Parameter,Throughput_Value,Tool,Resource_Type,Resource_Value,Parameter3,FF_Value,Flow
Throughput,2.605340426806869,catapult,CLB,319,FF,519,catapult_fpga_latency
Throughput,2.605340426806869,catapult,LUT,1846,FF,519,catapult_fpga_latency
Throughput,2.605340426806869,catapult,FF,519,FF,519,catapult_fpga_latency
Throughput,2.605340426806869,catapult,DSP,9,FF,519,catapult_fpga_latency
Throughput,2.605340426806869,catapult,BRAM,1,FF,519,catapult_fpga_latency
Throughput,2.5760514798127727,catapult,CLB,334,FF,447,catapult_fpga_latency
Throughput,2.5760514798127727,catapult,LUT,1999,FF,447,catapult_fpga_latency
Throughput,2.5760514798127727,catapult,FF,447,FF,447,catapult_fpga_latency
Throughput,2.5760514798127727,catapult,DSP,9,FF,447,catapult_fpga_latency
Throughput,2.5760514798127727,catapult,BRAM,1,FF,447,catapult_fpga_latency
Throughput,2.521775531716371,catapult,CLB,410,FF,486,catapult_fpga_latency
Throughput,2.521775531716371,catapult,LUT,2360,FF,486,catapult_fpga_latency
Throughput,2.521775531716371,catapult,FF,486,FF,486,catapult_fpga_latency
Throughput,2.521775531716371,catapult,DSP,9,FF,486,catapult_fpga_latency
Throughput,2.521775531716371,catapult,BRAM,1,FF,486,catapult_fpga_latency
Throughput,2.8140398074071156,catapult,CLB,569,FF,559,catapult_fpga_latency
Throughput,2.8140398074071156,catapult,LUT,3108,FF,559,catapult_fpga_latency
Throughput,2.8140398074071156,catapult,FF,559,FF,559,catapult_fpga_latency
Throughput,2.8140398074071156,catapult,DSP,9,FF,559,catapult_fpga_latency
Throughput,2.8140398074071156,catapult,BRAM,1,FF,559,catapult_fpga_latency
Throughput,2.7454199531631356,catapult,CLB,378,FF,541,catapult_fpga_latency
Throughput,2.7454199531631356,catapult,LUT,2149,FF,541,catapult_fpga_latency
Throughput,2.7454199531631356,catapult,FF,541,FF,541,catapult_fpga_latency
Throughput,2.7454199531631356,catapult,DSP,9,FF,541,catapult_fpga_latency
Throughput,2.7454199531631356,catapult,BRAM,1,FF,541,catapult_fpga_latency
Throughput,2.562302382428755,catapult,CLB,422,FF,644,catapult_fpga_latency
Throughput,2.562302382428755,catapult,LUT,2400,FF,644,catapult_fpga_latency
Throughput,2.562302382428755,catapult,FF,644,FF,644,catapult_fpga_latency
Throughput,2.562302382428755,catapult,DSP,9,FF,644,catapult_fpga_latency
Throughput,2.562302382428755,catapult,BRAM,1,FF,644,catapult_fpga_latency
Throughput,2.6639458899310835,catapult,CLB,479,FF,609,catapult_fpga_latency
Throughput,2.6639458899310835,catapult,LUT,2818,FF,609,catapult_fpga_latency
Throughput,2.6639458899310835,catapult,FF,609,FF,609,catapult_fpga_latency
Throughput,2.6639458899310835,catapult,DSP,9,FF,609,catapult_fpga_latency
Throughput,2.6639458899310835,catapult,BRAM,1,FF,609,catapult_fpga_latency
Throughput,2.6188088086253085,catapult,CLB,684,FF,739,catapult_fpga_latency
Throughput,2.6188088086253085,catapult,LUT,3735,FF,739,catapult_fpga_latency
Throughput,2.6188088086253085,catapult,FF,739,FF,739,catapult_fpga_latency
Throughput,2.6188088086253085,catapult,DSP,9,FF,739,catapult_fpga_latency
Throughput,2.6188088086253085,catapult,BRAM,1,FF,739,catapult_fpga_latency
Throughput,2.7401389250434995,catapult,CLB,355,FF,509,catapult_fpga_latency
Throughput,2.7401389250434995,catapult,LUT,2035,FF,509,catapult_fpga_latency
Throughput,2.7401389250434995,catapult,FF,509,FF,509,catapult_fpga_latency
Throughput,2.7401389250434995,catapult,DSP,11,FF,509,catapult_fpga_latency
Throughput,2.7401389250434995,catapult,BRAM,1,FF,509,catapult_fpga_latency
Throughput,2.573724333534084,catapult,CLB,387,FF,513,catapult_fpga_latency
Throughput,2.573724333534084,catapult,LUT,2204,FF,513,catapult_fpga_latency
Throughput,2.573724333534084,catapult,FF,513,FF,513,catapult_fpga_latency
Throughput,2.573724333534084,catapult,DSP,10,FF,513,catapult_fpga_latency
Throughput,2.573724333534084,catapult,BRAM,1,FF,513,catapult_fpga_latency
Throughput,2.66456343792633,catapult,CLB,479,FF,552,catapult_fpga_latency
Throughput,2.66456343792633,catapult,LUT,2635,FF,552,catapult_fpga_latency
Throughput,2.66456343792633,catapult,FF,552,FF,552,catapult_fpga_latency
Throughput,2.66456343792633,catapult,DSP,10,FF,552,catapult_fpga_latency
Throughput,2.66456343792633,catapult,BRAM,1,FF,552,catapult_fpga_latency
Throughput,2.849384390502432,catapult,CLB,694,FF,632,catapult_fpga_latency
Throughput,2.849384390502432,catapult,LUT,3483,FF,632,catapult_fpga_latency
Throughput,2.849384390502432,catapult,FF,632,FF,632,catapult_fpga_latency
Throughput,2.849384390502432,catapult,DSP,10,FF,632,catapult_fpga_latency
Throughput,2.849384390502432,catapult,BRAM,1,FF,632,catapult_fpga_latency
Throughput,2.6017478542084573,catapult,CLB,429,FF,552,catapult_fpga_latency
Throughput,2.6017478542084573,catapult,LUT,2567,FF,552,catapult_fpga_latency
Throughput,2.6017478542084573,catapult,FF,552,FF,552,catapult_fpga_latency
Throughput,2.6017478542084573,catapult,DSP,13,FF,552,catapult_fpga_latency
Throughput,2.6017478542084573,catapult,BRAM,1,FF,552,catapult_fpga_latency
Throughput,2.7898672023211697,catapult,CLB,508,FF,561,catapult_fpga_latency
Throughput,2.7898672023211697,catapult,LUT,2858,FF,561,catapult_fpga_latency
Throughput,2.7898672023211697,catapult,FF,561,FF,561,catapult_fpga_latency
Throughput,2.7898672023211697,catapult,DSP,14,FF,561,catapult_fpga_latency
Throughput,2.7898672023211697,catapult,BRAM,1,FF,561,catapult_fpga_latency
Throughput,2.627382050251309,catapult,CLB,606,FF,658,catapult_fpga_latency
Throughput,2.627382050251309,catapult,LUT,3614,FF,658,catapult_fpga_latency
Throughput,2.627382050251309,catapult,FF,658,FF,658,catapult_fpga_latency
Throughput,2.627382050251309,catapult,DSP,14,FF,658,catapult_fpga_latency
Throughput,2.627382050251309,catapult,BRAM,1,FF,658,catapult_fpga_latency
Throughput,2.769369663770829,catapult,CLB,874,FF,643,catapult_fpga_latency
Throughput,2.769369663770829,catapult,LUT,4744,FF,643,catapult_fpga_latency
Throughput,2.769369663770829,catapult,FF,643,FF,643,catapult_fpga_latency
Throughput,2.769369663770829,catapult,DSP,14,FF,643,catapult_fpga_latency
Throughput,2.769369663770829,catapult,BRAM,1,FF,643,catapult_fpga_latency
Throughput,2.658195882454578,catapult,CLB,389,FF,628,catapult_fpga_latency
Throughput,2.658195882454578,catapult,LUT,2344,FF,628,catapult_fpga_latency
Throughput,2.658195882454578,catapult,FF,628,FF,628,catapult_fpga_latency
Throughput,2.658195882454578,catapult,DSP,17,FF,628,catapult_fpga_latency
Throughput,2.658195882454578,catapult,BRAM,1,FF,628,catapult_fpga_latency
Throughput,2.5462786138059226,catapult,CLB,429,FF,697,catapult_fpga_latency
Throughput,2.5462786138059226,catapult,LUT,2439,FF,697,catapult_fpga_latency
Throughput,2.5462786138059226,catapult,FF,697,FF,697,catapult_fpga_latency
Throughput,2.5462786138059226,catapult,DSP,17,FF,697,catapult_fpga_latency
Throughput,2.5462786138059226,catapult,BRAM,1,FF,697,catapult_fpga_latency
Throughput,2.5741615955683237,catapult,CLB,562,FF,641,catapult_fpga_latency
Throughput,2.5741615955683237,catapult,LUT,2936,FF,641,catapult_fpga_latency
Throughput,2.5741615955683237,catapult,FF,641,FF,641,catapult_fpga_latency
Throughput,2.5741615955683237,catapult,DSP,17,FF,641,catapult_fpga_latency
Throughput,2.5741615955683237,catapult,BRAM,1,FF,641,catapult_fpga_latency
Throughput,2.777191481798287,catapult,CLB,720,FF,681,catapult_fpga_latency
Throughput,2.777191481798287,catapult,LUT,3830,FF,681,catapult_fpga_latency
Throughput,2.777191481798287,catapult,FF,681,FF,681,catapult_fpga_latency
Throughput,2.777191481798287,catapult,DSP,17,FF,681,catapult_fpga_latency
Throughput,2.777191481798287,catapult,BRAM,1,FF,681,catapult_fpga_latency
Throughput,2.6379864776813156,catapult,CLB,350,FF,485,catapult_fpga_latency
Throughput,2.6379864776813156,catapult,LUT,2054,FF,485,catapult_fpga_latency
Throughput,2.6379864776813156,catapult,FF,485,FF,485,catapult_fpga_latency
Throughput,2.6379864776813156,catapult,DSP,9,FF,485,catapult_fpga_latency
Throughput,2.6379864776813156,catapult,BRAM,1,FF,485,catapult_fpga_latency
Throughput,2.735184871145441,catapult,CLB,390,FF,498,catapult_fpga_latency
Throughput,2.735184871145441,catapult,LUT,2320,FF,498,catapult_fpga_latency
Throughput,2.735184871145441,catapult,FF,498,FF,498,catapult_fpga_latency
Throughput,2.735184871145441,catapult,DSP,9,FF,498,catapult_fpga_latency
Throughput,2.735184871145441,catapult,BRAM,1,FF,498,catapult_fpga_latency
Throughput,2.7242314942954593,catapult,CLB,507,FF,545,catapult_fpga_latency
Throughput,2.7242314942954593,catapult,LUT,2876,FF,545,catapult_fpga_latency
Throughput,2.7242314942954593,catapult,FF,545,FF,545,catapult_fpga_latency
Throughput,2.7242314942954593,catapult,DSP,9,FF,545,catapult_fpga_latency
Throughput,2.7242314942954593,catapult,BRAM,1,FF,545,catapult_fpga_latency
Throughput,2.8497985192446893,catapult,CLB,703,FF,629,catapult_fpga_latency
Throughput,2.8497985192446893,catapult,LUT,3957,FF,629,catapult_fpga_latency
Throughput,2.8497985192446893,catapult,FF,629,FF,629,catapult_fpga_latency
Throughput,2.8497985192446893,catapult,DSP,9,FF,629,catapult_fpga_latency
Throughput,2.8497985192446893,catapult,BRAM,1,FF,629,catapult_fpga_latency
Throughput,2.670890234424036,catapult,CLB,482,FF,594,catapult_fpga_latency
Throughput,2.670890234424036,catapult,LUT,2660,FF,594,catapult_fpga_latency
Throughput,2.670890234424036,catapult,FF,594,FF,594,catapult_fpga_latency
Throughput,2.670890234424036,catapult,DSP,9,FF,594,catapult_fpga_latency
Throughput,2.670890234424036,catapult,BRAM,1,FF,594,catapult_fpga_latency
Throughput,2.8685350391555033,catapult,CLB,505,FF,604,catapult_fpga_latency
Throughput,2.8685350391555033,catapult,LUT,2896,FF,604,catapult_fpga_latency
Throughput,2.8685350391555033,catapult,FF,604,FF,604,catapult_fpga_latency
Throughput,2.8685350391555033,catapult,DSP,9,FF,604,catapult_fpga_latency
Throughput,2.8685350391555033,catapult,BRAM,1,FF,604,catapult_fpga_latency
Throughput,2.8038378933083603,catapult,CLB,622,FF,645,catapult_fpga_latency
Throughput,2.8038378933083603,catapult,LUT,3673,FF,645,catapult_fpga_latency
Throughput,2.8038378933083603,catapult,FF,645,FF,645,catapult_fpga_latency
Throughput,2.8038378933083603,catapult,DSP,9,FF,645,catapult_fpga_latency
Throughput,2.8038378933083603,catapult,BRAM,1,FF,645,catapult_fpga_latency
Throughput,2.7609894281714795,catapult,CLB,867,FF,711,catapult_fpga_latency
Throughput,2.7609894281714795,catapult,LUT,4997,FF,711,catapult_fpga_latency
Throughput,2.7609894281714795,catapult,FF,711,FF,711,catapult_fpga_latency
Throughput,2.7609894281714795,catapult,DSP,9,FF,711,catapult_fpga_latency
Throughput,2.7609894281714795,catapult,BRAM,1,FF,711,catapult_fpga_latency
Throughput,2.72294819046478,catapult,CLB,429,FF,691,catapult_fpga_latency
Throughput,2.72294819046478,catapult,LUT,2459,FF,691,catapult_fpga_latency
Throughput,2.72294819046478,catapult,FF,691,FF,691,catapult_fpga_latency
Throughput,2.72294819046478,catapult,DSP,11,FF,691,catapult_fpga_latency
Throughput,2.72294819046478,catapult,BRAM,1,FF,691,catapult_fpga_latency
Throughput,2.7739020202328413,catapult,CLB,475,FF,670,catapult_fpga_latency
Throughput,2.7739020202328413,catapult,LUT,2726,FF,670,catapult_fpga_latency
Throughput,2.7739020202328413,catapult,FF,670,FF,670,catapult_fpga_latency
Throughput,2.7739020202328413,catapult,DSP,10,FF,670,catapult_fpga_latency
Throughput,2.7739020202328413,catapult,BRAM,1,FF,670,catapult_fpga_latency
Throughput,2.8690699909624295,catapult,CLB,588,FF,722,catapult_fpga_latency
Throughput,2.8690699909624295,catapult,LUT,3297,FF,722,catapult_fpga_latency
Throughput,2.8690699909624295,catapult,FF,722,FF,722,catapult_fpga_latency
Throughput,2.8690699909624295,catapult,DSP,10,FF,722,catapult_fpga_latency
Throughput,2.8690699909624295,catapult,BRAM,1,FF,722,catapult_fpga_latency
Throughput,2.6815762305082926,catapult,CLB,881,FF,808,catapult_fpga_latency
Throughput,2.6815762305082926,catapult,LUT,5006,FF,808,catapult_fpga_latency
Throughput,2.6815762305082926,catapult,FF,808,FF,808,catapult_fpga_latency
Throughput,2.6815762305082926,catapult,DSP,10,FF,808,catapult_fpga_latency
Throughput,2.6815762305082926,catapult,BRAM,1,FF,808,catapult_fpga_latency
Throughput,2.7091974544380717,catapult,CLB,565,FF,600,catapult_fpga_latency
Throughput,2.7091974544380717,catapult,LUT,3300,FF,600,catapult_fpga_latency
Throughput,2.7091974544380717,catapult,FF,600,FF,600,catapult_fpga_latency
Throughput,2.7091974544380717,catapult,DSP,13,FF,600,catapult_fpga_latency
Throughput,2.7091974544380717,catapult,BRAM,1,FF,600,catapult_fpga_latency
Throughput,2.639776146982736,catapult,CLB,638,FF,611,catapult_fpga_latency
Throughput,2.639776146982736,catapult,LUT,3801,FF,611,catapult_fpga_latency
Throughput,2.639776146982736,catapult,FF,611,FF,611,catapult_fpga_latency
Throughput,2.639776146982736,catapult,DSP,14,FF,611,catapult_fpga_latency
Throughput,2.639776146982736,catapult,BRAM,1,FF,611,catapult_fpga_latency
Throughput,2.8449987766505265,catapult,CLB,876,FF,646,catapult_fpga_latency
Throughput,2.8449987766505265,catapult,LUT,5029,FF,646,catapult_fpga_latency
Throughput,2.8449987766505265,catapult,FF,646,FF,646,catapult_fpga_latency
Throughput,2.8449987766505265,catapult,DSP,14,FF,646,catapult_fpga_latency
Throughput,2.8449987766505265,catapult,BRAM,1,FF,646,catapult_fpga_latency
Throughput,2.7468377030943127,catapult,CLB,1156,FF,697,catapult_fpga_latency
Throughput,2.7468377030943127,catapult,LUT,7061,FF,697,catapult_fpga_latency
Throughput,2.7468377030943127,catapult,FF,697,FF,697,catapult_fpga_latency
Throughput,2.7468377030943127,catapult,DSP,14,FF,697,catapult_fpga_latency
Throughput,2.7468377030943127,catapult,BRAM,1,FF,697,catapult_fpga_latency
Throughput,2.5561849450931473,catapult,CLB,506,FF,605,catapult_fpga_latency
Throughput,2.5561849450931473,catapult,LUT,2844,FF,605,catapult_fpga_latency
Throughput,2.5561849450931473,catapult,FF,605,FF,605,catapult_fpga_latency
Throughput,2.5561849450931473,catapult,DSP,17,FF,605,catapult_fpga_latency
Throughput,2.5561849450931473,catapult,BRAM,1,FF,605,catapult_fpga_latency
Throughput,2.416854174269687,catapult,CLB,568,FF,684,catapult_fpga_latency
Throughput,2.416854174269687,catapult,LUT,3223,FF,684,catapult_fpga_latency
Throughput,2.416854174269687,catapult,FF,684,FF,684,catapult_fpga_latency
Throughput,2.416854174269687,catapult,DSP,17,FF,684,catapult_fpga_latency
Throughput,2.416854174269687,catapult,BRAM,1,FF,684,catapult_fpga_latency
Throughput,2.7623088482277027,catapult,CLB,696,FF,669,catapult_fpga_latency
Throughput,2.7623088482277027,catapult,LUT,3915,FF,669,catapult_fpga_latency
Throughput,2.7623088482277027,catapult,FF,669,FF,669,catapult_fpga_latency
Throughput,2.7623088482277027,catapult,DSP,17,FF,669,catapult_fpga_latency
Throughput,2.7623088482277027,catapult,BRAM,1,FF,669,catapult_fpga_latency
Throughput,2.5810114984062253,catapult,CLB,1068,FF,799,catapult_fpga_latency
Throughput,2.5810114984062253,catapult,LUT,5721,FF,799,catapult_fpga_latency
Throughput,2.5810114984062253,catapult,FF,799,FF,799,catapult_fpga_latency
Throughput,2.5810114984062253,catapult,DSP,17,FF,799,catapult_fpga_latency
Throughput,2.5810114984062253,catapult,BRAM,1,FF,799,catapult_fpga_latency
Throughput,2.580665140633347,catapult,CLB,422,FF,682,catapult_fpga_latency
Throughput,2.580665140633347,catapult,LUT,2453,FF,682,catapult_fpga_latency
Throughput,2.580665140633347,catapult,FF,682,FF,682,catapult_fpga_latency
Throughput,2.580665140633347,catapult,DSP,9,FF,682,catapult_fpga_latency
Throughput,2.580665140633347,catapult,BRAM,1,FF,682,catapult_fpga_latency
Throughput,2.3807709888770376,catapult,CLB,519,FF,685,catapult_fpga_latency
Throughput,2.3807709888770376,catapult,LUT,2991,FF,685,catapult_fpga_latency
Throughput,2.3807709888770376,catapult,FF,685,FF,685,catapult_fpga_latency
Throughput,2.3807709888770376,catapult,DSP,9,FF,685,catapult_fpga_latency
Throughput,2.3807709888770376,catapult,BRAM,1,FF,685,catapult_fpga_latency
Throughput,2.6174378947423524,catapult,CLB,658,FF,795,catapult_fpga_latency
Throughput,2.6174378947423524,catapult,LUT,3835,FF,795,catapult_fpga_latency
Throughput,2.6174378947423524,catapult,FF,795,FF,795,catapult_fpga_latency
Throughput,2.6174378947423524,catapult,DSP,9,FF,795,catapult_fpga_latency
Throughput,2.6174378947423524,catapult,BRAM,1,FF,795,catapult_fpga_latency
Throughput,2.799340475383999,catapult,CLB,1072,FF,1006,catapult_fpga_latency
Throughput,2.799340475383999,catapult,LUT,6097,FF,1006,catapult_fpga_latency
Throughput,2.799340475383999,catapult,FF,1006,FF,1006,catapult_fpga_latency
Throughput,2.799340475383999,catapult,DSP,9,FF,1006,catapult_fpga_latency
Throughput,2.799340475383999,catapult,BRAM,1,FF,1006,catapult_fpga_latency
Throughput,2.7170221437304716,catapult,CLB,552,FF,733,catapult_fpga_latency
Throughput,2.7170221437304716,catapult,LUT,3459,FF,733,catapult_fpga_latency
Throughput,2.7170221437304716,catapult,FF,733,FF,733,catapult_fpga_latency
Throughput,2.7170221437304716,catapult,DSP,9,FF,733,catapult_fpga_latency
Throughput,2.7170221437304716,catapult,BRAM,1,FF,733,catapult_fpga_latency
Throughput,2.5829848456279105,catapult,CLB,689,FF,823,catapult_fpga_latency
Throughput,2.5829848456279105,catapult,LUT,3989,FF,823,catapult_fpga_latency
Throughput,2.5829848456279105,catapult,FF,823,FF,823,catapult_fpga_latency
Throughput,2.5829848456279105,catapult,DSP,9,FF,823,catapult_fpga_latency
Throughput,2.5829848456279105,catapult,BRAM,1,FF,823,catapult_fpga_latency
Throughput,2.7307556820198853,catapult,CLB,892,FF,824,catapult_fpga_latency
Throughput,2.7307556820198853,catapult,LUT,5455,FF,824,catapult_fpga_latency
Throughput,2.7307556820198853,catapult,FF,824,FF,824,catapult_fpga_latency
Throughput,2.7307556820198853,catapult,DSP,9,FF,824,catapult_fpga_latency
Throughput,2.7307556820198853,catapult,BRAM,1,FF,824,catapult_fpga_latency
Throughput,2.794060944057312,catapult,CLB,1411,FF,968,catapult_fpga_latency
Throughput,2.794060944057312,catapult,LUT,8419,FF,968,catapult_fpga_latency
Throughput,2.794060944057312,catapult,FF,968,FF,968,catapult_fpga_latency
Throughput,2.794060944057312,catapult,DSP,9,FF,968,catapult_fpga_latency
Throughput,2.794060944057312,catapult,BRAM,1,FF,968,catapult_fpga_latency
Throughput,2.695330609252531,catapult,CLB,562,FF,743,catapult_fpga_latency
Throughput,2.695330609252531,catapult,LUT,3235,FF,743,catapult_fpga_latency
Throughput,2.695330609252531,catapult,FF,743,FF,743,catapult_fpga_latency
Throughput,2.695330609252531,catapult,DSP,11,FF,743,catapult_fpga_latency
Throughput,2.695330609252531,catapult,BRAM,1,FF,743,catapult_fpga_latency
Throughput,2.7744715325348404,catapult,CLB,654,FF,749,catapult_fpga_latency
Throughput,2.7744715325348404,catapult,LUT,3694,FF,749,catapult_fpga_latency
Throughput,2.7744715325348404,catapult,FF,749,FF,749,catapult_fpga_latency
Throughput,2.7744715325348404,catapult,DSP,10,FF,749,catapult_fpga_latency
Throughput,2.7744715325348404,catapult,BRAM,1,FF,749,catapult_fpga_latency
Throughput,2.7088451922061103,catapult,CLB,926,FF,860,catapult_fpga_latency
Throughput,2.7088451922061103,catapult,LUT,5083,FF,860,catapult_fpga_latency
Throughput,2.7088451922061103,catapult,FF,860,FF,860,catapult_fpga_latency
Throughput,2.7088451922061103,catapult,DSP,10,FF,860,catapult_fpga_latency
Throughput,2.7088451922061103,catapult,BRAM,1,FF,860,catapult_fpga_latency
Throughput,2.7429875523224876,catapult,CLB,1416,FF,1072,catapult_fpga_latency
Throughput,2.7429875523224876,catapult,LUT,7903,FF,1072,catapult_fpga_latency
Throughput,2.7429875523224876,catapult,FF,1072,FF,1072,catapult_fpga_latency
Throughput,2.7429875523224876,catapult,DSP,10,FF,1072,catapult_fpga_latency
Throughput,2.7429875523224876,catapult,BRAM,1,FF,1072,catapult_fpga_latency
Throughput,2.4908027109896707,catapult,CLB,758,FF,851,catapult_fpga_latency
Throughput,2.4908027109896707,catapult,LUT,4815,FF,851,catapult_fpga_latency
Throughput,2.4908027109896707,catapult,FF,851,FF,851,catapult_fpga_latency
Throughput,2.4908027109896707,catapult,DSP,13,FF,851,catapult_fpga_latency
Throughput,2.4908027109896707,catapult,BRAM,1,FF,851,catapult_fpga_latency
Throughput,2.5368927630060147,catapult,CLB,886,FF,933,catapult_fpga_latency
Throughput,2.5368927630060147,catapult,LUT,5612,FF,933,catapult_fpga_latency
Throughput,2.5368927630060147,catapult,FF,933,FF,933,catapult_fpga_latency
Throughput,2.5368927630060147,catapult,DSP,14,FF,933,catapult_fpga_latency
Throughput,2.5368927630060147,catapult,BRAM,1,FF,933,catapult_fpga_latency
Throughput,2.5892380907994013,catapult,CLB,1189,FF,945,catapult_fpga_latency
Throughput,2.5892380907994013,catapult,LUT,7591,FF,945,catapult_fpga_latency
Throughput,2.5892380907994013,catapult,FF,945,FF,945,catapult_fpga_latency
Throughput,2.5892380907994013,catapult,DSP,14,FF,945,catapult_fpga_latency
Throughput,2.5892380907994013,catapult,BRAM,1,FF,945,catapult_fpga_latency
Throughput,2.737378631474927,catapult,CLB,2027,FF,1068,catapult_fpga_latency
Throughput,2.737378631474927,catapult,LUT,12667,FF,1068,catapult_fpga_latency
Throughput,2.737378631474927,catapult,FF,1068,FF,1068,catapult_fpga_latency
Throughput,2.737378631474927,catapult,DSP,14,FF,1068,catapult_fpga_latency
Throughput,2.737378631474927,catapult,BRAM,1,FF,1068,catapult_fpga_latency
Throughput,2.609705494734919,catapult,CLB,596,FF,967,catapult_fpga_latency
Throughput,2.609705494734919,catapult,LUT,3627,FF,967,catapult_fpga_latency
Throughput,2.609705494734919,catapult,FF,967,FF,967,catapult_fpga_latency
Throughput,2.609705494734919,catapult,DSP,17,FF,967,catapult_fpga_latency
Throughput,2.609705494734919,catapult,BRAM,1,FF,967,catapult_fpga_latency
Throughput,2.616992656718605,catapult,CLB,733,FF,796,catapult_fpga_latency
Throughput,2.616992656718605,catapult,LUT,4276,FF,796,catapult_fpga_latency
Throughput,2.616992656718605,catapult,FF,796,FF,796,catapult_fpga_latency
Throughput,2.616992656718605,catapult,DSP,17,FF,796,catapult_fpga_latency
Throughput,2.616992656718605,catapult,BRAM,1,FF,796,catapult_fpga_latency
Throughput,2.5289309703002347,catapult,CLB,982,FF,956,catapult_fpga_latency
Throughput,2.5289309703002347,catapult,LUT,5769,FF,956,catapult_fpga_latency
Throughput,2.5289309703002347,catapult,FF,956,FF,956,catapult_fpga_latency
Throughput,2.5289309703002347,catapult,DSP,17,FF,956,catapult_fpga_latency
Throughput,2.5289309703002347,catapult,BRAM,1,FF,956,catapult_fpga_latency
Throughput,2.742656537121856,catapult,CLB,1370,FF,1154,catapult_fpga_latency
Throughput,2.742656537121856,catapult,LUT,8391,FF,1154,catapult_fpga_latency
Throughput,2.742656537121856,catapult,FF,1154,FF,1154,catapult_fpga_latency
Throughput,2.742656537121856,catapult,DSP,17,FF,1154,catapult_fpga_latency
Throughput,2.742656537121856,catapult,BRAM,1,FF,1154,catapult_fpga_latency
Throughput,2.8955209186908775,catapult,CLB,385,FF,518,catapult_fpga_latency
Throughput,2.8955209186908775,catapult,LUT,2203,FF,518,catapult_fpga_latency
Throughput,2.8955209186908775,catapult,FF,518,FF,518,catapult_fpga_latency
Throughput,2.8955209186908775,catapult,DSP,9,FF,518,catapult_fpga_latency
Throughput,2.8955209186908775,catapult,BRAM,1,FF,518,catapult_fpga_latency
Throughput,2.550929303545282,catapult,CLB,432,FF,525,catapult_fpga_latency
Throughput,2.550929303545282,catapult,LUT,2583,FF,525,catapult_fpga_latency
Throughput,2.550929303545282,catapult,FF,525,FF,525,catapult_fpga_latency
Throughput,2.550929303545282,catapult,DSP,9,FF,525,catapult_fpga_latency
Throughput,2.550929303545282,catapult,BRAM,1,FF,525,catapult_fpga_latency
Throughput,2.860141920242082,catapult,CLB,579,FF,575,catapult_fpga_latency
Throughput,2.860141920242082,catapult,LUT,3264,FF,575,catapult_fpga_latency
Throughput,2.860141920242082,catapult,FF,575,FF,575,catapult_fpga_latency
Throughput,2.860141920242082,catapult,DSP,9,FF,575,catapult_fpga_latency
Throughput,2.860141920242082,catapult,BRAM,1,FF,575,catapult_fpga_latency
Throughput,2.8004693586645124,catapult,CLB,820,FF,664,catapult_fpga_latency
Throughput,2.8004693586645124,catapult,LUT,4665,FF,664,catapult_fpga_latency
Throughput,2.8004693586645124,catapult,FF,664,FF,664,catapult_fpga_latency
Throughput,2.8004693586645124,catapult,DSP,9,FF,664,catapult_fpga_latency
Throughput,2.8004693586645124,catapult,BRAM,1,FF,664,catapult_fpga_latency
Throughput,2.8587355812524122,catapult,CLB,495,FF,676,catapult_fpga_latency
Throughput,2.8587355812524122,catapult,LUT,2911,FF,676,catapult_fpga_latency
Throughput,2.8587355812524122,catapult,FF,676,FF,676,catapult_fpga_latency
Throughput,2.8587355812524122,catapult,DSP,9,FF,676,catapult_fpga_latency
Throughput,2.8587355812524122,catapult,BRAM,1,FF,676,catapult_fpga_latency
Throughput,2.7278133302781824,catapult,CLB,568,FF,664,catapult_fpga_latency
Throughput,2.7278133302781824,catapult,LUT,3403,FF,664,catapult_fpga_latency
Throughput,2.7278133302781824,catapult,FF,664,FF,664,catapult_fpga_latency
Throughput,2.7278133302781824,catapult,DSP,9,FF,664,catapult_fpga_latency
Throughput,2.7278133302781824,catapult,BRAM,1,FF,664,catapult_fpga_latency
Throughput,2.7984474213706236,catapult,CLB,784,FF,714,catapult_fpga_latency
Throughput,2.7984474213706236,catapult,LUT,4572,FF,714,catapult_fpga_latency
Throughput,2.7984474213706236,catapult,FF,714,FF,714,catapult_fpga_latency
Throughput,2.7984474213706236,catapult,DSP,9,FF,714,catapult_fpga_latency
Throughput,2.7984474213706236,catapult,BRAM,1,FF,714,catapult_fpga_latency
Throughput,2.79140136722839,catapult,CLB,1105,FF,777,catapult_fpga_latency
Throughput,2.79140136722839,catapult,LUT,6554,FF,777,catapult_fpga_latency
Throughput,2.79140136722839,catapult,FF,777,FF,777,catapult_fpga_latency
Throughput,2.79140136722839,catapult,DSP,9,FF,777,catapult_fpga_latency
Throughput,2.79140136722839,catapult,BRAM,1,FF,777,catapult_fpga_latency
Throughput,2.8400861114108977,catapult,CLB,495,FF,591,catapult_fpga_latency
Throughput,2.8400861114108977,catapult,LUT,2767,FF,591,catapult_fpga_latency
Throughput,2.8400861114108977,catapult,FF,591,FF,591,catapult_fpga_latency
Throughput,2.8400861114108977,catapult,DSP,11,FF,591,catapult_fpga_latency
Throughput,2.8400861114108977,catapult,BRAM,1,FF,591,catapult_fpga_latency
Throughput,2.7934131318351327,catapult,CLB,556,FF,599,catapult_fpga_latency
Throughput,2.7934131318351327,catapult,LUT,3285,FF,599,catapult_fpga_latency
Throughput,2.7934131318351327,catapult,FF,599,FF,599,catapult_fpga_latency
Throughput,2.7934131318351327,catapult,DSP,10,FF,599,catapult_fpga_latency
Throughput,2.7934131318351327,catapult,BRAM,1,FF,599,catapult_fpga_latency
Throughput,2.8578614051532956,catapult,CLB,742,FF,650,catapult_fpga_latency
Throughput,2.8578614051532956,catapult,LUT,4157,FF,650,catapult_fpga_latency
Throughput,2.8578614051532956,catapult,FF,650,FF,650,catapult_fpga_latency
Throughput,2.8578614051532956,catapult,DSP,10,FF,650,catapult_fpga_latency
Throughput,2.8578614051532956,catapult,BRAM,1,FF,650,catapult_fpga_latency
Throughput,2.693892944694378,catapult,CLB,1019,FF,734,catapult_fpga_latency
Throughput,2.693892944694378,catapult,LUT,6258,FF,734,catapult_fpga_latency
Throughput,2.693892944694378,catapult,FF,734,FF,734,catapult_fpga_latency
Throughput,2.693892944694378,catapult,DSP,10,FF,734,catapult_fpga_latency
Throughput,2.693892944694378,catapult,BRAM,1,FF,734,catapult_fpga_latency
Throughput,2.612009497266532,catapult,CLB,652,FF,716,catapult_fpga_latency
Throughput,2.612009497266532,catapult,LUT,3916,FF,716,catapult_fpga_latency
Throughput,2.612009497266532,catapult,FF,716,FF,716,catapult_fpga_latency
Throughput,2.612009497266532,catapult,DSP,13,FF,716,catapult_fpga_latency
Throughput,2.612009497266532,catapult,BRAM,1,FF,716,catapult_fpga_latency
Throughput,2.7225256325788307,catapult,CLB,755,FF,668,catapult_fpga_latency
Throughput,2.7225256325788307,catapult,LUT,4616,FF,668,catapult_fpga_latency
Throughput,2.7225256325788307,catapult,FF,668,FF,668,catapult_fpga_latency
Throughput,2.7225256325788307,catapult,DSP,14,FF,668,catapult_fpga_latency
Throughput,2.7225256325788307,catapult,BRAM,1,FF,668,catapult_fpga_latency
Throughput,2.707964937269992,catapult,CLB,1046,FF,797,catapult_fpga_latency
Throughput,2.707964937269992,catapult,LUT,6515,FF,797,catapult_fpga_latency
Throughput,2.707964937269992,catapult,FF,797,FF,797,catapult_fpga_latency
Throughput,2.707964937269992,catapult,DSP,14,FF,797,catapult_fpga_latency
Throughput,2.707964937269992,catapult,BRAM,1,FF,797,catapult_fpga_latency
Throughput,2.7060743250374113,catapult,CLB,1550,FF,758,catapult_fpga_latency
Throughput,2.7060743250374113,catapult,LUT,9367,FF,758,catapult_fpga_latency
Throughput,2.7060743250374113,catapult,FF,758,FF,758,catapult_fpga_latency
Throughput,2.7060743250374113,catapult,DSP,14,FF,758,catapult_fpga_latency
Throughput,2.7060743250374113,catapult,BRAM,1,FF,758,catapult_fpga_latency
Throughput,2.6976355224645596,catapult,CLB,538,FF,698,catapult_fpga_latency
Throughput,2.6976355224645596,catapult,LUT,3238,FF,698,catapult_fpga_latency
Throughput,2.6976355224645596,catapult,FF,698,FF,698,catapult_fpga_latency
Throughput,2.6976355224645596,catapult,DSP,17,FF,698,catapult_fpga_latency
Throughput,2.6976355224645596,catapult,BRAM,1,FF,698,catapult_fpga_latency
Throughput,2.598462230052255,catapult,CLB,651,FF,717,catapult_fpga_latency
Throughput,2.598462230052255,catapult,LUT,3896,FF,717,catapult_fpga_latency
Throughput,2.598462230052255,catapult,FF,717,FF,717,catapult_fpga_latency
Throughput,2.598462230052255,catapult,DSP,17,FF,717,catapult_fpga_latency
Throughput,2.598462230052255,catapult,BRAM,1,FF,717,catapult_fpga_latency
Throughput,2.5693598696820676,catapult,CLB,869,FF,719,catapult_fpga_latency
Throughput,2.5693598696820676,catapult,LUT,5118,FF,719,catapult_fpga_latency
Throughput,2.5693598696820676,catapult,FF,719,FF,719,catapult_fpga_latency
Throughput,2.5693598696820676,catapult,DSP,17,FF,719,catapult_fpga_latency
Throughput,2.5693598696820676,catapult,BRAM,1,FF,719,catapult_fpga_latency
Throughput,2.5780371856083653,catapult,CLB,1193,FF,818,catapult_fpga_latency
Throughput,2.5780371856083653,catapult,LUT,6838,FF,818,catapult_fpga_latency
Throughput,2.5780371856083653,catapult,FF,818,FF,818,catapult_fpga_latency
Throughput,2.5780371856083653,catapult,DSP,17,FF,818,catapult_fpga_latency
Throughput,2.5780371856083653,catapult,BRAM,1,FF,818,catapult_fpga_latency
Throughput,2.5786753860277054,catapult,CLB,492,FF,827,catapult_fpga_latency
Throughput,2.5786753860277054,catapult,LUT,2860,FF,827,catapult_fpga_latency
Throughput,2.5786753860277054,catapult,FF,827,FF,827,catapult_fpga_latency
Throughput,2.5786753860277054,catapult,DSP,9,FF,827,catapult_fpga_latency
Throughput,2.5786753860277054,catapult,BRAM,1,FF,827,catapult_fpga_latency
Throughput,2.369258398428708,catapult,CLB,633,FF,841,catapult_fpga_latency
Throughput,2.369258398428708,catapult,LUT,3466,FF,841,catapult_fpga_latency
Throughput,2.369258398428708,catapult,FF,841,FF,841,catapult_fpga_latency
Throughput,2.369258398428708,catapult,DSP,9,FF,841,catapult_fpga_latency
Throughput,2.369258398428708,catapult,BRAM,1,FF,841,catapult_fpga_latency
Throughput,2.699747573601868,catapult,CLB,763,FF,980,catapult_fpga_latency
Throughput,2.699747573601868,catapult,LUT,4582,FF,980,catapult_fpga_latency
Throughput,2.699747573601868,catapult,FF,980,FF,980,catapult_fpga_latency
Throughput,2.699747573601868,catapult,DSP,9,FF,980,catapult_fpga_latency
Throughput,2.699747573601868,catapult,BRAM,1,FF,980,catapult_fpga_latency
Throughput,2.640034003637967,catapult,CLB,1198,FF,1261,catapult_fpga_latency
Throughput,2.640034003637967,catapult,LUT,7319,FF,1261,catapult_fpga_latency
Throughput,2.640034003637967,catapult,FF,1261,FF,1261,catapult_fpga_latency
Throughput,2.640034003637967,catapult,DSP,9,FF,1261,catapult_fpga_latency
Throughput,2.640034003637967,catapult,BRAM,1,FF,1261,catapult_fpga_latency
Throughput,2.6195634235598297,catapult,CLB,715,FF,894,catapult_fpga_latency
Throughput,2.6195634235598297,catapult,LUT,4311,FF,894,catapult_fpga_latency
Throughput,2.6195634235598297,catapult,FF,894,FF,894,catapult_fpga_latency
Throughput,2.6195634235598297,catapult,DSP,9,FF,894,catapult_fpga_latency
Throughput,2.6195634235598297,catapult,BRAM,1,FF,894,catapult_fpga_latency
Throughput,2.656649327602055,catapult,CLB,857,FF,908,catapult_fpga_latency
Throughput,2.656649327602055,catapult,LUT,5293,FF,908,catapult_fpga_latency
Throughput,2.656649327602055,catapult,FF,908,FF,908,catapult_fpga_latency
Throughput,2.656649327602055,catapult,DSP,9,FF,908,catapult_fpga_latency
Throughput,2.656649327602055,catapult,BRAM,1,FF,908,catapult_fpga_latency
Throughput,2.735865833139543,catapult,CLB,1198,FF,1024,catapult_fpga_latency
Throughput,2.735865833139543,catapult,LUT,7254,FF,1024,catapult_fpga_latency
Throughput,2.735865833139543,catapult,FF,1024,FF,1024,catapult_fpga_latency
Throughput,2.735865833139543,catapult,DSP,9,FF,1024,catapult_fpga_latency
Throughput,2.735865833139543,catapult,BRAM,1,FF,1024,catapult_fpga_latency
Throughput,2.699426911666653,catapult,CLB,1819,FF,1268,catapult_fpga_latency
Throughput,2.699426911666653,catapult,LUT,10741,FF,1268,catapult_fpga_latency
Throughput,2.699426911666653,catapult,FF,1268,FF,1268,catapult_fpga_latency
Throughput,2.699426911666653,catapult,DSP,9,FF,1268,catapult_fpga_latency
Throughput,2.699426911666653,catapult,BRAM,1,FF,1268,catapult_fpga_latency
Throughput,2.569954152017928,catapult,CLB,667,FF,882,catapult_fpga_latency
Throughput,2.569954152017928,catapult,LUT,4090,FF,882,catapult_fpga_latency
Throughput,2.569954152017928,catapult,FF,882,FF,882,catapult_fpga_latency
Throughput,2.569954152017928,catapult,DSP,11,FF,882,catapult_fpga_latency
Throughput,2.569954152017928,catapult,BRAM,1,FF,882,catapult_fpga_latency
Throughput,2.5113576148129915,catapult,CLB,736,FF,896,catapult_fpga_latency
Throughput,2.5113576148129915,catapult,LUT,4376,FF,896,catapult_fpga_latency
Throughput,2.5113576148129915,catapult,FF,896,FF,896,catapult_fpga_latency
Throughput,2.5113576148129915,catapult,DSP,10,FF,896,catapult_fpga_latency
Throughput,2.5113576148129915,catapult,BRAM,1,FF,896,catapult_fpga_latency
Throughput,2.6572705579736717,catapult,CLB,1035,FF,1103,catapult_fpga_latency
Throughput,2.6572705579736717,catapult,LUT,6505,FF,1103,catapult_fpga_latency
Throughput,2.6572705579736717,catapult,FF,1103,FF,1103,catapult_fpga_latency
Throughput,2.6572705579736717,catapult,DSP,10,FF,1103,catapult_fpga_latency
Throughput,2.6572705579736717,catapult,BRAM,1,FF,1103,catapult_fpga_latency
Throughput,2.7497229654112347,catapult,CLB,1864,FF,1324,catapult_fpga_latency
Throughput,2.7497229654112347,catapult,LUT,11978,FF,1324,catapult_fpga_latency
Throughput,2.7497229654112347,catapult,FF,1324,FF,1324,catapult_fpga_latency
Throughput,2.7497229654112347,catapult,DSP,9,FF,1324,catapult_fpga_latency
Throughput,2.7497229654112347,catapult,BRAM,1,FF,1324,catapult_fpga_latency
Throughput,2.558120497707924,catapult,CLB,975,FF,981,catapult_fpga_latency
Throughput,2.558120497707924,catapult,LUT,6150,FF,981,catapult_fpga_latency
Throughput,2.558120497707924,catapult,FF,981,FF,981,catapult_fpga_latency
Throughput,2.558120497707924,catapult,DSP,13,FF,981,catapult_fpga_latency
Throughput,2.558120497707924,catapult,BRAM,1,FF,981,catapult_fpga_latency
Throughput,2.6734250852822603,catapult,CLB,1117,FF,994,catapult_fpga_latency
Throughput,2.6734250852822603,catapult,LUT,7049,FF,994,catapult_fpga_latency
Throughput,2.6734250852822603,catapult,FF,994,FF,994,catapult_fpga_latency
Throughput,2.6734250852822603,catapult,DSP,13,FF,994,catapult_fpga_latency
Throughput,2.6734250852822603,catapult,BRAM,1,FF,994,catapult_fpga_latency
Throughput,2.5335377053749006,catapult,CLB,1432,FF,1112,catapult_fpga_latency
Throughput,2.5335377053749006,catapult,LUT,9469,FF,1112,catapult_fpga_latency
Throughput,2.5335377053749006,catapult,FF,1112,FF,1112,catapult_fpga_latency
Throughput,2.5335377053749006,catapult,DSP,13,FF,1112,catapult_fpga_latency
Throughput,2.5335377053749006,catapult,BRAM,1,FF,1112,catapult_fpga_latency
Throughput,2.8287982981949438,catapult,CLB,2518,FF,1449,catapult_fpga_latency
Throughput,2.8287982981949438,catapult,LUT,15578,FF,1449,catapult_fpga_latency
Throughput,2.8287982981949438,catapult,FF,1449,FF,1449,catapult_fpga_latency
Throughput,2.8287982981949438,catapult,DSP,13,FF,1449,catapult_fpga_latency
Throughput,2.8287982981949438,catapult,BRAM,1,FF,1449,catapult_fpga_latency
Throughput,2.4991065694014387,catapult,CLB,782,FF,934,catapult_fpga_latency
Throughput,2.4991065694014387,catapult,LUT,4662,FF,934,catapult_fpga_latency
Throughput,2.4991065694014387,catapult,FF,934,FF,934,catapult_fpga_latency
Throughput,2.4991065694014387,catapult,DSP,17,FF,934,catapult_fpga_latency
Throughput,2.4991065694014387,catapult,BRAM,1,FF,934,catapult_fpga_latency
Throughput,2.624086489890707,catapult,CLB,1223,FF,1184,catapult_fpga_latency
Throughput,2.624086489890707,catapult,LUT,7242,FF,1184,catapult_fpga_latency
Throughput,2.624086489890707,catapult,FF,1184,FF,1184,catapult_fpga_latency
Throughput,2.624086489890707,catapult,DSP,17,FF,1184,catapult_fpga_latency
Throughput,2.624086489890707,catapult,BRAM,1,FF,1184,catapult_fpga_latency
Throughput,2.8315136139174557,catapult,CLB,2146,FF,1374,catapult_fpga_latency
Throughput,2.8315136139174557,catapult,LUT,13019,FF,1374,catapult_fpga_latency
Throughput,2.8315136139174557,catapult,FF,1374,FF,1374,catapult_fpga_latency
Throughput,2.8315136139174557,catapult,DSP,17,FF,1374,catapult_fpga_latency
Throughput,2.8315136139174557,catapult,BRAM,1,FF,1374,catapult_fpga_latency
Throughput,3.0341002527405507,catapult,CLB,316,FF,605,catapult_fpga_latency
Throughput,3.0341002527405507,catapult,LUT,1779,FF,605,catapult_fpga_latency
Throughput,3.0341002527405507,catapult,FF,605,FF,605,catapult_fpga_latency
Throughput,3.0341002527405507,catapult,DSP,10,FF,605,catapult_fpga_latency
Throughput,3.0341002527405507,catapult,BRAM,1,FF,605,catapult_fpga_latency
Throughput,2.947739525944529,catapult,CLB,353,FF,608,catapult_fpga_latency
Throughput,2.947739525944529,catapult,LUT,2027,FF,608,catapult_fpga_latency
Throughput,2.947739525944529,catapult,FF,608,FF,608,catapult_fpga_latency
Throughput,2.947739525944529,catapult,DSP,10,FF,608,catapult_fpga_latency
Throughput,2.947739525944529,catapult,BRAM,1,FF,608,catapult_fpga_latency
Throughput,3.056486935046596,catapult,CLB,397,FF,649,catapult_fpga_latency
Throughput,3.056486935046596,catapult,LUT,2395,FF,649,catapult_fpga_latency
Throughput,3.056486935046596,catapult,FF,649,FF,649,catapult_fpga_latency
Throughput,3.056486935046596,catapult,DSP,10,FF,649,catapult_fpga_latency
Throughput,3.056486935046596,catapult,BRAM,1,FF,649,catapult_fpga_latency
Throughput,3.123760257647746,catapult,CLB,545,FF,734,catapult_fpga_latency
Throughput,3.123760257647746,catapult,LUT,3045,FF,734,catapult_fpga_latency
Throughput,3.123760257647746,catapult,FF,734,FF,734,catapult_fpga_latency
Throughput,3.123760257647746,catapult,DSP,10,FF,734,catapult_fpga_latency
Throughput,3.123760257647746,catapult,BRAM,1,FF,734,catapult_fpga_latency
Throughput,3.115924868819563,catapult,CLB,423,FF,713,catapult_fpga_latency
Throughput,3.115924868819563,catapult,LUT,2350,FF,713,catapult_fpga_latency
Throughput,3.115924868819563,catapult,FF,713,FF,713,catapult_fpga_latency
Throughput,3.115924868819563,catapult,DSP,14,FF,713,catapult_fpga_latency
Throughput,3.115924868819563,catapult,BRAM,1,FF,713,catapult_fpga_latency
Throughput,2.9336525147269357,catapult,CLB,493,FF,751,catapult_fpga_latency
Throughput,2.9336525147269357,catapult,LUT,2582,FF,751,catapult_fpga_latency
Throughput,2.9336525147269357,catapult,FF,751,FF,751,catapult_fpga_latency
Throughput,2.9336525147269357,catapult,DSP,14,FF,751,catapult_fpga_latency
Throughput,2.9336525147269357,catapult,BRAM,1,FF,751,catapult_fpga_latency
Throughput,2.941955223441499,catapult,CLB,616,FF,752,catapult_fpga_latency
Throughput,2.941955223441499,catapult,LUT,3130,FF,752,catapult_fpga_latency
Throughput,2.941955223441499,catapult,FF,752,FF,752,catapult_fpga_latency
Throughput,2.941955223441499,catapult,DSP,14,FF,752,catapult_fpga_latency
Throughput,2.941955223441499,catapult,BRAM,1,FF,752,catapult_fpga_latency
Throughput,3.0458924617207463,catapult,CLB,703,FF,815,catapult_fpga_latency
Throughput,3.0458924617207463,catapult,LUT,4032,FF,815,catapult_fpga_latency
Throughput,3.0458924617207463,catapult,FF,815,FF,815,catapult_fpga_latency
Throughput,3.0458924617207463,catapult,DSP,14,FF,815,catapult_fpga_latency
Throughput,3.0458924617207463,catapult,BRAM,1,FF,815,catapult_fpga_latency
Throughput,2.70185563444974,catapult,CLB,430,FF,700,catapult_fpga_latency
Throughput,2.70185563444974,catapult,LUT,2514,FF,700,catapult_fpga_latency
Throughput,2.70185563444974,catapult,FF,700,FF,700,catapult_fpga_latency
Throughput,2.70185563444974,catapult,DSP,18,FF,700,catapult_fpga_latency
Throughput,2.70185563444974,catapult,BRAM,1,FF,700,catapult_fpga_latency
Throughput,2.895806004164169,catapult,CLB,490,FF,704,catapult_fpga_latency
Throughput,2.895806004164169,catapult,LUT,2652,FF,704,catapult_fpga_latency
Throughput,2.895806004164169,catapult,FF,704,FF,704,catapult_fpga_latency
Throughput,2.895806004164169,catapult,DSP,18,FF,704,catapult_fpga_latency
Throughput,2.895806004164169,catapult,BRAM,1,FF,704,catapult_fpga_latency
Throughput,2.792945020877264,catapult,CLB,583,FF,748,catapult_fpga_latency
Throughput,2.792945020877264,catapult,LUT,3040,FF,748,catapult_fpga_latency
Throughput,2.792945020877264,catapult,FF,748,FF,748,catapult_fpga_latency
Throughput,2.792945020877264,catapult,DSP,18,FF,748,catapult_fpga_latency
Throughput,2.792945020877264,catapult,BRAM,1,FF,748,catapult_fpga_latency
Throughput,2.6024926674769095,catapult,CLB,704,FF,833,catapult_fpga_latency
Throughput,2.6024926674769095,catapult,LUT,3988,FF,833,catapult_fpga_latency
Throughput,2.6024926674769095,catapult,FF,833,FF,833,catapult_fpga_latency
Throughput,2.6024926674769095,catapult,DSP,18,FF,833,catapult_fpga_latency
Throughput,2.6024926674769095,catapult,BRAM,1,FF,833,catapult_fpga_latency
Throughput,2.9864742580851322,catapult,CLB,655,FF,887,catapult_fpga_latency
Throughput,2.9864742580851322,catapult,LUT,3324,FF,887,catapult_fpga_latency
Throughput,2.9864742580851322,catapult,FF,887,FF,887,catapult_fpga_latency
Throughput,2.9864742580851322,catapult,DSP,29,FF,887,catapult_fpga_latency
Throughput,2.9864742580851322,catapult,BRAM,1,FF,887,catapult_fpga_latency
Throughput,3.158210557897895,catapult,CLB,666,FF,789,catapult_fpga_latency
Throughput,3.158210557897895,catapult,LUT,3686,FF,789,catapult_fpga_latency
Throughput,3.158210557897895,catapult,FF,789,FF,789,catapult_fpga_latency
Throughput,3.158210557897895,catapult,DSP,29,FF,789,catapult_fpga_latency
Throughput,3.158210557897895,catapult,BRAM,1,FF,789,catapult_fpga_latency
Throughput,3.0868675394270157,catapult,CLB,791,FF,852,catapult_fpga_latency
Throughput,3.0868675394270157,catapult,LUT,4299,FF,852,catapult_fpga_latency
Throughput,3.0868675394270157,catapult,FF,852,FF,852,catapult_fpga_latency
Throughput,3.0868675394270157,catapult,DSP,29,FF,852,catapult_fpga_latency
Throughput,3.0868675394270157,catapult,BRAM,1,FF,852,catapult_fpga_latency
Throughput,3.0519254597725705,catapult,CLB,1028,FF,936,catapult_fpga_latency
Throughput,3.0519254597725705,catapult,LUT,5784,FF,936,catapult_fpga_latency
Throughput,3.0519254597725705,catapult,FF,936,FF,936,catapult_fpga_latency
Throughput,3.0519254597725705,catapult,DSP,29,FF,936,catapult_fpga_latency
Throughput,3.0519254597725705,catapult,BRAM,1,FF,936,catapult_fpga_latency
Throughput,2.8284462496216953,catapult,CLB,642,FF,956,catapult_fpga_latency
Throughput,2.8284462496216953,catapult,LUT,3118,FF,956,catapult_fpga_latency
Throughput,2.8284462496216953,catapult,FF,956,FF,956,catapult_fpga_latency
Throughput,2.8284462496216953,catapult,DSP,35,FF,956,catapult_fpga_latency
Throughput,2.8284462496216953,catapult,BRAM,1,FF,956,catapult_fpga_latency
Throughput,2.824994420636019,catapult,CLB,671,FF,923,catapult_fpga_latency
Throughput,2.824994420636019,catapult,LUT,3359,FF,923,catapult_fpga_latency
Throughput,2.824994420636019,catapult,FF,923,FF,923,catapult_fpga_latency
Throughput,2.824994420636019,catapult,DSP,35,FF,923,catapult_fpga_latency
Throughput,2.824994420636019,catapult,BRAM,1,FF,923,catapult_fpga_latency
Throughput,2.895806004164169,catapult,CLB,728,FF,906,catapult_fpga_latency
Throughput,2.895806004164169,catapult,LUT,3760,FF,906,catapult_fpga_latency
Throughput,2.895806004164169,catapult,FF,906,FF,906,catapult_fpga_latency
Throughput,2.895806004164169,catapult,DSP,35,FF,906,catapult_fpga_latency
Throughput,2.895806004164169,catapult,BRAM,1,FF,906,catapult_fpga_latency
Throughput,2.9758007879920485,catapult,CLB,911,FF,1076,catapult_fpga_latency
Throughput,2.9758007879920485,catapult,LUT,4662,FF,1076,catapult_fpga_latency
Throughput,2.9758007879920485,catapult,FF,1076,FF,1076,catapult_fpga_latency
Throughput,2.9758007879920485,catapult,DSP,35,FF,1076,catapult_fpga_latency
Throughput,2.9758007879920485,catapult,BRAM,1,FF,1076,catapult_fpga_latency
Throughput,2.9040558043363363,catapult,CLB,342,FF,655,catapult_fpga_latency
Throughput,2.9040558043363363,catapult,LUT,2102,FF,655,catapult_fpga_latency
Throughput,2.9040558043363363,catapult,FF,655,FF,655,catapult_fpga_latency
Throughput,2.9040558043363363,catapult,DSP,10,FF,655,catapult_fpga_latency
Throughput,2.9040558043363363,catapult,BRAM,1,FF,655,catapult_fpga_latency
Throughput,3.0494777769307,catapult,CLB,385,FF,697,catapult_fpga_latency
Throughput,3.0494777769307,catapult,LUT,2368,FF,697,catapult_fpga_latency
Throughput,3.0494777769307,catapult,FF,697,FF,697,catapult_fpga_latency
Throughput,3.0494777769307,catapult,DSP,10,FF,697,catapult_fpga_latency
Throughput,3.0494777769307,catapult,BRAM,1,FF,697,catapult_fpga_latency
Throughput,3.14833704837105,catapult,CLB,541,FF,715,catapult_fpga_latency
Throughput,3.14833704837105,catapult,LUT,2827,FF,715,catapult_fpga_latency
Throughput,3.14833704837105,catapult,FF,715,FF,715,catapult_fpga_latency
Throughput,3.14833704837105,catapult,DSP,10,FF,715,catapult_fpga_latency
Throughput,3.14833704837105,catapult,BRAM,1,FF,715,catapult_fpga_latency
Throughput,3.1346095373629783,catapult,CLB,669,FF,814,catapult_fpga_latency
Throughput,3.1346095373629783,catapult,LUT,3994,FF,814,catapult_fpga_latency
Throughput,3.1346095373629783,catapult,FF,814,FF,814,catapult_fpga_latency
Throughput,3.1346095373629783,catapult,DSP,10,FF,814,catapult_fpga_latency
Throughput,3.1346095373629783,catapult,BRAM,1,FF,814,catapult_fpga_latency
Throughput,2.545202801759244,catapult,CLB,508,FF,687,catapult_fpga_latency
Throughput,2.545202801759244,catapult,LUT,2844,FF,687,catapult_fpga_latency
Throughput,2.545202801759244,catapult,FF,687,FF,687,catapult_fpga_latency
Throughput,2.545202801759244,catapult,DSP,14,FF,687,catapult_fpga_latency
Throughput,2.545202801759244,catapult,BRAM,1,FF,687,catapult_fpga_latency
Throughput,2.8711953073183896,catapult,CLB,551,FF,704,catapult_fpga_latency
Throughput,2.8711953073183896,catapult,LUT,3147,FF,704,catapult_fpga_latency
Throughput,2.8711953073183896,catapult,FF,704,FF,704,catapult_fpga_latency
Throughput,2.8711953073183896,catapult,DSP,14,FF,704,catapult_fpga_latency
Throughput,2.8711953073183896,catapult,BRAM,1,FF,704,catapult_fpga_latency
Throughput,3.070640074923618,catapult,CLB,745,FF,742,catapult_fpga_latency
Throughput,3.070640074923618,catapult,LUT,3876,FF,742,catapult_fpga_latency
Throughput,3.070640074923618,catapult,FF,742,FF,742,catapult_fpga_latency
Throughput,3.070640074923618,catapult,DSP,14,FF,742,catapult_fpga_latency
Throughput,3.070640074923618,catapult,BRAM,1,FF,742,catapult_fpga_latency
Throughput,2.952761718034878,catapult,CLB,950,FF,804,catapult_fpga_latency
Throughput,2.952761718034878,catapult,LUT,5439,FF,804,catapult_fpga_latency
Throughput,2.952761718034878,catapult,FF,804,FF,804,catapult_fpga_latency
Throughput,2.952761718034878,catapult,DSP,14,FF,804,catapult_fpga_latency
Throughput,2.952761718034878,catapult,BRAM,1,FF,804,catapult_fpga_latency
Throughput,2.9465409083007006,catapult,CLB,503,FF,749,catapult_fpga_latency
Throughput,2.9465409083007006,catapult,LUT,2879,FF,749,catapult_fpga_latency
Throughput,2.9465409083007006,catapult,FF,749,FF,749,catapult_fpga_latency
Throughput,2.9465409083007006,catapult,DSP,18,FF,749,catapult_fpga_latency
Throughput,2.9465409083007006,catapult,BRAM,1,FF,749,catapult_fpga_latency
Throughput,2.960191346768655,catapult,CLB,551,FF,755,catapult_fpga_latency
Throughput,2.960191346768655,catapult,LUT,3128,FF,755,catapult_fpga_latency
Throughput,2.960191346768655,catapult,FF,755,FF,755,catapult_fpga_latency
Throughput,2.960191346768655,catapult,DSP,18,FF,755,catapult_fpga_latency
Throughput,2.960191346768655,catapult,BRAM,1,FF,755,catapult_fpga_latency
Throughput,3.0027775692515575,catapult,CLB,691,FF,805,catapult_fpga_latency
Throughput,3.0027775692515575,catapult,LUT,4015,FF,805,catapult_fpga_latency
Throughput,3.0027775692515575,catapult,FF,805,FF,805,catapult_fpga_latency
Throughput,3.0027775692515575,catapult,DSP,18,FF,805,catapult_fpga_latency
Throughput,3.0027775692515575,catapult,BRAM,1,FF,805,catapult_fpga_latency
Throughput,2.768158427243108,catapult,CLB,1009,FF,906,catapult_fpga_latency
Throughput,2.768158427243108,catapult,LUT,5522,FF,906,catapult_fpga_latency
Throughput,2.768158427243108,catapult,FF,906,FF,906,catapult_fpga_latency
Throughput,2.768158427243108,catapult,DSP,18,FF,906,catapult_fpga_latency
Throughput,2.768158427243108,catapult,BRAM,1,FF,906,catapult_fpga_latency
Throughput,2.912293372785201,catapult,CLB,745,FF,971,catapult_fpga_latency
Throughput,2.912293372785201,catapult,LUT,4073,FF,971,catapult_fpga_latency
Throughput,2.912293372785201,catapult,FF,971,FF,971,catapult_fpga_latency
Throughput,2.912293372785201,catapult,DSP,29,FF,971,catapult_fpga_latency
Throughput,2.912293372785201,catapult,BRAM,1,FF,971,catapult_fpga_latency
Throughput,2.7619044988662385,catapult,CLB,802,FF,1042,catapult_fpga_latency
Throughput,2.7619044988662385,catapult,LUT,4398,FF,1042,catapult_fpga_latency
Throughput,2.7619044988662385,catapult,FF,1042,FF,1042,catapult_fpga_latency
Throughput,2.7619044988662385,catapult,DSP,28,FF,1042,catapult_fpga_latency
Throughput,2.7619044988662385,catapult,BRAM,1,FF,1042,catapult_fpga_latency
Throughput,2.7399812585281915,catapult,CLB,997,FF,908,catapult_fpga_latency
Throughput,2.7399812585281915,catapult,LUT,5556,FF,908,catapult_fpga_latency
Throughput,2.7399812585281915,catapult,FF,908,FF,908,catapult_fpga_latency
Throughput,2.7399812585281915,catapult,DSP,28,FF,908,catapult_fpga_latency
Throughput,2.7399812585281915,catapult,BRAM,1,FF,908,catapult_fpga_latency
Throughput,2.9699235838661875,catapult,CLB,1217,FF,1024,catapult_fpga_latency
Throughput,2.9699235838661875,catapult,LUT,7242,FF,1024,catapult_fpga_latency
Throughput,2.9699235838661875,catapult,FF,1024,FF,1024,catapult_fpga_latency
Throughput,2.9699235838661875,catapult,DSP,28,FF,1024,catapult_fpga_latency
Throughput,2.9699235838661875,catapult,BRAM,1,FF,1024,catapult_fpga_latency
Throughput,2.985288498280474,catapult,CLB,652,FF,968,catapult_fpga_latency
Throughput,2.985288498280474,catapult,LUT,3435,FF,968,catapult_fpga_latency
Throughput,2.985288498280474,catapult,FF,968,FF,968,catapult_fpga_latency
Throughput,2.985288498280474,catapult,DSP,35,FF,968,catapult_fpga_latency
Throughput,2.985288498280474,catapult,BRAM,1,FF,968,catapult_fpga_latency
Throughput,3.009410426403363,catapult,CLB,662,FF,915,catapult_fpga_latency
Throughput,3.009410426403363,catapult,LUT,3673,FF,915,catapult_fpga_latency
Throughput,3.009410426403363,catapult,FF,915,FF,915,catapult_fpga_latency
Throughput,3.009410426403363,catapult,DSP,35,FF,915,catapult_fpga_latency
Throughput,3.009410426403363,catapult,BRAM,1,FF,915,catapult_fpga_latency
Throughput,2.8337843773467277,catapult,CLB,801,FF,965,catapult_fpga_latency
Throughput,2.8337843773467277,catapult,LUT,4314,FF,965,catapult_fpga_latency
Throughput,2.8337843773467277,catapult,FF,965,FF,965,catapult_fpga_latency
Throughput,2.8337843773467277,catapult,DSP,35,FF,965,catapult_fpga_latency
Throughput,2.8337843773467277,catapult,BRAM,1,FF,965,catapult_fpga_latency
Throughput,2.681964592703447,catapult,CLB,1062,FF,1083,catapult_fpga_latency
Throughput,2.681964592703447,catapult,LUT,6051,FF,1083,catapult_fpga_latency
Throughput,2.681964592703447,catapult,FF,1083,FF,1083,catapult_fpga_latency
Throughput,2.681964592703447,catapult,DSP,35,FF,1083,catapult_fpga_latency
Throughput,2.681964592703447,catapult,BRAM,1,FF,1083,catapult_fpga_latency
Throughput,2.9003497821837314,catapult,CLB,447,FF,861,catapult_fpga_latency
Throughput,2.9003497821837314,catapult,LUT,2549,FF,861,catapult_fpga_latency
Throughput,2.9003497821837314,catapult,FF,861,FF,861,catapult_fpga_latency
Throughput,2.9003497821837314,catapult,DSP,9,FF,861,catapult_fpga_latency
Throughput,2.9003497821837314,catapult,BRAM,1,FF,861,catapult_fpga_latency
Throughput,2.9929814584798646,catapult,CLB,519,FF,860,catapult_fpga_latency
Throughput,2.9929814584798646,catapult,LUT,3053,FF,860,catapult_fpga_latency
Throughput,2.9929814584798646,catapult,FF,860,FF,860,catapult_fpga_latency
Throughput,2.9929814584798646,catapult,DSP,9,FF,860,catapult_fpga_latency
Throughput,2.9929814584798646,catapult,BRAM,1,FF,860,catapult_fpga_latency
Throughput,3.0627777556577165,catapult,CLB,737,FF,973,catapult_fpga_latency
Throughput,3.0627777556577165,catapult,LUT,3883,FF,973,catapult_fpga_latency
Throughput,3.0627777556577165,catapult,FF,973,FF,973,catapult_fpga_latency
Throughput,3.0627777556577165,catapult,DSP,9,FF,973,catapult_fpga_latency
Throughput,3.0627777556577165,catapult,BRAM,1,FF,973,catapult_fpga_latency
Throughput,2.806970268570915,catapult,CLB,1040,FF,1183,catapult_fpga_latency
Throughput,2.806970268570915,catapult,LUT,6251,FF,1183,catapult_fpga_latency
Throughput,2.806970268570915,catapult,FF,1183,FF,1183,catapult_fpga_latency
Throughput,2.806970268570915,catapult,DSP,9,FF,1183,catapult_fpga_latency
Throughput,2.806970268570915,catapult,BRAM,1,FF,1183,catapult_fpga_latency
Throughput,2.937340649269777,catapult,CLB,633,FF,965,catapult_fpga_latency
Throughput,2.937340649269777,catapult,LUT,3649,FF,965,catapult_fpga_latency
Throughput,2.937340649269777,catapult,FF,965,FF,965,catapult_fpga_latency
Throughput,2.937340649269777,catapult,DSP,13,FF,965,catapult_fpga_latency
Throughput,2.937340649269777,catapult,BRAM,1,FF,965,catapult_fpga_latency
Throughput,2.9656694108994284,catapult,CLB,728,FF,910,catapult_fpga_latency
Throughput,2.9656694108994284,catapult,LUT,4264,FF,910,catapult_fpga_latency
Throughput,2.9656694108994284,catapult,FF,910,FF,910,catapult_fpga_latency
Throughput,2.9656694108994284,catapult,DSP,13,FF,910,catapult_fpga_latency
Throughput,2.9656694108994284,catapult,BRAM,1,FF,910,catapult_fpga_latency
Throughput,2.8284622499285814,catapult,CLB,952,FF,980,catapult_fpga_latency
Throughput,2.8284622499285814,catapult,LUT,5655,FF,980,catapult_fpga_latency
Throughput,2.8284622499285814,catapult,FF,980,FF,980,catapult_fpga_latency
Throughput,2.8284622499285814,catapult,DSP,13,FF,980,catapult_fpga_latency
Throughput,2.8284622499285814,catapult,BRAM,1,FF,980,catapult_fpga_latency
Throughput,2.7615383978106522,catapult,CLB,1453,FF,1231,catapult_fpga_latency
Throughput,2.7615383978106522,catapult,LUT,8827,FF,1231,catapult_fpga_latency
Throughput,2.7615383978106522,catapult,FF,1231,FF,1231,catapult_fpga_latency
Throughput,2.7615383978106522,catapult,DSP,13,FF,1231,catapult_fpga_latency
Throughput,2.7615383978106522,catapult,BRAM,1,FF,1231,catapult_fpga_latency
Throughput,2.85218006383179,catapult,CLB,671,FF,947,catapult_fpga_latency
Throughput,2.85218006383179,catapult,LUT,3738,FF,947,catapult_fpga_latency
Throughput,2.85218006383179,catapult,FF,947,FF,947,catapult_fpga_latency
Throughput,2.85218006383179,catapult,DSP,17,FF,947,catapult_fpga_latency
Throughput,2.85218006383179,catapult,BRAM,1,FF,947,catapult_fpga_latency
Throughput,2.8724406553760597,catapult,CLB,731,FF,999,catapult_fpga_latency
Throughput,2.8724406553760597,catapult,LUT,4243,FF,999,catapult_fpga_latency
Throughput,2.8724406553760597,catapult,FF,999,FF,999,catapult_fpga_latency
Throughput,2.8724406553760597,catapult,DSP,17,FF,999,catapult_fpga_latency
Throughput,2.8724406553760597,catapult,BRAM,1,FF,999,catapult_fpga_latency
Throughput,2.833142096241837,catapult,CLB,943,FF,1116,catapult_fpga_latency
Throughput,2.833142096241837,catapult,LUT,5615,FF,1116,catapult_fpga_latency
Throughput,2.833142096241837,catapult,FF,1116,FF,1116,catapult_fpga_latency
Throughput,2.833142096241837,catapult,DSP,17,FF,1116,catapult_fpga_latency
Throughput,2.833142096241837,catapult,BRAM,1,FF,1116,catapult_fpga_latency
Throughput,2.8010027589877176,catapult,CLB,1381,FF,1295,catapult_fpga_latency
Throughput,2.8010027589877176,catapult,LUT,8494,FF,1295,catapult_fpga_latency
Throughput,2.8010027589877176,catapult,FF,1295,FF,1295,catapult_fpga_latency
Throughput,2.8010027589877176,catapult,DSP,17,FF,1295,catapult_fpga_latency
Throughput,2.8010027589877176,catapult,BRAM,1,FF,1295,catapult_fpga_latency
Throughput,2.6442015304638455,catapult,CLB,910,FF,1177,catapult_fpga_latency
Throughput,2.6442015304638455,catapult,LUT,5440,FF,1177,catapult_fpga_latency
Throughput,2.6442015304638455,catapult,FF,1177,FF,1177,catapult_fpga_latency
Throughput,2.6442015304638455,catapult,DSP,28,FF,1177,catapult_fpga_latency
Throughput,2.6442015304638455,catapult,BRAM,1,FF,1177,catapult_fpga_latency
Throughput,2.9905826552187165,catapult,CLB,1098,FF,1253,catapult_fpga_latency
Throughput,2.9905826552187165,catapult,LUT,6156,FF,1253,catapult_fpga_latency
Throughput,2.9905826552187165,catapult,FF,1253,FF,1253,catapult_fpga_latency
Throughput,2.9905826552187165,catapult,DSP,29,FF,1253,catapult_fpga_latency
Throughput,2.9905826552187165,catapult,BRAM,1,FF,1253,catapult_fpga_latency
Throughput,2.985021163800051,catapult,CLB,1419,FF,1229,catapult_fpga_latency
Throughput,2.985021163800051,catapult,LUT,8377,FF,1229,catapult_fpga_latency
Throughput,2.985021163800051,catapult,FF,1229,FF,1229,catapult_fpga_latency
Throughput,2.985021163800051,catapult,DSP,29,FF,1229,catapult_fpga_latency
Throughput,2.985021163800051,catapult,BRAM,1,FF,1229,catapult_fpga_latency
Throughput,3.034928997836096,catapult,CLB,2265,FF,1489,catapult_fpga_latency
Throughput,3.034928997836096,catapult,LUT,13329,FF,1489,catapult_fpga_latency
Throughput,3.034928997836096,catapult,FF,1489,FF,1489,catapult_fpga_latency
Throughput,3.034928997836096,catapult,DSP,29,FF,1489,catapult_fpga_latency
Throughput,3.034928997836096,catapult,BRAM,1,FF,1489,catapult_fpga_latency
Throughput,2.9047812699703712,catapult,CLB,806,FF,1196,catapult_fpga_latency
Throughput,2.9047812699703712,catapult,LUT,4549,FF,1196,catapult_fpga_latency
Throughput,2.9047812699703712,catapult,FF,1196,FF,1196,catapult_fpga_latency
Throughput,2.9047812699703712,catapult,DSP,34,FF,1196,catapult_fpga_latency
Throughput,2.9047812699703712,catapult,BRAM,1,FF,1196,catapult_fpga_latency
Throughput,2.831112797196066,catapult,CLB,953,FF,1235,catapult_fpga_latency
Throughput,2.831112797196066,catapult,LUT,5384,FF,1235,catapult_fpga_latency
Throughput,2.831112797196066,catapult,FF,1235,FF,1235,catapult_fpga_latency
Throughput,2.831112797196066,catapult,DSP,34,FF,1235,catapult_fpga_latency
Throughput,2.831112797196066,catapult,BRAM,1,FF,1235,catapult_fpga_latency
Throughput,2.910047521076019,catapult,CLB,1252,FF,1332,catapult_fpga_latency
Throughput,2.910047521076019,catapult,LUT,7092,FF,1332,catapult_fpga_latency
Throughput,2.910047521076019,catapult,FF,1332,FF,1332,catapult_fpga_latency
Throughput,2.910047521076019,catapult,DSP,34,FF,1332,catapult_fpga_latency
Throughput,2.910047521076019,catapult,BRAM,1,FF,1332,catapult_fpga_latency
Throughput,2.6375759621877113,catapult,CLB,1667,FF,1602,catapult_fpga_latency
Throughput,2.6375759621877113,catapult,LUT,9883,FF,1602,catapult_fpga_latency
Throughput,2.6375759621877113,catapult,FF,1602,FF,1602,catapult_fpga_latency
Throughput,2.6375759621877113,catapult,DSP,34,FF,1602,catapult_fpga_latency
Throughput,2.6375759621877113,catapult,BRAM,1,FF,1602,catapult_fpga_latency
Throughput,3.058777467821661,catapult,CLB,413,FF,691,catapult_fpga_latency
Throughput,3.058777467821661,catapult,LUT,2362,FF,691,catapult_fpga_latency
Throughput,3.058777467821661,catapult,FF,691,FF,691,catapult_fpga_latency
Throughput,3.058777467821661,catapult,DSP,9,FF,691,catapult_fpga_latency
Throughput,3.058777467821661,catapult,BRAM,1,FF,691,catapult_fpga_latency
Throughput,3.0571690614490983,catapult,CLB,470,FF,752,catapult_fpga_latency
Throughput,3.0571690614490983,catapult,LUT,2815,FF,752,catapult_fpga_latency
Throughput,3.0571690614490983,catapult,FF,752,FF,752,catapult_fpga_latency
Throughput,3.0571690614490983,catapult,DSP,9,FF,752,catapult_fpga_latency
Throughput,3.0571690614490983,catapult,BRAM,1,FF,752,catapult_fpga_latency
Throughput,3.124726586423688,catapult,CLB,587,FF,741,catapult_fpga_latency
Throughput,3.124726586423688,catapult,LUT,3495,FF,741,catapult_fpga_latency
Throughput,3.124726586423688,catapult,FF,741,FF,741,catapult_fpga_latency
Throughput,3.124726586423688,catapult,DSP,9,FF,741,catapult_fpga_latency
Throughput,3.124726586423688,catapult,BRAM,1,FF,741,catapult_fpga_latency
Throughput,2.7621333613229515,catapult,CLB,863,FF,840,catapult_fpga_latency
Throughput,2.7621333613229515,catapult,LUT,5182,FF,840,catapult_fpga_latency
Throughput,2.7621333613229515,catapult,FF,840,FF,840,catapult_fpga_latency
Throughput,2.7621333613229515,catapult,DSP,9,FF,840,catapult_fpga_latency
Throughput,2.7621333613229515,catapult,BRAM,1,FF,840,catapult_fpga_latency
Throughput,2.925362306121613,catapult,CLB,551,FF,854,catapult_fpga_latency
Throughput,2.925362306121613,catapult,LUT,3285,FF,854,catapult_fpga_latency
Throughput,2.925362306121613,catapult,FF,854,FF,854,catapult_fpga_latency
Throughput,2.925362306121613,catapult,DSP,14,FF,854,catapult_fpga_latency
Throughput,2.925362306121613,catapult,BRAM,1,FF,854,catapult_fpga_latency
Throughput,3.1770540448663573,catapult,CLB,642,FF,837,catapult_fpga_latency
Throughput,3.1770540448663573,catapult,LUT,3658,FF,837,catapult_fpga_latency
Throughput,3.1770540448663573,catapult,FF,837,FF,837,catapult_fpga_latency
Throughput,3.1770540448663573,catapult,DSP,14,FF,837,catapult_fpga_latency
Throughput,3.1770540448663573,catapult,BRAM,1,FF,837,catapult_fpga_latency
Throughput,3.0739153689620617,catapult,CLB,808,FF,887,catapult_fpga_latency
Throughput,3.0739153689620617,catapult,LUT,4738,FF,887,catapult_fpga_latency
Throughput,3.0739153689620617,catapult,FF,887,FF,887,catapult_fpga_latency
Throughput,3.0739153689620617,catapult,DSP,14,FF,887,catapult_fpga_latency
Throughput,3.0739153689620617,catapult,BRAM,1,FF,887,catapult_fpga_latency
Throughput,3.104462043294828,catapult,CLB,1152,FF,950,catapult_fpga_latency
Throughput,3.104462043294828,catapult,LUT,6677,FF,950,catapult_fpga_latency
Throughput,3.104462043294828,catapult,FF,950,FF,950,catapult_fpga_latency
Throughput,3.104462043294828,catapult,DSP,14,FF,950,catapult_fpga_latency
Throughput,3.104462043294828,catapult,BRAM,1,FF,950,catapult_fpga_latency
Throughput,2.9684601113172544,catapult,CLB,584,FF,822,catapult_fpga_latency
Throughput,2.9684601113172544,catapult,LUT,3306,FF,822,catapult_fpga_latency
Throughput,2.9684601113172544,catapult,FF,822,FF,822,catapult_fpga_latency
Throughput,2.9684601113172544,catapult,DSP,18,FF,822,catapult_fpga_latency
Throughput,2.9684601113172544,catapult,BRAM,1,FF,822,catapult_fpga_latency
Throughput,3.067776383643843,catapult,CLB,650,FF,769,catapult_fpga_latency
Throughput,3.067776383643843,catapult,LUT,3714,FF,769,catapult_fpga_latency
Throughput,3.067776383643843,catapult,FF,769,FF,769,catapult_fpga_latency
Throughput,3.067776383643843,catapult,DSP,18,FF,769,catapult_fpga_latency
Throughput,3.067776383643843,catapult,BRAM,1,FF,769,catapult_fpga_latency
Throughput,3.0418436005694334,catapult,CLB,933,FF,825,catapult_fpga_latency
Throughput,3.0418436005694334,catapult,LUT,5164,FF,825,catapult_fpga_latency
Throughput,3.0418436005694334,catapult,FF,825,FF,825,catapult_fpga_latency
Throughput,3.0418436005694334,catapult,DSP,18,FF,825,catapult_fpga_latency
Throughput,3.0418436005694334,catapult,BRAM,1,FF,825,catapult_fpga_latency
Throughput,2.8847623965452085,catapult,CLB,1173,FF,949,catapult_fpga_latency
Throughput,2.8847623965452085,catapult,LUT,6775,FF,949,catapult_fpga_latency
Throughput,2.8847623965452085,catapult,FF,949,FF,949,catapult_fpga_latency
Throughput,2.8847623965452085,catapult,DSP,18,FF,949,catapult_fpga_latency
Throughput,2.8847623965452085,catapult,BRAM,1,FF,949,catapult_fpga_latency
Throughput,2.8048445274678424,catapult,CLB,775,FF,1037,catapult_fpga_latency
Throughput,2.8048445274678424,catapult,LUT,4479,FF,1037,catapult_fpga_latency
Throughput,2.8048445274678424,catapult,FF,1037,FF,1037,catapult_fpga_latency
Throughput,2.8048445274678424,catapult,DSP,28,FF,1037,catapult_fpga_latency
Throughput,2.8048445274678424,catapult,BRAM,1,FF,1037,catapult_fpga_latency
Throughput,2.6864532906366354,catapult,CLB,972,FF,1032,catapult_fpga_latency
Throughput,2.6864532906366354,catapult,LUT,5421,FF,1032,catapult_fpga_latency
Throughput,2.6864532906366354,catapult,FF,1032,FF,1032,catapult_fpga_latency
Throughput,2.6864532906366354,catapult,DSP,28,FF,1032,catapult_fpga_latency
Throughput,2.6864532906366354,catapult,BRAM,1,FF,1032,catapult_fpga_latency
Throughput,2.6890828613992914,catapult,CLB,1177,FF,999,catapult_fpga_latency
Throughput,2.6890828613992914,catapult,LUT,7039,FF,999,catapult_fpga_latency
Throughput,2.6890828613992914,catapult,FF,999,FF,999,catapult_fpga_latency
Throughput,2.6890828613992914,catapult,DSP,28,FF,999,catapult_fpga_latency
Throughput,2.6890828613992914,catapult,BRAM,1,FF,999,catapult_fpga_latency
Throughput,2.9999310015869636,catapult,CLB,1534,FF,1176,catapult_fpga_latency
Throughput,2.9999310015869636,catapult,LUT,9524,FF,1176,catapult_fpga_latency
Throughput,2.9999310015869636,catapult,FF,1176,FF,1176,catapult_fpga_latency
Throughput,2.9999310015869636,catapult,DSP,28,FF,1176,catapult_fpga_latency
Throughput,2.9999310015869636,catapult,BRAM,1,FF,1176,catapult_fpga_latency
Throughput,2.8974169527865907,catapult,CLB,697,FF,1063,catapult_fpga_latency
Throughput,2.8974169527865907,catapult,LUT,4190,FF,1063,catapult_fpga_latency
Throughput,2.8974169527865907,catapult,FF,1063,FF,1063,catapult_fpga_latency
Throughput,2.8974169527865907,catapult,DSP,35,FF,1063,catapult_fpga_latency
Throughput,2.8974169527865907,catapult,BRAM,1,FF,1063,catapult_fpga_latency
Throughput,3.0645329345354475,catapult,CLB,930,FF,953,catapult_fpga_latency
Throughput,3.0645329345354475,catapult,LUT,5217,FF,953,catapult_fpga_latency
Throughput,3.0645329345354475,catapult,FF,953,FF,953,catapult_fpga_latency
Throughput,3.0645329345354475,catapult,DSP,35,FF,953,catapult_fpga_latency
Throughput,3.0645329345354475,catapult,BRAM,1,FF,953,catapult_fpga_latency
Throughput,2.8538324115454645,catapult,CLB,1115,FF,1031,catapult_fpga_latency
Throughput,2.8538324115454645,catapult,LUT,6304,FF,1031,catapult_fpga_latency
Throughput,2.8538324115454645,catapult,FF,1031,FF,1031,catapult_fpga_latency
Throughput,2.8538324115454645,catapult,DSP,35,FF,1031,catapult_fpga_latency
Throughput,2.8538324115454645,catapult,BRAM,1,FF,1031,catapult_fpga_latency
Throughput,3.0245563731939615,catapult,CLB,1496,FF,1108,catapult_fpga_latency
Throughput,3.0245563731939615,catapult,LUT,8829,FF,1108,catapult_fpga_latency
Throughput,3.0245563731939615,catapult,FF,1108,FF,1108,catapult_fpga_latency
Throughput,3.0245563731939615,catapult,DSP,35,FF,1108,catapult_fpga_latency
Throughput,3.0245563731939615,catapult,BRAM,1,FF,1108,catapult_fpga_latency
Throughput,2.7122174547466518,catapult,CLB,509,FF,1077,catapult_fpga_latency
Throughput,2.7122174547466518,catapult,LUT,3054,FF,1077,catapult_fpga_latency
Throughput,2.7122174547466518,catapult,FF,1077,FF,1077,catapult_fpga_latency
Throughput,2.7122174547466518,catapult,DSP,9,FF,1077,catapult_fpga_latency
Throughput,2.7122174547466518,catapult,BRAM,1,FF,1077,catapult_fpga_latency
Throughput,3.0771597815216554,catapult,CLB,618,FF,990,catapult_fpga_latency
Throughput,3.0771597815216554,catapult,LUT,3695,FF,990,catapult_fpga_latency
Throughput,3.0771597815216554,catapult,FF,990,FF,990,catapult_fpga_latency
Throughput,3.0771597815216554,catapult,DSP,9,FF,990,catapult_fpga_latency
Throughput,3.0771597815216554,catapult,BRAM,1,FF,990,catapult_fpga_latency
Throughput,3.023477301244161,catapult,CLB,829,FF,1134,catapult_fpga_latency
Throughput,3.023477301244161,catapult,LUT,4916,FF,1134,catapult_fpga_latency
Throughput,3.023477301244161,catapult,FF,1134,FF,1134,catapult_fpga_latency
Throughput,3.023477301244161,catapult,DSP,9,FF,1134,catapult_fpga_latency
Throughput,3.023477301244161,catapult,BRAM,1,FF,1134,catapult_fpga_latency
Throughput,3.039347391328134,catapult,CLB,1275,FF,1423,catapult_fpga_latency
Throughput,3.039347391328134,catapult,LUT,7762,FF,1423,catapult_fpga_latency
Throughput,3.039347391328134,catapult,FF,1423,FF,1423,catapult_fpga_latency
Throughput,3.039347391328134,catapult,DSP,9,FF,1423,catapult_fpga_latency
Throughput,3.039347391328134,catapult,BRAM,1,FF,1423,catapult_fpga_latency
Throughput,2.940424067959081,catapult,CLB,810,FF,1104,catapult_fpga_latency
Throughput,2.940424067959081,catapult,LUT,4654,FF,1104,catapult_fpga_latency
Throughput,2.940424067959081,catapult,FF,1104,FF,1104,catapult_fpga_latency
Throughput,2.940424067959081,catapult,DSP,13,FF,1104,catapult_fpga_latency
Throughput,2.940424067959081,catapult,BRAM,1,FF,1104,catapult_fpga_latency
Throughput,2.968001970753309,catapult,CLB,903,FF,1130,catapult_fpga_latency
Throughput,2.968001970753309,catapult,LUT,5240,FF,1130,catapult_fpga_latency
Throughput,2.968001970753309,catapult,FF,1130,FF,1130,catapult_fpga_latency
Throughput,2.968001970753309,catapult,DSP,13,FF,1130,catapult_fpga_latency
Throughput,2.968001970753309,catapult,BRAM,1,FF,1130,catapult_fpga_latency
Throughput,2.929939291657877,catapult,CLB,1194,FF,1238,catapult_fpga_latency
Throughput,2.929939291657877,catapult,LUT,7358,FF,1238,catapult_fpga_latency
Throughput,2.929939291657877,catapult,FF,1238,FF,1238,catapult_fpga_latency
Throughput,2.929939291657877,catapult,DSP,13,FF,1238,catapult_fpga_latency
Throughput,2.929939291657877,catapult,BRAM,1,FF,1238,catapult_fpga_latency
Throughput,2.9297676108331085,catapult,CLB,1893,FF,1475,catapult_fpga_latency
Throughput,2.9297676108331085,catapult,LUT,11499,FF,1475,catapult_fpga_latency
Throughput,2.9297676108331085,catapult,FF,1475,FF,1475,catapult_fpga_latency
Throughput,2.9297676108331085,catapult,DSP,13,FF,1475,catapult_fpga_latency
Throughput,2.9297676108331085,catapult,BRAM,1,FF,1475,catapult_fpga_latency
Throughput,3.1096557922003614,catapult,CLB,731,FF,1144,catapult_fpga_latency
Throughput,3.1096557922003614,catapult,LUT,4311,FF,1144,catapult_fpga_latency
Throughput,3.1096557922003614,catapult,FF,1144,FF,1144,catapult_fpga_latency
Throughput,3.1096557922003614,catapult,DSP,17,FF,1144,catapult_fpga_latency
Throughput,3.1096557922003614,catapult,BRAM,1,FF,1144,catapult_fpga_latency
Throughput,3.157442723988987,catapult,CLB,838,FF,1066,catapult_fpga_latency
Throughput,3.157442723988987,catapult,LUT,4933,FF,1066,catapult_fpga_latency
Throughput,3.157442723988987,catapult,FF,1066,FF,1066,catapult_fpga_latency
Throughput,3.157442723988987,catapult,DSP,17,FF,1066,catapult_fpga_latency
Throughput,3.157442723988987,catapult,BRAM,1,FF,1066,catapult_fpga_latency
Throughput,2.7489444053483463,catapult,CLB,1116,FF,1255,catapult_fpga_latency
Throughput,2.7489444053483463,catapult,LUT,6655,FF,1255,catapult_fpga_latency
Throughput,2.7489444053483463,catapult,FF,1255,FF,1255,catapult_fpga_latency
Throughput,2.7489444053483463,catapult,DSP,17,FF,1255,catapult_fpga_latency
Throughput,2.7489444053483463,catapult,BRAM,1,FF,1255,catapult_fpga_latency
Throughput,2.865354143445359,catapult,CLB,1797,FF,1500,catapult_fpga_latency
Throughput,2.865354143445359,catapult,LUT,11057,FF,1500,catapult_fpga_latency
Throughput,2.865354143445359,catapult,FF,1500,FF,1500,catapult_fpga_latency
Throughput,2.865354143445359,catapult,DSP,17,FF,1500,catapult_fpga_latency
Throughput,2.865354143445359,catapult,BRAM,1,FF,1500,catapult_fpga_latency
Throughput,2.875265243218687,catapult,CLB,1060,FF,1309,catapult_fpga_latency
Throughput,2.875265243218687,catapult,LUT,6300,FF,1309,catapult_fpga_latency
Throughput,2.875265243218687,catapult,FF,1309,FF,1309,catapult_fpga_latency
Throughput,2.875265243218687,catapult,DSP,29,FF,1309,catapult_fpga_latency
Throughput,2.875265243218687,catapult,BRAM,1,FF,1309,catapult_fpga_latency
Throughput,2.7996147730072343,catapult,CLB,1238,FF,1334,catapult_fpga_latency
Throughput,2.7996147730072343,catapult,LUT,7428,FF,1334,catapult_fpga_latency
Throughput,2.7996147730072343,catapult,FF,1334,FF,1334,catapult_fpga_latency
Throughput,2.7996147730072343,catapult,DSP,29,FF,1334,catapult_fpga_latency
Throughput,2.7996147730072343,catapult,BRAM,1,FF,1334,catapult_fpga_latency
Throughput,3.0042480066814474,catapult,CLB,1815,FF,1468,catapult_fpga_latency
Throughput,3.0042480066814474,catapult,LUT,11044,FF,1468,catapult_fpga_latency
Throughput,3.0042480066814474,catapult,FF,1468,FF,1468,catapult_fpga_latency
Throughput,3.0042480066814474,catapult,DSP,29,FF,1468,catapult_fpga_latency
Throughput,3.0042480066814474,catapult,BRAM,1,FF,1468,catapult_fpga_latency
Throughput,3.12241425069864,catapult,CLB,2425,FF,1679,catapult_fpga_latency
Throughput,3.12241425069864,catapult,LUT,14637,FF,1679,catapult_fpga_latency
Throughput,3.12241425069864,catapult,FF,1679,FF,1679,catapult_fpga_latency
Throughput,3.12241425069864,catapult,DSP,29,FF,1679,catapult_fpga_latency
Throughput,3.12241425069864,catapult,BRAM,1,FF,1679,catapult_fpga_latency
Throughput,2.821558967760867,catapult,CLB,852,FF,1407,catapult_fpga_latency
Throughput,2.821558967760867,catapult,LUT,4772,FF,1407,catapult_fpga_latency
Throughput,2.821558967760867,catapult,FF,1407,FF,1407,catapult_fpga_latency
Throughput,2.821558967760867,catapult,DSP,34,FF,1407,catapult_fpga_latency
Throughput,2.821558967760867,catapult,BRAM,1,FF,1407,catapult_fpga_latency
Throughput,2.578396134468515,catapult,CLB,1274,FF,1435,catapult_fpga_latency
Throughput,2.578396134468515,catapult,LUT,7667,FF,1435,catapult_fpga_latency
Throughput,2.578396134468515,catapult,FF,1435,FF,1435,catapult_fpga_latency
Throughput,2.578396134468515,catapult,DSP,34,FF,1435,catapult_fpga_latency
Throughput,2.578396134468515,catapult,BRAM,1,FF,1435,catapult_fpga_latency
Throughput,3.004220930407222,catapult,CLB,2287,FF,1823,catapult_fpga_latency
Throughput,3.004220930407222,catapult,LUT,13716,FF,1823,catapult_fpga_latency
Throughput,3.004220930407222,catapult,FF,1823,FF,1823,catapult_fpga_latency
Throughput,3.004220930407222,catapult,DSP,34,FF,1823,catapult_fpga_latency
Throughput,3.004220930407222,catapult,BRAM,1,FF,1823,catapult_fpga_latency
Throughput,3.143062788965335,catapult,CLB,373,FF,639,catapult_fpga_latency
Throughput,3.143062788965335,catapult,LUT,2117,FF,639,catapult_fpga_latency
Throughput,3.143062788965335,catapult,FF,639,FF,639,catapult_fpga_latency
Throughput,3.143062788965335,catapult,DSP,11,FF,639,catapult_fpga_latency
Throughput,3.143062788965335,catapult,BRAM,1,FF,639,catapult_fpga_latency
Throughput,3.0245655211628852,catapult,CLB,425,FF,642,catapult_fpga_latency
Throughput,3.0245655211628852,catapult,LUT,2324,FF,642,catapult_fpga_latency
Throughput,3.0245655211628852,catapult,FF,642,FF,642,catapult_fpga_latency
Throughput,3.0245655211628852,catapult,DSP,11,FF,642,catapult_fpga_latency
Throughput,3.0245655211628852,catapult,BRAM,1,FF,642,catapult_fpga_latency
Throughput,3.0164729588281607,catapult,CLB,492,FF,682,catapult_fpga_latency
Throughput,3.0164729588281607,catapult,LUT,2673,FF,682,catapult_fpga_latency
Throughput,3.0164729588281607,catapult,FF,682,FF,682,catapult_fpga_latency
Throughput,3.0164729588281607,catapult,DSP,11,FF,682,catapult_fpga_latency
Throughput,3.0164729588281607,catapult,BRAM,1,FF,682,catapult_fpga_latency
Throughput,2.918523577292719,catapult,CLB,576,FF,769,catapult_fpga_latency
Throughput,2.918523577292719,catapult,LUT,3350,FF,769,catapult_fpga_latency
Throughput,2.918523577292719,catapult,FF,769,FF,769,catapult_fpga_latency
Throughput,2.918523577292719,catapult,DSP,11,FF,769,catapult_fpga_latency
Throughput,2.918523577292719,catapult,BRAM,1,FF,769,catapult_fpga_latency
Throughput,3.205385046878756,catapult,CLB,509,FF,875,catapult_fpga_latency
Throughput,3.205385046878756,catapult,LUT,2855,FF,875,catapult_fpga_latency
Throughput,3.205385046878756,catapult,FF,875,FF,875,catapult_fpga_latency
Throughput,3.205385046878756,catapult,DSP,18,FF,875,catapult_fpga_latency
Throughput,3.205385046878756,catapult,BRAM,1,FF,875,catapult_fpga_latency
Throughput,3.0483808525101894,catapult,CLB,551,FF,826,catapult_fpga_latency
Throughput,3.0483808525101894,catapult,LUT,3104,FF,826,catapult_fpga_latency
Throughput,3.0483808525101894,catapult,FF,826,FF,826,catapult_fpga_latency
Throughput,3.0483808525101894,catapult,DSP,18,FF,826,catapult_fpga_latency
Throughput,3.0483808525101894,catapult,BRAM,1,FF,826,catapult_fpga_latency
Throughput,3.2152996820068616,catapult,CLB,650,FF,828,catapult_fpga_latency
Throughput,3.2152996820068616,catapult,LUT,3560,FF,828,catapult_fpga_latency
Throughput,3.2152996820068616,catapult,FF,828,FF,828,catapult_fpga_latency
Throughput,3.2152996820068616,catapult,DSP,18,FF,828,catapult_fpga_latency
Throughput,3.2152996820068616,catapult,BRAM,1,FF,828,catapult_fpga_latency
Throughput,3.220570427434107,catapult,CLB,811,FF,888,catapult_fpga_latency
Throughput,3.220570427434107,catapult,LUT,4514,FF,888,catapult_fpga_latency
Throughput,3.220570427434107,catapult,FF,888,FF,888,catapult_fpga_latency
Throughput,3.220570427434107,catapult,DSP,18,FF,888,catapult_fpga_latency
Throughput,3.220570427434107,catapult,BRAM,1,FF,888,catapult_fpga_latency
Throughput,3.2193988094663206,catapult,CLB,614,FF,789,catapult_fpga_latency
Throughput,3.2193988094663206,catapult,LUT,3288,FF,789,catapult_fpga_latency
Throughput,3.2193988094663206,catapult,FF,789,FF,789,catapult_fpga_latency
Throughput,3.2193988094663206,catapult,DSP,34,FF,789,catapult_fpga_latency
Throughput,3.2193988094663206,catapult,BRAM,1,FF,789,catapult_fpga_latency
Throughput,2.8979459359206197,catapult,CLB,656,FF,817,catapult_fpga_latency
Throughput,2.8979459359206197,catapult,LUT,3477,FF,817,catapult_fpga_latency
Throughput,2.8979459359206197,catapult,FF,817,FF,817,catapult_fpga_latency
Throughput,2.8979459359206197,catapult,DSP,34,FF,817,catapult_fpga_latency
Throughput,2.8979459359206197,catapult,BRAM,1,FF,817,catapult_fpga_latency
Throughput,3.059114325220562,catapult,CLB,684,FF,868,catapult_fpga_latency
Throughput,3.059114325220562,catapult,LUT,3874,FF,868,catapult_fpga_latency
Throughput,3.059114325220562,catapult,FF,868,FF,868,catapult_fpga_latency
Throughput,3.059114325220562,catapult,DSP,34,FF,868,catapult_fpga_latency
Throughput,3.059114325220562,catapult,BRAM,1,FF,868,catapult_fpga_latency
Throughput,3.1876573905836603,catapult,CLB,914,FF,901,catapult_fpga_latency
Throughput,3.1876573905836603,catapult,LUT,4736,FF,901,catapult_fpga_latency
Throughput,3.1876573905836603,catapult,FF,901,FF,901,catapult_fpga_latency
Throughput,3.1876573905836603,catapult,DSP,34,FF,901,catapult_fpga_latency
Throughput,3.1876573905836603,catapult,BRAM,1,FF,901,catapult_fpga_latency
Throughput,3.15114465329531,catapult,CLB,845,FF,995,catapult_fpga_latency
Throughput,3.15114465329531,catapult,LUT,4158,FF,995,catapult_fpga_latency
Throughput,3.15114465329531,catapult,FF,995,FF,995,catapult_fpga_latency
Throughput,3.15114465329531,catapult,DSP,41,FF,995,catapult_fpga_latency
Throughput,3.15114465329531,catapult,BRAM,1,FF,995,catapult_fpga_latency
Throughput,2.8163381408225394,catapult,CLB,794,FF,1037,catapult_fpga_latency
Throughput,2.8163381408225394,catapult,LUT,4431,FF,1037,catapult_fpga_latency
Throughput,2.8163381408225394,catapult,FF,1037,FF,1037,catapult_fpga_latency
Throughput,2.8163381408225394,catapult,DSP,41,FF,1037,catapult_fpga_latency
Throughput,2.8163381408225394,catapult,BRAM,1,FF,1037,catapult_fpga_latency
Throughput,3.118908382066277,catapult,CLB,1002,FF,1029,catapult_fpga_latency
Throughput,3.118908382066277,catapult,LUT,5104,FF,1029,catapult_fpga_latency
Throughput,3.118908382066277,catapult,FF,1029,FF,1029,catapult_fpga_latency
Throughput,3.118908382066277,catapult,DSP,41,FF,1029,catapult_fpga_latency
Throughput,3.118908382066277,catapult,BRAM,1,FF,1029,catapult_fpga_latency
Throughput,3.234351399342133,catapult,CLB,1159,FF,1196,catapult_fpga_latency
Throughput,3.234351399342133,catapult,LUT,6214,FF,1196,catapult_fpga_latency
Throughput,3.234351399342133,catapult,FF,1196,FF,1196,catapult_fpga_latency
Throughput,3.234351399342133,catapult,DSP,41,FF,1196,catapult_fpga_latency
Throughput,3.234351399342133,catapult,BRAM,1,FF,1196,catapult_fpga_latency
Throughput,2.9074838634645577,catapult,CLB,808,FF,1111,catapult_fpga_latency
Throughput,2.9074838634645577,catapult,LUT,4088,FF,1111,catapult_fpga_latency
Throughput,2.9074838634645577,catapult,FF,1111,FF,1111,catapult_fpga_latency
Throughput,2.9074838634645577,catapult,DSP,52,FF,1111,catapult_fpga_latency
Throughput,2.9074838634645577,catapult,BRAM,1,FF,1111,catapult_fpga_latency
Throughput,2.999922002027947,catapult,CLB,887,FF,1096,catapult_fpga_latency
Throughput,2.999922002027947,catapult,LUT,4180,FF,1096,catapult_fpga_latency
Throughput,2.999922002027947,catapult,FF,1096,FF,1096,catapult_fpga_latency
Throughput,2.999922002027947,catapult,DSP,52,FF,1096,catapult_fpga_latency
Throughput,2.999922002027947,catapult,BRAM,1,FF,1096,catapult_fpga_latency
Throughput,3.1855452697838293,catapult,CLB,941,FF,1095,catapult_fpga_latency
Throughput,3.1855452697838293,catapult,LUT,4602,FF,1095,catapult_fpga_latency
Throughput,3.1855452697838293,catapult,FF,1095,FF,1095,catapult_fpga_latency
Throughput,3.1855452697838293,catapult,DSP,52,FF,1095,catapult_fpga_latency
Throughput,3.1855452697838293,catapult,BRAM,1,FF,1095,catapult_fpga_latency
Throughput,3.044705409528101,catapult,CLB,1076,FF,1303,catapult_fpga_latency
Throughput,3.044705409528101,catapult,LUT,5797,FF,1303,catapult_fpga_latency
Throughput,3.044705409528101,catapult,FF,1303,FF,1303,catapult_fpga_latency
Throughput,3.044705409528101,catapult,DSP,52,FF,1303,catapult_fpga_latency
Throughput,3.044705409528101,catapult,BRAM,1,FF,1303,catapult_fpga_latency
Throughput,3.2084291851552402,catapult,CLB,421,FF,710,catapult_fpga_latency
Throughput,3.2084291851552402,catapult,LUT,2501,FF,710,catapult_fpga_latency
Throughput,3.2084291851552402,catapult,FF,710,FF,710,catapult_fpga_latency
Throughput,3.2084291851552402,catapult,DSP,10,FF,710,catapult_fpga_latency
Throughput,3.2084291851552402,catapult,BRAM,1,FF,710,catapult_fpga_latency
Throughput,3.3286842709682145,catapult,CLB,473,FF,722,catapult_fpga_latency
Throughput,3.3286842709682145,catapult,LUT,2792,FF,722,catapult_fpga_latency
Throughput,3.3286842709682145,catapult,FF,722,FF,722,catapult_fpga_latency
Throughput,3.3286842709682145,catapult,DSP,11,FF,722,catapult_fpga_latency
Throughput,3.3286842709682145,catapult,BRAM,1,FF,722,catapult_fpga_latency
Throughput,3.187931765508491,catapult,CLB,609,FF,741,catapult_fpga_latency
Throughput,3.187931765508491,catapult,LUT,3267,FF,741,catapult_fpga_latency
Throughput,3.187931765508491,catapult,FF,741,FF,741,catapult_fpga_latency
Throughput,3.187931765508491,catapult,DSP,11,FF,741,catapult_fpga_latency
Throughput,3.187931765508491,catapult,BRAM,1,FF,741,catapult_fpga_latency
Throughput,3.1278150335301773,catapult,CLB,792,FF,840,catapult_fpga_latency
Throughput,3.1278150335301773,catapult,LUT,4466,FF,840,catapult_fpga_latency
Throughput,3.1278150335301773,catapult,FF,840,FF,840,catapult_fpga_latency
Throughput,3.1278150335301773,catapult,DSP,11,FF,840,catapult_fpga_latency
Throughput,3.1278150335301773,catapult,BRAM,1,FF,840,catapult_fpga_latency
Throughput,3.209953423575824,catapult,CLB,601,FF,903,catapult_fpga_latency
Throughput,3.209953423575824,catapult,LUT,3268,FF,903,catapult_fpga_latency
Throughput,3.209953423575824,catapult,FF,903,FF,903,catapult_fpga_latency
Throughput,3.209953423575824,catapult,DSP,18,FF,903,catapult_fpga_latency
Throughput,3.209953423575824,catapult,BRAM,1,FF,903,catapult_fpga_latency
Throughput,3.261419043425794,catapult,CLB,620,FF,869,catapult_fpga_latency
Throughput,3.261419043425794,catapult,LUT,3640,FF,869,catapult_fpga_latency
Throughput,3.261419043425794,catapult,FF,869,FF,869,catapult_fpga_latency
Throughput,3.261419043425794,catapult,DSP,18,FF,869,catapult_fpga_latency
Throughput,3.261419043425794,catapult,BRAM,1,FF,869,catapult_fpga_latency
Throughput,3.2844713479141965,catapult,CLB,786,FF,959,catapult_fpga_latency
Throughput,3.2844713479141965,catapult,LUT,4337,FF,959,catapult_fpga_latency
Throughput,3.2844713479141965,catapult,FF,959,FF,959,catapult_fpga_latency
Throughput,3.2844713479141965,catapult,DSP,18,FF,959,catapult_fpga_latency
Throughput,3.2844713479141965,catapult,BRAM,1,FF,959,catapult_fpga_latency
Throughput,3.5044067915403616,catapult,CLB,1079,FF,988,catapult_fpga_latency
Throughput,3.5044067915403616,catapult,LUT,6124,FF,988,catapult_fpga_latency
Throughput,3.5044067915403616,catapult,FF,988,FF,988,catapult_fpga_latency
Throughput,3.5044067915403616,catapult,DSP,18,FF,988,catapult_fpga_latency
Throughput,3.5044067915403616,catapult,BRAM,1,FF,988,catapult_fpga_latency
Throughput,3.0931693541153074,catapult,CLB,700,FF,861,catapult_fpga_latency
Throughput,3.0931693541153074,catapult,LUT,3598,FF,861,catapult_fpga_latency
Throughput,3.0931693541153074,catapult,FF,861,FF,861,catapult_fpga_latency
Throughput,3.0931693541153074,catapult,DSP,34,FF,861,catapult_fpga_latency
Throughput,3.0931693541153074,catapult,BRAM,1,FF,861,catapult_fpga_latency
Throughput,3.067127144688656,catapult,CLB,740,FF,902,catapult_fpga_latency
Throughput,3.067127144688656,catapult,LUT,4036,FF,902,catapult_fpga_latency
Throughput,3.067127144688656,catapult,FF,902,FF,902,catapult_fpga_latency
Throughput,3.067127144688656,catapult,DSP,34,FF,902,catapult_fpga_latency
Throughput,3.067127144688656,catapult,BRAM,1,FF,902,catapult_fpga_latency
Throughput,2.9840947748500493,catapult,CLB,857,FF,957,catapult_fpga_latency
Throughput,2.9840947748500493,catapult,LUT,4356,FF,957,catapult_fpga_latency
Throughput,2.9840947748500493,catapult,FF,957,FF,957,catapult_fpga_latency
Throughput,2.9840947748500493,catapult,DSP,34,FF,957,catapult_fpga_latency
Throughput,2.9840947748500493,catapult,BRAM,1,FF,957,catapult_fpga_latency
Throughput,3.240440699935191,catapult,CLB,1143,FF,1050,catapult_fpga_latency
Throughput,3.240440699935191,catapult,LUT,6355,FF,1050,catapult_fpga_latency
Throughput,3.240440699935191,catapult,FF,1050,FF,1050,catapult_fpga_latency
Throughput,3.240440699935191,catapult,DSP,34,FF,1050,catapult_fpga_latency
Throughput,3.240440699935191,catapult,BRAM,1,FF,1050,catapult_fpga_latency
Throughput,3.0557490863310233,catapult,CLB,920,FF,1170,catapult_fpga_latency
Throughput,3.0557490863310233,catapult,LUT,4715,FF,1170,catapult_fpga_latency
Throughput,3.0557490863310233,catapult,FF,1170,FF,1170,catapult_fpga_latency
Throughput,3.0557490863310233,catapult,DSP,41,FF,1170,catapult_fpga_latency
Throughput,3.0557490863310233,catapult,BRAM,1,FF,1170,catapult_fpga_latency
Throughput,3.331600900864884,catapult,CLB,1053,FF,1229,catapult_fpga_latency
Throughput,3.331600900864884,catapult,LUT,5277,FF,1229,catapult_fpga_latency
Throughput,3.331600900864884,catapult,FF,1229,FF,1229,catapult_fpga_latency
Throughput,3.331600900864884,catapult,DSP,41,FF,1229,catapult_fpga_latency
Throughput,3.331600900864884,catapult,BRAM,1,FF,1229,catapult_fpga_latency
Throughput,2.839320039636908,catapult,CLB,1104,FF,1114,catapult_fpga_latency
Throughput,2.839320039636908,catapult,LUT,6561,FF,1114,catapult_fpga_latency
Throughput,2.839320039636908,catapult,FF,1114,FF,1114,catapult_fpga_latency
Throughput,2.839320039636908,catapult,DSP,41,FF,1114,catapult_fpga_latency
Throughput,2.839320039636908,catapult,BRAM,1,FF,1114,catapult_fpga_latency
Throughput,2.9455688335252863,catapult,CLB,1337,FF,1199,catapult_fpga_latency
Throughput,2.9455688335252863,catapult,LUT,8387,FF,1199,catapult_fpga_latency
Throughput,2.9455688335252863,catapult,FF,1199,FF,1199,catapult_fpga_latency
Throughput,2.9455688335252863,catapult,DSP,41,FF,1199,catapult_fpga_latency
Throughput,2.9455688335252863,catapult,BRAM,1,FF,1199,catapult_fpga_latency
Throughput,3.294914628761969,catapult,CLB,1034,FF,1175,catapult_fpga_latency
Throughput,3.294914628761969,catapult,LUT,4753,FF,1175,catapult_fpga_latency
Throughput,3.294914628761969,catapult,FF,1175,FF,1175,catapult_fpga_latency
Throughput,3.294914628761969,catapult,DSP,52,FF,1175,catapult_fpga_latency
Throughput,3.294914628761969,catapult,BRAM,1,FF,1175,catapult_fpga_latency
Throughput,3.0659046871550855,catapult,CLB,971,FF,1103,catapult_fpga_latency
Throughput,3.0659046871550855,catapult,LUT,5215,FF,1103,catapult_fpga_latency
Throughput,3.0659046871550855,catapult,FF,1103,FF,1103,catapult_fpga_latency
Throughput,3.0659046871550855,catapult,DSP,52,FF,1103,catapult_fpga_latency
Throughput,3.0659046871550855,catapult,BRAM,1,FF,1103,catapult_fpga_latency
Throughput,3.033465187953503,catapult,CLB,1136,FF,1179,catapult_fpga_latency
Throughput,3.033465187953503,catapult,LUT,5785,FF,1179,catapult_fpga_latency
Throughput,3.033465187953503,catapult,FF,1179,FF,1179,catapult_fpga_latency
Throughput,3.033465187953503,catapult,DSP,52,FF,1179,catapult_fpga_latency
Throughput,3.033465187953503,catapult,BRAM,1,FF,1179,catapult_fpga_latency
Throughput,2.9796401190664192,catapult,CLB,1337,FF,1327,catapult_fpga_latency
Throughput,2.9796401190664192,catapult,LUT,7855,FF,1327,catapult_fpga_latency
Throughput,2.9796401190664192,catapult,FF,1327,FF,1327,catapult_fpga_latency
Throughput,2.9796401190664192,catapult,DSP,52,FF,1327,catapult_fpga_latency
Throughput,2.9796401190664192,catapult,BRAM,1,FF,1327,catapult_fpga_latency
Throughput,2.8811220241610895,catapult,CLB,473,FF,884,catapult_fpga_latency
Throughput,2.8811220241610895,catapult,LUT,2906,FF,884,catapult_fpga_latency
Throughput,2.8811220241610895,catapult,FF,884,FF,884,catapult_fpga_latency
Throughput,2.8811220241610895,catapult,DSP,10,FF,884,catapult_fpga_latency
Throughput,2.8811220241610895,catapult,BRAM,1,FF,884,catapult_fpga_latency
Throughput,3.162315320785266,catapult,CLB,578,FF,884,catapult_fpga_latency
Throughput,3.162315320785266,catapult,LUT,3444,FF,884,catapult_fpga_latency
Throughput,3.162315320785266,catapult,FF,884,FF,884,catapult_fpga_latency
Throughput,3.162315320785266,catapult,DSP,10,FF,884,catapult_fpga_latency
Throughput,3.162315320785266,catapult,BRAM,1,FF,884,catapult_fpga_latency
Throughput,3.2525402339226934,catapult,CLB,723,FF,996,catapult_fpga_latency
Throughput,3.2525402339226934,catapult,LUT,4361,FF,996,catapult_fpga_latency
Throughput,3.2525402339226934,catapult,FF,996,FF,996,catapult_fpga_latency
Throughput,3.2525402339226934,catapult,DSP,10,FF,996,catapult_fpga_latency
Throughput,3.2525402339226934,catapult,BRAM,1,FF,996,catapult_fpga_latency
Throughput,3.2364030616372963,catapult,CLB,1051,FF,1205,catapult_fpga_latency
Throughput,3.2364030616372963,catapult,LUT,6460,FF,1205,catapult_fpga_latency
Throughput,3.2364030616372963,catapult,FF,1205,FF,1205,catapult_fpga_latency
Throughput,3.2364030616372963,catapult,DSP,10,FF,1205,catapult_fpga_latency
Throughput,3.2364030616372963,catapult,BRAM,1,FF,1205,catapult_fpga_latency
Throughput,3.2279931566545077,catapult,CLB,739,FF,967,catapult_fpga_latency
Throughput,3.2279931566545077,catapult,LUT,4199,FF,967,catapult_fpga_latency
Throughput,3.2279931566545077,catapult,FF,967,FF,967,catapult_fpga_latency
Throughput,3.2279931566545077,catapult,DSP,17,FF,967,catapult_fpga_latency
Throughput,3.2279931566545077,catapult,BRAM,1,FF,967,catapult_fpga_latency
Throughput,2.9360211628405417,catapult,CLB,789,FF,1039,catapult_fpga_latency
Throughput,2.9360211628405417,catapult,LUT,4770,FF,1039,catapult_fpga_latency
Throughput,2.9360211628405417,catapult,FF,1039,FF,1039,catapult_fpga_latency
Throughput,2.9360211628405417,catapult,DSP,17,FF,1039,catapult_fpga_latency
Throughput,2.9360211628405417,catapult,BRAM,1,FF,1039,catapult_fpga_latency
Throughput,3.0821010066141885,catapult,CLB,1068,FF,1076,catapult_fpga_latency
Throughput,3.0821010066141885,catapult,LUT,6214,FF,1076,catapult_fpga_latency
Throughput,3.0821010066141885,catapult,FF,1076,FF,1076,catapult_fpga_latency
Throughput,3.0821010066141885,catapult,DSP,17,FF,1076,catapult_fpga_latency
Throughput,3.0821010066141885,catapult,BRAM,1,FF,1076,catapult_fpga_latency
Throughput,3.0315891590371673,catapult,CLB,1485,FF,1262,catapult_fpga_latency
Throughput,3.0315891590371673,catapult,LUT,9316,FF,1262,catapult_fpga_latency
Throughput,3.0315891590371673,catapult,FF,1262,FF,1262,catapult_fpga_latency
Throughput,3.0315891590371673,catapult,DSP,17,FF,1262,catapult_fpga_latency
Throughput,3.0315891590371673,catapult,BRAM,1,FF,1262,catapult_fpga_latency
Throughput,2.9668220292469316,catapult,CLB,756,FF,1110,catapult_fpga_latency
Throughput,2.9668220292469316,catapult,LUT,3991,FF,1110,catapult_fpga_latency
Throughput,2.9668220292469316,catapult,FF,1110,FF,1110,catapult_fpga_latency
Throughput,2.9668220292469316,catapult,DSP,34,FF,1110,catapult_fpga_latency
Throughput,2.9668220292469316,catapult,BRAM,1,FF,1110,catapult_fpga_latency
Throughput,3.076421383589753,catapult,CLB,831,FF,1185,catapult_fpga_latency
Throughput,3.076421383589753,catapult,LUT,4632,FF,1185,catapult_fpga_latency
Throughput,3.076421383589753,catapult,FF,1185,FF,1185,catapult_fpga_latency
Throughput,3.076421383589753,catapult,DSP,34,FF,1185,catapult_fpga_latency
Throughput,3.076421383589753,catapult,BRAM,1,FF,1185,catapult_fpga_latency
Throughput,3.0495707729137123,catapult,CLB,1148,FF,1337,catapult_fpga_latency
Throughput,3.0495707729137123,catapult,LUT,6073,FF,1337,catapult_fpga_latency
Throughput,3.0495707729137123,catapult,FF,1337,FF,1337,catapult_fpga_latency
Throughput,3.0495707729137123,catapult,DSP,34,FF,1337,catapult_fpga_latency
Throughput,3.0495707729137123,catapult,BRAM,1,FF,1337,catapult_fpga_latency
Throughput,2.8931250669035173,catapult,CLB,1498,FF,1531,catapult_fpga_latency
Throughput,2.8931250669035173,catapult,LUT,8975,FF,1531,catapult_fpga_latency
Throughput,2.8931250669035173,catapult,FF,1531,FF,1531,catapult_fpga_latency
Throughput,2.8931250669035173,catapult,DSP,34,FF,1531,catapult_fpga_latency
Throughput,2.8931250669035173,catapult,BRAM,1,FF,1531,catapult_fpga_latency
Throughput,2.9646231519280426,catapult,CLB,1091,FF,1361,catapult_fpga_latency
Throughput,2.9646231519280426,catapult,LUT,5919,FF,1361,catapult_fpga_latency
Throughput,2.9646231519280426,catapult,FF,1361,FF,1361,catapult_fpga_latency
Throughput,2.9646231519280426,catapult,DSP,41,FF,1361,catapult_fpga_latency
Throughput,2.9646231519280426,catapult,BRAM,1,FF,1361,catapult_fpga_latency
Throughput,3.176842091886981,catapult,CLB,1180,FF,1366,catapult_fpga_latency
Throughput,3.176842091886981,catapult,LUT,6712,FF,1366,catapult_fpga_latency
Throughput,3.176842091886981,catapult,FF,1366,FF,1366,catapult_fpga_latency
Throughput,3.176842091886981,catapult,DSP,41,FF,1366,catapult_fpga_latency
Throughput,3.176842091886981,catapult,BRAM,1,FF,1366,catapult_fpga_latency
Throughput,3.164246545433834,catapult,CLB,1567,FF,1528,catapult_fpga_latency
Throughput,3.164246545433834,catapult,LUT,8890,FF,1528,catapult_fpga_latency
Throughput,3.164246545433834,catapult,FF,1528,FF,1528,catapult_fpga_latency
Throughput,3.164246545433834,catapult,DSP,41,FF,1528,catapult_fpga_latency
Throughput,3.164246545433834,catapult,BRAM,1,FF,1528,catapult_fpga_latency
Throughput,3.2407662467713867,catapult,CLB,2122,FF,1680,catapult_fpga_latency
Throughput,3.2407662467713867,catapult,LUT,12884,FF,1680,catapult_fpga_latency
Throughput,3.2407662467713867,catapult,FF,1680,FF,1680,catapult_fpga_latency
Throughput,3.2407662467713867,catapult,DSP,41,FF,1680,catapult_fpga_latency
Throughput,3.2407662467713867,catapult,BRAM,1,FF,1680,catapult_fpga_latency
Throughput,2.906655660130567,catapult,CLB,961,FF,1510,catapult_fpga_latency
Throughput,2.906655660130567,catapult,LUT,4781,FF,1510,catapult_fpga_latency
Throughput,2.906655660130567,catapult,FF,1510,FF,1510,catapult_fpga_latency
Throughput,2.906655660130567,catapult,DSP,51,FF,1510,catapult_fpga_latency
Throughput,2.906655660130567,catapult,BRAM,1,FF,1510,catapult_fpga_latency
Throughput,2.934737311663233,catapult,CLB,1084,FF,1457,catapult_fpga_latency
Throughput,2.934737311663233,catapult,LUT,5938,FF,1457,catapult_fpga_latency
Throughput,2.934737311663233,catapult,FF,1457,FF,1457,catapult_fpga_latency
Throughput,2.934737311663233,catapult,DSP,52,FF,1457,catapult_fpga_latency
Throughput,2.934737311663233,catapult,BRAM,1,FF,1457,catapult_fpga_latency
Throughput,2.897987926982296,catapult,CLB,1282,FF,1448,catapult_fpga_latency
Throughput,2.897987926982296,catapult,LUT,7440,FF,1448,catapult_fpga_latency
Throughput,2.897987926982296,catapult,FF,1448,FF,1448,catapult_fpga_latency
Throughput,2.897987926982296,catapult,DSP,52,FF,1448,catapult_fpga_latency
Throughput,2.897987926982296,catapult,BRAM,1,FF,1448,catapult_fpga_latency
Throughput,2.9481653566985266,catapult,CLB,1824,FF,1794,catapult_fpga_latency
Throughput,2.9481653566985266,catapult,LUT,9944,FF,1794,catapult_fpga_latency
Throughput,2.9481653566985266,catapult,FF,1794,FF,1794,catapult_fpga_latency
Throughput,2.9481653566985266,catapult,DSP,52,FF,1794,catapult_fpga_latency
Throughput,2.9481653566985266,catapult,BRAM,1,FF,1794,catapult_fpga_latency
Throughput,2.914780560745484,catapult,CLB,490,FF,735,catapult_fpga_latency
Throughput,2.914780560745484,catapult,LUT,2863,FF,735,catapult_fpga_latency
Throughput,2.914780560745484,catapult,FF,735,FF,735,catapult_fpga_latency
Throughput,2.914780560745484,catapult,DSP,11,FF,735,catapult_fpga_latency
Throughput,2.914780560745484,catapult,BRAM,1,FF,735,catapult_fpga_latency
Throughput,3.289841627024075,catapult,CLB,582,FF,718,catapult_fpga_latency
Throughput,3.289841627024075,catapult,LUT,3179,FF,718,catapult_fpga_latency
Throughput,3.289841627024075,catapult,FF,718,FF,718,catapult_fpga_latency
Throughput,3.289841627024075,catapult,DSP,10,FF,718,catapult_fpga_latency
Throughput,3.289841627024075,catapult,BRAM,1,FF,718,catapult_fpga_latency
Throughput,3.247196046214094,catapult,CLB,686,FF,764,catapult_fpga_latency
Throughput,3.247196046214094,catapult,LUT,3781,FF,764,catapult_fpga_latency
Throughput,3.247196046214094,catapult,FF,764,FF,764,catapult_fpga_latency
Throughput,3.247196046214094,catapult,DSP,11,FF,764,catapult_fpga_latency
Throughput,3.247196046214094,catapult,BRAM,1,FF,764,catapult_fpga_latency
Throughput,3.1629154489442186,catapult,CLB,941,FF,867,catapult_fpga_latency
Throughput,3.1629154489442186,catapult,LUT,5492,FF,867,catapult_fpga_latency
Throughput,3.1629154489442186,catapult,FF,867,FF,867,catapult_fpga_latency
Throughput,3.1629154489442186,catapult,DSP,11,FF,867,catapult_fpga_latency
Throughput,3.1629154489442186,catapult,BRAM,1,FF,867,catapult_fpga_latency
Throughput,3.134648840963591,catapult,CLB,678,FF,826,catapult_fpga_latency
Throughput,3.134648840963591,catapult,LUT,3829,FF,826,catapult_fpga_latency
Throughput,3.134648840963591,catapult,FF,826,FF,826,catapult_fpga_latency
Throughput,3.134648840963591,catapult,DSP,18,FF,826,catapult_fpga_latency
Throughput,3.134648840963591,catapult,BRAM,1,FF,826,catapult_fpga_latency
Throughput,3.2307881184536154,catapult,CLB,740,FF,781,catapult_fpga_latency
Throughput,3.2307881184536154,catapult,LUT,4392,FF,781,catapult_fpga_latency
Throughput,3.2307881184536154,catapult,FF,781,FF,781,catapult_fpga_latency
Throughput,3.2307881184536154,catapult,DSP,18,FF,781,catapult_fpga_latency
Throughput,3.2307881184536154,catapult,BRAM,1,FF,781,catapult_fpga_latency
Throughput,3.2037522346171836,catapult,CLB,992,FF,836,catapult_fpga_latency
Throughput,3.2037522346171836,catapult,LUT,5598,FF,836,catapult_fpga_latency
Throughput,3.2037522346171836,catapult,FF,836,FF,836,catapult_fpga_latency
Throughput,3.2037522346171836,catapult,DSP,18,FF,836,catapult_fpga_latency
Throughput,3.2037522346171836,catapult,BRAM,1,FF,836,catapult_fpga_latency
Throughput,3.2290563405750303,catapult,CLB,1334,FF,905,catapult_fpga_latency
Throughput,3.2290563405750303,catapult,LUT,7717,FF,905,catapult_fpga_latency
Throughput,3.2290563405750303,catapult,FF,905,FF,905,catapult_fpga_latency
Throughput,3.2290563405750303,catapult,DSP,18,FF,905,catapult_fpga_latency
Throughput,3.2290563405750303,catapult,BRAM,1,FF,905,catapult_fpga_latency
Throughput,3.1220438147628964,catapult,CLB,741,FF,922,catapult_fpga_latency
Throughput,3.1220438147628964,catapult,LUT,4265,FF,922,catapult_fpga_latency
Throughput,3.1220438147628964,catapult,FF,922,FF,922,catapult_fpga_latency
Throughput,3.1220438147628964,catapult,DSP,34,FF,922,catapult_fpga_latency
Throughput,3.1220438147628964,catapult,BRAM,1,FF,922,catapult_fpga_latency
Throughput,3.1574128159386197,catapult,CLB,824,FF,906,catapult_fpga_latency
Throughput,3.1574128159386197,catapult,LUT,4692,FF,906,catapult_fpga_latency
Throughput,3.1574128159386197,catapult,FF,906,FF,906,catapult_fpga_latency
Throughput,3.1574128159386197,catapult,DSP,34,FF,906,catapult_fpga_latency
Throughput,3.1574128159386197,catapult,BRAM,1,FF,906,catapult_fpga_latency
Throughput,3.0274498881357266,catapult,CLB,984,FF,922,catapult_fpga_latency
Throughput,3.0274498881357266,catapult,LUT,5843,FF,922,catapult_fpga_latency
Throughput,3.0274498881357266,catapult,FF,922,FF,922,catapult_fpga_latency
Throughput,3.0274498881357266,catapult,DSP,34,FF,922,catapult_fpga_latency
Throughput,3.0274498881357266,catapult,BRAM,1,FF,922,catapult_fpga_latency
Throughput,3.1939595836354284,catapult,CLB,1315,FF,1012,catapult_fpga_latency
Throughput,3.1939595836354284,catapult,LUT,7617,FF,1012,catapult_fpga_latency
Throughput,3.1939595836354284,catapult,FF,1012,FF,1012,catapult_fpga_latency
Throughput,3.1939595836354284,catapult,DSP,34,FF,1012,catapult_fpga_latency
Throughput,3.1939595836354284,catapult,BRAM,1,FF,1012,catapult_fpga_latency
Throughput,2.8838389664321142,catapult,CLB,1034,FF,1105,catapult_fpga_latency
Throughput,2.8838389664321142,catapult,LUT,5555,FF,1105,catapult_fpga_latency
Throughput,2.8838389664321142,catapult,FF,1105,FF,1105,catapult_fpga_latency
Throughput,2.8838389664321142,catapult,DSP,41,FF,1105,catapult_fpga_latency
Throughput,2.8838389664321142,catapult,BRAM,1,FF,1105,catapult_fpga_latency
Throughput,2.952752999258859,catapult,CLB,1167,FF,1157,catapult_fpga_latency
Throughput,2.952752999258859,catapult,LUT,6621,FF,1157,catapult_fpga_latency
Throughput,2.952752999258859,catapult,FF,1157,FF,1157,catapult_fpga_latency
Throughput,2.952752999258859,catapult,DSP,41,FF,1157,catapult_fpga_latency
Throughput,2.952752999258859,catapult,BRAM,1,FF,1157,catapult_fpga_latency
Throughput,2.8787996556955613,catapult,CLB,1439,FF,1239,catapult_fpga_latency
Throughput,2.8787996556955613,catapult,LUT,8356,FF,1239,catapult_fpga_latency
Throughput,2.8787996556955613,catapult,FF,1239,FF,1239,catapult_fpga_latency
Throughput,2.8787996556955613,catapult,DSP,41,FF,1239,catapult_fpga_latency
Throughput,2.8787996556955613,catapult,BRAM,1,FF,1239,catapult_fpga_latency
Throughput,3.0119665430756397,catapult,CLB,2106,FF,1220,catapult_fpga_latency
Throughput,3.0119665430756397,catapult,LUT,11493,FF,1220,catapult_fpga_latency
Throughput,3.0119665430756397,catapult,FF,1220,FF,1220,catapult_fpga_latency
Throughput,3.0119665430756397,catapult,DSP,41,FF,1220,catapult_fpga_latency
Throughput,3.0119665430756397,catapult,BRAM,1,FF,1220,catapult_fpga_latency
Throughput,2.9973952635160046,catapult,CLB,1033,FF,1177,catapult_fpga_latency
Throughput,2.9973952635160046,catapult,LUT,5136,FF,1177,catapult_fpga_latency
Throughput,2.9973952635160046,catapult,FF,1177,FF,1177,catapult_fpga_latency
Throughput,2.9973952635160046,catapult,DSP,52,FF,1177,catapult_fpga_latency
Throughput,2.9973952635160046,catapult,BRAM,1,FF,1177,catapult_fpga_latency
Throughput,3.2037522346171836,catapult,CLB,1113,FF,1175,catapult_fpga_latency
Throughput,3.2037522346171836,catapult,LUT,6122,FF,1175,catapult_fpga_latency
Throughput,3.2037522346171836,catapult,FF,1175,FF,1175,catapult_fpga_latency
Throughput,3.2037522346171836,catapult,DSP,52,FF,1175,catapult_fpga_latency
Throughput,3.2037522346171836,catapult,BRAM,1,FF,1175,catapult_fpga_latency
Throughput,3.1286957718805337,catapult,CLB,1300,FF,1195,catapult_fpga_latency
Throughput,3.1286957718805337,catapult,LUT,7347,FF,1195,catapult_fpga_latency
Throughput,3.1286957718805337,catapult,FF,1195,FF,1195,catapult_fpga_latency
Throughput,3.1286957718805337,catapult,DSP,52,FF,1195,catapult_fpga_latency
Throughput,3.1286957718805337,catapult,BRAM,1,FF,1195,catapult_fpga_latency
Throughput,3.102622336398724,catapult,CLB,1518,FF,1358,catapult_fpga_latency
Throughput,3.102622336398724,catapult,LUT,8679,FF,1358,catapult_fpga_latency
Throughput,3.102622336398724,catapult,FF,1358,FF,1358,catapult_fpga_latency
Throughput,3.102622336398724,catapult,DSP,52,FF,1358,catapult_fpga_latency
Throughput,3.102622336398724,catapult,BRAM,1,FF,1358,catapult_fpga_latency
Throughput,3.17258883248731,catapult,CLB,566,FF,1038,catapult_fpga_latency
Throughput,3.17258883248731,catapult,LUT,3278,FF,1038,catapult_fpga_latency
Throughput,3.17258883248731,catapult,FF,1038,FF,1038,catapult_fpga_latency
Throughput,3.17258883248731,catapult,DSP,10,FF,1038,catapult_fpga_latency
Throughput,3.17258883248731,catapult,BRAM,1,FF,1038,catapult_fpga_latency
Throughput,2.985226115952153,catapult,CLB,661,FF,1069,catapult_fpga_latency
Throughput,2.985226115952153,catapult,LUT,3885,FF,1069,catapult_fpga_latency
Throughput,2.985226115952153,catapult,FF,1069,FF,1069,catapult_fpga_latency
Throughput,2.985226115952153,catapult,DSP,10,FF,1069,catapult_fpga_latency
Throughput,2.985226115952153,catapult,BRAM,1,FF,1069,catapult_fpga_latency
Throughput,3.167092640626831,catapult,CLB,857,FF,1179,catapult_fpga_latency
Throughput,3.167092640626831,catapult,LUT,5141,FF,1179,catapult_fpga_latency
Throughput,3.167092640626831,catapult,FF,1179,FF,1179,catapult_fpga_latency
Throughput,3.167092640626831,catapult,DSP,10,FF,1179,catapult_fpga_latency
Throughput,3.167092640626831,catapult,BRAM,1,FF,1179,catapult_fpga_latency
Throughput,3.165388377326956,catapult,CLB,1323,FF,1458,catapult_fpga_latency
Throughput,3.165388377326956,catapult,LUT,7961,FF,1458,catapult_fpga_latency
Throughput,3.165388377326956,catapult,FF,1458,FF,1458,catapult_fpga_latency
Throughput,3.165388377326956,catapult,DSP,10,FF,1458,catapult_fpga_latency
Throughput,3.165388377326956,catapult,BRAM,1,FF,1458,catapult_fpga_latency
Throughput,3.032002789442566,catapult,CLB,889,FF,1258,catapult_fpga_latency
Throughput,3.032002789442566,catapult,LUT,5218,FF,1258,catapult_fpga_latency
Throughput,3.032002789442566,catapult,FF,1258,FF,1258,catapult_fpga_latency
Throughput,3.032002789442566,catapult,DSP,17,FF,1258,catapult_fpga_latency
Throughput,3.032002789442566,catapult,BRAM,1,FF,1258,catapult_fpga_latency
Throughput,3.152217427349269,catapult,CLB,967,FF,1123,catapult_fpga_latency
Throughput,3.152217427349269,catapult,LUT,5794,FF,1123,catapult_fpga_latency
Throughput,3.152217427349269,catapult,FF,1123,FF,1123,catapult_fpga_latency
Throughput,3.152217427349269,catapult,DSP,17,FF,1123,catapult_fpga_latency
Throughput,3.152217427349269,catapult,BRAM,1,FF,1123,catapult_fpga_latency
Throughput,3.078116438988654,catapult,CLB,1344,FF,1276,catapult_fpga_latency
Throughput,3.078116438988654,catapult,LUT,8158,FF,1276,catapult_fpga_latency
Throughput,3.078116438988654,catapult,FF,1276,FF,1276,catapult_fpga_latency
Throughput,3.078116438988654,catapult,DSP,17,FF,1276,catapult_fpga_latency
Throughput,3.078116438988654,catapult,BRAM,1,FF,1276,catapult_fpga_latency
Throughput,3.203249376167184,catapult,CLB,2018,FF,1564,catapult_fpga_latency
Throughput,3.203249376167184,catapult,LUT,12602,FF,1564,catapult_fpga_latency
Throughput,3.203249376167184,catapult,FF,1564,FF,1564,catapult_fpga_latency
Throughput,3.203249376167184,catapult,DSP,17,FF,1564,catapult_fpga_latency
Throughput,3.203249376167184,catapult,BRAM,1,FF,1564,catapult_fpga_latency
Throughput,3.172971360760498,catapult,CLB,1012,FF,1601,catapult_fpga_latency
Throughput,3.172971360760498,catapult,LUT,5427,FF,1601,catapult_fpga_latency
Throughput,3.172971360760498,catapult,FF,1601,FF,1601,catapult_fpga_latency
Throughput,3.172971360760498,catapult,DSP,34,FF,1601,catapult_fpga_latency
Throughput,3.172971360760498,catapult,BRAM,1,FF,1601,catapult_fpga_latency
Throughput,3.0679646202319995,catapult,CLB,979,FF,1539,catapult_fpga_latency
Throughput,3.0679646202319995,catapult,LUT,5923,FF,1539,catapult_fpga_latency
Throughput,3.0679646202319995,catapult,FF,1539,FF,1539,catapult_fpga_latency
Throughput,3.0679646202319995,catapult,DSP,34,FF,1539,catapult_fpga_latency
Throughput,3.0679646202319995,catapult,BRAM,1,FF,1539,catapult_fpga_latency
Throughput,3.0406966844243355,catapult,CLB,1394,FF,1706,catapult_fpga_latency
Throughput,3.0406966844243355,catapult,LUT,7844,FF,1706,catapult_fpga_latency
Throughput,3.0406966844243355,catapult,FF,1706,FF,1706,catapult_fpga_latency
Throughput,3.0406966844243355,catapult,DSP,34,FF,1706,catapult_fpga_latency
Throughput,3.0406966844243355,catapult,BRAM,1,FF,1706,catapult_fpga_latency
Throughput,3.038423908750053,catapult,CLB,2066,FF,1993,catapult_fpga_latency
Throughput,3.038423908750053,catapult,LUT,12620,FF,1993,catapult_fpga_latency
Throughput,3.038423908750053,catapult,FF,1993,FF,1993,catapult_fpga_latency
Throughput,3.038423908750053,catapult,DSP,34,FF,1993,catapult_fpga_latency
Throughput,3.038423908750053,catapult,BRAM,1,FF,1993,catapult_fpga_latency
Throughput,3.016381970481686,catapult,CLB,1353,FF,1541,catapult_fpga_latency
Throughput,3.016381970481686,catapult,LUT,7955,FF,1541,catapult_fpga_latency
Throughput,3.016381970481686,catapult,FF,1541,FF,1541,catapult_fpga_latency
Throughput,3.016381970481686,catapult,DSP,41,FF,1541,catapult_fpga_latency
Throughput,3.016381970481686,catapult,BRAM,1,FF,1541,catapult_fpga_latency
Throughput,2.665330447668902,catapult,CLB,1349,FF,1491,catapult_fpga_latency
Throughput,2.665330447668902,catapult,LUT,8437,FF,1491,catapult_fpga_latency
Throughput,2.665330447668902,catapult,FF,1491,FF,1491,catapult_fpga_latency
Throughput,2.665330447668902,catapult,DSP,41,FF,1491,catapult_fpga_latency
Throughput,2.665330447668902,catapult,BRAM,1,FF,1491,catapult_fpga_latency
Throughput,3.023093410563293,catapult,CLB,2083,FF,1713,catapult_fpga_latency
Throughput,3.023093410563293,catapult,LUT,12721,FF,1713,catapult_fpga_latency
Throughput,3.023093410563293,catapult,FF,1713,FF,1713,catapult_fpga_latency
Throughput,3.023093410563293,catapult,DSP,41,FF,1713,catapult_fpga_latency
Throughput,3.023093410563293,catapult,BRAM,1,FF,1713,catapult_fpga_latency
Throughput,3.136615278453021,catapult,CLB,3065,FF,1991,catapult_fpga_latency
Throughput,3.136615278453021,catapult,LUT,18561,FF,1991,catapult_fpga_latency
Throughput,3.136615278453021,catapult,FF,1991,FF,1991,catapult_fpga_latency
Throughput,3.136615278453021,catapult,DSP,41,FF,1991,catapult_fpga_latency
Throughput,3.136615278453021,catapult,BRAM,1,FF,1991,catapult_fpga_latency
Throughput,2.97001179094681,catapult,CLB,1220,FF,1638,catapult_fpga_latency
Throughput,2.97001179094681,catapult,LUT,6511,FF,1638,catapult_fpga_latency
Throughput,2.97001179094681,catapult,FF,1638,FF,1638,catapult_fpga_latency
Throughput,2.97001179094681,catapult,DSP,55,FF,1638,catapult_fpga_latency
Throughput,2.97001179094681,catapult,BRAM,1,FF,1638,catapult_fpga_latency
Throughput,3.1234382808595704,catapult,CLB,1750,FF,1695,catapult_fpga_latency
Throughput,3.1234382808595704,catapult,LUT,9523,FF,1695,catapult_fpga_latency
Throughput,3.1234382808595704,catapult,FF,1695,FF,1695,catapult_fpga_latency
Throughput,3.1234382808595704,catapult,DSP,52,FF,1695,catapult_fpga_latency
Throughput,3.1234382808595704,catapult,BRAM,1,FF,1695,catapult_fpga_latency
Throughput,3.0137366114751036,catapult,CLB,2854,FF,2041,catapult_fpga_latency
Throughput,3.0137366114751036,catapult,LUT,16470,FF,2041,catapult_fpga_latency
Throughput,3.0137366114751036,catapult,FF,2041,FF,2041,catapult_fpga_latency
Throughput,3.0137366114751036,catapult,DSP,52,FF,2041,catapult_fpga_latency
Throughput,3.0137366114751036,catapult,BRAM,1,FF,2041,catapult_fpga_latency
Throughput,3.870553218171473,catapult,CLB,401,FF,677,catapult_fpga_latency
Throughput,3.870553218171473,catapult,LUT,2112,FF,677,catapult_fpga_latency
Throughput,3.870553218171473,catapult,FF,677,FF,677,catapult_fpga_latency
Throughput,3.870553218171473,catapult,DSP,14,FF,677,catapult_fpga_latency
Throughput,3.870553218171473,catapult,BRAM,1,FF,677,catapult_fpga_latency
Throughput,3.6983069150942693,catapult,CLB,415,FF,749,catapult_fpga_latency
Throughput,3.6983069150942693,catapult,LUT,2315,FF,749,catapult_fpga_latency
Throughput,3.6983069150942693,catapult,FF,749,FF,749,catapult_fpga_latency
Throughput,3.6983069150942693,catapult,DSP,14,FF,749,catapult_fpga_latency
Throughput,3.6983069150942693,catapult,BRAM,1,FF,749,catapult_fpga_latency
Throughput,3.7862868263722453,catapult,CLB,529,FF,721,catapult_fpga_latency
Throughput,3.7862868263722453,catapult,LUT,2645,FF,721,catapult_fpga_latency
Throughput,3.7862868263722453,catapult,FF,721,FF,721,catapult_fpga_latency
Throughput,3.7862868263722453,catapult,DSP,14,FF,721,catapult_fpga_latency
Throughput,3.7862868263722453,catapult,BRAM,1,FF,721,catapult_fpga_latency
Throughput,3.7719337950180294,catapult,CLB,630,FF,804,catapult_fpga_latency
Throughput,3.7719337950180294,catapult,LUT,3323,FF,804,catapult_fpga_latency
Throughput,3.7719337950180294,catapult,FF,804,FF,804,catapult_fpga_latency
Throughput,3.7719337950180294,catapult,DSP,14,FF,804,catapult_fpga_latency
Throughput,3.7719337950180294,catapult,BRAM,1,FF,804,catapult_fpga_latency
Throughput,3.5627253423779055,catapult,CLB,554,FF,956,catapult_fpga_latency
Throughput,3.5627253423779055,catapult,LUT,2968,FF,956,catapult_fpga_latency
Throughput,3.5627253423779055,catapult,FF,956,FF,956,catapult_fpga_latency
Throughput,3.5627253423779055,catapult,DSP,29,FF,956,catapult_fpga_latency
Throughput,3.5627253423779055,catapult,BRAM,1,FF,956,catapult_fpga_latency
Throughput,3.344638210484772,catapult,CLB,619,FF,930,catapult_fpga_latency
Throughput,3.344638210484772,catapult,LUT,3277,FF,930,catapult_fpga_latency
Throughput,3.344638210484772,catapult,FF,930,FF,930,catapult_fpga_latency
Throughput,3.344638210484772,catapult,DSP,29,FF,930,catapult_fpga_latency
Throughput,3.344638210484772,catapult,BRAM,1,FF,930,catapult_fpga_latency
Throughput,3.557541454251796,catapult,CLB,675,FF,989,catapult_fpga_latency
Throughput,3.557541454251796,catapult,LUT,3655,FF,989,catapult_fpga_latency
Throughput,3.557541454251796,catapult,FF,989,FF,989,catapult_fpga_latency
Throughput,3.557541454251796,catapult,DSP,29,FF,989,catapult_fpga_latency
Throughput,3.557541454251796,catapult,BRAM,1,FF,989,catapult_fpga_latency
Throughput,3.7071362372567194,catapult,CLB,916,FF,1128,catapult_fpga_latency
Throughput,3.7071362372567194,catapult,LUT,4507,FF,1128,catapult_fpga_latency
Throughput,3.7071362372567194,catapult,FF,1128,FF,1128,catapult_fpga_latency
Throughput,3.7071362372567194,catapult,DSP,29,FF,1128,catapult_fpga_latency
Throughput,3.7071362372567194,catapult,BRAM,1,FF,1128,catapult_fpga_latency
Throughput,3.722093603209933,catapult,CLB,693,FF,1014,catapult_fpga_latency
Throughput,3.722093603209933,catapult,LUT,3398,FF,1014,catapult_fpga_latency
Throughput,3.722093603209933,catapult,FF,1014,FF,1014,catapult_fpga_latency
Throughput,3.722093603209933,catapult,DSP,41,FF,1014,catapult_fpga_latency
Throughput,3.722093603209933,catapult,BRAM,1,FF,1014,catapult_fpga_latency
Throughput,3.5525871716077235,catapult,CLB,724,FF,993,catapult_fpga_latency
Throughput,3.5525871716077235,catapult,LUT,3716,FF,993,catapult_fpga_latency
Throughput,3.5525871716077235,catapult,FF,993,FF,993,catapult_fpga_latency
Throughput,3.5525871716077235,catapult,DSP,41,FF,993,catapult_fpga_latency
Throughput,3.5525871716077235,catapult,BRAM,1,FF,993,catapult_fpga_latency
Throughput,3.648902592545292,catapult,CLB,779,FF,991,catapult_fpga_latency
Throughput,3.648902592545292,catapult,LUT,3995,FF,991,catapult_fpga_latency
Throughput,3.648902592545292,catapult,FF,991,FF,991,catapult_fpga_latency
Throughput,3.648902592545292,catapult,DSP,41,FF,991,catapult_fpga_latency
Throughput,3.648902592545292,catapult,BRAM,1,FF,991,catapult_fpga_latency
Throughput,3.7058311252756213,catapult,CLB,950,FF,1214,catapult_fpga_latency
Throughput,3.7058311252756213,catapult,LUT,4876,FF,1214,catapult_fpga_latency
Throughput,3.7058311252756213,catapult,FF,1214,FF,1214,catapult_fpga_latency
Throughput,3.7058311252756213,catapult,DSP,41,FF,1214,catapult_fpga_latency
Throughput,3.7058311252756213,catapult,BRAM,1,FF,1214,catapult_fpga_latency
Throughput,3.4851948920983657,catapult,CLB,809,FF,1269,catapult_fpga_latency
Throughput,3.4851948920983657,catapult,LUT,4449,FF,1269,catapult_fpga_latency
Throughput,3.4851948920983657,catapult,FF,1269,FF,1269,catapult_fpga_latency
Throughput,3.4851948920983657,catapult,DSP,53,FF,1269,catapult_fpga_latency
Throughput,3.4851948920983657,catapult,BRAM,1,FF,1269,catapult_fpga_latency
Throughput,3.3905545930147793,catapult,CLB,960,FF,1147,catapult_fpga_latency
Throughput,3.3905545930147793,catapult,LUT,4782,FF,1147,catapult_fpga_latency
Throughput,3.3905545930147793,catapult,FF,1147,FF,1147,catapult_fpga_latency
Throughput,3.3905545930147793,catapult,DSP,53,FF,1147,catapult_fpga_latency
Throughput,3.3905545930147793,catapult,BRAM,1,FF,1147,catapult_fpga_latency
Throughput,3.3706350276392074,catapult,CLB,1032,FF,1161,catapult_fpga_latency
Throughput,3.3706350276392074,catapult,LUT,5277,FF,1161,catapult_fpga_latency
Throughput,3.3706350276392074,catapult,FF,1161,FF,1161,catapult_fpga_latency
Throughput,3.3706350276392074,catapult,DSP,53,FF,1161,catapult_fpga_latency
Throughput,3.3706350276392074,catapult,BRAM,1,FF,1161,catapult_fpga_latency
Throughput,3.5404245677141604,catapult,CLB,1266,FF,1366,catapult_fpga_latency
Throughput,3.5404245677141604,catapult,LUT,6471,FF,1366,catapult_fpga_latency
Throughput,3.5404245677141604,catapult,FF,1366,FF,1366,catapult_fpga_latency
Throughput,3.5404245677141604,catapult,DSP,53,FF,1366,catapult_fpga_latency
Throughput,3.5404245677141604,catapult,BRAM,1,FF,1366,catapult_fpga_latency
Throughput,3.8849586057660557,catapult,CLB,1396,FF,758,catapult_fpga_latency
Throughput,3.8849586057660557,catapult,LUT,5858,FF,758,catapult_fpga_latency
Throughput,3.8849586057660557,catapult,FF,758,FF,758,catapult_fpga_latency
Throughput,3.8849586057660557,catapult,DSP,125,FF,758,catapult_fpga_latency
Throughput,3.8849586057660557,catapult,BRAM,1,FF,758,catapult_fpga_latency
Throughput,3.722744854235925,catapult,CLB,1437,FF,723,catapult_fpga_latency
Throughput,3.722744854235925,catapult,LUT,6082,FF,723,catapult_fpga_latency
Throughput,3.722744854235925,catapult,FF,723,FF,723,catapult_fpga_latency
Throughput,3.722744854235925,catapult,DSP,125,FF,723,catapult_fpga_latency
Throughput,3.722744854235925,catapult,BRAM,1,FF,723,catapult_fpga_latency
Throughput,3.4826095890172426,catapult,CLB,1411,FF,708,catapult_fpga_latency
Throughput,3.4826095890172426,catapult,LUT,6362,FF,708,catapult_fpga_latency
Throughput,3.4826095890172426,catapult,FF,708,FF,708,catapult_fpga_latency
Throughput,3.4826095890172426,catapult,DSP,125,FF,708,catapult_fpga_latency
Throughput,3.4826095890172426,catapult,BRAM,1,FF,708,catapult_fpga_latency
Throughput,3.6196474463387265,catapult,CLB,1716,FF,1106,catapult_fpga_latency
Throughput,3.6196474463387265,catapult,LUT,7511,FF,1106,catapult_fpga_latency
Throughput,3.6196474463387265,catapult,FF,1106,FF,1106,catapult_fpga_latency
Throughput,3.6196474463387265,catapult,DSP,125,FF,1106,catapult_fpga_latency
Throughput,3.6196474463387265,catapult,BRAM,1,FF,1106,catapult_fpga_latency
Throughput,3.7578727433974173,catapult,CLB,416,FF,759,catapult_fpga_latency
Throughput,3.7578727433974173,catapult,LUT,2406,FF,759,catapult_fpga_latency
Throughput,3.7578727433974173,catapult,FF,759,FF,759,catapult_fpga_latency
Throughput,3.7578727433974173,catapult,DSP,13,FF,759,catapult_fpga_latency
Throughput,3.7578727433974173,catapult,BRAM,1,FF,759,catapult_fpga_latency
Throughput,4.022607051630161,catapult,CLB,498,FF,731,catapult_fpga_latency
Throughput,4.022607051630161,catapult,LUT,2677,FF,731,catapult_fpga_latency
Throughput,4.022607051630161,catapult,FF,731,FF,731,catapult_fpga_latency
Throughput,4.022607051630161,catapult,DSP,13,FF,731,catapult_fpga_latency
Throughput,4.022607051630161,catapult,BRAM,1,FF,731,catapult_fpga_latency
Throughput,3.755262060962924,catapult,CLB,614,FF,816,catapult_fpga_latency
Throughput,3.755262060962924,catapult,LUT,3243,FF,816,catapult_fpga_latency
Throughput,3.755262060962924,catapult,FF,816,FF,816,catapult_fpga_latency
Throughput,3.755262060962924,catapult,DSP,13,FF,816,catapult_fpga_latency
Throughput,3.755262060962924,catapult,BRAM,1,FF,816,catapult_fpga_latency
Throughput,3.7394780436546666,catapult,CLB,823,FF,872,catapult_fpga_latency
Throughput,3.7394780436546666,catapult,LUT,4475,FF,872,catapult_fpga_latency
Throughput,3.7394780436546666,catapult,FF,872,FF,872,catapult_fpga_latency
Throughput,3.7394780436546666,catapult,DSP,13,FF,872,catapult_fpga_latency
Throughput,3.7394780436546666,catapult,BRAM,1,FF,872,catapult_fpga_latency
Throughput,3.4979099987757314,catapult,CLB,589,FF,974,catapult_fpga_latency
Throughput,3.4979099987757314,catapult,LUT,3269,FF,974,catapult_fpga_latency
Throughput,3.4979099987757314,catapult,FF,974,FF,974,catapult_fpga_latency
Throughput,3.4979099987757314,catapult,DSP,28,FF,974,catapult_fpga_latency
Throughput,3.4979099987757314,catapult,BRAM,1,FF,974,catapult_fpga_latency
Throughput,3.7353853049942103,catapult,CLB,660,FF,1020,catapult_fpga_latency
Throughput,3.7353853049942103,catapult,LUT,3522,FF,1020,catapult_fpga_latency
Throughput,3.7353853049942103,catapult,FF,1020,FF,1020,catapult_fpga_latency
Throughput,3.7353853049942103,catapult,DSP,28,FF,1020,catapult_fpga_latency
Throughput,3.7353853049942103,catapult,BRAM,1,FF,1020,catapult_fpga_latency
Throughput,3.333922326277642,catapult,CLB,767,FF,1022,catapult_fpga_latency
Throughput,3.333922326277642,catapult,LUT,4354,FF,1022,catapult_fpga_latency
Throughput,3.333922326277642,catapult,FF,1022,FF,1022,catapult_fpga_latency
Throughput,3.333922326277642,catapult,DSP,28,FF,1022,catapult_fpga_latency
Throughput,3.333922326277642,catapult,BRAM,1,FF,1022,catapult_fpga_latency
Throughput,3.903840598380687,catapult,CLB,1047,FF,1116,catapult_fpga_latency
Throughput,3.903840598380687,catapult,LUT,5974,FF,1116,catapult_fpga_latency
Throughput,3.903840598380687,catapult,FF,1116,FF,1116,catapult_fpga_latency
Throughput,3.903840598380687,catapult,DSP,28,FF,1116,catapult_fpga_latency
Throughput,3.903840598380687,catapult,BRAM,1,FF,1116,catapult_fpga_latency
Throughput,3.639897646078192,catapult,CLB,686,FF,1022,catapult_fpga_latency
Throughput,3.639897646078192,catapult,LUT,3516,FF,1022,catapult_fpga_latency
Throughput,3.639897646078192,catapult,FF,1022,FF,1022,catapult_fpga_latency
Throughput,3.639897646078192,catapult,DSP,40,FF,1022,catapult_fpga_latency
Throughput,3.639897646078192,catapult,BRAM,1,FF,1022,catapult_fpga_latency
Throughput,3.955445857857098,catapult,CLB,801,FF,1034,catapult_fpga_latency
Throughput,3.955445857857098,catapult,LUT,3941,FF,1034,catapult_fpga_latency
Throughput,3.955445857857098,catapult,FF,1034,FF,1034,catapult_fpga_latency
Throughput,3.955445857857098,catapult,DSP,40,FF,1034,catapult_fpga_latency
Throughput,3.955445857857098,catapult,BRAM,1,FF,1034,catapult_fpga_latency
Throughput,3.5306246381109747,catapult,CLB,918,FF,1087,catapult_fpga_latency
Throughput,3.5306246381109747,catapult,LUT,4646,FF,1087,catapult_fpga_latency
Throughput,3.5306246381109747,catapult,FF,1087,FF,1087,catapult_fpga_latency
Throughput,3.5306246381109747,catapult,DSP,40,FF,1087,catapult_fpga_latency
Throughput,3.5306246381109747,catapult,BRAM,1,FF,1087,catapult_fpga_latency
Throughput,3.93007608627303,catapult,CLB,1208,FF,1255,catapult_fpga_latency
Throughput,3.93007608627303,catapult,LUT,6088,FF,1255,catapult_fpga_latency
Throughput,3.93007608627303,catapult,FF,1255,FF,1255,catapult_fpga_latency
Throughput,3.93007608627303,catapult,DSP,40,FF,1255,catapult_fpga_latency
Throughput,3.93007608627303,catapult,BRAM,1,FF,1255,catapult_fpga_latency
Throughput,3.3821947738326354,catapult,CLB,982,FF,1398,catapult_fpga_latency
Throughput,3.3821947738326354,catapult,LUT,4713,FF,1398,catapult_fpga_latency
Throughput,3.3821947738326354,catapult,FF,1398,FF,1398,catapult_fpga_latency
Throughput,3.3821947738326354,catapult,DSP,52,FF,1398,catapult_fpga_latency
Throughput,3.3821947738326354,catapult,BRAM,1,FF,1398,catapult_fpga_latency
Throughput,3.4905354132270348,catapult,CLB,1027,FF,1434,catapult_fpga_latency
Throughput,3.4905354132270348,catapult,LUT,5237,FF,1434,catapult_fpga_latency
Throughput,3.4905354132270348,catapult,FF,1434,FF,1434,catapult_fpga_latency
Throughput,3.4905354132270348,catapult,DSP,53,FF,1434,catapult_fpga_latency
Throughput,3.4905354132270348,catapult,BRAM,1,FF,1434,catapult_fpga_latency
Throughput,3.6237529760071316,catapult,CLB,1258,FF,1338,catapult_fpga_latency
Throughput,3.6237529760071316,catapult,LUT,6193,FF,1338,catapult_fpga_latency
Throughput,3.6237529760071316,catapult,FF,1338,FF,1338,catapult_fpga_latency
Throughput,3.6237529760071316,catapult,DSP,53,FF,1338,catapult_fpga_latency
Throughput,3.6237529760071316,catapult,BRAM,1,FF,1338,catapult_fpga_latency
Throughput,3.6877507670521594,catapult,CLB,1497,FF,1339,catapult_fpga_latency
Throughput,3.6877507670521594,catapult,LUT,8295,FF,1339,catapult_fpga_latency
Throughput,3.6877507670521594,catapult,FF,1339,FF,1339,catapult_fpga_latency
Throughput,3.6877507670521594,catapult,DSP,53,FF,1339,catapult_fpga_latency
Throughput,3.6877507670521594,catapult,BRAM,1,FF,1339,catapult_fpga_latency
Throughput,3.875638511444761,catapult,CLB,1454,FF,779,catapult_fpga_latency
Throughput,3.875638511444761,catapult,LUT,6139,FF,779,catapult_fpga_latency
Throughput,3.875638511444761,catapult,FF,779,FF,779,catapult_fpga_latency
Throughput,3.875638511444761,catapult,DSP,125,FF,779,catapult_fpga_latency
Throughput,3.875638511444761,catapult,BRAM,1,FF,779,catapult_fpga_latency
Throughput,3.6637149336684414,catapult,CLB,1595,FF,847,catapult_fpga_latency
Throughput,3.6637149336684414,catapult,LUT,6580,FF,847,catapult_fpga_latency
Throughput,3.6637149336684414,catapult,FF,847,FF,847,catapult_fpga_latency
Throughput,3.6637149336684414,catapult,DSP,125,FF,847,catapult_fpga_latency
Throughput,3.6637149336684414,catapult,BRAM,1,FF,847,catapult_fpga_latency
Throughput,3.5725896630690688,catapult,CLB,1515,FF,829,catapult_fpga_latency
Throughput,3.5725896630690688,catapult,LUT,7289,FF,829,catapult_fpga_latency
Throughput,3.5725896630690688,catapult,FF,829,FF,829,catapult_fpga_latency
Throughput,3.5725896630690688,catapult,DSP,125,FF,829,catapult_fpga_latency
Throughput,3.5725896630690688,catapult,BRAM,1,FF,829,catapult_fpga_latency
Throughput,3.7061744866948336,catapult,CLB,1909,FF,1160,catapult_fpga_latency
Throughput,3.7061744866948336,catapult,LUT,9335,FF,1160,catapult_fpga_latency
Throughput,3.7061744866948336,catapult,FF,1160,FF,1160,catapult_fpga_latency
Throughput,3.7061744866948336,catapult,DSP,125,FF,1160,catapult_fpga_latency
Throughput,3.7061744866948336,catapult,BRAM,1,FF,1160,catapult_fpga_latency
Throughput,3.4976653084066385,catapult,CLB,560,FF,1003,catapult_fpga_latency
Throughput,3.4976653084066385,catapult,LUT,2956,FF,1003,catapult_fpga_latency
Throughput,3.4976653084066385,catapult,FF,1003,FF,1003,catapult_fpga_latency
Throughput,3.4976653084066385,catapult,DSP,14,FF,1003,catapult_fpga_latency
Throughput,3.4976653084066385,catapult,BRAM,1,FF,1003,catapult_fpga_latency
Throughput,3.5910639963514788,catapult,CLB,568,FF,960,catapult_fpga_latency
Throughput,3.5910639963514788,catapult,LUT,3422,FF,960,catapult_fpga_latency
Throughput,3.5910639963514788,catapult,FF,960,FF,960,catapult_fpga_latency
Throughput,3.5910639963514788,catapult,DSP,14,FF,960,catapult_fpga_latency
Throughput,3.5910639963514788,catapult,BRAM,1,FF,960,catapult_fpga_latency
Throughput,3.646055514841269,catapult,CLB,780,FF,1041,catapult_fpga_latency
Throughput,3.646055514841269,catapult,LUT,4482,FF,1041,catapult_fpga_latency
Throughput,3.646055514841269,catapult,FF,1041,FF,1041,catapult_fpga_latency
Throughput,3.646055514841269,catapult,DSP,14,FF,1041,catapult_fpga_latency
Throughput,3.646055514841269,catapult,BRAM,1,FF,1041,catapult_fpga_latency
Throughput,3.479870688005234,catapult,CLB,1106,FF,1246,catapult_fpga_latency
Throughput,3.479870688005234,catapult,LUT,6361,FF,1246,catapult_fpga_latency
Throughput,3.479870688005234,catapult,FF,1246,FF,1246,catapult_fpga_latency
Throughput,3.479870688005234,catapult,DSP,14,FF,1246,catapult_fpga_latency
Throughput,3.479870688005234,catapult,BRAM,1,FF,1246,catapult_fpga_latency
Throughput,3.4925347070636517,catapult,CLB,742,FF,1163,catapult_fpga_latency
Throughput,3.4925347070636517,catapult,LUT,4324,FF,1163,catapult_fpga_latency
Throughput,3.4925347070636517,catapult,FF,1163,FF,1163,catapult_fpga_latency
Throughput,3.4925347070636517,catapult,DSP,28,FF,1163,catapult_fpga_latency
Throughput,3.4925347070636517,catapult,BRAM,1,FF,1163,catapult_fpga_latency
Throughput,3.5958934896348373,catapult,CLB,857,FF,1111,catapult_fpga_latency
Throughput,3.5958934896348373,catapult,LUT,4794,FF,1111,catapult_fpga_latency
Throughput,3.5958934896348373,catapult,FF,1111,FF,1111,catapult_fpga_latency
Throughput,3.5958934896348373,catapult,DSP,28,FF,1111,catapult_fpga_latency
Throughput,3.5958934896348373,catapult,BRAM,1,FF,1111,catapult_fpga_latency
Throughput,3.8835102272241837,catapult,CLB,1132,FF,1277,catapult_fpga_latency
Throughput,3.8835102272241837,catapult,LUT,6205,FF,1277,catapult_fpga_latency
Throughput,3.8835102272241837,catapult,FF,1277,FF,1277,catapult_fpga_latency
Throughput,3.8835102272241837,catapult,DSP,28,FF,1277,catapult_fpga_latency
Throughput,3.8835102272241837,catapult,BRAM,1,FF,1277,catapult_fpga_latency
Throughput,4.039441102928999,catapult,CLB,1564,FF,1329,catapult_fpga_latency
Throughput,4.039441102928999,catapult,LUT,9388,FF,1329,catapult_fpga_latency
Throughput,4.039441102928999,catapult,FF,1329,FF,1329,catapult_fpga_latency
Throughput,4.039441102928999,catapult,DSP,28,FF,1329,catapult_fpga_latency
Throughput,4.039441102928999,catapult,BRAM,1,FF,1329,catapult_fpga_latency
Throughput,3.6914944276891615,catapult,CLB,818,FF,1285,catapult_fpga_latency
Throughput,3.6914944276891615,catapult,LUT,4317,FF,1285,catapult_fpga_latency
Throughput,3.6914944276891615,catapult,FF,1285,FF,1285,catapult_fpga_latency
Throughput,3.6914944276891615,catapult,DSP,41,FF,1285,catapult_fpga_latency
Throughput,3.6914944276891615,catapult,BRAM,1,FF,1285,catapult_fpga_latency
Throughput,3.6506209706271036,catapult,CLB,889,FF,1369,catapult_fpga_latency
Throughput,3.6506209706271036,catapult,LUT,4653,FF,1369,catapult_fpga_latency
Throughput,3.6506209706271036,catapult,FF,1369,FF,1369,catapult_fpga_latency
Throughput,3.6506209706271036,catapult,DSP,41,FF,1369,catapult_fpga_latency
Throughput,3.6506209706271036,catapult,BRAM,1,FF,1369,catapult_fpga_latency
Throughput,3.605773564631688,catapult,CLB,1253,FF,1441,catapult_fpga_latency
Throughput,3.605773564631688,catapult,LUT,5960,FF,1441,catapult_fpga_latency
Throughput,3.605773564631688,catapult,FF,1441,FF,1441,catapult_fpga_latency
Throughput,3.605773564631688,catapult,DSP,41,FF,1441,catapult_fpga_latency
Throughput,3.605773564631688,catapult,BRAM,1,FF,1441,catapult_fpga_latency
Throughput,3.3025317208171785,catapult,CLB,1485,FF,1542,catapult_fpga_latency
Throughput,3.3025317208171785,catapult,LUT,8699,FF,1542,catapult_fpga_latency
Throughput,3.3025317208171785,catapult,FF,1542,FF,1542,catapult_fpga_latency
Throughput,3.3025317208171785,catapult,DSP,41,FF,1542,catapult_fpga_latency
Throughput,3.3025317208171785,catapult,BRAM,1,FF,1542,catapult_fpga_latency
Throughput,3.5716199082093687,catapult,CLB,1170,FF,1662,catapult_fpga_latency
Throughput,3.5716199082093687,catapult,LUT,6057,FF,1662,catapult_fpga_latency
Throughput,3.5716199082093687,catapult,FF,1662,FF,1662,catapult_fpga_latency
Throughput,3.5716199082093687,catapult,DSP,56,FF,1662,catapult_fpga_latency
Throughput,3.5716199082093687,catapult,BRAM,1,FF,1662,catapult_fpga_latency
Throughput,3.613983223889875,catapult,CLB,1242,FF,1621,catapult_fpga_latency
Throughput,3.613983223889875,catapult,LUT,6789,FF,1621,catapult_fpga_latency
Throughput,3.613983223889875,catapult,FF,1621,FF,1621,catapult_fpga_latency
Throughput,3.613983223889875,catapult,DSP,53,FF,1621,catapult_fpga_latency
Throughput,3.613983223889875,catapult,BRAM,1,FF,1621,catapult_fpga_latency
Throughput,3.7943896155145005,catapult,CLB,1681,FF,1568,catapult_fpga_latency
Throughput,3.7943896155145005,catapult,LUT,9656,FF,1568,catapult_fpga_latency
Throughput,3.7943896155145005,catapult,FF,1568,FF,1568,catapult_fpga_latency
Throughput,3.7943896155145005,catapult,DSP,53,FF,1568,catapult_fpga_latency
Throughput,3.7943896155145005,catapult,BRAM,1,FF,1568,catapult_fpga_latency
Throughput,3.972541791139643,catapult,CLB,2290,FF,1812,catapult_fpga_latency
Throughput,3.972541791139643,catapult,LUT,13263,FF,1812,catapult_fpga_latency
Throughput,3.972541791139643,catapult,FF,1812,FF,1812,catapult_fpga_latency
Throughput,3.972541791139643,catapult,DSP,53,FF,1812,catapult_fpga_latency
Throughput,3.972541791139643,catapult,BRAM,1,FF,1812,catapult_fpga_latency
Throughput,3.6404806890701846,catapult,CLB,1576,FF,1128,catapult_fpga_latency
Throughput,3.6404806890701846,catapult,LUT,6590,FF,1128,catapult_fpga_latency
Throughput,3.6404806890701846,catapult,FF,1128,FF,1128,catapult_fpga_latency
Throughput,3.6404806890701846,catapult,DSP,125,FF,1128,catapult_fpga_latency
Throughput,3.6404806890701846,catapult,BRAM,1,FF,1128,catapult_fpga_latency
Throughput,3.672932689835526,catapult,CLB,1686,FF,1252,catapult_fpga_latency
Throughput,3.672932689835526,catapult,LUT,7528,FF,1252,catapult_fpga_latency
Throughput,3.672932689835526,catapult,FF,1252,FF,1252,catapult_fpga_latency
Throughput,3.672932689835526,catapult,DSP,125,FF,1252,catapult_fpga_latency
Throughput,3.672932689835526,catapult,BRAM,1,FF,1252,catapult_fpga_latency
Throughput,3.385664419714047,catapult,CLB,1611,FF,1299,catapult_fpga_latency
Throughput,3.385664419714047,catapult,LUT,8853,FF,1299,catapult_fpga_latency
Throughput,3.385664419714047,catapult,FF,1299,FF,1299,catapult_fpga_latency
Throughput,3.385664419714047,catapult,DSP,125,FF,1299,catapult_fpga_latency
Throughput,3.385664419714047,catapult,BRAM,1,FF,1299,catapult_fpga_latency
Throughput,3.520469771486307,catapult,CLB,2227,FF,1566,catapult_fpga_latency
Throughput,3.520469771486307,catapult,LUT,11399,FF,1566,catapult_fpga_latency
Throughput,3.520469771486307,catapult,FF,1566,FF,1566,catapult_fpga_latency
Throughput,3.520469771486307,catapult,DSP,125,FF,1566,catapult_fpga_latency
Throughput,3.520469771486307,catapult,BRAM,1,FF,1566,catapult_fpga_latency
Throughput,3.919601141387852,catapult,CLB,454,FF,766,catapult_fpga_latency
Throughput,3.919601141387852,catapult,LUT,2557,FF,766,catapult_fpga_latency
Throughput,3.919601141387852,catapult,FF,766,FF,766,catapult_fpga_latency
Throughput,3.919601141387852,catapult,DSP,13,FF,766,catapult_fpga_latency
Throughput,3.919601141387852,catapult,BRAM,1,FF,766,catapult_fpga_latency
Throughput,3.920999698083023,catapult,CLB,594,FF,760,catapult_fpga_latency
Throughput,3.920999698083023,catapult,LUT,3053,FF,760,catapult_fpga_latency
Throughput,3.920999698083023,catapult,FF,760,FF,760,catapult_fpga_latency
Throughput,3.920999698083023,catapult,DSP,13,FF,760,catapult_fpga_latency
Throughput,3.920999698083023,catapult,BRAM,1,FF,760,catapult_fpga_latency
Throughput,3.6658638424851624,catapult,CLB,623,FF,806,catapult_fpga_latency
Throughput,3.6658638424851624,catapult,LUT,3773,FF,806,catapult_fpga_latency
Throughput,3.6658638424851624,catapult,FF,806,FF,806,catapult_fpga_latency
Throughput,3.6658638424851624,catapult,DSP,13,FF,806,catapult_fpga_latency
Throughput,3.6658638424851624,catapult,BRAM,1,FF,806,catapult_fpga_latency
Throughput,3.9646197334982616,catapult,CLB,965,FF,908,catapult_fpga_latency
Throughput,3.9646197334982616,catapult,LUT,5319,FF,908,catapult_fpga_latency
Throughput,3.9646197334982616,catapult,FF,908,FF,908,catapult_fpga_latency
Throughput,3.9646197334982616,catapult,DSP,13,FF,908,catapult_fpga_latency
Throughput,3.9646197334982616,catapult,BRAM,1,FF,908,catapult_fpga_latency
Throughput,3.5469042619601607,catapult,CLB,692,FF,955,catapult_fpga_latency
Throughput,3.5469042619601607,catapult,LUT,3841,FF,955,catapult_fpga_latency
Throughput,3.5469042619601607,catapult,FF,955,FF,955,catapult_fpga_latency
Throughput,3.5469042619601607,catapult,DSP,28,FF,955,catapult_fpga_latency
Throughput,3.5469042619601607,catapult,BRAM,1,FF,955,catapult_fpga_latency
Throughput,3.4756616790921573,catapult,CLB,761,FF,1095,catapult_fpga_latency
Throughput,3.4756616790921573,catapult,LUT,4306,FF,1095,catapult_fpga_latency
Throughput,3.4756616790921573,catapult,FF,1095,FF,1095,catapult_fpga_latency
Throughput,3.4756616790921573,catapult,DSP,28,FF,1095,catapult_fpga_latency
Throughput,3.4756616790921573,catapult,BRAM,1,FF,1095,catapult_fpga_latency
Throughput,3.5753359028080687,catapult,CLB,998,FF,1036,catapult_fpga_latency
Throughput,3.5753359028080687,catapult,LUT,5569,FF,1036,catapult_fpga_latency
Throughput,3.5753359028080687,catapult,FF,1036,FF,1036,catapult_fpga_latency
Throughput,3.5753359028080687,catapult,DSP,28,FF,1036,catapult_fpga_latency
Throughput,3.5753359028080687,catapult,BRAM,1,FF,1036,catapult_fpga_latency
Throughput,3.6683247494534195,catapult,CLB,1262,FF,1068,catapult_fpga_latency
Throughput,3.6683247494534195,catapult,LUT,7375,FF,1068,catapult_fpga_latency
Throughput,3.6683247494534195,catapult,FF,1068,FF,1068,catapult_fpga_latency
Throughput,3.6683247494534195,catapult,DSP,28,FF,1068,catapult_fpga_latency
Throughput,3.6683247494534195,catapult,BRAM,1,FF,1068,catapult_fpga_latency
Throughput,3.7887111562388704,catapult,CLB,786,FF,1061,catapult_fpga_latency
Throughput,3.7887111562388704,catapult,LUT,3883,FF,1061,catapult_fpga_latency
Throughput,3.7887111562388704,catapult,FF,1061,FF,1061,catapult_fpga_latency
Throughput,3.7887111562388704,catapult,DSP,40,FF,1061,catapult_fpga_latency
Throughput,3.7887111562388704,catapult,BRAM,1,FF,1061,catapult_fpga_latency
Throughput,3.6382158189623808,catapult,CLB,870,FF,1081,catapult_fpga_latency
Throughput,3.6382158189623808,catapult,LUT,4452,FF,1081,catapult_fpga_latency
Throughput,3.6382158189623808,catapult,FF,1081,FF,1081,catapult_fpga_latency
Throughput,3.6382158189623808,catapult,DSP,40,FF,1081,catapult_fpga_latency
Throughput,3.6382158189623808,catapult,BRAM,1,FF,1081,catapult_fpga_latency
Throughput,3.3015504080716305,catapult,CLB,1032,FF,1139,catapult_fpga_latency
Throughput,3.3015504080716305,catapult,LUT,5731,FF,1139,catapult_fpga_latency
Throughput,3.3015504080716305,catapult,FF,1139,FF,1139,catapult_fpga_latency
Throughput,3.3015504080716305,catapult,DSP,40,FF,1139,catapult_fpga_latency
Throughput,3.3015504080716305,catapult,BRAM,1,FF,1139,catapult_fpga_latency
Throughput,3.475842891901286,catapult,CLB,1273,FF,1291,catapult_fpga_latency
Throughput,3.475842891901286,catapult,LUT,6845,FF,1291,catapult_fpga_latency
Throughput,3.475842891901286,catapult,FF,1291,FF,1291,catapult_fpga_latency
Throughput,3.475842891901286,catapult,DSP,40,FF,1291,catapult_fpga_latency
Throughput,3.475842891901286,catapult,BRAM,1,FF,1291,catapult_fpga_latency
Throughput,3.5919282189064736,catapult,CLB,1104,FF,1441,catapult_fpga_latency
Throughput,3.5919282189064736,catapult,LUT,5666,FF,1441,catapult_fpga_latency
Throughput,3.5919282189064736,catapult,FF,1441,FF,1441,catapult_fpga_latency
Throughput,3.5919282189064736,catapult,DSP,52,FF,1441,catapult_fpga_latency
Throughput,3.5919282189064736,catapult,BRAM,1,FF,1441,catapult_fpga_latency
Throughput,3.522304996389637,catapult,CLB,1185,FF,1320,catapult_fpga_latency
Throughput,3.522304996389637,catapult,LUT,6702,FF,1320,catapult_fpga_latency
Throughput,3.522304996389637,catapult,FF,1320,FF,1320,catapult_fpga_latency
Throughput,3.522304996389637,catapult,DSP,52,FF,1320,catapult_fpga_latency
Throughput,3.522304996389637,catapult,BRAM,1,FF,1320,catapult_fpga_latency
Throughput,3.394179660717801,catapult,CLB,1511,FF,1320,catapult_fpga_latency
Throughput,3.394179660717801,catapult,LUT,8475,FF,1320,catapult_fpga_latency
Throughput,3.394179660717801,catapult,FF,1320,FF,1320,catapult_fpga_latency
Throughput,3.394179660717801,catapult,DSP,52,FF,1320,catapult_fpga_latency
Throughput,3.394179660717801,catapult,BRAM,1,FF,1320,catapult_fpga_latency
Throughput,3.7833359186128774,catapult,CLB,1936,FF,1511,catapult_fpga_latency
Throughput,3.7833359186128774,catapult,LUT,11188,FF,1511,catapult_fpga_latency
Throughput,3.7833359186128774,catapult,FF,1511,FF,1511,catapult_fpga_latency
Throughput,3.7833359186128774,catapult,DSP,52,FF,1511,catapult_fpga_latency
Throughput,3.7833359186128774,catapult,BRAM,1,FF,1511,catapult_fpga_latency
Throughput,3.4934375775106465,catapult,CLB,1455,FF,834,catapult_fpga_latency
Throughput,3.4934375775106465,catapult,LUT,6499,FF,834,catapult_fpga_latency
Throughput,3.4934375775106465,catapult,FF,834,FF,834,catapult_fpga_latency
Throughput,3.4934375775106465,catapult,DSP,125,FF,834,catapult_fpga_latency
Throughput,3.4934375775106465,catapult,BRAM,1,FF,834,catapult_fpga_latency
Throughput,3.614544928793465,catapult,CLB,1685,FF,912,catapult_fpga_latency
Throughput,3.614544928793465,catapult,LUT,7481,FF,912,catapult_fpga_latency
Throughput,3.614544928793465,catapult,FF,912,FF,912,catapult_fpga_latency
Throughput,3.614544928793465,catapult,DSP,125,FF,912,catapult_fpga_latency
Throughput,3.614544928793465,catapult,BRAM,1,FF,912,catapult_fpga_latency
Throughput,3.3409060537217696,catapult,CLB,1614,FF,883,catapult_fpga_latency
Throughput,3.3409060537217696,catapult,LUT,8065,FF,883,catapult_fpga_latency
Throughput,3.3409060537217696,catapult,FF,883,FF,883,catapult_fpga_latency
Throughput,3.3409060537217696,catapult,DSP,125,FF,883,catapult_fpga_latency
Throughput,3.3409060537217696,catapult,BRAM,1,FF,883,catapult_fpga_latency
Throughput,3.498840134495415,catapult,CLB,2421,FF,1224,catapult_fpga_latency
Throughput,3.498840134495415,catapult,LUT,11632,FF,1224,catapult_fpga_latency
Throughput,3.498840134495415,catapult,FF,1224,FF,1224,catapult_fpga_latency
Throughput,3.498840134495415,catapult,DSP,125,FF,1224,catapult_fpga_latency
Throughput,3.498840134495415,catapult,BRAM,1,FF,1224,catapult_fpga_latency
Throughput,3.3281968162469258,catapult,CLB,548,FF,1078,catapult_fpga_latency
Throughput,3.3281968162469258,catapult,LUT,3331,FF,1078,catapult_fpga_latency
Throughput,3.3281968162469258,catapult,FF,1078,FF,1078,catapult_fpga_latency
Throughput,3.3281968162469258,catapult,DSP,14,FF,1078,catapult_fpga_latency
Throughput,3.3281968162469258,catapult,BRAM,1,FF,1078,catapult_fpga_latency
Throughput,3.571721962875522,catapult,CLB,713,FF,1081,catapult_fpga_latency
Throughput,3.571721962875522,catapult,LUT,3980,FF,1081,catapult_fpga_latency
Throughput,3.571721962875522,catapult,FF,1081,FF,1081,catapult_fpga_latency
Throughput,3.571721962875522,catapult,DSP,14,FF,1081,catapult_fpga_latency
Throughput,3.571721962875522,catapult,BRAM,1,FF,1081,catapult_fpga_latency
Throughput,3.74573922163539,catapult,CLB,878,FF,1253,catapult_fpga_latency
Throughput,3.74573922163539,catapult,LUT,5177,FF,1253,catapult_fpga_latency
Throughput,3.74573922163539,catapult,FF,1253,FF,1253,catapult_fpga_latency
Throughput,3.74573922163539,catapult,DSP,14,FF,1253,catapult_fpga_latency
Throughput,3.74573922163539,catapult,BRAM,1,FF,1253,catapult_fpga_latency
Throughput,3.815570580424597,catapult,CLB,1241,FF,1539,catapult_fpga_latency
Throughput,3.815570580424597,catapult,LUT,7882,FF,1539,catapult_fpga_latency
Throughput,3.815570580424597,catapult,FF,1539,FF,1539,catapult_fpga_latency
Throughput,3.815570580424597,catapult,DSP,14,FF,1539,catapult_fpga_latency
Throughput,3.815570580424597,catapult,BRAM,1,FF,1539,catapult_fpga_latency
Throughput,3.4298845843837356,catapult,CLB,917,FF,1352,catapult_fpga_latency
Throughput,3.4298845843837356,catapult,LUT,5253,FF,1352,catapult_fpga_latency
Throughput,3.4298845843837356,catapult,FF,1352,FF,1352,catapult_fpga_latency
Throughput,3.4298845843837356,catapult,DSP,28,FF,1352,catapult_fpga_latency
Throughput,3.4298845843837356,catapult,BRAM,1,FF,1352,catapult_fpga_latency
Throughput,3.4948538277386554,catapult,CLB,1057,FF,1266,catapult_fpga_latency
Throughput,3.4948538277386554,catapult,LUT,6078,FF,1266,catapult_fpga_latency
Throughput,3.4948538277386554,catapult,FF,1266,FF,1266,catapult_fpga_latency
Throughput,3.4948538277386554,catapult,DSP,28,FF,1266,catapult_fpga_latency
Throughput,3.4948538277386554,catapult,BRAM,1,FF,1266,catapult_fpga_latency
Throughput,3.3796229016766306,catapult,CLB,1333,FF,1392,catapult_fpga_latency
Throughput,3.3796229016766306,catapult,LUT,8294,FF,1392,catapult_fpga_latency
Throughput,3.3796229016766306,catapult,FF,1392,FF,1392,catapult_fpga_latency
Throughput,3.3796229016766306,catapult,DSP,28,FF,1392,catapult_fpga_latency
Throughput,3.3796229016766306,catapult,BRAM,1,FF,1392,catapult_fpga_latency
Throughput,3.6831055946373987,catapult,CLB,2178,FF,1765,catapult_fpga_latency
Throughput,3.6831055946373987,catapult,LUT,12325,FF,1765,catapult_fpga_latency
Throughput,3.6831055946373987,catapult,FF,1765,FF,1765,catapult_fpga_latency
Throughput,3.6831055946373987,catapult,DSP,28,FF,1765,catapult_fpga_latency
Throughput,3.6831055946373987,catapult,BRAM,1,FF,1765,catapult_fpga_latency
Throughput,3.4155221821088118,catapult,CLB,1010,FF,1461,catapult_fpga_latency
Throughput,3.4155221821088118,catapult,LUT,5312,FF,1461,catapult_fpga_latency
Throughput,3.4155221821088118,catapult,FF,1461,FF,1461,catapult_fpga_latency
Throughput,3.4155221821088118,catapult,DSP,41,FF,1461,catapult_fpga_latency
Throughput,3.4155221821088118,catapult,BRAM,1,FF,1461,catapult_fpga_latency
Throughput,3.4085718765551607,catapult,CLB,1043,FF,1456,catapult_fpga_latency
Throughput,3.4085718765551607,catapult,LUT,6077,FF,1456,catapult_fpga_latency
Throughput,3.4085718765551607,catapult,FF,1456,FF,1456,catapult_fpga_latency
Throughput,3.4085718765551607,catapult,DSP,41,FF,1456,catapult_fpga_latency
Throughput,3.4085718765551607,catapult,BRAM,1,FF,1456,catapult_fpga_latency
Throughput,3.5878172078888926,catapult,CLB,1353,FF,1625,catapult_fpga_latency
Throughput,3.5878172078888926,catapult,LUT,7721,FF,1625,catapult_fpga_latency
Throughput,3.5878172078888926,catapult,FF,1625,FF,1625,catapult_fpga_latency
Throughput,3.5878172078888926,catapult,DSP,41,FF,1625,catapult_fpga_latency
Throughput,3.5878172078888926,catapult,BRAM,1,FF,1625,catapult_fpga_latency
Throughput,3.2849137053169613,catapult,CLB,2105,FF,1874,catapult_fpga_latency
Throughput,3.2849137053169613,catapult,LUT,12728,FF,1874,catapult_fpga_latency
Throughput,3.2849137053169613,catapult,FF,1874,FF,1874,catapult_fpga_latency
Throughput,3.2849137053169613,catapult,DSP,41,FF,1874,catapult_fpga_latency
Throughput,3.2849137053169613,catapult,BRAM,1,FF,1874,catapult_fpga_latency
Throughput,3.595815908608743,catapult,CLB,1448,FF,1786,catapult_fpga_latency
Throughput,3.595815908608743,catapult,LUT,8303,FF,1786,catapult_fpga_latency
Throughput,3.595815908608743,catapult,FF,1786,FF,1786,catapult_fpga_latency
Throughput,3.595815908608743,catapult,DSP,53,FF,1786,catapult_fpga_latency
Throughput,3.595815908608743,catapult,BRAM,1,FF,1786,catapult_fpga_latency
Throughput,3.529042253222898,catapult,CLB,1603,FF,1782,catapult_fpga_latency
Throughput,3.529042253222898,catapult,LUT,9118,FF,1782,catapult_fpga_latency
Throughput,3.529042253222898,catapult,FF,1782,FF,1782,catapult_fpga_latency
Throughput,3.529042253222898,catapult,DSP,53,FF,1782,catapult_fpga_latency
Throughput,3.529042253222898,catapult,BRAM,1,FF,1782,catapult_fpga_latency
Throughput,3.3500613061219022,catapult,CLB,2193,FF,1895,catapult_fpga_latency
Throughput,3.3500613061219022,catapult,LUT,13128,FF,1895,catapult_fpga_latency
Throughput,3.3500613061219022,catapult,FF,1895,FF,1895,catapult_fpga_latency
Throughput,3.3500613061219022,catapult,DSP,53,FF,1895,catapult_fpga_latency
Throughput,3.3500613061219022,catapult,BRAM,1,FF,1895,catapult_fpga_latency
Throughput,3.679974681774189,catapult,CLB,3065,FF,2064,catapult_fpga_latency
Throughput,3.679974681774189,catapult,LUT,18739,FF,2064,catapult_fpga_latency
Throughput,3.679974681774189,catapult,FF,2064,FF,2064,catapult_fpga_latency
Throughput,3.679974681774189,catapult,DSP,53,FF,2064,catapult_fpga_latency
Throughput,3.679974681774189,catapult,BRAM,1,FF,2064,catapult_fpga_latency
Throughput,3.5430839002267573,catapult,CLB,1863,FF,1446,catapult_fpga_latency
Throughput,3.5430839002267573,catapult,LUT,8351,FF,1446,catapult_fpga_latency
Throughput,3.5430839002267573,catapult,FF,1446,FF,1446,catapult_fpga_latency
Throughput,3.5430839002267573,catapult,DSP,125,FF,1446,catapult_fpga_latency
Throughput,3.5430839002267573,catapult,BRAM,1,FF,1446,catapult_fpga_latency
Throughput,3.4983015745855384,catapult,CLB,2510,FF,1513,catapult_fpga_latency
Throughput,3.4983015745855384,catapult,LUT,12757,FF,1513,catapult_fpga_latency
Throughput,3.4983015745855384,catapult,FF,1513,FF,1513,catapult_fpga_latency
Throughput,3.4983015745855384,catapult,DSP,125,FF,1513,catapult_fpga_latency
Throughput,3.4983015745855384,catapult,BRAM,1,FF,1513,catapult_fpga_latency
Throughput,3.1813091723506055,catapult,CLB,459,FF,715,catapult_fpga_latency
Throughput,3.1813091723506055,catapult,LUT,2486,FF,715,catapult_fpga_latency
Throughput,3.1813091723506055,catapult,FF,715,FF,715,catapult_fpga_latency
Throughput,3.1813091723506055,catapult,DSP,17,FF,715,catapult_fpga_latency
Throughput,3.1813091723506055,catapult,BRAM,1,FF,715,catapult_fpga_latency
Throughput,3.001930241145056,catapult,CLB,475,FF,750,catapult_fpga_latency
Throughput,3.001930241145056,catapult,LUT,2759,FF,750,catapult_fpga_latency
Throughput,3.001930241145056,catapult,FF,750,FF,750,catapult_fpga_latency
Throughput,3.001930241145056,catapult,DSP,17,FF,750,catapult_fpga_latency
Throughput,3.001930241145056,catapult,BRAM,1,FF,750,catapult_fpga_latency
Throughput,3.0576457961956773,catapult,CLB,573,FF,822,catapult_fpga_latency
Throughput,3.0576457961956773,catapult,LUT,3077,FF,822,catapult_fpga_latency
Throughput,3.0576457961956773,catapult,FF,822,FF,822,catapult_fpga_latency
Throughput,3.0576457961956773,catapult,DSP,17,FF,822,catapult_fpga_latency
Throughput,3.0576457961956773,catapult,BRAM,1,FF,822,catapult_fpga_latency
Throughput,3.1991810096615265,catapult,CLB,768,FF,846,catapult_fpga_latency
Throughput,3.1991810096615265,catapult,LUT,3876,FF,846,catapult_fpga_latency
Throughput,3.1991810096615265,catapult,FF,846,FF,846,catapult_fpga_latency
Throughput,3.1991810096615265,catapult,DSP,17,FF,846,catapult_fpga_latency
Throughput,3.1991810096615265,catapult,BRAM,1,FF,846,catapult_fpga_latency
Throughput,2.9287551033557673,catapult,CLB,685,FF,865,catapult_fpga_latency
Throughput,2.9287551033557673,catapult,LUT,3760,FF,865,catapult_fpga_latency
Throughput,2.9287551033557673,catapult,FF,865,FF,865,catapult_fpga_latency
Throughput,2.9287551033557673,catapult,DSP,35,FF,865,catapult_fpga_latency
Throughput,2.9287551033557673,catapult,BRAM,1,FF,865,catapult_fpga_latency
Throughput,2.7303157883240776,catapult,CLB,719,FF,936,catapult_fpga_latency
Throughput,2.7303157883240776,catapult,LUT,4080,FF,936,catapult_fpga_latency
Throughput,2.7303157883240776,catapult,FF,936,FF,936,catapult_fpga_latency
Throughput,2.7303157883240776,catapult,DSP,35,FF,936,catapult_fpga_latency
Throughput,2.7303157883240776,catapult,BRAM,1,FF,936,catapult_fpga_latency
Throughput,2.9701000032671097,catapult,CLB,830,FF,1014,catapult_fpga_latency
Throughput,2.9701000032671097,catapult,LUT,4422,FF,1014,catapult_fpga_latency
Throughput,2.9701000032671097,catapult,FF,1014,FF,1014,catapult_fpga_latency
Throughput,2.9701000032671097,catapult,DSP,35,FF,1014,catapult_fpga_latency
Throughput,2.9701000032671097,catapult,BRAM,1,FF,1014,catapult_fpga_latency
Throughput,2.937124965855922,catapult,CLB,1020,FF,1075,catapult_fpga_latency
Throughput,2.937124965855922,catapult,LUT,5488,FF,1075,catapult_fpga_latency
Throughput,2.937124965855922,catapult,FF,1075,FF,1075,catapult_fpga_latency
Throughput,2.937124965855922,catapult,DSP,35,FF,1075,catapult_fpga_latency
Throughput,2.937124965855922,catapult,BRAM,1,FF,1075,catapult_fpga_latency
Throughput,3.0617556106671566,catapult,CLB,826,FF,1084,catapult_fpga_latency
Throughput,3.0617556106671566,catapult,LUT,4120,FF,1084,catapult_fpga_latency
Throughput,3.0617556106671566,catapult,FF,1084,FF,1084,catapult_fpga_latency
Throughput,3.0617556106671566,catapult,DSP,52,FF,1084,catapult_fpga_latency
Throughput,3.0617556106671566,catapult,BRAM,1,FF,1084,catapult_fpga_latency
Throughput,3.0220153820582945,catapult,CLB,919,FF,1138,catapult_fpga_latency
Throughput,3.0220153820582945,catapult,LUT,4248,FF,1138,catapult_fpga_latency
Throughput,3.0220153820582945,catapult,FF,1138,FF,1138,catapult_fpga_latency
Throughput,3.0220153820582945,catapult,DSP,52,FF,1138,catapult_fpga_latency
Throughput,3.0220153820582945,catapult,BRAM,1,FF,1138,catapult_fpga_latency
Throughput,2.9477047696810876,catapult,CLB,861,FF,1130,catapult_fpga_latency
Throughput,2.9477047696810876,catapult,LUT,4609,FF,1130,catapult_fpga_latency
Throughput,2.9477047696810876,catapult,FF,1130,FF,1130,catapult_fpga_latency
Throughput,2.9477047696810876,catapult,DSP,52,FF,1130,catapult_fpga_latency
Throughput,2.9477047696810876,catapult,BRAM,1,FF,1130,catapult_fpga_latency
Throughput,2.952186389239871,catapult,CLB,1062,FF,1252,catapult_fpga_latency
Throughput,2.952186389239871,catapult,LUT,5721,FF,1252,catapult_fpga_latency
Throughput,2.952186389239871,catapult,FF,1252,FF,1252,catapult_fpga_latency
Throughput,2.952186389239871,catapult,DSP,52,FF,1252,catapult_fpga_latency
Throughput,2.952186389239871,catapult,BRAM,1,FF,1252,catapult_fpga_latency
Throughput,2.9080334423845877,catapult,CLB,1684,FF,785,catapult_fpga_latency
Throughput,2.9080334423845877,catapult,LUT,6931,FF,785,catapult_fpga_latency
Throughput,2.9080334423845877,catapult,FF,785,FF,785,catapult_fpga_latency
Throughput,2.9080334423845877,catapult,DSP,125,FF,785,catapult_fpga_latency
Throughput,2.9080334423845877,catapult,BRAM,1,FF,785,catapult_fpga_latency
Throughput,2.840868737659976,catapult,CLB,1577,FF,755,catapult_fpga_latency
Throughput,2.840868737659976,catapult,LUT,7177,FF,755,catapult_fpga_latency
Throughput,2.840868737659976,catapult,FF,755,FF,755,catapult_fpga_latency
Throughput,2.840868737659976,catapult,DSP,125,FF,755,catapult_fpga_latency
Throughput,2.840868737659976,catapult,BRAM,1,FF,755,catapult_fpga_latency
Throughput,2.8811635290795836,catapult,CLB,1630,FF,796,catapult_fpga_latency
Throughput,2.8811635290795836,catapult,LUT,7796,FF,796,catapult_fpga_latency
Throughput,2.8811635290795836,catapult,FF,796,FF,796,catapult_fpga_latency
Throughput,2.8811635290795836,catapult,DSP,125,FF,796,catapult_fpga_latency
Throughput,2.8811635290795836,catapult,BRAM,1,FF,796,catapult_fpga_latency
Throughput,2.93786704976453,catapult,CLB,2033,FF,1131,catapult_fpga_latency
Throughput,2.93786704976453,catapult,LUT,10087,FF,1131,catapult_fpga_latency
Throughput,2.93786704976453,catapult,FF,1131,FF,1131,catapult_fpga_latency
Throughput,2.93786704976453,catapult,DSP,125,FF,1131,catapult_fpga_latency
Throughput,2.93786704976453,catapult,BRAM,1,FF,1131,catapult_fpga_latency
Throughput,2.9442246090069717,catapult,CLB,1597,FF,706,catapult_fpga_latency
Throughput,2.9442246090069717,catapult,LUT,7012,FF,706,catapult_fpga_latency
Throughput,2.9442246090069717,catapult,FF,706,FF,706,catapult_fpga_latency
Throughput,2.9442246090069717,catapult,DSP,155,FF,706,catapult_fpga_latency
Throughput,2.9442246090069717,catapult,BRAM,1,FF,706,catapult_fpga_latency
Throughput,3.111581305619516,catapult,CLB,1747,FF,712,catapult_fpga_latency
Throughput,3.111581305619516,catapult,LUT,7260,FF,712,catapult_fpga_latency
Throughput,3.111581305619516,catapult,FF,712,FF,712,catapult_fpga_latency
Throughput,3.111581305619516,catapult,DSP,155,FF,712,catapult_fpga_latency
Throughput,3.111581305619516,catapult,BRAM,1,FF,712,catapult_fpga_latency
Throughput,2.8179968551155095,catapult,CLB,1777,FF,864,catapult_fpga_latency
Throughput,2.8179968551155095,catapult,LUT,7670,FF,864,catapult_fpga_latency
Throughput,2.8179968551155095,catapult,FF,864,FF,864,catapult_fpga_latency
Throughput,2.8179968551155095,catapult,DSP,155,FF,864,catapult_fpga_latency
Throughput,2.8179968551155095,catapult,BRAM,1,FF,864,catapult_fpga_latency
Throughput,2.934496176351482,catapult,CLB,2027,FF,1088,catapult_fpga_latency
Throughput,2.934496176351482,catapult,LUT,9009,FF,1088,catapult_fpga_latency
Throughput,2.934496176351482,catapult,FF,1088,FF,1088,catapult_fpga_latency
Throughput,2.934496176351482,catapult,DSP,155,FF,1088,catapult_fpga_latency
Throughput,2.934496176351482,catapult,BRAM,1,FF,1088,catapult_fpga_latency
Throughput,3.0631342602377605,catapult,CLB,489,FF,757,catapult_fpga_latency
Throughput,3.0631342602377605,catapult,LUT,2819,FF,757,catapult_fpga_latency
Throughput,3.0631342602377605,catapult,FF,757,FF,757,catapult_fpga_latency
Throughput,3.0631342602377605,catapult,DSP,17,FF,757,catapult_fpga_latency
Throughput,3.0631342602377605,catapult,BRAM,1,FF,757,catapult_fpga_latency
Throughput,3.184611955033279,catapult,CLB,558,FF,767,catapult_fpga_latency
Throughput,3.184611955033279,catapult,LUT,3103,FF,767,catapult_fpga_latency
Throughput,3.184611955033279,catapult,FF,767,FF,767,catapult_fpga_latency
Throughput,3.184611955033279,catapult,DSP,17,FF,767,catapult_fpga_latency
Throughput,3.184611955033279,catapult,BRAM,1,FF,767,catapult_fpga_latency
Throughput,2.987179027613483,catapult,CLB,639,FF,912,catapult_fpga_latency
Throughput,2.987179027613483,catapult,LUT,3590,FF,912,catapult_fpga_latency
Throughput,2.987179027613483,catapult,FF,912,FF,912,catapult_fpga_latency
Throughput,2.987179027613483,catapult,DSP,17,FF,912,catapult_fpga_latency
Throughput,2.987179027613483,catapult,BRAM,1,FF,912,catapult_fpga_latency
Throughput,3.1334407059015223,catapult,CLB,897,FF,917,catapult_fpga_latency
Throughput,3.1334407059015223,catapult,LUT,4792,FF,917,catapult_fpga_latency
Throughput,3.1334407059015223,catapult,FF,917,FF,917,catapult_fpga_latency
Throughput,3.1334407059015223,catapult,DSP,17,FF,917,catapult_fpga_latency
Throughput,3.1334407059015223,catapult,BRAM,1,FF,917,catapult_fpga_latency
Throughput,2.9741634421778014,catapult,CLB,781,FF,1016,catapult_fpga_latency
Throughput,2.9741634421778014,catapult,LUT,4072,FF,1016,catapult_fpga_latency
Throughput,2.9741634421778014,catapult,FF,1016,FF,1016,catapult_fpga_latency
Throughput,2.9741634421778014,catapult,DSP,35,FF,1016,catapult_fpga_latency
Throughput,2.9741634421778014,catapult,BRAM,1,FF,1016,catapult_fpga_latency
Throughput,2.8993406899271106,catapult,CLB,769,FF,977,catapult_fpga_latency
Throughput,2.8993406899271106,catapult,LUT,4286,FF,977,catapult_fpga_latency
Throughput,2.8993406899271106,catapult,FF,977,FF,977,catapult_fpga_latency
Throughput,2.8993406899271106,catapult,DSP,35,FF,977,catapult_fpga_latency
Throughput,2.8993406899271106,catapult,BRAM,1,FF,977,catapult_fpga_latency
Throughput,2.9072556378954957,catapult,CLB,991,FF,1145,catapult_fpga_latency
Throughput,2.9072556378954957,catapult,LUT,4957,FF,1145,catapult_fpga_latency
Throughput,2.9072556378954957,catapult,FF,1145,FF,1145,catapult_fpga_latency
Throughput,2.9072556378954957,catapult,DSP,35,FF,1145,catapult_fpga_latency
Throughput,2.9072556378954957,catapult,BRAM,1,FF,1145,catapult_fpga_latency
Throughput,2.5735190041510863,catapult,CLB,1149,FF,1107,catapult_fpga_latency
Throughput,2.5735190041510863,catapult,LUT,6381,FF,1107,catapult_fpga_latency
Throughput,2.5735190041510863,catapult,FF,1107,FF,1107,catapult_fpga_latency
Throughput,2.5735190041510863,catapult,DSP,35,FF,1107,catapult_fpga_latency
Throughput,2.5735190041510863,catapult,BRAM,1,FF,1107,catapult_fpga_latency
Throughput,2.849075902231111,catapult,CLB,836,FF,1097,catapult_fpga_latency
Throughput,2.849075902231111,catapult,LUT,4126,FF,1097,catapult_fpga_latency
Throughput,2.849075902231111,catapult,FF,1097,FF,1097,catapult_fpga_latency
Throughput,2.849075902231111,catapult,DSP,52,FF,1097,catapult_fpga_latency
Throughput,2.849075902231111,catapult,BRAM,1,FF,1097,catapult_fpga_latency
Throughput,2.971503283511128,catapult,CLB,821,FF,1102,catapult_fpga_latency
Throughput,2.971503283511128,catapult,LUT,4362,FF,1102,catapult_fpga_latency
Throughput,2.971503283511128,catapult,FF,1102,FF,1102,catapult_fpga_latency
Throughput,2.971503283511128,catapult,DSP,52,FF,1102,catapult_fpga_latency
Throughput,2.971503283511128,catapult,BRAM,1,FF,1102,catapult_fpga_latency
Throughput,2.9240193570081434,catapult,CLB,940,FF,1150,catapult_fpga_latency
Throughput,2.9240193570081434,catapult,LUT,5143,FF,1150,catapult_fpga_latency
Throughput,2.9240193570081434,catapult,FF,1150,FF,1150,catapult_fpga_latency
Throughput,2.9240193570081434,catapult,DSP,52,FF,1150,catapult_fpga_latency
Throughput,2.9240193570081434,catapult,BRAM,1,FF,1150,catapult_fpga_latency
Throughput,2.928197665055182,catapult,CLB,1458,FF,1438,catapult_fpga_latency
Throughput,2.928197665055182,catapult,LUT,7120,FF,1438,catapult_fpga_latency
Throughput,2.928197665055182,catapult,FF,1438,FF,1438,catapult_fpga_latency
Throughput,2.928197665055182,catapult,DSP,52,FF,1438,catapult_fpga_latency
Throughput,2.928197665055182,catapult,BRAM,1,FF,1438,catapult_fpga_latency
Throughput,2.8546878256128303,catapult,CLB,1683,FF,1043,catapult_fpga_latency
Throughput,2.8546878256128303,catapult,LUT,7320,FF,1043,catapult_fpga_latency
Throughput,2.8546878256128303,catapult,FF,1043,FF,1043,catapult_fpga_latency
Throughput,2.8546878256128303,catapult,DSP,125,FF,1043,catapult_fpga_latency
Throughput,2.8546878256128303,catapult,BRAM,1,FF,1043,catapult_fpga_latency
Throughput,2.9745880939136953,catapult,CLB,1758,FF,1112,catapult_fpga_latency
Throughput,2.9745880939136953,catapult,LUT,7937,FF,1112,catapult_fpga_latency
Throughput,2.9745880939136953,catapult,FF,1112,FF,1112,catapult_fpga_latency
Throughput,2.9745880939136953,catapult,DSP,125,FF,1112,catapult_fpga_latency
Throughput,2.9745880939136953,catapult,BRAM,1,FF,1112,catapult_fpga_latency
Throughput,2.98526176267766,catapult,CLB,1968,FF,1065,catapult_fpga_latency
Throughput,2.98526176267766,catapult,LUT,9081,FF,1065,catapult_fpga_latency
Throughput,2.98526176267766,catapult,FF,1065,FF,1065,catapult_fpga_latency
Throughput,2.98526176267766,catapult,DSP,125,FF,1065,catapult_fpga_latency
Throughput,2.98526176267766,catapult,BRAM,1,FF,1065,catapult_fpga_latency
Throughput,2.9551176727857307,catapult,CLB,2313,FF,1154,catapult_fpga_latency
Throughput,2.9551176727857307,catapult,LUT,11400,FF,1154,catapult_fpga_latency
Throughput,2.9551176727857307,catapult,FF,1154,FF,1154,catapult_fpga_latency
Throughput,2.9551176727857307,catapult,DSP,125,FF,1154,catapult_fpga_latency
Throughput,2.9551176727857307,catapult,BRAM,1,FF,1154,catapult_fpga_latency
Throughput,2.8159257496698324,catapult,CLB,1709,FF,790,catapult_fpga_latency
Throughput,2.8159257496698324,catapult,LUT,6757,FF,790,catapult_fpga_latency
Throughput,2.8159257496698324,catapult,FF,790,FF,790,catapult_fpga_latency
Throughput,2.8159257496698324,catapult,DSP,155,FF,790,catapult_fpga_latency
Throughput,2.8159257496698324,catapult,BRAM,1,FF,790,catapult_fpga_latency
Throughput,3.0619056075739297,catapult,CLB,1690,FF,755,catapult_fpga_latency
Throughput,3.0619056075739297,catapult,LUT,7022,FF,755,catapult_fpga_latency
Throughput,3.0619056075739297,catapult,FF,755,FF,755,catapult_fpga_latency
Throughput,3.0619056075739297,catapult,DSP,155,FF,755,catapult_fpga_latency
Throughput,3.0619056075739297,catapult,BRAM,1,FF,755,catapult_fpga_latency
Throughput,3.0592640634368995,catapult,CLB,1725,FF,850,catapult_fpga_latency
Throughput,3.0592640634368995,catapult,LUT,7930,FF,850,catapult_fpga_latency
Throughput,3.0592640634368995,catapult,FF,850,FF,850,catapult_fpga_latency
Throughput,3.0592640634368995,catapult,DSP,155,FF,850,catapult_fpga_latency
Throughput,3.0592640634368995,catapult,BRAM,1,FF,850,catapult_fpga_latency
Throughput,3.05698214722426,catapult,CLB,2224,FF,1264,catapult_fpga_latency
Throughput,3.05698214722426,catapult,LUT,9505,FF,1264,catapult_fpga_latency
Throughput,3.05698214722426,catapult,FF,1264,FF,1264,catapult_fpga_latency
Throughput,3.05698214722426,catapult,DSP,155,FF,1264,catapult_fpga_latency
Throughput,3.05698214722426,catapult,BRAM,1,FF,1264,catapult_fpga_latency
Throughput,3.0461800901669305,catapult,CLB,602,FF,874,catapult_fpga_latency
Throughput,3.0461800901669305,catapult,LUT,3374,FF,874,catapult_fpga_latency
Throughput,3.0461800901669305,catapult,FF,874,FF,874,catapult_fpga_latency
Throughput,3.0461800901669305,catapult,DSP,17,FF,874,catapult_fpga_latency
Throughput,3.0461800901669305,catapult,BRAM,1,FF,874,catapult_fpga_latency
Throughput,2.9731200218821634,catapult,CLB,634,FF,873,catapult_fpga_latency
Throughput,2.9731200218821634,catapult,LUT,3758,FF,873,catapult_fpga_latency
Throughput,2.9731200218821634,catapult,FF,873,FF,873,catapult_fpga_latency
Throughput,2.9731200218821634,catapult,DSP,17,FF,873,catapult_fpga_latency
Throughput,2.9731200218821634,catapult,BRAM,1,FF,873,catapult_fpga_latency
Throughput,2.8678522367813524,catapult,CLB,851,FF,992,catapult_fpga_latency
Throughput,2.8678522367813524,catapult,LUT,4831,FF,992,catapult_fpga_latency
Throughput,2.8678522367813524,catapult,FF,992,FF,992,catapult_fpga_latency
Throughput,2.8678522367813524,catapult,DSP,17,FF,992,catapult_fpga_latency
Throughput,2.8678522367813524,catapult,BRAM,1,FF,992,catapult_fpga_latency
Throughput,2.955318539008727,catapult,CLB,1093,FF,1311,catapult_fpga_latency
Throughput,2.955318539008727,catapult,LUT,6683,FF,1311,catapult_fpga_latency
Throughput,2.955318539008727,catapult,FF,1311,FF,1311,catapult_fpga_latency
Throughput,2.955318539008727,catapult,DSP,17,FF,1311,catapult_fpga_latency
Throughput,2.955318539008727,catapult,BRAM,1,FF,1311,catapult_fpga_latency
Throughput,2.994872777804399,catapult,CLB,961,FF,1244,catapult_fpga_latency
Throughput,2.994872777804399,catapult,LUT,5157,FF,1244,catapult_fpga_latency
Throughput,2.994872777804399,catapult,FF,1244,FF,1244,catapult_fpga_latency
Throughput,2.994872777804399,catapult,DSP,34,FF,1244,catapult_fpga_latency
Throughput,2.994872777804399,catapult,BRAM,1,FF,1244,catapult_fpga_latency
Throughput,2.910852239318628,catapult,CLB,1064,FF,1286,catapult_fpga_latency
Throughput,2.910852239318628,catapult,LUT,5871,FF,1286,catapult_fpga_latency
Throughput,2.910852239318628,catapult,FF,1286,FF,1286,catapult_fpga_latency
Throughput,2.910852239318628,catapult,DSP,35,FF,1286,catapult_fpga_latency
Throughput,2.910852239318628,catapult,BRAM,1,FF,1286,catapult_fpga_latency
Throughput,2.895051488490723,catapult,CLB,1260,FF,1322,catapult_fpga_latency
Throughput,2.895051488490723,catapult,LUT,7078,FF,1322,catapult_fpga_latency
Throughput,2.895051488490723,catapult,FF,1322,FF,1322,catapult_fpga_latency
Throughput,2.895051488490723,catapult,DSP,35,FF,1322,catapult_fpga_latency
Throughput,2.895051488490723,catapult,BRAM,1,FF,1322,catapult_fpga_latency
Throughput,2.885403321676304,catapult,CLB,1711,FF,1584,catapult_fpga_latency
Throughput,2.885403321676304,catapult,LUT,10409,FF,1584,catapult_fpga_latency
Throughput,2.885403321676304,catapult,FF,1584,FF,1584,catapult_fpga_latency
Throughput,2.885403321676304,catapult,DSP,35,FF,1584,catapult_fpga_latency
Throughput,2.885403321676304,catapult,BRAM,1,FF,1584,catapult_fpga_latency
Throughput,2.9465843194568855,catapult,CLB,1093,FF,1452,catapult_fpga_latency
Throughput,2.9465843194568855,catapult,LUT,5571,FF,1452,catapult_fpga_latency
Throughput,2.9465843194568855,catapult,FF,1452,FF,1452,catapult_fpga_latency
Throughput,2.9465843194568855,catapult,DSP,52,FF,1452,catapult_fpga_latency
Throughput,2.9465843194568855,catapult,BRAM,1,FF,1452,catapult_fpga_latency
Throughput,3.0674093887266567,catapult,CLB,1060,FF,1488,catapult_fpga_latency
Throughput,3.0674093887266567,catapult,LUT,5958,FF,1488,catapult_fpga_latency
Throughput,3.0674093887266567,catapult,FF,1488,FF,1488,catapult_fpga_latency
Throughput,3.0674093887266567,catapult,DSP,52,FF,1488,catapult_fpga_latency
Throughput,3.0674093887266567,catapult,BRAM,1,FF,1488,catapult_fpga_latency
Throughput,2.847907499964401,catapult,CLB,1309,FF,1516,catapult_fpga_latency
Throughput,2.847907499964401,catapult,LUT,7478,FF,1516,catapult_fpga_latency
Throughput,2.847907499964401,catapult,FF,1516,FF,1516,catapult_fpga_latency
Throughput,2.847907499964401,catapult,DSP,52,FF,1516,catapult_fpga_latency
Throughput,2.847907499964401,catapult,BRAM,1,FF,1516,catapult_fpga_latency
Throughput,2.848061609268732,catapult,CLB,1788,FF,1820,catapult_fpga_latency
Throughput,2.848061609268732,catapult,LUT,10581,FF,1820,catapult_fpga_latency
Throughput,2.848061609268732,catapult,FF,1820,FF,1820,catapult_fpga_latency
Throughput,2.848061609268732,catapult,DSP,52,FF,1820,catapult_fpga_latency
Throughput,2.848061609268732,catapult,BRAM,1,FF,1820,catapult_fpga_latency
Throughput,2.9701970428718245,catapult,CLB,2133,FF,1308,catapult_fpga_latency
Throughput,2.9701970428718245,catapult,LUT,10094,FF,1308,catapult_fpga_latency
Throughput,2.9701970428718245,catapult,FF,1308,FF,1308,catapult_fpga_latency
Throughput,2.9701970428718245,catapult,DSP,125,FF,1308,catapult_fpga_latency
Throughput,2.9701970428718245,catapult,BRAM,1,FF,1308,catapult_fpga_latency
Throughput,3.039061051697468,catapult,CLB,2055,FF,1430,catapult_fpga_latency
Throughput,3.039061051697468,catapult,LUT,10580,FF,1430,catapult_fpga_latency
Throughput,3.039061051697468,catapult,FF,1430,FF,1430,catapult_fpga_latency
Throughput,3.039061051697468,catapult,DSP,125,FF,1430,catapult_fpga_latency
Throughput,3.039061051697468,catapult,BRAM,1,FF,1430,catapult_fpga_latency
Throughput,3.0728291230452967,catapult,CLB,2644,FF,1501,catapult_fpga_latency
Throughput,3.0728291230452967,catapult,LUT,12950,FF,1501,catapult_fpga_latency
Throughput,3.0728291230452967,catapult,FF,1501,FF,1501,catapult_fpga_latency
Throughput,3.0728291230452967,catapult,DSP,125,FF,1501,catapult_fpga_latency
Throughput,3.0728291230452967,catapult,BRAM,1,FF,1501,catapult_fpga_latency
Throughput,3.042565491222198,catapult,CLB,2977,FF,1528,catapult_fpga_latency
Throughput,3.042565491222198,catapult,LUT,16213,FF,1528,catapult_fpga_latency
Throughput,3.042565491222198,catapult,FF,1528,FF,1528,catapult_fpga_latency
Throughput,3.042565491222198,catapult,DSP,125,FF,1528,catapult_fpga_latency
Throughput,3.042565491222198,catapult,BRAM,1,FF,1528,catapult_fpga_latency
Throughput,2.9788235434297583,catapult,CLB,2020,FF,1234,catapult_fpga_latency
Throughput,2.9788235434297583,catapult,LUT,8444,FF,1234,catapult_fpga_latency
Throughput,2.9788235434297583,catapult,FF,1234,FF,1234,catapult_fpga_latency
Throughput,2.9788235434297583,catapult,DSP,155,FF,1234,catapult_fpga_latency
Throughput,2.9788235434297583,catapult,BRAM,1,FF,1234,catapult_fpga_latency
Throughput,3.006460884440663,catapult,CLB,2135,FF,1266,catapult_fpga_latency
Throughput,3.006460884440663,catapult,LUT,9602,FF,1266,catapult_fpga_latency
Throughput,3.006460884440663,catapult,FF,1266,FF,1266,catapult_fpga_latency
Throughput,3.006460884440663,catapult,DSP,155,FF,1266,catapult_fpga_latency
Throughput,3.006460884440663,catapult,BRAM,1,FF,1266,catapult_fpga_latency
Throughput,2.5820911323244244,catapult,CLB,2253,FF,1556,catapult_fpga_latency
Throughput,2.5820911323244244,catapult,LUT,10854,FF,1556,catapult_fpga_latency
Throughput,2.5820911323244244,catapult,FF,1556,FF,1556,catapult_fpga_latency
Throughput,2.5820911323244244,catapult,DSP,155,FF,1556,catapult_fpga_latency
Throughput,2.5820911323244244,catapult,BRAM,1,FF,1556,catapult_fpga_latency
Throughput,2.8110733802595185,catapult,CLB,2771,FF,1645,catapult_fpga_latency
Throughput,2.8110733802595185,catapult,LUT,13613,FF,1645,catapult_fpga_latency
Throughput,2.8110733802595185,catapult,FF,1645,FF,1645,catapult_fpga_latency
Throughput,2.8110733802595185,catapult,DSP,155,FF,1645,catapult_fpga_latency
Throughput,2.8110733802595185,catapult,BRAM,1,FF,1645,catapult_fpga_latency
Throughput,3.195766248873492,catapult,CLB,544,FF,707,catapult_fpga_latency
Throughput,3.195766248873492,catapult,LUT,3162,FF,707,catapult_fpga_latency
Throughput,3.195766248873492,catapult,FF,707,FF,707,catapult_fpga_latency
Throughput,3.195766248873492,catapult,DSP,17,FF,707,catapult_fpga_latency
Throughput,3.195766248873492,catapult,BRAM,1,FF,707,catapult_fpga_latency
Throughput,3.1122107589125934,catapult,CLB,673,FF,771,catapult_fpga_latency
Throughput,3.1122107589125934,catapult,LUT,3438,FF,771,catapult_fpga_latency
Throughput,3.1122107589125934,catapult,FF,771,FF,771,catapult_fpga_latency
Throughput,3.1122107589125934,catapult,DSP,17,FF,771,catapult_fpga_latency
Throughput,3.1122107589125934,catapult,BRAM,1,FF,771,catapult_fpga_latency
Throughput,3.089996137504828,catapult,CLB,776,FF,822,catapult_fpga_latency
Throughput,3.089996137504828,catapult,LUT,4191,FF,822,catapult_fpga_latency
Throughput,3.089996137504828,catapult,FF,822,FF,822,catapult_fpga_latency
Throughput,3.089996137504828,catapult,DSP,17,FF,822,catapult_fpga_latency
Throughput,3.089996137504828,catapult,BRAM,1,FF,822,catapult_fpga_latency
Throughput,3.2147105153180955,catapult,CLB,965,FF,872,catapult_fpga_latency
Throughput,3.2147105153180955,catapult,LUT,5755,FF,872,catapult_fpga_latency
Throughput,3.2147105153180955,catapult,FF,872,FF,872,catapult_fpga_latency
Throughput,3.2147105153180955,catapult,DSP,17,FF,872,catapult_fpga_latency
Throughput,3.2147105153180955,catapult,BRAM,1,FF,872,catapult_fpga_latency
Throughput,2.8699510386352807,catapult,CLB,840,FF,1122,catapult_fpga_latency
Throughput,2.8699510386352807,catapult,LUT,4492,FF,1122,catapult_fpga_latency
Throughput,2.8699510386352807,catapult,FF,1122,FF,1122,catapult_fpga_latency
Throughput,2.8699510386352807,catapult,DSP,35,FF,1122,catapult_fpga_latency
Throughput,2.8699510386352807,catapult,BRAM,1,FF,1122,catapult_fpga_latency
Throughput,3.0889271229423882,catapult,CLB,942,FF,1060,catapult_fpga_latency
Throughput,3.0889271229423882,catapult,LUT,5170,FF,1060,catapult_fpga_latency
Throughput,3.0889271229423882,catapult,FF,1060,FF,1060,catapult_fpga_latency
Throughput,3.0889271229423882,catapult,DSP,35,FF,1060,catapult_fpga_latency
Throughput,3.0889271229423882,catapult,BRAM,1,FF,1060,catapult_fpga_latency
Throughput,3.0385716282489925,catapult,CLB,1120,FF,1182,catapult_fpga_latency
Throughput,3.0385716282489925,catapult,LUT,6357,FF,1182,catapult_fpga_latency
Throughput,3.0385716282489925,catapult,FF,1182,FF,1182,catapult_fpga_latency
Throughput,3.0385716282489925,catapult,DSP,35,FF,1182,catapult_fpga_latency
Throughput,3.0385716282489925,catapult,BRAM,1,FF,1182,catapult_fpga_latency
Throughput,3.0948062960739287,catapult,CLB,1388,FF,1182,catapult_fpga_latency
Throughput,3.0948062960739287,catapult,LUT,8282,FF,1182,catapult_fpga_latency
Throughput,3.0948062960739287,catapult,FF,1182,FF,1182,catapult_fpga_latency
Throughput,3.0948062960739287,catapult,DSP,35,FF,1182,catapult_fpga_latency
Throughput,3.0948062960739287,catapult,BRAM,1,FF,1182,catapult_fpga_latency
Throughput,3.048064935975396,catapult,CLB,958,FF,1162,catapult_fpga_latency
Throughput,3.048064935975396,catapult,LUT,5195,FF,1162,catapult_fpga_latency
Throughput,3.048064935975396,catapult,FF,1162,FF,1162,catapult_fpga_latency
Throughput,3.048064935975396,catapult,DSP,52,FF,1162,catapult_fpga_latency
Throughput,3.048064935975396,catapult,BRAM,1,FF,1162,catapult_fpga_latency
Throughput,3.1494575059446013,catapult,CLB,1026,FF,1183,catapult_fpga_latency
Throughput,3.1494575059446013,catapult,LUT,5667,FF,1183,catapult_fpga_latency
Throughput,3.1494575059446013,catapult,FF,1183,FF,1183,catapult_fpga_latency
Throughput,3.1494575059446013,catapult,DSP,52,FF,1183,catapult_fpga_latency
Throughput,3.1494575059446013,catapult,BRAM,1,FF,1183,catapult_fpga_latency
Throughput,3.0001920122887866,catapult,CLB,1240,FF,1238,catapult_fpga_latency
Throughput,3.0001920122887866,catapult,LUT,6780,FF,1238,catapult_fpga_latency
Throughput,3.0001920122887866,catapult,FF,1238,FF,1238,catapult_fpga_latency
Throughput,3.0001920122887866,catapult,DSP,52,FF,1238,catapult_fpga_latency
Throughput,3.0001920122887866,catapult,BRAM,1,FF,1238,catapult_fpga_latency
Throughput,2.9317087757770492,catapult,CLB,1594,FF,1353,catapult_fpga_latency
Throughput,2.9317087757770492,catapult,LUT,9023,FF,1353,catapult_fpga_latency
Throughput,2.9317087757770492,catapult,FF,1353,FF,1353,catapult_fpga_latency
Throughput,2.9317087757770492,catapult,DSP,52,FF,1353,catapult_fpga_latency
Throughput,2.9317087757770492,catapult,BRAM,1,FF,1353,catapult_fpga_latency
Throughput,2.92177246404759,catapult,CLB,1759,FF,1117,catapult_fpga_latency
Throughput,2.92177246404759,catapult,LUT,8378,FF,1117,catapult_fpga_latency
Throughput,2.92177246404759,catapult,FF,1117,FF,1117,catapult_fpga_latency
Throughput,2.92177246404759,catapult,DSP,125,FF,1117,catapult_fpga_latency
Throughput,2.92177246404759,catapult,BRAM,1,FF,1117,catapult_fpga_latency
Throughput,3.059966156774306,catapult,CLB,1898,FF,1210,catapult_fpga_latency
Throughput,3.059966156774306,catapult,LUT,9194,FF,1210,catapult_fpga_latency
Throughput,3.059966156774306,catapult,FF,1210,FF,1210,catapult_fpga_latency
Throughput,3.059966156774306,catapult,DSP,125,FF,1210,catapult_fpga_latency
Throughput,3.059966156774306,catapult,BRAM,1,FF,1210,catapult_fpga_latency
Throughput,3.03953215521067,catapult,CLB,2260,FF,1187,catapult_fpga_latency
Throughput,3.03953215521067,catapult,LUT,11191,FF,1187,catapult_fpga_latency
Throughput,3.03953215521067,catapult,FF,1187,FF,1187,catapult_fpga_latency
Throughput,3.03953215521067,catapult,DSP,125,FF,1187,catapult_fpga_latency
Throughput,3.03953215521067,catapult,BRAM,1,FF,1187,catapult_fpga_latency
Throughput,3.119161319904304,catapult,CLB,2760,FF,1188,catapult_fpga_latency
Throughput,3.119161319904304,catapult,LUT,14869,FF,1188,catapult_fpga_latency
Throughput,3.119161319904304,catapult,FF,1188,FF,1188,catapult_fpga_latency
Throughput,3.119161319904304,catapult,DSP,125,FF,1188,catapult_fpga_latency
Throughput,3.119161319904304,catapult,BRAM,1,FF,1188,catapult_fpga_latency
Throughput,3.0593576572662804,catapult,CLB,1826,FF,804,catapult_fpga_latency
Throughput,3.0593576572662804,catapult,LUT,8197,FF,804,catapult_fpga_latency
Throughput,3.0593576572662804,catapult,FF,804,FF,804,catapult_fpga_latency
Throughput,3.0593576572662804,catapult,DSP,155,FF,804,catapult_fpga_latency
Throughput,3.0593576572662804,catapult,BRAM,1,FF,804,catapult_fpga_latency
Throughput,2.9886699522111675,catapult,CLB,1849,FF,833,catapult_fpga_latency
Throughput,2.9886699522111675,catapult,LUT,8836,FF,833,catapult_fpga_latency
Throughput,2.9886699522111675,catapult,FF,833,FF,833,catapult_fpga_latency
Throughput,2.9886699522111675,catapult,DSP,155,FF,833,catapult_fpga_latency
Throughput,2.9886699522111675,catapult,BRAM,1,FF,833,catapult_fpga_latency
Throughput,3.1174499259605644,catapult,CLB,1986,FF,870,catapult_fpga_latency
Throughput,3.1174499259605644,catapult,LUT,9431,FF,870,catapult_fpga_latency
Throughput,3.1174499259605644,catapult,FF,870,FF,870,catapult_fpga_latency
Throughput,3.1174499259605644,catapult,DSP,155,FF,870,catapult_fpga_latency
Throughput,3.1174499259605644,catapult,BRAM,1,FF,870,catapult_fpga_latency
Throughput,3.037261119412958,catapult,CLB,632,FF,1149,catapult_fpga_latency
Throughput,3.037261119412958,catapult,LUT,3711,FF,1149,catapult_fpga_latency
Throughput,3.037261119412958,catapult,FF,1149,FF,1149,catapult_fpga_latency
Throughput,3.037261119412958,catapult,DSP,17,FF,1149,catapult_fpga_latency
Throughput,3.037261119412958,catapult,BRAM,1,FF,1149,catapult_fpga_latency
Throughput,3.151641217163838,catapult,CLB,757,FF,1116,catapult_fpga_latency
Throughput,3.151641217163838,catapult,LUT,4394,FF,1116,catapult_fpga_latency
Throughput,3.151641217163838,catapult,FF,1116,FF,1116,catapult_fpga_latency
Throughput,3.151641217163838,catapult,DSP,17,FF,1116,catapult_fpga_latency
Throughput,3.151641217163838,catapult,BRAM,1,FF,1116,catapult_fpga_latency
Throughput,3.218445555165766,catapult,CLB,968,FF,1258,catapult_fpga_latency
Throughput,3.218445555165766,catapult,LUT,5707,FF,1258,catapult_fpga_latency
Throughput,3.218445555165766,catapult,FF,1258,FF,1258,catapult_fpga_latency
Throughput,3.218445555165766,catapult,DSP,17,FF,1258,catapult_fpga_latency
Throughput,3.218445555165766,catapult,BRAM,1,FF,1258,catapult_fpga_latency
Throughput,3.0640822154540053,catapult,CLB,1414,FF,1536,catapult_fpga_latency
Throughput,3.0640822154540053,catapult,LUT,8535,FF,1536,catapult_fpga_latency
Throughput,3.0640822154540053,catapult,FF,1536,FF,1536,catapult_fpga_latency
Throughput,3.0640822154540053,catapult,DSP,17,FF,1536,catapult_fpga_latency
Throughput,3.0640822154540053,catapult,BRAM,1,FF,1536,catapult_fpga_latency
Throughput,2.812551856424853,catapult,CLB,1105,FF,1519,catapult_fpga_latency
Throughput,2.812551856424853,catapult,LUT,5954,FF,1519,catapult_fpga_latency
Throughput,2.812551856424853,catapult,FF,1519,FF,1519,catapult_fpga_latency
Throughput,2.812551856424853,catapult,DSP,35,FF,1519,catapult_fpga_latency
Throughput,2.812551856424853,catapult,BRAM,1,FF,1519,catapult_fpga_latency
Throughput,2.8812382409464288,catapult,CLB,1123,FF,1407,catapult_fpga_latency
Throughput,2.8812382409464288,catapult,LUT,6776,FF,1407,catapult_fpga_latency
Throughput,2.8812382409464288,catapult,FF,1407,FF,1407,catapult_fpga_latency
Throughput,2.8812382409464288,catapult,DSP,35,FF,1407,catapult_fpga_latency
Throughput,2.8812382409464288,catapult,BRAM,1,FF,1407,catapult_fpga_latency
Throughput,2.8787002092815053,catapult,CLB,1512,FF,1614,catapult_fpga_latency
Throughput,2.8787002092815053,catapult,LUT,9062,FF,1614,catapult_fpga_latency
Throughput,2.8787002092815053,catapult,FF,1614,FF,1614,catapult_fpga_latency
Throughput,2.8787002092815053,catapult,DSP,35,FF,1614,catapult_fpga_latency
Throughput,2.8787002092815053,catapult,BRAM,1,FF,1614,catapult_fpga_latency
Throughput,3.036025478325814,catapult,CLB,2296,FF,1828,catapult_fpga_latency
Throughput,3.036025478325814,catapult,LUT,13764,FF,1828,catapult_fpga_latency
Throughput,3.036025478325814,catapult,FF,1828,FF,1828,catapult_fpga_latency
Throughput,3.036025478325814,catapult,DSP,35,FF,1828,catapult_fpga_latency
Throughput,3.036025478325814,catapult,BRAM,1,FF,1828,catapult_fpga_latency
Throughput,2.978371069294781,catapult,CLB,1226,FF,1597,catapult_fpga_latency
Throughput,2.978371069294781,catapult,LUT,6452,FF,1597,catapult_fpga_latency
Throughput,2.978371069294781,catapult,FF,1597,FF,1597,catapult_fpga_latency
Throughput,2.978371069294781,catapult,DSP,52,FF,1597,catapult_fpga_latency
Throughput,2.978371069294781,catapult,BRAM,1,FF,1597,catapult_fpga_latency
Throughput,3.023760711672321,catapult,CLB,1281,FF,1558,catapult_fpga_latency
Throughput,3.023760711672321,catapult,LUT,6893,FF,1558,catapult_fpga_latency
Throughput,3.023760711672321,catapult,FF,1558,FF,1558,catapult_fpga_latency
Throughput,3.023760711672321,catapult,DSP,52,FF,1558,catapult_fpga_latency
Throughput,3.023760711672321,catapult,BRAM,1,FF,1558,catapult_fpga_latency
Throughput,2.947209581967793,catapult,CLB,1593,FF,1749,catapult_fpga_latency
Throughput,2.947209581967793,catapult,LUT,8831,FF,1749,catapult_fpga_latency
Throughput,2.947209581967793,catapult,FF,1749,FF,1749,catapult_fpga_latency
Throughput,2.947209581967793,catapult,DSP,52,FF,1749,catapult_fpga_latency
Throughput,2.947209581967793,catapult,BRAM,1,FF,1749,catapult_fpga_latency
Throughput,3.092298938723004,catapult,CLB,2584,FF,2062,catapult_fpga_latency
Throughput,3.092298938723004,catapult,LUT,15039,FF,2062,catapult_fpga_latency
Throughput,3.092298938723004,catapult,FF,2062,FF,2062,catapult_fpga_latency
Throughput,3.092298938723004,catapult,DSP,52,FF,2062,catapult_fpga_latency
Throughput,3.092298938723004,catapult,BRAM,1,FF,2062,catapult_fpga_latency
Throughput,3.033446784243064,catapult,CLB,2034,FF,1575,catapult_fpga_latency
Throughput,3.033446784243064,catapult,LUT,10546,FF,1575,catapult_fpga_latency
Throughput,3.033446784243064,catapult,FF,1575,FF,1575,catapult_fpga_latency
Throughput,3.033446784243064,catapult,DSP,125,FF,1575,catapult_fpga_latency
Throughput,3.033446784243064,catapult,BRAM,1,FF,1575,catapult_fpga_latency
Throughput,2.807679565146589,catapult,CLB,2522,FF,1623,catapult_fpga_latency
Throughput,2.807679565146589,catapult,LUT,12393,FF,1623,catapult_fpga_latency
Throughput,2.807679565146589,catapult,FF,1623,FF,1623,catapult_fpga_latency
Throughput,2.807679565146589,catapult,DSP,125,FF,1623,catapult_fpga_latency
Throughput,2.807679565146589,catapult,BRAM,1,FF,1623,catapult_fpga_latency
Throughput,2.937703068724626,catapult,CLB,2582,FF,1709,catapult_fpga_latency
Throughput,2.937703068724626,catapult,LUT,13935,FF,1709,catapult_fpga_latency
Throughput,2.937703068724626,catapult,FF,1709,FF,1709,catapult_fpga_latency
Throughput,2.937703068724626,catapult,DSP,125,FF,1709,catapult_fpga_latency
Throughput,2.937703068724626,catapult,BRAM,1,FF,1709,catapult_fpga_latency
Throughput,2.954855714395466,catapult,CLB,2082,FF,1514,catapult_fpga_latency
Throughput,2.954855714395466,catapult,LUT,9430,FF,1514,catapult_fpga_latency
Throughput,2.954855714395466,catapult,FF,1514,FF,1514,catapult_fpga_latency
Throughput,2.954855714395466,catapult,DSP,155,FF,1514,catapult_fpga_latency
Throughput,2.954855714395466,catapult,BRAM,1,FF,1514,catapult_fpga_latency
Throughput,3.0150541654480825,catapult,CLB,2513,FF,1733,catapult_fpga_latency
Throughput,3.0150541654480825,catapult,LUT,12863,FF,1733,catapult_fpga_latency
Throughput,3.0150541654480825,catapult,FF,1733,FF,1733,catapult_fpga_latency
Throughput,3.0150541654480825,catapult,DSP,155,FF,1733,catapult_fpga_latency
Throughput,3.0150541654480825,catapult,BRAM,1,FF,1733,catapult_fpga_latency
Throughput,3.0083059326801296,catapult,CLB,3497,FF,1913,catapult_fpga_latency
Throughput,3.0083059326801296,catapult,LUT,18536,FF,1913,catapult_fpga_latency
Throughput,3.0083059326801296,catapult,FF,1913,FF,1913,catapult_fpga_latency
Throughput,3.0083059326801296,catapult,DSP,155,FF,1913,catapult_fpga_latency
Throughput,3.0083059326801296,catapult,BRAM,1,FF,1913,catapult_fpga_latency
Throughput,2.605340426806869,catapult,CLB,319,FF,519,catapult_fpga_latency
Throughput,2.605340426806869,catapult,LUT,1846,FF,519,catapult_fpga_latency
Throughput,2.605340426806869,catapult,FF,519,FF,519,catapult_fpga_latency
Throughput,2.605340426806869,catapult,DSP,9,FF,519,catapult_fpga_latency
Throughput,2.605340426806869,catapult,BRAM,1,FF,519,catapult_fpga_latency
Throughput,2.5760514798127727,catapult,CLB,334,FF,447,catapult_fpga_latency
Throughput,2.5760514798127727,catapult,LUT,1999,FF,447,catapult_fpga_latency
Throughput,2.5760514798127727,catapult,FF,447,FF,447,catapult_fpga_latency
Throughput,2.5760514798127727,catapult,DSP,9,FF,447,catapult_fpga_latency
Throughput,2.5760514798127727,catapult,BRAM,1,FF,447,catapult_fpga_latency
Throughput,2.521775531716371,catapult,CLB,410,FF,486,catapult_fpga_latency
Throughput,2.521775531716371,catapult,LUT,2360,FF,486,catapult_fpga_latency
Throughput,2.521775531716371,catapult,FF,486,FF,486,catapult_fpga_latency
Throughput,2.521775531716371,catapult,DSP,9,FF,486,catapult_fpga_latency
Throughput,2.521775531716371,catapult,BRAM,1,FF,486,catapult_fpga_latency
Throughput,2.8140398074071156,catapult,CLB,569,FF,559,catapult_fpga_latency
Throughput,2.8140398074071156,catapult,LUT,3108,FF,559,catapult_fpga_latency
Throughput,2.8140398074071156,catapult,FF,559,FF,559,catapult_fpga_latency
Throughput,2.8140398074071156,catapult,DSP,9,FF,559,catapult_fpga_latency
Throughput,2.8140398074071156,catapult,BRAM,1,FF,559,catapult_fpga_latency
Throughput,2.7454199531631356,catapult,CLB,378,FF,541,catapult_fpga_latency
Throughput,2.7454199531631356,catapult,LUT,2149,FF,541,catapult_fpga_latency
Throughput,2.7454199531631356,catapult,FF,541,FF,541,catapult_fpga_latency
Throughput,2.7454199531631356,catapult,DSP,9,FF,541,catapult_fpga_latency
Throughput,2.7454199531631356,catapult,BRAM,1,FF,541,catapult_fpga_latency
Throughput,2.562302382428755,catapult,CLB,422,FF,644,catapult_fpga_latency
Throughput,2.562302382428755,catapult,LUT,2400,FF,644,catapult_fpga_latency
Throughput,2.562302382428755,catapult,FF,644,FF,644,catapult_fpga_latency
Throughput,2.562302382428755,catapult,DSP,9,FF,644,catapult_fpga_latency
Throughput,2.562302382428755,catapult,BRAM,1,FF,644,catapult_fpga_latency
Throughput,2.6639458899310835,catapult,CLB,479,FF,609,catapult_fpga_latency
Throughput,2.6639458899310835,catapult,LUT,2818,FF,609,catapult_fpga_latency
Throughput,2.6639458899310835,catapult,FF,609,FF,609,catapult_fpga_latency
Throughput,2.6639458899310835,catapult,DSP,9,FF,609,catapult_fpga_latency
Throughput,2.6639458899310835,catapult,BRAM,1,FF,609,catapult_fpga_latency
Throughput,2.6188088086253085,catapult,CLB,684,FF,739,catapult_fpga_latency
Throughput,2.6188088086253085,catapult,LUT,3735,FF,739,catapult_fpga_latency
Throughput,2.6188088086253085,catapult,FF,739,FF,739,catapult_fpga_latency
Throughput,2.6188088086253085,catapult,DSP,9,FF,739,catapult_fpga_latency
Throughput,2.6188088086253085,catapult,BRAM,1,FF,739,catapult_fpga_latency
Throughput,2.7401389250434995,catapult,CLB,355,FF,509,catapult_fpga_latency
Throughput,2.7401389250434995,catapult,LUT,2035,FF,509,catapult_fpga_latency
Throughput,2.7401389250434995,catapult,FF,509,FF,509,catapult_fpga_latency
Throughput,2.7401389250434995,catapult,DSP,11,FF,509,catapult_fpga_latency
Throughput,2.7401389250434995,catapult,BRAM,1,FF,509,catapult_fpga_latency
Throughput,2.8057259254686966,catapult,CLB,387,FF,513,catapult_fpga_latency
Throughput,2.8057259254686966,catapult,LUT,2206,FF,513,catapult_fpga_latency
Throughput,2.8057259254686966,catapult,FF,513,FF,513,catapult_fpga_latency
Throughput,2.8057259254686966,catapult,DSP,10,FF,513,catapult_fpga_latency
Throughput,2.8057259254686966,catapult,BRAM,1,FF,513,catapult_fpga_latency
Throughput,2.66456343792633,catapult,CLB,479,FF,552,catapult_fpga_latency
Throughput,2.66456343792633,catapult,LUT,2635,FF,552,catapult_fpga_latency
Throughput,2.66456343792633,catapult,FF,552,FF,552,catapult_fpga_latency
Throughput,2.66456343792633,catapult,DSP,10,FF,552,catapult_fpga_latency
Throughput,2.66456343792633,catapult,BRAM,1,FF,552,catapult_fpga_latency
Throughput,2.849384390502432,catapult,CLB,694,FF,632,catapult_fpga_latency
Throughput,2.849384390502432,catapult,LUT,3483,FF,632,catapult_fpga_latency
Throughput,2.849384390502432,catapult,FF,632,FF,632,catapult_fpga_latency
Throughput,2.849384390502432,catapult,DSP,10,FF,632,catapult_fpga_latency
Throughput,2.849384390502432,catapult,BRAM,1,FF,632,catapult_fpga_latency
Throughput,2.6017478542084573,catapult,CLB,429,FF,552,catapult_fpga_latency
Throughput,2.6017478542084573,catapult,LUT,2567,FF,552,catapult_fpga_latency
Throughput,2.6017478542084573,catapult,FF,552,FF,552,catapult_fpga_latency
Throughput,2.6017478542084573,catapult,DSP,13,FF,552,catapult_fpga_latency
Throughput,2.6017478542084573,catapult,BRAM,1,FF,552,catapult_fpga_latency
Throughput,2.7898672023211697,catapult,CLB,508,FF,561,catapult_fpga_latency
Throughput,2.7898672023211697,catapult,LUT,2858,FF,561,catapult_fpga_latency
Throughput,2.7898672023211697,catapult,FF,561,FF,561,catapult_fpga_latency
Throughput,2.7898672023211697,catapult,DSP,14,FF,561,catapult_fpga_latency
Throughput,2.7898672023211697,catapult,BRAM,1,FF,561,catapult_fpga_latency
Throughput,2.627382050251309,catapult,CLB,606,FF,658,catapult_fpga_latency
Throughput,2.627382050251309,catapult,LUT,3614,FF,658,catapult_fpga_latency
Throughput,2.627382050251309,catapult,FF,658,FF,658,catapult_fpga_latency
Throughput,2.627382050251309,catapult,DSP,14,FF,658,catapult_fpga_latency
Throughput,2.627382050251309,catapult,BRAM,1,FF,658,catapult_fpga_latency
Throughput,2.769369663770829,catapult,CLB,874,FF,643,catapult_fpga_latency
Throughput,2.769369663770829,catapult,LUT,4744,FF,643,catapult_fpga_latency
Throughput,2.769369663770829,catapult,FF,643,FF,643,catapult_fpga_latency
Throughput,2.769369663770829,catapult,DSP,14,FF,643,catapult_fpga_latency
Throughput,2.769369663770829,catapult,BRAM,1,FF,643,catapult_fpga_latency
Throughput,2.658195882454578,catapult,CLB,389,FF,628,catapult_fpga_latency
Throughput,2.658195882454578,catapult,LUT,2344,FF,628,catapult_fpga_latency
Throughput,2.658195882454578,catapult,FF,628,FF,628,catapult_fpga_latency
Throughput,2.658195882454578,catapult,DSP,17,FF,628,catapult_fpga_latency
Throughput,2.658195882454578,catapult,BRAM,1,FF,628,catapult_fpga_latency
Throughput,2.5462786138059226,catapult,CLB,429,FF,697,catapult_fpga_latency
Throughput,2.5462786138059226,catapult,LUT,2439,FF,697,catapult_fpga_latency
Throughput,2.5462786138059226,catapult,FF,697,FF,697,catapult_fpga_latency
Throughput,2.5462786138059226,catapult,DSP,17,FF,697,catapult_fpga_latency
Throughput,2.5462786138059226,catapult,BRAM,1,FF,697,catapult_fpga_latency
Throughput,2.5741615955683237,catapult,CLB,562,FF,641,catapult_fpga_latency
Throughput,2.5741615955683237,catapult,LUT,2936,FF,641,catapult_fpga_latency
Throughput,2.5741615955683237,catapult,FF,641,FF,641,catapult_fpga_latency
Throughput,2.5741615955683237,catapult,DSP,17,FF,641,catapult_fpga_latency
Throughput,2.5741615955683237,catapult,BRAM,1,FF,641,catapult_fpga_latency
Throughput,2.777191481798287,catapult,CLB,720,FF,681,catapult_fpga_latency
Throughput,2.777191481798287,catapult,LUT,3830,FF,681,catapult_fpga_latency
Throughput,2.777191481798287,catapult,FF,681,FF,681,catapult_fpga_latency
Throughput,2.777191481798287,catapult,DSP,17,FF,681,catapult_fpga_latency
Throughput,2.777191481798287,catapult,BRAM,1,FF,681,catapult_fpga_latency
Throughput,2.6379864776813156,catapult,CLB,350,FF,485,catapult_fpga_latency
Throughput,2.6379864776813156,catapult,LUT,2054,FF,485,catapult_fpga_latency
Throughput,2.6379864776813156,catapult,FF,485,FF,485,catapult_fpga_latency
Throughput,2.6379864776813156,catapult,DSP,9,FF,485,catapult_fpga_latency
Throughput,2.6379864776813156,catapult,BRAM,1,FF,485,catapult_fpga_latency
Throughput,2.735184871145441,catapult,CLB,390,FF,498,catapult_fpga_latency
Throughput,2.735184871145441,catapult,LUT,2320,FF,498,catapult_fpga_latency
Throughput,2.735184871145441,catapult,FF,498,FF,498,catapult_fpga_latency
Throughput,2.735184871145441,catapult,DSP,9,FF,498,catapult_fpga_latency
Throughput,2.735184871145441,catapult,BRAM,1,FF,498,catapult_fpga_latency
Throughput,2.7242314942954593,catapult,CLB,507,FF,545,catapult_fpga_latency
Throughput,2.7242314942954593,catapult,LUT,2876,FF,545,catapult_fpga_latency
Throughput,2.7242314942954593,catapult,FF,545,FF,545,catapult_fpga_latency
Throughput,2.7242314942954593,catapult,DSP,9,FF,545,catapult_fpga_latency
Throughput,2.7242314942954593,catapult,BRAM,1,FF,545,catapult_fpga_latency
Throughput,2.8497985192446893,catapult,CLB,703,FF,629,catapult_fpga_latency
Throughput,2.8497985192446893,catapult,LUT,3957,FF,629,catapult_fpga_latency
Throughput,2.8497985192446893,catapult,FF,629,FF,629,catapult_fpga_latency
Throughput,2.8497985192446893,catapult,DSP,9,FF,629,catapult_fpga_latency
Throughput,2.8497985192446893,catapult,BRAM,1,FF,629,catapult_fpga_latency
Throughput,2.670890234424036,catapult,CLB,482,FF,594,catapult_fpga_latency
Throughput,2.670890234424036,catapult,LUT,2660,FF,594,catapult_fpga_latency
Throughput,2.670890234424036,catapult,FF,594,FF,594,catapult_fpga_latency
Throughput,2.670890234424036,catapult,DSP,9,FF,594,catapult_fpga_latency
Throughput,2.670890234424036,catapult,BRAM,1,FF,594,catapult_fpga_latency
Throughput,2.8685350391555033,catapult,CLB,505,FF,604,catapult_fpga_latency
Throughput,2.8685350391555033,catapult,LUT,2896,FF,604,catapult_fpga_latency
Throughput,2.8685350391555033,catapult,FF,604,FF,604,catapult_fpga_latency
Throughput,2.8685350391555033,catapult,DSP,9,FF,604,catapult_fpga_latency
Throughput,2.8685350391555033,catapult,BRAM,1,FF,604,catapult_fpga_latency
Throughput,2.8038378933083603,catapult,CLB,622,FF,645,catapult_fpga_latency
Throughput,2.8038378933083603,catapult,LUT,3673,FF,645,catapult_fpga_latency
Throughput,2.8038378933083603,catapult,FF,645,FF,645,catapult_fpga_latency
Throughput,2.8038378933083603,catapult,DSP,9,FF,645,catapult_fpga_latency
Throughput,2.8038378933083603,catapult,BRAM,1,FF,645,catapult_fpga_latency
Throughput,2.7609894281714795,catapult,CLB,867,FF,711,catapult_fpga_latency
Throughput,2.7609894281714795,catapult,LUT,4997,FF,711,catapult_fpga_latency
Throughput,2.7609894281714795,catapult,FF,711,FF,711,catapult_fpga_latency
Throughput,2.7609894281714795,catapult,DSP,9,FF,711,catapult_fpga_latency
Throughput,2.7609894281714795,catapult,BRAM,1,FF,711,catapult_fpga_latency
Throughput,2.72294819046478,catapult,CLB,429,FF,691,catapult_fpga_latency
Throughput,2.72294819046478,catapult,LUT,2459,FF,691,catapult_fpga_latency
Throughput,2.72294819046478,catapult,FF,691,FF,691,catapult_fpga_latency
Throughput,2.72294819046478,catapult,DSP,11,FF,691,catapult_fpga_latency
Throughput,2.72294819046478,catapult,BRAM,1,FF,691,catapult_fpga_latency
Throughput,2.816306414137858,catapult,CLB,479,FF,670,catapult_fpga_latency
Throughput,2.816306414137858,catapult,LUT,2726,FF,670,catapult_fpga_latency
Throughput,2.816306414137858,catapult,FF,670,FF,670,catapult_fpga_latency
Throughput,2.816306414137858,catapult,DSP,10,FF,670,catapult_fpga_latency
Throughput,2.816306414137858,catapult,BRAM,1,FF,670,catapult_fpga_latency
Throughput,2.8690699909624295,catapult,CLB,588,FF,722,catapult_fpga_latency
Throughput,2.8690699909624295,catapult,LUT,3297,FF,722,catapult_fpga_latency
Throughput,2.8690699909624295,catapult,FF,722,FF,722,catapult_fpga_latency
Throughput,2.8690699909624295,catapult,DSP,10,FF,722,catapult_fpga_latency
Throughput,2.8690699909624295,catapult,BRAM,1,FF,722,catapult_fpga_latency
Throughput,2.6815762305082926,catapult,CLB,881,FF,808,catapult_fpga_latency
Throughput,2.6815762305082926,catapult,LUT,5006,FF,808,catapult_fpga_latency
Throughput,2.6815762305082926,catapult,FF,808,FF,808,catapult_fpga_latency
Throughput,2.6815762305082926,catapult,DSP,10,FF,808,catapult_fpga_latency
Throughput,2.6815762305082926,catapult,BRAM,1,FF,808,catapult_fpga_latency
Throughput,2.7091974544380717,catapult,CLB,565,FF,600,catapult_fpga_latency
Throughput,2.7091974544380717,catapult,LUT,3300,FF,600,catapult_fpga_latency
Throughput,2.7091974544380717,catapult,FF,600,FF,600,catapult_fpga_latency
Throughput,2.7091974544380717,catapult,DSP,13,FF,600,catapult_fpga_latency
Throughput,2.7091974544380717,catapult,BRAM,1,FF,600,catapult_fpga_latency
Throughput,2.639776146982736,catapult,CLB,638,FF,611,catapult_fpga_latency
Throughput,2.639776146982736,catapult,LUT,3801,FF,611,catapult_fpga_latency
Throughput,2.639776146982736,catapult,FF,611,FF,611,catapult_fpga_latency
Throughput,2.639776146982736,catapult,DSP,14,FF,611,catapult_fpga_latency
Throughput,2.639776146982736,catapult,BRAM,1,FF,611,catapult_fpga_latency
Throughput,2.8449987766505265,catapult,CLB,876,FF,646,catapult_fpga_latency
Throughput,2.8449987766505265,catapult,LUT,5029,FF,646,catapult_fpga_latency
Throughput,2.8449987766505265,catapult,FF,646,FF,646,catapult_fpga_latency
Throughput,2.8449987766505265,catapult,DSP,14,FF,646,catapult_fpga_latency
Throughput,2.8449987766505265,catapult,BRAM,1,FF,646,catapult_fpga_latency
Throughput,2.7468377030943127,catapult,CLB,1156,FF,697,catapult_fpga_latency
Throughput,2.7468377030943127,catapult,LUT,7061,FF,697,catapult_fpga_latency
Throughput,2.7468377030943127,catapult,FF,697,FF,697,catapult_fpga_latency
Throughput,2.7468377030943127,catapult,DSP,14,FF,697,catapult_fpga_latency
Throughput,2.7468377030943127,catapult,BRAM,1,FF,697,catapult_fpga_latency
Throughput,2.5561849450931473,catapult,CLB,506,FF,605,catapult_fpga_latency
Throughput,2.5561849450931473,catapult,LUT,2844,FF,605,catapult_fpga_latency
Throughput,2.5561849450931473,catapult,FF,605,FF,605,catapult_fpga_latency
Throughput,2.5561849450931473,catapult,DSP,17,FF,605,catapult_fpga_latency
Throughput,2.5561849450931473,catapult,BRAM,1,FF,605,catapult_fpga_latency
Throughput,2.416854174269687,catapult,CLB,568,FF,684,catapult_fpga_latency
Throughput,2.416854174269687,catapult,LUT,3223,FF,684,catapult_fpga_latency
Throughput,2.416854174269687,catapult,FF,684,FF,684,catapult_fpga_latency
Throughput,2.416854174269687,catapult,DSP,17,FF,684,catapult_fpga_latency
Throughput,2.416854174269687,catapult,BRAM,1,FF,684,catapult_fpga_latency
Throughput,2.7623088482277027,catapult,CLB,696,FF,669,catapult_fpga_latency
Throughput,2.7623088482277027,catapult,LUT,3915,FF,669,catapult_fpga_latency
Throughput,2.7623088482277027,catapult,FF,669,FF,669,catapult_fpga_latency
Throughput,2.7623088482277027,catapult,DSP,17,FF,669,catapult_fpga_latency
Throughput,2.7623088482277027,catapult,BRAM,1,FF,669,catapult_fpga_latency
Throughput,2.5810114984062253,catapult,CLB,1068,FF,799,catapult_fpga_latency
Throughput,2.5810114984062253,catapult,LUT,5721,FF,799,catapult_fpga_latency
Throughput,2.5810114984062253,catapult,FF,799,FF,799,catapult_fpga_latency
Throughput,2.5810114984062253,catapult,DSP,17,FF,799,catapult_fpga_latency
Throughput,2.5810114984062253,catapult,BRAM,1,FF,799,catapult_fpga_latency
Throughput,2.580665140633347,catapult,CLB,422,FF,682,catapult_fpga_latency
Throughput,2.580665140633347,catapult,LUT,2453,FF,682,catapult_fpga_latency
Throughput,2.580665140633347,catapult,FF,682,FF,682,catapult_fpga_latency
Throughput,2.580665140633347,catapult,DSP,9,FF,682,catapult_fpga_latency
Throughput,2.580665140633347,catapult,BRAM,1,FF,682,catapult_fpga_latency
Throughput,2.3807709888770376,catapult,CLB,519,FF,685,catapult_fpga_latency
Throughput,2.3807709888770376,catapult,LUT,2991,FF,685,catapult_fpga_latency
Throughput,2.3807709888770376,catapult,FF,685,FF,685,catapult_fpga_latency
Throughput,2.3807709888770376,catapult,DSP,9,FF,685,catapult_fpga_latency
Throughput,2.3807709888770376,catapult,BRAM,1,FF,685,catapult_fpga_latency
Throughput,2.6174378947423524,catapult,CLB,658,FF,795,catapult_fpga_latency
Throughput,2.6174378947423524,catapult,LUT,3835,FF,795,catapult_fpga_latency
Throughput,2.6174378947423524,catapult,FF,795,FF,795,catapult_fpga_latency
Throughput,2.6174378947423524,catapult,DSP,9,FF,795,catapult_fpga_latency
Throughput,2.6174378947423524,catapult,BRAM,1,FF,795,catapult_fpga_latency
Throughput,2.7631255370825265,catapult,CLB,1056,FF,1006,catapult_fpga_latency
Throughput,2.7631255370825265,catapult,LUT,6088,FF,1006,catapult_fpga_latency
Throughput,2.7631255370825265,catapult,FF,1006,FF,1006,catapult_fpga_latency
Throughput,2.7631255370825265,catapult,DSP,9,FF,1006,catapult_fpga_latency
Throughput,2.7631255370825265,catapult,BRAM,1,FF,1006,catapult_fpga_latency
Throughput,2.7170221437304716,catapult,CLB,552,FF,733,catapult_fpga_latency
Throughput,2.7170221437304716,catapult,LUT,3459,FF,733,catapult_fpga_latency
Throughput,2.7170221437304716,catapult,FF,733,FF,733,catapult_fpga_latency
Throughput,2.7170221437304716,catapult,DSP,9,FF,733,catapult_fpga_latency
Throughput,2.7170221437304716,catapult,BRAM,1,FF,733,catapult_fpga_latency
Throughput,2.5829848456279105,catapult,CLB,689,FF,823,catapult_fpga_latency
Throughput,2.5829848456279105,catapult,LUT,3989,FF,823,catapult_fpga_latency
Throughput,2.5829848456279105,catapult,FF,823,FF,823,catapult_fpga_latency
Throughput,2.5829848456279105,catapult,DSP,9,FF,823,catapult_fpga_latency
Throughput,2.5829848456279105,catapult,BRAM,1,FF,823,catapult_fpga_latency
Throughput,2.7307556820198853,catapult,CLB,892,FF,824,catapult_fpga_latency
Throughput,2.7307556820198853,catapult,LUT,5455,FF,824,catapult_fpga_latency
Throughput,2.7307556820198853,catapult,FF,824,FF,824,catapult_fpga_latency
Throughput,2.7307556820198853,catapult,DSP,9,FF,824,catapult_fpga_latency
Throughput,2.7307556820198853,catapult,BRAM,1,FF,824,catapult_fpga_latency
Throughput,2.7166973653468953,catapult,CLB,1415,FF,968,catapult_fpga_latency
Throughput,2.7166973653468953,catapult,LUT,8419,FF,968,catapult_fpga_latency
Throughput,2.7166973653468953,catapult,FF,968,FF,968,catapult_fpga_latency
Throughput,2.7166973653468953,catapult,DSP,9,FF,968,catapult_fpga_latency
Throughput,2.7166973653468953,catapult,BRAM,1,FF,968,catapult_fpga_latency
Throughput,2.695330609252531,catapult,CLB,562,FF,743,catapult_fpga_latency
Throughput,2.695330609252531,catapult,LUT,3235,FF,743,catapult_fpga_latency
Throughput,2.695330609252531,catapult,FF,743,FF,743,catapult_fpga_latency
Throughput,2.695330609252531,catapult,DSP,11,FF,743,catapult_fpga_latency
Throughput,2.695330609252531,catapult,BRAM,1,FF,743,catapult_fpga_latency
Throughput,2.7744715325348404,catapult,CLB,654,FF,749,catapult_fpga_latency
Throughput,2.7744715325348404,catapult,LUT,3694,FF,749,catapult_fpga_latency
Throughput,2.7744715325348404,catapult,FF,749,FF,749,catapult_fpga_latency
Throughput,2.7744715325348404,catapult,DSP,10,FF,749,catapult_fpga_latency
Throughput,2.7744715325348404,catapult,BRAM,1,FF,749,catapult_fpga_latency
Throughput,2.7088451922061103,catapult,CLB,926,FF,860,catapult_fpga_latency
Throughput,2.7088451922061103,catapult,LUT,5083,FF,860,catapult_fpga_latency
Throughput,2.7088451922061103,catapult,FF,860,FF,860,catapult_fpga_latency
Throughput,2.7088451922061103,catapult,DSP,10,FF,860,catapult_fpga_latency
Throughput,2.7088451922061103,catapult,BRAM,1,FF,860,catapult_fpga_latency
Throughput,2.7429875523224876,catapult,CLB,1416,FF,1072,catapult_fpga_latency
Throughput,2.7429875523224876,catapult,LUT,7903,FF,1072,catapult_fpga_latency
Throughput,2.7429875523224876,catapult,FF,1072,FF,1072,catapult_fpga_latency
Throughput,2.7429875523224876,catapult,DSP,10,FF,1072,catapult_fpga_latency
Throughput,2.7429875523224876,catapult,BRAM,1,FF,1072,catapult_fpga_latency
Throughput,2.4908027109896707,catapult,CLB,758,FF,851,catapult_fpga_latency
Throughput,2.4908027109896707,catapult,LUT,4815,FF,851,catapult_fpga_latency
Throughput,2.4908027109896707,catapult,FF,851,FF,851,catapult_fpga_latency
Throughput,2.4908027109896707,catapult,DSP,13,FF,851,catapult_fpga_latency
Throughput,2.4908027109896707,catapult,BRAM,1,FF,851,catapult_fpga_latency
Throughput,2.5368927630060147,catapult,CLB,886,FF,933,catapult_fpga_latency
Throughput,2.5368927630060147,catapult,LUT,5612,FF,933,catapult_fpga_latency
Throughput,2.5368927630060147,catapult,FF,933,FF,933,catapult_fpga_latency
Throughput,2.5368927630060147,catapult,DSP,14,FF,933,catapult_fpga_latency
Throughput,2.5368927630060147,catapult,BRAM,1,FF,933,catapult_fpga_latency
Throughput,2.5892380907994013,catapult,CLB,1189,FF,945,catapult_fpga_latency
Throughput,2.5892380907994013,catapult,LUT,7591,FF,945,catapult_fpga_latency
Throughput,2.5892380907994013,catapult,FF,945,FF,945,catapult_fpga_latency
Throughput,2.5892380907994013,catapult,DSP,14,FF,945,catapult_fpga_latency
Throughput,2.5892380907994013,catapult,BRAM,1,FF,945,catapult_fpga_latency
Throughput,2.737378631474927,catapult,CLB,2027,FF,1068,catapult_fpga_latency
Throughput,2.737378631474927,catapult,LUT,12667,FF,1068,catapult_fpga_latency
Throughput,2.737378631474927,catapult,FF,1068,FF,1068,catapult_fpga_latency
Throughput,2.737378631474927,catapult,DSP,14,FF,1068,catapult_fpga_latency
Throughput,2.737378631474927,catapult,BRAM,1,FF,1068,catapult_fpga_latency
Throughput,2.609705494734919,catapult,CLB,596,FF,967,catapult_fpga_latency
Throughput,2.609705494734919,catapult,LUT,3627,FF,967,catapult_fpga_latency
Throughput,2.609705494734919,catapult,FF,967,FF,967,catapult_fpga_latency
Throughput,2.609705494734919,catapult,DSP,17,FF,967,catapult_fpga_latency
Throughput,2.609705494734919,catapult,BRAM,1,FF,967,catapult_fpga_latency
Throughput,2.616992656718605,catapult,CLB,733,FF,796,catapult_fpga_latency
Throughput,2.616992656718605,catapult,LUT,4276,FF,796,catapult_fpga_latency
Throughput,2.616992656718605,catapult,FF,796,FF,796,catapult_fpga_latency
Throughput,2.616992656718605,catapult,DSP,17,FF,796,catapult_fpga_latency
Throughput,2.616992656718605,catapult,BRAM,1,FF,796,catapult_fpga_latency
Throughput,2.5289309703002347,catapult,CLB,982,FF,956,catapult_fpga_latency
Throughput,2.5289309703002347,catapult,LUT,5769,FF,956,catapult_fpga_latency
Throughput,2.5289309703002347,catapult,FF,956,FF,956,catapult_fpga_latency
Throughput,2.5289309703002347,catapult,DSP,17,FF,956,catapult_fpga_latency
Throughput,2.5289309703002347,catapult,BRAM,1,FF,956,catapult_fpga_latency
Throughput,2.742656537121856,catapult,CLB,1370,FF,1154,catapult_fpga_latency
Throughput,2.742656537121856,catapult,LUT,8391,FF,1154,catapult_fpga_latency
Throughput,2.742656537121856,catapult,FF,1154,FF,1154,catapult_fpga_latency
Throughput,2.742656537121856,catapult,DSP,17,FF,1154,catapult_fpga_latency
Throughput,2.742656537121856,catapult,BRAM,1,FF,1154,catapult_fpga_latency
Throughput,2.8955209186908775,catapult,CLB,385,FF,518,catapult_fpga_latency
Throughput,2.8955209186908775,catapult,LUT,2203,FF,518,catapult_fpga_latency
Throughput,2.8955209186908775,catapult,FF,518,FF,518,catapult_fpga_latency
Throughput,2.8955209186908775,catapult,DSP,9,FF,518,catapult_fpga_latency
Throughput,2.8955209186908775,catapult,BRAM,1,FF,518,catapult_fpga_latency
Throughput,2.550929303545282,catapult,CLB,432,FF,525,catapult_fpga_latency
Throughput,2.550929303545282,catapult,LUT,2583,FF,525,catapult_fpga_latency
Throughput,2.550929303545282,catapult,FF,525,FF,525,catapult_fpga_latency
Throughput,2.550929303545282,catapult,DSP,9,FF,525,catapult_fpga_latency
Throughput,2.550929303545282,catapult,BRAM,1,FF,525,catapult_fpga_latency
Throughput,2.860141920242082,catapult,CLB,579,FF,575,catapult_fpga_latency
Throughput,2.860141920242082,catapult,LUT,3264,FF,575,catapult_fpga_latency
Throughput,2.860141920242082,catapult,FF,575,FF,575,catapult_fpga_latency
Throughput,2.860141920242082,catapult,DSP,9,FF,575,catapult_fpga_latency
Throughput,2.860141920242082,catapult,BRAM,1,FF,575,catapult_fpga_latency
Throughput,2.8004693586645124,catapult,CLB,820,FF,664,catapult_fpga_latency
Throughput,2.8004693586645124,catapult,LUT,4665,FF,664,catapult_fpga_latency
Throughput,2.8004693586645124,catapult,FF,664,FF,664,catapult_fpga_latency
Throughput,2.8004693586645124,catapult,DSP,9,FF,664,catapult_fpga_latency
Throughput,2.8004693586645124,catapult,BRAM,1,FF,664,catapult_fpga_latency
Throughput,2.8587355812524122,catapult,CLB,495,FF,676,catapult_fpga_latency
Throughput,2.8587355812524122,catapult,LUT,2911,FF,676,catapult_fpga_latency
Throughput,2.8587355812524122,catapult,FF,676,FF,676,catapult_fpga_latency
Throughput,2.8587355812524122,catapult,DSP,9,FF,676,catapult_fpga_latency
Throughput,2.8587355812524122,catapult,BRAM,1,FF,676,catapult_fpga_latency
Throughput,2.7278133302781824,catapult,CLB,568,FF,664,catapult_fpga_latency
Throughput,2.7278133302781824,catapult,LUT,3403,FF,664,catapult_fpga_latency
Throughput,2.7278133302781824,catapult,FF,664,FF,664,catapult_fpga_latency
Throughput,2.7278133302781824,catapult,DSP,9,FF,664,catapult_fpga_latency
Throughput,2.7278133302781824,catapult,BRAM,1,FF,664,catapult_fpga_latency
Throughput,2.7984474213706236,catapult,CLB,784,FF,714,catapult_fpga_latency
Throughput,2.7984474213706236,catapult,LUT,4572,FF,714,catapult_fpga_latency
Throughput,2.7984474213706236,catapult,FF,714,FF,714,catapult_fpga_latency
Throughput,2.7984474213706236,catapult,DSP,9,FF,714,catapult_fpga_latency
Throughput,2.7984474213706236,catapult,BRAM,1,FF,714,catapult_fpga_latency
Throughput,2.79140136722839,catapult,CLB,1105,FF,777,catapult_fpga_latency
Throughput,2.79140136722839,catapult,LUT,6554,FF,777,catapult_fpga_latency
Throughput,2.79140136722839,catapult,FF,777,FF,777,catapult_fpga_latency
Throughput,2.79140136722839,catapult,DSP,9,FF,777,catapult_fpga_latency
Throughput,2.79140136722839,catapult,BRAM,1,FF,777,catapult_fpga_latency
Throughput,2.8400861114108977,catapult,CLB,495,FF,591,catapult_fpga_latency
Throughput,2.8400861114108977,catapult,LUT,2767,FF,591,catapult_fpga_latency
Throughput,2.8400861114108977,catapult,FF,591,FF,591,catapult_fpga_latency
Throughput,2.8400861114108977,catapult,DSP,11,FF,591,catapult_fpga_latency
Throughput,2.8400861114108977,catapult,BRAM,1,FF,591,catapult_fpga_latency
Throughput,2.7934131318351327,catapult,CLB,556,FF,599,catapult_fpga_latency
Throughput,2.7934131318351327,catapult,LUT,3285,FF,599,catapult_fpga_latency
Throughput,2.7934131318351327,catapult,FF,599,FF,599,catapult_fpga_latency
Throughput,2.7934131318351327,catapult,DSP,10,FF,599,catapult_fpga_latency
Throughput,2.7934131318351327,catapult,BRAM,1,FF,599,catapult_fpga_latency
Throughput,2.8578614051532956,catapult,CLB,742,FF,650,catapult_fpga_latency
Throughput,2.8578614051532956,catapult,LUT,4157,FF,650,catapult_fpga_latency
Throughput,2.8578614051532956,catapult,FF,650,FF,650,catapult_fpga_latency
Throughput,2.8578614051532956,catapult,DSP,10,FF,650,catapult_fpga_latency
Throughput,2.8578614051532956,catapult,BRAM,1,FF,650,catapult_fpga_latency
Throughput,2.693892944694378,catapult,CLB,1019,FF,734,catapult_fpga_latency
Throughput,2.693892944694378,catapult,LUT,6258,FF,734,catapult_fpga_latency
Throughput,2.693892944694378,catapult,FF,734,FF,734,catapult_fpga_latency
Throughput,2.693892944694378,catapult,DSP,10,FF,734,catapult_fpga_latency
Throughput,2.693892944694378,catapult,BRAM,1,FF,734,catapult_fpga_latency
Throughput,2.612009497266532,catapult,CLB,652,FF,716,catapult_fpga_latency
Throughput,2.612009497266532,catapult,LUT,3916,FF,716,catapult_fpga_latency
Throughput,2.612009497266532,catapult,FF,716,FF,716,catapult_fpga_latency
Throughput,2.612009497266532,catapult,DSP,13,FF,716,catapult_fpga_latency
Throughput,2.612009497266532,catapult,BRAM,1,FF,716,catapult_fpga_latency
Throughput,2.7225256325788307,catapult,CLB,755,FF,668,catapult_fpga_latency
Throughput,2.7225256325788307,catapult,LUT,4616,FF,668,catapult_fpga_latency
Throughput,2.7225256325788307,catapult,FF,668,FF,668,catapult_fpga_latency
Throughput,2.7225256325788307,catapult,DSP,14,FF,668,catapult_fpga_latency
Throughput,2.7225256325788307,catapult,BRAM,1,FF,668,catapult_fpga_latency
Throughput,2.707964937269992,catapult,CLB,1046,FF,797,catapult_fpga_latency
Throughput,2.707964937269992,catapult,LUT,6515,FF,797,catapult_fpga_latency
Throughput,2.707964937269992,catapult,FF,797,FF,797,catapult_fpga_latency
Throughput,2.707964937269992,catapult,DSP,14,FF,797,catapult_fpga_latency
Throughput,2.707964937269992,catapult,BRAM,1,FF,797,catapult_fpga_latency
Throughput,2.7060743250374113,catapult,CLB,1550,FF,758,catapult_fpga_latency
Throughput,2.7060743250374113,catapult,LUT,9367,FF,758,catapult_fpga_latency
Throughput,2.7060743250374113,catapult,FF,758,FF,758,catapult_fpga_latency
Throughput,2.7060743250374113,catapult,DSP,14,FF,758,catapult_fpga_latency
Throughput,2.7060743250374113,catapult,BRAM,1,FF,758,catapult_fpga_latency
Throughput,2.6976355224645596,catapult,CLB,538,FF,698,catapult_fpga_latency
Throughput,2.6976355224645596,catapult,LUT,3238,FF,698,catapult_fpga_latency
Throughput,2.6976355224645596,catapult,FF,698,FF,698,catapult_fpga_latency
Throughput,2.6976355224645596,catapult,DSP,17,FF,698,catapult_fpga_latency
Throughput,2.6976355224645596,catapult,BRAM,1,FF,698,catapult_fpga_latency
Throughput,2.598462230052255,catapult,CLB,651,FF,717,catapult_fpga_latency
Throughput,2.598462230052255,catapult,LUT,3896,FF,717,catapult_fpga_latency
Throughput,2.598462230052255,catapult,FF,717,FF,717,catapult_fpga_latency
Throughput,2.598462230052255,catapult,DSP,17,FF,717,catapult_fpga_latency
Throughput,2.598462230052255,catapult,BRAM,1,FF,717,catapult_fpga_latency
Throughput,2.5693598696820676,catapult,CLB,869,FF,719,catapult_fpga_latency
Throughput,2.5693598696820676,catapult,LUT,5118,FF,719,catapult_fpga_latency
Throughput,2.5693598696820676,catapult,FF,719,FF,719,catapult_fpga_latency
Throughput,2.5693598696820676,catapult,DSP,17,FF,719,catapult_fpga_latency
Throughput,2.5693598696820676,catapult,BRAM,1,FF,719,catapult_fpga_latency
Throughput,2.5780371856083653,catapult,CLB,1193,FF,818,catapult_fpga_latency
Throughput,2.5780371856083653,catapult,LUT,6838,FF,818,catapult_fpga_latency
Throughput,2.5780371856083653,catapult,FF,818,FF,818,catapult_fpga_latency
Throughput,2.5780371856083653,catapult,DSP,17,FF,818,catapult_fpga_latency
Throughput,2.5780371856083653,catapult,BRAM,1,FF,818,catapult_fpga_latency
Throughput,2.5786753860277054,catapult,CLB,492,FF,827,catapult_fpga_latency
Throughput,2.5786753860277054,catapult,LUT,2860,FF,827,catapult_fpga_latency
Throughput,2.5786753860277054,catapult,FF,827,FF,827,catapult_fpga_latency
Throughput,2.5786753860277054,catapult,DSP,9,FF,827,catapult_fpga_latency
Throughput,2.5786753860277054,catapult,BRAM,1,FF,827,catapult_fpga_latency
Throughput,2.369258398428708,catapult,CLB,633,FF,841,catapult_fpga_latency
Throughput,2.369258398428708,catapult,LUT,3466,FF,841,catapult_fpga_latency
Throughput,2.369258398428708,catapult,FF,841,FF,841,catapult_fpga_latency
Throughput,2.369258398428708,catapult,DSP,9,FF,841,catapult_fpga_latency
Throughput,2.369258398428708,catapult,BRAM,1,FF,841,catapult_fpga_latency
Throughput,2.699747573601868,catapult,CLB,763,FF,980,catapult_fpga_latency
Throughput,2.699747573601868,catapult,LUT,4582,FF,980,catapult_fpga_latency
Throughput,2.699747573601868,catapult,FF,980,FF,980,catapult_fpga_latency
Throughput,2.699747573601868,catapult,DSP,9,FF,980,catapult_fpga_latency
Throughput,2.699747573601868,catapult,BRAM,1,FF,980,catapult_fpga_latency
Throughput,2.640034003637967,catapult,CLB,1198,FF,1261,catapult_fpga_latency
Throughput,2.640034003637967,catapult,LUT,7319,FF,1261,catapult_fpga_latency
Throughput,2.640034003637967,catapult,FF,1261,FF,1261,catapult_fpga_latency
Throughput,2.640034003637967,catapult,DSP,9,FF,1261,catapult_fpga_latency
Throughput,2.640034003637967,catapult,BRAM,1,FF,1261,catapult_fpga_latency
Throughput,2.6195634235598297,catapult,CLB,715,FF,894,catapult_fpga_latency
Throughput,2.6195634235598297,catapult,LUT,4311,FF,894,catapult_fpga_latency
Throughput,2.6195634235598297,catapult,FF,894,FF,894,catapult_fpga_latency
Throughput,2.6195634235598297,catapult,DSP,9,FF,894,catapult_fpga_latency
Throughput,2.6195634235598297,catapult,BRAM,1,FF,894,catapult_fpga_latency
Throughput,2.656649327602055,catapult,CLB,857,FF,908,catapult_fpga_latency
Throughput,2.656649327602055,catapult,LUT,5293,FF,908,catapult_fpga_latency
Throughput,2.656649327602055,catapult,FF,908,FF,908,catapult_fpga_latency
Throughput,2.656649327602055,catapult,DSP,9,FF,908,catapult_fpga_latency
Throughput,2.656649327602055,catapult,BRAM,1,FF,908,catapult_fpga_latency
Throughput,2.735865833139543,catapult,CLB,1198,FF,1024,catapult_fpga_latency
Throughput,2.735865833139543,catapult,LUT,7254,FF,1024,catapult_fpga_latency
Throughput,2.735865833139543,catapult,FF,1024,FF,1024,catapult_fpga_latency
Throughput,2.735865833139543,catapult,DSP,9,FF,1024,catapult_fpga_latency
Throughput,2.735865833139543,catapult,BRAM,1,FF,1024,catapult_fpga_latency
Throughput,2.699426911666653,catapult,CLB,1819,FF,1268,catapult_fpga_latency
Throughput,2.699426911666653,catapult,LUT,10741,FF,1268,catapult_fpga_latency
Throughput,2.699426911666653,catapult,FF,1268,FF,1268,catapult_fpga_latency
Throughput,2.699426911666653,catapult,DSP,9,FF,1268,catapult_fpga_latency
Throughput,2.699426911666653,catapult,BRAM,1,FF,1268,catapult_fpga_latency
Throughput,2.569954152017928,catapult,CLB,667,FF,882,catapult_fpga_latency
Throughput,2.569954152017928,catapult,LUT,4090,FF,882,catapult_fpga_latency
Throughput,2.569954152017928,catapult,FF,882,FF,882,catapult_fpga_latency
Throughput,2.569954152017928,catapult,DSP,11,FF,882,catapult_fpga_latency
Throughput,2.569954152017928,catapult,BRAM,1,FF,882,catapult_fpga_latency
Throughput,2.5113576148129915,catapult,CLB,736,FF,896,catapult_fpga_latency
Throughput,2.5113576148129915,catapult,LUT,4376,FF,896,catapult_fpga_latency
Throughput,2.5113576148129915,catapult,FF,896,FF,896,catapult_fpga_latency
Throughput,2.5113576148129915,catapult,DSP,10,FF,896,catapult_fpga_latency
Throughput,2.5113576148129915,catapult,BRAM,1,FF,896,catapult_fpga_latency
Throughput,2.6572705579736717,catapult,CLB,1035,FF,1103,catapult_fpga_latency
Throughput,2.6572705579736717,catapult,LUT,6505,FF,1103,catapult_fpga_latency
Throughput,2.6572705579736717,catapult,FF,1103,FF,1103,catapult_fpga_latency
Throughput,2.6572705579736717,catapult,DSP,10,FF,1103,catapult_fpga_latency
Throughput,2.6572705579736717,catapult,BRAM,1,FF,1103,catapult_fpga_latency
Throughput,2.7497229654112347,catapult,CLB,1864,FF,1324,catapult_fpga_latency
Throughput,2.7497229654112347,catapult,LUT,11978,FF,1324,catapult_fpga_latency
Throughput,2.7497229654112347,catapult,FF,1324,FF,1324,catapult_fpga_latency
Throughput,2.7497229654112347,catapult,DSP,9,FF,1324,catapult_fpga_latency
Throughput,2.7497229654112347,catapult,BRAM,1,FF,1324,catapult_fpga_latency
Throughput,2.558120497707924,catapult,CLB,975,FF,981,catapult_fpga_latency
Throughput,2.558120497707924,catapult,LUT,6150,FF,981,catapult_fpga_latency
Throughput,2.558120497707924,catapult,FF,981,FF,981,catapult_fpga_latency
Throughput,2.558120497707924,catapult,DSP,13,FF,981,catapult_fpga_latency
Throughput,2.558120497707924,catapult,BRAM,1,FF,981,catapult_fpga_latency
Throughput,2.6734250852822603,catapult,CLB,1117,FF,994,catapult_fpga_latency
Throughput,2.6734250852822603,catapult,LUT,7049,FF,994,catapult_fpga_latency
Throughput,2.6734250852822603,catapult,FF,994,FF,994,catapult_fpga_latency
Throughput,2.6734250852822603,catapult,DSP,13,FF,994,catapult_fpga_latency
Throughput,2.6734250852822603,catapult,BRAM,1,FF,994,catapult_fpga_latency
Throughput,2.5335377053749006,catapult,CLB,1432,FF,1112,catapult_fpga_latency
Throughput,2.5335377053749006,catapult,LUT,9469,FF,1112,catapult_fpga_latency
Throughput,2.5335377053749006,catapult,FF,1112,FF,1112,catapult_fpga_latency
Throughput,2.5335377053749006,catapult,DSP,13,FF,1112,catapult_fpga_latency
Throughput,2.5335377053749006,catapult,BRAM,1,FF,1112,catapult_fpga_latency
Throughput,2.8287982981949438,catapult,CLB,2518,FF,1449,catapult_fpga_latency
Throughput,2.8287982981949438,catapult,LUT,15578,FF,1449,catapult_fpga_latency
Throughput,2.8287982981949438,catapult,FF,1449,FF,1449,catapult_fpga_latency
Throughput,2.8287982981949438,catapult,DSP,13,FF,1449,catapult_fpga_latency
Throughput,2.8287982981949438,catapult,BRAM,1,FF,1449,catapult_fpga_latency
Throughput,2.492006887907038,catapult,CLB,780,FF,934,catapult_fpga_latency
Throughput,2.492006887907038,catapult,LUT,4660,FF,934,catapult_fpga_latency
Throughput,2.492006887907038,catapult,FF,934,FF,934,catapult_fpga_latency
Throughput,2.492006887907038,catapult,DSP,17,FF,934,catapult_fpga_latency
Throughput,2.492006887907038,catapult,BRAM,1,FF,934,catapult_fpga_latency
Throughput,2.624086489890707,catapult,CLB,1223,FF,1184,catapult_fpga_latency
Throughput,2.624086489890707,catapult,LUT,7242,FF,1184,catapult_fpga_latency
Throughput,2.624086489890707,catapult,FF,1184,FF,1184,catapult_fpga_latency
Throughput,2.624086489890707,catapult,DSP,17,FF,1184,catapult_fpga_latency
Throughput,2.624086489890707,catapult,BRAM,1,FF,1184,catapult_fpga_latency
Throughput,2.8315136139174557,catapult,CLB,2146,FF,1374,catapult_fpga_latency
Throughput,2.8315136139174557,catapult,LUT,13019,FF,1374,catapult_fpga_latency
Throughput,2.8315136139174557,catapult,FF,1374,FF,1374,catapult_fpga_latency
Throughput,2.8315136139174557,catapult,DSP,17,FF,1374,catapult_fpga_latency
Throughput,2.8315136139174557,catapult,BRAM,1,FF,1374,catapult_fpga_latency
Throughput,3.0341002527405507,catapult,CLB,316,FF,605,catapult_fpga_latency
Throughput,3.0341002527405507,catapult,LUT,1779,FF,605,catapult_fpga_latency
Throughput,3.0341002527405507,catapult,FF,605,FF,605,catapult_fpga_latency
Throughput,3.0341002527405507,catapult,DSP,10,FF,605,catapult_fpga_latency
Throughput,3.0341002527405507,catapult,BRAM,1,FF,605,catapult_fpga_latency
Throughput,2.947739525944529,catapult,CLB,353,FF,608,catapult_fpga_latency
Throughput,2.947739525944529,catapult,LUT,2027,FF,608,catapult_fpga_latency
Throughput,2.947739525944529,catapult,FF,608,FF,608,catapult_fpga_latency
Throughput,2.947739525944529,catapult,DSP,10,FF,608,catapult_fpga_latency
Throughput,2.947739525944529,catapult,BRAM,1,FF,608,catapult_fpga_latency
Throughput,3.056486935046596,catapult,CLB,397,FF,649,catapult_fpga_latency
Throughput,3.056486935046596,catapult,LUT,2395,FF,649,catapult_fpga_latency
Throughput,3.056486935046596,catapult,FF,649,FF,649,catapult_fpga_latency
Throughput,3.056486935046596,catapult,DSP,10,FF,649,catapult_fpga_latency
Throughput,3.056486935046596,catapult,BRAM,1,FF,649,catapult_fpga_latency
Throughput,3.2034956544581443,catapult,CLB,544,FF,734,catapult_fpga_latency
Throughput,3.2034956544581443,catapult,LUT,3043,FF,734,catapult_fpga_latency
Throughput,3.2034956544581443,catapult,FF,734,FF,734,catapult_fpga_latency
Throughput,3.2034956544581443,catapult,DSP,10,FF,734,catapult_fpga_latency
Throughput,3.2034956544581443,catapult,BRAM,1,FF,734,catapult_fpga_latency
Throughput,3.115924868819563,catapult,CLB,423,FF,713,catapult_fpga_latency
Throughput,3.115924868819563,catapult,LUT,2350,FF,713,catapult_fpga_latency
Throughput,3.115924868819563,catapult,FF,713,FF,713,catapult_fpga_latency
Throughput,3.115924868819563,catapult,DSP,14,FF,713,catapult_fpga_latency
Throughput,3.115924868819563,catapult,BRAM,1,FF,713,catapult_fpga_latency
Throughput,2.9336525147269357,catapult,CLB,493,FF,751,catapult_fpga_latency
Throughput,2.9336525147269357,catapult,LUT,2582,FF,751,catapult_fpga_latency
Throughput,2.9336525147269357,catapult,FF,751,FF,751,catapult_fpga_latency
Throughput,2.9336525147269357,catapult,DSP,14,FF,751,catapult_fpga_latency
Throughput,2.9336525147269357,catapult,BRAM,1,FF,751,catapult_fpga_latency
Throughput,2.941955223441499,catapult,CLB,616,FF,752,catapult_fpga_latency
Throughput,2.941955223441499,catapult,LUT,3130,FF,752,catapult_fpga_latency
Throughput,2.941955223441499,catapult,FF,752,FF,752,catapult_fpga_latency
Throughput,2.941955223441499,catapult,DSP,14,FF,752,catapult_fpga_latency
Throughput,2.941955223441499,catapult,BRAM,1,FF,752,catapult_fpga_latency
Throughput,3.0458924617207463,catapult,CLB,703,FF,815,catapult_fpga_latency
Throughput,3.0458924617207463,catapult,LUT,4032,FF,815,catapult_fpga_latency
Throughput,3.0458924617207463,catapult,FF,815,FF,815,catapult_fpga_latency
Throughput,3.0458924617207463,catapult,DSP,14,FF,815,catapult_fpga_latency
Throughput,3.0458924617207463,catapult,BRAM,1,FF,815,catapult_fpga_latency
Throughput,2.70185563444974,catapult,CLB,430,FF,700,catapult_fpga_latency
Throughput,2.70185563444974,catapult,LUT,2514,FF,700,catapult_fpga_latency
Throughput,2.70185563444974,catapult,FF,700,FF,700,catapult_fpga_latency
Throughput,2.70185563444974,catapult,DSP,18,FF,700,catapult_fpga_latency
Throughput,2.70185563444974,catapult,BRAM,1,FF,700,catapult_fpga_latency
Throughput,2.895806004164169,catapult,CLB,490,FF,704,catapult_fpga_latency
Throughput,2.895806004164169,catapult,LUT,2652,FF,704,catapult_fpga_latency
Throughput,2.895806004164169,catapult,FF,704,FF,704,catapult_fpga_latency
Throughput,2.895806004164169,catapult,DSP,18,FF,704,catapult_fpga_latency
Throughput,2.895806004164169,catapult,BRAM,1,FF,704,catapult_fpga_latency
Throughput,2.792945020877264,catapult,CLB,583,FF,748,catapult_fpga_latency
Throughput,2.792945020877264,catapult,LUT,3040,FF,748,catapult_fpga_latency
Throughput,2.792945020877264,catapult,FF,748,FF,748,catapult_fpga_latency
Throughput,2.792945020877264,catapult,DSP,18,FF,748,catapult_fpga_latency
Throughput,2.792945020877264,catapult,BRAM,1,FF,748,catapult_fpga_latency
Throughput,2.6024926674769095,catapult,CLB,704,FF,833,catapult_fpga_latency
Throughput,2.6024926674769095,catapult,LUT,3988,FF,833,catapult_fpga_latency
Throughput,2.6024926674769095,catapult,FF,833,FF,833,catapult_fpga_latency
Throughput,2.6024926674769095,catapult,DSP,18,FF,833,catapult_fpga_latency
Throughput,2.6024926674769095,catapult,BRAM,1,FF,833,catapult_fpga_latency
Throughput,2.9864742580851322,catapult,CLB,655,FF,887,catapult_fpga_latency
Throughput,2.9864742580851322,catapult,LUT,3324,FF,887,catapult_fpga_latency
Throughput,2.9864742580851322,catapult,FF,887,FF,887,catapult_fpga_latency
Throughput,2.9864742580851322,catapult,DSP,29,FF,887,catapult_fpga_latency
Throughput,2.9864742580851322,catapult,BRAM,1,FF,887,catapult_fpga_latency
Throughput,3.158210557897895,catapult,CLB,666,FF,789,catapult_fpga_latency
Throughput,3.158210557897895,catapult,LUT,3686,FF,789,catapult_fpga_latency
Throughput,3.158210557897895,catapult,FF,789,FF,789,catapult_fpga_latency
Throughput,3.158210557897895,catapult,DSP,29,FF,789,catapult_fpga_latency
Throughput,3.158210557897895,catapult,BRAM,1,FF,789,catapult_fpga_latency
Throughput,3.0868675394270157,catapult,CLB,791,FF,852,catapult_fpga_latency
Throughput,3.0868675394270157,catapult,LUT,4299,FF,852,catapult_fpga_latency
Throughput,3.0868675394270157,catapult,FF,852,FF,852,catapult_fpga_latency
Throughput,3.0868675394270157,catapult,DSP,29,FF,852,catapult_fpga_latency
Throughput,3.0868675394270157,catapult,BRAM,1,FF,852,catapult_fpga_latency
Throughput,3.0519254597725705,catapult,CLB,1028,FF,936,catapult_fpga_latency
Throughput,3.0519254597725705,catapult,LUT,5784,FF,936,catapult_fpga_latency
Throughput,3.0519254597725705,catapult,FF,936,FF,936,catapult_fpga_latency
Throughput,3.0519254597725705,catapult,DSP,29,FF,936,catapult_fpga_latency
Throughput,3.0519254597725705,catapult,BRAM,1,FF,936,catapult_fpga_latency
Throughput,2.8284462496216953,catapult,CLB,642,FF,956,catapult_fpga_latency
Throughput,2.8284462496216953,catapult,LUT,3118,FF,956,catapult_fpga_latency
Throughput,2.8284462496216953,catapult,FF,956,FF,956,catapult_fpga_latency
Throughput,2.8284462496216953,catapult,DSP,35,FF,956,catapult_fpga_latency
Throughput,2.8284462496216953,catapult,BRAM,1,FF,956,catapult_fpga_latency
Throughput,2.824994420636019,catapult,CLB,671,FF,923,catapult_fpga_latency
Throughput,2.824994420636019,catapult,LUT,3359,FF,923,catapult_fpga_latency
Throughput,2.824994420636019,catapult,FF,923,FF,923,catapult_fpga_latency
Throughput,2.824994420636019,catapult,DSP,35,FF,923,catapult_fpga_latency
Throughput,2.824994420636019,catapult,BRAM,1,FF,923,catapult_fpga_latency
Throughput,2.895806004164169,catapult,CLB,728,FF,906,catapult_fpga_latency
Throughput,2.895806004164169,catapult,LUT,3760,FF,906,catapult_fpga_latency
Throughput,2.895806004164169,catapult,FF,906,FF,906,catapult_fpga_latency
Throughput,2.895806004164169,catapult,DSP,35,FF,906,catapult_fpga_latency
Throughput,2.895806004164169,catapult,BRAM,1,FF,906,catapult_fpga_latency
Throughput,2.9758007879920485,catapult,CLB,911,FF,1076,catapult_fpga_latency
Throughput,2.9758007879920485,catapult,LUT,4662,FF,1076,catapult_fpga_latency
Throughput,2.9758007879920485,catapult,FF,1076,FF,1076,catapult_fpga_latency
Throughput,2.9758007879920485,catapult,DSP,35,FF,1076,catapult_fpga_latency
Throughput,2.9758007879920485,catapult,BRAM,1,FF,1076,catapult_fpga_latency
Throughput,2.9040558043363363,catapult,CLB,342,FF,655,catapult_fpga_latency
Throughput,2.9040558043363363,catapult,LUT,2102,FF,655,catapult_fpga_latency
Throughput,2.9040558043363363,catapult,FF,655,FF,655,catapult_fpga_latency
Throughput,2.9040558043363363,catapult,DSP,10,FF,655,catapult_fpga_latency
Throughput,2.9040558043363363,catapult,BRAM,1,FF,655,catapult_fpga_latency
Throughput,3.0494777769307,catapult,CLB,385,FF,697,catapult_fpga_latency
Throughput,3.0494777769307,catapult,LUT,2368,FF,697,catapult_fpga_latency
Throughput,3.0494777769307,catapult,FF,697,FF,697,catapult_fpga_latency
Throughput,3.0494777769307,catapult,DSP,10,FF,697,catapult_fpga_latency
Throughput,3.0494777769307,catapult,BRAM,1,FF,697,catapult_fpga_latency
Throughput,3.14833704837105,catapult,CLB,541,FF,715,catapult_fpga_latency
Throughput,3.14833704837105,catapult,LUT,2827,FF,715,catapult_fpga_latency
Throughput,3.14833704837105,catapult,FF,715,FF,715,catapult_fpga_latency
Throughput,3.14833704837105,catapult,DSP,10,FF,715,catapult_fpga_latency
Throughput,3.14833704837105,catapult,BRAM,1,FF,715,catapult_fpga_latency
Throughput,3.1346095373629783,catapult,CLB,669,FF,814,catapult_fpga_latency
Throughput,3.1346095373629783,catapult,LUT,3994,FF,814,catapult_fpga_latency
Throughput,3.1346095373629783,catapult,FF,814,FF,814,catapult_fpga_latency
Throughput,3.1346095373629783,catapult,DSP,10,FF,814,catapult_fpga_latency
Throughput,3.1346095373629783,catapult,BRAM,1,FF,814,catapult_fpga_latency
Throughput,2.545202801759244,catapult,CLB,508,FF,687,catapult_fpga_latency
Throughput,2.545202801759244,catapult,LUT,2844,FF,687,catapult_fpga_latency
Throughput,2.545202801759244,catapult,FF,687,FF,687,catapult_fpga_latency
Throughput,2.545202801759244,catapult,DSP,14,FF,687,catapult_fpga_latency
Throughput,2.545202801759244,catapult,BRAM,1,FF,687,catapult_fpga_latency
Throughput,2.8711953073183896,catapult,CLB,551,FF,704,catapult_fpga_latency
Throughput,2.8711953073183896,catapult,LUT,3147,FF,704,catapult_fpga_latency
Throughput,2.8711953073183896,catapult,FF,704,FF,704,catapult_fpga_latency
Throughput,2.8711953073183896,catapult,DSP,14,FF,704,catapult_fpga_latency
Throughput,2.8711953073183896,catapult,BRAM,1,FF,704,catapult_fpga_latency
Throughput,3.070640074923618,catapult,CLB,745,FF,742,catapult_fpga_latency
Throughput,3.070640074923618,catapult,LUT,3876,FF,742,catapult_fpga_latency
Throughput,3.070640074923618,catapult,FF,742,FF,742,catapult_fpga_latency
Throughput,3.070640074923618,catapult,DSP,14,FF,742,catapult_fpga_latency
Throughput,3.070640074923618,catapult,BRAM,1,FF,742,catapult_fpga_latency
Throughput,2.952761718034878,catapult,CLB,950,FF,804,catapult_fpga_latency
Throughput,2.952761718034878,catapult,LUT,5439,FF,804,catapult_fpga_latency
Throughput,2.952761718034878,catapult,FF,804,FF,804,catapult_fpga_latency
Throughput,2.952761718034878,catapult,DSP,14,FF,804,catapult_fpga_latency
Throughput,2.952761718034878,catapult,BRAM,1,FF,804,catapult_fpga_latency
Throughput,2.9465409083007006,catapult,CLB,503,FF,749,catapult_fpga_latency
Throughput,2.9465409083007006,catapult,LUT,2879,FF,749,catapult_fpga_latency
Throughput,2.9465409083007006,catapult,FF,749,FF,749,catapult_fpga_latency
Throughput,2.9465409083007006,catapult,DSP,18,FF,749,catapult_fpga_latency
Throughput,2.9465409083007006,catapult,BRAM,1,FF,749,catapult_fpga_latency
Throughput,2.960191346768655,catapult,CLB,551,FF,755,catapult_fpga_latency
Throughput,2.960191346768655,catapult,LUT,3128,FF,755,catapult_fpga_latency
Throughput,2.960191346768655,catapult,FF,755,FF,755,catapult_fpga_latency
Throughput,2.960191346768655,catapult,DSP,18,FF,755,catapult_fpga_latency
Throughput,2.960191346768655,catapult,BRAM,1,FF,755,catapult_fpga_latency
Throughput,3.0027775692515575,catapult,CLB,691,FF,805,catapult_fpga_latency
Throughput,3.0027775692515575,catapult,LUT,4015,FF,805,catapult_fpga_latency
Throughput,3.0027775692515575,catapult,FF,805,FF,805,catapult_fpga_latency
Throughput,3.0027775692515575,catapult,DSP,18,FF,805,catapult_fpga_latency
Throughput,3.0027775692515575,catapult,BRAM,1,FF,805,catapult_fpga_latency
Throughput,2.768158427243108,catapult,CLB,1009,FF,906,catapult_fpga_latency
Throughput,2.768158427243108,catapult,LUT,5522,FF,906,catapult_fpga_latency
Throughput,2.768158427243108,catapult,FF,906,FF,906,catapult_fpga_latency
Throughput,2.768158427243108,catapult,DSP,18,FF,906,catapult_fpga_latency
Throughput,2.768158427243108,catapult,BRAM,1,FF,906,catapult_fpga_latency
Throughput,2.912293372785201,catapult,CLB,745,FF,971,catapult_fpga_latency
Throughput,2.912293372785201,catapult,LUT,4073,FF,971,catapult_fpga_latency
Throughput,2.912293372785201,catapult,FF,971,FF,971,catapult_fpga_latency
Throughput,2.912293372785201,catapult,DSP,29,FF,971,catapult_fpga_latency
Throughput,2.912293372785201,catapult,BRAM,1,FF,971,catapult_fpga_latency
Throughput,2.7619044988662385,catapult,CLB,802,FF,1042,catapult_fpga_latency
Throughput,2.7619044988662385,catapult,LUT,4398,FF,1042,catapult_fpga_latency
Throughput,2.7619044988662385,catapult,FF,1042,FF,1042,catapult_fpga_latency
Throughput,2.7619044988662385,catapult,DSP,28,FF,1042,catapult_fpga_latency
Throughput,2.7619044988662385,catapult,BRAM,1,FF,1042,catapult_fpga_latency
Throughput,2.7399812585281915,catapult,CLB,997,FF,908,catapult_fpga_latency
Throughput,2.7399812585281915,catapult,LUT,5556,FF,908,catapult_fpga_latency
Throughput,2.7399812585281915,catapult,FF,908,FF,908,catapult_fpga_latency
Throughput,2.7399812585281915,catapult,DSP,28,FF,908,catapult_fpga_latency
Throughput,2.7399812585281915,catapult,BRAM,1,FF,908,catapult_fpga_latency
Throughput,2.9699235838661875,catapult,CLB,1217,FF,1024,catapult_fpga_latency
Throughput,2.9699235838661875,catapult,LUT,7242,FF,1024,catapult_fpga_latency
Throughput,2.9699235838661875,catapult,FF,1024,FF,1024,catapult_fpga_latency
Throughput,2.9699235838661875,catapult,DSP,28,FF,1024,catapult_fpga_latency
Throughput,2.9699235838661875,catapult,BRAM,1,FF,1024,catapult_fpga_latency
Throughput,2.985288498280474,catapult,CLB,652,FF,968,catapult_fpga_latency
Throughput,2.985288498280474,catapult,LUT,3435,FF,968,catapult_fpga_latency
Throughput,2.985288498280474,catapult,FF,968,FF,968,catapult_fpga_latency
Throughput,2.985288498280474,catapult,DSP,35,FF,968,catapult_fpga_latency
Throughput,2.985288498280474,catapult,BRAM,1,FF,968,catapult_fpga_latency
Throughput,3.009410426403363,catapult,CLB,662,FF,915,catapult_fpga_latency
Throughput,3.009410426403363,catapult,LUT,3673,FF,915,catapult_fpga_latency
Throughput,3.009410426403363,catapult,FF,915,FF,915,catapult_fpga_latency
Throughput,3.009410426403363,catapult,DSP,35,FF,915,catapult_fpga_latency
Throughput,3.009410426403363,catapult,BRAM,1,FF,915,catapult_fpga_latency
Throughput,2.8337843773467277,catapult,CLB,801,FF,965,catapult_fpga_latency
Throughput,2.8337843773467277,catapult,LUT,4314,FF,965,catapult_fpga_latency
Throughput,2.8337843773467277,catapult,FF,965,FF,965,catapult_fpga_latency
Throughput,2.8337843773467277,catapult,DSP,35,FF,965,catapult_fpga_latency
Throughput,2.8337843773467277,catapult,BRAM,1,FF,965,catapult_fpga_latency
Throughput,2.681964592703447,catapult,CLB,1062,FF,1083,catapult_fpga_latency
Throughput,2.681964592703447,catapult,LUT,6051,FF,1083,catapult_fpga_latency
Throughput,2.681964592703447,catapult,FF,1083,FF,1083,catapult_fpga_latency
Throughput,2.681964592703447,catapult,DSP,35,FF,1083,catapult_fpga_latency
Throughput,2.681964592703447,catapult,BRAM,1,FF,1083,catapult_fpga_latency
Throughput,2.9003497821837314,catapult,CLB,447,FF,861,catapult_fpga_latency
Throughput,2.9003497821837314,catapult,LUT,2549,FF,861,catapult_fpga_latency
Throughput,2.9003497821837314,catapult,FF,861,FF,861,catapult_fpga_latency
Throughput,2.9003497821837314,catapult,DSP,9,FF,861,catapult_fpga_latency
Throughput,2.9003497821837314,catapult,BRAM,1,FF,861,catapult_fpga_latency
Throughput,2.9929814584798646,catapult,CLB,519,FF,860,catapult_fpga_latency
Throughput,2.9929814584798646,catapult,LUT,3053,FF,860,catapult_fpga_latency
Throughput,2.9929814584798646,catapult,FF,860,FF,860,catapult_fpga_latency
Throughput,2.9929814584798646,catapult,DSP,9,FF,860,catapult_fpga_latency
Throughput,2.9929814584798646,catapult,BRAM,1,FF,860,catapult_fpga_latency
Throughput,3.0627777556577165,catapult,CLB,737,FF,973,catapult_fpga_latency
Throughput,3.0627777556577165,catapult,LUT,3883,FF,973,catapult_fpga_latency
Throughput,3.0627777556577165,catapult,FF,973,FF,973,catapult_fpga_latency
Throughput,3.0627777556577165,catapult,DSP,9,FF,973,catapult_fpga_latency
Throughput,3.0627777556577165,catapult,BRAM,1,FF,973,catapult_fpga_latency
Throughput,2.806970268570915,catapult,CLB,1040,FF,1183,catapult_fpga_latency
Throughput,2.806970268570915,catapult,LUT,6251,FF,1183,catapult_fpga_latency
Throughput,2.806970268570915,catapult,FF,1183,FF,1183,catapult_fpga_latency
Throughput,2.806970268570915,catapult,DSP,9,FF,1183,catapult_fpga_latency
Throughput,2.806970268570915,catapult,BRAM,1,FF,1183,catapult_fpga_latency
Throughput,2.937340649269777,catapult,CLB,633,FF,965,catapult_fpga_latency
Throughput,2.937340649269777,catapult,LUT,3649,FF,965,catapult_fpga_latency
Throughput,2.937340649269777,catapult,FF,965,FF,965,catapult_fpga_latency
Throughput,2.937340649269777,catapult,DSP,13,FF,965,catapult_fpga_latency
Throughput,2.937340649269777,catapult,BRAM,1,FF,965,catapult_fpga_latency
Throughput,2.8392555471955254,catapult,CLB,736,FF,910,catapult_fpga_latency
Throughput,2.8392555471955254,catapult,LUT,4275,FF,910,catapult_fpga_latency
Throughput,2.8392555471955254,catapult,FF,910,FF,910,catapult_fpga_latency
Throughput,2.8392555471955254,catapult,DSP,13,FF,910,catapult_fpga_latency
Throughput,2.8392555471955254,catapult,BRAM,1,FF,910,catapult_fpga_latency
Throughput,2.8284622499285814,catapult,CLB,952,FF,980,catapult_fpga_latency
Throughput,2.8284622499285814,catapult,LUT,5655,FF,980,catapult_fpga_latency
Throughput,2.8284622499285814,catapult,FF,980,FF,980,catapult_fpga_latency
Throughput,2.8284622499285814,catapult,DSP,13,FF,980,catapult_fpga_latency
Throughput,2.8284622499285814,catapult,BRAM,1,FF,980,catapult_fpga_latency
Throughput,2.7615383978106522,catapult,CLB,1453,FF,1231,catapult_fpga_latency
Throughput,2.7615383978106522,catapult,LUT,8827,FF,1231,catapult_fpga_latency
Throughput,2.7615383978106522,catapult,FF,1231,FF,1231,catapult_fpga_latency
Throughput,2.7615383978106522,catapult,DSP,13,FF,1231,catapult_fpga_latency
Throughput,2.7615383978106522,catapult,BRAM,1,FF,1231,catapult_fpga_latency
Throughput,2.85218006383179,catapult,CLB,671,FF,947,catapult_fpga_latency
Throughput,2.85218006383179,catapult,LUT,3738,FF,947,catapult_fpga_latency
Throughput,2.85218006383179,catapult,FF,947,FF,947,catapult_fpga_latency
Throughput,2.85218006383179,catapult,DSP,17,FF,947,catapult_fpga_latency
Throughput,2.85218006383179,catapult,BRAM,1,FF,947,catapult_fpga_latency
Throughput,2.8724406553760597,catapult,CLB,731,FF,999,catapult_fpga_latency
Throughput,2.8724406553760597,catapult,LUT,4243,FF,999,catapult_fpga_latency
Throughput,2.8724406553760597,catapult,FF,999,FF,999,catapult_fpga_latency
Throughput,2.8724406553760597,catapult,DSP,17,FF,999,catapult_fpga_latency
Throughput,2.8724406553760597,catapult,BRAM,1,FF,999,catapult_fpga_latency
Throughput,2.833142096241837,catapult,CLB,943,FF,1116,catapult_fpga_latency
Throughput,2.833142096241837,catapult,LUT,5615,FF,1116,catapult_fpga_latency
Throughput,2.833142096241837,catapult,FF,1116,FF,1116,catapult_fpga_latency
Throughput,2.833142096241837,catapult,DSP,17,FF,1116,catapult_fpga_latency
Throughput,2.833142096241837,catapult,BRAM,1,FF,1116,catapult_fpga_latency
Throughput,2.8010027589877176,catapult,CLB,1381,FF,1295,catapult_fpga_latency
Throughput,2.8010027589877176,catapult,LUT,8494,FF,1295,catapult_fpga_latency
Throughput,2.8010027589877176,catapult,FF,1295,FF,1295,catapult_fpga_latency
Throughput,2.8010027589877176,catapult,DSP,17,FF,1295,catapult_fpga_latency
Throughput,2.8010027589877176,catapult,BRAM,1,FF,1295,catapult_fpga_latency
Throughput,2.6442015304638455,catapult,CLB,910,FF,1177,catapult_fpga_latency
Throughput,2.6442015304638455,catapult,LUT,5440,FF,1177,catapult_fpga_latency
Throughput,2.6442015304638455,catapult,FF,1177,FF,1177,catapult_fpga_latency
Throughput,2.6442015304638455,catapult,DSP,28,FF,1177,catapult_fpga_latency
Throughput,2.6442015304638455,catapult,BRAM,1,FF,1177,catapult_fpga_latency
Throughput,2.9905826552187165,catapult,CLB,1098,FF,1253,catapult_fpga_latency
Throughput,2.9905826552187165,catapult,LUT,6156,FF,1253,catapult_fpga_latency
Throughput,2.9905826552187165,catapult,FF,1253,FF,1253,catapult_fpga_latency
Throughput,2.9905826552187165,catapult,DSP,29,FF,1253,catapult_fpga_latency
Throughput,2.9905826552187165,catapult,BRAM,1,FF,1253,catapult_fpga_latency
Throughput,2.985021163800051,catapult,CLB,1419,FF,1229,catapult_fpga_latency
Throughput,2.985021163800051,catapult,LUT,8377,FF,1229,catapult_fpga_latency
Throughput,2.985021163800051,catapult,FF,1229,FF,1229,catapult_fpga_latency
Throughput,2.985021163800051,catapult,DSP,29,FF,1229,catapult_fpga_latency
Throughput,2.985021163800051,catapult,BRAM,1,FF,1229,catapult_fpga_latency
Throughput,3.034928997836096,catapult,CLB,2265,FF,1489,catapult_fpga_latency
Throughput,3.034928997836096,catapult,LUT,13329,FF,1489,catapult_fpga_latency
Throughput,3.034928997836096,catapult,FF,1489,FF,1489,catapult_fpga_latency
Throughput,3.034928997836096,catapult,DSP,29,FF,1489,catapult_fpga_latency
Throughput,3.034928997836096,catapult,BRAM,1,FF,1489,catapult_fpga_latency
Throughput,2.9047812699703712,catapult,CLB,806,FF,1196,catapult_fpga_latency
Throughput,2.9047812699703712,catapult,LUT,4549,FF,1196,catapult_fpga_latency
Throughput,2.9047812699703712,catapult,FF,1196,FF,1196,catapult_fpga_latency
Throughput,2.9047812699703712,catapult,DSP,34,FF,1196,catapult_fpga_latency
Throughput,2.9047812699703712,catapult,BRAM,1,FF,1196,catapult_fpga_latency
Throughput,2.831112797196066,catapult,CLB,953,FF,1235,catapult_fpga_latency
Throughput,2.831112797196066,catapult,LUT,5384,FF,1235,catapult_fpga_latency
Throughput,2.831112797196066,catapult,FF,1235,FF,1235,catapult_fpga_latency
Throughput,2.831112797196066,catapult,DSP,34,FF,1235,catapult_fpga_latency
Throughput,2.831112797196066,catapult,BRAM,1,FF,1235,catapult_fpga_latency
Throughput,2.910047521076019,catapult,CLB,1252,FF,1332,catapult_fpga_latency
Throughput,2.910047521076019,catapult,LUT,7092,FF,1332,catapult_fpga_latency
Throughput,2.910047521076019,catapult,FF,1332,FF,1332,catapult_fpga_latency
Throughput,2.910047521076019,catapult,DSP,34,FF,1332,catapult_fpga_latency
Throughput,2.910047521076019,catapult,BRAM,1,FF,1332,catapult_fpga_latency
Throughput,2.6375759621877113,catapult,CLB,1667,FF,1602,catapult_fpga_latency
Throughput,2.6375759621877113,catapult,LUT,9883,FF,1602,catapult_fpga_latency
Throughput,2.6375759621877113,catapult,FF,1602,FF,1602,catapult_fpga_latency
Throughput,2.6375759621877113,catapult,DSP,34,FF,1602,catapult_fpga_latency
Throughput,2.6375759621877113,catapult,BRAM,1,FF,1602,catapult_fpga_latency
Throughput,3.058777467821661,catapult,CLB,413,FF,691,catapult_fpga_latency
Throughput,3.058777467821661,catapult,LUT,2362,FF,691,catapult_fpga_latency
Throughput,3.058777467821661,catapult,FF,691,FF,691,catapult_fpga_latency
Throughput,3.058777467821661,catapult,DSP,9,FF,691,catapult_fpga_latency
Throughput,3.058777467821661,catapult,BRAM,1,FF,691,catapult_fpga_latency
Throughput,3.0571690614490983,catapult,CLB,470,FF,752,catapult_fpga_latency
Throughput,3.0571690614490983,catapult,LUT,2815,FF,752,catapult_fpga_latency
Throughput,3.0571690614490983,catapult,FF,752,FF,752,catapult_fpga_latency
Throughput,3.0571690614490983,catapult,DSP,9,FF,752,catapult_fpga_latency
Throughput,3.0571690614490983,catapult,BRAM,1,FF,752,catapult_fpga_latency
Throughput,3.124726586423688,catapult,CLB,587,FF,741,catapult_fpga_latency
Throughput,3.124726586423688,catapult,LUT,3495,FF,741,catapult_fpga_latency
Throughput,3.124726586423688,catapult,FF,741,FF,741,catapult_fpga_latency
Throughput,3.124726586423688,catapult,DSP,9,FF,741,catapult_fpga_latency
Throughput,3.124726586423688,catapult,BRAM,1,FF,741,catapult_fpga_latency
Throughput,2.7621333613229515,catapult,CLB,863,FF,840,catapult_fpga_latency
Throughput,2.7621333613229515,catapult,LUT,5182,FF,840,catapult_fpga_latency
Throughput,2.7621333613229515,catapult,FF,840,FF,840,catapult_fpga_latency
Throughput,2.7621333613229515,catapult,DSP,9,FF,840,catapult_fpga_latency
Throughput,2.7621333613229515,catapult,BRAM,1,FF,840,catapult_fpga_latency
Throughput,2.925362306121613,catapult,CLB,551,FF,854,catapult_fpga_latency
Throughput,2.925362306121613,catapult,LUT,3285,FF,854,catapult_fpga_latency
Throughput,2.925362306121613,catapult,FF,854,FF,854,catapult_fpga_latency
Throughput,2.925362306121613,catapult,DSP,14,FF,854,catapult_fpga_latency
Throughput,2.925362306121613,catapult,BRAM,1,FF,854,catapult_fpga_latency
Throughput,3.1770540448663573,catapult,CLB,642,FF,837,catapult_fpga_latency
Throughput,3.1770540448663573,catapult,LUT,3658,FF,837,catapult_fpga_latency
Throughput,3.1770540448663573,catapult,FF,837,FF,837,catapult_fpga_latency
Throughput,3.1770540448663573,catapult,DSP,14,FF,837,catapult_fpga_latency
Throughput,3.1770540448663573,catapult,BRAM,1,FF,837,catapult_fpga_latency
Throughput,3.0739153689620617,catapult,CLB,808,FF,887,catapult_fpga_latency
Throughput,3.0739153689620617,catapult,LUT,4738,FF,887,catapult_fpga_latency
Throughput,3.0739153689620617,catapult,FF,887,FF,887,catapult_fpga_latency
Throughput,3.0739153689620617,catapult,DSP,14,FF,887,catapult_fpga_latency
Throughput,3.0739153689620617,catapult,BRAM,1,FF,887,catapult_fpga_latency
Throughput,3.104462043294828,catapult,CLB,1152,FF,950,catapult_fpga_latency
Throughput,3.104462043294828,catapult,LUT,6677,FF,950,catapult_fpga_latency
Throughput,3.104462043294828,catapult,FF,950,FF,950,catapult_fpga_latency
Throughput,3.104462043294828,catapult,DSP,14,FF,950,catapult_fpga_latency
Throughput,3.104462043294828,catapult,BRAM,1,FF,950,catapult_fpga_latency
Throughput,2.9684601113172544,catapult,CLB,584,FF,822,catapult_fpga_latency
Throughput,2.9684601113172544,catapult,LUT,3306,FF,822,catapult_fpga_latency
Throughput,2.9684601113172544,catapult,FF,822,FF,822,catapult_fpga_latency
Throughput,2.9684601113172544,catapult,DSP,18,FF,822,catapult_fpga_latency
Throughput,2.9684601113172544,catapult,BRAM,1,FF,822,catapult_fpga_latency
Throughput,3.067776383643843,catapult,CLB,650,FF,769,catapult_fpga_latency
Throughput,3.067776383643843,catapult,LUT,3714,FF,769,catapult_fpga_latency
Throughput,3.067776383643843,catapult,FF,769,FF,769,catapult_fpga_latency
Throughput,3.067776383643843,catapult,DSP,18,FF,769,catapult_fpga_latency
Throughput,3.067776383643843,catapult,BRAM,1,FF,769,catapult_fpga_latency
Throughput,3.0418436005694334,catapult,CLB,933,FF,825,catapult_fpga_latency
Throughput,3.0418436005694334,catapult,LUT,5164,FF,825,catapult_fpga_latency
Throughput,3.0418436005694334,catapult,FF,825,FF,825,catapult_fpga_latency
Throughput,3.0418436005694334,catapult,DSP,18,FF,825,catapult_fpga_latency
Throughput,3.0418436005694334,catapult,BRAM,1,FF,825,catapult_fpga_latency
Throughput,2.87522390806184,catapult,CLB,1172,FF,949,catapult_fpga_latency
Throughput,2.87522390806184,catapult,LUT,6777,FF,949,catapult_fpga_latency
Throughput,2.87522390806184,catapult,FF,949,FF,949,catapult_fpga_latency
Throughput,2.87522390806184,catapult,DSP,18,FF,949,catapult_fpga_latency
Throughput,2.87522390806184,catapult,BRAM,1,FF,949,catapult_fpga_latency
Throughput,2.8048445274678424,catapult,CLB,775,FF,1037,catapult_fpga_latency
Throughput,2.8048445274678424,catapult,LUT,4479,FF,1037,catapult_fpga_latency
Throughput,2.8048445274678424,catapult,FF,1037,FF,1037,catapult_fpga_latency
Throughput,2.8048445274678424,catapult,DSP,28,FF,1037,catapult_fpga_latency
Throughput,2.8048445274678424,catapult,BRAM,1,FF,1037,catapult_fpga_latency
Throughput,2.6864532906366354,catapult,CLB,972,FF,1032,catapult_fpga_latency
Throughput,2.6864532906366354,catapult,LUT,5421,FF,1032,catapult_fpga_latency
Throughput,2.6864532906366354,catapult,FF,1032,FF,1032,catapult_fpga_latency
Throughput,2.6864532906366354,catapult,DSP,28,FF,1032,catapult_fpga_latency
Throughput,2.6864532906366354,catapult,BRAM,1,FF,1032,catapult_fpga_latency
Throughput,2.749866631468374,catapult,CLB,1175,FF,999,catapult_fpga_latency
Throughput,2.749866631468374,catapult,LUT,7037,FF,999,catapult_fpga_latency
Throughput,2.749866631468374,catapult,FF,999,FF,999,catapult_fpga_latency
Throughput,2.749866631468374,catapult,DSP,28,FF,999,catapult_fpga_latency
Throughput,2.749866631468374,catapult,BRAM,1,FF,999,catapult_fpga_latency
Throughput,2.9999310015869636,catapult,CLB,1534,FF,1176,catapult_fpga_latency
Throughput,2.9999310015869636,catapult,LUT,9524,FF,1176,catapult_fpga_latency
Throughput,2.9999310015869636,catapult,FF,1176,FF,1176,catapult_fpga_latency
Throughput,2.9999310015869636,catapult,DSP,28,FF,1176,catapult_fpga_latency
Throughput,2.9999310015869636,catapult,BRAM,1,FF,1176,catapult_fpga_latency
Throughput,2.8974169527865907,catapult,CLB,697,FF,1063,catapult_fpga_latency
Throughput,2.8974169527865907,catapult,LUT,4190,FF,1063,catapult_fpga_latency
Throughput,2.8974169527865907,catapult,FF,1063,FF,1063,catapult_fpga_latency
Throughput,2.8974169527865907,catapult,DSP,35,FF,1063,catapult_fpga_latency
Throughput,2.8974169527865907,catapult,BRAM,1,FF,1063,catapult_fpga_latency
Throughput,3.0645329345354475,catapult,CLB,930,FF,953,catapult_fpga_latency
Throughput,3.0645329345354475,catapult,LUT,5217,FF,953,catapult_fpga_latency
Throughput,3.0645329345354475,catapult,FF,953,FF,953,catapult_fpga_latency
Throughput,3.0645329345354475,catapult,DSP,35,FF,953,catapult_fpga_latency
Throughput,3.0645329345354475,catapult,BRAM,1,FF,953,catapult_fpga_latency
Throughput,2.8538324115454645,catapult,CLB,1115,FF,1031,catapult_fpga_latency
Throughput,2.8538324115454645,catapult,LUT,6304,FF,1031,catapult_fpga_latency
Throughput,2.8538324115454645,catapult,FF,1031,FF,1031,catapult_fpga_latency
Throughput,2.8538324115454645,catapult,DSP,35,FF,1031,catapult_fpga_latency
Throughput,2.8538324115454645,catapult,BRAM,1,FF,1031,catapult_fpga_latency
Throughput,3.0245563731939615,catapult,CLB,1496,FF,1108,catapult_fpga_latency
Throughput,3.0245563731939615,catapult,LUT,8829,FF,1108,catapult_fpga_latency
Throughput,3.0245563731939615,catapult,FF,1108,FF,1108,catapult_fpga_latency
Throughput,3.0245563731939615,catapult,DSP,35,FF,1108,catapult_fpga_latency
Throughput,3.0245563731939615,catapult,BRAM,1,FF,1108,catapult_fpga_latency
Throughput,2.7122174547466518,catapult,CLB,509,FF,1077,catapult_fpga_latency
Throughput,2.7122174547466518,catapult,LUT,3054,FF,1077,catapult_fpga_latency
Throughput,2.7122174547466518,catapult,FF,1077,FF,1077,catapult_fpga_latency
Throughput,2.7122174547466518,catapult,DSP,9,FF,1077,catapult_fpga_latency
Throughput,2.7122174547466518,catapult,BRAM,1,FF,1077,catapult_fpga_latency
Throughput,3.0771597815216554,catapult,CLB,618,FF,990,catapult_fpga_latency
Throughput,3.0771597815216554,catapult,LUT,3695,FF,990,catapult_fpga_latency
Throughput,3.0771597815216554,catapult,FF,990,FF,990,catapult_fpga_latency
Throughput,3.0771597815216554,catapult,DSP,9,FF,990,catapult_fpga_latency
Throughput,3.0771597815216554,catapult,BRAM,1,FF,990,catapult_fpga_latency
Throughput,3.023477301244161,catapult,CLB,829,FF,1134,catapult_fpga_latency
Throughput,3.023477301244161,catapult,LUT,4916,FF,1134,catapult_fpga_latency
Throughput,3.023477301244161,catapult,FF,1134,FF,1134,catapult_fpga_latency
Throughput,3.023477301244161,catapult,DSP,9,FF,1134,catapult_fpga_latency
Throughput,3.023477301244161,catapult,BRAM,1,FF,1134,catapult_fpga_latency
Throughput,3.039347391328134,catapult,CLB,1275,FF,1423,catapult_fpga_latency
Throughput,3.039347391328134,catapult,LUT,7762,FF,1423,catapult_fpga_latency
Throughput,3.039347391328134,catapult,FF,1423,FF,1423,catapult_fpga_latency
Throughput,3.039347391328134,catapult,DSP,9,FF,1423,catapult_fpga_latency
Throughput,3.039347391328134,catapult,BRAM,1,FF,1423,catapult_fpga_latency
Throughput,2.940424067959081,catapult,CLB,810,FF,1104,catapult_fpga_latency
Throughput,2.940424067959081,catapult,LUT,4654,FF,1104,catapult_fpga_latency
Throughput,2.940424067959081,catapult,FF,1104,FF,1104,catapult_fpga_latency
Throughput,2.940424067959081,catapult,DSP,13,FF,1104,catapult_fpga_latency
Throughput,2.940424067959081,catapult,BRAM,1,FF,1104,catapult_fpga_latency
Throughput,2.968001970753309,catapult,CLB,903,FF,1130,catapult_fpga_latency
Throughput,2.968001970753309,catapult,LUT,5240,FF,1130,catapult_fpga_latency
Throughput,2.968001970753309,catapult,FF,1130,FF,1130,catapult_fpga_latency
Throughput,2.968001970753309,catapult,DSP,13,FF,1130,catapult_fpga_latency
Throughput,2.968001970753309,catapult,BRAM,1,FF,1130,catapult_fpga_latency
Throughput,2.929939291657877,catapult,CLB,1194,FF,1238,catapult_fpga_latency
Throughput,2.929939291657877,catapult,LUT,7358,FF,1238,catapult_fpga_latency
Throughput,2.929939291657877,catapult,FF,1238,FF,1238,catapult_fpga_latency
Throughput,2.929939291657877,catapult,DSP,13,FF,1238,catapult_fpga_latency
Throughput,2.929939291657877,catapult,BRAM,1,FF,1238,catapult_fpga_latency
Throughput,2.9297676108331085,catapult,CLB,1893,FF,1475,catapult_fpga_latency
Throughput,2.9297676108331085,catapult,LUT,11499,FF,1475,catapult_fpga_latency
Throughput,2.9297676108331085,catapult,FF,1475,FF,1475,catapult_fpga_latency
Throughput,2.9297676108331085,catapult,DSP,13,FF,1475,catapult_fpga_latency
Throughput,2.9297676108331085,catapult,BRAM,1,FF,1475,catapult_fpga_latency
Throughput,3.1096557922003614,catapult,CLB,731,FF,1144,catapult_fpga_latency
Throughput,3.1096557922003614,catapult,LUT,4311,FF,1144,catapult_fpga_latency
Throughput,3.1096557922003614,catapult,FF,1144,FF,1144,catapult_fpga_latency
Throughput,3.1096557922003614,catapult,DSP,17,FF,1144,catapult_fpga_latency
Throughput,3.1096557922003614,catapult,BRAM,1,FF,1144,catapult_fpga_latency
Throughput,3.063284392259693,catapult,CLB,834,FF,1066,catapult_fpga_latency
Throughput,3.063284392259693,catapult,LUT,4933,FF,1066,catapult_fpga_latency
Throughput,3.063284392259693,catapult,FF,1066,FF,1066,catapult_fpga_latency
Throughput,3.063284392259693,catapult,DSP,17,FF,1066,catapult_fpga_latency
Throughput,3.063284392259693,catapult,BRAM,1,FF,1066,catapult_fpga_latency
Throughput,2.7489444053483463,catapult,CLB,1116,FF,1255,catapult_fpga_latency
Throughput,2.7489444053483463,catapult,LUT,6655,FF,1255,catapult_fpga_latency
Throughput,2.7489444053483463,catapult,FF,1255,FF,1255,catapult_fpga_latency
Throughput,2.7489444053483463,catapult,DSP,17,FF,1255,catapult_fpga_latency
Throughput,2.7489444053483463,catapult,BRAM,1,FF,1255,catapult_fpga_latency
Throughput,2.865354143445359,catapult,CLB,1797,FF,1500,catapult_fpga_latency
Throughput,2.865354143445359,catapult,LUT,11057,FF,1500,catapult_fpga_latency
Throughput,2.865354143445359,catapult,FF,1500,FF,1500,catapult_fpga_latency
Throughput,2.865354143445359,catapult,DSP,17,FF,1500,catapult_fpga_latency
Throughput,2.865354143445359,catapult,BRAM,1,FF,1500,catapult_fpga_latency
Throughput,2.875265243218687,catapult,CLB,1060,FF,1309,catapult_fpga_latency
Throughput,2.875265243218687,catapult,LUT,6300,FF,1309,catapult_fpga_latency
Throughput,2.875265243218687,catapult,FF,1309,FF,1309,catapult_fpga_latency
Throughput,2.875265243218687,catapult,DSP,29,FF,1309,catapult_fpga_latency
Throughput,2.875265243218687,catapult,BRAM,1,FF,1309,catapult_fpga_latency
Throughput,2.7996147730072343,catapult,CLB,1238,FF,1334,catapult_fpga_latency
Throughput,2.7996147730072343,catapult,LUT,7428,FF,1334,catapult_fpga_latency
Throughput,2.7996147730072343,catapult,FF,1334,FF,1334,catapult_fpga_latency
Throughput,2.7996147730072343,catapult,DSP,29,FF,1334,catapult_fpga_latency
Throughput,2.7996147730072343,catapult,BRAM,1,FF,1334,catapult_fpga_latency
Throughput,3.0042480066814474,catapult,CLB,1815,FF,1468,catapult_fpga_latency
Throughput,3.0042480066814474,catapult,LUT,11044,FF,1468,catapult_fpga_latency
Throughput,3.0042480066814474,catapult,FF,1468,FF,1468,catapult_fpga_latency
Throughput,3.0042480066814474,catapult,DSP,29,FF,1468,catapult_fpga_latency
Throughput,3.0042480066814474,catapult,BRAM,1,FF,1468,catapult_fpga_latency
Throughput,3.12241425069864,catapult,CLB,2425,FF,1679,catapult_fpga_latency
Throughput,3.12241425069864,catapult,LUT,14637,FF,1679,catapult_fpga_latency
Throughput,3.12241425069864,catapult,FF,1679,FF,1679,catapult_fpga_latency
Throughput,3.12241425069864,catapult,DSP,29,FF,1679,catapult_fpga_latency
Throughput,3.12241425069864,catapult,BRAM,1,FF,1679,catapult_fpga_latency
Throughput,2.821558967760867,catapult,CLB,852,FF,1407,catapult_fpga_latency
Throughput,2.821558967760867,catapult,LUT,4772,FF,1407,catapult_fpga_latency
Throughput,2.821558967760867,catapult,FF,1407,FF,1407,catapult_fpga_latency
Throughput,2.821558967760867,catapult,DSP,34,FF,1407,catapult_fpga_latency
Throughput,2.821558967760867,catapult,BRAM,1,FF,1407,catapult_fpga_latency
Throughput,2.578396134468515,catapult,CLB,1274,FF,1435,catapult_fpga_latency
Throughput,2.578396134468515,catapult,LUT,7667,FF,1435,catapult_fpga_latency
Throughput,2.578396134468515,catapult,FF,1435,FF,1435,catapult_fpga_latency
Throughput,2.578396134468515,catapult,DSP,34,FF,1435,catapult_fpga_latency
Throughput,2.578396134468515,catapult,BRAM,1,FF,1435,catapult_fpga_latency
Throughput,3.004220930407222,catapult,CLB,2287,FF,1823,catapult_fpga_latency
Throughput,3.004220930407222,catapult,LUT,13716,FF,1823,catapult_fpga_latency
Throughput,3.004220930407222,catapult,FF,1823,FF,1823,catapult_fpga_latency
Throughput,3.004220930407222,catapult,DSP,34,FF,1823,catapult_fpga_latency
Throughput,3.004220930407222,catapult,BRAM,1,FF,1823,catapult_fpga_latency
Throughput,3.143062788965335,catapult,CLB,373,FF,639,catapult_fpga_latency
Throughput,3.143062788965335,catapult,LUT,2117,FF,639,catapult_fpga_latency
Throughput,3.143062788965335,catapult,FF,639,FF,639,catapult_fpga_latency
Throughput,3.143062788965335,catapult,DSP,11,FF,639,catapult_fpga_latency
Throughput,3.143062788965335,catapult,BRAM,1,FF,639,catapult_fpga_latency
Throughput,3.0245655211628852,catapult,CLB,425,FF,642,catapult_fpga_latency
Throughput,3.0245655211628852,catapult,LUT,2324,FF,642,catapult_fpga_latency
Throughput,3.0245655211628852,catapult,FF,642,FF,642,catapult_fpga_latency
Throughput,3.0245655211628852,catapult,DSP,11,FF,642,catapult_fpga_latency
Throughput,3.0245655211628852,catapult,BRAM,1,FF,642,catapult_fpga_latency
Throughput,3.0164729588281607,catapult,CLB,492,FF,682,catapult_fpga_latency
Throughput,3.0164729588281607,catapult,LUT,2673,FF,682,catapult_fpga_latency
Throughput,3.0164729588281607,catapult,FF,682,FF,682,catapult_fpga_latency
Throughput,3.0164729588281607,catapult,DSP,11,FF,682,catapult_fpga_latency
Throughput,3.0164729588281607,catapult,BRAM,1,FF,682,catapult_fpga_latency
Throughput,2.918523577292719,catapult,CLB,576,FF,769,catapult_fpga_latency
Throughput,2.918523577292719,catapult,LUT,3350,FF,769,catapult_fpga_latency
Throughput,2.918523577292719,catapult,FF,769,FF,769,catapult_fpga_latency
Throughput,2.918523577292719,catapult,DSP,11,FF,769,catapult_fpga_latency
Throughput,2.918523577292719,catapult,BRAM,1,FF,769,catapult_fpga_latency
Throughput,3.205385046878756,catapult,CLB,509,FF,875,catapult_fpga_latency
Throughput,3.205385046878756,catapult,LUT,2855,FF,875,catapult_fpga_latency
Throughput,3.205385046878756,catapult,FF,875,FF,875,catapult_fpga_latency
Throughput,3.205385046878756,catapult,DSP,18,FF,875,catapult_fpga_latency
Throughput,3.205385046878756,catapult,BRAM,1,FF,875,catapult_fpga_latency
Throughput,3.0483808525101894,catapult,CLB,551,FF,826,catapult_fpga_latency
Throughput,3.0483808525101894,catapult,LUT,3104,FF,826,catapult_fpga_latency
Throughput,3.0483808525101894,catapult,FF,826,FF,826,catapult_fpga_latency
Throughput,3.0483808525101894,catapult,DSP,18,FF,826,catapult_fpga_latency
Throughput,3.0483808525101894,catapult,BRAM,1,FF,826,catapult_fpga_latency
Throughput,3.275670611665973,catapult,CLB,655,FF,828,catapult_fpga_latency
Throughput,3.275670611665973,catapult,LUT,3559,FF,828,catapult_fpga_latency
Throughput,3.275670611665973,catapult,FF,828,FF,828,catapult_fpga_latency
Throughput,3.275670611665973,catapult,DSP,18,FF,828,catapult_fpga_latency
Throughput,3.275670611665973,catapult,BRAM,1,FF,828,catapult_fpga_latency
Throughput,3.220570427434107,catapult,CLB,811,FF,888,catapult_fpga_latency
Throughput,3.220570427434107,catapult,LUT,4514,FF,888,catapult_fpga_latency
Throughput,3.220570427434107,catapult,FF,888,FF,888,catapult_fpga_latency
Throughput,3.220570427434107,catapult,DSP,18,FF,888,catapult_fpga_latency
Throughput,3.220570427434107,catapult,BRAM,1,FF,888,catapult_fpga_latency
Throughput,3.2193988094663206,catapult,CLB,614,FF,789,catapult_fpga_latency
Throughput,3.2193988094663206,catapult,LUT,3288,FF,789,catapult_fpga_latency
Throughput,3.2193988094663206,catapult,FF,789,FF,789,catapult_fpga_latency
Throughput,3.2193988094663206,catapult,DSP,34,FF,789,catapult_fpga_latency
Throughput,3.2193988094663206,catapult,BRAM,1,FF,789,catapult_fpga_latency
Throughput,2.8979459359206197,catapult,CLB,656,FF,817,catapult_fpga_latency
Throughput,2.8979459359206197,catapult,LUT,3477,FF,817,catapult_fpga_latency
Throughput,2.8979459359206197,catapult,FF,817,FF,817,catapult_fpga_latency
Throughput,2.8979459359206197,catapult,DSP,34,FF,817,catapult_fpga_latency
Throughput,2.8979459359206197,catapult,BRAM,1,FF,817,catapult_fpga_latency
Throughput,3.059114325220562,catapult,CLB,684,FF,868,catapult_fpga_latency
Throughput,3.059114325220562,catapult,LUT,3874,FF,868,catapult_fpga_latency
Throughput,3.059114325220562,catapult,FF,868,FF,868,catapult_fpga_latency
Throughput,3.059114325220562,catapult,DSP,34,FF,868,catapult_fpga_latency
Throughput,3.059114325220562,catapult,BRAM,1,FF,868,catapult_fpga_latency
Throughput,3.1876573905836603,catapult,CLB,914,FF,901,catapult_fpga_latency
Throughput,3.1876573905836603,catapult,LUT,4736,FF,901,catapult_fpga_latency
Throughput,3.1876573905836603,catapult,FF,901,FF,901,catapult_fpga_latency
Throughput,3.1876573905836603,catapult,DSP,34,FF,901,catapult_fpga_latency
Throughput,3.1876573905836603,catapult,BRAM,1,FF,901,catapult_fpga_latency
Throughput,3.0395506328344415,catapult,CLB,859,FF,995,catapult_fpga_latency
Throughput,3.0395506328344415,catapult,LUT,4155,FF,995,catapult_fpga_latency
Throughput,3.0395506328344415,catapult,FF,995,FF,995,catapult_fpga_latency
Throughput,3.0395506328344415,catapult,DSP,41,FF,995,catapult_fpga_latency
Throughput,3.0395506328344415,catapult,BRAM,1,FF,995,catapult_fpga_latency
Throughput,2.8163381408225394,catapult,CLB,794,FF,1037,catapult_fpga_latency
Throughput,2.8163381408225394,catapult,LUT,4431,FF,1037,catapult_fpga_latency
Throughput,2.8163381408225394,catapult,FF,1037,FF,1037,catapult_fpga_latency
Throughput,2.8163381408225394,catapult,DSP,41,FF,1037,catapult_fpga_latency
Throughput,2.8163381408225394,catapult,BRAM,1,FF,1037,catapult_fpga_latency
Throughput,3.118908382066277,catapult,CLB,1002,FF,1029,catapult_fpga_latency
Throughput,3.118908382066277,catapult,LUT,5104,FF,1029,catapult_fpga_latency
Throughput,3.118908382066277,catapult,FF,1029,FF,1029,catapult_fpga_latency
Throughput,3.118908382066277,catapult,DSP,41,FF,1029,catapult_fpga_latency
Throughput,3.118908382066277,catapult,BRAM,1,FF,1029,catapult_fpga_latency
Throughput,3.234351399342133,catapult,CLB,1159,FF,1196,catapult_fpga_latency
Throughput,3.234351399342133,catapult,LUT,6214,FF,1196,catapult_fpga_latency
Throughput,3.234351399342133,catapult,FF,1196,FF,1196,catapult_fpga_latency
Throughput,3.234351399342133,catapult,DSP,41,FF,1196,catapult_fpga_latency
Throughput,3.234351399342133,catapult,BRAM,1,FF,1196,catapult_fpga_latency
Throughput,2.9074838634645577,catapult,CLB,808,FF,1111,catapult_fpga_latency
Throughput,2.9074838634645577,catapult,LUT,4088,FF,1111,catapult_fpga_latency
Throughput,2.9074838634645577,catapult,FF,1111,FF,1111,catapult_fpga_latency
Throughput,2.9074838634645577,catapult,DSP,52,FF,1111,catapult_fpga_latency
Throughput,2.9074838634645577,catapult,BRAM,1,FF,1111,catapult_fpga_latency
Throughput,2.999922002027947,catapult,CLB,887,FF,1096,catapult_fpga_latency
Throughput,2.999922002027947,catapult,LUT,4180,FF,1096,catapult_fpga_latency
Throughput,2.999922002027947,catapult,FF,1096,FF,1096,catapult_fpga_latency
Throughput,2.999922002027947,catapult,DSP,52,FF,1096,catapult_fpga_latency
Throughput,2.999922002027947,catapult,BRAM,1,FF,1096,catapult_fpga_latency
Throughput,3.1855452697838293,catapult,CLB,941,FF,1095,catapult_fpga_latency
Throughput,3.1855452697838293,catapult,LUT,4602,FF,1095,catapult_fpga_latency
Throughput,3.1855452697838293,catapult,FF,1095,FF,1095,catapult_fpga_latency
Throughput,3.1855452697838293,catapult,DSP,52,FF,1095,catapult_fpga_latency
Throughput,3.1855452697838293,catapult,BRAM,1,FF,1095,catapult_fpga_latency
Throughput,3.044705409528101,catapult,CLB,1076,FF,1303,catapult_fpga_latency
Throughput,3.044705409528101,catapult,LUT,5797,FF,1303,catapult_fpga_latency
Throughput,3.044705409528101,catapult,FF,1303,FF,1303,catapult_fpga_latency
Throughput,3.044705409528101,catapult,DSP,52,FF,1303,catapult_fpga_latency
Throughput,3.044705409528101,catapult,BRAM,1,FF,1303,catapult_fpga_latency
Throughput,3.220694897131005,catapult,CLB,415,FF,710,catapult_fpga_latency
Throughput,3.220694897131005,catapult,LUT,2500,FF,710,catapult_fpga_latency
Throughput,3.220694897131005,catapult,FF,710,FF,710,catapult_fpga_latency
Throughput,3.220694897131005,catapult,DSP,10,FF,710,catapult_fpga_latency
Throughput,3.220694897131005,catapult,BRAM,1,FF,710,catapult_fpga_latency
Throughput,3.3286842709682145,catapult,CLB,473,FF,722,catapult_fpga_latency
Throughput,3.3286842709682145,catapult,LUT,2792,FF,722,catapult_fpga_latency
Throughput,3.3286842709682145,catapult,FF,722,FF,722,catapult_fpga_latency
Throughput,3.3286842709682145,catapult,DSP,11,FF,722,catapult_fpga_latency
Throughput,3.3286842709682145,catapult,BRAM,1,FF,722,catapult_fpga_latency
Throughput,3.187931765508491,catapult,CLB,609,FF,741,catapult_fpga_latency
Throughput,3.187931765508491,catapult,LUT,3267,FF,741,catapult_fpga_latency
Throughput,3.187931765508491,catapult,FF,741,FF,741,catapult_fpga_latency
Throughput,3.187931765508491,catapult,DSP,11,FF,741,catapult_fpga_latency
Throughput,3.187931765508491,catapult,BRAM,1,FF,741,catapult_fpga_latency
Throughput,3.1278150335301773,catapult,CLB,792,FF,840,catapult_fpga_latency
Throughput,3.1278150335301773,catapult,LUT,4466,FF,840,catapult_fpga_latency
Throughput,3.1278150335301773,catapult,FF,840,FF,840,catapult_fpga_latency
Throughput,3.1278150335301773,catapult,DSP,11,FF,840,catapult_fpga_latency
Throughput,3.1278150335301773,catapult,BRAM,1,FF,840,catapult_fpga_latency
Throughput,3.209953423575824,catapult,CLB,601,FF,903,catapult_fpga_latency
Throughput,3.209953423575824,catapult,LUT,3268,FF,903,catapult_fpga_latency
Throughput,3.209953423575824,catapult,FF,903,FF,903,catapult_fpga_latency
Throughput,3.209953423575824,catapult,DSP,18,FF,903,catapult_fpga_latency
Throughput,3.209953423575824,catapult,BRAM,1,FF,903,catapult_fpga_latency
Throughput,3.261419043425794,catapult,CLB,620,FF,869,catapult_fpga_latency
Throughput,3.261419043425794,catapult,LUT,3640,FF,869,catapult_fpga_latency
Throughput,3.261419043425794,catapult,FF,869,FF,869,catapult_fpga_latency
Throughput,3.261419043425794,catapult,DSP,18,FF,869,catapult_fpga_latency
Throughput,3.261419043425794,catapult,BRAM,1,FF,869,catapult_fpga_latency
Throughput,3.2844713479141965,catapult,CLB,786,FF,959,catapult_fpga_latency
Throughput,3.2844713479141965,catapult,LUT,4337,FF,959,catapult_fpga_latency
Throughput,3.2844713479141965,catapult,FF,959,FF,959,catapult_fpga_latency
Throughput,3.2844713479141965,catapult,DSP,18,FF,959,catapult_fpga_latency
Throughput,3.2844713479141965,catapult,BRAM,1,FF,959,catapult_fpga_latency
Throughput,3.5044067915403616,catapult,CLB,1079,FF,988,catapult_fpga_latency
Throughput,3.5044067915403616,catapult,LUT,6124,FF,988,catapult_fpga_latency
Throughput,3.5044067915403616,catapult,FF,988,FF,988,catapult_fpga_latency
Throughput,3.5044067915403616,catapult,DSP,18,FF,988,catapult_fpga_latency
Throughput,3.5044067915403616,catapult,BRAM,1,FF,988,catapult_fpga_latency
Throughput,3.0931693541153074,catapult,CLB,700,FF,861,catapult_fpga_latency
Throughput,3.0931693541153074,catapult,LUT,3598,FF,861,catapult_fpga_latency
Throughput,3.0931693541153074,catapult,FF,861,FF,861,catapult_fpga_latency
Throughput,3.0931693541153074,catapult,DSP,34,FF,861,catapult_fpga_latency
Throughput,3.0931693541153074,catapult,BRAM,1,FF,861,catapult_fpga_latency
Throughput,3.067127144688656,catapult,CLB,740,FF,902,catapult_fpga_latency
Throughput,3.067127144688656,catapult,LUT,4036,FF,902,catapult_fpga_latency
Throughput,3.067127144688656,catapult,FF,902,FF,902,catapult_fpga_latency
Throughput,3.067127144688656,catapult,DSP,34,FF,902,catapult_fpga_latency
Throughput,3.067127144688656,catapult,BRAM,1,FF,902,catapult_fpga_latency
Throughput,2.9840947748500493,catapult,CLB,857,FF,957,catapult_fpga_latency
Throughput,2.9840947748500493,catapult,LUT,4356,FF,957,catapult_fpga_latency
Throughput,2.9840947748500493,catapult,FF,957,FF,957,catapult_fpga_latency
Throughput,2.9840947748500493,catapult,DSP,34,FF,957,catapult_fpga_latency
Throughput,2.9840947748500493,catapult,BRAM,1,FF,957,catapult_fpga_latency
Throughput,3.240440699935191,catapult,CLB,1143,FF,1050,catapult_fpga_latency
Throughput,3.240440699935191,catapult,LUT,6355,FF,1050,catapult_fpga_latency
Throughput,3.240440699935191,catapult,FF,1050,FF,1050,catapult_fpga_latency
Throughput,3.240440699935191,catapult,DSP,34,FF,1050,catapult_fpga_latency
Throughput,3.240440699935191,catapult,BRAM,1,FF,1050,catapult_fpga_latency
Throughput,3.0557490863310233,catapult,CLB,920,FF,1170,catapult_fpga_latency
Throughput,3.0557490863310233,catapult,LUT,4715,FF,1170,catapult_fpga_latency
Throughput,3.0557490863310233,catapult,FF,1170,FF,1170,catapult_fpga_latency
Throughput,3.0557490863310233,catapult,DSP,41,FF,1170,catapult_fpga_latency
Throughput,3.0557490863310233,catapult,BRAM,1,FF,1170,catapult_fpga_latency
Throughput,3.331600900864884,catapult,CLB,1053,FF,1229,catapult_fpga_latency
Throughput,3.331600900864884,catapult,LUT,5277,FF,1229,catapult_fpga_latency
Throughput,3.331600900864884,catapult,FF,1229,FF,1229,catapult_fpga_latency
Throughput,3.331600900864884,catapult,DSP,41,FF,1229,catapult_fpga_latency
Throughput,3.331600900864884,catapult,BRAM,1,FF,1229,catapult_fpga_latency
Throughput,2.839320039636908,catapult,CLB,1104,FF,1114,catapult_fpga_latency
Throughput,2.839320039636908,catapult,LUT,6561,FF,1114,catapult_fpga_latency
Throughput,2.839320039636908,catapult,FF,1114,FF,1114,catapult_fpga_latency
Throughput,2.839320039636908,catapult,DSP,41,FF,1114,catapult_fpga_latency
Throughput,2.839320039636908,catapult,BRAM,1,FF,1114,catapult_fpga_latency
Throughput,2.9455688335252863,catapult,CLB,1337,FF,1199,catapult_fpga_latency
Throughput,2.9455688335252863,catapult,LUT,8387,FF,1199,catapult_fpga_latency
Throughput,2.9455688335252863,catapult,FF,1199,FF,1199,catapult_fpga_latency
Throughput,2.9455688335252863,catapult,DSP,41,FF,1199,catapult_fpga_latency
Throughput,2.9455688335252863,catapult,BRAM,1,FF,1199,catapult_fpga_latency
Throughput,3.294914628761969,catapult,CLB,1034,FF,1175,catapult_fpga_latency
Throughput,3.294914628761969,catapult,LUT,4753,FF,1175,catapult_fpga_latency
Throughput,3.294914628761969,catapult,FF,1175,FF,1175,catapult_fpga_latency
Throughput,3.294914628761969,catapult,DSP,52,FF,1175,catapult_fpga_latency
Throughput,3.294914628761969,catapult,BRAM,1,FF,1175,catapult_fpga_latency
Throughput,3.0659046871550855,catapult,CLB,971,FF,1103,catapult_fpga_latency
Throughput,3.0659046871550855,catapult,LUT,5215,FF,1103,catapult_fpga_latency
Throughput,3.0659046871550855,catapult,FF,1103,FF,1103,catapult_fpga_latency
Throughput,3.0659046871550855,catapult,DSP,52,FF,1103,catapult_fpga_latency
Throughput,3.0659046871550855,catapult,BRAM,1,FF,1103,catapult_fpga_latency
Throughput,3.033465187953503,catapult,CLB,1136,FF,1179,catapult_fpga_latency
Throughput,3.033465187953503,catapult,LUT,5785,FF,1179,catapult_fpga_latency
Throughput,3.033465187953503,catapult,FF,1179,FF,1179,catapult_fpga_latency
Throughput,3.033465187953503,catapult,DSP,52,FF,1179,catapult_fpga_latency
Throughput,3.033465187953503,catapult,BRAM,1,FF,1179,catapult_fpga_latency
Throughput,2.9796401190664192,catapult,CLB,1337,FF,1327,catapult_fpga_latency
Throughput,2.9796401190664192,catapult,LUT,7855,FF,1327,catapult_fpga_latency
Throughput,2.9796401190664192,catapult,FF,1327,FF,1327,catapult_fpga_latency
Throughput,2.9796401190664192,catapult,DSP,52,FF,1327,catapult_fpga_latency
Throughput,2.9796401190664192,catapult,BRAM,1,FF,1327,catapult_fpga_latency
Throughput,2.8811220241610895,catapult,CLB,473,FF,884,catapult_fpga_latency
Throughput,2.8811220241610895,catapult,LUT,2906,FF,884,catapult_fpga_latency
Throughput,2.8811220241610895,catapult,FF,884,FF,884,catapult_fpga_latency
Throughput,2.8811220241610895,catapult,DSP,10,FF,884,catapult_fpga_latency
Throughput,2.8811220241610895,catapult,BRAM,1,FF,884,catapult_fpga_latency
Throughput,3.162315320785266,catapult,CLB,578,FF,884,catapult_fpga_latency
Throughput,3.162315320785266,catapult,LUT,3444,FF,884,catapult_fpga_latency
Throughput,3.162315320785266,catapult,FF,884,FF,884,catapult_fpga_latency
Throughput,3.162315320785266,catapult,DSP,10,FF,884,catapult_fpga_latency
Throughput,3.162315320785266,catapult,BRAM,1,FF,884,catapult_fpga_latency
Throughput,3.2525402339226934,catapult,CLB,723,FF,996,catapult_fpga_latency
Throughput,3.2525402339226934,catapult,LUT,4361,FF,996,catapult_fpga_latency
Throughput,3.2525402339226934,catapult,FF,996,FF,996,catapult_fpga_latency
Throughput,3.2525402339226934,catapult,DSP,10,FF,996,catapult_fpga_latency
Throughput,3.2525402339226934,catapult,BRAM,1,FF,996,catapult_fpga_latency
Throughput,3.2364030616372963,catapult,CLB,1051,FF,1205,catapult_fpga_latency
Throughput,3.2364030616372963,catapult,LUT,6460,FF,1205,catapult_fpga_latency
Throughput,3.2364030616372963,catapult,FF,1205,FF,1205,catapult_fpga_latency
Throughput,3.2364030616372963,catapult,DSP,10,FF,1205,catapult_fpga_latency
Throughput,3.2364030616372963,catapult,BRAM,1,FF,1205,catapult_fpga_latency
Throughput,3.2279931566545077,catapult,CLB,739,FF,967,catapult_fpga_latency
Throughput,3.2279931566545077,catapult,LUT,4199,FF,967,catapult_fpga_latency
Throughput,3.2279931566545077,catapult,FF,967,FF,967,catapult_fpga_latency
Throughput,3.2279931566545077,catapult,DSP,17,FF,967,catapult_fpga_latency
Throughput,3.2279931566545077,catapult,BRAM,1,FF,967,catapult_fpga_latency
Throughput,2.9360211628405417,catapult,CLB,789,FF,1039,catapult_fpga_latency
Throughput,2.9360211628405417,catapult,LUT,4770,FF,1039,catapult_fpga_latency
Throughput,2.9360211628405417,catapult,FF,1039,FF,1039,catapult_fpga_latency
Throughput,2.9360211628405417,catapult,DSP,17,FF,1039,catapult_fpga_latency
Throughput,2.9360211628405417,catapult,BRAM,1,FF,1039,catapult_fpga_latency
Throughput,3.0821010066141885,catapult,CLB,1068,FF,1076,catapult_fpga_latency
Throughput,3.0821010066141885,catapult,LUT,6214,FF,1076,catapult_fpga_latency
Throughput,3.0821010066141885,catapult,FF,1076,FF,1076,catapult_fpga_latency
Throughput,3.0821010066141885,catapult,DSP,17,FF,1076,catapult_fpga_latency
Throughput,3.0821010066141885,catapult,BRAM,1,FF,1076,catapult_fpga_latency
Throughput,3.0315891590371673,catapult,CLB,1485,FF,1262,catapult_fpga_latency
Throughput,3.0315891590371673,catapult,LUT,9316,FF,1262,catapult_fpga_latency
Throughput,3.0315891590371673,catapult,FF,1262,FF,1262,catapult_fpga_latency
Throughput,3.0315891590371673,catapult,DSP,17,FF,1262,catapult_fpga_latency
Throughput,3.0315891590371673,catapult,BRAM,1,FF,1262,catapult_fpga_latency
Throughput,2.9668220292469316,catapult,CLB,756,FF,1110,catapult_fpga_latency
Throughput,2.9668220292469316,catapult,LUT,3991,FF,1110,catapult_fpga_latency
Throughput,2.9668220292469316,catapult,FF,1110,FF,1110,catapult_fpga_latency
Throughput,2.9668220292469316,catapult,DSP,34,FF,1110,catapult_fpga_latency
Throughput,2.9668220292469316,catapult,BRAM,1,FF,1110,catapult_fpga_latency
Throughput,3.0737736411615177,catapult,CLB,842,FF,1185,catapult_fpga_latency
Throughput,3.0737736411615177,catapult,LUT,4636,FF,1185,catapult_fpga_latency
Throughput,3.0737736411615177,catapult,FF,1185,FF,1185,catapult_fpga_latency
Throughput,3.0737736411615177,catapult,DSP,34,FF,1185,catapult_fpga_latency
Throughput,3.0737736411615177,catapult,BRAM,1,FF,1185,catapult_fpga_latency
Throughput,3.0495707729137123,catapult,CLB,1148,FF,1337,catapult_fpga_latency
Throughput,3.0495707729137123,catapult,LUT,6073,FF,1337,catapult_fpga_latency
Throughput,3.0495707729137123,catapult,FF,1337,FF,1337,catapult_fpga_latency
Throughput,3.0495707729137123,catapult,DSP,34,FF,1337,catapult_fpga_latency
Throughput,3.0495707729137123,catapult,BRAM,1,FF,1337,catapult_fpga_latency
Throughput,2.8931250669035173,catapult,CLB,1498,FF,1531,catapult_fpga_latency
Throughput,2.8931250669035173,catapult,LUT,8975,FF,1531,catapult_fpga_latency
Throughput,2.8931250669035173,catapult,FF,1531,FF,1531,catapult_fpga_latency
Throughput,2.8931250669035173,catapult,DSP,34,FF,1531,catapult_fpga_latency
Throughput,2.8931250669035173,catapult,BRAM,1,FF,1531,catapult_fpga_latency
Throughput,2.9374269315050787,catapult,CLB,1081,FF,1361,catapult_fpga_latency
Throughput,2.9374269315050787,catapult,LUT,5913,FF,1361,catapult_fpga_latency
Throughput,2.9374269315050787,catapult,FF,1361,FF,1361,catapult_fpga_latency
Throughput,2.9374269315050787,catapult,DSP,41,FF,1361,catapult_fpga_latency
Throughput,2.9374269315050787,catapult,BRAM,1,FF,1361,catapult_fpga_latency
Throughput,3.176842091886981,catapult,CLB,1180,FF,1366,catapult_fpga_latency
Throughput,3.176842091886981,catapult,LUT,6712,FF,1366,catapult_fpga_latency
Throughput,3.176842091886981,catapult,FF,1366,FF,1366,catapult_fpga_latency
Throughput,3.176842091886981,catapult,DSP,41,FF,1366,catapult_fpga_latency
Throughput,3.176842091886981,catapult,BRAM,1,FF,1366,catapult_fpga_latency
Throughput,3.164246545433834,catapult,CLB,1567,FF,1528,catapult_fpga_latency
Throughput,3.164246545433834,catapult,LUT,8890,FF,1528,catapult_fpga_latency
Throughput,3.164246545433834,catapult,FF,1528,FF,1528,catapult_fpga_latency
Throughput,3.164246545433834,catapult,DSP,41,FF,1528,catapult_fpga_latency
Throughput,3.164246545433834,catapult,BRAM,1,FF,1528,catapult_fpga_latency
Throughput,3.2407662467713867,catapult,CLB,2122,FF,1680,catapult_fpga_latency
Throughput,3.2407662467713867,catapult,LUT,12884,FF,1680,catapult_fpga_latency
Throughput,3.2407662467713867,catapult,FF,1680,FF,1680,catapult_fpga_latency
Throughput,3.2407662467713867,catapult,DSP,41,FF,1680,catapult_fpga_latency
Throughput,3.2407662467713867,catapult,BRAM,1,FF,1680,catapult_fpga_latency
Throughput,2.7657544286642786,catapult,CLB,966,FF,1510,catapult_fpga_latency
Throughput,2.7657544286642786,catapult,LUT,4780,FF,1510,catapult_fpga_latency
Throughput,2.7657544286642786,catapult,FF,1510,FF,1510,catapult_fpga_latency
Throughput,2.7657544286642786,catapult,DSP,51,FF,1510,catapult_fpga_latency
Throughput,2.7657544286642786,catapult,BRAM,1,FF,1510,catapult_fpga_latency
Throughput,2.934737311663233,catapult,CLB,1084,FF,1457,catapult_fpga_latency
Throughput,2.934737311663233,catapult,LUT,5938,FF,1457,catapult_fpga_latency
Throughput,2.934737311663233,catapult,FF,1457,FF,1457,catapult_fpga_latency
Throughput,2.934737311663233,catapult,DSP,52,FF,1457,catapult_fpga_latency
Throughput,2.934737311663233,catapult,BRAM,1,FF,1457,catapult_fpga_latency
Throughput,2.897987926982296,catapult,CLB,1282,FF,1448,catapult_fpga_latency
Throughput,2.897987926982296,catapult,LUT,7440,FF,1448,catapult_fpga_latency
Throughput,2.897987926982296,catapult,FF,1448,FF,1448,catapult_fpga_latency
Throughput,2.897987926982296,catapult,DSP,52,FF,1448,catapult_fpga_latency
Throughput,2.897987926982296,catapult,BRAM,1,FF,1448,catapult_fpga_latency
Throughput,2.9481653566985266,catapult,CLB,1824,FF,1794,catapult_fpga_latency
Throughput,2.9481653566985266,catapult,LUT,9944,FF,1794,catapult_fpga_latency
Throughput,2.9481653566985266,catapult,FF,1794,FF,1794,catapult_fpga_latency
Throughput,2.9481653566985266,catapult,DSP,52,FF,1794,catapult_fpga_latency
Throughput,2.9481653566985266,catapult,BRAM,1,FF,1794,catapult_fpga_latency
Throughput,2.914780560745484,catapult,CLB,490,FF,735,catapult_fpga_latency
Throughput,2.914780560745484,catapult,LUT,2863,FF,735,catapult_fpga_latency
Throughput,2.914780560745484,catapult,FF,735,FF,735,catapult_fpga_latency
Throughput,2.914780560745484,catapult,DSP,11,FF,735,catapult_fpga_latency
Throughput,2.914780560745484,catapult,BRAM,1,FF,735,catapult_fpga_latency
Throughput,3.289841627024075,catapult,CLB,582,FF,718,catapult_fpga_latency
Throughput,3.289841627024075,catapult,LUT,3179,FF,718,catapult_fpga_latency
Throughput,3.289841627024075,catapult,FF,718,FF,718,catapult_fpga_latency
Throughput,3.289841627024075,catapult,DSP,10,FF,718,catapult_fpga_latency
Throughput,3.289841627024075,catapult,BRAM,1,FF,718,catapult_fpga_latency
Throughput,3.247196046214094,catapult,CLB,686,FF,764,catapult_fpga_latency
Throughput,3.247196046214094,catapult,LUT,3781,FF,764,catapult_fpga_latency
Throughput,3.247196046214094,catapult,FF,764,FF,764,catapult_fpga_latency
Throughput,3.247196046214094,catapult,DSP,11,FF,764,catapult_fpga_latency
Throughput,3.247196046214094,catapult,BRAM,1,FF,764,catapult_fpga_latency
Throughput,3.1629154489442186,catapult,CLB,941,FF,867,catapult_fpga_latency
Throughput,3.1629154489442186,catapult,LUT,5492,FF,867,catapult_fpga_latency
Throughput,3.1629154489442186,catapult,FF,867,FF,867,catapult_fpga_latency
Throughput,3.1629154489442186,catapult,DSP,11,FF,867,catapult_fpga_latency
Throughput,3.1629154489442186,catapult,BRAM,1,FF,867,catapult_fpga_latency
Throughput,3.134648840963591,catapult,CLB,678,FF,826,catapult_fpga_latency
Throughput,3.134648840963591,catapult,LUT,3829,FF,826,catapult_fpga_latency
Throughput,3.134648840963591,catapult,FF,826,FF,826,catapult_fpga_latency
Throughput,3.134648840963591,catapult,DSP,18,FF,826,catapult_fpga_latency
Throughput,3.134648840963591,catapult,BRAM,1,FF,826,catapult_fpga_latency
Throughput,3.2307881184536154,catapult,CLB,740,FF,781,catapult_fpga_latency
Throughput,3.2307881184536154,catapult,LUT,4392,FF,781,catapult_fpga_latency
Throughput,3.2307881184536154,catapult,FF,781,FF,781,catapult_fpga_latency
Throughput,3.2307881184536154,catapult,DSP,18,FF,781,catapult_fpga_latency
Throughput,3.2307881184536154,catapult,BRAM,1,FF,781,catapult_fpga_latency
Throughput,3.2037522346171836,catapult,CLB,992,FF,836,catapult_fpga_latency
Throughput,3.2037522346171836,catapult,LUT,5598,FF,836,catapult_fpga_latency
Throughput,3.2037522346171836,catapult,FF,836,FF,836,catapult_fpga_latency
Throughput,3.2037522346171836,catapult,DSP,18,FF,836,catapult_fpga_latency
Throughput,3.2037522346171836,catapult,BRAM,1,FF,836,catapult_fpga_latency
Throughput,3.2290563405750303,catapult,CLB,1334,FF,905,catapult_fpga_latency
Throughput,3.2290563405750303,catapult,LUT,7717,FF,905,catapult_fpga_latency
Throughput,3.2290563405750303,catapult,FF,905,FF,905,catapult_fpga_latency
Throughput,3.2290563405750303,catapult,DSP,18,FF,905,catapult_fpga_latency
Throughput,3.2290563405750303,catapult,BRAM,1,FF,905,catapult_fpga_latency
Throughput,3.1220438147628964,catapult,CLB,741,FF,922,catapult_fpga_latency
Throughput,3.1220438147628964,catapult,LUT,4265,FF,922,catapult_fpga_latency
Throughput,3.1220438147628964,catapult,FF,922,FF,922,catapult_fpga_latency
Throughput,3.1220438147628964,catapult,DSP,34,FF,922,catapult_fpga_latency
Throughput,3.1220438147628964,catapult,BRAM,1,FF,922,catapult_fpga_latency
Throughput,3.1574128159386197,catapult,CLB,824,FF,906,catapult_fpga_latency
Throughput,3.1574128159386197,catapult,LUT,4692,FF,906,catapult_fpga_latency
Throughput,3.1574128159386197,catapult,FF,906,FF,906,catapult_fpga_latency
Throughput,3.1574128159386197,catapult,DSP,34,FF,906,catapult_fpga_latency
Throughput,3.1574128159386197,catapult,BRAM,1,FF,906,catapult_fpga_latency
Throughput,3.0274498881357266,catapult,CLB,984,FF,922,catapult_fpga_latency
Throughput,3.0274498881357266,catapult,LUT,5843,FF,922,catapult_fpga_latency
Throughput,3.0274498881357266,catapult,FF,922,FF,922,catapult_fpga_latency
Throughput,3.0274498881357266,catapult,DSP,34,FF,922,catapult_fpga_latency
Throughput,3.0274498881357266,catapult,BRAM,1,FF,922,catapult_fpga_latency
Throughput,3.1939595836354284,catapult,CLB,1315,FF,1012,catapult_fpga_latency
Throughput,3.1939595836354284,catapult,LUT,7617,FF,1012,catapult_fpga_latency
Throughput,3.1939595836354284,catapult,FF,1012,FF,1012,catapult_fpga_latency
Throughput,3.1939595836354284,catapult,DSP,34,FF,1012,catapult_fpga_latency
Throughput,3.1939595836354284,catapult,BRAM,1,FF,1012,catapult_fpga_latency
Throughput,2.8838389664321142,catapult,CLB,1034,FF,1105,catapult_fpga_latency
Throughput,2.8838389664321142,catapult,LUT,5555,FF,1105,catapult_fpga_latency
Throughput,2.8838389664321142,catapult,FF,1105,FF,1105,catapult_fpga_latency
Throughput,2.8838389664321142,catapult,DSP,41,FF,1105,catapult_fpga_latency
Throughput,2.8838389664321142,catapult,BRAM,1,FF,1105,catapult_fpga_latency
Throughput,2.952752999258859,catapult,CLB,1167,FF,1157,catapult_fpga_latency
Throughput,2.952752999258859,catapult,LUT,6621,FF,1157,catapult_fpga_latency
Throughput,2.952752999258859,catapult,FF,1157,FF,1157,catapult_fpga_latency
Throughput,2.952752999258859,catapult,DSP,41,FF,1157,catapult_fpga_latency
Throughput,2.952752999258859,catapult,BRAM,1,FF,1157,catapult_fpga_latency
Throughput,2.8787996556955613,catapult,CLB,1439,FF,1239,catapult_fpga_latency
Throughput,2.8787996556955613,catapult,LUT,8356,FF,1239,catapult_fpga_latency
Throughput,2.8787996556955613,catapult,FF,1239,FF,1239,catapult_fpga_latency
Throughput,2.8787996556955613,catapult,DSP,41,FF,1239,catapult_fpga_latency
Throughput,2.8787996556955613,catapult,BRAM,1,FF,1239,catapult_fpga_latency
Throughput,3.0119665430756397,catapult,CLB,2106,FF,1220,catapult_fpga_latency
Throughput,3.0119665430756397,catapult,LUT,11493,FF,1220,catapult_fpga_latency
Throughput,3.0119665430756397,catapult,FF,1220,FF,1220,catapult_fpga_latency
Throughput,3.0119665430756397,catapult,DSP,41,FF,1220,catapult_fpga_latency
Throughput,3.0119665430756397,catapult,BRAM,1,FF,1220,catapult_fpga_latency
Throughput,2.9973952635160046,catapult,CLB,1033,FF,1177,catapult_fpga_latency
Throughput,2.9973952635160046,catapult,LUT,5136,FF,1177,catapult_fpga_latency
Throughput,2.9973952635160046,catapult,FF,1177,FF,1177,catapult_fpga_latency
Throughput,2.9973952635160046,catapult,DSP,52,FF,1177,catapult_fpga_latency
Throughput,2.9973952635160046,catapult,BRAM,1,FF,1177,catapult_fpga_latency
Throughput,3.2037522346171836,catapult,CLB,1113,FF,1175,catapult_fpga_latency
Throughput,3.2037522346171836,catapult,LUT,6122,FF,1175,catapult_fpga_latency
Throughput,3.2037522346171836,catapult,FF,1175,FF,1175,catapult_fpga_latency
Throughput,3.2037522346171836,catapult,DSP,52,FF,1175,catapult_fpga_latency
Throughput,3.2037522346171836,catapult,BRAM,1,FF,1175,catapult_fpga_latency
Throughput,3.1286957718805337,catapult,CLB,1300,FF,1195,catapult_fpga_latency
Throughput,3.1286957718805337,catapult,LUT,7347,FF,1195,catapult_fpga_latency
Throughput,3.1286957718805337,catapult,FF,1195,FF,1195,catapult_fpga_latency
Throughput,3.1286957718805337,catapult,DSP,52,FF,1195,catapult_fpga_latency
Throughput,3.1286957718805337,catapult,BRAM,1,FF,1195,catapult_fpga_latency
Throughput,3.102622336398724,catapult,CLB,1518,FF,1358,catapult_fpga_latency
Throughput,3.102622336398724,catapult,LUT,8679,FF,1358,catapult_fpga_latency
Throughput,3.102622336398724,catapult,FF,1358,FF,1358,catapult_fpga_latency
Throughput,3.102622336398724,catapult,DSP,52,FF,1358,catapult_fpga_latency
Throughput,3.102622336398724,catapult,BRAM,1,FF,1358,catapult_fpga_latency
Throughput,3.17258883248731,catapult,CLB,566,FF,1038,catapult_fpga_latency
Throughput,3.17258883248731,catapult,LUT,3278,FF,1038,catapult_fpga_latency
Throughput,3.17258883248731,catapult,FF,1038,FF,1038,catapult_fpga_latency
Throughput,3.17258883248731,catapult,DSP,10,FF,1038,catapult_fpga_latency
Throughput,3.17258883248731,catapult,BRAM,1,FF,1038,catapult_fpga_latency
Throughput,2.958413580301699,catapult,CLB,670,FF,1069,catapult_fpga_latency
Throughput,2.958413580301699,catapult,LUT,3880,FF,1069,catapult_fpga_latency
Throughput,2.958413580301699,catapult,FF,1069,FF,1069,catapult_fpga_latency
Throughput,2.958413580301699,catapult,DSP,10,FF,1069,catapult_fpga_latency
Throughput,2.958413580301699,catapult,BRAM,1,FF,1069,catapult_fpga_latency
Throughput,3.167092640626831,catapult,CLB,857,FF,1179,catapult_fpga_latency
Throughput,3.167092640626831,catapult,LUT,5141,FF,1179,catapult_fpga_latency
Throughput,3.167092640626831,catapult,FF,1179,FF,1179,catapult_fpga_latency
Throughput,3.167092640626831,catapult,DSP,10,FF,1179,catapult_fpga_latency
Throughput,3.167092640626831,catapult,BRAM,1,FF,1179,catapult_fpga_latency
Throughput,3.165388377326956,catapult,CLB,1323,FF,1458,catapult_fpga_latency
Throughput,3.165388377326956,catapult,LUT,7961,FF,1458,catapult_fpga_latency
Throughput,3.165388377326956,catapult,FF,1458,FF,1458,catapult_fpga_latency
Throughput,3.165388377326956,catapult,DSP,10,FF,1458,catapult_fpga_latency
Throughput,3.165388377326956,catapult,BRAM,1,FF,1458,catapult_fpga_latency
Throughput,3.032002789442566,catapult,CLB,889,FF,1258,catapult_fpga_latency
Throughput,3.032002789442566,catapult,LUT,5218,FF,1258,catapult_fpga_latency
Throughput,3.032002789442566,catapult,FF,1258,FF,1258,catapult_fpga_latency
Throughput,3.032002789442566,catapult,DSP,17,FF,1258,catapult_fpga_latency
Throughput,3.032002789442566,catapult,BRAM,1,FF,1258,catapult_fpga_latency
Throughput,3.152217427349269,catapult,CLB,967,FF,1123,catapult_fpga_latency
Throughput,3.152217427349269,catapult,LUT,5794,FF,1123,catapult_fpga_latency
Throughput,3.152217427349269,catapult,FF,1123,FF,1123,catapult_fpga_latency
Throughput,3.152217427349269,catapult,DSP,17,FF,1123,catapult_fpga_latency
Throughput,3.152217427349269,catapult,BRAM,1,FF,1123,catapult_fpga_latency
Throughput,3.078116438988654,catapult,CLB,1344,FF,1276,catapult_fpga_latency
Throughput,3.078116438988654,catapult,LUT,8158,FF,1276,catapult_fpga_latency
Throughput,3.078116438988654,catapult,FF,1276,FF,1276,catapult_fpga_latency
Throughput,3.078116438988654,catapult,DSP,17,FF,1276,catapult_fpga_latency
Throughput,3.078116438988654,catapult,BRAM,1,FF,1276,catapult_fpga_latency
Throughput,3.203249376167184,catapult,CLB,2018,FF,1564,catapult_fpga_latency
Throughput,3.203249376167184,catapult,LUT,12602,FF,1564,catapult_fpga_latency
Throughput,3.203249376167184,catapult,FF,1564,FF,1564,catapult_fpga_latency
Throughput,3.203249376167184,catapult,DSP,17,FF,1564,catapult_fpga_latency
Throughput,3.203249376167184,catapult,BRAM,1,FF,1564,catapult_fpga_latency
Throughput,3.1060627238306453,catapult,CLB,1015,FF,1601,catapult_fpga_latency
Throughput,3.1060627238306453,catapult,LUT,5432,FF,1601,catapult_fpga_latency
Throughput,3.1060627238306453,catapult,FF,1601,FF,1601,catapult_fpga_latency
Throughput,3.1060627238306453,catapult,DSP,34,FF,1601,catapult_fpga_latency
Throughput,3.1060627238306453,catapult,BRAM,1,FF,1601,catapult_fpga_latency
Throughput,3.0679646202319995,catapult,CLB,979,FF,1539,catapult_fpga_latency
Throughput,3.0679646202319995,catapult,LUT,5923,FF,1539,catapult_fpga_latency
Throughput,3.0679646202319995,catapult,FF,1539,FF,1539,catapult_fpga_latency
Throughput,3.0679646202319995,catapult,DSP,34,FF,1539,catapult_fpga_latency
Throughput,3.0679646202319995,catapult,BRAM,1,FF,1539,catapult_fpga_latency
Throughput,3.0406966844243355,catapult,CLB,1394,FF,1706,catapult_fpga_latency
Throughput,3.0406966844243355,catapult,LUT,7844,FF,1706,catapult_fpga_latency
Throughput,3.0406966844243355,catapult,FF,1706,FF,1706,catapult_fpga_latency
Throughput,3.0406966844243355,catapult,DSP,34,FF,1706,catapult_fpga_latency
Throughput,3.0406966844243355,catapult,BRAM,1,FF,1706,catapult_fpga_latency
Throughput,3.038423908750053,catapult,CLB,2066,FF,1993,catapult_fpga_latency
Throughput,3.038423908750053,catapult,LUT,12620,FF,1993,catapult_fpga_latency
Throughput,3.038423908750053,catapult,FF,1993,FF,1993,catapult_fpga_latency
Throughput,3.038423908750053,catapult,DSP,34,FF,1993,catapult_fpga_latency
Throughput,3.038423908750053,catapult,BRAM,1,FF,1993,catapult_fpga_latency
Throughput,3.016381970481686,catapult,CLB,1353,FF,1541,catapult_fpga_latency
Throughput,3.016381970481686,catapult,LUT,7955,FF,1541,catapult_fpga_latency
Throughput,3.016381970481686,catapult,FF,1541,FF,1541,catapult_fpga_latency
Throughput,3.016381970481686,catapult,DSP,41,FF,1541,catapult_fpga_latency
Throughput,3.016381970481686,catapult,BRAM,1,FF,1541,catapult_fpga_latency
Throughput,2.665330447668902,catapult,CLB,1349,FF,1491,catapult_fpga_latency
Throughput,2.665330447668902,catapult,LUT,8437,FF,1491,catapult_fpga_latency
Throughput,2.665330447668902,catapult,FF,1491,FF,1491,catapult_fpga_latency
Throughput,2.665330447668902,catapult,DSP,41,FF,1491,catapult_fpga_latency
Throughput,2.665330447668902,catapult,BRAM,1,FF,1491,catapult_fpga_latency
Throughput,3.023093410563293,catapult,CLB,2083,FF,1713,catapult_fpga_latency
Throughput,3.023093410563293,catapult,LUT,12721,FF,1713,catapult_fpga_latency
Throughput,3.023093410563293,catapult,FF,1713,FF,1713,catapult_fpga_latency
Throughput,3.023093410563293,catapult,DSP,41,FF,1713,catapult_fpga_latency
Throughput,3.023093410563293,catapult,BRAM,1,FF,1713,catapult_fpga_latency
Throughput,3.136615278453021,catapult,CLB,3065,FF,1991,catapult_fpga_latency
Throughput,3.136615278453021,catapult,LUT,18561,FF,1991,catapult_fpga_latency
Throughput,3.136615278453021,catapult,FF,1991,FF,1991,catapult_fpga_latency
Throughput,3.136615278453021,catapult,DSP,41,FF,1991,catapult_fpga_latency
Throughput,3.136615278453021,catapult,BRAM,1,FF,1991,catapult_fpga_latency
Throughput,2.97001179094681,catapult,CLB,1220,FF,1638,catapult_fpga_latency
Throughput,2.97001179094681,catapult,LUT,6511,FF,1638,catapult_fpga_latency
Throughput,2.97001179094681,catapult,FF,1638,FF,1638,catapult_fpga_latency
Throughput,2.97001179094681,catapult,DSP,55,FF,1638,catapult_fpga_latency
Throughput,2.97001179094681,catapult,BRAM,1,FF,1638,catapult_fpga_latency
Throughput,3.1234382808595704,catapult,CLB,1750,FF,1695,catapult_fpga_latency
Throughput,3.1234382808595704,catapult,LUT,9523,FF,1695,catapult_fpga_latency
Throughput,3.1234382808595704,catapult,FF,1695,FF,1695,catapult_fpga_latency
Throughput,3.1234382808595704,catapult,DSP,52,FF,1695,catapult_fpga_latency
Throughput,3.1234382808595704,catapult,BRAM,1,FF,1695,catapult_fpga_latency
Throughput,3.870553218171473,catapult,CLB,401,FF,677,catapult_fpga_latency
Throughput,3.870553218171473,catapult,LUT,2112,FF,677,catapult_fpga_latency
Throughput,3.870553218171473,catapult,FF,677,FF,677,catapult_fpga_latency
Throughput,3.870553218171473,catapult,DSP,14,FF,677,catapult_fpga_latency
Throughput,3.870553218171473,catapult,BRAM,1,FF,677,catapult_fpga_latency
Throughput,3.6983069150942693,catapult,CLB,415,FF,749,catapult_fpga_latency
Throughput,3.6983069150942693,catapult,LUT,2315,FF,749,catapult_fpga_latency
Throughput,3.6983069150942693,catapult,FF,749,FF,749,catapult_fpga_latency
Throughput,3.6983069150942693,catapult,DSP,14,FF,749,catapult_fpga_latency
Throughput,3.6983069150942693,catapult,BRAM,1,FF,749,catapult_fpga_latency
Throughput,3.7862868263722453,catapult,CLB,529,FF,721,catapult_fpga_latency
Throughput,3.7862868263722453,catapult,LUT,2645,FF,721,catapult_fpga_latency
Throughput,3.7862868263722453,catapult,FF,721,FF,721,catapult_fpga_latency
Throughput,3.7862868263722453,catapult,DSP,14,FF,721,catapult_fpga_latency
Throughput,3.7862868263722453,catapult,BRAM,1,FF,721,catapult_fpga_latency
Throughput,3.7719337950180294,catapult,CLB,630,FF,804,catapult_fpga_latency
Throughput,3.7719337950180294,catapult,LUT,3323,FF,804,catapult_fpga_latency
Throughput,3.7719337950180294,catapult,FF,804,FF,804,catapult_fpga_latency
Throughput,3.7719337950180294,catapult,DSP,14,FF,804,catapult_fpga_latency
Throughput,3.7719337950180294,catapult,BRAM,1,FF,804,catapult_fpga_latency
Throughput,3.5627253423779055,catapult,CLB,554,FF,956,catapult_fpga_latency
Throughput,3.5627253423779055,catapult,LUT,2968,FF,956,catapult_fpga_latency
Throughput,3.5627253423779055,catapult,FF,956,FF,956,catapult_fpga_latency
Throughput,3.5627253423779055,catapult,DSP,29,FF,956,catapult_fpga_latency
Throughput,3.5627253423779055,catapult,BRAM,1,FF,956,catapult_fpga_latency
Throughput,3.344638210484772,catapult,CLB,619,FF,930,catapult_fpga_latency
Throughput,3.344638210484772,catapult,LUT,3277,FF,930,catapult_fpga_latency
Throughput,3.344638210484772,catapult,FF,930,FF,930,catapult_fpga_latency
Throughput,3.344638210484772,catapult,DSP,29,FF,930,catapult_fpga_latency
Throughput,3.344638210484772,catapult,BRAM,1,FF,930,catapult_fpga_latency
Throughput,3.557541454251796,catapult,CLB,675,FF,989,catapult_fpga_latency
Throughput,3.557541454251796,catapult,LUT,3655,FF,989,catapult_fpga_latency
Throughput,3.557541454251796,catapult,FF,989,FF,989,catapult_fpga_latency
Throughput,3.557541454251796,catapult,DSP,29,FF,989,catapult_fpga_latency
Throughput,3.557541454251796,catapult,BRAM,1,FF,989,catapult_fpga_latency
Throughput,3.7071362372567194,catapult,CLB,916,FF,1128,catapult_fpga_latency
Throughput,3.7071362372567194,catapult,LUT,4507,FF,1128,catapult_fpga_latency
Throughput,3.7071362372567194,catapult,FF,1128,FF,1128,catapult_fpga_latency
Throughput,3.7071362372567194,catapult,DSP,29,FF,1128,catapult_fpga_latency
Throughput,3.7071362372567194,catapult,BRAM,1,FF,1128,catapult_fpga_latency
Throughput,3.722093603209933,catapult,CLB,693,FF,1014,catapult_fpga_latency
Throughput,3.722093603209933,catapult,LUT,3398,FF,1014,catapult_fpga_latency
Throughput,3.722093603209933,catapult,FF,1014,FF,1014,catapult_fpga_latency
Throughput,3.722093603209933,catapult,DSP,41,FF,1014,catapult_fpga_latency
Throughput,3.722093603209933,catapult,BRAM,1,FF,1014,catapult_fpga_latency
Throughput,3.5525871716077235,catapult,CLB,724,FF,993,catapult_fpga_latency
Throughput,3.5525871716077235,catapult,LUT,3716,FF,993,catapult_fpga_latency
Throughput,3.5525871716077235,catapult,FF,993,FF,993,catapult_fpga_latency
Throughput,3.5525871716077235,catapult,DSP,41,FF,993,catapult_fpga_latency
Throughput,3.5525871716077235,catapult,BRAM,1,FF,993,catapult_fpga_latency
Throughput,3.648902592545292,catapult,CLB,779,FF,991,catapult_fpga_latency
Throughput,3.648902592545292,catapult,LUT,3995,FF,991,catapult_fpga_latency
Throughput,3.648902592545292,catapult,FF,991,FF,991,catapult_fpga_latency
Throughput,3.648902592545292,catapult,DSP,41,FF,991,catapult_fpga_latency
Throughput,3.648902592545292,catapult,BRAM,1,FF,991,catapult_fpga_latency
Throughput,3.7058311252756213,catapult,CLB,950,FF,1214,catapult_fpga_latency
Throughput,3.7058311252756213,catapult,LUT,4876,FF,1214,catapult_fpga_latency
Throughput,3.7058311252756213,catapult,FF,1214,FF,1214,catapult_fpga_latency
Throughput,3.7058311252756213,catapult,DSP,41,FF,1214,catapult_fpga_latency
Throughput,3.7058311252756213,catapult,BRAM,1,FF,1214,catapult_fpga_latency
Throughput,3.4851948920983657,catapult,CLB,809,FF,1269,catapult_fpga_latency
Throughput,3.4851948920983657,catapult,LUT,4449,FF,1269,catapult_fpga_latency
Throughput,3.4851948920983657,catapult,FF,1269,FF,1269,catapult_fpga_latency
Throughput,3.4851948920983657,catapult,DSP,53,FF,1269,catapult_fpga_latency
Throughput,3.4851948920983657,catapult,BRAM,1,FF,1269,catapult_fpga_latency
Throughput,3.3905545930147793,catapult,CLB,960,FF,1147,catapult_fpga_latency
Throughput,3.3905545930147793,catapult,LUT,4782,FF,1147,catapult_fpga_latency
Throughput,3.3905545930147793,catapult,FF,1147,FF,1147,catapult_fpga_latency
Throughput,3.3905545930147793,catapult,DSP,53,FF,1147,catapult_fpga_latency
Throughput,3.3905545930147793,catapult,BRAM,1,FF,1147,catapult_fpga_latency
Throughput,3.3706350276392074,catapult,CLB,1032,FF,1161,catapult_fpga_latency
Throughput,3.3706350276392074,catapult,LUT,5277,FF,1161,catapult_fpga_latency
Throughput,3.3706350276392074,catapult,FF,1161,FF,1161,catapult_fpga_latency
Throughput,3.3706350276392074,catapult,DSP,53,FF,1161,catapult_fpga_latency
Throughput,3.3706350276392074,catapult,BRAM,1,FF,1161,catapult_fpga_latency
Throughput,3.5404245677141604,catapult,CLB,1266,FF,1366,catapult_fpga_latency
Throughput,3.5404245677141604,catapult,LUT,6471,FF,1366,catapult_fpga_latency
Throughput,3.5404245677141604,catapult,FF,1366,FF,1366,catapult_fpga_latency
Throughput,3.5404245677141604,catapult,DSP,53,FF,1366,catapult_fpga_latency
Throughput,3.5404245677141604,catapult,BRAM,1,FF,1366,catapult_fpga_latency
Throughput,3.8849586057660557,catapult,CLB,1396,FF,758,catapult_fpga_latency
Throughput,3.8849586057660557,catapult,LUT,5858,FF,758,catapult_fpga_latency
Throughput,3.8849586057660557,catapult,FF,758,FF,758,catapult_fpga_latency
Throughput,3.8849586057660557,catapult,DSP,125,FF,758,catapult_fpga_latency
Throughput,3.8849586057660557,catapult,BRAM,1,FF,758,catapult_fpga_latency
Throughput,3.722744854235925,catapult,CLB,1437,FF,723,catapult_fpga_latency
Throughput,3.722744854235925,catapult,LUT,6082,FF,723,catapult_fpga_latency
Throughput,3.722744854235925,catapult,FF,723,FF,723,catapult_fpga_latency
Throughput,3.722744854235925,catapult,DSP,125,FF,723,catapult_fpga_latency
Throughput,3.722744854235925,catapult,BRAM,1,FF,723,catapult_fpga_latency
Throughput,3.4826095890172426,catapult,CLB,1411,FF,708,catapult_fpga_latency
Throughput,3.4826095890172426,catapult,LUT,6362,FF,708,catapult_fpga_latency
Throughput,3.4826095890172426,catapult,FF,708,FF,708,catapult_fpga_latency
Throughput,3.4826095890172426,catapult,DSP,125,FF,708,catapult_fpga_latency
Throughput,3.4826095890172426,catapult,BRAM,1,FF,708,catapult_fpga_latency
Throughput,3.6587686048383556,catapult,CLB,1706,FF,1106,catapult_fpga_latency
Throughput,3.6587686048383556,catapult,LUT,7512,FF,1106,catapult_fpga_latency
Throughput,3.6587686048383556,catapult,FF,1106,FF,1106,catapult_fpga_latency
Throughput,3.6587686048383556,catapult,DSP,125,FF,1106,catapult_fpga_latency
Throughput,3.6587686048383556,catapult,BRAM,1,FF,1106,catapult_fpga_latency
Throughput,3.7578727433974173,catapult,CLB,416,FF,759,catapult_fpga_latency
Throughput,3.7578727433974173,catapult,LUT,2406,FF,759,catapult_fpga_latency
Throughput,3.7578727433974173,catapult,FF,759,FF,759,catapult_fpga_latency
Throughput,3.7578727433974173,catapult,DSP,13,FF,759,catapult_fpga_latency
Throughput,3.7578727433974173,catapult,BRAM,1,FF,759,catapult_fpga_latency
Throughput,4.022607051630161,catapult,CLB,498,FF,731,catapult_fpga_latency
Throughput,4.022607051630161,catapult,LUT,2677,FF,731,catapult_fpga_latency
Throughput,4.022607051630161,catapult,FF,731,FF,731,catapult_fpga_latency
Throughput,4.022607051630161,catapult,DSP,13,FF,731,catapult_fpga_latency
Throughput,4.022607051630161,catapult,BRAM,1,FF,731,catapult_fpga_latency
Throughput,3.755262060962924,catapult,CLB,614,FF,816,catapult_fpga_latency
Throughput,3.755262060962924,catapult,LUT,3243,FF,816,catapult_fpga_latency
Throughput,3.755262060962924,catapult,FF,816,FF,816,catapult_fpga_latency
Throughput,3.755262060962924,catapult,DSP,13,FF,816,catapult_fpga_latency
Throughput,3.755262060962924,catapult,BRAM,1,FF,816,catapult_fpga_latency
Throughput,3.8299208738347468,catapult,CLB,829,FF,872,catapult_fpga_latency
Throughput,3.8299208738347468,catapult,LUT,4477,FF,872,catapult_fpga_latency
Throughput,3.8299208738347468,catapult,FF,872,FF,872,catapult_fpga_latency
Throughput,3.8299208738347468,catapult,DSP,13,FF,872,catapult_fpga_latency
Throughput,3.8299208738347468,catapult,BRAM,1,FF,872,catapult_fpga_latency
Throughput,3.4979099987757314,catapult,CLB,589,FF,974,catapult_fpga_latency
Throughput,3.4979099987757314,catapult,LUT,3269,FF,974,catapult_fpga_latency
Throughput,3.4979099987757314,catapult,FF,974,FF,974,catapult_fpga_latency
Throughput,3.4979099987757314,catapult,DSP,28,FF,974,catapult_fpga_latency
Throughput,3.4979099987757314,catapult,BRAM,1,FF,974,catapult_fpga_latency
Throughput,3.7353853049942103,catapult,CLB,660,FF,1020,catapult_fpga_latency
Throughput,3.7353853049942103,catapult,LUT,3522,FF,1020,catapult_fpga_latency
Throughput,3.7353853049942103,catapult,FF,1020,FF,1020,catapult_fpga_latency
Throughput,3.7353853049942103,catapult,DSP,28,FF,1020,catapult_fpga_latency
Throughput,3.7353853049942103,catapult,BRAM,1,FF,1020,catapult_fpga_latency
Throughput,3.333922326277642,catapult,CLB,767,FF,1022,catapult_fpga_latency
Throughput,3.333922326277642,catapult,LUT,4354,FF,1022,catapult_fpga_latency
Throughput,3.333922326277642,catapult,FF,1022,FF,1022,catapult_fpga_latency
Throughput,3.333922326277642,catapult,DSP,28,FF,1022,catapult_fpga_latency
Throughput,3.333922326277642,catapult,BRAM,1,FF,1022,catapult_fpga_latency
Throughput,3.903840598380687,catapult,CLB,1047,FF,1116,catapult_fpga_latency
Throughput,3.903840598380687,catapult,LUT,5974,FF,1116,catapult_fpga_latency
Throughput,3.903840598380687,catapult,FF,1116,FF,1116,catapult_fpga_latency
Throughput,3.903840598380687,catapult,DSP,28,FF,1116,catapult_fpga_latency
Throughput,3.903840598380687,catapult,BRAM,1,FF,1116,catapult_fpga_latency
Throughput,3.639897646078192,catapult,CLB,686,FF,1022,catapult_fpga_latency
Throughput,3.639897646078192,catapult,LUT,3516,FF,1022,catapult_fpga_latency
Throughput,3.639897646078192,catapult,FF,1022,FF,1022,catapult_fpga_latency
Throughput,3.639897646078192,catapult,DSP,40,FF,1022,catapult_fpga_latency
Throughput,3.639897646078192,catapult,BRAM,1,FF,1022,catapult_fpga_latency
Throughput,3.955445857857098,catapult,CLB,801,FF,1034,catapult_fpga_latency
Throughput,3.955445857857098,catapult,LUT,3941,FF,1034,catapult_fpga_latency
Throughput,3.955445857857098,catapult,FF,1034,FF,1034,catapult_fpga_latency
Throughput,3.955445857857098,catapult,DSP,40,FF,1034,catapult_fpga_latency
Throughput,3.955445857857098,catapult,BRAM,1,FF,1034,catapult_fpga_latency
Throughput,3.5306246381109747,catapult,CLB,918,FF,1087,catapult_fpga_latency
Throughput,3.5306246381109747,catapult,LUT,4646,FF,1087,catapult_fpga_latency
Throughput,3.5306246381109747,catapult,FF,1087,FF,1087,catapult_fpga_latency
Throughput,3.5306246381109747,catapult,DSP,40,FF,1087,catapult_fpga_latency
Throughput,3.5306246381109747,catapult,BRAM,1,FF,1087,catapult_fpga_latency
Throughput,3.93007608627303,catapult,CLB,1208,FF,1255,catapult_fpga_latency
Throughput,3.93007608627303,catapult,LUT,6088,FF,1255,catapult_fpga_latency
Throughput,3.93007608627303,catapult,FF,1255,FF,1255,catapult_fpga_latency
Throughput,3.93007608627303,catapult,DSP,40,FF,1255,catapult_fpga_latency
Throughput,3.93007608627303,catapult,BRAM,1,FF,1255,catapult_fpga_latency
Throughput,3.3821947738326354,catapult,CLB,982,FF,1398,catapult_fpga_latency
Throughput,3.3821947738326354,catapult,LUT,4713,FF,1398,catapult_fpga_latency
Throughput,3.3821947738326354,catapult,FF,1398,FF,1398,catapult_fpga_latency
Throughput,3.3821947738326354,catapult,DSP,52,FF,1398,catapult_fpga_latency
Throughput,3.3821947738326354,catapult,BRAM,1,FF,1398,catapult_fpga_latency
Throughput,3.4905354132270348,catapult,CLB,1027,FF,1434,catapult_fpga_latency
Throughput,3.4905354132270348,catapult,LUT,5237,FF,1434,catapult_fpga_latency
Throughput,3.4905354132270348,catapult,FF,1434,FF,1434,catapult_fpga_latency
Throughput,3.4905354132270348,catapult,DSP,53,FF,1434,catapult_fpga_latency
Throughput,3.4905354132270348,catapult,BRAM,1,FF,1434,catapult_fpga_latency
Throughput,3.6237529760071316,catapult,CLB,1258,FF,1338,catapult_fpga_latency
Throughput,3.6237529760071316,catapult,LUT,6193,FF,1338,catapult_fpga_latency
Throughput,3.6237529760071316,catapult,FF,1338,FF,1338,catapult_fpga_latency
Throughput,3.6237529760071316,catapult,DSP,53,FF,1338,catapult_fpga_latency
Throughput,3.6237529760071316,catapult,BRAM,1,FF,1338,catapult_fpga_latency
Throughput,3.6877507670521594,catapult,CLB,1497,FF,1339,catapult_fpga_latency
Throughput,3.6877507670521594,catapult,LUT,8295,FF,1339,catapult_fpga_latency
Throughput,3.6877507670521594,catapult,FF,1339,FF,1339,catapult_fpga_latency
Throughput,3.6877507670521594,catapult,DSP,53,FF,1339,catapult_fpga_latency
Throughput,3.6877507670521594,catapult,BRAM,1,FF,1339,catapult_fpga_latency
Throughput,3.875638511444761,catapult,CLB,1454,FF,779,catapult_fpga_latency
Throughput,3.875638511444761,catapult,LUT,6139,FF,779,catapult_fpga_latency
Throughput,3.875638511444761,catapult,FF,779,FF,779,catapult_fpga_latency
Throughput,3.875638511444761,catapult,DSP,125,FF,779,catapult_fpga_latency
Throughput,3.875638511444761,catapult,BRAM,1,FF,779,catapult_fpga_latency
Throughput,3.6637149336684414,catapult,CLB,1595,FF,847,catapult_fpga_latency
Throughput,3.6637149336684414,catapult,LUT,6580,FF,847,catapult_fpga_latency
Throughput,3.6637149336684414,catapult,FF,847,FF,847,catapult_fpga_latency
Throughput,3.6637149336684414,catapult,DSP,125,FF,847,catapult_fpga_latency
Throughput,3.6637149336684414,catapult,BRAM,1,FF,847,catapult_fpga_latency
Throughput,3.5725896630690688,catapult,CLB,1515,FF,829,catapult_fpga_latency
Throughput,3.5725896630690688,catapult,LUT,7289,FF,829,catapult_fpga_latency
Throughput,3.5725896630690688,catapult,FF,829,FF,829,catapult_fpga_latency
Throughput,3.5725896630690688,catapult,DSP,125,FF,829,catapult_fpga_latency
Throughput,3.5725896630690688,catapult,BRAM,1,FF,829,catapult_fpga_latency
Throughput,3.7061744866948336,catapult,CLB,1909,FF,1160,catapult_fpga_latency
Throughput,3.7061744866948336,catapult,LUT,9335,FF,1160,catapult_fpga_latency
Throughput,3.7061744866948336,catapult,FF,1160,FF,1160,catapult_fpga_latency
Throughput,3.7061744866948336,catapult,DSP,125,FF,1160,catapult_fpga_latency
Throughput,3.7061744866948336,catapult,BRAM,1,FF,1160,catapult_fpga_latency
Throughput,3.4976653084066385,catapult,CLB,560,FF,1003,catapult_fpga_latency
Throughput,3.4976653084066385,catapult,LUT,2956,FF,1003,catapult_fpga_latency
Throughput,3.4976653084066385,catapult,FF,1003,FF,1003,catapult_fpga_latency
Throughput,3.4976653084066385,catapult,DSP,14,FF,1003,catapult_fpga_latency
Throughput,3.4976653084066385,catapult,BRAM,1,FF,1003,catapult_fpga_latency
Throughput,3.5910639963514788,catapult,CLB,568,FF,960,catapult_fpga_latency
Throughput,3.5910639963514788,catapult,LUT,3422,FF,960,catapult_fpga_latency
Throughput,3.5910639963514788,catapult,FF,960,FF,960,catapult_fpga_latency
Throughput,3.5910639963514788,catapult,DSP,14,FF,960,catapult_fpga_latency
Throughput,3.5910639963514788,catapult,BRAM,1,FF,960,catapult_fpga_latency
Throughput,3.646055514841269,catapult,CLB,780,FF,1041,catapult_fpga_latency
Throughput,3.646055514841269,catapult,LUT,4482,FF,1041,catapult_fpga_latency
Throughput,3.646055514841269,catapult,FF,1041,FF,1041,catapult_fpga_latency
Throughput,3.646055514841269,catapult,DSP,14,FF,1041,catapult_fpga_latency
Throughput,3.646055514841269,catapult,BRAM,1,FF,1041,catapult_fpga_latency
Throughput,3.479870688005234,catapult,CLB,1106,FF,1246,catapult_fpga_latency
Throughput,3.479870688005234,catapult,LUT,6361,FF,1246,catapult_fpga_latency
Throughput,3.479870688005234,catapult,FF,1246,FF,1246,catapult_fpga_latency
Throughput,3.479870688005234,catapult,DSP,14,FF,1246,catapult_fpga_latency
Throughput,3.479870688005234,catapult,BRAM,1,FF,1246,catapult_fpga_latency
Throughput,3.4925347070636517,catapult,CLB,742,FF,1163,catapult_fpga_latency
Throughput,3.4925347070636517,catapult,LUT,4324,FF,1163,catapult_fpga_latency
Throughput,3.4925347070636517,catapult,FF,1163,FF,1163,catapult_fpga_latency
Throughput,3.4925347070636517,catapult,DSP,28,FF,1163,catapult_fpga_latency
Throughput,3.4925347070636517,catapult,BRAM,1,FF,1163,catapult_fpga_latency
Throughput,3.5958934896348373,catapult,CLB,857,FF,1111,catapult_fpga_latency
Throughput,3.5958934896348373,catapult,LUT,4794,FF,1111,catapult_fpga_latency
Throughput,3.5958934896348373,catapult,FF,1111,FF,1111,catapult_fpga_latency
Throughput,3.5958934896348373,catapult,DSP,28,FF,1111,catapult_fpga_latency
Throughput,3.5958934896348373,catapult,BRAM,1,FF,1111,catapult_fpga_latency
Throughput,3.8835102272241837,catapult,CLB,1132,FF,1277,catapult_fpga_latency
Throughput,3.8835102272241837,catapult,LUT,6205,FF,1277,catapult_fpga_latency
Throughput,3.8835102272241837,catapult,FF,1277,FF,1277,catapult_fpga_latency
Throughput,3.8835102272241837,catapult,DSP,28,FF,1277,catapult_fpga_latency
Throughput,3.8835102272241837,catapult,BRAM,1,FF,1277,catapult_fpga_latency
Throughput,4.039441102928999,catapult,CLB,1564,FF,1329,catapult_fpga_latency
Throughput,4.039441102928999,catapult,LUT,9388,FF,1329,catapult_fpga_latency
Throughput,4.039441102928999,catapult,FF,1329,FF,1329,catapult_fpga_latency
Throughput,4.039441102928999,catapult,DSP,28,FF,1329,catapult_fpga_latency
Throughput,4.039441102928999,catapult,BRAM,1,FF,1329,catapult_fpga_latency
Throughput,3.6914944276891615,catapult,CLB,818,FF,1285,catapult_fpga_latency
Throughput,3.6914944276891615,catapult,LUT,4317,FF,1285,catapult_fpga_latency
Throughput,3.6914944276891615,catapult,FF,1285,FF,1285,catapult_fpga_latency
Throughput,3.6914944276891615,catapult,DSP,41,FF,1285,catapult_fpga_latency
Throughput,3.6914944276891615,catapult,BRAM,1,FF,1285,catapult_fpga_latency
Throughput,3.6506209706271036,catapult,CLB,889,FF,1369,catapult_fpga_latency
Throughput,3.6506209706271036,catapult,LUT,4653,FF,1369,catapult_fpga_latency
Throughput,3.6506209706271036,catapult,FF,1369,FF,1369,catapult_fpga_latency
Throughput,3.6506209706271036,catapult,DSP,41,FF,1369,catapult_fpga_latency
Throughput,3.6506209706271036,catapult,BRAM,1,FF,1369,catapult_fpga_latency
Throughput,3.605773564631688,catapult,CLB,1253,FF,1441,catapult_fpga_latency
Throughput,3.605773564631688,catapult,LUT,5960,FF,1441,catapult_fpga_latency
Throughput,3.605773564631688,catapult,FF,1441,FF,1441,catapult_fpga_latency
Throughput,3.605773564631688,catapult,DSP,41,FF,1441,catapult_fpga_latency
Throughput,3.605773564631688,catapult,BRAM,1,FF,1441,catapult_fpga_latency
Throughput,3.3025317208171785,catapult,CLB,1485,FF,1542,catapult_fpga_latency
Throughput,3.3025317208171785,catapult,LUT,8699,FF,1542,catapult_fpga_latency
Throughput,3.3025317208171785,catapult,FF,1542,FF,1542,catapult_fpga_latency
Throughput,3.3025317208171785,catapult,DSP,41,FF,1542,catapult_fpga_latency
Throughput,3.3025317208171785,catapult,BRAM,1,FF,1542,catapult_fpga_latency
Throughput,3.5716199082093687,catapult,CLB,1170,FF,1662,catapult_fpga_latency
Throughput,3.5716199082093687,catapult,LUT,6057,FF,1662,catapult_fpga_latency
Throughput,3.5716199082093687,catapult,FF,1662,FF,1662,catapult_fpga_latency
Throughput,3.5716199082093687,catapult,DSP,56,FF,1662,catapult_fpga_latency
Throughput,3.5716199082093687,catapult,BRAM,1,FF,1662,catapult_fpga_latency
Throughput,3.613983223889875,catapult,CLB,1242,FF,1621,catapult_fpga_latency
Throughput,3.613983223889875,catapult,LUT,6789,FF,1621,catapult_fpga_latency
Throughput,3.613983223889875,catapult,FF,1621,FF,1621,catapult_fpga_latency
Throughput,3.613983223889875,catapult,DSP,53,FF,1621,catapult_fpga_latency
Throughput,3.613983223889875,catapult,BRAM,1,FF,1621,catapult_fpga_latency
Throughput,3.7943896155145005,catapult,CLB,1681,FF,1568,catapult_fpga_latency
Throughput,3.7943896155145005,catapult,LUT,9656,FF,1568,catapult_fpga_latency
Throughput,3.7943896155145005,catapult,FF,1568,FF,1568,catapult_fpga_latency
Throughput,3.7943896155145005,catapult,DSP,53,FF,1568,catapult_fpga_latency
Throughput,3.7943896155145005,catapult,BRAM,1,FF,1568,catapult_fpga_latency
Throughput,3.972541791139643,catapult,CLB,2290,FF,1812,catapult_fpga_latency
Throughput,3.972541791139643,catapult,LUT,13263,FF,1812,catapult_fpga_latency
Throughput,3.972541791139643,catapult,FF,1812,FF,1812,catapult_fpga_latency
Throughput,3.972541791139643,catapult,DSP,53,FF,1812,catapult_fpga_latency
Throughput,3.972541791139643,catapult,BRAM,1,FF,1812,catapult_fpga_latency
Throughput,3.6404806890701846,catapult,CLB,1576,FF,1128,catapult_fpga_latency
Throughput,3.6404806890701846,catapult,LUT,6590,FF,1128,catapult_fpga_latency
Throughput,3.6404806890701846,catapult,FF,1128,FF,1128,catapult_fpga_latency
Throughput,3.6404806890701846,catapult,DSP,125,FF,1128,catapult_fpga_latency
Throughput,3.6404806890701846,catapult,BRAM,1,FF,1128,catapult_fpga_latency
Throughput,3.7559814003801058,catapult,CLB,1690,FF,1252,catapult_fpga_latency
Throughput,3.7559814003801058,catapult,LUT,7524,FF,1252,catapult_fpga_latency
Throughput,3.7559814003801058,catapult,FF,1252,FF,1252,catapult_fpga_latency
Throughput,3.7559814003801058,catapult,DSP,125,FF,1252,catapult_fpga_latency
Throughput,3.7559814003801058,catapult,BRAM,1,FF,1252,catapult_fpga_latency
Throughput,3.385664419714047,catapult,CLB,1611,FF,1299,catapult_fpga_latency
Throughput,3.385664419714047,catapult,LUT,8853,FF,1299,catapult_fpga_latency
Throughput,3.385664419714047,catapult,FF,1299,FF,1299,catapult_fpga_latency
Throughput,3.385664419714047,catapult,DSP,125,FF,1299,catapult_fpga_latency
Throughput,3.385664419714047,catapult,BRAM,1,FF,1299,catapult_fpga_latency
Throughput,3.520469771486307,catapult,CLB,2227,FF,1566,catapult_fpga_latency
Throughput,3.520469771486307,catapult,LUT,11399,FF,1566,catapult_fpga_latency
Throughput,3.520469771486307,catapult,FF,1566,FF,1566,catapult_fpga_latency
Throughput,3.520469771486307,catapult,DSP,125,FF,1566,catapult_fpga_latency
Throughput,3.520469771486307,catapult,BRAM,1,FF,1566,catapult_fpga_latency
Throughput,3.919601141387852,catapult,CLB,454,FF,766,catapult_fpga_latency
Throughput,3.919601141387852,catapult,LUT,2557,FF,766,catapult_fpga_latency
Throughput,3.919601141387852,catapult,FF,766,FF,766,catapult_fpga_latency
Throughput,3.919601141387852,catapult,DSP,13,FF,766,catapult_fpga_latency
Throughput,3.919601141387852,catapult,BRAM,1,FF,766,catapult_fpga_latency
Throughput,3.920999698083023,catapult,CLB,594,FF,760,catapult_fpga_latency
Throughput,3.920999698083023,catapult,LUT,3053,FF,760,catapult_fpga_latency
Throughput,3.920999698083023,catapult,FF,760,FF,760,catapult_fpga_latency
Throughput,3.920999698083023,catapult,DSP,13,FF,760,catapult_fpga_latency
Throughput,3.920999698083023,catapult,BRAM,1,FF,760,catapult_fpga_latency
Throughput,3.6658638424851624,catapult,CLB,623,FF,806,catapult_fpga_latency
Throughput,3.6658638424851624,catapult,LUT,3773,FF,806,catapult_fpga_latency
Throughput,3.6658638424851624,catapult,FF,806,FF,806,catapult_fpga_latency
Throughput,3.6658638424851624,catapult,DSP,13,FF,806,catapult_fpga_latency
Throughput,3.6658638424851624,catapult,BRAM,1,FF,806,catapult_fpga_latency
Throughput,3.9646197334982616,catapult,CLB,965,FF,908,catapult_fpga_latency
Throughput,3.9646197334982616,catapult,LUT,5319,FF,908,catapult_fpga_latency
Throughput,3.9646197334982616,catapult,FF,908,FF,908,catapult_fpga_latency
Throughput,3.9646197334982616,catapult,DSP,13,FF,908,catapult_fpga_latency
Throughput,3.9646197334982616,catapult,BRAM,1,FF,908,catapult_fpga_latency
Throughput,3.5469042619601607,catapult,CLB,692,FF,955,catapult_fpga_latency
Throughput,3.5469042619601607,catapult,LUT,3841,FF,955,catapult_fpga_latency
Throughput,3.5469042619601607,catapult,FF,955,FF,955,catapult_fpga_latency
Throughput,3.5469042619601607,catapult,DSP,28,FF,955,catapult_fpga_latency
Throughput,3.5469042619601607,catapult,BRAM,1,FF,955,catapult_fpga_latency
Throughput,3.4487872339691745,catapult,CLB,765,FF,1095,catapult_fpga_latency
Throughput,3.4487872339691745,catapult,LUT,4310,FF,1095,catapult_fpga_latency
Throughput,3.4487872339691745,catapult,FF,1095,FF,1095,catapult_fpga_latency
Throughput,3.4487872339691745,catapult,DSP,28,FF,1095,catapult_fpga_latency
Throughput,3.4487872339691745,catapult,BRAM,1,FF,1095,catapult_fpga_latency
Throughput,3.5753359028080687,catapult,CLB,998,FF,1036,catapult_fpga_latency
Throughput,3.5753359028080687,catapult,LUT,5569,FF,1036,catapult_fpga_latency
Throughput,3.5753359028080687,catapult,FF,1036,FF,1036,catapult_fpga_latency
Throughput,3.5753359028080687,catapult,DSP,28,FF,1036,catapult_fpga_latency
Throughput,3.5753359028080687,catapult,BRAM,1,FF,1036,catapult_fpga_latency
Throughput,3.6683247494534195,catapult,CLB,1262,FF,1068,catapult_fpga_latency
Throughput,3.6683247494534195,catapult,LUT,7375,FF,1068,catapult_fpga_latency
Throughput,3.6683247494534195,catapult,FF,1068,FF,1068,catapult_fpga_latency
Throughput,3.6683247494534195,catapult,DSP,28,FF,1068,catapult_fpga_latency
Throughput,3.6683247494534195,catapult,BRAM,1,FF,1068,catapult_fpga_latency
Throughput,3.7887111562388704,catapult,CLB,786,FF,1061,catapult_fpga_latency
Throughput,3.7887111562388704,catapult,LUT,3883,FF,1061,catapult_fpga_latency
Throughput,3.7887111562388704,catapult,FF,1061,FF,1061,catapult_fpga_latency
Throughput,3.7887111562388704,catapult,DSP,40,FF,1061,catapult_fpga_latency
Throughput,3.7887111562388704,catapult,BRAM,1,FF,1061,catapult_fpga_latency
Throughput,3.6382158189623808,catapult,CLB,870,FF,1081,catapult_fpga_latency
Throughput,3.6382158189623808,catapult,LUT,4452,FF,1081,catapult_fpga_latency
Throughput,3.6382158189623808,catapult,FF,1081,FF,1081,catapult_fpga_latency
Throughput,3.6382158189623808,catapult,DSP,40,FF,1081,catapult_fpga_latency
Throughput,3.6382158189623808,catapult,BRAM,1,FF,1081,catapult_fpga_latency
Throughput,3.3015504080716305,catapult,CLB,1032,FF,1139,catapult_fpga_latency
Throughput,3.3015504080716305,catapult,LUT,5731,FF,1139,catapult_fpga_latency
Throughput,3.3015504080716305,catapult,FF,1139,FF,1139,catapult_fpga_latency
Throughput,3.3015504080716305,catapult,DSP,40,FF,1139,catapult_fpga_latency
Throughput,3.3015504080716305,catapult,BRAM,1,FF,1139,catapult_fpga_latency
Throughput,3.475842891901286,catapult,CLB,1273,FF,1291,catapult_fpga_latency
Throughput,3.475842891901286,catapult,LUT,6845,FF,1291,catapult_fpga_latency
Throughput,3.475842891901286,catapult,FF,1291,FF,1291,catapult_fpga_latency
Throughput,3.475842891901286,catapult,DSP,40,FF,1291,catapult_fpga_latency
Throughput,3.475842891901286,catapult,BRAM,1,FF,1291,catapult_fpga_latency
Throughput,3.5919282189064736,catapult,CLB,1104,FF,1441,catapult_fpga_latency
Throughput,3.5919282189064736,catapult,LUT,5666,FF,1441,catapult_fpga_latency
Throughput,3.5919282189064736,catapult,FF,1441,FF,1441,catapult_fpga_latency
Throughput,3.5919282189064736,catapult,DSP,52,FF,1441,catapult_fpga_latency
Throughput,3.5919282189064736,catapult,BRAM,1,FF,1441,catapult_fpga_latency
Throughput,3.522304996389637,catapult,CLB,1185,FF,1320,catapult_fpga_latency
Throughput,3.522304996389637,catapult,LUT,6702,FF,1320,catapult_fpga_latency
Throughput,3.522304996389637,catapult,FF,1320,FF,1320,catapult_fpga_latency
Throughput,3.522304996389637,catapult,DSP,52,FF,1320,catapult_fpga_latency
Throughput,3.522304996389637,catapult,BRAM,1,FF,1320,catapult_fpga_latency
Throughput,3.3625200069940417,catapult,CLB,1500,FF,1320,catapult_fpga_latency
Throughput,3.3625200069940417,catapult,LUT,8475,FF,1320,catapult_fpga_latency
Throughput,3.3625200069940417,catapult,FF,1320,FF,1320,catapult_fpga_latency
Throughput,3.3625200069940417,catapult,DSP,52,FF,1320,catapult_fpga_latency
Throughput,3.3625200069940417,catapult,BRAM,1,FF,1320,catapult_fpga_latency
Throughput,3.7833359186128774,catapult,CLB,1936,FF,1511,catapult_fpga_latency
Throughput,3.7833359186128774,catapult,LUT,11188,FF,1511,catapult_fpga_latency
Throughput,3.7833359186128774,catapult,FF,1511,FF,1511,catapult_fpga_latency
Throughput,3.7833359186128774,catapult,DSP,52,FF,1511,catapult_fpga_latency
Throughput,3.7833359186128774,catapult,BRAM,1,FF,1511,catapult_fpga_latency
Throughput,3.4934375775106465,catapult,CLB,1455,FF,834,catapult_fpga_latency
Throughput,3.4934375775106465,catapult,LUT,6499,FF,834,catapult_fpga_latency
Throughput,3.4934375775106465,catapult,FF,834,FF,834,catapult_fpga_latency
Throughput,3.4934375775106465,catapult,DSP,125,FF,834,catapult_fpga_latency
Throughput,3.4934375775106465,catapult,BRAM,1,FF,834,catapult_fpga_latency
Throughput,3.614544928793465,catapult,CLB,1685,FF,912,catapult_fpga_latency
Throughput,3.614544928793465,catapult,LUT,7481,FF,912,catapult_fpga_latency
Throughput,3.614544928793465,catapult,FF,912,FF,912,catapult_fpga_latency
Throughput,3.614544928793465,catapult,DSP,125,FF,912,catapult_fpga_latency
Throughput,3.614544928793465,catapult,BRAM,1,FF,912,catapult_fpga_latency
Throughput,3.3409060537217696,catapult,CLB,1614,FF,883,catapult_fpga_latency
Throughput,3.3409060537217696,catapult,LUT,8065,FF,883,catapult_fpga_latency
Throughput,3.3409060537217696,catapult,FF,883,FF,883,catapult_fpga_latency
Throughput,3.3409060537217696,catapult,DSP,125,FF,883,catapult_fpga_latency
Throughput,3.3409060537217696,catapult,BRAM,1,FF,883,catapult_fpga_latency
Throughput,3.498840134495415,catapult,CLB,2421,FF,1224,catapult_fpga_latency
Throughput,3.498840134495415,catapult,LUT,11632,FF,1224,catapult_fpga_latency
Throughput,3.498840134495415,catapult,FF,1224,FF,1224,catapult_fpga_latency
Throughput,3.498840134495415,catapult,DSP,125,FF,1224,catapult_fpga_latency
Throughput,3.498840134495415,catapult,BRAM,1,FF,1224,catapult_fpga_latency
Throughput,3.3281968162469258,catapult,CLB,548,FF,1078,catapult_fpga_latency
Throughput,3.3281968162469258,catapult,LUT,3331,FF,1078,catapult_fpga_latency
Throughput,3.3281968162469258,catapult,FF,1078,FF,1078,catapult_fpga_latency
Throughput,3.3281968162469258,catapult,DSP,14,FF,1078,catapult_fpga_latency
Throughput,3.3281968162469258,catapult,BRAM,1,FF,1078,catapult_fpga_latency
Throughput,3.571721962875522,catapult,CLB,713,FF,1081,catapult_fpga_latency
Throughput,3.571721962875522,catapult,LUT,3980,FF,1081,catapult_fpga_latency
Throughput,3.571721962875522,catapult,FF,1081,FF,1081,catapult_fpga_latency
Throughput,3.571721962875522,catapult,DSP,14,FF,1081,catapult_fpga_latency
Throughput,3.571721962875522,catapult,BRAM,1,FF,1081,catapult_fpga_latency
Throughput,3.6833226516976434,catapult,CLB,884,FF,1253,catapult_fpga_latency
Throughput,3.6833226516976434,catapult,LUT,5181,FF,1253,catapult_fpga_latency
Throughput,3.6833226516976434,catapult,FF,1253,FF,1253,catapult_fpga_latency
Throughput,3.6833226516976434,catapult,DSP,14,FF,1253,catapult_fpga_latency
Throughput,3.6833226516976434,catapult,BRAM,1,FF,1253,catapult_fpga_latency
Throughput,3.815570580424597,catapult,CLB,1241,FF,1539,catapult_fpga_latency
Throughput,3.815570580424597,catapult,LUT,7882,FF,1539,catapult_fpga_latency
Throughput,3.815570580424597,catapult,FF,1539,FF,1539,catapult_fpga_latency
Throughput,3.815570580424597,catapult,DSP,14,FF,1539,catapult_fpga_latency
Throughput,3.815570580424597,catapult,BRAM,1,FF,1539,catapult_fpga_latency
Throughput,3.4298845843837356,catapult,CLB,917,FF,1352,catapult_fpga_latency
Throughput,3.4298845843837356,catapult,LUT,5253,FF,1352,catapult_fpga_latency
Throughput,3.4298845843837356,catapult,FF,1352,FF,1352,catapult_fpga_latency
Throughput,3.4298845843837356,catapult,DSP,28,FF,1352,catapult_fpga_latency
Throughput,3.4298845843837356,catapult,BRAM,1,FF,1352,catapult_fpga_latency
Throughput,3.4948538277386554,catapult,CLB,1057,FF,1266,catapult_fpga_latency
Throughput,3.4948538277386554,catapult,LUT,6078,FF,1266,catapult_fpga_latency
Throughput,3.4948538277386554,catapult,FF,1266,FF,1266,catapult_fpga_latency
Throughput,3.4948538277386554,catapult,DSP,28,FF,1266,catapult_fpga_latency
Throughput,3.4948538277386554,catapult,BRAM,1,FF,1266,catapult_fpga_latency
Throughput,3.3796229016766306,catapult,CLB,1333,FF,1392,catapult_fpga_latency
Throughput,3.3796229016766306,catapult,LUT,8294,FF,1392,catapult_fpga_latency
Throughput,3.3796229016766306,catapult,FF,1392,FF,1392,catapult_fpga_latency
Throughput,3.3796229016766306,catapult,DSP,28,FF,1392,catapult_fpga_latency
Throughput,3.3796229016766306,catapult,BRAM,1,FF,1392,catapult_fpga_latency
Throughput,3.6831055946373987,catapult,CLB,2178,FF,1765,catapult_fpga_latency
Throughput,3.6831055946373987,catapult,LUT,12325,FF,1765,catapult_fpga_latency
Throughput,3.6831055946373987,catapult,FF,1765,FF,1765,catapult_fpga_latency
Throughput,3.6831055946373987,catapult,DSP,28,FF,1765,catapult_fpga_latency
Throughput,3.6831055946373987,catapult,BRAM,1,FF,1765,catapult_fpga_latency
Throughput,3.4155221821088118,catapult,CLB,1010,FF,1461,catapult_fpga_latency
Throughput,3.4155221821088118,catapult,LUT,5312,FF,1461,catapult_fpga_latency
Throughput,3.4155221821088118,catapult,FF,1461,FF,1461,catapult_fpga_latency
Throughput,3.4155221821088118,catapult,DSP,41,FF,1461,catapult_fpga_latency
Throughput,3.4155221821088118,catapult,BRAM,1,FF,1461,catapult_fpga_latency
Throughput,3.4085718765551607,catapult,CLB,1043,FF,1456,catapult_fpga_latency
Throughput,3.4085718765551607,catapult,LUT,6077,FF,1456,catapult_fpga_latency
Throughput,3.4085718765551607,catapult,FF,1456,FF,1456,catapult_fpga_latency
Throughput,3.4085718765551607,catapult,DSP,41,FF,1456,catapult_fpga_latency
Throughput,3.4085718765551607,catapult,BRAM,1,FF,1456,catapult_fpga_latency
Throughput,3.5878172078888926,catapult,CLB,1353,FF,1625,catapult_fpga_latency
Throughput,3.5878172078888926,catapult,LUT,7721,FF,1625,catapult_fpga_latency
Throughput,3.5878172078888926,catapult,FF,1625,FF,1625,catapult_fpga_latency
Throughput,3.5878172078888926,catapult,DSP,41,FF,1625,catapult_fpga_latency
Throughput,3.5878172078888926,catapult,BRAM,1,FF,1625,catapult_fpga_latency
Throughput,3.2849137053169613,catapult,CLB,2105,FF,1874,catapult_fpga_latency
Throughput,3.2849137053169613,catapult,LUT,12728,FF,1874,catapult_fpga_latency
Throughput,3.2849137053169613,catapult,FF,1874,FF,1874,catapult_fpga_latency
Throughput,3.2849137053169613,catapult,DSP,41,FF,1874,catapult_fpga_latency
Throughput,3.2849137053169613,catapult,BRAM,1,FF,1874,catapult_fpga_latency
Throughput,3.595815908608743,catapult,CLB,1448,FF,1786,catapult_fpga_latency
Throughput,3.595815908608743,catapult,LUT,8303,FF,1786,catapult_fpga_latency
Throughput,3.595815908608743,catapult,FF,1786,FF,1786,catapult_fpga_latency
Throughput,3.595815908608743,catapult,DSP,53,FF,1786,catapult_fpga_latency
Throughput,3.595815908608743,catapult,BRAM,1,FF,1786,catapult_fpga_latency
Throughput,3.529042253222898,catapult,CLB,1603,FF,1782,catapult_fpga_latency
Throughput,3.529042253222898,catapult,LUT,9118,FF,1782,catapult_fpga_latency
Throughput,3.529042253222898,catapult,FF,1782,FF,1782,catapult_fpga_latency
Throughput,3.529042253222898,catapult,DSP,53,FF,1782,catapult_fpga_latency
Throughput,3.529042253222898,catapult,BRAM,1,FF,1782,catapult_fpga_latency
Throughput,3.3500613061219022,catapult,CLB,2193,FF,1895,catapult_fpga_latency
Throughput,3.3500613061219022,catapult,LUT,13128,FF,1895,catapult_fpga_latency
Throughput,3.3500613061219022,catapult,FF,1895,FF,1895,catapult_fpga_latency
Throughput,3.3500613061219022,catapult,DSP,53,FF,1895,catapult_fpga_latency
Throughput,3.3500613061219022,catapult,BRAM,1,FF,1895,catapult_fpga_latency
Throughput,3.4820396395392565,catapult,CLB,1866,FF,1446,catapult_fpga_latency
Throughput,3.4820396395392565,catapult,LUT,8358,FF,1446,catapult_fpga_latency
Throughput,3.4820396395392565,catapult,FF,1446,FF,1446,catapult_fpga_latency
Throughput,3.4820396395392565,catapult,DSP,125,FF,1446,catapult_fpga_latency
Throughput,3.4820396395392565,catapult,BRAM,1,FF,1446,catapult_fpga_latency
Throughput,3.4983015745855384,catapult,CLB,2510,FF,1513,catapult_fpga_latency
Throughput,3.4983015745855384,catapult,LUT,12757,FF,1513,catapult_fpga_latency
Throughput,3.4983015745855384,catapult,FF,1513,FF,1513,catapult_fpga_latency
Throughput,3.4983015745855384,catapult,DSP,125,FF,1513,catapult_fpga_latency
Throughput,3.4983015745855384,catapult,BRAM,1,FF,1513,catapult_fpga_latency
Throughput,3.3598199136526286,catapult,CLB,3389,FF,1769,catapult_fpga_latency
Throughput,3.3598199136526286,catapult,LUT,18453,FF,1769,catapult_fpga_latency
Throughput,3.3598199136526286,catapult,FF,1769,FF,1769,catapult_fpga_latency
Throughput,3.3598199136526286,catapult,DSP,125,FF,1769,catapult_fpga_latency
Throughput,3.3598199136526286,catapult,BRAM,1,FF,1769,catapult_fpga_latency
Throughput,3.1813091723506055,catapult,CLB,459,FF,715,catapult_fpga_latency
Throughput,3.1813091723506055,catapult,LUT,2486,FF,715,catapult_fpga_latency
Throughput,3.1813091723506055,catapult,FF,715,FF,715,catapult_fpga_latency
Throughput,3.1813091723506055,catapult,DSP,17,FF,715,catapult_fpga_latency
Throughput,3.1813091723506055,catapult,BRAM,1,FF,715,catapult_fpga_latency
Throughput,3.001930241145056,catapult,CLB,475,FF,750,catapult_fpga_latency
Throughput,3.001930241145056,catapult,LUT,2759,FF,750,catapult_fpga_latency
Throughput,3.001930241145056,catapult,FF,750,FF,750,catapult_fpga_latency
Throughput,3.001930241145056,catapult,DSP,17,FF,750,catapult_fpga_latency
Throughput,3.001930241145056,catapult,BRAM,1,FF,750,catapult_fpga_latency
Throughput,3.0576457961956773,catapult,CLB,573,FF,822,catapult_fpga_latency
Throughput,3.0576457961956773,catapult,LUT,3077,FF,822,catapult_fpga_latency
Throughput,3.0576457961956773,catapult,FF,822,FF,822,catapult_fpga_latency
Throughput,3.0576457961956773,catapult,DSP,17,FF,822,catapult_fpga_latency
Throughput,3.0576457961956773,catapult,BRAM,1,FF,822,catapult_fpga_latency
Throughput,3.1991810096615265,catapult,CLB,768,FF,846,catapult_fpga_latency
Throughput,3.1991810096615265,catapult,LUT,3876,FF,846,catapult_fpga_latency
Throughput,3.1991810096615265,catapult,FF,846,FF,846,catapult_fpga_latency
Throughput,3.1991810096615265,catapult,DSP,17,FF,846,catapult_fpga_latency
Throughput,3.1991810096615265,catapult,BRAM,1,FF,846,catapult_fpga_latency
Throughput,2.9287551033557673,catapult,CLB,685,FF,865,catapult_fpga_latency
Throughput,2.9287551033557673,catapult,LUT,3760,FF,865,catapult_fpga_latency
Throughput,2.9287551033557673,catapult,FF,865,FF,865,catapult_fpga_latency
Throughput,2.9287551033557673,catapult,DSP,35,FF,865,catapult_fpga_latency
Throughput,2.9287551033557673,catapult,BRAM,1,FF,865,catapult_fpga_latency
Throughput,2.7303157883240776,catapult,CLB,719,FF,936,catapult_fpga_latency
Throughput,2.7303157883240776,catapult,LUT,4080,FF,936,catapult_fpga_latency
Throughput,2.7303157883240776,catapult,FF,936,FF,936,catapult_fpga_latency
Throughput,2.7303157883240776,catapult,DSP,35,FF,936,catapult_fpga_latency
Throughput,2.7303157883240776,catapult,BRAM,1,FF,936,catapult_fpga_latency
Throughput,2.9701000032671097,catapult,CLB,830,FF,1014,catapult_fpga_latency
Throughput,2.9701000032671097,catapult,LUT,4422,FF,1014,catapult_fpga_latency
Throughput,2.9701000032671097,catapult,FF,1014,FF,1014,catapult_fpga_latency
Throughput,2.9701000032671097,catapult,DSP,35,FF,1014,catapult_fpga_latency
Throughput,2.9701000032671097,catapult,BRAM,1,FF,1014,catapult_fpga_latency
Throughput,2.937124965855922,catapult,CLB,1020,FF,1075,catapult_fpga_latency
Throughput,2.937124965855922,catapult,LUT,5488,FF,1075,catapult_fpga_latency
Throughput,2.937124965855922,catapult,FF,1075,FF,1075,catapult_fpga_latency
Throughput,2.937124965855922,catapult,DSP,35,FF,1075,catapult_fpga_latency
Throughput,2.937124965855922,catapult,BRAM,1,FF,1075,catapult_fpga_latency
Throughput,3.0617556106671566,catapult,CLB,826,FF,1084,catapult_fpga_latency
Throughput,3.0617556106671566,catapult,LUT,4120,FF,1084,catapult_fpga_latency
Throughput,3.0617556106671566,catapult,FF,1084,FF,1084,catapult_fpga_latency
Throughput,3.0617556106671566,catapult,DSP,52,FF,1084,catapult_fpga_latency
Throughput,3.0617556106671566,catapult,BRAM,1,FF,1084,catapult_fpga_latency
Throughput,3.0220153820582945,catapult,CLB,919,FF,1138,catapult_fpga_latency
Throughput,3.0220153820582945,catapult,LUT,4248,FF,1138,catapult_fpga_latency
Throughput,3.0220153820582945,catapult,FF,1138,FF,1138,catapult_fpga_latency
Throughput,3.0220153820582945,catapult,DSP,52,FF,1138,catapult_fpga_latency
Throughput,3.0220153820582945,catapult,BRAM,1,FF,1138,catapult_fpga_latency
Throughput,2.9477047696810876,catapult,CLB,861,FF,1130,catapult_fpga_latency
Throughput,2.9477047696810876,catapult,LUT,4609,FF,1130,catapult_fpga_latency
Throughput,2.9477047696810876,catapult,FF,1130,FF,1130,catapult_fpga_latency
Throughput,2.9477047696810876,catapult,DSP,52,FF,1130,catapult_fpga_latency
Throughput,2.9477047696810876,catapult,BRAM,1,FF,1130,catapult_fpga_latency
Throughput,2.952186389239871,catapult,CLB,1062,FF,1252,catapult_fpga_latency
Throughput,2.952186389239871,catapult,LUT,5721,FF,1252,catapult_fpga_latency
Throughput,2.952186389239871,catapult,FF,1252,FF,1252,catapult_fpga_latency
Throughput,2.952186389239871,catapult,DSP,52,FF,1252,catapult_fpga_latency
Throughput,2.952186389239871,catapult,BRAM,1,FF,1252,catapult_fpga_latency
Throughput,2.9080334423845877,catapult,CLB,1684,FF,785,catapult_fpga_latency
Throughput,2.9080334423845877,catapult,LUT,6931,FF,785,catapult_fpga_latency
Throughput,2.9080334423845877,catapult,FF,785,FF,785,catapult_fpga_latency
Throughput,2.9080334423845877,catapult,DSP,125,FF,785,catapult_fpga_latency
Throughput,2.9080334423845877,catapult,BRAM,1,FF,785,catapult_fpga_latency
Throughput,2.840868737659976,catapult,CLB,1577,FF,755,catapult_fpga_latency
Throughput,2.840868737659976,catapult,LUT,7177,FF,755,catapult_fpga_latency
Throughput,2.840868737659976,catapult,FF,755,FF,755,catapult_fpga_latency
Throughput,2.840868737659976,catapult,DSP,125,FF,755,catapult_fpga_latency
Throughput,2.840868737659976,catapult,BRAM,1,FF,755,catapult_fpga_latency
Throughput,2.9004675553699255,catapult,CLB,1636,FF,796,catapult_fpga_latency
Throughput,2.9004675553699255,catapult,LUT,7794,FF,796,catapult_fpga_latency
Throughput,2.9004675553699255,catapult,FF,796,FF,796,catapult_fpga_latency
Throughput,2.9004675553699255,catapult,DSP,125,FF,796,catapult_fpga_latency
Throughput,2.9004675553699255,catapult,BRAM,1,FF,796,catapult_fpga_latency
Throughput,2.93786704976453,catapult,CLB,2033,FF,1131,catapult_fpga_latency
Throughput,2.93786704976453,catapult,LUT,10087,FF,1131,catapult_fpga_latency
Throughput,2.93786704976453,catapult,FF,1131,FF,1131,catapult_fpga_latency
Throughput,2.93786704976453,catapult,DSP,125,FF,1131,catapult_fpga_latency
Throughput,2.93786704976453,catapult,BRAM,1,FF,1131,catapult_fpga_latency
Throughput,2.9442246090069717,catapult,CLB,1597,FF,706,catapult_fpga_latency
Throughput,2.9442246090069717,catapult,LUT,7012,FF,706,catapult_fpga_latency
Throughput,2.9442246090069717,catapult,FF,706,FF,706,catapult_fpga_latency
Throughput,2.9442246090069717,catapult,DSP,155,FF,706,catapult_fpga_latency
Throughput,2.9442246090069717,catapult,BRAM,1,FF,706,catapult_fpga_latency
Throughput,3.111581305619516,catapult,CLB,1747,FF,712,catapult_fpga_latency
Throughput,3.111581305619516,catapult,LUT,7260,FF,712,catapult_fpga_latency
Throughput,3.111581305619516,catapult,FF,712,FF,712,catapult_fpga_latency
Throughput,3.111581305619516,catapult,DSP,155,FF,712,catapult_fpga_latency
Throughput,3.111581305619516,catapult,BRAM,1,FF,712,catapult_fpga_latency
Throughput,2.8179968551155095,catapult,CLB,1777,FF,864,catapult_fpga_latency
Throughput,2.8179968551155095,catapult,LUT,7670,FF,864,catapult_fpga_latency
Throughput,2.8179968551155095,catapult,FF,864,FF,864,catapult_fpga_latency
Throughput,2.8179968551155095,catapult,DSP,155,FF,864,catapult_fpga_latency
Throughput,2.8179968551155095,catapult,BRAM,1,FF,864,catapult_fpga_latency
Throughput,2.934496176351482,catapult,CLB,2027,FF,1088,catapult_fpga_latency
Throughput,2.934496176351482,catapult,LUT,9009,FF,1088,catapult_fpga_latency
Throughput,2.934496176351482,catapult,FF,1088,FF,1088,catapult_fpga_latency
Throughput,2.934496176351482,catapult,DSP,155,FF,1088,catapult_fpga_latency
Throughput,2.934496176351482,catapult,BRAM,1,FF,1088,catapult_fpga_latency
Throughput,3.0631342602377605,catapult,CLB,489,FF,757,catapult_fpga_latency
Throughput,3.0631342602377605,catapult,LUT,2819,FF,757,catapult_fpga_latency
Throughput,3.0631342602377605,catapult,FF,757,FF,757,catapult_fpga_latency
Throughput,3.0631342602377605,catapult,DSP,17,FF,757,catapult_fpga_latency
Throughput,3.0631342602377605,catapult,BRAM,1,FF,757,catapult_fpga_latency
Throughput,3.184611955033279,catapult,CLB,558,FF,767,catapult_fpga_latency
Throughput,3.184611955033279,catapult,LUT,3103,FF,767,catapult_fpga_latency
Throughput,3.184611955033279,catapult,FF,767,FF,767,catapult_fpga_latency
Throughput,3.184611955033279,catapult,DSP,17,FF,767,catapult_fpga_latency
Throughput,3.184611955033279,catapult,BRAM,1,FF,767,catapult_fpga_latency
Throughput,2.987179027613483,catapult,CLB,639,FF,912,catapult_fpga_latency
Throughput,2.987179027613483,catapult,LUT,3590,FF,912,catapult_fpga_latency
Throughput,2.987179027613483,catapult,FF,912,FF,912,catapult_fpga_latency
Throughput,2.987179027613483,catapult,DSP,17,FF,912,catapult_fpga_latency
Throughput,2.987179027613483,catapult,BRAM,1,FF,912,catapult_fpga_latency
Throughput,3.1334407059015223,catapult,CLB,897,FF,917,catapult_fpga_latency
Throughput,3.1334407059015223,catapult,LUT,4792,FF,917,catapult_fpga_latency
Throughput,3.1334407059015223,catapult,FF,917,FF,917,catapult_fpga_latency
Throughput,3.1334407059015223,catapult,DSP,17,FF,917,catapult_fpga_latency
Throughput,3.1334407059015223,catapult,BRAM,1,FF,917,catapult_fpga_latency
Throughput,2.9741634421778014,catapult,CLB,781,FF,1016,catapult_fpga_latency
Throughput,2.9741634421778014,catapult,LUT,4072,FF,1016,catapult_fpga_latency
Throughput,2.9741634421778014,catapult,FF,1016,FF,1016,catapult_fpga_latency
Throughput,2.9741634421778014,catapult,DSP,35,FF,1016,catapult_fpga_latency
Throughput,2.9741634421778014,catapult,BRAM,1,FF,1016,catapult_fpga_latency
Throughput,2.8993406899271106,catapult,CLB,769,FF,977,catapult_fpga_latency
Throughput,2.8993406899271106,catapult,LUT,4286,FF,977,catapult_fpga_latency
Throughput,2.8993406899271106,catapult,FF,977,FF,977,catapult_fpga_latency
Throughput,2.8993406899271106,catapult,DSP,35,FF,977,catapult_fpga_latency
Throughput,2.8993406899271106,catapult,BRAM,1,FF,977,catapult_fpga_latency
Throughput,2.9123442623905684,catapult,CLB,994,FF,1145,catapult_fpga_latency
Throughput,2.9123442623905684,catapult,LUT,4963,FF,1145,catapult_fpga_latency
Throughput,2.9123442623905684,catapult,FF,1145,FF,1145,catapult_fpga_latency
Throughput,2.9123442623905684,catapult,DSP,35,FF,1145,catapult_fpga_latency
Throughput,2.9123442623905684,catapult,BRAM,1,FF,1145,catapult_fpga_latency
Throughput,2.5735190041510863,catapult,CLB,1149,FF,1107,catapult_fpga_latency
Throughput,2.5735190041510863,catapult,LUT,6381,FF,1107,catapult_fpga_latency
Throughput,2.5735190041510863,catapult,FF,1107,FF,1107,catapult_fpga_latency
Throughput,2.5735190041510863,catapult,DSP,35,FF,1107,catapult_fpga_latency
Throughput,2.5735190041510863,catapult,BRAM,1,FF,1107,catapult_fpga_latency
Throughput,2.849075902231111,catapult,CLB,836,FF,1097,catapult_fpga_latency
Throughput,2.849075902231111,catapult,LUT,4126,FF,1097,catapult_fpga_latency
Throughput,2.849075902231111,catapult,FF,1097,FF,1097,catapult_fpga_latency
Throughput,2.849075902231111,catapult,DSP,52,FF,1097,catapult_fpga_latency
Throughput,2.849075902231111,catapult,BRAM,1,FF,1097,catapult_fpga_latency
Throughput,2.971503283511128,catapult,CLB,821,FF,1102,catapult_fpga_latency
Throughput,2.971503283511128,catapult,LUT,4362,FF,1102,catapult_fpga_latency
Throughput,2.971503283511128,catapult,FF,1102,FF,1102,catapult_fpga_latency
Throughput,2.971503283511128,catapult,DSP,52,FF,1102,catapult_fpga_latency
Throughput,2.971503283511128,catapult,BRAM,1,FF,1102,catapult_fpga_latency
Throughput,2.9240193570081434,catapult,CLB,940,FF,1150,catapult_fpga_latency
Throughput,2.9240193570081434,catapult,LUT,5143,FF,1150,catapult_fpga_latency
Throughput,2.9240193570081434,catapult,FF,1150,FF,1150,catapult_fpga_latency
Throughput,2.9240193570081434,catapult,DSP,52,FF,1150,catapult_fpga_latency
Throughput,2.9240193570081434,catapult,BRAM,1,FF,1150,catapult_fpga_latency
Throughput,2.928197665055182,catapult,CLB,1458,FF,1438,catapult_fpga_latency
Throughput,2.928197665055182,catapult,LUT,7120,FF,1438,catapult_fpga_latency
Throughput,2.928197665055182,catapult,FF,1438,FF,1438,catapult_fpga_latency
Throughput,2.928197665055182,catapult,DSP,52,FF,1438,catapult_fpga_latency
Throughput,2.928197665055182,catapult,BRAM,1,FF,1438,catapult_fpga_latency
Throughput,2.8546878256128303,catapult,CLB,1683,FF,1043,catapult_fpga_latency
Throughput,2.8546878256128303,catapult,LUT,7320,FF,1043,catapult_fpga_latency
Throughput,2.8546878256128303,catapult,FF,1043,FF,1043,catapult_fpga_latency
Throughput,2.8546878256128303,catapult,DSP,125,FF,1043,catapult_fpga_latency
Throughput,2.8546878256128303,catapult,BRAM,1,FF,1043,catapult_fpga_latency
Throughput,2.9745880939136953,catapult,CLB,1758,FF,1112,catapult_fpga_latency
Throughput,2.9745880939136953,catapult,LUT,7937,FF,1112,catapult_fpga_latency
Throughput,2.9745880939136953,catapult,FF,1112,FF,1112,catapult_fpga_latency
Throughput,2.9745880939136953,catapult,DSP,125,FF,1112,catapult_fpga_latency
Throughput,2.9745880939136953,catapult,BRAM,1,FF,1112,catapult_fpga_latency
Throughput,2.98526176267766,catapult,CLB,1968,FF,1065,catapult_fpga_latency
Throughput,2.98526176267766,catapult,LUT,9081,FF,1065,catapult_fpga_latency
Throughput,2.98526176267766,catapult,FF,1065,FF,1065,catapult_fpga_latency
Throughput,2.98526176267766,catapult,DSP,125,FF,1065,catapult_fpga_latency
Throughput,2.98526176267766,catapult,BRAM,1,FF,1065,catapult_fpga_latency
Throughput,2.9551176727857307,catapult,CLB,2313,FF,1154,catapult_fpga_latency
Throughput,2.9551176727857307,catapult,LUT,11400,FF,1154,catapult_fpga_latency
Throughput,2.9551176727857307,catapult,FF,1154,FF,1154,catapult_fpga_latency
Throughput,2.9551176727857307,catapult,DSP,125,FF,1154,catapult_fpga_latency
Throughput,2.9551176727857307,catapult,BRAM,1,FF,1154,catapult_fpga_latency
Throughput,2.8159257496698324,catapult,CLB,1709,FF,790,catapult_fpga_latency
Throughput,2.8159257496698324,catapult,LUT,6757,FF,790,catapult_fpga_latency
Throughput,2.8159257496698324,catapult,FF,790,FF,790,catapult_fpga_latency
Throughput,2.8159257496698324,catapult,DSP,155,FF,790,catapult_fpga_latency
Throughput,2.8159257496698324,catapult,BRAM,1,FF,790,catapult_fpga_latency
Throughput,3.0619056075739297,catapult,CLB,1690,FF,755,catapult_fpga_latency
Throughput,3.0619056075739297,catapult,LUT,7022,FF,755,catapult_fpga_latency
Throughput,3.0619056075739297,catapult,FF,755,FF,755,catapult_fpga_latency
Throughput,3.0619056075739297,catapult,DSP,155,FF,755,catapult_fpga_latency
Throughput,3.0619056075739297,catapult,BRAM,1,FF,755,catapult_fpga_latency
Throughput,3.0592640634368995,catapult,CLB,1725,FF,850,catapult_fpga_latency
Throughput,3.0592640634368995,catapult,LUT,7930,FF,850,catapult_fpga_latency
Throughput,3.0592640634368995,catapult,FF,850,FF,850,catapult_fpga_latency
Throughput,3.0592640634368995,catapult,DSP,155,FF,850,catapult_fpga_latency
Throughput,3.0592640634368995,catapult,BRAM,1,FF,850,catapult_fpga_latency
Throughput,3.0629653793023177,catapult,CLB,2240,FF,1264,catapult_fpga_latency
Throughput,3.0629653793023177,catapult,LUT,9505,FF,1264,catapult_fpga_latency
Throughput,3.0629653793023177,catapult,FF,1264,FF,1264,catapult_fpga_latency
Throughput,3.0629653793023177,catapult,DSP,155,FF,1264,catapult_fpga_latency
Throughput,3.0629653793023177,catapult,BRAM,1,FF,1264,catapult_fpga_latency
Throughput,3.1060144864515644,catapult,CLB,601,FF,874,catapult_fpga_latency
Throughput,3.1060144864515644,catapult,LUT,3373,FF,874,catapult_fpga_latency
Throughput,3.1060144864515644,catapult,FF,874,FF,874,catapult_fpga_latency
Throughput,3.1060144864515644,catapult,DSP,17,FF,874,catapult_fpga_latency
Throughput,3.1060144864515644,catapult,BRAM,1,FF,874,catapult_fpga_latency
Throughput,2.9731200218821634,catapult,CLB,634,FF,873,catapult_fpga_latency
Throughput,2.9731200218821634,catapult,LUT,3758,FF,873,catapult_fpga_latency
Throughput,2.9731200218821634,catapult,FF,873,FF,873,catapult_fpga_latency
Throughput,2.9731200218821634,catapult,DSP,17,FF,873,catapult_fpga_latency
Throughput,2.9731200218821634,catapult,BRAM,1,FF,873,catapult_fpga_latency
Throughput,2.900299310888884,catapult,CLB,854,FF,992,catapult_fpga_latency
Throughput,2.900299310888884,catapult,LUT,4835,FF,992,catapult_fpga_latency
Throughput,2.900299310888884,catapult,FF,992,FF,992,catapult_fpga_latency
Throughput,2.900299310888884,catapult,DSP,17,FF,992,catapult_fpga_latency
Throughput,2.900299310888884,catapult,BRAM,1,FF,992,catapult_fpga_latency
Throughput,2.955318539008727,catapult,CLB,1093,FF,1311,catapult_fpga_latency
Throughput,2.955318539008727,catapult,LUT,6683,FF,1311,catapult_fpga_latency
Throughput,2.955318539008727,catapult,FF,1311,FF,1311,catapult_fpga_latency
Throughput,2.955318539008727,catapult,DSP,17,FF,1311,catapult_fpga_latency
Throughput,2.955318539008727,catapult,BRAM,1,FF,1311,catapult_fpga_latency
Throughput,2.994872777804399,catapult,CLB,961,FF,1244,catapult_fpga_latency
Throughput,2.994872777804399,catapult,LUT,5157,FF,1244,catapult_fpga_latency
Throughput,2.994872777804399,catapult,FF,1244,FF,1244,catapult_fpga_latency
Throughput,2.994872777804399,catapult,DSP,34,FF,1244,catapult_fpga_latency
Throughput,2.994872777804399,catapult,BRAM,1,FF,1244,catapult_fpga_latency
Throughput,2.910852239318628,catapult,CLB,1064,FF,1286,catapult_fpga_latency
Throughput,2.910852239318628,catapult,LUT,5871,FF,1286,catapult_fpga_latency
Throughput,2.910852239318628,catapult,FF,1286,FF,1286,catapult_fpga_latency
Throughput,2.910852239318628,catapult,DSP,35,FF,1286,catapult_fpga_latency
Throughput,2.910852239318628,catapult,BRAM,1,FF,1286,catapult_fpga_latency
Throughput,2.895051488490723,catapult,CLB,1260,FF,1322,catapult_fpga_latency
Throughput,2.895051488490723,catapult,LUT,7078,FF,1322,catapult_fpga_latency
Throughput,2.895051488490723,catapult,FF,1322,FF,1322,catapult_fpga_latency
Throughput,2.895051488490723,catapult,DSP,35,FF,1322,catapult_fpga_latency
Throughput,2.895051488490723,catapult,BRAM,1,FF,1322,catapult_fpga_latency
Throughput,2.885403321676304,catapult,CLB,1711,FF,1584,catapult_fpga_latency
Throughput,2.885403321676304,catapult,LUT,10409,FF,1584,catapult_fpga_latency
Throughput,2.885403321676304,catapult,FF,1584,FF,1584,catapult_fpga_latency
Throughput,2.885403321676304,catapult,DSP,35,FF,1584,catapult_fpga_latency
Throughput,2.885403321676304,catapult,BRAM,1,FF,1584,catapult_fpga_latency
Throughput,2.9465843194568855,catapult,CLB,1093,FF,1452,catapult_fpga_latency
Throughput,2.9465843194568855,catapult,LUT,5571,FF,1452,catapult_fpga_latency
Throughput,2.9465843194568855,catapult,FF,1452,FF,1452,catapult_fpga_latency
Throughput,2.9465843194568855,catapult,DSP,52,FF,1452,catapult_fpga_latency
Throughput,2.9465843194568855,catapult,BRAM,1,FF,1452,catapult_fpga_latency
Throughput,3.0674093887266567,catapult,CLB,1060,FF,1488,catapult_fpga_latency
Throughput,3.0674093887266567,catapult,LUT,5958,FF,1488,catapult_fpga_latency
Throughput,3.0674093887266567,catapult,FF,1488,FF,1488,catapult_fpga_latency
Throughput,3.0674093887266567,catapult,DSP,52,FF,1488,catapult_fpga_latency
Throughput,3.0674093887266567,catapult,BRAM,1,FF,1488,catapult_fpga_latency
Throughput,2.847907499964401,catapult,CLB,1309,FF,1516,catapult_fpga_latency
Throughput,2.847907499964401,catapult,LUT,7478,FF,1516,catapult_fpga_latency
Throughput,2.847907499964401,catapult,FF,1516,FF,1516,catapult_fpga_latency
Throughput,2.847907499964401,catapult,DSP,52,FF,1516,catapult_fpga_latency
Throughput,2.847907499964401,catapult,BRAM,1,FF,1516,catapult_fpga_latency
Throughput,2.848061609268732,catapult,CLB,1788,FF,1820,catapult_fpga_latency
Throughput,2.848061609268732,catapult,LUT,10581,FF,1820,catapult_fpga_latency
Throughput,2.848061609268732,catapult,FF,1820,FF,1820,catapult_fpga_latency
Throughput,2.848061609268732,catapult,DSP,52,FF,1820,catapult_fpga_latency
Throughput,2.848061609268732,catapult,BRAM,1,FF,1820,catapult_fpga_latency
Throughput,2.9701970428718245,catapult,CLB,2133,FF,1308,catapult_fpga_latency
Throughput,2.9701970428718245,catapult,LUT,10094,FF,1308,catapult_fpga_latency
Throughput,2.9701970428718245,catapult,FF,1308,FF,1308,catapult_fpga_latency
Throughput,2.9701970428718245,catapult,DSP,125,FF,1308,catapult_fpga_latency
Throughput,2.9701970428718245,catapult,BRAM,1,FF,1308,catapult_fpga_latency
Throughput,3.039061051697468,catapult,CLB,2055,FF,1430,catapult_fpga_latency
Throughput,3.039061051697468,catapult,LUT,10580,FF,1430,catapult_fpga_latency
Throughput,3.039061051697468,catapult,FF,1430,FF,1430,catapult_fpga_latency
Throughput,3.039061051697468,catapult,DSP,125,FF,1430,catapult_fpga_latency
Throughput,3.039061051697468,catapult,BRAM,1,FF,1430,catapult_fpga_latency
Throughput,3.0728291230452967,catapult,CLB,2644,FF,1501,catapult_fpga_latency
Throughput,3.0728291230452967,catapult,LUT,12950,FF,1501,catapult_fpga_latency
Throughput,3.0728291230452967,catapult,FF,1501,FF,1501,catapult_fpga_latency
Throughput,3.0728291230452967,catapult,DSP,125,FF,1501,catapult_fpga_latency
Throughput,3.0728291230452967,catapult,BRAM,1,FF,1501,catapult_fpga_latency
Throughput,3.042565491222198,catapult,CLB,2977,FF,1528,catapult_fpga_latency
Throughput,3.042565491222198,catapult,LUT,16213,FF,1528,catapult_fpga_latency
Throughput,3.042565491222198,catapult,FF,1528,FF,1528,catapult_fpga_latency
Throughput,3.042565491222198,catapult,DSP,125,FF,1528,catapult_fpga_latency
Throughput,3.042565491222198,catapult,BRAM,1,FF,1528,catapult_fpga_latency
Throughput,2.9092432476464225,catapult,CLB,2021,FF,1234,catapult_fpga_latency
Throughput,2.9092432476464225,catapult,LUT,8453,FF,1234,catapult_fpga_latency
Throughput,2.9092432476464225,catapult,FF,1234,FF,1234,catapult_fpga_latency
Throughput,2.9092432476464225,catapult,DSP,155,FF,1234,catapult_fpga_latency
Throughput,2.9092432476464225,catapult,BRAM,1,FF,1234,catapult_fpga_latency
Throughput,3.006460884440663,catapult,CLB,2135,FF,1266,catapult_fpga_latency
Throughput,3.006460884440663,catapult,LUT,9602,FF,1266,catapult_fpga_latency
Throughput,3.006460884440663,catapult,FF,1266,FF,1266,catapult_fpga_latency
Throughput,3.006460884440663,catapult,DSP,155,FF,1266,catapult_fpga_latency
Throughput,3.006460884440663,catapult,BRAM,1,FF,1266,catapult_fpga_latency
Throughput,2.5820911323244244,catapult,CLB,2253,FF,1556,catapult_fpga_latency
Throughput,2.5820911323244244,catapult,LUT,10854,FF,1556,catapult_fpga_latency
Throughput,2.5820911323244244,catapult,FF,1556,FF,1556,catapult_fpga_latency
Throughput,2.5820911323244244,catapult,DSP,155,FF,1556,catapult_fpga_latency
Throughput,2.5820911323244244,catapult,BRAM,1,FF,1556,catapult_fpga_latency
Throughput,3.195766248873492,catapult,CLB,544,FF,707,catapult_fpga_latency
Throughput,3.195766248873492,catapult,LUT,3162,FF,707,catapult_fpga_latency
Throughput,3.195766248873492,catapult,FF,707,FF,707,catapult_fpga_latency
Throughput,3.195766248873492,catapult,DSP,17,FF,707,catapult_fpga_latency
Throughput,3.195766248873492,catapult,BRAM,1,FF,707,catapult_fpga_latency
Throughput,3.1122107589125934,catapult,CLB,673,FF,771,catapult_fpga_latency
Throughput,3.1122107589125934,catapult,LUT,3438,FF,771,catapult_fpga_latency
Throughput,3.1122107589125934,catapult,FF,771,FF,771,catapult_fpga_latency
Throughput,3.1122107589125934,catapult,DSP,17,FF,771,catapult_fpga_latency
Throughput,3.1122107589125934,catapult,BRAM,1,FF,771,catapult_fpga_latency
Throughput,3.089996137504828,catapult,CLB,776,FF,822,catapult_fpga_latency
Throughput,3.089996137504828,catapult,LUT,4191,FF,822,catapult_fpga_latency
Throughput,3.089996137504828,catapult,FF,822,FF,822,catapult_fpga_latency
Throughput,3.089996137504828,catapult,DSP,17,FF,822,catapult_fpga_latency
Throughput,3.089996137504828,catapult,BRAM,1,FF,822,catapult_fpga_latency
Throughput,3.2147105153180955,catapult,CLB,965,FF,872,catapult_fpga_latency
Throughput,3.2147105153180955,catapult,LUT,5755,FF,872,catapult_fpga_latency
Throughput,3.2147105153180955,catapult,FF,872,FF,872,catapult_fpga_latency
Throughput,3.2147105153180955,catapult,DSP,17,FF,872,catapult_fpga_latency
Throughput,3.2147105153180955,catapult,BRAM,1,FF,872,catapult_fpga_latency
Throughput,2.8699510386352807,catapult,CLB,840,FF,1122,catapult_fpga_latency
Throughput,2.8699510386352807,catapult,LUT,4492,FF,1122,catapult_fpga_latency
Throughput,2.8699510386352807,catapult,FF,1122,FF,1122,catapult_fpga_latency
Throughput,2.8699510386352807,catapult,DSP,35,FF,1122,catapult_fpga_latency
Throughput,2.8699510386352807,catapult,BRAM,1,FF,1122,catapult_fpga_latency
Throughput,3.0889271229423882,catapult,CLB,942,FF,1060,catapult_fpga_latency
Throughput,3.0889271229423882,catapult,LUT,5170,FF,1060,catapult_fpga_latency
Throughput,3.0889271229423882,catapult,FF,1060,FF,1060,catapult_fpga_latency
Throughput,3.0889271229423882,catapult,DSP,35,FF,1060,catapult_fpga_latency
Throughput,3.0889271229423882,catapult,BRAM,1,FF,1060,catapult_fpga_latency
Throughput,3.0385716282489925,catapult,CLB,1120,FF,1182,catapult_fpga_latency
Throughput,3.0385716282489925,catapult,LUT,6357,FF,1182,catapult_fpga_latency
Throughput,3.0385716282489925,catapult,FF,1182,FF,1182,catapult_fpga_latency
Throughput,3.0385716282489925,catapult,DSP,35,FF,1182,catapult_fpga_latency
Throughput,3.0385716282489925,catapult,BRAM,1,FF,1182,catapult_fpga_latency
Throughput,3.0948062960739287,catapult,CLB,1388,FF,1182,catapult_fpga_latency
Throughput,3.0948062960739287,catapult,LUT,8282,FF,1182,catapult_fpga_latency
Throughput,3.0948062960739287,catapult,FF,1182,FF,1182,catapult_fpga_latency
Throughput,3.0948062960739287,catapult,DSP,35,FF,1182,catapult_fpga_latency
Throughput,3.0948062960739287,catapult,BRAM,1,FF,1182,catapult_fpga_latency
Throughput,3.048064935975396,catapult,CLB,958,FF,1162,catapult_fpga_latency
Throughput,3.048064935975396,catapult,LUT,5195,FF,1162,catapult_fpga_latency
Throughput,3.048064935975396,catapult,FF,1162,FF,1162,catapult_fpga_latency
Throughput,3.048064935975396,catapult,DSP,52,FF,1162,catapult_fpga_latency
Throughput,3.048064935975396,catapult,BRAM,1,FF,1162,catapult_fpga_latency
Throughput,3.1494575059446013,catapult,CLB,1026,FF,1183,catapult_fpga_latency
Throughput,3.1494575059446013,catapult,LUT,5667,FF,1183,catapult_fpga_latency
Throughput,3.1494575059446013,catapult,FF,1183,FF,1183,catapult_fpga_latency
Throughput,3.1494575059446013,catapult,DSP,52,FF,1183,catapult_fpga_latency
Throughput,3.1494575059446013,catapult,BRAM,1,FF,1183,catapult_fpga_latency
Throughput,3.0001920122887866,catapult,CLB,1240,FF,1238,catapult_fpga_latency
Throughput,3.0001920122887866,catapult,LUT,6780,FF,1238,catapult_fpga_latency
Throughput,3.0001920122887866,catapult,FF,1238,FF,1238,catapult_fpga_latency
Throughput,3.0001920122887866,catapult,DSP,52,FF,1238,catapult_fpga_latency
Throughput,3.0001920122887866,catapult,BRAM,1,FF,1238,catapult_fpga_latency
Throughput,2.9317087757770492,catapult,CLB,1594,FF,1353,catapult_fpga_latency
Throughput,2.9317087757770492,catapult,LUT,9023,FF,1353,catapult_fpga_latency
Throughput,2.9317087757770492,catapult,FF,1353,FF,1353,catapult_fpga_latency
Throughput,2.9317087757770492,catapult,DSP,52,FF,1353,catapult_fpga_latency
Throughput,2.9317087757770492,catapult,BRAM,1,FF,1353,catapult_fpga_latency
Throughput,2.92177246404759,catapult,CLB,1759,FF,1117,catapult_fpga_latency
Throughput,2.92177246404759,catapult,LUT,8378,FF,1117,catapult_fpga_latency
Throughput,2.92177246404759,catapult,FF,1117,FF,1117,catapult_fpga_latency
Throughput,2.92177246404759,catapult,DSP,125,FF,1117,catapult_fpga_latency
Throughput,2.92177246404759,catapult,BRAM,1,FF,1117,catapult_fpga_latency
Throughput,3.059966156774306,catapult,CLB,1898,FF,1210,catapult_fpga_latency
Throughput,3.059966156774306,catapult,LUT,9194,FF,1210,catapult_fpga_latency
Throughput,3.059966156774306,catapult,FF,1210,FF,1210,catapult_fpga_latency
Throughput,3.059966156774306,catapult,DSP,125,FF,1210,catapult_fpga_latency
Throughput,3.059966156774306,catapult,BRAM,1,FF,1210,catapult_fpga_latency
Throughput,3.03953215521067,catapult,CLB,2260,FF,1187,catapult_fpga_latency
Throughput,3.03953215521067,catapult,LUT,11191,FF,1187,catapult_fpga_latency
Throughput,3.03953215521067,catapult,FF,1187,FF,1187,catapult_fpga_latency
Throughput,3.03953215521067,catapult,DSP,125,FF,1187,catapult_fpga_latency
Throughput,3.03953215521067,catapult,BRAM,1,FF,1187,catapult_fpga_latency
Throughput,3.119161319904304,catapult,CLB,2760,FF,1188,catapult_fpga_latency
Throughput,3.119161319904304,catapult,LUT,14869,FF,1188,catapult_fpga_latency
Throughput,3.119161319904304,catapult,FF,1188,FF,1188,catapult_fpga_latency
Throughput,3.119161319904304,catapult,DSP,125,FF,1188,catapult_fpga_latency
Throughput,3.119161319904304,catapult,BRAM,1,FF,1188,catapult_fpga_latency
Throughput,3.0593576572662804,catapult,CLB,1826,FF,804,catapult_fpga_latency
Throughput,3.0593576572662804,catapult,LUT,8197,FF,804,catapult_fpga_latency
Throughput,3.0593576572662804,catapult,FF,804,FF,804,catapult_fpga_latency
Throughput,3.0593576572662804,catapult,DSP,155,FF,804,catapult_fpga_latency
Throughput,3.0593576572662804,catapult,BRAM,1,FF,804,catapult_fpga_latency
Throughput,2.9886699522111675,catapult,CLB,1849,FF,833,catapult_fpga_latency
Throughput,2.9886699522111675,catapult,LUT,8836,FF,833,catapult_fpga_latency
Throughput,2.9886699522111675,catapult,FF,833,FF,833,catapult_fpga_latency
Throughput,2.9886699522111675,catapult,DSP,155,FF,833,catapult_fpga_latency
Throughput,2.9886699522111675,catapult,BRAM,1,FF,833,catapult_fpga_latency
Throughput,3.1174499259605644,catapult,CLB,1986,FF,870,catapult_fpga_latency
Throughput,3.1174499259605644,catapult,LUT,9431,FF,870,catapult_fpga_latency
Throughput,3.1174499259605644,catapult,FF,870,FF,870,catapult_fpga_latency
Throughput,3.1174499259605644,catapult,DSP,155,FF,870,catapult_fpga_latency
Throughput,3.1174499259605644,catapult,BRAM,1,FF,870,catapult_fpga_latency
Throughput,3.098200565111783,catapult,CLB,2417,FF,1310,catapult_fpga_latency
Throughput,3.098200565111783,catapult,LUT,11536,FF,1310,catapult_fpga_latency
Throughput,3.098200565111783,catapult,FF,1310,FF,1310,catapult_fpga_latency
Throughput,3.098200565111783,catapult,DSP,155,FF,1310,catapult_fpga_latency
Throughput,3.098200565111783,catapult,BRAM,1,FF,1310,catapult_fpga_latency
Throughput,3.037261119412958,catapult,CLB,632,FF,1149,catapult_fpga_latency
Throughput,3.037261119412958,catapult,LUT,3711,FF,1149,catapult_fpga_latency
Throughput,3.037261119412958,catapult,FF,1149,FF,1149,catapult_fpga_latency
Throughput,3.037261119412958,catapult,DSP,17,FF,1149,catapult_fpga_latency
Throughput,3.037261119412958,catapult,BRAM,1,FF,1149,catapult_fpga_latency
Throughput,3.151641217163838,catapult,CLB,757,FF,1116,catapult_fpga_latency
Throughput,3.151641217163838,catapult,LUT,4394,FF,1116,catapult_fpga_latency
Throughput,3.151641217163838,catapult,FF,1116,FF,1116,catapult_fpga_latency
Throughput,3.151641217163838,catapult,DSP,17,FF,1116,catapult_fpga_latency
Throughput,3.151641217163838,catapult,BRAM,1,FF,1116,catapult_fpga_latency
Throughput,3.218445555165766,catapult,CLB,968,FF,1258,catapult_fpga_latency
Throughput,3.218445555165766,catapult,LUT,5707,FF,1258,catapult_fpga_latency
Throughput,3.218445555165766,catapult,FF,1258,FF,1258,catapult_fpga_latency
Throughput,3.218445555165766,catapult,DSP,17,FF,1258,catapult_fpga_latency
Throughput,3.218445555165766,catapult,BRAM,1,FF,1258,catapult_fpga_latency
Throughput,3.0640822154540053,catapult,CLB,1414,FF,1536,catapult_fpga_latency
Throughput,3.0640822154540053,catapult,LUT,8535,FF,1536,catapult_fpga_latency
Throughput,3.0640822154540053,catapult,FF,1536,FF,1536,catapult_fpga_latency
Throughput,3.0640822154540053,catapult,DSP,17,FF,1536,catapult_fpga_latency
Throughput,3.0640822154540053,catapult,BRAM,1,FF,1536,catapult_fpga_latency
Throughput,2.812551856424853,catapult,CLB,1105,FF,1519,catapult_fpga_latency
Throughput,2.812551856424853,catapult,LUT,5954,FF,1519,catapult_fpga_latency
Throughput,2.812551856424853,catapult,FF,1519,FF,1519,catapult_fpga_latency
Throughput,2.812551856424853,catapult,DSP,35,FF,1519,catapult_fpga_latency
Throughput,2.812551856424853,catapult,BRAM,1,FF,1519,catapult_fpga_latency
Throughput,2.8812382409464288,catapult,CLB,1123,FF,1407,catapult_fpga_latency
Throughput,2.8812382409464288,catapult,LUT,6776,FF,1407,catapult_fpga_latency
Throughput,2.8812382409464288,catapult,FF,1407,FF,1407,catapult_fpga_latency
Throughput,2.8812382409464288,catapult,DSP,35,FF,1407,catapult_fpga_latency
Throughput,2.8812382409464288,catapult,BRAM,1,FF,1407,catapult_fpga_latency
Throughput,2.8787002092815053,catapult,CLB,1512,FF,1614,catapult_fpga_latency
Throughput,2.8787002092815053,catapult,LUT,9062,FF,1614,catapult_fpga_latency
Throughput,2.8787002092815053,catapult,FF,1614,FF,1614,catapult_fpga_latency
Throughput,2.8787002092815053,catapult,DSP,35,FF,1614,catapult_fpga_latency
Throughput,2.8787002092815053,catapult,BRAM,1,FF,1614,catapult_fpga_latency
Throughput,3.036025478325814,catapult,CLB,2296,FF,1828,catapult_fpga_latency
Throughput,3.036025478325814,catapult,LUT,13764,FF,1828,catapult_fpga_latency
Throughput,3.036025478325814,catapult,FF,1828,FF,1828,catapult_fpga_latency
Throughput,3.036025478325814,catapult,DSP,35,FF,1828,catapult_fpga_latency
Throughput,3.036025478325814,catapult,BRAM,1,FF,1828,catapult_fpga_latency
Throughput,2.978371069294781,catapult,CLB,1226,FF,1597,catapult_fpga_latency
Throughput,2.978371069294781,catapult,LUT,6452,FF,1597,catapult_fpga_latency
Throughput,2.978371069294781,catapult,FF,1597,FF,1597,catapult_fpga_latency
Throughput,2.978371069294781,catapult,DSP,52,FF,1597,catapult_fpga_latency
Throughput,2.978371069294781,catapult,BRAM,1,FF,1597,catapult_fpga_latency
Throughput,3.023760711672321,catapult,CLB,1281,FF,1558,catapult_fpga_latency
Throughput,3.023760711672321,catapult,LUT,6893,FF,1558,catapult_fpga_latency
Throughput,3.023760711672321,catapult,FF,1558,FF,1558,catapult_fpga_latency
Throughput,3.023760711672321,catapult,DSP,52,FF,1558,catapult_fpga_latency
Throughput,3.023760711672321,catapult,BRAM,1,FF,1558,catapult_fpga_latency
Throughput,2.947209581967793,catapult,CLB,1593,FF,1749,catapult_fpga_latency
Throughput,2.947209581967793,catapult,LUT,8831,FF,1749,catapult_fpga_latency
Throughput,2.947209581967793,catapult,FF,1749,FF,1749,catapult_fpga_latency
Throughput,2.947209581967793,catapult,DSP,52,FF,1749,catapult_fpga_latency
Throughput,2.947209581967793,catapult,BRAM,1,FF,1749,catapult_fpga_latency
Throughput,3.037611708170568,catapult,CLB,2592,FF,2062,catapult_fpga_latency
Throughput,3.037611708170568,catapult,LUT,15039,FF,2062,catapult_fpga_latency
Throughput,3.037611708170568,catapult,FF,2062,FF,2062,catapult_fpga_latency
Throughput,3.037611708170568,catapult,DSP,52,FF,2062,catapult_fpga_latency
Throughput,3.037611708170568,catapult,BRAM,1,FF,2062,catapult_fpga_latency
Throughput,3.033446784243064,catapult,CLB,2034,FF,1575,catapult_fpga_latency
Throughput,3.033446784243064,catapult,LUT,10546,FF,1575,catapult_fpga_latency
Throughput,3.033446784243064,catapult,FF,1575,FF,1575,catapult_fpga_latency
Throughput,3.033446784243064,catapult,DSP,125,FF,1575,catapult_fpga_latency
Throughput,3.033446784243064,catapult,BRAM,1,FF,1575,catapult_fpga_latency
Throughput,2.807679565146589,catapult,CLB,2522,FF,1623,catapult_fpga_latency
Throughput,2.807679565146589,catapult,LUT,12393,FF,1623,catapult_fpga_latency
Throughput,2.807679565146589,catapult,FF,1623,FF,1623,catapult_fpga_latency
Throughput,2.807679565146589,catapult,DSP,125,FF,1623,catapult_fpga_latency
Throughput,2.807679565146589,catapult,BRAM,1,FF,1623,catapult_fpga_latency
Throughput,2.937703068724626,catapult,CLB,2582,FF,1709,catapult_fpga_latency
Throughput,2.937703068724626,catapult,LUT,13935,FF,1709,catapult_fpga_latency
Throughput,2.937703068724626,catapult,FF,1709,FF,1709,catapult_fpga_latency
Throughput,2.937703068724626,catapult,DSP,125,FF,1709,catapult_fpga_latency
Throughput,2.937703068724626,catapult,BRAM,1,FF,1709,catapult_fpga_latency
Throughput,2.9326029196994665,catapult,CLB,3439,FF,1922,catapult_fpga_latency
Throughput,2.9326029196994665,catapult,LUT,19823,FF,1922,catapult_fpga_latency
Throughput,2.9326029196994665,catapult,FF,1922,FF,1922,catapult_fpga_latency
Throughput,2.9326029196994665,catapult,DSP,125,FF,1922,catapult_fpga_latency
Throughput,2.9326029196994665,catapult,BRAM,1,FF,1922,catapult_fpga_latency
Throughput,2.954855714395466,catapult,CLB,2082,FF,1514,catapult_fpga_latency
Throughput,2.954855714395466,catapult,LUT,9430,FF,1514,catapult_fpga_latency
Throughput,2.954855714395466,catapult,FF,1514,FF,1514,catapult_fpga_latency
Throughput,2.954855714395466,catapult,DSP,155,FF,1514,catapult_fpga_latency
Throughput,2.954855714395466,catapult,BRAM,1,FF,1514,catapult_fpga_latency
Throughput,3.0150541654480825,catapult,CLB,2513,FF,1733,catapult_fpga_latency
Throughput,3.0150541654480825,catapult,LUT,12863,FF,1733,catapult_fpga_latency
Throughput,3.0150541654480825,catapult,FF,1733,FF,1733,catapult_fpga_latency
Throughput,3.0150541654480825,catapult,DSP,155,FF,1733,catapult_fpga_latency
Throughput,3.0150541654480825,catapult,BRAM,1,FF,1733,catapult_fpga_latency
Throughput,3.0083059326801296,catapult,CLB,3497,FF,1913,catapult_fpga_latency
Throughput,3.0083059326801296,catapult,LUT,18536,FF,1913,catapult_fpga_latency
Throughput,3.0083059326801296,catapult,FF,1913,FF,1913,catapult_fpga_latency
Throughput,3.0083059326801296,catapult,DSP,155,FF,1913,catapult_fpga_latency
Throughput,3.0083059326801296,catapult,BRAM,1,FF,1913,catapult_fpga_latency
Throughput,2.605340426806869,catapult,CLB,319,FF,519,catapult_fpga_latency
Throughput,2.605340426806869,catapult,LUT,1846,FF,519,catapult_fpga_latency
Throughput,2.605340426806869,catapult,FF,519,FF,519,catapult_fpga_latency
Throughput,2.605340426806869,catapult,DSP,9,FF,519,catapult_fpga_latency
Throughput,2.605340426806869,catapult,BRAM,1,FF,519,catapult_fpga_latency
Throughput,2.5760514798127727,catapult,CLB,334,FF,447,catapult_fpga_latency
Throughput,2.5760514798127727,catapult,LUT,1999,FF,447,catapult_fpga_latency
Throughput,2.5760514798127727,catapult,FF,447,FF,447,catapult_fpga_latency
Throughput,2.5760514798127727,catapult,DSP,9,FF,447,catapult_fpga_latency
Throughput,2.5760514798127727,catapult,BRAM,1,FF,447,catapult_fpga_latency
Throughput,2.521775531716371,catapult,CLB,410,FF,486,catapult_fpga_latency
Throughput,2.521775531716371,catapult,LUT,2360,FF,486,catapult_fpga_latency
Throughput,2.521775531716371,catapult,FF,486,FF,486,catapult_fpga_latency
Throughput,2.521775531716371,catapult,DSP,9,FF,486,catapult_fpga_latency
Throughput,2.521775531716371,catapult,BRAM,1,FF,486,catapult_fpga_latency
Throughput,2.8140398074071156,catapult,CLB,569,FF,559,catapult_fpga_latency
Throughput,2.8140398074071156,catapult,LUT,3108,FF,559,catapult_fpga_latency
Throughput,2.8140398074071156,catapult,FF,559,FF,559,catapult_fpga_latency
Throughput,2.8140398074071156,catapult,DSP,9,FF,559,catapult_fpga_latency
Throughput,2.8140398074071156,catapult,BRAM,1,FF,559,catapult_fpga_latency
Throughput,2.7324270783523463,catapult,CLB,381,FF,541,catapult_fpga_latency
Throughput,2.7324270783523463,catapult,LUT,2157,FF,541,catapult_fpga_latency
Throughput,2.7324270783523463,catapult,FF,541,FF,541,catapult_fpga_latency
Throughput,2.7324270783523463,catapult,DSP,9,FF,541,catapult_fpga_latency
Throughput,2.7324270783523463,catapult,BRAM,1,FF,541,catapult_fpga_latency
Throughput,2.562302382428755,catapult,CLB,422,FF,644,catapult_fpga_latency
Throughput,2.562302382428755,catapult,LUT,2400,FF,644,catapult_fpga_latency
Throughput,2.562302382428755,catapult,FF,644,FF,644,catapult_fpga_latency
Throughput,2.562302382428755,catapult,DSP,9,FF,644,catapult_fpga_latency
Throughput,2.562302382428755,catapult,BRAM,1,FF,644,catapult_fpga_latency
Throughput,2.6639458899310835,catapult,CLB,479,FF,609,catapult_fpga_latency
Throughput,2.6639458899310835,catapult,LUT,2818,FF,609,catapult_fpga_latency
Throughput,2.6639458899310835,catapult,FF,609,FF,609,catapult_fpga_latency
Throughput,2.6639458899310835,catapult,DSP,9,FF,609,catapult_fpga_latency
Throughput,2.6639458899310835,catapult,BRAM,1,FF,609,catapult_fpga_latency
Throughput,2.6188088086253085,catapult,CLB,684,FF,739,catapult_fpga_latency
Throughput,2.6188088086253085,catapult,LUT,3735,FF,739,catapult_fpga_latency
Throughput,2.6188088086253085,catapult,FF,739,FF,739,catapult_fpga_latency
Throughput,2.6188088086253085,catapult,DSP,9,FF,739,catapult_fpga_latency
Throughput,2.6188088086253085,catapult,BRAM,1,FF,739,catapult_fpga_latency
Throughput,2.7401389250434995,catapult,CLB,355,FF,509,catapult_fpga_latency
Throughput,2.7401389250434995,catapult,LUT,2035,FF,509,catapult_fpga_latency
Throughput,2.7401389250434995,catapult,FF,509,FF,509,catapult_fpga_latency
Throughput,2.7401389250434995,catapult,DSP,11,FF,509,catapult_fpga_latency
Throughput,2.7401389250434995,catapult,BRAM,1,FF,509,catapult_fpga_latency
Throughput,2.8057259254686966,catapult,CLB,387,FF,513,catapult_fpga_latency
Throughput,2.8057259254686966,catapult,LUT,2206,FF,513,catapult_fpga_latency
Throughput,2.8057259254686966,catapult,FF,513,FF,513,catapult_fpga_latency
Throughput,2.8057259254686966,catapult,DSP,10,FF,513,catapult_fpga_latency
Throughput,2.8057259254686966,catapult,BRAM,1,FF,513,catapult_fpga_latency
Throughput,2.66456343792633,catapult,CLB,479,FF,552,catapult_fpga_latency
Throughput,2.66456343792633,catapult,LUT,2635,FF,552,catapult_fpga_latency
Throughput,2.66456343792633,catapult,FF,552,FF,552,catapult_fpga_latency
Throughput,2.66456343792633,catapult,DSP,10,FF,552,catapult_fpga_latency
Throughput,2.66456343792633,catapult,BRAM,1,FF,552,catapult_fpga_latency
Throughput,2.849384390502432,catapult,CLB,694,FF,632,catapult_fpga_latency
Throughput,2.849384390502432,catapult,LUT,3483,FF,632,catapult_fpga_latency
Throughput,2.849384390502432,catapult,FF,632,FF,632,catapult_fpga_latency
Throughput,2.849384390502432,catapult,DSP,10,FF,632,catapult_fpga_latency
Throughput,2.849384390502432,catapult,BRAM,1,FF,632,catapult_fpga_latency
Throughput,2.6017478542084573,catapult,CLB,429,FF,552,catapult_fpga_latency
Throughput,2.6017478542084573,catapult,LUT,2567,FF,552,catapult_fpga_latency
Throughput,2.6017478542084573,catapult,FF,552,FF,552,catapult_fpga_latency
Throughput,2.6017478542084573,catapult,DSP,13,FF,552,catapult_fpga_latency
Throughput,2.6017478542084573,catapult,BRAM,1,FF,552,catapult_fpga_latency
Throughput,2.7898672023211697,catapult,CLB,508,FF,561,catapult_fpga_latency
Throughput,2.7898672023211697,catapult,LUT,2858,FF,561,catapult_fpga_latency
Throughput,2.7898672023211697,catapult,FF,561,FF,561,catapult_fpga_latency
Throughput,2.7898672023211697,catapult,DSP,14,FF,561,catapult_fpga_latency
Throughput,2.7898672023211697,catapult,BRAM,1,FF,561,catapult_fpga_latency
Throughput,2.627382050251309,catapult,CLB,606,FF,658,catapult_fpga_latency
Throughput,2.627382050251309,catapult,LUT,3614,FF,658,catapult_fpga_latency
Throughput,2.627382050251309,catapult,FF,658,FF,658,catapult_fpga_latency
Throughput,2.627382050251309,catapult,DSP,14,FF,658,catapult_fpga_latency
Throughput,2.627382050251309,catapult,BRAM,1,FF,658,catapult_fpga_latency
Throughput,2.769369663770829,catapult,CLB,874,FF,643,catapult_fpga_latency
Throughput,2.769369663770829,catapult,LUT,4744,FF,643,catapult_fpga_latency
Throughput,2.769369663770829,catapult,FF,643,FF,643,catapult_fpga_latency
Throughput,2.769369663770829,catapult,DSP,14,FF,643,catapult_fpga_latency
Throughput,2.769369663770829,catapult,BRAM,1,FF,643,catapult_fpga_latency
Throughput,2.658195882454578,catapult,CLB,389,FF,628,catapult_fpga_latency
Throughput,2.658195882454578,catapult,LUT,2344,FF,628,catapult_fpga_latency
Throughput,2.658195882454578,catapult,FF,628,FF,628,catapult_fpga_latency
Throughput,2.658195882454578,catapult,DSP,17,FF,628,catapult_fpga_latency
Throughput,2.658195882454578,catapult,BRAM,1,FF,628,catapult_fpga_latency
Throughput,2.5462786138059226,catapult,CLB,429,FF,697,catapult_fpga_latency
Throughput,2.5462786138059226,catapult,LUT,2439,FF,697,catapult_fpga_latency
Throughput,2.5462786138059226,catapult,FF,697,FF,697,catapult_fpga_latency
Throughput,2.5462786138059226,catapult,DSP,17,FF,697,catapult_fpga_latency
Throughput,2.5462786138059226,catapult,BRAM,1,FF,697,catapult_fpga_latency
Throughput,2.5741615955683237,catapult,CLB,562,FF,641,catapult_fpga_latency
Throughput,2.5741615955683237,catapult,LUT,2936,FF,641,catapult_fpga_latency
Throughput,2.5741615955683237,catapult,FF,641,FF,641,catapult_fpga_latency
Throughput,2.5741615955683237,catapult,DSP,17,FF,641,catapult_fpga_latency
Throughput,2.5741615955683237,catapult,BRAM,1,FF,641,catapult_fpga_latency
Throughput,2.777191481798287,catapult,CLB,720,FF,681,catapult_fpga_latency
Throughput,2.777191481798287,catapult,LUT,3830,FF,681,catapult_fpga_latency
Throughput,2.777191481798287,catapult,FF,681,FF,681,catapult_fpga_latency
Throughput,2.777191481798287,catapult,DSP,17,FF,681,catapult_fpga_latency
Throughput,2.777191481798287,catapult,BRAM,1,FF,681,catapult_fpga_latency
Throughput,2.6379864776813156,catapult,CLB,350,FF,485,catapult_fpga_latency
Throughput,2.6379864776813156,catapult,LUT,2054,FF,485,catapult_fpga_latency
Throughput,2.6379864776813156,catapult,FF,485,FF,485,catapult_fpga_latency
Throughput,2.6379864776813156,catapult,DSP,9,FF,485,catapult_fpga_latency
Throughput,2.6379864776813156,catapult,BRAM,1,FF,485,catapult_fpga_latency
Throughput,2.735184871145441,catapult,CLB,390,FF,498,catapult_fpga_latency
Throughput,2.735184871145441,catapult,LUT,2320,FF,498,catapult_fpga_latency
Throughput,2.735184871145441,catapult,FF,498,FF,498,catapult_fpga_latency
Throughput,2.735184871145441,catapult,DSP,9,FF,498,catapult_fpga_latency
Throughput,2.735184871145441,catapult,BRAM,1,FF,498,catapult_fpga_latency
Throughput,2.7242314942954593,catapult,CLB,507,FF,545,catapult_fpga_latency
Throughput,2.7242314942954593,catapult,LUT,2876,FF,545,catapult_fpga_latency
Throughput,2.7242314942954593,catapult,FF,545,FF,545,catapult_fpga_latency
Throughput,2.7242314942954593,catapult,DSP,9,FF,545,catapult_fpga_latency
Throughput,2.7242314942954593,catapult,BRAM,1,FF,545,catapult_fpga_latency
Throughput,2.8497985192446893,catapult,CLB,703,FF,629,catapult_fpga_latency
Throughput,2.8497985192446893,catapult,LUT,3957,FF,629,catapult_fpga_latency
Throughput,2.8497985192446893,catapult,FF,629,FF,629,catapult_fpga_latency
Throughput,2.8497985192446893,catapult,DSP,9,FF,629,catapult_fpga_latency
Throughput,2.8497985192446893,catapult,BRAM,1,FF,629,catapult_fpga_latency
Throughput,2.670890234424036,catapult,CLB,482,FF,594,catapult_fpga_latency
Throughput,2.670890234424036,catapult,LUT,2660,FF,594,catapult_fpga_latency
Throughput,2.670890234424036,catapult,FF,594,FF,594,catapult_fpga_latency
Throughput,2.670890234424036,catapult,DSP,9,FF,594,catapult_fpga_latency
Throughput,2.670890234424036,catapult,BRAM,1,FF,594,catapult_fpga_latency
Throughput,2.8685350391555033,catapult,CLB,505,FF,604,catapult_fpga_latency
Throughput,2.8685350391555033,catapult,LUT,2896,FF,604,catapult_fpga_latency
Throughput,2.8685350391555033,catapult,FF,604,FF,604,catapult_fpga_latency
Throughput,2.8685350391555033,catapult,DSP,9,FF,604,catapult_fpga_latency
Throughput,2.8685350391555033,catapult,BRAM,1,FF,604,catapult_fpga_latency
Throughput,2.8038378933083603,catapult,CLB,622,FF,645,catapult_fpga_latency
Throughput,2.8038378933083603,catapult,LUT,3673,FF,645,catapult_fpga_latency
Throughput,2.8038378933083603,catapult,FF,645,FF,645,catapult_fpga_latency
Throughput,2.8038378933083603,catapult,DSP,9,FF,645,catapult_fpga_latency
Throughput,2.8038378933083603,catapult,BRAM,1,FF,645,catapult_fpga_latency
Throughput,2.7609894281714795,catapult,CLB,867,FF,711,catapult_fpga_latency
Throughput,2.7609894281714795,catapult,LUT,4997,FF,711,catapult_fpga_latency
Throughput,2.7609894281714795,catapult,FF,711,FF,711,catapult_fpga_latency
Throughput,2.7609894281714795,catapult,DSP,9,FF,711,catapult_fpga_latency
Throughput,2.7609894281714795,catapult,BRAM,1,FF,711,catapult_fpga_latency
Throughput,2.72294819046478,catapult,CLB,429,FF,691,catapult_fpga_latency
Throughput,2.72294819046478,catapult,LUT,2459,FF,691,catapult_fpga_latency
Throughput,2.72294819046478,catapult,FF,691,FF,691,catapult_fpga_latency
Throughput,2.72294819046478,catapult,DSP,11,FF,691,catapult_fpga_latency
Throughput,2.72294819046478,catapult,BRAM,1,FF,691,catapult_fpga_latency
Throughput,2.816306414137858,catapult,CLB,479,FF,670,catapult_fpga_latency
Throughput,2.816306414137858,catapult,LUT,2726,FF,670,catapult_fpga_latency
Throughput,2.816306414137858,catapult,FF,670,FF,670,catapult_fpga_latency
Throughput,2.816306414137858,catapult,DSP,10,FF,670,catapult_fpga_latency
Throughput,2.816306414137858,catapult,BRAM,1,FF,670,catapult_fpga_latency
Throughput,2.8690699909624295,catapult,CLB,588,FF,722,catapult_fpga_latency
Throughput,2.8690699909624295,catapult,LUT,3297,FF,722,catapult_fpga_latency
Throughput,2.8690699909624295,catapult,FF,722,FF,722,catapult_fpga_latency
Throughput,2.8690699909624295,catapult,DSP,10,FF,722,catapult_fpga_latency
Throughput,2.8690699909624295,catapult,BRAM,1,FF,722,catapult_fpga_latency
Throughput,2.6815762305082926,catapult,CLB,881,FF,808,catapult_fpga_latency
Throughput,2.6815762305082926,catapult,LUT,5006,FF,808,catapult_fpga_latency
Throughput,2.6815762305082926,catapult,FF,808,FF,808,catapult_fpga_latency
Throughput,2.6815762305082926,catapult,DSP,10,FF,808,catapult_fpga_latency
Throughput,2.6815762305082926,catapult,BRAM,1,FF,808,catapult_fpga_latency
Throughput,2.7091974544380717,catapult,CLB,565,FF,600,catapult_fpga_latency
Throughput,2.7091974544380717,catapult,LUT,3300,FF,600,catapult_fpga_latency
Throughput,2.7091974544380717,catapult,FF,600,FF,600,catapult_fpga_latency
Throughput,2.7091974544380717,catapult,DSP,13,FF,600,catapult_fpga_latency
Throughput,2.7091974544380717,catapult,BRAM,1,FF,600,catapult_fpga_latency
Throughput,2.639776146982736,catapult,CLB,638,FF,611,catapult_fpga_latency
Throughput,2.639776146982736,catapult,LUT,3801,FF,611,catapult_fpga_latency
Throughput,2.639776146982736,catapult,FF,611,FF,611,catapult_fpga_latency
Throughput,2.639776146982736,catapult,DSP,14,FF,611,catapult_fpga_latency
Throughput,2.639776146982736,catapult,BRAM,1,FF,611,catapult_fpga_latency
Throughput,2.8449987766505265,catapult,CLB,876,FF,646,catapult_fpga_latency
Throughput,2.8449987766505265,catapult,LUT,5029,FF,646,catapult_fpga_latency
Throughput,2.8449987766505265,catapult,FF,646,FF,646,catapult_fpga_latency
Throughput,2.8449987766505265,catapult,DSP,14,FF,646,catapult_fpga_latency
Throughput,2.8449987766505265,catapult,BRAM,1,FF,646,catapult_fpga_latency
Throughput,2.7468377030943127,catapult,CLB,1156,FF,697,catapult_fpga_latency
Throughput,2.7468377030943127,catapult,LUT,7061,FF,697,catapult_fpga_latency
Throughput,2.7468377030943127,catapult,FF,697,FF,697,catapult_fpga_latency
Throughput,2.7468377030943127,catapult,DSP,14,FF,697,catapult_fpga_latency
Throughput,2.7468377030943127,catapult,BRAM,1,FF,697,catapult_fpga_latency
Throughput,2.5561849450931473,catapult,CLB,506,FF,605,catapult_fpga_latency
Throughput,2.5561849450931473,catapult,LUT,2844,FF,605,catapult_fpga_latency
Throughput,2.5561849450931473,catapult,FF,605,FF,605,catapult_fpga_latency
Throughput,2.5561849450931473,catapult,DSP,17,FF,605,catapult_fpga_latency
Throughput,2.5561849450931473,catapult,BRAM,1,FF,605,catapult_fpga_latency
Throughput,2.416854174269687,catapult,CLB,568,FF,684,catapult_fpga_latency
Throughput,2.416854174269687,catapult,LUT,3223,FF,684,catapult_fpga_latency
Throughput,2.416854174269687,catapult,FF,684,FF,684,catapult_fpga_latency
Throughput,2.416854174269687,catapult,DSP,17,FF,684,catapult_fpga_latency
Throughput,2.416854174269687,catapult,BRAM,1,FF,684,catapult_fpga_latency
Throughput,2.7623088482277027,catapult,CLB,696,FF,669,catapult_fpga_latency
Throughput,2.7623088482277027,catapult,LUT,3915,FF,669,catapult_fpga_latency
Throughput,2.7623088482277027,catapult,FF,669,FF,669,catapult_fpga_latency
Throughput,2.7623088482277027,catapult,DSP,17,FF,669,catapult_fpga_latency
Throughput,2.7623088482277027,catapult,BRAM,1,FF,669,catapult_fpga_latency
Throughput,2.5810114984062253,catapult,CLB,1068,FF,799,catapult_fpga_latency
Throughput,2.5810114984062253,catapult,LUT,5721,FF,799,catapult_fpga_latency
Throughput,2.5810114984062253,catapult,FF,799,FF,799,catapult_fpga_latency
Throughput,2.5810114984062253,catapult,DSP,17,FF,799,catapult_fpga_latency
Throughput,2.5810114984062253,catapult,BRAM,1,FF,799,catapult_fpga_latency
Throughput,2.580665140633347,catapult,CLB,422,FF,682,catapult_fpga_latency
Throughput,2.580665140633347,catapult,LUT,2453,FF,682,catapult_fpga_latency
Throughput,2.580665140633347,catapult,FF,682,FF,682,catapult_fpga_latency
Throughput,2.580665140633347,catapult,DSP,9,FF,682,catapult_fpga_latency
Throughput,2.580665140633347,catapult,BRAM,1,FF,682,catapult_fpga_latency
Throughput,2.3807709888770376,catapult,CLB,519,FF,685,catapult_fpga_latency
Throughput,2.3807709888770376,catapult,LUT,2991,FF,685,catapult_fpga_latency
Throughput,2.3807709888770376,catapult,FF,685,FF,685,catapult_fpga_latency
Throughput,2.3807709888770376,catapult,DSP,9,FF,685,catapult_fpga_latency
Throughput,2.3807709888770376,catapult,BRAM,1,FF,685,catapult_fpga_latency
Throughput,2.6174378947423524,catapult,CLB,658,FF,795,catapult_fpga_latency
Throughput,2.6174378947423524,catapult,LUT,3835,FF,795,catapult_fpga_latency
Throughput,2.6174378947423524,catapult,FF,795,FF,795,catapult_fpga_latency
Throughput,2.6174378947423524,catapult,DSP,9,FF,795,catapult_fpga_latency
Throughput,2.6174378947423524,catapult,BRAM,1,FF,795,catapult_fpga_latency
Throughput,2.7631255370825265,catapult,CLB,1056,FF,1006,catapult_fpga_latency
Throughput,2.7631255370825265,catapult,LUT,6088,FF,1006,catapult_fpga_latency
Throughput,2.7631255370825265,catapult,FF,1006,FF,1006,catapult_fpga_latency
Throughput,2.7631255370825265,catapult,DSP,9,FF,1006,catapult_fpga_latency
Throughput,2.7631255370825265,catapult,BRAM,1,FF,1006,catapult_fpga_latency
Throughput,2.7170221437304716,catapult,CLB,552,FF,733,catapult_fpga_latency
Throughput,2.7170221437304716,catapult,LUT,3459,FF,733,catapult_fpga_latency
Throughput,2.7170221437304716,catapult,FF,733,FF,733,catapult_fpga_latency
Throughput,2.7170221437304716,catapult,DSP,9,FF,733,catapult_fpga_latency
Throughput,2.7170221437304716,catapult,BRAM,1,FF,733,catapult_fpga_latency
Throughput,2.5829848456279105,catapult,CLB,689,FF,823,catapult_fpga_latency
Throughput,2.5829848456279105,catapult,LUT,3989,FF,823,catapult_fpga_latency
Throughput,2.5829848456279105,catapult,FF,823,FF,823,catapult_fpga_latency
Throughput,2.5829848456279105,catapult,DSP,9,FF,823,catapult_fpga_latency
Throughput,2.5829848456279105,catapult,BRAM,1,FF,823,catapult_fpga_latency
Throughput,2.7307556820198853,catapult,CLB,892,FF,824,catapult_fpga_latency
Throughput,2.7307556820198853,catapult,LUT,5455,FF,824,catapult_fpga_latency
Throughput,2.7307556820198853,catapult,FF,824,FF,824,catapult_fpga_latency
Throughput,2.7307556820198853,catapult,DSP,9,FF,824,catapult_fpga_latency
Throughput,2.7307556820198853,catapult,BRAM,1,FF,824,catapult_fpga_latency
Throughput,2.794060944057312,catapult,CLB,1411,FF,968,catapult_fpga_latency
Throughput,2.794060944057312,catapult,LUT,8419,FF,968,catapult_fpga_latency
Throughput,2.794060944057312,catapult,FF,968,FF,968,catapult_fpga_latency
Throughput,2.794060944057312,catapult,DSP,9,FF,968,catapult_fpga_latency
Throughput,2.794060944057312,catapult,BRAM,1,FF,968,catapult_fpga_latency
Throughput,2.695330609252531,catapult,CLB,562,FF,743,catapult_fpga_latency
Throughput,2.695330609252531,catapult,LUT,3235,FF,743,catapult_fpga_latency
Throughput,2.695330609252531,catapult,FF,743,FF,743,catapult_fpga_latency
Throughput,2.695330609252531,catapult,DSP,11,FF,743,catapult_fpga_latency
Throughput,2.695330609252531,catapult,BRAM,1,FF,743,catapult_fpga_latency
Throughput,2.7744715325348404,catapult,CLB,654,FF,749,catapult_fpga_latency
Throughput,2.7744715325348404,catapult,LUT,3694,FF,749,catapult_fpga_latency
Throughput,2.7744715325348404,catapult,FF,749,FF,749,catapult_fpga_latency
Throughput,2.7744715325348404,catapult,DSP,10,FF,749,catapult_fpga_latency
Throughput,2.7744715325348404,catapult,BRAM,1,FF,749,catapult_fpga_latency
Throughput,2.7088451922061103,catapult,CLB,926,FF,860,catapult_fpga_latency
Throughput,2.7088451922061103,catapult,LUT,5083,FF,860,catapult_fpga_latency
Throughput,2.7088451922061103,catapult,FF,860,FF,860,catapult_fpga_latency
Throughput,2.7088451922061103,catapult,DSP,10,FF,860,catapult_fpga_latency
Throughput,2.7088451922061103,catapult,BRAM,1,FF,860,catapult_fpga_latency
Throughput,2.7429875523224876,catapult,CLB,1416,FF,1072,catapult_fpga_latency
Throughput,2.7429875523224876,catapult,LUT,7903,FF,1072,catapult_fpga_latency
Throughput,2.7429875523224876,catapult,FF,1072,FF,1072,catapult_fpga_latency
Throughput,2.7429875523224876,catapult,DSP,10,FF,1072,catapult_fpga_latency
Throughput,2.7429875523224876,catapult,BRAM,1,FF,1072,catapult_fpga_latency
Throughput,2.4908027109896707,catapult,CLB,758,FF,851,catapult_fpga_latency
Throughput,2.4908027109896707,catapult,LUT,4815,FF,851,catapult_fpga_latency
Throughput,2.4908027109896707,catapult,FF,851,FF,851,catapult_fpga_latency
Throughput,2.4908027109896707,catapult,DSP,13,FF,851,catapult_fpga_latency
Throughput,2.4908027109896707,catapult,BRAM,1,FF,851,catapult_fpga_latency
Throughput,2.567670968371429,catapult,CLB,884,FF,933,catapult_fpga_latency
Throughput,2.567670968371429,catapult,LUT,5612,FF,933,catapult_fpga_latency
Throughput,2.567670968371429,catapult,FF,933,FF,933,catapult_fpga_latency
Throughput,2.567670968371429,catapult,DSP,14,FF,933,catapult_fpga_latency
Throughput,2.567670968371429,catapult,BRAM,1,FF,933,catapult_fpga_latency
Throughput,2.5892380907994013,catapult,CLB,1189,FF,945,catapult_fpga_latency
Throughput,2.5892380907994013,catapult,LUT,7591,FF,945,catapult_fpga_latency
Throughput,2.5892380907994013,catapult,FF,945,FF,945,catapult_fpga_latency
Throughput,2.5892380907994013,catapult,DSP,14,FF,945,catapult_fpga_latency
Throughput,2.5892380907994013,catapult,BRAM,1,FF,945,catapult_fpga_latency
Throughput,2.737378631474927,catapult,CLB,2027,FF,1068,catapult_fpga_latency
Throughput,2.737378631474927,catapult,LUT,12667,FF,1068,catapult_fpga_latency
Throughput,2.737378631474927,catapult,FF,1068,FF,1068,catapult_fpga_latency
Throughput,2.737378631474927,catapult,DSP,14,FF,1068,catapult_fpga_latency
Throughput,2.737378631474927,catapult,BRAM,1,FF,1068,catapult_fpga_latency
Throughput,2.609705494734919,catapult,CLB,596,FF,967,catapult_fpga_latency
Throughput,2.609705494734919,catapult,LUT,3627,FF,967,catapult_fpga_latency
Throughput,2.609705494734919,catapult,FF,967,FF,967,catapult_fpga_latency
Throughput,2.609705494734919,catapult,DSP,17,FF,967,catapult_fpga_latency
Throughput,2.609705494734919,catapult,BRAM,1,FF,967,catapult_fpga_latency
Throughput,2.616992656718605,catapult,CLB,733,FF,796,catapult_fpga_latency
Throughput,2.616992656718605,catapult,LUT,4276,FF,796,catapult_fpga_latency
Throughput,2.616992656718605,catapult,FF,796,FF,796,catapult_fpga_latency
Throughput,2.616992656718605,catapult,DSP,17,FF,796,catapult_fpga_latency
Throughput,2.616992656718605,catapult,BRAM,1,FF,796,catapult_fpga_latency
Throughput,2.5289309703002347,catapult,CLB,982,FF,956,catapult_fpga_latency
Throughput,2.5289309703002347,catapult,LUT,5769,FF,956,catapult_fpga_latency
Throughput,2.5289309703002347,catapult,FF,956,FF,956,catapult_fpga_latency
Throughput,2.5289309703002347,catapult,DSP,17,FF,956,catapult_fpga_latency
Throughput,2.5289309703002347,catapult,BRAM,1,FF,956,catapult_fpga_latency
Throughput,2.742656537121856,catapult,CLB,1370,FF,1154,catapult_fpga_latency
Throughput,2.742656537121856,catapult,LUT,8391,FF,1154,catapult_fpga_latency
Throughput,2.742656537121856,catapult,FF,1154,FF,1154,catapult_fpga_latency
Throughput,2.742656537121856,catapult,DSP,17,FF,1154,catapult_fpga_latency
Throughput,2.742656537121856,catapult,BRAM,1,FF,1154,catapult_fpga_latency
Throughput,2.8955209186908775,catapult,CLB,385,FF,518,catapult_fpga_latency
Throughput,2.8955209186908775,catapult,LUT,2203,FF,518,catapult_fpga_latency
Throughput,2.8955209186908775,catapult,FF,518,FF,518,catapult_fpga_latency
Throughput,2.8955209186908775,catapult,DSP,9,FF,518,catapult_fpga_latency
Throughput,2.8955209186908775,catapult,BRAM,1,FF,518,catapult_fpga_latency
Throughput,2.550929303545282,catapult,CLB,432,FF,525,catapult_fpga_latency
Throughput,2.550929303545282,catapult,LUT,2583,FF,525,catapult_fpga_latency
Throughput,2.550929303545282,catapult,FF,525,FF,525,catapult_fpga_latency
Throughput,2.550929303545282,catapult,DSP,9,FF,525,catapult_fpga_latency
Throughput,2.550929303545282,catapult,BRAM,1,FF,525,catapult_fpga_latency
Throughput,2.860141920242082,catapult,CLB,579,FF,575,catapult_fpga_latency
Throughput,2.860141920242082,catapult,LUT,3264,FF,575,catapult_fpga_latency
Throughput,2.860141920242082,catapult,FF,575,FF,575,catapult_fpga_latency
Throughput,2.860141920242082,catapult,DSP,9,FF,575,catapult_fpga_latency
Throughput,2.860141920242082,catapult,BRAM,1,FF,575,catapult_fpga_latency
Throughput,2.8004693586645124,catapult,CLB,820,FF,664,catapult_fpga_latency
Throughput,2.8004693586645124,catapult,LUT,4665,FF,664,catapult_fpga_latency
Throughput,2.8004693586645124,catapult,FF,664,FF,664,catapult_fpga_latency
Throughput,2.8004693586645124,catapult,DSP,9,FF,664,catapult_fpga_latency
Throughput,2.8004693586645124,catapult,BRAM,1,FF,664,catapult_fpga_latency
Throughput,2.8587355812524122,catapult,CLB,495,FF,676,catapult_fpga_latency
Throughput,2.8587355812524122,catapult,LUT,2911,FF,676,catapult_fpga_latency
Throughput,2.8587355812524122,catapult,FF,676,FF,676,catapult_fpga_latency
Throughput,2.8587355812524122,catapult,DSP,9,FF,676,catapult_fpga_latency
Throughput,2.8587355812524122,catapult,BRAM,1,FF,676,catapult_fpga_latency
Throughput,2.7278133302781824,catapult,CLB,568,FF,664,catapult_fpga_latency
Throughput,2.7278133302781824,catapult,LUT,3403,FF,664,catapult_fpga_latency
Throughput,2.7278133302781824,catapult,FF,664,FF,664,catapult_fpga_latency
Throughput,2.7278133302781824,catapult,DSP,9,FF,664,catapult_fpga_latency
Throughput,2.7278133302781824,catapult,BRAM,1,FF,664,catapult_fpga_latency
Throughput,2.7984474213706236,catapult,CLB,784,FF,714,catapult_fpga_latency
Throughput,2.7984474213706236,catapult,LUT,4572,FF,714,catapult_fpga_latency
Throughput,2.7984474213706236,catapult,FF,714,FF,714,catapult_fpga_latency
Throughput,2.7984474213706236,catapult,DSP,9,FF,714,catapult_fpga_latency
Throughput,2.7984474213706236,catapult,BRAM,1,FF,714,catapult_fpga_latency
Throughput,2.79140136722839,catapult,CLB,1105,FF,777,catapult_fpga_latency
Throughput,2.79140136722839,catapult,LUT,6554,FF,777,catapult_fpga_latency
Throughput,2.79140136722839,catapult,FF,777,FF,777,catapult_fpga_latency
Throughput,2.79140136722839,catapult,DSP,9,FF,777,catapult_fpga_latency
Throughput,2.79140136722839,catapult,BRAM,1,FF,777,catapult_fpga_latency
Throughput,2.8400861114108977,catapult,CLB,495,FF,591,catapult_fpga_latency
Throughput,2.8400861114108977,catapult,LUT,2767,FF,591,catapult_fpga_latency
Throughput,2.8400861114108977,catapult,FF,591,FF,591,catapult_fpga_latency
Throughput,2.8400861114108977,catapult,DSP,11,FF,591,catapult_fpga_latency
Throughput,2.8400861114108977,catapult,BRAM,1,FF,591,catapult_fpga_latency
Throughput,2.7934131318351327,catapult,CLB,556,FF,599,catapult_fpga_latency
Throughput,2.7934131318351327,catapult,LUT,3285,FF,599,catapult_fpga_latency
Throughput,2.7934131318351327,catapult,FF,599,FF,599,catapult_fpga_latency
Throughput,2.7934131318351327,catapult,DSP,10,FF,599,catapult_fpga_latency
Throughput,2.7934131318351327,catapult,BRAM,1,FF,599,catapult_fpga_latency
Throughput,2.8578614051532956,catapult,CLB,742,FF,650,catapult_fpga_latency
Throughput,2.8578614051532956,catapult,LUT,4157,FF,650,catapult_fpga_latency
Throughput,2.8578614051532956,catapult,FF,650,FF,650,catapult_fpga_latency
Throughput,2.8578614051532956,catapult,DSP,10,FF,650,catapult_fpga_latency
Throughput,2.8578614051532956,catapult,BRAM,1,FF,650,catapult_fpga_latency
Throughput,2.602086352837705,catapult,CLB,1021,FF,734,catapult_fpga_latency
Throughput,2.602086352837705,catapult,LUT,6260,FF,734,catapult_fpga_latency
Throughput,2.602086352837705,catapult,FF,734,FF,734,catapult_fpga_latency
Throughput,2.602086352837705,catapult,DSP,10,FF,734,catapult_fpga_latency
Throughput,2.602086352837705,catapult,BRAM,1,FF,734,catapult_fpga_latency
Throughput,2.612009497266532,catapult,CLB,652,FF,716,catapult_fpga_latency
Throughput,2.612009497266532,catapult,LUT,3916,FF,716,catapult_fpga_latency
Throughput,2.612009497266532,catapult,FF,716,FF,716,catapult_fpga_latency
Throughput,2.612009497266532,catapult,DSP,13,FF,716,catapult_fpga_latency
Throughput,2.612009497266532,catapult,BRAM,1,FF,716,catapult_fpga_latency
Throughput,2.7225256325788307,catapult,CLB,755,FF,668,catapult_fpga_latency
Throughput,2.7225256325788307,catapult,LUT,4616,FF,668,catapult_fpga_latency
Throughput,2.7225256325788307,catapult,FF,668,FF,668,catapult_fpga_latency
Throughput,2.7225256325788307,catapult,DSP,14,FF,668,catapult_fpga_latency
Throughput,2.7225256325788307,catapult,BRAM,1,FF,668,catapult_fpga_latency
Throughput,2.707964937269992,catapult,CLB,1046,FF,797,catapult_fpga_latency
Throughput,2.707964937269992,catapult,LUT,6515,FF,797,catapult_fpga_latency
Throughput,2.707964937269992,catapult,FF,797,FF,797,catapult_fpga_latency
Throughput,2.707964937269992,catapult,DSP,14,FF,797,catapult_fpga_latency
Throughput,2.707964937269992,catapult,BRAM,1,FF,797,catapult_fpga_latency
Throughput,2.7060743250374113,catapult,CLB,1550,FF,758,catapult_fpga_latency
Throughput,2.7060743250374113,catapult,LUT,9367,FF,758,catapult_fpga_latency
Throughput,2.7060743250374113,catapult,FF,758,FF,758,catapult_fpga_latency
Throughput,2.7060743250374113,catapult,DSP,14,FF,758,catapult_fpga_latency
Throughput,2.7060743250374113,catapult,BRAM,1,FF,758,catapult_fpga_latency
Throughput,2.6976355224645596,catapult,CLB,538,FF,698,catapult_fpga_latency
Throughput,2.6976355224645596,catapult,LUT,3238,FF,698,catapult_fpga_latency
Throughput,2.6976355224645596,catapult,FF,698,FF,698,catapult_fpga_latency
Throughput,2.6976355224645596,catapult,DSP,17,FF,698,catapult_fpga_latency
Throughput,2.6976355224645596,catapult,BRAM,1,FF,698,catapult_fpga_latency
Throughput,2.598462230052255,catapult,CLB,651,FF,717,catapult_fpga_latency
Throughput,2.598462230052255,catapult,LUT,3896,FF,717,catapult_fpga_latency
Throughput,2.598462230052255,catapult,FF,717,FF,717,catapult_fpga_latency
Throughput,2.598462230052255,catapult,DSP,17,FF,717,catapult_fpga_latency
Throughput,2.598462230052255,catapult,BRAM,1,FF,717,catapult_fpga_latency
Throughput,2.5693598696820676,catapult,CLB,869,FF,719,catapult_fpga_latency
Throughput,2.5693598696820676,catapult,LUT,5118,FF,719,catapult_fpga_latency
Throughput,2.5693598696820676,catapult,FF,719,FF,719,catapult_fpga_latency
Throughput,2.5693598696820676,catapult,DSP,17,FF,719,catapult_fpga_latency
Throughput,2.5693598696820676,catapult,BRAM,1,FF,719,catapult_fpga_latency
Throughput,2.5780371856083653,catapult,CLB,1193,FF,818,catapult_fpga_latency
Throughput,2.5780371856083653,catapult,LUT,6838,FF,818,catapult_fpga_latency
Throughput,2.5780371856083653,catapult,FF,818,FF,818,catapult_fpga_latency
Throughput,2.5780371856083653,catapult,DSP,17,FF,818,catapult_fpga_latency
Throughput,2.5780371856083653,catapult,BRAM,1,FF,818,catapult_fpga_latency
Throughput,2.5786753860277054,catapult,CLB,492,FF,827,catapult_fpga_latency
Throughput,2.5786753860277054,catapult,LUT,2860,FF,827,catapult_fpga_latency
Throughput,2.5786753860277054,catapult,FF,827,FF,827,catapult_fpga_latency
Throughput,2.5786753860277054,catapult,DSP,9,FF,827,catapult_fpga_latency
Throughput,2.5786753860277054,catapult,BRAM,1,FF,827,catapult_fpga_latency
Throughput,2.369258398428708,catapult,CLB,633,FF,841,catapult_fpga_latency
Throughput,2.369258398428708,catapult,LUT,3466,FF,841,catapult_fpga_latency
Throughput,2.369258398428708,catapult,FF,841,FF,841,catapult_fpga_latency
Throughput,2.369258398428708,catapult,DSP,9,FF,841,catapult_fpga_latency
Throughput,2.369258398428708,catapult,BRAM,1,FF,841,catapult_fpga_latency
Throughput,2.699747573601868,catapult,CLB,763,FF,980,catapult_fpga_latency
Throughput,2.699747573601868,catapult,LUT,4582,FF,980,catapult_fpga_latency
Throughput,2.699747573601868,catapult,FF,980,FF,980,catapult_fpga_latency
Throughput,2.699747573601868,catapult,DSP,9,FF,980,catapult_fpga_latency
Throughput,2.699747573601868,catapult,BRAM,1,FF,980,catapult_fpga_latency
Throughput,2.640034003637967,catapult,CLB,1198,FF,1261,catapult_fpga_latency
Throughput,2.640034003637967,catapult,LUT,7319,FF,1261,catapult_fpga_latency
Throughput,2.640034003637967,catapult,FF,1261,FF,1261,catapult_fpga_latency
Throughput,2.640034003637967,catapult,DSP,9,FF,1261,catapult_fpga_latency
Throughput,2.640034003637967,catapult,BRAM,1,FF,1261,catapult_fpga_latency
Throughput,2.6195634235598297,catapult,CLB,715,FF,894,catapult_fpga_latency
Throughput,2.6195634235598297,catapult,LUT,4311,FF,894,catapult_fpga_latency
Throughput,2.6195634235598297,catapult,FF,894,FF,894,catapult_fpga_latency
Throughput,2.6195634235598297,catapult,DSP,9,FF,894,catapult_fpga_latency
Throughput,2.6195634235598297,catapult,BRAM,1,FF,894,catapult_fpga_latency
Throughput,2.656649327602055,catapult,CLB,857,FF,908,catapult_fpga_latency
Throughput,2.656649327602055,catapult,LUT,5293,FF,908,catapult_fpga_latency
Throughput,2.656649327602055,catapult,FF,908,FF,908,catapult_fpga_latency
Throughput,2.656649327602055,catapult,DSP,9,FF,908,catapult_fpga_latency
Throughput,2.656649327602055,catapult,BRAM,1,FF,908,catapult_fpga_latency
Throughput,2.735865833139543,catapult,CLB,1198,FF,1024,catapult_fpga_latency
Throughput,2.735865833139543,catapult,LUT,7254,FF,1024,catapult_fpga_latency
Throughput,2.735865833139543,catapult,FF,1024,FF,1024,catapult_fpga_latency
Throughput,2.735865833139543,catapult,DSP,9,FF,1024,catapult_fpga_latency
Throughput,2.735865833139543,catapult,BRAM,1,FF,1024,catapult_fpga_latency
Throughput,2.699426911666653,catapult,CLB,1819,FF,1268,catapult_fpga_latency
Throughput,2.699426911666653,catapult,LUT,10741,FF,1268,catapult_fpga_latency
Throughput,2.699426911666653,catapult,FF,1268,FF,1268,catapult_fpga_latency
Throughput,2.699426911666653,catapult,DSP,9,FF,1268,catapult_fpga_latency
Throughput,2.699426911666653,catapult,BRAM,1,FF,1268,catapult_fpga_latency
Throughput,2.569954152017928,catapult,CLB,667,FF,882,catapult_fpga_latency
Throughput,2.569954152017928,catapult,LUT,4090,FF,882,catapult_fpga_latency
Throughput,2.569954152017928,catapult,FF,882,FF,882,catapult_fpga_latency
Throughput,2.569954152017928,catapult,DSP,11,FF,882,catapult_fpga_latency
Throughput,2.569954152017928,catapult,BRAM,1,FF,882,catapult_fpga_latency
Throughput,2.5113576148129915,catapult,CLB,736,FF,896,catapult_fpga_latency
Throughput,2.5113576148129915,catapult,LUT,4376,FF,896,catapult_fpga_latency
Throughput,2.5113576148129915,catapult,FF,896,FF,896,catapult_fpga_latency
Throughput,2.5113576148129915,catapult,DSP,10,FF,896,catapult_fpga_latency
Throughput,2.5113576148129915,catapult,BRAM,1,FF,896,catapult_fpga_latency
Throughput,2.6572705579736717,catapult,CLB,1035,FF,1103,catapult_fpga_latency
Throughput,2.6572705579736717,catapult,LUT,6505,FF,1103,catapult_fpga_latency
Throughput,2.6572705579736717,catapult,FF,1103,FF,1103,catapult_fpga_latency
Throughput,2.6572705579736717,catapult,DSP,10,FF,1103,catapult_fpga_latency
Throughput,2.6572705579736717,catapult,BRAM,1,FF,1103,catapult_fpga_latency
Throughput,2.7497229654112347,catapult,CLB,1864,FF,1324,catapult_fpga_latency
Throughput,2.7497229654112347,catapult,LUT,11978,FF,1324,catapult_fpga_latency
Throughput,2.7497229654112347,catapult,FF,1324,FF,1324,catapult_fpga_latency
Throughput,2.7497229654112347,catapult,DSP,9,FF,1324,catapult_fpga_latency
Throughput,2.7497229654112347,catapult,BRAM,1,FF,1324,catapult_fpga_latency
Throughput,2.558120497707924,catapult,CLB,975,FF,981,catapult_fpga_latency
Throughput,2.558120497707924,catapult,LUT,6150,FF,981,catapult_fpga_latency
Throughput,2.558120497707924,catapult,FF,981,FF,981,catapult_fpga_latency
Throughput,2.558120497707924,catapult,DSP,13,FF,981,catapult_fpga_latency
Throughput,2.558120497707924,catapult,BRAM,1,FF,981,catapult_fpga_latency
Throughput,2.6734250852822603,catapult,CLB,1117,FF,994,catapult_fpga_latency
Throughput,2.6734250852822603,catapult,LUT,7049,FF,994,catapult_fpga_latency
Throughput,2.6734250852822603,catapult,FF,994,FF,994,catapult_fpga_latency
Throughput,2.6734250852822603,catapult,DSP,13,FF,994,catapult_fpga_latency
Throughput,2.6734250852822603,catapult,BRAM,1,FF,994,catapult_fpga_latency
Throughput,2.5335377053749006,catapult,CLB,1432,FF,1112,catapult_fpga_latency
Throughput,2.5335377053749006,catapult,LUT,9469,FF,1112,catapult_fpga_latency
Throughput,2.5335377053749006,catapult,FF,1112,FF,1112,catapult_fpga_latency
Throughput,2.5335377053749006,catapult,DSP,13,FF,1112,catapult_fpga_latency
Throughput,2.5335377053749006,catapult,BRAM,1,FF,1112,catapult_fpga_latency
Throughput,2.8287982981949438,catapult,CLB,2518,FF,1449,catapult_fpga_latency
Throughput,2.8287982981949438,catapult,LUT,15578,FF,1449,catapult_fpga_latency
Throughput,2.8287982981949438,catapult,FF,1449,FF,1449,catapult_fpga_latency
Throughput,2.8287982981949438,catapult,DSP,13,FF,1449,catapult_fpga_latency
Throughput,2.8287982981949438,catapult,BRAM,1,FF,1449,catapult_fpga_latency
Throughput,2.492006887907038,catapult,CLB,780,FF,934,catapult_fpga_latency
Throughput,2.492006887907038,catapult,LUT,4660,FF,934,catapult_fpga_latency
Throughput,2.492006887907038,catapult,FF,934,FF,934,catapult_fpga_latency
Throughput,2.492006887907038,catapult,DSP,17,FF,934,catapult_fpga_latency
Throughput,2.492006887907038,catapult,BRAM,1,FF,934,catapult_fpga_latency
Throughput,2.624086489890707,catapult,CLB,1223,FF,1184,catapult_fpga_latency
Throughput,2.624086489890707,catapult,LUT,7242,FF,1184,catapult_fpga_latency
Throughput,2.624086489890707,catapult,FF,1184,FF,1184,catapult_fpga_latency
Throughput,2.624086489890707,catapult,DSP,17,FF,1184,catapult_fpga_latency
Throughput,2.624086489890707,catapult,BRAM,1,FF,1184,catapult_fpga_latency
Throughput,3.0341002527405507,catapult,CLB,316,FF,605,catapult_fpga_latency
Throughput,3.0341002527405507,catapult,LUT,1779,FF,605,catapult_fpga_latency
Throughput,3.0341002527405507,catapult,FF,605,FF,605,catapult_fpga_latency
Throughput,3.0341002527405507,catapult,DSP,10,FF,605,catapult_fpga_latency
Throughput,3.0341002527405507,catapult,BRAM,1,FF,605,catapult_fpga_latency
Throughput,2.947739525944529,catapult,CLB,353,FF,608,catapult_fpga_latency
Throughput,2.947739525944529,catapult,LUT,2027,FF,608,catapult_fpga_latency
Throughput,2.947739525944529,catapult,FF,608,FF,608,catapult_fpga_latency
Throughput,2.947739525944529,catapult,DSP,10,FF,608,catapult_fpga_latency
Throughput,2.947739525944529,catapult,BRAM,1,FF,608,catapult_fpga_latency
Throughput,3.056486935046596,catapult,CLB,397,FF,649,catapult_fpga_latency
Throughput,3.056486935046596,catapult,LUT,2395,FF,649,catapult_fpga_latency
Throughput,3.056486935046596,catapult,FF,649,FF,649,catapult_fpga_latency
Throughput,3.056486935046596,catapult,DSP,10,FF,649,catapult_fpga_latency
Throughput,3.056486935046596,catapult,BRAM,1,FF,649,catapult_fpga_latency
Throughput,3.123760257647746,catapult,CLB,545,FF,734,catapult_fpga_latency
Throughput,3.123760257647746,catapult,LUT,3045,FF,734,catapult_fpga_latency
Throughput,3.123760257647746,catapult,FF,734,FF,734,catapult_fpga_latency
Throughput,3.123760257647746,catapult,DSP,10,FF,734,catapult_fpga_latency
Throughput,3.123760257647746,catapult,BRAM,1,FF,734,catapult_fpga_latency
Throughput,3.115924868819563,catapult,CLB,423,FF,713,catapult_fpga_latency
Throughput,3.115924868819563,catapult,LUT,2350,FF,713,catapult_fpga_latency
Throughput,3.115924868819563,catapult,FF,713,FF,713,catapult_fpga_latency
Throughput,3.115924868819563,catapult,DSP,14,FF,713,catapult_fpga_latency
Throughput,3.115924868819563,catapult,BRAM,1,FF,713,catapult_fpga_latency
Throughput,2.9336525147269357,catapult,CLB,493,FF,751,catapult_fpga_latency
Throughput,2.9336525147269357,catapult,LUT,2582,FF,751,catapult_fpga_latency
Throughput,2.9336525147269357,catapult,FF,751,FF,751,catapult_fpga_latency
Throughput,2.9336525147269357,catapult,DSP,14,FF,751,catapult_fpga_latency
Throughput,2.9336525147269357,catapult,BRAM,1,FF,751,catapult_fpga_latency
Throughput,2.941955223441499,catapult,CLB,616,FF,752,catapult_fpga_latency
Throughput,2.941955223441499,catapult,LUT,3130,FF,752,catapult_fpga_latency
Throughput,2.941955223441499,catapult,FF,752,FF,752,catapult_fpga_latency
Throughput,2.941955223441499,catapult,DSP,14,FF,752,catapult_fpga_latency
Throughput,2.941955223441499,catapult,BRAM,1,FF,752,catapult_fpga_latency
Throughput,3.0458924617207463,catapult,CLB,703,FF,815,catapult_fpga_latency
Throughput,3.0458924617207463,catapult,LUT,4032,FF,815,catapult_fpga_latency
Throughput,3.0458924617207463,catapult,FF,815,FF,815,catapult_fpga_latency
Throughput,3.0458924617207463,catapult,DSP,14,FF,815,catapult_fpga_latency
Throughput,3.0458924617207463,catapult,BRAM,1,FF,815,catapult_fpga_latency
Throughput,2.70185563444974,catapult,CLB,430,FF,700,catapult_fpga_latency
Throughput,2.70185563444974,catapult,LUT,2514,FF,700,catapult_fpga_latency
Throughput,2.70185563444974,catapult,FF,700,FF,700,catapult_fpga_latency
Throughput,2.70185563444974,catapult,DSP,18,FF,700,catapult_fpga_latency
Throughput,2.70185563444974,catapult,BRAM,1,FF,700,catapult_fpga_latency
Throughput,2.895806004164169,catapult,CLB,490,FF,704,catapult_fpga_latency
Throughput,2.895806004164169,catapult,LUT,2652,FF,704,catapult_fpga_latency
Throughput,2.895806004164169,catapult,FF,704,FF,704,catapult_fpga_latency
Throughput,2.895806004164169,catapult,DSP,18,FF,704,catapult_fpga_latency
Throughput,2.895806004164169,catapult,BRAM,1,FF,704,catapult_fpga_latency
Throughput,2.792945020877264,catapult,CLB,583,FF,748,catapult_fpga_latency
Throughput,2.792945020877264,catapult,LUT,3040,FF,748,catapult_fpga_latency
Throughput,2.792945020877264,catapult,FF,748,FF,748,catapult_fpga_latency
Throughput,2.792945020877264,catapult,DSP,18,FF,748,catapult_fpga_latency
Throughput,2.792945020877264,catapult,BRAM,1,FF,748,catapult_fpga_latency
Throughput,2.6024926674769095,catapult,CLB,704,FF,833,catapult_fpga_latency
Throughput,2.6024926674769095,catapult,LUT,3988,FF,833,catapult_fpga_latency
Throughput,2.6024926674769095,catapult,FF,833,FF,833,catapult_fpga_latency
Throughput,2.6024926674769095,catapult,DSP,18,FF,833,catapult_fpga_latency
Throughput,2.6024926674769095,catapult,BRAM,1,FF,833,catapult_fpga_latency
Throughput,2.9864742580851322,catapult,CLB,655,FF,887,catapult_fpga_latency
Throughput,2.9864742580851322,catapult,LUT,3324,FF,887,catapult_fpga_latency
Throughput,2.9864742580851322,catapult,FF,887,FF,887,catapult_fpga_latency
Throughput,2.9864742580851322,catapult,DSP,29,FF,887,catapult_fpga_latency
Throughput,2.9864742580851322,catapult,BRAM,1,FF,887,catapult_fpga_latency
Throughput,3.158210557897895,catapult,CLB,666,FF,789,catapult_fpga_latency
Throughput,3.158210557897895,catapult,LUT,3686,FF,789,catapult_fpga_latency
Throughput,3.158210557897895,catapult,FF,789,FF,789,catapult_fpga_latency
Throughput,3.158210557897895,catapult,DSP,29,FF,789,catapult_fpga_latency
Throughput,3.158210557897895,catapult,BRAM,1,FF,789,catapult_fpga_latency
Throughput,3.0868675394270157,catapult,CLB,791,FF,852,catapult_fpga_latency
Throughput,3.0868675394270157,catapult,LUT,4299,FF,852,catapult_fpga_latency
Throughput,3.0868675394270157,catapult,FF,852,FF,852,catapult_fpga_latency
Throughput,3.0868675394270157,catapult,DSP,29,FF,852,catapult_fpga_latency
Throughput,3.0868675394270157,catapult,BRAM,1,FF,852,catapult_fpga_latency
Throughput,3.0519254597725705,catapult,CLB,1028,FF,936,catapult_fpga_latency
Throughput,3.0519254597725705,catapult,LUT,5784,FF,936,catapult_fpga_latency
Throughput,3.0519254597725705,catapult,FF,936,FF,936,catapult_fpga_latency
Throughput,3.0519254597725705,catapult,DSP,29,FF,936,catapult_fpga_latency
Throughput,3.0519254597725705,catapult,BRAM,1,FF,936,catapult_fpga_latency
Throughput,2.8284462496216953,catapult,CLB,642,FF,956,catapult_fpga_latency
Throughput,2.8284462496216953,catapult,LUT,3118,FF,956,catapult_fpga_latency
Throughput,2.8284462496216953,catapult,FF,956,FF,956,catapult_fpga_latency
Throughput,2.8284462496216953,catapult,DSP,35,FF,956,catapult_fpga_latency
Throughput,2.8284462496216953,catapult,BRAM,1,FF,956,catapult_fpga_latency
Throughput,2.824994420636019,catapult,CLB,671,FF,923,catapult_fpga_latency
Throughput,2.824994420636019,catapult,LUT,3359,FF,923,catapult_fpga_latency
Throughput,2.824994420636019,catapult,FF,923,FF,923,catapult_fpga_latency
Throughput,2.824994420636019,catapult,DSP,35,FF,923,catapult_fpga_latency
Throughput,2.824994420636019,catapult,BRAM,1,FF,923,catapult_fpga_latency
Throughput,2.895806004164169,catapult,CLB,728,FF,906,catapult_fpga_latency
Throughput,2.895806004164169,catapult,LUT,3760,FF,906,catapult_fpga_latency
Throughput,2.895806004164169,catapult,FF,906,FF,906,catapult_fpga_latency
Throughput,2.895806004164169,catapult,DSP,35,FF,906,catapult_fpga_latency
Throughput,2.895806004164169,catapult,BRAM,1,FF,906,catapult_fpga_latency
Throughput,2.9758007879920485,catapult,CLB,911,FF,1076,catapult_fpga_latency
Throughput,2.9758007879920485,catapult,LUT,4662,FF,1076,catapult_fpga_latency
Throughput,2.9758007879920485,catapult,FF,1076,FF,1076,catapult_fpga_latency
Throughput,2.9758007879920485,catapult,DSP,35,FF,1076,catapult_fpga_latency
Throughput,2.9758007879920485,catapult,BRAM,1,FF,1076,catapult_fpga_latency
Throughput,2.9040558043363363,catapult,CLB,342,FF,655,catapult_fpga_latency
Throughput,2.9040558043363363,catapult,LUT,2102,FF,655,catapult_fpga_latency
Throughput,2.9040558043363363,catapult,FF,655,FF,655,catapult_fpga_latency
Throughput,2.9040558043363363,catapult,DSP,10,FF,655,catapult_fpga_latency
Throughput,2.9040558043363363,catapult,BRAM,1,FF,655,catapult_fpga_latency
Throughput,3.0494777769307,catapult,CLB,385,FF,697,catapult_fpga_latency
Throughput,3.0494777769307,catapult,LUT,2368,FF,697,catapult_fpga_latency
Throughput,3.0494777769307,catapult,FF,697,FF,697,catapult_fpga_latency
Throughput,3.0494777769307,catapult,DSP,10,FF,697,catapult_fpga_latency
Throughput,3.0494777769307,catapult,BRAM,1,FF,697,catapult_fpga_latency
Throughput,3.14833704837105,catapult,CLB,541,FF,715,catapult_fpga_latency
Throughput,3.14833704837105,catapult,LUT,2827,FF,715,catapult_fpga_latency
Throughput,3.14833704837105,catapult,FF,715,FF,715,catapult_fpga_latency
Throughput,3.14833704837105,catapult,DSP,10,FF,715,catapult_fpga_latency
Throughput,3.14833704837105,catapult,BRAM,1,FF,715,catapult_fpga_latency
Throughput,3.1346095373629783,catapult,CLB,669,FF,814,catapult_fpga_latency
Throughput,3.1346095373629783,catapult,LUT,3994,FF,814,catapult_fpga_latency
Throughput,3.1346095373629783,catapult,FF,814,FF,814,catapult_fpga_latency
Throughput,3.1346095373629783,catapult,DSP,10,FF,814,catapult_fpga_latency
Throughput,3.1346095373629783,catapult,BRAM,1,FF,814,catapult_fpga_latency
Throughput,2.545202801759244,catapult,CLB,508,FF,687,catapult_fpga_latency
Throughput,2.545202801759244,catapult,LUT,2844,FF,687,catapult_fpga_latency
Throughput,2.545202801759244,catapult,FF,687,FF,687,catapult_fpga_latency
Throughput,2.545202801759244,catapult,DSP,14,FF,687,catapult_fpga_latency
Throughput,2.545202801759244,catapult,BRAM,1,FF,687,catapult_fpga_latency
Throughput,2.8711953073183896,catapult,CLB,551,FF,704,catapult_fpga_latency
Throughput,2.8711953073183896,catapult,LUT,3147,FF,704,catapult_fpga_latency
Throughput,2.8711953073183896,catapult,FF,704,FF,704,catapult_fpga_latency
Throughput,2.8711953073183896,catapult,DSP,14,FF,704,catapult_fpga_latency
Throughput,2.8711953073183896,catapult,BRAM,1,FF,704,catapult_fpga_latency
Throughput,3.070640074923618,catapult,CLB,745,FF,742,catapult_fpga_latency
Throughput,3.070640074923618,catapult,LUT,3876,FF,742,catapult_fpga_latency
Throughput,3.070640074923618,catapult,FF,742,FF,742,catapult_fpga_latency
Throughput,3.070640074923618,catapult,DSP,14,FF,742,catapult_fpga_latency
Throughput,3.070640074923618,catapult,BRAM,1,FF,742,catapult_fpga_latency
Throughput,2.952761718034878,catapult,CLB,950,FF,804,catapult_fpga_latency
Throughput,2.952761718034878,catapult,LUT,5439,FF,804,catapult_fpga_latency
Throughput,2.952761718034878,catapult,FF,804,FF,804,catapult_fpga_latency
Throughput,2.952761718034878,catapult,DSP,14,FF,804,catapult_fpga_latency
Throughput,2.952761718034878,catapult,BRAM,1,FF,804,catapult_fpga_latency
Throughput,2.9465409083007006,catapult,CLB,503,FF,749,catapult_fpga_latency
Throughput,2.9465409083007006,catapult,LUT,2879,FF,749,catapult_fpga_latency
Throughput,2.9465409083007006,catapult,FF,749,FF,749,catapult_fpga_latency
Throughput,2.9465409083007006,catapult,DSP,18,FF,749,catapult_fpga_latency
Throughput,2.9465409083007006,catapult,BRAM,1,FF,749,catapult_fpga_latency
Throughput,2.960191346768655,catapult,CLB,551,FF,755,catapult_fpga_latency
Throughput,2.960191346768655,catapult,LUT,3128,FF,755,catapult_fpga_latency
Throughput,2.960191346768655,catapult,FF,755,FF,755,catapult_fpga_latency
Throughput,2.960191346768655,catapult,DSP,18,FF,755,catapult_fpga_latency
Throughput,2.960191346768655,catapult,BRAM,1,FF,755,catapult_fpga_latency
Throughput,3.0027775692515575,catapult,CLB,691,FF,805,catapult_fpga_latency
Throughput,3.0027775692515575,catapult,LUT,4015,FF,805,catapult_fpga_latency
Throughput,3.0027775692515575,catapult,FF,805,FF,805,catapult_fpga_latency
Throughput,3.0027775692515575,catapult,DSP,18,FF,805,catapult_fpga_latency
Throughput,3.0027775692515575,catapult,BRAM,1,FF,805,catapult_fpga_latency
Throughput,2.768158427243108,catapult,CLB,1009,FF,906,catapult_fpga_latency
Throughput,2.768158427243108,catapult,LUT,5522,FF,906,catapult_fpga_latency
Throughput,2.768158427243108,catapult,FF,906,FF,906,catapult_fpga_latency
Throughput,2.768158427243108,catapult,DSP,18,FF,906,catapult_fpga_latency
Throughput,2.768158427243108,catapult,BRAM,1,FF,906,catapult_fpga_latency
Throughput,2.912293372785201,catapult,CLB,745,FF,971,catapult_fpga_latency
Throughput,2.912293372785201,catapult,LUT,4073,FF,971,catapult_fpga_latency
Throughput,2.912293372785201,catapult,FF,971,FF,971,catapult_fpga_latency
Throughput,2.912293372785201,catapult,DSP,29,FF,971,catapult_fpga_latency
Throughput,2.912293372785201,catapult,BRAM,1,FF,971,catapult_fpga_latency
Throughput,2.7619044988662385,catapult,CLB,802,FF,1042,catapult_fpga_latency
Throughput,2.7619044988662385,catapult,LUT,4398,FF,1042,catapult_fpga_latency
Throughput,2.7619044988662385,catapult,FF,1042,FF,1042,catapult_fpga_latency
Throughput,2.7619044988662385,catapult,DSP,28,FF,1042,catapult_fpga_latency
Throughput,2.7619044988662385,catapult,BRAM,1,FF,1042,catapult_fpga_latency
Throughput,2.7399812585281915,catapult,CLB,997,FF,908,catapult_fpga_latency
Throughput,2.7399812585281915,catapult,LUT,5556,FF,908,catapult_fpga_latency
Throughput,2.7399812585281915,catapult,FF,908,FF,908,catapult_fpga_latency
Throughput,2.7399812585281915,catapult,DSP,28,FF,908,catapult_fpga_latency
Throughput,2.7399812585281915,catapult,BRAM,1,FF,908,catapult_fpga_latency
Throughput,2.9699235838661875,catapult,CLB,1217,FF,1024,catapult_fpga_latency
Throughput,2.9699235838661875,catapult,LUT,7242,FF,1024,catapult_fpga_latency
Throughput,2.9699235838661875,catapult,FF,1024,FF,1024,catapult_fpga_latency
Throughput,2.9699235838661875,catapult,DSP,28,FF,1024,catapult_fpga_latency
Throughput,2.9699235838661875,catapult,BRAM,1,FF,1024,catapult_fpga_latency
Throughput,2.985288498280474,catapult,CLB,652,FF,968,catapult_fpga_latency
Throughput,2.985288498280474,catapult,LUT,3435,FF,968,catapult_fpga_latency
Throughput,2.985288498280474,catapult,FF,968,FF,968,catapult_fpga_latency
Throughput,2.985288498280474,catapult,DSP,35,FF,968,catapult_fpga_latency
Throughput,2.985288498280474,catapult,BRAM,1,FF,968,catapult_fpga_latency
Throughput,3.009410426403363,catapult,CLB,662,FF,915,catapult_fpga_latency
Throughput,3.009410426403363,catapult,LUT,3673,FF,915,catapult_fpga_latency
Throughput,3.009410426403363,catapult,FF,915,FF,915,catapult_fpga_latency
Throughput,3.009410426403363,catapult,DSP,35,FF,915,catapult_fpga_latency
Throughput,3.009410426403363,catapult,BRAM,1,FF,915,catapult_fpga_latency
Throughput,2.8337843773467277,catapult,CLB,801,FF,965,catapult_fpga_latency
Throughput,2.8337843773467277,catapult,LUT,4314,FF,965,catapult_fpga_latency
Throughput,2.8337843773467277,catapult,FF,965,FF,965,catapult_fpga_latency
Throughput,2.8337843773467277,catapult,DSP,35,FF,965,catapult_fpga_latency
Throughput,2.8337843773467277,catapult,BRAM,1,FF,965,catapult_fpga_latency
Throughput,2.681964592703447,catapult,CLB,1062,FF,1083,catapult_fpga_latency
Throughput,2.681964592703447,catapult,LUT,6051,FF,1083,catapult_fpga_latency
Throughput,2.681964592703447,catapult,FF,1083,FF,1083,catapult_fpga_latency
Throughput,2.681964592703447,catapult,DSP,35,FF,1083,catapult_fpga_latency
Throughput,2.681964592703447,catapult,BRAM,1,FF,1083,catapult_fpga_latency
Throughput,2.9003497821837314,catapult,CLB,447,FF,861,catapult_fpga_latency
Throughput,2.9003497821837314,catapult,LUT,2549,FF,861,catapult_fpga_latency
Throughput,2.9003497821837314,catapult,FF,861,FF,861,catapult_fpga_latency
Throughput,2.9003497821837314,catapult,DSP,9,FF,861,catapult_fpga_latency
Throughput,2.9003497821837314,catapult,BRAM,1,FF,861,catapult_fpga_latency
Throughput,2.9929814584798646,catapult,CLB,519,FF,860,catapult_fpga_latency
Throughput,2.9929814584798646,catapult,LUT,3053,FF,860,catapult_fpga_latency
Throughput,2.9929814584798646,catapult,FF,860,FF,860,catapult_fpga_latency
Throughput,2.9929814584798646,catapult,DSP,9,FF,860,catapult_fpga_latency
Throughput,2.9929814584798646,catapult,BRAM,1,FF,860,catapult_fpga_latency
Throughput,3.0627777556577165,catapult,CLB,737,FF,973,catapult_fpga_latency
Throughput,3.0627777556577165,catapult,LUT,3883,FF,973,catapult_fpga_latency
Throughput,3.0627777556577165,catapult,FF,973,FF,973,catapult_fpga_latency
Throughput,3.0627777556577165,catapult,DSP,9,FF,973,catapult_fpga_latency
Throughput,3.0627777556577165,catapult,BRAM,1,FF,973,catapult_fpga_latency
Throughput,2.806970268570915,catapult,CLB,1040,FF,1183,catapult_fpga_latency
Throughput,2.806970268570915,catapult,LUT,6251,FF,1183,catapult_fpga_latency
Throughput,2.806970268570915,catapult,FF,1183,FF,1183,catapult_fpga_latency
Throughput,2.806970268570915,catapult,DSP,9,FF,1183,catapult_fpga_latency
Throughput,2.806970268570915,catapult,BRAM,1,FF,1183,catapult_fpga_latency
Throughput,2.937340649269777,catapult,CLB,633,FF,965,catapult_fpga_latency
Throughput,2.937340649269777,catapult,LUT,3649,FF,965,catapult_fpga_latency
Throughput,2.937340649269777,catapult,FF,965,FF,965,catapult_fpga_latency
Throughput,2.937340649269777,catapult,DSP,13,FF,965,catapult_fpga_latency
Throughput,2.937340649269777,catapult,BRAM,1,FF,965,catapult_fpga_latency
Throughput,2.8392555471955254,catapult,CLB,736,FF,910,catapult_fpga_latency
Throughput,2.8392555471955254,catapult,LUT,4275,FF,910,catapult_fpga_latency
Throughput,2.8392555471955254,catapult,FF,910,FF,910,catapult_fpga_latency
Throughput,2.8392555471955254,catapult,DSP,13,FF,910,catapult_fpga_latency
Throughput,2.8392555471955254,catapult,BRAM,1,FF,910,catapult_fpga_latency
Throughput,2.8284622499285814,catapult,CLB,952,FF,980,catapult_fpga_latency
Throughput,2.8284622499285814,catapult,LUT,5655,FF,980,catapult_fpga_latency
Throughput,2.8284622499285814,catapult,FF,980,FF,980,catapult_fpga_latency
Throughput,2.8284622499285814,catapult,DSP,13,FF,980,catapult_fpga_latency
Throughput,2.8284622499285814,catapult,BRAM,1,FF,980,catapult_fpga_latency
Throughput,2.7615383978106522,catapult,CLB,1453,FF,1231,catapult_fpga_latency
Throughput,2.7615383978106522,catapult,LUT,8827,FF,1231,catapult_fpga_latency
Throughput,2.7615383978106522,catapult,FF,1231,FF,1231,catapult_fpga_latency
Throughput,2.7615383978106522,catapult,DSP,13,FF,1231,catapult_fpga_latency
Throughput,2.7615383978106522,catapult,BRAM,1,FF,1231,catapult_fpga_latency
Throughput,2.85218006383179,catapult,CLB,671,FF,947,catapult_fpga_latency
Throughput,2.85218006383179,catapult,LUT,3738,FF,947,catapult_fpga_latency
Throughput,2.85218006383179,catapult,FF,947,FF,947,catapult_fpga_latency
Throughput,2.85218006383179,catapult,DSP,17,FF,947,catapult_fpga_latency
Throughput,2.85218006383179,catapult,BRAM,1,FF,947,catapult_fpga_latency
Throughput,2.8724406553760597,catapult,CLB,731,FF,999,catapult_fpga_latency
Throughput,2.8724406553760597,catapult,LUT,4243,FF,999,catapult_fpga_latency
Throughput,2.8724406553760597,catapult,FF,999,FF,999,catapult_fpga_latency
Throughput,2.8724406553760597,catapult,DSP,17,FF,999,catapult_fpga_latency
Throughput,2.8724406553760597,catapult,BRAM,1,FF,999,catapult_fpga_latency
Throughput,2.833142096241837,catapult,CLB,943,FF,1116,catapult_fpga_latency
Throughput,2.833142096241837,catapult,LUT,5615,FF,1116,catapult_fpga_latency
Throughput,2.833142096241837,catapult,FF,1116,FF,1116,catapult_fpga_latency
Throughput,2.833142096241837,catapult,DSP,17,FF,1116,catapult_fpga_latency
Throughput,2.833142096241837,catapult,BRAM,1,FF,1116,catapult_fpga_latency
Throughput,2.8010027589877176,catapult,CLB,1381,FF,1295,catapult_fpga_latency
Throughput,2.8010027589877176,catapult,LUT,8494,FF,1295,catapult_fpga_latency
Throughput,2.8010027589877176,catapult,FF,1295,FF,1295,catapult_fpga_latency
Throughput,2.8010027589877176,catapult,DSP,17,FF,1295,catapult_fpga_latency
Throughput,2.8010027589877176,catapult,BRAM,1,FF,1295,catapult_fpga_latency
Throughput,2.6442015304638455,catapult,CLB,910,FF,1177,catapult_fpga_latency
Throughput,2.6442015304638455,catapult,LUT,5440,FF,1177,catapult_fpga_latency
Throughput,2.6442015304638455,catapult,FF,1177,FF,1177,catapult_fpga_latency
Throughput,2.6442015304638455,catapult,DSP,28,FF,1177,catapult_fpga_latency
Throughput,2.6442015304638455,catapult,BRAM,1,FF,1177,catapult_fpga_latency
Throughput,2.9905826552187165,catapult,CLB,1098,FF,1253,catapult_fpga_latency
Throughput,2.9905826552187165,catapult,LUT,6156,FF,1253,catapult_fpga_latency
Throughput,2.9905826552187165,catapult,FF,1253,FF,1253,catapult_fpga_latency
Throughput,2.9905826552187165,catapult,DSP,29,FF,1253,catapult_fpga_latency
Throughput,2.9905826552187165,catapult,BRAM,1,FF,1253,catapult_fpga_latency
Throughput,2.985021163800051,catapult,CLB,1419,FF,1229,catapult_fpga_latency
Throughput,2.985021163800051,catapult,LUT,8377,FF,1229,catapult_fpga_latency
Throughput,2.985021163800051,catapult,FF,1229,FF,1229,catapult_fpga_latency
Throughput,2.985021163800051,catapult,DSP,29,FF,1229,catapult_fpga_latency
Throughput,2.985021163800051,catapult,BRAM,1,FF,1229,catapult_fpga_latency
Throughput,3.034928997836096,catapult,CLB,2265,FF,1489,catapult_fpga_latency
Throughput,3.034928997836096,catapult,LUT,13329,FF,1489,catapult_fpga_latency
Throughput,3.034928997836096,catapult,FF,1489,FF,1489,catapult_fpga_latency
Throughput,3.034928997836096,catapult,DSP,29,FF,1489,catapult_fpga_latency
Throughput,3.034928997836096,catapult,BRAM,1,FF,1489,catapult_fpga_latency
Throughput,2.9047812699703712,catapult,CLB,806,FF,1196,catapult_fpga_latency
Throughput,2.9047812699703712,catapult,LUT,4549,FF,1196,catapult_fpga_latency
Throughput,2.9047812699703712,catapult,FF,1196,FF,1196,catapult_fpga_latency
Throughput,2.9047812699703712,catapult,DSP,34,FF,1196,catapult_fpga_latency
Throughput,2.9047812699703712,catapult,BRAM,1,FF,1196,catapult_fpga_latency
Throughput,2.831112797196066,catapult,CLB,953,FF,1235,catapult_fpga_latency
Throughput,2.831112797196066,catapult,LUT,5384,FF,1235,catapult_fpga_latency
Throughput,2.831112797196066,catapult,FF,1235,FF,1235,catapult_fpga_latency
Throughput,2.831112797196066,catapult,DSP,34,FF,1235,catapult_fpga_latency
Throughput,2.831112797196066,catapult,BRAM,1,FF,1235,catapult_fpga_latency
Throughput,2.910047521076019,catapult,CLB,1252,FF,1332,catapult_fpga_latency
Throughput,2.910047521076019,catapult,LUT,7092,FF,1332,catapult_fpga_latency
Throughput,2.910047521076019,catapult,FF,1332,FF,1332,catapult_fpga_latency
Throughput,2.910047521076019,catapult,DSP,34,FF,1332,catapult_fpga_latency
Throughput,2.910047521076019,catapult,BRAM,1,FF,1332,catapult_fpga_latency
Throughput,2.6375759621877113,catapult,CLB,1667,FF,1602,catapult_fpga_latency
Throughput,2.6375759621877113,catapult,LUT,9883,FF,1602,catapult_fpga_latency
Throughput,2.6375759621877113,catapult,FF,1602,FF,1602,catapult_fpga_latency
Throughput,2.6375759621877113,catapult,DSP,34,FF,1602,catapult_fpga_latency
Throughput,2.6375759621877113,catapult,BRAM,1,FF,1602,catapult_fpga_latency
Throughput,3.058777467821661,catapult,CLB,413,FF,691,catapult_fpga_latency
Throughput,3.058777467821661,catapult,LUT,2362,FF,691,catapult_fpga_latency
Throughput,3.058777467821661,catapult,FF,691,FF,691,catapult_fpga_latency
Throughput,3.058777467821661,catapult,DSP,9,FF,691,catapult_fpga_latency
Throughput,3.058777467821661,catapult,BRAM,1,FF,691,catapult_fpga_latency
Throughput,3.0571690614490983,catapult,CLB,470,FF,752,catapult_fpga_latency
Throughput,3.0571690614490983,catapult,LUT,2815,FF,752,catapult_fpga_latency
Throughput,3.0571690614490983,catapult,FF,752,FF,752,catapult_fpga_latency
Throughput,3.0571690614490983,catapult,DSP,9,FF,752,catapult_fpga_latency
Throughput,3.0571690614490983,catapult,BRAM,1,FF,752,catapult_fpga_latency
Throughput,3.124726586423688,catapult,CLB,587,FF,741,catapult_fpga_latency
Throughput,3.124726586423688,catapult,LUT,3495,FF,741,catapult_fpga_latency
Throughput,3.124726586423688,catapult,FF,741,FF,741,catapult_fpga_latency
Throughput,3.124726586423688,catapult,DSP,9,FF,741,catapult_fpga_latency
Throughput,3.124726586423688,catapult,BRAM,1,FF,741,catapult_fpga_latency
Throughput,2.7621333613229515,catapult,CLB,863,FF,840,catapult_fpga_latency
Throughput,2.7621333613229515,catapult,LUT,5182,FF,840,catapult_fpga_latency
Throughput,2.7621333613229515,catapult,FF,840,FF,840,catapult_fpga_latency
Throughput,2.7621333613229515,catapult,DSP,9,FF,840,catapult_fpga_latency
Throughput,2.7621333613229515,catapult,BRAM,1,FF,840,catapult_fpga_latency
Throughput,2.925362306121613,catapult,CLB,551,FF,854,catapult_fpga_latency
Throughput,2.925362306121613,catapult,LUT,3285,FF,854,catapult_fpga_latency
Throughput,2.925362306121613,catapult,FF,854,FF,854,catapult_fpga_latency
Throughput,2.925362306121613,catapult,DSP,14,FF,854,catapult_fpga_latency
Throughput,2.925362306121613,catapult,BRAM,1,FF,854,catapult_fpga_latency
Throughput,3.1770540448663573,catapult,CLB,642,FF,837,catapult_fpga_latency
Throughput,3.1770540448663573,catapult,LUT,3658,FF,837,catapult_fpga_latency
Throughput,3.1770540448663573,catapult,FF,837,FF,837,catapult_fpga_latency
Throughput,3.1770540448663573,catapult,DSP,14,FF,837,catapult_fpga_latency
Throughput,3.1770540448663573,catapult,BRAM,1,FF,837,catapult_fpga_latency
Throughput,3.0739153689620617,catapult,CLB,808,FF,887,catapult_fpga_latency
Throughput,3.0739153689620617,catapult,LUT,4738,FF,887,catapult_fpga_latency
Throughput,3.0739153689620617,catapult,FF,887,FF,887,catapult_fpga_latency
Throughput,3.0739153689620617,catapult,DSP,14,FF,887,catapult_fpga_latency
Throughput,3.0739153689620617,catapult,BRAM,1,FF,887,catapult_fpga_latency
Throughput,3.104462043294828,catapult,CLB,1152,FF,950,catapult_fpga_latency
Throughput,3.104462043294828,catapult,LUT,6677,FF,950,catapult_fpga_latency
Throughput,3.104462043294828,catapult,FF,950,FF,950,catapult_fpga_latency
Throughput,3.104462043294828,catapult,DSP,14,FF,950,catapult_fpga_latency
Throughput,3.104462043294828,catapult,BRAM,1,FF,950,catapult_fpga_latency
Throughput,2.9684601113172544,catapult,CLB,584,FF,822,catapult_fpga_latency
Throughput,2.9684601113172544,catapult,LUT,3306,FF,822,catapult_fpga_latency
Throughput,2.9684601113172544,catapult,FF,822,FF,822,catapult_fpga_latency
Throughput,2.9684601113172544,catapult,DSP,18,FF,822,catapult_fpga_latency
Throughput,2.9684601113172544,catapult,BRAM,1,FF,822,catapult_fpga_latency
Throughput,3.067776383643843,catapult,CLB,650,FF,769,catapult_fpga_latency
Throughput,3.067776383643843,catapult,LUT,3714,FF,769,catapult_fpga_latency
Throughput,3.067776383643843,catapult,FF,769,FF,769,catapult_fpga_latency
Throughput,3.067776383643843,catapult,DSP,18,FF,769,catapult_fpga_latency
Throughput,3.067776383643843,catapult,BRAM,1,FF,769,catapult_fpga_latency
Throughput,3.0418436005694334,catapult,CLB,933,FF,825,catapult_fpga_latency
Throughput,3.0418436005694334,catapult,LUT,5164,FF,825,catapult_fpga_latency
Throughput,3.0418436005694334,catapult,FF,825,FF,825,catapult_fpga_latency
Throughput,3.0418436005694334,catapult,DSP,18,FF,825,catapult_fpga_latency
Throughput,3.0418436005694334,catapult,BRAM,1,FF,825,catapult_fpga_latency
Throughput,2.8847623965452085,catapult,CLB,1173,FF,949,catapult_fpga_latency
Throughput,2.8847623965452085,catapult,LUT,6775,FF,949,catapult_fpga_latency
Throughput,2.8847623965452085,catapult,FF,949,FF,949,catapult_fpga_latency
Throughput,2.8847623965452085,catapult,DSP,18,FF,949,catapult_fpga_latency
Throughput,2.8847623965452085,catapult,BRAM,1,FF,949,catapult_fpga_latency
Throughput,2.8048445274678424,catapult,CLB,775,FF,1037,catapult_fpga_latency
Throughput,2.8048445274678424,catapult,LUT,4479,FF,1037,catapult_fpga_latency
Throughput,2.8048445274678424,catapult,FF,1037,FF,1037,catapult_fpga_latency
Throughput,2.8048445274678424,catapult,DSP,28,FF,1037,catapult_fpga_latency
Throughput,2.8048445274678424,catapult,BRAM,1,FF,1037,catapult_fpga_latency
Throughput,2.6864532906366354,catapult,CLB,972,FF,1032,catapult_fpga_latency
Throughput,2.6864532906366354,catapult,LUT,5421,FF,1032,catapult_fpga_latency
Throughput,2.6864532906366354,catapult,FF,1032,FF,1032,catapult_fpga_latency
Throughput,2.6864532906366354,catapult,DSP,28,FF,1032,catapult_fpga_latency
Throughput,2.6864532906366354,catapult,BRAM,1,FF,1032,catapult_fpga_latency
Throughput,2.6890828613992914,catapult,CLB,1177,FF,999,catapult_fpga_latency
Throughput,2.6890828613992914,catapult,LUT,7039,FF,999,catapult_fpga_latency
Throughput,2.6890828613992914,catapult,FF,999,FF,999,catapult_fpga_latency
Throughput,2.6890828613992914,catapult,DSP,28,FF,999,catapult_fpga_latency
Throughput,2.6890828613992914,catapult,BRAM,1,FF,999,catapult_fpga_latency
Throughput,2.9999310015869636,catapult,CLB,1534,FF,1176,catapult_fpga_latency
Throughput,2.9999310015869636,catapult,LUT,9524,FF,1176,catapult_fpga_latency
Throughput,2.9999310015869636,catapult,FF,1176,FF,1176,catapult_fpga_latency
Throughput,2.9999310015869636,catapult,DSP,28,FF,1176,catapult_fpga_latency
Throughput,2.9999310015869636,catapult,BRAM,1,FF,1176,catapult_fpga_latency
Throughput,2.8974169527865907,catapult,CLB,697,FF,1063,catapult_fpga_latency
Throughput,2.8974169527865907,catapult,LUT,4190,FF,1063,catapult_fpga_latency
Throughput,2.8974169527865907,catapult,FF,1063,FF,1063,catapult_fpga_latency
Throughput,2.8974169527865907,catapult,DSP,35,FF,1063,catapult_fpga_latency
Throughput,2.8974169527865907,catapult,BRAM,1,FF,1063,catapult_fpga_latency
Throughput,3.0645329345354475,catapult,CLB,930,FF,953,catapult_fpga_latency
Throughput,3.0645329345354475,catapult,LUT,5217,FF,953,catapult_fpga_latency
Throughput,3.0645329345354475,catapult,FF,953,FF,953,catapult_fpga_latency
Throughput,3.0645329345354475,catapult,DSP,35,FF,953,catapult_fpga_latency
Throughput,3.0645329345354475,catapult,BRAM,1,FF,953,catapult_fpga_latency
Throughput,2.8538324115454645,catapult,CLB,1115,FF,1031,catapult_fpga_latency
Throughput,2.8538324115454645,catapult,LUT,6304,FF,1031,catapult_fpga_latency
Throughput,2.8538324115454645,catapult,FF,1031,FF,1031,catapult_fpga_latency
Throughput,2.8538324115454645,catapult,DSP,35,FF,1031,catapult_fpga_latency
Throughput,2.8538324115454645,catapult,BRAM,1,FF,1031,catapult_fpga_latency
Throughput,3.0245563731939615,catapult,CLB,1496,FF,1108,catapult_fpga_latency
Throughput,3.0245563731939615,catapult,LUT,8829,FF,1108,catapult_fpga_latency
Throughput,3.0245563731939615,catapult,FF,1108,FF,1108,catapult_fpga_latency
Throughput,3.0245563731939615,catapult,DSP,35,FF,1108,catapult_fpga_latency
Throughput,3.0245563731939615,catapult,BRAM,1,FF,1108,catapult_fpga_latency
Throughput,2.7122174547466518,catapult,CLB,509,FF,1077,catapult_fpga_latency
Throughput,2.7122174547466518,catapult,LUT,3054,FF,1077,catapult_fpga_latency
Throughput,2.7122174547466518,catapult,FF,1077,FF,1077,catapult_fpga_latency
Throughput,2.7122174547466518,catapult,DSP,9,FF,1077,catapult_fpga_latency
Throughput,2.7122174547466518,catapult,BRAM,1,FF,1077,catapult_fpga_latency
Throughput,3.0771597815216554,catapult,CLB,618,FF,990,catapult_fpga_latency
Throughput,3.0771597815216554,catapult,LUT,3695,FF,990,catapult_fpga_latency
Throughput,3.0771597815216554,catapult,FF,990,FF,990,catapult_fpga_latency
Throughput,3.0771597815216554,catapult,DSP,9,FF,990,catapult_fpga_latency
Throughput,3.0771597815216554,catapult,BRAM,1,FF,990,catapult_fpga_latency
Throughput,3.023477301244161,catapult,CLB,829,FF,1134,catapult_fpga_latency
Throughput,3.023477301244161,catapult,LUT,4916,FF,1134,catapult_fpga_latency
Throughput,3.023477301244161,catapult,FF,1134,FF,1134,catapult_fpga_latency
Throughput,3.023477301244161,catapult,DSP,9,FF,1134,catapult_fpga_latency
Throughput,3.023477301244161,catapult,BRAM,1,FF,1134,catapult_fpga_latency
Throughput,3.039347391328134,catapult,CLB,1275,FF,1423,catapult_fpga_latency
Throughput,3.039347391328134,catapult,LUT,7762,FF,1423,catapult_fpga_latency
Throughput,3.039347391328134,catapult,FF,1423,FF,1423,catapult_fpga_latency
Throughput,3.039347391328134,catapult,DSP,9,FF,1423,catapult_fpga_latency
Throughput,3.039347391328134,catapult,BRAM,1,FF,1423,catapult_fpga_latency
Throughput,2.940424067959081,catapult,CLB,810,FF,1104,catapult_fpga_latency
Throughput,2.940424067959081,catapult,LUT,4654,FF,1104,catapult_fpga_latency
Throughput,2.940424067959081,catapult,FF,1104,FF,1104,catapult_fpga_latency
Throughput,2.940424067959081,catapult,DSP,13,FF,1104,catapult_fpga_latency
Throughput,2.940424067959081,catapult,BRAM,1,FF,1104,catapult_fpga_latency
Throughput,2.968001970753309,catapult,CLB,903,FF,1130,catapult_fpga_latency
Throughput,2.968001970753309,catapult,LUT,5240,FF,1130,catapult_fpga_latency
Throughput,2.968001970753309,catapult,FF,1130,FF,1130,catapult_fpga_latency
Throughput,2.968001970753309,catapult,DSP,13,FF,1130,catapult_fpga_latency
Throughput,2.968001970753309,catapult,BRAM,1,FF,1130,catapult_fpga_latency
Throughput,2.929939291657877,catapult,CLB,1194,FF,1238,catapult_fpga_latency
Throughput,2.929939291657877,catapult,LUT,7358,FF,1238,catapult_fpga_latency
Throughput,2.929939291657877,catapult,FF,1238,FF,1238,catapult_fpga_latency
Throughput,2.929939291657877,catapult,DSP,13,FF,1238,catapult_fpga_latency
Throughput,2.929939291657877,catapult,BRAM,1,FF,1238,catapult_fpga_latency
Throughput,2.9297676108331085,catapult,CLB,1893,FF,1475,catapult_fpga_latency
Throughput,2.9297676108331085,catapult,LUT,11499,FF,1475,catapult_fpga_latency
Throughput,2.9297676108331085,catapult,FF,1475,FF,1475,catapult_fpga_latency
Throughput,2.9297676108331085,catapult,DSP,13,FF,1475,catapult_fpga_latency
Throughput,2.9297676108331085,catapult,BRAM,1,FF,1475,catapult_fpga_latency
Throughput,3.1096557922003614,catapult,CLB,731,FF,1144,catapult_fpga_latency
Throughput,3.1096557922003614,catapult,LUT,4311,FF,1144,catapult_fpga_latency
Throughput,3.1096557922003614,catapult,FF,1144,FF,1144,catapult_fpga_latency
Throughput,3.1096557922003614,catapult,DSP,17,FF,1144,catapult_fpga_latency
Throughput,3.1096557922003614,catapult,BRAM,1,FF,1144,catapult_fpga_latency
Throughput,3.157442723988987,catapult,CLB,838,FF,1066,catapult_fpga_latency
Throughput,3.157442723988987,catapult,LUT,4933,FF,1066,catapult_fpga_latency
Throughput,3.157442723988987,catapult,FF,1066,FF,1066,catapult_fpga_latency
Throughput,3.157442723988987,catapult,DSP,17,FF,1066,catapult_fpga_latency
Throughput,3.157442723988987,catapult,BRAM,1,FF,1066,catapult_fpga_latency
Throughput,2.7489444053483463,catapult,CLB,1116,FF,1255,catapult_fpga_latency
Throughput,2.7489444053483463,catapult,LUT,6655,FF,1255,catapult_fpga_latency
Throughput,2.7489444053483463,catapult,FF,1255,FF,1255,catapult_fpga_latency
Throughput,2.7489444053483463,catapult,DSP,17,FF,1255,catapult_fpga_latency
Throughput,2.7489444053483463,catapult,BRAM,1,FF,1255,catapult_fpga_latency
Throughput,2.865354143445359,catapult,CLB,1797,FF,1500,catapult_fpga_latency
Throughput,2.865354143445359,catapult,LUT,11057,FF,1500,catapult_fpga_latency
Throughput,2.865354143445359,catapult,FF,1500,FF,1500,catapult_fpga_latency
Throughput,2.865354143445359,catapult,DSP,17,FF,1500,catapult_fpga_latency
Throughput,2.865354143445359,catapult,BRAM,1,FF,1500,catapult_fpga_latency
Throughput,2.875265243218687,catapult,CLB,1060,FF,1309,catapult_fpga_latency
Throughput,2.875265243218687,catapult,LUT,6300,FF,1309,catapult_fpga_latency
Throughput,2.875265243218687,catapult,FF,1309,FF,1309,catapult_fpga_latency
Throughput,2.875265243218687,catapult,DSP,29,FF,1309,catapult_fpga_latency
Throughput,2.875265243218687,catapult,BRAM,1,FF,1309,catapult_fpga_latency
Throughput,2.7996147730072343,catapult,CLB,1238,FF,1334,catapult_fpga_latency
Throughput,2.7996147730072343,catapult,LUT,7428,FF,1334,catapult_fpga_latency
Throughput,2.7996147730072343,catapult,FF,1334,FF,1334,catapult_fpga_latency
Throughput,2.7996147730072343,catapult,DSP,29,FF,1334,catapult_fpga_latency
Throughput,2.7996147730072343,catapult,BRAM,1,FF,1334,catapult_fpga_latency
Throughput,3.0042480066814474,catapult,CLB,1815,FF,1468,catapult_fpga_latency
Throughput,3.0042480066814474,catapult,LUT,11044,FF,1468,catapult_fpga_latency
Throughput,3.0042480066814474,catapult,FF,1468,FF,1468,catapult_fpga_latency
Throughput,3.0042480066814474,catapult,DSP,29,FF,1468,catapult_fpga_latency
Throughput,3.0042480066814474,catapult,BRAM,1,FF,1468,catapult_fpga_latency
Throughput,3.12241425069864,catapult,CLB,2425,FF,1679,catapult_fpga_latency
Throughput,3.12241425069864,catapult,LUT,14637,FF,1679,catapult_fpga_latency
Throughput,3.12241425069864,catapult,FF,1679,FF,1679,catapult_fpga_latency
Throughput,3.12241425069864,catapult,DSP,29,FF,1679,catapult_fpga_latency
Throughput,3.12241425069864,catapult,BRAM,1,FF,1679,catapult_fpga_latency
Throughput,2.821558967760867,catapult,CLB,852,FF,1407,catapult_fpga_latency
Throughput,2.821558967760867,catapult,LUT,4772,FF,1407,catapult_fpga_latency
Throughput,2.821558967760867,catapult,FF,1407,FF,1407,catapult_fpga_latency
Throughput,2.821558967760867,catapult,DSP,34,FF,1407,catapult_fpga_latency
Throughput,2.821558967760867,catapult,BRAM,1,FF,1407,catapult_fpga_latency
Throughput,2.578396134468515,catapult,CLB,1274,FF,1435,catapult_fpga_latency
Throughput,2.578396134468515,catapult,LUT,7667,FF,1435,catapult_fpga_latency
Throughput,2.578396134468515,catapult,FF,1435,FF,1435,catapult_fpga_latency
Throughput,2.578396134468515,catapult,DSP,34,FF,1435,catapult_fpga_latency
Throughput,2.578396134468515,catapult,BRAM,1,FF,1435,catapult_fpga_latency
Throughput,3.143062788965335,catapult,CLB,373,FF,639,catapult_fpga_latency
Throughput,3.143062788965335,catapult,LUT,2117,FF,639,catapult_fpga_latency
Throughput,3.143062788965335,catapult,FF,639,FF,639,catapult_fpga_latency
Throughput,3.143062788965335,catapult,DSP,11,FF,639,catapult_fpga_latency
Throughput,3.143062788965335,catapult,BRAM,1,FF,639,catapult_fpga_latency
Throughput,3.0245655211628852,catapult,CLB,425,FF,642,catapult_fpga_latency
Throughput,3.0245655211628852,catapult,LUT,2324,FF,642,catapult_fpga_latency
Throughput,3.0245655211628852,catapult,FF,642,FF,642,catapult_fpga_latency
Throughput,3.0245655211628852,catapult,DSP,11,FF,642,catapult_fpga_latency
Throughput,3.0245655211628852,catapult,BRAM,1,FF,642,catapult_fpga_latency
Throughput,3.0164729588281607,catapult,CLB,492,FF,682,catapult_fpga_latency
Throughput,3.0164729588281607,catapult,LUT,2673,FF,682,catapult_fpga_latency
Throughput,3.0164729588281607,catapult,FF,682,FF,682,catapult_fpga_latency
Throughput,3.0164729588281607,catapult,DSP,11,FF,682,catapult_fpga_latency
Throughput,3.0164729588281607,catapult,BRAM,1,FF,682,catapult_fpga_latency
Throughput,2.918523577292719,catapult,CLB,576,FF,769,catapult_fpga_latency
Throughput,2.918523577292719,catapult,LUT,3350,FF,769,catapult_fpga_latency
Throughput,2.918523577292719,catapult,FF,769,FF,769,catapult_fpga_latency
Throughput,2.918523577292719,catapult,DSP,11,FF,769,catapult_fpga_latency
Throughput,2.918523577292719,catapult,BRAM,1,FF,769,catapult_fpga_latency
Throughput,3.205385046878756,catapult,CLB,509,FF,875,catapult_fpga_latency
Throughput,3.205385046878756,catapult,LUT,2855,FF,875,catapult_fpga_latency
Throughput,3.205385046878756,catapult,FF,875,FF,875,catapult_fpga_latency
Throughput,3.205385046878756,catapult,DSP,18,FF,875,catapult_fpga_latency
Throughput,3.205385046878756,catapult,BRAM,1,FF,875,catapult_fpga_latency
Throughput,3.0483808525101894,catapult,CLB,551,FF,826,catapult_fpga_latency
Throughput,3.0483808525101894,catapult,LUT,3104,FF,826,catapult_fpga_latency
Throughput,3.0483808525101894,catapult,FF,826,FF,826,catapult_fpga_latency
Throughput,3.0483808525101894,catapult,DSP,18,FF,826,catapult_fpga_latency
Throughput,3.0483808525101894,catapult,BRAM,1,FF,826,catapult_fpga_latency
Throughput,3.275670611665973,catapult,CLB,655,FF,828,catapult_fpga_latency
Throughput,3.275670611665973,catapult,LUT,3559,FF,828,catapult_fpga_latency
Throughput,3.275670611665973,catapult,FF,828,FF,828,catapult_fpga_latency
Throughput,3.275670611665973,catapult,DSP,18,FF,828,catapult_fpga_latency
Throughput,3.275670611665973,catapult,BRAM,1,FF,828,catapult_fpga_latency
Throughput,3.220570427434107,catapult,CLB,811,FF,888,catapult_fpga_latency
Throughput,3.220570427434107,catapult,LUT,4514,FF,888,catapult_fpga_latency
Throughput,3.220570427434107,catapult,FF,888,FF,888,catapult_fpga_latency
Throughput,3.220570427434107,catapult,DSP,18,FF,888,catapult_fpga_latency
Throughput,3.220570427434107,catapult,BRAM,1,FF,888,catapult_fpga_latency
Throughput,3.2193988094663206,catapult,CLB,614,FF,789,catapult_fpga_latency
Throughput,3.2193988094663206,catapult,LUT,3288,FF,789,catapult_fpga_latency
Throughput,3.2193988094663206,catapult,FF,789,FF,789,catapult_fpga_latency
Throughput,3.2193988094663206,catapult,DSP,34,FF,789,catapult_fpga_latency
Throughput,3.2193988094663206,catapult,BRAM,1,FF,789,catapult_fpga_latency
Throughput,2.8979459359206197,catapult,CLB,656,FF,817,catapult_fpga_latency
Throughput,2.8979459359206197,catapult,LUT,3477,FF,817,catapult_fpga_latency
Throughput,2.8979459359206197,catapult,FF,817,FF,817,catapult_fpga_latency
Throughput,2.8979459359206197,catapult,DSP,34,FF,817,catapult_fpga_latency
Throughput,2.8979459359206197,catapult,BRAM,1,FF,817,catapult_fpga_latency
Throughput,3.059114325220562,catapult,CLB,684,FF,868,catapult_fpga_latency
Throughput,3.059114325220562,catapult,LUT,3874,FF,868,catapult_fpga_latency
Throughput,3.059114325220562,catapult,FF,868,FF,868,catapult_fpga_latency
Throughput,3.059114325220562,catapult,DSP,34,FF,868,catapult_fpga_latency
Throughput,3.059114325220562,catapult,BRAM,1,FF,868,catapult_fpga_latency
Throughput,3.1876573905836603,catapult,CLB,914,FF,901,catapult_fpga_latency
Throughput,3.1876573905836603,catapult,LUT,4736,FF,901,catapult_fpga_latency
Throughput,3.1876573905836603,catapult,FF,901,FF,901,catapult_fpga_latency
Throughput,3.1876573905836603,catapult,DSP,34,FF,901,catapult_fpga_latency
Throughput,3.1876573905836603,catapult,BRAM,1,FF,901,catapult_fpga_latency
Throughput,3.0395506328344415,catapult,CLB,859,FF,995,catapult_fpga_latency
Throughput,3.0395506328344415,catapult,LUT,4155,FF,995,catapult_fpga_latency
Throughput,3.0395506328344415,catapult,FF,995,FF,995,catapult_fpga_latency
Throughput,3.0395506328344415,catapult,DSP,41,FF,995,catapult_fpga_latency
Throughput,3.0395506328344415,catapult,BRAM,1,FF,995,catapult_fpga_latency
Throughput,2.8163381408225394,catapult,CLB,794,FF,1037,catapult_fpga_latency
Throughput,2.8163381408225394,catapult,LUT,4431,FF,1037,catapult_fpga_latency
Throughput,2.8163381408225394,catapult,FF,1037,FF,1037,catapult_fpga_latency
Throughput,2.8163381408225394,catapult,DSP,41,FF,1037,catapult_fpga_latency
Throughput,2.8163381408225394,catapult,BRAM,1,FF,1037,catapult_fpga_latency
Throughput,3.118908382066277,catapult,CLB,1002,FF,1029,catapult_fpga_latency
Throughput,3.118908382066277,catapult,LUT,5104,FF,1029,catapult_fpga_latency
Throughput,3.118908382066277,catapult,FF,1029,FF,1029,catapult_fpga_latency
Throughput,3.118908382066277,catapult,DSP,41,FF,1029,catapult_fpga_latency
Throughput,3.118908382066277,catapult,BRAM,1,FF,1029,catapult_fpga_latency
Throughput,3.234351399342133,catapult,CLB,1159,FF,1196,catapult_fpga_latency
Throughput,3.234351399342133,catapult,LUT,6214,FF,1196,catapult_fpga_latency
Throughput,3.234351399342133,catapult,FF,1196,FF,1196,catapult_fpga_latency
Throughput,3.234351399342133,catapult,DSP,41,FF,1196,catapult_fpga_latency
Throughput,3.234351399342133,catapult,BRAM,1,FF,1196,catapult_fpga_latency
Throughput,3.0644108516917083,catapult,CLB,793,FF,1111,catapult_fpga_latency
Throughput,3.0644108516917083,catapult,LUT,4087,FF,1111,catapult_fpga_latency
Throughput,3.0644108516917083,catapult,FF,1111,FF,1111,catapult_fpga_latency
Throughput,3.0644108516917083,catapult,DSP,52,FF,1111,catapult_fpga_latency
Throughput,3.0644108516917083,catapult,BRAM,1,FF,1111,catapult_fpga_latency
Throughput,2.999922002027947,catapult,CLB,887,FF,1096,catapult_fpga_latency
Throughput,2.999922002027947,catapult,LUT,4180,FF,1096,catapult_fpga_latency
Throughput,2.999922002027947,catapult,FF,1096,FF,1096,catapult_fpga_latency
Throughput,2.999922002027947,catapult,DSP,52,FF,1096,catapult_fpga_latency
Throughput,2.999922002027947,catapult,BRAM,1,FF,1096,catapult_fpga_latency
Throughput,3.1855452697838293,catapult,CLB,941,FF,1095,catapult_fpga_latency
Throughput,3.1855452697838293,catapult,LUT,4602,FF,1095,catapult_fpga_latency
Throughput,3.1855452697838293,catapult,FF,1095,FF,1095,catapult_fpga_latency
Throughput,3.1855452697838293,catapult,DSP,52,FF,1095,catapult_fpga_latency
Throughput,3.1855452697838293,catapult,BRAM,1,FF,1095,catapult_fpga_latency
Throughput,3.044705409528101,catapult,CLB,1076,FF,1303,catapult_fpga_latency
Throughput,3.044705409528101,catapult,LUT,5797,FF,1303,catapult_fpga_latency
Throughput,3.044705409528101,catapult,FF,1303,FF,1303,catapult_fpga_latency
Throughput,3.044705409528101,catapult,DSP,52,FF,1303,catapult_fpga_latency
Throughput,3.044705409528101,catapult,BRAM,1,FF,1303,catapult_fpga_latency
Throughput,3.2084291851552402,catapult,CLB,421,FF,710,catapult_fpga_latency
Throughput,3.2084291851552402,catapult,LUT,2501,FF,710,catapult_fpga_latency
Throughput,3.2084291851552402,catapult,FF,710,FF,710,catapult_fpga_latency
Throughput,3.2084291851552402,catapult,DSP,10,FF,710,catapult_fpga_latency
Throughput,3.2084291851552402,catapult,BRAM,1,FF,710,catapult_fpga_latency
Throughput,3.3286842709682145,catapult,CLB,473,FF,722,catapult_fpga_latency
Throughput,3.3286842709682145,catapult,LUT,2792,FF,722,catapult_fpga_latency
Throughput,3.3286842709682145,catapult,FF,722,FF,722,catapult_fpga_latency
Throughput,3.3286842709682145,catapult,DSP,11,FF,722,catapult_fpga_latency
Throughput,3.3286842709682145,catapult,BRAM,1,FF,722,catapult_fpga_latency
Throughput,3.187931765508491,catapult,CLB,609,FF,741,catapult_fpga_latency
Throughput,3.187931765508491,catapult,LUT,3267,FF,741,catapult_fpga_latency
Throughput,3.187931765508491,catapult,FF,741,FF,741,catapult_fpga_latency
Throughput,3.187931765508491,catapult,DSP,11,FF,741,catapult_fpga_latency
Throughput,3.187931765508491,catapult,BRAM,1,FF,741,catapult_fpga_latency
Throughput,3.0490872557299973,catapult,CLB,796,FF,840,catapult_fpga_latency
Throughput,3.0490872557299973,catapult,LUT,4460,FF,840,catapult_fpga_latency
Throughput,3.0490872557299973,catapult,FF,840,FF,840,catapult_fpga_latency
Throughput,3.0490872557299973,catapult,DSP,11,FF,840,catapult_fpga_latency
Throughput,3.0490872557299973,catapult,BRAM,1,FF,840,catapult_fpga_latency
Throughput,3.209953423575824,catapult,CLB,601,FF,903,catapult_fpga_latency
Throughput,3.209953423575824,catapult,LUT,3268,FF,903,catapult_fpga_latency
Throughput,3.209953423575824,catapult,FF,903,FF,903,catapult_fpga_latency
Throughput,3.209953423575824,catapult,DSP,18,FF,903,catapult_fpga_latency
Throughput,3.209953423575824,catapult,BRAM,1,FF,903,catapult_fpga_latency
Throughput,3.261419043425794,catapult,CLB,620,FF,869,catapult_fpga_latency
Throughput,3.261419043425794,catapult,LUT,3640,FF,869,catapult_fpga_latency
Throughput,3.261419043425794,catapult,FF,869,FF,869,catapult_fpga_latency
Throughput,3.261419043425794,catapult,DSP,18,FF,869,catapult_fpga_latency
Throughput,3.261419043425794,catapult,BRAM,1,FF,869,catapult_fpga_latency
Throughput,3.2844713479141965,catapult,CLB,786,FF,959,catapult_fpga_latency
Throughput,3.2844713479141965,catapult,LUT,4337,FF,959,catapult_fpga_latency
Throughput,3.2844713479141965,catapult,FF,959,FF,959,catapult_fpga_latency
Throughput,3.2844713479141965,catapult,DSP,18,FF,959,catapult_fpga_latency
Throughput,3.2844713479141965,catapult,BRAM,1,FF,959,catapult_fpga_latency
Throughput,3.5044067915403616,catapult,CLB,1079,FF,988,catapult_fpga_latency
Throughput,3.5044067915403616,catapult,LUT,6124,FF,988,catapult_fpga_latency
Throughput,3.5044067915403616,catapult,FF,988,FF,988,catapult_fpga_latency
Throughput,3.5044067915403616,catapult,DSP,18,FF,988,catapult_fpga_latency
Throughput,3.5044067915403616,catapult,BRAM,1,FF,988,catapult_fpga_latency
Throughput,3.0931693541153074,catapult,CLB,700,FF,861,catapult_fpga_latency
Throughput,3.0931693541153074,catapult,LUT,3598,FF,861,catapult_fpga_latency
Throughput,3.0931693541153074,catapult,FF,861,FF,861,catapult_fpga_latency
Throughput,3.0931693541153074,catapult,DSP,34,FF,861,catapult_fpga_latency
Throughput,3.0931693541153074,catapult,BRAM,1,FF,861,catapult_fpga_latency
Throughput,3.067127144688656,catapult,CLB,740,FF,902,catapult_fpga_latency
Throughput,3.067127144688656,catapult,LUT,4036,FF,902,catapult_fpga_latency
Throughput,3.067127144688656,catapult,FF,902,FF,902,catapult_fpga_latency
Throughput,3.067127144688656,catapult,DSP,34,FF,902,catapult_fpga_latency
Throughput,3.067127144688656,catapult,BRAM,1,FF,902,catapult_fpga_latency
Throughput,2.9840947748500493,catapult,CLB,857,FF,957,catapult_fpga_latency
Throughput,2.9840947748500493,catapult,LUT,4356,FF,957,catapult_fpga_latency
Throughput,2.9840947748500493,catapult,FF,957,FF,957,catapult_fpga_latency
Throughput,2.9840947748500493,catapult,DSP,34,FF,957,catapult_fpga_latency
Throughput,2.9840947748500493,catapult,BRAM,1,FF,957,catapult_fpga_latency
Throughput,3.240440699935191,catapult,CLB,1143,FF,1050,catapult_fpga_latency
Throughput,3.240440699935191,catapult,LUT,6355,FF,1050,catapult_fpga_latency
Throughput,3.240440699935191,catapult,FF,1050,FF,1050,catapult_fpga_latency
Throughput,3.240440699935191,catapult,DSP,34,FF,1050,catapult_fpga_latency
Throughput,3.240440699935191,catapult,BRAM,1,FF,1050,catapult_fpga_latency
Throughput,3.0557490863310233,catapult,CLB,920,FF,1170,catapult_fpga_latency
Throughput,3.0557490863310233,catapult,LUT,4715,FF,1170,catapult_fpga_latency
Throughput,3.0557490863310233,catapult,FF,1170,FF,1170,catapult_fpga_latency
Throughput,3.0557490863310233,catapult,DSP,41,FF,1170,catapult_fpga_latency
Throughput,3.0557490863310233,catapult,BRAM,1,FF,1170,catapult_fpga_latency
Throughput,3.331600900864884,catapult,CLB,1053,FF,1229,catapult_fpga_latency
Throughput,3.331600900864884,catapult,LUT,5277,FF,1229,catapult_fpga_latency
Throughput,3.331600900864884,catapult,FF,1229,FF,1229,catapult_fpga_latency
Throughput,3.331600900864884,catapult,DSP,41,FF,1229,catapult_fpga_latency
Throughput,3.331600900864884,catapult,BRAM,1,FF,1229,catapult_fpga_latency
Throughput,2.839320039636908,catapult,CLB,1104,FF,1114,catapult_fpga_latency
Throughput,2.839320039636908,catapult,LUT,6561,FF,1114,catapult_fpga_latency
Throughput,2.839320039636908,catapult,FF,1114,FF,1114,catapult_fpga_latency
Throughput,2.839320039636908,catapult,DSP,41,FF,1114,catapult_fpga_latency
Throughput,2.839320039636908,catapult,BRAM,1,FF,1114,catapult_fpga_latency
Throughput,2.9455688335252863,catapult,CLB,1337,FF,1199,catapult_fpga_latency
Throughput,2.9455688335252863,catapult,LUT,8387,FF,1199,catapult_fpga_latency
Throughput,2.9455688335252863,catapult,FF,1199,FF,1199,catapult_fpga_latency
Throughput,2.9455688335252863,catapult,DSP,41,FF,1199,catapult_fpga_latency
Throughput,2.9455688335252863,catapult,BRAM,1,FF,1199,catapult_fpga_latency
Throughput,3.294914628761969,catapult,CLB,1034,FF,1175,catapult_fpga_latency
Throughput,3.294914628761969,catapult,LUT,4753,FF,1175,catapult_fpga_latency
Throughput,3.294914628761969,catapult,FF,1175,FF,1175,catapult_fpga_latency
Throughput,3.294914628761969,catapult,DSP,52,FF,1175,catapult_fpga_latency
Throughput,3.294914628761969,catapult,BRAM,1,FF,1175,catapult_fpga_latency
Throughput,3.0659046871550855,catapult,CLB,971,FF,1103,catapult_fpga_latency
Throughput,3.0659046871550855,catapult,LUT,5215,FF,1103,catapult_fpga_latency
Throughput,3.0659046871550855,catapult,FF,1103,FF,1103,catapult_fpga_latency
Throughput,3.0659046871550855,catapult,DSP,52,FF,1103,catapult_fpga_latency
Throughput,3.0659046871550855,catapult,BRAM,1,FF,1103,catapult_fpga_latency
Throughput,3.033465187953503,catapult,CLB,1136,FF,1179,catapult_fpga_latency
Throughput,3.033465187953503,catapult,LUT,5785,FF,1179,catapult_fpga_latency
Throughput,3.033465187953503,catapult,FF,1179,FF,1179,catapult_fpga_latency
Throughput,3.033465187953503,catapult,DSP,52,FF,1179,catapult_fpga_latency
Throughput,3.033465187953503,catapult,BRAM,1,FF,1179,catapult_fpga_latency
Throughput,2.9796401190664192,catapult,CLB,1337,FF,1327,catapult_fpga_latency
Throughput,2.9796401190664192,catapult,LUT,7855,FF,1327,catapult_fpga_latency
Throughput,2.9796401190664192,catapult,FF,1327,FF,1327,catapult_fpga_latency
Throughput,2.9796401190664192,catapult,DSP,52,FF,1327,catapult_fpga_latency
Throughput,2.9796401190664192,catapult,BRAM,1,FF,1327,catapult_fpga_latency
Throughput,2.8811220241610895,catapult,CLB,473,FF,884,catapult_fpga_latency
Throughput,2.8811220241610895,catapult,LUT,2906,FF,884,catapult_fpga_latency
Throughput,2.8811220241610895,catapult,FF,884,FF,884,catapult_fpga_latency
Throughput,2.8811220241610895,catapult,DSP,10,FF,884,catapult_fpga_latency
Throughput,2.8811220241610895,catapult,BRAM,1,FF,884,catapult_fpga_latency
Throughput,3.162315320785266,catapult,CLB,578,FF,884,catapult_fpga_latency
Throughput,3.162315320785266,catapult,LUT,3444,FF,884,catapult_fpga_latency
Throughput,3.162315320785266,catapult,FF,884,FF,884,catapult_fpga_latency
Throughput,3.162315320785266,catapult,DSP,10,FF,884,catapult_fpga_latency
Throughput,3.162315320785266,catapult,BRAM,1,FF,884,catapult_fpga_latency
Throughput,3.2525402339226934,catapult,CLB,723,FF,996,catapult_fpga_latency
Throughput,3.2525402339226934,catapult,LUT,4361,FF,996,catapult_fpga_latency
Throughput,3.2525402339226934,catapult,FF,996,FF,996,catapult_fpga_latency
Throughput,3.2525402339226934,catapult,DSP,10,FF,996,catapult_fpga_latency
Throughput,3.2525402339226934,catapult,BRAM,1,FF,996,catapult_fpga_latency
Throughput,3.2364030616372963,catapult,CLB,1051,FF,1205,catapult_fpga_latency
Throughput,3.2364030616372963,catapult,LUT,6460,FF,1205,catapult_fpga_latency
Throughput,3.2364030616372963,catapult,FF,1205,FF,1205,catapult_fpga_latency
Throughput,3.2364030616372963,catapult,DSP,10,FF,1205,catapult_fpga_latency
Throughput,3.2364030616372963,catapult,BRAM,1,FF,1205,catapult_fpga_latency
Throughput,3.2279931566545077,catapult,CLB,739,FF,967,catapult_fpga_latency
Throughput,3.2279931566545077,catapult,LUT,4199,FF,967,catapult_fpga_latency
Throughput,3.2279931566545077,catapult,FF,967,FF,967,catapult_fpga_latency
Throughput,3.2279931566545077,catapult,DSP,17,FF,967,catapult_fpga_latency
Throughput,3.2279931566545077,catapult,BRAM,1,FF,967,catapult_fpga_latency
Throughput,2.9360211628405417,catapult,CLB,789,FF,1039,catapult_fpga_latency
Throughput,2.9360211628405417,catapult,LUT,4770,FF,1039,catapult_fpga_latency
Throughput,2.9360211628405417,catapult,FF,1039,FF,1039,catapult_fpga_latency
Throughput,2.9360211628405417,catapult,DSP,17,FF,1039,catapult_fpga_latency
Throughput,2.9360211628405417,catapult,BRAM,1,FF,1039,catapult_fpga_latency
Throughput,3.0821010066141885,catapult,CLB,1068,FF,1076,catapult_fpga_latency
Throughput,3.0821010066141885,catapult,LUT,6214,FF,1076,catapult_fpga_latency
Throughput,3.0821010066141885,catapult,FF,1076,FF,1076,catapult_fpga_latency
Throughput,3.0821010066141885,catapult,DSP,17,FF,1076,catapult_fpga_latency
Throughput,3.0821010066141885,catapult,BRAM,1,FF,1076,catapult_fpga_latency
Throughput,3.0315891590371673,catapult,CLB,1485,FF,1262,catapult_fpga_latency
Throughput,3.0315891590371673,catapult,LUT,9316,FF,1262,catapult_fpga_latency
Throughput,3.0315891590371673,catapult,FF,1262,FF,1262,catapult_fpga_latency
Throughput,3.0315891590371673,catapult,DSP,17,FF,1262,catapult_fpga_latency
Throughput,3.0315891590371673,catapult,BRAM,1,FF,1262,catapult_fpga_latency
Throughput,2.944918249069406,catapult,CLB,750,FF,1110,catapult_fpga_latency
Throughput,2.944918249069406,catapult,LUT,3990,FF,1110,catapult_fpga_latency
Throughput,2.944918249069406,catapult,FF,1110,FF,1110,catapult_fpga_latency
Throughput,2.944918249069406,catapult,DSP,34,FF,1110,catapult_fpga_latency
Throughput,2.944918249069406,catapult,BRAM,1,FF,1110,catapult_fpga_latency
Throughput,3.076421383589753,catapult,CLB,831,FF,1185,catapult_fpga_latency
Throughput,3.076421383589753,catapult,LUT,4632,FF,1185,catapult_fpga_latency
Throughput,3.076421383589753,catapult,FF,1185,FF,1185,catapult_fpga_latency
Throughput,3.076421383589753,catapult,DSP,34,FF,1185,catapult_fpga_latency
Throughput,3.076421383589753,catapult,BRAM,1,FF,1185,catapult_fpga_latency
Throughput,3.0495707729137123,catapult,CLB,1148,FF,1337,catapult_fpga_latency
Throughput,3.0495707729137123,catapult,LUT,6073,FF,1337,catapult_fpga_latency
Throughput,3.0495707729137123,catapult,FF,1337,FF,1337,catapult_fpga_latency
Throughput,3.0495707729137123,catapult,DSP,34,FF,1337,catapult_fpga_latency
Throughput,3.0495707729137123,catapult,BRAM,1,FF,1337,catapult_fpga_latency
Throughput,2.8931250669035173,catapult,CLB,1498,FF,1531,catapult_fpga_latency
Throughput,2.8931250669035173,catapult,LUT,8975,FF,1531,catapult_fpga_latency
Throughput,2.8931250669035173,catapult,FF,1531,FF,1531,catapult_fpga_latency
Throughput,2.8931250669035173,catapult,DSP,34,FF,1531,catapult_fpga_latency
Throughput,2.8931250669035173,catapult,BRAM,1,FF,1531,catapult_fpga_latency
Throughput,2.9374269315050787,catapult,CLB,1081,FF,1361,catapult_fpga_latency
Throughput,2.9374269315050787,catapult,LUT,5913,FF,1361,catapult_fpga_latency
Throughput,2.9374269315050787,catapult,FF,1361,FF,1361,catapult_fpga_latency
Throughput,2.9374269315050787,catapult,DSP,41,FF,1361,catapult_fpga_latency
Throughput,2.9374269315050787,catapult,BRAM,1,FF,1361,catapult_fpga_latency
Throughput,3.176842091886981,catapult,CLB,1180,FF,1366,catapult_fpga_latency
Throughput,3.176842091886981,catapult,LUT,6712,FF,1366,catapult_fpga_latency
Throughput,3.176842091886981,catapult,FF,1366,FF,1366,catapult_fpga_latency
Throughput,3.176842091886981,catapult,DSP,41,FF,1366,catapult_fpga_latency
Throughput,3.176842091886981,catapult,BRAM,1,FF,1366,catapult_fpga_latency
Throughput,3.164246545433834,catapult,CLB,1567,FF,1528,catapult_fpga_latency
Throughput,3.164246545433834,catapult,LUT,8890,FF,1528,catapult_fpga_latency
Throughput,3.164246545433834,catapult,FF,1528,FF,1528,catapult_fpga_latency
Throughput,3.164246545433834,catapult,DSP,41,FF,1528,catapult_fpga_latency
Throughput,3.164246545433834,catapult,BRAM,1,FF,1528,catapult_fpga_latency
Throughput,3.2407662467713867,catapult,CLB,2122,FF,1680,catapult_fpga_latency
Throughput,3.2407662467713867,catapult,LUT,12884,FF,1680,catapult_fpga_latency
Throughput,3.2407662467713867,catapult,FF,1680,FF,1680,catapult_fpga_latency
Throughput,3.2407662467713867,catapult,DSP,41,FF,1680,catapult_fpga_latency
Throughput,3.2407662467713867,catapult,BRAM,1,FF,1680,catapult_fpga_latency
Throughput,2.7657544286642786,catapult,CLB,966,FF,1510,catapult_fpga_latency
Throughput,2.7657544286642786,catapult,LUT,4780,FF,1510,catapult_fpga_latency
Throughput,2.7657544286642786,catapult,FF,1510,FF,1510,catapult_fpga_latency
Throughput,2.7657544286642786,catapult,DSP,51,FF,1510,catapult_fpga_latency
Throughput,2.7657544286642786,catapult,BRAM,1,FF,1510,catapult_fpga_latency
Throughput,2.934737311663233,catapult,CLB,1084,FF,1457,catapult_fpga_latency
Throughput,2.934737311663233,catapult,LUT,5938,FF,1457,catapult_fpga_latency
Throughput,2.934737311663233,catapult,FF,1457,FF,1457,catapult_fpga_latency
Throughput,2.934737311663233,catapult,DSP,52,FF,1457,catapult_fpga_latency
Throughput,2.934737311663233,catapult,BRAM,1,FF,1457,catapult_fpga_latency
Throughput,2.897987926982296,catapult,CLB,1282,FF,1448,catapult_fpga_latency
Throughput,2.897987926982296,catapult,LUT,7440,FF,1448,catapult_fpga_latency
Throughput,2.897987926982296,catapult,FF,1448,FF,1448,catapult_fpga_latency
Throughput,2.897987926982296,catapult,DSP,52,FF,1448,catapult_fpga_latency
Throughput,2.897987926982296,catapult,BRAM,1,FF,1448,catapult_fpga_latency
Throughput,2.9481653566985266,catapult,CLB,1824,FF,1794,catapult_fpga_latency
Throughput,2.9481653566985266,catapult,LUT,9944,FF,1794,catapult_fpga_latency
Throughput,2.9481653566985266,catapult,FF,1794,FF,1794,catapult_fpga_latency
Throughput,2.9481653566985266,catapult,DSP,52,FF,1794,catapult_fpga_latency
Throughput,2.9481653566985266,catapult,BRAM,1,FF,1794,catapult_fpga_latency
Throughput,2.914780560745484,catapult,CLB,490,FF,735,catapult_fpga_latency
Throughput,2.914780560745484,catapult,LUT,2863,FF,735,catapult_fpga_latency
Throughput,2.914780560745484,catapult,FF,735,FF,735,catapult_fpga_latency
Throughput,2.914780560745484,catapult,DSP,11,FF,735,catapult_fpga_latency
Throughput,2.914780560745484,catapult,BRAM,1,FF,735,catapult_fpga_latency
Throughput,3.289841627024075,catapult,CLB,582,FF,718,catapult_fpga_latency
Throughput,3.289841627024075,catapult,LUT,3179,FF,718,catapult_fpga_latency
Throughput,3.289841627024075,catapult,FF,718,FF,718,catapult_fpga_latency
Throughput,3.289841627024075,catapult,DSP,10,FF,718,catapult_fpga_latency
Throughput,3.289841627024075,catapult,BRAM,1,FF,718,catapult_fpga_latency
Throughput,3.247196046214094,catapult,CLB,686,FF,764,catapult_fpga_latency
Throughput,3.247196046214094,catapult,LUT,3781,FF,764,catapult_fpga_latency
Throughput,3.247196046214094,catapult,FF,764,FF,764,catapult_fpga_latency
Throughput,3.247196046214094,catapult,DSP,11,FF,764,catapult_fpga_latency
Throughput,3.247196046214094,catapult,BRAM,1,FF,764,catapult_fpga_latency
Throughput,3.1629154489442186,catapult,CLB,941,FF,867,catapult_fpga_latency
Throughput,3.1629154489442186,catapult,LUT,5492,FF,867,catapult_fpga_latency
Throughput,3.1629154489442186,catapult,FF,867,FF,867,catapult_fpga_latency
Throughput,3.1629154489442186,catapult,DSP,11,FF,867,catapult_fpga_latency
Throughput,3.1629154489442186,catapult,BRAM,1,FF,867,catapult_fpga_latency
Throughput,3.134648840963591,catapult,CLB,678,FF,826,catapult_fpga_latency
Throughput,3.134648840963591,catapult,LUT,3829,FF,826,catapult_fpga_latency
Throughput,3.134648840963591,catapult,FF,826,FF,826,catapult_fpga_latency
Throughput,3.134648840963591,catapult,DSP,18,FF,826,catapult_fpga_latency
Throughput,3.134648840963591,catapult,BRAM,1,FF,826,catapult_fpga_latency
Throughput,3.2307881184536154,catapult,CLB,740,FF,781,catapult_fpga_latency
Throughput,3.2307881184536154,catapult,LUT,4392,FF,781,catapult_fpga_latency
Throughput,3.2307881184536154,catapult,FF,781,FF,781,catapult_fpga_latency
Throughput,3.2307881184536154,catapult,DSP,18,FF,781,catapult_fpga_latency
Throughput,3.2307881184536154,catapult,BRAM,1,FF,781,catapult_fpga_latency
Throughput,3.2037522346171836,catapult,CLB,992,FF,836,catapult_fpga_latency
Throughput,3.2037522346171836,catapult,LUT,5598,FF,836,catapult_fpga_latency
Throughput,3.2037522346171836,catapult,FF,836,FF,836,catapult_fpga_latency
Throughput,3.2037522346171836,catapult,DSP,18,FF,836,catapult_fpga_latency
Throughput,3.2037522346171836,catapult,BRAM,1,FF,836,catapult_fpga_latency
Throughput,3.2290563405750303,catapult,CLB,1334,FF,905,catapult_fpga_latency
Throughput,3.2290563405750303,catapult,LUT,7717,FF,905,catapult_fpga_latency
Throughput,3.2290563405750303,catapult,FF,905,FF,905,catapult_fpga_latency
Throughput,3.2290563405750303,catapult,DSP,18,FF,905,catapult_fpga_latency
Throughput,3.2290563405750303,catapult,BRAM,1,FF,905,catapult_fpga_latency
Throughput,3.1220438147628964,catapult,CLB,741,FF,922,catapult_fpga_latency
Throughput,3.1220438147628964,catapult,LUT,4265,FF,922,catapult_fpga_latency
Throughput,3.1220438147628964,catapult,FF,922,FF,922,catapult_fpga_latency
Throughput,3.1220438147628964,catapult,DSP,34,FF,922,catapult_fpga_latency
Throughput,3.1220438147628964,catapult,BRAM,1,FF,922,catapult_fpga_latency
Throughput,3.151363122118472,catapult,CLB,831,FF,906,catapult_fpga_latency
Throughput,3.151363122118472,catapult,LUT,4696,FF,906,catapult_fpga_latency
Throughput,3.151363122118472,catapult,FF,906,FF,906,catapult_fpga_latency
Throughput,3.151363122118472,catapult,DSP,34,FF,906,catapult_fpga_latency
Throughput,3.151363122118472,catapult,BRAM,1,FF,906,catapult_fpga_latency
Throughput,3.0274498881357266,catapult,CLB,984,FF,922,catapult_fpga_latency
Throughput,3.0274498881357266,catapult,LUT,5843,FF,922,catapult_fpga_latency
Throughput,3.0274498881357266,catapult,FF,922,FF,922,catapult_fpga_latency
Throughput,3.0274498881357266,catapult,DSP,34,FF,922,catapult_fpga_latency
Throughput,3.0274498881357266,catapult,BRAM,1,FF,922,catapult_fpga_latency
Throughput,3.1380818788323825,catapult,CLB,1313,FF,1012,catapult_fpga_latency
Throughput,3.1380818788323825,catapult,LUT,7619,FF,1012,catapult_fpga_latency
Throughput,3.1380818788323825,catapult,FF,1012,FF,1012,catapult_fpga_latency
Throughput,3.1380818788323825,catapult,DSP,34,FF,1012,catapult_fpga_latency
Throughput,3.1380818788323825,catapult,BRAM,1,FF,1012,catapult_fpga_latency
Throughput,2.84892979952081,catapult,CLB,1038,FF,1105,catapult_fpga_latency
Throughput,2.84892979952081,catapult,LUT,5553,FF,1105,catapult_fpga_latency
Throughput,2.84892979952081,catapult,FF,1105,FF,1105,catapult_fpga_latency
Throughput,2.84892979952081,catapult,DSP,41,FF,1105,catapult_fpga_latency
Throughput,2.84892979952081,catapult,BRAM,1,FF,1105,catapult_fpga_latency
Throughput,2.952752999258859,catapult,CLB,1167,FF,1157,catapult_fpga_latency
Throughput,2.952752999258859,catapult,LUT,6621,FF,1157,catapult_fpga_latency
Throughput,2.952752999258859,catapult,FF,1157,FF,1157,catapult_fpga_latency
Throughput,2.952752999258859,catapult,DSP,41,FF,1157,catapult_fpga_latency
Throughput,2.952752999258859,catapult,BRAM,1,FF,1157,catapult_fpga_latency
Throughput,2.8787996556955613,catapult,CLB,1439,FF,1239,catapult_fpga_latency
Throughput,2.8787996556955613,catapult,LUT,8356,FF,1239,catapult_fpga_latency
Throughput,2.8787996556955613,catapult,FF,1239,FF,1239,catapult_fpga_latency
Throughput,2.8787996556955613,catapult,DSP,41,FF,1239,catapult_fpga_latency
Throughput,2.8787996556955613,catapult,BRAM,1,FF,1239,catapult_fpga_latency
Throughput,3.0119665430756397,catapult,CLB,2106,FF,1220,catapult_fpga_latency
Throughput,3.0119665430756397,catapult,LUT,11493,FF,1220,catapult_fpga_latency
Throughput,3.0119665430756397,catapult,FF,1220,FF,1220,catapult_fpga_latency
Throughput,3.0119665430756397,catapult,DSP,41,FF,1220,catapult_fpga_latency
Throughput,3.0119665430756397,catapult,BRAM,1,FF,1220,catapult_fpga_latency
Throughput,2.9973952635160046,catapult,CLB,1033,FF,1177,catapult_fpga_latency
Throughput,2.9973952635160046,catapult,LUT,5136,FF,1177,catapult_fpga_latency
Throughput,2.9973952635160046,catapult,FF,1177,FF,1177,catapult_fpga_latency
Throughput,2.9973952635160046,catapult,DSP,52,FF,1177,catapult_fpga_latency
Throughput,2.9973952635160046,catapult,BRAM,1,FF,1177,catapult_fpga_latency
Throughput,3.2037522346171836,catapult,CLB,1113,FF,1175,catapult_fpga_latency
Throughput,3.2037522346171836,catapult,LUT,6122,FF,1175,catapult_fpga_latency
Throughput,3.2037522346171836,catapult,FF,1175,FF,1175,catapult_fpga_latency
Throughput,3.2037522346171836,catapult,DSP,52,FF,1175,catapult_fpga_latency
Throughput,3.2037522346171836,catapult,BRAM,1,FF,1175,catapult_fpga_latency
Throughput,3.1286957718805337,catapult,CLB,1300,FF,1195,catapult_fpga_latency
Throughput,3.1286957718805337,catapult,LUT,7347,FF,1195,catapult_fpga_latency
Throughput,3.1286957718805337,catapult,FF,1195,FF,1195,catapult_fpga_latency
Throughput,3.1286957718805337,catapult,DSP,52,FF,1195,catapult_fpga_latency
Throughput,3.1286957718805337,catapult,BRAM,1,FF,1195,catapult_fpga_latency
Throughput,3.102622336398724,catapult,CLB,1518,FF,1358,catapult_fpga_latency
Throughput,3.102622336398724,catapult,LUT,8679,FF,1358,catapult_fpga_latency
Throughput,3.102622336398724,catapult,FF,1358,FF,1358,catapult_fpga_latency
Throughput,3.102622336398724,catapult,DSP,52,FF,1358,catapult_fpga_latency
Throughput,3.102622336398724,catapult,BRAM,1,FF,1358,catapult_fpga_latency
Throughput,3.17258883248731,catapult,CLB,566,FF,1038,catapult_fpga_latency
Throughput,3.17258883248731,catapult,LUT,3278,FF,1038,catapult_fpga_latency
Throughput,3.17258883248731,catapult,FF,1038,FF,1038,catapult_fpga_latency
Throughput,3.17258883248731,catapult,DSP,10,FF,1038,catapult_fpga_latency
Throughput,3.17258883248731,catapult,BRAM,1,FF,1038,catapult_fpga_latency
Throughput,2.958413580301699,catapult,CLB,670,FF,1069,catapult_fpga_latency
Throughput,2.958413580301699,catapult,LUT,3880,FF,1069,catapult_fpga_latency
Throughput,2.958413580301699,catapult,FF,1069,FF,1069,catapult_fpga_latency
Throughput,2.958413580301699,catapult,DSP,10,FF,1069,catapult_fpga_latency
Throughput,2.958413580301699,catapult,BRAM,1,FF,1069,catapult_fpga_latency
Throughput,3.1809651048128003,catapult,CLB,854,FF,1179,catapult_fpga_latency
Throughput,3.1809651048128003,catapult,LUT,5134,FF,1179,catapult_fpga_latency
Throughput,3.1809651048128003,catapult,FF,1179,FF,1179,catapult_fpga_latency
Throughput,3.1809651048128003,catapult,DSP,10,FF,1179,catapult_fpga_latency
Throughput,3.1809651048128003,catapult,BRAM,1,FF,1179,catapult_fpga_latency
Throughput,3.165388377326956,catapult,CLB,1323,FF,1458,catapult_fpga_latency
Throughput,3.165388377326956,catapult,LUT,7961,FF,1458,catapult_fpga_latency
Throughput,3.165388377326956,catapult,FF,1458,FF,1458,catapult_fpga_latency
Throughput,3.165388377326956,catapult,DSP,10,FF,1458,catapult_fpga_latency
Throughput,3.165388377326956,catapult,BRAM,1,FF,1458,catapult_fpga_latency
Throughput,3.032002789442566,catapult,CLB,889,FF,1258,catapult_fpga_latency
Throughput,3.032002789442566,catapult,LUT,5218,FF,1258,catapult_fpga_latency
Throughput,3.032002789442566,catapult,FF,1258,FF,1258,catapult_fpga_latency
Throughput,3.032002789442566,catapult,DSP,17,FF,1258,catapult_fpga_latency
Throughput,3.032002789442566,catapult,BRAM,1,FF,1258,catapult_fpga_latency
Throughput,3.152217427349269,catapult,CLB,967,FF,1123,catapult_fpga_latency
Throughput,3.152217427349269,catapult,LUT,5794,FF,1123,catapult_fpga_latency
Throughput,3.152217427349269,catapult,FF,1123,FF,1123,catapult_fpga_latency
Throughput,3.152217427349269,catapult,DSP,17,FF,1123,catapult_fpga_latency
Throughput,3.152217427349269,catapult,BRAM,1,FF,1123,catapult_fpga_latency
Throughput,3.078116438988654,catapult,CLB,1344,FF,1276,catapult_fpga_latency
Throughput,3.078116438988654,catapult,LUT,8158,FF,1276,catapult_fpga_latency
Throughput,3.078116438988654,catapult,FF,1276,FF,1276,catapult_fpga_latency
Throughput,3.078116438988654,catapult,DSP,17,FF,1276,catapult_fpga_latency
Throughput,3.078116438988654,catapult,BRAM,1,FF,1276,catapult_fpga_latency
Throughput,3.203249376167184,catapult,CLB,2018,FF,1564,catapult_fpga_latency
Throughput,3.203249376167184,catapult,LUT,12602,FF,1564,catapult_fpga_latency
Throughput,3.203249376167184,catapult,FF,1564,FF,1564,catapult_fpga_latency
Throughput,3.203249376167184,catapult,DSP,17,FF,1564,catapult_fpga_latency
Throughput,3.203249376167184,catapult,BRAM,1,FF,1564,catapult_fpga_latency
Throughput,3.1060627238306453,catapult,CLB,1015,FF,1601,catapult_fpga_latency
Throughput,3.1060627238306453,catapult,LUT,5432,FF,1601,catapult_fpga_latency
Throughput,3.1060627238306453,catapult,FF,1601,FF,1601,catapult_fpga_latency
Throughput,3.1060627238306453,catapult,DSP,34,FF,1601,catapult_fpga_latency
Throughput,3.1060627238306453,catapult,BRAM,1,FF,1601,catapult_fpga_latency
Throughput,3.0679646202319995,catapult,CLB,979,FF,1539,catapult_fpga_latency
Throughput,3.0679646202319995,catapult,LUT,5923,FF,1539,catapult_fpga_latency
Throughput,3.0679646202319995,catapult,FF,1539,FF,1539,catapult_fpga_latency
Throughput,3.0679646202319995,catapult,DSP,34,FF,1539,catapult_fpga_latency
Throughput,3.0679646202319995,catapult,BRAM,1,FF,1539,catapult_fpga_latency
Throughput,3.0406966844243355,catapult,CLB,1394,FF,1706,catapult_fpga_latency
Throughput,3.0406966844243355,catapult,LUT,7844,FF,1706,catapult_fpga_latency
Throughput,3.0406966844243355,catapult,FF,1706,FF,1706,catapult_fpga_latency
Throughput,3.0406966844243355,catapult,DSP,34,FF,1706,catapult_fpga_latency
Throughput,3.0406966844243355,catapult,BRAM,1,FF,1706,catapult_fpga_latency
Throughput,3.038423908750053,catapult,CLB,2066,FF,1993,catapult_fpga_latency
Throughput,3.038423908750053,catapult,LUT,12620,FF,1993,catapult_fpga_latency
Throughput,3.038423908750053,catapult,FF,1993,FF,1993,catapult_fpga_latency
Throughput,3.038423908750053,catapult,DSP,34,FF,1993,catapult_fpga_latency
Throughput,3.038423908750053,catapult,BRAM,1,FF,1993,catapult_fpga_latency
Throughput,3.016381970481686,catapult,CLB,1353,FF,1541,catapult_fpga_latency
Throughput,3.016381970481686,catapult,LUT,7955,FF,1541,catapult_fpga_latency
Throughput,3.016381970481686,catapult,FF,1541,FF,1541,catapult_fpga_latency
Throughput,3.016381970481686,catapult,DSP,41,FF,1541,catapult_fpga_latency
Throughput,3.016381970481686,catapult,BRAM,1,FF,1541,catapult_fpga_latency
Throughput,2.665330447668902,catapult,CLB,1349,FF,1491,catapult_fpga_latency
Throughput,2.665330447668902,catapult,LUT,8437,FF,1491,catapult_fpga_latency
Throughput,2.665330447668902,catapult,FF,1491,FF,1491,catapult_fpga_latency
Throughput,2.665330447668902,catapult,DSP,41,FF,1491,catapult_fpga_latency
Throughput,2.665330447668902,catapult,BRAM,1,FF,1491,catapult_fpga_latency
Throughput,3.023093410563293,catapult,CLB,2083,FF,1713,catapult_fpga_latency
Throughput,3.023093410563293,catapult,LUT,12721,FF,1713,catapult_fpga_latency
Throughput,3.023093410563293,catapult,FF,1713,FF,1713,catapult_fpga_latency
Throughput,3.023093410563293,catapult,DSP,41,FF,1713,catapult_fpga_latency
Throughput,3.023093410563293,catapult,BRAM,1,FF,1713,catapult_fpga_latency
Throughput,2.97001179094681,catapult,CLB,1220,FF,1638,catapult_fpga_latency
Throughput,2.97001179094681,catapult,LUT,6511,FF,1638,catapult_fpga_latency
Throughput,2.97001179094681,catapult,FF,1638,FF,1638,catapult_fpga_latency
Throughput,2.97001179094681,catapult,DSP,55,FF,1638,catapult_fpga_latency
Throughput,2.97001179094681,catapult,BRAM,1,FF,1638,catapult_fpga_latency
Throughput,3.1234382808595704,catapult,CLB,1750,FF,1695,catapult_fpga_latency
Throughput,3.1234382808595704,catapult,LUT,9523,FF,1695,catapult_fpga_latency
Throughput,3.1234382808595704,catapult,FF,1695,FF,1695,catapult_fpga_latency
Throughput,3.1234382808595704,catapult,DSP,52,FF,1695,catapult_fpga_latency
Throughput,3.1234382808595704,catapult,BRAM,1,FF,1695,catapult_fpga_latency
Throughput,3.0137366114751036,catapult,CLB,2854,FF,2041,catapult_fpga_latency
Throughput,3.0137366114751036,catapult,LUT,16470,FF,2041,catapult_fpga_latency
Throughput,3.0137366114751036,catapult,FF,2041,FF,2041,catapult_fpga_latency
Throughput,3.0137366114751036,catapult,DSP,52,FF,2041,catapult_fpga_latency
Throughput,3.0137366114751036,catapult,BRAM,1,FF,2041,catapult_fpga_latency
Throughput,3.870553218171473,catapult,CLB,401,FF,677,catapult_fpga_latency
Throughput,3.870553218171473,catapult,LUT,2112,FF,677,catapult_fpga_latency
Throughput,3.870553218171473,catapult,FF,677,FF,677,catapult_fpga_latency
Throughput,3.870553218171473,catapult,DSP,14,FF,677,catapult_fpga_latency
Throughput,3.870553218171473,catapult,BRAM,1,FF,677,catapult_fpga_latency
Throughput,3.6983069150942693,catapult,CLB,415,FF,749,catapult_fpga_latency
Throughput,3.6983069150942693,catapult,LUT,2315,FF,749,catapult_fpga_latency
Throughput,3.6983069150942693,catapult,FF,749,FF,749,catapult_fpga_latency
Throughput,3.6983069150942693,catapult,DSP,14,FF,749,catapult_fpga_latency
Throughput,3.6983069150942693,catapult,BRAM,1,FF,749,catapult_fpga_latency
Throughput,3.7862868263722453,catapult,CLB,529,FF,721,catapult_fpga_latency
Throughput,3.7862868263722453,catapult,LUT,2645,FF,721,catapult_fpga_latency
Throughput,3.7862868263722453,catapult,FF,721,FF,721,catapult_fpga_latency
Throughput,3.7862868263722453,catapult,DSP,14,FF,721,catapult_fpga_latency
Throughput,3.7862868263722453,catapult,BRAM,1,FF,721,catapult_fpga_latency
Throughput,3.7719337950180294,catapult,CLB,630,FF,804,catapult_fpga_latency
Throughput,3.7719337950180294,catapult,LUT,3323,FF,804,catapult_fpga_latency
Throughput,3.7719337950180294,catapult,FF,804,FF,804,catapult_fpga_latency
Throughput,3.7719337950180294,catapult,DSP,14,FF,804,catapult_fpga_latency
Throughput,3.7719337950180294,catapult,BRAM,1,FF,804,catapult_fpga_latency
Throughput,3.5627253423779055,catapult,CLB,554,FF,956,catapult_fpga_latency
Throughput,3.5627253423779055,catapult,LUT,2968,FF,956,catapult_fpga_latency
Throughput,3.5627253423779055,catapult,FF,956,FF,956,catapult_fpga_latency
Throughput,3.5627253423779055,catapult,DSP,29,FF,956,catapult_fpga_latency
Throughput,3.5627253423779055,catapult,BRAM,1,FF,956,catapult_fpga_latency
Throughput,3.344638210484772,catapult,CLB,619,FF,930,catapult_fpga_latency
Throughput,3.344638210484772,catapult,LUT,3277,FF,930,catapult_fpga_latency
Throughput,3.344638210484772,catapult,FF,930,FF,930,catapult_fpga_latency
Throughput,3.344638210484772,catapult,DSP,29,FF,930,catapult_fpga_latency
Throughput,3.344638210484772,catapult,BRAM,1,FF,930,catapult_fpga_latency
Throughput,3.557541454251796,catapult,CLB,675,FF,989,catapult_fpga_latency
Throughput,3.557541454251796,catapult,LUT,3655,FF,989,catapult_fpga_latency
Throughput,3.557541454251796,catapult,FF,989,FF,989,catapult_fpga_latency
Throughput,3.557541454251796,catapult,DSP,29,FF,989,catapult_fpga_latency
Throughput,3.557541454251796,catapult,BRAM,1,FF,989,catapult_fpga_latency
Throughput,3.7071362372567194,catapult,CLB,916,FF,1128,catapult_fpga_latency
Throughput,3.7071362372567194,catapult,LUT,4507,FF,1128,catapult_fpga_latency
Throughput,3.7071362372567194,catapult,FF,1128,FF,1128,catapult_fpga_latency
Throughput,3.7071362372567194,catapult,DSP,29,FF,1128,catapult_fpga_latency
Throughput,3.7071362372567194,catapult,BRAM,1,FF,1128,catapult_fpga_latency
Throughput,3.722093603209933,catapult,CLB,693,FF,1014,catapult_fpga_latency
Throughput,3.722093603209933,catapult,LUT,3398,FF,1014,catapult_fpga_latency
Throughput,3.722093603209933,catapult,FF,1014,FF,1014,catapult_fpga_latency
Throughput,3.722093603209933,catapult,DSP,41,FF,1014,catapult_fpga_latency
Throughput,3.722093603209933,catapult,BRAM,1,FF,1014,catapult_fpga_latency
Throughput,3.5525871716077235,catapult,CLB,724,FF,993,catapult_fpga_latency
Throughput,3.5525871716077235,catapult,LUT,3716,FF,993,catapult_fpga_latency
Throughput,3.5525871716077235,catapult,FF,993,FF,993,catapult_fpga_latency
Throughput,3.5525871716077235,catapult,DSP,41,FF,993,catapult_fpga_latency
Throughput,3.5525871716077235,catapult,BRAM,1,FF,993,catapult_fpga_latency
Throughput,3.648902592545292,catapult,CLB,779,FF,991,catapult_fpga_latency
Throughput,3.648902592545292,catapult,LUT,3995,FF,991,catapult_fpga_latency
Throughput,3.648902592545292,catapult,FF,991,FF,991,catapult_fpga_latency
Throughput,3.648902592545292,catapult,DSP,41,FF,991,catapult_fpga_latency
Throughput,3.648902592545292,catapult,BRAM,1,FF,991,catapult_fpga_latency
Throughput,3.7058311252756213,catapult,CLB,950,FF,1214,catapult_fpga_latency
Throughput,3.7058311252756213,catapult,LUT,4876,FF,1214,catapult_fpga_latency
Throughput,3.7058311252756213,catapult,FF,1214,FF,1214,catapult_fpga_latency
Throughput,3.7058311252756213,catapult,DSP,41,FF,1214,catapult_fpga_latency
Throughput,3.7058311252756213,catapult,BRAM,1,FF,1214,catapult_fpga_latency
Throughput,3.4851948920983657,catapult,CLB,809,FF,1269,catapult_fpga_latency
Throughput,3.4851948920983657,catapult,LUT,4449,FF,1269,catapult_fpga_latency
Throughput,3.4851948920983657,catapult,FF,1269,FF,1269,catapult_fpga_latency
Throughput,3.4851948920983657,catapult,DSP,53,FF,1269,catapult_fpga_latency
Throughput,3.4851948920983657,catapult,BRAM,1,FF,1269,catapult_fpga_latency
Throughput,3.3905545930147793,catapult,CLB,960,FF,1147,catapult_fpga_latency
Throughput,3.3905545930147793,catapult,LUT,4782,FF,1147,catapult_fpga_latency
Throughput,3.3905545930147793,catapult,FF,1147,FF,1147,catapult_fpga_latency
Throughput,3.3905545930147793,catapult,DSP,53,FF,1147,catapult_fpga_latency
Throughput,3.3905545930147793,catapult,BRAM,1,FF,1147,catapult_fpga_latency
Throughput,3.3706350276392074,catapult,CLB,1032,FF,1161,catapult_fpga_latency
Throughput,3.3706350276392074,catapult,LUT,5277,FF,1161,catapult_fpga_latency
Throughput,3.3706350276392074,catapult,FF,1161,FF,1161,catapult_fpga_latency
Throughput,3.3706350276392074,catapult,DSP,53,FF,1161,catapult_fpga_latency
Throughput,3.3706350276392074,catapult,BRAM,1,FF,1161,catapult_fpga_latency
Throughput,3.5404245677141604,catapult,CLB,1266,FF,1366,catapult_fpga_latency
Throughput,3.5404245677141604,catapult,LUT,6471,FF,1366,catapult_fpga_latency
Throughput,3.5404245677141604,catapult,FF,1366,FF,1366,catapult_fpga_latency
Throughput,3.5404245677141604,catapult,DSP,53,FF,1366,catapult_fpga_latency
Throughput,3.5404245677141604,catapult,BRAM,1,FF,1366,catapult_fpga_latency
Throughput,3.8849586057660557,catapult,CLB,1396,FF,758,catapult_fpga_latency
Throughput,3.8849586057660557,catapult,LUT,5858,FF,758,catapult_fpga_latency
Throughput,3.8849586057660557,catapult,FF,758,FF,758,catapult_fpga_latency
Throughput,3.8849586057660557,catapult,DSP,125,FF,758,catapult_fpga_latency
Throughput,3.8849586057660557,catapult,BRAM,1,FF,758,catapult_fpga_latency
Throughput,3.722744854235925,catapult,CLB,1437,FF,723,catapult_fpga_latency
Throughput,3.722744854235925,catapult,LUT,6082,FF,723,catapult_fpga_latency
Throughput,3.722744854235925,catapult,FF,723,FF,723,catapult_fpga_latency
Throughput,3.722744854235925,catapult,DSP,125,FF,723,catapult_fpga_latency
Throughput,3.722744854235925,catapult,BRAM,1,FF,723,catapult_fpga_latency
Throughput,3.4826095890172426,catapult,CLB,1411,FF,708,catapult_fpga_latency
Throughput,3.4826095890172426,catapult,LUT,6362,FF,708,catapult_fpga_latency
Throughput,3.4826095890172426,catapult,FF,708,FF,708,catapult_fpga_latency
Throughput,3.4826095890172426,catapult,DSP,125,FF,708,catapult_fpga_latency
Throughput,3.4826095890172426,catapult,BRAM,1,FF,708,catapult_fpga_latency
Throughput,3.6196474463387265,catapult,CLB,1716,FF,1106,catapult_fpga_latency
Throughput,3.6196474463387265,catapult,LUT,7511,FF,1106,catapult_fpga_latency
Throughput,3.6196474463387265,catapult,FF,1106,FF,1106,catapult_fpga_latency
Throughput,3.6196474463387265,catapult,DSP,125,FF,1106,catapult_fpga_latency
Throughput,3.6196474463387265,catapult,BRAM,1,FF,1106,catapult_fpga_latency
Throughput,3.7578727433974173,catapult,CLB,416,FF,759,catapult_fpga_latency
Throughput,3.7578727433974173,catapult,LUT,2406,FF,759,catapult_fpga_latency
Throughput,3.7578727433974173,catapult,FF,759,FF,759,catapult_fpga_latency
Throughput,3.7578727433974173,catapult,DSP,13,FF,759,catapult_fpga_latency
Throughput,3.7578727433974173,catapult,BRAM,1,FF,759,catapult_fpga_latency
Throughput,4.022607051630161,catapult,CLB,498,FF,731,catapult_fpga_latency
Throughput,4.022607051630161,catapult,LUT,2677,FF,731,catapult_fpga_latency
Throughput,4.022607051630161,catapult,FF,731,FF,731,catapult_fpga_latency
Throughput,4.022607051630161,catapult,DSP,13,FF,731,catapult_fpga_latency
Throughput,4.022607051630161,catapult,BRAM,1,FF,731,catapult_fpga_latency
Throughput,3.755262060962924,catapult,CLB,614,FF,816,catapult_fpga_latency
Throughput,3.755262060962924,catapult,LUT,3243,FF,816,catapult_fpga_latency
Throughput,3.755262060962924,catapult,FF,816,FF,816,catapult_fpga_latency
Throughput,3.755262060962924,catapult,DSP,13,FF,816,catapult_fpga_latency
Throughput,3.755262060962924,catapult,BRAM,1,FF,816,catapult_fpga_latency
Throughput,3.8299208738347468,catapult,CLB,829,FF,872,catapult_fpga_latency
Throughput,3.8299208738347468,catapult,LUT,4477,FF,872,catapult_fpga_latency
Throughput,3.8299208738347468,catapult,FF,872,FF,872,catapult_fpga_latency
Throughput,3.8299208738347468,catapult,DSP,13,FF,872,catapult_fpga_latency
Throughput,3.8299208738347468,catapult,BRAM,1,FF,872,catapult_fpga_latency
Throughput,3.697103688970061,catapult,CLB,590,FF,974,catapult_fpga_latency
Throughput,3.697103688970061,catapult,LUT,3276,FF,974,catapult_fpga_latency
Throughput,3.697103688970061,catapult,FF,974,FF,974,catapult_fpga_latency
Throughput,3.697103688970061,catapult,DSP,28,FF,974,catapult_fpga_latency
Throughput,3.697103688970061,catapult,BRAM,1,FF,974,catapult_fpga_latency
Throughput,3.7353853049942103,catapult,CLB,660,FF,1020,catapult_fpga_latency
Throughput,3.7353853049942103,catapult,LUT,3522,FF,1020,catapult_fpga_latency
Throughput,3.7353853049942103,catapult,FF,1020,FF,1020,catapult_fpga_latency
Throughput,3.7353853049942103,catapult,DSP,28,FF,1020,catapult_fpga_latency
Throughput,3.7353853049942103,catapult,BRAM,1,FF,1020,catapult_fpga_latency
Throughput,3.333922326277642,catapult,CLB,767,FF,1022,catapult_fpga_latency
Throughput,3.333922326277642,catapult,LUT,4354,FF,1022,catapult_fpga_latency
Throughput,3.333922326277642,catapult,FF,1022,FF,1022,catapult_fpga_latency
Throughput,3.333922326277642,catapult,DSP,28,FF,1022,catapult_fpga_latency
Throughput,3.333922326277642,catapult,BRAM,1,FF,1022,catapult_fpga_latency
Throughput,3.903840598380687,catapult,CLB,1047,FF,1116,catapult_fpga_latency
Throughput,3.903840598380687,catapult,LUT,5974,FF,1116,catapult_fpga_latency
Throughput,3.903840598380687,catapult,FF,1116,FF,1116,catapult_fpga_latency
Throughput,3.903840598380687,catapult,DSP,28,FF,1116,catapult_fpga_latency
Throughput,3.903840598380687,catapult,BRAM,1,FF,1116,catapult_fpga_latency
Throughput,3.639897646078192,catapult,CLB,686,FF,1022,catapult_fpga_latency
Throughput,3.639897646078192,catapult,LUT,3516,FF,1022,catapult_fpga_latency
Throughput,3.639897646078192,catapult,FF,1022,FF,1022,catapult_fpga_latency
Throughput,3.639897646078192,catapult,DSP,40,FF,1022,catapult_fpga_latency
Throughput,3.639897646078192,catapult,BRAM,1,FF,1022,catapult_fpga_latency
Throughput,3.955445857857098,catapult,CLB,801,FF,1034,catapult_fpga_latency
Throughput,3.955445857857098,catapult,LUT,3941,FF,1034,catapult_fpga_latency
Throughput,3.955445857857098,catapult,FF,1034,FF,1034,catapult_fpga_latency
Throughput,3.955445857857098,catapult,DSP,40,FF,1034,catapult_fpga_latency
Throughput,3.955445857857098,catapult,BRAM,1,FF,1034,catapult_fpga_latency
Throughput,3.5306246381109747,catapult,CLB,918,FF,1087,catapult_fpga_latency
Throughput,3.5306246381109747,catapult,LUT,4646,FF,1087,catapult_fpga_latency
Throughput,3.5306246381109747,catapult,FF,1087,FF,1087,catapult_fpga_latency
Throughput,3.5306246381109747,catapult,DSP,40,FF,1087,catapult_fpga_latency
Throughput,3.5306246381109747,catapult,BRAM,1,FF,1087,catapult_fpga_latency
Throughput,3.93007608627303,catapult,CLB,1208,FF,1255,catapult_fpga_latency
Throughput,3.93007608627303,catapult,LUT,6088,FF,1255,catapult_fpga_latency
Throughput,3.93007608627303,catapult,FF,1255,FF,1255,catapult_fpga_latency
Throughput,3.93007608627303,catapult,DSP,40,FF,1255,catapult_fpga_latency
Throughput,3.93007608627303,catapult,BRAM,1,FF,1255,catapult_fpga_latency
Throughput,3.3821947738326354,catapult,CLB,982,FF,1398,catapult_fpga_latency
Throughput,3.3821947738326354,catapult,LUT,4713,FF,1398,catapult_fpga_latency
Throughput,3.3821947738326354,catapult,FF,1398,FF,1398,catapult_fpga_latency
Throughput,3.3821947738326354,catapult,DSP,52,FF,1398,catapult_fpga_latency
Throughput,3.3821947738326354,catapult,BRAM,1,FF,1398,catapult_fpga_latency
Throughput,3.4905354132270348,catapult,CLB,1027,FF,1434,catapult_fpga_latency
Throughput,3.4905354132270348,catapult,LUT,5237,FF,1434,catapult_fpga_latency
Throughput,3.4905354132270348,catapult,FF,1434,FF,1434,catapult_fpga_latency
Throughput,3.4905354132270348,catapult,DSP,53,FF,1434,catapult_fpga_latency
Throughput,3.4905354132270348,catapult,BRAM,1,FF,1434,catapult_fpga_latency
Throughput,3.6237529760071316,catapult,CLB,1258,FF,1338,catapult_fpga_latency
Throughput,3.6237529760071316,catapult,LUT,6193,FF,1338,catapult_fpga_latency
Throughput,3.6237529760071316,catapult,FF,1338,FF,1338,catapult_fpga_latency
Throughput,3.6237529760071316,catapult,DSP,53,FF,1338,catapult_fpga_latency
Throughput,3.6237529760071316,catapult,BRAM,1,FF,1338,catapult_fpga_latency
Throughput,3.6877507670521594,catapult,CLB,1497,FF,1339,catapult_fpga_latency
Throughput,3.6877507670521594,catapult,LUT,8295,FF,1339,catapult_fpga_latency
Throughput,3.6877507670521594,catapult,FF,1339,FF,1339,catapult_fpga_latency
Throughput,3.6877507670521594,catapult,DSP,53,FF,1339,catapult_fpga_latency
Throughput,3.6877507670521594,catapult,BRAM,1,FF,1339,catapult_fpga_latency
Throughput,3.875638511444761,catapult,CLB,1454,FF,779,catapult_fpga_latency
Throughput,3.875638511444761,catapult,LUT,6139,FF,779,catapult_fpga_latency
Throughput,3.875638511444761,catapult,FF,779,FF,779,catapult_fpga_latency
Throughput,3.875638511444761,catapult,DSP,125,FF,779,catapult_fpga_latency
Throughput,3.875638511444761,catapult,BRAM,1,FF,779,catapult_fpga_latency
Throughput,3.6637149336684414,catapult,CLB,1595,FF,847,catapult_fpga_latency
Throughput,3.6637149336684414,catapult,LUT,6580,FF,847,catapult_fpga_latency
Throughput,3.6637149336684414,catapult,FF,847,FF,847,catapult_fpga_latency
Throughput,3.6637149336684414,catapult,DSP,125,FF,847,catapult_fpga_latency
Throughput,3.6637149336684414,catapult,BRAM,1,FF,847,catapult_fpga_latency
Throughput,3.3974199992525675,catapult,CLB,1499,FF,829,catapult_fpga_latency
Throughput,3.3974199992525675,catapult,LUT,7277,FF,829,catapult_fpga_latency
Throughput,3.3974199992525675,catapult,FF,829,FF,829,catapult_fpga_latency
Throughput,3.3974199992525675,catapult,DSP,125,FF,829,catapult_fpga_latency
Throughput,3.3974199992525675,catapult,BRAM,1,FF,829,catapult_fpga_latency
Throughput,3.7061744866948336,catapult,CLB,1909,FF,1160,catapult_fpga_latency
Throughput,3.7061744866948336,catapult,LUT,9335,FF,1160,catapult_fpga_latency
Throughput,3.7061744866948336,catapult,FF,1160,FF,1160,catapult_fpga_latency
Throughput,3.7061744866948336,catapult,DSP,125,FF,1160,catapult_fpga_latency
Throughput,3.7061744866948336,catapult,BRAM,1,FF,1160,catapult_fpga_latency
Throughput,3.4976653084066385,catapult,CLB,560,FF,1003,catapult_fpga_latency
Throughput,3.4976653084066385,catapult,LUT,2956,FF,1003,catapult_fpga_latency
Throughput,3.4976653084066385,catapult,FF,1003,FF,1003,catapult_fpga_latency
Throughput,3.4976653084066385,catapult,DSP,14,FF,1003,catapult_fpga_latency
Throughput,3.4976653084066385,catapult,BRAM,1,FF,1003,catapult_fpga_latency
Throughput,3.5910639963514788,catapult,CLB,568,FF,960,catapult_fpga_latency
Throughput,3.5910639963514788,catapult,LUT,3422,FF,960,catapult_fpga_latency
Throughput,3.5910639963514788,catapult,FF,960,FF,960,catapult_fpga_latency
Throughput,3.5910639963514788,catapult,DSP,14,FF,960,catapult_fpga_latency
Throughput,3.5910639963514788,catapult,BRAM,1,FF,960,catapult_fpga_latency
Throughput,3.646055514841269,catapult,CLB,780,FF,1041,catapult_fpga_latency
Throughput,3.646055514841269,catapult,LUT,4482,FF,1041,catapult_fpga_latency
Throughput,3.646055514841269,catapult,FF,1041,FF,1041,catapult_fpga_latency
Throughput,3.646055514841269,catapult,DSP,14,FF,1041,catapult_fpga_latency
Throughput,3.646055514841269,catapult,BRAM,1,FF,1041,catapult_fpga_latency
Throughput,3.479870688005234,catapult,CLB,1106,FF,1246,catapult_fpga_latency
Throughput,3.479870688005234,catapult,LUT,6361,FF,1246,catapult_fpga_latency
Throughput,3.479870688005234,catapult,FF,1246,FF,1246,catapult_fpga_latency
Throughput,3.479870688005234,catapult,DSP,14,FF,1246,catapult_fpga_latency
Throughput,3.479870688005234,catapult,BRAM,1,FF,1246,catapult_fpga_latency
Throughput,3.4925347070636517,catapult,CLB,742,FF,1163,catapult_fpga_latency
Throughput,3.4925347070636517,catapult,LUT,4324,FF,1163,catapult_fpga_latency
Throughput,3.4925347070636517,catapult,FF,1163,FF,1163,catapult_fpga_latency
Throughput,3.4925347070636517,catapult,DSP,28,FF,1163,catapult_fpga_latency
Throughput,3.4925347070636517,catapult,BRAM,1,FF,1163,catapult_fpga_latency
Throughput,3.5958934896348373,catapult,CLB,857,FF,1111,catapult_fpga_latency
Throughput,3.5958934896348373,catapult,LUT,4794,FF,1111,catapult_fpga_latency
Throughput,3.5958934896348373,catapult,FF,1111,FF,1111,catapult_fpga_latency
Throughput,3.5958934896348373,catapult,DSP,28,FF,1111,catapult_fpga_latency
Throughput,3.5958934896348373,catapult,BRAM,1,FF,1111,catapult_fpga_latency
Throughput,3.8835102272241837,catapult,CLB,1132,FF,1277,catapult_fpga_latency
Throughput,3.8835102272241837,catapult,LUT,6205,FF,1277,catapult_fpga_latency
Throughput,3.8835102272241837,catapult,FF,1277,FF,1277,catapult_fpga_latency
Throughput,3.8835102272241837,catapult,DSP,28,FF,1277,catapult_fpga_latency
Throughput,3.8835102272241837,catapult,BRAM,1,FF,1277,catapult_fpga_latency
Throughput,4.039441102928999,catapult,CLB,1564,FF,1329,catapult_fpga_latency
Throughput,4.039441102928999,catapult,LUT,9388,FF,1329,catapult_fpga_latency
Throughput,4.039441102928999,catapult,FF,1329,FF,1329,catapult_fpga_latency
Throughput,4.039441102928999,catapult,DSP,28,FF,1329,catapult_fpga_latency
Throughput,4.039441102928999,catapult,BRAM,1,FF,1329,catapult_fpga_latency
Throughput,3.6914944276891615,catapult,CLB,818,FF,1285,catapult_fpga_latency
Throughput,3.6914944276891615,catapult,LUT,4317,FF,1285,catapult_fpga_latency
Throughput,3.6914944276891615,catapult,FF,1285,FF,1285,catapult_fpga_latency
Throughput,3.6914944276891615,catapult,DSP,41,FF,1285,catapult_fpga_latency
Throughput,3.6914944276891615,catapult,BRAM,1,FF,1285,catapult_fpga_latency
Throughput,3.6506209706271036,catapult,CLB,889,FF,1369,catapult_fpga_latency
Throughput,3.6506209706271036,catapult,LUT,4653,FF,1369,catapult_fpga_latency
Throughput,3.6506209706271036,catapult,FF,1369,FF,1369,catapult_fpga_latency
Throughput,3.6506209706271036,catapult,DSP,41,FF,1369,catapult_fpga_latency
Throughput,3.6506209706271036,catapult,BRAM,1,FF,1369,catapult_fpga_latency
Throughput,3.580071887843508,catapult,CLB,1266,FF,1441,catapult_fpga_latency
Throughput,3.580071887843508,catapult,LUT,5957,FF,1441,catapult_fpga_latency
Throughput,3.580071887843508,catapult,FF,1441,FF,1441,catapult_fpga_latency
Throughput,3.580071887843508,catapult,DSP,41,FF,1441,catapult_fpga_latency
Throughput,3.580071887843508,catapult,BRAM,1,FF,1441,catapult_fpga_latency
Throughput,3.3025317208171785,catapult,CLB,1485,FF,1542,catapult_fpga_latency
Throughput,3.3025317208171785,catapult,LUT,8699,FF,1542,catapult_fpga_latency
Throughput,3.3025317208171785,catapult,FF,1542,FF,1542,catapult_fpga_latency
Throughput,3.3025317208171785,catapult,DSP,41,FF,1542,catapult_fpga_latency
Throughput,3.3025317208171785,catapult,BRAM,1,FF,1542,catapult_fpga_latency
Throughput,3.5716199082093687,catapult,CLB,1170,FF,1662,catapult_fpga_latency
Throughput,3.5716199082093687,catapult,LUT,6057,FF,1662,catapult_fpga_latency
Throughput,3.5716199082093687,catapult,FF,1662,FF,1662,catapult_fpga_latency
Throughput,3.5716199082093687,catapult,DSP,56,FF,1662,catapult_fpga_latency
Throughput,3.5716199082093687,catapult,BRAM,1,FF,1662,catapult_fpga_latency
Throughput,3.613983223889875,catapult,CLB,1242,FF,1621,catapult_fpga_latency
Throughput,3.613983223889875,catapult,LUT,6789,FF,1621,catapult_fpga_latency
Throughput,3.613983223889875,catapult,FF,1621,FF,1621,catapult_fpga_latency
Throughput,3.613983223889875,catapult,DSP,53,FF,1621,catapult_fpga_latency
Throughput,3.613983223889875,catapult,BRAM,1,FF,1621,catapult_fpga_latency
Throughput,3.7943896155145005,catapult,CLB,1681,FF,1568,catapult_fpga_latency
Throughput,3.7943896155145005,catapult,LUT,9656,FF,1568,catapult_fpga_latency
Throughput,3.7943896155145005,catapult,FF,1568,FF,1568,catapult_fpga_latency
Throughput,3.7943896155145005,catapult,DSP,53,FF,1568,catapult_fpga_latency
Throughput,3.7943896155145005,catapult,BRAM,1,FF,1568,catapult_fpga_latency
Throughput,3.972541791139643,catapult,CLB,2290,FF,1812,catapult_fpga_latency
Throughput,3.972541791139643,catapult,LUT,13263,FF,1812,catapult_fpga_latency
Throughput,3.972541791139643,catapult,FF,1812,FF,1812,catapult_fpga_latency
Throughput,3.972541791139643,catapult,DSP,53,FF,1812,catapult_fpga_latency
Throughput,3.972541791139643,catapult,BRAM,1,FF,1812,catapult_fpga_latency
Throughput,3.6404806890701846,catapult,CLB,1576,FF,1128,catapult_fpga_latency
Throughput,3.6404806890701846,catapult,LUT,6590,FF,1128,catapult_fpga_latency
Throughput,3.6404806890701846,catapult,FF,1128,FF,1128,catapult_fpga_latency
Throughput,3.6404806890701846,catapult,DSP,125,FF,1128,catapult_fpga_latency
Throughput,3.6404806890701846,catapult,BRAM,1,FF,1128,catapult_fpga_latency
Throughput,3.7559814003801058,catapult,CLB,1690,FF,1252,catapult_fpga_latency
Throughput,3.7559814003801058,catapult,LUT,7524,FF,1252,catapult_fpga_latency
Throughput,3.7559814003801058,catapult,FF,1252,FF,1252,catapult_fpga_latency
Throughput,3.7559814003801058,catapult,DSP,125,FF,1252,catapult_fpga_latency
Throughput,3.7559814003801058,catapult,BRAM,1,FF,1252,catapult_fpga_latency
Throughput,3.385664419714047,catapult,CLB,1611,FF,1299,catapult_fpga_latency
Throughput,3.385664419714047,catapult,LUT,8853,FF,1299,catapult_fpga_latency
Throughput,3.385664419714047,catapult,FF,1299,FF,1299,catapult_fpga_latency
Throughput,3.385664419714047,catapult,DSP,125,FF,1299,catapult_fpga_latency
Throughput,3.385664419714047,catapult,BRAM,1,FF,1299,catapult_fpga_latency
Throughput,3.520469771486307,catapult,CLB,2227,FF,1566,catapult_fpga_latency
Throughput,3.520469771486307,catapult,LUT,11399,FF,1566,catapult_fpga_latency
Throughput,3.520469771486307,catapult,FF,1566,FF,1566,catapult_fpga_latency
Throughput,3.520469771486307,catapult,DSP,125,FF,1566,catapult_fpga_latency
Throughput,3.520469771486307,catapult,BRAM,1,FF,1566,catapult_fpga_latency
Throughput,3.919601141387852,catapult,CLB,454,FF,766,catapult_fpga_latency
Throughput,3.919601141387852,catapult,LUT,2557,FF,766,catapult_fpga_latency
Throughput,3.919601141387852,catapult,FF,766,FF,766,catapult_fpga_latency
Throughput,3.919601141387852,catapult,DSP,13,FF,766,catapult_fpga_latency
Throughput,3.919601141387852,catapult,BRAM,1,FF,766,catapult_fpga_latency
Throughput,3.920999698083023,catapult,CLB,594,FF,760,catapult_fpga_latency
Throughput,3.920999698083023,catapult,LUT,3053,FF,760,catapult_fpga_latency
Throughput,3.920999698083023,catapult,FF,760,FF,760,catapult_fpga_latency
Throughput,3.920999698083023,catapult,DSP,13,FF,760,catapult_fpga_latency
Throughput,3.920999698083023,catapult,BRAM,1,FF,760,catapult_fpga_latency
Throughput,3.6658638424851624,catapult,CLB,623,FF,806,catapult_fpga_latency
Throughput,3.6658638424851624,catapult,LUT,3773,FF,806,catapult_fpga_latency
Throughput,3.6658638424851624,catapult,FF,806,FF,806,catapult_fpga_latency
Throughput,3.6658638424851624,catapult,DSP,13,FF,806,catapult_fpga_latency
Throughput,3.6658638424851624,catapult,BRAM,1,FF,806,catapult_fpga_latency
Throughput,3.9646197334982616,catapult,CLB,965,FF,908,catapult_fpga_latency
Throughput,3.9646197334982616,catapult,LUT,5319,FF,908,catapult_fpga_latency
Throughput,3.9646197334982616,catapult,FF,908,FF,908,catapult_fpga_latency
Throughput,3.9646197334982616,catapult,DSP,13,FF,908,catapult_fpga_latency
Throughput,3.9646197334982616,catapult,BRAM,1,FF,908,catapult_fpga_latency
Throughput,3.5469042619601607,catapult,CLB,692,FF,955,catapult_fpga_latency
Throughput,3.5469042619601607,catapult,LUT,3841,FF,955,catapult_fpga_latency
Throughput,3.5469042619601607,catapult,FF,955,FF,955,catapult_fpga_latency
Throughput,3.5469042619601607,catapult,DSP,28,FF,955,catapult_fpga_latency
Throughput,3.5469042619601607,catapult,BRAM,1,FF,955,catapult_fpga_latency
Throughput,3.4487872339691745,catapult,CLB,765,FF,1095,catapult_fpga_latency
Throughput,3.4487872339691745,catapult,LUT,4310,FF,1095,catapult_fpga_latency
Throughput,3.4487872339691745,catapult,FF,1095,FF,1095,catapult_fpga_latency
Throughput,3.4487872339691745,catapult,DSP,28,FF,1095,catapult_fpga_latency
Throughput,3.4487872339691745,catapult,BRAM,1,FF,1095,catapult_fpga_latency
Throughput,3.5753359028080687,catapult,CLB,998,FF,1036,catapult_fpga_latency
Throughput,3.5753359028080687,catapult,LUT,5569,FF,1036,catapult_fpga_latency
Throughput,3.5753359028080687,catapult,FF,1036,FF,1036,catapult_fpga_latency
Throughput,3.5753359028080687,catapult,DSP,28,FF,1036,catapult_fpga_latency
Throughput,3.5753359028080687,catapult,BRAM,1,FF,1036,catapult_fpga_latency
Throughput,3.6683247494534195,catapult,CLB,1262,FF,1068,catapult_fpga_latency
Throughput,3.6683247494534195,catapult,LUT,7375,FF,1068,catapult_fpga_latency
Throughput,3.6683247494534195,catapult,FF,1068,FF,1068,catapult_fpga_latency
Throughput,3.6683247494534195,catapult,DSP,28,FF,1068,catapult_fpga_latency
Throughput,3.6683247494534195,catapult,BRAM,1,FF,1068,catapult_fpga_latency
Throughput,3.7887111562388704,catapult,CLB,786,FF,1061,catapult_fpga_latency
Throughput,3.7887111562388704,catapult,LUT,3883,FF,1061,catapult_fpga_latency
Throughput,3.7887111562388704,catapult,FF,1061,FF,1061,catapult_fpga_latency
Throughput,3.7887111562388704,catapult,DSP,40,FF,1061,catapult_fpga_latency
Throughput,3.7887111562388704,catapult,BRAM,1,FF,1061,catapult_fpga_latency
Throughput,3.6382158189623808,catapult,CLB,870,FF,1081,catapult_fpga_latency
Throughput,3.6382158189623808,catapult,LUT,4452,FF,1081,catapult_fpga_latency
Throughput,3.6382158189623808,catapult,FF,1081,FF,1081,catapult_fpga_latency
Throughput,3.6382158189623808,catapult,DSP,40,FF,1081,catapult_fpga_latency
Throughput,3.6382158189623808,catapult,BRAM,1,FF,1081,catapult_fpga_latency
Throughput,3.3015504080716305,catapult,CLB,1032,FF,1139,catapult_fpga_latency
Throughput,3.3015504080716305,catapult,LUT,5731,FF,1139,catapult_fpga_latency
Throughput,3.3015504080716305,catapult,FF,1139,FF,1139,catapult_fpga_latency
Throughput,3.3015504080716305,catapult,DSP,40,FF,1139,catapult_fpga_latency
Throughput,3.3015504080716305,catapult,BRAM,1,FF,1139,catapult_fpga_latency
Throughput,3.475842891901286,catapult,CLB,1273,FF,1291,catapult_fpga_latency
Throughput,3.475842891901286,catapult,LUT,6845,FF,1291,catapult_fpga_latency
Throughput,3.475842891901286,catapult,FF,1291,FF,1291,catapult_fpga_latency
Throughput,3.475842891901286,catapult,DSP,40,FF,1291,catapult_fpga_latency
Throughput,3.475842891901286,catapult,BRAM,1,FF,1291,catapult_fpga_latency
Throughput,3.5919282189064736,catapult,CLB,1104,FF,1441,catapult_fpga_latency
Throughput,3.5919282189064736,catapult,LUT,5666,FF,1441,catapult_fpga_latency
Throughput,3.5919282189064736,catapult,FF,1441,FF,1441,catapult_fpga_latency
Throughput,3.5919282189064736,catapult,DSP,52,FF,1441,catapult_fpga_latency
Throughput,3.5919282189064736,catapult,BRAM,1,FF,1441,catapult_fpga_latency
Throughput,3.522304996389637,catapult,CLB,1185,FF,1320,catapult_fpga_latency
Throughput,3.522304996389637,catapult,LUT,6702,FF,1320,catapult_fpga_latency
Throughput,3.522304996389637,catapult,FF,1320,FF,1320,catapult_fpga_latency
Throughput,3.522304996389637,catapult,DSP,52,FF,1320,catapult_fpga_latency
Throughput,3.522304996389637,catapult,BRAM,1,FF,1320,catapult_fpga_latency
Throughput,3.3625200069940417,catapult,CLB,1500,FF,1320,catapult_fpga_latency
Throughput,3.3625200069940417,catapult,LUT,8475,FF,1320,catapult_fpga_latency
Throughput,3.3625200069940417,catapult,FF,1320,FF,1320,catapult_fpga_latency
Throughput,3.3625200069940417,catapult,DSP,52,FF,1320,catapult_fpga_latency
Throughput,3.3625200069940417,catapult,BRAM,1,FF,1320,catapult_fpga_latency
Throughput,3.7833359186128774,catapult,CLB,1936,FF,1511,catapult_fpga_latency
Throughput,3.7833359186128774,catapult,LUT,11188,FF,1511,catapult_fpga_latency
Throughput,3.7833359186128774,catapult,FF,1511,FF,1511,catapult_fpga_latency
Throughput,3.7833359186128774,catapult,DSP,52,FF,1511,catapult_fpga_latency
Throughput,3.7833359186128774,catapult,BRAM,1,FF,1511,catapult_fpga_latency
Throughput,3.4934375775106465,catapult,CLB,1455,FF,834,catapult_fpga_latency
Throughput,3.4934375775106465,catapult,LUT,6499,FF,834,catapult_fpga_latency
Throughput,3.4934375775106465,catapult,FF,834,FF,834,catapult_fpga_latency
Throughput,3.4934375775106465,catapult,DSP,125,FF,834,catapult_fpga_latency
Throughput,3.4934375775106465,catapult,BRAM,1,FF,834,catapult_fpga_latency
Throughput,3.614544928793465,catapult,CLB,1685,FF,912,catapult_fpga_latency
Throughput,3.614544928793465,catapult,LUT,7481,FF,912,catapult_fpga_latency
Throughput,3.614544928793465,catapult,FF,912,FF,912,catapult_fpga_latency
Throughput,3.614544928793465,catapult,DSP,125,FF,912,catapult_fpga_latency
Throughput,3.614544928793465,catapult,BRAM,1,FF,912,catapult_fpga_latency
Throughput,3.3409060537217696,catapult,CLB,1614,FF,883,catapult_fpga_latency
Throughput,3.3409060537217696,catapult,LUT,8065,FF,883,catapult_fpga_latency
Throughput,3.3409060537217696,catapult,FF,883,FF,883,catapult_fpga_latency
Throughput,3.3409060537217696,catapult,DSP,125,FF,883,catapult_fpga_latency
Throughput,3.3409060537217696,catapult,BRAM,1,FF,883,catapult_fpga_latency
Throughput,3.498840134495415,catapult,CLB,2421,FF,1224,catapult_fpga_latency
Throughput,3.498840134495415,catapult,LUT,11632,FF,1224,catapult_fpga_latency
Throughput,3.498840134495415,catapult,FF,1224,FF,1224,catapult_fpga_latency
Throughput,3.498840134495415,catapult,DSP,125,FF,1224,catapult_fpga_latency
Throughput,3.498840134495415,catapult,BRAM,1,FF,1224,catapult_fpga_latency
Throughput,3.3281968162469258,catapult,CLB,548,FF,1078,catapult_fpga_latency
Throughput,3.3281968162469258,catapult,LUT,3331,FF,1078,catapult_fpga_latency
Throughput,3.3281968162469258,catapult,FF,1078,FF,1078,catapult_fpga_latency
Throughput,3.3281968162469258,catapult,DSP,14,FF,1078,catapult_fpga_latency
Throughput,3.3281968162469258,catapult,BRAM,1,FF,1078,catapult_fpga_latency
Throughput,3.571721962875522,catapult,CLB,713,FF,1081,catapult_fpga_latency
Throughput,3.571721962875522,catapult,LUT,3980,FF,1081,catapult_fpga_latency
Throughput,3.571721962875522,catapult,FF,1081,FF,1081,catapult_fpga_latency
Throughput,3.571721962875522,catapult,DSP,14,FF,1081,catapult_fpga_latency
Throughput,3.571721962875522,catapult,BRAM,1,FF,1081,catapult_fpga_latency
Throughput,3.6833226516976434,catapult,CLB,884,FF,1253,catapult_fpga_latency
Throughput,3.6833226516976434,catapult,LUT,5181,FF,1253,catapult_fpga_latency
Throughput,3.6833226516976434,catapult,FF,1253,FF,1253,catapult_fpga_latency
Throughput,3.6833226516976434,catapult,DSP,14,FF,1253,catapult_fpga_latency
Throughput,3.6833226516976434,catapult,BRAM,1,FF,1253,catapult_fpga_latency
Throughput,3.815570580424597,catapult,CLB,1241,FF,1539,catapult_fpga_latency
Throughput,3.815570580424597,catapult,LUT,7882,FF,1539,catapult_fpga_latency
Throughput,3.815570580424597,catapult,FF,1539,FF,1539,catapult_fpga_latency
Throughput,3.815570580424597,catapult,DSP,14,FF,1539,catapult_fpga_latency
Throughput,3.815570580424597,catapult,BRAM,1,FF,1539,catapult_fpga_latency
Throughput,3.4298845843837356,catapult,CLB,917,FF,1352,catapult_fpga_latency
Throughput,3.4298845843837356,catapult,LUT,5253,FF,1352,catapult_fpga_latency
Throughput,3.4298845843837356,catapult,FF,1352,FF,1352,catapult_fpga_latency
Throughput,3.4298845843837356,catapult,DSP,28,FF,1352,catapult_fpga_latency
Throughput,3.4298845843837356,catapult,BRAM,1,FF,1352,catapult_fpga_latency
Throughput,3.4948538277386554,catapult,CLB,1057,FF,1266,catapult_fpga_latency
Throughput,3.4948538277386554,catapult,LUT,6078,FF,1266,catapult_fpga_latency
Throughput,3.4948538277386554,catapult,FF,1266,FF,1266,catapult_fpga_latency
Throughput,3.4948538277386554,catapult,DSP,28,FF,1266,catapult_fpga_latency
Throughput,3.4948538277386554,catapult,BRAM,1,FF,1266,catapult_fpga_latency
Throughput,3.3796229016766306,catapult,CLB,1333,FF,1392,catapult_fpga_latency
Throughput,3.3796229016766306,catapult,LUT,8294,FF,1392,catapult_fpga_latency
Throughput,3.3796229016766306,catapult,FF,1392,FF,1392,catapult_fpga_latency
Throughput,3.3796229016766306,catapult,DSP,28,FF,1392,catapult_fpga_latency
Throughput,3.3796229016766306,catapult,BRAM,1,FF,1392,catapult_fpga_latency
Throughput,3.6831055946373987,catapult,CLB,2178,FF,1765,catapult_fpga_latency
Throughput,3.6831055946373987,catapult,LUT,12325,FF,1765,catapult_fpga_latency
Throughput,3.6831055946373987,catapult,FF,1765,FF,1765,catapult_fpga_latency
Throughput,3.6831055946373987,catapult,DSP,28,FF,1765,catapult_fpga_latency
Throughput,3.6831055946373987,catapult,BRAM,1,FF,1765,catapult_fpga_latency
Throughput,3.4155221821088118,catapult,CLB,1010,FF,1461,catapult_fpga_latency
Throughput,3.4155221821088118,catapult,LUT,5312,FF,1461,catapult_fpga_latency
Throughput,3.4155221821088118,catapult,FF,1461,FF,1461,catapult_fpga_latency
Throughput,3.4155221821088118,catapult,DSP,41,FF,1461,catapult_fpga_latency
Throughput,3.4155221821088118,catapult,BRAM,1,FF,1461,catapult_fpga_latency
Throughput,3.4085718765551607,catapult,CLB,1043,FF,1456,catapult_fpga_latency
Throughput,3.4085718765551607,catapult,LUT,6077,FF,1456,catapult_fpga_latency
Throughput,3.4085718765551607,catapult,FF,1456,FF,1456,catapult_fpga_latency
Throughput,3.4085718765551607,catapult,DSP,41,FF,1456,catapult_fpga_latency
Throughput,3.4085718765551607,catapult,BRAM,1,FF,1456,catapult_fpga_latency
Throughput,3.5878172078888926,catapult,CLB,1353,FF,1625,catapult_fpga_latency
Throughput,3.5878172078888926,catapult,LUT,7721,FF,1625,catapult_fpga_latency
Throughput,3.5878172078888926,catapult,FF,1625,FF,1625,catapult_fpga_latency
Throughput,3.5878172078888926,catapult,DSP,41,FF,1625,catapult_fpga_latency
Throughput,3.5878172078888926,catapult,BRAM,1,FF,1625,catapult_fpga_latency
Throughput,3.33360002133504,catapult,CLB,2117,FF,1874,catapult_fpga_latency
Throughput,3.33360002133504,catapult,LUT,12726,FF,1874,catapult_fpga_latency
Throughput,3.33360002133504,catapult,FF,1874,FF,1874,catapult_fpga_latency
Throughput,3.33360002133504,catapult,DSP,41,FF,1874,catapult_fpga_latency
Throughput,3.33360002133504,catapult,BRAM,1,FF,1874,catapult_fpga_latency
Throughput,3.595815908608743,catapult,CLB,1448,FF,1786,catapult_fpga_latency
Throughput,3.595815908608743,catapult,LUT,8303,FF,1786,catapult_fpga_latency
Throughput,3.595815908608743,catapult,FF,1786,FF,1786,catapult_fpga_latency
Throughput,3.595815908608743,catapult,DSP,53,FF,1786,catapult_fpga_latency
Throughput,3.595815908608743,catapult,BRAM,1,FF,1786,catapult_fpga_latency
Throughput,3.529042253222898,catapult,CLB,1603,FF,1782,catapult_fpga_latency
Throughput,3.529042253222898,catapult,LUT,9118,FF,1782,catapult_fpga_latency
Throughput,3.529042253222898,catapult,FF,1782,FF,1782,catapult_fpga_latency
Throughput,3.529042253222898,catapult,DSP,53,FF,1782,catapult_fpga_latency
Throughput,3.529042253222898,catapult,BRAM,1,FF,1782,catapult_fpga_latency
Throughput,3.3500613061219022,catapult,CLB,2193,FF,1895,catapult_fpga_latency
Throughput,3.3500613061219022,catapult,LUT,13128,FF,1895,catapult_fpga_latency
Throughput,3.3500613061219022,catapult,FF,1895,FF,1895,catapult_fpga_latency
Throughput,3.3500613061219022,catapult,DSP,53,FF,1895,catapult_fpga_latency
Throughput,3.3500613061219022,catapult,BRAM,1,FF,1895,catapult_fpga_latency
Throughput,3.5430839002267573,catapult,CLB,1863,FF,1446,catapult_fpga_latency
Throughput,3.5430839002267573,catapult,LUT,8351,FF,1446,catapult_fpga_latency
Throughput,3.5430839002267573,catapult,FF,1446,FF,1446,catapult_fpga_latency
Throughput,3.5430839002267573,catapult,DSP,125,FF,1446,catapult_fpga_latency
Throughput,3.5430839002267573,catapult,BRAM,1,FF,1446,catapult_fpga_latency
Throughput,3.4983015745855384,catapult,CLB,2510,FF,1513,catapult_fpga_latency
Throughput,3.4983015745855384,catapult,LUT,12757,FF,1513,catapult_fpga_latency
Throughput,3.4983015745855384,catapult,FF,1513,FF,1513,catapult_fpga_latency
Throughput,3.4983015745855384,catapult,DSP,125,FF,1513,catapult_fpga_latency
Throughput,3.4983015745855384,catapult,BRAM,1,FF,1513,catapult_fpga_latency
Throughput,3.1813091723506055,catapult,CLB,459,FF,715,catapult_fpga_latency
Throughput,3.1813091723506055,catapult,LUT,2486,FF,715,catapult_fpga_latency
Throughput,3.1813091723506055,catapult,FF,715,FF,715,catapult_fpga_latency
Throughput,3.1813091723506055,catapult,DSP,17,FF,715,catapult_fpga_latency
Throughput,3.1813091723506055,catapult,BRAM,1,FF,715,catapult_fpga_latency
Throughput,3.001930241145056,catapult,CLB,475,FF,750,catapult_fpga_latency
Throughput,3.001930241145056,catapult,LUT,2759,FF,750,catapult_fpga_latency
Throughput,3.001930241145056,catapult,FF,750,FF,750,catapult_fpga_latency
Throughput,3.001930241145056,catapult,DSP,17,FF,750,catapult_fpga_latency
Throughput,3.001930241145056,catapult,BRAM,1,FF,750,catapult_fpga_latency
Throughput,3.0576457961956773,catapult,CLB,573,FF,822,catapult_fpga_latency
Throughput,3.0576457961956773,catapult,LUT,3077,FF,822,catapult_fpga_latency
Throughput,3.0576457961956773,catapult,FF,822,FF,822,catapult_fpga_latency
Throughput,3.0576457961956773,catapult,DSP,17,FF,822,catapult_fpga_latency
Throughput,3.0576457961956773,catapult,BRAM,1,FF,822,catapult_fpga_latency
Throughput,3.1991810096615265,catapult,CLB,768,FF,846,catapult_fpga_latency
Throughput,3.1991810096615265,catapult,LUT,3876,FF,846,catapult_fpga_latency
Throughput,3.1991810096615265,catapult,FF,846,FF,846,catapult_fpga_latency
Throughput,3.1991810096615265,catapult,DSP,17,FF,846,catapult_fpga_latency
Throughput,3.1991810096615265,catapult,BRAM,1,FF,846,catapult_fpga_latency
Throughput,2.9287551033557673,catapult,CLB,685,FF,865,catapult_fpga_latency
Throughput,2.9287551033557673,catapult,LUT,3760,FF,865,catapult_fpga_latency
Throughput,2.9287551033557673,catapult,FF,865,FF,865,catapult_fpga_latency
Throughput,2.9287551033557673,catapult,DSP,35,FF,865,catapult_fpga_latency
Throughput,2.9287551033557673,catapult,BRAM,1,FF,865,catapult_fpga_latency
Throughput,2.7303157883240776,catapult,CLB,719,FF,936,catapult_fpga_latency
Throughput,2.7303157883240776,catapult,LUT,4080,FF,936,catapult_fpga_latency
Throughput,2.7303157883240776,catapult,FF,936,FF,936,catapult_fpga_latency
Throughput,2.7303157883240776,catapult,DSP,35,FF,936,catapult_fpga_latency
Throughput,2.7303157883240776,catapult,BRAM,1,FF,936,catapult_fpga_latency
Throughput,2.9701000032671097,catapult,CLB,830,FF,1014,catapult_fpga_latency
Throughput,2.9701000032671097,catapult,LUT,4422,FF,1014,catapult_fpga_latency
Throughput,2.9701000032671097,catapult,FF,1014,FF,1014,catapult_fpga_latency
Throughput,2.9701000032671097,catapult,DSP,35,FF,1014,catapult_fpga_latency
Throughput,2.9701000032671097,catapult,BRAM,1,FF,1014,catapult_fpga_latency
Throughput,2.937124965855922,catapult,CLB,1020,FF,1075,catapult_fpga_latency
Throughput,2.937124965855922,catapult,LUT,5488,FF,1075,catapult_fpga_latency
Throughput,2.937124965855922,catapult,FF,1075,FF,1075,catapult_fpga_latency
Throughput,2.937124965855922,catapult,DSP,35,FF,1075,catapult_fpga_latency
Throughput,2.937124965855922,catapult,BRAM,1,FF,1075,catapult_fpga_latency
Throughput,2.9719536731861425,catapult,CLB,856,FF,1084,catapult_fpga_latency
Throughput,2.9719536731861425,catapult,LUT,4118,FF,1084,catapult_fpga_latency
Throughput,2.9719536731861425,catapult,FF,1084,FF,1084,catapult_fpga_latency
Throughput,2.9719536731861425,catapult,DSP,52,FF,1084,catapult_fpga_latency
Throughput,2.9719536731861425,catapult,BRAM,1,FF,1084,catapult_fpga_latency
Throughput,3.0220153820582945,catapult,CLB,919,FF,1138,catapult_fpga_latency
Throughput,3.0220153820582945,catapult,LUT,4248,FF,1138,catapult_fpga_latency
Throughput,3.0220153820582945,catapult,FF,1138,FF,1138,catapult_fpga_latency
Throughput,3.0220153820582945,catapult,DSP,52,FF,1138,catapult_fpga_latency
Throughput,3.0220153820582945,catapult,BRAM,1,FF,1138,catapult_fpga_latency
Throughput,2.9477047696810876,catapult,CLB,861,FF,1130,catapult_fpga_latency
Throughput,2.9477047696810876,catapult,LUT,4609,FF,1130,catapult_fpga_latency
Throughput,2.9477047696810876,catapult,FF,1130,FF,1130,catapult_fpga_latency
Throughput,2.9477047696810876,catapult,DSP,52,FF,1130,catapult_fpga_latency
Throughput,2.9477047696810876,catapult,BRAM,1,FF,1130,catapult_fpga_latency
Throughput,2.952186389239871,catapult,CLB,1062,FF,1252,catapult_fpga_latency
Throughput,2.952186389239871,catapult,LUT,5721,FF,1252,catapult_fpga_latency
Throughput,2.952186389239871,catapult,FF,1252,FF,1252,catapult_fpga_latency
Throughput,2.952186389239871,catapult,DSP,52,FF,1252,catapult_fpga_latency
Throughput,2.952186389239871,catapult,BRAM,1,FF,1252,catapult_fpga_latency
Throughput,2.9080334423845877,catapult,CLB,1684,FF,785,catapult_fpga_latency
Throughput,2.9080334423845877,catapult,LUT,6931,FF,785,catapult_fpga_latency
Throughput,2.9080334423845877,catapult,FF,785,FF,785,catapult_fpga_latency
Throughput,2.9080334423845877,catapult,DSP,125,FF,785,catapult_fpga_latency
Throughput,2.9080334423845877,catapult,BRAM,1,FF,785,catapult_fpga_latency
Throughput,2.840868737659976,catapult,CLB,1577,FF,755,catapult_fpga_latency
Throughput,2.840868737659976,catapult,LUT,7177,FF,755,catapult_fpga_latency
Throughput,2.840868737659976,catapult,FF,755,FF,755,catapult_fpga_latency
Throughput,2.840868737659976,catapult,DSP,125,FF,755,catapult_fpga_latency
Throughput,2.840868737659976,catapult,BRAM,1,FF,755,catapult_fpga_latency
Throughput,2.9004675553699255,catapult,CLB,1636,FF,796,catapult_fpga_latency
Throughput,2.9004675553699255,catapult,LUT,7794,FF,796,catapult_fpga_latency
Throughput,2.9004675553699255,catapult,FF,796,FF,796,catapult_fpga_latency
Throughput,2.9004675553699255,catapult,DSP,125,FF,796,catapult_fpga_latency
Throughput,2.9004675553699255,catapult,BRAM,1,FF,796,catapult_fpga_latency
Throughput,2.93786704976453,catapult,CLB,2033,FF,1131,catapult_fpga_latency
Throughput,2.93786704976453,catapult,LUT,10087,FF,1131,catapult_fpga_latency
Throughput,2.93786704976453,catapult,FF,1131,FF,1131,catapult_fpga_latency
Throughput,2.93786704976453,catapult,DSP,125,FF,1131,catapult_fpga_latency
Throughput,2.93786704976453,catapult,BRAM,1,FF,1131,catapult_fpga_latency
Throughput,2.9442246090069717,catapult,CLB,1597,FF,706,catapult_fpga_latency
Throughput,2.9442246090069717,catapult,LUT,7012,FF,706,catapult_fpga_latency
Throughput,2.9442246090069717,catapult,FF,706,FF,706,catapult_fpga_latency
Throughput,2.9442246090069717,catapult,DSP,155,FF,706,catapult_fpga_latency
Throughput,2.9442246090069717,catapult,BRAM,1,FF,706,catapult_fpga_latency
Throughput,3.111581305619516,catapult,CLB,1747,FF,712,catapult_fpga_latency
Throughput,3.111581305619516,catapult,LUT,7260,FF,712,catapult_fpga_latency
Throughput,3.111581305619516,catapult,FF,712,FF,712,catapult_fpga_latency
Throughput,3.111581305619516,catapult,DSP,155,FF,712,catapult_fpga_latency
Throughput,3.111581305619516,catapult,BRAM,1,FF,712,catapult_fpga_latency
Throughput,2.8179968551155095,catapult,CLB,1777,FF,864,catapult_fpga_latency
Throughput,2.8179968551155095,catapult,LUT,7670,FF,864,catapult_fpga_latency
Throughput,2.8179968551155095,catapult,FF,864,FF,864,catapult_fpga_latency
Throughput,2.8179968551155095,catapult,DSP,155,FF,864,catapult_fpga_latency
Throughput,2.8179968551155095,catapult,BRAM,1,FF,864,catapult_fpga_latency
Throughput,2.934496176351482,catapult,CLB,2027,FF,1088,catapult_fpga_latency
Throughput,2.934496176351482,catapult,LUT,9009,FF,1088,catapult_fpga_latency
Throughput,2.934496176351482,catapult,FF,1088,FF,1088,catapult_fpga_latency
Throughput,2.934496176351482,catapult,DSP,155,FF,1088,catapult_fpga_latency
Throughput,2.934496176351482,catapult,BRAM,1,FF,1088,catapult_fpga_latency
Throughput,3.0631342602377605,catapult,CLB,489,FF,757,catapult_fpga_latency
Throughput,3.0631342602377605,catapult,LUT,2819,FF,757,catapult_fpga_latency
Throughput,3.0631342602377605,catapult,FF,757,FF,757,catapult_fpga_latency
Throughput,3.0631342602377605,catapult,DSP,17,FF,757,catapult_fpga_latency
Throughput,3.0631342602377605,catapult,BRAM,1,FF,757,catapult_fpga_latency
Throughput,3.184611955033279,catapult,CLB,558,FF,767,catapult_fpga_latency
Throughput,3.184611955033279,catapult,LUT,3103,FF,767,catapult_fpga_latency
Throughput,3.184611955033279,catapult,FF,767,FF,767,catapult_fpga_latency
Throughput,3.184611955033279,catapult,DSP,17,FF,767,catapult_fpga_latency
Throughput,3.184611955033279,catapult,BRAM,1,FF,767,catapult_fpga_latency
Throughput,2.987179027613483,catapult,CLB,639,FF,912,catapult_fpga_latency
Throughput,2.987179027613483,catapult,LUT,3590,FF,912,catapult_fpga_latency
Throughput,2.987179027613483,catapult,FF,912,FF,912,catapult_fpga_latency
Throughput,2.987179027613483,catapult,DSP,17,FF,912,catapult_fpga_latency
Throughput,2.987179027613483,catapult,BRAM,1,FF,912,catapult_fpga_latency
Throughput,3.1334407059015223,catapult,CLB,897,FF,917,catapult_fpga_latency
Throughput,3.1334407059015223,catapult,LUT,4792,FF,917,catapult_fpga_latency
Throughput,3.1334407059015223,catapult,FF,917,FF,917,catapult_fpga_latency
Throughput,3.1334407059015223,catapult,DSP,17,FF,917,catapult_fpga_latency
Throughput,3.1334407059015223,catapult,BRAM,1,FF,917,catapult_fpga_latency
Throughput,2.9741634421778014,catapult,CLB,781,FF,1016,catapult_fpga_latency
Throughput,2.9741634421778014,catapult,LUT,4072,FF,1016,catapult_fpga_latency
Throughput,2.9741634421778014,catapult,FF,1016,FF,1016,catapult_fpga_latency
Throughput,2.9741634421778014,catapult,DSP,35,FF,1016,catapult_fpga_latency
Throughput,2.9741634421778014,catapult,BRAM,1,FF,1016,catapult_fpga_latency
Throughput,2.8993406899271106,catapult,CLB,769,FF,977,catapult_fpga_latency
Throughput,2.8993406899271106,catapult,LUT,4286,FF,977,catapult_fpga_latency
Throughput,2.8993406899271106,catapult,FF,977,FF,977,catapult_fpga_latency
Throughput,2.8993406899271106,catapult,DSP,35,FF,977,catapult_fpga_latency
Throughput,2.8993406899271106,catapult,BRAM,1,FF,977,catapult_fpga_latency
Throughput,2.9072556378954957,catapult,CLB,991,FF,1145,catapult_fpga_latency
Throughput,2.9072556378954957,catapult,LUT,4957,FF,1145,catapult_fpga_latency
Throughput,2.9072556378954957,catapult,FF,1145,FF,1145,catapult_fpga_latency
Throughput,2.9072556378954957,catapult,DSP,35,FF,1145,catapult_fpga_latency
Throughput,2.9072556378954957,catapult,BRAM,1,FF,1145,catapult_fpga_latency
Throughput,2.5735190041510863,catapult,CLB,1149,FF,1107,catapult_fpga_latency
Throughput,2.5735190041510863,catapult,LUT,6381,FF,1107,catapult_fpga_latency
Throughput,2.5735190041510863,catapult,FF,1107,FF,1107,catapult_fpga_latency
Throughput,2.5735190041510863,catapult,DSP,35,FF,1107,catapult_fpga_latency
Throughput,2.5735190041510863,catapult,BRAM,1,FF,1107,catapult_fpga_latency
Throughput,2.849075902231111,catapult,CLB,836,FF,1097,catapult_fpga_latency
Throughput,2.849075902231111,catapult,LUT,4126,FF,1097,catapult_fpga_latency
Throughput,2.849075902231111,catapult,FF,1097,FF,1097,catapult_fpga_latency
Throughput,2.849075902231111,catapult,DSP,52,FF,1097,catapult_fpga_latency
Throughput,2.849075902231111,catapult,BRAM,1,FF,1097,catapult_fpga_latency
Throughput,2.971503283511128,catapult,CLB,821,FF,1102,catapult_fpga_latency
Throughput,2.971503283511128,catapult,LUT,4362,FF,1102,catapult_fpga_latency
Throughput,2.971503283511128,catapult,FF,1102,FF,1102,catapult_fpga_latency
Throughput,2.971503283511128,catapult,DSP,52,FF,1102,catapult_fpga_latency
Throughput,2.971503283511128,catapult,BRAM,1,FF,1102,catapult_fpga_latency
Throughput,2.9240193570081434,catapult,CLB,940,FF,1150,catapult_fpga_latency
Throughput,2.9240193570081434,catapult,LUT,5143,FF,1150,catapult_fpga_latency
Throughput,2.9240193570081434,catapult,FF,1150,FF,1150,catapult_fpga_latency
Throughput,2.9240193570081434,catapult,DSP,52,FF,1150,catapult_fpga_latency
Throughput,2.9240193570081434,catapult,BRAM,1,FF,1150,catapult_fpga_latency
Throughput,2.928197665055182,catapult,CLB,1458,FF,1438,catapult_fpga_latency
Throughput,2.928197665055182,catapult,LUT,7120,FF,1438,catapult_fpga_latency
Throughput,2.928197665055182,catapult,FF,1438,FF,1438,catapult_fpga_latency
Throughput,2.928197665055182,catapult,DSP,52,FF,1438,catapult_fpga_latency
Throughput,2.928197665055182,catapult,BRAM,1,FF,1438,catapult_fpga_latency
Throughput,2.8546878256128303,catapult,CLB,1683,FF,1043,catapult_fpga_latency
Throughput,2.8546878256128303,catapult,LUT,7320,FF,1043,catapult_fpga_latency
Throughput,2.8546878256128303,catapult,FF,1043,FF,1043,catapult_fpga_latency
Throughput,2.8546878256128303,catapult,DSP,125,FF,1043,catapult_fpga_latency
Throughput,2.8546878256128303,catapult,BRAM,1,FF,1043,catapult_fpga_latency
Throughput,2.9745880939136953,catapult,CLB,1758,FF,1112,catapult_fpga_latency
Throughput,2.9745880939136953,catapult,LUT,7937,FF,1112,catapult_fpga_latency
Throughput,2.9745880939136953,catapult,FF,1112,FF,1112,catapult_fpga_latency
Throughput,2.9745880939136953,catapult,DSP,125,FF,1112,catapult_fpga_latency
Throughput,2.9745880939136953,catapult,BRAM,1,FF,1112,catapult_fpga_latency
Throughput,2.98526176267766,catapult,CLB,1968,FF,1065,catapult_fpga_latency
Throughput,2.98526176267766,catapult,LUT,9081,FF,1065,catapult_fpga_latency
Throughput,2.98526176267766,catapult,FF,1065,FF,1065,catapult_fpga_latency
Throughput,2.98526176267766,catapult,DSP,125,FF,1065,catapult_fpga_latency
Throughput,2.98526176267766,catapult,BRAM,1,FF,1065,catapult_fpga_latency
Throughput,2.9551176727857307,catapult,CLB,2313,FF,1154,catapult_fpga_latency
Throughput,2.9551176727857307,catapult,LUT,11400,FF,1154,catapult_fpga_latency
Throughput,2.9551176727857307,catapult,FF,1154,FF,1154,catapult_fpga_latency
Throughput,2.9551176727857307,catapult,DSP,125,FF,1154,catapult_fpga_latency
Throughput,2.9551176727857307,catapult,BRAM,1,FF,1154,catapult_fpga_latency
Throughput,2.8159257496698324,catapult,CLB,1709,FF,790,catapult_fpga_latency
Throughput,2.8159257496698324,catapult,LUT,6757,FF,790,catapult_fpga_latency
Throughput,2.8159257496698324,catapult,FF,790,FF,790,catapult_fpga_latency
Throughput,2.8159257496698324,catapult,DSP,155,FF,790,catapult_fpga_latency
Throughput,2.8159257496698324,catapult,BRAM,1,FF,790,catapult_fpga_latency
Throughput,3.0619056075739297,catapult,CLB,1690,FF,755,catapult_fpga_latency
Throughput,3.0619056075739297,catapult,LUT,7022,FF,755,catapult_fpga_latency
Throughput,3.0619056075739297,catapult,FF,755,FF,755,catapult_fpga_latency
Throughput,3.0619056075739297,catapult,DSP,155,FF,755,catapult_fpga_latency
Throughput,3.0619056075739297,catapult,BRAM,1,FF,755,catapult_fpga_latency
Throughput,3.0592640634368995,catapult,CLB,1725,FF,850,catapult_fpga_latency
Throughput,3.0592640634368995,catapult,LUT,7930,FF,850,catapult_fpga_latency
Throughput,3.0592640634368995,catapult,FF,850,FF,850,catapult_fpga_latency
Throughput,3.0592640634368995,catapult,DSP,155,FF,850,catapult_fpga_latency
Throughput,3.0592640634368995,catapult,BRAM,1,FF,850,catapult_fpga_latency
Throughput,3.0629653793023177,catapult,CLB,2240,FF,1264,catapult_fpga_latency
Throughput,3.0629653793023177,catapult,LUT,9505,FF,1264,catapult_fpga_latency
Throughput,3.0629653793023177,catapult,FF,1264,FF,1264,catapult_fpga_latency
Throughput,3.0629653793023177,catapult,DSP,155,FF,1264,catapult_fpga_latency
Throughput,3.0629653793023177,catapult,BRAM,1,FF,1264,catapult_fpga_latency
Throughput,3.0461800901669305,catapult,CLB,602,FF,874,catapult_fpga_latency
Throughput,3.0461800901669305,catapult,LUT,3374,FF,874,catapult_fpga_latency
Throughput,3.0461800901669305,catapult,FF,874,FF,874,catapult_fpga_latency
Throughput,3.0461800901669305,catapult,DSP,17,FF,874,catapult_fpga_latency
Throughput,3.0461800901669305,catapult,BRAM,1,FF,874,catapult_fpga_latency
Throughput,2.9731200218821634,catapult,CLB,634,FF,873,catapult_fpga_latency
Throughput,2.9731200218821634,catapult,LUT,3758,FF,873,catapult_fpga_latency
Throughput,2.9731200218821634,catapult,FF,873,FF,873,catapult_fpga_latency
Throughput,2.9731200218821634,catapult,DSP,17,FF,873,catapult_fpga_latency
Throughput,2.9731200218821634,catapult,BRAM,1,FF,873,catapult_fpga_latency
Throughput,2.8678522367813524,catapult,CLB,851,FF,992,catapult_fpga_latency
Throughput,2.8678522367813524,catapult,LUT,4831,FF,992,catapult_fpga_latency
Throughput,2.8678522367813524,catapult,FF,992,FF,992,catapult_fpga_latency
Throughput,2.8678522367813524,catapult,DSP,17,FF,992,catapult_fpga_latency
Throughput,2.8678522367813524,catapult,BRAM,1,FF,992,catapult_fpga_latency
Throughput,2.955318539008727,catapult,CLB,1093,FF,1311,catapult_fpga_latency
Throughput,2.955318539008727,catapult,LUT,6683,FF,1311,catapult_fpga_latency
Throughput,2.955318539008727,catapult,FF,1311,FF,1311,catapult_fpga_latency
Throughput,2.955318539008727,catapult,DSP,17,FF,1311,catapult_fpga_latency
Throughput,2.955318539008727,catapult,BRAM,1,FF,1311,catapult_fpga_latency
Throughput,2.976642287966328,catapult,CLB,964,FF,1244,catapult_fpga_latency
Throughput,2.976642287966328,catapult,LUT,5154,FF,1244,catapult_fpga_latency
Throughput,2.976642287966328,catapult,FF,1244,FF,1244,catapult_fpga_latency
Throughput,2.976642287966328,catapult,DSP,34,FF,1244,catapult_fpga_latency
Throughput,2.976642287966328,catapult,BRAM,1,FF,1244,catapult_fpga_latency
Throughput,2.910852239318628,catapult,CLB,1064,FF,1286,catapult_fpga_latency
Throughput,2.910852239318628,catapult,LUT,5871,FF,1286,catapult_fpga_latency
Throughput,2.910852239318628,catapult,FF,1286,FF,1286,catapult_fpga_latency
Throughput,2.910852239318628,catapult,DSP,35,FF,1286,catapult_fpga_latency
Throughput,2.910852239318628,catapult,BRAM,1,FF,1286,catapult_fpga_latency
Throughput,2.895051488490723,catapult,CLB,1260,FF,1322,catapult_fpga_latency
Throughput,2.895051488490723,catapult,LUT,7078,FF,1322,catapult_fpga_latency
Throughput,2.895051488490723,catapult,FF,1322,FF,1322,catapult_fpga_latency
Throughput,2.895051488490723,catapult,DSP,35,FF,1322,catapult_fpga_latency
Throughput,2.895051488490723,catapult,BRAM,1,FF,1322,catapult_fpga_latency
Throughput,2.885403321676304,catapult,CLB,1711,FF,1584,catapult_fpga_latency
Throughput,2.885403321676304,catapult,LUT,10409,FF,1584,catapult_fpga_latency
Throughput,2.885403321676304,catapult,FF,1584,FF,1584,catapult_fpga_latency
Throughput,2.885403321676304,catapult,DSP,35,FF,1584,catapult_fpga_latency
Throughput,2.885403321676304,catapult,BRAM,1,FF,1584,catapult_fpga_latency
Throughput,2.9465843194568855,catapult,CLB,1093,FF,1452,catapult_fpga_latency
Throughput,2.9465843194568855,catapult,LUT,5571,FF,1452,catapult_fpga_latency
Throughput,2.9465843194568855,catapult,FF,1452,FF,1452,catapult_fpga_latency
Throughput,2.9465843194568855,catapult,DSP,52,FF,1452,catapult_fpga_latency
Throughput,2.9465843194568855,catapult,BRAM,1,FF,1452,catapult_fpga_latency
Throughput,3.0674093887266567,catapult,CLB,1060,FF,1488,catapult_fpga_latency
Throughput,3.0674093887266567,catapult,LUT,5958,FF,1488,catapult_fpga_latency
Throughput,3.0674093887266567,catapult,FF,1488,FF,1488,catapult_fpga_latency
Throughput,3.0674093887266567,catapult,DSP,52,FF,1488,catapult_fpga_latency
Throughput,3.0674093887266567,catapult,BRAM,1,FF,1488,catapult_fpga_latency
Throughput,2.847907499964401,catapult,CLB,1309,FF,1516,catapult_fpga_latency
Throughput,2.847907499964401,catapult,LUT,7478,FF,1516,catapult_fpga_latency
Throughput,2.847907499964401,catapult,FF,1516,FF,1516,catapult_fpga_latency
Throughput,2.847907499964401,catapult,DSP,52,FF,1516,catapult_fpga_latency
Throughput,2.847907499964401,catapult,BRAM,1,FF,1516,catapult_fpga_latency
Throughput,2.7824848145891243,catapult,CLB,1792,FF,1820,catapult_fpga_latency
Throughput,2.7824848145891243,catapult,LUT,10578,FF,1820,catapult_fpga_latency
Throughput,2.7824848145891243,catapult,FF,1820,FF,1820,catapult_fpga_latency
Throughput,2.7824848145891243,catapult,DSP,52,FF,1820,catapult_fpga_latency
Throughput,2.7824848145891243,catapult,BRAM,1,FF,1820,catapult_fpga_latency
Throughput,2.9701970428718245,catapult,CLB,2133,FF,1308,catapult_fpga_latency
Throughput,2.9701970428718245,catapult,LUT,10094,FF,1308,catapult_fpga_latency
Throughput,2.9701970428718245,catapult,FF,1308,FF,1308,catapult_fpga_latency
Throughput,2.9701970428718245,catapult,DSP,125,FF,1308,catapult_fpga_latency
Throughput,2.9701970428718245,catapult,BRAM,1,FF,1308,catapult_fpga_latency
Throughput,3.039061051697468,catapult,CLB,2055,FF,1430,catapult_fpga_latency
Throughput,3.039061051697468,catapult,LUT,10580,FF,1430,catapult_fpga_latency
Throughput,3.039061051697468,catapult,FF,1430,FF,1430,catapult_fpga_latency
Throughput,3.039061051697468,catapult,DSP,125,FF,1430,catapult_fpga_latency
Throughput,3.039061051697468,catapult,BRAM,1,FF,1430,catapult_fpga_latency
Throughput,3.0728291230452967,catapult,CLB,2644,FF,1501,catapult_fpga_latency
Throughput,3.0728291230452967,catapult,LUT,12950,FF,1501,catapult_fpga_latency
Throughput,3.0728291230452967,catapult,FF,1501,FF,1501,catapult_fpga_latency
Throughput,3.0728291230452967,catapult,DSP,125,FF,1501,catapult_fpga_latency
Throughput,3.0728291230452967,catapult,BRAM,1,FF,1501,catapult_fpga_latency
Throughput,3.042565491222198,catapult,CLB,2977,FF,1528,catapult_fpga_latency
Throughput,3.042565491222198,catapult,LUT,16213,FF,1528,catapult_fpga_latency
Throughput,3.042565491222198,catapult,FF,1528,FF,1528,catapult_fpga_latency
Throughput,3.042565491222198,catapult,DSP,125,FF,1528,catapult_fpga_latency
Throughput,3.042565491222198,catapult,BRAM,1,FF,1528,catapult_fpga_latency
Throughput,2.9092432476464225,catapult,CLB,2021,FF,1234,catapult_fpga_latency
Throughput,2.9092432476464225,catapult,LUT,8453,FF,1234,catapult_fpga_latency
Throughput,2.9092432476464225,catapult,FF,1234,FF,1234,catapult_fpga_latency
Throughput,2.9092432476464225,catapult,DSP,155,FF,1234,catapult_fpga_latency
Throughput,2.9092432476464225,catapult,BRAM,1,FF,1234,catapult_fpga_latency
Throughput,3.006460884440663,catapult,CLB,2135,FF,1266,catapult_fpga_latency
Throughput,3.006460884440663,catapult,LUT,9602,FF,1266,catapult_fpga_latency
Throughput,3.006460884440663,catapult,FF,1266,FF,1266,catapult_fpga_latency
Throughput,3.006460884440663,catapult,DSP,155,FF,1266,catapult_fpga_latency
Throughput,3.006460884440663,catapult,BRAM,1,FF,1266,catapult_fpga_latency
Throughput,2.5820911323244244,catapult,CLB,2253,FF,1556,catapult_fpga_latency
Throughput,2.5820911323244244,catapult,LUT,10854,FF,1556,catapult_fpga_latency
Throughput,2.5820911323244244,catapult,FF,1556,FF,1556,catapult_fpga_latency
Throughput,2.5820911323244244,catapult,DSP,155,FF,1556,catapult_fpga_latency
Throughput,2.5820911323244244,catapult,BRAM,1,FF,1556,catapult_fpga_latency
Throughput,3.195766248873492,catapult,CLB,544,FF,707,catapult_fpga_latency
Throughput,3.195766248873492,catapult,LUT,3162,FF,707,catapult_fpga_latency
Throughput,3.195766248873492,catapult,FF,707,FF,707,catapult_fpga_latency
Throughput,3.195766248873492,catapult,DSP,17,FF,707,catapult_fpga_latency
Throughput,3.195766248873492,catapult,BRAM,1,FF,707,catapult_fpga_latency
Throughput,3.1122107589125934,catapult,CLB,673,FF,771,catapult_fpga_latency
Throughput,3.1122107589125934,catapult,LUT,3438,FF,771,catapult_fpga_latency
Throughput,3.1122107589125934,catapult,FF,771,FF,771,catapult_fpga_latency
Throughput,3.1122107589125934,catapult,DSP,17,FF,771,catapult_fpga_latency
Throughput,3.1122107589125934,catapult,BRAM,1,FF,771,catapult_fpga_latency
Throughput,3.089996137504828,catapult,CLB,776,FF,822,catapult_fpga_latency
Throughput,3.089996137504828,catapult,LUT,4191,FF,822,catapult_fpga_latency
Throughput,3.089996137504828,catapult,FF,822,FF,822,catapult_fpga_latency
Throughput,3.089996137504828,catapult,DSP,17,FF,822,catapult_fpga_latency
Throughput,3.089996137504828,catapult,BRAM,1,FF,822,catapult_fpga_latency
Throughput,3.2147105153180955,catapult,CLB,965,FF,872,catapult_fpga_latency
Throughput,3.2147105153180955,catapult,LUT,5755,FF,872,catapult_fpga_latency
Throughput,3.2147105153180955,catapult,FF,872,FF,872,catapult_fpga_latency
Throughput,3.2147105153180955,catapult,DSP,17,FF,872,catapult_fpga_latency
Throughput,3.2147105153180955,catapult,BRAM,1,FF,872,catapult_fpga_latency
Throughput,2.8699510386352807,catapult,CLB,840,FF,1122,catapult_fpga_latency
Throughput,2.8699510386352807,catapult,LUT,4492,FF,1122,catapult_fpga_latency
Throughput,2.8699510386352807,catapult,FF,1122,FF,1122,catapult_fpga_latency
Throughput,2.8699510386352807,catapult,DSP,35,FF,1122,catapult_fpga_latency
Throughput,2.8699510386352807,catapult,BRAM,1,FF,1122,catapult_fpga_latency
Throughput,3.0889271229423882,catapult,CLB,942,FF,1060,catapult_fpga_latency
Throughput,3.0889271229423882,catapult,LUT,5170,FF,1060,catapult_fpga_latency
Throughput,3.0889271229423882,catapult,FF,1060,FF,1060,catapult_fpga_latency
Throughput,3.0889271229423882,catapult,DSP,35,FF,1060,catapult_fpga_latency
Throughput,3.0889271229423882,catapult,BRAM,1,FF,1060,catapult_fpga_latency
Throughput,3.0385716282489925,catapult,CLB,1120,FF,1182,catapult_fpga_latency
Throughput,3.0385716282489925,catapult,LUT,6357,FF,1182,catapult_fpga_latency
Throughput,3.0385716282489925,catapult,FF,1182,FF,1182,catapult_fpga_latency
Throughput,3.0385716282489925,catapult,DSP,35,FF,1182,catapult_fpga_latency
Throughput,3.0385716282489925,catapult,BRAM,1,FF,1182,catapult_fpga_latency
Throughput,3.0948062960739287,catapult,CLB,1388,FF,1182,catapult_fpga_latency
Throughput,3.0948062960739287,catapult,LUT,8282,FF,1182,catapult_fpga_latency
Throughput,3.0948062960739287,catapult,FF,1182,FF,1182,catapult_fpga_latency
Throughput,3.0948062960739287,catapult,DSP,35,FF,1182,catapult_fpga_latency
Throughput,3.0948062960739287,catapult,BRAM,1,FF,1182,catapult_fpga_latency
Throughput,3.048064935975396,catapult,CLB,958,FF,1162,catapult_fpga_latency
Throughput,3.048064935975396,catapult,LUT,5195,FF,1162,catapult_fpga_latency
Throughput,3.048064935975396,catapult,FF,1162,FF,1162,catapult_fpga_latency
Throughput,3.048064935975396,catapult,DSP,52,FF,1162,catapult_fpga_latency
Throughput,3.048064935975396,catapult,BRAM,1,FF,1162,catapult_fpga_latency
Throughput,3.1494575059446013,catapult,CLB,1026,FF,1183,catapult_fpga_latency
Throughput,3.1494575059446013,catapult,LUT,5667,FF,1183,catapult_fpga_latency
Throughput,3.1494575059446013,catapult,FF,1183,FF,1183,catapult_fpga_latency
Throughput,3.1494575059446013,catapult,DSP,52,FF,1183,catapult_fpga_latency
Throughput,3.1494575059446013,catapult,BRAM,1,FF,1183,catapult_fpga_latency
Throughput,3.0001920122887866,catapult,CLB,1240,FF,1238,catapult_fpga_latency
Throughput,3.0001920122887866,catapult,LUT,6780,FF,1238,catapult_fpga_latency
Throughput,3.0001920122887866,catapult,FF,1238,FF,1238,catapult_fpga_latency
Throughput,3.0001920122887866,catapult,DSP,52,FF,1238,catapult_fpga_latency
Throughput,3.0001920122887866,catapult,BRAM,1,FF,1238,catapult_fpga_latency
Throughput,2.9317087757770492,catapult,CLB,1594,FF,1353,catapult_fpga_latency
Throughput,2.9317087757770492,catapult,LUT,9023,FF,1353,catapult_fpga_latency
Throughput,2.9317087757770492,catapult,FF,1353,FF,1353,catapult_fpga_latency
Throughput,2.9317087757770492,catapult,DSP,52,FF,1353,catapult_fpga_latency
Throughput,2.9317087757770492,catapult,BRAM,1,FF,1353,catapult_fpga_latency
Throughput,2.92177246404759,catapult,CLB,1759,FF,1117,catapult_fpga_latency
Throughput,2.92177246404759,catapult,LUT,8378,FF,1117,catapult_fpga_latency
Throughput,2.92177246404759,catapult,FF,1117,FF,1117,catapult_fpga_latency
Throughput,2.92177246404759,catapult,DSP,125,FF,1117,catapult_fpga_latency
Throughput,2.92177246404759,catapult,BRAM,1,FF,1117,catapult_fpga_latency
Throughput,2.9859481281091185,catapult,CLB,1859,FF,1210,catapult_fpga_latency
Throughput,2.9859481281091185,catapult,LUT,9193,FF,1210,catapult_fpga_latency
Throughput,2.9859481281091185,catapult,FF,1210,FF,1210,catapult_fpga_latency
Throughput,2.9859481281091185,catapult,DSP,125,FF,1210,catapult_fpga_latency
Throughput,2.9859481281091185,catapult,BRAM,1,FF,1210,catapult_fpga_latency
Throughput,3.03953215521067,catapult,CLB,2260,FF,1187,catapult_fpga_latency
Throughput,3.03953215521067,catapult,LUT,11191,FF,1187,catapult_fpga_latency
Throughput,3.03953215521067,catapult,FF,1187,FF,1187,catapult_fpga_latency
Throughput,3.03953215521067,catapult,DSP,125,FF,1187,catapult_fpga_latency
Throughput,3.03953215521067,catapult,BRAM,1,FF,1187,catapult_fpga_latency
Throughput,3.119161319904304,catapult,CLB,2760,FF,1188,catapult_fpga_latency
Throughput,3.119161319904304,catapult,LUT,14869,FF,1188,catapult_fpga_latency
Throughput,3.119161319904304,catapult,FF,1188,FF,1188,catapult_fpga_latency
Throughput,3.119161319904304,catapult,DSP,125,FF,1188,catapult_fpga_latency
Throughput,3.119161319904304,catapult,BRAM,1,FF,1188,catapult_fpga_latency
Throughput,3.0593576572662804,catapult,CLB,1826,FF,804,catapult_fpga_latency
Throughput,3.0593576572662804,catapult,LUT,8197,FF,804,catapult_fpga_latency
Throughput,3.0593576572662804,catapult,FF,804,FF,804,catapult_fpga_latency
Throughput,3.0593576572662804,catapult,DSP,155,FF,804,catapult_fpga_latency
Throughput,3.0593576572662804,catapult,BRAM,1,FF,804,catapult_fpga_latency
Throughput,2.9886699522111675,catapult,CLB,1849,FF,833,catapult_fpga_latency
Throughput,2.9886699522111675,catapult,LUT,8836,FF,833,catapult_fpga_latency
Throughput,2.9886699522111675,catapult,FF,833,FF,833,catapult_fpga_latency
Throughput,2.9886699522111675,catapult,DSP,155,FF,833,catapult_fpga_latency
Throughput,2.9886699522111675,catapult,BRAM,1,FF,833,catapult_fpga_latency
Throughput,3.1174499259605644,catapult,CLB,1986,FF,870,catapult_fpga_latency
Throughput,3.1174499259605644,catapult,LUT,9431,FF,870,catapult_fpga_latency
Throughput,3.1174499259605644,catapult,FF,870,FF,870,catapult_fpga_latency
Throughput,3.1174499259605644,catapult,DSP,155,FF,870,catapult_fpga_latency
Throughput,3.1174499259605644,catapult,BRAM,1,FF,870,catapult_fpga_latency
Throughput,3.037261119412958,catapult,CLB,632,FF,1149,catapult_fpga_latency
Throughput,3.037261119412958,catapult,LUT,3711,FF,1149,catapult_fpga_latency
Throughput,3.037261119412958,catapult,FF,1149,FF,1149,catapult_fpga_latency
Throughput,3.037261119412958,catapult,DSP,17,FF,1149,catapult_fpga_latency
Throughput,3.037261119412958,catapult,BRAM,1,FF,1149,catapult_fpga_latency
Throughput,3.151641217163838,catapult,CLB,757,FF,1116,catapult_fpga_latency
Throughput,3.151641217163838,catapult,LUT,4394,FF,1116,catapult_fpga_latency
Throughput,3.151641217163838,catapult,FF,1116,FF,1116,catapult_fpga_latency
Throughput,3.151641217163838,catapult,DSP,17,FF,1116,catapult_fpga_latency
Throughput,3.151641217163838,catapult,BRAM,1,FF,1116,catapult_fpga_latency
Throughput,3.218445555165766,catapult,CLB,968,FF,1258,catapult_fpga_latency
Throughput,3.218445555165766,catapult,LUT,5707,FF,1258,catapult_fpga_latency
Throughput,3.218445555165766,catapult,FF,1258,FF,1258,catapult_fpga_latency
Throughput,3.218445555165766,catapult,DSP,17,FF,1258,catapult_fpga_latency
Throughput,3.218445555165766,catapult,BRAM,1,FF,1258,catapult_fpga_latency
Throughput,3.0640822154540053,catapult,CLB,1414,FF,1536,catapult_fpga_latency
Throughput,3.0640822154540053,catapult,LUT,8535,FF,1536,catapult_fpga_latency
Throughput,3.0640822154540053,catapult,FF,1536,FF,1536,catapult_fpga_latency
Throughput,3.0640822154540053,catapult,DSP,17,FF,1536,catapult_fpga_latency
Throughput,3.0640822154540053,catapult,BRAM,1,FF,1536,catapult_fpga_latency
Throughput,2.812551856424853,catapult,CLB,1105,FF,1519,catapult_fpga_latency
Throughput,2.812551856424853,catapult,LUT,5954,FF,1519,catapult_fpga_latency
Throughput,2.812551856424853,catapult,FF,1519,FF,1519,catapult_fpga_latency
Throughput,2.812551856424853,catapult,DSP,35,FF,1519,catapult_fpga_latency
Throughput,2.812551856424853,catapult,BRAM,1,FF,1519,catapult_fpga_latency
Throughput,2.8812382409464288,catapult,CLB,1123,FF,1407,catapult_fpga_latency
Throughput,2.8812382409464288,catapult,LUT,6776,FF,1407,catapult_fpga_latency
Throughput,2.8812382409464288,catapult,FF,1407,FF,1407,catapult_fpga_latency
Throughput,2.8812382409464288,catapult,DSP,35,FF,1407,catapult_fpga_latency
Throughput,2.8812382409464288,catapult,BRAM,1,FF,1407,catapult_fpga_latency
Throughput,2.8787002092815053,catapult,CLB,1512,FF,1614,catapult_fpga_latency
Throughput,2.8787002092815053,catapult,LUT,9062,FF,1614,catapult_fpga_latency
Throughput,2.8787002092815053,catapult,FF,1614,FF,1614,catapult_fpga_latency
Throughput,2.8787002092815053,catapult,DSP,35,FF,1614,catapult_fpga_latency
Throughput,2.8787002092815053,catapult,BRAM,1,FF,1614,catapult_fpga_latency
Throughput,3.036025478325814,catapult,CLB,2296,FF,1828,catapult_fpga_latency
Throughput,3.036025478325814,catapult,LUT,13764,FF,1828,catapult_fpga_latency
Throughput,3.036025478325814,catapult,FF,1828,FF,1828,catapult_fpga_latency
Throughput,3.036025478325814,catapult,DSP,35,FF,1828,catapult_fpga_latency
Throughput,3.036025478325814,catapult,BRAM,1,FF,1828,catapult_fpga_latency
Throughput,2.978371069294781,catapult,CLB,1226,FF,1597,catapult_fpga_latency
Throughput,2.978371069294781,catapult,LUT,6452,FF,1597,catapult_fpga_latency
Throughput,2.978371069294781,catapult,FF,1597,FF,1597,catapult_fpga_latency
Throughput,2.978371069294781,catapult,DSP,52,FF,1597,catapult_fpga_latency
Throughput,2.978371069294781,catapult,BRAM,1,FF,1597,catapult_fpga_latency
Throughput,3.023760711672321,catapult,CLB,1281,FF,1558,catapult_fpga_latency
Throughput,3.023760711672321,catapult,LUT,6893,FF,1558,catapult_fpga_latency
Throughput,3.023760711672321,catapult,FF,1558,FF,1558,catapult_fpga_latency
Throughput,3.023760711672321,catapult,DSP,52,FF,1558,catapult_fpga_latency
Throughput,3.023760711672321,catapult,BRAM,1,FF,1558,catapult_fpga_latency
Throughput,2.947209581967793,catapult,CLB,1593,FF,1749,catapult_fpga_latency
Throughput,2.947209581967793,catapult,LUT,8831,FF,1749,catapult_fpga_latency
Throughput,2.947209581967793,catapult,FF,1749,FF,1749,catapult_fpga_latency
Throughput,2.947209581967793,catapult,DSP,52,FF,1749,catapult_fpga_latency
Throughput,2.947209581967793,catapult,BRAM,1,FF,1749,catapult_fpga_latency
Throughput,3.092298938723004,catapult,CLB,2584,FF,2062,catapult_fpga_latency
Throughput,3.092298938723004,catapult,LUT,15039,FF,2062,catapult_fpga_latency
Throughput,3.092298938723004,catapult,FF,2062,FF,2062,catapult_fpga_latency
Throughput,3.092298938723004,catapult,DSP,52,FF,2062,catapult_fpga_latency
Throughput,3.092298938723004,catapult,BRAM,1,FF,2062,catapult_fpga_latency
Throughput,3.033446784243064,catapult,CLB,2034,FF,1575,catapult_fpga_latency
Throughput,3.033446784243064,catapult,LUT,10546,FF,1575,catapult_fpga_latency
Throughput,3.033446784243064,catapult,FF,1575,FF,1575,catapult_fpga_latency
Throughput,3.033446784243064,catapult,DSP,125,FF,1575,catapult_fpga_latency
Throughput,3.033446784243064,catapult,BRAM,1,FF,1575,catapult_fpga_latency
Throughput,2.807679565146589,catapult,CLB,2522,FF,1623,catapult_fpga_latency
Throughput,2.807679565146589,catapult,LUT,12393,FF,1623,catapult_fpga_latency
Throughput,2.807679565146589,catapult,FF,1623,FF,1623,catapult_fpga_latency
Throughput,2.807679565146589,catapult,DSP,125,FF,1623,catapult_fpga_latency
Throughput,2.807679565146589,catapult,BRAM,1,FF,1623,catapult_fpga_latency
Throughput,2.937703068724626,catapult,CLB,2582,FF,1709,catapult_fpga_latency
Throughput,2.937703068724626,catapult,LUT,13935,FF,1709,catapult_fpga_latency
Throughput,2.937703068724626,catapult,FF,1709,FF,1709,catapult_fpga_latency
Throughput,2.937703068724626,catapult,DSP,125,FF,1709,catapult_fpga_latency
Throughput,2.937703068724626,catapult,BRAM,1,FF,1709,catapult_fpga_latency
Throughput,2.9095564381210086,catapult,CLB,2102,FF,1514,catapult_fpga_latency
Throughput,2.9095564381210086,catapult,LUT,9436,FF,1514,catapult_fpga_latency
Throughput,2.9095564381210086,catapult,FF,1514,FF,1514,catapult_fpga_latency
Throughput,2.9095564381210086,catapult,DSP,155,FF,1514,catapult_fpga_latency
Throughput,2.9095564381210086,catapult,BRAM,1,FF,1514,catapult_fpga_latency
Throughput,3.0150541654480825,catapult,CLB,2513,FF,1733,catapult_fpga_latency
Throughput,3.0150541654480825,catapult,LUT,12863,FF,1733,catapult_fpga_latency
Throughput,3.0150541654480825,catapult,FF,1733,FF,1733,catapult_fpga_latency
Throughput,3.0150541654480825,catapult,DSP,155,FF,1733,catapult_fpga_latency
Throughput,3.0150541654480825,catapult,BRAM,1,FF,1733,catapult_fpga_latency
Throughput,2.605340426806869,catapult,CLB,319,FF,519,catapult_fpga_latency
Throughput,2.605340426806869,catapult,LUT,1846,FF,519,catapult_fpga_latency
Throughput,2.605340426806869,catapult,FF,519,FF,519,catapult_fpga_latency
Throughput,2.605340426806869,catapult,DSP,9,FF,519,catapult_fpga_latency
Throughput,2.605340426806869,catapult,BRAM,1,FF,519,catapult_fpga_latency
Throughput,2.5760514798127727,catapult,CLB,334,FF,447,catapult_fpga_latency
Throughput,2.5760514798127727,catapult,LUT,1999,FF,447,catapult_fpga_latency
Throughput,2.5760514798127727,catapult,FF,447,FF,447,catapult_fpga_latency
Throughput,2.5760514798127727,catapult,DSP,9,FF,447,catapult_fpga_latency
Throughput,2.5760514798127727,catapult,BRAM,1,FF,447,catapult_fpga_latency
Throughput,2.521775531716371,catapult,CLB,410,FF,486,catapult_fpga_latency
Throughput,2.521775531716371,catapult,LUT,2360,FF,486,catapult_fpga_latency
Throughput,2.521775531716371,catapult,FF,486,FF,486,catapult_fpga_latency
Throughput,2.521775531716371,catapult,DSP,9,FF,486,catapult_fpga_latency
Throughput,2.521775531716371,catapult,BRAM,1,FF,486,catapult_fpga_latency
Throughput,2.8140398074071156,catapult,CLB,569,FF,559,catapult_fpga_latency
Throughput,2.8140398074071156,catapult,LUT,3108,FF,559,catapult_fpga_latency
Throughput,2.8140398074071156,catapult,FF,559,FF,559,catapult_fpga_latency
Throughput,2.8140398074071156,catapult,DSP,9,FF,559,catapult_fpga_latency
Throughput,2.8140398074071156,catapult,BRAM,1,FF,559,catapult_fpga_latency
Throughput,2.7454199531631356,catapult,CLB,378,FF,541,catapult_fpga_latency
Throughput,2.7454199531631356,catapult,LUT,2149,FF,541,catapult_fpga_latency
Throughput,2.7454199531631356,catapult,FF,541,FF,541,catapult_fpga_latency
Throughput,2.7454199531631356,catapult,DSP,9,FF,541,catapult_fpga_latency
Throughput,2.7454199531631356,catapult,BRAM,1,FF,541,catapult_fpga_latency
Throughput,2.562302382428755,catapult,CLB,422,FF,644,catapult_fpga_latency
Throughput,2.562302382428755,catapult,LUT,2400,FF,644,catapult_fpga_latency
Throughput,2.562302382428755,catapult,FF,644,FF,644,catapult_fpga_latency
Throughput,2.562302382428755,catapult,DSP,9,FF,644,catapult_fpga_latency
Throughput,2.562302382428755,catapult,BRAM,1,FF,644,catapult_fpga_latency
Throughput,2.6639458899310835,catapult,CLB,479,FF,609,catapult_fpga_latency
Throughput,2.6639458899310835,catapult,LUT,2818,FF,609,catapult_fpga_latency
Throughput,2.6639458899310835,catapult,FF,609,FF,609,catapult_fpga_latency
Throughput,2.6639458899310835,catapult,DSP,9,FF,609,catapult_fpga_latency
Throughput,2.6639458899310835,catapult,BRAM,1,FF,609,catapult_fpga_latency
Throughput,2.6188088086253085,catapult,CLB,684,FF,739,catapult_fpga_latency
Throughput,2.6188088086253085,catapult,LUT,3735,FF,739,catapult_fpga_latency
Throughput,2.6188088086253085,catapult,FF,739,FF,739,catapult_fpga_latency
Throughput,2.6188088086253085,catapult,DSP,9,FF,739,catapult_fpga_latency
Throughput,2.6188088086253085,catapult,BRAM,1,FF,739,catapult_fpga_latency
Throughput,2.7401389250434995,catapult,CLB,355,FF,509,catapult_fpga_latency
Throughput,2.7401389250434995,catapult,LUT,2035,FF,509,catapult_fpga_latency
Throughput,2.7401389250434995,catapult,FF,509,FF,509,catapult_fpga_latency
Throughput,2.7401389250434995,catapult,DSP,11,FF,509,catapult_fpga_latency
Throughput,2.7401389250434995,catapult,BRAM,1,FF,509,catapult_fpga_latency
Throughput,2.8057259254686966,catapult,CLB,387,FF,513,catapult_fpga_latency
Throughput,2.8057259254686966,catapult,LUT,2206,FF,513,catapult_fpga_latency
Throughput,2.8057259254686966,catapult,FF,513,FF,513,catapult_fpga_latency
Throughput,2.8057259254686966,catapult,DSP,10,FF,513,catapult_fpga_latency
Throughput,2.8057259254686966,catapult,BRAM,1,FF,513,catapult_fpga_latency
Throughput,2.7598769094898365,catapult,CLB,481,FF,552,catapult_fpga_latency
Throughput,2.7598769094898365,catapult,LUT,2633,FF,552,catapult_fpga_latency
Throughput,2.7598769094898365,catapult,FF,552,FF,552,catapult_fpga_latency
Throughput,2.7598769094898365,catapult,DSP,10,FF,552,catapult_fpga_latency
Throughput,2.7598769094898365,catapult,BRAM,1,FF,552,catapult_fpga_latency
Throughput,2.849384390502432,catapult,CLB,694,FF,632,catapult_fpga_latency
Throughput,2.849384390502432,catapult,LUT,3483,FF,632,catapult_fpga_latency
Throughput,2.849384390502432,catapult,FF,632,FF,632,catapult_fpga_latency
Throughput,2.849384390502432,catapult,DSP,10,FF,632,catapult_fpga_latency
Throughput,2.849384390502432,catapult,BRAM,1,FF,632,catapult_fpga_latency
Throughput,2.6017478542084573,catapult,CLB,429,FF,552,catapult_fpga_latency
Throughput,2.6017478542084573,catapult,LUT,2567,FF,552,catapult_fpga_latency
Throughput,2.6017478542084573,catapult,FF,552,FF,552,catapult_fpga_latency
Throughput,2.6017478542084573,catapult,DSP,13,FF,552,catapult_fpga_latency
Throughput,2.6017478542084573,catapult,BRAM,1,FF,552,catapult_fpga_latency
Throughput,2.7898672023211697,catapult,CLB,508,FF,561,catapult_fpga_latency
Throughput,2.7898672023211697,catapult,LUT,2858,FF,561,catapult_fpga_latency
Throughput,2.7898672023211697,catapult,FF,561,FF,561,catapult_fpga_latency
Throughput,2.7898672023211697,catapult,DSP,14,FF,561,catapult_fpga_latency
Throughput,2.7898672023211697,catapult,BRAM,1,FF,561,catapult_fpga_latency
Throughput,2.627382050251309,catapult,CLB,606,FF,658,catapult_fpga_latency
Throughput,2.627382050251309,catapult,LUT,3614,FF,658,catapult_fpga_latency
Throughput,2.627382050251309,catapult,FF,658,FF,658,catapult_fpga_latency
Throughput,2.627382050251309,catapult,DSP,14,FF,658,catapult_fpga_latency
Throughput,2.627382050251309,catapult,BRAM,1,FF,658,catapult_fpga_latency
Throughput,2.769369663770829,catapult,CLB,874,FF,643,catapult_fpga_latency
Throughput,2.769369663770829,catapult,LUT,4744,FF,643,catapult_fpga_latency
Throughput,2.769369663770829,catapult,FF,643,FF,643,catapult_fpga_latency
Throughput,2.769369663770829,catapult,DSP,14,FF,643,catapult_fpga_latency
Throughput,2.769369663770829,catapult,BRAM,1,FF,643,catapult_fpga_latency
Throughput,2.658195882454578,catapult,CLB,389,FF,628,catapult_fpga_latency
Throughput,2.658195882454578,catapult,LUT,2344,FF,628,catapult_fpga_latency
Throughput,2.658195882454578,catapult,FF,628,FF,628,catapult_fpga_latency
Throughput,2.658195882454578,catapult,DSP,17,FF,628,catapult_fpga_latency
Throughput,2.658195882454578,catapult,BRAM,1,FF,628,catapult_fpga_latency
Throughput,2.5462786138059226,catapult,CLB,429,FF,697,catapult_fpga_latency
Throughput,2.5462786138059226,catapult,LUT,2439,FF,697,catapult_fpga_latency
Throughput,2.5462786138059226,catapult,FF,697,FF,697,catapult_fpga_latency
Throughput,2.5462786138059226,catapult,DSP,17,FF,697,catapult_fpga_latency
Throughput,2.5462786138059226,catapult,BRAM,1,FF,697,catapult_fpga_latency
Throughput,2.5741615955683237,catapult,CLB,562,FF,641,catapult_fpga_latency
Throughput,2.5741615955683237,catapult,LUT,2936,FF,641,catapult_fpga_latency
Throughput,2.5741615955683237,catapult,FF,641,FF,641,catapult_fpga_latency
Throughput,2.5741615955683237,catapult,DSP,17,FF,641,catapult_fpga_latency
Throughput,2.5741615955683237,catapult,BRAM,1,FF,641,catapult_fpga_latency
Throughput,2.777191481798287,catapult,CLB,720,FF,681,catapult_fpga_latency
Throughput,2.777191481798287,catapult,LUT,3830,FF,681,catapult_fpga_latency
Throughput,2.777191481798287,catapult,FF,681,FF,681,catapult_fpga_latency
Throughput,2.777191481798287,catapult,DSP,17,FF,681,catapult_fpga_latency
Throughput,2.777191481798287,catapult,BRAM,1,FF,681,catapult_fpga_latency
Throughput,2.6379864776813156,catapult,CLB,350,FF,485,catapult_fpga_latency
Throughput,2.6379864776813156,catapult,LUT,2054,FF,485,catapult_fpga_latency
Throughput,2.6379864776813156,catapult,FF,485,FF,485,catapult_fpga_latency
Throughput,2.6379864776813156,catapult,DSP,9,FF,485,catapult_fpga_latency
Throughput,2.6379864776813156,catapult,BRAM,1,FF,485,catapult_fpga_latency
Throughput,2.735184871145441,catapult,CLB,390,FF,498,catapult_fpga_latency
Throughput,2.735184871145441,catapult,LUT,2320,FF,498,catapult_fpga_latency
Throughput,2.735184871145441,catapult,FF,498,FF,498,catapult_fpga_latency
Throughput,2.735184871145441,catapult,DSP,9,FF,498,catapult_fpga_latency
Throughput,2.735184871145441,catapult,BRAM,1,FF,498,catapult_fpga_latency
Throughput,2.7242314942954593,catapult,CLB,507,FF,545,catapult_fpga_latency
Throughput,2.7242314942954593,catapult,LUT,2876,FF,545,catapult_fpga_latency
Throughput,2.7242314942954593,catapult,FF,545,FF,545,catapult_fpga_latency
Throughput,2.7242314942954593,catapult,DSP,9,FF,545,catapult_fpga_latency
Throughput,2.7242314942954593,catapult,BRAM,1,FF,545,catapult_fpga_latency
Throughput,2.8497985192446893,catapult,CLB,703,FF,629,catapult_fpga_latency
Throughput,2.8497985192446893,catapult,LUT,3957,FF,629,catapult_fpga_latency
Throughput,2.8497985192446893,catapult,FF,629,FF,629,catapult_fpga_latency
Throughput,2.8497985192446893,catapult,DSP,9,FF,629,catapult_fpga_latency
Throughput,2.8497985192446893,catapult,BRAM,1,FF,629,catapult_fpga_latency
Throughput,2.670890234424036,catapult,CLB,482,FF,594,catapult_fpga_latency
Throughput,2.670890234424036,catapult,LUT,2660,FF,594,catapult_fpga_latency
Throughput,2.670890234424036,catapult,FF,594,FF,594,catapult_fpga_latency
Throughput,2.670890234424036,catapult,DSP,9,FF,594,catapult_fpga_latency
Throughput,2.670890234424036,catapult,BRAM,1,FF,594,catapult_fpga_latency
Throughput,2.8685350391555033,catapult,CLB,505,FF,604,catapult_fpga_latency
Throughput,2.8685350391555033,catapult,LUT,2896,FF,604,catapult_fpga_latency
Throughput,2.8685350391555033,catapult,FF,604,FF,604,catapult_fpga_latency
Throughput,2.8685350391555033,catapult,DSP,9,FF,604,catapult_fpga_latency
Throughput,2.8685350391555033,catapult,BRAM,1,FF,604,catapult_fpga_latency
Throughput,2.8038378933083603,catapult,CLB,622,FF,645,catapult_fpga_latency
Throughput,2.8038378933083603,catapult,LUT,3673,FF,645,catapult_fpga_latency
Throughput,2.8038378933083603,catapult,FF,645,FF,645,catapult_fpga_latency
Throughput,2.8038378933083603,catapult,DSP,9,FF,645,catapult_fpga_latency
Throughput,2.8038378933083603,catapult,BRAM,1,FF,645,catapult_fpga_latency
Throughput,2.7609894281714795,catapult,CLB,867,FF,711,catapult_fpga_latency
Throughput,2.7609894281714795,catapult,LUT,4997,FF,711,catapult_fpga_latency
Throughput,2.7609894281714795,catapult,FF,711,FF,711,catapult_fpga_latency
Throughput,2.7609894281714795,catapult,DSP,9,FF,711,catapult_fpga_latency
Throughput,2.7609894281714795,catapult,BRAM,1,FF,711,catapult_fpga_latency
Throughput,2.72294819046478,catapult,CLB,429,FF,691,catapult_fpga_latency
Throughput,2.72294819046478,catapult,LUT,2459,FF,691,catapult_fpga_latency
Throughput,2.72294819046478,catapult,FF,691,FF,691,catapult_fpga_latency
Throughput,2.72294819046478,catapult,DSP,11,FF,691,catapult_fpga_latency
Throughput,2.72294819046478,catapult,BRAM,1,FF,691,catapult_fpga_latency
Throughput,2.816306414137858,catapult,CLB,479,FF,670,catapult_fpga_latency
Throughput,2.816306414137858,catapult,LUT,2726,FF,670,catapult_fpga_latency
Throughput,2.816306414137858,catapult,FF,670,FF,670,catapult_fpga_latency
Throughput,2.816306414137858,catapult,DSP,10,FF,670,catapult_fpga_latency
Throughput,2.816306414137858,catapult,BRAM,1,FF,670,catapult_fpga_latency
Throughput,2.8690699909624295,catapult,CLB,588,FF,722,catapult_fpga_latency
Throughput,2.8690699909624295,catapult,LUT,3297,FF,722,catapult_fpga_latency
Throughput,2.8690699909624295,catapult,FF,722,FF,722,catapult_fpga_latency
Throughput,2.8690699909624295,catapult,DSP,10,FF,722,catapult_fpga_latency
Throughput,2.8690699909624295,catapult,BRAM,1,FF,722,catapult_fpga_latency
Throughput,2.6815762305082926,catapult,CLB,881,FF,808,catapult_fpga_latency
Throughput,2.6815762305082926,catapult,LUT,5006,FF,808,catapult_fpga_latency
Throughput,2.6815762305082926,catapult,FF,808,FF,808,catapult_fpga_latency
Throughput,2.6815762305082926,catapult,DSP,10,FF,808,catapult_fpga_latency
Throughput,2.6815762305082926,catapult,BRAM,1,FF,808,catapult_fpga_latency
Throughput,2.7091974544380717,catapult,CLB,565,FF,600,catapult_fpga_latency
Throughput,2.7091974544380717,catapult,LUT,3300,FF,600,catapult_fpga_latency
Throughput,2.7091974544380717,catapult,FF,600,FF,600,catapult_fpga_latency
Throughput,2.7091974544380717,catapult,DSP,13,FF,600,catapult_fpga_latency
Throughput,2.7091974544380717,catapult,BRAM,1,FF,600,catapult_fpga_latency
Throughput,2.639776146982736,catapult,CLB,638,FF,611,catapult_fpga_latency
Throughput,2.639776146982736,catapult,LUT,3801,FF,611,catapult_fpga_latency
Throughput,2.639776146982736,catapult,FF,611,FF,611,catapult_fpga_latency
Throughput,2.639776146982736,catapult,DSP,14,FF,611,catapult_fpga_latency
Throughput,2.639776146982736,catapult,BRAM,1,FF,611,catapult_fpga_latency
Throughput,2.8449987766505265,catapult,CLB,876,FF,646,catapult_fpga_latency
Throughput,2.8449987766505265,catapult,LUT,5029,FF,646,catapult_fpga_latency
Throughput,2.8449987766505265,catapult,FF,646,FF,646,catapult_fpga_latency
Throughput,2.8449987766505265,catapult,DSP,14,FF,646,catapult_fpga_latency
Throughput,2.8449987766505265,catapult,BRAM,1,FF,646,catapult_fpga_latency
Throughput,2.7468377030943127,catapult,CLB,1156,FF,697,catapult_fpga_latency
Throughput,2.7468377030943127,catapult,LUT,7061,FF,697,catapult_fpga_latency
Throughput,2.7468377030943127,catapult,FF,697,FF,697,catapult_fpga_latency
Throughput,2.7468377030943127,catapult,DSP,14,FF,697,catapult_fpga_latency
Throughput,2.7468377030943127,catapult,BRAM,1,FF,697,catapult_fpga_latency
Throughput,2.5561849450931473,catapult,CLB,506,FF,605,catapult_fpga_latency
Throughput,2.5561849450931473,catapult,LUT,2844,FF,605,catapult_fpga_latency
Throughput,2.5561849450931473,catapult,FF,605,FF,605,catapult_fpga_latency
Throughput,2.5561849450931473,catapult,DSP,17,FF,605,catapult_fpga_latency
Throughput,2.5561849450931473,catapult,BRAM,1,FF,605,catapult_fpga_latency
Throughput,2.416854174269687,catapult,CLB,568,FF,684,catapult_fpga_latency
Throughput,2.416854174269687,catapult,LUT,3223,FF,684,catapult_fpga_latency
Throughput,2.416854174269687,catapult,FF,684,FF,684,catapult_fpga_latency
Throughput,2.416854174269687,catapult,DSP,17,FF,684,catapult_fpga_latency
Throughput,2.416854174269687,catapult,BRAM,1,FF,684,catapult_fpga_latency
Throughput,2.7591763306817647,catapult,CLB,705,FF,669,catapult_fpga_latency
Throughput,2.7591763306817647,catapult,LUT,3919,FF,669,catapult_fpga_latency
Throughput,2.7591763306817647,catapult,FF,669,FF,669,catapult_fpga_latency
Throughput,2.7591763306817647,catapult,DSP,17,FF,669,catapult_fpga_latency
Throughput,2.7591763306817647,catapult,BRAM,1,FF,669,catapult_fpga_latency
Throughput,2.5810114984062253,catapult,CLB,1068,FF,799,catapult_fpga_latency
Throughput,2.5810114984062253,catapult,LUT,5721,FF,799,catapult_fpga_latency
Throughput,2.5810114984062253,catapult,FF,799,FF,799,catapult_fpga_latency
Throughput,2.5810114984062253,catapult,DSP,17,FF,799,catapult_fpga_latency
Throughput,2.5810114984062253,catapult,BRAM,1,FF,799,catapult_fpga_latency
Throughput,2.580665140633347,catapult,CLB,422,FF,682,catapult_fpga_latency
Throughput,2.580665140633347,catapult,LUT,2453,FF,682,catapult_fpga_latency
Throughput,2.580665140633347,catapult,FF,682,FF,682,catapult_fpga_latency
Throughput,2.580665140633347,catapult,DSP,9,FF,682,catapult_fpga_latency
Throughput,2.580665140633347,catapult,BRAM,1,FF,682,catapult_fpga_latency
Throughput,2.3807709888770376,catapult,CLB,519,FF,685,catapult_fpga_latency
Throughput,2.3807709888770376,catapult,LUT,2991,FF,685,catapult_fpga_latency
Throughput,2.3807709888770376,catapult,FF,685,FF,685,catapult_fpga_latency
Throughput,2.3807709888770376,catapult,DSP,9,FF,685,catapult_fpga_latency
Throughput,2.3807709888770376,catapult,BRAM,1,FF,685,catapult_fpga_latency
Throughput,2.6174378947423524,catapult,CLB,658,FF,795,catapult_fpga_latency
Throughput,2.6174378947423524,catapult,LUT,3835,FF,795,catapult_fpga_latency
Throughput,2.6174378947423524,catapult,FF,795,FF,795,catapult_fpga_latency
Throughput,2.6174378947423524,catapult,DSP,9,FF,795,catapult_fpga_latency
Throughput,2.6174378947423524,catapult,BRAM,1,FF,795,catapult_fpga_latency
Throughput,2.7631255370825265,catapult,CLB,1056,FF,1006,catapult_fpga_latency
Throughput,2.7631255370825265,catapult,LUT,6088,FF,1006,catapult_fpga_latency
Throughput,2.7631255370825265,catapult,FF,1006,FF,1006,catapult_fpga_latency
Throughput,2.7631255370825265,catapult,DSP,9,FF,1006,catapult_fpga_latency
Throughput,2.7631255370825265,catapult,BRAM,1,FF,1006,catapult_fpga_latency
Throughput,2.7170221437304716,catapult,CLB,552,FF,733,catapult_fpga_latency
Throughput,2.7170221437304716,catapult,LUT,3459,FF,733,catapult_fpga_latency
Throughput,2.7170221437304716,catapult,FF,733,FF,733,catapult_fpga_latency
Throughput,2.7170221437304716,catapult,DSP,9,FF,733,catapult_fpga_latency
Throughput,2.7170221437304716,catapult,BRAM,1,FF,733,catapult_fpga_latency
Throughput,2.5829848456279105,catapult,CLB,689,FF,823,catapult_fpga_latency
Throughput,2.5829848456279105,catapult,LUT,3989,FF,823,catapult_fpga_latency
Throughput,2.5829848456279105,catapult,FF,823,FF,823,catapult_fpga_latency
Throughput,2.5829848456279105,catapult,DSP,9,FF,823,catapult_fpga_latency
Throughput,2.5829848456279105,catapult,BRAM,1,FF,823,catapult_fpga_latency
Throughput,2.7307556820198853,catapult,CLB,892,FF,824,catapult_fpga_latency
Throughput,2.7307556820198853,catapult,LUT,5455,FF,824,catapult_fpga_latency
Throughput,2.7307556820198853,catapult,FF,824,FF,824,catapult_fpga_latency
Throughput,2.7307556820198853,catapult,DSP,9,FF,824,catapult_fpga_latency
Throughput,2.7307556820198853,catapult,BRAM,1,FF,824,catapult_fpga_latency
Throughput,2.794060944057312,catapult,CLB,1411,FF,968,catapult_fpga_latency
Throughput,2.794060944057312,catapult,LUT,8419,FF,968,catapult_fpga_latency
Throughput,2.794060944057312,catapult,FF,968,FF,968,catapult_fpga_latency
Throughput,2.794060944057312,catapult,DSP,9,FF,968,catapult_fpga_latency
Throughput,2.794060944057312,catapult,BRAM,1,FF,968,catapult_fpga_latency
Throughput,2.695330609252531,catapult,CLB,562,FF,743,catapult_fpga_latency
Throughput,2.695330609252531,catapult,LUT,3235,FF,743,catapult_fpga_latency
Throughput,2.695330609252531,catapult,FF,743,FF,743,catapult_fpga_latency
Throughput,2.695330609252531,catapult,DSP,11,FF,743,catapult_fpga_latency
Throughput,2.695330609252531,catapult,BRAM,1,FF,743,catapult_fpga_latency
Throughput,2.7744715325348404,catapult,CLB,654,FF,749,catapult_fpga_latency
Throughput,2.7744715325348404,catapult,LUT,3694,FF,749,catapult_fpga_latency
Throughput,2.7744715325348404,catapult,FF,749,FF,749,catapult_fpga_latency
Throughput,2.7744715325348404,catapult,DSP,10,FF,749,catapult_fpga_latency
Throughput,2.7744715325348404,catapult,BRAM,1,FF,749,catapult_fpga_latency
Throughput,2.7088451922061103,catapult,CLB,926,FF,860,catapult_fpga_latency
Throughput,2.7088451922061103,catapult,LUT,5083,FF,860,catapult_fpga_latency
Throughput,2.7088451922061103,catapult,FF,860,FF,860,catapult_fpga_latency
Throughput,2.7088451922061103,catapult,DSP,10,FF,860,catapult_fpga_latency
Throughput,2.7088451922061103,catapult,BRAM,1,FF,860,catapult_fpga_latency
Throughput,2.7429875523224876,catapult,CLB,1416,FF,1072,catapult_fpga_latency
Throughput,2.7429875523224876,catapult,LUT,7903,FF,1072,catapult_fpga_latency
Throughput,2.7429875523224876,catapult,FF,1072,FF,1072,catapult_fpga_latency
Throughput,2.7429875523224876,catapult,DSP,10,FF,1072,catapult_fpga_latency
Throughput,2.7429875523224876,catapult,BRAM,1,FF,1072,catapult_fpga_latency
Throughput,2.4908027109896707,catapult,CLB,758,FF,851,catapult_fpga_latency
Throughput,2.4908027109896707,catapult,LUT,4815,FF,851,catapult_fpga_latency
Throughput,2.4908027109896707,catapult,FF,851,FF,851,catapult_fpga_latency
Throughput,2.4908027109896707,catapult,DSP,13,FF,851,catapult_fpga_latency
Throughput,2.4908027109896707,catapult,BRAM,1,FF,851,catapult_fpga_latency
Throughput,2.5368927630060147,catapult,CLB,886,FF,933,catapult_fpga_latency
Throughput,2.5368927630060147,catapult,LUT,5612,FF,933,catapult_fpga_latency
Throughput,2.5368927630060147,catapult,FF,933,FF,933,catapult_fpga_latency
Throughput,2.5368927630060147,catapult,DSP,14,FF,933,catapult_fpga_latency
Throughput,2.5368927630060147,catapult,BRAM,1,FF,933,catapult_fpga_latency
Throughput,2.5892380907994013,catapult,CLB,1189,FF,945,catapult_fpga_latency
Throughput,2.5892380907994013,catapult,LUT,7591,FF,945,catapult_fpga_latency
Throughput,2.5892380907994013,catapult,FF,945,FF,945,catapult_fpga_latency
Throughput,2.5892380907994013,catapult,DSP,14,FF,945,catapult_fpga_latency
Throughput,2.5892380907994013,catapult,BRAM,1,FF,945,catapult_fpga_latency
Throughput,2.737378631474927,catapult,CLB,2027,FF,1068,catapult_fpga_latency
Throughput,2.737378631474927,catapult,LUT,12667,FF,1068,catapult_fpga_latency
Throughput,2.737378631474927,catapult,FF,1068,FF,1068,catapult_fpga_latency
Throughput,2.737378631474927,catapult,DSP,14,FF,1068,catapult_fpga_latency
Throughput,2.737378631474927,catapult,BRAM,1,FF,1068,catapult_fpga_latency
Throughput,2.609705494734919,catapult,CLB,596,FF,967,catapult_fpga_latency
Throughput,2.609705494734919,catapult,LUT,3627,FF,967,catapult_fpga_latency
Throughput,2.609705494734919,catapult,FF,967,FF,967,catapult_fpga_latency
Throughput,2.609705494734919,catapult,DSP,17,FF,967,catapult_fpga_latency
Throughput,2.609705494734919,catapult,BRAM,1,FF,967,catapult_fpga_latency
Throughput,2.616992656718605,catapult,CLB,733,FF,796,catapult_fpga_latency
Throughput,2.616992656718605,catapult,LUT,4276,FF,796,catapult_fpga_latency
Throughput,2.616992656718605,catapult,FF,796,FF,796,catapult_fpga_latency
Throughput,2.616992656718605,catapult,DSP,17,FF,796,catapult_fpga_latency
Throughput,2.616992656718605,catapult,BRAM,1,FF,796,catapult_fpga_latency
Throughput,2.5289309703002347,catapult,CLB,982,FF,956,catapult_fpga_latency
Throughput,2.5289309703002347,catapult,LUT,5769,FF,956,catapult_fpga_latency
Throughput,2.5289309703002347,catapult,FF,956,FF,956,catapult_fpga_latency
Throughput,2.5289309703002347,catapult,DSP,17,FF,956,catapult_fpga_latency
Throughput,2.5289309703002347,catapult,BRAM,1,FF,956,catapult_fpga_latency
Throughput,2.742656537121856,catapult,CLB,1370,FF,1154,catapult_fpga_latency
Throughput,2.742656537121856,catapult,LUT,8391,FF,1154,catapult_fpga_latency
Throughput,2.742656537121856,catapult,FF,1154,FF,1154,catapult_fpga_latency
Throughput,2.742656537121856,catapult,DSP,17,FF,1154,catapult_fpga_latency
Throughput,2.742656537121856,catapult,BRAM,1,FF,1154,catapult_fpga_latency
Throughput,2.8278383720700058,catapult,CLB,376,FF,518,catapult_fpga_latency
Throughput,2.8278383720700058,catapult,LUT,2204,FF,518,catapult_fpga_latency
Throughput,2.8278383720700058,catapult,FF,518,FF,518,catapult_fpga_latency
Throughput,2.8278383720700058,catapult,DSP,9,FF,518,catapult_fpga_latency
Throughput,2.8278383720700058,catapult,BRAM,1,FF,518,catapult_fpga_latency
Throughput,2.550929303545282,catapult,CLB,432,FF,525,catapult_fpga_latency
Throughput,2.550929303545282,catapult,LUT,2583,FF,525,catapult_fpga_latency
Throughput,2.550929303545282,catapult,FF,525,FF,525,catapult_fpga_latency
Throughput,2.550929303545282,catapult,DSP,9,FF,525,catapult_fpga_latency
Throughput,2.550929303545282,catapult,BRAM,1,FF,525,catapult_fpga_latency
Throughput,2.860141920242082,catapult,CLB,579,FF,575,catapult_fpga_latency
Throughput,2.860141920242082,catapult,LUT,3264,FF,575,catapult_fpga_latency
Throughput,2.860141920242082,catapult,FF,575,FF,575,catapult_fpga_latency
Throughput,2.860141920242082,catapult,DSP,9,FF,575,catapult_fpga_latency
Throughput,2.860141920242082,catapult,BRAM,1,FF,575,catapult_fpga_latency
Throughput,2.8004693586645124,catapult,CLB,820,FF,664,catapult_fpga_latency
Throughput,2.8004693586645124,catapult,LUT,4665,FF,664,catapult_fpga_latency
Throughput,2.8004693586645124,catapult,FF,664,FF,664,catapult_fpga_latency
Throughput,2.8004693586645124,catapult,DSP,9,FF,664,catapult_fpga_latency
Throughput,2.8004693586645124,catapult,BRAM,1,FF,664,catapult_fpga_latency
Throughput,2.8587355812524122,catapult,CLB,495,FF,676,catapult_fpga_latency
Throughput,2.8587355812524122,catapult,LUT,2911,FF,676,catapult_fpga_latency
Throughput,2.8587355812524122,catapult,FF,676,FF,676,catapult_fpga_latency
Throughput,2.8587355812524122,catapult,DSP,9,FF,676,catapult_fpga_latency
Throughput,2.8587355812524122,catapult,BRAM,1,FF,676,catapult_fpga_latency
Throughput,2.7278133302781824,catapult,CLB,568,FF,664,catapult_fpga_latency
Throughput,2.7278133302781824,catapult,LUT,3403,FF,664,catapult_fpga_latency
Throughput,2.7278133302781824,catapult,FF,664,FF,664,catapult_fpga_latency
Throughput,2.7278133302781824,catapult,DSP,9,FF,664,catapult_fpga_latency
Throughput,2.7278133302781824,catapult,BRAM,1,FF,664,catapult_fpga_latency
Throughput,2.7984474213706236,catapult,CLB,784,FF,714,catapult_fpga_latency
Throughput,2.7984474213706236,catapult,LUT,4572,FF,714,catapult_fpga_latency
Throughput,2.7984474213706236,catapult,FF,714,FF,714,catapult_fpga_latency
Throughput,2.7984474213706236,catapult,DSP,9,FF,714,catapult_fpga_latency
Throughput,2.7984474213706236,catapult,BRAM,1,FF,714,catapult_fpga_latency
Throughput,2.79140136722839,catapult,CLB,1105,FF,777,catapult_fpga_latency
Throughput,2.79140136722839,catapult,LUT,6554,FF,777,catapult_fpga_latency
Throughput,2.79140136722839,catapult,FF,777,FF,777,catapult_fpga_latency
Throughput,2.79140136722839,catapult,DSP,9,FF,777,catapult_fpga_latency
Throughput,2.79140136722839,catapult,BRAM,1,FF,777,catapult_fpga_latency
Throughput,2.8400861114108977,catapult,CLB,495,FF,591,catapult_fpga_latency
Throughput,2.8400861114108977,catapult,LUT,2767,FF,591,catapult_fpga_latency
Throughput,2.8400861114108977,catapult,FF,591,FF,591,catapult_fpga_latency
Throughput,2.8400861114108977,catapult,DSP,11,FF,591,catapult_fpga_latency
Throughput,2.8400861114108977,catapult,BRAM,1,FF,591,catapult_fpga_latency
Throughput,2.751985557579794,catapult,CLB,550,FF,599,catapult_fpga_latency
Throughput,2.751985557579794,catapult,LUT,3288,FF,599,catapult_fpga_latency
Throughput,2.751985557579794,catapult,FF,599,FF,599,catapult_fpga_latency
Throughput,2.751985557579794,catapult,DSP,10,FF,599,catapult_fpga_latency
Throughput,2.751985557579794,catapult,BRAM,1,FF,599,catapult_fpga_latency
Throughput,2.8578614051532956,catapult,CLB,742,FF,650,catapult_fpga_latency
Throughput,2.8578614051532956,catapult,LUT,4157,FF,650,catapult_fpga_latency
Throughput,2.8578614051532956,catapult,FF,650,FF,650,catapult_fpga_latency
Throughput,2.8578614051532956,catapult,DSP,10,FF,650,catapult_fpga_latency
Throughput,2.8578614051532956,catapult,BRAM,1,FF,650,catapult_fpga_latency
Throughput,2.693892944694378,catapult,CLB,1019,FF,734,catapult_fpga_latency
Throughput,2.693892944694378,catapult,LUT,6258,FF,734,catapult_fpga_latency
Throughput,2.693892944694378,catapult,FF,734,FF,734,catapult_fpga_latency
Throughput,2.693892944694378,catapult,DSP,10,FF,734,catapult_fpga_latency
Throughput,2.693892944694378,catapult,BRAM,1,FF,734,catapult_fpga_latency
Throughput,2.612009497266532,catapult,CLB,652,FF,716,catapult_fpga_latency
Throughput,2.612009497266532,catapult,LUT,3916,FF,716,catapult_fpga_latency
Throughput,2.612009497266532,catapult,FF,716,FF,716,catapult_fpga_latency
Throughput,2.612009497266532,catapult,DSP,13,FF,716,catapult_fpga_latency
Throughput,2.612009497266532,catapult,BRAM,1,FF,716,catapult_fpga_latency
Throughput,2.7225256325788307,catapult,CLB,755,FF,668,catapult_fpga_latency
Throughput,2.7225256325788307,catapult,LUT,4616,FF,668,catapult_fpga_latency
Throughput,2.7225256325788307,catapult,FF,668,FF,668,catapult_fpga_latency
Throughput,2.7225256325788307,catapult,DSP,14,FF,668,catapult_fpga_latency
Throughput,2.7225256325788307,catapult,BRAM,1,FF,668,catapult_fpga_latency
Throughput,2.707964937269992,catapult,CLB,1046,FF,797,catapult_fpga_latency
Throughput,2.707964937269992,catapult,LUT,6515,FF,797,catapult_fpga_latency
Throughput,2.707964937269992,catapult,FF,797,FF,797,catapult_fpga_latency
Throughput,2.707964937269992,catapult,DSP,14,FF,797,catapult_fpga_latency
Throughput,2.707964937269992,catapult,BRAM,1,FF,797,catapult_fpga_latency
Throughput,2.7060743250374113,catapult,CLB,1550,FF,758,catapult_fpga_latency
Throughput,2.7060743250374113,catapult,LUT,9367,FF,758,catapult_fpga_latency
Throughput,2.7060743250374113,catapult,FF,758,FF,758,catapult_fpga_latency
Throughput,2.7060743250374113,catapult,DSP,14,FF,758,catapult_fpga_latency
Throughput,2.7060743250374113,catapult,BRAM,1,FF,758,catapult_fpga_latency
Throughput,2.6976355224645596,catapult,CLB,538,FF,698,catapult_fpga_latency
Throughput,2.6976355224645596,catapult,LUT,3238,FF,698,catapult_fpga_latency
Throughput,2.6976355224645596,catapult,FF,698,FF,698,catapult_fpga_latency
Throughput,2.6976355224645596,catapult,DSP,17,FF,698,catapult_fpga_latency
Throughput,2.6976355224645596,catapult,BRAM,1,FF,698,catapult_fpga_latency
Throughput,2.6737896422736838,catapult,CLB,644,FF,717,catapult_fpga_latency
Throughput,2.6737896422736838,catapult,LUT,3903,FF,717,catapult_fpga_latency
Throughput,2.6737896422736838,catapult,FF,717,FF,717,catapult_fpga_latency
Throughput,2.6737896422736838,catapult,DSP,17,FF,717,catapult_fpga_latency
Throughput,2.6737896422736838,catapult,BRAM,1,FF,717,catapult_fpga_latency
Throughput,2.446806428249848,catapult,CLB,871,FF,719,catapult_fpga_latency
Throughput,2.446806428249848,catapult,LUT,5119,FF,719,catapult_fpga_latency
Throughput,2.446806428249848,catapult,FF,719,FF,719,catapult_fpga_latency
Throughput,2.446806428249848,catapult,DSP,17,FF,719,catapult_fpga_latency
Throughput,2.446806428249848,catapult,BRAM,1,FF,719,catapult_fpga_latency
Throughput,2.581611183539647,catapult,CLB,1197,FF,818,catapult_fpga_latency
Throughput,2.581611183539647,catapult,LUT,6842,FF,818,catapult_fpga_latency
Throughput,2.581611183539647,catapult,FF,818,FF,818,catapult_fpga_latency
Throughput,2.581611183539647,catapult,DSP,17,FF,818,catapult_fpga_latency
Throughput,2.581611183539647,catapult,BRAM,1,FF,818,catapult_fpga_latency
Throughput,2.5786753860277054,catapult,CLB,492,FF,827,catapult_fpga_latency
Throughput,2.5786753860277054,catapult,LUT,2860,FF,827,catapult_fpga_latency
Throughput,2.5786753860277054,catapult,FF,827,FF,827,catapult_fpga_latency
Throughput,2.5786753860277054,catapult,DSP,9,FF,827,catapult_fpga_latency
Throughput,2.5786753860277054,catapult,BRAM,1,FF,827,catapult_fpga_latency
Throughput,2.369258398428708,catapult,CLB,633,FF,841,catapult_fpga_latency
Throughput,2.369258398428708,catapult,LUT,3466,FF,841,catapult_fpga_latency
Throughput,2.369258398428708,catapult,FF,841,FF,841,catapult_fpga_latency
Throughput,2.369258398428708,catapult,DSP,9,FF,841,catapult_fpga_latency
Throughput,2.369258398428708,catapult,BRAM,1,FF,841,catapult_fpga_latency
Throughput,2.699747573601868,catapult,CLB,763,FF,980,catapult_fpga_latency
Throughput,2.699747573601868,catapult,LUT,4582,FF,980,catapult_fpga_latency
Throughput,2.699747573601868,catapult,FF,980,FF,980,catapult_fpga_latency
Throughput,2.699747573601868,catapult,DSP,9,FF,980,catapult_fpga_latency
Throughput,2.699747573601868,catapult,BRAM,1,FF,980,catapult_fpga_latency
Throughput,2.640034003637967,catapult,CLB,1198,FF,1261,catapult_fpga_latency
Throughput,2.640034003637967,catapult,LUT,7319,FF,1261,catapult_fpga_latency
Throughput,2.640034003637967,catapult,FF,1261,FF,1261,catapult_fpga_latency
Throughput,2.640034003637967,catapult,DSP,9,FF,1261,catapult_fpga_latency
Throughput,2.640034003637967,catapult,BRAM,1,FF,1261,catapult_fpga_latency
Throughput,2.6195634235598297,catapult,CLB,715,FF,894,catapult_fpga_latency
Throughput,2.6195634235598297,catapult,LUT,4311,FF,894,catapult_fpga_latency
Throughput,2.6195634235598297,catapult,FF,894,FF,894,catapult_fpga_latency
Throughput,2.6195634235598297,catapult,DSP,9,FF,894,catapult_fpga_latency
Throughput,2.6195634235598297,catapult,BRAM,1,FF,894,catapult_fpga_latency
Throughput,2.656649327602055,catapult,CLB,857,FF,908,catapult_fpga_latency
Throughput,2.656649327602055,catapult,LUT,5293,FF,908,catapult_fpga_latency
Throughput,2.656649327602055,catapult,FF,908,FF,908,catapult_fpga_latency
Throughput,2.656649327602055,catapult,DSP,9,FF,908,catapult_fpga_latency
Throughput,2.656649327602055,catapult,BRAM,1,FF,908,catapult_fpga_latency
Throughput,2.735865833139543,catapult,CLB,1198,FF,1024,catapult_fpga_latency
Throughput,2.735865833139543,catapult,LUT,7254,FF,1024,catapult_fpga_latency
Throughput,2.735865833139543,catapult,FF,1024,FF,1024,catapult_fpga_latency
Throughput,2.735865833139543,catapult,DSP,9,FF,1024,catapult_fpga_latency
Throughput,2.735865833139543,catapult,BRAM,1,FF,1024,catapult_fpga_latency
Throughput,2.699426911666653,catapult,CLB,1819,FF,1268,catapult_fpga_latency
Throughput,2.699426911666653,catapult,LUT,10741,FF,1268,catapult_fpga_latency
Throughput,2.699426911666653,catapult,FF,1268,FF,1268,catapult_fpga_latency
Throughput,2.699426911666653,catapult,DSP,9,FF,1268,catapult_fpga_latency
Throughput,2.699426911666653,catapult,BRAM,1,FF,1268,catapult_fpga_latency
Throughput,2.569954152017928,catapult,CLB,667,FF,882,catapult_fpga_latency
Throughput,2.569954152017928,catapult,LUT,4090,FF,882,catapult_fpga_latency
Throughput,2.569954152017928,catapult,FF,882,FF,882,catapult_fpga_latency
Throughput,2.569954152017928,catapult,DSP,11,FF,882,catapult_fpga_latency
Throughput,2.569954152017928,catapult,BRAM,1,FF,882,catapult_fpga_latency
Throughput,2.5113576148129915,catapult,CLB,736,FF,896,catapult_fpga_latency
Throughput,2.5113576148129915,catapult,LUT,4376,FF,896,catapult_fpga_latency
Throughput,2.5113576148129915,catapult,FF,896,FF,896,catapult_fpga_latency
Throughput,2.5113576148129915,catapult,DSP,10,FF,896,catapult_fpga_latency
Throughput,2.5113576148129915,catapult,BRAM,1,FF,896,catapult_fpga_latency
Throughput,2.6572705579736717,catapult,CLB,1035,FF,1103,catapult_fpga_latency
Throughput,2.6572705579736717,catapult,LUT,6505,FF,1103,catapult_fpga_latency
Throughput,2.6572705579736717,catapult,FF,1103,FF,1103,catapult_fpga_latency
Throughput,2.6572705579736717,catapult,DSP,10,FF,1103,catapult_fpga_latency
Throughput,2.6572705579736717,catapult,BRAM,1,FF,1103,catapult_fpga_latency
Throughput,2.7497229654112347,catapult,CLB,1864,FF,1324,catapult_fpga_latency
Throughput,2.7497229654112347,catapult,LUT,11978,FF,1324,catapult_fpga_latency
Throughput,2.7497229654112347,catapult,FF,1324,FF,1324,catapult_fpga_latency
Throughput,2.7497229654112347,catapult,DSP,9,FF,1324,catapult_fpga_latency
Throughput,2.7497229654112347,catapult,BRAM,1,FF,1324,catapult_fpga_latency
Throughput,2.558120497707924,catapult,CLB,975,FF,981,catapult_fpga_latency
Throughput,2.558120497707924,catapult,LUT,6150,FF,981,catapult_fpga_latency
Throughput,2.558120497707924,catapult,FF,981,FF,981,catapult_fpga_latency
Throughput,2.558120497707924,catapult,DSP,13,FF,981,catapult_fpga_latency
Throughput,2.558120497707924,catapult,BRAM,1,FF,981,catapult_fpga_latency
Throughput,2.6734250852822603,catapult,CLB,1117,FF,994,catapult_fpga_latency
Throughput,2.6734250852822603,catapult,LUT,7049,FF,994,catapult_fpga_latency
Throughput,2.6734250852822603,catapult,FF,994,FF,994,catapult_fpga_latency
Throughput,2.6734250852822603,catapult,DSP,13,FF,994,catapult_fpga_latency
Throughput,2.6734250852822603,catapult,BRAM,1,FF,994,catapult_fpga_latency
Throughput,2.5335377053749006,catapult,CLB,1432,FF,1112,catapult_fpga_latency
Throughput,2.5335377053749006,catapult,LUT,9469,FF,1112,catapult_fpga_latency
Throughput,2.5335377053749006,catapult,FF,1112,FF,1112,catapult_fpga_latency
Throughput,2.5335377053749006,catapult,DSP,13,FF,1112,catapult_fpga_latency
Throughput,2.5335377053749006,catapult,BRAM,1,FF,1112,catapult_fpga_latency
Throughput,2.8287982981949438,catapult,CLB,2518,FF,1449,catapult_fpga_latency
Throughput,2.8287982981949438,catapult,LUT,15578,FF,1449,catapult_fpga_latency
Throughput,2.8287982981949438,catapult,FF,1449,FF,1449,catapult_fpga_latency
Throughput,2.8287982981949438,catapult,DSP,13,FF,1449,catapult_fpga_latency
Throughput,2.8287982981949438,catapult,BRAM,1,FF,1449,catapult_fpga_latency
Throughput,2.492006887907038,catapult,CLB,780,FF,934,catapult_fpga_latency
Throughput,2.492006887907038,catapult,LUT,4660,FF,934,catapult_fpga_latency
Throughput,2.492006887907038,catapult,FF,934,FF,934,catapult_fpga_latency
Throughput,2.492006887907038,catapult,DSP,17,FF,934,catapult_fpga_latency
Throughput,2.492006887907038,catapult,BRAM,1,FF,934,catapult_fpga_latency
Throughput,2.624086489890707,catapult,CLB,1223,FF,1184,catapult_fpga_latency
Throughput,2.624086489890707,catapult,LUT,7242,FF,1184,catapult_fpga_latency
Throughput,2.624086489890707,catapult,FF,1184,FF,1184,catapult_fpga_latency
Throughput,2.624086489890707,catapult,DSP,17,FF,1184,catapult_fpga_latency
Throughput,2.624086489890707,catapult,BRAM,1,FF,1184,catapult_fpga_latency
Throughput,3.0341002527405507,catapult,CLB,316,FF,605,catapult_fpga_latency
Throughput,3.0341002527405507,catapult,LUT,1779,FF,605,catapult_fpga_latency
Throughput,3.0341002527405507,catapult,FF,605,FF,605,catapult_fpga_latency
Throughput,3.0341002527405507,catapult,DSP,10,FF,605,catapult_fpga_latency
Throughput,3.0341002527405507,catapult,BRAM,1,FF,605,catapult_fpga_latency
Throughput,2.947739525944529,catapult,CLB,353,FF,608,catapult_fpga_latency
Throughput,2.947739525944529,catapult,LUT,2027,FF,608,catapult_fpga_latency
Throughput,2.947739525944529,catapult,FF,608,FF,608,catapult_fpga_latency
Throughput,2.947739525944529,catapult,DSP,10,FF,608,catapult_fpga_latency
Throughput,2.947739525944529,catapult,BRAM,1,FF,608,catapult_fpga_latency
Throughput,3.056486935046596,catapult,CLB,397,FF,649,catapult_fpga_latency
Throughput,3.056486935046596,catapult,LUT,2395,FF,649,catapult_fpga_latency
Throughput,3.056486935046596,catapult,FF,649,FF,649,catapult_fpga_latency
Throughput,3.056486935046596,catapult,DSP,10,FF,649,catapult_fpga_latency
Throughput,3.056486935046596,catapult,BRAM,1,FF,649,catapult_fpga_latency
Throughput,3.123760257647746,catapult,CLB,545,FF,734,catapult_fpga_latency
Throughput,3.123760257647746,catapult,LUT,3045,FF,734,catapult_fpga_latency
Throughput,3.123760257647746,catapult,FF,734,FF,734,catapult_fpga_latency
Throughput,3.123760257647746,catapult,DSP,10,FF,734,catapult_fpga_latency
Throughput,3.123760257647746,catapult,BRAM,1,FF,734,catapult_fpga_latency
Throughput,3.115924868819563,catapult,CLB,423,FF,713,catapult_fpga_latency
Throughput,3.115924868819563,catapult,LUT,2350,FF,713,catapult_fpga_latency
Throughput,3.115924868819563,catapult,FF,713,FF,713,catapult_fpga_latency
Throughput,3.115924868819563,catapult,DSP,14,FF,713,catapult_fpga_latency
Throughput,3.115924868819563,catapult,BRAM,1,FF,713,catapult_fpga_latency
Throughput,2.9336525147269357,catapult,CLB,493,FF,751,catapult_fpga_latency
Throughput,2.9336525147269357,catapult,LUT,2582,FF,751,catapult_fpga_latency
Throughput,2.9336525147269357,catapult,FF,751,FF,751,catapult_fpga_latency
Throughput,2.9336525147269357,catapult,DSP,14,FF,751,catapult_fpga_latency
Throughput,2.9336525147269357,catapult,BRAM,1,FF,751,catapult_fpga_latency
Throughput,2.941955223441499,catapult,CLB,616,FF,752,catapult_fpga_latency
Throughput,2.941955223441499,catapult,LUT,3130,FF,752,catapult_fpga_latency
Throughput,2.941955223441499,catapult,FF,752,FF,752,catapult_fpga_latency
Throughput,2.941955223441499,catapult,DSP,14,FF,752,catapult_fpga_latency
Throughput,2.941955223441499,catapult,BRAM,1,FF,752,catapult_fpga_latency
Throughput,3.0458924617207463,catapult,CLB,703,FF,815,catapult_fpga_latency
Throughput,3.0458924617207463,catapult,LUT,4032,FF,815,catapult_fpga_latency
Throughput,3.0458924617207463,catapult,FF,815,FF,815,catapult_fpga_latency
Throughput,3.0458924617207463,catapult,DSP,14,FF,815,catapult_fpga_latency
Throughput,3.0458924617207463,catapult,BRAM,1,FF,815,catapult_fpga_latency
Throughput,2.70185563444974,catapult,CLB,430,FF,700,catapult_fpga_latency
Throughput,2.70185563444974,catapult,LUT,2514,FF,700,catapult_fpga_latency
Throughput,2.70185563444974,catapult,FF,700,FF,700,catapult_fpga_latency
Throughput,2.70185563444974,catapult,DSP,18,FF,700,catapult_fpga_latency
Throughput,2.70185563444974,catapult,BRAM,1,FF,700,catapult_fpga_latency
Throughput,2.895806004164169,catapult,CLB,490,FF,704,catapult_fpga_latency
Throughput,2.895806004164169,catapult,LUT,2652,FF,704,catapult_fpga_latency
Throughput,2.895806004164169,catapult,FF,704,FF,704,catapult_fpga_latency
Throughput,2.895806004164169,catapult,DSP,18,FF,704,catapult_fpga_latency
Throughput,2.895806004164169,catapult,BRAM,1,FF,704,catapult_fpga_latency
Throughput,2.792945020877264,catapult,CLB,583,FF,748,catapult_fpga_latency
Throughput,2.792945020877264,catapult,LUT,3040,FF,748,catapult_fpga_latency
Throughput,2.792945020877264,catapult,FF,748,FF,748,catapult_fpga_latency
Throughput,2.792945020877264,catapult,DSP,18,FF,748,catapult_fpga_latency
Throughput,2.792945020877264,catapult,BRAM,1,FF,748,catapult_fpga_latency
Throughput,2.6024926674769095,catapult,CLB,704,FF,833,catapult_fpga_latency
Throughput,2.6024926674769095,catapult,LUT,3988,FF,833,catapult_fpga_latency
Throughput,2.6024926674769095,catapult,FF,833,FF,833,catapult_fpga_latency
Throughput,2.6024926674769095,catapult,DSP,18,FF,833,catapult_fpga_latency
Throughput,2.6024926674769095,catapult,BRAM,1,FF,833,catapult_fpga_latency
Throughput,2.9864742580851322,catapult,CLB,655,FF,887,catapult_fpga_latency
Throughput,2.9864742580851322,catapult,LUT,3324,FF,887,catapult_fpga_latency
Throughput,2.9864742580851322,catapult,FF,887,FF,887,catapult_fpga_latency
Throughput,2.9864742580851322,catapult,DSP,29,FF,887,catapult_fpga_latency
Throughput,2.9864742580851322,catapult,BRAM,1,FF,887,catapult_fpga_latency
Throughput,3.158210557897895,catapult,CLB,666,FF,789,catapult_fpga_latency
Throughput,3.158210557897895,catapult,LUT,3686,FF,789,catapult_fpga_latency
Throughput,3.158210557897895,catapult,FF,789,FF,789,catapult_fpga_latency
Throughput,3.158210557897895,catapult,DSP,29,FF,789,catapult_fpga_latency
Throughput,3.158210557897895,catapult,BRAM,1,FF,789,catapult_fpga_latency
Throughput,3.0868675394270157,catapult,CLB,791,FF,852,catapult_fpga_latency
Throughput,3.0868675394270157,catapult,LUT,4299,FF,852,catapult_fpga_latency
Throughput,3.0868675394270157,catapult,FF,852,FF,852,catapult_fpga_latency
Throughput,3.0868675394270157,catapult,DSP,29,FF,852,catapult_fpga_latency
Throughput,3.0868675394270157,catapult,BRAM,1,FF,852,catapult_fpga_latency
Throughput,3.0519254597725705,catapult,CLB,1028,FF,936,catapult_fpga_latency
Throughput,3.0519254597725705,catapult,LUT,5784,FF,936,catapult_fpga_latency
Throughput,3.0519254597725705,catapult,FF,936,FF,936,catapult_fpga_latency
Throughput,3.0519254597725705,catapult,DSP,29,FF,936,catapult_fpga_latency
Throughput,3.0519254597725705,catapult,BRAM,1,FF,936,catapult_fpga_latency
Throughput,2.8284462496216953,catapult,CLB,642,FF,956,catapult_fpga_latency
Throughput,2.8284462496216953,catapult,LUT,3118,FF,956,catapult_fpga_latency
Throughput,2.8284462496216953,catapult,FF,956,FF,956,catapult_fpga_latency
Throughput,2.8284462496216953,catapult,DSP,35,FF,956,catapult_fpga_latency
Throughput,2.8284462496216953,catapult,BRAM,1,FF,956,catapult_fpga_latency
Throughput,2.824994420636019,catapult,CLB,671,FF,923,catapult_fpga_latency
Throughput,2.824994420636019,catapult,LUT,3359,FF,923,catapult_fpga_latency
Throughput,2.824994420636019,catapult,FF,923,FF,923,catapult_fpga_latency
Throughput,2.824994420636019,catapult,DSP,35,FF,923,catapult_fpga_latency
Throughput,2.824994420636019,catapult,BRAM,1,FF,923,catapult_fpga_latency
Throughput,2.895806004164169,catapult,CLB,728,FF,906,catapult_fpga_latency
Throughput,2.895806004164169,catapult,LUT,3760,FF,906,catapult_fpga_latency
Throughput,2.895806004164169,catapult,FF,906,FF,906,catapult_fpga_latency
Throughput,2.895806004164169,catapult,DSP,35,FF,906,catapult_fpga_latency
Throughput,2.895806004164169,catapult,BRAM,1,FF,906,catapult_fpga_latency
Throughput,2.9758007879920485,catapult,CLB,911,FF,1076,catapult_fpga_latency
Throughput,2.9758007879920485,catapult,LUT,4662,FF,1076,catapult_fpga_latency
Throughput,2.9758007879920485,catapult,FF,1076,FF,1076,catapult_fpga_latency
Throughput,2.9758007879920485,catapult,DSP,35,FF,1076,catapult_fpga_latency
Throughput,2.9758007879920485,catapult,BRAM,1,FF,1076,catapult_fpga_latency
Throughput,2.9040558043363363,catapult,CLB,342,FF,655,catapult_fpga_latency
Throughput,2.9040558043363363,catapult,LUT,2102,FF,655,catapult_fpga_latency
Throughput,2.9040558043363363,catapult,FF,655,FF,655,catapult_fpga_latency
Throughput,2.9040558043363363,catapult,DSP,10,FF,655,catapult_fpga_latency
Throughput,2.9040558043363363,catapult,BRAM,1,FF,655,catapult_fpga_latency
Throughput,3.0494777769307,catapult,CLB,385,FF,697,catapult_fpga_latency
Throughput,3.0494777769307,catapult,LUT,2368,FF,697,catapult_fpga_latency
Throughput,3.0494777769307,catapult,FF,697,FF,697,catapult_fpga_latency
Throughput,3.0494777769307,catapult,DSP,10,FF,697,catapult_fpga_latency
Throughput,3.0494777769307,catapult,BRAM,1,FF,697,catapult_fpga_latency
Throughput,3.14833704837105,catapult,CLB,541,FF,715,catapult_fpga_latency
Throughput,3.14833704837105,catapult,LUT,2827,FF,715,catapult_fpga_latency
Throughput,3.14833704837105,catapult,FF,715,FF,715,catapult_fpga_latency
Throughput,3.14833704837105,catapult,DSP,10,FF,715,catapult_fpga_latency
Throughput,3.14833704837105,catapult,BRAM,1,FF,715,catapult_fpga_latency
Throughput,3.1346095373629783,catapult,CLB,669,FF,814,catapult_fpga_latency
Throughput,3.1346095373629783,catapult,LUT,3994,FF,814,catapult_fpga_latency
Throughput,3.1346095373629783,catapult,FF,814,FF,814,catapult_fpga_latency
Throughput,3.1346095373629783,catapult,DSP,10,FF,814,catapult_fpga_latency
Throughput,3.1346095373629783,catapult,BRAM,1,FF,814,catapult_fpga_latency
Throughput,2.545202801759244,catapult,CLB,508,FF,687,catapult_fpga_latency
Throughput,2.545202801759244,catapult,LUT,2844,FF,687,catapult_fpga_latency
Throughput,2.545202801759244,catapult,FF,687,FF,687,catapult_fpga_latency
Throughput,2.545202801759244,catapult,DSP,14,FF,687,catapult_fpga_latency
Throughput,2.545202801759244,catapult,BRAM,1,FF,687,catapult_fpga_latency
Throughput,2.8711953073183896,catapult,CLB,551,FF,704,catapult_fpga_latency
Throughput,2.8711953073183896,catapult,LUT,3147,FF,704,catapult_fpga_latency
Throughput,2.8711953073183896,catapult,FF,704,FF,704,catapult_fpga_latency
Throughput,2.8711953073183896,catapult,DSP,14,FF,704,catapult_fpga_latency
Throughput,2.8711953073183896,catapult,BRAM,1,FF,704,catapult_fpga_latency
Throughput,3.070640074923618,catapult,CLB,745,FF,742,catapult_fpga_latency
Throughput,3.070640074923618,catapult,LUT,3876,FF,742,catapult_fpga_latency
Throughput,3.070640074923618,catapult,FF,742,FF,742,catapult_fpga_latency
Throughput,3.070640074923618,catapult,DSP,14,FF,742,catapult_fpga_latency
Throughput,3.070640074923618,catapult,BRAM,1,FF,742,catapult_fpga_latency
Throughput,2.952761718034878,catapult,CLB,950,FF,804,catapult_fpga_latency
Throughput,2.952761718034878,catapult,LUT,5439,FF,804,catapult_fpga_latency
Throughput,2.952761718034878,catapult,FF,804,FF,804,catapult_fpga_latency
Throughput,2.952761718034878,catapult,DSP,14,FF,804,catapult_fpga_latency
Throughput,2.952761718034878,catapult,BRAM,1,FF,804,catapult_fpga_latency
Throughput,2.9465409083007006,catapult,CLB,503,FF,749,catapult_fpga_latency
Throughput,2.9465409083007006,catapult,LUT,2879,FF,749,catapult_fpga_latency
Throughput,2.9465409083007006,catapult,FF,749,FF,749,catapult_fpga_latency
Throughput,2.9465409083007006,catapult,DSP,18,FF,749,catapult_fpga_latency
Throughput,2.9465409083007006,catapult,BRAM,1,FF,749,catapult_fpga_latency
Throughput,2.960191346768655,catapult,CLB,551,FF,755,catapult_fpga_latency
Throughput,2.960191346768655,catapult,LUT,3128,FF,755,catapult_fpga_latency
Throughput,2.960191346768655,catapult,FF,755,FF,755,catapult_fpga_latency
Throughput,2.960191346768655,catapult,DSP,18,FF,755,catapult_fpga_latency
Throughput,2.960191346768655,catapult,BRAM,1,FF,755,catapult_fpga_latency
Throughput,3.0027775692515575,catapult,CLB,691,FF,805,catapult_fpga_latency
Throughput,3.0027775692515575,catapult,LUT,4015,FF,805,catapult_fpga_latency
Throughput,3.0027775692515575,catapult,FF,805,FF,805,catapult_fpga_latency
Throughput,3.0027775692515575,catapult,DSP,18,FF,805,catapult_fpga_latency
Throughput,3.0027775692515575,catapult,BRAM,1,FF,805,catapult_fpga_latency
Throughput,2.768158427243108,catapult,CLB,1009,FF,906,catapult_fpga_latency
Throughput,2.768158427243108,catapult,LUT,5522,FF,906,catapult_fpga_latency
Throughput,2.768158427243108,catapult,FF,906,FF,906,catapult_fpga_latency
Throughput,2.768158427243108,catapult,DSP,18,FF,906,catapult_fpga_latency
Throughput,2.768158427243108,catapult,BRAM,1,FF,906,catapult_fpga_latency
Throughput,2.912293372785201,catapult,CLB,745,FF,971,catapult_fpga_latency
Throughput,2.912293372785201,catapult,LUT,4073,FF,971,catapult_fpga_latency
Throughput,2.912293372785201,catapult,FF,971,FF,971,catapult_fpga_latency
Throughput,2.912293372785201,catapult,DSP,29,FF,971,catapult_fpga_latency
Throughput,2.912293372785201,catapult,BRAM,1,FF,971,catapult_fpga_latency
Throughput,2.7619044988662385,catapult,CLB,802,FF,1042,catapult_fpga_latency
Throughput,2.7619044988662385,catapult,LUT,4398,FF,1042,catapult_fpga_latency
Throughput,2.7619044988662385,catapult,FF,1042,FF,1042,catapult_fpga_latency
Throughput,2.7619044988662385,catapult,DSP,28,FF,1042,catapult_fpga_latency
Throughput,2.7619044988662385,catapult,BRAM,1,FF,1042,catapult_fpga_latency
Throughput,2.7399812585281915,catapult,CLB,997,FF,908,catapult_fpga_latency
Throughput,2.7399812585281915,catapult,LUT,5556,FF,908,catapult_fpga_latency
Throughput,2.7399812585281915,catapult,FF,908,FF,908,catapult_fpga_latency
Throughput,2.7399812585281915,catapult,DSP,28,FF,908,catapult_fpga_latency
Throughput,2.7399812585281915,catapult,BRAM,1,FF,908,catapult_fpga_latency
Throughput,2.9699235838661875,catapult,CLB,1217,FF,1024,catapult_fpga_latency
Throughput,2.9699235838661875,catapult,LUT,7242,FF,1024,catapult_fpga_latency
Throughput,2.9699235838661875,catapult,FF,1024,FF,1024,catapult_fpga_latency
Throughput,2.9699235838661875,catapult,DSP,28,FF,1024,catapult_fpga_latency
Throughput,2.9699235838661875,catapult,BRAM,1,FF,1024,catapult_fpga_latency
Throughput,2.985288498280474,catapult,CLB,652,FF,968,catapult_fpga_latency
Throughput,2.985288498280474,catapult,LUT,3435,FF,968,catapult_fpga_latency
Throughput,2.985288498280474,catapult,FF,968,FF,968,catapult_fpga_latency
Throughput,2.985288498280474,catapult,DSP,35,FF,968,catapult_fpga_latency
Throughput,2.985288498280474,catapult,BRAM,1,FF,968,catapult_fpga_latency
Throughput,2.9815057200187236,catapult,CLB,658,FF,915,catapult_fpga_latency
Throughput,2.9815057200187236,catapult,LUT,3673,FF,915,catapult_fpga_latency
Throughput,2.9815057200187236,catapult,FF,915,FF,915,catapult_fpga_latency
Throughput,2.9815057200187236,catapult,DSP,35,FF,915,catapult_fpga_latency
Throughput,2.9815057200187236,catapult,BRAM,1,FF,915,catapult_fpga_latency
Throughput,2.8337843773467277,catapult,CLB,801,FF,965,catapult_fpga_latency
Throughput,2.8337843773467277,catapult,LUT,4314,FF,965,catapult_fpga_latency
Throughput,2.8337843773467277,catapult,FF,965,FF,965,catapult_fpga_latency
Throughput,2.8337843773467277,catapult,DSP,35,FF,965,catapult_fpga_latency
Throughput,2.8337843773467277,catapult,BRAM,1,FF,965,catapult_fpga_latency
Throughput,2.681964592703447,catapult,CLB,1062,FF,1083,catapult_fpga_latency
Throughput,2.681964592703447,catapult,LUT,6051,FF,1083,catapult_fpga_latency
Throughput,2.681964592703447,catapult,FF,1083,FF,1083,catapult_fpga_latency
Throughput,2.681964592703447,catapult,DSP,35,FF,1083,catapult_fpga_latency
Throughput,2.681964592703447,catapult,BRAM,1,FF,1083,catapult_fpga_latency
Throughput,2.9003497821837314,catapult,CLB,447,FF,861,catapult_fpga_latency
Throughput,2.9003497821837314,catapult,LUT,2549,FF,861,catapult_fpga_latency
Throughput,2.9003497821837314,catapult,FF,861,FF,861,catapult_fpga_latency
Throughput,2.9003497821837314,catapult,DSP,9,FF,861,catapult_fpga_latency
Throughput,2.9003497821837314,catapult,BRAM,1,FF,861,catapult_fpga_latency
Throughput,2.9929814584798646,catapult,CLB,519,FF,860,catapult_fpga_latency
Throughput,2.9929814584798646,catapult,LUT,3053,FF,860,catapult_fpga_latency
Throughput,2.9929814584798646,catapult,FF,860,FF,860,catapult_fpga_latency
Throughput,2.9929814584798646,catapult,DSP,9,FF,860,catapult_fpga_latency
Throughput,2.9929814584798646,catapult,BRAM,1,FF,860,catapult_fpga_latency
Throughput,3.0627777556577165,catapult,CLB,737,FF,973,catapult_fpga_latency
Throughput,3.0627777556577165,catapult,LUT,3883,FF,973,catapult_fpga_latency
Throughput,3.0627777556577165,catapult,FF,973,FF,973,catapult_fpga_latency
Throughput,3.0627777556577165,catapult,DSP,9,FF,973,catapult_fpga_latency
Throughput,3.0627777556577165,catapult,BRAM,1,FF,973,catapult_fpga_latency
Throughput,2.806970268570915,catapult,CLB,1040,FF,1183,catapult_fpga_latency
Throughput,2.806970268570915,catapult,LUT,6251,FF,1183,catapult_fpga_latency
Throughput,2.806970268570915,catapult,FF,1183,FF,1183,catapult_fpga_latency
Throughput,2.806970268570915,catapult,DSP,9,FF,1183,catapult_fpga_latency
Throughput,2.806970268570915,catapult,BRAM,1,FF,1183,catapult_fpga_latency
Throughput,2.937340649269777,catapult,CLB,633,FF,965,catapult_fpga_latency
Throughput,2.937340649269777,catapult,LUT,3649,FF,965,catapult_fpga_latency
Throughput,2.937340649269777,catapult,FF,965,FF,965,catapult_fpga_latency
Throughput,2.937340649269777,catapult,DSP,13,FF,965,catapult_fpga_latency
Throughput,2.937340649269777,catapult,BRAM,1,FF,965,catapult_fpga_latency
Throughput,2.8392555471955254,catapult,CLB,736,FF,910,catapult_fpga_latency
Throughput,2.8392555471955254,catapult,LUT,4275,FF,910,catapult_fpga_latency
Throughput,2.8392555471955254,catapult,FF,910,FF,910,catapult_fpga_latency
Throughput,2.8392555471955254,catapult,DSP,13,FF,910,catapult_fpga_latency
Throughput,2.8392555471955254,catapult,BRAM,1,FF,910,catapult_fpga_latency
Throughput,2.8284622499285814,catapult,CLB,952,FF,980,catapult_fpga_latency
Throughput,2.8284622499285814,catapult,LUT,5655,FF,980,catapult_fpga_latency
Throughput,2.8284622499285814,catapult,FF,980,FF,980,catapult_fpga_latency
Throughput,2.8284622499285814,catapult,DSP,13,FF,980,catapult_fpga_latency
Throughput,2.8284622499285814,catapult,BRAM,1,FF,980,catapult_fpga_latency
Throughput,2.7615383978106522,catapult,CLB,1453,FF,1231,catapult_fpga_latency
Throughput,2.7615383978106522,catapult,LUT,8827,FF,1231,catapult_fpga_latency
Throughput,2.7615383978106522,catapult,FF,1231,FF,1231,catapult_fpga_latency
Throughput,2.7615383978106522,catapult,DSP,13,FF,1231,catapult_fpga_latency
Throughput,2.7615383978106522,catapult,BRAM,1,FF,1231,catapult_fpga_latency
Throughput,2.85218006383179,catapult,CLB,671,FF,947,catapult_fpga_latency
Throughput,2.85218006383179,catapult,LUT,3738,FF,947,catapult_fpga_latency
Throughput,2.85218006383179,catapult,FF,947,FF,947,catapult_fpga_latency
Throughput,2.85218006383179,catapult,DSP,17,FF,947,catapult_fpga_latency
Throughput,2.85218006383179,catapult,BRAM,1,FF,947,catapult_fpga_latency
Throughput,2.8724406553760597,catapult,CLB,731,FF,999,catapult_fpga_latency
Throughput,2.8724406553760597,catapult,LUT,4243,FF,999,catapult_fpga_latency
Throughput,2.8724406553760597,catapult,FF,999,FF,999,catapult_fpga_latency
Throughput,2.8724406553760597,catapult,DSP,17,FF,999,catapult_fpga_latency
Throughput,2.8724406553760597,catapult,BRAM,1,FF,999,catapult_fpga_latency
Throughput,2.833142096241837,catapult,CLB,943,FF,1116,catapult_fpga_latency
Throughput,2.833142096241837,catapult,LUT,5615,FF,1116,catapult_fpga_latency
Throughput,2.833142096241837,catapult,FF,1116,FF,1116,catapult_fpga_latency
Throughput,2.833142096241837,catapult,DSP,17,FF,1116,catapult_fpga_latency
Throughput,2.833142096241837,catapult,BRAM,1,FF,1116,catapult_fpga_latency
Throughput,2.8010027589877176,catapult,CLB,1381,FF,1295,catapult_fpga_latency
Throughput,2.8010027589877176,catapult,LUT,8494,FF,1295,catapult_fpga_latency
Throughput,2.8010027589877176,catapult,FF,1295,FF,1295,catapult_fpga_latency
Throughput,2.8010027589877176,catapult,DSP,17,FF,1295,catapult_fpga_latency
Throughput,2.8010027589877176,catapult,BRAM,1,FF,1295,catapult_fpga_latency
Throughput,2.6442015304638455,catapult,CLB,910,FF,1177,catapult_fpga_latency
Throughput,2.6442015304638455,catapult,LUT,5440,FF,1177,catapult_fpga_latency
Throughput,2.6442015304638455,catapult,FF,1177,FF,1177,catapult_fpga_latency
Throughput,2.6442015304638455,catapult,DSP,28,FF,1177,catapult_fpga_latency
Throughput,2.6442015304638455,catapult,BRAM,1,FF,1177,catapult_fpga_latency
Throughput,2.9905826552187165,catapult,CLB,1098,FF,1253,catapult_fpga_latency
Throughput,2.9905826552187165,catapult,LUT,6156,FF,1253,catapult_fpga_latency
Throughput,2.9905826552187165,catapult,FF,1253,FF,1253,catapult_fpga_latency
Throughput,2.9905826552187165,catapult,DSP,29,FF,1253,catapult_fpga_latency
Throughput,2.9905826552187165,catapult,BRAM,1,FF,1253,catapult_fpga_latency
Throughput,2.985021163800051,catapult,CLB,1419,FF,1229,catapult_fpga_latency
Throughput,2.985021163800051,catapult,LUT,8377,FF,1229,catapult_fpga_latency
Throughput,2.985021163800051,catapult,FF,1229,FF,1229,catapult_fpga_latency
Throughput,2.985021163800051,catapult,DSP,29,FF,1229,catapult_fpga_latency
Throughput,2.985021163800051,catapult,BRAM,1,FF,1229,catapult_fpga_latency
Throughput,3.034928997836096,catapult,CLB,2265,FF,1489,catapult_fpga_latency
Throughput,3.034928997836096,catapult,LUT,13329,FF,1489,catapult_fpga_latency
Throughput,3.034928997836096,catapult,FF,1489,FF,1489,catapult_fpga_latency
Throughput,3.034928997836096,catapult,DSP,29,FF,1489,catapult_fpga_latency
Throughput,3.034928997836096,catapult,BRAM,1,FF,1489,catapult_fpga_latency
Throughput,2.9047812699703712,catapult,CLB,806,FF,1196,catapult_fpga_latency
Throughput,2.9047812699703712,catapult,LUT,4549,FF,1196,catapult_fpga_latency
Throughput,2.9047812699703712,catapult,FF,1196,FF,1196,catapult_fpga_latency
Throughput,2.9047812699703712,catapult,DSP,34,FF,1196,catapult_fpga_latency
Throughput,2.9047812699703712,catapult,BRAM,1,FF,1196,catapult_fpga_latency
Throughput,2.831112797196066,catapult,CLB,953,FF,1235,catapult_fpga_latency
Throughput,2.831112797196066,catapult,LUT,5384,FF,1235,catapult_fpga_latency
Throughput,2.831112797196066,catapult,FF,1235,FF,1235,catapult_fpga_latency
Throughput,2.831112797196066,catapult,DSP,34,FF,1235,catapult_fpga_latency
Throughput,2.831112797196066,catapult,BRAM,1,FF,1235,catapult_fpga_latency
Throughput,2.910047521076019,catapult,CLB,1252,FF,1332,catapult_fpga_latency
Throughput,2.910047521076019,catapult,LUT,7092,FF,1332,catapult_fpga_latency
Throughput,2.910047521076019,catapult,FF,1332,FF,1332,catapult_fpga_latency
Throughput,2.910047521076019,catapult,DSP,34,FF,1332,catapult_fpga_latency
Throughput,2.910047521076019,catapult,BRAM,1,FF,1332,catapult_fpga_latency
Throughput,2.701111237162969,catapult,CLB,1647,FF,1602,catapult_fpga_latency
Throughput,2.701111237162969,catapult,LUT,9884,FF,1602,catapult_fpga_latency
Throughput,2.701111237162969,catapult,FF,1602,FF,1602,catapult_fpga_latency
Throughput,2.701111237162969,catapult,DSP,34,FF,1602,catapult_fpga_latency
Throughput,2.701111237162969,catapult,BRAM,1,FF,1602,catapult_fpga_latency
Throughput,3.058777467821661,catapult,CLB,413,FF,691,catapult_fpga_latency
Throughput,3.058777467821661,catapult,LUT,2362,FF,691,catapult_fpga_latency
Throughput,3.058777467821661,catapult,FF,691,FF,691,catapult_fpga_latency
Throughput,3.058777467821661,catapult,DSP,9,FF,691,catapult_fpga_latency
Throughput,3.058777467821661,catapult,BRAM,1,FF,691,catapult_fpga_latency
Throughput,3.0571690614490983,catapult,CLB,470,FF,752,catapult_fpga_latency
Throughput,3.0571690614490983,catapult,LUT,2815,FF,752,catapult_fpga_latency
Throughput,3.0571690614490983,catapult,FF,752,FF,752,catapult_fpga_latency
Throughput,3.0571690614490983,catapult,DSP,9,FF,752,catapult_fpga_latency
Throughput,3.0571690614490983,catapult,BRAM,1,FF,752,catapult_fpga_latency
Throughput,3.124726586423688,catapult,CLB,587,FF,741,catapult_fpga_latency
Throughput,3.124726586423688,catapult,LUT,3495,FF,741,catapult_fpga_latency
Throughput,3.124726586423688,catapult,FF,741,FF,741,catapult_fpga_latency
Throughput,3.124726586423688,catapult,DSP,9,FF,741,catapult_fpga_latency
Throughput,3.124726586423688,catapult,BRAM,1,FF,741,catapult_fpga_latency
Throughput,2.7621333613229515,catapult,CLB,863,FF,840,catapult_fpga_latency
Throughput,2.7621333613229515,catapult,LUT,5182,FF,840,catapult_fpga_latency
Throughput,2.7621333613229515,catapult,FF,840,FF,840,catapult_fpga_latency
Throughput,2.7621333613229515,catapult,DSP,9,FF,840,catapult_fpga_latency
Throughput,2.7621333613229515,catapult,BRAM,1,FF,840,catapult_fpga_latency
Throughput,2.925362306121613,catapult,CLB,551,FF,854,catapult_fpga_latency
Throughput,2.925362306121613,catapult,LUT,3285,FF,854,catapult_fpga_latency
Throughput,2.925362306121613,catapult,FF,854,FF,854,catapult_fpga_latency
Throughput,2.925362306121613,catapult,DSP,14,FF,854,catapult_fpga_latency
Throughput,2.925362306121613,catapult,BRAM,1,FF,854,catapult_fpga_latency
Throughput,3.1770540448663573,catapult,CLB,642,FF,837,catapult_fpga_latency
Throughput,3.1770540448663573,catapult,LUT,3658,FF,837,catapult_fpga_latency
Throughput,3.1770540448663573,catapult,FF,837,FF,837,catapult_fpga_latency
Throughput,3.1770540448663573,catapult,DSP,14,FF,837,catapult_fpga_latency
Throughput,3.1770540448663573,catapult,BRAM,1,FF,837,catapult_fpga_latency
Throughput,3.0739153689620617,catapult,CLB,808,FF,887,catapult_fpga_latency
Throughput,3.0739153689620617,catapult,LUT,4738,FF,887,catapult_fpga_latency
Throughput,3.0739153689620617,catapult,FF,887,FF,887,catapult_fpga_latency
Throughput,3.0739153689620617,catapult,DSP,14,FF,887,catapult_fpga_latency
Throughput,3.0739153689620617,catapult,BRAM,1,FF,887,catapult_fpga_latency
Throughput,3.104462043294828,catapult,CLB,1152,FF,950,catapult_fpga_latency
Throughput,3.104462043294828,catapult,LUT,6677,FF,950,catapult_fpga_latency
Throughput,3.104462043294828,catapult,FF,950,FF,950,catapult_fpga_latency
Throughput,3.104462043294828,catapult,DSP,14,FF,950,catapult_fpga_latency
Throughput,3.104462043294828,catapult,BRAM,1,FF,950,catapult_fpga_latency
Throughput,2.9684601113172544,catapult,CLB,584,FF,822,catapult_fpga_latency
Throughput,2.9684601113172544,catapult,LUT,3306,FF,822,catapult_fpga_latency
Throughput,2.9684601113172544,catapult,FF,822,FF,822,catapult_fpga_latency
Throughput,2.9684601113172544,catapult,DSP,18,FF,822,catapult_fpga_latency
Throughput,2.9684601113172544,catapult,BRAM,1,FF,822,catapult_fpga_latency
Throughput,3.067776383643843,catapult,CLB,650,FF,769,catapult_fpga_latency
Throughput,3.067776383643843,catapult,LUT,3714,FF,769,catapult_fpga_latency
Throughput,3.067776383643843,catapult,FF,769,FF,769,catapult_fpga_latency
Throughput,3.067776383643843,catapult,DSP,18,FF,769,catapult_fpga_latency
Throughput,3.067776383643843,catapult,BRAM,1,FF,769,catapult_fpga_latency
Throughput,3.0418436005694334,catapult,CLB,933,FF,825,catapult_fpga_latency
Throughput,3.0418436005694334,catapult,LUT,5164,FF,825,catapult_fpga_latency
Throughput,3.0418436005694334,catapult,FF,825,FF,825,catapult_fpga_latency
Throughput,3.0418436005694334,catapult,DSP,18,FF,825,catapult_fpga_latency
Throughput,3.0418436005694334,catapult,BRAM,1,FF,825,catapult_fpga_latency
Throughput,2.8847623965452085,catapult,CLB,1173,FF,949,catapult_fpga_latency
Throughput,2.8847623965452085,catapult,LUT,6775,FF,949,catapult_fpga_latency
Throughput,2.8847623965452085,catapult,FF,949,FF,949,catapult_fpga_latency
Throughput,2.8847623965452085,catapult,DSP,18,FF,949,catapult_fpga_latency
Throughput,2.8847623965452085,catapult,BRAM,1,FF,949,catapult_fpga_latency
Throughput,2.8048445274678424,catapult,CLB,775,FF,1037,catapult_fpga_latency
Throughput,2.8048445274678424,catapult,LUT,4479,FF,1037,catapult_fpga_latency
Throughput,2.8048445274678424,catapult,FF,1037,FF,1037,catapult_fpga_latency
Throughput,2.8048445274678424,catapult,DSP,28,FF,1037,catapult_fpga_latency
Throughput,2.8048445274678424,catapult,BRAM,1,FF,1037,catapult_fpga_latency
Throughput,2.6864532906366354,catapult,CLB,972,FF,1032,catapult_fpga_latency
Throughput,2.6864532906366354,catapult,LUT,5421,FF,1032,catapult_fpga_latency
Throughput,2.6864532906366354,catapult,FF,1032,FF,1032,catapult_fpga_latency
Throughput,2.6864532906366354,catapult,DSP,28,FF,1032,catapult_fpga_latency
Throughput,2.6864532906366354,catapult,BRAM,1,FF,1032,catapult_fpga_latency
Throughput,2.6890828613992914,catapult,CLB,1177,FF,999,catapult_fpga_latency
Throughput,2.6890828613992914,catapult,LUT,7039,FF,999,catapult_fpga_latency
Throughput,2.6890828613992914,catapult,FF,999,FF,999,catapult_fpga_latency
Throughput,2.6890828613992914,catapult,DSP,28,FF,999,catapult_fpga_latency
Throughput,2.6890828613992914,catapult,BRAM,1,FF,999,catapult_fpga_latency
Throughput,2.9999310015869636,catapult,CLB,1534,FF,1176,catapult_fpga_latency
Throughput,2.9999310015869636,catapult,LUT,9524,FF,1176,catapult_fpga_latency
Throughput,2.9999310015869636,catapult,FF,1176,FF,1176,catapult_fpga_latency
Throughput,2.9999310015869636,catapult,DSP,28,FF,1176,catapult_fpga_latency
Throughput,2.9999310015869636,catapult,BRAM,1,FF,1176,catapult_fpga_latency
Throughput,2.8974169527865907,catapult,CLB,697,FF,1063,catapult_fpga_latency
Throughput,2.8974169527865907,catapult,LUT,4190,FF,1063,catapult_fpga_latency
Throughput,2.8974169527865907,catapult,FF,1063,FF,1063,catapult_fpga_latency
Throughput,2.8974169527865907,catapult,DSP,35,FF,1063,catapult_fpga_latency
Throughput,2.8974169527865907,catapult,BRAM,1,FF,1063,catapult_fpga_latency
Throughput,3.0645329345354475,catapult,CLB,930,FF,953,catapult_fpga_latency
Throughput,3.0645329345354475,catapult,LUT,5217,FF,953,catapult_fpga_latency
Throughput,3.0645329345354475,catapult,FF,953,FF,953,catapult_fpga_latency
Throughput,3.0645329345354475,catapult,DSP,35,FF,953,catapult_fpga_latency
Throughput,3.0645329345354475,catapult,BRAM,1,FF,953,catapult_fpga_latency
Throughput,2.8538324115454645,catapult,CLB,1115,FF,1031,catapult_fpga_latency
Throughput,2.8538324115454645,catapult,LUT,6304,FF,1031,catapult_fpga_latency
Throughput,2.8538324115454645,catapult,FF,1031,FF,1031,catapult_fpga_latency
Throughput,2.8538324115454645,catapult,DSP,35,FF,1031,catapult_fpga_latency
Throughput,2.8538324115454645,catapult,BRAM,1,FF,1031,catapult_fpga_latency
Throughput,3.0245563731939615,catapult,CLB,1496,FF,1108,catapult_fpga_latency
Throughput,3.0245563731939615,catapult,LUT,8829,FF,1108,catapult_fpga_latency
Throughput,3.0245563731939615,catapult,FF,1108,FF,1108,catapult_fpga_latency
Throughput,3.0245563731939615,catapult,DSP,35,FF,1108,catapult_fpga_latency
Throughput,3.0245563731939615,catapult,BRAM,1,FF,1108,catapult_fpga_latency
Throughput,2.7122174547466518,catapult,CLB,509,FF,1077,catapult_fpga_latency
Throughput,2.7122174547466518,catapult,LUT,3054,FF,1077,catapult_fpga_latency
Throughput,2.7122174547466518,catapult,FF,1077,FF,1077,catapult_fpga_latency
Throughput,2.7122174547466518,catapult,DSP,9,FF,1077,catapult_fpga_latency
Throughput,2.7122174547466518,catapult,BRAM,1,FF,1077,catapult_fpga_latency
Throughput,3.0771597815216554,catapult,CLB,618,FF,990,catapult_fpga_latency
Throughput,3.0771597815216554,catapult,LUT,3695,FF,990,catapult_fpga_latency
Throughput,3.0771597815216554,catapult,FF,990,FF,990,catapult_fpga_latency
Throughput,3.0771597815216554,catapult,DSP,9,FF,990,catapult_fpga_latency
Throughput,3.0771597815216554,catapult,BRAM,1,FF,990,catapult_fpga_latency
Throughput,3.023477301244161,catapult,CLB,829,FF,1134,catapult_fpga_latency
Throughput,3.023477301244161,catapult,LUT,4916,FF,1134,catapult_fpga_latency
Throughput,3.023477301244161,catapult,FF,1134,FF,1134,catapult_fpga_latency
Throughput,3.023477301244161,catapult,DSP,9,FF,1134,catapult_fpga_latency
Throughput,3.023477301244161,catapult,BRAM,1,FF,1134,catapult_fpga_latency
Throughput,3.039347391328134,catapult,CLB,1275,FF,1423,catapult_fpga_latency
Throughput,3.039347391328134,catapult,LUT,7762,FF,1423,catapult_fpga_latency
Throughput,3.039347391328134,catapult,FF,1423,FF,1423,catapult_fpga_latency
Throughput,3.039347391328134,catapult,DSP,9,FF,1423,catapult_fpga_latency
Throughput,3.039347391328134,catapult,BRAM,1,FF,1423,catapult_fpga_latency
Throughput,2.940424067959081,catapult,CLB,810,FF,1104,catapult_fpga_latency
Throughput,2.940424067959081,catapult,LUT,4654,FF,1104,catapult_fpga_latency
Throughput,2.940424067959081,catapult,FF,1104,FF,1104,catapult_fpga_latency
Throughput,2.940424067959081,catapult,DSP,13,FF,1104,catapult_fpga_latency
Throughput,2.940424067959081,catapult,BRAM,1,FF,1104,catapult_fpga_latency
Throughput,2.968001970753309,catapult,CLB,903,FF,1130,catapult_fpga_latency
Throughput,2.968001970753309,catapult,LUT,5240,FF,1130,catapult_fpga_latency
Throughput,2.968001970753309,catapult,FF,1130,FF,1130,catapult_fpga_latency
Throughput,2.968001970753309,catapult,DSP,13,FF,1130,catapult_fpga_latency
Throughput,2.968001970753309,catapult,BRAM,1,FF,1130,catapult_fpga_latency
Throughput,2.929939291657877,catapult,CLB,1194,FF,1238,catapult_fpga_latency
Throughput,2.929939291657877,catapult,LUT,7358,FF,1238,catapult_fpga_latency
Throughput,2.929939291657877,catapult,FF,1238,FF,1238,catapult_fpga_latency
Throughput,2.929939291657877,catapult,DSP,13,FF,1238,catapult_fpga_latency
Throughput,2.929939291657877,catapult,BRAM,1,FF,1238,catapult_fpga_latency
Throughput,2.9297676108331085,catapult,CLB,1893,FF,1475,catapult_fpga_latency
Throughput,2.9297676108331085,catapult,LUT,11499,FF,1475,catapult_fpga_latency
Throughput,2.9297676108331085,catapult,FF,1475,FF,1475,catapult_fpga_latency
Throughput,2.9297676108331085,catapult,DSP,13,FF,1475,catapult_fpga_latency
Throughput,2.9297676108331085,catapult,BRAM,1,FF,1475,catapult_fpga_latency
Throughput,3.1096557922003614,catapult,CLB,731,FF,1144,catapult_fpga_latency
Throughput,3.1096557922003614,catapult,LUT,4311,FF,1144,catapult_fpga_latency
Throughput,3.1096557922003614,catapult,FF,1144,FF,1144,catapult_fpga_latency
Throughput,3.1096557922003614,catapult,DSP,17,FF,1144,catapult_fpga_latency
Throughput,3.1096557922003614,catapult,BRAM,1,FF,1144,catapult_fpga_latency
Throughput,3.157442723988987,catapult,CLB,838,FF,1066,catapult_fpga_latency
Throughput,3.157442723988987,catapult,LUT,4933,FF,1066,catapult_fpga_latency
Throughput,3.157442723988987,catapult,FF,1066,FF,1066,catapult_fpga_latency
Throughput,3.157442723988987,catapult,DSP,17,FF,1066,catapult_fpga_latency
Throughput,3.157442723988987,catapult,BRAM,1,FF,1066,catapult_fpga_latency
Throughput,2.7489444053483463,catapult,CLB,1116,FF,1255,catapult_fpga_latency
Throughput,2.7489444053483463,catapult,LUT,6655,FF,1255,catapult_fpga_latency
Throughput,2.7489444053483463,catapult,FF,1255,FF,1255,catapult_fpga_latency
Throughput,2.7489444053483463,catapult,DSP,17,FF,1255,catapult_fpga_latency
Throughput,2.7489444053483463,catapult,BRAM,1,FF,1255,catapult_fpga_latency
Throughput,2.865354143445359,catapult,CLB,1797,FF,1500,catapult_fpga_latency
Throughput,2.865354143445359,catapult,LUT,11057,FF,1500,catapult_fpga_latency
Throughput,2.865354143445359,catapult,FF,1500,FF,1500,catapult_fpga_latency
Throughput,2.865354143445359,catapult,DSP,17,FF,1500,catapult_fpga_latency
Throughput,2.865354143445359,catapult,BRAM,1,FF,1500,catapult_fpga_latency
Throughput,2.875265243218687,catapult,CLB,1060,FF,1309,catapult_fpga_latency
Throughput,2.875265243218687,catapult,LUT,6300,FF,1309,catapult_fpga_latency
Throughput,2.875265243218687,catapult,FF,1309,FF,1309,catapult_fpga_latency
Throughput,2.875265243218687,catapult,DSP,29,FF,1309,catapult_fpga_latency
Throughput,2.875265243218687,catapult,BRAM,1,FF,1309,catapult_fpga_latency
Throughput,2.7996147730072343,catapult,CLB,1238,FF,1334,catapult_fpga_latency
Throughput,2.7996147730072343,catapult,LUT,7428,FF,1334,catapult_fpga_latency
Throughput,2.7996147730072343,catapult,FF,1334,FF,1334,catapult_fpga_latency
Throughput,2.7996147730072343,catapult,DSP,29,FF,1334,catapult_fpga_latency
Throughput,2.7996147730072343,catapult,BRAM,1,FF,1334,catapult_fpga_latency
Throughput,3.0042480066814474,catapult,CLB,1815,FF,1468,catapult_fpga_latency
Throughput,3.0042480066814474,catapult,LUT,11044,FF,1468,catapult_fpga_latency
Throughput,3.0042480066814474,catapult,FF,1468,FF,1468,catapult_fpga_latency
Throughput,3.0042480066814474,catapult,DSP,29,FF,1468,catapult_fpga_latency
Throughput,3.0042480066814474,catapult,BRAM,1,FF,1468,catapult_fpga_latency
Throughput,2.821558967760867,catapult,CLB,852,FF,1407,catapult_fpga_latency
Throughput,2.821558967760867,catapult,LUT,4772,FF,1407,catapult_fpga_latency
Throughput,2.821558967760867,catapult,FF,1407,FF,1407,catapult_fpga_latency
Throughput,2.821558967760867,catapult,DSP,34,FF,1407,catapult_fpga_latency
Throughput,2.821558967760867,catapult,BRAM,1,FF,1407,catapult_fpga_latency
Throughput,2.578396134468515,catapult,CLB,1274,FF,1435,catapult_fpga_latency
Throughput,2.578396134468515,catapult,LUT,7667,FF,1435,catapult_fpga_latency
Throughput,2.578396134468515,catapult,FF,1435,FF,1435,catapult_fpga_latency
Throughput,2.578396134468515,catapult,DSP,34,FF,1435,catapult_fpga_latency
Throughput,2.578396134468515,catapult,BRAM,1,FF,1435,catapult_fpga_latency
Throughput,3.143062788965335,catapult,CLB,373,FF,639,catapult_fpga_latency
Throughput,3.143062788965335,catapult,LUT,2117,FF,639,catapult_fpga_latency
Throughput,3.143062788965335,catapult,FF,639,FF,639,catapult_fpga_latency
Throughput,3.143062788965335,catapult,DSP,11,FF,639,catapult_fpga_latency
Throughput,3.143062788965335,catapult,BRAM,1,FF,639,catapult_fpga_latency
Throughput,3.097528791530117,catapult,CLB,420,FF,642,catapult_fpga_latency
Throughput,3.097528791530117,catapult,LUT,2323,FF,642,catapult_fpga_latency
Throughput,3.097528791530117,catapult,FF,642,FF,642,catapult_fpga_latency
Throughput,3.097528791530117,catapult,DSP,11,FF,642,catapult_fpga_latency
Throughput,3.097528791530117,catapult,BRAM,1,FF,642,catapult_fpga_latency
Throughput,3.0164729588281607,catapult,CLB,492,FF,682,catapult_fpga_latency
Throughput,3.0164729588281607,catapult,LUT,2673,FF,682,catapult_fpga_latency
Throughput,3.0164729588281607,catapult,FF,682,FF,682,catapult_fpga_latency
Throughput,3.0164729588281607,catapult,DSP,11,FF,682,catapult_fpga_latency
Throughput,3.0164729588281607,catapult,BRAM,1,FF,682,catapult_fpga_latency
Throughput,2.918523577292719,catapult,CLB,576,FF,769,catapult_fpga_latency
Throughput,2.918523577292719,catapult,LUT,3350,FF,769,catapult_fpga_latency
Throughput,2.918523577292719,catapult,FF,769,FF,769,catapult_fpga_latency
Throughput,2.918523577292719,catapult,DSP,11,FF,769,catapult_fpga_latency
Throughput,2.918523577292719,catapult,BRAM,1,FF,769,catapult_fpga_latency
Throughput,3.205385046878756,catapult,CLB,509,FF,875,catapult_fpga_latency
Throughput,3.205385046878756,catapult,LUT,2855,FF,875,catapult_fpga_latency
Throughput,3.205385046878756,catapult,FF,875,FF,875,catapult_fpga_latency
Throughput,3.205385046878756,catapult,DSP,18,FF,875,catapult_fpga_latency
Throughput,3.205385046878756,catapult,BRAM,1,FF,875,catapult_fpga_latency
Throughput,3.0483808525101894,catapult,CLB,551,FF,826,catapult_fpga_latency
Throughput,3.0483808525101894,catapult,LUT,3104,FF,826,catapult_fpga_latency
Throughput,3.0483808525101894,catapult,FF,826,FF,826,catapult_fpga_latency
Throughput,3.0483808525101894,catapult,DSP,18,FF,826,catapult_fpga_latency
Throughput,3.0483808525101894,catapult,BRAM,1,FF,826,catapult_fpga_latency
Throughput,3.275670611665973,catapult,CLB,655,FF,828,catapult_fpga_latency
Throughput,3.275670611665973,catapult,LUT,3559,FF,828,catapult_fpga_latency
Throughput,3.275670611665973,catapult,FF,828,FF,828,catapult_fpga_latency
Throughput,3.275670611665973,catapult,DSP,18,FF,828,catapult_fpga_latency
Throughput,3.275670611665973,catapult,BRAM,1,FF,828,catapult_fpga_latency
Throughput,3.220570427434107,catapult,CLB,811,FF,888,catapult_fpga_latency
Throughput,3.220570427434107,catapult,LUT,4514,FF,888,catapult_fpga_latency
Throughput,3.220570427434107,catapult,FF,888,FF,888,catapult_fpga_latency
Throughput,3.220570427434107,catapult,DSP,18,FF,888,catapult_fpga_latency
Throughput,3.220570427434107,catapult,BRAM,1,FF,888,catapult_fpga_latency
Throughput,3.2193988094663206,catapult,CLB,614,FF,789,catapult_fpga_latency
Throughput,3.2193988094663206,catapult,LUT,3288,FF,789,catapult_fpga_latency
Throughput,3.2193988094663206,catapult,FF,789,FF,789,catapult_fpga_latency
Throughput,3.2193988094663206,catapult,DSP,34,FF,789,catapult_fpga_latency
Throughput,3.2193988094663206,catapult,BRAM,1,FF,789,catapult_fpga_latency
Throughput,2.8979459359206197,catapult,CLB,656,FF,817,catapult_fpga_latency
Throughput,2.8979459359206197,catapult,LUT,3477,FF,817,catapult_fpga_latency
Throughput,2.8979459359206197,catapult,FF,817,FF,817,catapult_fpga_latency
Throughput,2.8979459359206197,catapult,DSP,34,FF,817,catapult_fpga_latency
Throughput,2.8979459359206197,catapult,BRAM,1,FF,817,catapult_fpga_latency
Throughput,3.059114325220562,catapult,CLB,684,FF,868,catapult_fpga_latency
Throughput,3.059114325220562,catapult,LUT,3874,FF,868,catapult_fpga_latency
Throughput,3.059114325220562,catapult,FF,868,FF,868,catapult_fpga_latency
Throughput,3.059114325220562,catapult,DSP,34,FF,868,catapult_fpga_latency
Throughput,3.059114325220562,catapult,BRAM,1,FF,868,catapult_fpga_latency
Throughput,3.1876573905836603,catapult,CLB,914,FF,901,catapult_fpga_latency
Throughput,3.1876573905836603,catapult,LUT,4736,FF,901,catapult_fpga_latency
Throughput,3.1876573905836603,catapult,FF,901,FF,901,catapult_fpga_latency
Throughput,3.1876573905836603,catapult,DSP,34,FF,901,catapult_fpga_latency
Throughput,3.1876573905836603,catapult,BRAM,1,FF,901,catapult_fpga_latency
Throughput,3.0395506328344415,catapult,CLB,859,FF,995,catapult_fpga_latency
Throughput,3.0395506328344415,catapult,LUT,4155,FF,995,catapult_fpga_latency
Throughput,3.0395506328344415,catapult,FF,995,FF,995,catapult_fpga_latency
Throughput,3.0395506328344415,catapult,DSP,41,FF,995,catapult_fpga_latency
Throughput,3.0395506328344415,catapult,BRAM,1,FF,995,catapult_fpga_latency
Throughput,2.8163381408225394,catapult,CLB,794,FF,1037,catapult_fpga_latency
Throughput,2.8163381408225394,catapult,LUT,4431,FF,1037,catapult_fpga_latency
Throughput,2.8163381408225394,catapult,FF,1037,FF,1037,catapult_fpga_latency
Throughput,2.8163381408225394,catapult,DSP,41,FF,1037,catapult_fpga_latency
Throughput,2.8163381408225394,catapult,BRAM,1,FF,1037,catapult_fpga_latency
Throughput,3.118908382066277,catapult,CLB,1002,FF,1029,catapult_fpga_latency
Throughput,3.118908382066277,catapult,LUT,5104,FF,1029,catapult_fpga_latency
Throughput,3.118908382066277,catapult,FF,1029,FF,1029,catapult_fpga_latency
Throughput,3.118908382066277,catapult,DSP,41,FF,1029,catapult_fpga_latency
Throughput,3.118908382066277,catapult,BRAM,1,FF,1029,catapult_fpga_latency
Throughput,3.234351399342133,catapult,CLB,1159,FF,1196,catapult_fpga_latency
Throughput,3.234351399342133,catapult,LUT,6214,FF,1196,catapult_fpga_latency
Throughput,3.234351399342133,catapult,FF,1196,FF,1196,catapult_fpga_latency
Throughput,3.234351399342133,catapult,DSP,41,FF,1196,catapult_fpga_latency
Throughput,3.234351399342133,catapult,BRAM,1,FF,1196,catapult_fpga_latency
Throughput,2.9074838634645577,catapult,CLB,808,FF,1111,catapult_fpga_latency
Throughput,2.9074838634645577,catapult,LUT,4088,FF,1111,catapult_fpga_latency
Throughput,2.9074838634645577,catapult,FF,1111,FF,1111,catapult_fpga_latency
Throughput,2.9074838634645577,catapult,DSP,52,FF,1111,catapult_fpga_latency
Throughput,2.9074838634645577,catapult,BRAM,1,FF,1111,catapult_fpga_latency
Throughput,2.999922002027947,catapult,CLB,887,FF,1096,catapult_fpga_latency
Throughput,2.999922002027947,catapult,LUT,4180,FF,1096,catapult_fpga_latency
Throughput,2.999922002027947,catapult,FF,1096,FF,1096,catapult_fpga_latency
Throughput,2.999922002027947,catapult,DSP,52,FF,1096,catapult_fpga_latency
Throughput,2.999922002027947,catapult,BRAM,1,FF,1096,catapult_fpga_latency
Throughput,3.1855452697838293,catapult,CLB,941,FF,1095,catapult_fpga_latency
Throughput,3.1855452697838293,catapult,LUT,4602,FF,1095,catapult_fpga_latency
Throughput,3.1855452697838293,catapult,FF,1095,FF,1095,catapult_fpga_latency
Throughput,3.1855452697838293,catapult,DSP,52,FF,1095,catapult_fpga_latency
Throughput,3.1855452697838293,catapult,BRAM,1,FF,1095,catapult_fpga_latency
Throughput,3.044705409528101,catapult,CLB,1076,FF,1303,catapult_fpga_latency
Throughput,3.044705409528101,catapult,LUT,5797,FF,1303,catapult_fpga_latency
Throughput,3.044705409528101,catapult,FF,1303,FF,1303,catapult_fpga_latency
Throughput,3.044705409528101,catapult,DSP,52,FF,1303,catapult_fpga_latency
Throughput,3.044705409528101,catapult,BRAM,1,FF,1303,catapult_fpga_latency
Throughput,3.2084291851552402,catapult,CLB,421,FF,710,catapult_fpga_latency
Throughput,3.2084291851552402,catapult,LUT,2501,FF,710,catapult_fpga_latency
Throughput,3.2084291851552402,catapult,FF,710,FF,710,catapult_fpga_latency
Throughput,3.2084291851552402,catapult,DSP,10,FF,710,catapult_fpga_latency
Throughput,3.2084291851552402,catapult,BRAM,1,FF,710,catapult_fpga_latency
Throughput,3.3286842709682145,catapult,CLB,473,FF,722,catapult_fpga_latency
Throughput,3.3286842709682145,catapult,LUT,2792,FF,722,catapult_fpga_latency
Throughput,3.3286842709682145,catapult,FF,722,FF,722,catapult_fpga_latency
Throughput,3.3286842709682145,catapult,DSP,11,FF,722,catapult_fpga_latency
Throughput,3.3286842709682145,catapult,BRAM,1,FF,722,catapult_fpga_latency
Throughput,3.187931765508491,catapult,CLB,609,FF,741,catapult_fpga_latency
Throughput,3.187931765508491,catapult,LUT,3267,FF,741,catapult_fpga_latency
Throughput,3.187931765508491,catapult,FF,741,FF,741,catapult_fpga_latency
Throughput,3.187931765508491,catapult,DSP,11,FF,741,catapult_fpga_latency
Throughput,3.187931765508491,catapult,BRAM,1,FF,741,catapult_fpga_latency
Throughput,3.1278150335301773,catapult,CLB,792,FF,840,catapult_fpga_latency
Throughput,3.1278150335301773,catapult,LUT,4466,FF,840,catapult_fpga_latency
Throughput,3.1278150335301773,catapult,FF,840,FF,840,catapult_fpga_latency
Throughput,3.1278150335301773,catapult,DSP,11,FF,840,catapult_fpga_latency
Throughput,3.1278150335301773,catapult,BRAM,1,FF,840,catapult_fpga_latency
Throughput,3.209953423575824,catapult,CLB,601,FF,903,catapult_fpga_latency
Throughput,3.209953423575824,catapult,LUT,3268,FF,903,catapult_fpga_latency
Throughput,3.209953423575824,catapult,FF,903,FF,903,catapult_fpga_latency
Throughput,3.209953423575824,catapult,DSP,18,FF,903,catapult_fpga_latency
Throughput,3.209953423575824,catapult,BRAM,1,FF,903,catapult_fpga_latency
Throughput,3.261419043425794,catapult,CLB,620,FF,869,catapult_fpga_latency
Throughput,3.261419043425794,catapult,LUT,3640,FF,869,catapult_fpga_latency
Throughput,3.261419043425794,catapult,FF,869,FF,869,catapult_fpga_latency
Throughput,3.261419043425794,catapult,DSP,18,FF,869,catapult_fpga_latency
Throughput,3.261419043425794,catapult,BRAM,1,FF,869,catapult_fpga_latency
Throughput,3.2844713479141965,catapult,CLB,786,FF,959,catapult_fpga_latency
Throughput,3.2844713479141965,catapult,LUT,4337,FF,959,catapult_fpga_latency
Throughput,3.2844713479141965,catapult,FF,959,FF,959,catapult_fpga_latency
Throughput,3.2844713479141965,catapult,DSP,18,FF,959,catapult_fpga_latency
Throughput,3.2844713479141965,catapult,BRAM,1,FF,959,catapult_fpga_latency
Throughput,3.5044067915403616,catapult,CLB,1079,FF,988,catapult_fpga_latency
Throughput,3.5044067915403616,catapult,LUT,6124,FF,988,catapult_fpga_latency
Throughput,3.5044067915403616,catapult,FF,988,FF,988,catapult_fpga_latency
Throughput,3.5044067915403616,catapult,DSP,18,FF,988,catapult_fpga_latency
Throughput,3.5044067915403616,catapult,BRAM,1,FF,988,catapult_fpga_latency
Throughput,3.0931693541153074,catapult,CLB,700,FF,861,catapult_fpga_latency
Throughput,3.0931693541153074,catapult,LUT,3598,FF,861,catapult_fpga_latency
Throughput,3.0931693541153074,catapult,FF,861,FF,861,catapult_fpga_latency
Throughput,3.0931693541153074,catapult,DSP,34,FF,861,catapult_fpga_latency
Throughput,3.0931693541153074,catapult,BRAM,1,FF,861,catapult_fpga_latency
Throughput,3.067127144688656,catapult,CLB,740,FF,902,catapult_fpga_latency
Throughput,3.067127144688656,catapult,LUT,4036,FF,902,catapult_fpga_latency
Throughput,3.067127144688656,catapult,FF,902,FF,902,catapult_fpga_latency
Throughput,3.067127144688656,catapult,DSP,34,FF,902,catapult_fpga_latency
Throughput,3.067127144688656,catapult,BRAM,1,FF,902,catapult_fpga_latency
Throughput,2.9840947748500493,catapult,CLB,857,FF,957,catapult_fpga_latency
Throughput,2.9840947748500493,catapult,LUT,4356,FF,957,catapult_fpga_latency
Throughput,2.9840947748500493,catapult,FF,957,FF,957,catapult_fpga_latency
Throughput,2.9840947748500493,catapult,DSP,34,FF,957,catapult_fpga_latency
Throughput,2.9840947748500493,catapult,BRAM,1,FF,957,catapult_fpga_latency
Throughput,3.240440699935191,catapult,CLB,1143,FF,1050,catapult_fpga_latency
Throughput,3.240440699935191,catapult,LUT,6355,FF,1050,catapult_fpga_latency
Throughput,3.240440699935191,catapult,FF,1050,FF,1050,catapult_fpga_latency
Throughput,3.240440699935191,catapult,DSP,34,FF,1050,catapult_fpga_latency
Throughput,3.240440699935191,catapult,BRAM,1,FF,1050,catapult_fpga_latency
Throughput,3.0557490863310233,catapult,CLB,920,FF,1170,catapult_fpga_latency
Throughput,3.0557490863310233,catapult,LUT,4715,FF,1170,catapult_fpga_latency
Throughput,3.0557490863310233,catapult,FF,1170,FF,1170,catapult_fpga_latency
Throughput,3.0557490863310233,catapult,DSP,41,FF,1170,catapult_fpga_latency
Throughput,3.0557490863310233,catapult,BRAM,1,FF,1170,catapult_fpga_latency
Throughput,3.331600900864884,catapult,CLB,1053,FF,1229,catapult_fpga_latency
Throughput,3.331600900864884,catapult,LUT,5277,FF,1229,catapult_fpga_latency
Throughput,3.331600900864884,catapult,FF,1229,FF,1229,catapult_fpga_latency
Throughput,3.331600900864884,catapult,DSP,41,FF,1229,catapult_fpga_latency
Throughput,3.331600900864884,catapult,BRAM,1,FF,1229,catapult_fpga_latency
Throughput,2.839320039636908,catapult,CLB,1104,FF,1114,catapult_fpga_latency
Throughput,2.839320039636908,catapult,LUT,6561,FF,1114,catapult_fpga_latency
Throughput,2.839320039636908,catapult,FF,1114,FF,1114,catapult_fpga_latency
Throughput,2.839320039636908,catapult,DSP,41,FF,1114,catapult_fpga_latency
Throughput,2.839320039636908,catapult,BRAM,1,FF,1114,catapult_fpga_latency
Throughput,2.9455688335252863,catapult,CLB,1337,FF,1199,catapult_fpga_latency
Throughput,2.9455688335252863,catapult,LUT,8387,FF,1199,catapult_fpga_latency
Throughput,2.9455688335252863,catapult,FF,1199,FF,1199,catapult_fpga_latency
Throughput,2.9455688335252863,catapult,DSP,41,FF,1199,catapult_fpga_latency
Throughput,2.9455688335252863,catapult,BRAM,1,FF,1199,catapult_fpga_latency
Throughput,3.294914628761969,catapult,CLB,1034,FF,1175,catapult_fpga_latency
Throughput,3.294914628761969,catapult,LUT,4753,FF,1175,catapult_fpga_latency
Throughput,3.294914628761969,catapult,FF,1175,FF,1175,catapult_fpga_latency
Throughput,3.294914628761969,catapult,DSP,52,FF,1175,catapult_fpga_latency
Throughput,3.294914628761969,catapult,BRAM,1,FF,1175,catapult_fpga_latency
Throughput,3.0659046871550855,catapult,CLB,971,FF,1103,catapult_fpga_latency
Throughput,3.0659046871550855,catapult,LUT,5215,FF,1103,catapult_fpga_latency
Throughput,3.0659046871550855,catapult,FF,1103,FF,1103,catapult_fpga_latency
Throughput,3.0659046871550855,catapult,DSP,52,FF,1103,catapult_fpga_latency
Throughput,3.0659046871550855,catapult,BRAM,1,FF,1103,catapult_fpga_latency
Throughput,3.033465187953503,catapult,CLB,1136,FF,1179,catapult_fpga_latency
Throughput,3.033465187953503,catapult,LUT,5785,FF,1179,catapult_fpga_latency
Throughput,3.033465187953503,catapult,FF,1179,FF,1179,catapult_fpga_latency
Throughput,3.033465187953503,catapult,DSP,52,FF,1179,catapult_fpga_latency
Throughput,3.033465187953503,catapult,BRAM,1,FF,1179,catapult_fpga_latency
Throughput,2.9796401190664192,catapult,CLB,1337,FF,1327,catapult_fpga_latency
Throughput,2.9796401190664192,catapult,LUT,7855,FF,1327,catapult_fpga_latency
Throughput,2.9796401190664192,catapult,FF,1327,FF,1327,catapult_fpga_latency
Throughput,2.9796401190664192,catapult,DSP,52,FF,1327,catapult_fpga_latency
Throughput,2.9796401190664192,catapult,BRAM,1,FF,1327,catapult_fpga_latency
Throughput,2.8811220241610895,catapult,CLB,473,FF,884,catapult_fpga_latency
Throughput,2.8811220241610895,catapult,LUT,2906,FF,884,catapult_fpga_latency
Throughput,2.8811220241610895,catapult,FF,884,FF,884,catapult_fpga_latency
Throughput,2.8811220241610895,catapult,DSP,10,FF,884,catapult_fpga_latency
Throughput,2.8811220241610895,catapult,BRAM,1,FF,884,catapult_fpga_latency
Throughput,3.162315320785266,catapult,CLB,578,FF,884,catapult_fpga_latency
Throughput,3.162315320785266,catapult,LUT,3444,FF,884,catapult_fpga_latency
Throughput,3.162315320785266,catapult,FF,884,FF,884,catapult_fpga_latency
Throughput,3.162315320785266,catapult,DSP,10,FF,884,catapult_fpga_latency
Throughput,3.162315320785266,catapult,BRAM,1,FF,884,catapult_fpga_latency
Throughput,3.2525402339226934,catapult,CLB,723,FF,996,catapult_fpga_latency
Throughput,3.2525402339226934,catapult,LUT,4361,FF,996,catapult_fpga_latency
Throughput,3.2525402339226934,catapult,FF,996,FF,996,catapult_fpga_latency
Throughput,3.2525402339226934,catapult,DSP,10,FF,996,catapult_fpga_latency
Throughput,3.2525402339226934,catapult,BRAM,1,FF,996,catapult_fpga_latency
Throughput,3.2364030616372963,catapult,CLB,1051,FF,1205,catapult_fpga_latency
Throughput,3.2364030616372963,catapult,LUT,6460,FF,1205,catapult_fpga_latency
Throughput,3.2364030616372963,catapult,FF,1205,FF,1205,catapult_fpga_latency
Throughput,3.2364030616372963,catapult,DSP,10,FF,1205,catapult_fpga_latency
Throughput,3.2364030616372963,catapult,BRAM,1,FF,1205,catapult_fpga_latency
Throughput,3.2279931566545077,catapult,CLB,739,FF,967,catapult_fpga_latency
Throughput,3.2279931566545077,catapult,LUT,4199,FF,967,catapult_fpga_latency
Throughput,3.2279931566545077,catapult,FF,967,FF,967,catapult_fpga_latency
Throughput,3.2279931566545077,catapult,DSP,17,FF,967,catapult_fpga_latency
Throughput,3.2279931566545077,catapult,BRAM,1,FF,967,catapult_fpga_latency
Throughput,2.9360211628405417,catapult,CLB,789,FF,1039,catapult_fpga_latency
Throughput,2.9360211628405417,catapult,LUT,4770,FF,1039,catapult_fpga_latency
Throughput,2.9360211628405417,catapult,FF,1039,FF,1039,catapult_fpga_latency
Throughput,2.9360211628405417,catapult,DSP,17,FF,1039,catapult_fpga_latency
Throughput,2.9360211628405417,catapult,BRAM,1,FF,1039,catapult_fpga_latency
Throughput,3.0821010066141885,catapult,CLB,1068,FF,1076,catapult_fpga_latency
Throughput,3.0821010066141885,catapult,LUT,6214,FF,1076,catapult_fpga_latency
Throughput,3.0821010066141885,catapult,FF,1076,FF,1076,catapult_fpga_latency
Throughput,3.0821010066141885,catapult,DSP,17,FF,1076,catapult_fpga_latency
Throughput,3.0821010066141885,catapult,BRAM,1,FF,1076,catapult_fpga_latency
Throughput,3.0315891590371673,catapult,CLB,1485,FF,1262,catapult_fpga_latency
Throughput,3.0315891590371673,catapult,LUT,9316,FF,1262,catapult_fpga_latency
Throughput,3.0315891590371673,catapult,FF,1262,FF,1262,catapult_fpga_latency
Throughput,3.0315891590371673,catapult,DSP,17,FF,1262,catapult_fpga_latency
Throughput,3.0315891590371673,catapult,BRAM,1,FF,1262,catapult_fpga_latency
Throughput,2.9668220292469316,catapult,CLB,756,FF,1110,catapult_fpga_latency
Throughput,2.9668220292469316,catapult,LUT,3991,FF,1110,catapult_fpga_latency
Throughput,2.9668220292469316,catapult,FF,1110,FF,1110,catapult_fpga_latency
Throughput,2.9668220292469316,catapult,DSP,34,FF,1110,catapult_fpga_latency
Throughput,2.9668220292469316,catapult,BRAM,1,FF,1110,catapult_fpga_latency
Throughput,3.076421383589753,catapult,CLB,831,FF,1185,catapult_fpga_latency
Throughput,3.076421383589753,catapult,LUT,4632,FF,1185,catapult_fpga_latency
Throughput,3.076421383589753,catapult,FF,1185,FF,1185,catapult_fpga_latency
Throughput,3.076421383589753,catapult,DSP,34,FF,1185,catapult_fpga_latency
Throughput,3.076421383589753,catapult,BRAM,1,FF,1185,catapult_fpga_latency
Throughput,3.0495707729137123,catapult,CLB,1148,FF,1337,catapult_fpga_latency
Throughput,3.0495707729137123,catapult,LUT,6073,FF,1337,catapult_fpga_latency
Throughput,3.0495707729137123,catapult,FF,1337,FF,1337,catapult_fpga_latency
Throughput,3.0495707729137123,catapult,DSP,34,FF,1337,catapult_fpga_latency
Throughput,3.0495707729137123,catapult,BRAM,1,FF,1337,catapult_fpga_latency
Throughput,2.8931250669035173,catapult,CLB,1498,FF,1531,catapult_fpga_latency
Throughput,2.8931250669035173,catapult,LUT,8975,FF,1531,catapult_fpga_latency
Throughput,2.8931250669035173,catapult,FF,1531,FF,1531,catapult_fpga_latency
Throughput,2.8931250669035173,catapult,DSP,34,FF,1531,catapult_fpga_latency
Throughput,2.8931250669035173,catapult,BRAM,1,FF,1531,catapult_fpga_latency
Throughput,2.9374269315050787,catapult,CLB,1081,FF,1361,catapult_fpga_latency
Throughput,2.9374269315050787,catapult,LUT,5913,FF,1361,catapult_fpga_latency
Throughput,2.9374269315050787,catapult,FF,1361,FF,1361,catapult_fpga_latency
Throughput,2.9374269315050787,catapult,DSP,41,FF,1361,catapult_fpga_latency
Throughput,2.9374269315050787,catapult,BRAM,1,FF,1361,catapult_fpga_latency
Throughput,3.176842091886981,catapult,CLB,1180,FF,1366,catapult_fpga_latency
Throughput,3.176842091886981,catapult,LUT,6712,FF,1366,catapult_fpga_latency
Throughput,3.176842091886981,catapult,FF,1366,FF,1366,catapult_fpga_latency
Throughput,3.176842091886981,catapult,DSP,41,FF,1366,catapult_fpga_latency
Throughput,3.176842091886981,catapult,BRAM,1,FF,1366,catapult_fpga_latency
Throughput,3.164246545433834,catapult,CLB,1567,FF,1528,catapult_fpga_latency
Throughput,3.164246545433834,catapult,LUT,8890,FF,1528,catapult_fpga_latency
Throughput,3.164246545433834,catapult,FF,1528,FF,1528,catapult_fpga_latency
Throughput,3.164246545433834,catapult,DSP,41,FF,1528,catapult_fpga_latency
Throughput,3.164246545433834,catapult,BRAM,1,FF,1528,catapult_fpga_latency
Throughput,3.2407662467713867,catapult,CLB,2122,FF,1680,catapult_fpga_latency
Throughput,3.2407662467713867,catapult,LUT,12884,FF,1680,catapult_fpga_latency
Throughput,3.2407662467713867,catapult,FF,1680,FF,1680,catapult_fpga_latency
Throughput,3.2407662467713867,catapult,DSP,41,FF,1680,catapult_fpga_latency
Throughput,3.2407662467713867,catapult,BRAM,1,FF,1680,catapult_fpga_latency
Throughput,2.7657544286642786,catapult,CLB,966,FF,1510,catapult_fpga_latency
Throughput,2.7657544286642786,catapult,LUT,4780,FF,1510,catapult_fpga_latency
Throughput,2.7657544286642786,catapult,FF,1510,FF,1510,catapult_fpga_latency
Throughput,2.7657544286642786,catapult,DSP,51,FF,1510,catapult_fpga_latency
Throughput,2.7657544286642786,catapult,BRAM,1,FF,1510,catapult_fpga_latency
Throughput,2.934737311663233,catapult,CLB,1084,FF,1457,catapult_fpga_latency
Throughput,2.934737311663233,catapult,LUT,5938,FF,1457,catapult_fpga_latency
Throughput,2.934737311663233,catapult,FF,1457,FF,1457,catapult_fpga_latency
Throughput,2.934737311663233,catapult,DSP,52,FF,1457,catapult_fpga_latency
Throughput,2.934737311663233,catapult,BRAM,1,FF,1457,catapult_fpga_latency
Throughput,2.897987926982296,catapult,CLB,1282,FF,1448,catapult_fpga_latency
Throughput,2.897987926982296,catapult,LUT,7440,FF,1448,catapult_fpga_latency
Throughput,2.897987926982296,catapult,FF,1448,FF,1448,catapult_fpga_latency
Throughput,2.897987926982296,catapult,DSP,52,FF,1448,catapult_fpga_latency
Throughput,2.897987926982296,catapult,BRAM,1,FF,1448,catapult_fpga_latency
Throughput,2.9481653566985266,catapult,CLB,1824,FF,1794,catapult_fpga_latency
Throughput,2.9481653566985266,catapult,LUT,9944,FF,1794,catapult_fpga_latency
Throughput,2.9481653566985266,catapult,FF,1794,FF,1794,catapult_fpga_latency
Throughput,2.9481653566985266,catapult,DSP,52,FF,1794,catapult_fpga_latency
Throughput,2.9481653566985266,catapult,BRAM,1,FF,1794,catapult_fpga_latency
Throughput,2.914780560745484,catapult,CLB,490,FF,735,catapult_fpga_latency
Throughput,2.914780560745484,catapult,LUT,2863,FF,735,catapult_fpga_latency
Throughput,2.914780560745484,catapult,FF,735,FF,735,catapult_fpga_latency
Throughput,2.914780560745484,catapult,DSP,11,FF,735,catapult_fpga_latency
Throughput,2.914780560745484,catapult,BRAM,1,FF,735,catapult_fpga_latency
Throughput,3.334444814938313,catapult,CLB,577,FF,718,catapult_fpga_latency
Throughput,3.334444814938313,catapult,LUT,3180,FF,718,catapult_fpga_latency
Throughput,3.334444814938313,catapult,FF,718,FF,718,catapult_fpga_latency
Throughput,3.334444814938313,catapult,DSP,10,FF,718,catapult_fpga_latency
Throughput,3.334444814938313,catapult,BRAM,1,FF,718,catapult_fpga_latency
Throughput,3.247196046214094,catapult,CLB,686,FF,764,catapult_fpga_latency
Throughput,3.247196046214094,catapult,LUT,3781,FF,764,catapult_fpga_latency
Throughput,3.247196046214094,catapult,FF,764,FF,764,catapult_fpga_latency
Throughput,3.247196046214094,catapult,DSP,11,FF,764,catapult_fpga_latency
Throughput,3.247196046214094,catapult,BRAM,1,FF,764,catapult_fpga_latency
Throughput,3.1629154489442186,catapult,CLB,941,FF,867,catapult_fpga_latency
Throughput,3.1629154489442186,catapult,LUT,5492,FF,867,catapult_fpga_latency
Throughput,3.1629154489442186,catapult,FF,867,FF,867,catapult_fpga_latency
Throughput,3.1629154489442186,catapult,DSP,11,FF,867,catapult_fpga_latency
Throughput,3.1629154489442186,catapult,BRAM,1,FF,867,catapult_fpga_latency
Throughput,3.134648840963591,catapult,CLB,678,FF,826,catapult_fpga_latency
Throughput,3.134648840963591,catapult,LUT,3829,FF,826,catapult_fpga_latency
Throughput,3.134648840963591,catapult,FF,826,FF,826,catapult_fpga_latency
Throughput,3.134648840963591,catapult,DSP,18,FF,826,catapult_fpga_latency
Throughput,3.134648840963591,catapult,BRAM,1,FF,826,catapult_fpga_latency
Throughput,3.2307881184536154,catapult,CLB,740,FF,781,catapult_fpga_latency
Throughput,3.2307881184536154,catapult,LUT,4392,FF,781,catapult_fpga_latency
Throughput,3.2307881184536154,catapult,FF,781,FF,781,catapult_fpga_latency
Throughput,3.2307881184536154,catapult,DSP,18,FF,781,catapult_fpga_latency
Throughput,3.2307881184536154,catapult,BRAM,1,FF,781,catapult_fpga_latency
Throughput,3.2037522346171836,catapult,CLB,992,FF,836,catapult_fpga_latency
Throughput,3.2037522346171836,catapult,LUT,5598,FF,836,catapult_fpga_latency
Throughput,3.2037522346171836,catapult,FF,836,FF,836,catapult_fpga_latency
Throughput,3.2037522346171836,catapult,DSP,18,FF,836,catapult_fpga_latency
Throughput,3.2037522346171836,catapult,BRAM,1,FF,836,catapult_fpga_latency
Throughput,3.2290563405750303,catapult,CLB,1334,FF,905,catapult_fpga_latency
Throughput,3.2290563405750303,catapult,LUT,7717,FF,905,catapult_fpga_latency
Throughput,3.2290563405750303,catapult,FF,905,FF,905,catapult_fpga_latency
Throughput,3.2290563405750303,catapult,DSP,18,FF,905,catapult_fpga_latency
Throughput,3.2290563405750303,catapult,BRAM,1,FF,905,catapult_fpga_latency
Throughput,3.1220438147628964,catapult,CLB,741,FF,922,catapult_fpga_latency
Throughput,3.1220438147628964,catapult,LUT,4265,FF,922,catapult_fpga_latency
Throughput,3.1220438147628964,catapult,FF,922,FF,922,catapult_fpga_latency
Throughput,3.1220438147628964,catapult,DSP,34,FF,922,catapult_fpga_latency
Throughput,3.1220438147628964,catapult,BRAM,1,FF,922,catapult_fpga_latency
Throughput,3.1574128159386197,catapult,CLB,824,FF,906,catapult_fpga_latency
Throughput,3.1574128159386197,catapult,LUT,4692,FF,906,catapult_fpga_latency
Throughput,3.1574128159386197,catapult,FF,906,FF,906,catapult_fpga_latency
Throughput,3.1574128159386197,catapult,DSP,34,FF,906,catapult_fpga_latency
Throughput,3.1574128159386197,catapult,BRAM,1,FF,906,catapult_fpga_latency
Throughput,3.0274498881357266,catapult,CLB,984,FF,922,catapult_fpga_latency
Throughput,3.0274498881357266,catapult,LUT,5843,FF,922,catapult_fpga_latency
Throughput,3.0274498881357266,catapult,FF,922,FF,922,catapult_fpga_latency
Throughput,3.0274498881357266,catapult,DSP,34,FF,922,catapult_fpga_latency
Throughput,3.0274498881357266,catapult,BRAM,1,FF,922,catapult_fpga_latency
Throughput,3.1939595836354284,catapult,CLB,1315,FF,1012,catapult_fpga_latency
Throughput,3.1939595836354284,catapult,LUT,7617,FF,1012,catapult_fpga_latency
Throughput,3.1939595836354284,catapult,FF,1012,FF,1012,catapult_fpga_latency
Throughput,3.1939595836354284,catapult,DSP,34,FF,1012,catapult_fpga_latency
Throughput,3.1939595836354284,catapult,BRAM,1,FF,1012,catapult_fpga_latency
Throughput,2.8838389664321142,catapult,CLB,1034,FF,1105,catapult_fpga_latency
Throughput,2.8838389664321142,catapult,LUT,5555,FF,1105,catapult_fpga_latency
Throughput,2.8838389664321142,catapult,FF,1105,FF,1105,catapult_fpga_latency
Throughput,2.8838389664321142,catapult,DSP,41,FF,1105,catapult_fpga_latency
Throughput,2.8838389664321142,catapult,BRAM,1,FF,1105,catapult_fpga_latency
Throughput,2.952752999258859,catapult,CLB,1167,FF,1157,catapult_fpga_latency
Throughput,2.952752999258859,catapult,LUT,6621,FF,1157,catapult_fpga_latency
Throughput,2.952752999258859,catapult,FF,1157,FF,1157,catapult_fpga_latency
Throughput,2.952752999258859,catapult,DSP,41,FF,1157,catapult_fpga_latency
Throughput,2.952752999258859,catapult,BRAM,1,FF,1157,catapult_fpga_latency
Throughput,2.8787996556955613,catapult,CLB,1439,FF,1239,catapult_fpga_latency
Throughput,2.8787996556955613,catapult,LUT,8356,FF,1239,catapult_fpga_latency
Throughput,2.8787996556955613,catapult,FF,1239,FF,1239,catapult_fpga_latency
Throughput,2.8787996556955613,catapult,DSP,41,FF,1239,catapult_fpga_latency
Throughput,2.8787996556955613,catapult,BRAM,1,FF,1239,catapult_fpga_latency
Throughput,3.0119665430756397,catapult,CLB,2106,FF,1220,catapult_fpga_latency
Throughput,3.0119665430756397,catapult,LUT,11493,FF,1220,catapult_fpga_latency
Throughput,3.0119665430756397,catapult,FF,1220,FF,1220,catapult_fpga_latency
Throughput,3.0119665430756397,catapult,DSP,41,FF,1220,catapult_fpga_latency
Throughput,3.0119665430756397,catapult,BRAM,1,FF,1220,catapult_fpga_latency
Throughput,2.9973952635160046,catapult,CLB,1033,FF,1177,catapult_fpga_latency
Throughput,2.9973952635160046,catapult,LUT,5136,FF,1177,catapult_fpga_latency
Throughput,2.9973952635160046,catapult,FF,1177,FF,1177,catapult_fpga_latency
Throughput,2.9973952635160046,catapult,DSP,52,FF,1177,catapult_fpga_latency
Throughput,2.9973952635160046,catapult,BRAM,1,FF,1177,catapult_fpga_latency
Throughput,3.2037522346171836,catapult,CLB,1113,FF,1175,catapult_fpga_latency
Throughput,3.2037522346171836,catapult,LUT,6122,FF,1175,catapult_fpga_latency
Throughput,3.2037522346171836,catapult,FF,1175,FF,1175,catapult_fpga_latency
Throughput,3.2037522346171836,catapult,DSP,52,FF,1175,catapult_fpga_latency
Throughput,3.2037522346171836,catapult,BRAM,1,FF,1175,catapult_fpga_latency
Throughput,3.1286957718805337,catapult,CLB,1300,FF,1195,catapult_fpga_latency
Throughput,3.1286957718805337,catapult,LUT,7347,FF,1195,catapult_fpga_latency
Throughput,3.1286957718805337,catapult,FF,1195,FF,1195,catapult_fpga_latency
Throughput,3.1286957718805337,catapult,DSP,52,FF,1195,catapult_fpga_latency
Throughput,3.1286957718805337,catapult,BRAM,1,FF,1195,catapult_fpga_latency
Throughput,3.102622336398724,catapult,CLB,1518,FF,1358,catapult_fpga_latency
Throughput,3.102622336398724,catapult,LUT,8679,FF,1358,catapult_fpga_latency
Throughput,3.102622336398724,catapult,FF,1358,FF,1358,catapult_fpga_latency
Throughput,3.102622336398724,catapult,DSP,52,FF,1358,catapult_fpga_latency
Throughput,3.102622336398724,catapult,BRAM,1,FF,1358,catapult_fpga_latency
Throughput,3.17258883248731,catapult,CLB,566,FF,1038,catapult_fpga_latency
Throughput,3.17258883248731,catapult,LUT,3278,FF,1038,catapult_fpga_latency
Throughput,3.17258883248731,catapult,FF,1038,FF,1038,catapult_fpga_latency
Throughput,3.17258883248731,catapult,DSP,10,FF,1038,catapult_fpga_latency
Throughput,3.17258883248731,catapult,BRAM,1,FF,1038,catapult_fpga_latency
Throughput,2.958413580301699,catapult,CLB,670,FF,1069,catapult_fpga_latency
Throughput,2.958413580301699,catapult,LUT,3880,FF,1069,catapult_fpga_latency
Throughput,2.958413580301699,catapult,FF,1069,FF,1069,catapult_fpga_latency
Throughput,2.958413580301699,catapult,DSP,10,FF,1069,catapult_fpga_latency
Throughput,2.958413580301699,catapult,BRAM,1,FF,1069,catapult_fpga_latency
Throughput,3.167092640626831,catapult,CLB,857,FF,1179,catapult_fpga_latency
Throughput,3.167092640626831,catapult,LUT,5141,FF,1179,catapult_fpga_latency
Throughput,3.167092640626831,catapult,FF,1179,FF,1179,catapult_fpga_latency
Throughput,3.167092640626831,catapult,DSP,10,FF,1179,catapult_fpga_latency
Throughput,3.167092640626831,catapult,BRAM,1,FF,1179,catapult_fpga_latency
Throughput,3.165388377326956,catapult,CLB,1323,FF,1458,catapult_fpga_latency
Throughput,3.165388377326956,catapult,LUT,7961,FF,1458,catapult_fpga_latency
Throughput,3.165388377326956,catapult,FF,1458,FF,1458,catapult_fpga_latency
Throughput,3.165388377326956,catapult,DSP,10,FF,1458,catapult_fpga_latency
Throughput,3.165388377326956,catapult,BRAM,1,FF,1458,catapult_fpga_latency
Throughput,3.032002789442566,catapult,CLB,889,FF,1258,catapult_fpga_latency
Throughput,3.032002789442566,catapult,LUT,5218,FF,1258,catapult_fpga_latency
Throughput,3.032002789442566,catapult,FF,1258,FF,1258,catapult_fpga_latency
Throughput,3.032002789442566,catapult,DSP,17,FF,1258,catapult_fpga_latency
Throughput,3.032002789442566,catapult,BRAM,1,FF,1258,catapult_fpga_latency
Throughput,3.152217427349269,catapult,CLB,967,FF,1123,catapult_fpga_latency
Throughput,3.152217427349269,catapult,LUT,5794,FF,1123,catapult_fpga_latency
Throughput,3.152217427349269,catapult,FF,1123,FF,1123,catapult_fpga_latency
Throughput,3.152217427349269,catapult,DSP,17,FF,1123,catapult_fpga_latency
Throughput,3.152217427349269,catapult,BRAM,1,FF,1123,catapult_fpga_latency
Throughput,3.078116438988654,catapult,CLB,1344,FF,1276,catapult_fpga_latency
Throughput,3.078116438988654,catapult,LUT,8158,FF,1276,catapult_fpga_latency
Throughput,3.078116438988654,catapult,FF,1276,FF,1276,catapult_fpga_latency
Throughput,3.078116438988654,catapult,DSP,17,FF,1276,catapult_fpga_latency
Throughput,3.078116438988654,catapult,BRAM,1,FF,1276,catapult_fpga_latency
Throughput,3.203249376167184,catapult,CLB,2018,FF,1564,catapult_fpga_latency
Throughput,3.203249376167184,catapult,LUT,12602,FF,1564,catapult_fpga_latency
Throughput,3.203249376167184,catapult,FF,1564,FF,1564,catapult_fpga_latency
Throughput,3.203249376167184,catapult,DSP,17,FF,1564,catapult_fpga_latency
Throughput,3.203249376167184,catapult,BRAM,1,FF,1564,catapult_fpga_latency
Throughput,3.1060627238306453,catapult,CLB,1015,FF,1601,catapult_fpga_latency
Throughput,3.1060627238306453,catapult,LUT,5432,FF,1601,catapult_fpga_latency
Throughput,3.1060627238306453,catapult,FF,1601,FF,1601,catapult_fpga_latency
Throughput,3.1060627238306453,catapult,DSP,34,FF,1601,catapult_fpga_latency
Throughput,3.1060627238306453,catapult,BRAM,1,FF,1601,catapult_fpga_latency
Throughput,3.0679646202319995,catapult,CLB,979,FF,1539,catapult_fpga_latency
Throughput,3.0679646202319995,catapult,LUT,5923,FF,1539,catapult_fpga_latency
Throughput,3.0679646202319995,catapult,FF,1539,FF,1539,catapult_fpga_latency
Throughput,3.0679646202319995,catapult,DSP,34,FF,1539,catapult_fpga_latency
Throughput,3.0679646202319995,catapult,BRAM,1,FF,1539,catapult_fpga_latency
Throughput,3.0406966844243355,catapult,CLB,1394,FF,1706,catapult_fpga_latency
Throughput,3.0406966844243355,catapult,LUT,7844,FF,1706,catapult_fpga_latency
Throughput,3.0406966844243355,catapult,FF,1706,FF,1706,catapult_fpga_latency
Throughput,3.0406966844243355,catapult,DSP,34,FF,1706,catapult_fpga_latency
Throughput,3.0406966844243355,catapult,BRAM,1,FF,1706,catapult_fpga_latency
Throughput,3.038423908750053,catapult,CLB,2066,FF,1993,catapult_fpga_latency
Throughput,3.038423908750053,catapult,LUT,12620,FF,1993,catapult_fpga_latency
Throughput,3.038423908750053,catapult,FF,1993,FF,1993,catapult_fpga_latency
Throughput,3.038423908750053,catapult,DSP,34,FF,1993,catapult_fpga_latency
Throughput,3.038423908750053,catapult,BRAM,1,FF,1993,catapult_fpga_latency
Throughput,3.016381970481686,catapult,CLB,1353,FF,1541,catapult_fpga_latency
Throughput,3.016381970481686,catapult,LUT,7955,FF,1541,catapult_fpga_latency
Throughput,3.016381970481686,catapult,FF,1541,FF,1541,catapult_fpga_latency
Throughput,3.016381970481686,catapult,DSP,41,FF,1541,catapult_fpga_latency
Throughput,3.016381970481686,catapult,BRAM,1,FF,1541,catapult_fpga_latency
Throughput,2.665330447668902,catapult,CLB,1349,FF,1491,catapult_fpga_latency
Throughput,2.665330447668902,catapult,LUT,8437,FF,1491,catapult_fpga_latency
Throughput,2.665330447668902,catapult,FF,1491,FF,1491,catapult_fpga_latency
Throughput,2.665330447668902,catapult,DSP,41,FF,1491,catapult_fpga_latency
Throughput,2.665330447668902,catapult,BRAM,1,FF,1491,catapult_fpga_latency
Throughput,3.023093410563293,catapult,CLB,2083,FF,1713,catapult_fpga_latency
Throughput,3.023093410563293,catapult,LUT,12721,FF,1713,catapult_fpga_latency
Throughput,3.023093410563293,catapult,FF,1713,FF,1713,catapult_fpga_latency
Throughput,3.023093410563293,catapult,DSP,41,FF,1713,catapult_fpga_latency
Throughput,3.023093410563293,catapult,BRAM,1,FF,1713,catapult_fpga_latency
Throughput,2.97001179094681,catapult,CLB,1220,FF,1638,catapult_fpga_latency
Throughput,2.97001179094681,catapult,LUT,6511,FF,1638,catapult_fpga_latency
Throughput,2.97001179094681,catapult,FF,1638,FF,1638,catapult_fpga_latency
Throughput,2.97001179094681,catapult,DSP,55,FF,1638,catapult_fpga_latency
Throughput,2.97001179094681,catapult,BRAM,1,FF,1638,catapult_fpga_latency
Throughput,3.1234382808595704,catapult,CLB,1750,FF,1695,catapult_fpga_latency
Throughput,3.1234382808595704,catapult,LUT,9523,FF,1695,catapult_fpga_latency
Throughput,3.1234382808595704,catapult,FF,1695,FF,1695,catapult_fpga_latency
Throughput,3.1234382808595704,catapult,DSP,52,FF,1695,catapult_fpga_latency
Throughput,3.1234382808595704,catapult,BRAM,1,FF,1695,catapult_fpga_latency
Throughput,3.870553218171473,catapult,CLB,401,FF,677,catapult_fpga_latency
Throughput,3.870553218171473,catapult,LUT,2112,FF,677,catapult_fpga_latency
Throughput,3.870553218171473,catapult,FF,677,FF,677,catapult_fpga_latency
Throughput,3.870553218171473,catapult,DSP,14,FF,677,catapult_fpga_latency
Throughput,3.870553218171473,catapult,BRAM,1,FF,677,catapult_fpga_latency
Throughput,3.6983069150942693,catapult,CLB,415,FF,749,catapult_fpga_latency
Throughput,3.6983069150942693,catapult,LUT,2315,FF,749,catapult_fpga_latency
Throughput,3.6983069150942693,catapult,FF,749,FF,749,catapult_fpga_latency
Throughput,3.6983069150942693,catapult,DSP,14,FF,749,catapult_fpga_latency
Throughput,3.6983069150942693,catapult,BRAM,1,FF,749,catapult_fpga_latency
Throughput,3.7862868263722453,catapult,CLB,529,FF,721,catapult_fpga_latency
Throughput,3.7862868263722453,catapult,LUT,2645,FF,721,catapult_fpga_latency
Throughput,3.7862868263722453,catapult,FF,721,FF,721,catapult_fpga_latency
Throughput,3.7862868263722453,catapult,DSP,14,FF,721,catapult_fpga_latency
Throughput,3.7862868263722453,catapult,BRAM,1,FF,721,catapult_fpga_latency
Throughput,3.7719337950180294,catapult,CLB,630,FF,804,catapult_fpga_latency
Throughput,3.7719337950180294,catapult,LUT,3323,FF,804,catapult_fpga_latency
Throughput,3.7719337950180294,catapult,FF,804,FF,804,catapult_fpga_latency
Throughput,3.7719337950180294,catapult,DSP,14,FF,804,catapult_fpga_latency
Throughput,3.7719337950180294,catapult,BRAM,1,FF,804,catapult_fpga_latency
Throughput,3.5627253423779055,catapult,CLB,554,FF,956,catapult_fpga_latency
Throughput,3.5627253423779055,catapult,LUT,2968,FF,956,catapult_fpga_latency
Throughput,3.5627253423779055,catapult,FF,956,FF,956,catapult_fpga_latency
Throughput,3.5627253423779055,catapult,DSP,29,FF,956,catapult_fpga_latency
Throughput,3.5627253423779055,catapult,BRAM,1,FF,956,catapult_fpga_latency
Throughput,3.344638210484772,catapult,CLB,619,FF,930,catapult_fpga_latency
Throughput,3.344638210484772,catapult,LUT,3277,FF,930,catapult_fpga_latency
Throughput,3.344638210484772,catapult,FF,930,FF,930,catapult_fpga_latency
Throughput,3.344638210484772,catapult,DSP,29,FF,930,catapult_fpga_latency
Throughput,3.344638210484772,catapult,BRAM,1,FF,930,catapult_fpga_latency
Throughput,3.557541454251796,catapult,CLB,675,FF,989,catapult_fpga_latency
Throughput,3.557541454251796,catapult,LUT,3655,FF,989,catapult_fpga_latency
Throughput,3.557541454251796,catapult,FF,989,FF,989,catapult_fpga_latency
Throughput,3.557541454251796,catapult,DSP,29,FF,989,catapult_fpga_latency
Throughput,3.557541454251796,catapult,BRAM,1,FF,989,catapult_fpga_latency
Throughput,3.7071362372567194,catapult,CLB,916,FF,1128,catapult_fpga_latency
Throughput,3.7071362372567194,catapult,LUT,4507,FF,1128,catapult_fpga_latency
Throughput,3.7071362372567194,catapult,FF,1128,FF,1128,catapult_fpga_latency
Throughput,3.7071362372567194,catapult,DSP,29,FF,1128,catapult_fpga_latency
Throughput,3.7071362372567194,catapult,BRAM,1,FF,1128,catapult_fpga_latency
Throughput,3.722093603209933,catapult,CLB,693,FF,1014,catapult_fpga_latency
Throughput,3.722093603209933,catapult,LUT,3398,FF,1014,catapult_fpga_latency
Throughput,3.722093603209933,catapult,FF,1014,FF,1014,catapult_fpga_latency
Throughput,3.722093603209933,catapult,DSP,41,FF,1014,catapult_fpga_latency
Throughput,3.722093603209933,catapult,BRAM,1,FF,1014,catapult_fpga_latency
Throughput,3.5525871716077235,catapult,CLB,724,FF,993,catapult_fpga_latency
Throughput,3.5525871716077235,catapult,LUT,3716,FF,993,catapult_fpga_latency
Throughput,3.5525871716077235,catapult,FF,993,FF,993,catapult_fpga_latency
Throughput,3.5525871716077235,catapult,DSP,41,FF,993,catapult_fpga_latency
Throughput,3.5525871716077235,catapult,BRAM,1,FF,993,catapult_fpga_latency
Throughput,3.648902592545292,catapult,CLB,779,FF,991,catapult_fpga_latency
Throughput,3.648902592545292,catapult,LUT,3995,FF,991,catapult_fpga_latency
Throughput,3.648902592545292,catapult,FF,991,FF,991,catapult_fpga_latency
Throughput,3.648902592545292,catapult,DSP,41,FF,991,catapult_fpga_latency
Throughput,3.648902592545292,catapult,BRAM,1,FF,991,catapult_fpga_latency
Throughput,3.7058311252756213,catapult,CLB,950,FF,1214,catapult_fpga_latency
Throughput,3.7058311252756213,catapult,LUT,4876,FF,1214,catapult_fpga_latency
Throughput,3.7058311252756213,catapult,FF,1214,FF,1214,catapult_fpga_latency
Throughput,3.7058311252756213,catapult,DSP,41,FF,1214,catapult_fpga_latency
Throughput,3.7058311252756213,catapult,BRAM,1,FF,1214,catapult_fpga_latency
Throughput,3.4851948920983657,catapult,CLB,809,FF,1269,catapult_fpga_latency
Throughput,3.4851948920983657,catapult,LUT,4449,FF,1269,catapult_fpga_latency
Throughput,3.4851948920983657,catapult,FF,1269,FF,1269,catapult_fpga_latency
Throughput,3.4851948920983657,catapult,DSP,53,FF,1269,catapult_fpga_latency
Throughput,3.4851948920983657,catapult,BRAM,1,FF,1269,catapult_fpga_latency
Throughput,3.3905545930147793,catapult,CLB,960,FF,1147,catapult_fpga_latency
Throughput,3.3905545930147793,catapult,LUT,4782,FF,1147,catapult_fpga_latency
Throughput,3.3905545930147793,catapult,FF,1147,FF,1147,catapult_fpga_latency
Throughput,3.3905545930147793,catapult,DSP,53,FF,1147,catapult_fpga_latency
Throughput,3.3905545930147793,catapult,BRAM,1,FF,1147,catapult_fpga_latency
Throughput,3.3706350276392074,catapult,CLB,1032,FF,1161,catapult_fpga_latency
Throughput,3.3706350276392074,catapult,LUT,5277,FF,1161,catapult_fpga_latency
Throughput,3.3706350276392074,catapult,FF,1161,FF,1161,catapult_fpga_latency
Throughput,3.3706350276392074,catapult,DSP,53,FF,1161,catapult_fpga_latency
Throughput,3.3706350276392074,catapult,BRAM,1,FF,1161,catapult_fpga_latency
Throughput,3.5404245677141604,catapult,CLB,1266,FF,1366,catapult_fpga_latency
Throughput,3.5404245677141604,catapult,LUT,6471,FF,1366,catapult_fpga_latency
Throughput,3.5404245677141604,catapult,FF,1366,FF,1366,catapult_fpga_latency
Throughput,3.5404245677141604,catapult,DSP,53,FF,1366,catapult_fpga_latency
Throughput,3.5404245677141604,catapult,BRAM,1,FF,1366,catapult_fpga_latency
Throughput,3.8849586057660557,catapult,CLB,1396,FF,758,catapult_fpga_latency
Throughput,3.8849586057660557,catapult,LUT,5858,FF,758,catapult_fpga_latency
Throughput,3.8849586057660557,catapult,FF,758,FF,758,catapult_fpga_latency
Throughput,3.8849586057660557,catapult,DSP,125,FF,758,catapult_fpga_latency
Throughput,3.8849586057660557,catapult,BRAM,1,FF,758,catapult_fpga_latency
Throughput,3.722744854235925,catapult,CLB,1437,FF,723,catapult_fpga_latency
Throughput,3.722744854235925,catapult,LUT,6082,FF,723,catapult_fpga_latency
Throughput,3.722744854235925,catapult,FF,723,FF,723,catapult_fpga_latency
Throughput,3.722744854235925,catapult,DSP,125,FF,723,catapult_fpga_latency
Throughput,3.722744854235925,catapult,BRAM,1,FF,723,catapult_fpga_latency
Throughput,3.4826095890172426,catapult,CLB,1411,FF,708,catapult_fpga_latency
Throughput,3.4826095890172426,catapult,LUT,6362,FF,708,catapult_fpga_latency
Throughput,3.4826095890172426,catapult,FF,708,FF,708,catapult_fpga_latency
Throughput,3.4826095890172426,catapult,DSP,125,FF,708,catapult_fpga_latency
Throughput,3.4826095890172426,catapult,BRAM,1,FF,708,catapult_fpga_latency
Throughput,3.6196474463387265,catapult,CLB,1716,FF,1106,catapult_fpga_latency
Throughput,3.6196474463387265,catapult,LUT,7511,FF,1106,catapult_fpga_latency
Throughput,3.6196474463387265,catapult,FF,1106,FF,1106,catapult_fpga_latency
Throughput,3.6196474463387265,catapult,DSP,125,FF,1106,catapult_fpga_latency
Throughput,3.6196474463387265,catapult,BRAM,1,FF,1106,catapult_fpga_latency
Throughput,3.7578727433974173,catapult,CLB,416,FF,759,catapult_fpga_latency
Throughput,3.7578727433974173,catapult,LUT,2406,FF,759,catapult_fpga_latency
Throughput,3.7578727433974173,catapult,FF,759,FF,759,catapult_fpga_latency
Throughput,3.7578727433974173,catapult,DSP,13,FF,759,catapult_fpga_latency
Throughput,3.7578727433974173,catapult,BRAM,1,FF,759,catapult_fpga_latency
Throughput,3.9985605182134436,catapult,CLB,497,FF,731,catapult_fpga_latency
Throughput,3.9985605182134436,catapult,LUT,2681,FF,731,catapult_fpga_latency
Throughput,3.9985605182134436,catapult,FF,731,FF,731,catapult_fpga_latency
Throughput,3.9985605182134436,catapult,DSP,13,FF,731,catapult_fpga_latency
Throughput,3.9985605182134436,catapult,BRAM,1,FF,731,catapult_fpga_latency
Throughput,3.755262060962924,catapult,CLB,614,FF,816,catapult_fpga_latency
Throughput,3.755262060962924,catapult,LUT,3243,FF,816,catapult_fpga_latency
Throughput,3.755262060962924,catapult,FF,816,FF,816,catapult_fpga_latency
Throughput,3.755262060962924,catapult,DSP,13,FF,816,catapult_fpga_latency
Throughput,3.755262060962924,catapult,BRAM,1,FF,816,catapult_fpga_latency
Throughput,3.7394780436546666,catapult,CLB,823,FF,872,catapult_fpga_latency
Throughput,3.7394780436546666,catapult,LUT,4475,FF,872,catapult_fpga_latency
Throughput,3.7394780436546666,catapult,FF,872,FF,872,catapult_fpga_latency
Throughput,3.7394780436546666,catapult,DSP,13,FF,872,catapult_fpga_latency
Throughput,3.7394780436546666,catapult,BRAM,1,FF,872,catapult_fpga_latency
Throughput,3.4979099987757314,catapult,CLB,589,FF,974,catapult_fpga_latency
Throughput,3.4979099987757314,catapult,LUT,3269,FF,974,catapult_fpga_latency
Throughput,3.4979099987757314,catapult,FF,974,FF,974,catapult_fpga_latency
Throughput,3.4979099987757314,catapult,DSP,28,FF,974,catapult_fpga_latency
Throughput,3.4979099987757314,catapult,BRAM,1,FF,974,catapult_fpga_latency
Throughput,3.7353853049942103,catapult,CLB,660,FF,1020,catapult_fpga_latency
Throughput,3.7353853049942103,catapult,LUT,3522,FF,1020,catapult_fpga_latency
Throughput,3.7353853049942103,catapult,FF,1020,FF,1020,catapult_fpga_latency
Throughput,3.7353853049942103,catapult,DSP,28,FF,1020,catapult_fpga_latency
Throughput,3.7353853049942103,catapult,BRAM,1,FF,1020,catapult_fpga_latency
Throughput,3.333922326277642,catapult,CLB,767,FF,1022,catapult_fpga_latency
Throughput,3.333922326277642,catapult,LUT,4354,FF,1022,catapult_fpga_latency
Throughput,3.333922326277642,catapult,FF,1022,FF,1022,catapult_fpga_latency
Throughput,3.333922326277642,catapult,DSP,28,FF,1022,catapult_fpga_latency
Throughput,3.333922326277642,catapult,BRAM,1,FF,1022,catapult_fpga_latency
Throughput,3.903840598380687,catapult,CLB,1047,FF,1116,catapult_fpga_latency
Throughput,3.903840598380687,catapult,LUT,5974,FF,1116,catapult_fpga_latency
Throughput,3.903840598380687,catapult,FF,1116,FF,1116,catapult_fpga_latency
Throughput,3.903840598380687,catapult,DSP,28,FF,1116,catapult_fpga_latency
Throughput,3.903840598380687,catapult,BRAM,1,FF,1116,catapult_fpga_latency
Throughput,3.639897646078192,catapult,CLB,686,FF,1022,catapult_fpga_latency
Throughput,3.639897646078192,catapult,LUT,3516,FF,1022,catapult_fpga_latency
Throughput,3.639897646078192,catapult,FF,1022,FF,1022,catapult_fpga_latency
Throughput,3.639897646078192,catapult,DSP,40,FF,1022,catapult_fpga_latency
Throughput,3.639897646078192,catapult,BRAM,1,FF,1022,catapult_fpga_latency
Throughput,3.955445857857098,catapult,CLB,801,FF,1034,catapult_fpga_latency
Throughput,3.955445857857098,catapult,LUT,3941,FF,1034,catapult_fpga_latency
Throughput,3.955445857857098,catapult,FF,1034,FF,1034,catapult_fpga_latency
Throughput,3.955445857857098,catapult,DSP,40,FF,1034,catapult_fpga_latency
Throughput,3.955445857857098,catapult,BRAM,1,FF,1034,catapult_fpga_latency
Throughput,3.5306246381109747,catapult,CLB,918,FF,1087,catapult_fpga_latency
Throughput,3.5306246381109747,catapult,LUT,4646,FF,1087,catapult_fpga_latency
Throughput,3.5306246381109747,catapult,FF,1087,FF,1087,catapult_fpga_latency
Throughput,3.5306246381109747,catapult,DSP,40,FF,1087,catapult_fpga_latency
Throughput,3.5306246381109747,catapult,BRAM,1,FF,1087,catapult_fpga_latency
Throughput,3.93007608627303,catapult,CLB,1208,FF,1255,catapult_fpga_latency
Throughput,3.93007608627303,catapult,LUT,6088,FF,1255,catapult_fpga_latency
Throughput,3.93007608627303,catapult,FF,1255,FF,1255,catapult_fpga_latency
Throughput,3.93007608627303,catapult,DSP,40,FF,1255,catapult_fpga_latency
Throughput,3.93007608627303,catapult,BRAM,1,FF,1255,catapult_fpga_latency
Throughput,3.3821947738326354,catapult,CLB,982,FF,1398,catapult_fpga_latency
Throughput,3.3821947738326354,catapult,LUT,4713,FF,1398,catapult_fpga_latency
Throughput,3.3821947738326354,catapult,FF,1398,FF,1398,catapult_fpga_latency
Throughput,3.3821947738326354,catapult,DSP,52,FF,1398,catapult_fpga_latency
Throughput,3.3821947738326354,catapult,BRAM,1,FF,1398,catapult_fpga_latency
Throughput,3.4905354132270348,catapult,CLB,1027,FF,1434,catapult_fpga_latency
Throughput,3.4905354132270348,catapult,LUT,5237,FF,1434,catapult_fpga_latency
Throughput,3.4905354132270348,catapult,FF,1434,FF,1434,catapult_fpga_latency
Throughput,3.4905354132270348,catapult,DSP,53,FF,1434,catapult_fpga_latency
Throughput,3.4905354132270348,catapult,BRAM,1,FF,1434,catapult_fpga_latency
Throughput,3.6237529760071316,catapult,CLB,1258,FF,1338,catapult_fpga_latency
Throughput,3.6237529760071316,catapult,LUT,6193,FF,1338,catapult_fpga_latency
Throughput,3.6237529760071316,catapult,FF,1338,FF,1338,catapult_fpga_latency
Throughput,3.6237529760071316,catapult,DSP,53,FF,1338,catapult_fpga_latency
Throughput,3.6237529760071316,catapult,BRAM,1,FF,1338,catapult_fpga_latency
Throughput,3.6877507670521594,catapult,CLB,1497,FF,1339,catapult_fpga_latency
Throughput,3.6877507670521594,catapult,LUT,8295,FF,1339,catapult_fpga_latency
Throughput,3.6877507670521594,catapult,FF,1339,FF,1339,catapult_fpga_latency
Throughput,3.6877507670521594,catapult,DSP,53,FF,1339,catapult_fpga_latency
Throughput,3.6877507670521594,catapult,BRAM,1,FF,1339,catapult_fpga_latency
Throughput,3.875638511444761,catapult,CLB,1454,FF,779,catapult_fpga_latency
Throughput,3.875638511444761,catapult,LUT,6139,FF,779,catapult_fpga_latency
Throughput,3.875638511444761,catapult,FF,779,FF,779,catapult_fpga_latency
Throughput,3.875638511444761,catapult,DSP,125,FF,779,catapult_fpga_latency
Throughput,3.875638511444761,catapult,BRAM,1,FF,779,catapult_fpga_latency
Throughput,3.6637149336684414,catapult,CLB,1595,FF,847,catapult_fpga_latency
Throughput,3.6637149336684414,catapult,LUT,6580,FF,847,catapult_fpga_latency
Throughput,3.6637149336684414,catapult,FF,847,FF,847,catapult_fpga_latency
Throughput,3.6637149336684414,catapult,DSP,125,FF,847,catapult_fpga_latency
Throughput,3.6637149336684414,catapult,BRAM,1,FF,847,catapult_fpga_latency
Throughput,3.3974199992525675,catapult,CLB,1499,FF,829,catapult_fpga_latency
Throughput,3.3974199992525675,catapult,LUT,7277,FF,829,catapult_fpga_latency
Throughput,3.3974199992525675,catapult,FF,829,FF,829,catapult_fpga_latency
Throughput,3.3974199992525675,catapult,DSP,125,FF,829,catapult_fpga_latency
Throughput,3.3974199992525675,catapult,BRAM,1,FF,829,catapult_fpga_latency
Throughput,3.7061744866948336,catapult,CLB,1909,FF,1160,catapult_fpga_latency
Throughput,3.7061744866948336,catapult,LUT,9335,FF,1160,catapult_fpga_latency
Throughput,3.7061744866948336,catapult,FF,1160,FF,1160,catapult_fpga_latency
Throughput,3.7061744866948336,catapult,DSP,125,FF,1160,catapult_fpga_latency
Throughput,3.7061744866948336,catapult,BRAM,1,FF,1160,catapult_fpga_latency
Throughput,3.4976653084066385,catapult,CLB,560,FF,1003,catapult_fpga_latency
Throughput,3.4976653084066385,catapult,LUT,2956,FF,1003,catapult_fpga_latency
Throughput,3.4976653084066385,catapult,FF,1003,FF,1003,catapult_fpga_latency
Throughput,3.4976653084066385,catapult,DSP,14,FF,1003,catapult_fpga_latency
Throughput,3.4976653084066385,catapult,BRAM,1,FF,1003,catapult_fpga_latency
Throughput,3.5910639963514788,catapult,CLB,568,FF,960,catapult_fpga_latency
Throughput,3.5910639963514788,catapult,LUT,3422,FF,960,catapult_fpga_latency
Throughput,3.5910639963514788,catapult,FF,960,FF,960,catapult_fpga_latency
Throughput,3.5910639963514788,catapult,DSP,14,FF,960,catapult_fpga_latency
Throughput,3.5910639963514788,catapult,BRAM,1,FF,960,catapult_fpga_latency
Throughput,3.646055514841269,catapult,CLB,780,FF,1041,catapult_fpga_latency
Throughput,3.646055514841269,catapult,LUT,4482,FF,1041,catapult_fpga_latency
Throughput,3.646055514841269,catapult,FF,1041,FF,1041,catapult_fpga_latency
Throughput,3.646055514841269,catapult,DSP,14,FF,1041,catapult_fpga_latency
Throughput,3.646055514841269,catapult,BRAM,1,FF,1041,catapult_fpga_latency
Throughput,3.479870688005234,catapult,CLB,1106,FF,1246,catapult_fpga_latency
Throughput,3.479870688005234,catapult,LUT,6361,FF,1246,catapult_fpga_latency
Throughput,3.479870688005234,catapult,FF,1246,FF,1246,catapult_fpga_latency
Throughput,3.479870688005234,catapult,DSP,14,FF,1246,catapult_fpga_latency
Throughput,3.479870688005234,catapult,BRAM,1,FF,1246,catapult_fpga_latency
Throughput,3.4925347070636517,catapult,CLB,742,FF,1163,catapult_fpga_latency
Throughput,3.4925347070636517,catapult,LUT,4324,FF,1163,catapult_fpga_latency
Throughput,3.4925347070636517,catapult,FF,1163,FF,1163,catapult_fpga_latency
Throughput,3.4925347070636517,catapult,DSP,28,FF,1163,catapult_fpga_latency
Throughput,3.4925347070636517,catapult,BRAM,1,FF,1163,catapult_fpga_latency
Throughput,3.5958934896348373,catapult,CLB,857,FF,1111,catapult_fpga_latency
Throughput,3.5958934896348373,catapult,LUT,4794,FF,1111,catapult_fpga_latency
Throughput,3.5958934896348373,catapult,FF,1111,FF,1111,catapult_fpga_latency
Throughput,3.5958934896348373,catapult,DSP,28,FF,1111,catapult_fpga_latency
Throughput,3.5958934896348373,catapult,BRAM,1,FF,1111,catapult_fpga_latency
Throughput,3.8835102272241837,catapult,CLB,1132,FF,1277,catapult_fpga_latency
Throughput,3.8835102272241837,catapult,LUT,6205,FF,1277,catapult_fpga_latency
Throughput,3.8835102272241837,catapult,FF,1277,FF,1277,catapult_fpga_latency
Throughput,3.8835102272241837,catapult,DSP,28,FF,1277,catapult_fpga_latency
Throughput,3.8835102272241837,catapult,BRAM,1,FF,1277,catapult_fpga_latency
Throughput,4.039441102928999,catapult,CLB,1564,FF,1329,catapult_fpga_latency
Throughput,4.039441102928999,catapult,LUT,9388,FF,1329,catapult_fpga_latency
Throughput,4.039441102928999,catapult,FF,1329,FF,1329,catapult_fpga_latency
Throughput,4.039441102928999,catapult,DSP,28,FF,1329,catapult_fpga_latency
Throughput,4.039441102928999,catapult,BRAM,1,FF,1329,catapult_fpga_latency
Throughput,3.6914944276891615,catapult,CLB,818,FF,1285,catapult_fpga_latency
Throughput,3.6914944276891615,catapult,LUT,4317,FF,1285,catapult_fpga_latency
Throughput,3.6914944276891615,catapult,FF,1285,FF,1285,catapult_fpga_latency
Throughput,3.6914944276891615,catapult,DSP,41,FF,1285,catapult_fpga_latency
Throughput,3.6914944276891615,catapult,BRAM,1,FF,1285,catapult_fpga_latency
Throughput,3.6506209706271036,catapult,CLB,889,FF,1369,catapult_fpga_latency
Throughput,3.6506209706271036,catapult,LUT,4653,FF,1369,catapult_fpga_latency
Throughput,3.6506209706271036,catapult,FF,1369,FF,1369,catapult_fpga_latency
Throughput,3.6506209706271036,catapult,DSP,41,FF,1369,catapult_fpga_latency
Throughput,3.6506209706271036,catapult,BRAM,1,FF,1369,catapult_fpga_latency
Throughput,3.580071887843508,catapult,CLB,1266,FF,1441,catapult_fpga_latency
Throughput,3.580071887843508,catapult,LUT,5957,FF,1441,catapult_fpga_latency
Throughput,3.580071887843508,catapult,FF,1441,FF,1441,catapult_fpga_latency
Throughput,3.580071887843508,catapult,DSP,41,FF,1441,catapult_fpga_latency
Throughput,3.580071887843508,catapult,BRAM,1,FF,1441,catapult_fpga_latency
Throughput,3.3025317208171785,catapult,CLB,1485,FF,1542,catapult_fpga_latency
Throughput,3.3025317208171785,catapult,LUT,8699,FF,1542,catapult_fpga_latency
Throughput,3.3025317208171785,catapult,FF,1542,FF,1542,catapult_fpga_latency
Throughput,3.3025317208171785,catapult,DSP,41,FF,1542,catapult_fpga_latency
Throughput,3.3025317208171785,catapult,BRAM,1,FF,1542,catapult_fpga_latency
Throughput,3.5716199082093687,catapult,CLB,1170,FF,1662,catapult_fpga_latency
Throughput,3.5716199082093687,catapult,LUT,6057,FF,1662,catapult_fpga_latency
Throughput,3.5716199082093687,catapult,FF,1662,FF,1662,catapult_fpga_latency
Throughput,3.5716199082093687,catapult,DSP,56,FF,1662,catapult_fpga_latency
Throughput,3.5716199082093687,catapult,BRAM,1,FF,1662,catapult_fpga_latency
Throughput,3.613983223889875,catapult,CLB,1242,FF,1621,catapult_fpga_latency
Throughput,3.613983223889875,catapult,LUT,6789,FF,1621,catapult_fpga_latency
Throughput,3.613983223889875,catapult,FF,1621,FF,1621,catapult_fpga_latency
Throughput,3.613983223889875,catapult,DSP,53,FF,1621,catapult_fpga_latency
Throughput,3.613983223889875,catapult,BRAM,1,FF,1621,catapult_fpga_latency
Throughput,3.7943896155145005,catapult,CLB,1681,FF,1568,catapult_fpga_latency
Throughput,3.7943896155145005,catapult,LUT,9656,FF,1568,catapult_fpga_latency
Throughput,3.7943896155145005,catapult,FF,1568,FF,1568,catapult_fpga_latency
Throughput,3.7943896155145005,catapult,DSP,53,FF,1568,catapult_fpga_latency
Throughput,3.7943896155145005,catapult,BRAM,1,FF,1568,catapult_fpga_latency
Throughput,3.972541791139643,catapult,CLB,2290,FF,1812,catapult_fpga_latency
Throughput,3.972541791139643,catapult,LUT,13263,FF,1812,catapult_fpga_latency
Throughput,3.972541791139643,catapult,FF,1812,FF,1812,catapult_fpga_latency
Throughput,3.972541791139643,catapult,DSP,53,FF,1812,catapult_fpga_latency
Throughput,3.972541791139643,catapult,BRAM,1,FF,1812,catapult_fpga_latency
Throughput,3.6404806890701846,catapult,CLB,1576,FF,1128,catapult_fpga_latency
Throughput,3.6404806890701846,catapult,LUT,6590,FF,1128,catapult_fpga_latency
Throughput,3.6404806890701846,catapult,FF,1128,FF,1128,catapult_fpga_latency
Throughput,3.6404806890701846,catapult,DSP,125,FF,1128,catapult_fpga_latency
Throughput,3.6404806890701846,catapult,BRAM,1,FF,1128,catapult_fpga_latency
Throughput,3.7559814003801058,catapult,CLB,1690,FF,1252,catapult_fpga_latency
Throughput,3.7559814003801058,catapult,LUT,7524,FF,1252,catapult_fpga_latency
Throughput,3.7559814003801058,catapult,FF,1252,FF,1252,catapult_fpga_latency
Throughput,3.7559814003801058,catapult,DSP,125,FF,1252,catapult_fpga_latency
Throughput,3.7559814003801058,catapult,BRAM,1,FF,1252,catapult_fpga_latency
Throughput,3.385664419714047,catapult,CLB,1611,FF,1299,catapult_fpga_latency
Throughput,3.385664419714047,catapult,LUT,8853,FF,1299,catapult_fpga_latency
Throughput,3.385664419714047,catapult,FF,1299,FF,1299,catapult_fpga_latency
Throughput,3.385664419714047,catapult,DSP,125,FF,1299,catapult_fpga_latency
Throughput,3.385664419714047,catapult,BRAM,1,FF,1299,catapult_fpga_latency
Throughput,3.520469771486307,catapult,CLB,2227,FF,1566,catapult_fpga_latency
Throughput,3.520469771486307,catapult,LUT,11399,FF,1566,catapult_fpga_latency
Throughput,3.520469771486307,catapult,FF,1566,FF,1566,catapult_fpga_latency
Throughput,3.520469771486307,catapult,DSP,125,FF,1566,catapult_fpga_latency
Throughput,3.520469771486307,catapult,BRAM,1,FF,1566,catapult_fpga_latency
Throughput,3.919601141387852,catapult,CLB,454,FF,766,catapult_fpga_latency
Throughput,3.919601141387852,catapult,LUT,2557,FF,766,catapult_fpga_latency
Throughput,3.919601141387852,catapult,FF,766,FF,766,catapult_fpga_latency
Throughput,3.919601141387852,catapult,DSP,13,FF,766,catapult_fpga_latency
Throughput,3.919601141387852,catapult,BRAM,1,FF,766,catapult_fpga_latency
Throughput,3.920999698083023,catapult,CLB,594,FF,760,catapult_fpga_latency
Throughput,3.920999698083023,catapult,LUT,3053,FF,760,catapult_fpga_latency
Throughput,3.920999698083023,catapult,FF,760,FF,760,catapult_fpga_latency
Throughput,3.920999698083023,catapult,DSP,13,FF,760,catapult_fpga_latency
Throughput,3.920999698083023,catapult,BRAM,1,FF,760,catapult_fpga_latency
Throughput,3.6658638424851624,catapult,CLB,623,FF,806,catapult_fpga_latency
Throughput,3.6658638424851624,catapult,LUT,3773,FF,806,catapult_fpga_latency
Throughput,3.6658638424851624,catapult,FF,806,FF,806,catapult_fpga_latency
Throughput,3.6658638424851624,catapult,DSP,13,FF,806,catapult_fpga_latency
Throughput,3.6658638424851624,catapult,BRAM,1,FF,806,catapult_fpga_latency
Throughput,3.9646197334982616,catapult,CLB,965,FF,908,catapult_fpga_latency
Throughput,3.9646197334982616,catapult,LUT,5319,FF,908,catapult_fpga_latency
Throughput,3.9646197334982616,catapult,FF,908,FF,908,catapult_fpga_latency
Throughput,3.9646197334982616,catapult,DSP,13,FF,908,catapult_fpga_latency
Throughput,3.9646197334982616,catapult,BRAM,1,FF,908,catapult_fpga_latency
Throughput,3.5469042619601607,catapult,CLB,692,FF,955,catapult_fpga_latency
Throughput,3.5469042619601607,catapult,LUT,3841,FF,955,catapult_fpga_latency
Throughput,3.5469042619601607,catapult,FF,955,FF,955,catapult_fpga_latency
Throughput,3.5469042619601607,catapult,DSP,28,FF,955,catapult_fpga_latency
Throughput,3.5469042619601607,catapult,BRAM,1,FF,955,catapult_fpga_latency
Throughput,3.4487872339691745,catapult,CLB,765,FF,1095,catapult_fpga_latency
Throughput,3.4487872339691745,catapult,LUT,4310,FF,1095,catapult_fpga_latency
Throughput,3.4487872339691745,catapult,FF,1095,FF,1095,catapult_fpga_latency
Throughput,3.4487872339691745,catapult,DSP,28,FF,1095,catapult_fpga_latency
Throughput,3.4487872339691745,catapult,BRAM,1,FF,1095,catapult_fpga_latency
Throughput,3.5753359028080687,catapult,CLB,998,FF,1036,catapult_fpga_latency
Throughput,3.5753359028080687,catapult,LUT,5569,FF,1036,catapult_fpga_latency
Throughput,3.5753359028080687,catapult,FF,1036,FF,1036,catapult_fpga_latency
Throughput,3.5753359028080687,catapult,DSP,28,FF,1036,catapult_fpga_latency
Throughput,3.5753359028080687,catapult,BRAM,1,FF,1036,catapult_fpga_latency
Throughput,3.6683247494534195,catapult,CLB,1262,FF,1068,catapult_fpga_latency
Throughput,3.6683247494534195,catapult,LUT,7375,FF,1068,catapult_fpga_latency
Throughput,3.6683247494534195,catapult,FF,1068,FF,1068,catapult_fpga_latency
Throughput,3.6683247494534195,catapult,DSP,28,FF,1068,catapult_fpga_latency
Throughput,3.6683247494534195,catapult,BRAM,1,FF,1068,catapult_fpga_latency
Throughput,3.7887111562388704,catapult,CLB,786,FF,1061,catapult_fpga_latency
Throughput,3.7887111562388704,catapult,LUT,3883,FF,1061,catapult_fpga_latency
Throughput,3.7887111562388704,catapult,FF,1061,FF,1061,catapult_fpga_latency
Throughput,3.7887111562388704,catapult,DSP,40,FF,1061,catapult_fpga_latency
Throughput,3.7887111562388704,catapult,BRAM,1,FF,1061,catapult_fpga_latency
Throughput,3.6382158189623808,catapult,CLB,870,FF,1081,catapult_fpga_latency
Throughput,3.6382158189623808,catapult,LUT,4452,FF,1081,catapult_fpga_latency
Throughput,3.6382158189623808,catapult,FF,1081,FF,1081,catapult_fpga_latency
Throughput,3.6382158189623808,catapult,DSP,40,FF,1081,catapult_fpga_latency
Throughput,3.6382158189623808,catapult,BRAM,1,FF,1081,catapult_fpga_latency
Throughput,3.3015504080716305,catapult,CLB,1032,FF,1139,catapult_fpga_latency
Throughput,3.3015504080716305,catapult,LUT,5731,FF,1139,catapult_fpga_latency
Throughput,3.3015504080716305,catapult,FF,1139,FF,1139,catapult_fpga_latency
Throughput,3.3015504080716305,catapult,DSP,40,FF,1139,catapult_fpga_latency
Throughput,3.3015504080716305,catapult,BRAM,1,FF,1139,catapult_fpga_latency
Throughput,3.475842891901286,catapult,CLB,1273,FF,1291,catapult_fpga_latency
Throughput,3.475842891901286,catapult,LUT,6845,FF,1291,catapult_fpga_latency
Throughput,3.475842891901286,catapult,FF,1291,FF,1291,catapult_fpga_latency
Throughput,3.475842891901286,catapult,DSP,40,FF,1291,catapult_fpga_latency
Throughput,3.475842891901286,catapult,BRAM,1,FF,1291,catapult_fpga_latency
Throughput,3.5919282189064736,catapult,CLB,1104,FF,1441,catapult_fpga_latency
Throughput,3.5919282189064736,catapult,LUT,5666,FF,1441,catapult_fpga_latency
Throughput,3.5919282189064736,catapult,FF,1441,FF,1441,catapult_fpga_latency
Throughput,3.5919282189064736,catapult,DSP,52,FF,1441,catapult_fpga_latency
Throughput,3.5919282189064736,catapult,BRAM,1,FF,1441,catapult_fpga_latency
Throughput,3.4747317507088455,catapult,CLB,1192,FF,1320,catapult_fpga_latency
Throughput,3.4747317507088455,catapult,LUT,6705,FF,1320,catapult_fpga_latency
Throughput,3.4747317507088455,catapult,FF,1320,FF,1320,catapult_fpga_latency
Throughput,3.4747317507088455,catapult,DSP,52,FF,1320,catapult_fpga_latency
Throughput,3.4747317507088455,catapult,BRAM,1,FF,1320,catapult_fpga_latency
Throughput,3.3625200069940417,catapult,CLB,1500,FF,1320,catapult_fpga_latency
Throughput,3.3625200069940417,catapult,LUT,8475,FF,1320,catapult_fpga_latency
Throughput,3.3625200069940417,catapult,FF,1320,FF,1320,catapult_fpga_latency
Throughput,3.3625200069940417,catapult,DSP,52,FF,1320,catapult_fpga_latency
Throughput,3.3625200069940417,catapult,BRAM,1,FF,1320,catapult_fpga_latency
Throughput,3.7833359186128774,catapult,CLB,1936,FF,1511,catapult_fpga_latency
Throughput,3.7833359186128774,catapult,LUT,11188,FF,1511,catapult_fpga_latency
Throughput,3.7833359186128774,catapult,FF,1511,FF,1511,catapult_fpga_latency
Throughput,3.7833359186128774,catapult,DSP,52,FF,1511,catapult_fpga_latency
Throughput,3.7833359186128774,catapult,BRAM,1,FF,1511,catapult_fpga_latency
Throughput,3.4934375775106465,catapult,CLB,1455,FF,834,catapult_fpga_latency
Throughput,3.4934375775106465,catapult,LUT,6499,FF,834,catapult_fpga_latency
Throughput,3.4934375775106465,catapult,FF,834,FF,834,catapult_fpga_latency
Throughput,3.4934375775106465,catapult,DSP,125,FF,834,catapult_fpga_latency
Throughput,3.4934375775106465,catapult,BRAM,1,FF,834,catapult_fpga_latency
Throughput,3.614544928793465,catapult,CLB,1685,FF,912,catapult_fpga_latency
Throughput,3.614544928793465,catapult,LUT,7481,FF,912,catapult_fpga_latency
Throughput,3.614544928793465,catapult,FF,912,FF,912,catapult_fpga_latency
Throughput,3.614544928793465,catapult,DSP,125,FF,912,catapult_fpga_latency
Throughput,3.614544928793465,catapult,BRAM,1,FF,912,catapult_fpga_latency
Throughput,3.3409060537217696,catapult,CLB,1614,FF,883,catapult_fpga_latency
Throughput,3.3409060537217696,catapult,LUT,8065,FF,883,catapult_fpga_latency
Throughput,3.3409060537217696,catapult,FF,883,FF,883,catapult_fpga_latency
Throughput,3.3409060537217696,catapult,DSP,125,FF,883,catapult_fpga_latency
Throughput,3.3409060537217696,catapult,BRAM,1,FF,883,catapult_fpga_latency
Throughput,3.3281968162469258,catapult,CLB,548,FF,1078,catapult_fpga_latency
Throughput,3.3281968162469258,catapult,LUT,3331,FF,1078,catapult_fpga_latency
Throughput,3.3281968162469258,catapult,FF,1078,FF,1078,catapult_fpga_latency
Throughput,3.3281968162469258,catapult,DSP,14,FF,1078,catapult_fpga_latency
Throughput,3.3281968162469258,catapult,BRAM,1,FF,1078,catapult_fpga_latency
Throughput,3.571721962875522,catapult,CLB,713,FF,1081,catapult_fpga_latency
Throughput,3.571721962875522,catapult,LUT,3980,FF,1081,catapult_fpga_latency
Throughput,3.571721962875522,catapult,FF,1081,FF,1081,catapult_fpga_latency
Throughput,3.571721962875522,catapult,DSP,14,FF,1081,catapult_fpga_latency
Throughput,3.571721962875522,catapult,BRAM,1,FF,1081,catapult_fpga_latency
Throughput,3.6833226516976434,catapult,CLB,884,FF,1253,catapult_fpga_latency
Throughput,3.6833226516976434,catapult,LUT,5181,FF,1253,catapult_fpga_latency
Throughput,3.6833226516976434,catapult,FF,1253,FF,1253,catapult_fpga_latency
Throughput,3.6833226516976434,catapult,DSP,14,FF,1253,catapult_fpga_latency
Throughput,3.6833226516976434,catapult,BRAM,1,FF,1253,catapult_fpga_latency
Throughput,3.815570580424597,catapult,CLB,1241,FF,1539,catapult_fpga_latency
Throughput,3.815570580424597,catapult,LUT,7882,FF,1539,catapult_fpga_latency
Throughput,3.815570580424597,catapult,FF,1539,FF,1539,catapult_fpga_latency
Throughput,3.815570580424597,catapult,DSP,14,FF,1539,catapult_fpga_latency
Throughput,3.815570580424597,catapult,BRAM,1,FF,1539,catapult_fpga_latency
Throughput,3.4180905862367164,catapult,CLB,919,FF,1352,catapult_fpga_latency
Throughput,3.4180905862367164,catapult,LUT,5256,FF,1352,catapult_fpga_latency
Throughput,3.4180905862367164,catapult,FF,1352,FF,1352,catapult_fpga_latency
Throughput,3.4180905862367164,catapult,DSP,28,FF,1352,catapult_fpga_latency
Throughput,3.4180905862367164,catapult,BRAM,1,FF,1352,catapult_fpga_latency
Throughput,3.4948538277386554,catapult,CLB,1057,FF,1266,catapult_fpga_latency
Throughput,3.4948538277386554,catapult,LUT,6078,FF,1266,catapult_fpga_latency
Throughput,3.4948538277386554,catapult,FF,1266,FF,1266,catapult_fpga_latency
Throughput,3.4948538277386554,catapult,DSP,28,FF,1266,catapult_fpga_latency
Throughput,3.4948538277386554,catapult,BRAM,1,FF,1266,catapult_fpga_latency
Throughput,3.3796229016766306,catapult,CLB,1333,FF,1392,catapult_fpga_latency
Throughput,3.3796229016766306,catapult,LUT,8294,FF,1392,catapult_fpga_latency
Throughput,3.3796229016766306,catapult,FF,1392,FF,1392,catapult_fpga_latency
Throughput,3.3796229016766306,catapult,DSP,28,FF,1392,catapult_fpga_latency
Throughput,3.3796229016766306,catapult,BRAM,1,FF,1392,catapult_fpga_latency
Throughput,3.6831055946373987,catapult,CLB,2178,FF,1765,catapult_fpga_latency
Throughput,3.6831055946373987,catapult,LUT,12325,FF,1765,catapult_fpga_latency
Throughput,3.6831055946373987,catapult,FF,1765,FF,1765,catapult_fpga_latency
Throughput,3.6831055946373987,catapult,DSP,28,FF,1765,catapult_fpga_latency
Throughput,3.6831055946373987,catapult,BRAM,1,FF,1765,catapult_fpga_latency
Throughput,3.527386629793718,catapult,CLB,993,FF,1461,catapult_fpga_latency
Throughput,3.527386629793718,catapult,LUT,5321,FF,1461,catapult_fpga_latency
Throughput,3.527386629793718,catapult,FF,1461,FF,1461,catapult_fpga_latency
Throughput,3.527386629793718,catapult,DSP,41,FF,1461,catapult_fpga_latency
Throughput,3.527386629793718,catapult,BRAM,1,FF,1461,catapult_fpga_latency
Throughput,3.4085718765551607,catapult,CLB,1043,FF,1456,catapult_fpga_latency
Throughput,3.4085718765551607,catapult,LUT,6077,FF,1456,catapult_fpga_latency
Throughput,3.4085718765551607,catapult,FF,1456,FF,1456,catapult_fpga_latency
Throughput,3.4085718765551607,catapult,DSP,41,FF,1456,catapult_fpga_latency
Throughput,3.4085718765551607,catapult,BRAM,1,FF,1456,catapult_fpga_latency
Throughput,3.5878172078888926,catapult,CLB,1353,FF,1625,catapult_fpga_latency
Throughput,3.5878172078888926,catapult,LUT,7721,FF,1625,catapult_fpga_latency
Throughput,3.5878172078888926,catapult,FF,1625,FF,1625,catapult_fpga_latency
Throughput,3.5878172078888926,catapult,DSP,41,FF,1625,catapult_fpga_latency
Throughput,3.5878172078888926,catapult,BRAM,1,FF,1625,catapult_fpga_latency
Throughput,3.2849137053169613,catapult,CLB,2105,FF,1874,catapult_fpga_latency
Throughput,3.2849137053169613,catapult,LUT,12728,FF,1874,catapult_fpga_latency
Throughput,3.2849137053169613,catapult,FF,1874,FF,1874,catapult_fpga_latency
Throughput,3.2849137053169613,catapult,DSP,41,FF,1874,catapult_fpga_latency
Throughput,3.2849137053169613,catapult,BRAM,1,FF,1874,catapult_fpga_latency
Throughput,3.595815908608743,catapult,CLB,1448,FF,1786,catapult_fpga_latency
Throughput,3.595815908608743,catapult,LUT,8303,FF,1786,catapult_fpga_latency
Throughput,3.595815908608743,catapult,FF,1786,FF,1786,catapult_fpga_latency
Throughput,3.595815908608743,catapult,DSP,53,FF,1786,catapult_fpga_latency
Throughput,3.595815908608743,catapult,BRAM,1,FF,1786,catapult_fpga_latency
Throughput,3.529042253222898,catapult,CLB,1603,FF,1782,catapult_fpga_latency
Throughput,3.529042253222898,catapult,LUT,9118,FF,1782,catapult_fpga_latency
Throughput,3.529042253222898,catapult,FF,1782,FF,1782,catapult_fpga_latency
Throughput,3.529042253222898,catapult,DSP,53,FF,1782,catapult_fpga_latency
Throughput,3.529042253222898,catapult,BRAM,1,FF,1782,catapult_fpga_latency
Throughput,3.3500613061219022,catapult,CLB,2193,FF,1895,catapult_fpga_latency
Throughput,3.3500613061219022,catapult,LUT,13128,FF,1895,catapult_fpga_latency
Throughput,3.3500613061219022,catapult,FF,1895,FF,1895,catapult_fpga_latency
Throughput,3.3500613061219022,catapult,DSP,53,FF,1895,catapult_fpga_latency
Throughput,3.3500613061219022,catapult,BRAM,1,FF,1895,catapult_fpga_latency
Throughput,3.5430839002267573,catapult,CLB,1863,FF,1446,catapult_fpga_latency
Throughput,3.5430839002267573,catapult,LUT,8351,FF,1446,catapult_fpga_latency
Throughput,3.5430839002267573,catapult,FF,1446,FF,1446,catapult_fpga_latency
Throughput,3.5430839002267573,catapult,DSP,125,FF,1446,catapult_fpga_latency
Throughput,3.5430839002267573,catapult,BRAM,1,FF,1446,catapult_fpga_latency
Throughput,3.4983015745855384,catapult,CLB,2510,FF,1513,catapult_fpga_latency
Throughput,3.4983015745855384,catapult,LUT,12757,FF,1513,catapult_fpga_latency
Throughput,3.4983015745855384,catapult,FF,1513,FF,1513,catapult_fpga_latency
Throughput,3.4983015745855384,catapult,DSP,125,FF,1513,catapult_fpga_latency
Throughput,3.4983015745855384,catapult,BRAM,1,FF,1513,catapult_fpga_latency
Throughput,3.1813091723506055,catapult,CLB,459,FF,715,catapult_fpga_latency
Throughput,3.1813091723506055,catapult,LUT,2486,FF,715,catapult_fpga_latency
Throughput,3.1813091723506055,catapult,FF,715,FF,715,catapult_fpga_latency
Throughput,3.1813091723506055,catapult,DSP,17,FF,715,catapult_fpga_latency
Throughput,3.1813091723506055,catapult,BRAM,1,FF,715,catapult_fpga_latency
Throughput,3.001930241145056,catapult,CLB,475,FF,750,catapult_fpga_latency
Throughput,3.001930241145056,catapult,LUT,2759,FF,750,catapult_fpga_latency
Throughput,3.001930241145056,catapult,FF,750,FF,750,catapult_fpga_latency
Throughput,3.001930241145056,catapult,DSP,17,FF,750,catapult_fpga_latency
Throughput,3.001930241145056,catapult,BRAM,1,FF,750,catapult_fpga_latency
Throughput,3.0576457961956773,catapult,CLB,573,FF,822,catapult_fpga_latency
Throughput,3.0576457961956773,catapult,LUT,3077,FF,822,catapult_fpga_latency
Throughput,3.0576457961956773,catapult,FF,822,FF,822,catapult_fpga_latency
Throughput,3.0576457961956773,catapult,DSP,17,FF,822,catapult_fpga_latency
Throughput,3.0576457961956773,catapult,BRAM,1,FF,822,catapult_fpga_latency
Throughput,3.1991810096615265,catapult,CLB,768,FF,846,catapult_fpga_latency
Throughput,3.1991810096615265,catapult,LUT,3876,FF,846,catapult_fpga_latency
Throughput,3.1991810096615265,catapult,FF,846,FF,846,catapult_fpga_latency
Throughput,3.1991810096615265,catapult,DSP,17,FF,846,catapult_fpga_latency
Throughput,3.1991810096615265,catapult,BRAM,1,FF,846,catapult_fpga_latency
Throughput,2.9287551033557673,catapult,CLB,685,FF,865,catapult_fpga_latency
Throughput,2.9287551033557673,catapult,LUT,3760,FF,865,catapult_fpga_latency
Throughput,2.9287551033557673,catapult,FF,865,FF,865,catapult_fpga_latency
Throughput,2.9287551033557673,catapult,DSP,35,FF,865,catapult_fpga_latency
Throughput,2.9287551033557673,catapult,BRAM,1,FF,865,catapult_fpga_latency
Throughput,2.7303157883240776,catapult,CLB,719,FF,936,catapult_fpga_latency
Throughput,2.7303157883240776,catapult,LUT,4080,FF,936,catapult_fpga_latency
Throughput,2.7303157883240776,catapult,FF,936,FF,936,catapult_fpga_latency
Throughput,2.7303157883240776,catapult,DSP,35,FF,936,catapult_fpga_latency
Throughput,2.7303157883240776,catapult,BRAM,1,FF,936,catapult_fpga_latency
Throughput,2.9701000032671097,catapult,CLB,830,FF,1014,catapult_fpga_latency
Throughput,2.9701000032671097,catapult,LUT,4422,FF,1014,catapult_fpga_latency
Throughput,2.9701000032671097,catapult,FF,1014,FF,1014,catapult_fpga_latency
Throughput,2.9701000032671097,catapult,DSP,35,FF,1014,catapult_fpga_latency
Throughput,2.9701000032671097,catapult,BRAM,1,FF,1014,catapult_fpga_latency
Throughput,2.937124965855922,catapult,CLB,1020,FF,1075,catapult_fpga_latency
Throughput,2.937124965855922,catapult,LUT,5488,FF,1075,catapult_fpga_latency
Throughput,2.937124965855922,catapult,FF,1075,FF,1075,catapult_fpga_latency
Throughput,2.937124965855922,catapult,DSP,35,FF,1075,catapult_fpga_latency
Throughput,2.937124965855922,catapult,BRAM,1,FF,1075,catapult_fpga_latency
Throughput,3.0617556106671566,catapult,CLB,826,FF,1084,catapult_fpga_latency
Throughput,3.0617556106671566,catapult,LUT,4120,FF,1084,catapult_fpga_latency
Throughput,3.0617556106671566,catapult,FF,1084,FF,1084,catapult_fpga_latency
Throughput,3.0617556106671566,catapult,DSP,52,FF,1084,catapult_fpga_latency
Throughput,3.0617556106671566,catapult,BRAM,1,FF,1084,catapult_fpga_latency
Throughput,3.0220153820582945,catapult,CLB,919,FF,1138,catapult_fpga_latency
Throughput,3.0220153820582945,catapult,LUT,4248,FF,1138,catapult_fpga_latency
Throughput,3.0220153820582945,catapult,FF,1138,FF,1138,catapult_fpga_latency
Throughput,3.0220153820582945,catapult,DSP,52,FF,1138,catapult_fpga_latency
Throughput,3.0220153820582945,catapult,BRAM,1,FF,1138,catapult_fpga_latency
Throughput,2.9477047696810876,catapult,CLB,861,FF,1130,catapult_fpga_latency
Throughput,2.9477047696810876,catapult,LUT,4609,FF,1130,catapult_fpga_latency
Throughput,2.9477047696810876,catapult,FF,1130,FF,1130,catapult_fpga_latency
Throughput,2.9477047696810876,catapult,DSP,52,FF,1130,catapult_fpga_latency
Throughput,2.9477047696810876,catapult,BRAM,1,FF,1130,catapult_fpga_latency
Throughput,2.9186343126324332,catapult,CLB,1064,FF,1252,catapult_fpga_latency
Throughput,2.9186343126324332,catapult,LUT,5726,FF,1252,catapult_fpga_latency
Throughput,2.9186343126324332,catapult,FF,1252,FF,1252,catapult_fpga_latency
Throughput,2.9186343126324332,catapult,DSP,52,FF,1252,catapult_fpga_latency
Throughput,2.9186343126324332,catapult,BRAM,1,FF,1252,catapult_fpga_latency
Throughput,3.0180752526883508,catapult,CLB,1681,FF,785,catapult_fpga_latency
Throughput,3.0180752526883508,catapult,LUT,6934,FF,785,catapult_fpga_latency
Throughput,3.0180752526883508,catapult,FF,785,FF,785,catapult_fpga_latency
Throughput,3.0180752526883508,catapult,DSP,125,FF,785,catapult_fpga_latency
Throughput,3.0180752526883508,catapult,BRAM,1,FF,785,catapult_fpga_latency
Throughput,2.840868737659976,catapult,CLB,1577,FF,755,catapult_fpga_latency
Throughput,2.840868737659976,catapult,LUT,7177,FF,755,catapult_fpga_latency
Throughput,2.840868737659976,catapult,FF,755,FF,755,catapult_fpga_latency
Throughput,2.840868737659976,catapult,DSP,125,FF,755,catapult_fpga_latency
Throughput,2.840868737659976,catapult,BRAM,1,FF,755,catapult_fpga_latency
Throughput,2.9004675553699255,catapult,CLB,1636,FF,796,catapult_fpga_latency
Throughput,2.9004675553699255,catapult,LUT,7794,FF,796,catapult_fpga_latency
Throughput,2.9004675553699255,catapult,FF,796,FF,796,catapult_fpga_latency
Throughput,2.9004675553699255,catapult,DSP,125,FF,796,catapult_fpga_latency
Throughput,2.9004675553699255,catapult,BRAM,1,FF,796,catapult_fpga_latency
Throughput,2.93786704976453,catapult,CLB,2033,FF,1131,catapult_fpga_latency
Throughput,2.93786704976453,catapult,LUT,10087,FF,1131,catapult_fpga_latency
Throughput,2.93786704976453,catapult,FF,1131,FF,1131,catapult_fpga_latency
Throughput,2.93786704976453,catapult,DSP,125,FF,1131,catapult_fpga_latency
Throughput,2.93786704976453,catapult,BRAM,1,FF,1131,catapult_fpga_latency
Throughput,2.9442246090069717,catapult,CLB,1597,FF,706,catapult_fpga_latency
Throughput,2.9442246090069717,catapult,LUT,7012,FF,706,catapult_fpga_latency
Throughput,2.9442246090069717,catapult,FF,706,FF,706,catapult_fpga_latency
Throughput,2.9442246090069717,catapult,DSP,155,FF,706,catapult_fpga_latency
Throughput,2.9442246090069717,catapult,BRAM,1,FF,706,catapult_fpga_latency
Throughput,3.111581305619516,catapult,CLB,1747,FF,712,catapult_fpga_latency
Throughput,3.111581305619516,catapult,LUT,7260,FF,712,catapult_fpga_latency
Throughput,3.111581305619516,catapult,FF,712,FF,712,catapult_fpga_latency
Throughput,3.111581305619516,catapult,DSP,155,FF,712,catapult_fpga_latency
Throughput,3.111581305619516,catapult,BRAM,1,FF,712,catapult_fpga_latency
Throughput,2.8179968551155095,catapult,CLB,1777,FF,864,catapult_fpga_latency
Throughput,2.8179968551155095,catapult,LUT,7670,FF,864,catapult_fpga_latency
Throughput,2.8179968551155095,catapult,FF,864,FF,864,catapult_fpga_latency
Throughput,2.8179968551155095,catapult,DSP,155,FF,864,catapult_fpga_latency
Throughput,2.8179968551155095,catapult,BRAM,1,FF,864,catapult_fpga_latency
Throughput,2.934496176351482,catapult,CLB,2027,FF,1088,catapult_fpga_latency
Throughput,2.934496176351482,catapult,LUT,9009,FF,1088,catapult_fpga_latency
Throughput,2.934496176351482,catapult,FF,1088,FF,1088,catapult_fpga_latency
Throughput,2.934496176351482,catapult,DSP,155,FF,1088,catapult_fpga_latency
Throughput,2.934496176351482,catapult,BRAM,1,FF,1088,catapult_fpga_latency
Throughput,3.0631342602377605,catapult,CLB,489,FF,757,catapult_fpga_latency
Throughput,3.0631342602377605,catapult,LUT,2819,FF,757,catapult_fpga_latency
Throughput,3.0631342602377605,catapult,FF,757,FF,757,catapult_fpga_latency
Throughput,3.0631342602377605,catapult,DSP,17,FF,757,catapult_fpga_latency
Throughput,3.0631342602377605,catapult,BRAM,1,FF,757,catapult_fpga_latency
Throughput,3.1490112104799093,catapult,CLB,560,FF,767,catapult_fpga_latency
Throughput,3.1490112104799093,catapult,LUT,3099,FF,767,catapult_fpga_latency
Throughput,3.1490112104799093,catapult,FF,767,FF,767,catapult_fpga_latency
Throughput,3.1490112104799093,catapult,DSP,17,FF,767,catapult_fpga_latency
Throughput,3.1490112104799093,catapult,BRAM,1,FF,767,catapult_fpga_latency
Throughput,2.987179027613483,catapult,CLB,639,FF,912,catapult_fpga_latency
Throughput,2.987179027613483,catapult,LUT,3590,FF,912,catapult_fpga_latency
Throughput,2.987179027613483,catapult,FF,912,FF,912,catapult_fpga_latency
Throughput,2.987179027613483,catapult,DSP,17,FF,912,catapult_fpga_latency
Throughput,2.987179027613483,catapult,BRAM,1,FF,912,catapult_fpga_latency
Throughput,3.1334407059015223,catapult,CLB,897,FF,917,catapult_fpga_latency
Throughput,3.1334407059015223,catapult,LUT,4792,FF,917,catapult_fpga_latency
Throughput,3.1334407059015223,catapult,FF,917,FF,917,catapult_fpga_latency
Throughput,3.1334407059015223,catapult,DSP,17,FF,917,catapult_fpga_latency
Throughput,3.1334407059015223,catapult,BRAM,1,FF,917,catapult_fpga_latency
Throughput,2.9741634421778014,catapult,CLB,781,FF,1016,catapult_fpga_latency
Throughput,2.9741634421778014,catapult,LUT,4072,FF,1016,catapult_fpga_latency
Throughput,2.9741634421778014,catapult,FF,1016,FF,1016,catapult_fpga_latency
Throughput,2.9741634421778014,catapult,DSP,35,FF,1016,catapult_fpga_latency
Throughput,2.9741634421778014,catapult,BRAM,1,FF,1016,catapult_fpga_latency
Throughput,2.8993406899271106,catapult,CLB,769,FF,977,catapult_fpga_latency
Throughput,2.8993406899271106,catapult,LUT,4286,FF,977,catapult_fpga_latency
Throughput,2.8993406899271106,catapult,FF,977,FF,977,catapult_fpga_latency
Throughput,2.8993406899271106,catapult,DSP,35,FF,977,catapult_fpga_latency
Throughput,2.8993406899271106,catapult,BRAM,1,FF,977,catapult_fpga_latency
Throughput,2.9072556378954957,catapult,CLB,991,FF,1145,catapult_fpga_latency
Throughput,2.9072556378954957,catapult,LUT,4957,FF,1145,catapult_fpga_latency
Throughput,2.9072556378954957,catapult,FF,1145,FF,1145,catapult_fpga_latency
Throughput,2.9072556378954957,catapult,DSP,35,FF,1145,catapult_fpga_latency
Throughput,2.9072556378954957,catapult,BRAM,1,FF,1145,catapult_fpga_latency
Throughput,2.5735190041510863,catapult,CLB,1149,FF,1107,catapult_fpga_latency
Throughput,2.5735190041510863,catapult,LUT,6381,FF,1107,catapult_fpga_latency
Throughput,2.5735190041510863,catapult,FF,1107,FF,1107,catapult_fpga_latency
Throughput,2.5735190041510863,catapult,DSP,35,FF,1107,catapult_fpga_latency
Throughput,2.5735190041510863,catapult,BRAM,1,FF,1107,catapult_fpga_latency
Throughput,2.849075902231111,catapult,CLB,836,FF,1097,catapult_fpga_latency
Throughput,2.849075902231111,catapult,LUT,4126,FF,1097,catapult_fpga_latency
Throughput,2.849075902231111,catapult,FF,1097,FF,1097,catapult_fpga_latency
Throughput,2.849075902231111,catapult,DSP,52,FF,1097,catapult_fpga_latency
Throughput,2.849075902231111,catapult,BRAM,1,FF,1097,catapult_fpga_latency
Throughput,2.971503283511128,catapult,CLB,821,FF,1102,catapult_fpga_latency
Throughput,2.971503283511128,catapult,LUT,4362,FF,1102,catapult_fpga_latency
Throughput,2.971503283511128,catapult,FF,1102,FF,1102,catapult_fpga_latency
Throughput,2.971503283511128,catapult,DSP,52,FF,1102,catapult_fpga_latency
Throughput,2.971503283511128,catapult,BRAM,1,FF,1102,catapult_fpga_latency
Throughput,2.764599851817448,catapult,CLB,956,FF,1150,catapult_fpga_latency
Throughput,2.764599851817448,catapult,LUT,5141,FF,1150,catapult_fpga_latency
Throughput,2.764599851817448,catapult,FF,1150,FF,1150,catapult_fpga_latency
Throughput,2.764599851817448,catapult,DSP,52,FF,1150,catapult_fpga_latency
Throughput,2.764599851817448,catapult,BRAM,1,FF,1150,catapult_fpga_latency
Throughput,2.928197665055182,catapult,CLB,1458,FF,1438,catapult_fpga_latency
Throughput,2.928197665055182,catapult,LUT,7120,FF,1438,catapult_fpga_latency
Throughput,2.928197665055182,catapult,FF,1438,FF,1438,catapult_fpga_latency
Throughput,2.928197665055182,catapult,DSP,52,FF,1438,catapult_fpga_latency
Throughput,2.928197665055182,catapult,BRAM,1,FF,1438,catapult_fpga_latency
Throughput,2.8546878256128303,catapult,CLB,1683,FF,1043,catapult_fpga_latency
Throughput,2.8546878256128303,catapult,LUT,7320,FF,1043,catapult_fpga_latency
Throughput,2.8546878256128303,catapult,FF,1043,FF,1043,catapult_fpga_latency
Throughput,2.8546878256128303,catapult,DSP,125,FF,1043,catapult_fpga_latency
Throughput,2.8546878256128303,catapult,BRAM,1,FF,1043,catapult_fpga_latency
Throughput,2.9745880939136953,catapult,CLB,1758,FF,1112,catapult_fpga_latency
Throughput,2.9745880939136953,catapult,LUT,7937,FF,1112,catapult_fpga_latency
Throughput,2.9745880939136953,catapult,FF,1112,FF,1112,catapult_fpga_latency
Throughput,2.9745880939136953,catapult,DSP,125,FF,1112,catapult_fpga_latency
Throughput,2.9745880939136953,catapult,BRAM,1,FF,1112,catapult_fpga_latency
Throughput,2.98526176267766,catapult,CLB,1968,FF,1065,catapult_fpga_latency
Throughput,2.98526176267766,catapult,LUT,9081,FF,1065,catapult_fpga_latency
Throughput,2.98526176267766,catapult,FF,1065,FF,1065,catapult_fpga_latency
Throughput,2.98526176267766,catapult,DSP,125,FF,1065,catapult_fpga_latency
Throughput,2.98526176267766,catapult,BRAM,1,FF,1065,catapult_fpga_latency
Throughput,2.9551176727857307,catapult,CLB,2313,FF,1154,catapult_fpga_latency
Throughput,2.9551176727857307,catapult,LUT,11400,FF,1154,catapult_fpga_latency
Throughput,2.9551176727857307,catapult,FF,1154,FF,1154,catapult_fpga_latency
Throughput,2.9551176727857307,catapult,DSP,125,FF,1154,catapult_fpga_latency
Throughput,2.9551176727857307,catapult,BRAM,1,FF,1154,catapult_fpga_latency
Throughput,2.8159257496698324,catapult,CLB,1709,FF,790,catapult_fpga_latency
Throughput,2.8159257496698324,catapult,LUT,6757,FF,790,catapult_fpga_latency
Throughput,2.8159257496698324,catapult,FF,790,FF,790,catapult_fpga_latency
Throughput,2.8159257496698324,catapult,DSP,155,FF,790,catapult_fpga_latency
Throughput,2.8159257496698324,catapult,BRAM,1,FF,790,catapult_fpga_latency
Throughput,3.0619056075739297,catapult,CLB,1690,FF,755,catapult_fpga_latency
Throughput,3.0619056075739297,catapult,LUT,7022,FF,755,catapult_fpga_latency
Throughput,3.0619056075739297,catapult,FF,755,FF,755,catapult_fpga_latency
Throughput,3.0619056075739297,catapult,DSP,155,FF,755,catapult_fpga_latency
Throughput,3.0619056075739297,catapult,BRAM,1,FF,755,catapult_fpga_latency
Throughput,3.0592640634368995,catapult,CLB,1725,FF,850,catapult_fpga_latency
Throughput,3.0592640634368995,catapult,LUT,7930,FF,850,catapult_fpga_latency
Throughput,3.0592640634368995,catapult,FF,850,FF,850,catapult_fpga_latency
Throughput,3.0592640634368995,catapult,DSP,155,FF,850,catapult_fpga_latency
Throughput,3.0592640634368995,catapult,BRAM,1,FF,850,catapult_fpga_latency
Throughput,3.0629653793023177,catapult,CLB,2240,FF,1264,catapult_fpga_latency
Throughput,3.0629653793023177,catapult,LUT,9505,FF,1264,catapult_fpga_latency
Throughput,3.0629653793023177,catapult,FF,1264,FF,1264,catapult_fpga_latency
Throughput,3.0629653793023177,catapult,DSP,155,FF,1264,catapult_fpga_latency
Throughput,3.0629653793023177,catapult,BRAM,1,FF,1264,catapult_fpga_latency
Throughput,3.0461800901669305,catapult,CLB,602,FF,874,catapult_fpga_latency
Throughput,3.0461800901669305,catapult,LUT,3374,FF,874,catapult_fpga_latency
Throughput,3.0461800901669305,catapult,FF,874,FF,874,catapult_fpga_latency
Throughput,3.0461800901669305,catapult,DSP,17,FF,874,catapult_fpga_latency
Throughput,3.0461800901669305,catapult,BRAM,1,FF,874,catapult_fpga_latency
Throughput,2.9731200218821634,catapult,CLB,634,FF,873,catapult_fpga_latency
Throughput,2.9731200218821634,catapult,LUT,3758,FF,873,catapult_fpga_latency
Throughput,2.9731200218821634,catapult,FF,873,FF,873,catapult_fpga_latency
Throughput,2.9731200218821634,catapult,DSP,17,FF,873,catapult_fpga_latency
Throughput,2.9731200218821634,catapult,BRAM,1,FF,873,catapult_fpga_latency
Throughput,2.8678522367813524,catapult,CLB,851,FF,992,catapult_fpga_latency
Throughput,2.8678522367813524,catapult,LUT,4831,FF,992,catapult_fpga_latency
Throughput,2.8678522367813524,catapult,FF,992,FF,992,catapult_fpga_latency
Throughput,2.8678522367813524,catapult,DSP,17,FF,992,catapult_fpga_latency
Throughput,2.8678522367813524,catapult,BRAM,1,FF,992,catapult_fpga_latency
Throughput,2.955318539008727,catapult,CLB,1093,FF,1311,catapult_fpga_latency
Throughput,2.955318539008727,catapult,LUT,6683,FF,1311,catapult_fpga_latency
Throughput,2.955318539008727,catapult,FF,1311,FF,1311,catapult_fpga_latency
Throughput,2.955318539008727,catapult,DSP,17,FF,1311,catapult_fpga_latency
Throughput,2.955318539008727,catapult,BRAM,1,FF,1311,catapult_fpga_latency
Throughput,2.976642287966328,catapult,CLB,964,FF,1244,catapult_fpga_latency
Throughput,2.976642287966328,catapult,LUT,5154,FF,1244,catapult_fpga_latency
Throughput,2.976642287966328,catapult,FF,1244,FF,1244,catapult_fpga_latency
Throughput,2.976642287966328,catapult,DSP,34,FF,1244,catapult_fpga_latency
Throughput,2.976642287966328,catapult,BRAM,1,FF,1244,catapult_fpga_latency
Throughput,2.910852239318628,catapult,CLB,1064,FF,1286,catapult_fpga_latency
Throughput,2.910852239318628,catapult,LUT,5871,FF,1286,catapult_fpga_latency
Throughput,2.910852239318628,catapult,FF,1286,FF,1286,catapult_fpga_latency
Throughput,2.910852239318628,catapult,DSP,35,FF,1286,catapult_fpga_latency
Throughput,2.910852239318628,catapult,BRAM,1,FF,1286,catapult_fpga_latency
Throughput,2.895051488490723,catapult,CLB,1260,FF,1322,catapult_fpga_latency
Throughput,2.895051488490723,catapult,LUT,7078,FF,1322,catapult_fpga_latency
Throughput,2.895051488490723,catapult,FF,1322,FF,1322,catapult_fpga_latency
Throughput,2.895051488490723,catapult,DSP,35,FF,1322,catapult_fpga_latency
Throughput,2.895051488490723,catapult,BRAM,1,FF,1322,catapult_fpga_latency
Throughput,2.885403321676304,catapult,CLB,1711,FF,1584,catapult_fpga_latency
Throughput,2.885403321676304,catapult,LUT,10409,FF,1584,catapult_fpga_latency
Throughput,2.885403321676304,catapult,FF,1584,FF,1584,catapult_fpga_latency
Throughput,2.885403321676304,catapult,DSP,35,FF,1584,catapult_fpga_latency
Throughput,2.885403321676304,catapult,BRAM,1,FF,1584,catapult_fpga_latency
Throughput,2.9465843194568855,catapult,CLB,1093,FF,1452,catapult_fpga_latency
Throughput,2.9465843194568855,catapult,LUT,5571,FF,1452,catapult_fpga_latency
Throughput,2.9465843194568855,catapult,FF,1452,FF,1452,catapult_fpga_latency
Throughput,2.9465843194568855,catapult,DSP,52,FF,1452,catapult_fpga_latency
Throughput,2.9465843194568855,catapult,BRAM,1,FF,1452,catapult_fpga_latency
Throughput,3.0674093887266567,catapult,CLB,1060,FF,1488,catapult_fpga_latency
Throughput,3.0674093887266567,catapult,LUT,5958,FF,1488,catapult_fpga_latency
Throughput,3.0674093887266567,catapult,FF,1488,FF,1488,catapult_fpga_latency
Throughput,3.0674093887266567,catapult,DSP,52,FF,1488,catapult_fpga_latency
Throughput,3.0674093887266567,catapult,BRAM,1,FF,1488,catapult_fpga_latency
Throughput,2.847907499964401,catapult,CLB,1309,FF,1516,catapult_fpga_latency
Throughput,2.847907499964401,catapult,LUT,7478,FF,1516,catapult_fpga_latency
Throughput,2.847907499964401,catapult,FF,1516,FF,1516,catapult_fpga_latency
Throughput,2.847907499964401,catapult,DSP,52,FF,1516,catapult_fpga_latency
Throughput,2.847907499964401,catapult,BRAM,1,FF,1516,catapult_fpga_latency
Throughput,2.848061609268732,catapult,CLB,1788,FF,1820,catapult_fpga_latency
Throughput,2.848061609268732,catapult,LUT,10581,FF,1820,catapult_fpga_latency
Throughput,2.848061609268732,catapult,FF,1820,FF,1820,catapult_fpga_latency
Throughput,2.848061609268732,catapult,DSP,52,FF,1820,catapult_fpga_latency
Throughput,2.848061609268732,catapult,BRAM,1,FF,1820,catapult_fpga_latency
Throughput,2.9701970428718245,catapult,CLB,2133,FF,1308,catapult_fpga_latency
Throughput,2.9701970428718245,catapult,LUT,10094,FF,1308,catapult_fpga_latency
Throughput,2.9701970428718245,catapult,FF,1308,FF,1308,catapult_fpga_latency
Throughput,2.9701970428718245,catapult,DSP,125,FF,1308,catapult_fpga_latency
Throughput,2.9701970428718245,catapult,BRAM,1,FF,1308,catapult_fpga_latency
Throughput,3.039061051697468,catapult,CLB,2055,FF,1430,catapult_fpga_latency
Throughput,3.039061051697468,catapult,LUT,10580,FF,1430,catapult_fpga_latency
Throughput,3.039061051697468,catapult,FF,1430,FF,1430,catapult_fpga_latency
Throughput,3.039061051697468,catapult,DSP,125,FF,1430,catapult_fpga_latency
Throughput,3.039061051697468,catapult,BRAM,1,FF,1430,catapult_fpga_latency
Throughput,3.0728291230452967,catapult,CLB,2644,FF,1501,catapult_fpga_latency
Throughput,3.0728291230452967,catapult,LUT,12950,FF,1501,catapult_fpga_latency
Throughput,3.0728291230452967,catapult,FF,1501,FF,1501,catapult_fpga_latency
Throughput,3.0728291230452967,catapult,DSP,125,FF,1501,catapult_fpga_latency
Throughput,3.0728291230452967,catapult,BRAM,1,FF,1501,catapult_fpga_latency
Throughput,3.042565491222198,catapult,CLB,2977,FF,1528,catapult_fpga_latency
Throughput,3.042565491222198,catapult,LUT,16213,FF,1528,catapult_fpga_latency
Throughput,3.042565491222198,catapult,FF,1528,FF,1528,catapult_fpga_latency
Throughput,3.042565491222198,catapult,DSP,125,FF,1528,catapult_fpga_latency
Throughput,3.042565491222198,catapult,BRAM,1,FF,1528,catapult_fpga_latency
Throughput,2.9788235434297583,catapult,CLB,2020,FF,1234,catapult_fpga_latency
Throughput,2.9788235434297583,catapult,LUT,8444,FF,1234,catapult_fpga_latency
Throughput,2.9788235434297583,catapult,FF,1234,FF,1234,catapult_fpga_latency
Throughput,2.9788235434297583,catapult,DSP,155,FF,1234,catapult_fpga_latency
Throughput,2.9788235434297583,catapult,BRAM,1,FF,1234,catapult_fpga_latency
Throughput,3.006460884440663,catapult,CLB,2135,FF,1266,catapult_fpga_latency
Throughput,3.006460884440663,catapult,LUT,9602,FF,1266,catapult_fpga_latency
Throughput,3.006460884440663,catapult,FF,1266,FF,1266,catapult_fpga_latency
Throughput,3.006460884440663,catapult,DSP,155,FF,1266,catapult_fpga_latency
Throughput,3.006460884440663,catapult,BRAM,1,FF,1266,catapult_fpga_latency
Throughput,2.5820911323244244,catapult,CLB,2253,FF,1556,catapult_fpga_latency
Throughput,2.5820911323244244,catapult,LUT,10854,FF,1556,catapult_fpga_latency
Throughput,2.5820911323244244,catapult,FF,1556,FF,1556,catapult_fpga_latency
Throughput,2.5820911323244244,catapult,DSP,155,FF,1556,catapult_fpga_latency
Throughput,2.5820911323244244,catapult,BRAM,1,FF,1556,catapult_fpga_latency
Throughput,3.195766248873492,catapult,CLB,544,FF,707,catapult_fpga_latency
Throughput,3.195766248873492,catapult,LUT,3162,FF,707,catapult_fpga_latency
Throughput,3.195766248873492,catapult,FF,707,FF,707,catapult_fpga_latency
Throughput,3.195766248873492,catapult,DSP,17,FF,707,catapult_fpga_latency
Throughput,3.195766248873492,catapult,BRAM,1,FF,707,catapult_fpga_latency
Throughput,3.1122107589125934,catapult,CLB,673,FF,771,catapult_fpga_latency
Throughput,3.1122107589125934,catapult,LUT,3438,FF,771,catapult_fpga_latency
Throughput,3.1122107589125934,catapult,FF,771,FF,771,catapult_fpga_latency
Throughput,3.1122107589125934,catapult,DSP,17,FF,771,catapult_fpga_latency
Throughput,3.1122107589125934,catapult,BRAM,1,FF,771,catapult_fpga_latency
Throughput,3.089996137504828,catapult,CLB,776,FF,822,catapult_fpga_latency
Throughput,3.089996137504828,catapult,LUT,4191,FF,822,catapult_fpga_latency
Throughput,3.089996137504828,catapult,FF,822,FF,822,catapult_fpga_latency
Throughput,3.089996137504828,catapult,DSP,17,FF,822,catapult_fpga_latency
Throughput,3.089996137504828,catapult,BRAM,1,FF,822,catapult_fpga_latency
Throughput,3.2147105153180955,catapult,CLB,965,FF,872,catapult_fpga_latency
Throughput,3.2147105153180955,catapult,LUT,5755,FF,872,catapult_fpga_latency
Throughput,3.2147105153180955,catapult,FF,872,FF,872,catapult_fpga_latency
Throughput,3.2147105153180955,catapult,DSP,17,FF,872,catapult_fpga_latency
Throughput,3.2147105153180955,catapult,BRAM,1,FF,872,catapult_fpga_latency
Throughput,2.8699510386352807,catapult,CLB,840,FF,1122,catapult_fpga_latency
Throughput,2.8699510386352807,catapult,LUT,4492,FF,1122,catapult_fpga_latency
Throughput,2.8699510386352807,catapult,FF,1122,FF,1122,catapult_fpga_latency
Throughput,2.8699510386352807,catapult,DSP,35,FF,1122,catapult_fpga_latency
Throughput,2.8699510386352807,catapult,BRAM,1,FF,1122,catapult_fpga_latency
Throughput,3.0889271229423882,catapult,CLB,942,FF,1060,catapult_fpga_latency
Throughput,3.0889271229423882,catapult,LUT,5170,FF,1060,catapult_fpga_latency
Throughput,3.0889271229423882,catapult,FF,1060,FF,1060,catapult_fpga_latency
Throughput,3.0889271229423882,catapult,DSP,35,FF,1060,catapult_fpga_latency
Throughput,3.0889271229423882,catapult,BRAM,1,FF,1060,catapult_fpga_latency
Throughput,3.0385716282489925,catapult,CLB,1120,FF,1182,catapult_fpga_latency
Throughput,3.0385716282489925,catapult,LUT,6357,FF,1182,catapult_fpga_latency
Throughput,3.0385716282489925,catapult,FF,1182,FF,1182,catapult_fpga_latency
Throughput,3.0385716282489925,catapult,DSP,35,FF,1182,catapult_fpga_latency
Throughput,3.0385716282489925,catapult,BRAM,1,FF,1182,catapult_fpga_latency
Throughput,3.0948062960739287,catapult,CLB,1388,FF,1182,catapult_fpga_latency
Throughput,3.0948062960739287,catapult,LUT,8282,FF,1182,catapult_fpga_latency
Throughput,3.0948062960739287,catapult,FF,1182,FF,1182,catapult_fpga_latency
Throughput,3.0948062960739287,catapult,DSP,35,FF,1182,catapult_fpga_latency
Throughput,3.0948062960739287,catapult,BRAM,1,FF,1182,catapult_fpga_latency
Throughput,3.048064935975396,catapult,CLB,958,FF,1162,catapult_fpga_latency
Throughput,3.048064935975396,catapult,LUT,5195,FF,1162,catapult_fpga_latency
Throughput,3.048064935975396,catapult,FF,1162,FF,1162,catapult_fpga_latency
Throughput,3.048064935975396,catapult,DSP,52,FF,1162,catapult_fpga_latency
Throughput,3.048064935975396,catapult,BRAM,1,FF,1162,catapult_fpga_latency
Throughput,3.1494575059446013,catapult,CLB,1026,FF,1183,catapult_fpga_latency
Throughput,3.1494575059446013,catapult,LUT,5667,FF,1183,catapult_fpga_latency
Throughput,3.1494575059446013,catapult,FF,1183,FF,1183,catapult_fpga_latency
Throughput,3.1494575059446013,catapult,DSP,52,FF,1183,catapult_fpga_latency
Throughput,3.1494575059446013,catapult,BRAM,1,FF,1183,catapult_fpga_latency
Throughput,3.0001920122887866,catapult,CLB,1240,FF,1238,catapult_fpga_latency
Throughput,3.0001920122887866,catapult,LUT,6780,FF,1238,catapult_fpga_latency
Throughput,3.0001920122887866,catapult,FF,1238,FF,1238,catapult_fpga_latency
Throughput,3.0001920122887866,catapult,DSP,52,FF,1238,catapult_fpga_latency
Throughput,3.0001920122887866,catapult,BRAM,1,FF,1238,catapult_fpga_latency
Throughput,2.9317087757770492,catapult,CLB,1594,FF,1353,catapult_fpga_latency
Throughput,2.9317087757770492,catapult,LUT,9023,FF,1353,catapult_fpga_latency
Throughput,2.9317087757770492,catapult,FF,1353,FF,1353,catapult_fpga_latency
Throughput,2.9317087757770492,catapult,DSP,52,FF,1353,catapult_fpga_latency
Throughput,2.9317087757770492,catapult,BRAM,1,FF,1353,catapult_fpga_latency
Throughput,2.92177246404759,catapult,CLB,1759,FF,1117,catapult_fpga_latency
Throughput,2.92177246404759,catapult,LUT,8378,FF,1117,catapult_fpga_latency
Throughput,2.92177246404759,catapult,FF,1117,FF,1117,catapult_fpga_latency
Throughput,2.92177246404759,catapult,DSP,125,FF,1117,catapult_fpga_latency
Throughput,2.92177246404759,catapult,BRAM,1,FF,1117,catapult_fpga_latency
Throughput,3.059966156774306,catapult,CLB,1898,FF,1210,catapult_fpga_latency
Throughput,3.059966156774306,catapult,LUT,9194,FF,1210,catapult_fpga_latency
Throughput,3.059966156774306,catapult,FF,1210,FF,1210,catapult_fpga_latency
Throughput,3.059966156774306,catapult,DSP,125,FF,1210,catapult_fpga_latency
Throughput,3.059966156774306,catapult,BRAM,1,FF,1210,catapult_fpga_latency
Throughput,3.03953215521067,catapult,CLB,2260,FF,1187,catapult_fpga_latency
Throughput,3.03953215521067,catapult,LUT,11191,FF,1187,catapult_fpga_latency
Throughput,3.03953215521067,catapult,FF,1187,FF,1187,catapult_fpga_latency
Throughput,3.03953215521067,catapult,DSP,125,FF,1187,catapult_fpga_latency
Throughput,3.03953215521067,catapult,BRAM,1,FF,1187,catapult_fpga_latency
Throughput,3.119161319904304,catapult,CLB,2760,FF,1188,catapult_fpga_latency
Throughput,3.119161319904304,catapult,LUT,14869,FF,1188,catapult_fpga_latency
Throughput,3.119161319904304,catapult,FF,1188,FF,1188,catapult_fpga_latency
Throughput,3.119161319904304,catapult,DSP,125,FF,1188,catapult_fpga_latency
Throughput,3.119161319904304,catapult,BRAM,1,FF,1188,catapult_fpga_latency
Throughput,3.0593576572662804,catapult,CLB,1826,FF,804,catapult_fpga_latency
Throughput,3.0593576572662804,catapult,LUT,8197,FF,804,catapult_fpga_latency
Throughput,3.0593576572662804,catapult,FF,804,FF,804,catapult_fpga_latency
Throughput,3.0593576572662804,catapult,DSP,155,FF,804,catapult_fpga_latency
Throughput,3.0593576572662804,catapult,BRAM,1,FF,804,catapult_fpga_latency
Throughput,2.9886699522111675,catapult,CLB,1849,FF,833,catapult_fpga_latency
Throughput,2.9886699522111675,catapult,LUT,8836,FF,833,catapult_fpga_latency
Throughput,2.9886699522111675,catapult,FF,833,FF,833,catapult_fpga_latency
Throughput,2.9886699522111675,catapult,DSP,155,FF,833,catapult_fpga_latency
Throughput,2.9886699522111675,catapult,BRAM,1,FF,833,catapult_fpga_latency
Throughput,3.1174499259605644,catapult,CLB,1986,FF,870,catapult_fpga_latency
Throughput,3.1174499259605644,catapult,LUT,9431,FF,870,catapult_fpga_latency
Throughput,3.1174499259605644,catapult,FF,870,FF,870,catapult_fpga_latency
Throughput,3.1174499259605644,catapult,DSP,155,FF,870,catapult_fpga_latency
Throughput,3.1174499259605644,catapult,BRAM,1,FF,870,catapult_fpga_latency
Throughput,3.037261119412958,catapult,CLB,632,FF,1149,catapult_fpga_latency
Throughput,3.037261119412958,catapult,LUT,3711,FF,1149,catapult_fpga_latency
Throughput,3.037261119412958,catapult,FF,1149,FF,1149,catapult_fpga_latency
Throughput,3.037261119412958,catapult,DSP,17,FF,1149,catapult_fpga_latency
Throughput,3.037261119412958,catapult,BRAM,1,FF,1149,catapult_fpga_latency
Throughput,3.151641217163838,catapult,CLB,757,FF,1116,catapult_fpga_latency
Throughput,3.151641217163838,catapult,LUT,4394,FF,1116,catapult_fpga_latency
Throughput,3.151641217163838,catapult,FF,1116,FF,1116,catapult_fpga_latency
Throughput,3.151641217163838,catapult,DSP,17,FF,1116,catapult_fpga_latency
Throughput,3.151641217163838,catapult,BRAM,1,FF,1116,catapult_fpga_latency
Throughput,3.218445555165766,catapult,CLB,968,FF,1258,catapult_fpga_latency
Throughput,3.218445555165766,catapult,LUT,5707,FF,1258,catapult_fpga_latency
Throughput,3.218445555165766,catapult,FF,1258,FF,1258,catapult_fpga_latency
Throughput,3.218445555165766,catapult,DSP,17,FF,1258,catapult_fpga_latency
Throughput,3.218445555165766,catapult,BRAM,1,FF,1258,catapult_fpga_latency
Throughput,3.0640822154540053,catapult,CLB,1414,FF,1536,catapult_fpga_latency
Throughput,3.0640822154540053,catapult,LUT,8535,FF,1536,catapult_fpga_latency
Throughput,3.0640822154540053,catapult,FF,1536,FF,1536,catapult_fpga_latency
Throughput,3.0640822154540053,catapult,DSP,17,FF,1536,catapult_fpga_latency
Throughput,3.0640822154540053,catapult,BRAM,1,FF,1536,catapult_fpga_latency
Throughput,2.812551856424853,catapult,CLB,1105,FF,1519,catapult_fpga_latency
Throughput,2.812551856424853,catapult,LUT,5954,FF,1519,catapult_fpga_latency
Throughput,2.812551856424853,catapult,FF,1519,FF,1519,catapult_fpga_latency
Throughput,2.812551856424853,catapult,DSP,35,FF,1519,catapult_fpga_latency
Throughput,2.812551856424853,catapult,BRAM,1,FF,1519,catapult_fpga_latency
Throughput,2.8812382409464288,catapult,CLB,1123,FF,1407,catapult_fpga_latency
Throughput,2.8812382409464288,catapult,LUT,6776,FF,1407,catapult_fpga_latency
Throughput,2.8812382409464288,catapult,FF,1407,FF,1407,catapult_fpga_latency
Throughput,2.8812382409464288,catapult,DSP,35,FF,1407,catapult_fpga_latency
Throughput,2.8812382409464288,catapult,BRAM,1,FF,1407,catapult_fpga_latency
Throughput,2.8787002092815053,catapult,CLB,1512,FF,1614,catapult_fpga_latency
Throughput,2.8787002092815053,catapult,LUT,9062,FF,1614,catapult_fpga_latency
Throughput,2.8787002092815053,catapult,FF,1614,FF,1614,catapult_fpga_latency
Throughput,2.8787002092815053,catapult,DSP,35,FF,1614,catapult_fpga_latency
Throughput,2.8787002092815053,catapult,BRAM,1,FF,1614,catapult_fpga_latency
Throughput,3.036025478325814,catapult,CLB,2296,FF,1828,catapult_fpga_latency
Throughput,3.036025478325814,catapult,LUT,13764,FF,1828,catapult_fpga_latency
Throughput,3.036025478325814,catapult,FF,1828,FF,1828,catapult_fpga_latency
Throughput,3.036025478325814,catapult,DSP,35,FF,1828,catapult_fpga_latency
Throughput,3.036025478325814,catapult,BRAM,1,FF,1828,catapult_fpga_latency
Throughput,2.978371069294781,catapult,CLB,1226,FF,1597,catapult_fpga_latency
Throughput,2.978371069294781,catapult,LUT,6452,FF,1597,catapult_fpga_latency
Throughput,2.978371069294781,catapult,FF,1597,FF,1597,catapult_fpga_latency
Throughput,2.978371069294781,catapult,DSP,52,FF,1597,catapult_fpga_latency
Throughput,2.978371069294781,catapult,BRAM,1,FF,1597,catapult_fpga_latency
Throughput,3.023760711672321,catapult,CLB,1281,FF,1558,catapult_fpga_latency
Throughput,3.023760711672321,catapult,LUT,6893,FF,1558,catapult_fpga_latency
Throughput,3.023760711672321,catapult,FF,1558,FF,1558,catapult_fpga_latency
Throughput,3.023760711672321,catapult,DSP,52,FF,1558,catapult_fpga_latency
Throughput,3.023760711672321,catapult,BRAM,1,FF,1558,catapult_fpga_latency
Throughput,2.947209581967793,catapult,CLB,1593,FF,1749,catapult_fpga_latency
Throughput,2.947209581967793,catapult,LUT,8831,FF,1749,catapult_fpga_latency
Throughput,2.947209581967793,catapult,FF,1749,FF,1749,catapult_fpga_latency
Throughput,2.947209581967793,catapult,DSP,52,FF,1749,catapult_fpga_latency
Throughput,2.947209581967793,catapult,BRAM,1,FF,1749,catapult_fpga_latency
Throughput,3.092298938723004,catapult,CLB,2584,FF,2062,catapult_fpga_latency
Throughput,3.092298938723004,catapult,LUT,15039,FF,2062,catapult_fpga_latency
Throughput,3.092298938723004,catapult,FF,2062,FF,2062,catapult_fpga_latency
Throughput,3.092298938723004,catapult,DSP,52,FF,2062,catapult_fpga_latency
Throughput,3.092298938723004,catapult,BRAM,1,FF,2062,catapult_fpga_latency
Throughput,3.033446784243064,catapult,CLB,2034,FF,1575,catapult_fpga_latency
Throughput,3.033446784243064,catapult,LUT,10546,FF,1575,catapult_fpga_latency
Throughput,3.033446784243064,catapult,FF,1575,FF,1575,catapult_fpga_latency
Throughput,3.033446784243064,catapult,DSP,125,FF,1575,catapult_fpga_latency
Throughput,3.033446784243064,catapult,BRAM,1,FF,1575,catapult_fpga_latency
Throughput,2.807679565146589,catapult,CLB,2522,FF,1623,catapult_fpga_latency
Throughput,2.807679565146589,catapult,LUT,12393,FF,1623,catapult_fpga_latency
Throughput,2.807679565146589,catapult,FF,1623,FF,1623,catapult_fpga_latency
Throughput,2.807679565146589,catapult,DSP,125,FF,1623,catapult_fpga_latency
Throughput,2.807679565146589,catapult,BRAM,1,FF,1623,catapult_fpga_latency
Throughput,2.937703068724626,catapult,CLB,2582,FF,1709,catapult_fpga_latency
Throughput,2.937703068724626,catapult,LUT,13935,FF,1709,catapult_fpga_latency
Throughput,2.937703068724626,catapult,FF,1709,FF,1709,catapult_fpga_latency
Throughput,2.937703068724626,catapult,DSP,125,FF,1709,catapult_fpga_latency
Throughput,2.937703068724626,catapult,BRAM,1,FF,1709,catapult_fpga_latency
Throughput,2.954855714395466,catapult,CLB,2082,FF,1514,catapult_fpga_latency
Throughput,2.954855714395466,catapult,LUT,9430,FF,1514,catapult_fpga_latency
Throughput,2.954855714395466,catapult,FF,1514,FF,1514,catapult_fpga_latency
Throughput,2.954855714395466,catapult,DSP,155,FF,1514,catapult_fpga_latency
Throughput,2.954855714395466,catapult,BRAM,1,FF,1514,catapult_fpga_latency
Throughput,3.0150541654480825,catapult,CLB,2513,FF,1733,catapult_fpga_latency
Throughput,3.0150541654480825,catapult,LUT,12863,FF,1733,catapult_fpga_latency
Throughput,3.0150541654480825,catapult,FF,1733,FF,1733,catapult_fpga_latency
Throughput,3.0150541654480825,catapult,DSP,155,FF,1733,catapult_fpga_latency
Throughput,3.0150541654480825,catapult,BRAM,1,FF,1733,catapult_fpga_latency
Throughput,2.605340426806869,catapult,CLB,319,FF,519,catapult_fpga_latency
Throughput,2.605340426806869,catapult,LUT,1846,FF,519,catapult_fpga_latency
Throughput,2.605340426806869,catapult,FF,519,FF,519,catapult_fpga_latency
Throughput,2.605340426806869,catapult,DSP,9,FF,519,catapult_fpga_latency
Throughput,2.605340426806869,catapult,BRAM,1,FF,519,catapult_fpga_latency
Throughput,2.5760514798127727,catapult,CLB,334,FF,447,catapult_fpga_latency
Throughput,2.5760514798127727,catapult,LUT,1999,FF,447,catapult_fpga_latency
Throughput,2.5760514798127727,catapult,FF,447,FF,447,catapult_fpga_latency
Throughput,2.5760514798127727,catapult,DSP,9,FF,447,catapult_fpga_latency
Throughput,2.5760514798127727,catapult,BRAM,1,FF,447,catapult_fpga_latency
Throughput,2.521775531716371,catapult,CLB,410,FF,486,catapult_fpga_latency
Throughput,2.521775531716371,catapult,LUT,2360,FF,486,catapult_fpga_latency
Throughput,2.521775531716371,catapult,FF,486,FF,486,catapult_fpga_latency
Throughput,2.521775531716371,catapult,DSP,9,FF,486,catapult_fpga_latency
Throughput,2.521775531716371,catapult,BRAM,1,FF,486,catapult_fpga_latency
Throughput,2.8140398074071156,catapult,CLB,569,FF,559,catapult_fpga_latency
Throughput,2.8140398074071156,catapult,LUT,3108,FF,559,catapult_fpga_latency
Throughput,2.8140398074071156,catapult,FF,559,FF,559,catapult_fpga_latency
Throughput,2.8140398074071156,catapult,DSP,9,FF,559,catapult_fpga_latency
Throughput,2.8140398074071156,catapult,BRAM,1,FF,559,catapult_fpga_latency
Throughput,2.7454199531631356,catapult,CLB,378,FF,541,catapult_fpga_latency
Throughput,2.7454199531631356,catapult,LUT,2149,FF,541,catapult_fpga_latency
Throughput,2.7454199531631356,catapult,FF,541,FF,541,catapult_fpga_latency
Throughput,2.7454199531631356,catapult,DSP,9,FF,541,catapult_fpga_latency
Throughput,2.7454199531631356,catapult,BRAM,1,FF,541,catapult_fpga_latency
Throughput,2.562302382428755,catapult,CLB,422,FF,644,catapult_fpga_latency
Throughput,2.562302382428755,catapult,LUT,2400,FF,644,catapult_fpga_latency
Throughput,2.562302382428755,catapult,FF,644,FF,644,catapult_fpga_latency
Throughput,2.562302382428755,catapult,DSP,9,FF,644,catapult_fpga_latency
Throughput,2.562302382428755,catapult,BRAM,1,FF,644,catapult_fpga_latency
Throughput,2.6639458899310835,catapult,CLB,479,FF,609,catapult_fpga_latency
Throughput,2.6639458899310835,catapult,LUT,2818,FF,609,catapult_fpga_latency
Throughput,2.6639458899310835,catapult,FF,609,FF,609,catapult_fpga_latency
Throughput,2.6639458899310835,catapult,DSP,9,FF,609,catapult_fpga_latency
Throughput,2.6639458899310835,catapult,BRAM,1,FF,609,catapult_fpga_latency
Throughput,2.6188088086253085,catapult,CLB,684,FF,739,catapult_fpga_latency
Throughput,2.6188088086253085,catapult,LUT,3735,FF,739,catapult_fpga_latency
Throughput,2.6188088086253085,catapult,FF,739,FF,739,catapult_fpga_latency
Throughput,2.6188088086253085,catapult,DSP,9,FF,739,catapult_fpga_latency
Throughput,2.6188088086253085,catapult,BRAM,1,FF,739,catapult_fpga_latency
Throughput,2.7401389250434995,catapult,CLB,355,FF,509,catapult_fpga_latency
Throughput,2.7401389250434995,catapult,LUT,2035,FF,509,catapult_fpga_latency
Throughput,2.7401389250434995,catapult,FF,509,FF,509,catapult_fpga_latency
Throughput,2.7401389250434995,catapult,DSP,11,FF,509,catapult_fpga_latency
Throughput,2.7401389250434995,catapult,BRAM,1,FF,509,catapult_fpga_latency
Throughput,2.573724333534084,catapult,CLB,387,FF,513,catapult_fpga_latency
Throughput,2.573724333534084,catapult,LUT,2204,FF,513,catapult_fpga_latency
Throughput,2.573724333534084,catapult,FF,513,FF,513,catapult_fpga_latency
Throughput,2.573724333534084,catapult,DSP,10,FF,513,catapult_fpga_latency
Throughput,2.573724333534084,catapult,BRAM,1,FF,513,catapult_fpga_latency
Throughput,2.66456343792633,catapult,CLB,479,FF,552,catapult_fpga_latency
Throughput,2.66456343792633,catapult,LUT,2635,FF,552,catapult_fpga_latency
Throughput,2.66456343792633,catapult,FF,552,FF,552,catapult_fpga_latency
Throughput,2.66456343792633,catapult,DSP,10,FF,552,catapult_fpga_latency
Throughput,2.66456343792633,catapult,BRAM,1,FF,552,catapult_fpga_latency
Throughput,2.849384390502432,catapult,CLB,694,FF,632,catapult_fpga_latency
Throughput,2.849384390502432,catapult,LUT,3483,FF,632,catapult_fpga_latency
Throughput,2.849384390502432,catapult,FF,632,FF,632,catapult_fpga_latency
Throughput,2.849384390502432,catapult,DSP,10,FF,632,catapult_fpga_latency
Throughput,2.849384390502432,catapult,BRAM,1,FF,632,catapult_fpga_latency
Throughput,2.6017478542084573,catapult,CLB,429,FF,552,catapult_fpga_latency
Throughput,2.6017478542084573,catapult,LUT,2567,FF,552,catapult_fpga_latency
Throughput,2.6017478542084573,catapult,FF,552,FF,552,catapult_fpga_latency
Throughput,2.6017478542084573,catapult,DSP,13,FF,552,catapult_fpga_latency
Throughput,2.6017478542084573,catapult,BRAM,1,FF,552,catapult_fpga_latency
Throughput,2.7898672023211697,catapult,CLB,508,FF,561,catapult_fpga_latency
Throughput,2.7898672023211697,catapult,LUT,2858,FF,561,catapult_fpga_latency
Throughput,2.7898672023211697,catapult,FF,561,FF,561,catapult_fpga_latency
Throughput,2.7898672023211697,catapult,DSP,14,FF,561,catapult_fpga_latency
Throughput,2.7898672023211697,catapult,BRAM,1,FF,561,catapult_fpga_latency
Throughput,2.627382050251309,catapult,CLB,606,FF,658,catapult_fpga_latency
Throughput,2.627382050251309,catapult,LUT,3614,FF,658,catapult_fpga_latency
Throughput,2.627382050251309,catapult,FF,658,FF,658,catapult_fpga_latency
Throughput,2.627382050251309,catapult,DSP,14,FF,658,catapult_fpga_latency
Throughput,2.627382050251309,catapult,BRAM,1,FF,658,catapult_fpga_latency
Throughput,2.769369663770829,catapult,CLB,874,FF,643,catapult_fpga_latency
Throughput,2.769369663770829,catapult,LUT,4744,FF,643,catapult_fpga_latency
Throughput,2.769369663770829,catapult,FF,643,FF,643,catapult_fpga_latency
Throughput,2.769369663770829,catapult,DSP,14,FF,643,catapult_fpga_latency
Throughput,2.769369663770829,catapult,BRAM,1,FF,643,catapult_fpga_latency
Throughput,2.658195882454578,catapult,CLB,389,FF,628,catapult_fpga_latency
Throughput,2.658195882454578,catapult,LUT,2344,FF,628,catapult_fpga_latency
Throughput,2.658195882454578,catapult,FF,628,FF,628,catapult_fpga_latency
Throughput,2.658195882454578,catapult,DSP,17,FF,628,catapult_fpga_latency
Throughput,2.658195882454578,catapult,BRAM,1,FF,628,catapult_fpga_latency
Throughput,2.5462786138059226,catapult,CLB,429,FF,697,catapult_fpga_latency
Throughput,2.5462786138059226,catapult,LUT,2439,FF,697,catapult_fpga_latency
Throughput,2.5462786138059226,catapult,FF,697,FF,697,catapult_fpga_latency
Throughput,2.5462786138059226,catapult,DSP,17,FF,697,catapult_fpga_latency
Throughput,2.5462786138059226,catapult,BRAM,1,FF,697,catapult_fpga_latency
Throughput,2.5741615955683237,catapult,CLB,562,FF,641,catapult_fpga_latency
Throughput,2.5741615955683237,catapult,LUT,2936,FF,641,catapult_fpga_latency
Throughput,2.5741615955683237,catapult,FF,641,FF,641,catapult_fpga_latency
Throughput,2.5741615955683237,catapult,DSP,17,FF,641,catapult_fpga_latency
Throughput,2.5741615955683237,catapult,BRAM,1,FF,641,catapult_fpga_latency
Throughput,2.777191481798287,catapult,CLB,720,FF,681,catapult_fpga_latency
Throughput,2.777191481798287,catapult,LUT,3830,FF,681,catapult_fpga_latency
Throughput,2.777191481798287,catapult,FF,681,FF,681,catapult_fpga_latency
Throughput,2.777191481798287,catapult,DSP,17,FF,681,catapult_fpga_latency
Throughput,2.777191481798287,catapult,BRAM,1,FF,681,catapult_fpga_latency
Throughput,2.6379864776813156,catapult,CLB,350,FF,485,catapult_fpga_latency
Throughput,2.6379864776813156,catapult,LUT,2054,FF,485,catapult_fpga_latency
Throughput,2.6379864776813156,catapult,FF,485,FF,485,catapult_fpga_latency
Throughput,2.6379864776813156,catapult,DSP,9,FF,485,catapult_fpga_latency
Throughput,2.6379864776813156,catapult,BRAM,1,FF,485,catapult_fpga_latency
Throughput,2.735184871145441,catapult,CLB,390,FF,498,catapult_fpga_latency
Throughput,2.735184871145441,catapult,LUT,2320,FF,498,catapult_fpga_latency
Throughput,2.735184871145441,catapult,FF,498,FF,498,catapult_fpga_latency
Throughput,2.735184871145441,catapult,DSP,9,FF,498,catapult_fpga_latency
Throughput,2.735184871145441,catapult,BRAM,1,FF,498,catapult_fpga_latency
Throughput,2.7242314942954593,catapult,CLB,507,FF,545,catapult_fpga_latency
Throughput,2.7242314942954593,catapult,LUT,2876,FF,545,catapult_fpga_latency
Throughput,2.7242314942954593,catapult,FF,545,FF,545,catapult_fpga_latency
Throughput,2.7242314942954593,catapult,DSP,9,FF,545,catapult_fpga_latency
Throughput,2.7242314942954593,catapult,BRAM,1,FF,545,catapult_fpga_latency
Throughput,2.8497985192446893,catapult,CLB,703,FF,629,catapult_fpga_latency
Throughput,2.8497985192446893,catapult,LUT,3957,FF,629,catapult_fpga_latency
Throughput,2.8497985192446893,catapult,FF,629,FF,629,catapult_fpga_latency
Throughput,2.8497985192446893,catapult,DSP,9,FF,629,catapult_fpga_latency
Throughput,2.8497985192446893,catapult,BRAM,1,FF,629,catapult_fpga_latency
Throughput,2.670890234424036,catapult,CLB,482,FF,594,catapult_fpga_latency
Throughput,2.670890234424036,catapult,LUT,2660,FF,594,catapult_fpga_latency
Throughput,2.670890234424036,catapult,FF,594,FF,594,catapult_fpga_latency
Throughput,2.670890234424036,catapult,DSP,9,FF,594,catapult_fpga_latency
Throughput,2.670890234424036,catapult,BRAM,1,FF,594,catapult_fpga_latency
Throughput,2.8685350391555033,catapult,CLB,505,FF,604,catapult_fpga_latency
Throughput,2.8685350391555033,catapult,LUT,2896,FF,604,catapult_fpga_latency
Throughput,2.8685350391555033,catapult,FF,604,FF,604,catapult_fpga_latency
Throughput,2.8685350391555033,catapult,DSP,9,FF,604,catapult_fpga_latency
Throughput,2.8685350391555033,catapult,BRAM,1,FF,604,catapult_fpga_latency
Throughput,2.8038378933083603,catapult,CLB,622,FF,645,catapult_fpga_latency
Throughput,2.8038378933083603,catapult,LUT,3673,FF,645,catapult_fpga_latency
Throughput,2.8038378933083603,catapult,FF,645,FF,645,catapult_fpga_latency
Throughput,2.8038378933083603,catapult,DSP,9,FF,645,catapult_fpga_latency
Throughput,2.8038378933083603,catapult,BRAM,1,FF,645,catapult_fpga_latency
Throughput,2.761812964502418,catapult,CLB,854,FF,711,catapult_fpga_latency
Throughput,2.761812964502418,catapult,LUT,5000,FF,711,catapult_fpga_latency
Throughput,2.761812964502418,catapult,FF,711,FF,711,catapult_fpga_latency
Throughput,2.761812964502418,catapult,DSP,9,FF,711,catapult_fpga_latency
Throughput,2.761812964502418,catapult,BRAM,1,FF,711,catapult_fpga_latency
Throughput,2.72294819046478,catapult,CLB,429,FF,691,catapult_fpga_latency
Throughput,2.72294819046478,catapult,LUT,2459,FF,691,catapult_fpga_latency
Throughput,2.72294819046478,catapult,FF,691,FF,691,catapult_fpga_latency
Throughput,2.72294819046478,catapult,DSP,11,FF,691,catapult_fpga_latency
Throughput,2.72294819046478,catapult,BRAM,1,FF,691,catapult_fpga_latency
Throughput,2.816306414137858,catapult,CLB,479,FF,670,catapult_fpga_latency
Throughput,2.816306414137858,catapult,LUT,2726,FF,670,catapult_fpga_latency
Throughput,2.816306414137858,catapult,FF,670,FF,670,catapult_fpga_latency
Throughput,2.816306414137858,catapult,DSP,10,FF,670,catapult_fpga_latency
Throughput,2.816306414137858,catapult,BRAM,1,FF,670,catapult_fpga_latency
Throughput,2.8690699909624295,catapult,CLB,588,FF,722,catapult_fpga_latency
Throughput,2.8690699909624295,catapult,LUT,3297,FF,722,catapult_fpga_latency
Throughput,2.8690699909624295,catapult,FF,722,FF,722,catapult_fpga_latency
Throughput,2.8690699909624295,catapult,DSP,10,FF,722,catapult_fpga_latency
Throughput,2.8690699909624295,catapult,BRAM,1,FF,722,catapult_fpga_latency
Throughput,2.6876590758215504,catapult,CLB,876,FF,808,catapult_fpga_latency
Throughput,2.6876590758215504,catapult,LUT,5000,FF,808,catapult_fpga_latency
Throughput,2.6876590758215504,catapult,FF,808,FF,808,catapult_fpga_latency
Throughput,2.6876590758215504,catapult,DSP,10,FF,808,catapult_fpga_latency
Throughput,2.6876590758215504,catapult,BRAM,1,FF,808,catapult_fpga_latency
Throughput,2.7091974544380717,catapult,CLB,565,FF,600,catapult_fpga_latency
Throughput,2.7091974544380717,catapult,LUT,3300,FF,600,catapult_fpga_latency
Throughput,2.7091974544380717,catapult,FF,600,FF,600,catapult_fpga_latency
Throughput,2.7091974544380717,catapult,DSP,13,FF,600,catapult_fpga_latency
Throughput,2.7091974544380717,catapult,BRAM,1,FF,600,catapult_fpga_latency
Throughput,2.639776146982736,catapult,CLB,638,FF,611,catapult_fpga_latency
Throughput,2.639776146982736,catapult,LUT,3801,FF,611,catapult_fpga_latency
Throughput,2.639776146982736,catapult,FF,611,FF,611,catapult_fpga_latency
Throughput,2.639776146982736,catapult,DSP,14,FF,611,catapult_fpga_latency
Throughput,2.639776146982736,catapult,BRAM,1,FF,611,catapult_fpga_latency
Throughput,2.8449987766505265,catapult,CLB,876,FF,646,catapult_fpga_latency
Throughput,2.8449987766505265,catapult,LUT,5029,FF,646,catapult_fpga_latency
Throughput,2.8449987766505265,catapult,FF,646,FF,646,catapult_fpga_latency
Throughput,2.8449987766505265,catapult,DSP,14,FF,646,catapult_fpga_latency
Throughput,2.8449987766505265,catapult,BRAM,1,FF,646,catapult_fpga_latency
Throughput,2.745374729923761,catapult,CLB,1155,FF,697,catapult_fpga_latency
Throughput,2.745374729923761,catapult,LUT,7066,FF,697,catapult_fpga_latency
Throughput,2.745374729923761,catapult,FF,697,FF,697,catapult_fpga_latency
Throughput,2.745374729923761,catapult,DSP,14,FF,697,catapult_fpga_latency
Throughput,2.745374729923761,catapult,BRAM,1,FF,697,catapult_fpga_latency
Throughput,2.5561849450931473,catapult,CLB,506,FF,605,catapult_fpga_latency
Throughput,2.5561849450931473,catapult,LUT,2844,FF,605,catapult_fpga_latency
Throughput,2.5561849450931473,catapult,FF,605,FF,605,catapult_fpga_latency
Throughput,2.5561849450931473,catapult,DSP,17,FF,605,catapult_fpga_latency
Throughput,2.5561849450931473,catapult,BRAM,1,FF,605,catapult_fpga_latency
Throughput,2.416854174269687,catapult,CLB,568,FF,684,catapult_fpga_latency
Throughput,2.416854174269687,catapult,LUT,3223,FF,684,catapult_fpga_latency
Throughput,2.416854174269687,catapult,FF,684,FF,684,catapult_fpga_latency
Throughput,2.416854174269687,catapult,DSP,17,FF,684,catapult_fpga_latency
Throughput,2.416854174269687,catapult,BRAM,1,FF,684,catapult_fpga_latency
Throughput,2.7623088482277027,catapult,CLB,696,FF,669,catapult_fpga_latency
Throughput,2.7623088482277027,catapult,LUT,3915,FF,669,catapult_fpga_latency
Throughput,2.7623088482277027,catapult,FF,669,FF,669,catapult_fpga_latency
Throughput,2.7623088482277027,catapult,DSP,17,FF,669,catapult_fpga_latency
Throughput,2.7623088482277027,catapult,BRAM,1,FF,669,catapult_fpga_latency
Throughput,2.5810114984062253,catapult,CLB,1068,FF,799,catapult_fpga_latency
Throughput,2.5810114984062253,catapult,LUT,5721,FF,799,catapult_fpga_latency
Throughput,2.5810114984062253,catapult,FF,799,FF,799,catapult_fpga_latency
Throughput,2.5810114984062253,catapult,DSP,17,FF,799,catapult_fpga_latency
Throughput,2.5810114984062253,catapult,BRAM,1,FF,799,catapult_fpga_latency
Throughput,2.580665140633347,catapult,CLB,422,FF,682,catapult_fpga_latency
Throughput,2.580665140633347,catapult,LUT,2453,FF,682,catapult_fpga_latency
Throughput,2.580665140633347,catapult,FF,682,FF,682,catapult_fpga_latency
Throughput,2.580665140633347,catapult,DSP,9,FF,682,catapult_fpga_latency
Throughput,2.580665140633347,catapult,BRAM,1,FF,682,catapult_fpga_latency
Throughput,2.3807709888770376,catapult,CLB,519,FF,685,catapult_fpga_latency
Throughput,2.3807709888770376,catapult,LUT,2991,FF,685,catapult_fpga_latency
Throughput,2.3807709888770376,catapult,FF,685,FF,685,catapult_fpga_latency
Throughput,2.3807709888770376,catapult,DSP,9,FF,685,catapult_fpga_latency
Throughput,2.3807709888770376,catapult,BRAM,1,FF,685,catapult_fpga_latency
Throughput,2.6174378947423524,catapult,CLB,658,FF,795,catapult_fpga_latency
Throughput,2.6174378947423524,catapult,LUT,3835,FF,795,catapult_fpga_latency
Throughput,2.6174378947423524,catapult,FF,795,FF,795,catapult_fpga_latency
Throughput,2.6174378947423524,catapult,DSP,9,FF,795,catapult_fpga_latency
Throughput,2.6174378947423524,catapult,BRAM,1,FF,795,catapult_fpga_latency
Throughput,2.7631255370825265,catapult,CLB,1056,FF,1006,catapult_fpga_latency
Throughput,2.7631255370825265,catapult,LUT,6088,FF,1006,catapult_fpga_latency
Throughput,2.7631255370825265,catapult,FF,1006,FF,1006,catapult_fpga_latency
Throughput,2.7631255370825265,catapult,DSP,9,FF,1006,catapult_fpga_latency
Throughput,2.7631255370825265,catapult,BRAM,1,FF,1006,catapult_fpga_latency
Throughput,2.7170221437304716,catapult,CLB,552,FF,733,catapult_fpga_latency
Throughput,2.7170221437304716,catapult,LUT,3459,FF,733,catapult_fpga_latency
Throughput,2.7170221437304716,catapult,FF,733,FF,733,catapult_fpga_latency
Throughput,2.7170221437304716,catapult,DSP,9,FF,733,catapult_fpga_latency
Throughput,2.7170221437304716,catapult,BRAM,1,FF,733,catapult_fpga_latency
Throughput,2.5829848456279105,catapult,CLB,689,FF,823,catapult_fpga_latency
Throughput,2.5829848456279105,catapult,LUT,3989,FF,823,catapult_fpga_latency
Throughput,2.5829848456279105,catapult,FF,823,FF,823,catapult_fpga_latency
Throughput,2.5829848456279105,catapult,DSP,9,FF,823,catapult_fpga_latency
Throughput,2.5829848456279105,catapult,BRAM,1,FF,823,catapult_fpga_latency
Throughput,2.7307556820198853,catapult,CLB,892,FF,824,catapult_fpga_latency
Throughput,2.7307556820198853,catapult,LUT,5455,FF,824,catapult_fpga_latency
Throughput,2.7307556820198853,catapult,FF,824,FF,824,catapult_fpga_latency
Throughput,2.7307556820198853,catapult,DSP,9,FF,824,catapult_fpga_latency
Throughput,2.7307556820198853,catapult,BRAM,1,FF,824,catapult_fpga_latency
Throughput,2.794060944057312,catapult,CLB,1411,FF,968,catapult_fpga_latency
Throughput,2.794060944057312,catapult,LUT,8419,FF,968,catapult_fpga_latency
Throughput,2.794060944057312,catapult,FF,968,FF,968,catapult_fpga_latency
Throughput,2.794060944057312,catapult,DSP,9,FF,968,catapult_fpga_latency
Throughput,2.794060944057312,catapult,BRAM,1,FF,968,catapult_fpga_latency
Throughput,2.695330609252531,catapult,CLB,562,FF,743,catapult_fpga_latency
Throughput,2.695330609252531,catapult,LUT,3235,FF,743,catapult_fpga_latency
Throughput,2.695330609252531,catapult,FF,743,FF,743,catapult_fpga_latency
Throughput,2.695330609252531,catapult,DSP,11,FF,743,catapult_fpga_latency
Throughput,2.695330609252531,catapult,BRAM,1,FF,743,catapult_fpga_latency
Throughput,2.7744715325348404,catapult,CLB,654,FF,749,catapult_fpga_latency
Throughput,2.7744715325348404,catapult,LUT,3694,FF,749,catapult_fpga_latency
Throughput,2.7744715325348404,catapult,FF,749,FF,749,catapult_fpga_latency
Throughput,2.7744715325348404,catapult,DSP,10,FF,749,catapult_fpga_latency
Throughput,2.7744715325348404,catapult,BRAM,1,FF,749,catapult_fpga_latency
Throughput,2.7088451922061103,catapult,CLB,926,FF,860,catapult_fpga_latency
Throughput,2.7088451922061103,catapult,LUT,5083,FF,860,catapult_fpga_latency
Throughput,2.7088451922061103,catapult,FF,860,FF,860,catapult_fpga_latency
Throughput,2.7088451922061103,catapult,DSP,10,FF,860,catapult_fpga_latency
Throughput,2.7088451922061103,catapult,BRAM,1,FF,860,catapult_fpga_latency
Throughput,2.7429875523224876,catapult,CLB,1416,FF,1072,catapult_fpga_latency
Throughput,2.7429875523224876,catapult,LUT,7903,FF,1072,catapult_fpga_latency
Throughput,2.7429875523224876,catapult,FF,1072,FF,1072,catapult_fpga_latency
Throughput,2.7429875523224876,catapult,DSP,10,FF,1072,catapult_fpga_latency
Throughput,2.7429875523224876,catapult,BRAM,1,FF,1072,catapult_fpga_latency
Throughput,2.4952714605821966,catapult,CLB,754,FF,851,catapult_fpga_latency
Throughput,2.4952714605821966,catapult,LUT,4814,FF,851,catapult_fpga_latency
Throughput,2.4952714605821966,catapult,FF,851,FF,851,catapult_fpga_latency
Throughput,2.4952714605821966,catapult,DSP,13,FF,851,catapult_fpga_latency
Throughput,2.4952714605821966,catapult,BRAM,1,FF,851,catapult_fpga_latency
Throughput,2.5368927630060147,catapult,CLB,886,FF,933,catapult_fpga_latency
Throughput,2.5368927630060147,catapult,LUT,5612,FF,933,catapult_fpga_latency
Throughput,2.5368927630060147,catapult,FF,933,FF,933,catapult_fpga_latency
Throughput,2.5368927630060147,catapult,DSP,14,FF,933,catapult_fpga_latency
Throughput,2.5368927630060147,catapult,BRAM,1,FF,933,catapult_fpga_latency
Throughput,2.5892380907994013,catapult,CLB,1189,FF,945,catapult_fpga_latency
Throughput,2.5892380907994013,catapult,LUT,7591,FF,945,catapult_fpga_latency
Throughput,2.5892380907994013,catapult,FF,945,FF,945,catapult_fpga_latency
Throughput,2.5892380907994013,catapult,DSP,14,FF,945,catapult_fpga_latency
Throughput,2.5892380907994013,catapult,BRAM,1,FF,945,catapult_fpga_latency
Throughput,2.737378631474927,catapult,CLB,2027,FF,1068,catapult_fpga_latency
Throughput,2.737378631474927,catapult,LUT,12667,FF,1068,catapult_fpga_latency
Throughput,2.737378631474927,catapult,FF,1068,FF,1068,catapult_fpga_latency
Throughput,2.737378631474927,catapult,DSP,14,FF,1068,catapult_fpga_latency
Throughput,2.737378631474927,catapult,BRAM,1,FF,1068,catapult_fpga_latency
Throughput,2.609705494734919,catapult,CLB,596,FF,967,catapult_fpga_latency
Throughput,2.609705494734919,catapult,LUT,3627,FF,967,catapult_fpga_latency
Throughput,2.609705494734919,catapult,FF,967,FF,967,catapult_fpga_latency
Throughput,2.609705494734919,catapult,DSP,17,FF,967,catapult_fpga_latency
Throughput,2.609705494734919,catapult,BRAM,1,FF,967,catapult_fpga_latency
Throughput,2.616992656718605,catapult,CLB,733,FF,796,catapult_fpga_latency
Throughput,2.616992656718605,catapult,LUT,4276,FF,796,catapult_fpga_latency
Throughput,2.616992656718605,catapult,FF,796,FF,796,catapult_fpga_latency
Throughput,2.616992656718605,catapult,DSP,17,FF,796,catapult_fpga_latency
Throughput,2.616992656718605,catapult,BRAM,1,FF,796,catapult_fpga_latency
Throughput,2.5289309703002347,catapult,CLB,982,FF,956,catapult_fpga_latency
Throughput,2.5289309703002347,catapult,LUT,5769,FF,956,catapult_fpga_latency
Throughput,2.5289309703002347,catapult,FF,956,FF,956,catapult_fpga_latency
Throughput,2.5289309703002347,catapult,DSP,17,FF,956,catapult_fpga_latency
Throughput,2.5289309703002347,catapult,BRAM,1,FF,956,catapult_fpga_latency
Throughput,2.742656537121856,catapult,CLB,1370,FF,1154,catapult_fpga_latency
Throughput,2.742656537121856,catapult,LUT,8391,FF,1154,catapult_fpga_latency
Throughput,2.742656537121856,catapult,FF,1154,FF,1154,catapult_fpga_latency
Throughput,2.742656537121856,catapult,DSP,17,FF,1154,catapult_fpga_latency
Throughput,2.742656537121856,catapult,BRAM,1,FF,1154,catapult_fpga_latency
Throughput,2.8955209186908775,catapult,CLB,385,FF,518,catapult_fpga_latency
Throughput,2.8955209186908775,catapult,LUT,2203,FF,518,catapult_fpga_latency
Throughput,2.8955209186908775,catapult,FF,518,FF,518,catapult_fpga_latency
Throughput,2.8955209186908775,catapult,DSP,9,FF,518,catapult_fpga_latency
Throughput,2.8955209186908775,catapult,BRAM,1,FF,518,catapult_fpga_latency
Throughput,2.550929303545282,catapult,CLB,432,FF,525,catapult_fpga_latency
Throughput,2.550929303545282,catapult,LUT,2583,FF,525,catapult_fpga_latency
Throughput,2.550929303545282,catapult,FF,525,FF,525,catapult_fpga_latency
Throughput,2.550929303545282,catapult,DSP,9,FF,525,catapult_fpga_latency
Throughput,2.550929303545282,catapult,BRAM,1,FF,525,catapult_fpga_latency
Throughput,2.860141920242082,catapult,CLB,579,FF,575,catapult_fpga_latency
Throughput,2.860141920242082,catapult,LUT,3264,FF,575,catapult_fpga_latency
Throughput,2.860141920242082,catapult,FF,575,FF,575,catapult_fpga_latency
Throughput,2.860141920242082,catapult,DSP,9,FF,575,catapult_fpga_latency
Throughput,2.860141920242082,catapult,BRAM,1,FF,575,catapult_fpga_latency
Throughput,2.8004693586645124,catapult,CLB,820,FF,664,catapult_fpga_latency
Throughput,2.8004693586645124,catapult,LUT,4665,FF,664,catapult_fpga_latency
Throughput,2.8004693586645124,catapult,FF,664,FF,664,catapult_fpga_latency
Throughput,2.8004693586645124,catapult,DSP,9,FF,664,catapult_fpga_latency
Throughput,2.8004693586645124,catapult,BRAM,1,FF,664,catapult_fpga_latency
Throughput,2.8587355812524122,catapult,CLB,495,FF,676,catapult_fpga_latency
Throughput,2.8587355812524122,catapult,LUT,2911,FF,676,catapult_fpga_latency
Throughput,2.8587355812524122,catapult,FF,676,FF,676,catapult_fpga_latency
Throughput,2.8587355812524122,catapult,DSP,9,FF,676,catapult_fpga_latency
Throughput,2.8587355812524122,catapult,BRAM,1,FF,676,catapult_fpga_latency
Throughput,2.7278133302781824,catapult,CLB,568,FF,664,catapult_fpga_latency
Throughput,2.7278133302781824,catapult,LUT,3403,FF,664,catapult_fpga_latency
Throughput,2.7278133302781824,catapult,FF,664,FF,664,catapult_fpga_latency
Throughput,2.7278133302781824,catapult,DSP,9,FF,664,catapult_fpga_latency
Throughput,2.7278133302781824,catapult,BRAM,1,FF,664,catapult_fpga_latency
Throughput,2.7984474213706236,catapult,CLB,784,FF,714,catapult_fpga_latency
Throughput,2.7984474213706236,catapult,LUT,4572,FF,714,catapult_fpga_latency
Throughput,2.7984474213706236,catapult,FF,714,FF,714,catapult_fpga_latency
Throughput,2.7984474213706236,catapult,DSP,9,FF,714,catapult_fpga_latency
Throughput,2.7984474213706236,catapult,BRAM,1,FF,714,catapult_fpga_latency
Throughput,2.79140136722839,catapult,CLB,1105,FF,777,catapult_fpga_latency
Throughput,2.79140136722839,catapult,LUT,6554,FF,777,catapult_fpga_latency
Throughput,2.79140136722839,catapult,FF,777,FF,777,catapult_fpga_latency
Throughput,2.79140136722839,catapult,DSP,9,FF,777,catapult_fpga_latency
Throughput,2.79140136722839,catapult,BRAM,1,FF,777,catapult_fpga_latency
Throughput,2.8400861114108977,catapult,CLB,495,FF,591,catapult_fpga_latency
Throughput,2.8400861114108977,catapult,LUT,2767,FF,591,catapult_fpga_latency
Throughput,2.8400861114108977,catapult,FF,591,FF,591,catapult_fpga_latency
Throughput,2.8400861114108977,catapult,DSP,11,FF,591,catapult_fpga_latency
Throughput,2.8400861114108977,catapult,BRAM,1,FF,591,catapult_fpga_latency
Throughput,2.7934131318351327,catapult,CLB,556,FF,599,catapult_fpga_latency
Throughput,2.7934131318351327,catapult,LUT,3285,FF,599,catapult_fpga_latency
Throughput,2.7934131318351327,catapult,FF,599,FF,599,catapult_fpga_latency
Throughput,2.7934131318351327,catapult,DSP,10,FF,599,catapult_fpga_latency
Throughput,2.7934131318351327,catapult,BRAM,1,FF,599,catapult_fpga_latency
Throughput,2.8578614051532956,catapult,CLB,742,FF,650,catapult_fpga_latency
Throughput,2.8578614051532956,catapult,LUT,4157,FF,650,catapult_fpga_latency
Throughput,2.8578614051532956,catapult,FF,650,FF,650,catapult_fpga_latency
Throughput,2.8578614051532956,catapult,DSP,10,FF,650,catapult_fpga_latency
Throughput,2.8578614051532956,catapult,BRAM,1,FF,650,catapult_fpga_latency
Throughput,2.693892944694378,catapult,CLB,1019,FF,734,catapult_fpga_latency
Throughput,2.693892944694378,catapult,LUT,6258,FF,734,catapult_fpga_latency
Throughput,2.693892944694378,catapult,FF,734,FF,734,catapult_fpga_latency
Throughput,2.693892944694378,catapult,DSP,10,FF,734,catapult_fpga_latency
Throughput,2.693892944694378,catapult,BRAM,1,FF,734,catapult_fpga_latency
Throughput,2.612009497266532,catapult,CLB,652,FF,716,catapult_fpga_latency
Throughput,2.612009497266532,catapult,LUT,3916,FF,716,catapult_fpga_latency
Throughput,2.612009497266532,catapult,FF,716,FF,716,catapult_fpga_latency
Throughput,2.612009497266532,catapult,DSP,13,FF,716,catapult_fpga_latency
Throughput,2.612009497266532,catapult,BRAM,1,FF,716,catapult_fpga_latency
Throughput,2.7225256325788307,catapult,CLB,755,FF,668,catapult_fpga_latency
Throughput,2.7225256325788307,catapult,LUT,4616,FF,668,catapult_fpga_latency
Throughput,2.7225256325788307,catapult,FF,668,FF,668,catapult_fpga_latency
Throughput,2.7225256325788307,catapult,DSP,14,FF,668,catapult_fpga_latency
Throughput,2.7225256325788307,catapult,BRAM,1,FF,668,catapult_fpga_latency
Throughput,2.707964937269992,catapult,CLB,1046,FF,797,catapult_fpga_latency
Throughput,2.707964937269992,catapult,LUT,6515,FF,797,catapult_fpga_latency
Throughput,2.707964937269992,catapult,FF,797,FF,797,catapult_fpga_latency
Throughput,2.707964937269992,catapult,DSP,14,FF,797,catapult_fpga_latency
Throughput,2.707964937269992,catapult,BRAM,1,FF,797,catapult_fpga_latency
Throughput,2.7060743250374113,catapult,CLB,1550,FF,758,catapult_fpga_latency
Throughput,2.7060743250374113,catapult,LUT,9367,FF,758,catapult_fpga_latency
Throughput,2.7060743250374113,catapult,FF,758,FF,758,catapult_fpga_latency
Throughput,2.7060743250374113,catapult,DSP,14,FF,758,catapult_fpga_latency
Throughput,2.7060743250374113,catapult,BRAM,1,FF,758,catapult_fpga_latency
Throughput,2.6976355224645596,catapult,CLB,538,FF,698,catapult_fpga_latency
Throughput,2.6976355224645596,catapult,LUT,3238,FF,698,catapult_fpga_latency
Throughput,2.6976355224645596,catapult,FF,698,FF,698,catapult_fpga_latency
Throughput,2.6976355224645596,catapult,DSP,17,FF,698,catapult_fpga_latency
Throughput,2.6976355224645596,catapult,BRAM,1,FF,698,catapult_fpga_latency
Throughput,2.598462230052255,catapult,CLB,651,FF,717,catapult_fpga_latency
Throughput,2.598462230052255,catapult,LUT,3896,FF,717,catapult_fpga_latency
Throughput,2.598462230052255,catapult,FF,717,FF,717,catapult_fpga_latency
Throughput,2.598462230052255,catapult,DSP,17,FF,717,catapult_fpga_latency
Throughput,2.598462230052255,catapult,BRAM,1,FF,717,catapult_fpga_latency
Throughput,2.5693598696820676,catapult,CLB,869,FF,719,catapult_fpga_latency
Throughput,2.5693598696820676,catapult,LUT,5118,FF,719,catapult_fpga_latency
Throughput,2.5693598696820676,catapult,FF,719,FF,719,catapult_fpga_latency
Throughput,2.5693598696820676,catapult,DSP,17,FF,719,catapult_fpga_latency
Throughput,2.5693598696820676,catapult,BRAM,1,FF,719,catapult_fpga_latency
Throughput,2.5780371856083653,catapult,CLB,1193,FF,818,catapult_fpga_latency
Throughput,2.5780371856083653,catapult,LUT,6838,FF,818,catapult_fpga_latency
Throughput,2.5780371856083653,catapult,FF,818,FF,818,catapult_fpga_latency
Throughput,2.5780371856083653,catapult,DSP,17,FF,818,catapult_fpga_latency
Throughput,2.5780371856083653,catapult,BRAM,1,FF,818,catapult_fpga_latency
Throughput,2.5786753860277054,catapult,CLB,492,FF,827,catapult_fpga_latency
Throughput,2.5786753860277054,catapult,LUT,2860,FF,827,catapult_fpga_latency
Throughput,2.5786753860277054,catapult,FF,827,FF,827,catapult_fpga_latency
Throughput,2.5786753860277054,catapult,DSP,9,FF,827,catapult_fpga_latency
Throughput,2.5786753860277054,catapult,BRAM,1,FF,827,catapult_fpga_latency
Throughput,2.369258398428708,catapult,CLB,633,FF,841,catapult_fpga_latency
Throughput,2.369258398428708,catapult,LUT,3466,FF,841,catapult_fpga_latency
Throughput,2.369258398428708,catapult,FF,841,FF,841,catapult_fpga_latency
Throughput,2.369258398428708,catapult,DSP,9,FF,841,catapult_fpga_latency
Throughput,2.369258398428708,catapult,BRAM,1,FF,841,catapult_fpga_latency
Throughput,2.699747573601868,catapult,CLB,763,FF,980,catapult_fpga_latency
Throughput,2.699747573601868,catapult,LUT,4582,FF,980,catapult_fpga_latency
Throughput,2.699747573601868,catapult,FF,980,FF,980,catapult_fpga_latency
Throughput,2.699747573601868,catapult,DSP,9,FF,980,catapult_fpga_latency
Throughput,2.699747573601868,catapult,BRAM,1,FF,980,catapult_fpga_latency
Throughput,2.640034003637967,catapult,CLB,1198,FF,1261,catapult_fpga_latency
Throughput,2.640034003637967,catapult,LUT,7319,FF,1261,catapult_fpga_latency
Throughput,2.640034003637967,catapult,FF,1261,FF,1261,catapult_fpga_latency
Throughput,2.640034003637967,catapult,DSP,9,FF,1261,catapult_fpga_latency
Throughput,2.640034003637967,catapult,BRAM,1,FF,1261,catapult_fpga_latency
Throughput,2.6195634235598297,catapult,CLB,715,FF,894,catapult_fpga_latency
Throughput,2.6195634235598297,catapult,LUT,4311,FF,894,catapult_fpga_latency
Throughput,2.6195634235598297,catapult,FF,894,FF,894,catapult_fpga_latency
Throughput,2.6195634235598297,catapult,DSP,9,FF,894,catapult_fpga_latency
Throughput,2.6195634235598297,catapult,BRAM,1,FF,894,catapult_fpga_latency
Throughput,2.656649327602055,catapult,CLB,857,FF,908,catapult_fpga_latency
Throughput,2.656649327602055,catapult,LUT,5293,FF,908,catapult_fpga_latency
Throughput,2.656649327602055,catapult,FF,908,FF,908,catapult_fpga_latency
Throughput,2.656649327602055,catapult,DSP,9,FF,908,catapult_fpga_latency
Throughput,2.656649327602055,catapult,BRAM,1,FF,908,catapult_fpga_latency
Throughput,2.735865833139543,catapult,CLB,1198,FF,1024,catapult_fpga_latency
Throughput,2.735865833139543,catapult,LUT,7254,FF,1024,catapult_fpga_latency
Throughput,2.735865833139543,catapult,FF,1024,FF,1024,catapult_fpga_latency
Throughput,2.735865833139543,catapult,DSP,9,FF,1024,catapult_fpga_latency
Throughput,2.735865833139543,catapult,BRAM,1,FF,1024,catapult_fpga_latency
Throughput,2.699426911666653,catapult,CLB,1819,FF,1268,catapult_fpga_latency
Throughput,2.699426911666653,catapult,LUT,10741,FF,1268,catapult_fpga_latency
Throughput,2.699426911666653,catapult,FF,1268,FF,1268,catapult_fpga_latency
Throughput,2.699426911666653,catapult,DSP,9,FF,1268,catapult_fpga_latency
Throughput,2.699426911666653,catapult,BRAM,1,FF,1268,catapult_fpga_latency
Throughput,2.569954152017928,catapult,CLB,667,FF,882,catapult_fpga_latency
Throughput,2.569954152017928,catapult,LUT,4090,FF,882,catapult_fpga_latency
Throughput,2.569954152017928,catapult,FF,882,FF,882,catapult_fpga_latency
Throughput,2.569954152017928,catapult,DSP,11,FF,882,catapult_fpga_latency
Throughput,2.569954152017928,catapult,BRAM,1,FF,882,catapult_fpga_latency
Throughput,2.5113576148129915,catapult,CLB,736,FF,896,catapult_fpga_latency
Throughput,2.5113576148129915,catapult,LUT,4376,FF,896,catapult_fpga_latency
Throughput,2.5113576148129915,catapult,FF,896,FF,896,catapult_fpga_latency
Throughput,2.5113576148129915,catapult,DSP,10,FF,896,catapult_fpga_latency
Throughput,2.5113576148129915,catapult,BRAM,1,FF,896,catapult_fpga_latency
Throughput,2.6572705579736717,catapult,CLB,1035,FF,1103,catapult_fpga_latency
Throughput,2.6572705579736717,catapult,LUT,6505,FF,1103,catapult_fpga_latency
Throughput,2.6572705579736717,catapult,FF,1103,FF,1103,catapult_fpga_latency
Throughput,2.6572705579736717,catapult,DSP,10,FF,1103,catapult_fpga_latency
Throughput,2.6572705579736717,catapult,BRAM,1,FF,1103,catapult_fpga_latency
Throughput,2.7497229654112347,catapult,CLB,1864,FF,1324,catapult_fpga_latency
Throughput,2.7497229654112347,catapult,LUT,11978,FF,1324,catapult_fpga_latency
Throughput,2.7497229654112347,catapult,FF,1324,FF,1324,catapult_fpga_latency
Throughput,2.7497229654112347,catapult,DSP,9,FF,1324,catapult_fpga_latency
Throughput,2.7497229654112347,catapult,BRAM,1,FF,1324,catapult_fpga_latency
Throughput,2.558120497707924,catapult,CLB,975,FF,981,catapult_fpga_latency
Throughput,2.558120497707924,catapult,LUT,6150,FF,981,catapult_fpga_latency
Throughput,2.558120497707924,catapult,FF,981,FF,981,catapult_fpga_latency
Throughput,2.558120497707924,catapult,DSP,13,FF,981,catapult_fpga_latency
Throughput,2.558120497707924,catapult,BRAM,1,FF,981,catapult_fpga_latency
Throughput,2.6734250852822603,catapult,CLB,1117,FF,994,catapult_fpga_latency
Throughput,2.6734250852822603,catapult,LUT,7049,FF,994,catapult_fpga_latency
Throughput,2.6734250852822603,catapult,FF,994,FF,994,catapult_fpga_latency
Throughput,2.6734250852822603,catapult,DSP,13,FF,994,catapult_fpga_latency
Throughput,2.6734250852822603,catapult,BRAM,1,FF,994,catapult_fpga_latency
Throughput,2.5335377053749006,catapult,CLB,1432,FF,1112,catapult_fpga_latency
Throughput,2.5335377053749006,catapult,LUT,9469,FF,1112,catapult_fpga_latency
Throughput,2.5335377053749006,catapult,FF,1112,FF,1112,catapult_fpga_latency
Throughput,2.5335377053749006,catapult,DSP,13,FF,1112,catapult_fpga_latency
Throughput,2.5335377053749006,catapult,BRAM,1,FF,1112,catapult_fpga_latency
Throughput,2.8287982981949438,catapult,CLB,2518,FF,1449,catapult_fpga_latency
Throughput,2.8287982981949438,catapult,LUT,15578,FF,1449,catapult_fpga_latency
Throughput,2.8287982981949438,catapult,FF,1449,FF,1449,catapult_fpga_latency
Throughput,2.8287982981949438,catapult,DSP,13,FF,1449,catapult_fpga_latency
Throughput,2.8287982981949438,catapult,BRAM,1,FF,1449,catapult_fpga_latency
Throughput,2.492006887907038,catapult,CLB,780,FF,934,catapult_fpga_latency
Throughput,2.492006887907038,catapult,LUT,4660,FF,934,catapult_fpga_latency
Throughput,2.492006887907038,catapult,FF,934,FF,934,catapult_fpga_latency
Throughput,2.492006887907038,catapult,DSP,17,FF,934,catapult_fpga_latency
Throughput,2.492006887907038,catapult,BRAM,1,FF,934,catapult_fpga_latency
Throughput,2.624086489890707,catapult,CLB,1223,FF,1184,catapult_fpga_latency
Throughput,2.624086489890707,catapult,LUT,7242,FF,1184,catapult_fpga_latency
Throughput,2.624086489890707,catapult,FF,1184,FF,1184,catapult_fpga_latency
Throughput,2.624086489890707,catapult,DSP,17,FF,1184,catapult_fpga_latency
Throughput,2.624086489890707,catapult,BRAM,1,FF,1184,catapult_fpga_latency
Throughput,3.0341002527405507,catapult,CLB,316,FF,605,catapult_fpga_latency
Throughput,3.0341002527405507,catapult,LUT,1779,FF,605,catapult_fpga_latency
Throughput,3.0341002527405507,catapult,FF,605,FF,605,catapult_fpga_latency
Throughput,3.0341002527405507,catapult,DSP,10,FF,605,catapult_fpga_latency
Throughput,3.0341002527405507,catapult,BRAM,1,FF,605,catapult_fpga_latency
Throughput,2.947739525944529,catapult,CLB,353,FF,608,catapult_fpga_latency
Throughput,2.947739525944529,catapult,LUT,2027,FF,608,catapult_fpga_latency
Throughput,2.947739525944529,catapult,FF,608,FF,608,catapult_fpga_latency
Throughput,2.947739525944529,catapult,DSP,10,FF,608,catapult_fpga_latency
Throughput,2.947739525944529,catapult,BRAM,1,FF,608,catapult_fpga_latency
Throughput,3.056486935046596,catapult,CLB,397,FF,649,catapult_fpga_latency
Throughput,3.056486935046596,catapult,LUT,2395,FF,649,catapult_fpga_latency
Throughput,3.056486935046596,catapult,FF,649,FF,649,catapult_fpga_latency
Throughput,3.056486935046596,catapult,DSP,10,FF,649,catapult_fpga_latency
Throughput,3.056486935046596,catapult,BRAM,1,FF,649,catapult_fpga_latency
Throughput,3.123760257647746,catapult,CLB,545,FF,734,catapult_fpga_latency
Throughput,3.123760257647746,catapult,LUT,3045,FF,734,catapult_fpga_latency
Throughput,3.123760257647746,catapult,FF,734,FF,734,catapult_fpga_latency
Throughput,3.123760257647746,catapult,DSP,10,FF,734,catapult_fpga_latency
Throughput,3.123760257647746,catapult,BRAM,1,FF,734,catapult_fpga_latency
Throughput,3.115924868819563,catapult,CLB,423,FF,713,catapult_fpga_latency
Throughput,3.115924868819563,catapult,LUT,2350,FF,713,catapult_fpga_latency
Throughput,3.115924868819563,catapult,FF,713,FF,713,catapult_fpga_latency
Throughput,3.115924868819563,catapult,DSP,14,FF,713,catapult_fpga_latency
Throughput,3.115924868819563,catapult,BRAM,1,FF,713,catapult_fpga_latency
Throughput,2.9336525147269357,catapult,CLB,493,FF,751,catapult_fpga_latency
Throughput,2.9336525147269357,catapult,LUT,2582,FF,751,catapult_fpga_latency
Throughput,2.9336525147269357,catapult,FF,751,FF,751,catapult_fpga_latency
Throughput,2.9336525147269357,catapult,DSP,14,FF,751,catapult_fpga_latency
Throughput,2.9336525147269357,catapult,BRAM,1,FF,751,catapult_fpga_latency
Throughput,2.941955223441499,catapult,CLB,616,FF,752,catapult_fpga_latency
Throughput,2.941955223441499,catapult,LUT,3130,FF,752,catapult_fpga_latency
Throughput,2.941955223441499,catapult,FF,752,FF,752,catapult_fpga_latency
Throughput,2.941955223441499,catapult,DSP,14,FF,752,catapult_fpga_latency
Throughput,2.941955223441499,catapult,BRAM,1,FF,752,catapult_fpga_latency
Throughput,3.0458924617207463,catapult,CLB,703,FF,815,catapult_fpga_latency
Throughput,3.0458924617207463,catapult,LUT,4032,FF,815,catapult_fpga_latency
Throughput,3.0458924617207463,catapult,FF,815,FF,815,catapult_fpga_latency
Throughput,3.0458924617207463,catapult,DSP,14,FF,815,catapult_fpga_latency
Throughput,3.0458924617207463,catapult,BRAM,1,FF,815,catapult_fpga_latency
Throughput,2.7303828815914857,catapult,CLB,429,FF,700,catapult_fpga_latency
Throughput,2.7303828815914857,catapult,LUT,2509,FF,700,catapult_fpga_latency
Throughput,2.7303828815914857,catapult,FF,700,FF,700,catapult_fpga_latency
Throughput,2.7303828815914857,catapult,DSP,18,FF,700,catapult_fpga_latency
Throughput,2.7303828815914857,catapult,BRAM,1,FF,700,catapult_fpga_latency
Throughput,2.895806004164169,catapult,CLB,490,FF,704,catapult_fpga_latency
Throughput,2.895806004164169,catapult,LUT,2652,FF,704,catapult_fpga_latency
Throughput,2.895806004164169,catapult,FF,704,FF,704,catapult_fpga_latency
Throughput,2.895806004164169,catapult,DSP,18,FF,704,catapult_fpga_latency
Throughput,2.895806004164169,catapult,BRAM,1,FF,704,catapult_fpga_latency
Throughput,2.9101914906000816,catapult,CLB,583,FF,748,catapult_fpga_latency
Throughput,2.9101914906000816,catapult,LUT,3035,FF,748,catapult_fpga_latency
Throughput,2.9101914906000816,catapult,FF,748,FF,748,catapult_fpga_latency
Throughput,2.9101914906000816,catapult,DSP,18,FF,748,catapult_fpga_latency
Throughput,2.9101914906000816,catapult,BRAM,1,FF,748,catapult_fpga_latency
Throughput,2.6024926674769095,catapult,CLB,704,FF,833,catapult_fpga_latency
Throughput,2.6024926674769095,catapult,LUT,3988,FF,833,catapult_fpga_latency
Throughput,2.6024926674769095,catapult,FF,833,FF,833,catapult_fpga_latency
Throughput,2.6024926674769095,catapult,DSP,18,FF,833,catapult_fpga_latency
Throughput,2.6024926674769095,catapult,BRAM,1,FF,833,catapult_fpga_latency
Throughput,2.9864742580851322,catapult,CLB,655,FF,887,catapult_fpga_latency
Throughput,2.9864742580851322,catapult,LUT,3324,FF,887,catapult_fpga_latency
Throughput,2.9864742580851322,catapult,FF,887,FF,887,catapult_fpga_latency
Throughput,2.9864742580851322,catapult,DSP,29,FF,887,catapult_fpga_latency
Throughput,2.9864742580851322,catapult,BRAM,1,FF,887,catapult_fpga_latency
Throughput,3.158210557897895,catapult,CLB,666,FF,789,catapult_fpga_latency
Throughput,3.158210557897895,catapult,LUT,3686,FF,789,catapult_fpga_latency
Throughput,3.158210557897895,catapult,FF,789,FF,789,catapult_fpga_latency
Throughput,3.158210557897895,catapult,DSP,29,FF,789,catapult_fpga_latency
Throughput,3.158210557897895,catapult,BRAM,1,FF,789,catapult_fpga_latency
Throughput,3.0868675394270157,catapult,CLB,791,FF,852,catapult_fpga_latency
Throughput,3.0868675394270157,catapult,LUT,4299,FF,852,catapult_fpga_latency
Throughput,3.0868675394270157,catapult,FF,852,FF,852,catapult_fpga_latency
Throughput,3.0868675394270157,catapult,DSP,29,FF,852,catapult_fpga_latency
Throughput,3.0868675394270157,catapult,BRAM,1,FF,852,catapult_fpga_latency
Throughput,3.0519254597725705,catapult,CLB,1028,FF,936,catapult_fpga_latency
Throughput,3.0519254597725705,catapult,LUT,5784,FF,936,catapult_fpga_latency
Throughput,3.0519254597725705,catapult,FF,936,FF,936,catapult_fpga_latency
Throughput,3.0519254597725705,catapult,DSP,29,FF,936,catapult_fpga_latency
Throughput,3.0519254597725705,catapult,BRAM,1,FF,936,catapult_fpga_latency
Throughput,2.8284462496216953,catapult,CLB,642,FF,956,catapult_fpga_latency
Throughput,2.8284462496216953,catapult,LUT,3118,FF,956,catapult_fpga_latency
Throughput,2.8284462496216953,catapult,FF,956,FF,956,catapult_fpga_latency
Throughput,2.8284462496216953,catapult,DSP,35,FF,956,catapult_fpga_latency
Throughput,2.8284462496216953,catapult,BRAM,1,FF,956,catapult_fpga_latency
Throughput,2.824994420636019,catapult,CLB,671,FF,923,catapult_fpga_latency
Throughput,2.824994420636019,catapult,LUT,3359,FF,923,catapult_fpga_latency
Throughput,2.824994420636019,catapult,FF,923,FF,923,catapult_fpga_latency
Throughput,2.824994420636019,catapult,DSP,35,FF,923,catapult_fpga_latency
Throughput,2.824994420636019,catapult,BRAM,1,FF,923,catapult_fpga_latency
Throughput,2.895806004164169,catapult,CLB,728,FF,906,catapult_fpga_latency
Throughput,2.895806004164169,catapult,LUT,3760,FF,906,catapult_fpga_latency
Throughput,2.895806004164169,catapult,FF,906,FF,906,catapult_fpga_latency
Throughput,2.895806004164169,catapult,DSP,35,FF,906,catapult_fpga_latency
Throughput,2.895806004164169,catapult,BRAM,1,FF,906,catapult_fpga_latency
Throughput,2.9758007879920485,catapult,CLB,911,FF,1076,catapult_fpga_latency
Throughput,2.9758007879920485,catapult,LUT,4662,FF,1076,catapult_fpga_latency
Throughput,2.9758007879920485,catapult,FF,1076,FF,1076,catapult_fpga_latency
Throughput,2.9758007879920485,catapult,DSP,35,FF,1076,catapult_fpga_latency
Throughput,2.9758007879920485,catapult,BRAM,1,FF,1076,catapult_fpga_latency
Throughput,2.9040558043363363,catapult,CLB,342,FF,655,catapult_fpga_latency
Throughput,2.9040558043363363,catapult,LUT,2102,FF,655,catapult_fpga_latency
Throughput,2.9040558043363363,catapult,FF,655,FF,655,catapult_fpga_latency
Throughput,2.9040558043363363,catapult,DSP,10,FF,655,catapult_fpga_latency
Throughput,2.9040558043363363,catapult,BRAM,1,FF,655,catapult_fpga_latency
Throughput,3.0494777769307,catapult,CLB,385,FF,697,catapult_fpga_latency
Throughput,3.0494777769307,catapult,LUT,2368,FF,697,catapult_fpga_latency
Throughput,3.0494777769307,catapult,FF,697,FF,697,catapult_fpga_latency
Throughput,3.0494777769307,catapult,DSP,10,FF,697,catapult_fpga_latency
Throughput,3.0494777769307,catapult,BRAM,1,FF,697,catapult_fpga_latency
Throughput,3.14833704837105,catapult,CLB,541,FF,715,catapult_fpga_latency
Throughput,3.14833704837105,catapult,LUT,2827,FF,715,catapult_fpga_latency
Throughput,3.14833704837105,catapult,FF,715,FF,715,catapult_fpga_latency
Throughput,3.14833704837105,catapult,DSP,10,FF,715,catapult_fpga_latency
Throughput,3.14833704837105,catapult,BRAM,1,FF,715,catapult_fpga_latency
Throughput,3.1346095373629783,catapult,CLB,669,FF,814,catapult_fpga_latency
Throughput,3.1346095373629783,catapult,LUT,3994,FF,814,catapult_fpga_latency
Throughput,3.1346095373629783,catapult,FF,814,FF,814,catapult_fpga_latency
Throughput,3.1346095373629783,catapult,DSP,10,FF,814,catapult_fpga_latency
Throughput,3.1346095373629783,catapult,BRAM,1,FF,814,catapult_fpga_latency
Throughput,2.545202801759244,catapult,CLB,508,FF,687,catapult_fpga_latency
Throughput,2.545202801759244,catapult,LUT,2844,FF,687,catapult_fpga_latency
Throughput,2.545202801759244,catapult,FF,687,FF,687,catapult_fpga_latency
Throughput,2.545202801759244,catapult,DSP,14,FF,687,catapult_fpga_latency
Throughput,2.545202801759244,catapult,BRAM,1,FF,687,catapult_fpga_latency
Throughput,2.8711953073183896,catapult,CLB,551,FF,704,catapult_fpga_latency
Throughput,2.8711953073183896,catapult,LUT,3147,FF,704,catapult_fpga_latency
Throughput,2.8711953073183896,catapult,FF,704,FF,704,catapult_fpga_latency
Throughput,2.8711953073183896,catapult,DSP,14,FF,704,catapult_fpga_latency
Throughput,2.8711953073183896,catapult,BRAM,1,FF,704,catapult_fpga_latency
Throughput,3.070640074923618,catapult,CLB,745,FF,742,catapult_fpga_latency
Throughput,3.070640074923618,catapult,LUT,3876,FF,742,catapult_fpga_latency
Throughput,3.070640074923618,catapult,FF,742,FF,742,catapult_fpga_latency
Throughput,3.070640074923618,catapult,DSP,14,FF,742,catapult_fpga_latency
Throughput,3.070640074923618,catapult,BRAM,1,FF,742,catapult_fpga_latency
Throughput,2.952761718034878,catapult,CLB,950,FF,804,catapult_fpga_latency
Throughput,2.952761718034878,catapult,LUT,5439,FF,804,catapult_fpga_latency
Throughput,2.952761718034878,catapult,FF,804,FF,804,catapult_fpga_latency
Throughput,2.952761718034878,catapult,DSP,14,FF,804,catapult_fpga_latency
Throughput,2.952761718034878,catapult,BRAM,1,FF,804,catapult_fpga_latency
Throughput,2.9465409083007006,catapult,CLB,503,FF,749,catapult_fpga_latency
Throughput,2.9465409083007006,catapult,LUT,2879,FF,749,catapult_fpga_latency
Throughput,2.9465409083007006,catapult,FF,749,FF,749,catapult_fpga_latency
Throughput,2.9465409083007006,catapult,DSP,18,FF,749,catapult_fpga_latency
Throughput,2.9465409083007006,catapult,BRAM,1,FF,749,catapult_fpga_latency
Throughput,2.960191346768655,catapult,CLB,551,FF,755,catapult_fpga_latency
Throughput,2.960191346768655,catapult,LUT,3128,FF,755,catapult_fpga_latency
Throughput,2.960191346768655,catapult,FF,755,FF,755,catapult_fpga_latency
Throughput,2.960191346768655,catapult,DSP,18,FF,755,catapult_fpga_latency
Throughput,2.960191346768655,catapult,BRAM,1,FF,755,catapult_fpga_latency
Throughput,3.0027775692515575,catapult,CLB,691,FF,805,catapult_fpga_latency
Throughput,3.0027775692515575,catapult,LUT,4015,FF,805,catapult_fpga_latency
Throughput,3.0027775692515575,catapult,FF,805,FF,805,catapult_fpga_latency
Throughput,3.0027775692515575,catapult,DSP,18,FF,805,catapult_fpga_latency
Throughput,3.0027775692515575,catapult,BRAM,1,FF,805,catapult_fpga_latency
Throughput,2.768158427243108,catapult,CLB,1009,FF,906,catapult_fpga_latency
Throughput,2.768158427243108,catapult,LUT,5522,FF,906,catapult_fpga_latency
Throughput,2.768158427243108,catapult,FF,906,FF,906,catapult_fpga_latency
Throughput,2.768158427243108,catapult,DSP,18,FF,906,catapult_fpga_latency
Throughput,2.768158427243108,catapult,BRAM,1,FF,906,catapult_fpga_latency
Throughput,2.912293372785201,catapult,CLB,745,FF,971,catapult_fpga_latency
Throughput,2.912293372785201,catapult,LUT,4073,FF,971,catapult_fpga_latency
Throughput,2.912293372785201,catapult,FF,971,FF,971,catapult_fpga_latency
Throughput,2.912293372785201,catapult,DSP,29,FF,971,catapult_fpga_latency
Throughput,2.912293372785201,catapult,BRAM,1,FF,971,catapult_fpga_latency
Throughput,2.7619044988662385,catapult,CLB,802,FF,1042,catapult_fpga_latency
Throughput,2.7619044988662385,catapult,LUT,4398,FF,1042,catapult_fpga_latency
Throughput,2.7619044988662385,catapult,FF,1042,FF,1042,catapult_fpga_latency
Throughput,2.7619044988662385,catapult,DSP,28,FF,1042,catapult_fpga_latency
Throughput,2.7619044988662385,catapult,BRAM,1,FF,1042,catapult_fpga_latency
Throughput,2.7399812585281915,catapult,CLB,997,FF,908,catapult_fpga_latency
Throughput,2.7399812585281915,catapult,LUT,5556,FF,908,catapult_fpga_latency
Throughput,2.7399812585281915,catapult,FF,908,FF,908,catapult_fpga_latency
Throughput,2.7399812585281915,catapult,DSP,28,FF,908,catapult_fpga_latency
Throughput,2.7399812585281915,catapult,BRAM,1,FF,908,catapult_fpga_latency
Throughput,2.9699235838661875,catapult,CLB,1217,FF,1024,catapult_fpga_latency
Throughput,2.9699235838661875,catapult,LUT,7242,FF,1024,catapult_fpga_latency
Throughput,2.9699235838661875,catapult,FF,1024,FF,1024,catapult_fpga_latency
Throughput,2.9699235838661875,catapult,DSP,28,FF,1024,catapult_fpga_latency
Throughput,2.9699235838661875,catapult,BRAM,1,FF,1024,catapult_fpga_latency
Throughput,2.985288498280474,catapult,CLB,652,FF,968,catapult_fpga_latency
Throughput,2.985288498280474,catapult,LUT,3435,FF,968,catapult_fpga_latency
Throughput,2.985288498280474,catapult,FF,968,FF,968,catapult_fpga_latency
Throughput,2.985288498280474,catapult,DSP,35,FF,968,catapult_fpga_latency
Throughput,2.985288498280474,catapult,BRAM,1,FF,968,catapult_fpga_latency
Throughput,3.009410426403363,catapult,CLB,662,FF,915,catapult_fpga_latency
Throughput,3.009410426403363,catapult,LUT,3673,FF,915,catapult_fpga_latency
Throughput,3.009410426403363,catapult,FF,915,FF,915,catapult_fpga_latency
Throughput,3.009410426403363,catapult,DSP,35,FF,915,catapult_fpga_latency
Throughput,3.009410426403363,catapult,BRAM,1,FF,915,catapult_fpga_latency
Throughput,2.7736481239044086,catapult,CLB,805,FF,965,catapult_fpga_latency
Throughput,2.7736481239044086,catapult,LUT,4312,FF,965,catapult_fpga_latency
Throughput,2.7736481239044086,catapult,FF,965,FF,965,catapult_fpga_latency
Throughput,2.7736481239044086,catapult,DSP,35,FF,965,catapult_fpga_latency
Throughput,2.7736481239044086,catapult,BRAM,1,FF,965,catapult_fpga_latency
Throughput,2.681964592703447,catapult,CLB,1062,FF,1083,catapult_fpga_latency
Throughput,2.681964592703447,catapult,LUT,6051,FF,1083,catapult_fpga_latency
Throughput,2.681964592703447,catapult,FF,1083,FF,1083,catapult_fpga_latency
Throughput,2.681964592703447,catapult,DSP,35,FF,1083,catapult_fpga_latency
Throughput,2.681964592703447,catapult,BRAM,1,FF,1083,catapult_fpga_latency
Throughput,2.9003497821837314,catapult,CLB,447,FF,861,catapult_fpga_latency
Throughput,2.9003497821837314,catapult,LUT,2549,FF,861,catapult_fpga_latency
Throughput,2.9003497821837314,catapult,FF,861,FF,861,catapult_fpga_latency
Throughput,2.9003497821837314,catapult,DSP,9,FF,861,catapult_fpga_latency
Throughput,2.9003497821837314,catapult,BRAM,1,FF,861,catapult_fpga_latency
Throughput,2.9929814584798646,catapult,CLB,519,FF,860,catapult_fpga_latency
Throughput,2.9929814584798646,catapult,LUT,3053,FF,860,catapult_fpga_latency
Throughput,2.9929814584798646,catapult,FF,860,FF,860,catapult_fpga_latency
Throughput,2.9929814584798646,catapult,DSP,9,FF,860,catapult_fpga_latency
Throughput,2.9929814584798646,catapult,BRAM,1,FF,860,catapult_fpga_latency
Throughput,3.0627777556577165,catapult,CLB,737,FF,973,catapult_fpga_latency
Throughput,3.0627777556577165,catapult,LUT,3883,FF,973,catapult_fpga_latency
Throughput,3.0627777556577165,catapult,FF,973,FF,973,catapult_fpga_latency
Throughput,3.0627777556577165,catapult,DSP,9,FF,973,catapult_fpga_latency
Throughput,3.0627777556577165,catapult,BRAM,1,FF,973,catapult_fpga_latency
Throughput,2.806970268570915,catapult,CLB,1040,FF,1183,catapult_fpga_latency
Throughput,2.806970268570915,catapult,LUT,6251,FF,1183,catapult_fpga_latency
Throughput,2.806970268570915,catapult,FF,1183,FF,1183,catapult_fpga_latency
Throughput,2.806970268570915,catapult,DSP,9,FF,1183,catapult_fpga_latency
Throughput,2.806970268570915,catapult,BRAM,1,FF,1183,catapult_fpga_latency
Throughput,2.937340649269777,catapult,CLB,633,FF,965,catapult_fpga_latency
Throughput,2.937340649269777,catapult,LUT,3649,FF,965,catapult_fpga_latency
Throughput,2.937340649269777,catapult,FF,965,FF,965,catapult_fpga_latency
Throughput,2.937340649269777,catapult,DSP,13,FF,965,catapult_fpga_latency
Throughput,2.937340649269777,catapult,BRAM,1,FF,965,catapult_fpga_latency
Throughput,2.8392555471955254,catapult,CLB,736,FF,910,catapult_fpga_latency
Throughput,2.8392555471955254,catapult,LUT,4275,FF,910,catapult_fpga_latency
Throughput,2.8392555471955254,catapult,FF,910,FF,910,catapult_fpga_latency
Throughput,2.8392555471955254,catapult,DSP,13,FF,910,catapult_fpga_latency
Throughput,2.8392555471955254,catapult,BRAM,1,FF,910,catapult_fpga_latency
Throughput,2.8284622499285814,catapult,CLB,952,FF,980,catapult_fpga_latency
Throughput,2.8284622499285814,catapult,LUT,5655,FF,980,catapult_fpga_latency
Throughput,2.8284622499285814,catapult,FF,980,FF,980,catapult_fpga_latency
Throughput,2.8284622499285814,catapult,DSP,13,FF,980,catapult_fpga_latency
Throughput,2.8284622499285814,catapult,BRAM,1,FF,980,catapult_fpga_latency
Throughput,2.7615383978106522,catapult,CLB,1453,FF,1231,catapult_fpga_latency
Throughput,2.7615383978106522,catapult,LUT,8827,FF,1231,catapult_fpga_latency
Throughput,2.7615383978106522,catapult,FF,1231,FF,1231,catapult_fpga_latency
Throughput,2.7615383978106522,catapult,DSP,13,FF,1231,catapult_fpga_latency
Throughput,2.7615383978106522,catapult,BRAM,1,FF,1231,catapult_fpga_latency
Throughput,2.85218006383179,catapult,CLB,671,FF,947,catapult_fpga_latency
Throughput,2.85218006383179,catapult,LUT,3738,FF,947,catapult_fpga_latency
Throughput,2.85218006383179,catapult,FF,947,FF,947,catapult_fpga_latency
Throughput,2.85218006383179,catapult,DSP,17,FF,947,catapult_fpga_latency
Throughput,2.85218006383179,catapult,BRAM,1,FF,947,catapult_fpga_latency
Throughput,2.8724406553760597,catapult,CLB,731,FF,999,catapult_fpga_latency
Throughput,2.8724406553760597,catapult,LUT,4243,FF,999,catapult_fpga_latency
Throughput,2.8724406553760597,catapult,FF,999,FF,999,catapult_fpga_latency
Throughput,2.8724406553760597,catapult,DSP,17,FF,999,catapult_fpga_latency
Throughput,2.8724406553760597,catapult,BRAM,1,FF,999,catapult_fpga_latency
Throughput,2.833142096241837,catapult,CLB,943,FF,1116,catapult_fpga_latency
Throughput,2.833142096241837,catapult,LUT,5615,FF,1116,catapult_fpga_latency
Throughput,2.833142096241837,catapult,FF,1116,FF,1116,catapult_fpga_latency
Throughput,2.833142096241837,catapult,DSP,17,FF,1116,catapult_fpga_latency
Throughput,2.833142096241837,catapult,BRAM,1,FF,1116,catapult_fpga_latency
Throughput,2.8010027589877176,catapult,CLB,1381,FF,1295,catapult_fpga_latency
Throughput,2.8010027589877176,catapult,LUT,8494,FF,1295,catapult_fpga_latency
Throughput,2.8010027589877176,catapult,FF,1295,FF,1295,catapult_fpga_latency
Throughput,2.8010027589877176,catapult,DSP,17,FF,1295,catapult_fpga_latency
Throughput,2.8010027589877176,catapult,BRAM,1,FF,1295,catapult_fpga_latency
Throughput,2.6442015304638455,catapult,CLB,910,FF,1177,catapult_fpga_latency
Throughput,2.6442015304638455,catapult,LUT,5440,FF,1177,catapult_fpga_latency
Throughput,2.6442015304638455,catapult,FF,1177,FF,1177,catapult_fpga_latency
Throughput,2.6442015304638455,catapult,DSP,28,FF,1177,catapult_fpga_latency
Throughput,2.6442015304638455,catapult,BRAM,1,FF,1177,catapult_fpga_latency
Throughput,2.9905826552187165,catapult,CLB,1098,FF,1253,catapult_fpga_latency
Throughput,2.9905826552187165,catapult,LUT,6156,FF,1253,catapult_fpga_latency
Throughput,2.9905826552187165,catapult,FF,1253,FF,1253,catapult_fpga_latency
Throughput,2.9905826552187165,catapult,DSP,29,FF,1253,catapult_fpga_latency
Throughput,2.9905826552187165,catapult,BRAM,1,FF,1253,catapult_fpga_latency
Throughput,2.985021163800051,catapult,CLB,1419,FF,1229,catapult_fpga_latency
Throughput,2.985021163800051,catapult,LUT,8377,FF,1229,catapult_fpga_latency
Throughput,2.985021163800051,catapult,FF,1229,FF,1229,catapult_fpga_latency
Throughput,2.985021163800051,catapult,DSP,29,FF,1229,catapult_fpga_latency
Throughput,2.985021163800051,catapult,BRAM,1,FF,1229,catapult_fpga_latency
Throughput,3.034928997836096,catapult,CLB,2265,FF,1489,catapult_fpga_latency
Throughput,3.034928997836096,catapult,LUT,13329,FF,1489,catapult_fpga_latency
Throughput,3.034928997836096,catapult,FF,1489,FF,1489,catapult_fpga_latency
Throughput,3.034928997836096,catapult,DSP,29,FF,1489,catapult_fpga_latency
Throughput,3.034928997836096,catapult,BRAM,1,FF,1489,catapult_fpga_latency
Throughput,2.9047812699703712,catapult,CLB,806,FF,1196,catapult_fpga_latency
Throughput,2.9047812699703712,catapult,LUT,4549,FF,1196,catapult_fpga_latency
Throughput,2.9047812699703712,catapult,FF,1196,FF,1196,catapult_fpga_latency
Throughput,2.9047812699703712,catapult,DSP,34,FF,1196,catapult_fpga_latency
Throughput,2.9047812699703712,catapult,BRAM,1,FF,1196,catapult_fpga_latency
Throughput,2.831112797196066,catapult,CLB,953,FF,1235,catapult_fpga_latency
Throughput,2.831112797196066,catapult,LUT,5384,FF,1235,catapult_fpga_latency
Throughput,2.831112797196066,catapult,FF,1235,FF,1235,catapult_fpga_latency
Throughput,2.831112797196066,catapult,DSP,34,FF,1235,catapult_fpga_latency
Throughput,2.831112797196066,catapult,BRAM,1,FF,1235,catapult_fpga_latency
Throughput,2.910047521076019,catapult,CLB,1252,FF,1332,catapult_fpga_latency
Throughput,2.910047521076019,catapult,LUT,7092,FF,1332,catapult_fpga_latency
Throughput,2.910047521076019,catapult,FF,1332,FF,1332,catapult_fpga_latency
Throughput,2.910047521076019,catapult,DSP,34,FF,1332,catapult_fpga_latency
Throughput,2.910047521076019,catapult,BRAM,1,FF,1332,catapult_fpga_latency
Throughput,2.6375759621877113,catapult,CLB,1667,FF,1602,catapult_fpga_latency
Throughput,2.6375759621877113,catapult,LUT,9883,FF,1602,catapult_fpga_latency
Throughput,2.6375759621877113,catapult,FF,1602,FF,1602,catapult_fpga_latency
Throughput,2.6375759621877113,catapult,DSP,34,FF,1602,catapult_fpga_latency
Throughput,2.6375759621877113,catapult,BRAM,1,FF,1602,catapult_fpga_latency
Throughput,3.058777467821661,catapult,CLB,413,FF,691,catapult_fpga_latency
Throughput,3.058777467821661,catapult,LUT,2362,FF,691,catapult_fpga_latency
Throughput,3.058777467821661,catapult,FF,691,FF,691,catapult_fpga_latency
Throughput,3.058777467821661,catapult,DSP,9,FF,691,catapult_fpga_latency
Throughput,3.058777467821661,catapult,BRAM,1,FF,691,catapult_fpga_latency
Throughput,3.0571690614490983,catapult,CLB,470,FF,752,catapult_fpga_latency
Throughput,3.0571690614490983,catapult,LUT,2815,FF,752,catapult_fpga_latency
Throughput,3.0571690614490983,catapult,FF,752,FF,752,catapult_fpga_latency
Throughput,3.0571690614490983,catapult,DSP,9,FF,752,catapult_fpga_latency
Throughput,3.0571690614490983,catapult,BRAM,1,FF,752,catapult_fpga_latency
Throughput,3.124726586423688,catapult,CLB,587,FF,741,catapult_fpga_latency
Throughput,3.124726586423688,catapult,LUT,3495,FF,741,catapult_fpga_latency
Throughput,3.124726586423688,catapult,FF,741,FF,741,catapult_fpga_latency
Throughput,3.124726586423688,catapult,DSP,9,FF,741,catapult_fpga_latency
Throughput,3.124726586423688,catapult,BRAM,1,FF,741,catapult_fpga_latency
Throughput,2.7621333613229515,catapult,CLB,863,FF,840,catapult_fpga_latency
Throughput,2.7621333613229515,catapult,LUT,5182,FF,840,catapult_fpga_latency
Throughput,2.7621333613229515,catapult,FF,840,FF,840,catapult_fpga_latency
Throughput,2.7621333613229515,catapult,DSP,9,FF,840,catapult_fpga_latency
Throughput,2.7621333613229515,catapult,BRAM,1,FF,840,catapult_fpga_latency
Throughput,2.925362306121613,catapult,CLB,551,FF,854,catapult_fpga_latency
Throughput,2.925362306121613,catapult,LUT,3285,FF,854,catapult_fpga_latency
Throughput,2.925362306121613,catapult,FF,854,FF,854,catapult_fpga_latency
Throughput,2.925362306121613,catapult,DSP,14,FF,854,catapult_fpga_latency
Throughput,2.925362306121613,catapult,BRAM,1,FF,854,catapult_fpga_latency
Throughput,3.1770540448663573,catapult,CLB,642,FF,837,catapult_fpga_latency
Throughput,3.1770540448663573,catapult,LUT,3658,FF,837,catapult_fpga_latency
Throughput,3.1770540448663573,catapult,FF,837,FF,837,catapult_fpga_latency
Throughput,3.1770540448663573,catapult,DSP,14,FF,837,catapult_fpga_latency
Throughput,3.1770540448663573,catapult,BRAM,1,FF,837,catapult_fpga_latency
Throughput,3.0739153689620617,catapult,CLB,808,FF,887,catapult_fpga_latency
Throughput,3.0739153689620617,catapult,LUT,4738,FF,887,catapult_fpga_latency
Throughput,3.0739153689620617,catapult,FF,887,FF,887,catapult_fpga_latency
Throughput,3.0739153689620617,catapult,DSP,14,FF,887,catapult_fpga_latency
Throughput,3.0739153689620617,catapult,BRAM,1,FF,887,catapult_fpga_latency
Throughput,3.104462043294828,catapult,CLB,1152,FF,950,catapult_fpga_latency
Throughput,3.104462043294828,catapult,LUT,6677,FF,950,catapult_fpga_latency
Throughput,3.104462043294828,catapult,FF,950,FF,950,catapult_fpga_latency
Throughput,3.104462043294828,catapult,DSP,14,FF,950,catapult_fpga_latency
Throughput,3.104462043294828,catapult,BRAM,1,FF,950,catapult_fpga_latency
Throughput,2.9684601113172544,catapult,CLB,584,FF,822,catapult_fpga_latency
Throughput,2.9684601113172544,catapult,LUT,3306,FF,822,catapult_fpga_latency
Throughput,2.9684601113172544,catapult,FF,822,FF,822,catapult_fpga_latency
Throughput,2.9684601113172544,catapult,DSP,18,FF,822,catapult_fpga_latency
Throughput,2.9684601113172544,catapult,BRAM,1,FF,822,catapult_fpga_latency
Throughput,3.067776383643843,catapult,CLB,650,FF,769,catapult_fpga_latency
Throughput,3.067776383643843,catapult,LUT,3714,FF,769,catapult_fpga_latency
Throughput,3.067776383643843,catapult,FF,769,FF,769,catapult_fpga_latency
Throughput,3.067776383643843,catapult,DSP,18,FF,769,catapult_fpga_latency
Throughput,3.067776383643843,catapult,BRAM,1,FF,769,catapult_fpga_latency
Throughput,3.0418436005694334,catapult,CLB,933,FF,825,catapult_fpga_latency
Throughput,3.0418436005694334,catapult,LUT,5164,FF,825,catapult_fpga_latency
Throughput,3.0418436005694334,catapult,FF,825,FF,825,catapult_fpga_latency
Throughput,3.0418436005694334,catapult,DSP,18,FF,825,catapult_fpga_latency
Throughput,3.0418436005694334,catapult,BRAM,1,FF,825,catapult_fpga_latency
Throughput,2.8847623965452085,catapult,CLB,1173,FF,949,catapult_fpga_latency
Throughput,2.8847623965452085,catapult,LUT,6775,FF,949,catapult_fpga_latency
Throughput,2.8847623965452085,catapult,FF,949,FF,949,catapult_fpga_latency
Throughput,2.8847623965452085,catapult,DSP,18,FF,949,catapult_fpga_latency
Throughput,2.8847623965452085,catapult,BRAM,1,FF,949,catapult_fpga_latency
Throughput,2.8048445274678424,catapult,CLB,775,FF,1037,catapult_fpga_latency
Throughput,2.8048445274678424,catapult,LUT,4479,FF,1037,catapult_fpga_latency
Throughput,2.8048445274678424,catapult,FF,1037,FF,1037,catapult_fpga_latency
Throughput,2.8048445274678424,catapult,DSP,28,FF,1037,catapult_fpga_latency
Throughput,2.8048445274678424,catapult,BRAM,1,FF,1037,catapult_fpga_latency
Throughput,2.6864532906366354,catapult,CLB,972,FF,1032,catapult_fpga_latency
Throughput,2.6864532906366354,catapult,LUT,5421,FF,1032,catapult_fpga_latency
Throughput,2.6864532906366354,catapult,FF,1032,FF,1032,catapult_fpga_latency
Throughput,2.6864532906366354,catapult,DSP,28,FF,1032,catapult_fpga_latency
Throughput,2.6864532906366354,catapult,BRAM,1,FF,1032,catapult_fpga_latency
Throughput,2.6890828613992914,catapult,CLB,1177,FF,999,catapult_fpga_latency
Throughput,2.6890828613992914,catapult,LUT,7039,FF,999,catapult_fpga_latency
Throughput,2.6890828613992914,catapult,FF,999,FF,999,catapult_fpga_latency
Throughput,2.6890828613992914,catapult,DSP,28,FF,999,catapult_fpga_latency
Throughput,2.6890828613992914,catapult,BRAM,1,FF,999,catapult_fpga_latency
Throughput,2.9999310015869636,catapult,CLB,1534,FF,1176,catapult_fpga_latency
Throughput,2.9999310015869636,catapult,LUT,9524,FF,1176,catapult_fpga_latency
Throughput,2.9999310015869636,catapult,FF,1176,FF,1176,catapult_fpga_latency
Throughput,2.9999310015869636,catapult,DSP,28,FF,1176,catapult_fpga_latency
Throughput,2.9999310015869636,catapult,BRAM,1,FF,1176,catapult_fpga_latency
Throughput,2.8974169527865907,catapult,CLB,697,FF,1063,catapult_fpga_latency
Throughput,2.8974169527865907,catapult,LUT,4190,FF,1063,catapult_fpga_latency
Throughput,2.8974169527865907,catapult,FF,1063,FF,1063,catapult_fpga_latency
Throughput,2.8974169527865907,catapult,DSP,35,FF,1063,catapult_fpga_latency
Throughput,2.8974169527865907,catapult,BRAM,1,FF,1063,catapult_fpga_latency
Throughput,3.0645329345354475,catapult,CLB,930,FF,953,catapult_fpga_latency
Throughput,3.0645329345354475,catapult,LUT,5217,FF,953,catapult_fpga_latency
Throughput,3.0645329345354475,catapult,FF,953,FF,953,catapult_fpga_latency
Throughput,3.0645329345354475,catapult,DSP,35,FF,953,catapult_fpga_latency
Throughput,3.0645329345354475,catapult,BRAM,1,FF,953,catapult_fpga_latency
Throughput,2.8538324115454645,catapult,CLB,1115,FF,1031,catapult_fpga_latency
Throughput,2.8538324115454645,catapult,LUT,6304,FF,1031,catapult_fpga_latency
Throughput,2.8538324115454645,catapult,FF,1031,FF,1031,catapult_fpga_latency
Throughput,2.8538324115454645,catapult,DSP,35,FF,1031,catapult_fpga_latency
Throughput,2.8538324115454645,catapult,BRAM,1,FF,1031,catapult_fpga_latency
Throughput,3.0245563731939615,catapult,CLB,1496,FF,1108,catapult_fpga_latency
Throughput,3.0245563731939615,catapult,LUT,8829,FF,1108,catapult_fpga_latency
Throughput,3.0245563731939615,catapult,FF,1108,FF,1108,catapult_fpga_latency
Throughput,3.0245563731939615,catapult,DSP,35,FF,1108,catapult_fpga_latency
Throughput,3.0245563731939615,catapult,BRAM,1,FF,1108,catapult_fpga_latency
Throughput,2.7122174547466518,catapult,CLB,509,FF,1077,catapult_fpga_latency
Throughput,2.7122174547466518,catapult,LUT,3054,FF,1077,catapult_fpga_latency
Throughput,2.7122174547466518,catapult,FF,1077,FF,1077,catapult_fpga_latency
Throughput,2.7122174547466518,catapult,DSP,9,FF,1077,catapult_fpga_latency
Throughput,2.7122174547466518,catapult,BRAM,1,FF,1077,catapult_fpga_latency
Throughput,3.0771597815216554,catapult,CLB,618,FF,990,catapult_fpga_latency
Throughput,3.0771597815216554,catapult,LUT,3695,FF,990,catapult_fpga_latency
Throughput,3.0771597815216554,catapult,FF,990,FF,990,catapult_fpga_latency
Throughput,3.0771597815216554,catapult,DSP,9,FF,990,catapult_fpga_latency
Throughput,3.0771597815216554,catapult,BRAM,1,FF,990,catapult_fpga_latency
Throughput,3.023477301244161,catapult,CLB,829,FF,1134,catapult_fpga_latency
Throughput,3.023477301244161,catapult,LUT,4916,FF,1134,catapult_fpga_latency
Throughput,3.023477301244161,catapult,FF,1134,FF,1134,catapult_fpga_latency
Throughput,3.023477301244161,catapult,DSP,9,FF,1134,catapult_fpga_latency
Throughput,3.023477301244161,catapult,BRAM,1,FF,1134,catapult_fpga_latency
Throughput,3.039347391328134,catapult,CLB,1275,FF,1423,catapult_fpga_latency
Throughput,3.039347391328134,catapult,LUT,7762,FF,1423,catapult_fpga_latency
Throughput,3.039347391328134,catapult,FF,1423,FF,1423,catapult_fpga_latency
Throughput,3.039347391328134,catapult,DSP,9,FF,1423,catapult_fpga_latency
Throughput,3.039347391328134,catapult,BRAM,1,FF,1423,catapult_fpga_latency
Throughput,2.940424067959081,catapult,CLB,810,FF,1104,catapult_fpga_latency
Throughput,2.940424067959081,catapult,LUT,4654,FF,1104,catapult_fpga_latency
Throughput,2.940424067959081,catapult,FF,1104,FF,1104,catapult_fpga_latency
Throughput,2.940424067959081,catapult,DSP,13,FF,1104,catapult_fpga_latency
Throughput,2.940424067959081,catapult,BRAM,1,FF,1104,catapult_fpga_latency
Throughput,2.968001970753309,catapult,CLB,903,FF,1130,catapult_fpga_latency
Throughput,2.968001970753309,catapult,LUT,5240,FF,1130,catapult_fpga_latency
Throughput,2.968001970753309,catapult,FF,1130,FF,1130,catapult_fpga_latency
Throughput,2.968001970753309,catapult,DSP,13,FF,1130,catapult_fpga_latency
Throughput,2.968001970753309,catapult,BRAM,1,FF,1130,catapult_fpga_latency
Throughput,2.929939291657877,catapult,CLB,1194,FF,1238,catapult_fpga_latency
Throughput,2.929939291657877,catapult,LUT,7358,FF,1238,catapult_fpga_latency
Throughput,2.929939291657877,catapult,FF,1238,FF,1238,catapult_fpga_latency
Throughput,2.929939291657877,catapult,DSP,13,FF,1238,catapult_fpga_latency
Throughput,2.929939291657877,catapult,BRAM,1,FF,1238,catapult_fpga_latency
Throughput,2.9297676108331085,catapult,CLB,1893,FF,1475,catapult_fpga_latency
Throughput,2.9297676108331085,catapult,LUT,11499,FF,1475,catapult_fpga_latency
Throughput,2.9297676108331085,catapult,FF,1475,FF,1475,catapult_fpga_latency
Throughput,2.9297676108331085,catapult,DSP,13,FF,1475,catapult_fpga_latency
Throughput,2.9297676108331085,catapult,BRAM,1,FF,1475,catapult_fpga_latency
Throughput,3.1096557922003614,catapult,CLB,731,FF,1144,catapult_fpga_latency
Throughput,3.1096557922003614,catapult,LUT,4311,FF,1144,catapult_fpga_latency
Throughput,3.1096557922003614,catapult,FF,1144,FF,1144,catapult_fpga_latency
Throughput,3.1096557922003614,catapult,DSP,17,FF,1144,catapult_fpga_latency
Throughput,3.1096557922003614,catapult,BRAM,1,FF,1144,catapult_fpga_latency
Throughput,3.157442723988987,catapult,CLB,838,FF,1066,catapult_fpga_latency
Throughput,3.157442723988987,catapult,LUT,4933,FF,1066,catapult_fpga_latency
Throughput,3.157442723988987,catapult,FF,1066,FF,1066,catapult_fpga_latency
Throughput,3.157442723988987,catapult,DSP,17,FF,1066,catapult_fpga_latency
Throughput,3.157442723988987,catapult,BRAM,1,FF,1066,catapult_fpga_latency
Throughput,2.7489444053483463,catapult,CLB,1116,FF,1255,catapult_fpga_latency
Throughput,2.7489444053483463,catapult,LUT,6655,FF,1255,catapult_fpga_latency
Throughput,2.7489444053483463,catapult,FF,1255,FF,1255,catapult_fpga_latency
Throughput,2.7489444053483463,catapult,DSP,17,FF,1255,catapult_fpga_latency
Throughput,2.7489444053483463,catapult,BRAM,1,FF,1255,catapult_fpga_latency
Throughput,2.865354143445359,catapult,CLB,1797,FF,1500,catapult_fpga_latency
Throughput,2.865354143445359,catapult,LUT,11057,FF,1500,catapult_fpga_latency
Throughput,2.865354143445359,catapult,FF,1500,FF,1500,catapult_fpga_latency
Throughput,2.865354143445359,catapult,DSP,17,FF,1500,catapult_fpga_latency
Throughput,2.865354143445359,catapult,BRAM,1,FF,1500,catapult_fpga_latency
Throughput,2.875265243218687,catapult,CLB,1060,FF,1309,catapult_fpga_latency
Throughput,2.875265243218687,catapult,LUT,6300,FF,1309,catapult_fpga_latency
Throughput,2.875265243218687,catapult,FF,1309,FF,1309,catapult_fpga_latency
Throughput,2.875265243218687,catapult,DSP,29,FF,1309,catapult_fpga_latency
Throughput,2.875265243218687,catapult,BRAM,1,FF,1309,catapult_fpga_latency
Throughput,2.7996147730072343,catapult,CLB,1238,FF,1334,catapult_fpga_latency
Throughput,2.7996147730072343,catapult,LUT,7428,FF,1334,catapult_fpga_latency
Throughput,2.7996147730072343,catapult,FF,1334,FF,1334,catapult_fpga_latency
Throughput,2.7996147730072343,catapult,DSP,29,FF,1334,catapult_fpga_latency
Throughput,2.7996147730072343,catapult,BRAM,1,FF,1334,catapult_fpga_latency
Throughput,3.0042480066814474,catapult,CLB,1815,FF,1468,catapult_fpga_latency
Throughput,3.0042480066814474,catapult,LUT,11044,FF,1468,catapult_fpga_latency
Throughput,3.0042480066814474,catapult,FF,1468,FF,1468,catapult_fpga_latency
Throughput,3.0042480066814474,catapult,DSP,29,FF,1468,catapult_fpga_latency
Throughput,3.0042480066814474,catapult,BRAM,1,FF,1468,catapult_fpga_latency
Throughput,3.12241425069864,catapult,CLB,2425,FF,1679,catapult_fpga_latency
Throughput,3.12241425069864,catapult,LUT,14637,FF,1679,catapult_fpga_latency
Throughput,3.12241425069864,catapult,FF,1679,FF,1679,catapult_fpga_latency
Throughput,3.12241425069864,catapult,DSP,29,FF,1679,catapult_fpga_latency
Throughput,3.12241425069864,catapult,BRAM,1,FF,1679,catapult_fpga_latency
Throughput,2.821558967760867,catapult,CLB,852,FF,1407,catapult_fpga_latency
Throughput,2.821558967760867,catapult,LUT,4772,FF,1407,catapult_fpga_latency
Throughput,2.821558967760867,catapult,FF,1407,FF,1407,catapult_fpga_latency
Throughput,2.821558967760867,catapult,DSP,34,FF,1407,catapult_fpga_latency
Throughput,2.821558967760867,catapult,BRAM,1,FF,1407,catapult_fpga_latency
Throughput,2.578396134468515,catapult,CLB,1274,FF,1435,catapult_fpga_latency
Throughput,2.578396134468515,catapult,LUT,7667,FF,1435,catapult_fpga_latency
Throughput,2.578396134468515,catapult,FF,1435,FF,1435,catapult_fpga_latency
Throughput,2.578396134468515,catapult,DSP,34,FF,1435,catapult_fpga_latency
Throughput,2.578396134468515,catapult,BRAM,1,FF,1435,catapult_fpga_latency
Throughput,3.143062788965335,catapult,CLB,373,FF,639,catapult_fpga_latency
Throughput,3.143062788965335,catapult,LUT,2117,FF,639,catapult_fpga_latency
Throughput,3.143062788965335,catapult,FF,639,FF,639,catapult_fpga_latency
Throughput,3.143062788965335,catapult,DSP,11,FF,639,catapult_fpga_latency
Throughput,3.143062788965335,catapult,BRAM,1,FF,639,catapult_fpga_latency
Throughput,3.0245655211628852,catapult,CLB,425,FF,642,catapult_fpga_latency
Throughput,3.0245655211628852,catapult,LUT,2324,FF,642,catapult_fpga_latency
Throughput,3.0245655211628852,catapult,FF,642,FF,642,catapult_fpga_latency
Throughput,3.0245655211628852,catapult,DSP,11,FF,642,catapult_fpga_latency
Throughput,3.0245655211628852,catapult,BRAM,1,FF,642,catapult_fpga_latency
Throughput,3.0164729588281607,catapult,CLB,492,FF,682,catapult_fpga_latency
Throughput,3.0164729588281607,catapult,LUT,2673,FF,682,catapult_fpga_latency
Throughput,3.0164729588281607,catapult,FF,682,FF,682,catapult_fpga_latency
Throughput,3.0164729588281607,catapult,DSP,11,FF,682,catapult_fpga_latency
Throughput,3.0164729588281607,catapult,BRAM,1,FF,682,catapult_fpga_latency
Throughput,2.918523577292719,catapult,CLB,576,FF,769,catapult_fpga_latency
Throughput,2.918523577292719,catapult,LUT,3350,FF,769,catapult_fpga_latency
Throughput,2.918523577292719,catapult,FF,769,FF,769,catapult_fpga_latency
Throughput,2.918523577292719,catapult,DSP,11,FF,769,catapult_fpga_latency
Throughput,2.918523577292719,catapult,BRAM,1,FF,769,catapult_fpga_latency
Throughput,3.205385046878756,catapult,CLB,509,FF,875,catapult_fpga_latency
Throughput,3.205385046878756,catapult,LUT,2855,FF,875,catapult_fpga_latency
Throughput,3.205385046878756,catapult,FF,875,FF,875,catapult_fpga_latency
Throughput,3.205385046878756,catapult,DSP,18,FF,875,catapult_fpga_latency
Throughput,3.205385046878756,catapult,BRAM,1,FF,875,catapult_fpga_latency
Throughput,3.0483808525101894,catapult,CLB,551,FF,826,catapult_fpga_latency
Throughput,3.0483808525101894,catapult,LUT,3104,FF,826,catapult_fpga_latency
Throughput,3.0483808525101894,catapult,FF,826,FF,826,catapult_fpga_latency
Throughput,3.0483808525101894,catapult,DSP,18,FF,826,catapult_fpga_latency
Throughput,3.0483808525101894,catapult,BRAM,1,FF,826,catapult_fpga_latency
Throughput,3.275670611665973,catapult,CLB,655,FF,828,catapult_fpga_latency
Throughput,3.275670611665973,catapult,LUT,3559,FF,828,catapult_fpga_latency
Throughput,3.275670611665973,catapult,FF,828,FF,828,catapult_fpga_latency
Throughput,3.275670611665973,catapult,DSP,18,FF,828,catapult_fpga_latency
Throughput,3.275670611665973,catapult,BRAM,1,FF,828,catapult_fpga_latency
Throughput,3.220570427434107,catapult,CLB,811,FF,888,catapult_fpga_latency
Throughput,3.220570427434107,catapult,LUT,4514,FF,888,catapult_fpga_latency
Throughput,3.220570427434107,catapult,FF,888,FF,888,catapult_fpga_latency
Throughput,3.220570427434107,catapult,DSP,18,FF,888,catapult_fpga_latency
Throughput,3.220570427434107,catapult,BRAM,1,FF,888,catapult_fpga_latency
Throughput,3.2193988094663206,catapult,CLB,614,FF,789,catapult_fpga_latency
Throughput,3.2193988094663206,catapult,LUT,3288,FF,789,catapult_fpga_latency
Throughput,3.2193988094663206,catapult,FF,789,FF,789,catapult_fpga_latency
Throughput,3.2193988094663206,catapult,DSP,34,FF,789,catapult_fpga_latency
Throughput,3.2193988094663206,catapult,BRAM,1,FF,789,catapult_fpga_latency
Throughput,2.8979459359206197,catapult,CLB,656,FF,817,catapult_fpga_latency
Throughput,2.8979459359206197,catapult,LUT,3477,FF,817,catapult_fpga_latency
Throughput,2.8979459359206197,catapult,FF,817,FF,817,catapult_fpga_latency
Throughput,2.8979459359206197,catapult,DSP,34,FF,817,catapult_fpga_latency
Throughput,2.8979459359206197,catapult,BRAM,1,FF,817,catapult_fpga_latency
Throughput,3.059114325220562,catapult,CLB,684,FF,868,catapult_fpga_latency
Throughput,3.059114325220562,catapult,LUT,3874,FF,868,catapult_fpga_latency
Throughput,3.059114325220562,catapult,FF,868,FF,868,catapult_fpga_latency
Throughput,3.059114325220562,catapult,DSP,34,FF,868,catapult_fpga_latency
Throughput,3.059114325220562,catapult,BRAM,1,FF,868,catapult_fpga_latency
Throughput,3.1876573905836603,catapult,CLB,914,FF,901,catapult_fpga_latency
Throughput,3.1876573905836603,catapult,LUT,4736,FF,901,catapult_fpga_latency
Throughput,3.1876573905836603,catapult,FF,901,FF,901,catapult_fpga_latency
Throughput,3.1876573905836603,catapult,DSP,34,FF,901,catapult_fpga_latency
Throughput,3.1876573905836603,catapult,BRAM,1,FF,901,catapult_fpga_latency
Throughput,3.0395506328344415,catapult,CLB,859,FF,995,catapult_fpga_latency
Throughput,3.0395506328344415,catapult,LUT,4155,FF,995,catapult_fpga_latency
Throughput,3.0395506328344415,catapult,FF,995,FF,995,catapult_fpga_latency
Throughput,3.0395506328344415,catapult,DSP,41,FF,995,catapult_fpga_latency
Throughput,3.0395506328344415,catapult,BRAM,1,FF,995,catapult_fpga_latency
Throughput,2.8163381408225394,catapult,CLB,794,FF,1037,catapult_fpga_latency
Throughput,2.8163381408225394,catapult,LUT,4431,FF,1037,catapult_fpga_latency
Throughput,2.8163381408225394,catapult,FF,1037,FF,1037,catapult_fpga_latency
Throughput,2.8163381408225394,catapult,DSP,41,FF,1037,catapult_fpga_latency
Throughput,2.8163381408225394,catapult,BRAM,1,FF,1037,catapult_fpga_latency
Throughput,3.118908382066277,catapult,CLB,1002,FF,1029,catapult_fpga_latency
Throughput,3.118908382066277,catapult,LUT,5104,FF,1029,catapult_fpga_latency
Throughput,3.118908382066277,catapult,FF,1029,FF,1029,catapult_fpga_latency
Throughput,3.118908382066277,catapult,DSP,41,FF,1029,catapult_fpga_latency
Throughput,3.118908382066277,catapult,BRAM,1,FF,1029,catapult_fpga_latency
Throughput,3.231988933669891,catapult,CLB,1162,FF,1196,catapult_fpga_latency
Throughput,3.231988933669891,catapult,LUT,6216,FF,1196,catapult_fpga_latency
Throughput,3.231988933669891,catapult,FF,1196,FF,1196,catapult_fpga_latency
Throughput,3.231988933669891,catapult,DSP,41,FF,1196,catapult_fpga_latency
Throughput,3.231988933669891,catapult,BRAM,1,FF,1196,catapult_fpga_latency
Throughput,2.9074838634645577,catapult,CLB,808,FF,1111,catapult_fpga_latency
Throughput,2.9074838634645577,catapult,LUT,4088,FF,1111,catapult_fpga_latency
Throughput,2.9074838634645577,catapult,FF,1111,FF,1111,catapult_fpga_latency
Throughput,2.9074838634645577,catapult,DSP,52,FF,1111,catapult_fpga_latency
Throughput,2.9074838634645577,catapult,BRAM,1,FF,1111,catapult_fpga_latency
Throughput,2.999922002027947,catapult,CLB,887,FF,1096,catapult_fpga_latency
Throughput,2.999922002027947,catapult,LUT,4180,FF,1096,catapult_fpga_latency
Throughput,2.999922002027947,catapult,FF,1096,FF,1096,catapult_fpga_latency
Throughput,2.999922002027947,catapult,DSP,52,FF,1096,catapult_fpga_latency
Throughput,2.999922002027947,catapult,BRAM,1,FF,1096,catapult_fpga_latency
Throughput,3.1855452697838293,catapult,CLB,941,FF,1095,catapult_fpga_latency
Throughput,3.1855452697838293,catapult,LUT,4602,FF,1095,catapult_fpga_latency
Throughput,3.1855452697838293,catapult,FF,1095,FF,1095,catapult_fpga_latency
Throughput,3.1855452697838293,catapult,DSP,52,FF,1095,catapult_fpga_latency
Throughput,3.1855452697838293,catapult,BRAM,1,FF,1095,catapult_fpga_latency
Throughput,3.044705409528101,catapult,CLB,1076,FF,1303,catapult_fpga_latency
Throughput,3.044705409528101,catapult,LUT,5797,FF,1303,catapult_fpga_latency
Throughput,3.044705409528101,catapult,FF,1303,FF,1303,catapult_fpga_latency
Throughput,3.044705409528101,catapult,DSP,52,FF,1303,catapult_fpga_latency
Throughput,3.044705409528101,catapult,BRAM,1,FF,1303,catapult_fpga_latency
Throughput,3.2084291851552402,catapult,CLB,421,FF,710,catapult_fpga_latency
Throughput,3.2084291851552402,catapult,LUT,2501,FF,710,catapult_fpga_latency
Throughput,3.2084291851552402,catapult,FF,710,FF,710,catapult_fpga_latency
Throughput,3.2084291851552402,catapult,DSP,10,FF,710,catapult_fpga_latency
Throughput,3.2084291851552402,catapult,BRAM,1,FF,710,catapult_fpga_latency
Throughput,3.3286842709682145,catapult,CLB,473,FF,722,catapult_fpga_latency
Throughput,3.3286842709682145,catapult,LUT,2792,FF,722,catapult_fpga_latency
Throughput,3.3286842709682145,catapult,FF,722,FF,722,catapult_fpga_latency
Throughput,3.3286842709682145,catapult,DSP,11,FF,722,catapult_fpga_latency
Throughput,3.3286842709682145,catapult,BRAM,1,FF,722,catapult_fpga_latency
Throughput,3.187931765508491,catapult,CLB,609,FF,741,catapult_fpga_latency
Throughput,3.187931765508491,catapult,LUT,3267,FF,741,catapult_fpga_latency
Throughput,3.187931765508491,catapult,FF,741,FF,741,catapult_fpga_latency
Throughput,3.187931765508491,catapult,DSP,11,FF,741,catapult_fpga_latency
Throughput,3.187931765508491,catapult,BRAM,1,FF,741,catapult_fpga_latency
Throughput,3.1278150335301773,catapult,CLB,792,FF,840,catapult_fpga_latency
Throughput,3.1278150335301773,catapult,LUT,4466,FF,840,catapult_fpga_latency
Throughput,3.1278150335301773,catapult,FF,840,FF,840,catapult_fpga_latency
Throughput,3.1278150335301773,catapult,DSP,11,FF,840,catapult_fpga_latency
Throughput,3.1278150335301773,catapult,BRAM,1,FF,840,catapult_fpga_latency
Throughput,3.209953423575824,catapult,CLB,601,FF,903,catapult_fpga_latency
Throughput,3.209953423575824,catapult,LUT,3268,FF,903,catapult_fpga_latency
Throughput,3.209953423575824,catapult,FF,903,FF,903,catapult_fpga_latency
Throughput,3.209953423575824,catapult,DSP,18,FF,903,catapult_fpga_latency
Throughput,3.209953423575824,catapult,BRAM,1,FF,903,catapult_fpga_latency
Throughput,3.261419043425794,catapult,CLB,620,FF,869,catapult_fpga_latency
Throughput,3.261419043425794,catapult,LUT,3640,FF,869,catapult_fpga_latency
Throughput,3.261419043425794,catapult,FF,869,FF,869,catapult_fpga_latency
Throughput,3.261419043425794,catapult,DSP,18,FF,869,catapult_fpga_latency
Throughput,3.261419043425794,catapult,BRAM,1,FF,869,catapult_fpga_latency
Throughput,3.2844713479141965,catapult,CLB,786,FF,959,catapult_fpga_latency
Throughput,3.2844713479141965,catapult,LUT,4337,FF,959,catapult_fpga_latency
Throughput,3.2844713479141965,catapult,FF,959,FF,959,catapult_fpga_latency
Throughput,3.2844713479141965,catapult,DSP,18,FF,959,catapult_fpga_latency
Throughput,3.2844713479141965,catapult,BRAM,1,FF,959,catapult_fpga_latency
Throughput,3.5044067915403616,catapult,CLB,1079,FF,988,catapult_fpga_latency
Throughput,3.5044067915403616,catapult,LUT,6124,FF,988,catapult_fpga_latency
Throughput,3.5044067915403616,catapult,FF,988,FF,988,catapult_fpga_latency
Throughput,3.5044067915403616,catapult,DSP,18,FF,988,catapult_fpga_latency
Throughput,3.5044067915403616,catapult,BRAM,1,FF,988,catapult_fpga_latency
Throughput,3.0931693541153074,catapult,CLB,700,FF,861,catapult_fpga_latency
Throughput,3.0931693541153074,catapult,LUT,3598,FF,861,catapult_fpga_latency
Throughput,3.0931693541153074,catapult,FF,861,FF,861,catapult_fpga_latency
Throughput,3.0931693541153074,catapult,DSP,34,FF,861,catapult_fpga_latency
Throughput,3.0931693541153074,catapult,BRAM,1,FF,861,catapult_fpga_latency
Throughput,3.067127144688656,catapult,CLB,740,FF,902,catapult_fpga_latency
Throughput,3.067127144688656,catapult,LUT,4036,FF,902,catapult_fpga_latency
Throughput,3.067127144688656,catapult,FF,902,FF,902,catapult_fpga_latency
Throughput,3.067127144688656,catapult,DSP,34,FF,902,catapult_fpga_latency
Throughput,3.067127144688656,catapult,BRAM,1,FF,902,catapult_fpga_latency
Throughput,2.9840947748500493,catapult,CLB,857,FF,957,catapult_fpga_latency
Throughput,2.9840947748500493,catapult,LUT,4356,FF,957,catapult_fpga_latency
Throughput,2.9840947748500493,catapult,FF,957,FF,957,catapult_fpga_latency
Throughput,2.9840947748500493,catapult,DSP,34,FF,957,catapult_fpga_latency
Throughput,2.9840947748500493,catapult,BRAM,1,FF,957,catapult_fpga_latency
Throughput,3.2449306071589663,catapult,CLB,1143,FF,1050,catapult_fpga_latency
Throughput,3.2449306071589663,catapult,LUT,6355,FF,1050,catapult_fpga_latency
Throughput,3.2449306071589663,catapult,FF,1050,FF,1050,catapult_fpga_latency
Throughput,3.2449306071589663,catapult,DSP,34,FF,1050,catapult_fpga_latency
Throughput,3.2449306071589663,catapult,BRAM,1,FF,1050,catapult_fpga_latency
Throughput,3.0557490863310233,catapult,CLB,920,FF,1170,catapult_fpga_latency
Throughput,3.0557490863310233,catapult,LUT,4715,FF,1170,catapult_fpga_latency
Throughput,3.0557490863310233,catapult,FF,1170,FF,1170,catapult_fpga_latency
Throughput,3.0557490863310233,catapult,DSP,41,FF,1170,catapult_fpga_latency
Throughput,3.0557490863310233,catapult,BRAM,1,FF,1170,catapult_fpga_latency
Throughput,3.331600900864884,catapult,CLB,1053,FF,1229,catapult_fpga_latency
Throughput,3.331600900864884,catapult,LUT,5277,FF,1229,catapult_fpga_latency
Throughput,3.331600900864884,catapult,FF,1229,FF,1229,catapult_fpga_latency
Throughput,3.331600900864884,catapult,DSP,41,FF,1229,catapult_fpga_latency
Throughput,3.331600900864884,catapult,BRAM,1,FF,1229,catapult_fpga_latency
Throughput,2.839320039636908,catapult,CLB,1104,FF,1114,catapult_fpga_latency
Throughput,2.839320039636908,catapult,LUT,6561,FF,1114,catapult_fpga_latency
Throughput,2.839320039636908,catapult,FF,1114,FF,1114,catapult_fpga_latency
Throughput,2.839320039636908,catapult,DSP,41,FF,1114,catapult_fpga_latency
Throughput,2.839320039636908,catapult,BRAM,1,FF,1114,catapult_fpga_latency
Throughput,2.9455688335252863,catapult,CLB,1337,FF,1199,catapult_fpga_latency
Throughput,2.9455688335252863,catapult,LUT,8387,FF,1199,catapult_fpga_latency
Throughput,2.9455688335252863,catapult,FF,1199,FF,1199,catapult_fpga_latency
Throughput,2.9455688335252863,catapult,DSP,41,FF,1199,catapult_fpga_latency
Throughput,2.9455688335252863,catapult,BRAM,1,FF,1199,catapult_fpga_latency
Throughput,3.294914628761969,catapult,CLB,1034,FF,1175,catapult_fpga_latency
Throughput,3.294914628761969,catapult,LUT,4753,FF,1175,catapult_fpga_latency
Throughput,3.294914628761969,catapult,FF,1175,FF,1175,catapult_fpga_latency
Throughput,3.294914628761969,catapult,DSP,52,FF,1175,catapult_fpga_latency
Throughput,3.294914628761969,catapult,BRAM,1,FF,1175,catapult_fpga_latency
Throughput,3.0659046871550855,catapult,CLB,971,FF,1103,catapult_fpga_latency
Throughput,3.0659046871550855,catapult,LUT,5215,FF,1103,catapult_fpga_latency
Throughput,3.0659046871550855,catapult,FF,1103,FF,1103,catapult_fpga_latency
Throughput,3.0659046871550855,catapult,DSP,52,FF,1103,catapult_fpga_latency
Throughput,3.0659046871550855,catapult,BRAM,1,FF,1103,catapult_fpga_latency
Throughput,3.033465187953503,catapult,CLB,1136,FF,1179,catapult_fpga_latency
Throughput,3.033465187953503,catapult,LUT,5785,FF,1179,catapult_fpga_latency
Throughput,3.033465187953503,catapult,FF,1179,FF,1179,catapult_fpga_latency
Throughput,3.033465187953503,catapult,DSP,52,FF,1179,catapult_fpga_latency
Throughput,3.033465187953503,catapult,BRAM,1,FF,1179,catapult_fpga_latency
Throughput,2.9796401190664192,catapult,CLB,1337,FF,1327,catapult_fpga_latency
Throughput,2.9796401190664192,catapult,LUT,7855,FF,1327,catapult_fpga_latency
Throughput,2.9796401190664192,catapult,FF,1327,FF,1327,catapult_fpga_latency
Throughput,2.9796401190664192,catapult,DSP,52,FF,1327,catapult_fpga_latency
Throughput,2.9796401190664192,catapult,BRAM,1,FF,1327,catapult_fpga_latency
Throughput,2.8811220241610895,catapult,CLB,473,FF,884,catapult_fpga_latency
Throughput,2.8811220241610895,catapult,LUT,2906,FF,884,catapult_fpga_latency
Throughput,2.8811220241610895,catapult,FF,884,FF,884,catapult_fpga_latency
Throughput,2.8811220241610895,catapult,DSP,10,FF,884,catapult_fpga_latency
Throughput,2.8811220241610895,catapult,BRAM,1,FF,884,catapult_fpga_latency
Throughput,3.162315320785266,catapult,CLB,578,FF,884,catapult_fpga_latency
Throughput,3.162315320785266,catapult,LUT,3444,FF,884,catapult_fpga_latency
Throughput,3.162315320785266,catapult,FF,884,FF,884,catapult_fpga_latency
Throughput,3.162315320785266,catapult,DSP,10,FF,884,catapult_fpga_latency
Throughput,3.162315320785266,catapult,BRAM,1,FF,884,catapult_fpga_latency
Throughput,3.2525402339226934,catapult,CLB,723,FF,996,catapult_fpga_latency
Throughput,3.2525402339226934,catapult,LUT,4361,FF,996,catapult_fpga_latency
Throughput,3.2525402339226934,catapult,FF,996,FF,996,catapult_fpga_latency
Throughput,3.2525402339226934,catapult,DSP,10,FF,996,catapult_fpga_latency
Throughput,3.2525402339226934,catapult,BRAM,1,FF,996,catapult_fpga_latency
Throughput,3.2364030616372963,catapult,CLB,1051,FF,1205,catapult_fpga_latency
Throughput,3.2364030616372963,catapult,LUT,6460,FF,1205,catapult_fpga_latency
Throughput,3.2364030616372963,catapult,FF,1205,FF,1205,catapult_fpga_latency
Throughput,3.2364030616372963,catapult,DSP,10,FF,1205,catapult_fpga_latency
Throughput,3.2364030616372963,catapult,BRAM,1,FF,1205,catapult_fpga_latency
Throughput,3.2279931566545077,catapult,CLB,739,FF,967,catapult_fpga_latency
Throughput,3.2279931566545077,catapult,LUT,4199,FF,967,catapult_fpga_latency
Throughput,3.2279931566545077,catapult,FF,967,FF,967,catapult_fpga_latency
Throughput,3.2279931566545077,catapult,DSP,17,FF,967,catapult_fpga_latency
Throughput,3.2279931566545077,catapult,BRAM,1,FF,967,catapult_fpga_latency
Throughput,2.9360211628405417,catapult,CLB,789,FF,1039,catapult_fpga_latency
Throughput,2.9360211628405417,catapult,LUT,4770,FF,1039,catapult_fpga_latency
Throughput,2.9360211628405417,catapult,FF,1039,FF,1039,catapult_fpga_latency
Throughput,2.9360211628405417,catapult,DSP,17,FF,1039,catapult_fpga_latency
Throughput,2.9360211628405417,catapult,BRAM,1,FF,1039,catapult_fpga_latency
Throughput,3.0821010066141885,catapult,CLB,1068,FF,1076,catapult_fpga_latency
Throughput,3.0821010066141885,catapult,LUT,6214,FF,1076,catapult_fpga_latency
Throughput,3.0821010066141885,catapult,FF,1076,FF,1076,catapult_fpga_latency
Throughput,3.0821010066141885,catapult,DSP,17,FF,1076,catapult_fpga_latency
Throughput,3.0821010066141885,catapult,BRAM,1,FF,1076,catapult_fpga_latency
Throughput,3.0315891590371673,catapult,CLB,1485,FF,1262,catapult_fpga_latency
Throughput,3.0315891590371673,catapult,LUT,9316,FF,1262,catapult_fpga_latency
Throughput,3.0315891590371673,catapult,FF,1262,FF,1262,catapult_fpga_latency
Throughput,3.0315891590371673,catapult,DSP,17,FF,1262,catapult_fpga_latency
Throughput,3.0315891590371673,catapult,BRAM,1,FF,1262,catapult_fpga_latency
Throughput,2.9668220292469316,catapult,CLB,756,FF,1110,catapult_fpga_latency
Throughput,2.9668220292469316,catapult,LUT,3991,FF,1110,catapult_fpga_latency
Throughput,2.9668220292469316,catapult,FF,1110,FF,1110,catapult_fpga_latency
Throughput,2.9668220292469316,catapult,DSP,34,FF,1110,catapult_fpga_latency
Throughput,2.9668220292469316,catapult,BRAM,1,FF,1110,catapult_fpga_latency
Throughput,3.076421383589753,catapult,CLB,831,FF,1185,catapult_fpga_latency
Throughput,3.076421383589753,catapult,LUT,4632,FF,1185,catapult_fpga_latency
Throughput,3.076421383589753,catapult,FF,1185,FF,1185,catapult_fpga_latency
Throughput,3.076421383589753,catapult,DSP,34,FF,1185,catapult_fpga_latency
Throughput,3.076421383589753,catapult,BRAM,1,FF,1185,catapult_fpga_latency
Throughput,3.0495707729137123,catapult,CLB,1148,FF,1337,catapult_fpga_latency
Throughput,3.0495707729137123,catapult,LUT,6073,FF,1337,catapult_fpga_latency
Throughput,3.0495707729137123,catapult,FF,1337,FF,1337,catapult_fpga_latency
Throughput,3.0495707729137123,catapult,DSP,34,FF,1337,catapult_fpga_latency
Throughput,3.0495707729137123,catapult,BRAM,1,FF,1337,catapult_fpga_latency
Throughput,2.8931250669035173,catapult,CLB,1498,FF,1531,catapult_fpga_latency
Throughput,2.8931250669035173,catapult,LUT,8975,FF,1531,catapult_fpga_latency
Throughput,2.8931250669035173,catapult,FF,1531,FF,1531,catapult_fpga_latency
Throughput,2.8931250669035173,catapult,DSP,34,FF,1531,catapult_fpga_latency
Throughput,2.8931250669035173,catapult,BRAM,1,FF,1531,catapult_fpga_latency
Throughput,2.9374269315050787,catapult,CLB,1081,FF,1361,catapult_fpga_latency
Throughput,2.9374269315050787,catapult,LUT,5913,FF,1361,catapult_fpga_latency
Throughput,2.9374269315050787,catapult,FF,1361,FF,1361,catapult_fpga_latency
Throughput,2.9374269315050787,catapult,DSP,41,FF,1361,catapult_fpga_latency
Throughput,2.9374269315050787,catapult,BRAM,1,FF,1361,catapult_fpga_latency
Throughput,3.176842091886981,catapult,CLB,1180,FF,1366,catapult_fpga_latency
Throughput,3.176842091886981,catapult,LUT,6712,FF,1366,catapult_fpga_latency
Throughput,3.176842091886981,catapult,FF,1366,FF,1366,catapult_fpga_latency
Throughput,3.176842091886981,catapult,DSP,41,FF,1366,catapult_fpga_latency
Throughput,3.176842091886981,catapult,BRAM,1,FF,1366,catapult_fpga_latency
Throughput,3.164246545433834,catapult,CLB,1567,FF,1528,catapult_fpga_latency
Throughput,3.164246545433834,catapult,LUT,8890,FF,1528,catapult_fpga_latency
Throughput,3.164246545433834,catapult,FF,1528,FF,1528,catapult_fpga_latency
Throughput,3.164246545433834,catapult,DSP,41,FF,1528,catapult_fpga_latency
Throughput,3.164246545433834,catapult,BRAM,1,FF,1528,catapult_fpga_latency
Throughput,3.2407662467713867,catapult,CLB,2122,FF,1680,catapult_fpga_latency
Throughput,3.2407662467713867,catapult,LUT,12884,FF,1680,catapult_fpga_latency
Throughput,3.2407662467713867,catapult,FF,1680,FF,1680,catapult_fpga_latency
Throughput,3.2407662467713867,catapult,DSP,41,FF,1680,catapult_fpga_latency
Throughput,3.2407662467713867,catapult,BRAM,1,FF,1680,catapult_fpga_latency
Throughput,2.7657544286642786,catapult,CLB,966,FF,1510,catapult_fpga_latency
Throughput,2.7657544286642786,catapult,LUT,4780,FF,1510,catapult_fpga_latency
Throughput,2.7657544286642786,catapult,FF,1510,FF,1510,catapult_fpga_latency
Throughput,2.7657544286642786,catapult,DSP,51,FF,1510,catapult_fpga_latency
Throughput,2.7657544286642786,catapult,BRAM,1,FF,1510,catapult_fpga_latency
Throughput,3.0497474809085805,catapult,CLB,1079,FF,1457,catapult_fpga_latency
Throughput,3.0497474809085805,catapult,LUT,5934,FF,1457,catapult_fpga_latency
Throughput,3.0497474809085805,catapult,FF,1457,FF,1457,catapult_fpga_latency
Throughput,3.0497474809085805,catapult,DSP,52,FF,1457,catapult_fpga_latency
Throughput,3.0497474809085805,catapult,BRAM,1,FF,1457,catapult_fpga_latency
Throughput,2.897987926982296,catapult,CLB,1282,FF,1448,catapult_fpga_latency
Throughput,2.897987926982296,catapult,LUT,7440,FF,1448,catapult_fpga_latency
Throughput,2.897987926982296,catapult,FF,1448,FF,1448,catapult_fpga_latency
Throughput,2.897987926982296,catapult,DSP,52,FF,1448,catapult_fpga_latency
Throughput,2.897987926982296,catapult,BRAM,1,FF,1448,catapult_fpga_latency
Throughput,2.9481653566985266,catapult,CLB,1824,FF,1794,catapult_fpga_latency
Throughput,2.9481653566985266,catapult,LUT,9944,FF,1794,catapult_fpga_latency
Throughput,2.9481653566985266,catapult,FF,1794,FF,1794,catapult_fpga_latency
Throughput,2.9481653566985266,catapult,DSP,52,FF,1794,catapult_fpga_latency
Throughput,2.9481653566985266,catapult,BRAM,1,FF,1794,catapult_fpga_latency
Throughput,2.914780560745484,catapult,CLB,490,FF,735,catapult_fpga_latency
Throughput,2.914780560745484,catapult,LUT,2863,FF,735,catapult_fpga_latency
Throughput,2.914780560745484,catapult,FF,735,FF,735,catapult_fpga_latency
Throughput,2.914780560745484,catapult,DSP,11,FF,735,catapult_fpga_latency
Throughput,2.914780560745484,catapult,BRAM,1,FF,735,catapult_fpga_latency
Throughput,3.289841627024075,catapult,CLB,582,FF,718,catapult_fpga_latency
Throughput,3.289841627024075,catapult,LUT,3179,FF,718,catapult_fpga_latency
Throughput,3.289841627024075,catapult,FF,718,FF,718,catapult_fpga_latency
Throughput,3.289841627024075,catapult,DSP,10,FF,718,catapult_fpga_latency
Throughput,3.289841627024075,catapult,BRAM,1,FF,718,catapult_fpga_latency
Throughput,3.247196046214094,catapult,CLB,686,FF,764,catapult_fpga_latency
Throughput,3.247196046214094,catapult,LUT,3781,FF,764,catapult_fpga_latency
Throughput,3.247196046214094,catapult,FF,764,FF,764,catapult_fpga_latency
Throughput,3.247196046214094,catapult,DSP,11,FF,764,catapult_fpga_latency
Throughput,3.247196046214094,catapult,BRAM,1,FF,764,catapult_fpga_latency
Throughput,3.1629154489442186,catapult,CLB,941,FF,867,catapult_fpga_latency
Throughput,3.1629154489442186,catapult,LUT,5492,FF,867,catapult_fpga_latency
Throughput,3.1629154489442186,catapult,FF,867,FF,867,catapult_fpga_latency
Throughput,3.1629154489442186,catapult,DSP,11,FF,867,catapult_fpga_latency
Throughput,3.1629154489442186,catapult,BRAM,1,FF,867,catapult_fpga_latency
Throughput,3.134648840963591,catapult,CLB,678,FF,826,catapult_fpga_latency
Throughput,3.134648840963591,catapult,LUT,3829,FF,826,catapult_fpga_latency
Throughput,3.134648840963591,catapult,FF,826,FF,826,catapult_fpga_latency
Throughput,3.134648840963591,catapult,DSP,18,FF,826,catapult_fpga_latency
Throughput,3.134648840963591,catapult,BRAM,1,FF,826,catapult_fpga_latency
Throughput,3.2307881184536154,catapult,CLB,740,FF,781,catapult_fpga_latency
Throughput,3.2307881184536154,catapult,LUT,4392,FF,781,catapult_fpga_latency
Throughput,3.2307881184536154,catapult,FF,781,FF,781,catapult_fpga_latency
Throughput,3.2307881184536154,catapult,DSP,18,FF,781,catapult_fpga_latency
Throughput,3.2307881184536154,catapult,BRAM,1,FF,781,catapult_fpga_latency
Throughput,3.2037522346171836,catapult,CLB,992,FF,836,catapult_fpga_latency
Throughput,3.2037522346171836,catapult,LUT,5598,FF,836,catapult_fpga_latency
Throughput,3.2037522346171836,catapult,FF,836,FF,836,catapult_fpga_latency
Throughput,3.2037522346171836,catapult,DSP,18,FF,836,catapult_fpga_latency
Throughput,3.2037522346171836,catapult,BRAM,1,FF,836,catapult_fpga_latency
Throughput,3.2290563405750303,catapult,CLB,1334,FF,905,catapult_fpga_latency
Throughput,3.2290563405750303,catapult,LUT,7717,FF,905,catapult_fpga_latency
Throughput,3.2290563405750303,catapult,FF,905,FF,905,catapult_fpga_latency
Throughput,3.2290563405750303,catapult,DSP,18,FF,905,catapult_fpga_latency
Throughput,3.2290563405750303,catapult,BRAM,1,FF,905,catapult_fpga_latency
Throughput,3.1220438147628964,catapult,CLB,741,FF,922,catapult_fpga_latency
Throughput,3.1220438147628964,catapult,LUT,4265,FF,922,catapult_fpga_latency
Throughput,3.1220438147628964,catapult,FF,922,FF,922,catapult_fpga_latency
Throughput,3.1220438147628964,catapult,DSP,34,FF,922,catapult_fpga_latency
Throughput,3.1220438147628964,catapult,BRAM,1,FF,922,catapult_fpga_latency
Throughput,3.1574128159386197,catapult,CLB,824,FF,906,catapult_fpga_latency
Throughput,3.1574128159386197,catapult,LUT,4692,FF,906,catapult_fpga_latency
Throughput,3.1574128159386197,catapult,FF,906,FF,906,catapult_fpga_latency
Throughput,3.1574128159386197,catapult,DSP,34,FF,906,catapult_fpga_latency
Throughput,3.1574128159386197,catapult,BRAM,1,FF,906,catapult_fpga_latency
Throughput,3.0274498881357266,catapult,CLB,984,FF,922,catapult_fpga_latency
Throughput,3.0274498881357266,catapult,LUT,5843,FF,922,catapult_fpga_latency
Throughput,3.0274498881357266,catapult,FF,922,FF,922,catapult_fpga_latency
Throughput,3.0274498881357266,catapult,DSP,34,FF,922,catapult_fpga_latency
Throughput,3.0274498881357266,catapult,BRAM,1,FF,922,catapult_fpga_latency
Throughput,3.1939595836354284,catapult,CLB,1315,FF,1012,catapult_fpga_latency
Throughput,3.1939595836354284,catapult,LUT,7617,FF,1012,catapult_fpga_latency
Throughput,3.1939595836354284,catapult,FF,1012,FF,1012,catapult_fpga_latency
Throughput,3.1939595836354284,catapult,DSP,34,FF,1012,catapult_fpga_latency
Throughput,3.1939595836354284,catapult,BRAM,1,FF,1012,catapult_fpga_latency
Throughput,2.8838389664321142,catapult,CLB,1034,FF,1105,catapult_fpga_latency
Throughput,2.8838389664321142,catapult,LUT,5555,FF,1105,catapult_fpga_latency
Throughput,2.8838389664321142,catapult,FF,1105,FF,1105,catapult_fpga_latency
Throughput,2.8838389664321142,catapult,DSP,41,FF,1105,catapult_fpga_latency
Throughput,2.8838389664321142,catapult,BRAM,1,FF,1105,catapult_fpga_latency
Throughput,2.952752999258859,catapult,CLB,1167,FF,1157,catapult_fpga_latency
Throughput,2.952752999258859,catapult,LUT,6621,FF,1157,catapult_fpga_latency
Throughput,2.952752999258859,catapult,FF,1157,FF,1157,catapult_fpga_latency
Throughput,2.952752999258859,catapult,DSP,41,FF,1157,catapult_fpga_latency
Throughput,2.952752999258859,catapult,BRAM,1,FF,1157,catapult_fpga_latency
Throughput,2.8787996556955613,catapult,CLB,1439,FF,1239,catapult_fpga_latency
Throughput,2.8787996556955613,catapult,LUT,8356,FF,1239,catapult_fpga_latency
Throughput,2.8787996556955613,catapult,FF,1239,FF,1239,catapult_fpga_latency
Throughput,2.8787996556955613,catapult,DSP,41,FF,1239,catapult_fpga_latency
Throughput,2.8787996556955613,catapult,BRAM,1,FF,1239,catapult_fpga_latency
Throughput,3.0119665430756397,catapult,CLB,2106,FF,1220,catapult_fpga_latency
Throughput,3.0119665430756397,catapult,LUT,11493,FF,1220,catapult_fpga_latency
Throughput,3.0119665430756397,catapult,FF,1220,FF,1220,catapult_fpga_latency
Throughput,3.0119665430756397,catapult,DSP,41,FF,1220,catapult_fpga_latency
Throughput,3.0119665430756397,catapult,BRAM,1,FF,1220,catapult_fpga_latency
Throughput,2.9973952635160046,catapult,CLB,1033,FF,1177,catapult_fpga_latency
Throughput,2.9973952635160046,catapult,LUT,5136,FF,1177,catapult_fpga_latency
Throughput,2.9973952635160046,catapult,FF,1177,FF,1177,catapult_fpga_latency
Throughput,2.9973952635160046,catapult,DSP,52,FF,1177,catapult_fpga_latency
Throughput,2.9973952635160046,catapult,BRAM,1,FF,1177,catapult_fpga_latency
Throughput,3.2037522346171836,catapult,CLB,1113,FF,1175,catapult_fpga_latency
Throughput,3.2037522346171836,catapult,LUT,6122,FF,1175,catapult_fpga_latency
Throughput,3.2037522346171836,catapult,FF,1175,FF,1175,catapult_fpga_latency
Throughput,3.2037522346171836,catapult,DSP,52,FF,1175,catapult_fpga_latency
Throughput,3.2037522346171836,catapult,BRAM,1,FF,1175,catapult_fpga_latency
Throughput,3.1286957718805337,catapult,CLB,1300,FF,1195,catapult_fpga_latency
Throughput,3.1286957718805337,catapult,LUT,7347,FF,1195,catapult_fpga_latency
Throughput,3.1286957718805337,catapult,FF,1195,FF,1195,catapult_fpga_latency
Throughput,3.1286957718805337,catapult,DSP,52,FF,1195,catapult_fpga_latency
Throughput,3.1286957718805337,catapult,BRAM,1,FF,1195,catapult_fpga_latency
Throughput,3.102622336398724,catapult,CLB,1518,FF,1358,catapult_fpga_latency
Throughput,3.102622336398724,catapult,LUT,8679,FF,1358,catapult_fpga_latency
Throughput,3.102622336398724,catapult,FF,1358,FF,1358,catapult_fpga_latency
Throughput,3.102622336398724,catapult,DSP,52,FF,1358,catapult_fpga_latency
Throughput,3.102622336398724,catapult,BRAM,1,FF,1358,catapult_fpga_latency
Throughput,3.17258883248731,catapult,CLB,566,FF,1038,catapult_fpga_latency
Throughput,3.17258883248731,catapult,LUT,3278,FF,1038,catapult_fpga_latency
Throughput,3.17258883248731,catapult,FF,1038,FF,1038,catapult_fpga_latency
Throughput,3.17258883248731,catapult,DSP,10,FF,1038,catapult_fpga_latency
Throughput,3.17258883248731,catapult,BRAM,1,FF,1038,catapult_fpga_latency
Throughput,2.958413580301699,catapult,CLB,670,FF,1069,catapult_fpga_latency
Throughput,2.958413580301699,catapult,LUT,3880,FF,1069,catapult_fpga_latency
Throughput,2.958413580301699,catapult,FF,1069,FF,1069,catapult_fpga_latency
Throughput,2.958413580301699,catapult,DSP,10,FF,1069,catapult_fpga_latency
Throughput,2.958413580301699,catapult,BRAM,1,FF,1069,catapult_fpga_latency
Throughput,3.167092640626831,catapult,CLB,857,FF,1179,catapult_fpga_latency
Throughput,3.167092640626831,catapult,LUT,5141,FF,1179,catapult_fpga_latency
Throughput,3.167092640626831,catapult,FF,1179,FF,1179,catapult_fpga_latency
Throughput,3.167092640626831,catapult,DSP,10,FF,1179,catapult_fpga_latency
Throughput,3.167092640626831,catapult,BRAM,1,FF,1179,catapult_fpga_latency
Throughput,3.165388377326956,catapult,CLB,1323,FF,1458,catapult_fpga_latency
Throughput,3.165388377326956,catapult,LUT,7961,FF,1458,catapult_fpga_latency
Throughput,3.165388377326956,catapult,FF,1458,FF,1458,catapult_fpga_latency
Throughput,3.165388377326956,catapult,DSP,10,FF,1458,catapult_fpga_latency
Throughput,3.165388377326956,catapult,BRAM,1,FF,1458,catapult_fpga_latency
Throughput,3.032002789442566,catapult,CLB,889,FF,1258,catapult_fpga_latency
Throughput,3.032002789442566,catapult,LUT,5218,FF,1258,catapult_fpga_latency
Throughput,3.032002789442566,catapult,FF,1258,FF,1258,catapult_fpga_latency
Throughput,3.032002789442566,catapult,DSP,17,FF,1258,catapult_fpga_latency
Throughput,3.032002789442566,catapult,BRAM,1,FF,1258,catapult_fpga_latency
Throughput,3.152217427349269,catapult,CLB,967,FF,1123,catapult_fpga_latency
Throughput,3.152217427349269,catapult,LUT,5794,FF,1123,catapult_fpga_latency
Throughput,3.152217427349269,catapult,FF,1123,FF,1123,catapult_fpga_latency
Throughput,3.152217427349269,catapult,DSP,17,FF,1123,catapult_fpga_latency
Throughput,3.152217427349269,catapult,BRAM,1,FF,1123,catapult_fpga_latency
Throughput,3.078116438988654,catapult,CLB,1344,FF,1276,catapult_fpga_latency
Throughput,3.078116438988654,catapult,LUT,8158,FF,1276,catapult_fpga_latency
Throughput,3.078116438988654,catapult,FF,1276,FF,1276,catapult_fpga_latency
Throughput,3.078116438988654,catapult,DSP,17,FF,1276,catapult_fpga_latency
Throughput,3.078116438988654,catapult,BRAM,1,FF,1276,catapult_fpga_latency
Throughput,3.203249376167184,catapult,CLB,2018,FF,1564,catapult_fpga_latency
Throughput,3.203249376167184,catapult,LUT,12602,FF,1564,catapult_fpga_latency
Throughput,3.203249376167184,catapult,FF,1564,FF,1564,catapult_fpga_latency
Throughput,3.203249376167184,catapult,DSP,17,FF,1564,catapult_fpga_latency
Throughput,3.203249376167184,catapult,BRAM,1,FF,1564,catapult_fpga_latency
Throughput,3.1060627238306453,catapult,CLB,1015,FF,1601,catapult_fpga_latency
Throughput,3.1060627238306453,catapult,LUT,5432,FF,1601,catapult_fpga_latency
Throughput,3.1060627238306453,catapult,FF,1601,FF,1601,catapult_fpga_latency
Throughput,3.1060627238306453,catapult,DSP,34,FF,1601,catapult_fpga_latency
Throughput,3.1060627238306453,catapult,BRAM,1,FF,1601,catapult_fpga_latency
Throughput,3.0679646202319995,catapult,CLB,979,FF,1539,catapult_fpga_latency
Throughput,3.0679646202319995,catapult,LUT,5923,FF,1539,catapult_fpga_latency
Throughput,3.0679646202319995,catapult,FF,1539,FF,1539,catapult_fpga_latency
Throughput,3.0679646202319995,catapult,DSP,34,FF,1539,catapult_fpga_latency
Throughput,3.0679646202319995,catapult,BRAM,1,FF,1539,catapult_fpga_latency
Throughput,3.0406966844243355,catapult,CLB,1394,FF,1706,catapult_fpga_latency
Throughput,3.0406966844243355,catapult,LUT,7844,FF,1706,catapult_fpga_latency
Throughput,3.0406966844243355,catapult,FF,1706,FF,1706,catapult_fpga_latency
Throughput,3.0406966844243355,catapult,DSP,34,FF,1706,catapult_fpga_latency
Throughput,3.0406966844243355,catapult,BRAM,1,FF,1706,catapult_fpga_latency
Throughput,3.038423908750053,catapult,CLB,2066,FF,1993,catapult_fpga_latency
Throughput,3.038423908750053,catapult,LUT,12620,FF,1993,catapult_fpga_latency
Throughput,3.038423908750053,catapult,FF,1993,FF,1993,catapult_fpga_latency
Throughput,3.038423908750053,catapult,DSP,34,FF,1993,catapult_fpga_latency
Throughput,3.038423908750053,catapult,BRAM,1,FF,1993,catapult_fpga_latency
Throughput,3.016381970481686,catapult,CLB,1353,FF,1541,catapult_fpga_latency
Throughput,3.016381970481686,catapult,LUT,7955,FF,1541,catapult_fpga_latency
Throughput,3.016381970481686,catapult,FF,1541,FF,1541,catapult_fpga_latency
Throughput,3.016381970481686,catapult,DSP,41,FF,1541,catapult_fpga_latency
Throughput,3.016381970481686,catapult,BRAM,1,FF,1541,catapult_fpga_latency
Throughput,2.665330447668902,catapult,CLB,1349,FF,1491,catapult_fpga_latency
Throughput,2.665330447668902,catapult,LUT,8437,FF,1491,catapult_fpga_latency
Throughput,2.665330447668902,catapult,FF,1491,FF,1491,catapult_fpga_latency
Throughput,2.665330447668902,catapult,DSP,41,FF,1491,catapult_fpga_latency
Throughput,2.665330447668902,catapult,BRAM,1,FF,1491,catapult_fpga_latency
Throughput,3.023093410563293,catapult,CLB,2083,FF,1713,catapult_fpga_latency
Throughput,3.023093410563293,catapult,LUT,12721,FF,1713,catapult_fpga_latency
Throughput,3.023093410563293,catapult,FF,1713,FF,1713,catapult_fpga_latency
Throughput,3.023093410563293,catapult,DSP,41,FF,1713,catapult_fpga_latency
Throughput,3.023093410563293,catapult,BRAM,1,FF,1713,catapult_fpga_latency
Throughput,2.97001179094681,catapult,CLB,1220,FF,1638,catapult_fpga_latency
Throughput,2.97001179094681,catapult,LUT,6511,FF,1638,catapult_fpga_latency
Throughput,2.97001179094681,catapult,FF,1638,FF,1638,catapult_fpga_latency
Throughput,2.97001179094681,catapult,DSP,55,FF,1638,catapult_fpga_latency
Throughput,2.97001179094681,catapult,BRAM,1,FF,1638,catapult_fpga_latency
Throughput,3.1234382808595704,catapult,CLB,1750,FF,1695,catapult_fpga_latency
Throughput,3.1234382808595704,catapult,LUT,9523,FF,1695,catapult_fpga_latency
Throughput,3.1234382808595704,catapult,FF,1695,FF,1695,catapult_fpga_latency
Throughput,3.1234382808595704,catapult,DSP,52,FF,1695,catapult_fpga_latency
Throughput,3.1234382808595704,catapult,BRAM,1,FF,1695,catapult_fpga_latency
Throughput,3.870553218171473,catapult,CLB,401,FF,677,catapult_fpga_latency
Throughput,3.870553218171473,catapult,LUT,2112,FF,677,catapult_fpga_latency
Throughput,3.870553218171473,catapult,FF,677,FF,677,catapult_fpga_latency
Throughput,3.870553218171473,catapult,DSP,14,FF,677,catapult_fpga_latency
Throughput,3.870553218171473,catapult,BRAM,1,FF,677,catapult_fpga_latency
Throughput,3.6983069150942693,catapult,CLB,415,FF,749,catapult_fpga_latency
Throughput,3.6983069150942693,catapult,LUT,2315,FF,749,catapult_fpga_latency
Throughput,3.6983069150942693,catapult,FF,749,FF,749,catapult_fpga_latency
Throughput,3.6983069150942693,catapult,DSP,14,FF,749,catapult_fpga_latency
Throughput,3.6983069150942693,catapult,BRAM,1,FF,749,catapult_fpga_latency
Throughput,3.7862868263722453,catapult,CLB,529,FF,721,catapult_fpga_latency
Throughput,3.7862868263722453,catapult,LUT,2645,FF,721,catapult_fpga_latency
Throughput,3.7862868263722453,catapult,FF,721,FF,721,catapult_fpga_latency
Throughput,3.7862868263722453,catapult,DSP,14,FF,721,catapult_fpga_latency
Throughput,3.7862868263722453,catapult,BRAM,1,FF,721,catapult_fpga_latency
Throughput,3.7719337950180294,catapult,CLB,630,FF,804,catapult_fpga_latency
Throughput,3.7719337950180294,catapult,LUT,3323,FF,804,catapult_fpga_latency
Throughput,3.7719337950180294,catapult,FF,804,FF,804,catapult_fpga_latency
Throughput,3.7719337950180294,catapult,DSP,14,FF,804,catapult_fpga_latency
Throughput,3.7719337950180294,catapult,BRAM,1,FF,804,catapult_fpga_latency
Throughput,3.5627253423779055,catapult,CLB,554,FF,956,catapult_fpga_latency
Throughput,3.5627253423779055,catapult,LUT,2968,FF,956,catapult_fpga_latency
Throughput,3.5627253423779055,catapult,FF,956,FF,956,catapult_fpga_latency
Throughput,3.5627253423779055,catapult,DSP,29,FF,956,catapult_fpga_latency
Throughput,3.5627253423779055,catapult,BRAM,1,FF,956,catapult_fpga_latency
Throughput,3.344638210484772,catapult,CLB,619,FF,930,catapult_fpga_latency
Throughput,3.344638210484772,catapult,LUT,3277,FF,930,catapult_fpga_latency
Throughput,3.344638210484772,catapult,FF,930,FF,930,catapult_fpga_latency
Throughput,3.344638210484772,catapult,DSP,29,FF,930,catapult_fpga_latency
Throughput,3.344638210484772,catapult,BRAM,1,FF,930,catapult_fpga_latency
Throughput,3.557541454251796,catapult,CLB,675,FF,989,catapult_fpga_latency
Throughput,3.557541454251796,catapult,LUT,3655,FF,989,catapult_fpga_latency
Throughput,3.557541454251796,catapult,FF,989,FF,989,catapult_fpga_latency
Throughput,3.557541454251796,catapult,DSP,29,FF,989,catapult_fpga_latency
Throughput,3.557541454251796,catapult,BRAM,1,FF,989,catapult_fpga_latency
Throughput,3.7071362372567194,catapult,CLB,916,FF,1128,catapult_fpga_latency
Throughput,3.7071362372567194,catapult,LUT,4507,FF,1128,catapult_fpga_latency
Throughput,3.7071362372567194,catapult,FF,1128,FF,1128,catapult_fpga_latency
Throughput,3.7071362372567194,catapult,DSP,29,FF,1128,catapult_fpga_latency
Throughput,3.7071362372567194,catapult,BRAM,1,FF,1128,catapult_fpga_latency
Throughput,3.722093603209933,catapult,CLB,693,FF,1014,catapult_fpga_latency
Throughput,3.722093603209933,catapult,LUT,3398,FF,1014,catapult_fpga_latency
Throughput,3.722093603209933,catapult,FF,1014,FF,1014,catapult_fpga_latency
Throughput,3.722093603209933,catapult,DSP,41,FF,1014,catapult_fpga_latency
Throughput,3.722093603209933,catapult,BRAM,1,FF,1014,catapult_fpga_latency
Throughput,3.5525871716077235,catapult,CLB,724,FF,993,catapult_fpga_latency
Throughput,3.5525871716077235,catapult,LUT,3716,FF,993,catapult_fpga_latency
Throughput,3.5525871716077235,catapult,FF,993,FF,993,catapult_fpga_latency
Throughput,3.5525871716077235,catapult,DSP,41,FF,993,catapult_fpga_latency
Throughput,3.5525871716077235,catapult,BRAM,1,FF,993,catapult_fpga_latency
Throughput,3.648902592545292,catapult,CLB,779,FF,991,catapult_fpga_latency
Throughput,3.648902592545292,catapult,LUT,3995,FF,991,catapult_fpga_latency
Throughput,3.648902592545292,catapult,FF,991,FF,991,catapult_fpga_latency
Throughput,3.648902592545292,catapult,DSP,41,FF,991,catapult_fpga_latency
Throughput,3.648902592545292,catapult,BRAM,1,FF,991,catapult_fpga_latency
Throughput,3.7058311252756213,catapult,CLB,950,FF,1214,catapult_fpga_latency
Throughput,3.7058311252756213,catapult,LUT,4876,FF,1214,catapult_fpga_latency
Throughput,3.7058311252756213,catapult,FF,1214,FF,1214,catapult_fpga_latency
Throughput,3.7058311252756213,catapult,DSP,41,FF,1214,catapult_fpga_latency
Throughput,3.7058311252756213,catapult,BRAM,1,FF,1214,catapult_fpga_latency
Throughput,3.4851948920983657,catapult,CLB,809,FF,1269,catapult_fpga_latency
Throughput,3.4851948920983657,catapult,LUT,4449,FF,1269,catapult_fpga_latency
Throughput,3.4851948920983657,catapult,FF,1269,FF,1269,catapult_fpga_latency
Throughput,3.4851948920983657,catapult,DSP,53,FF,1269,catapult_fpga_latency
Throughput,3.4851948920983657,catapult,BRAM,1,FF,1269,catapult_fpga_latency
Throughput,3.3905545930147793,catapult,CLB,960,FF,1147,catapult_fpga_latency
Throughput,3.3905545930147793,catapult,LUT,4782,FF,1147,catapult_fpga_latency
Throughput,3.3905545930147793,catapult,FF,1147,FF,1147,catapult_fpga_latency
Throughput,3.3905545930147793,catapult,DSP,53,FF,1147,catapult_fpga_latency
Throughput,3.3905545930147793,catapult,BRAM,1,FF,1147,catapult_fpga_latency
Throughput,3.3706350276392074,catapult,CLB,1032,FF,1161,catapult_fpga_latency
Throughput,3.3706350276392074,catapult,LUT,5277,FF,1161,catapult_fpga_latency
Throughput,3.3706350276392074,catapult,FF,1161,FF,1161,catapult_fpga_latency
Throughput,3.3706350276392074,catapult,DSP,53,FF,1161,catapult_fpga_latency
Throughput,3.3706350276392074,catapult,BRAM,1,FF,1161,catapult_fpga_latency
Throughput,3.5404245677141604,catapult,CLB,1266,FF,1366,catapult_fpga_latency
Throughput,3.5404245677141604,catapult,LUT,6471,FF,1366,catapult_fpga_latency
Throughput,3.5404245677141604,catapult,FF,1366,FF,1366,catapult_fpga_latency
Throughput,3.5404245677141604,catapult,DSP,53,FF,1366,catapult_fpga_latency
Throughput,3.5404245677141604,catapult,BRAM,1,FF,1366,catapult_fpga_latency
Throughput,3.8849586057660557,catapult,CLB,1396,FF,758,catapult_fpga_latency
Throughput,3.8849586057660557,catapult,LUT,5858,FF,758,catapult_fpga_latency
Throughput,3.8849586057660557,catapult,FF,758,FF,758,catapult_fpga_latency
Throughput,3.8849586057660557,catapult,DSP,125,FF,758,catapult_fpga_latency
Throughput,3.8849586057660557,catapult,BRAM,1,FF,758,catapult_fpga_latency
Throughput,3.722744854235925,catapult,CLB,1437,FF,723,catapult_fpga_latency
Throughput,3.722744854235925,catapult,LUT,6082,FF,723,catapult_fpga_latency
Throughput,3.722744854235925,catapult,FF,723,FF,723,catapult_fpga_latency
Throughput,3.722744854235925,catapult,DSP,125,FF,723,catapult_fpga_latency
Throughput,3.722744854235925,catapult,BRAM,1,FF,723,catapult_fpga_latency
Throughput,3.5928832169239167,catapult,CLB,1416,FF,708,catapult_fpga_latency
Throughput,3.5928832169239167,catapult,LUT,6363,FF,708,catapult_fpga_latency
Throughput,3.5928832169239167,catapult,FF,708,FF,708,catapult_fpga_latency
Throughput,3.5928832169239167,catapult,DSP,125,FF,708,catapult_fpga_latency
Throughput,3.5928832169239167,catapult,BRAM,1,FF,708,catapult_fpga_latency
Throughput,3.6196474463387265,catapult,CLB,1716,FF,1106,catapult_fpga_latency
Throughput,3.6196474463387265,catapult,LUT,7511,FF,1106,catapult_fpga_latency
Throughput,3.6196474463387265,catapult,FF,1106,FF,1106,catapult_fpga_latency
Throughput,3.6196474463387265,catapult,DSP,125,FF,1106,catapult_fpga_latency
Throughput,3.6196474463387265,catapult,BRAM,1,FF,1106,catapult_fpga_latency
Throughput,3.7578727433974173,catapult,CLB,416,FF,759,catapult_fpga_latency
Throughput,3.7578727433974173,catapult,LUT,2406,FF,759,catapult_fpga_latency
Throughput,3.7578727433974173,catapult,FF,759,FF,759,catapult_fpga_latency
Throughput,3.7578727433974173,catapult,DSP,13,FF,759,catapult_fpga_latency
Throughput,3.7578727433974173,catapult,BRAM,1,FF,759,catapult_fpga_latency
Throughput,4.022607051630161,catapult,CLB,498,FF,731,catapult_fpga_latency
Throughput,4.022607051630161,catapult,LUT,2677,FF,731,catapult_fpga_latency
Throughput,4.022607051630161,catapult,FF,731,FF,731,catapult_fpga_latency
Throughput,4.022607051630161,catapult,DSP,13,FF,731,catapult_fpga_latency
Throughput,4.022607051630161,catapult,BRAM,1,FF,731,catapult_fpga_latency
Throughput,3.755262060962924,catapult,CLB,614,FF,816,catapult_fpga_latency
Throughput,3.755262060962924,catapult,LUT,3243,FF,816,catapult_fpga_latency
Throughput,3.755262060962924,catapult,FF,816,FF,816,catapult_fpga_latency
Throughput,3.755262060962924,catapult,DSP,13,FF,816,catapult_fpga_latency
Throughput,3.755262060962924,catapult,BRAM,1,FF,816,catapult_fpga_latency
Throughput,3.7394780436546666,catapult,CLB,823,FF,872,catapult_fpga_latency
Throughput,3.7394780436546666,catapult,LUT,4475,FF,872,catapult_fpga_latency
Throughput,3.7394780436546666,catapult,FF,872,FF,872,catapult_fpga_latency
Throughput,3.7394780436546666,catapult,DSP,13,FF,872,catapult_fpga_latency
Throughput,3.7394780436546666,catapult,BRAM,1,FF,872,catapult_fpga_latency
Throughput,3.4979099987757314,catapult,CLB,589,FF,974,catapult_fpga_latency
Throughput,3.4979099987757314,catapult,LUT,3269,FF,974,catapult_fpga_latency
Throughput,3.4979099987757314,catapult,FF,974,FF,974,catapult_fpga_latency
Throughput,3.4979099987757314,catapult,DSP,28,FF,974,catapult_fpga_latency
Throughput,3.4979099987757314,catapult,BRAM,1,FF,974,catapult_fpga_latency
Throughput,3.636218187636131,catapult,CLB,666,FF,1020,catapult_fpga_latency
Throughput,3.636218187636131,catapult,LUT,3519,FF,1020,catapult_fpga_latency
Throughput,3.636218187636131,catapult,FF,1020,FF,1020,catapult_fpga_latency
Throughput,3.636218187636131,catapult,DSP,28,FF,1020,catapult_fpga_latency
Throughput,3.636218187636131,catapult,BRAM,1,FF,1020,catapult_fpga_latency
Throughput,3.333922326277642,catapult,CLB,767,FF,1022,catapult_fpga_latency
Throughput,3.333922326277642,catapult,LUT,4354,FF,1022,catapult_fpga_latency
Throughput,3.333922326277642,catapult,FF,1022,FF,1022,catapult_fpga_latency
Throughput,3.333922326277642,catapult,DSP,28,FF,1022,catapult_fpga_latency
Throughput,3.333922326277642,catapult,BRAM,1,FF,1022,catapult_fpga_latency
Throughput,3.903840598380687,catapult,CLB,1047,FF,1116,catapult_fpga_latency
Throughput,3.903840598380687,catapult,LUT,5974,FF,1116,catapult_fpga_latency
Throughput,3.903840598380687,catapult,FF,1116,FF,1116,catapult_fpga_latency
Throughput,3.903840598380687,catapult,DSP,28,FF,1116,catapult_fpga_latency
Throughput,3.903840598380687,catapult,BRAM,1,FF,1116,catapult_fpga_latency
Throughput,3.639897646078192,catapult,CLB,686,FF,1022,catapult_fpga_latency
Throughput,3.639897646078192,catapult,LUT,3516,FF,1022,catapult_fpga_latency
Throughput,3.639897646078192,catapult,FF,1022,FF,1022,catapult_fpga_latency
Throughput,3.639897646078192,catapult,DSP,40,FF,1022,catapult_fpga_latency
Throughput,3.639897646078192,catapult,BRAM,1,FF,1022,catapult_fpga_latency
Throughput,3.955445857857098,catapult,CLB,801,FF,1034,catapult_fpga_latency
Throughput,3.955445857857098,catapult,LUT,3941,FF,1034,catapult_fpga_latency
Throughput,3.955445857857098,catapult,FF,1034,FF,1034,catapult_fpga_latency
Throughput,3.955445857857098,catapult,DSP,40,FF,1034,catapult_fpga_latency
Throughput,3.955445857857098,catapult,BRAM,1,FF,1034,catapult_fpga_latency
Throughput,3.5306246381109747,catapult,CLB,918,FF,1087,catapult_fpga_latency
Throughput,3.5306246381109747,catapult,LUT,4646,FF,1087,catapult_fpga_latency
Throughput,3.5306246381109747,catapult,FF,1087,FF,1087,catapult_fpga_latency
Throughput,3.5306246381109747,catapult,DSP,40,FF,1087,catapult_fpga_latency
Throughput,3.5306246381109747,catapult,BRAM,1,FF,1087,catapult_fpga_latency
Throughput,3.93007608627303,catapult,CLB,1208,FF,1255,catapult_fpga_latency
Throughput,3.93007608627303,catapult,LUT,6088,FF,1255,catapult_fpga_latency
Throughput,3.93007608627303,catapult,FF,1255,FF,1255,catapult_fpga_latency
Throughput,3.93007608627303,catapult,DSP,40,FF,1255,catapult_fpga_latency
Throughput,3.93007608627303,catapult,BRAM,1,FF,1255,catapult_fpga_latency
Throughput,3.3821947738326354,catapult,CLB,982,FF,1398,catapult_fpga_latency
Throughput,3.3821947738326354,catapult,LUT,4713,FF,1398,catapult_fpga_latency
Throughput,3.3821947738326354,catapult,FF,1398,FF,1398,catapult_fpga_latency
Throughput,3.3821947738326354,catapult,DSP,52,FF,1398,catapult_fpga_latency
Throughput,3.3821947738326354,catapult,BRAM,1,FF,1398,catapult_fpga_latency
Throughput,3.4905354132270348,catapult,CLB,1027,FF,1434,catapult_fpga_latency
Throughput,3.4905354132270348,catapult,LUT,5237,FF,1434,catapult_fpga_latency
Throughput,3.4905354132270348,catapult,FF,1434,FF,1434,catapult_fpga_latency
Throughput,3.4905354132270348,catapult,DSP,53,FF,1434,catapult_fpga_latency
Throughput,3.4905354132270348,catapult,BRAM,1,FF,1434,catapult_fpga_latency
Throughput,3.6237529760071316,catapult,CLB,1258,FF,1338,catapult_fpga_latency
Throughput,3.6237529760071316,catapult,LUT,6193,FF,1338,catapult_fpga_latency
Throughput,3.6237529760071316,catapult,FF,1338,FF,1338,catapult_fpga_latency
Throughput,3.6237529760071316,catapult,DSP,53,FF,1338,catapult_fpga_latency
Throughput,3.6237529760071316,catapult,BRAM,1,FF,1338,catapult_fpga_latency
Throughput,3.6877507670521594,catapult,CLB,1497,FF,1339,catapult_fpga_latency
Throughput,3.6877507670521594,catapult,LUT,8295,FF,1339,catapult_fpga_latency
Throughput,3.6877507670521594,catapult,FF,1339,FF,1339,catapult_fpga_latency
Throughput,3.6877507670521594,catapult,DSP,53,FF,1339,catapult_fpga_latency
Throughput,3.6877507670521594,catapult,BRAM,1,FF,1339,catapult_fpga_latency
Throughput,3.875638511444761,catapult,CLB,1454,FF,779,catapult_fpga_latency
Throughput,3.875638511444761,catapult,LUT,6139,FF,779,catapult_fpga_latency
Throughput,3.875638511444761,catapult,FF,779,FF,779,catapult_fpga_latency
Throughput,3.875638511444761,catapult,DSP,125,FF,779,catapult_fpga_latency
Throughput,3.875638511444761,catapult,BRAM,1,FF,779,catapult_fpga_latency
Throughput,3.6637149336684414,catapult,CLB,1595,FF,847,catapult_fpga_latency
Throughput,3.6637149336684414,catapult,LUT,6580,FF,847,catapult_fpga_latency
Throughput,3.6637149336684414,catapult,FF,847,FF,847,catapult_fpga_latency
Throughput,3.6637149336684414,catapult,DSP,125,FF,847,catapult_fpga_latency
Throughput,3.6637149336684414,catapult,BRAM,1,FF,847,catapult_fpga_latency
Throughput,3.3974199992525675,catapult,CLB,1499,FF,829,catapult_fpga_latency
Throughput,3.3974199992525675,catapult,LUT,7277,FF,829,catapult_fpga_latency
Throughput,3.3974199992525675,catapult,FF,829,FF,829,catapult_fpga_latency
Throughput,3.3974199992525675,catapult,DSP,125,FF,829,catapult_fpga_latency
Throughput,3.3974199992525675,catapult,BRAM,1,FF,829,catapult_fpga_latency
Throughput,3.7061744866948336,catapult,CLB,1909,FF,1160,catapult_fpga_latency
Throughput,3.7061744866948336,catapult,LUT,9335,FF,1160,catapult_fpga_latency
Throughput,3.7061744866948336,catapult,FF,1160,FF,1160,catapult_fpga_latency
Throughput,3.7061744866948336,catapult,DSP,125,FF,1160,catapult_fpga_latency
Throughput,3.7061744866948336,catapult,BRAM,1,FF,1160,catapult_fpga_latency
Throughput,3.4976653084066385,catapult,CLB,560,FF,1003,catapult_fpga_latency
Throughput,3.4976653084066385,catapult,LUT,2956,FF,1003,catapult_fpga_latency
Throughput,3.4976653084066385,catapult,FF,1003,FF,1003,catapult_fpga_latency
Throughput,3.4976653084066385,catapult,DSP,14,FF,1003,catapult_fpga_latency
Throughput,3.4976653084066385,catapult,BRAM,1,FF,1003,catapult_fpga_latency
Throughput,3.5910639963514788,catapult,CLB,568,FF,960,catapult_fpga_latency
Throughput,3.5910639963514788,catapult,LUT,3422,FF,960,catapult_fpga_latency
Throughput,3.5910639963514788,catapult,FF,960,FF,960,catapult_fpga_latency
Throughput,3.5910639963514788,catapult,DSP,14,FF,960,catapult_fpga_latency
Throughput,3.5910639963514788,catapult,BRAM,1,FF,960,catapult_fpga_latency
Throughput,3.646055514841269,catapult,CLB,780,FF,1041,catapult_fpga_latency
Throughput,3.646055514841269,catapult,LUT,4482,FF,1041,catapult_fpga_latency
Throughput,3.646055514841269,catapult,FF,1041,FF,1041,catapult_fpga_latency
Throughput,3.646055514841269,catapult,DSP,14,FF,1041,catapult_fpga_latency
Throughput,3.646055514841269,catapult,BRAM,1,FF,1041,catapult_fpga_latency
Throughput,3.479870688005234,catapult,CLB,1106,FF,1246,catapult_fpga_latency
Throughput,3.479870688005234,catapult,LUT,6361,FF,1246,catapult_fpga_latency
Throughput,3.479870688005234,catapult,FF,1246,FF,1246,catapult_fpga_latency
Throughput,3.479870688005234,catapult,DSP,14,FF,1246,catapult_fpga_latency
Throughput,3.479870688005234,catapult,BRAM,1,FF,1246,catapult_fpga_latency
Throughput,3.4925347070636517,catapult,CLB,742,FF,1163,catapult_fpga_latency
Throughput,3.4925347070636517,catapult,LUT,4324,FF,1163,catapult_fpga_latency
Throughput,3.4925347070636517,catapult,FF,1163,FF,1163,catapult_fpga_latency
Throughput,3.4925347070636517,catapult,DSP,28,FF,1163,catapult_fpga_latency
Throughput,3.4925347070636517,catapult,BRAM,1,FF,1163,catapult_fpga_latency
Throughput,3.5958934896348373,catapult,CLB,857,FF,1111,catapult_fpga_latency
Throughput,3.5958934896348373,catapult,LUT,4794,FF,1111,catapult_fpga_latency
Throughput,3.5958934896348373,catapult,FF,1111,FF,1111,catapult_fpga_latency
Throughput,3.5958934896348373,catapult,DSP,28,FF,1111,catapult_fpga_latency
Throughput,3.5958934896348373,catapult,BRAM,1,FF,1111,catapult_fpga_latency
Throughput,3.8835102272241837,catapult,CLB,1132,FF,1277,catapult_fpga_latency
Throughput,3.8835102272241837,catapult,LUT,6205,FF,1277,catapult_fpga_latency
Throughput,3.8835102272241837,catapult,FF,1277,FF,1277,catapult_fpga_latency
Throughput,3.8835102272241837,catapult,DSP,28,FF,1277,catapult_fpga_latency
Throughput,3.8835102272241837,catapult,BRAM,1,FF,1277,catapult_fpga_latency
Throughput,4.039441102928999,catapult,CLB,1564,FF,1329,catapult_fpga_latency
Throughput,4.039441102928999,catapult,LUT,9388,FF,1329,catapult_fpga_latency
Throughput,4.039441102928999,catapult,FF,1329,FF,1329,catapult_fpga_latency
Throughput,4.039441102928999,catapult,DSP,28,FF,1329,catapult_fpga_latency
Throughput,4.039441102928999,catapult,BRAM,1,FF,1329,catapult_fpga_latency
Throughput,3.6914944276891615,catapult,CLB,818,FF,1285,catapult_fpga_latency
Throughput,3.6914944276891615,catapult,LUT,4317,FF,1285,catapult_fpga_latency
Throughput,3.6914944276891615,catapult,FF,1285,FF,1285,catapult_fpga_latency
Throughput,3.6914944276891615,catapult,DSP,41,FF,1285,catapult_fpga_latency
Throughput,3.6914944276891615,catapult,BRAM,1,FF,1285,catapult_fpga_latency
Throughput,3.6506209706271036,catapult,CLB,889,FF,1369,catapult_fpga_latency
Throughput,3.6506209706271036,catapult,LUT,4653,FF,1369,catapult_fpga_latency
Throughput,3.6506209706271036,catapult,FF,1369,FF,1369,catapult_fpga_latency
Throughput,3.6506209706271036,catapult,DSP,41,FF,1369,catapult_fpga_latency
Throughput,3.6506209706271036,catapult,BRAM,1,FF,1369,catapult_fpga_latency
Throughput,3.605773564631688,catapult,CLB,1253,FF,1441,catapult_fpga_latency
Throughput,3.605773564631688,catapult,LUT,5960,FF,1441,catapult_fpga_latency
Throughput,3.605773564631688,catapult,FF,1441,FF,1441,catapult_fpga_latency
Throughput,3.605773564631688,catapult,DSP,41,FF,1441,catapult_fpga_latency
Throughput,3.605773564631688,catapult,BRAM,1,FF,1441,catapult_fpga_latency
Throughput,3.3025317208171785,catapult,CLB,1485,FF,1542,catapult_fpga_latency
Throughput,3.3025317208171785,catapult,LUT,8699,FF,1542,catapult_fpga_latency
Throughput,3.3025317208171785,catapult,FF,1542,FF,1542,catapult_fpga_latency
Throughput,3.3025317208171785,catapult,DSP,41,FF,1542,catapult_fpga_latency
Throughput,3.3025317208171785,catapult,BRAM,1,FF,1542,catapult_fpga_latency
Throughput,3.5716199082093687,catapult,CLB,1170,FF,1662,catapult_fpga_latency
Throughput,3.5716199082093687,catapult,LUT,6057,FF,1662,catapult_fpga_latency
Throughput,3.5716199082093687,catapult,FF,1662,FF,1662,catapult_fpga_latency
Throughput,3.5716199082093687,catapult,DSP,56,FF,1662,catapult_fpga_latency
Throughput,3.5716199082093687,catapult,BRAM,1,FF,1662,catapult_fpga_latency
Throughput,3.702414714877043,catapult,CLB,1243,FF,1621,catapult_fpga_latency
Throughput,3.702414714877043,catapult,LUT,6790,FF,1621,catapult_fpga_latency
Throughput,3.702414714877043,catapult,FF,1621,FF,1621,catapult_fpga_latency
Throughput,3.702414714877043,catapult,DSP,53,FF,1621,catapult_fpga_latency
Throughput,3.702414714877043,catapult,BRAM,1,FF,1621,catapult_fpga_latency
Throughput,3.7943896155145005,catapult,CLB,1681,FF,1568,catapult_fpga_latency
Throughput,3.7943896155145005,catapult,LUT,9656,FF,1568,catapult_fpga_latency
Throughput,3.7943896155145005,catapult,FF,1568,FF,1568,catapult_fpga_latency
Throughput,3.7943896155145005,catapult,DSP,53,FF,1568,catapult_fpga_latency
Throughput,3.7943896155145005,catapult,BRAM,1,FF,1568,catapult_fpga_latency
Throughput,3.9052279286280545,catapult,CLB,2312,FF,1812,catapult_fpga_latency
Throughput,3.9052279286280545,catapult,LUT,13260,FF,1812,catapult_fpga_latency
Throughput,3.9052279286280545,catapult,FF,1812,FF,1812,catapult_fpga_latency
Throughput,3.9052279286280545,catapult,DSP,53,FF,1812,catapult_fpga_latency
Throughput,3.9052279286280545,catapult,BRAM,1,FF,1812,catapult_fpga_latency
Throughput,3.6404806890701846,catapult,CLB,1576,FF,1128,catapult_fpga_latency
Throughput,3.6404806890701846,catapult,LUT,6590,FF,1128,catapult_fpga_latency
Throughput,3.6404806890701846,catapult,FF,1128,FF,1128,catapult_fpga_latency
Throughput,3.6404806890701846,catapult,DSP,125,FF,1128,catapult_fpga_latency
Throughput,3.6404806890701846,catapult,BRAM,1,FF,1128,catapult_fpga_latency
Throughput,3.7559814003801058,catapult,CLB,1690,FF,1252,catapult_fpga_latency
Throughput,3.7559814003801058,catapult,LUT,7524,FF,1252,catapult_fpga_latency
Throughput,3.7559814003801058,catapult,FF,1252,FF,1252,catapult_fpga_latency
Throughput,3.7559814003801058,catapult,DSP,125,FF,1252,catapult_fpga_latency
Throughput,3.7559814003801058,catapult,BRAM,1,FF,1252,catapult_fpga_latency
Throughput,3.385664419714047,catapult,CLB,1611,FF,1299,catapult_fpga_latency
Throughput,3.385664419714047,catapult,LUT,8853,FF,1299,catapult_fpga_latency
Throughput,3.385664419714047,catapult,FF,1299,FF,1299,catapult_fpga_latency
Throughput,3.385664419714047,catapult,DSP,125,FF,1299,catapult_fpga_latency
Throughput,3.385664419714047,catapult,BRAM,1,FF,1299,catapult_fpga_latency
Throughput,3.520469771486307,catapult,CLB,2227,FF,1566,catapult_fpga_latency
Throughput,3.520469771486307,catapult,LUT,11399,FF,1566,catapult_fpga_latency
Throughput,3.520469771486307,catapult,FF,1566,FF,1566,catapult_fpga_latency
Throughput,3.520469771486307,catapult,DSP,125,FF,1566,catapult_fpga_latency
Throughput,3.520469771486307,catapult,BRAM,1,FF,1566,catapult_fpga_latency
Throughput,3.919601141387852,catapult,CLB,454,FF,766,catapult_fpga_latency
Throughput,3.919601141387852,catapult,LUT,2557,FF,766,catapult_fpga_latency
Throughput,3.919601141387852,catapult,FF,766,FF,766,catapult_fpga_latency
Throughput,3.919601141387852,catapult,DSP,13,FF,766,catapult_fpga_latency
Throughput,3.919601141387852,catapult,BRAM,1,FF,766,catapult_fpga_latency
Throughput,3.920999698083023,catapult,CLB,594,FF,760,catapult_fpga_latency
Throughput,3.920999698083023,catapult,LUT,3053,FF,760,catapult_fpga_latency
Throughput,3.920999698083023,catapult,FF,760,FF,760,catapult_fpga_latency
Throughput,3.920999698083023,catapult,DSP,13,FF,760,catapult_fpga_latency
Throughput,3.920999698083023,catapult,BRAM,1,FF,760,catapult_fpga_latency
Throughput,3.6658638424851624,catapult,CLB,623,FF,806,catapult_fpga_latency
Throughput,3.6658638424851624,catapult,LUT,3773,FF,806,catapult_fpga_latency
Throughput,3.6658638424851624,catapult,FF,806,FF,806,catapult_fpga_latency
Throughput,3.6658638424851624,catapult,DSP,13,FF,806,catapult_fpga_latency
Throughput,3.6658638424851624,catapult,BRAM,1,FF,806,catapult_fpga_latency
Throughput,3.9646197334982616,catapult,CLB,965,FF,908,catapult_fpga_latency
Throughput,3.9646197334982616,catapult,LUT,5319,FF,908,catapult_fpga_latency
Throughput,3.9646197334982616,catapult,FF,908,FF,908,catapult_fpga_latency
Throughput,3.9646197334982616,catapult,DSP,13,FF,908,catapult_fpga_latency
Throughput,3.9646197334982616,catapult,BRAM,1,FF,908,catapult_fpga_latency
Throughput,3.5469042619601607,catapult,CLB,692,FF,955,catapult_fpga_latency
Throughput,3.5469042619601607,catapult,LUT,3841,FF,955,catapult_fpga_latency
Throughput,3.5469042619601607,catapult,FF,955,FF,955,catapult_fpga_latency
Throughput,3.5469042619601607,catapult,DSP,28,FF,955,catapult_fpga_latency
Throughput,3.5469042619601607,catapult,BRAM,1,FF,955,catapult_fpga_latency
Throughput,3.4487872339691745,catapult,CLB,765,FF,1095,catapult_fpga_latency
Throughput,3.4487872339691745,catapult,LUT,4310,FF,1095,catapult_fpga_latency
Throughput,3.4487872339691745,catapult,FF,1095,FF,1095,catapult_fpga_latency
Throughput,3.4487872339691745,catapult,DSP,28,FF,1095,catapult_fpga_latency
Throughput,3.4487872339691745,catapult,BRAM,1,FF,1095,catapult_fpga_latency
Throughput,3.5753359028080687,catapult,CLB,998,FF,1036,catapult_fpga_latency
Throughput,3.5753359028080687,catapult,LUT,5569,FF,1036,catapult_fpga_latency
Throughput,3.5753359028080687,catapult,FF,1036,FF,1036,catapult_fpga_latency
Throughput,3.5753359028080687,catapult,DSP,28,FF,1036,catapult_fpga_latency
Throughput,3.5753359028080687,catapult,BRAM,1,FF,1036,catapult_fpga_latency
Throughput,3.6683247494534195,catapult,CLB,1262,FF,1068,catapult_fpga_latency
Throughput,3.6683247494534195,catapult,LUT,7375,FF,1068,catapult_fpga_latency
Throughput,3.6683247494534195,catapult,FF,1068,FF,1068,catapult_fpga_latency
Throughput,3.6683247494534195,catapult,DSP,28,FF,1068,catapult_fpga_latency
Throughput,3.6683247494534195,catapult,BRAM,1,FF,1068,catapult_fpga_latency
Throughput,3.7887111562388704,catapult,CLB,786,FF,1061,catapult_fpga_latency
Throughput,3.7887111562388704,catapult,LUT,3883,FF,1061,catapult_fpga_latency
Throughput,3.7887111562388704,catapult,FF,1061,FF,1061,catapult_fpga_latency
Throughput,3.7887111562388704,catapult,DSP,40,FF,1061,catapult_fpga_latency
Throughput,3.7887111562388704,catapult,BRAM,1,FF,1061,catapult_fpga_latency
Throughput,3.6382158189623808,catapult,CLB,870,FF,1081,catapult_fpga_latency
Throughput,3.6382158189623808,catapult,LUT,4452,FF,1081,catapult_fpga_latency
Throughput,3.6382158189623808,catapult,FF,1081,FF,1081,catapult_fpga_latency
Throughput,3.6382158189623808,catapult,DSP,40,FF,1081,catapult_fpga_latency
Throughput,3.6382158189623808,catapult,BRAM,1,FF,1081,catapult_fpga_latency
Throughput,3.3015504080716305,catapult,CLB,1032,FF,1139,catapult_fpga_latency
Throughput,3.3015504080716305,catapult,LUT,5731,FF,1139,catapult_fpga_latency
Throughput,3.3015504080716305,catapult,FF,1139,FF,1139,catapult_fpga_latency
Throughput,3.3015504080716305,catapult,DSP,40,FF,1139,catapult_fpga_latency
Throughput,3.3015504080716305,catapult,BRAM,1,FF,1139,catapult_fpga_latency
Throughput,3.475842891901286,catapult,CLB,1273,FF,1291,catapult_fpga_latency
Throughput,3.475842891901286,catapult,LUT,6845,FF,1291,catapult_fpga_latency
Throughput,3.475842891901286,catapult,FF,1291,FF,1291,catapult_fpga_latency
Throughput,3.475842891901286,catapult,DSP,40,FF,1291,catapult_fpga_latency
Throughput,3.475842891901286,catapult,BRAM,1,FF,1291,catapult_fpga_latency
Throughput,3.5919282189064736,catapult,CLB,1104,FF,1441,catapult_fpga_latency
Throughput,3.5919282189064736,catapult,LUT,5666,FF,1441,catapult_fpga_latency
Throughput,3.5919282189064736,catapult,FF,1441,FF,1441,catapult_fpga_latency
Throughput,3.5919282189064736,catapult,DSP,52,FF,1441,catapult_fpga_latency
Throughput,3.5919282189064736,catapult,BRAM,1,FF,1441,catapult_fpga_latency
Throughput,3.522304996389637,catapult,CLB,1185,FF,1320,catapult_fpga_latency
Throughput,3.522304996389637,catapult,LUT,6702,FF,1320,catapult_fpga_latency
Throughput,3.522304996389637,catapult,FF,1320,FF,1320,catapult_fpga_latency
Throughput,3.522304996389637,catapult,DSP,52,FF,1320,catapult_fpga_latency
Throughput,3.522304996389637,catapult,BRAM,1,FF,1320,catapult_fpga_latency
Throughput,3.3625200069940417,catapult,CLB,1500,FF,1320,catapult_fpga_latency
Throughput,3.3625200069940417,catapult,LUT,8475,FF,1320,catapult_fpga_latency
Throughput,3.3625200069940417,catapult,FF,1320,FF,1320,catapult_fpga_latency
Throughput,3.3625200069940417,catapult,DSP,52,FF,1320,catapult_fpga_latency
Throughput,3.3625200069940417,catapult,BRAM,1,FF,1320,catapult_fpga_latency
Throughput,3.7833359186128774,catapult,CLB,1936,FF,1511,catapult_fpga_latency
Throughput,3.7833359186128774,catapult,LUT,11188,FF,1511,catapult_fpga_latency
Throughput,3.7833359186128774,catapult,FF,1511,FF,1511,catapult_fpga_latency
Throughput,3.7833359186128774,catapult,DSP,52,FF,1511,catapult_fpga_latency
Throughput,3.7833359186128774,catapult,BRAM,1,FF,1511,catapult_fpga_latency
Throughput,3.4934375775106465,catapult,CLB,1455,FF,834,catapult_fpga_latency
Throughput,3.4934375775106465,catapult,LUT,6499,FF,834,catapult_fpga_latency
Throughput,3.4934375775106465,catapult,FF,834,FF,834,catapult_fpga_latency
Throughput,3.4934375775106465,catapult,DSP,125,FF,834,catapult_fpga_latency
Throughput,3.4934375775106465,catapult,BRAM,1,FF,834,catapult_fpga_latency
Throughput,3.614544928793465,catapult,CLB,1685,FF,912,catapult_fpga_latency
Throughput,3.614544928793465,catapult,LUT,7481,FF,912,catapult_fpga_latency
Throughput,3.614544928793465,catapult,FF,912,FF,912,catapult_fpga_latency
Throughput,3.614544928793465,catapult,DSP,125,FF,912,catapult_fpga_latency
Throughput,3.614544928793465,catapult,BRAM,1,FF,912,catapult_fpga_latency
Throughput,3.3409060537217696,catapult,CLB,1614,FF,883,catapult_fpga_latency
Throughput,3.3409060537217696,catapult,LUT,8065,FF,883,catapult_fpga_latency
Throughput,3.3409060537217696,catapult,FF,883,FF,883,catapult_fpga_latency
Throughput,3.3409060537217696,catapult,DSP,125,FF,883,catapult_fpga_latency
Throughput,3.3409060537217696,catapult,BRAM,1,FF,883,catapult_fpga_latency
Throughput,3.3281968162469258,catapult,CLB,548,FF,1078,catapult_fpga_latency
Throughput,3.3281968162469258,catapult,LUT,3331,FF,1078,catapult_fpga_latency
Throughput,3.3281968162469258,catapult,FF,1078,FF,1078,catapult_fpga_latency
Throughput,3.3281968162469258,catapult,DSP,14,FF,1078,catapult_fpga_latency
Throughput,3.3281968162469258,catapult,BRAM,1,FF,1078,catapult_fpga_latency
Throughput,3.571721962875522,catapult,CLB,713,FF,1081,catapult_fpga_latency
Throughput,3.571721962875522,catapult,LUT,3980,FF,1081,catapult_fpga_latency
Throughput,3.571721962875522,catapult,FF,1081,FF,1081,catapult_fpga_latency
Throughput,3.571721962875522,catapult,DSP,14,FF,1081,catapult_fpga_latency
Throughput,3.571721962875522,catapult,BRAM,1,FF,1081,catapult_fpga_latency
Throughput,3.6833226516976434,catapult,CLB,884,FF,1253,catapult_fpga_latency
Throughput,3.6833226516976434,catapult,LUT,5181,FF,1253,catapult_fpga_latency
Throughput,3.6833226516976434,catapult,FF,1253,FF,1253,catapult_fpga_latency
Throughput,3.6833226516976434,catapult,DSP,14,FF,1253,catapult_fpga_latency
Throughput,3.6833226516976434,catapult,BRAM,1,FF,1253,catapult_fpga_latency
Throughput,3.815570580424597,catapult,CLB,1241,FF,1539,catapult_fpga_latency
Throughput,3.815570580424597,catapult,LUT,7882,FF,1539,catapult_fpga_latency
Throughput,3.815570580424597,catapult,FF,1539,FF,1539,catapult_fpga_latency
Throughput,3.815570580424597,catapult,DSP,14,FF,1539,catapult_fpga_latency
Throughput,3.815570580424597,catapult,BRAM,1,FF,1539,catapult_fpga_latency
Throughput,3.4298845843837356,catapult,CLB,917,FF,1352,catapult_fpga_latency
Throughput,3.4298845843837356,catapult,LUT,5253,FF,1352,catapult_fpga_latency
Throughput,3.4298845843837356,catapult,FF,1352,FF,1352,catapult_fpga_latency
Throughput,3.4298845843837356,catapult,DSP,28,FF,1352,catapult_fpga_latency
Throughput,3.4298845843837356,catapult,BRAM,1,FF,1352,catapult_fpga_latency
Throughput,3.5452569779520466,catapult,CLB,1066,FF,1266,catapult_fpga_latency
Throughput,3.5452569779520466,catapult,LUT,6086,FF,1266,catapult_fpga_latency
Throughput,3.5452569779520466,catapult,FF,1266,FF,1266,catapult_fpga_latency
Throughput,3.5452569779520466,catapult,DSP,28,FF,1266,catapult_fpga_latency
Throughput,3.5452569779520466,catapult,BRAM,1,FF,1266,catapult_fpga_latency
Throughput,3.3796229016766306,catapult,CLB,1333,FF,1392,catapult_fpga_latency
Throughput,3.3796229016766306,catapult,LUT,8294,FF,1392,catapult_fpga_latency
Throughput,3.3796229016766306,catapult,FF,1392,FF,1392,catapult_fpga_latency
Throughput,3.3796229016766306,catapult,DSP,28,FF,1392,catapult_fpga_latency
Throughput,3.3796229016766306,catapult,BRAM,1,FF,1392,catapult_fpga_latency
Throughput,3.6831055946373987,catapult,CLB,2178,FF,1765,catapult_fpga_latency
Throughput,3.6831055946373987,catapult,LUT,12325,FF,1765,catapult_fpga_latency
Throughput,3.6831055946373987,catapult,FF,1765,FF,1765,catapult_fpga_latency
Throughput,3.6831055946373987,catapult,DSP,28,FF,1765,catapult_fpga_latency
Throughput,3.6831055946373987,catapult,BRAM,1,FF,1765,catapult_fpga_latency
Throughput,3.4155221821088118,catapult,CLB,1010,FF,1461,catapult_fpga_latency
Throughput,3.4155221821088118,catapult,LUT,5312,FF,1461,catapult_fpga_latency
Throughput,3.4155221821088118,catapult,FF,1461,FF,1461,catapult_fpga_latency
Throughput,3.4155221821088118,catapult,DSP,41,FF,1461,catapult_fpga_latency
Throughput,3.4155221821088118,catapult,BRAM,1,FF,1461,catapult_fpga_latency
Throughput,3.4085718765551607,catapult,CLB,1043,FF,1456,catapult_fpga_latency
Throughput,3.4085718765551607,catapult,LUT,6077,FF,1456,catapult_fpga_latency
Throughput,3.4085718765551607,catapult,FF,1456,FF,1456,catapult_fpga_latency
Throughput,3.4085718765551607,catapult,DSP,41,FF,1456,catapult_fpga_latency
Throughput,3.4085718765551607,catapult,BRAM,1,FF,1456,catapult_fpga_latency
Throughput,3.5878172078888926,catapult,CLB,1353,FF,1625,catapult_fpga_latency
Throughput,3.5878172078888926,catapult,LUT,7721,FF,1625,catapult_fpga_latency
Throughput,3.5878172078888926,catapult,FF,1625,FF,1625,catapult_fpga_latency
Throughput,3.5878172078888926,catapult,DSP,41,FF,1625,catapult_fpga_latency
Throughput,3.5878172078888926,catapult,BRAM,1,FF,1625,catapult_fpga_latency
Throughput,3.2849137053169613,catapult,CLB,2105,FF,1874,catapult_fpga_latency
Throughput,3.2849137053169613,catapult,LUT,12728,FF,1874,catapult_fpga_latency
Throughput,3.2849137053169613,catapult,FF,1874,FF,1874,catapult_fpga_latency
Throughput,3.2849137053169613,catapult,DSP,41,FF,1874,catapult_fpga_latency
Throughput,3.2849137053169613,catapult,BRAM,1,FF,1874,catapult_fpga_latency
Throughput,3.595815908608743,catapult,CLB,1448,FF,1786,catapult_fpga_latency
Throughput,3.595815908608743,catapult,LUT,8303,FF,1786,catapult_fpga_latency
Throughput,3.595815908608743,catapult,FF,1786,FF,1786,catapult_fpga_latency
Throughput,3.595815908608743,catapult,DSP,53,FF,1786,catapult_fpga_latency
Throughput,3.595815908608743,catapult,BRAM,1,FF,1786,catapult_fpga_latency
Throughput,3.529042253222898,catapult,CLB,1603,FF,1782,catapult_fpga_latency
Throughput,3.529042253222898,catapult,LUT,9118,FF,1782,catapult_fpga_latency
Throughput,3.529042253222898,catapult,FF,1782,FF,1782,catapult_fpga_latency
Throughput,3.529042253222898,catapult,DSP,53,FF,1782,catapult_fpga_latency
Throughput,3.529042253222898,catapult,BRAM,1,FF,1782,catapult_fpga_latency
Throughput,3.3500613061219022,catapult,CLB,2193,FF,1895,catapult_fpga_latency
Throughput,3.3500613061219022,catapult,LUT,13128,FF,1895,catapult_fpga_latency
Throughput,3.3500613061219022,catapult,FF,1895,FF,1895,catapult_fpga_latency
Throughput,3.3500613061219022,catapult,DSP,53,FF,1895,catapult_fpga_latency
Throughput,3.3500613061219022,catapult,BRAM,1,FF,1895,catapult_fpga_latency
Throughput,3.5430839002267573,catapult,CLB,1863,FF,1446,catapult_fpga_latency
Throughput,3.5430839002267573,catapult,LUT,8351,FF,1446,catapult_fpga_latency
Throughput,3.5430839002267573,catapult,FF,1446,FF,1446,catapult_fpga_latency
Throughput,3.5430839002267573,catapult,DSP,125,FF,1446,catapult_fpga_latency
Throughput,3.5430839002267573,catapult,BRAM,1,FF,1446,catapult_fpga_latency
Throughput,3.4983015745855384,catapult,CLB,2510,FF,1513,catapult_fpga_latency
Throughput,3.4983015745855384,catapult,LUT,12757,FF,1513,catapult_fpga_latency
Throughput,3.4983015745855384,catapult,FF,1513,FF,1513,catapult_fpga_latency
Throughput,3.4983015745855384,catapult,DSP,125,FF,1513,catapult_fpga_latency
Throughput,3.4983015745855384,catapult,BRAM,1,FF,1513,catapult_fpga_latency
Throughput,3.1813091723506055,catapult,CLB,459,FF,715,catapult_fpga_latency
Throughput,3.1813091723506055,catapult,LUT,2486,FF,715,catapult_fpga_latency
Throughput,3.1813091723506055,catapult,FF,715,FF,715,catapult_fpga_latency
Throughput,3.1813091723506055,catapult,DSP,17,FF,715,catapult_fpga_latency
Throughput,3.1813091723506055,catapult,BRAM,1,FF,715,catapult_fpga_latency
Throughput,3.001930241145056,catapult,CLB,475,FF,750,catapult_fpga_latency
Throughput,3.001930241145056,catapult,LUT,2759,FF,750,catapult_fpga_latency
Throughput,3.001930241145056,catapult,FF,750,FF,750,catapult_fpga_latency
Throughput,3.001930241145056,catapult,DSP,17,FF,750,catapult_fpga_latency
Throughput,3.001930241145056,catapult,BRAM,1,FF,750,catapult_fpga_latency
Throughput,3.0576457961956773,catapult,CLB,573,FF,822,catapult_fpga_latency
Throughput,3.0576457961956773,catapult,LUT,3077,FF,822,catapult_fpga_latency
Throughput,3.0576457961956773,catapult,FF,822,FF,822,catapult_fpga_latency
Throughput,3.0576457961956773,catapult,DSP,17,FF,822,catapult_fpga_latency
Throughput,3.0576457961956773,catapult,BRAM,1,FF,822,catapult_fpga_latency
Throughput,3.1991810096615265,catapult,CLB,768,FF,846,catapult_fpga_latency
Throughput,3.1991810096615265,catapult,LUT,3876,FF,846,catapult_fpga_latency
Throughput,3.1991810096615265,catapult,FF,846,FF,846,catapult_fpga_latency
Throughput,3.1991810096615265,catapult,DSP,17,FF,846,catapult_fpga_latency
Throughput,3.1991810096615265,catapult,BRAM,1,FF,846,catapult_fpga_latency
Throughput,2.9287551033557673,catapult,CLB,685,FF,865,catapult_fpga_latency
Throughput,2.9287551033557673,catapult,LUT,3760,FF,865,catapult_fpga_latency
Throughput,2.9287551033557673,catapult,FF,865,FF,865,catapult_fpga_latency
Throughput,2.9287551033557673,catapult,DSP,35,FF,865,catapult_fpga_latency
Throughput,2.9287551033557673,catapult,BRAM,1,FF,865,catapult_fpga_latency
Throughput,2.7303157883240776,catapult,CLB,719,FF,936,catapult_fpga_latency
Throughput,2.7303157883240776,catapult,LUT,4080,FF,936,catapult_fpga_latency
Throughput,2.7303157883240776,catapult,FF,936,FF,936,catapult_fpga_latency
Throughput,2.7303157883240776,catapult,DSP,35,FF,936,catapult_fpga_latency
Throughput,2.7303157883240776,catapult,BRAM,1,FF,936,catapult_fpga_latency
Throughput,2.9701000032671097,catapult,CLB,830,FF,1014,catapult_fpga_latency
Throughput,2.9701000032671097,catapult,LUT,4422,FF,1014,catapult_fpga_latency
Throughput,2.9701000032671097,catapult,FF,1014,FF,1014,catapult_fpga_latency
Throughput,2.9701000032671097,catapult,DSP,35,FF,1014,catapult_fpga_latency
Throughput,2.9701000032671097,catapult,BRAM,1,FF,1014,catapult_fpga_latency
Throughput,2.937124965855922,catapult,CLB,1020,FF,1075,catapult_fpga_latency
Throughput,2.937124965855922,catapult,LUT,5488,FF,1075,catapult_fpga_latency
Throughput,2.937124965855922,catapult,FF,1075,FF,1075,catapult_fpga_latency
Throughput,2.937124965855922,catapult,DSP,35,FF,1075,catapult_fpga_latency
Throughput,2.937124965855922,catapult,BRAM,1,FF,1075,catapult_fpga_latency
Throughput,3.0617556106671566,catapult,CLB,826,FF,1084,catapult_fpga_latency
Throughput,3.0617556106671566,catapult,LUT,4120,FF,1084,catapult_fpga_latency
Throughput,3.0617556106671566,catapult,FF,1084,FF,1084,catapult_fpga_latency
Throughput,3.0617556106671566,catapult,DSP,52,FF,1084,catapult_fpga_latency
Throughput,3.0617556106671566,catapult,BRAM,1,FF,1084,catapult_fpga_latency
Throughput,3.0220153820582945,catapult,CLB,919,FF,1138,catapult_fpga_latency
Throughput,3.0220153820582945,catapult,LUT,4248,FF,1138,catapult_fpga_latency
Throughput,3.0220153820582945,catapult,FF,1138,FF,1138,catapult_fpga_latency
Throughput,3.0220153820582945,catapult,DSP,52,FF,1138,catapult_fpga_latency
Throughput,3.0220153820582945,catapult,BRAM,1,FF,1138,catapult_fpga_latency
Throughput,2.9477047696810876,catapult,CLB,861,FF,1130,catapult_fpga_latency
Throughput,2.9477047696810876,catapult,LUT,4609,FF,1130,catapult_fpga_latency
Throughput,2.9477047696810876,catapult,FF,1130,FF,1130,catapult_fpga_latency
Throughput,2.9477047696810876,catapult,DSP,52,FF,1130,catapult_fpga_latency
Throughput,2.9477047696810876,catapult,BRAM,1,FF,1130,catapult_fpga_latency
Throughput,2.952186389239871,catapult,CLB,1062,FF,1252,catapult_fpga_latency
Throughput,2.952186389239871,catapult,LUT,5721,FF,1252,catapult_fpga_latency
Throughput,2.952186389239871,catapult,FF,1252,FF,1252,catapult_fpga_latency
Throughput,2.952186389239871,catapult,DSP,52,FF,1252,catapult_fpga_latency
Throughput,2.952186389239871,catapult,BRAM,1,FF,1252,catapult_fpga_latency
Throughput,2.9080334423845877,catapult,CLB,1684,FF,785,catapult_fpga_latency
Throughput,2.9080334423845877,catapult,LUT,6931,FF,785,catapult_fpga_latency
Throughput,2.9080334423845877,catapult,FF,785,FF,785,catapult_fpga_latency
Throughput,2.9080334423845877,catapult,DSP,125,FF,785,catapult_fpga_latency
Throughput,2.9080334423845877,catapult,BRAM,1,FF,785,catapult_fpga_latency
Throughput,2.840868737659976,catapult,CLB,1577,FF,755,catapult_fpga_latency
Throughput,2.840868737659976,catapult,LUT,7177,FF,755,catapult_fpga_latency
Throughput,2.840868737659976,catapult,FF,755,FF,755,catapult_fpga_latency
Throughput,2.840868737659976,catapult,DSP,125,FF,755,catapult_fpga_latency
Throughput,2.840868737659976,catapult,BRAM,1,FF,755,catapult_fpga_latency
Throughput,2.9004675553699255,catapult,CLB,1636,FF,796,catapult_fpga_latency
Throughput,2.9004675553699255,catapult,LUT,7794,FF,796,catapult_fpga_latency
Throughput,2.9004675553699255,catapult,FF,796,FF,796,catapult_fpga_latency
Throughput,2.9004675553699255,catapult,DSP,125,FF,796,catapult_fpga_latency
Throughput,2.9004675553699255,catapult,BRAM,1,FF,796,catapult_fpga_latency
Throughput,2.93786704976453,catapult,CLB,2033,FF,1131,catapult_fpga_latency
Throughput,2.93786704976453,catapult,LUT,10087,FF,1131,catapult_fpga_latency
Throughput,2.93786704976453,catapult,FF,1131,FF,1131,catapult_fpga_latency
Throughput,2.93786704976453,catapult,DSP,125,FF,1131,catapult_fpga_latency
Throughput,2.93786704976453,catapult,BRAM,1,FF,1131,catapult_fpga_latency
Throughput,2.9442246090069717,catapult,CLB,1597,FF,706,catapult_fpga_latency
Throughput,2.9442246090069717,catapult,LUT,7012,FF,706,catapult_fpga_latency
Throughput,2.9442246090069717,catapult,FF,706,FF,706,catapult_fpga_latency
Throughput,2.9442246090069717,catapult,DSP,155,FF,706,catapult_fpga_latency
Throughput,2.9442246090069717,catapult,BRAM,1,FF,706,catapult_fpga_latency
Throughput,3.0260299092796235,catapult,CLB,1755,FF,712,catapult_fpga_latency
Throughput,3.0260299092796235,catapult,LUT,7251,FF,712,catapult_fpga_latency
Throughput,3.0260299092796235,catapult,FF,712,FF,712,catapult_fpga_latency
Throughput,3.0260299092796235,catapult,DSP,155,FF,712,catapult_fpga_latency
Throughput,3.0260299092796235,catapult,BRAM,1,FF,712,catapult_fpga_latency
Throughput,2.8179968551155095,catapult,CLB,1777,FF,864,catapult_fpga_latency
Throughput,2.8179968551155095,catapult,LUT,7670,FF,864,catapult_fpga_latency
Throughput,2.8179968551155095,catapult,FF,864,FF,864,catapult_fpga_latency
Throughput,2.8179968551155095,catapult,DSP,155,FF,864,catapult_fpga_latency
Throughput,2.8179968551155095,catapult,BRAM,1,FF,864,catapult_fpga_latency
Throughput,2.934496176351482,catapult,CLB,2027,FF,1088,catapult_fpga_latency
Throughput,2.934496176351482,catapult,LUT,9009,FF,1088,catapult_fpga_latency
Throughput,2.934496176351482,catapult,FF,1088,FF,1088,catapult_fpga_latency
Throughput,2.934496176351482,catapult,DSP,155,FF,1088,catapult_fpga_latency
Throughput,2.934496176351482,catapult,BRAM,1,FF,1088,catapult_fpga_latency
Throughput,3.0631342602377605,catapult,CLB,489,FF,757,catapult_fpga_latency
Throughput,3.0631342602377605,catapult,LUT,2819,FF,757,catapult_fpga_latency
Throughput,3.0631342602377605,catapult,FF,757,FF,757,catapult_fpga_latency
Throughput,3.0631342602377605,catapult,DSP,17,FF,757,catapult_fpga_latency
Throughput,3.0631342602377605,catapult,BRAM,1,FF,757,catapult_fpga_latency
Throughput,3.184611955033279,catapult,CLB,558,FF,767,catapult_fpga_latency
Throughput,3.184611955033279,catapult,LUT,3103,FF,767,catapult_fpga_latency
Throughput,3.184611955033279,catapult,FF,767,FF,767,catapult_fpga_latency
Throughput,3.184611955033279,catapult,DSP,17,FF,767,catapult_fpga_latency
Throughput,3.184611955033279,catapult,BRAM,1,FF,767,catapult_fpga_latency
Throughput,2.987179027613483,catapult,CLB,639,FF,912,catapult_fpga_latency
Throughput,2.987179027613483,catapult,LUT,3590,FF,912,catapult_fpga_latency
Throughput,2.987179027613483,catapult,FF,912,FF,912,catapult_fpga_latency
Throughput,2.987179027613483,catapult,DSP,17,FF,912,catapult_fpga_latency
Throughput,2.987179027613483,catapult,BRAM,1,FF,912,catapult_fpga_latency
Throughput,3.1334407059015223,catapult,CLB,897,FF,917,catapult_fpga_latency
Throughput,3.1334407059015223,catapult,LUT,4792,FF,917,catapult_fpga_latency
Throughput,3.1334407059015223,catapult,FF,917,FF,917,catapult_fpga_latency
Throughput,3.1334407059015223,catapult,DSP,17,FF,917,catapult_fpga_latency
Throughput,3.1334407059015223,catapult,BRAM,1,FF,917,catapult_fpga_latency
Throughput,2.9741634421778014,catapult,CLB,781,FF,1016,catapult_fpga_latency
Throughput,2.9741634421778014,catapult,LUT,4072,FF,1016,catapult_fpga_latency
Throughput,2.9741634421778014,catapult,FF,1016,FF,1016,catapult_fpga_latency
Throughput,2.9741634421778014,catapult,DSP,35,FF,1016,catapult_fpga_latency
Throughput,2.9741634421778014,catapult,BRAM,1,FF,1016,catapult_fpga_latency
Throughput,2.8993406899271106,catapult,CLB,769,FF,977,catapult_fpga_latency
Throughput,2.8993406899271106,catapult,LUT,4286,FF,977,catapult_fpga_latency
Throughput,2.8993406899271106,catapult,FF,977,FF,977,catapult_fpga_latency
Throughput,2.8993406899271106,catapult,DSP,35,FF,977,catapult_fpga_latency
Throughput,2.8993406899271106,catapult,BRAM,1,FF,977,catapult_fpga_latency
Throughput,2.9072556378954957,catapult,CLB,991,FF,1145,catapult_fpga_latency
Throughput,2.9072556378954957,catapult,LUT,4957,FF,1145,catapult_fpga_latency
Throughput,2.9072556378954957,catapult,FF,1145,FF,1145,catapult_fpga_latency
Throughput,2.9072556378954957,catapult,DSP,35,FF,1145,catapult_fpga_latency
Throughput,2.9072556378954957,catapult,BRAM,1,FF,1145,catapult_fpga_latency
Throughput,2.5735190041510863,catapult,CLB,1149,FF,1107,catapult_fpga_latency
Throughput,2.5735190041510863,catapult,LUT,6381,FF,1107,catapult_fpga_latency
Throughput,2.5735190041510863,catapult,FF,1107,FF,1107,catapult_fpga_latency
Throughput,2.5735190041510863,catapult,DSP,35,FF,1107,catapult_fpga_latency
Throughput,2.5735190041510863,catapult,BRAM,1,FF,1107,catapult_fpga_latency
Throughput,2.849075902231111,catapult,CLB,836,FF,1097,catapult_fpga_latency
Throughput,2.849075902231111,catapult,LUT,4126,FF,1097,catapult_fpga_latency
Throughput,2.849075902231111,catapult,FF,1097,FF,1097,catapult_fpga_latency
Throughput,2.849075902231111,catapult,DSP,52,FF,1097,catapult_fpga_latency
Throughput,2.849075902231111,catapult,BRAM,1,FF,1097,catapult_fpga_latency
Throughput,2.971503283511128,catapult,CLB,821,FF,1102,catapult_fpga_latency
Throughput,2.971503283511128,catapult,LUT,4362,FF,1102,catapult_fpga_latency
Throughput,2.971503283511128,catapult,FF,1102,FF,1102,catapult_fpga_latency
Throughput,2.971503283511128,catapult,DSP,52,FF,1102,catapult_fpga_latency
Throughput,2.971503283511128,catapult,BRAM,1,FF,1102,catapult_fpga_latency
Throughput,2.9240193570081434,catapult,CLB,940,FF,1150,catapult_fpga_latency
Throughput,2.9240193570081434,catapult,LUT,5143,FF,1150,catapult_fpga_latency
Throughput,2.9240193570081434,catapult,FF,1150,FF,1150,catapult_fpga_latency
Throughput,2.9240193570081434,catapult,DSP,52,FF,1150,catapult_fpga_latency
Throughput,2.9240193570081434,catapult,BRAM,1,FF,1150,catapult_fpga_latency
Throughput,2.928197665055182,catapult,CLB,1458,FF,1438,catapult_fpga_latency
Throughput,2.928197665055182,catapult,LUT,7120,FF,1438,catapult_fpga_latency
Throughput,2.928197665055182,catapult,FF,1438,FF,1438,catapult_fpga_latency
Throughput,2.928197665055182,catapult,DSP,52,FF,1438,catapult_fpga_latency
Throughput,2.928197665055182,catapult,BRAM,1,FF,1438,catapult_fpga_latency
Throughput,2.8546878256128303,catapult,CLB,1683,FF,1043,catapult_fpga_latency
Throughput,2.8546878256128303,catapult,LUT,7320,FF,1043,catapult_fpga_latency
Throughput,2.8546878256128303,catapult,FF,1043,FF,1043,catapult_fpga_latency
Throughput,2.8546878256128303,catapult,DSP,125,FF,1043,catapult_fpga_latency
Throughput,2.8546878256128303,catapult,BRAM,1,FF,1043,catapult_fpga_latency
Throughput,2.9745880939136953,catapult,CLB,1758,FF,1112,catapult_fpga_latency
Throughput,2.9745880939136953,catapult,LUT,7937,FF,1112,catapult_fpga_latency
Throughput,2.9745880939136953,catapult,FF,1112,FF,1112,catapult_fpga_latency
Throughput,2.9745880939136953,catapult,DSP,125,FF,1112,catapult_fpga_latency
Throughput,2.9745880939136953,catapult,BRAM,1,FF,1112,catapult_fpga_latency
Throughput,2.98526176267766,catapult,CLB,1968,FF,1065,catapult_fpga_latency
Throughput,2.98526176267766,catapult,LUT,9081,FF,1065,catapult_fpga_latency
Throughput,2.98526176267766,catapult,FF,1065,FF,1065,catapult_fpga_latency
Throughput,2.98526176267766,catapult,DSP,125,FF,1065,catapult_fpga_latency
Throughput,2.98526176267766,catapult,BRAM,1,FF,1065,catapult_fpga_latency
Throughput,2.9551176727857307,catapult,CLB,2313,FF,1154,catapult_fpga_latency
Throughput,2.9551176727857307,catapult,LUT,11400,FF,1154,catapult_fpga_latency
Throughput,2.9551176727857307,catapult,FF,1154,FF,1154,catapult_fpga_latency
Throughput,2.9551176727857307,catapult,DSP,125,FF,1154,catapult_fpga_latency
Throughput,2.9551176727857307,catapult,BRAM,1,FF,1154,catapult_fpga_latency
Throughput,2.8159257496698324,catapult,CLB,1709,FF,790,catapult_fpga_latency
Throughput,2.8159257496698324,catapult,LUT,6757,FF,790,catapult_fpga_latency
Throughput,2.8159257496698324,catapult,FF,790,FF,790,catapult_fpga_latency
Throughput,2.8159257496698324,catapult,DSP,155,FF,790,catapult_fpga_latency
Throughput,2.8159257496698324,catapult,BRAM,1,FF,790,catapult_fpga_latency
Throughput,3.0619056075739297,catapult,CLB,1690,FF,755,catapult_fpga_latency
Throughput,3.0619056075739297,catapult,LUT,7022,FF,755,catapult_fpga_latency
Throughput,3.0619056075739297,catapult,FF,755,FF,755,catapult_fpga_latency
Throughput,3.0619056075739297,catapult,DSP,155,FF,755,catapult_fpga_latency
Throughput,3.0619056075739297,catapult,BRAM,1,FF,755,catapult_fpga_latency
Throughput,3.0592640634368995,catapult,CLB,1725,FF,850,catapult_fpga_latency
Throughput,3.0592640634368995,catapult,LUT,7930,FF,850,catapult_fpga_latency
Throughput,3.0592640634368995,catapult,FF,850,FF,850,catapult_fpga_latency
Throughput,3.0592640634368995,catapult,DSP,155,FF,850,catapult_fpga_latency
Throughput,3.0592640634368995,catapult,BRAM,1,FF,850,catapult_fpga_latency
Throughput,3.0629653793023177,catapult,CLB,2240,FF,1264,catapult_fpga_latency
Throughput,3.0629653793023177,catapult,LUT,9505,FF,1264,catapult_fpga_latency
Throughput,3.0629653793023177,catapult,FF,1264,FF,1264,catapult_fpga_latency
Throughput,3.0629653793023177,catapult,DSP,155,FF,1264,catapult_fpga_latency
Throughput,3.0629653793023177,catapult,BRAM,1,FF,1264,catapult_fpga_latency
Throughput,3.0461800901669305,catapult,CLB,602,FF,874,catapult_fpga_latency
Throughput,3.0461800901669305,catapult,LUT,3374,FF,874,catapult_fpga_latency
Throughput,3.0461800901669305,catapult,FF,874,FF,874,catapult_fpga_latency
Throughput,3.0461800901669305,catapult,DSP,17,FF,874,catapult_fpga_latency
Throughput,3.0461800901669305,catapult,BRAM,1,FF,874,catapult_fpga_latency
Throughput,2.9731200218821634,catapult,CLB,634,FF,873,catapult_fpga_latency
Throughput,2.9731200218821634,catapult,LUT,3758,FF,873,catapult_fpga_latency
Throughput,2.9731200218821634,catapult,FF,873,FF,873,catapult_fpga_latency
Throughput,2.9731200218821634,catapult,DSP,17,FF,873,catapult_fpga_latency
Throughput,2.9731200218821634,catapult,BRAM,1,FF,873,catapult_fpga_latency
Throughput,2.900299310888884,catapult,CLB,854,FF,992,catapult_fpga_latency
Throughput,2.900299310888884,catapult,LUT,4835,FF,992,catapult_fpga_latency
Throughput,2.900299310888884,catapult,FF,992,FF,992,catapult_fpga_latency
Throughput,2.900299310888884,catapult,DSP,17,FF,992,catapult_fpga_latency
Throughput,2.900299310888884,catapult,BRAM,1,FF,992,catapult_fpga_latency
Throughput,2.955318539008727,catapult,CLB,1093,FF,1311,catapult_fpga_latency
Throughput,2.955318539008727,catapult,LUT,6683,FF,1311,catapult_fpga_latency
Throughput,2.955318539008727,catapult,FF,1311,FF,1311,catapult_fpga_latency
Throughput,2.955318539008727,catapult,DSP,17,FF,1311,catapult_fpga_latency
Throughput,2.955318539008727,catapult,BRAM,1,FF,1311,catapult_fpga_latency
Throughput,2.976642287966328,catapult,CLB,964,FF,1244,catapult_fpga_latency
Throughput,2.976642287966328,catapult,LUT,5154,FF,1244,catapult_fpga_latency
Throughput,2.976642287966328,catapult,FF,1244,FF,1244,catapult_fpga_latency
Throughput,2.976642287966328,catapult,DSP,34,FF,1244,catapult_fpga_latency
Throughput,2.976642287966328,catapult,BRAM,1,FF,1244,catapult_fpga_latency
Throughput,2.910852239318628,catapult,CLB,1064,FF,1286,catapult_fpga_latency
Throughput,2.910852239318628,catapult,LUT,5871,FF,1286,catapult_fpga_latency
Throughput,2.910852239318628,catapult,FF,1286,FF,1286,catapult_fpga_latency
Throughput,2.910852239318628,catapult,DSP,35,FF,1286,catapult_fpga_latency
Throughput,2.910852239318628,catapult,BRAM,1,FF,1286,catapult_fpga_latency
Throughput,2.895051488490723,catapult,CLB,1260,FF,1322,catapult_fpga_latency
Throughput,2.895051488490723,catapult,LUT,7078,FF,1322,catapult_fpga_latency
Throughput,2.895051488490723,catapult,FF,1322,FF,1322,catapult_fpga_latency
Throughput,2.895051488490723,catapult,DSP,35,FF,1322,catapult_fpga_latency
Throughput,2.895051488490723,catapult,BRAM,1,FF,1322,catapult_fpga_latency
Throughput,2.885403321676304,catapult,CLB,1711,FF,1584,catapult_fpga_latency
Throughput,2.885403321676304,catapult,LUT,10409,FF,1584,catapult_fpga_latency
Throughput,2.885403321676304,catapult,FF,1584,FF,1584,catapult_fpga_latency
Throughput,2.885403321676304,catapult,DSP,35,FF,1584,catapult_fpga_latency
Throughput,2.885403321676304,catapult,BRAM,1,FF,1584,catapult_fpga_latency
Throughput,2.9465843194568855,catapult,CLB,1093,FF,1452,catapult_fpga_latency
Throughput,2.9465843194568855,catapult,LUT,5571,FF,1452,catapult_fpga_latency
Throughput,2.9465843194568855,catapult,FF,1452,FF,1452,catapult_fpga_latency
Throughput,2.9465843194568855,catapult,DSP,52,FF,1452,catapult_fpga_latency
Throughput,2.9465843194568855,catapult,BRAM,1,FF,1452,catapult_fpga_latency
Throughput,3.0674093887266567,catapult,CLB,1060,FF,1488,catapult_fpga_latency
Throughput,3.0674093887266567,catapult,LUT,5958,FF,1488,catapult_fpga_latency
Throughput,3.0674093887266567,catapult,FF,1488,FF,1488,catapult_fpga_latency
Throughput,3.0674093887266567,catapult,DSP,52,FF,1488,catapult_fpga_latency
Throughput,3.0674093887266567,catapult,BRAM,1,FF,1488,catapult_fpga_latency
Throughput,2.847907499964401,catapult,CLB,1309,FF,1516,catapult_fpga_latency
Throughput,2.847907499964401,catapult,LUT,7478,FF,1516,catapult_fpga_latency
Throughput,2.847907499964401,catapult,FF,1516,FF,1516,catapult_fpga_latency
Throughput,2.847907499964401,catapult,DSP,52,FF,1516,catapult_fpga_latency
Throughput,2.847907499964401,catapult,BRAM,1,FF,1516,catapult_fpga_latency
Throughput,2.848061609268732,catapult,CLB,1788,FF,1820,catapult_fpga_latency
Throughput,2.848061609268732,catapult,LUT,10581,FF,1820,catapult_fpga_latency
Throughput,2.848061609268732,catapult,FF,1820,FF,1820,catapult_fpga_latency
Throughput,2.848061609268732,catapult,DSP,52,FF,1820,catapult_fpga_latency
Throughput,2.848061609268732,catapult,BRAM,1,FF,1820,catapult_fpga_latency
Throughput,2.9701970428718245,catapult,CLB,2133,FF,1308,catapult_fpga_latency
Throughput,2.9701970428718245,catapult,LUT,10094,FF,1308,catapult_fpga_latency
Throughput,2.9701970428718245,catapult,FF,1308,FF,1308,catapult_fpga_latency
Throughput,2.9701970428718245,catapult,DSP,125,FF,1308,catapult_fpga_latency
Throughput,2.9701970428718245,catapult,BRAM,1,FF,1308,catapult_fpga_latency
Throughput,3.039061051697468,catapult,CLB,2055,FF,1430,catapult_fpga_latency
Throughput,3.039061051697468,catapult,LUT,10580,FF,1430,catapult_fpga_latency
Throughput,3.039061051697468,catapult,FF,1430,FF,1430,catapult_fpga_latency
Throughput,3.039061051697468,catapult,DSP,125,FF,1430,catapult_fpga_latency
Throughput,3.039061051697468,catapult,BRAM,1,FF,1430,catapult_fpga_latency
Throughput,3.0728291230452967,catapult,CLB,2644,FF,1501,catapult_fpga_latency
Throughput,3.0728291230452967,catapult,LUT,12950,FF,1501,catapult_fpga_latency
Throughput,3.0728291230452967,catapult,FF,1501,FF,1501,catapult_fpga_latency
Throughput,3.0728291230452967,catapult,DSP,125,FF,1501,catapult_fpga_latency
Throughput,3.0728291230452967,catapult,BRAM,1,FF,1501,catapult_fpga_latency
Throughput,3.042565491222198,catapult,CLB,2977,FF,1528,catapult_fpga_latency
Throughput,3.042565491222198,catapult,LUT,16213,FF,1528,catapult_fpga_latency
Throughput,3.042565491222198,catapult,FF,1528,FF,1528,catapult_fpga_latency
Throughput,3.042565491222198,catapult,DSP,125,FF,1528,catapult_fpga_latency
Throughput,3.042565491222198,catapult,BRAM,1,FF,1528,catapult_fpga_latency
Throughput,2.9092432476464225,catapult,CLB,2021,FF,1234,catapult_fpga_latency
Throughput,2.9092432476464225,catapult,LUT,8453,FF,1234,catapult_fpga_latency
Throughput,2.9092432476464225,catapult,FF,1234,FF,1234,catapult_fpga_latency
Throughput,2.9092432476464225,catapult,DSP,155,FF,1234,catapult_fpga_latency
Throughput,2.9092432476464225,catapult,BRAM,1,FF,1234,catapult_fpga_latency
Throughput,3.006460884440663,catapult,CLB,2135,FF,1266,catapult_fpga_latency
Throughput,3.006460884440663,catapult,LUT,9602,FF,1266,catapult_fpga_latency
Throughput,3.006460884440663,catapult,FF,1266,FF,1266,catapult_fpga_latency
Throughput,3.006460884440663,catapult,DSP,155,FF,1266,catapult_fpga_latency
Throughput,3.006460884440663,catapult,BRAM,1,FF,1266,catapult_fpga_latency
Throughput,2.5820911323244244,catapult,CLB,2253,FF,1556,catapult_fpga_latency
Throughput,2.5820911323244244,catapult,LUT,10854,FF,1556,catapult_fpga_latency
Throughput,2.5820911323244244,catapult,FF,1556,FF,1556,catapult_fpga_latency
Throughput,2.5820911323244244,catapult,DSP,155,FF,1556,catapult_fpga_latency
Throughput,2.5820911323244244,catapult,BRAM,1,FF,1556,catapult_fpga_latency
Throughput,3.195766248873492,catapult,CLB,544,FF,707,catapult_fpga_latency
Throughput,3.195766248873492,catapult,LUT,3162,FF,707,catapult_fpga_latency
Throughput,3.195766248873492,catapult,FF,707,FF,707,catapult_fpga_latency
Throughput,3.195766248873492,catapult,DSP,17,FF,707,catapult_fpga_latency
Throughput,3.195766248873492,catapult,BRAM,1,FF,707,catapult_fpga_latency
Throughput,3.1122107589125934,catapult,CLB,673,FF,771,catapult_fpga_latency
Throughput,3.1122107589125934,catapult,LUT,3438,FF,771,catapult_fpga_latency
Throughput,3.1122107589125934,catapult,FF,771,FF,771,catapult_fpga_latency
Throughput,3.1122107589125934,catapult,DSP,17,FF,771,catapult_fpga_latency
Throughput,3.1122107589125934,catapult,BRAM,1,FF,771,catapult_fpga_latency
Throughput,3.089996137504828,catapult,CLB,776,FF,822,catapult_fpga_latency
Throughput,3.089996137504828,catapult,LUT,4191,FF,822,catapult_fpga_latency
Throughput,3.089996137504828,catapult,FF,822,FF,822,catapult_fpga_latency
Throughput,3.089996137504828,catapult,DSP,17,FF,822,catapult_fpga_latency
Throughput,3.089996137504828,catapult,BRAM,1,FF,822,catapult_fpga_latency
Throughput,3.2147105153180955,catapult,CLB,965,FF,872,catapult_fpga_latency
Throughput,3.2147105153180955,catapult,LUT,5755,FF,872,catapult_fpga_latency
Throughput,3.2147105153180955,catapult,FF,872,FF,872,catapult_fpga_latency
Throughput,3.2147105153180955,catapult,DSP,17,FF,872,catapult_fpga_latency
Throughput,3.2147105153180955,catapult,BRAM,1,FF,872,catapult_fpga_latency
Throughput,2.8699510386352807,catapult,CLB,840,FF,1122,catapult_fpga_latency
Throughput,2.8699510386352807,catapult,LUT,4492,FF,1122,catapult_fpga_latency
Throughput,2.8699510386352807,catapult,FF,1122,FF,1122,catapult_fpga_latency
Throughput,2.8699510386352807,catapult,DSP,35,FF,1122,catapult_fpga_latency
Throughput,2.8699510386352807,catapult,BRAM,1,FF,1122,catapult_fpga_latency
Throughput,3.0889271229423882,catapult,CLB,942,FF,1060,catapult_fpga_latency
Throughput,3.0889271229423882,catapult,LUT,5170,FF,1060,catapult_fpga_latency
Throughput,3.0889271229423882,catapult,FF,1060,FF,1060,catapult_fpga_latency
Throughput,3.0889271229423882,catapult,DSP,35,FF,1060,catapult_fpga_latency
Throughput,3.0889271229423882,catapult,BRAM,1,FF,1060,catapult_fpga_latency
Throughput,3.0385716282489925,catapult,CLB,1120,FF,1182,catapult_fpga_latency
Throughput,3.0385716282489925,catapult,LUT,6357,FF,1182,catapult_fpga_latency
Throughput,3.0385716282489925,catapult,FF,1182,FF,1182,catapult_fpga_latency
Throughput,3.0385716282489925,catapult,DSP,35,FF,1182,catapult_fpga_latency
Throughput,3.0385716282489925,catapult,BRAM,1,FF,1182,catapult_fpga_latency
Throughput,3.0948062960739287,catapult,CLB,1388,FF,1182,catapult_fpga_latency
Throughput,3.0948062960739287,catapult,LUT,8282,FF,1182,catapult_fpga_latency
Throughput,3.0948062960739287,catapult,FF,1182,FF,1182,catapult_fpga_latency
Throughput,3.0948062960739287,catapult,DSP,35,FF,1182,catapult_fpga_latency
Throughput,3.0948062960739287,catapult,BRAM,1,FF,1182,catapult_fpga_latency
Throughput,3.048064935975396,catapult,CLB,958,FF,1162,catapult_fpga_latency
Throughput,3.048064935975396,catapult,LUT,5195,FF,1162,catapult_fpga_latency
Throughput,3.048064935975396,catapult,FF,1162,FF,1162,catapult_fpga_latency
Throughput,3.048064935975396,catapult,DSP,52,FF,1162,catapult_fpga_latency
Throughput,3.048064935975396,catapult,BRAM,1,FF,1162,catapult_fpga_latency
Throughput,3.1494575059446013,catapult,CLB,1026,FF,1183,catapult_fpga_latency
Throughput,3.1494575059446013,catapult,LUT,5667,FF,1183,catapult_fpga_latency
Throughput,3.1494575059446013,catapult,FF,1183,FF,1183,catapult_fpga_latency
Throughput,3.1494575059446013,catapult,DSP,52,FF,1183,catapult_fpga_latency
Throughput,3.1494575059446013,catapult,BRAM,1,FF,1183,catapult_fpga_latency
Throughput,3.0001920122887866,catapult,CLB,1240,FF,1238,catapult_fpga_latency
Throughput,3.0001920122887866,catapult,LUT,6780,FF,1238,catapult_fpga_latency
Throughput,3.0001920122887866,catapult,FF,1238,FF,1238,catapult_fpga_latency
Throughput,3.0001920122887866,catapult,DSP,52,FF,1238,catapult_fpga_latency
Throughput,3.0001920122887866,catapult,BRAM,1,FF,1238,catapult_fpga_latency
Throughput,2.9317087757770492,catapult,CLB,1594,FF,1353,catapult_fpga_latency
Throughput,2.9317087757770492,catapult,LUT,9023,FF,1353,catapult_fpga_latency
Throughput,2.9317087757770492,catapult,FF,1353,FF,1353,catapult_fpga_latency
Throughput,2.9317087757770492,catapult,DSP,52,FF,1353,catapult_fpga_latency
Throughput,2.9317087757770492,catapult,BRAM,1,FF,1353,catapult_fpga_latency
Throughput,2.92177246404759,catapult,CLB,1759,FF,1117,catapult_fpga_latency
Throughput,2.92177246404759,catapult,LUT,8378,FF,1117,catapult_fpga_latency
Throughput,2.92177246404759,catapult,FF,1117,FF,1117,catapult_fpga_latency
Throughput,2.92177246404759,catapult,DSP,125,FF,1117,catapult_fpga_latency
Throughput,2.92177246404759,catapult,BRAM,1,FF,1117,catapult_fpga_latency
Throughput,3.059966156774306,catapult,CLB,1898,FF,1210,catapult_fpga_latency
Throughput,3.059966156774306,catapult,LUT,9194,FF,1210,catapult_fpga_latency
Throughput,3.059966156774306,catapult,FF,1210,FF,1210,catapult_fpga_latency
Throughput,3.059966156774306,catapult,DSP,125,FF,1210,catapult_fpga_latency
Throughput,3.059966156774306,catapult,BRAM,1,FF,1210,catapult_fpga_latency
Throughput,3.03953215521067,catapult,CLB,2260,FF,1187,catapult_fpga_latency
Throughput,3.03953215521067,catapult,LUT,11191,FF,1187,catapult_fpga_latency
Throughput,3.03953215521067,catapult,FF,1187,FF,1187,catapult_fpga_latency
Throughput,3.03953215521067,catapult,DSP,125,FF,1187,catapult_fpga_latency
Throughput,3.03953215521067,catapult,BRAM,1,FF,1187,catapult_fpga_latency
Throughput,3.119161319904304,catapult,CLB,2760,FF,1188,catapult_fpga_latency
Throughput,3.119161319904304,catapult,LUT,14869,FF,1188,catapult_fpga_latency
Throughput,3.119161319904304,catapult,FF,1188,FF,1188,catapult_fpga_latency
Throughput,3.119161319904304,catapult,DSP,125,FF,1188,catapult_fpga_latency
Throughput,3.119161319904304,catapult,BRAM,1,FF,1188,catapult_fpga_latency
Throughput,3.0593576572662804,catapult,CLB,1826,FF,804,catapult_fpga_latency
Throughput,3.0593576572662804,catapult,LUT,8197,FF,804,catapult_fpga_latency
Throughput,3.0593576572662804,catapult,FF,804,FF,804,catapult_fpga_latency
Throughput,3.0593576572662804,catapult,DSP,155,FF,804,catapult_fpga_latency
Throughput,3.0593576572662804,catapult,BRAM,1,FF,804,catapult_fpga_latency
Throughput,2.9886699522111675,catapult,CLB,1849,FF,833,catapult_fpga_latency
Throughput,2.9886699522111675,catapult,LUT,8836,FF,833,catapult_fpga_latency
Throughput,2.9886699522111675,catapult,FF,833,FF,833,catapult_fpga_latency
Throughput,2.9886699522111675,catapult,DSP,155,FF,833,catapult_fpga_latency
Throughput,2.9886699522111675,catapult,BRAM,1,FF,833,catapult_fpga_latency
Throughput,3.1174499259605644,catapult,CLB,1986,FF,870,catapult_fpga_latency
Throughput,3.1174499259605644,catapult,LUT,9431,FF,870,catapult_fpga_latency
Throughput,3.1174499259605644,catapult,FF,870,FF,870,catapult_fpga_latency
Throughput,3.1174499259605644,catapult,DSP,155,FF,870,catapult_fpga_latency
Throughput,3.1174499259605644,catapult,BRAM,1,FF,870,catapult_fpga_latency
Throughput,3.037261119412958,catapult,CLB,632,FF,1149,catapult_fpga_latency
Throughput,3.037261119412958,catapult,LUT,3711,FF,1149,catapult_fpga_latency
Throughput,3.037261119412958,catapult,FF,1149,FF,1149,catapult_fpga_latency
Throughput,3.037261119412958,catapult,DSP,17,FF,1149,catapult_fpga_latency
Throughput,3.037261119412958,catapult,BRAM,1,FF,1149,catapult_fpga_latency
Throughput,3.151641217163838,catapult,CLB,757,FF,1116,catapult_fpga_latency
Throughput,3.151641217163838,catapult,LUT,4394,FF,1116,catapult_fpga_latency
Throughput,3.151641217163838,catapult,FF,1116,FF,1116,catapult_fpga_latency
Throughput,3.151641217163838,catapult,DSP,17,FF,1116,catapult_fpga_latency
Throughput,3.151641217163838,catapult,BRAM,1,FF,1116,catapult_fpga_latency
Throughput,3.218445555165766,catapult,CLB,968,FF,1258,catapult_fpga_latency
Throughput,3.218445555165766,catapult,LUT,5707,FF,1258,catapult_fpga_latency
Throughput,3.218445555165766,catapult,FF,1258,FF,1258,catapult_fpga_latency
Throughput,3.218445555165766,catapult,DSP,17,FF,1258,catapult_fpga_latency
Throughput,3.218445555165766,catapult,BRAM,1,FF,1258,catapult_fpga_latency
Throughput,3.0640822154540053,catapult,CLB,1414,FF,1536,catapult_fpga_latency
Throughput,3.0640822154540053,catapult,LUT,8535,FF,1536,catapult_fpga_latency
Throughput,3.0640822154540053,catapult,FF,1536,FF,1536,catapult_fpga_latency
Throughput,3.0640822154540053,catapult,DSP,17,FF,1536,catapult_fpga_latency
Throughput,3.0640822154540053,catapult,BRAM,1,FF,1536,catapult_fpga_latency
Throughput,2.812551856424853,catapult,CLB,1105,FF,1519,catapult_fpga_latency
Throughput,2.812551856424853,catapult,LUT,5954,FF,1519,catapult_fpga_latency
Throughput,2.812551856424853,catapult,FF,1519,FF,1519,catapult_fpga_latency
Throughput,2.812551856424853,catapult,DSP,35,FF,1519,catapult_fpga_latency
Throughput,2.812551856424853,catapult,BRAM,1,FF,1519,catapult_fpga_latency
Throughput,2.8812382409464288,catapult,CLB,1123,FF,1407,catapult_fpga_latency
Throughput,2.8812382409464288,catapult,LUT,6776,FF,1407,catapult_fpga_latency
Throughput,2.8812382409464288,catapult,FF,1407,FF,1407,catapult_fpga_latency
Throughput,2.8812382409464288,catapult,DSP,35,FF,1407,catapult_fpga_latency
Throughput,2.8812382409464288,catapult,BRAM,1,FF,1407,catapult_fpga_latency
Throughput,2.8787002092815053,catapult,CLB,1512,FF,1614,catapult_fpga_latency
Throughput,2.8787002092815053,catapult,LUT,9062,FF,1614,catapult_fpga_latency
Throughput,2.8787002092815053,catapult,FF,1614,FF,1614,catapult_fpga_latency
Throughput,2.8787002092815053,catapult,DSP,35,FF,1614,catapult_fpga_latency
Throughput,2.8787002092815053,catapult,BRAM,1,FF,1614,catapult_fpga_latency
Throughput,3.036025478325814,catapult,CLB,2296,FF,1828,catapult_fpga_latency
Throughput,3.036025478325814,catapult,LUT,13764,FF,1828,catapult_fpga_latency
Throughput,3.036025478325814,catapult,FF,1828,FF,1828,catapult_fpga_latency
Throughput,3.036025478325814,catapult,DSP,35,FF,1828,catapult_fpga_latency
Throughput,3.036025478325814,catapult,BRAM,1,FF,1828,catapult_fpga_latency
Throughput,2.978371069294781,catapult,CLB,1226,FF,1597,catapult_fpga_latency
Throughput,2.978371069294781,catapult,LUT,6452,FF,1597,catapult_fpga_latency
Throughput,2.978371069294781,catapult,FF,1597,FF,1597,catapult_fpga_latency
Throughput,2.978371069294781,catapult,DSP,52,FF,1597,catapult_fpga_latency
Throughput,2.978371069294781,catapult,BRAM,1,FF,1597,catapult_fpga_latency
Throughput,3.023760711672321,catapult,CLB,1281,FF,1558,catapult_fpga_latency
Throughput,3.023760711672321,catapult,LUT,6893,FF,1558,catapult_fpga_latency
Throughput,3.023760711672321,catapult,FF,1558,FF,1558,catapult_fpga_latency
Throughput,3.023760711672321,catapult,DSP,52,FF,1558,catapult_fpga_latency
Throughput,3.023760711672321,catapult,BRAM,1,FF,1558,catapult_fpga_latency
Throughput,2.947209581967793,catapult,CLB,1593,FF,1749,catapult_fpga_latency
Throughput,2.947209581967793,catapult,LUT,8831,FF,1749,catapult_fpga_latency
Throughput,2.947209581967793,catapult,FF,1749,FF,1749,catapult_fpga_latency
Throughput,2.947209581967793,catapult,DSP,52,FF,1749,catapult_fpga_latency
Throughput,2.947209581967793,catapult,BRAM,1,FF,1749,catapult_fpga_latency
Throughput,3.092298938723004,catapult,CLB,2584,FF,2062,catapult_fpga_latency
Throughput,3.092298938723004,catapult,LUT,15039,FF,2062,catapult_fpga_latency
Throughput,3.092298938723004,catapult,FF,2062,FF,2062,catapult_fpga_latency
Throughput,3.092298938723004,catapult,DSP,52,FF,2062,catapult_fpga_latency
Throughput,3.092298938723004,catapult,BRAM,1,FF,2062,catapult_fpga_latency
Throughput,3.033446784243064,catapult,CLB,2034,FF,1575,catapult_fpga_latency
Throughput,3.033446784243064,catapult,LUT,10546,FF,1575,catapult_fpga_latency
Throughput,3.033446784243064,catapult,FF,1575,FF,1575,catapult_fpga_latency
Throughput,3.033446784243064,catapult,DSP,125,FF,1575,catapult_fpga_latency
Throughput,3.033446784243064,catapult,BRAM,1,FF,1575,catapult_fpga_latency
Throughput,2.807679565146589,catapult,CLB,2522,FF,1623,catapult_fpga_latency
Throughput,2.807679565146589,catapult,LUT,12393,FF,1623,catapult_fpga_latency
Throughput,2.807679565146589,catapult,FF,1623,FF,1623,catapult_fpga_latency
Throughput,2.807679565146589,catapult,DSP,125,FF,1623,catapult_fpga_latency
Throughput,2.807679565146589,catapult,BRAM,1,FF,1623,catapult_fpga_latency
Throughput,2.937703068724626,catapult,CLB,2582,FF,1709,catapult_fpga_latency
Throughput,2.937703068724626,catapult,LUT,13935,FF,1709,catapult_fpga_latency
Throughput,2.937703068724626,catapult,FF,1709,FF,1709,catapult_fpga_latency
Throughput,2.937703068724626,catapult,DSP,125,FF,1709,catapult_fpga_latency
Throughput,2.937703068724626,catapult,BRAM,1,FF,1709,catapult_fpga_latency
Throughput,2.9095564381210086,catapult,CLB,2102,FF,1514,catapult_fpga_latency
Throughput,2.9095564381210086,catapult,LUT,9436,FF,1514,catapult_fpga_latency
Throughput,2.9095564381210086,catapult,FF,1514,FF,1514,catapult_fpga_latency
Throughput,2.9095564381210086,catapult,DSP,155,FF,1514,catapult_fpga_latency
Throughput,2.9095564381210086,catapult,BRAM,1,FF,1514,catapult_fpga_latency
Throughput,3.0150541654480825,catapult,CLB,2513,FF,1733,catapult_fpga_latency
Throughput,3.0150541654480825,catapult,LUT,12863,FF,1733,catapult_fpga_latency
Throughput,3.0150541654480825,catapult,FF,1733,FF,1733,catapult_fpga_latency
Throughput,3.0150541654480825,catapult,DSP,155,FF,1733,catapult_fpga_latency
Throughput,3.0150541654480825,catapult,BRAM,1,FF,1733,catapult_fpga_latency
Throughput,2.605340426806869,catapult,CLB,319,FF,519,catapult_fpga_latency
Throughput,2.605340426806869,catapult,LUT,1846,FF,519,catapult_fpga_latency
Throughput,2.605340426806869,catapult,FF,519,FF,519,catapult_fpga_latency
Throughput,2.605340426806869,catapult,DSP,9,FF,519,catapult_fpga_latency
Throughput,2.605340426806869,catapult,BRAM,1,FF,519,catapult_fpga_latency
Throughput,2.536783358701167,catapult,CLB,342,FF,447,catapult_fpga_latency
Throughput,2.536783358701167,catapult,LUT,1998,FF,447,catapult_fpga_latency
Throughput,2.536783358701167,catapult,FF,447,FF,447,catapult_fpga_latency
Throughput,2.536783358701167,catapult,DSP,9,FF,447,catapult_fpga_latency
Throughput,2.536783358701167,catapult,BRAM,1,FF,447,catapult_fpga_latency
Throughput,2.521775531716371,catapult,CLB,410,FF,486,catapult_fpga_latency
Throughput,2.521775531716371,catapult,LUT,2360,FF,486,catapult_fpga_latency
Throughput,2.521775531716371,catapult,FF,486,FF,486,catapult_fpga_latency
Throughput,2.521775531716371,catapult,DSP,9,FF,486,catapult_fpga_latency
Throughput,2.521775531716371,catapult,BRAM,1,FF,486,catapult_fpga_latency
Throughput,2.8140398074071156,catapult,CLB,569,FF,559,catapult_fpga_latency
Throughput,2.8140398074071156,catapult,LUT,3108,FF,559,catapult_fpga_latency
Throughput,2.8140398074071156,catapult,FF,559,FF,559,catapult_fpga_latency
Throughput,2.8140398074071156,catapult,DSP,9,FF,559,catapult_fpga_latency
Throughput,2.8140398074071156,catapult,BRAM,1,FF,559,catapult_fpga_latency
Throughput,2.7454199531631356,catapult,CLB,378,FF,541,catapult_fpga_latency
Throughput,2.7454199531631356,catapult,LUT,2149,FF,541,catapult_fpga_latency
Throughput,2.7454199531631356,catapult,FF,541,FF,541,catapult_fpga_latency
Throughput,2.7454199531631356,catapult,DSP,9,FF,541,catapult_fpga_latency
Throughput,2.7454199531631356,catapult,BRAM,1,FF,541,catapult_fpga_latency
Throughput,2.562302382428755,catapult,CLB,422,FF,644,catapult_fpga_latency
Throughput,2.562302382428755,catapult,LUT,2400,FF,644,catapult_fpga_latency
Throughput,2.562302382428755,catapult,FF,644,FF,644,catapult_fpga_latency
Throughput,2.562302382428755,catapult,DSP,9,FF,644,catapult_fpga_latency
Throughput,2.562302382428755,catapult,BRAM,1,FF,644,catapult_fpga_latency
Throughput,2.6639458899310835,catapult,CLB,479,FF,609,catapult_fpga_latency
Throughput,2.6639458899310835,catapult,LUT,2818,FF,609,catapult_fpga_latency
Throughput,2.6639458899310835,catapult,FF,609,FF,609,catapult_fpga_latency
Throughput,2.6639458899310835,catapult,DSP,9,FF,609,catapult_fpga_latency
Throughput,2.6639458899310835,catapult,BRAM,1,FF,609,catapult_fpga_latency
Throughput,2.6188088086253085,catapult,CLB,684,FF,739,catapult_fpga_latency
Throughput,2.6188088086253085,catapult,LUT,3735,FF,739,catapult_fpga_latency
Throughput,2.6188088086253085,catapult,FF,739,FF,739,catapult_fpga_latency
Throughput,2.6188088086253085,catapult,DSP,9,FF,739,catapult_fpga_latency
Throughput,2.6188088086253085,catapult,BRAM,1,FF,739,catapult_fpga_latency
Throughput,2.7401389250434995,catapult,CLB,355,FF,509,catapult_fpga_latency
Throughput,2.7401389250434995,catapult,LUT,2035,FF,509,catapult_fpga_latency
Throughput,2.7401389250434995,catapult,FF,509,FF,509,catapult_fpga_latency
Throughput,2.7401389250434995,catapult,DSP,11,FF,509,catapult_fpga_latency
Throughput,2.7401389250434995,catapult,BRAM,1,FF,509,catapult_fpga_latency
Throughput,2.8057259254686966,catapult,CLB,387,FF,513,catapult_fpga_latency
Throughput,2.8057259254686966,catapult,LUT,2206,FF,513,catapult_fpga_latency
Throughput,2.8057259254686966,catapult,FF,513,FF,513,catapult_fpga_latency
Throughput,2.8057259254686966,catapult,DSP,10,FF,513,catapult_fpga_latency
Throughput,2.8057259254686966,catapult,BRAM,1,FF,513,catapult_fpga_latency
Throughput,2.66456343792633,catapult,CLB,479,FF,552,catapult_fpga_latency
Throughput,2.66456343792633,catapult,LUT,2635,FF,552,catapult_fpga_latency
Throughput,2.66456343792633,catapult,FF,552,FF,552,catapult_fpga_latency
Throughput,2.66456343792633,catapult,DSP,10,FF,552,catapult_fpga_latency
Throughput,2.66456343792633,catapult,BRAM,1,FF,552,catapult_fpga_latency
Throughput,2.849384390502432,catapult,CLB,694,FF,632,catapult_fpga_latency
Throughput,2.849384390502432,catapult,LUT,3483,FF,632,catapult_fpga_latency
Throughput,2.849384390502432,catapult,FF,632,FF,632,catapult_fpga_latency
Throughput,2.849384390502432,catapult,DSP,10,FF,632,catapult_fpga_latency
Throughput,2.849384390502432,catapult,BRAM,1,FF,632,catapult_fpga_latency
Throughput,2.6017478542084573,catapult,CLB,429,FF,552,catapult_fpga_latency
Throughput,2.6017478542084573,catapult,LUT,2567,FF,552,catapult_fpga_latency
Throughput,2.6017478542084573,catapult,FF,552,FF,552,catapult_fpga_latency
Throughput,2.6017478542084573,catapult,DSP,13,FF,552,catapult_fpga_latency
Throughput,2.6017478542084573,catapult,BRAM,1,FF,552,catapult_fpga_latency
Throughput,2.7898672023211697,catapult,CLB,508,FF,561,catapult_fpga_latency
Throughput,2.7898672023211697,catapult,LUT,2858,FF,561,catapult_fpga_latency
Throughput,2.7898672023211697,catapult,FF,561,FF,561,catapult_fpga_latency
Throughput,2.7898672023211697,catapult,DSP,14,FF,561,catapult_fpga_latency
Throughput,2.7898672023211697,catapult,BRAM,1,FF,561,catapult_fpga_latency
Throughput,2.5608456936818813,catapult,CLB,603,FF,658,catapult_fpga_latency
Throughput,2.5608456936818813,catapult,LUT,3620,FF,658,catapult_fpga_latency
Throughput,2.5608456936818813,catapult,FF,658,FF,658,catapult_fpga_latency
Throughput,2.5608456936818813,catapult,DSP,14,FF,658,catapult_fpga_latency
Throughput,2.5608456936818813,catapult,BRAM,1,FF,658,catapult_fpga_latency
Throughput,2.769369663770829,catapult,CLB,874,FF,643,catapult_fpga_latency
Throughput,2.769369663770829,catapult,LUT,4744,FF,643,catapult_fpga_latency
Throughput,2.769369663770829,catapult,FF,643,FF,643,catapult_fpga_latency
Throughput,2.769369663770829,catapult,DSP,14,FF,643,catapult_fpga_latency
Throughput,2.769369663770829,catapult,BRAM,1,FF,643,catapult_fpga_latency
Throughput,2.658195882454578,catapult,CLB,389,FF,628,catapult_fpga_latency
Throughput,2.658195882454578,catapult,LUT,2344,FF,628,catapult_fpga_latency
Throughput,2.658195882454578,catapult,FF,628,FF,628,catapult_fpga_latency
Throughput,2.658195882454578,catapult,DSP,17,FF,628,catapult_fpga_latency
Throughput,2.658195882454578,catapult,BRAM,1,FF,628,catapult_fpga_latency
Throughput,2.5462786138059226,catapult,CLB,429,FF,697,catapult_fpga_latency
Throughput,2.5462786138059226,catapult,LUT,2439,FF,697,catapult_fpga_latency
Throughput,2.5462786138059226,catapult,FF,697,FF,697,catapult_fpga_latency
Throughput,2.5462786138059226,catapult,DSP,17,FF,697,catapult_fpga_latency
Throughput,2.5462786138059226,catapult,BRAM,1,FF,697,catapult_fpga_latency
Throughput,2.5741615955683237,catapult,CLB,562,FF,641,catapult_fpga_latency
Throughput,2.5741615955683237,catapult,LUT,2936,FF,641,catapult_fpga_latency
Throughput,2.5741615955683237,catapult,FF,641,FF,641,catapult_fpga_latency
Throughput,2.5741615955683237,catapult,DSP,17,FF,641,catapult_fpga_latency
Throughput,2.5741615955683237,catapult,BRAM,1,FF,641,catapult_fpga_latency
Throughput,2.777191481798287,catapult,CLB,720,FF,681,catapult_fpga_latency
Throughput,2.777191481798287,catapult,LUT,3830,FF,681,catapult_fpga_latency
Throughput,2.777191481798287,catapult,FF,681,FF,681,catapult_fpga_latency
Throughput,2.777191481798287,catapult,DSP,17,FF,681,catapult_fpga_latency
Throughput,2.777191481798287,catapult,BRAM,1,FF,681,catapult_fpga_latency
Throughput,2.6379864776813156,catapult,CLB,350,FF,485,catapult_fpga_latency
Throughput,2.6379864776813156,catapult,LUT,2054,FF,485,catapult_fpga_latency
Throughput,2.6379864776813156,catapult,FF,485,FF,485,catapult_fpga_latency
Throughput,2.6379864776813156,catapult,DSP,9,FF,485,catapult_fpga_latency
Throughput,2.6379864776813156,catapult,BRAM,1,FF,485,catapult_fpga_latency
Throughput,2.735184871145441,catapult,CLB,390,FF,498,catapult_fpga_latency
Throughput,2.735184871145441,catapult,LUT,2320,FF,498,catapult_fpga_latency
Throughput,2.735184871145441,catapult,FF,498,FF,498,catapult_fpga_latency
Throughput,2.735184871145441,catapult,DSP,9,FF,498,catapult_fpga_latency
Throughput,2.735184871145441,catapult,BRAM,1,FF,498,catapult_fpga_latency
Throughput,2.7242314942954593,catapult,CLB,507,FF,545,catapult_fpga_latency
Throughput,2.7242314942954593,catapult,LUT,2876,FF,545,catapult_fpga_latency
Throughput,2.7242314942954593,catapult,FF,545,FF,545,catapult_fpga_latency
Throughput,2.7242314942954593,catapult,DSP,9,FF,545,catapult_fpga_latency
Throughput,2.7242314942954593,catapult,BRAM,1,FF,545,catapult_fpga_latency
Throughput,2.8497985192446893,catapult,CLB,703,FF,629,catapult_fpga_latency
Throughput,2.8497985192446893,catapult,LUT,3957,FF,629,catapult_fpga_latency
Throughput,2.8497985192446893,catapult,FF,629,FF,629,catapult_fpga_latency
Throughput,2.8497985192446893,catapult,DSP,9,FF,629,catapult_fpga_latency
Throughput,2.8497985192446893,catapult,BRAM,1,FF,629,catapult_fpga_latency
Throughput,2.670890234424036,catapult,CLB,482,FF,594,catapult_fpga_latency
Throughput,2.670890234424036,catapult,LUT,2660,FF,594,catapult_fpga_latency
Throughput,2.670890234424036,catapult,FF,594,FF,594,catapult_fpga_latency
Throughput,2.670890234424036,catapult,DSP,9,FF,594,catapult_fpga_latency
Throughput,2.670890234424036,catapult,BRAM,1,FF,594,catapult_fpga_latency
Throughput,2.8685350391555033,catapult,CLB,505,FF,604,catapult_fpga_latency
Throughput,2.8685350391555033,catapult,LUT,2896,FF,604,catapult_fpga_latency
Throughput,2.8685350391555033,catapult,FF,604,FF,604,catapult_fpga_latency
Throughput,2.8685350391555033,catapult,DSP,9,FF,604,catapult_fpga_latency
Throughput,2.8685350391555033,catapult,BRAM,1,FF,604,catapult_fpga_latency
Throughput,2.8300952327045805,catapult,CLB,650,FF,645,catapult_fpga_latency
Throughput,2.8300952327045805,catapult,LUT,3674,FF,645,catapult_fpga_latency
Throughput,2.8300952327045805,catapult,FF,645,FF,645,catapult_fpga_latency
Throughput,2.8300952327045805,catapult,DSP,9,FF,645,catapult_fpga_latency
Throughput,2.8300952327045805,catapult,BRAM,1,FF,645,catapult_fpga_latency
Throughput,2.7609894281714795,catapult,CLB,867,FF,711,catapult_fpga_latency
Throughput,2.7609894281714795,catapult,LUT,4997,FF,711,catapult_fpga_latency
Throughput,2.7609894281714795,catapult,FF,711,FF,711,catapult_fpga_latency
Throughput,2.7609894281714795,catapult,DSP,9,FF,711,catapult_fpga_latency
Throughput,2.7609894281714795,catapult,BRAM,1,FF,711,catapult_fpga_latency
Throughput,2.72294819046478,catapult,CLB,429,FF,691,catapult_fpga_latency
Throughput,2.72294819046478,catapult,LUT,2459,FF,691,catapult_fpga_latency
Throughput,2.72294819046478,catapult,FF,691,FF,691,catapult_fpga_latency
Throughput,2.72294819046478,catapult,DSP,11,FF,691,catapult_fpga_latency
Throughput,2.72294819046478,catapult,BRAM,1,FF,691,catapult_fpga_latency
Throughput,2.816306414137858,catapult,CLB,479,FF,670,catapult_fpga_latency
Throughput,2.816306414137858,catapult,LUT,2726,FF,670,catapult_fpga_latency
Throughput,2.816306414137858,catapult,FF,670,FF,670,catapult_fpga_latency
Throughput,2.816306414137858,catapult,DSP,10,FF,670,catapult_fpga_latency
Throughput,2.816306414137858,catapult,BRAM,1,FF,670,catapult_fpga_latency
Throughput,2.8690699909624295,catapult,CLB,588,FF,722,catapult_fpga_latency
Throughput,2.8690699909624295,catapult,LUT,3297,FF,722,catapult_fpga_latency
Throughput,2.8690699909624295,catapult,FF,722,FF,722,catapult_fpga_latency
Throughput,2.8690699909624295,catapult,DSP,10,FF,722,catapult_fpga_latency
Throughput,2.8690699909624295,catapult,BRAM,1,FF,722,catapult_fpga_latency
Throughput,2.6815762305082926,catapult,CLB,881,FF,808,catapult_fpga_latency
Throughput,2.6815762305082926,catapult,LUT,5006,FF,808,catapult_fpga_latency
Throughput,2.6815762305082926,catapult,FF,808,FF,808,catapult_fpga_latency
Throughput,2.6815762305082926,catapult,DSP,10,FF,808,catapult_fpga_latency
Throughput,2.6815762305082926,catapult,BRAM,1,FF,808,catapult_fpga_latency
Throughput,2.7091974544380717,catapult,CLB,565,FF,600,catapult_fpga_latency
Throughput,2.7091974544380717,catapult,LUT,3300,FF,600,catapult_fpga_latency
Throughput,2.7091974544380717,catapult,FF,600,FF,600,catapult_fpga_latency
Throughput,2.7091974544380717,catapult,DSP,13,FF,600,catapult_fpga_latency
Throughput,2.7091974544380717,catapult,BRAM,1,FF,600,catapult_fpga_latency
Throughput,2.639776146982736,catapult,CLB,638,FF,611,catapult_fpga_latency
Throughput,2.639776146982736,catapult,LUT,3801,FF,611,catapult_fpga_latency
Throughput,2.639776146982736,catapult,FF,611,FF,611,catapult_fpga_latency
Throughput,2.639776146982736,catapult,DSP,14,FF,611,catapult_fpga_latency
Throughput,2.639776146982736,catapult,BRAM,1,FF,611,catapult_fpga_latency
Throughput,2.8449987766505265,catapult,CLB,876,FF,646,catapult_fpga_latency
Throughput,2.8449987766505265,catapult,LUT,5029,FF,646,catapult_fpga_latency
Throughput,2.8449987766505265,catapult,FF,646,FF,646,catapult_fpga_latency
Throughput,2.8449987766505265,catapult,DSP,14,FF,646,catapult_fpga_latency
Throughput,2.8449987766505265,catapult,BRAM,1,FF,646,catapult_fpga_latency
Throughput,2.7468377030943127,catapult,CLB,1156,FF,697,catapult_fpga_latency
Throughput,2.7468377030943127,catapult,LUT,7061,FF,697,catapult_fpga_latency
Throughput,2.7468377030943127,catapult,FF,697,FF,697,catapult_fpga_latency
Throughput,2.7468377030943127,catapult,DSP,14,FF,697,catapult_fpga_latency
Throughput,2.7468377030943127,catapult,BRAM,1,FF,697,catapult_fpga_latency
Throughput,2.5561849450931473,catapult,CLB,506,FF,605,catapult_fpga_latency
Throughput,2.5561849450931473,catapult,LUT,2844,FF,605,catapult_fpga_latency
Throughput,2.5561849450931473,catapult,FF,605,FF,605,catapult_fpga_latency
Throughput,2.5561849450931473,catapult,DSP,17,FF,605,catapult_fpga_latency
Throughput,2.5561849450931473,catapult,BRAM,1,FF,605,catapult_fpga_latency
Throughput,2.416854174269687,catapult,CLB,568,FF,684,catapult_fpga_latency
Throughput,2.416854174269687,catapult,LUT,3223,FF,684,catapult_fpga_latency
Throughput,2.416854174269687,catapult,FF,684,FF,684,catapult_fpga_latency
Throughput,2.416854174269687,catapult,DSP,17,FF,684,catapult_fpga_latency
Throughput,2.416854174269687,catapult,BRAM,1,FF,684,catapult_fpga_latency
Throughput,2.7623088482277027,catapult,CLB,696,FF,669,catapult_fpga_latency
Throughput,2.7623088482277027,catapult,LUT,3915,FF,669,catapult_fpga_latency
Throughput,2.7623088482277027,catapult,FF,669,FF,669,catapult_fpga_latency
Throughput,2.7623088482277027,catapult,DSP,17,FF,669,catapult_fpga_latency
Throughput,2.7623088482277027,catapult,BRAM,1,FF,669,catapult_fpga_latency
Throughput,2.5810114984062253,catapult,CLB,1068,FF,799,catapult_fpga_latency
Throughput,2.5810114984062253,catapult,LUT,5721,FF,799,catapult_fpga_latency
Throughput,2.5810114984062253,catapult,FF,799,FF,799,catapult_fpga_latency
Throughput,2.5810114984062253,catapult,DSP,17,FF,799,catapult_fpga_latency
Throughput,2.5810114984062253,catapult,BRAM,1,FF,799,catapult_fpga_latency
Throughput,2.580665140633347,catapult,CLB,422,FF,682,catapult_fpga_latency
Throughput,2.580665140633347,catapult,LUT,2453,FF,682,catapult_fpga_latency
Throughput,2.580665140633347,catapult,FF,682,FF,682,catapult_fpga_latency
Throughput,2.580665140633347,catapult,DSP,9,FF,682,catapult_fpga_latency
Throughput,2.580665140633347,catapult,BRAM,1,FF,682,catapult_fpga_latency
Throughput,2.3807709888770376,catapult,CLB,519,FF,685,catapult_fpga_latency
Throughput,2.3807709888770376,catapult,LUT,2991,FF,685,catapult_fpga_latency
Throughput,2.3807709888770376,catapult,FF,685,FF,685,catapult_fpga_latency
Throughput,2.3807709888770376,catapult,DSP,9,FF,685,catapult_fpga_latency
Throughput,2.3807709888770376,catapult,BRAM,1,FF,685,catapult_fpga_latency
Throughput,2.6174378947423524,catapult,CLB,658,FF,795,catapult_fpga_latency
Throughput,2.6174378947423524,catapult,LUT,3835,FF,795,catapult_fpga_latency
Throughput,2.6174378947423524,catapult,FF,795,FF,795,catapult_fpga_latency
Throughput,2.6174378947423524,catapult,DSP,9,FF,795,catapult_fpga_latency
Throughput,2.6174378947423524,catapult,BRAM,1,FF,795,catapult_fpga_latency
Throughput,2.7631255370825265,catapult,CLB,1056,FF,1006,catapult_fpga_latency
Throughput,2.7631255370825265,catapult,LUT,6088,FF,1006,catapult_fpga_latency
Throughput,2.7631255370825265,catapult,FF,1006,FF,1006,catapult_fpga_latency
Throughput,2.7631255370825265,catapult,DSP,9,FF,1006,catapult_fpga_latency
Throughput,2.7631255370825265,catapult,BRAM,1,FF,1006,catapult_fpga_latency
Throughput,2.7170221437304716,catapult,CLB,552,FF,733,catapult_fpga_latency
Throughput,2.7170221437304716,catapult,LUT,3459,FF,733,catapult_fpga_latency
Throughput,2.7170221437304716,catapult,FF,733,FF,733,catapult_fpga_latency
Throughput,2.7170221437304716,catapult,DSP,9,FF,733,catapult_fpga_latency
Throughput,2.7170221437304716,catapult,BRAM,1,FF,733,catapult_fpga_latency
Throughput,2.5829848456279105,catapult,CLB,689,FF,823,catapult_fpga_latency
Throughput,2.5829848456279105,catapult,LUT,3989,FF,823,catapult_fpga_latency
Throughput,2.5829848456279105,catapult,FF,823,FF,823,catapult_fpga_latency
Throughput,2.5829848456279105,catapult,DSP,9,FF,823,catapult_fpga_latency
Throughput,2.5829848456279105,catapult,BRAM,1,FF,823,catapult_fpga_latency
Throughput,2.61282163834368,catapult,CLB,892,FF,824,catapult_fpga_latency
Throughput,2.61282163834368,catapult,LUT,5449,FF,824,catapult_fpga_latency
Throughput,2.61282163834368,catapult,FF,824,FF,824,catapult_fpga_latency
Throughput,2.61282163834368,catapult,DSP,9,FF,824,catapult_fpga_latency
Throughput,2.61282163834368,catapult,BRAM,1,FF,824,catapult_fpga_latency
Throughput,2.794060944057312,catapult,CLB,1411,FF,968,catapult_fpga_latency
Throughput,2.794060944057312,catapult,LUT,8419,FF,968,catapult_fpga_latency
Throughput,2.794060944057312,catapult,FF,968,FF,968,catapult_fpga_latency
Throughput,2.794060944057312,catapult,DSP,9,FF,968,catapult_fpga_latency
Throughput,2.794060944057312,catapult,BRAM,1,FF,968,catapult_fpga_latency
Throughput,2.695330609252531,catapult,CLB,562,FF,743,catapult_fpga_latency
Throughput,2.695330609252531,catapult,LUT,3235,FF,743,catapult_fpga_latency
Throughput,2.695330609252531,catapult,FF,743,FF,743,catapult_fpga_latency
Throughput,2.695330609252531,catapult,DSP,11,FF,743,catapult_fpga_latency
Throughput,2.695330609252531,catapult,BRAM,1,FF,743,catapult_fpga_latency
Throughput,2.7744715325348404,catapult,CLB,654,FF,749,catapult_fpga_latency
Throughput,2.7744715325348404,catapult,LUT,3694,FF,749,catapult_fpga_latency
Throughput,2.7744715325348404,catapult,FF,749,FF,749,catapult_fpga_latency
Throughput,2.7744715325348404,catapult,DSP,10,FF,749,catapult_fpga_latency
Throughput,2.7744715325348404,catapult,BRAM,1,FF,749,catapult_fpga_latency
Throughput,2.7088451922061103,catapult,CLB,926,FF,860,catapult_fpga_latency
Throughput,2.7088451922061103,catapult,LUT,5083,FF,860,catapult_fpga_latency
Throughput,2.7088451922061103,catapult,FF,860,FF,860,catapult_fpga_latency
Throughput,2.7088451922061103,catapult,DSP,10,FF,860,catapult_fpga_latency
Throughput,2.7088451922061103,catapult,BRAM,1,FF,860,catapult_fpga_latency
Throughput,2.7429875523224876,catapult,CLB,1416,FF,1072,catapult_fpga_latency
Throughput,2.7429875523224876,catapult,LUT,7903,FF,1072,catapult_fpga_latency
Throughput,2.7429875523224876,catapult,FF,1072,FF,1072,catapult_fpga_latency
Throughput,2.7429875523224876,catapult,DSP,10,FF,1072,catapult_fpga_latency
Throughput,2.7429875523224876,catapult,BRAM,1,FF,1072,catapult_fpga_latency
Throughput,2.4952714605821966,catapult,CLB,754,FF,851,catapult_fpga_latency
Throughput,2.4952714605821966,catapult,LUT,4814,FF,851,catapult_fpga_latency
Throughput,2.4952714605821966,catapult,FF,851,FF,851,catapult_fpga_latency
Throughput,2.4952714605821966,catapult,DSP,13,FF,851,catapult_fpga_latency
Throughput,2.4952714605821966,catapult,BRAM,1,FF,851,catapult_fpga_latency
Throughput,2.5368927630060147,catapult,CLB,886,FF,933,catapult_fpga_latency
Throughput,2.5368927630060147,catapult,LUT,5612,FF,933,catapult_fpga_latency
Throughput,2.5368927630060147,catapult,FF,933,FF,933,catapult_fpga_latency
Throughput,2.5368927630060147,catapult,DSP,14,FF,933,catapult_fpga_latency
Throughput,2.5368927630060147,catapult,BRAM,1,FF,933,catapult_fpga_latency
Throughput,2.5892380907994013,catapult,CLB,1189,FF,945,catapult_fpga_latency
Throughput,2.5892380907994013,catapult,LUT,7591,FF,945,catapult_fpga_latency
Throughput,2.5892380907994013,catapult,FF,945,FF,945,catapult_fpga_latency
Throughput,2.5892380907994013,catapult,DSP,14,FF,945,catapult_fpga_latency
Throughput,2.5892380907994013,catapult,BRAM,1,FF,945,catapult_fpga_latency
Throughput,2.737378631474927,catapult,CLB,2027,FF,1068,catapult_fpga_latency
Throughput,2.737378631474927,catapult,LUT,12667,FF,1068,catapult_fpga_latency
Throughput,2.737378631474927,catapult,FF,1068,FF,1068,catapult_fpga_latency
Throughput,2.737378631474927,catapult,DSP,14,FF,1068,catapult_fpga_latency
Throughput,2.737378631474927,catapult,BRAM,1,FF,1068,catapult_fpga_latency
Throughput,2.609705494734919,catapult,CLB,596,FF,967,catapult_fpga_latency
Throughput,2.609705494734919,catapult,LUT,3627,FF,967,catapult_fpga_latency
Throughput,2.609705494734919,catapult,FF,967,FF,967,catapult_fpga_latency
Throughput,2.609705494734919,catapult,DSP,17,FF,967,catapult_fpga_latency
Throughput,2.609705494734919,catapult,BRAM,1,FF,967,catapult_fpga_latency
Throughput,2.616992656718605,catapult,CLB,733,FF,796,catapult_fpga_latency
Throughput,2.616992656718605,catapult,LUT,4276,FF,796,catapult_fpga_latency
Throughput,2.616992656718605,catapult,FF,796,FF,796,catapult_fpga_latency
Throughput,2.616992656718605,catapult,DSP,17,FF,796,catapult_fpga_latency
Throughput,2.616992656718605,catapult,BRAM,1,FF,796,catapult_fpga_latency
Throughput,2.5289309703002347,catapult,CLB,982,FF,956,catapult_fpga_latency
Throughput,2.5289309703002347,catapult,LUT,5769,FF,956,catapult_fpga_latency
Throughput,2.5289309703002347,catapult,FF,956,FF,956,catapult_fpga_latency
Throughput,2.5289309703002347,catapult,DSP,17,FF,956,catapult_fpga_latency
Throughput,2.5289309703002347,catapult,BRAM,1,FF,956,catapult_fpga_latency
Throughput,2.742656537121856,catapult,CLB,1370,FF,1154,catapult_fpga_latency
Throughput,2.742656537121856,catapult,LUT,8391,FF,1154,catapult_fpga_latency
Throughput,2.742656537121856,catapult,FF,1154,FF,1154,catapult_fpga_latency
Throughput,2.742656537121856,catapult,DSP,17,FF,1154,catapult_fpga_latency
Throughput,2.742656537121856,catapult,BRAM,1,FF,1154,catapult_fpga_latency
Throughput,2.8955209186908775,catapult,CLB,385,FF,518,catapult_fpga_latency
Throughput,2.8955209186908775,catapult,LUT,2203,FF,518,catapult_fpga_latency
Throughput,2.8955209186908775,catapult,FF,518,FF,518,catapult_fpga_latency
Throughput,2.8955209186908775,catapult,DSP,9,FF,518,catapult_fpga_latency
Throughput,2.8955209186908775,catapult,BRAM,1,FF,518,catapult_fpga_latency
Throughput,2.550929303545282,catapult,CLB,432,FF,525,catapult_fpga_latency
Throughput,2.550929303545282,catapult,LUT,2583,FF,525,catapult_fpga_latency
Throughput,2.550929303545282,catapult,FF,525,FF,525,catapult_fpga_latency
Throughput,2.550929303545282,catapult,DSP,9,FF,525,catapult_fpga_latency
Throughput,2.550929303545282,catapult,BRAM,1,FF,525,catapult_fpga_latency
Throughput,2.860141920242082,catapult,CLB,579,FF,575,catapult_fpga_latency
Throughput,2.860141920242082,catapult,LUT,3264,FF,575,catapult_fpga_latency
Throughput,2.860141920242082,catapult,FF,575,FF,575,catapult_fpga_latency
Throughput,2.860141920242082,catapult,DSP,9,FF,575,catapult_fpga_latency
Throughput,2.860141920242082,catapult,BRAM,1,FF,575,catapult_fpga_latency
Throughput,2.8004693586645124,catapult,CLB,820,FF,664,catapult_fpga_latency
Throughput,2.8004693586645124,catapult,LUT,4665,FF,664,catapult_fpga_latency
Throughput,2.8004693586645124,catapult,FF,664,FF,664,catapult_fpga_latency
Throughput,2.8004693586645124,catapult,DSP,9,FF,664,catapult_fpga_latency
Throughput,2.8004693586645124,catapult,BRAM,1,FF,664,catapult_fpga_latency
Throughput,2.8587355812524122,catapult,CLB,495,FF,676,catapult_fpga_latency
Throughput,2.8587355812524122,catapult,LUT,2911,FF,676,catapult_fpga_latency
Throughput,2.8587355812524122,catapult,FF,676,FF,676,catapult_fpga_latency
Throughput,2.8587355812524122,catapult,DSP,9,FF,676,catapult_fpga_latency
Throughput,2.8587355812524122,catapult,BRAM,1,FF,676,catapult_fpga_latency
Throughput,2.7278133302781824,catapult,CLB,568,FF,664,catapult_fpga_latency
Throughput,2.7278133302781824,catapult,LUT,3403,FF,664,catapult_fpga_latency
Throughput,2.7278133302781824,catapult,FF,664,FF,664,catapult_fpga_latency
Throughput,2.7278133302781824,catapult,DSP,9,FF,664,catapult_fpga_latency
Throughput,2.7278133302781824,catapult,BRAM,1,FF,664,catapult_fpga_latency
Throughput,2.7984474213706236,catapult,CLB,784,FF,714,catapult_fpga_latency
Throughput,2.7984474213706236,catapult,LUT,4572,FF,714,catapult_fpga_latency
Throughput,2.7984474213706236,catapult,FF,714,FF,714,catapult_fpga_latency
Throughput,2.7984474213706236,catapult,DSP,9,FF,714,catapult_fpga_latency
Throughput,2.7984474213706236,catapult,BRAM,1,FF,714,catapult_fpga_latency
Throughput,2.79140136722839,catapult,CLB,1105,FF,777,catapult_fpga_latency
Throughput,2.79140136722839,catapult,LUT,6554,FF,777,catapult_fpga_latency
Throughput,2.79140136722839,catapult,FF,777,FF,777,catapult_fpga_latency
Throughput,2.79140136722839,catapult,DSP,9,FF,777,catapult_fpga_latency
Throughput,2.79140136722839,catapult,BRAM,1,FF,777,catapult_fpga_latency
Throughput,2.8400861114108977,catapult,CLB,495,FF,591,catapult_fpga_latency
Throughput,2.8400861114108977,catapult,LUT,2767,FF,591,catapult_fpga_latency
Throughput,2.8400861114108977,catapult,FF,591,FF,591,catapult_fpga_latency
Throughput,2.8400861114108977,catapult,DSP,11,FF,591,catapult_fpga_latency
Throughput,2.8400861114108977,catapult,BRAM,1,FF,591,catapult_fpga_latency
Throughput,2.7934131318351327,catapult,CLB,556,FF,599,catapult_fpga_latency
Throughput,2.7934131318351327,catapult,LUT,3285,FF,599,catapult_fpga_latency
Throughput,2.7934131318351327,catapult,FF,599,FF,599,catapult_fpga_latency
Throughput,2.7934131318351327,catapult,DSP,10,FF,599,catapult_fpga_latency
Throughput,2.7934131318351327,catapult,BRAM,1,FF,599,catapult_fpga_latency
Throughput,2.8578614051532956,catapult,CLB,742,FF,650,catapult_fpga_latency
Throughput,2.8578614051532956,catapult,LUT,4157,FF,650,catapult_fpga_latency
Throughput,2.8578614051532956,catapult,FF,650,FF,650,catapult_fpga_latency
Throughput,2.8578614051532956,catapult,DSP,10,FF,650,catapult_fpga_latency
Throughput,2.8578614051532956,catapult,BRAM,1,FF,650,catapult_fpga_latency
Throughput,2.693892944694378,catapult,CLB,1019,FF,734,catapult_fpga_latency
Throughput,2.693892944694378,catapult,LUT,6258,FF,734,catapult_fpga_latency
Throughput,2.693892944694378,catapult,FF,734,FF,734,catapult_fpga_latency
Throughput,2.693892944694378,catapult,DSP,10,FF,734,catapult_fpga_latency
Throughput,2.693892944694378,catapult,BRAM,1,FF,734,catapult_fpga_latency
Throughput,2.612009497266532,catapult,CLB,652,FF,716,catapult_fpga_latency
Throughput,2.612009497266532,catapult,LUT,3916,FF,716,catapult_fpga_latency
Throughput,2.612009497266532,catapult,FF,716,FF,716,catapult_fpga_latency
Throughput,2.612009497266532,catapult,DSP,13,FF,716,catapult_fpga_latency
Throughput,2.612009497266532,catapult,BRAM,1,FF,716,catapult_fpga_latency
Throughput,2.7225256325788307,catapult,CLB,755,FF,668,catapult_fpga_latency
Throughput,2.7225256325788307,catapult,LUT,4616,FF,668,catapult_fpga_latency
Throughput,2.7225256325788307,catapult,FF,668,FF,668,catapult_fpga_latency
Throughput,2.7225256325788307,catapult,DSP,14,FF,668,catapult_fpga_latency
Throughput,2.7225256325788307,catapult,BRAM,1,FF,668,catapult_fpga_latency
Throughput,2.707964937269992,catapult,CLB,1046,FF,797,catapult_fpga_latency
Throughput,2.707964937269992,catapult,LUT,6515,FF,797,catapult_fpga_latency
Throughput,2.707964937269992,catapult,FF,797,FF,797,catapult_fpga_latency
Throughput,2.707964937269992,catapult,DSP,14,FF,797,catapult_fpga_latency
Throughput,2.707964937269992,catapult,BRAM,1,FF,797,catapult_fpga_latency
Throughput,2.7060743250374113,catapult,CLB,1550,FF,758,catapult_fpga_latency
Throughput,2.7060743250374113,catapult,LUT,9367,FF,758,catapult_fpga_latency
Throughput,2.7060743250374113,catapult,FF,758,FF,758,catapult_fpga_latency
Throughput,2.7060743250374113,catapult,DSP,14,FF,758,catapult_fpga_latency
Throughput,2.7060743250374113,catapult,BRAM,1,FF,758,catapult_fpga_latency
Throughput,2.7305319895475235,catapult,CLB,526,FF,698,catapult_fpga_latency
Throughput,2.7305319895475235,catapult,LUT,3243,FF,698,catapult_fpga_latency
Throughput,2.7305319895475235,catapult,FF,698,FF,698,catapult_fpga_latency
Throughput,2.7305319895475235,catapult,DSP,17,FF,698,catapult_fpga_latency
Throughput,2.7305319895475235,catapult,BRAM,1,FF,698,catapult_fpga_latency
Throughput,2.598462230052255,catapult,CLB,651,FF,717,catapult_fpga_latency
Throughput,2.598462230052255,catapult,LUT,3896,FF,717,catapult_fpga_latency
Throughput,2.598462230052255,catapult,FF,717,FF,717,catapult_fpga_latency
Throughput,2.598462230052255,catapult,DSP,17,FF,717,catapult_fpga_latency
Throughput,2.598462230052255,catapult,BRAM,1,FF,717,catapult_fpga_latency
Throughput,2.5693598696820676,catapult,CLB,869,FF,719,catapult_fpga_latency
Throughput,2.5693598696820676,catapult,LUT,5118,FF,719,catapult_fpga_latency
Throughput,2.5693598696820676,catapult,FF,719,FF,719,catapult_fpga_latency
Throughput,2.5693598696820676,catapult,DSP,17,FF,719,catapult_fpga_latency
Throughput,2.5693598696820676,catapult,BRAM,1,FF,719,catapult_fpga_latency
Throughput,2.5780371856083653,catapult,CLB,1193,FF,818,catapult_fpga_latency
Throughput,2.5780371856083653,catapult,LUT,6838,FF,818,catapult_fpga_latency
Throughput,2.5780371856083653,catapult,FF,818,FF,818,catapult_fpga_latency
Throughput,2.5780371856083653,catapult,DSP,17,FF,818,catapult_fpga_latency
Throughput,2.5780371856083653,catapult,BRAM,1,FF,818,catapult_fpga_latency
Throughput,2.5786753860277054,catapult,CLB,492,FF,827,catapult_fpga_latency
Throughput,2.5786753860277054,catapult,LUT,2860,FF,827,catapult_fpga_latency
Throughput,2.5786753860277054,catapult,FF,827,FF,827,catapult_fpga_latency
Throughput,2.5786753860277054,catapult,DSP,9,FF,827,catapult_fpga_latency
Throughput,2.5786753860277054,catapult,BRAM,1,FF,827,catapult_fpga_latency
Throughput,2.369258398428708,catapult,CLB,633,FF,841,catapult_fpga_latency
Throughput,2.369258398428708,catapult,LUT,3466,FF,841,catapult_fpga_latency
Throughput,2.369258398428708,catapult,FF,841,FF,841,catapult_fpga_latency
Throughput,2.369258398428708,catapult,DSP,9,FF,841,catapult_fpga_latency
Throughput,2.369258398428708,catapult,BRAM,1,FF,841,catapult_fpga_latency
Throughput,2.699747573601868,catapult,CLB,763,FF,980,catapult_fpga_latency
Throughput,2.699747573601868,catapult,LUT,4582,FF,980,catapult_fpga_latency
Throughput,2.699747573601868,catapult,FF,980,FF,980,catapult_fpga_latency
Throughput,2.699747573601868,catapult,DSP,9,FF,980,catapult_fpga_latency
Throughput,2.699747573601868,catapult,BRAM,1,FF,980,catapult_fpga_latency
Throughput,2.640034003637967,catapult,CLB,1198,FF,1261,catapult_fpga_latency
Throughput,2.640034003637967,catapult,LUT,7319,FF,1261,catapult_fpga_latency
Throughput,2.640034003637967,catapult,FF,1261,FF,1261,catapult_fpga_latency
Throughput,2.640034003637967,catapult,DSP,9,FF,1261,catapult_fpga_latency
Throughput,2.640034003637967,catapult,BRAM,1,FF,1261,catapult_fpga_latency
Throughput,2.6195634235598297,catapult,CLB,715,FF,894,catapult_fpga_latency
Throughput,2.6195634235598297,catapult,LUT,4311,FF,894,catapult_fpga_latency
Throughput,2.6195634235598297,catapult,FF,894,FF,894,catapult_fpga_latency
Throughput,2.6195634235598297,catapult,DSP,9,FF,894,catapult_fpga_latency
Throughput,2.6195634235598297,catapult,BRAM,1,FF,894,catapult_fpga_latency
Throughput,2.656649327602055,catapult,CLB,857,FF,908,catapult_fpga_latency
Throughput,2.656649327602055,catapult,LUT,5293,FF,908,catapult_fpga_latency
Throughput,2.656649327602055,catapult,FF,908,FF,908,catapult_fpga_latency
Throughput,2.656649327602055,catapult,DSP,9,FF,908,catapult_fpga_latency
Throughput,2.656649327602055,catapult,BRAM,1,FF,908,catapult_fpga_latency
Throughput,2.735865833139543,catapult,CLB,1198,FF,1024,catapult_fpga_latency
Throughput,2.735865833139543,catapult,LUT,7254,FF,1024,catapult_fpga_latency
Throughput,2.735865833139543,catapult,FF,1024,FF,1024,catapult_fpga_latency
Throughput,2.735865833139543,catapult,DSP,9,FF,1024,catapult_fpga_latency
Throughput,2.735865833139543,catapult,BRAM,1,FF,1024,catapult_fpga_latency
Throughput,2.699426911666653,catapult,CLB,1819,FF,1268,catapult_fpga_latency
Throughput,2.699426911666653,catapult,LUT,10741,FF,1268,catapult_fpga_latency
Throughput,2.699426911666653,catapult,FF,1268,FF,1268,catapult_fpga_latency
Throughput,2.699426911666653,catapult,DSP,9,FF,1268,catapult_fpga_latency
Throughput,2.699426911666653,catapult,BRAM,1,FF,1268,catapult_fpga_latency
Throughput,2.569954152017928,catapult,CLB,667,FF,882,catapult_fpga_latency
Throughput,2.569954152017928,catapult,LUT,4090,FF,882,catapult_fpga_latency
Throughput,2.569954152017928,catapult,FF,882,FF,882,catapult_fpga_latency
Throughput,2.569954152017928,catapult,DSP,11,FF,882,catapult_fpga_latency
Throughput,2.569954152017928,catapult,BRAM,1,FF,882,catapult_fpga_latency
Throughput,2.5113576148129915,catapult,CLB,736,FF,896,catapult_fpga_latency
Throughput,2.5113576148129915,catapult,LUT,4376,FF,896,catapult_fpga_latency
Throughput,2.5113576148129915,catapult,FF,896,FF,896,catapult_fpga_latency
Throughput,2.5113576148129915,catapult,DSP,10,FF,896,catapult_fpga_latency
Throughput,2.5113576148129915,catapult,BRAM,1,FF,896,catapult_fpga_latency
Throughput,2.6572705579736717,catapult,CLB,1035,FF,1103,catapult_fpga_latency
Throughput,2.6572705579736717,catapult,LUT,6505,FF,1103,catapult_fpga_latency
Throughput,2.6572705579736717,catapult,FF,1103,FF,1103,catapult_fpga_latency
Throughput,2.6572705579736717,catapult,DSP,10,FF,1103,catapult_fpga_latency
Throughput,2.6572705579736717,catapult,BRAM,1,FF,1103,catapult_fpga_latency
Throughput,2.7497229654112347,catapult,CLB,1864,FF,1324,catapult_fpga_latency
Throughput,2.7497229654112347,catapult,LUT,11978,FF,1324,catapult_fpga_latency
Throughput,2.7497229654112347,catapult,FF,1324,FF,1324,catapult_fpga_latency
Throughput,2.7497229654112347,catapult,DSP,9,FF,1324,catapult_fpga_latency
Throughput,2.7497229654112347,catapult,BRAM,1,FF,1324,catapult_fpga_latency
Throughput,2.558120497707924,catapult,CLB,975,FF,981,catapult_fpga_latency
Throughput,2.558120497707924,catapult,LUT,6150,FF,981,catapult_fpga_latency
Throughput,2.558120497707924,catapult,FF,981,FF,981,catapult_fpga_latency
Throughput,2.558120497707924,catapult,DSP,13,FF,981,catapult_fpga_latency
Throughput,2.558120497707924,catapult,BRAM,1,FF,981,catapult_fpga_latency
Throughput,2.6734250852822603,catapult,CLB,1117,FF,994,catapult_fpga_latency
Throughput,2.6734250852822603,catapult,LUT,7049,FF,994,catapult_fpga_latency
Throughput,2.6734250852822603,catapult,FF,994,FF,994,catapult_fpga_latency
Throughput,2.6734250852822603,catapult,DSP,13,FF,994,catapult_fpga_latency
Throughput,2.6734250852822603,catapult,BRAM,1,FF,994,catapult_fpga_latency
Throughput,2.5335377053749006,catapult,CLB,1432,FF,1112,catapult_fpga_latency
Throughput,2.5335377053749006,catapult,LUT,9469,FF,1112,catapult_fpga_latency
Throughput,2.5335377053749006,catapult,FF,1112,FF,1112,catapult_fpga_latency
Throughput,2.5335377053749006,catapult,DSP,13,FF,1112,catapult_fpga_latency
Throughput,2.5335377053749006,catapult,BRAM,1,FF,1112,catapult_fpga_latency
Throughput,2.8287982981949438,catapult,CLB,2518,FF,1449,catapult_fpga_latency
Throughput,2.8287982981949438,catapult,LUT,15578,FF,1449,catapult_fpga_latency
Throughput,2.8287982981949438,catapult,FF,1449,FF,1449,catapult_fpga_latency
Throughput,2.8287982981949438,catapult,DSP,13,FF,1449,catapult_fpga_latency
Throughput,2.8287982981949438,catapult,BRAM,1,FF,1449,catapult_fpga_latency
Throughput,2.492006887907038,catapult,CLB,780,FF,934,catapult_fpga_latency
Throughput,2.492006887907038,catapult,LUT,4660,FF,934,catapult_fpga_latency
Throughput,2.492006887907038,catapult,FF,934,FF,934,catapult_fpga_latency
Throughput,2.492006887907038,catapult,DSP,17,FF,934,catapult_fpga_latency
Throughput,2.492006887907038,catapult,BRAM,1,FF,934,catapult_fpga_latency
Throughput,2.624086489890707,catapult,CLB,1223,FF,1184,catapult_fpga_latency
Throughput,2.624086489890707,catapult,LUT,7242,FF,1184,catapult_fpga_latency
Throughput,2.624086489890707,catapult,FF,1184,FF,1184,catapult_fpga_latency
Throughput,2.624086489890707,catapult,DSP,17,FF,1184,catapult_fpga_latency
Throughput,2.624086489890707,catapult,BRAM,1,FF,1184,catapult_fpga_latency
Throughput,3.0341002527405507,catapult,CLB,316,FF,605,catapult_fpga_latency
Throughput,3.0341002527405507,catapult,LUT,1779,FF,605,catapult_fpga_latency
Throughput,3.0341002527405507,catapult,FF,605,FF,605,catapult_fpga_latency
Throughput,3.0341002527405507,catapult,DSP,10,FF,605,catapult_fpga_latency
Throughput,3.0341002527405507,catapult,BRAM,1,FF,605,catapult_fpga_latency
Throughput,2.947739525944529,catapult,CLB,353,FF,608,catapult_fpga_latency
Throughput,2.947739525944529,catapult,LUT,2027,FF,608,catapult_fpga_latency
Throughput,2.947739525944529,catapult,FF,608,FF,608,catapult_fpga_latency
Throughput,2.947739525944529,catapult,DSP,10,FF,608,catapult_fpga_latency
Throughput,2.947739525944529,catapult,BRAM,1,FF,608,catapult_fpga_latency
Throughput,3.056486935046596,catapult,CLB,397,FF,649,catapult_fpga_latency
Throughput,3.056486935046596,catapult,LUT,2395,FF,649,catapult_fpga_latency
Throughput,3.056486935046596,catapult,FF,649,FF,649,catapult_fpga_latency
Throughput,3.056486935046596,catapult,DSP,10,FF,649,catapult_fpga_latency
Throughput,3.056486935046596,catapult,BRAM,1,FF,649,catapult_fpga_latency
Throughput,3.123760257647746,catapult,CLB,545,FF,734,catapult_fpga_latency
Throughput,3.123760257647746,catapult,LUT,3045,FF,734,catapult_fpga_latency
Throughput,3.123760257647746,catapult,FF,734,FF,734,catapult_fpga_latency
Throughput,3.123760257647746,catapult,DSP,10,FF,734,catapult_fpga_latency
Throughput,3.123760257647746,catapult,BRAM,1,FF,734,catapult_fpga_latency
Throughput,3.115924868819563,catapult,CLB,423,FF,713,catapult_fpga_latency
Throughput,3.115924868819563,catapult,LUT,2350,FF,713,catapult_fpga_latency
Throughput,3.115924868819563,catapult,FF,713,FF,713,catapult_fpga_latency
Throughput,3.115924868819563,catapult,DSP,14,FF,713,catapult_fpga_latency
Throughput,3.115924868819563,catapult,BRAM,1,FF,713,catapult_fpga_latency
Throughput,2.9336525147269357,catapult,CLB,493,FF,751,catapult_fpga_latency
Throughput,2.9336525147269357,catapult,LUT,2582,FF,751,catapult_fpga_latency
Throughput,2.9336525147269357,catapult,FF,751,FF,751,catapult_fpga_latency
Throughput,2.9336525147269357,catapult,DSP,14,FF,751,catapult_fpga_latency
Throughput,2.9336525147269357,catapult,BRAM,1,FF,751,catapult_fpga_latency
Throughput,2.941955223441499,catapult,CLB,616,FF,752,catapult_fpga_latency
Throughput,2.941955223441499,catapult,LUT,3130,FF,752,catapult_fpga_latency
Throughput,2.941955223441499,catapult,FF,752,FF,752,catapult_fpga_latency
Throughput,2.941955223441499,catapult,DSP,14,FF,752,catapult_fpga_latency
Throughput,2.941955223441499,catapult,BRAM,1,FF,752,catapult_fpga_latency
Throughput,3.0458924617207463,catapult,CLB,703,FF,815,catapult_fpga_latency
Throughput,3.0458924617207463,catapult,LUT,4032,FF,815,catapult_fpga_latency
Throughput,3.0458924617207463,catapult,FF,815,FF,815,catapult_fpga_latency
Throughput,3.0458924617207463,catapult,DSP,14,FF,815,catapult_fpga_latency
Throughput,3.0458924617207463,catapult,BRAM,1,FF,815,catapult_fpga_latency
Throughput,2.70185563444974,catapult,CLB,430,FF,700,catapult_fpga_latency
Throughput,2.70185563444974,catapult,LUT,2514,FF,700,catapult_fpga_latency
Throughput,2.70185563444974,catapult,FF,700,FF,700,catapult_fpga_latency
Throughput,2.70185563444974,catapult,DSP,18,FF,700,catapult_fpga_latency
Throughput,2.70185563444974,catapult,BRAM,1,FF,700,catapult_fpga_latency
Throughput,2.895806004164169,catapult,CLB,490,FF,704,catapult_fpga_latency
Throughput,2.895806004164169,catapult,LUT,2652,FF,704,catapult_fpga_latency
Throughput,2.895806004164169,catapult,FF,704,FF,704,catapult_fpga_latency
Throughput,2.895806004164169,catapult,DSP,18,FF,704,catapult_fpga_latency
Throughput,2.895806004164169,catapult,BRAM,1,FF,704,catapult_fpga_latency
Throughput,2.792945020877264,catapult,CLB,583,FF,748,catapult_fpga_latency
Throughput,2.792945020877264,catapult,LUT,3040,FF,748,catapult_fpga_latency
Throughput,2.792945020877264,catapult,FF,748,FF,748,catapult_fpga_latency
Throughput,2.792945020877264,catapult,DSP,18,FF,748,catapult_fpga_latency
Throughput,2.792945020877264,catapult,BRAM,1,FF,748,catapult_fpga_latency
Throughput,2.6024926674769095,catapult,CLB,704,FF,833,catapult_fpga_latency
Throughput,2.6024926674769095,catapult,LUT,3988,FF,833,catapult_fpga_latency
Throughput,2.6024926674769095,catapult,FF,833,FF,833,catapult_fpga_latency
Throughput,2.6024926674769095,catapult,DSP,18,FF,833,catapult_fpga_latency
Throughput,2.6024926674769095,catapult,BRAM,1,FF,833,catapult_fpga_latency
Throughput,2.9864742580851322,catapult,CLB,655,FF,887,catapult_fpga_latency
Throughput,2.9864742580851322,catapult,LUT,3324,FF,887,catapult_fpga_latency
Throughput,2.9864742580851322,catapult,FF,887,FF,887,catapult_fpga_latency
Throughput,2.9864742580851322,catapult,DSP,29,FF,887,catapult_fpga_latency
Throughput,2.9864742580851322,catapult,BRAM,1,FF,887,catapult_fpga_latency
Throughput,3.158210557897895,catapult,CLB,666,FF,789,catapult_fpga_latency
Throughput,3.158210557897895,catapult,LUT,3686,FF,789,catapult_fpga_latency
Throughput,3.158210557897895,catapult,FF,789,FF,789,catapult_fpga_latency
Throughput,3.158210557897895,catapult,DSP,29,FF,789,catapult_fpga_latency
Throughput,3.158210557897895,catapult,BRAM,1,FF,789,catapult_fpga_latency
Throughput,3.0868675394270157,catapult,CLB,791,FF,852,catapult_fpga_latency
Throughput,3.0868675394270157,catapult,LUT,4299,FF,852,catapult_fpga_latency
Throughput,3.0868675394270157,catapult,FF,852,FF,852,catapult_fpga_latency
Throughput,3.0868675394270157,catapult,DSP,29,FF,852,catapult_fpga_latency
Throughput,3.0868675394270157,catapult,BRAM,1,FF,852,catapult_fpga_latency
Throughput,3.0519254597725705,catapult,CLB,1028,FF,936,catapult_fpga_latency
Throughput,3.0519254597725705,catapult,LUT,5784,FF,936,catapult_fpga_latency
Throughput,3.0519254597725705,catapult,FF,936,FF,936,catapult_fpga_latency
Throughput,3.0519254597725705,catapult,DSP,29,FF,936,catapult_fpga_latency
Throughput,3.0519254597725705,catapult,BRAM,1,FF,936,catapult_fpga_latency
Throughput,2.8284462496216953,catapult,CLB,642,FF,956,catapult_fpga_latency
Throughput,2.8284462496216953,catapult,LUT,3118,FF,956,catapult_fpga_latency
Throughput,2.8284462496216953,catapult,FF,956,FF,956,catapult_fpga_latency
Throughput,2.8284462496216953,catapult,DSP,35,FF,956,catapult_fpga_latency
Throughput,2.8284462496216953,catapult,BRAM,1,FF,956,catapult_fpga_latency
Throughput,2.824994420636019,catapult,CLB,671,FF,923,catapult_fpga_latency
Throughput,2.824994420636019,catapult,LUT,3359,FF,923,catapult_fpga_latency
Throughput,2.824994420636019,catapult,FF,923,FF,923,catapult_fpga_latency
Throughput,2.824994420636019,catapult,DSP,35,FF,923,catapult_fpga_latency
Throughput,2.824994420636019,catapult,BRAM,1,FF,923,catapult_fpga_latency
Throughput,2.895806004164169,catapult,CLB,728,FF,906,catapult_fpga_latency
Throughput,2.895806004164169,catapult,LUT,3760,FF,906,catapult_fpga_latency
Throughput,2.895806004164169,catapult,FF,906,FF,906,catapult_fpga_latency
Throughput,2.895806004164169,catapult,DSP,35,FF,906,catapult_fpga_latency
Throughput,2.895806004164169,catapult,BRAM,1,FF,906,catapult_fpga_latency
Throughput,2.9711148217033996,catapult,CLB,921,FF,1076,catapult_fpga_latency
Throughput,2.9711148217033996,catapult,LUT,4660,FF,1076,catapult_fpga_latency
Throughput,2.9711148217033996,catapult,FF,1076,FF,1076,catapult_fpga_latency
Throughput,2.9711148217033996,catapult,DSP,35,FF,1076,catapult_fpga_latency
Throughput,2.9711148217033996,catapult,BRAM,1,FF,1076,catapult_fpga_latency
Throughput,2.9040558043363363,catapult,CLB,342,FF,655,catapult_fpga_latency
Throughput,2.9040558043363363,catapult,LUT,2102,FF,655,catapult_fpga_latency
Throughput,2.9040558043363363,catapult,FF,655,FF,655,catapult_fpga_latency
Throughput,2.9040558043363363,catapult,DSP,10,FF,655,catapult_fpga_latency
Throughput,2.9040558043363363,catapult,BRAM,1,FF,655,catapult_fpga_latency
Throughput,3.0494777769307,catapult,CLB,385,FF,697,catapult_fpga_latency
Throughput,3.0494777769307,catapult,LUT,2368,FF,697,catapult_fpga_latency
Throughput,3.0494777769307,catapult,FF,697,FF,697,catapult_fpga_latency
Throughput,3.0494777769307,catapult,DSP,10,FF,697,catapult_fpga_latency
Throughput,3.0494777769307,catapult,BRAM,1,FF,697,catapult_fpga_latency
Throughput,3.14833704837105,catapult,CLB,541,FF,715,catapult_fpga_latency
Throughput,3.14833704837105,catapult,LUT,2827,FF,715,catapult_fpga_latency
Throughput,3.14833704837105,catapult,FF,715,FF,715,catapult_fpga_latency
Throughput,3.14833704837105,catapult,DSP,10,FF,715,catapult_fpga_latency
Throughput,3.14833704837105,catapult,BRAM,1,FF,715,catapult_fpga_latency
Throughput,3.1346095373629783,catapult,CLB,669,FF,814,catapult_fpga_latency
Throughput,3.1346095373629783,catapult,LUT,3994,FF,814,catapult_fpga_latency
Throughput,3.1346095373629783,catapult,FF,814,FF,814,catapult_fpga_latency
Throughput,3.1346095373629783,catapult,DSP,10,FF,814,catapult_fpga_latency
Throughput,3.1346095373629783,catapult,BRAM,1,FF,814,catapult_fpga_latency
Throughput,2.545202801759244,catapult,CLB,508,FF,687,catapult_fpga_latency
Throughput,2.545202801759244,catapult,LUT,2844,FF,687,catapult_fpga_latency
Throughput,2.545202801759244,catapult,FF,687,FF,687,catapult_fpga_latency
Throughput,2.545202801759244,catapult,DSP,14,FF,687,catapult_fpga_latency
Throughput,2.545202801759244,catapult,BRAM,1,FF,687,catapult_fpga_latency
Throughput,2.8711953073183896,catapult,CLB,551,FF,704,catapult_fpga_latency
Throughput,2.8711953073183896,catapult,LUT,3147,FF,704,catapult_fpga_latency
Throughput,2.8711953073183896,catapult,FF,704,FF,704,catapult_fpga_latency
Throughput,2.8711953073183896,catapult,DSP,14,FF,704,catapult_fpga_latency
Throughput,2.8711953073183896,catapult,BRAM,1,FF,704,catapult_fpga_latency
Throughput,3.070640074923618,catapult,CLB,745,FF,742,catapult_fpga_latency
Throughput,3.070640074923618,catapult,LUT,3876,FF,742,catapult_fpga_latency
Throughput,3.070640074923618,catapult,FF,742,FF,742,catapult_fpga_latency
Throughput,3.070640074923618,catapult,DSP,14,FF,742,catapult_fpga_latency
Throughput,3.070640074923618,catapult,BRAM,1,FF,742,catapult_fpga_latency
Throughput,2.952761718034878,catapult,CLB,950,FF,804,catapult_fpga_latency
Throughput,2.952761718034878,catapult,LUT,5439,FF,804,catapult_fpga_latency
Throughput,2.952761718034878,catapult,FF,804,FF,804,catapult_fpga_latency
Throughput,2.952761718034878,catapult,DSP,14,FF,804,catapult_fpga_latency
Throughput,2.952761718034878,catapult,BRAM,1,FF,804,catapult_fpga_latency
Throughput,2.9465409083007006,catapult,CLB,503,FF,749,catapult_fpga_latency
Throughput,2.9465409083007006,catapult,LUT,2879,FF,749,catapult_fpga_latency
Throughput,2.9465409083007006,catapult,FF,749,FF,749,catapult_fpga_latency
Throughput,2.9465409083007006,catapult,DSP,18,FF,749,catapult_fpga_latency
Throughput,2.9465409083007006,catapult,BRAM,1,FF,749,catapult_fpga_latency
Throughput,2.960191346768655,catapult,CLB,551,FF,755,catapult_fpga_latency
Throughput,2.960191346768655,catapult,LUT,3128,FF,755,catapult_fpga_latency
Throughput,2.960191346768655,catapult,FF,755,FF,755,catapult_fpga_latency
Throughput,2.960191346768655,catapult,DSP,18,FF,755,catapult_fpga_latency
Throughput,2.960191346768655,catapult,BRAM,1,FF,755,catapult_fpga_latency
Throughput,3.0027775692515575,catapult,CLB,691,FF,805,catapult_fpga_latency
Throughput,3.0027775692515575,catapult,LUT,4015,FF,805,catapult_fpga_latency
Throughput,3.0027775692515575,catapult,FF,805,FF,805,catapult_fpga_latency
Throughput,3.0027775692515575,catapult,DSP,18,FF,805,catapult_fpga_latency
Throughput,3.0027775692515575,catapult,BRAM,1,FF,805,catapult_fpga_latency
Throughput,2.768158427243108,catapult,CLB,1009,FF,906,catapult_fpga_latency
Throughput,2.768158427243108,catapult,LUT,5522,FF,906,catapult_fpga_latency
Throughput,2.768158427243108,catapult,FF,906,FF,906,catapult_fpga_latency
Throughput,2.768158427243108,catapult,DSP,18,FF,906,catapult_fpga_latency
Throughput,2.768158427243108,catapult,BRAM,1,FF,906,catapult_fpga_latency
Throughput,2.912293372785201,catapult,CLB,745,FF,971,catapult_fpga_latency
Throughput,2.912293372785201,catapult,LUT,4073,FF,971,catapult_fpga_latency
Throughput,2.912293372785201,catapult,FF,971,FF,971,catapult_fpga_latency
Throughput,2.912293372785201,catapult,DSP,29,FF,971,catapult_fpga_latency
Throughput,2.912293372785201,catapult,BRAM,1,FF,971,catapult_fpga_latency
Throughput,2.7619044988662385,catapult,CLB,802,FF,1042,catapult_fpga_latency
Throughput,2.7619044988662385,catapult,LUT,4398,FF,1042,catapult_fpga_latency
Throughput,2.7619044988662385,catapult,FF,1042,FF,1042,catapult_fpga_latency
Throughput,2.7619044988662385,catapult,DSP,28,FF,1042,catapult_fpga_latency
Throughput,2.7619044988662385,catapult,BRAM,1,FF,1042,catapult_fpga_latency
Throughput,2.7399812585281915,catapult,CLB,997,FF,908,catapult_fpga_latency
Throughput,2.7399812585281915,catapult,LUT,5556,FF,908,catapult_fpga_latency
Throughput,2.7399812585281915,catapult,FF,908,FF,908,catapult_fpga_latency
Throughput,2.7399812585281915,catapult,DSP,28,FF,908,catapult_fpga_latency
Throughput,2.7399812585281915,catapult,BRAM,1,FF,908,catapult_fpga_latency
Throughput,2.9699235838661875,catapult,CLB,1217,FF,1024,catapult_fpga_latency
Throughput,2.9699235838661875,catapult,LUT,7242,FF,1024,catapult_fpga_latency
Throughput,2.9699235838661875,catapult,FF,1024,FF,1024,catapult_fpga_latency
Throughput,2.9699235838661875,catapult,DSP,28,FF,1024,catapult_fpga_latency
Throughput,2.9699235838661875,catapult,BRAM,1,FF,1024,catapult_fpga_latency
Throughput,2.985288498280474,catapult,CLB,652,FF,968,catapult_fpga_latency
Throughput,2.985288498280474,catapult,LUT,3435,FF,968,catapult_fpga_latency
Throughput,2.985288498280474,catapult,FF,968,FF,968,catapult_fpga_latency
Throughput,2.985288498280474,catapult,DSP,35,FF,968,catapult_fpga_latency
Throughput,2.985288498280474,catapult,BRAM,1,FF,968,catapult_fpga_latency
Throughput,3.009410426403363,catapult,CLB,662,FF,915,catapult_fpga_latency
Throughput,3.009410426403363,catapult,LUT,3673,FF,915,catapult_fpga_latency
Throughput,3.009410426403363,catapult,FF,915,FF,915,catapult_fpga_latency
Throughput,3.009410426403363,catapult,DSP,35,FF,915,catapult_fpga_latency
Throughput,3.009410426403363,catapult,BRAM,1,FF,915,catapult_fpga_latency
Throughput,2.8337843773467277,catapult,CLB,801,FF,965,catapult_fpga_latency
Throughput,2.8337843773467277,catapult,LUT,4314,FF,965,catapult_fpga_latency
Throughput,2.8337843773467277,catapult,FF,965,FF,965,catapult_fpga_latency
Throughput,2.8337843773467277,catapult,DSP,35,FF,965,catapult_fpga_latency
Throughput,2.8337843773467277,catapult,BRAM,1,FF,965,catapult_fpga_latency
Throughput,2.681964592703447,catapult,CLB,1062,FF,1083,catapult_fpga_latency
Throughput,2.681964592703447,catapult,LUT,6051,FF,1083,catapult_fpga_latency
Throughput,2.681964592703447,catapult,FF,1083,FF,1083,catapult_fpga_latency
Throughput,2.681964592703447,catapult,DSP,35,FF,1083,catapult_fpga_latency
Throughput,2.681964592703447,catapult,BRAM,1,FF,1083,catapult_fpga_latency
Throughput,2.9003497821837314,catapult,CLB,447,FF,861,catapult_fpga_latency
Throughput,2.9003497821837314,catapult,LUT,2549,FF,861,catapult_fpga_latency
Throughput,2.9003497821837314,catapult,FF,861,FF,861,catapult_fpga_latency
Throughput,2.9003497821837314,catapult,DSP,9,FF,861,catapult_fpga_latency
Throughput,2.9003497821837314,catapult,BRAM,1,FF,861,catapult_fpga_latency
Throughput,2.9929814584798646,catapult,CLB,519,FF,860,catapult_fpga_latency
Throughput,2.9929814584798646,catapult,LUT,3053,FF,860,catapult_fpga_latency
Throughput,2.9929814584798646,catapult,FF,860,FF,860,catapult_fpga_latency
Throughput,2.9929814584798646,catapult,DSP,9,FF,860,catapult_fpga_latency
Throughput,2.9929814584798646,catapult,BRAM,1,FF,860,catapult_fpga_latency
Throughput,3.0627777556577165,catapult,CLB,737,FF,973,catapult_fpga_latency
Throughput,3.0627777556577165,catapult,LUT,3883,FF,973,catapult_fpga_latency
Throughput,3.0627777556577165,catapult,FF,973,FF,973,catapult_fpga_latency
Throughput,3.0627777556577165,catapult,DSP,9,FF,973,catapult_fpga_latency
Throughput,3.0627777556577165,catapult,BRAM,1,FF,973,catapult_fpga_latency
Throughput,2.806970268570915,catapult,CLB,1040,FF,1183,catapult_fpga_latency
Throughput,2.806970268570915,catapult,LUT,6251,FF,1183,catapult_fpga_latency
Throughput,2.806970268570915,catapult,FF,1183,FF,1183,catapult_fpga_latency
Throughput,2.806970268570915,catapult,DSP,9,FF,1183,catapult_fpga_latency
Throughput,2.806970268570915,catapult,BRAM,1,FF,1183,catapult_fpga_latency
Throughput,2.937340649269777,catapult,CLB,633,FF,965,catapult_fpga_latency
Throughput,2.937340649269777,catapult,LUT,3649,FF,965,catapult_fpga_latency
Throughput,2.937340649269777,catapult,FF,965,FF,965,catapult_fpga_latency
Throughput,2.937340649269777,catapult,DSP,13,FF,965,catapult_fpga_latency
Throughput,2.937340649269777,catapult,BRAM,1,FF,965,catapult_fpga_latency
Throughput,2.8392555471955254,catapult,CLB,736,FF,910,catapult_fpga_latency
Throughput,2.8392555471955254,catapult,LUT,4275,FF,910,catapult_fpga_latency
Throughput,2.8392555471955254,catapult,FF,910,FF,910,catapult_fpga_latency
Throughput,2.8392555471955254,catapult,DSP,13,FF,910,catapult_fpga_latency
Throughput,2.8392555471955254,catapult,BRAM,1,FF,910,catapult_fpga_latency
Throughput,2.8284622499285814,catapult,CLB,952,FF,980,catapult_fpga_latency
Throughput,2.8284622499285814,catapult,LUT,5655,FF,980,catapult_fpga_latency
Throughput,2.8284622499285814,catapult,FF,980,FF,980,catapult_fpga_latency
Throughput,2.8284622499285814,catapult,DSP,13,FF,980,catapult_fpga_latency
Throughput,2.8284622499285814,catapult,BRAM,1,FF,980,catapult_fpga_latency
Throughput,2.7615383978106522,catapult,CLB,1453,FF,1231,catapult_fpga_latency
Throughput,2.7615383978106522,catapult,LUT,8827,FF,1231,catapult_fpga_latency
Throughput,2.7615383978106522,catapult,FF,1231,FF,1231,catapult_fpga_latency
Throughput,2.7615383978106522,catapult,DSP,13,FF,1231,catapult_fpga_latency
Throughput,2.7615383978106522,catapult,BRAM,1,FF,1231,catapult_fpga_latency
Throughput,2.85218006383179,catapult,CLB,671,FF,947,catapult_fpga_latency
Throughput,2.85218006383179,catapult,LUT,3738,FF,947,catapult_fpga_latency
Throughput,2.85218006383179,catapult,FF,947,FF,947,catapult_fpga_latency
Throughput,2.85218006383179,catapult,DSP,17,FF,947,catapult_fpga_latency
Throughput,2.85218006383179,catapult,BRAM,1,FF,947,catapult_fpga_latency
Throughput,2.8724406553760597,catapult,CLB,731,FF,999,catapult_fpga_latency
Throughput,2.8724406553760597,catapult,LUT,4243,FF,999,catapult_fpga_latency
Throughput,2.8724406553760597,catapult,FF,999,FF,999,catapult_fpga_latency
Throughput,2.8724406553760597,catapult,DSP,17,FF,999,catapult_fpga_latency
Throughput,2.8724406553760597,catapult,BRAM,1,FF,999,catapult_fpga_latency
Throughput,2.833142096241837,catapult,CLB,943,FF,1116,catapult_fpga_latency
Throughput,2.833142096241837,catapult,LUT,5615,FF,1116,catapult_fpga_latency
Throughput,2.833142096241837,catapult,FF,1116,FF,1116,catapult_fpga_latency
Throughput,2.833142096241837,catapult,DSP,17,FF,1116,catapult_fpga_latency
Throughput,2.833142096241837,catapult,BRAM,1,FF,1116,catapult_fpga_latency
Throughput,2.8010027589877176,catapult,CLB,1381,FF,1295,catapult_fpga_latency
Throughput,2.8010027589877176,catapult,LUT,8494,FF,1295,catapult_fpga_latency
Throughput,2.8010027589877176,catapult,FF,1295,FF,1295,catapult_fpga_latency
Throughput,2.8010027589877176,catapult,DSP,17,FF,1295,catapult_fpga_latency
Throughput,2.8010027589877176,catapult,BRAM,1,FF,1295,catapult_fpga_latency
Throughput,2.6442015304638455,catapult,CLB,910,FF,1177,catapult_fpga_latency
Throughput,2.6442015304638455,catapult,LUT,5440,FF,1177,catapult_fpga_latency
Throughput,2.6442015304638455,catapult,FF,1177,FF,1177,catapult_fpga_latency
Throughput,2.6442015304638455,catapult,DSP,28,FF,1177,catapult_fpga_latency
Throughput,2.6442015304638455,catapult,BRAM,1,FF,1177,catapult_fpga_latency
Throughput,2.9905826552187165,catapult,CLB,1098,FF,1253,catapult_fpga_latency
Throughput,2.9905826552187165,catapult,LUT,6156,FF,1253,catapult_fpga_latency
Throughput,2.9905826552187165,catapult,FF,1253,FF,1253,catapult_fpga_latency
Throughput,2.9905826552187165,catapult,DSP,29,FF,1253,catapult_fpga_latency
Throughput,2.9905826552187165,catapult,BRAM,1,FF,1253,catapult_fpga_latency
Throughput,2.985021163800051,catapult,CLB,1419,FF,1229,catapult_fpga_latency
Throughput,2.985021163800051,catapult,LUT,8377,FF,1229,catapult_fpga_latency
Throughput,2.985021163800051,catapult,FF,1229,FF,1229,catapult_fpga_latency
Throughput,2.985021163800051,catapult,DSP,29,FF,1229,catapult_fpga_latency
Throughput,2.985021163800051,catapult,BRAM,1,FF,1229,catapult_fpga_latency
Throughput,3.034928997836096,catapult,CLB,2265,FF,1489,catapult_fpga_latency
Throughput,3.034928997836096,catapult,LUT,13329,FF,1489,catapult_fpga_latency
Throughput,3.034928997836096,catapult,FF,1489,FF,1489,catapult_fpga_latency
Throughput,3.034928997836096,catapult,DSP,29,FF,1489,catapult_fpga_latency
Throughput,3.034928997836096,catapult,BRAM,1,FF,1489,catapult_fpga_latency
Throughput,2.9047812699703712,catapult,CLB,806,FF,1196,catapult_fpga_latency
Throughput,2.9047812699703712,catapult,LUT,4549,FF,1196,catapult_fpga_latency
Throughput,2.9047812699703712,catapult,FF,1196,FF,1196,catapult_fpga_latency
Throughput,2.9047812699703712,catapult,DSP,34,FF,1196,catapult_fpga_latency
Throughput,2.9047812699703712,catapult,BRAM,1,FF,1196,catapult_fpga_latency
Throughput,2.831112797196066,catapult,CLB,953,FF,1235,catapult_fpga_latency
Throughput,2.831112797196066,catapult,LUT,5384,FF,1235,catapult_fpga_latency
Throughput,2.831112797196066,catapult,FF,1235,FF,1235,catapult_fpga_latency
Throughput,2.831112797196066,catapult,DSP,34,FF,1235,catapult_fpga_latency
Throughput,2.831112797196066,catapult,BRAM,1,FF,1235,catapult_fpga_latency
Throughput,2.910047521076019,catapult,CLB,1252,FF,1332,catapult_fpga_latency
Throughput,2.910047521076019,catapult,LUT,7092,FF,1332,catapult_fpga_latency
Throughput,2.910047521076019,catapult,FF,1332,FF,1332,catapult_fpga_latency
Throughput,2.910047521076019,catapult,DSP,34,FF,1332,catapult_fpga_latency
Throughput,2.910047521076019,catapult,BRAM,1,FF,1332,catapult_fpga_latency
Throughput,2.6375759621877113,catapult,CLB,1667,FF,1602,catapult_fpga_latency
Throughput,2.6375759621877113,catapult,LUT,9883,FF,1602,catapult_fpga_latency
Throughput,2.6375759621877113,catapult,FF,1602,FF,1602,catapult_fpga_latency
Throughput,2.6375759621877113,catapult,DSP,34,FF,1602,catapult_fpga_latency
Throughput,2.6375759621877113,catapult,BRAM,1,FF,1602,catapult_fpga_latency
Throughput,3.058777467821661,catapult,CLB,413,FF,691,catapult_fpga_latency
Throughput,3.058777467821661,catapult,LUT,2362,FF,691,catapult_fpga_latency
Throughput,3.058777467821661,catapult,FF,691,FF,691,catapult_fpga_latency
Throughput,3.058777467821661,catapult,DSP,9,FF,691,catapult_fpga_latency
Throughput,3.058777467821661,catapult,BRAM,1,FF,691,catapult_fpga_latency
Throughput,3.0571690614490983,catapult,CLB,470,FF,752,catapult_fpga_latency
Throughput,3.0571690614490983,catapult,LUT,2815,FF,752,catapult_fpga_latency
Throughput,3.0571690614490983,catapult,FF,752,FF,752,catapult_fpga_latency
Throughput,3.0571690614490983,catapult,DSP,9,FF,752,catapult_fpga_latency
Throughput,3.0571690614490983,catapult,BRAM,1,FF,752,catapult_fpga_latency
Throughput,3.124726586423688,catapult,CLB,587,FF,741,catapult_fpga_latency
Throughput,3.124726586423688,catapult,LUT,3495,FF,741,catapult_fpga_latency
Throughput,3.124726586423688,catapult,FF,741,FF,741,catapult_fpga_latency
Throughput,3.124726586423688,catapult,DSP,9,FF,741,catapult_fpga_latency
Throughput,3.124726586423688,catapult,BRAM,1,FF,741,catapult_fpga_latency
Throughput,2.7621333613229515,catapult,CLB,863,FF,840,catapult_fpga_latency
Throughput,2.7621333613229515,catapult,LUT,5182,FF,840,catapult_fpga_latency
Throughput,2.7621333613229515,catapult,FF,840,FF,840,catapult_fpga_latency
Throughput,2.7621333613229515,catapult,DSP,9,FF,840,catapult_fpga_latency
Throughput,2.7621333613229515,catapult,BRAM,1,FF,840,catapult_fpga_latency
Throughput,2.925362306121613,catapult,CLB,551,FF,854,catapult_fpga_latency
Throughput,2.925362306121613,catapult,LUT,3285,FF,854,catapult_fpga_latency
Throughput,2.925362306121613,catapult,FF,854,FF,854,catapult_fpga_latency
Throughput,2.925362306121613,catapult,DSP,14,FF,854,catapult_fpga_latency
Throughput,2.925362306121613,catapult,BRAM,1,FF,854,catapult_fpga_latency
Throughput,3.1770540448663573,catapult,CLB,642,FF,837,catapult_fpga_latency
Throughput,3.1770540448663573,catapult,LUT,3658,FF,837,catapult_fpga_latency
Throughput,3.1770540448663573,catapult,FF,837,FF,837,catapult_fpga_latency
Throughput,3.1770540448663573,catapult,DSP,14,FF,837,catapult_fpga_latency
Throughput,3.1770540448663573,catapult,BRAM,1,FF,837,catapult_fpga_latency
Throughput,3.0739153689620617,catapult,CLB,808,FF,887,catapult_fpga_latency
Throughput,3.0739153689620617,catapult,LUT,4738,FF,887,catapult_fpga_latency
Throughput,3.0739153689620617,catapult,FF,887,FF,887,catapult_fpga_latency
Throughput,3.0739153689620617,catapult,DSP,14,FF,887,catapult_fpga_latency
Throughput,3.0739153689620617,catapult,BRAM,1,FF,887,catapult_fpga_latency
Throughput,3.104462043294828,catapult,CLB,1152,FF,950,catapult_fpga_latency
Throughput,3.104462043294828,catapult,LUT,6677,FF,950,catapult_fpga_latency
Throughput,3.104462043294828,catapult,FF,950,FF,950,catapult_fpga_latency
Throughput,3.104462043294828,catapult,DSP,14,FF,950,catapult_fpga_latency
Throughput,3.104462043294828,catapult,BRAM,1,FF,950,catapult_fpga_latency
Throughput,2.9684601113172544,catapult,CLB,584,FF,822,catapult_fpga_latency
Throughput,2.9684601113172544,catapult,LUT,3306,FF,822,catapult_fpga_latency
Throughput,2.9684601113172544,catapult,FF,822,FF,822,catapult_fpga_latency
Throughput,2.9684601113172544,catapult,DSP,18,FF,822,catapult_fpga_latency
Throughput,2.9684601113172544,catapult,BRAM,1,FF,822,catapult_fpga_latency
Throughput,3.067776383643843,catapult,CLB,650,FF,769,catapult_fpga_latency
Throughput,3.067776383643843,catapult,LUT,3714,FF,769,catapult_fpga_latency
Throughput,3.067776383643843,catapult,FF,769,FF,769,catapult_fpga_latency
Throughput,3.067776383643843,catapult,DSP,18,FF,769,catapult_fpga_latency
Throughput,3.067776383643843,catapult,BRAM,1,FF,769,catapult_fpga_latency
Throughput,3.0418436005694334,catapult,CLB,933,FF,825,catapult_fpga_latency
Throughput,3.0418436005694334,catapult,LUT,5164,FF,825,catapult_fpga_latency
Throughput,3.0418436005694334,catapult,FF,825,FF,825,catapult_fpga_latency
Throughput,3.0418436005694334,catapult,DSP,18,FF,825,catapult_fpga_latency
Throughput,3.0418436005694334,catapult,BRAM,1,FF,825,catapult_fpga_latency
Throughput,2.8847623965452085,catapult,CLB,1173,FF,949,catapult_fpga_latency
Throughput,2.8847623965452085,catapult,LUT,6775,FF,949,catapult_fpga_latency
Throughput,2.8847623965452085,catapult,FF,949,FF,949,catapult_fpga_latency
Throughput,2.8847623965452085,catapult,DSP,18,FF,949,catapult_fpga_latency
Throughput,2.8847623965452085,catapult,BRAM,1,FF,949,catapult_fpga_latency
Throughput,2.8048445274678424,catapult,CLB,775,FF,1037,catapult_fpga_latency
Throughput,2.8048445274678424,catapult,LUT,4479,FF,1037,catapult_fpga_latency
Throughput,2.8048445274678424,catapult,FF,1037,FF,1037,catapult_fpga_latency
Throughput,2.8048445274678424,catapult,DSP,28,FF,1037,catapult_fpga_latency
Throughput,2.8048445274678424,catapult,BRAM,1,FF,1037,catapult_fpga_latency
Throughput,2.6864532906366354,catapult,CLB,972,FF,1032,catapult_fpga_latency
Throughput,2.6864532906366354,catapult,LUT,5421,FF,1032,catapult_fpga_latency
Throughput,2.6864532906366354,catapult,FF,1032,FF,1032,catapult_fpga_latency
Throughput,2.6864532906366354,catapult,DSP,28,FF,1032,catapult_fpga_latency
Throughput,2.6864532906366354,catapult,BRAM,1,FF,1032,catapult_fpga_latency
Throughput,2.6890828613992914,catapult,CLB,1177,FF,999,catapult_fpga_latency
Throughput,2.6890828613992914,catapult,LUT,7039,FF,999,catapult_fpga_latency
Throughput,2.6890828613992914,catapult,FF,999,FF,999,catapult_fpga_latency
Throughput,2.6890828613992914,catapult,DSP,28,FF,999,catapult_fpga_latency
Throughput,2.6890828613992914,catapult,BRAM,1,FF,999,catapult_fpga_latency
Throughput,2.9999310015869636,catapult,CLB,1534,FF,1176,catapult_fpga_latency
Throughput,2.9999310015869636,catapult,LUT,9524,FF,1176,catapult_fpga_latency
Throughput,2.9999310015869636,catapult,FF,1176,FF,1176,catapult_fpga_latency
Throughput,2.9999310015869636,catapult,DSP,28,FF,1176,catapult_fpga_latency
Throughput,2.9999310015869636,catapult,BRAM,1,FF,1176,catapult_fpga_latency
Throughput,2.9505052740281776,catapult,CLB,702,FF,1063,catapult_fpga_latency
Throughput,2.9505052740281776,catapult,LUT,4186,FF,1063,catapult_fpga_latency
Throughput,2.9505052740281776,catapult,FF,1063,FF,1063,catapult_fpga_latency
Throughput,2.9505052740281776,catapult,DSP,35,FF,1063,catapult_fpga_latency
Throughput,2.9505052740281776,catapult,BRAM,1,FF,1063,catapult_fpga_latency
Throughput,3.0645329345354475,catapult,CLB,930,FF,953,catapult_fpga_latency
Throughput,3.0645329345354475,catapult,LUT,5217,FF,953,catapult_fpga_latency
Throughput,3.0645329345354475,catapult,FF,953,FF,953,catapult_fpga_latency
Throughput,3.0645329345354475,catapult,DSP,35,FF,953,catapult_fpga_latency
Throughput,3.0645329345354475,catapult,BRAM,1,FF,953,catapult_fpga_latency
Throughput,2.8538324115454645,catapult,CLB,1115,FF,1031,catapult_fpga_latency
Throughput,2.8538324115454645,catapult,LUT,6304,FF,1031,catapult_fpga_latency
Throughput,2.8538324115454645,catapult,FF,1031,FF,1031,catapult_fpga_latency
Throughput,2.8538324115454645,catapult,DSP,35,FF,1031,catapult_fpga_latency
Throughput,2.8538324115454645,catapult,BRAM,1,FF,1031,catapult_fpga_latency
Throughput,3.0245563731939615,catapult,CLB,1496,FF,1108,catapult_fpga_latency
Throughput,3.0245563731939615,catapult,LUT,8829,FF,1108,catapult_fpga_latency
Throughput,3.0245563731939615,catapult,FF,1108,FF,1108,catapult_fpga_latency
Throughput,3.0245563731939615,catapult,DSP,35,FF,1108,catapult_fpga_latency
Throughput,3.0245563731939615,catapult,BRAM,1,FF,1108,catapult_fpga_latency
Throughput,2.7122174547466518,catapult,CLB,509,FF,1077,catapult_fpga_latency
Throughput,2.7122174547466518,catapult,LUT,3054,FF,1077,catapult_fpga_latency
Throughput,2.7122174547466518,catapult,FF,1077,FF,1077,catapult_fpga_latency
Throughput,2.7122174547466518,catapult,DSP,9,FF,1077,catapult_fpga_latency
Throughput,2.7122174547466518,catapult,BRAM,1,FF,1077,catapult_fpga_latency
Throughput,3.0771597815216554,catapult,CLB,618,FF,990,catapult_fpga_latency
Throughput,3.0771597815216554,catapult,LUT,3695,FF,990,catapult_fpga_latency
Throughput,3.0771597815216554,catapult,FF,990,FF,990,catapult_fpga_latency
Throughput,3.0771597815216554,catapult,DSP,9,FF,990,catapult_fpga_latency
Throughput,3.0771597815216554,catapult,BRAM,1,FF,990,catapult_fpga_latency
Throughput,3.023477301244161,catapult,CLB,829,FF,1134,catapult_fpga_latency
Throughput,3.023477301244161,catapult,LUT,4916,FF,1134,catapult_fpga_latency
Throughput,3.023477301244161,catapult,FF,1134,FF,1134,catapult_fpga_latency
Throughput,3.023477301244161,catapult,DSP,9,FF,1134,catapult_fpga_latency
Throughput,3.023477301244161,catapult,BRAM,1,FF,1134,catapult_fpga_latency
Throughput,3.039347391328134,catapult,CLB,1275,FF,1423,catapult_fpga_latency
Throughput,3.039347391328134,catapult,LUT,7762,FF,1423,catapult_fpga_latency
Throughput,3.039347391328134,catapult,FF,1423,FF,1423,catapult_fpga_latency
Throughput,3.039347391328134,catapult,DSP,9,FF,1423,catapult_fpga_latency
Throughput,3.039347391328134,catapult,BRAM,1,FF,1423,catapult_fpga_latency
Throughput,2.940424067959081,catapult,CLB,810,FF,1104,catapult_fpga_latency
Throughput,2.940424067959081,catapult,LUT,4654,FF,1104,catapult_fpga_latency
Throughput,2.940424067959081,catapult,FF,1104,FF,1104,catapult_fpga_latency
Throughput,2.940424067959081,catapult,DSP,13,FF,1104,catapult_fpga_latency
Throughput,2.940424067959081,catapult,BRAM,1,FF,1104,catapult_fpga_latency
Throughput,2.968001970753309,catapult,CLB,903,FF,1130,catapult_fpga_latency
Throughput,2.968001970753309,catapult,LUT,5240,FF,1130,catapult_fpga_latency
Throughput,2.968001970753309,catapult,FF,1130,FF,1130,catapult_fpga_latency
Throughput,2.968001970753309,catapult,DSP,13,FF,1130,catapult_fpga_latency
Throughput,2.968001970753309,catapult,BRAM,1,FF,1130,catapult_fpga_latency
Throughput,2.929939291657877,catapult,CLB,1194,FF,1238,catapult_fpga_latency
Throughput,2.929939291657877,catapult,LUT,7358,FF,1238,catapult_fpga_latency
Throughput,2.929939291657877,catapult,FF,1238,FF,1238,catapult_fpga_latency
Throughput,2.929939291657877,catapult,DSP,13,FF,1238,catapult_fpga_latency
Throughput,2.929939291657877,catapult,BRAM,1,FF,1238,catapult_fpga_latency
Throughput,2.9297676108331085,catapult,CLB,1893,FF,1475,catapult_fpga_latency
Throughput,2.9297676108331085,catapult,LUT,11499,FF,1475,catapult_fpga_latency
Throughput,2.9297676108331085,catapult,FF,1475,FF,1475,catapult_fpga_latency
Throughput,2.9297676108331085,catapult,DSP,13,FF,1475,catapult_fpga_latency
Throughput,2.9297676108331085,catapult,BRAM,1,FF,1475,catapult_fpga_latency
Throughput,3.1096557922003614,catapult,CLB,731,FF,1144,catapult_fpga_latency
Throughput,3.1096557922003614,catapult,LUT,4311,FF,1144,catapult_fpga_latency
Throughput,3.1096557922003614,catapult,FF,1144,FF,1144,catapult_fpga_latency
Throughput,3.1096557922003614,catapult,DSP,17,FF,1144,catapult_fpga_latency
Throughput,3.1096557922003614,catapult,BRAM,1,FF,1144,catapult_fpga_latency
Throughput,3.157442723988987,catapult,CLB,838,FF,1066,catapult_fpga_latency
Throughput,3.157442723988987,catapult,LUT,4933,FF,1066,catapult_fpga_latency
Throughput,3.157442723988987,catapult,FF,1066,FF,1066,catapult_fpga_latency
Throughput,3.157442723988987,catapult,DSP,17,FF,1066,catapult_fpga_latency
Throughput,3.157442723988987,catapult,BRAM,1,FF,1066,catapult_fpga_latency
Throughput,2.7489444053483463,catapult,CLB,1116,FF,1255,catapult_fpga_latency
Throughput,2.7489444053483463,catapult,LUT,6655,FF,1255,catapult_fpga_latency
Throughput,2.7489444053483463,catapult,FF,1255,FF,1255,catapult_fpga_latency
Throughput,2.7489444053483463,catapult,DSP,17,FF,1255,catapult_fpga_latency
Throughput,2.7489444053483463,catapult,BRAM,1,FF,1255,catapult_fpga_latency
Throughput,2.865354143445359,catapult,CLB,1797,FF,1500,catapult_fpga_latency
Throughput,2.865354143445359,catapult,LUT,11057,FF,1500,catapult_fpga_latency
Throughput,2.865354143445359,catapult,FF,1500,FF,1500,catapult_fpga_latency
Throughput,2.865354143445359,catapult,DSP,17,FF,1500,catapult_fpga_latency
Throughput,2.865354143445359,catapult,BRAM,1,FF,1500,catapult_fpga_latency
Throughput,2.875265243218687,catapult,CLB,1060,FF,1309,catapult_fpga_latency
Throughput,2.875265243218687,catapult,LUT,6300,FF,1309,catapult_fpga_latency
Throughput,2.875265243218687,catapult,FF,1309,FF,1309,catapult_fpga_latency
Throughput,2.875265243218687,catapult,DSP,29,FF,1309,catapult_fpga_latency
Throughput,2.875265243218687,catapult,BRAM,1,FF,1309,catapult_fpga_latency
Throughput,2.7996147730072343,catapult,CLB,1238,FF,1334,catapult_fpga_latency
Throughput,2.7996147730072343,catapult,LUT,7428,FF,1334,catapult_fpga_latency
Throughput,2.7996147730072343,catapult,FF,1334,FF,1334,catapult_fpga_latency
Throughput,2.7996147730072343,catapult,DSP,29,FF,1334,catapult_fpga_latency
Throughput,2.7996147730072343,catapult,BRAM,1,FF,1334,catapult_fpga_latency
Throughput,3.0042480066814474,catapult,CLB,1815,FF,1468,catapult_fpga_latency
Throughput,3.0042480066814474,catapult,LUT,11044,FF,1468,catapult_fpga_latency
Throughput,3.0042480066814474,catapult,FF,1468,FF,1468,catapult_fpga_latency
Throughput,3.0042480066814474,catapult,DSP,29,FF,1468,catapult_fpga_latency
Throughput,3.0042480066814474,catapult,BRAM,1,FF,1468,catapult_fpga_latency
Throughput,2.821558967760867,catapult,CLB,852,FF,1407,catapult_fpga_latency
Throughput,2.821558967760867,catapult,LUT,4772,FF,1407,catapult_fpga_latency
Throughput,2.821558967760867,catapult,FF,1407,FF,1407,catapult_fpga_latency
Throughput,2.821558967760867,catapult,DSP,34,FF,1407,catapult_fpga_latency
Throughput,2.821558967760867,catapult,BRAM,1,FF,1407,catapult_fpga_latency
Throughput,2.578396134468515,catapult,CLB,1274,FF,1435,catapult_fpga_latency
Throughput,2.578396134468515,catapult,LUT,7667,FF,1435,catapult_fpga_latency
Throughput,2.578396134468515,catapult,FF,1435,FF,1435,catapult_fpga_latency
Throughput,2.578396134468515,catapult,DSP,34,FF,1435,catapult_fpga_latency
Throughput,2.578396134468515,catapult,BRAM,1,FF,1435,catapult_fpga_latency
Throughput,3.143062788965335,catapult,CLB,373,FF,639,catapult_fpga_latency
Throughput,3.143062788965335,catapult,LUT,2117,FF,639,catapult_fpga_latency
Throughput,3.143062788965335,catapult,FF,639,FF,639,catapult_fpga_latency
Throughput,3.143062788965335,catapult,DSP,11,FF,639,catapult_fpga_latency
Throughput,3.143062788965335,catapult,BRAM,1,FF,639,catapult_fpga_latency
Throughput,3.0245655211628852,catapult,CLB,425,FF,642,catapult_fpga_latency
Throughput,3.0245655211628852,catapult,LUT,2324,FF,642,catapult_fpga_latency
Throughput,3.0245655211628852,catapult,FF,642,FF,642,catapult_fpga_latency
Throughput,3.0245655211628852,catapult,DSP,11,FF,642,catapult_fpga_latency
Throughput,3.0245655211628852,catapult,BRAM,1,FF,642,catapult_fpga_latency
Throughput,3.0164729588281607,catapult,CLB,492,FF,682,catapult_fpga_latency
Throughput,3.0164729588281607,catapult,LUT,2673,FF,682,catapult_fpga_latency
Throughput,3.0164729588281607,catapult,FF,682,FF,682,catapult_fpga_latency
Throughput,3.0164729588281607,catapult,DSP,11,FF,682,catapult_fpga_latency
Throughput,3.0164729588281607,catapult,BRAM,1,FF,682,catapult_fpga_latency
Throughput,2.918523577292719,catapult,CLB,576,FF,769,catapult_fpga_latency
Throughput,2.918523577292719,catapult,LUT,3350,FF,769,catapult_fpga_latency
Throughput,2.918523577292719,catapult,FF,769,FF,769,catapult_fpga_latency
Throughput,2.918523577292719,catapult,DSP,11,FF,769,catapult_fpga_latency
Throughput,2.918523577292719,catapult,BRAM,1,FF,769,catapult_fpga_latency
Throughput,3.205385046878756,catapult,CLB,509,FF,875,catapult_fpga_latency
Throughput,3.205385046878756,catapult,LUT,2855,FF,875,catapult_fpga_latency
Throughput,3.205385046878756,catapult,FF,875,FF,875,catapult_fpga_latency
Throughput,3.205385046878756,catapult,DSP,18,FF,875,catapult_fpga_latency
Throughput,3.205385046878756,catapult,BRAM,1,FF,875,catapult_fpga_latency
Throughput,3.0483808525101894,catapult,CLB,551,FF,826,catapult_fpga_latency
Throughput,3.0483808525101894,catapult,LUT,3104,FF,826,catapult_fpga_latency
Throughput,3.0483808525101894,catapult,FF,826,FF,826,catapult_fpga_latency
Throughput,3.0483808525101894,catapult,DSP,18,FF,826,catapult_fpga_latency
Throughput,3.0483808525101894,catapult,BRAM,1,FF,826,catapult_fpga_latency
Throughput,3.275670611665973,catapult,CLB,655,FF,828,catapult_fpga_latency
Throughput,3.275670611665973,catapult,LUT,3559,FF,828,catapult_fpga_latency
Throughput,3.275670611665973,catapult,FF,828,FF,828,catapult_fpga_latency
Throughput,3.275670611665973,catapult,DSP,18,FF,828,catapult_fpga_latency
Throughput,3.275670611665973,catapult,BRAM,1,FF,828,catapult_fpga_latency
Throughput,3.220570427434107,catapult,CLB,811,FF,888,catapult_fpga_latency
Throughput,3.220570427434107,catapult,LUT,4514,FF,888,catapult_fpga_latency
Throughput,3.220570427434107,catapult,FF,888,FF,888,catapult_fpga_latency
Throughput,3.220570427434107,catapult,DSP,18,FF,888,catapult_fpga_latency
Throughput,3.220570427434107,catapult,BRAM,1,FF,888,catapult_fpga_latency
Throughput,3.2193988094663206,catapult,CLB,614,FF,789,catapult_fpga_latency
Throughput,3.2193988094663206,catapult,LUT,3288,FF,789,catapult_fpga_latency
Throughput,3.2193988094663206,catapult,FF,789,FF,789,catapult_fpga_latency
Throughput,3.2193988094663206,catapult,DSP,34,FF,789,catapult_fpga_latency
Throughput,3.2193988094663206,catapult,BRAM,1,FF,789,catapult_fpga_latency
Throughput,2.8979459359206197,catapult,CLB,656,FF,817,catapult_fpga_latency
Throughput,2.8979459359206197,catapult,LUT,3477,FF,817,catapult_fpga_latency
Throughput,2.8979459359206197,catapult,FF,817,FF,817,catapult_fpga_latency
Throughput,2.8979459359206197,catapult,DSP,34,FF,817,catapult_fpga_latency
Throughput,2.8979459359206197,catapult,BRAM,1,FF,817,catapult_fpga_latency
Throughput,3.059114325220562,catapult,CLB,684,FF,868,catapult_fpga_latency
Throughput,3.059114325220562,catapult,LUT,3874,FF,868,catapult_fpga_latency
Throughput,3.059114325220562,catapult,FF,868,FF,868,catapult_fpga_latency
Throughput,3.059114325220562,catapult,DSP,34,FF,868,catapult_fpga_latency
Throughput,3.059114325220562,catapult,BRAM,1,FF,868,catapult_fpga_latency
Throughput,3.1876573905836603,catapult,CLB,914,FF,901,catapult_fpga_latency
Throughput,3.1876573905836603,catapult,LUT,4736,FF,901,catapult_fpga_latency
Throughput,3.1876573905836603,catapult,FF,901,FF,901,catapult_fpga_latency
Throughput,3.1876573905836603,catapult,DSP,34,FF,901,catapult_fpga_latency
Throughput,3.1876573905836603,catapult,BRAM,1,FF,901,catapult_fpga_latency
Throughput,3.0395506328344415,catapult,CLB,859,FF,995,catapult_fpga_latency
Throughput,3.0395506328344415,catapult,LUT,4155,FF,995,catapult_fpga_latency
Throughput,3.0395506328344415,catapult,FF,995,FF,995,catapult_fpga_latency
Throughput,3.0395506328344415,catapult,DSP,41,FF,995,catapult_fpga_latency
Throughput,3.0395506328344415,catapult,BRAM,1,FF,995,catapult_fpga_latency
Throughput,2.8163381408225394,catapult,CLB,794,FF,1037,catapult_fpga_latency
Throughput,2.8163381408225394,catapult,LUT,4431,FF,1037,catapult_fpga_latency
Throughput,2.8163381408225394,catapult,FF,1037,FF,1037,catapult_fpga_latency
Throughput,2.8163381408225394,catapult,DSP,41,FF,1037,catapult_fpga_latency
Throughput,2.8163381408225394,catapult,BRAM,1,FF,1037,catapult_fpga_latency
Throughput,3.118908382066277,catapult,CLB,1002,FF,1029,catapult_fpga_latency
Throughput,3.118908382066277,catapult,LUT,5104,FF,1029,catapult_fpga_latency
Throughput,3.118908382066277,catapult,FF,1029,FF,1029,catapult_fpga_latency
Throughput,3.118908382066277,catapult,DSP,41,FF,1029,catapult_fpga_latency
Throughput,3.118908382066277,catapult,BRAM,1,FF,1029,catapult_fpga_latency
Throughput,3.234351399342133,catapult,CLB,1159,FF,1196,catapult_fpga_latency
Throughput,3.234351399342133,catapult,LUT,6214,FF,1196,catapult_fpga_latency
Throughput,3.234351399342133,catapult,FF,1196,FF,1196,catapult_fpga_latency
Throughput,3.234351399342133,catapult,DSP,41,FF,1196,catapult_fpga_latency
Throughput,3.234351399342133,catapult,BRAM,1,FF,1196,catapult_fpga_latency
Throughput,2.9074838634645577,catapult,CLB,808,FF,1111,catapult_fpga_latency
Throughput,2.9074838634645577,catapult,LUT,4088,FF,1111,catapult_fpga_latency
Throughput,2.9074838634645577,catapult,FF,1111,FF,1111,catapult_fpga_latency
Throughput,2.9074838634645577,catapult,DSP,52,FF,1111,catapult_fpga_latency
Throughput,2.9074838634645577,catapult,BRAM,1,FF,1111,catapult_fpga_latency
Throughput,2.999922002027947,catapult,CLB,887,FF,1096,catapult_fpga_latency
Throughput,2.999922002027947,catapult,LUT,4180,FF,1096,catapult_fpga_latency
Throughput,2.999922002027947,catapult,FF,1096,FF,1096,catapult_fpga_latency
Throughput,2.999922002027947,catapult,DSP,52,FF,1096,catapult_fpga_latency
Throughput,2.999922002027947,catapult,BRAM,1,FF,1096,catapult_fpga_latency
Throughput,3.1855452697838293,catapult,CLB,941,FF,1095,catapult_fpga_latency
Throughput,3.1855452697838293,catapult,LUT,4602,FF,1095,catapult_fpga_latency
Throughput,3.1855452697838293,catapult,FF,1095,FF,1095,catapult_fpga_latency
Throughput,3.1855452697838293,catapult,DSP,52,FF,1095,catapult_fpga_latency
Throughput,3.1855452697838293,catapult,BRAM,1,FF,1095,catapult_fpga_latency
Throughput,3.044705409528101,catapult,CLB,1076,FF,1303,catapult_fpga_latency
Throughput,3.044705409528101,catapult,LUT,5797,FF,1303,catapult_fpga_latency
Throughput,3.044705409528101,catapult,FF,1303,FF,1303,catapult_fpga_latency
Throughput,3.044705409528101,catapult,DSP,52,FF,1303,catapult_fpga_latency
Throughput,3.044705409528101,catapult,BRAM,1,FF,1303,catapult_fpga_latency
Throughput,3.2084291851552402,catapult,CLB,421,FF,710,catapult_fpga_latency
Throughput,3.2084291851552402,catapult,LUT,2501,FF,710,catapult_fpga_latency
Throughput,3.2084291851552402,catapult,FF,710,FF,710,catapult_fpga_latency
Throughput,3.2084291851552402,catapult,DSP,10,FF,710,catapult_fpga_latency
Throughput,3.2084291851552402,catapult,BRAM,1,FF,710,catapult_fpga_latency
Throughput,3.3286842709682145,catapult,CLB,473,FF,722,catapult_fpga_latency
Throughput,3.3286842709682145,catapult,LUT,2792,FF,722,catapult_fpga_latency
Throughput,3.3286842709682145,catapult,FF,722,FF,722,catapult_fpga_latency
Throughput,3.3286842709682145,catapult,DSP,11,FF,722,catapult_fpga_latency
Throughput,3.3286842709682145,catapult,BRAM,1,FF,722,catapult_fpga_latency
Throughput,3.187931765508491,catapult,CLB,609,FF,741,catapult_fpga_latency
Throughput,3.187931765508491,catapult,LUT,3267,FF,741,catapult_fpga_latency
Throughput,3.187931765508491,catapult,FF,741,FF,741,catapult_fpga_latency
Throughput,3.187931765508491,catapult,DSP,11,FF,741,catapult_fpga_latency
Throughput,3.187931765508491,catapult,BRAM,1,FF,741,catapult_fpga_latency
Throughput,3.1278150335301773,catapult,CLB,792,FF,840,catapult_fpga_latency
Throughput,3.1278150335301773,catapult,LUT,4466,FF,840,catapult_fpga_latency
Throughput,3.1278150335301773,catapult,FF,840,FF,840,catapult_fpga_latency
Throughput,3.1278150335301773,catapult,DSP,11,FF,840,catapult_fpga_latency
Throughput,3.1278150335301773,catapult,BRAM,1,FF,840,catapult_fpga_latency
Throughput,3.209953423575824,catapult,CLB,601,FF,903,catapult_fpga_latency
Throughput,3.209953423575824,catapult,LUT,3268,FF,903,catapult_fpga_latency
Throughput,3.209953423575824,catapult,FF,903,FF,903,catapult_fpga_latency
Throughput,3.209953423575824,catapult,DSP,18,FF,903,catapult_fpga_latency
Throughput,3.209953423575824,catapult,BRAM,1,FF,903,catapult_fpga_latency
Throughput,3.261419043425794,catapult,CLB,620,FF,869,catapult_fpga_latency
Throughput,3.261419043425794,catapult,LUT,3640,FF,869,catapult_fpga_latency
Throughput,3.261419043425794,catapult,FF,869,FF,869,catapult_fpga_latency
Throughput,3.261419043425794,catapult,DSP,18,FF,869,catapult_fpga_latency
Throughput,3.261419043425794,catapult,BRAM,1,FF,869,catapult_fpga_latency
Throughput,3.2844713479141965,catapult,CLB,786,FF,959,catapult_fpga_latency
Throughput,3.2844713479141965,catapult,LUT,4337,FF,959,catapult_fpga_latency
Throughput,3.2844713479141965,catapult,FF,959,FF,959,catapult_fpga_latency
Throughput,3.2844713479141965,catapult,DSP,18,FF,959,catapult_fpga_latency
Throughput,3.2844713479141965,catapult,BRAM,1,FF,959,catapult_fpga_latency
Throughput,3.5044067915403616,catapult,CLB,1079,FF,988,catapult_fpga_latency
Throughput,3.5044067915403616,catapult,LUT,6124,FF,988,catapult_fpga_latency
Throughput,3.5044067915403616,catapult,FF,988,FF,988,catapult_fpga_latency
Throughput,3.5044067915403616,catapult,DSP,18,FF,988,catapult_fpga_latency
Throughput,3.5044067915403616,catapult,BRAM,1,FF,988,catapult_fpga_latency
Throughput,3.0931693541153074,catapult,CLB,700,FF,861,catapult_fpga_latency
Throughput,3.0931693541153074,catapult,LUT,3598,FF,861,catapult_fpga_latency
Throughput,3.0931693541153074,catapult,FF,861,FF,861,catapult_fpga_latency
Throughput,3.0931693541153074,catapult,DSP,34,FF,861,catapult_fpga_latency
Throughput,3.0931693541153074,catapult,BRAM,1,FF,861,catapult_fpga_latency
Throughput,3.067127144688656,catapult,CLB,740,FF,902,catapult_fpga_latency
Throughput,3.067127144688656,catapult,LUT,4036,FF,902,catapult_fpga_latency
Throughput,3.067127144688656,catapult,FF,902,FF,902,catapult_fpga_latency
Throughput,3.067127144688656,catapult,DSP,34,FF,902,catapult_fpga_latency
Throughput,3.067127144688656,catapult,BRAM,1,FF,902,catapult_fpga_latency
Throughput,2.9840947748500493,catapult,CLB,857,FF,957,catapult_fpga_latency
Throughput,2.9840947748500493,catapult,LUT,4356,FF,957,catapult_fpga_latency
Throughput,2.9840947748500493,catapult,FF,957,FF,957,catapult_fpga_latency
Throughput,2.9840947748500493,catapult,DSP,34,FF,957,catapult_fpga_latency
Throughput,2.9840947748500493,catapult,BRAM,1,FF,957,catapult_fpga_latency
Throughput,3.240440699935191,catapult,CLB,1143,FF,1050,catapult_fpga_latency
Throughput,3.240440699935191,catapult,LUT,6355,FF,1050,catapult_fpga_latency
Throughput,3.240440699935191,catapult,FF,1050,FF,1050,catapult_fpga_latency
Throughput,3.240440699935191,catapult,DSP,34,FF,1050,catapult_fpga_latency
Throughput,3.240440699935191,catapult,BRAM,1,FF,1050,catapult_fpga_latency
Throughput,3.0557490863310233,catapult,CLB,920,FF,1170,catapult_fpga_latency
Throughput,3.0557490863310233,catapult,LUT,4715,FF,1170,catapult_fpga_latency
Throughput,3.0557490863310233,catapult,FF,1170,FF,1170,catapult_fpga_latency
Throughput,3.0557490863310233,catapult,DSP,41,FF,1170,catapult_fpga_latency
Throughput,3.0557490863310233,catapult,BRAM,1,FF,1170,catapult_fpga_latency
Throughput,3.331600900864884,catapult,CLB,1053,FF,1229,catapult_fpga_latency
Throughput,3.331600900864884,catapult,LUT,5277,FF,1229,catapult_fpga_latency
Throughput,3.331600900864884,catapult,FF,1229,FF,1229,catapult_fpga_latency
Throughput,3.331600900864884,catapult,DSP,41,FF,1229,catapult_fpga_latency
Throughput,3.331600900864884,catapult,BRAM,1,FF,1229,catapult_fpga_latency
Throughput,2.839320039636908,catapult,CLB,1104,FF,1114,catapult_fpga_latency
Throughput,2.839320039636908,catapult,LUT,6561,FF,1114,catapult_fpga_latency
Throughput,2.839320039636908,catapult,FF,1114,FF,1114,catapult_fpga_latency
Throughput,2.839320039636908,catapult,DSP,41,FF,1114,catapult_fpga_latency
Throughput,2.839320039636908,catapult,BRAM,1,FF,1114,catapult_fpga_latency
Throughput,2.9455688335252863,catapult,CLB,1337,FF,1199,catapult_fpga_latency
Throughput,2.9455688335252863,catapult,LUT,8387,FF,1199,catapult_fpga_latency
Throughput,2.9455688335252863,catapult,FF,1199,FF,1199,catapult_fpga_latency
Throughput,2.9455688335252863,catapult,DSP,41,FF,1199,catapult_fpga_latency
Throughput,2.9455688335252863,catapult,BRAM,1,FF,1199,catapult_fpga_latency
Throughput,3.294914628761969,catapult,CLB,1034,FF,1175,catapult_fpga_latency
Throughput,3.294914628761969,catapult,LUT,4753,FF,1175,catapult_fpga_latency
Throughput,3.294914628761969,catapult,FF,1175,FF,1175,catapult_fpga_latency
Throughput,3.294914628761969,catapult,DSP,52,FF,1175,catapult_fpga_latency
Throughput,3.294914628761969,catapult,BRAM,1,FF,1175,catapult_fpga_latency
Throughput,3.0659046871550855,catapult,CLB,971,FF,1103,catapult_fpga_latency
Throughput,3.0659046871550855,catapult,LUT,5215,FF,1103,catapult_fpga_latency
Throughput,3.0659046871550855,catapult,FF,1103,FF,1103,catapult_fpga_latency
Throughput,3.0659046871550855,catapult,DSP,52,FF,1103,catapult_fpga_latency
Throughput,3.0659046871550855,catapult,BRAM,1,FF,1103,catapult_fpga_latency
Throughput,3.033465187953503,catapult,CLB,1136,FF,1179,catapult_fpga_latency
Throughput,3.033465187953503,catapult,LUT,5785,FF,1179,catapult_fpga_latency
Throughput,3.033465187953503,catapult,FF,1179,FF,1179,catapult_fpga_latency
Throughput,3.033465187953503,catapult,DSP,52,FF,1179,catapult_fpga_latency
Throughput,3.033465187953503,catapult,BRAM,1,FF,1179,catapult_fpga_latency
Throughput,2.9796401190664192,catapult,CLB,1337,FF,1327,catapult_fpga_latency
Throughput,2.9796401190664192,catapult,LUT,7855,FF,1327,catapult_fpga_latency
Throughput,2.9796401190664192,catapult,FF,1327,FF,1327,catapult_fpga_latency
Throughput,2.9796401190664192,catapult,DSP,52,FF,1327,catapult_fpga_latency
Throughput,2.9796401190664192,catapult,BRAM,1,FF,1327,catapult_fpga_latency
Throughput,2.8811220241610895,catapult,CLB,473,FF,884,catapult_fpga_latency
Throughput,2.8811220241610895,catapult,LUT,2906,FF,884,catapult_fpga_latency
Throughput,2.8811220241610895,catapult,FF,884,FF,884,catapult_fpga_latency
Throughput,2.8811220241610895,catapult,DSP,10,FF,884,catapult_fpga_latency
Throughput,2.8811220241610895,catapult,BRAM,1,FF,884,catapult_fpga_latency
Throughput,3.162315320785266,catapult,CLB,578,FF,884,catapult_fpga_latency
Throughput,3.162315320785266,catapult,LUT,3444,FF,884,catapult_fpga_latency
Throughput,3.162315320785266,catapult,FF,884,FF,884,catapult_fpga_latency
Throughput,3.162315320785266,catapult,DSP,10,FF,884,catapult_fpga_latency
Throughput,3.162315320785266,catapult,BRAM,1,FF,884,catapult_fpga_latency
Throughput,3.2525402339226934,catapult,CLB,723,FF,996,catapult_fpga_latency
Throughput,3.2525402339226934,catapult,LUT,4361,FF,996,catapult_fpga_latency
Throughput,3.2525402339226934,catapult,FF,996,FF,996,catapult_fpga_latency
Throughput,3.2525402339226934,catapult,DSP,10,FF,996,catapult_fpga_latency
Throughput,3.2525402339226934,catapult,BRAM,1,FF,996,catapult_fpga_latency
Throughput,3.2364030616372963,catapult,CLB,1051,FF,1205,catapult_fpga_latency
Throughput,3.2364030616372963,catapult,LUT,6460,FF,1205,catapult_fpga_latency
Throughput,3.2364030616372963,catapult,FF,1205,FF,1205,catapult_fpga_latency
Throughput,3.2364030616372963,catapult,DSP,10,FF,1205,catapult_fpga_latency
Throughput,3.2364030616372963,catapult,BRAM,1,FF,1205,catapult_fpga_latency
Throughput,3.2279931566545077,catapult,CLB,739,FF,967,catapult_fpga_latency
Throughput,3.2279931566545077,catapult,LUT,4199,FF,967,catapult_fpga_latency
Throughput,3.2279931566545077,catapult,FF,967,FF,967,catapult_fpga_latency
Throughput,3.2279931566545077,catapult,DSP,17,FF,967,catapult_fpga_latency
Throughput,3.2279931566545077,catapult,BRAM,1,FF,967,catapult_fpga_latency
Throughput,2.9360211628405417,catapult,CLB,789,FF,1039,catapult_fpga_latency
Throughput,2.9360211628405417,catapult,LUT,4770,FF,1039,catapult_fpga_latency
Throughput,2.9360211628405417,catapult,FF,1039,FF,1039,catapult_fpga_latency
Throughput,2.9360211628405417,catapult,DSP,17,FF,1039,catapult_fpga_latency
Throughput,2.9360211628405417,catapult,BRAM,1,FF,1039,catapult_fpga_latency
Throughput,3.0821010066141885,catapult,CLB,1068,FF,1076,catapult_fpga_latency
Throughput,3.0821010066141885,catapult,LUT,6214,FF,1076,catapult_fpga_latency
Throughput,3.0821010066141885,catapult,FF,1076,FF,1076,catapult_fpga_latency
Throughput,3.0821010066141885,catapult,DSP,17,FF,1076,catapult_fpga_latency
Throughput,3.0821010066141885,catapult,BRAM,1,FF,1076,catapult_fpga_latency
Throughput,3.0315891590371673,catapult,CLB,1485,FF,1262,catapult_fpga_latency
Throughput,3.0315891590371673,catapult,LUT,9316,FF,1262,catapult_fpga_latency
Throughput,3.0315891590371673,catapult,FF,1262,FF,1262,catapult_fpga_latency
Throughput,3.0315891590371673,catapult,DSP,17,FF,1262,catapult_fpga_latency
Throughput,3.0315891590371673,catapult,BRAM,1,FF,1262,catapult_fpga_latency
Throughput,2.9668220292469316,catapult,CLB,756,FF,1110,catapult_fpga_latency
Throughput,2.9668220292469316,catapult,LUT,3991,FF,1110,catapult_fpga_latency
Throughput,2.9668220292469316,catapult,FF,1110,FF,1110,catapult_fpga_latency
Throughput,2.9668220292469316,catapult,DSP,34,FF,1110,catapult_fpga_latency
Throughput,2.9668220292469316,catapult,BRAM,1,FF,1110,catapult_fpga_latency
Throughput,3.076421383589753,catapult,CLB,831,FF,1185,catapult_fpga_latency
Throughput,3.076421383589753,catapult,LUT,4632,FF,1185,catapult_fpga_latency
Throughput,3.076421383589753,catapult,FF,1185,FF,1185,catapult_fpga_latency
Throughput,3.076421383589753,catapult,DSP,34,FF,1185,catapult_fpga_latency
Throughput,3.076421383589753,catapult,BRAM,1,FF,1185,catapult_fpga_latency
Throughput,3.0495707729137123,catapult,CLB,1148,FF,1337,catapult_fpga_latency
Throughput,3.0495707729137123,catapult,LUT,6073,FF,1337,catapult_fpga_latency
Throughput,3.0495707729137123,catapult,FF,1337,FF,1337,catapult_fpga_latency
Throughput,3.0495707729137123,catapult,DSP,34,FF,1337,catapult_fpga_latency
Throughput,3.0495707729137123,catapult,BRAM,1,FF,1337,catapult_fpga_latency
Throughput,2.8931250669035173,catapult,CLB,1498,FF,1531,catapult_fpga_latency
Throughput,2.8931250669035173,catapult,LUT,8975,FF,1531,catapult_fpga_latency
Throughput,2.8931250669035173,catapult,FF,1531,FF,1531,catapult_fpga_latency
Throughput,2.8931250669035173,catapult,DSP,34,FF,1531,catapult_fpga_latency
Throughput,2.8931250669035173,catapult,BRAM,1,FF,1531,catapult_fpga_latency
Throughput,2.9374269315050787,catapult,CLB,1081,FF,1361,catapult_fpga_latency
Throughput,2.9374269315050787,catapult,LUT,5913,FF,1361,catapult_fpga_latency
Throughput,2.9374269315050787,catapult,FF,1361,FF,1361,catapult_fpga_latency
Throughput,2.9374269315050787,catapult,DSP,41,FF,1361,catapult_fpga_latency
Throughput,2.9374269315050787,catapult,BRAM,1,FF,1361,catapult_fpga_latency
Throughput,3.176842091886981,catapult,CLB,1180,FF,1366,catapult_fpga_latency
Throughput,3.176842091886981,catapult,LUT,6712,FF,1366,catapult_fpga_latency
Throughput,3.176842091886981,catapult,FF,1366,FF,1366,catapult_fpga_latency
Throughput,3.176842091886981,catapult,DSP,41,FF,1366,catapult_fpga_latency
Throughput,3.176842091886981,catapult,BRAM,1,FF,1366,catapult_fpga_latency
Throughput,3.164246545433834,catapult,CLB,1567,FF,1528,catapult_fpga_latency
Throughput,3.164246545433834,catapult,LUT,8890,FF,1528,catapult_fpga_latency
Throughput,3.164246545433834,catapult,FF,1528,FF,1528,catapult_fpga_latency
Throughput,3.164246545433834,catapult,DSP,41,FF,1528,catapult_fpga_latency
Throughput,3.164246545433834,catapult,BRAM,1,FF,1528,catapult_fpga_latency
Throughput,3.2407662467713867,catapult,CLB,2122,FF,1680,catapult_fpga_latency
Throughput,3.2407662467713867,catapult,LUT,12884,FF,1680,catapult_fpga_latency
Throughput,3.2407662467713867,catapult,FF,1680,FF,1680,catapult_fpga_latency
Throughput,3.2407662467713867,catapult,DSP,41,FF,1680,catapult_fpga_latency
Throughput,3.2407662467713867,catapult,BRAM,1,FF,1680,catapult_fpga_latency
Throughput,2.7657544286642786,catapult,CLB,966,FF,1510,catapult_fpga_latency
Throughput,2.7657544286642786,catapult,LUT,4780,FF,1510,catapult_fpga_latency
Throughput,2.7657544286642786,catapult,FF,1510,FF,1510,catapult_fpga_latency
Throughput,2.7657544286642786,catapult,DSP,51,FF,1510,catapult_fpga_latency
Throughput,2.7657544286642786,catapult,BRAM,1,FF,1510,catapult_fpga_latency
Throughput,2.934737311663233,catapult,CLB,1084,FF,1457,catapult_fpga_latency
Throughput,2.934737311663233,catapult,LUT,5938,FF,1457,catapult_fpga_latency
Throughput,2.934737311663233,catapult,FF,1457,FF,1457,catapult_fpga_latency
Throughput,2.934737311663233,catapult,DSP,52,FF,1457,catapult_fpga_latency
Throughput,2.934737311663233,catapult,BRAM,1,FF,1457,catapult_fpga_latency
Throughput,2.897987926982296,catapult,CLB,1282,FF,1448,catapult_fpga_latency
Throughput,2.897987926982296,catapult,LUT,7440,FF,1448,catapult_fpga_latency
Throughput,2.897987926982296,catapult,FF,1448,FF,1448,catapult_fpga_latency
Throughput,2.897987926982296,catapult,DSP,52,FF,1448,catapult_fpga_latency
Throughput,2.897987926982296,catapult,BRAM,1,FF,1448,catapult_fpga_latency
Throughput,2.9481653566985266,catapult,CLB,1824,FF,1794,catapult_fpga_latency
Throughput,2.9481653566985266,catapult,LUT,9944,FF,1794,catapult_fpga_latency
Throughput,2.9481653566985266,catapult,FF,1794,FF,1794,catapult_fpga_latency
Throughput,2.9481653566985266,catapult,DSP,52,FF,1794,catapult_fpga_latency
Throughput,2.9481653566985266,catapult,BRAM,1,FF,1794,catapult_fpga_latency
Throughput,2.914780560745484,catapult,CLB,490,FF,735,catapult_fpga_latency
Throughput,2.914780560745484,catapult,LUT,2863,FF,735,catapult_fpga_latency
Throughput,2.914780560745484,catapult,FF,735,FF,735,catapult_fpga_latency
Throughput,2.914780560745484,catapult,DSP,11,FF,735,catapult_fpga_latency
Throughput,2.914780560745484,catapult,BRAM,1,FF,735,catapult_fpga_latency
Throughput,3.289841627024075,catapult,CLB,582,FF,718,catapult_fpga_latency
Throughput,3.289841627024075,catapult,LUT,3179,FF,718,catapult_fpga_latency
Throughput,3.289841627024075,catapult,FF,718,FF,718,catapult_fpga_latency
Throughput,3.289841627024075,catapult,DSP,10,FF,718,catapult_fpga_latency
Throughput,3.289841627024075,catapult,BRAM,1,FF,718,catapult_fpga_latency
Throughput,3.247196046214094,catapult,CLB,686,FF,764,catapult_fpga_latency
Throughput,3.247196046214094,catapult,LUT,3781,FF,764,catapult_fpga_latency
Throughput,3.247196046214094,catapult,FF,764,FF,764,catapult_fpga_latency
Throughput,3.247196046214094,catapult,DSP,11,FF,764,catapult_fpga_latency
Throughput,3.247196046214094,catapult,BRAM,1,FF,764,catapult_fpga_latency
Throughput,3.1629154489442186,catapult,CLB,941,FF,867,catapult_fpga_latency
Throughput,3.1629154489442186,catapult,LUT,5492,FF,867,catapult_fpga_latency
Throughput,3.1629154489442186,catapult,FF,867,FF,867,catapult_fpga_latency
Throughput,3.1629154489442186,catapult,DSP,11,FF,867,catapult_fpga_latency
Throughput,3.1629154489442186,catapult,BRAM,1,FF,867,catapult_fpga_latency
Throughput,3.134648840963591,catapult,CLB,678,FF,826,catapult_fpga_latency
Throughput,3.134648840963591,catapult,LUT,3829,FF,826,catapult_fpga_latency
Throughput,3.134648840963591,catapult,FF,826,FF,826,catapult_fpga_latency
Throughput,3.134648840963591,catapult,DSP,18,FF,826,catapult_fpga_latency
Throughput,3.134648840963591,catapult,BRAM,1,FF,826,catapult_fpga_latency
Throughput,3.2307881184536154,catapult,CLB,740,FF,781,catapult_fpga_latency
Throughput,3.2307881184536154,catapult,LUT,4392,FF,781,catapult_fpga_latency
Throughput,3.2307881184536154,catapult,FF,781,FF,781,catapult_fpga_latency
Throughput,3.2307881184536154,catapult,DSP,18,FF,781,catapult_fpga_latency
Throughput,3.2307881184536154,catapult,BRAM,1,FF,781,catapult_fpga_latency
Throughput,3.2037522346171836,catapult,CLB,992,FF,836,catapult_fpga_latency
Throughput,3.2037522346171836,catapult,LUT,5598,FF,836,catapult_fpga_latency
Throughput,3.2037522346171836,catapult,FF,836,FF,836,catapult_fpga_latency
Throughput,3.2037522346171836,catapult,DSP,18,FF,836,catapult_fpga_latency
Throughput,3.2037522346171836,catapult,BRAM,1,FF,836,catapult_fpga_latency
Throughput,3.2290563405750303,catapult,CLB,1334,FF,905,catapult_fpga_latency
Throughput,3.2290563405750303,catapult,LUT,7717,FF,905,catapult_fpga_latency
Throughput,3.2290563405750303,catapult,FF,905,FF,905,catapult_fpga_latency
Throughput,3.2290563405750303,catapult,DSP,18,FF,905,catapult_fpga_latency
Throughput,3.2290563405750303,catapult,BRAM,1,FF,905,catapult_fpga_latency
Throughput,3.1220438147628964,catapult,CLB,741,FF,922,catapult_fpga_latency
Throughput,3.1220438147628964,catapult,LUT,4265,FF,922,catapult_fpga_latency
Throughput,3.1220438147628964,catapult,FF,922,FF,922,catapult_fpga_latency
Throughput,3.1220438147628964,catapult,DSP,34,FF,922,catapult_fpga_latency
Throughput,3.1220438147628964,catapult,BRAM,1,FF,922,catapult_fpga_latency
Throughput,3.1574128159386197,catapult,CLB,824,FF,906,catapult_fpga_latency
Throughput,3.1574128159386197,catapult,LUT,4692,FF,906,catapult_fpga_latency
Throughput,3.1574128159386197,catapult,FF,906,FF,906,catapult_fpga_latency
Throughput,3.1574128159386197,catapult,DSP,34,FF,906,catapult_fpga_latency
Throughput,3.1574128159386197,catapult,BRAM,1,FF,906,catapult_fpga_latency
Throughput,3.0274498881357266,catapult,CLB,984,FF,922,catapult_fpga_latency
Throughput,3.0274498881357266,catapult,LUT,5843,FF,922,catapult_fpga_latency
Throughput,3.0274498881357266,catapult,FF,922,FF,922,catapult_fpga_latency
Throughput,3.0274498881357266,catapult,DSP,34,FF,922,catapult_fpga_latency
Throughput,3.0274498881357266,catapult,BRAM,1,FF,922,catapult_fpga_latency
Throughput,3.1939595836354284,catapult,CLB,1315,FF,1012,catapult_fpga_latency
Throughput,3.1939595836354284,catapult,LUT,7617,FF,1012,catapult_fpga_latency
Throughput,3.1939595836354284,catapult,FF,1012,FF,1012,catapult_fpga_latency
Throughput,3.1939595836354284,catapult,DSP,34,FF,1012,catapult_fpga_latency
Throughput,3.1939595836354284,catapult,BRAM,1,FF,1012,catapult_fpga_latency
Throughput,2.8838389664321142,catapult,CLB,1034,FF,1105,catapult_fpga_latency
Throughput,2.8838389664321142,catapult,LUT,5555,FF,1105,catapult_fpga_latency
Throughput,2.8838389664321142,catapult,FF,1105,FF,1105,catapult_fpga_latency
Throughput,2.8838389664321142,catapult,DSP,41,FF,1105,catapult_fpga_latency
Throughput,2.8838389664321142,catapult,BRAM,1,FF,1105,catapult_fpga_latency
Throughput,2.952752999258859,catapult,CLB,1167,FF,1157,catapult_fpga_latency
Throughput,2.952752999258859,catapult,LUT,6621,FF,1157,catapult_fpga_latency
Throughput,2.952752999258859,catapult,FF,1157,FF,1157,catapult_fpga_latency
Throughput,2.952752999258859,catapult,DSP,41,FF,1157,catapult_fpga_latency
Throughput,2.952752999258859,catapult,BRAM,1,FF,1157,catapult_fpga_latency
Throughput,2.8787996556955613,catapult,CLB,1439,FF,1239,catapult_fpga_latency
Throughput,2.8787996556955613,catapult,LUT,8356,FF,1239,catapult_fpga_latency
Throughput,2.8787996556955613,catapult,FF,1239,FF,1239,catapult_fpga_latency
Throughput,2.8787996556955613,catapult,DSP,41,FF,1239,catapult_fpga_latency
Throughput,2.8787996556955613,catapult,BRAM,1,FF,1239,catapult_fpga_latency
Throughput,3.0119665430756397,catapult,CLB,2106,FF,1220,catapult_fpga_latency
Throughput,3.0119665430756397,catapult,LUT,11493,FF,1220,catapult_fpga_latency
Throughput,3.0119665430756397,catapult,FF,1220,FF,1220,catapult_fpga_latency
Throughput,3.0119665430756397,catapult,DSP,41,FF,1220,catapult_fpga_latency
Throughput,3.0119665430756397,catapult,BRAM,1,FF,1220,catapult_fpga_latency
Throughput,2.9973952635160046,catapult,CLB,1033,FF,1177,catapult_fpga_latency
Throughput,2.9973952635160046,catapult,LUT,5136,FF,1177,catapult_fpga_latency
Throughput,2.9973952635160046,catapult,FF,1177,FF,1177,catapult_fpga_latency
Throughput,2.9973952635160046,catapult,DSP,52,FF,1177,catapult_fpga_latency
Throughput,2.9973952635160046,catapult,BRAM,1,FF,1177,catapult_fpga_latency
Throughput,3.2037522346171836,catapult,CLB,1113,FF,1175,catapult_fpga_latency
Throughput,3.2037522346171836,catapult,LUT,6122,FF,1175,catapult_fpga_latency
Throughput,3.2037522346171836,catapult,FF,1175,FF,1175,catapult_fpga_latency
Throughput,3.2037522346171836,catapult,DSP,52,FF,1175,catapult_fpga_latency
Throughput,3.2037522346171836,catapult,BRAM,1,FF,1175,catapult_fpga_latency
Throughput,3.1286957718805337,catapult,CLB,1300,FF,1195,catapult_fpga_latency
Throughput,3.1286957718805337,catapult,LUT,7347,FF,1195,catapult_fpga_latency
Throughput,3.1286957718805337,catapult,FF,1195,FF,1195,catapult_fpga_latency
Throughput,3.1286957718805337,catapult,DSP,52,FF,1195,catapult_fpga_latency
Throughput,3.1286957718805337,catapult,BRAM,1,FF,1195,catapult_fpga_latency
Throughput,3.102622336398724,catapult,CLB,1518,FF,1358,catapult_fpga_latency
Throughput,3.102622336398724,catapult,LUT,8679,FF,1358,catapult_fpga_latency
Throughput,3.102622336398724,catapult,FF,1358,FF,1358,catapult_fpga_latency
Throughput,3.102622336398724,catapult,DSP,52,FF,1358,catapult_fpga_latency
Throughput,3.102622336398724,catapult,BRAM,1,FF,1358,catapult_fpga_latency
Throughput,3.17258883248731,catapult,CLB,566,FF,1038,catapult_fpga_latency
Throughput,3.17258883248731,catapult,LUT,3278,FF,1038,catapult_fpga_latency
Throughput,3.17258883248731,catapult,FF,1038,FF,1038,catapult_fpga_latency
Throughput,3.17258883248731,catapult,DSP,10,FF,1038,catapult_fpga_latency
Throughput,3.17258883248731,catapult,BRAM,1,FF,1038,catapult_fpga_latency
Throughput,2.958413580301699,catapult,CLB,670,FF,1069,catapult_fpga_latency
Throughput,2.958413580301699,catapult,LUT,3880,FF,1069,catapult_fpga_latency
Throughput,2.958413580301699,catapult,FF,1069,FF,1069,catapult_fpga_latency
Throughput,2.958413580301699,catapult,DSP,10,FF,1069,catapult_fpga_latency
Throughput,2.958413580301699,catapult,BRAM,1,FF,1069,catapult_fpga_latency
Throughput,3.167092640626831,catapult,CLB,857,FF,1179,catapult_fpga_latency
Throughput,3.167092640626831,catapult,LUT,5141,FF,1179,catapult_fpga_latency
Throughput,3.167092640626831,catapult,FF,1179,FF,1179,catapult_fpga_latency
Throughput,3.167092640626831,catapult,DSP,10,FF,1179,catapult_fpga_latency
Throughput,3.167092640626831,catapult,BRAM,1,FF,1179,catapult_fpga_latency
Throughput,3.165388377326956,catapult,CLB,1323,FF,1458,catapult_fpga_latency
Throughput,3.165388377326956,catapult,LUT,7961,FF,1458,catapult_fpga_latency
Throughput,3.165388377326956,catapult,FF,1458,FF,1458,catapult_fpga_latency
Throughput,3.165388377326956,catapult,DSP,10,FF,1458,catapult_fpga_latency
Throughput,3.165388377326956,catapult,BRAM,1,FF,1458,catapult_fpga_latency
Throughput,3.032002789442566,catapult,CLB,889,FF,1258,catapult_fpga_latency
Throughput,3.032002789442566,catapult,LUT,5218,FF,1258,catapult_fpga_latency
Throughput,3.032002789442566,catapult,FF,1258,FF,1258,catapult_fpga_latency
Throughput,3.032002789442566,catapult,DSP,17,FF,1258,catapult_fpga_latency
Throughput,3.032002789442566,catapult,BRAM,1,FF,1258,catapult_fpga_latency
Throughput,3.149407911312673,catapult,CLB,963,FF,1123,catapult_fpga_latency
Throughput,3.149407911312673,catapult,LUT,5796,FF,1123,catapult_fpga_latency
Throughput,3.149407911312673,catapult,FF,1123,FF,1123,catapult_fpga_latency
Throughput,3.149407911312673,catapult,DSP,17,FF,1123,catapult_fpga_latency
Throughput,3.149407911312673,catapult,BRAM,1,FF,1123,catapult_fpga_latency
Throughput,3.078116438988654,catapult,CLB,1344,FF,1276,catapult_fpga_latency
Throughput,3.078116438988654,catapult,LUT,8158,FF,1276,catapult_fpga_latency
Throughput,3.078116438988654,catapult,FF,1276,FF,1276,catapult_fpga_latency
Throughput,3.078116438988654,catapult,DSP,17,FF,1276,catapult_fpga_latency
Throughput,3.078116438988654,catapult,BRAM,1,FF,1276,catapult_fpga_latency
Throughput,3.203249376167184,catapult,CLB,2018,FF,1564,catapult_fpga_latency
Throughput,3.203249376167184,catapult,LUT,12602,FF,1564,catapult_fpga_latency
Throughput,3.203249376167184,catapult,FF,1564,FF,1564,catapult_fpga_latency
Throughput,3.203249376167184,catapult,DSP,17,FF,1564,catapult_fpga_latency
Throughput,3.203249376167184,catapult,BRAM,1,FF,1564,catapult_fpga_latency
Throughput,3.1060627238306453,catapult,CLB,1015,FF,1601,catapult_fpga_latency
Throughput,3.1060627238306453,catapult,LUT,5432,FF,1601,catapult_fpga_latency
Throughput,3.1060627238306453,catapult,FF,1601,FF,1601,catapult_fpga_latency
Throughput,3.1060627238306453,catapult,DSP,34,FF,1601,catapult_fpga_latency
Throughput,3.1060627238306453,catapult,BRAM,1,FF,1601,catapult_fpga_latency
Throughput,3.0679646202319995,catapult,CLB,979,FF,1539,catapult_fpga_latency
Throughput,3.0679646202319995,catapult,LUT,5923,FF,1539,catapult_fpga_latency
Throughput,3.0679646202319995,catapult,FF,1539,FF,1539,catapult_fpga_latency
Throughput,3.0679646202319995,catapult,DSP,34,FF,1539,catapult_fpga_latency
Throughput,3.0679646202319995,catapult,BRAM,1,FF,1539,catapult_fpga_latency
Throughput,2.999580058791769,catapult,CLB,1431,FF,1706,catapult_fpga_latency
Throughput,2.999580058791769,catapult,LUT,7841,FF,1706,catapult_fpga_latency
Throughput,2.999580058791769,catapult,FF,1706,FF,1706,catapult_fpga_latency
Throughput,2.999580058791769,catapult,DSP,34,FF,1706,catapult_fpga_latency
Throughput,2.999580058791769,catapult,BRAM,1,FF,1706,catapult_fpga_latency
Throughput,3.038423908750053,catapult,CLB,2066,FF,1993,catapult_fpga_latency
Throughput,3.038423908750053,catapult,LUT,12620,FF,1993,catapult_fpga_latency
Throughput,3.038423908750053,catapult,FF,1993,FF,1993,catapult_fpga_latency
Throughput,3.038423908750053,catapult,DSP,34,FF,1993,catapult_fpga_latency
Throughput,3.038423908750053,catapult,BRAM,1,FF,1993,catapult_fpga_latency
Throughput,3.016381970481686,catapult,CLB,1353,FF,1541,catapult_fpga_latency
Throughput,3.016381970481686,catapult,LUT,7955,FF,1541,catapult_fpga_latency
Throughput,3.016381970481686,catapult,FF,1541,FF,1541,catapult_fpga_latency
Throughput,3.016381970481686,catapult,DSP,41,FF,1541,catapult_fpga_latency
Throughput,3.016381970481686,catapult,BRAM,1,FF,1541,catapult_fpga_latency
Throughput,2.6522736615964035,catapult,CLB,1349,FF,1491,catapult_fpga_latency
Throughput,2.6522736615964035,catapult,LUT,8435,FF,1491,catapult_fpga_latency
Throughput,2.6522736615964035,catapult,FF,1491,FF,1491,catapult_fpga_latency
Throughput,2.6522736615964035,catapult,DSP,41,FF,1491,catapult_fpga_latency
Throughput,2.6522736615964035,catapult,BRAM,1,FF,1491,catapult_fpga_latency
Throughput,3.023093410563293,catapult,CLB,2083,FF,1713,catapult_fpga_latency
Throughput,3.023093410563293,catapult,LUT,12721,FF,1713,catapult_fpga_latency
Throughput,3.023093410563293,catapult,FF,1713,FF,1713,catapult_fpga_latency
Throughput,3.023093410563293,catapult,DSP,41,FF,1713,catapult_fpga_latency
Throughput,3.023093410563293,catapult,BRAM,1,FF,1713,catapult_fpga_latency
Throughput,2.97001179094681,catapult,CLB,1220,FF,1638,catapult_fpga_latency
Throughput,2.97001179094681,catapult,LUT,6511,FF,1638,catapult_fpga_latency
Throughput,2.97001179094681,catapult,FF,1638,FF,1638,catapult_fpga_latency
Throughput,2.97001179094681,catapult,DSP,55,FF,1638,catapult_fpga_latency
Throughput,2.97001179094681,catapult,BRAM,1,FF,1638,catapult_fpga_latency
Throughput,3.1234382808595704,catapult,CLB,1750,FF,1695,catapult_fpga_latency
Throughput,3.1234382808595704,catapult,LUT,9523,FF,1695,catapult_fpga_latency
Throughput,3.1234382808595704,catapult,FF,1695,FF,1695,catapult_fpga_latency
Throughput,3.1234382808595704,catapult,DSP,52,FF,1695,catapult_fpga_latency
Throughput,3.1234382808595704,catapult,BRAM,1,FF,1695,catapult_fpga_latency
Throughput,3.870553218171473,catapult,CLB,401,FF,677,catapult_fpga_latency
Throughput,3.870553218171473,catapult,LUT,2112,FF,677,catapult_fpga_latency
Throughput,3.870553218171473,catapult,FF,677,FF,677,catapult_fpga_latency
Throughput,3.870553218171473,catapult,DSP,14,FF,677,catapult_fpga_latency
Throughput,3.870553218171473,catapult,BRAM,1,FF,677,catapult_fpga_latency
Throughput,3.6983069150942693,catapult,CLB,415,FF,749,catapult_fpga_latency
Throughput,3.6983069150942693,catapult,LUT,2315,FF,749,catapult_fpga_latency
Throughput,3.6983069150942693,catapult,FF,749,FF,749,catapult_fpga_latency
Throughput,3.6983069150942693,catapult,DSP,14,FF,749,catapult_fpga_latency
Throughput,3.6983069150942693,catapult,BRAM,1,FF,749,catapult_fpga_latency
Throughput,3.7862868263722453,catapult,CLB,529,FF,721,catapult_fpga_latency
Throughput,3.7862868263722453,catapult,LUT,2645,FF,721,catapult_fpga_latency
Throughput,3.7862868263722453,catapult,FF,721,FF,721,catapult_fpga_latency
Throughput,3.7862868263722453,catapult,DSP,14,FF,721,catapult_fpga_latency
Throughput,3.7862868263722453,catapult,BRAM,1,FF,721,catapult_fpga_latency
Throughput,3.7719337950180294,catapult,CLB,630,FF,804,catapult_fpga_latency
Throughput,3.7719337950180294,catapult,LUT,3323,FF,804,catapult_fpga_latency
Throughput,3.7719337950180294,catapult,FF,804,FF,804,catapult_fpga_latency
Throughput,3.7719337950180294,catapult,DSP,14,FF,804,catapult_fpga_latency
Throughput,3.7719337950180294,catapult,BRAM,1,FF,804,catapult_fpga_latency
Throughput,3.5627253423779055,catapult,CLB,554,FF,956,catapult_fpga_latency
Throughput,3.5627253423779055,catapult,LUT,2968,FF,956,catapult_fpga_latency
Throughput,3.5627253423779055,catapult,FF,956,FF,956,catapult_fpga_latency
Throughput,3.5627253423779055,catapult,DSP,29,FF,956,catapult_fpga_latency
Throughput,3.5627253423779055,catapult,BRAM,1,FF,956,catapult_fpga_latency
Throughput,3.344638210484772,catapult,CLB,619,FF,930,catapult_fpga_latency
Throughput,3.344638210484772,catapult,LUT,3277,FF,930,catapult_fpga_latency
Throughput,3.344638210484772,catapult,FF,930,FF,930,catapult_fpga_latency
Throughput,3.344638210484772,catapult,DSP,29,FF,930,catapult_fpga_latency
Throughput,3.344638210484772,catapult,BRAM,1,FF,930,catapult_fpga_latency
Throughput,3.557541454251796,catapult,CLB,675,FF,989,catapult_fpga_latency
Throughput,3.557541454251796,catapult,LUT,3655,FF,989,catapult_fpga_latency
Throughput,3.557541454251796,catapult,FF,989,FF,989,catapult_fpga_latency
Throughput,3.557541454251796,catapult,DSP,29,FF,989,catapult_fpga_latency
Throughput,3.557541454251796,catapult,BRAM,1,FF,989,catapult_fpga_latency
Throughput,3.7071362372567194,catapult,CLB,916,FF,1128,catapult_fpga_latency
Throughput,3.7071362372567194,catapult,LUT,4507,FF,1128,catapult_fpga_latency
Throughput,3.7071362372567194,catapult,FF,1128,FF,1128,catapult_fpga_latency
Throughput,3.7071362372567194,catapult,DSP,29,FF,1128,catapult_fpga_latency
Throughput,3.7071362372567194,catapult,BRAM,1,FF,1128,catapult_fpga_latency
Throughput,3.722093603209933,catapult,CLB,693,FF,1014,catapult_fpga_latency
Throughput,3.722093603209933,catapult,LUT,3398,FF,1014,catapult_fpga_latency
Throughput,3.722093603209933,catapult,FF,1014,FF,1014,catapult_fpga_latency
Throughput,3.722093603209933,catapult,DSP,41,FF,1014,catapult_fpga_latency
Throughput,3.722093603209933,catapult,BRAM,1,FF,1014,catapult_fpga_latency
Throughput,3.5525871716077235,catapult,CLB,724,FF,993,catapult_fpga_latency
Throughput,3.5525871716077235,catapult,LUT,3716,FF,993,catapult_fpga_latency
Throughput,3.5525871716077235,catapult,FF,993,FF,993,catapult_fpga_latency
Throughput,3.5525871716077235,catapult,DSP,41,FF,993,catapult_fpga_latency
Throughput,3.5525871716077235,catapult,BRAM,1,FF,993,catapult_fpga_latency
Throughput,3.648902592545292,catapult,CLB,779,FF,991,catapult_fpga_latency
Throughput,3.648902592545292,catapult,LUT,3995,FF,991,catapult_fpga_latency
Throughput,3.648902592545292,catapult,FF,991,FF,991,catapult_fpga_latency
Throughput,3.648902592545292,catapult,DSP,41,FF,991,catapult_fpga_latency
Throughput,3.648902592545292,catapult,BRAM,1,FF,991,catapult_fpga_latency
Throughput,3.7058311252756213,catapult,CLB,950,FF,1214,catapult_fpga_latency
Throughput,3.7058311252756213,catapult,LUT,4876,FF,1214,catapult_fpga_latency
Throughput,3.7058311252756213,catapult,FF,1214,FF,1214,catapult_fpga_latency
Throughput,3.7058311252756213,catapult,DSP,41,FF,1214,catapult_fpga_latency
Throughput,3.7058311252756213,catapult,BRAM,1,FF,1214,catapult_fpga_latency
Throughput,3.4851948920983657,catapult,CLB,809,FF,1269,catapult_fpga_latency
Throughput,3.4851948920983657,catapult,LUT,4449,FF,1269,catapult_fpga_latency
Throughput,3.4851948920983657,catapult,FF,1269,FF,1269,catapult_fpga_latency
Throughput,3.4851948920983657,catapult,DSP,53,FF,1269,catapult_fpga_latency
Throughput,3.4851948920983657,catapult,BRAM,1,FF,1269,catapult_fpga_latency
Throughput,3.3905545930147793,catapult,CLB,960,FF,1147,catapult_fpga_latency
Throughput,3.3905545930147793,catapult,LUT,4782,FF,1147,catapult_fpga_latency
Throughput,3.3905545930147793,catapult,FF,1147,FF,1147,catapult_fpga_latency
Throughput,3.3905545930147793,catapult,DSP,53,FF,1147,catapult_fpga_latency
Throughput,3.3905545930147793,catapult,BRAM,1,FF,1147,catapult_fpga_latency
Throughput,3.515408033410438,catapult,CLB,1023,FF,1161,catapult_fpga_latency
Throughput,3.515408033410438,catapult,LUT,5279,FF,1161,catapult_fpga_latency
Throughput,3.515408033410438,catapult,FF,1161,FF,1161,catapult_fpga_latency
Throughput,3.515408033410438,catapult,DSP,53,FF,1161,catapult_fpga_latency
Throughput,3.515408033410438,catapult,BRAM,1,FF,1161,catapult_fpga_latency
Throughput,3.5404245677141604,catapult,CLB,1266,FF,1366,catapult_fpga_latency
Throughput,3.5404245677141604,catapult,LUT,6471,FF,1366,catapult_fpga_latency
Throughput,3.5404245677141604,catapult,FF,1366,FF,1366,catapult_fpga_latency
Throughput,3.5404245677141604,catapult,DSP,53,FF,1366,catapult_fpga_latency
Throughput,3.5404245677141604,catapult,BRAM,1,FF,1366,catapult_fpga_latency
Throughput,3.8849586057660557,catapult,CLB,1396,FF,758,catapult_fpga_latency
Throughput,3.8849586057660557,catapult,LUT,5858,FF,758,catapult_fpga_latency
Throughput,3.8849586057660557,catapult,FF,758,FF,758,catapult_fpga_latency
Throughput,3.8849586057660557,catapult,DSP,125,FF,758,catapult_fpga_latency
Throughput,3.8849586057660557,catapult,BRAM,1,FF,758,catapult_fpga_latency
Throughput,3.722744854235925,catapult,CLB,1437,FF,723,catapult_fpga_latency
Throughput,3.722744854235925,catapult,LUT,6082,FF,723,catapult_fpga_latency
Throughput,3.722744854235925,catapult,FF,723,FF,723,catapult_fpga_latency
Throughput,3.722744854235925,catapult,DSP,125,FF,723,catapult_fpga_latency
Throughput,3.722744854235925,catapult,BRAM,1,FF,723,catapult_fpga_latency
Throughput,3.4826095890172426,catapult,CLB,1411,FF,708,catapult_fpga_latency
Throughput,3.4826095890172426,catapult,LUT,6362,FF,708,catapult_fpga_latency
Throughput,3.4826095890172426,catapult,FF,708,FF,708,catapult_fpga_latency
Throughput,3.4826095890172426,catapult,DSP,125,FF,708,catapult_fpga_latency
Throughput,3.4826095890172426,catapult,BRAM,1,FF,708,catapult_fpga_latency
Throughput,3.6196474463387265,catapult,CLB,1716,FF,1106,catapult_fpga_latency
Throughput,3.6196474463387265,catapult,LUT,7511,FF,1106,catapult_fpga_latency
Throughput,3.6196474463387265,catapult,FF,1106,FF,1106,catapult_fpga_latency
Throughput,3.6196474463387265,catapult,DSP,125,FF,1106,catapult_fpga_latency
Throughput,3.6196474463387265,catapult,BRAM,1,FF,1106,catapult_fpga_latency
Throughput,3.7578727433974173,catapult,CLB,416,FF,759,catapult_fpga_latency
Throughput,3.7578727433974173,catapult,LUT,2406,FF,759,catapult_fpga_latency
Throughput,3.7578727433974173,catapult,FF,759,FF,759,catapult_fpga_latency
Throughput,3.7578727433974173,catapult,DSP,13,FF,759,catapult_fpga_latency
Throughput,3.7578727433974173,catapult,BRAM,1,FF,759,catapult_fpga_latency
Throughput,4.022607051630161,catapult,CLB,498,FF,731,catapult_fpga_latency
Throughput,4.022607051630161,catapult,LUT,2677,FF,731,catapult_fpga_latency
Throughput,4.022607051630161,catapult,FF,731,FF,731,catapult_fpga_latency
Throughput,4.022607051630161,catapult,DSP,13,FF,731,catapult_fpga_latency
Throughput,4.022607051630161,catapult,BRAM,1,FF,731,catapult_fpga_latency
Throughput,3.755262060962924,catapult,CLB,614,FF,816,catapult_fpga_latency
Throughput,3.755262060962924,catapult,LUT,3243,FF,816,catapult_fpga_latency
Throughput,3.755262060962924,catapult,FF,816,FF,816,catapult_fpga_latency
Throughput,3.755262060962924,catapult,DSP,13,FF,816,catapult_fpga_latency
Throughput,3.755262060962924,catapult,BRAM,1,FF,816,catapult_fpga_latency
Throughput,3.7394780436546666,catapult,CLB,823,FF,872,catapult_fpga_latency
Throughput,3.7394780436546666,catapult,LUT,4475,FF,872,catapult_fpga_latency
Throughput,3.7394780436546666,catapult,FF,872,FF,872,catapult_fpga_latency
Throughput,3.7394780436546666,catapult,DSP,13,FF,872,catapult_fpga_latency
Throughput,3.7394780436546666,catapult,BRAM,1,FF,872,catapult_fpga_latency
Throughput,3.4979099987757314,catapult,CLB,589,FF,974,catapult_fpga_latency
Throughput,3.4979099987757314,catapult,LUT,3269,FF,974,catapult_fpga_latency
Throughput,3.4979099987757314,catapult,FF,974,FF,974,catapult_fpga_latency
Throughput,3.4979099987757314,catapult,DSP,28,FF,974,catapult_fpga_latency
Throughput,3.4979099987757314,catapult,BRAM,1,FF,974,catapult_fpga_latency
Throughput,3.7353853049942103,catapult,CLB,660,FF,1020,catapult_fpga_latency
Throughput,3.7353853049942103,catapult,LUT,3522,FF,1020,catapult_fpga_latency
Throughput,3.7353853049942103,catapult,FF,1020,FF,1020,catapult_fpga_latency
Throughput,3.7353853049942103,catapult,DSP,28,FF,1020,catapult_fpga_latency
Throughput,3.7353853049942103,catapult,BRAM,1,FF,1020,catapult_fpga_latency
Throughput,3.333922326277642,catapult,CLB,767,FF,1022,catapult_fpga_latency
Throughput,3.333922326277642,catapult,LUT,4354,FF,1022,catapult_fpga_latency
Throughput,3.333922326277642,catapult,FF,1022,FF,1022,catapult_fpga_latency
Throughput,3.333922326277642,catapult,DSP,28,FF,1022,catapult_fpga_latency
Throughput,3.333922326277642,catapult,BRAM,1,FF,1022,catapult_fpga_latency
Throughput,3.903840598380687,catapult,CLB,1047,FF,1116,catapult_fpga_latency
Throughput,3.903840598380687,catapult,LUT,5974,FF,1116,catapult_fpga_latency
Throughput,3.903840598380687,catapult,FF,1116,FF,1116,catapult_fpga_latency
Throughput,3.903840598380687,catapult,DSP,28,FF,1116,catapult_fpga_latency
Throughput,3.903840598380687,catapult,BRAM,1,FF,1116,catapult_fpga_latency
Throughput,3.639897646078192,catapult,CLB,686,FF,1022,catapult_fpga_latency
Throughput,3.639897646078192,catapult,LUT,3516,FF,1022,catapult_fpga_latency
Throughput,3.639897646078192,catapult,FF,1022,FF,1022,catapult_fpga_latency
Throughput,3.639897646078192,catapult,DSP,40,FF,1022,catapult_fpga_latency
Throughput,3.639897646078192,catapult,BRAM,1,FF,1022,catapult_fpga_latency
Throughput,3.955445857857098,catapult,CLB,801,FF,1034,catapult_fpga_latency
Throughput,3.955445857857098,catapult,LUT,3941,FF,1034,catapult_fpga_latency
Throughput,3.955445857857098,catapult,FF,1034,FF,1034,catapult_fpga_latency
Throughput,3.955445857857098,catapult,DSP,40,FF,1034,catapult_fpga_latency
Throughput,3.955445857857098,catapult,BRAM,1,FF,1034,catapult_fpga_latency
Throughput,3.5306246381109747,catapult,CLB,918,FF,1087,catapult_fpga_latency
Throughput,3.5306246381109747,catapult,LUT,4646,FF,1087,catapult_fpga_latency
Throughput,3.5306246381109747,catapult,FF,1087,FF,1087,catapult_fpga_latency
Throughput,3.5306246381109747,catapult,DSP,40,FF,1087,catapult_fpga_latency
Throughput,3.5306246381109747,catapult,BRAM,1,FF,1087,catapult_fpga_latency
Throughput,3.93007608627303,catapult,CLB,1208,FF,1255,catapult_fpga_latency
Throughput,3.93007608627303,catapult,LUT,6088,FF,1255,catapult_fpga_latency
Throughput,3.93007608627303,catapult,FF,1255,FF,1255,catapult_fpga_latency
Throughput,3.93007608627303,catapult,DSP,40,FF,1255,catapult_fpga_latency
Throughput,3.93007608627303,catapult,BRAM,1,FF,1255,catapult_fpga_latency
Throughput,3.3821947738326354,catapult,CLB,982,FF,1398,catapult_fpga_latency
Throughput,3.3821947738326354,catapult,LUT,4713,FF,1398,catapult_fpga_latency
Throughput,3.3821947738326354,catapult,FF,1398,FF,1398,catapult_fpga_latency
Throughput,3.3821947738326354,catapult,DSP,52,FF,1398,catapult_fpga_latency
Throughput,3.3821947738326354,catapult,BRAM,1,FF,1398,catapult_fpga_latency
Throughput,3.4905354132270348,catapult,CLB,1027,FF,1434,catapult_fpga_latency
Throughput,3.4905354132270348,catapult,LUT,5237,FF,1434,catapult_fpga_latency
Throughput,3.4905354132270348,catapult,FF,1434,FF,1434,catapult_fpga_latency
Throughput,3.4905354132270348,catapult,DSP,53,FF,1434,catapult_fpga_latency
Throughput,3.4905354132270348,catapult,BRAM,1,FF,1434,catapult_fpga_latency
Throughput,3.6237529760071316,catapult,CLB,1258,FF,1338,catapult_fpga_latency
Throughput,3.6237529760071316,catapult,LUT,6193,FF,1338,catapult_fpga_latency
Throughput,3.6237529760071316,catapult,FF,1338,FF,1338,catapult_fpga_latency
Throughput,3.6237529760071316,catapult,DSP,53,FF,1338,catapult_fpga_latency
Throughput,3.6237529760071316,catapult,BRAM,1,FF,1338,catapult_fpga_latency
Throughput,3.6877507670521594,catapult,CLB,1497,FF,1339,catapult_fpga_latency
Throughput,3.6877507670521594,catapult,LUT,8295,FF,1339,catapult_fpga_latency
Throughput,3.6877507670521594,catapult,FF,1339,FF,1339,catapult_fpga_latency
Throughput,3.6877507670521594,catapult,DSP,53,FF,1339,catapult_fpga_latency
Throughput,3.6877507670521594,catapult,BRAM,1,FF,1339,catapult_fpga_latency
Throughput,3.875638511444761,catapult,CLB,1454,FF,779,catapult_fpga_latency
Throughput,3.875638511444761,catapult,LUT,6139,FF,779,catapult_fpga_latency
Throughput,3.875638511444761,catapult,FF,779,FF,779,catapult_fpga_latency
Throughput,3.875638511444761,catapult,DSP,125,FF,779,catapult_fpga_latency
Throughput,3.875638511444761,catapult,BRAM,1,FF,779,catapult_fpga_latency
Throughput,3.6637149336684414,catapult,CLB,1595,FF,847,catapult_fpga_latency
Throughput,3.6637149336684414,catapult,LUT,6580,FF,847,catapult_fpga_latency
Throughput,3.6637149336684414,catapult,FF,847,FF,847,catapult_fpga_latency
Throughput,3.6637149336684414,catapult,DSP,125,FF,847,catapult_fpga_latency
Throughput,3.6637149336684414,catapult,BRAM,1,FF,847,catapult_fpga_latency
Throughput,3.3974199992525675,catapult,CLB,1499,FF,829,catapult_fpga_latency
Throughput,3.3974199992525675,catapult,LUT,7277,FF,829,catapult_fpga_latency
Throughput,3.3974199992525675,catapult,FF,829,FF,829,catapult_fpga_latency
Throughput,3.3974199992525675,catapult,DSP,125,FF,829,catapult_fpga_latency
Throughput,3.3974199992525675,catapult,BRAM,1,FF,829,catapult_fpga_latency
Throughput,3.7061744866948336,catapult,CLB,1909,FF,1160,catapult_fpga_latency
Throughput,3.7061744866948336,catapult,LUT,9335,FF,1160,catapult_fpga_latency
Throughput,3.7061744866948336,catapult,FF,1160,FF,1160,catapult_fpga_latency
Throughput,3.7061744866948336,catapult,DSP,125,FF,1160,catapult_fpga_latency
Throughput,3.7061744866948336,catapult,BRAM,1,FF,1160,catapult_fpga_latency
Throughput,3.4976653084066385,catapult,CLB,560,FF,1003,catapult_fpga_latency
Throughput,3.4976653084066385,catapult,LUT,2956,FF,1003,catapult_fpga_latency
Throughput,3.4976653084066385,catapult,FF,1003,FF,1003,catapult_fpga_latency
Throughput,3.4976653084066385,catapult,DSP,14,FF,1003,catapult_fpga_latency
Throughput,3.4976653084066385,catapult,BRAM,1,FF,1003,catapult_fpga_latency
Throughput,3.5910639963514788,catapult,CLB,568,FF,960,catapult_fpga_latency
Throughput,3.5910639963514788,catapult,LUT,3422,FF,960,catapult_fpga_latency
Throughput,3.5910639963514788,catapult,FF,960,FF,960,catapult_fpga_latency
Throughput,3.5910639963514788,catapult,DSP,14,FF,960,catapult_fpga_latency
Throughput,3.5910639963514788,catapult,BRAM,1,FF,960,catapult_fpga_latency
Throughput,3.646055514841269,catapult,CLB,780,FF,1041,catapult_fpga_latency
Throughput,3.646055514841269,catapult,LUT,4482,FF,1041,catapult_fpga_latency
Throughput,3.646055514841269,catapult,FF,1041,FF,1041,catapult_fpga_latency
Throughput,3.646055514841269,catapult,DSP,14,FF,1041,catapult_fpga_latency
Throughput,3.646055514841269,catapult,BRAM,1,FF,1041,catapult_fpga_latency
Throughput,3.479870688005234,catapult,CLB,1106,FF,1246,catapult_fpga_latency
Throughput,3.479870688005234,catapult,LUT,6361,FF,1246,catapult_fpga_latency
Throughput,3.479870688005234,catapult,FF,1246,FF,1246,catapult_fpga_latency
Throughput,3.479870688005234,catapult,DSP,14,FF,1246,catapult_fpga_latency
Throughput,3.479870688005234,catapult,BRAM,1,FF,1246,catapult_fpga_latency
Throughput,3.4925347070636517,catapult,CLB,742,FF,1163,catapult_fpga_latency
Throughput,3.4925347070636517,catapult,LUT,4324,FF,1163,catapult_fpga_latency
Throughput,3.4925347070636517,catapult,FF,1163,FF,1163,catapult_fpga_latency
Throughput,3.4925347070636517,catapult,DSP,28,FF,1163,catapult_fpga_latency
Throughput,3.4925347070636517,catapult,BRAM,1,FF,1163,catapult_fpga_latency
Throughput,3.5958934896348373,catapult,CLB,857,FF,1111,catapult_fpga_latency
Throughput,3.5958934896348373,catapult,LUT,4794,FF,1111,catapult_fpga_latency
Throughput,3.5958934896348373,catapult,FF,1111,FF,1111,catapult_fpga_latency
Throughput,3.5958934896348373,catapult,DSP,28,FF,1111,catapult_fpga_latency
Throughput,3.5958934896348373,catapult,BRAM,1,FF,1111,catapult_fpga_latency
Throughput,3.8835102272241837,catapult,CLB,1132,FF,1277,catapult_fpga_latency
Throughput,3.8835102272241837,catapult,LUT,6205,FF,1277,catapult_fpga_latency
Throughput,3.8835102272241837,catapult,FF,1277,FF,1277,catapult_fpga_latency
Throughput,3.8835102272241837,catapult,DSP,28,FF,1277,catapult_fpga_latency
Throughput,3.8835102272241837,catapult,BRAM,1,FF,1277,catapult_fpga_latency
Throughput,4.039441102928999,catapult,CLB,1564,FF,1329,catapult_fpga_latency
Throughput,4.039441102928999,catapult,LUT,9388,FF,1329,catapult_fpga_latency
Throughput,4.039441102928999,catapult,FF,1329,FF,1329,catapult_fpga_latency
Throughput,4.039441102928999,catapult,DSP,28,FF,1329,catapult_fpga_latency
Throughput,4.039441102928999,catapult,BRAM,1,FF,1329,catapult_fpga_latency
Throughput,3.6914944276891615,catapult,CLB,818,FF,1285,catapult_fpga_latency
Throughput,3.6914944276891615,catapult,LUT,4317,FF,1285,catapult_fpga_latency
Throughput,3.6914944276891615,catapult,FF,1285,FF,1285,catapult_fpga_latency
Throughput,3.6914944276891615,catapult,DSP,41,FF,1285,catapult_fpga_latency
Throughput,3.6914944276891615,catapult,BRAM,1,FF,1285,catapult_fpga_latency
Throughput,3.6506209706271036,catapult,CLB,889,FF,1369,catapult_fpga_latency
Throughput,3.6506209706271036,catapult,LUT,4653,FF,1369,catapult_fpga_latency
Throughput,3.6506209706271036,catapult,FF,1369,FF,1369,catapult_fpga_latency
Throughput,3.6506209706271036,catapult,DSP,41,FF,1369,catapult_fpga_latency
Throughput,3.6506209706271036,catapult,BRAM,1,FF,1369,catapult_fpga_latency
Throughput,3.605773564631688,catapult,CLB,1253,FF,1441,catapult_fpga_latency
Throughput,3.605773564631688,catapult,LUT,5960,FF,1441,catapult_fpga_latency
Throughput,3.605773564631688,catapult,FF,1441,FF,1441,catapult_fpga_latency
Throughput,3.605773564631688,catapult,DSP,41,FF,1441,catapult_fpga_latency
Throughput,3.605773564631688,catapult,BRAM,1,FF,1441,catapult_fpga_latency
Throughput,3.3025317208171785,catapult,CLB,1485,FF,1542,catapult_fpga_latency
Throughput,3.3025317208171785,catapult,LUT,8699,FF,1542,catapult_fpga_latency
Throughput,3.3025317208171785,catapult,FF,1542,FF,1542,catapult_fpga_latency
Throughput,3.3025317208171785,catapult,DSP,41,FF,1542,catapult_fpga_latency
Throughput,3.3025317208171785,catapult,BRAM,1,FF,1542,catapult_fpga_latency
Throughput,3.5716199082093687,catapult,CLB,1170,FF,1662,catapult_fpga_latency
Throughput,3.5716199082093687,catapult,LUT,6057,FF,1662,catapult_fpga_latency
Throughput,3.5716199082093687,catapult,FF,1662,FF,1662,catapult_fpga_latency
Throughput,3.5716199082093687,catapult,DSP,56,FF,1662,catapult_fpga_latency
Throughput,3.5716199082093687,catapult,BRAM,1,FF,1662,catapult_fpga_latency
Throughput,3.613983223889875,catapult,CLB,1242,FF,1621,catapult_fpga_latency
Throughput,3.613983223889875,catapult,LUT,6789,FF,1621,catapult_fpga_latency
Throughput,3.613983223889875,catapult,FF,1621,FF,1621,catapult_fpga_latency
Throughput,3.613983223889875,catapult,DSP,53,FF,1621,catapult_fpga_latency
Throughput,3.613983223889875,catapult,BRAM,1,FF,1621,catapult_fpga_latency
Throughput,3.7943896155145005,catapult,CLB,1681,FF,1568,catapult_fpga_latency
Throughput,3.7943896155145005,catapult,LUT,9656,FF,1568,catapult_fpga_latency
Throughput,3.7943896155145005,catapult,FF,1568,FF,1568,catapult_fpga_latency
Throughput,3.7943896155145005,catapult,DSP,53,FF,1568,catapult_fpga_latency
Throughput,3.7943896155145005,catapult,BRAM,1,FF,1568,catapult_fpga_latency
Throughput,3.972541791139643,catapult,CLB,2290,FF,1812,catapult_fpga_latency
Throughput,3.972541791139643,catapult,LUT,13263,FF,1812,catapult_fpga_latency
Throughput,3.972541791139643,catapult,FF,1812,FF,1812,catapult_fpga_latency
Throughput,3.972541791139643,catapult,DSP,53,FF,1812,catapult_fpga_latency
Throughput,3.972541791139643,catapult,BRAM,1,FF,1812,catapult_fpga_latency
Throughput,3.6404806890701846,catapult,CLB,1576,FF,1128,catapult_fpga_latency
Throughput,3.6404806890701846,catapult,LUT,6590,FF,1128,catapult_fpga_latency
Throughput,3.6404806890701846,catapult,FF,1128,FF,1128,catapult_fpga_latency
Throughput,3.6404806890701846,catapult,DSP,125,FF,1128,catapult_fpga_latency
Throughput,3.6404806890701846,catapult,BRAM,1,FF,1128,catapult_fpga_latency
Throughput,3.7559814003801058,catapult,CLB,1690,FF,1252,catapult_fpga_latency
Throughput,3.7559814003801058,catapult,LUT,7524,FF,1252,catapult_fpga_latency
Throughput,3.7559814003801058,catapult,FF,1252,FF,1252,catapult_fpga_latency
Throughput,3.7559814003801058,catapult,DSP,125,FF,1252,catapult_fpga_latency
Throughput,3.7559814003801058,catapult,BRAM,1,FF,1252,catapult_fpga_latency
Throughput,3.385664419714047,catapult,CLB,1611,FF,1299,catapult_fpga_latency
Throughput,3.385664419714047,catapult,LUT,8853,FF,1299,catapult_fpga_latency
Throughput,3.385664419714047,catapult,FF,1299,FF,1299,catapult_fpga_latency
Throughput,3.385664419714047,catapult,DSP,125,FF,1299,catapult_fpga_latency
Throughput,3.385664419714047,catapult,BRAM,1,FF,1299,catapult_fpga_latency
Throughput,3.520469771486307,catapult,CLB,2227,FF,1566,catapult_fpga_latency
Throughput,3.520469771486307,catapult,LUT,11399,FF,1566,catapult_fpga_latency
Throughput,3.520469771486307,catapult,FF,1566,FF,1566,catapult_fpga_latency
Throughput,3.520469771486307,catapult,DSP,125,FF,1566,catapult_fpga_latency
Throughput,3.520469771486307,catapult,BRAM,1,FF,1566,catapult_fpga_latency
Throughput,3.919601141387852,catapult,CLB,454,FF,766,catapult_fpga_latency
Throughput,3.919601141387852,catapult,LUT,2557,FF,766,catapult_fpga_latency
Throughput,3.919601141387852,catapult,FF,766,FF,766,catapult_fpga_latency
Throughput,3.919601141387852,catapult,DSP,13,FF,766,catapult_fpga_latency
Throughput,3.919601141387852,catapult,BRAM,1,FF,766,catapult_fpga_latency
Throughput,3.920999698083023,catapult,CLB,594,FF,760,catapult_fpga_latency
Throughput,3.920999698083023,catapult,LUT,3053,FF,760,catapult_fpga_latency
Throughput,3.920999698083023,catapult,FF,760,FF,760,catapult_fpga_latency
Throughput,3.920999698083023,catapult,DSP,13,FF,760,catapult_fpga_latency
Throughput,3.920999698083023,catapult,BRAM,1,FF,760,catapult_fpga_latency
Throughput,3.6658638424851624,catapult,CLB,623,FF,806,catapult_fpga_latency
Throughput,3.6658638424851624,catapult,LUT,3773,FF,806,catapult_fpga_latency
Throughput,3.6658638424851624,catapult,FF,806,FF,806,catapult_fpga_latency
Throughput,3.6658638424851624,catapult,DSP,13,FF,806,catapult_fpga_latency
Throughput,3.6658638424851624,catapult,BRAM,1,FF,806,catapult_fpga_latency
Throughput,3.9646197334982616,catapult,CLB,965,FF,908,catapult_fpga_latency
Throughput,3.9646197334982616,catapult,LUT,5319,FF,908,catapult_fpga_latency
Throughput,3.9646197334982616,catapult,FF,908,FF,908,catapult_fpga_latency
Throughput,3.9646197334982616,catapult,DSP,13,FF,908,catapult_fpga_latency
Throughput,3.9646197334982616,catapult,BRAM,1,FF,908,catapult_fpga_latency
Throughput,3.5469042619601607,catapult,CLB,692,FF,955,catapult_fpga_latency
Throughput,3.5469042619601607,catapult,LUT,3841,FF,955,catapult_fpga_latency
Throughput,3.5469042619601607,catapult,FF,955,FF,955,catapult_fpga_latency
Throughput,3.5469042619601607,catapult,DSP,28,FF,955,catapult_fpga_latency
Throughput,3.5469042619601607,catapult,BRAM,1,FF,955,catapult_fpga_latency
Throughput,3.4487872339691745,catapult,CLB,765,FF,1095,catapult_fpga_latency
Throughput,3.4487872339691745,catapult,LUT,4310,FF,1095,catapult_fpga_latency
Throughput,3.4487872339691745,catapult,FF,1095,FF,1095,catapult_fpga_latency
Throughput,3.4487872339691745,catapult,DSP,28,FF,1095,catapult_fpga_latency
Throughput,3.4487872339691745,catapult,BRAM,1,FF,1095,catapult_fpga_latency
Throughput,3.5753359028080687,catapult,CLB,998,FF,1036,catapult_fpga_latency
Throughput,3.5753359028080687,catapult,LUT,5569,FF,1036,catapult_fpga_latency
Throughput,3.5753359028080687,catapult,FF,1036,FF,1036,catapult_fpga_latency
Throughput,3.5753359028080687,catapult,DSP,28,FF,1036,catapult_fpga_latency
Throughput,3.5753359028080687,catapult,BRAM,1,FF,1036,catapult_fpga_latency
Throughput,3.6683247494534195,catapult,CLB,1262,FF,1068,catapult_fpga_latency
Throughput,3.6683247494534195,catapult,LUT,7375,FF,1068,catapult_fpga_latency
Throughput,3.6683247494534195,catapult,FF,1068,FF,1068,catapult_fpga_latency
Throughput,3.6683247494534195,catapult,DSP,28,FF,1068,catapult_fpga_latency
Throughput,3.6683247494534195,catapult,BRAM,1,FF,1068,catapult_fpga_latency
Throughput,3.7887111562388704,catapult,CLB,786,FF,1061,catapult_fpga_latency
Throughput,3.7887111562388704,catapult,LUT,3883,FF,1061,catapult_fpga_latency
Throughput,3.7887111562388704,catapult,FF,1061,FF,1061,catapult_fpga_latency
Throughput,3.7887111562388704,catapult,DSP,40,FF,1061,catapult_fpga_latency
Throughput,3.7887111562388704,catapult,BRAM,1,FF,1061,catapult_fpga_latency
Throughput,3.6382158189623808,catapult,CLB,870,FF,1081,catapult_fpga_latency
Throughput,3.6382158189623808,catapult,LUT,4452,FF,1081,catapult_fpga_latency
Throughput,3.6382158189623808,catapult,FF,1081,FF,1081,catapult_fpga_latency
Throughput,3.6382158189623808,catapult,DSP,40,FF,1081,catapult_fpga_latency
Throughput,3.6382158189623808,catapult,BRAM,1,FF,1081,catapult_fpga_latency
Throughput,3.3015504080716305,catapult,CLB,1032,FF,1139,catapult_fpga_latency
Throughput,3.3015504080716305,catapult,LUT,5731,FF,1139,catapult_fpga_latency
Throughput,3.3015504080716305,catapult,FF,1139,FF,1139,catapult_fpga_latency
Throughput,3.3015504080716305,catapult,DSP,40,FF,1139,catapult_fpga_latency
Throughput,3.3015504080716305,catapult,BRAM,1,FF,1139,catapult_fpga_latency
Throughput,3.475842891901286,catapult,CLB,1273,FF,1291,catapult_fpga_latency
Throughput,3.475842891901286,catapult,LUT,6845,FF,1291,catapult_fpga_latency
Throughput,3.475842891901286,catapult,FF,1291,FF,1291,catapult_fpga_latency
Throughput,3.475842891901286,catapult,DSP,40,FF,1291,catapult_fpga_latency
Throughput,3.475842891901286,catapult,BRAM,1,FF,1291,catapult_fpga_latency
Throughput,3.5919282189064736,catapult,CLB,1104,FF,1441,catapult_fpga_latency
Throughput,3.5919282189064736,catapult,LUT,5666,FF,1441,catapult_fpga_latency
Throughput,3.5919282189064736,catapult,FF,1441,FF,1441,catapult_fpga_latency
Throughput,3.5919282189064736,catapult,DSP,52,FF,1441,catapult_fpga_latency
Throughput,3.5919282189064736,catapult,BRAM,1,FF,1441,catapult_fpga_latency
Throughput,3.522304996389637,catapult,CLB,1185,FF,1320,catapult_fpga_latency
Throughput,3.522304996389637,catapult,LUT,6702,FF,1320,catapult_fpga_latency
Throughput,3.522304996389637,catapult,FF,1320,FF,1320,catapult_fpga_latency
Throughput,3.522304996389637,catapult,DSP,52,FF,1320,catapult_fpga_latency
Throughput,3.522304996389637,catapult,BRAM,1,FF,1320,catapult_fpga_latency
Throughput,3.3625200069940417,catapult,CLB,1500,FF,1320,catapult_fpga_latency
Throughput,3.3625200069940417,catapult,LUT,8475,FF,1320,catapult_fpga_latency
Throughput,3.3625200069940417,catapult,FF,1320,FF,1320,catapult_fpga_latency
Throughput,3.3625200069940417,catapult,DSP,52,FF,1320,catapult_fpga_latency
Throughput,3.3625200069940417,catapult,BRAM,1,FF,1320,catapult_fpga_latency
Throughput,3.7833359186128774,catapult,CLB,1936,FF,1511,catapult_fpga_latency
Throughput,3.7833359186128774,catapult,LUT,11188,FF,1511,catapult_fpga_latency
Throughput,3.7833359186128774,catapult,FF,1511,FF,1511,catapult_fpga_latency
Throughput,3.7833359186128774,catapult,DSP,52,FF,1511,catapult_fpga_latency
Throughput,3.7833359186128774,catapult,BRAM,1,FF,1511,catapult_fpga_latency
Throughput,3.4934375775106465,catapult,CLB,1455,FF,834,catapult_fpga_latency
Throughput,3.4934375775106465,catapult,LUT,6499,FF,834,catapult_fpga_latency
Throughput,3.4934375775106465,catapult,FF,834,FF,834,catapult_fpga_latency
Throughput,3.4934375775106465,catapult,DSP,125,FF,834,catapult_fpga_latency
Throughput,3.4934375775106465,catapult,BRAM,1,FF,834,catapult_fpga_latency
Throughput,3.614544928793465,catapult,CLB,1685,FF,912,catapult_fpga_latency
Throughput,3.614544928793465,catapult,LUT,7481,FF,912,catapult_fpga_latency
Throughput,3.614544928793465,catapult,FF,912,FF,912,catapult_fpga_latency
Throughput,3.614544928793465,catapult,DSP,125,FF,912,catapult_fpga_latency
Throughput,3.614544928793465,catapult,BRAM,1,FF,912,catapult_fpga_latency
Throughput,3.3409060537217696,catapult,CLB,1614,FF,883,catapult_fpga_latency
Throughput,3.3409060537217696,catapult,LUT,8065,FF,883,catapult_fpga_latency
Throughput,3.3409060537217696,catapult,FF,883,FF,883,catapult_fpga_latency
Throughput,3.3409060537217696,catapult,DSP,125,FF,883,catapult_fpga_latency
Throughput,3.3409060537217696,catapult,BRAM,1,FF,883,catapult_fpga_latency
Throughput,3.3281968162469258,catapult,CLB,548,FF,1078,catapult_fpga_latency
Throughput,3.3281968162469258,catapult,LUT,3331,FF,1078,catapult_fpga_latency
Throughput,3.3281968162469258,catapult,FF,1078,FF,1078,catapult_fpga_latency
Throughput,3.3281968162469258,catapult,DSP,14,FF,1078,catapult_fpga_latency
Throughput,3.3281968162469258,catapult,BRAM,1,FF,1078,catapult_fpga_latency
Throughput,3.571721962875522,catapult,CLB,713,FF,1081,catapult_fpga_latency
Throughput,3.571721962875522,catapult,LUT,3980,FF,1081,catapult_fpga_latency
Throughput,3.571721962875522,catapult,FF,1081,FF,1081,catapult_fpga_latency
Throughput,3.571721962875522,catapult,DSP,14,FF,1081,catapult_fpga_latency
Throughput,3.571721962875522,catapult,BRAM,1,FF,1081,catapult_fpga_latency
Throughput,3.6833226516976434,catapult,CLB,884,FF,1253,catapult_fpga_latency
Throughput,3.6833226516976434,catapult,LUT,5181,FF,1253,catapult_fpga_latency
Throughput,3.6833226516976434,catapult,FF,1253,FF,1253,catapult_fpga_latency
Throughput,3.6833226516976434,catapult,DSP,14,FF,1253,catapult_fpga_latency
Throughput,3.6833226516976434,catapult,BRAM,1,FF,1253,catapult_fpga_latency
Throughput,3.815570580424597,catapult,CLB,1241,FF,1539,catapult_fpga_latency
Throughput,3.815570580424597,catapult,LUT,7882,FF,1539,catapult_fpga_latency
Throughput,3.815570580424597,catapult,FF,1539,FF,1539,catapult_fpga_latency
Throughput,3.815570580424597,catapult,DSP,14,FF,1539,catapult_fpga_latency
Throughput,3.815570580424597,catapult,BRAM,1,FF,1539,catapult_fpga_latency
Throughput,3.4298845843837356,catapult,CLB,917,FF,1352,catapult_fpga_latency
Throughput,3.4298845843837356,catapult,LUT,5253,FF,1352,catapult_fpga_latency
Throughput,3.4298845843837356,catapult,FF,1352,FF,1352,catapult_fpga_latency
Throughput,3.4298845843837356,catapult,DSP,28,FF,1352,catapult_fpga_latency
Throughput,3.4298845843837356,catapult,BRAM,1,FF,1352,catapult_fpga_latency
Throughput,3.4948538277386554,catapult,CLB,1057,FF,1266,catapult_fpga_latency
Throughput,3.4948538277386554,catapult,LUT,6078,FF,1266,catapult_fpga_latency
Throughput,3.4948538277386554,catapult,FF,1266,FF,1266,catapult_fpga_latency
Throughput,3.4948538277386554,catapult,DSP,28,FF,1266,catapult_fpga_latency
Throughput,3.4948538277386554,catapult,BRAM,1,FF,1266,catapult_fpga_latency
Throughput,3.3796229016766306,catapult,CLB,1333,FF,1392,catapult_fpga_latency
Throughput,3.3796229016766306,catapult,LUT,8294,FF,1392,catapult_fpga_latency
Throughput,3.3796229016766306,catapult,FF,1392,FF,1392,catapult_fpga_latency
Throughput,3.3796229016766306,catapult,DSP,28,FF,1392,catapult_fpga_latency
Throughput,3.3796229016766306,catapult,BRAM,1,FF,1392,catapult_fpga_latency
Throughput,3.6831055946373987,catapult,CLB,2178,FF,1765,catapult_fpga_latency
Throughput,3.6831055946373987,catapult,LUT,12325,FF,1765,catapult_fpga_latency
Throughput,3.6831055946373987,catapult,FF,1765,FF,1765,catapult_fpga_latency
Throughput,3.6831055946373987,catapult,DSP,28,FF,1765,catapult_fpga_latency
Throughput,3.6831055946373987,catapult,BRAM,1,FF,1765,catapult_fpga_latency
Throughput,3.4155221821088118,catapult,CLB,1010,FF,1461,catapult_fpga_latency
Throughput,3.4155221821088118,catapult,LUT,5312,FF,1461,catapult_fpga_latency
Throughput,3.4155221821088118,catapult,FF,1461,FF,1461,catapult_fpga_latency
Throughput,3.4155221821088118,catapult,DSP,41,FF,1461,catapult_fpga_latency
Throughput,3.4155221821088118,catapult,BRAM,1,FF,1461,catapult_fpga_latency
Throughput,3.4085718765551607,catapult,CLB,1043,FF,1456,catapult_fpga_latency
Throughput,3.4085718765551607,catapult,LUT,6077,FF,1456,catapult_fpga_latency
Throughput,3.4085718765551607,catapult,FF,1456,FF,1456,catapult_fpga_latency
Throughput,3.4085718765551607,catapult,DSP,41,FF,1456,catapult_fpga_latency
Throughput,3.4085718765551607,catapult,BRAM,1,FF,1456,catapult_fpga_latency
Throughput,3.5878172078888926,catapult,CLB,1353,FF,1625,catapult_fpga_latency
Throughput,3.5878172078888926,catapult,LUT,7721,FF,1625,catapult_fpga_latency
Throughput,3.5878172078888926,catapult,FF,1625,FF,1625,catapult_fpga_latency
Throughput,3.5878172078888926,catapult,DSP,41,FF,1625,catapult_fpga_latency
Throughput,3.5878172078888926,catapult,BRAM,1,FF,1625,catapult_fpga_latency
Throughput,3.2849137053169613,catapult,CLB,2105,FF,1874,catapult_fpga_latency
Throughput,3.2849137053169613,catapult,LUT,12728,FF,1874,catapult_fpga_latency
Throughput,3.2849137053169613,catapult,FF,1874,FF,1874,catapult_fpga_latency
Throughput,3.2849137053169613,catapult,DSP,41,FF,1874,catapult_fpga_latency
Throughput,3.2849137053169613,catapult,BRAM,1,FF,1874,catapult_fpga_latency
Throughput,3.595815908608743,catapult,CLB,1448,FF,1786,catapult_fpga_latency
Throughput,3.595815908608743,catapult,LUT,8303,FF,1786,catapult_fpga_latency
Throughput,3.595815908608743,catapult,FF,1786,FF,1786,catapult_fpga_latency
Throughput,3.595815908608743,catapult,DSP,53,FF,1786,catapult_fpga_latency
Throughput,3.595815908608743,catapult,BRAM,1,FF,1786,catapult_fpga_latency
Throughput,3.529042253222898,catapult,CLB,1603,FF,1782,catapult_fpga_latency
Throughput,3.529042253222898,catapult,LUT,9118,FF,1782,catapult_fpga_latency
Throughput,3.529042253222898,catapult,FF,1782,FF,1782,catapult_fpga_latency
Throughput,3.529042253222898,catapult,DSP,53,FF,1782,catapult_fpga_latency
Throughput,3.529042253222898,catapult,BRAM,1,FF,1782,catapult_fpga_latency
Throughput,3.3500613061219022,catapult,CLB,2193,FF,1895,catapult_fpga_latency
Throughput,3.3500613061219022,catapult,LUT,13128,FF,1895,catapult_fpga_latency
Throughput,3.3500613061219022,catapult,FF,1895,FF,1895,catapult_fpga_latency
Throughput,3.3500613061219022,catapult,DSP,53,FF,1895,catapult_fpga_latency
Throughput,3.3500613061219022,catapult,BRAM,1,FF,1895,catapult_fpga_latency
Throughput,3.5430839002267573,catapult,CLB,1863,FF,1446,catapult_fpga_latency
Throughput,3.5430839002267573,catapult,LUT,8351,FF,1446,catapult_fpga_latency
Throughput,3.5430839002267573,catapult,FF,1446,FF,1446,catapult_fpga_latency
Throughput,3.5430839002267573,catapult,DSP,125,FF,1446,catapult_fpga_latency
Throughput,3.5430839002267573,catapult,BRAM,1,FF,1446,catapult_fpga_latency
Throughput,3.4983015745855384,catapult,CLB,2510,FF,1513,catapult_fpga_latency
Throughput,3.4983015745855384,catapult,LUT,12757,FF,1513,catapult_fpga_latency
Throughput,3.4983015745855384,catapult,FF,1513,FF,1513,catapult_fpga_latency
Throughput,3.4983015745855384,catapult,DSP,125,FF,1513,catapult_fpga_latency
Throughput,3.4983015745855384,catapult,BRAM,1,FF,1513,catapult_fpga_latency
Throughput,3.1813091723506055,catapult,CLB,459,FF,715,catapult_fpga_latency
Throughput,3.1813091723506055,catapult,LUT,2486,FF,715,catapult_fpga_latency
Throughput,3.1813091723506055,catapult,FF,715,FF,715,catapult_fpga_latency
Throughput,3.1813091723506055,catapult,DSP,17,FF,715,catapult_fpga_latency
Throughput,3.1813091723506055,catapult,BRAM,1,FF,715,catapult_fpga_latency
Throughput,3.001930241145056,catapult,CLB,475,FF,750,catapult_fpga_latency
Throughput,3.001930241145056,catapult,LUT,2759,FF,750,catapult_fpga_latency
Throughput,3.001930241145056,catapult,FF,750,FF,750,catapult_fpga_latency
Throughput,3.001930241145056,catapult,DSP,17,FF,750,catapult_fpga_latency
Throughput,3.001930241145056,catapult,BRAM,1,FF,750,catapult_fpga_latency
Throughput,3.0576457961956773,catapult,CLB,573,FF,822,catapult_fpga_latency
Throughput,3.0576457961956773,catapult,LUT,3077,FF,822,catapult_fpga_latency
Throughput,3.0576457961956773,catapult,FF,822,FF,822,catapult_fpga_latency
Throughput,3.0576457961956773,catapult,DSP,17,FF,822,catapult_fpga_latency
Throughput,3.0576457961956773,catapult,BRAM,1,FF,822,catapult_fpga_latency
Throughput,3.0841066730816085,catapult,CLB,771,FF,846,catapult_fpga_latency
Throughput,3.0841066730816085,catapult,LUT,3878,FF,846,catapult_fpga_latency
Throughput,3.0841066730816085,catapult,FF,846,FF,846,catapult_fpga_latency
Throughput,3.0841066730816085,catapult,DSP,17,FF,846,catapult_fpga_latency
Throughput,3.0841066730816085,catapult,BRAM,1,FF,846,catapult_fpga_latency
Throughput,2.9287551033557673,catapult,CLB,685,FF,865,catapult_fpga_latency
Throughput,2.9287551033557673,catapult,LUT,3760,FF,865,catapult_fpga_latency
Throughput,2.9287551033557673,catapult,FF,865,FF,865,catapult_fpga_latency
Throughput,2.9287551033557673,catapult,DSP,35,FF,865,catapult_fpga_latency
Throughput,2.9287551033557673,catapult,BRAM,1,FF,865,catapult_fpga_latency
Throughput,2.702987612207773,catapult,CLB,719,FF,936,catapult_fpga_latency
Throughput,2.702987612207773,catapult,LUT,4081,FF,936,catapult_fpga_latency
Throughput,2.702987612207773,catapult,FF,936,FF,936,catapult_fpga_latency
Throughput,2.702987612207773,catapult,DSP,35,FF,936,catapult_fpga_latency
Throughput,2.702987612207773,catapult,BRAM,1,FF,936,catapult_fpga_latency
Throughput,2.9701000032671097,catapult,CLB,830,FF,1014,catapult_fpga_latency
Throughput,2.9701000032671097,catapult,LUT,4422,FF,1014,catapult_fpga_latency
Throughput,2.9701000032671097,catapult,FF,1014,FF,1014,catapult_fpga_latency
Throughput,2.9701000032671097,catapult,DSP,35,FF,1014,catapult_fpga_latency
Throughput,2.9701000032671097,catapult,BRAM,1,FF,1014,catapult_fpga_latency
Throughput,2.937124965855922,catapult,CLB,1020,FF,1075,catapult_fpga_latency
Throughput,2.937124965855922,catapult,LUT,5488,FF,1075,catapult_fpga_latency
Throughput,2.937124965855922,catapult,FF,1075,FF,1075,catapult_fpga_latency
Throughput,2.937124965855922,catapult,DSP,35,FF,1075,catapult_fpga_latency
Throughput,2.937124965855922,catapult,BRAM,1,FF,1075,catapult_fpga_latency
Throughput,3.0617556106671566,catapult,CLB,826,FF,1084,catapult_fpga_latency
Throughput,3.0617556106671566,catapult,LUT,4120,FF,1084,catapult_fpga_latency
Throughput,3.0617556106671566,catapult,FF,1084,FF,1084,catapult_fpga_latency
Throughput,3.0617556106671566,catapult,DSP,52,FF,1084,catapult_fpga_latency
Throughput,3.0617556106671566,catapult,BRAM,1,FF,1084,catapult_fpga_latency
Throughput,3.0220153820582945,catapult,CLB,919,FF,1138,catapult_fpga_latency
Throughput,3.0220153820582945,catapult,LUT,4248,FF,1138,catapult_fpga_latency
Throughput,3.0220153820582945,catapult,FF,1138,FF,1138,catapult_fpga_latency
Throughput,3.0220153820582945,catapult,DSP,52,FF,1138,catapult_fpga_latency
Throughput,3.0220153820582945,catapult,BRAM,1,FF,1138,catapult_fpga_latency
Throughput,2.9477047696810876,catapult,CLB,861,FF,1130,catapult_fpga_latency
Throughput,2.9477047696810876,catapult,LUT,4609,FF,1130,catapult_fpga_latency
Throughput,2.9477047696810876,catapult,FF,1130,FF,1130,catapult_fpga_latency
Throughput,2.9477047696810876,catapult,DSP,52,FF,1130,catapult_fpga_latency
Throughput,2.9477047696810876,catapult,BRAM,1,FF,1130,catapult_fpga_latency
Throughput,2.952186389239871,catapult,CLB,1062,FF,1252,catapult_fpga_latency
Throughput,2.952186389239871,catapult,LUT,5721,FF,1252,catapult_fpga_latency
Throughput,2.952186389239871,catapult,FF,1252,FF,1252,catapult_fpga_latency
Throughput,2.952186389239871,catapult,DSP,52,FF,1252,catapult_fpga_latency
Throughput,2.952186389239871,catapult,BRAM,1,FF,1252,catapult_fpga_latency
Throughput,2.9080334423845877,catapult,CLB,1684,FF,785,catapult_fpga_latency
Throughput,2.9080334423845877,catapult,LUT,6931,FF,785,catapult_fpga_latency
Throughput,2.9080334423845877,catapult,FF,785,FF,785,catapult_fpga_latency
Throughput,2.9080334423845877,catapult,DSP,125,FF,785,catapult_fpga_latency
Throughput,2.9080334423845877,catapult,BRAM,1,FF,785,catapult_fpga_latency
Throughput,2.840868737659976,catapult,CLB,1577,FF,755,catapult_fpga_latency
Throughput,2.840868737659976,catapult,LUT,7177,FF,755,catapult_fpga_latency
Throughput,2.840868737659976,catapult,FF,755,FF,755,catapult_fpga_latency
Throughput,2.840868737659976,catapult,DSP,125,FF,755,catapult_fpga_latency
Throughput,2.840868737659976,catapult,BRAM,1,FF,755,catapult_fpga_latency
Throughput,2.9004675553699255,catapult,CLB,1636,FF,796,catapult_fpga_latency
Throughput,2.9004675553699255,catapult,LUT,7794,FF,796,catapult_fpga_latency
Throughput,2.9004675553699255,catapult,FF,796,FF,796,catapult_fpga_latency
Throughput,2.9004675553699255,catapult,DSP,125,FF,796,catapult_fpga_latency
Throughput,2.9004675553699255,catapult,BRAM,1,FF,796,catapult_fpga_latency
Throughput,2.93786704976453,catapult,CLB,2033,FF,1131,catapult_fpga_latency
Throughput,2.93786704976453,catapult,LUT,10087,FF,1131,catapult_fpga_latency
Throughput,2.93786704976453,catapult,FF,1131,FF,1131,catapult_fpga_latency
Throughput,2.93786704976453,catapult,DSP,125,FF,1131,catapult_fpga_latency
Throughput,2.93786704976453,catapult,BRAM,1,FF,1131,catapult_fpga_latency
Throughput,2.9442246090069717,catapult,CLB,1597,FF,706,catapult_fpga_latency
Throughput,2.9442246090069717,catapult,LUT,7012,FF,706,catapult_fpga_latency
Throughput,2.9442246090069717,catapult,FF,706,FF,706,catapult_fpga_latency
Throughput,2.9442246090069717,catapult,DSP,155,FF,706,catapult_fpga_latency
Throughput,2.9442246090069717,catapult,BRAM,1,FF,706,catapult_fpga_latency
Throughput,3.111581305619516,catapult,CLB,1747,FF,712,catapult_fpga_latency
Throughput,3.111581305619516,catapult,LUT,7260,FF,712,catapult_fpga_latency
Throughput,3.111581305619516,catapult,FF,712,FF,712,catapult_fpga_latency
Throughput,3.111581305619516,catapult,DSP,155,FF,712,catapult_fpga_latency
Throughput,3.111581305619516,catapult,BRAM,1,FF,712,catapult_fpga_latency
Throughput,2.8179968551155095,catapult,CLB,1777,FF,864,catapult_fpga_latency
Throughput,2.8179968551155095,catapult,LUT,7670,FF,864,catapult_fpga_latency
Throughput,2.8179968551155095,catapult,FF,864,FF,864,catapult_fpga_latency
Throughput,2.8179968551155095,catapult,DSP,155,FF,864,catapult_fpga_latency
Throughput,2.8179968551155095,catapult,BRAM,1,FF,864,catapult_fpga_latency
Throughput,2.934496176351482,catapult,CLB,2027,FF,1088,catapult_fpga_latency
Throughput,2.934496176351482,catapult,LUT,9009,FF,1088,catapult_fpga_latency
Throughput,2.934496176351482,catapult,FF,1088,FF,1088,catapult_fpga_latency
Throughput,2.934496176351482,catapult,DSP,155,FF,1088,catapult_fpga_latency
Throughput,2.934496176351482,catapult,BRAM,1,FF,1088,catapult_fpga_latency
Throughput,3.0631342602377605,catapult,CLB,489,FF,757,catapult_fpga_latency
Throughput,3.0631342602377605,catapult,LUT,2819,FF,757,catapult_fpga_latency
Throughput,3.0631342602377605,catapult,FF,757,FF,757,catapult_fpga_latency
Throughput,3.0631342602377605,catapult,DSP,17,FF,757,catapult_fpga_latency
Throughput,3.0631342602377605,catapult,BRAM,1,FF,757,catapult_fpga_latency
Throughput,3.184611955033279,catapult,CLB,558,FF,767,catapult_fpga_latency
Throughput,3.184611955033279,catapult,LUT,3103,FF,767,catapult_fpga_latency
Throughput,3.184611955033279,catapult,FF,767,FF,767,catapult_fpga_latency
Throughput,3.184611955033279,catapult,DSP,17,FF,767,catapult_fpga_latency
Throughput,3.184611955033279,catapult,BRAM,1,FF,767,catapult_fpga_latency
Throughput,2.987179027613483,catapult,CLB,639,FF,912,catapult_fpga_latency
Throughput,2.987179027613483,catapult,LUT,3590,FF,912,catapult_fpga_latency
Throughput,2.987179027613483,catapult,FF,912,FF,912,catapult_fpga_latency
Throughput,2.987179027613483,catapult,DSP,17,FF,912,catapult_fpga_latency
Throughput,2.987179027613483,catapult,BRAM,1,FF,912,catapult_fpga_latency
Throughput,3.1334407059015223,catapult,CLB,897,FF,917,catapult_fpga_latency
Throughput,3.1334407059015223,catapult,LUT,4792,FF,917,catapult_fpga_latency
Throughput,3.1334407059015223,catapult,FF,917,FF,917,catapult_fpga_latency
Throughput,3.1334407059015223,catapult,DSP,17,FF,917,catapult_fpga_latency
Throughput,3.1334407059015223,catapult,BRAM,1,FF,917,catapult_fpga_latency
Throughput,2.9741634421778014,catapult,CLB,781,FF,1016,catapult_fpga_latency
Throughput,2.9741634421778014,catapult,LUT,4072,FF,1016,catapult_fpga_latency
Throughput,2.9741634421778014,catapult,FF,1016,FF,1016,catapult_fpga_latency
Throughput,2.9741634421778014,catapult,DSP,35,FF,1016,catapult_fpga_latency
Throughput,2.9741634421778014,catapult,BRAM,1,FF,1016,catapult_fpga_latency
Throughput,2.8993406899271106,catapult,CLB,769,FF,977,catapult_fpga_latency
Throughput,2.8993406899271106,catapult,LUT,4286,FF,977,catapult_fpga_latency
Throughput,2.8993406899271106,catapult,FF,977,FF,977,catapult_fpga_latency
Throughput,2.8993406899271106,catapult,DSP,35,FF,977,catapult_fpga_latency
Throughput,2.8993406899271106,catapult,BRAM,1,FF,977,catapult_fpga_latency
Throughput,2.9072556378954957,catapult,CLB,991,FF,1145,catapult_fpga_latency
Throughput,2.9072556378954957,catapult,LUT,4957,FF,1145,catapult_fpga_latency
Throughput,2.9072556378954957,catapult,FF,1145,FF,1145,catapult_fpga_latency
Throughput,2.9072556378954957,catapult,DSP,35,FF,1145,catapult_fpga_latency
Throughput,2.9072556378954957,catapult,BRAM,1,FF,1145,catapult_fpga_latency
Throughput,2.5735190041510863,catapult,CLB,1149,FF,1107,catapult_fpga_latency
Throughput,2.5735190041510863,catapult,LUT,6381,FF,1107,catapult_fpga_latency
Throughput,2.5735190041510863,catapult,FF,1107,FF,1107,catapult_fpga_latency
Throughput,2.5735190041510863,catapult,DSP,35,FF,1107,catapult_fpga_latency
Throughput,2.5735190041510863,catapult,BRAM,1,FF,1107,catapult_fpga_latency
Throughput,2.849075902231111,catapult,CLB,836,FF,1097,catapult_fpga_latency
Throughput,2.849075902231111,catapult,LUT,4126,FF,1097,catapult_fpga_latency
Throughput,2.849075902231111,catapult,FF,1097,FF,1097,catapult_fpga_latency
Throughput,2.849075902231111,catapult,DSP,52,FF,1097,catapult_fpga_latency
Throughput,2.849075902231111,catapult,BRAM,1,FF,1097,catapult_fpga_latency
Throughput,2.971503283511128,catapult,CLB,821,FF,1102,catapult_fpga_latency
Throughput,2.971503283511128,catapult,LUT,4362,FF,1102,catapult_fpga_latency
Throughput,2.971503283511128,catapult,FF,1102,FF,1102,catapult_fpga_latency
Throughput,2.971503283511128,catapult,DSP,52,FF,1102,catapult_fpga_latency
Throughput,2.971503283511128,catapult,BRAM,1,FF,1102,catapult_fpga_latency
Throughput,2.9240193570081434,catapult,CLB,940,FF,1150,catapult_fpga_latency
Throughput,2.9240193570081434,catapult,LUT,5143,FF,1150,catapult_fpga_latency
Throughput,2.9240193570081434,catapult,FF,1150,FF,1150,catapult_fpga_latency
Throughput,2.9240193570081434,catapult,DSP,52,FF,1150,catapult_fpga_latency
Throughput,2.9240193570081434,catapult,BRAM,1,FF,1150,catapult_fpga_latency
Throughput,2.8991809813727625,catapult,CLB,1452,FF,1438,catapult_fpga_latency
Throughput,2.8991809813727625,catapult,LUT,7126,FF,1438,catapult_fpga_latency
Throughput,2.8991809813727625,catapult,FF,1438,FF,1438,catapult_fpga_latency
Throughput,2.8991809813727625,catapult,DSP,52,FF,1438,catapult_fpga_latency
Throughput,2.8991809813727625,catapult,BRAM,1,FF,1438,catapult_fpga_latency
Throughput,2.8546878256128303,catapult,CLB,1683,FF,1043,catapult_fpga_latency
Throughput,2.8546878256128303,catapult,LUT,7320,FF,1043,catapult_fpga_latency
Throughput,2.8546878256128303,catapult,FF,1043,FF,1043,catapult_fpga_latency
Throughput,2.8546878256128303,catapult,DSP,125,FF,1043,catapult_fpga_latency
Throughput,2.8546878256128303,catapult,BRAM,1,FF,1043,catapult_fpga_latency
Throughput,2.9745880939136953,catapult,CLB,1758,FF,1112,catapult_fpga_latency
Throughput,2.9745880939136953,catapult,LUT,7937,FF,1112,catapult_fpga_latency
Throughput,2.9745880939136953,catapult,FF,1112,FF,1112,catapult_fpga_latency
Throughput,2.9745880939136953,catapult,DSP,125,FF,1112,catapult_fpga_latency
Throughput,2.9745880939136953,catapult,BRAM,1,FF,1112,catapult_fpga_latency
Throughput,2.98526176267766,catapult,CLB,1968,FF,1065,catapult_fpga_latency
Throughput,2.98526176267766,catapult,LUT,9081,FF,1065,catapult_fpga_latency
Throughput,2.98526176267766,catapult,FF,1065,FF,1065,catapult_fpga_latency
Throughput,2.98526176267766,catapult,DSP,125,FF,1065,catapult_fpga_latency
Throughput,2.98526176267766,catapult,BRAM,1,FF,1065,catapult_fpga_latency
Throughput,2.9551176727857307,catapult,CLB,2313,FF,1154,catapult_fpga_latency
Throughput,2.9551176727857307,catapult,LUT,11400,FF,1154,catapult_fpga_latency
Throughput,2.9551176727857307,catapult,FF,1154,FF,1154,catapult_fpga_latency
Throughput,2.9551176727857307,catapult,DSP,125,FF,1154,catapult_fpga_latency
Throughput,2.9551176727857307,catapult,BRAM,1,FF,1154,catapult_fpga_latency
Throughput,2.8159257496698324,catapult,CLB,1709,FF,790,catapult_fpga_latency
Throughput,2.8159257496698324,catapult,LUT,6757,FF,790,catapult_fpga_latency
Throughput,2.8159257496698324,catapult,FF,790,FF,790,catapult_fpga_latency
Throughput,2.8159257496698324,catapult,DSP,155,FF,790,catapult_fpga_latency
Throughput,2.8159257496698324,catapult,BRAM,1,FF,790,catapult_fpga_latency
Throughput,3.0619056075739297,catapult,CLB,1690,FF,755,catapult_fpga_latency
Throughput,3.0619056075739297,catapult,LUT,7022,FF,755,catapult_fpga_latency
Throughput,3.0619056075739297,catapult,FF,755,FF,755,catapult_fpga_latency
Throughput,3.0619056075739297,catapult,DSP,155,FF,755,catapult_fpga_latency
Throughput,3.0619056075739297,catapult,BRAM,1,FF,755,catapult_fpga_latency
Throughput,3.0592640634368995,catapult,CLB,1725,FF,850,catapult_fpga_latency
Throughput,3.0592640634368995,catapult,LUT,7930,FF,850,catapult_fpga_latency
Throughput,3.0592640634368995,catapult,FF,850,FF,850,catapult_fpga_latency
Throughput,3.0592640634368995,catapult,DSP,155,FF,850,catapult_fpga_latency
Throughput,3.0592640634368995,catapult,BRAM,1,FF,850,catapult_fpga_latency
Throughput,3.0629653793023177,catapult,CLB,2240,FF,1264,catapult_fpga_latency
Throughput,3.0629653793023177,catapult,LUT,9505,FF,1264,catapult_fpga_latency
Throughput,3.0629653793023177,catapult,FF,1264,FF,1264,catapult_fpga_latency
Throughput,3.0629653793023177,catapult,DSP,155,FF,1264,catapult_fpga_latency
Throughput,3.0629653793023177,catapult,BRAM,1,FF,1264,catapult_fpga_latency
Throughput,3.0461800901669305,catapult,CLB,602,FF,874,catapult_fpga_latency
Throughput,3.0461800901669305,catapult,LUT,3374,FF,874,catapult_fpga_latency
Throughput,3.0461800901669305,catapult,FF,874,FF,874,catapult_fpga_latency
Throughput,3.0461800901669305,catapult,DSP,17,FF,874,catapult_fpga_latency
Throughput,3.0461800901669305,catapult,BRAM,1,FF,874,catapult_fpga_latency
Throughput,2.9731200218821634,catapult,CLB,634,FF,873,catapult_fpga_latency
Throughput,2.9731200218821634,catapult,LUT,3758,FF,873,catapult_fpga_latency
Throughput,2.9731200218821634,catapult,FF,873,FF,873,catapult_fpga_latency
Throughput,2.9731200218821634,catapult,DSP,17,FF,873,catapult_fpga_latency
Throughput,2.9731200218821634,catapult,BRAM,1,FF,873,catapult_fpga_latency
Throughput,2.8678522367813524,catapult,CLB,851,FF,992,catapult_fpga_latency
Throughput,2.8678522367813524,catapult,LUT,4831,FF,992,catapult_fpga_latency
Throughput,2.8678522367813524,catapult,FF,992,FF,992,catapult_fpga_latency
Throughput,2.8678522367813524,catapult,DSP,17,FF,992,catapult_fpga_latency
Throughput,2.8678522367813524,catapult,BRAM,1,FF,992,catapult_fpga_latency
Throughput,2.955318539008727,catapult,CLB,1093,FF,1311,catapult_fpga_latency
Throughput,2.955318539008727,catapult,LUT,6683,FF,1311,catapult_fpga_latency
Throughput,2.955318539008727,catapult,FF,1311,FF,1311,catapult_fpga_latency
Throughput,2.955318539008727,catapult,DSP,17,FF,1311,catapult_fpga_latency
Throughput,2.955318539008727,catapult,BRAM,1,FF,1311,catapult_fpga_latency
Throughput,2.976642287966328,catapult,CLB,964,FF,1244,catapult_fpga_latency
Throughput,2.976642287966328,catapult,LUT,5154,FF,1244,catapult_fpga_latency
Throughput,2.976642287966328,catapult,FF,1244,FF,1244,catapult_fpga_latency
Throughput,2.976642287966328,catapult,DSP,34,FF,1244,catapult_fpga_latency
Throughput,2.976642287966328,catapult,BRAM,1,FF,1244,catapult_fpga_latency
Throughput,2.910852239318628,catapult,CLB,1064,FF,1286,catapult_fpga_latency
Throughput,2.910852239318628,catapult,LUT,5871,FF,1286,catapult_fpga_latency
Throughput,2.910852239318628,catapult,FF,1286,FF,1286,catapult_fpga_latency
Throughput,2.910852239318628,catapult,DSP,35,FF,1286,catapult_fpga_latency
Throughput,2.910852239318628,catapult,BRAM,1,FF,1286,catapult_fpga_latency
Throughput,2.895051488490723,catapult,CLB,1260,FF,1322,catapult_fpga_latency
Throughput,2.895051488490723,catapult,LUT,7078,FF,1322,catapult_fpga_latency
Throughput,2.895051488490723,catapult,FF,1322,FF,1322,catapult_fpga_latency
Throughput,2.895051488490723,catapult,DSP,35,FF,1322,catapult_fpga_latency
Throughput,2.895051488490723,catapult,BRAM,1,FF,1322,catapult_fpga_latency
Throughput,2.885403321676304,catapult,CLB,1711,FF,1584,catapult_fpga_latency
Throughput,2.885403321676304,catapult,LUT,10409,FF,1584,catapult_fpga_latency
Throughput,2.885403321676304,catapult,FF,1584,FF,1584,catapult_fpga_latency
Throughput,2.885403321676304,catapult,DSP,35,FF,1584,catapult_fpga_latency
Throughput,2.885403321676304,catapult,BRAM,1,FF,1584,catapult_fpga_latency
Throughput,2.9465843194568855,catapult,CLB,1093,FF,1452,catapult_fpga_latency
Throughput,2.9465843194568855,catapult,LUT,5571,FF,1452,catapult_fpga_latency
Throughput,2.9465843194568855,catapult,FF,1452,FF,1452,catapult_fpga_latency
Throughput,2.9465843194568855,catapult,DSP,52,FF,1452,catapult_fpga_latency
Throughput,2.9465843194568855,catapult,BRAM,1,FF,1452,catapult_fpga_latency
Throughput,3.0674093887266567,catapult,CLB,1060,FF,1488,catapult_fpga_latency
Throughput,3.0674093887266567,catapult,LUT,5958,FF,1488,catapult_fpga_latency
Throughput,3.0674093887266567,catapult,FF,1488,FF,1488,catapult_fpga_latency
Throughput,3.0674093887266567,catapult,DSP,52,FF,1488,catapult_fpga_latency
Throughput,3.0674093887266567,catapult,BRAM,1,FF,1488,catapult_fpga_latency
Throughput,2.847907499964401,catapult,CLB,1309,FF,1516,catapult_fpga_latency
Throughput,2.847907499964401,catapult,LUT,7478,FF,1516,catapult_fpga_latency
Throughput,2.847907499964401,catapult,FF,1516,FF,1516,catapult_fpga_latency
Throughput,2.847907499964401,catapult,DSP,52,FF,1516,catapult_fpga_latency
Throughput,2.847907499964401,catapult,BRAM,1,FF,1516,catapult_fpga_latency
Throughput,2.848061609268732,catapult,CLB,1788,FF,1820,catapult_fpga_latency
Throughput,2.848061609268732,catapult,LUT,10581,FF,1820,catapult_fpga_latency
Throughput,2.848061609268732,catapult,FF,1820,FF,1820,catapult_fpga_latency
Throughput,2.848061609268732,catapult,DSP,52,FF,1820,catapult_fpga_latency
Throughput,2.848061609268732,catapult,BRAM,1,FF,1820,catapult_fpga_latency
Throughput,2.9701970428718245,catapult,CLB,2133,FF,1308,catapult_fpga_latency
Throughput,2.9701970428718245,catapult,LUT,10094,FF,1308,catapult_fpga_latency
Throughput,2.9701970428718245,catapult,FF,1308,FF,1308,catapult_fpga_latency
Throughput,2.9701970428718245,catapult,DSP,125,FF,1308,catapult_fpga_latency
Throughput,2.9701970428718245,catapult,BRAM,1,FF,1308,catapult_fpga_latency
Throughput,3.039061051697468,catapult,CLB,2055,FF,1430,catapult_fpga_latency
Throughput,3.039061051697468,catapult,LUT,10580,FF,1430,catapult_fpga_latency
Throughput,3.039061051697468,catapult,FF,1430,FF,1430,catapult_fpga_latency
Throughput,3.039061051697468,catapult,DSP,125,FF,1430,catapult_fpga_latency
Throughput,3.039061051697468,catapult,BRAM,1,FF,1430,catapult_fpga_latency
Throughput,3.0728291230452967,catapult,CLB,2644,FF,1501,catapult_fpga_latency
Throughput,3.0728291230452967,catapult,LUT,12950,FF,1501,catapult_fpga_latency
Throughput,3.0728291230452967,catapult,FF,1501,FF,1501,catapult_fpga_latency
Throughput,3.0728291230452967,catapult,DSP,125,FF,1501,catapult_fpga_latency
Throughput,3.0728291230452967,catapult,BRAM,1,FF,1501,catapult_fpga_latency
Throughput,3.042565491222198,catapult,CLB,2977,FF,1528,catapult_fpga_latency
Throughput,3.042565491222198,catapult,LUT,16213,FF,1528,catapult_fpga_latency
Throughput,3.042565491222198,catapult,FF,1528,FF,1528,catapult_fpga_latency
Throughput,3.042565491222198,catapult,DSP,125,FF,1528,catapult_fpga_latency
Throughput,3.042565491222198,catapult,BRAM,1,FF,1528,catapult_fpga_latency
Throughput,2.9092432476464225,catapult,CLB,2021,FF,1234,catapult_fpga_latency
Throughput,2.9092432476464225,catapult,LUT,8453,FF,1234,catapult_fpga_latency
Throughput,2.9092432476464225,catapult,FF,1234,FF,1234,catapult_fpga_latency
Throughput,2.9092432476464225,catapult,DSP,155,FF,1234,catapult_fpga_latency
Throughput,2.9092432476464225,catapult,BRAM,1,FF,1234,catapult_fpga_latency
Throughput,3.006460884440663,catapult,CLB,2135,FF,1266,catapult_fpga_latency
Throughput,3.006460884440663,catapult,LUT,9602,FF,1266,catapult_fpga_latency
Throughput,3.006460884440663,catapult,FF,1266,FF,1266,catapult_fpga_latency
Throughput,3.006460884440663,catapult,DSP,155,FF,1266,catapult_fpga_latency
Throughput,3.006460884440663,catapult,BRAM,1,FF,1266,catapult_fpga_latency
Throughput,2.5820911323244244,catapult,CLB,2253,FF,1556,catapult_fpga_latency
Throughput,2.5820911323244244,catapult,LUT,10854,FF,1556,catapult_fpga_latency
Throughput,2.5820911323244244,catapult,FF,1556,FF,1556,catapult_fpga_latency
Throughput,2.5820911323244244,catapult,DSP,155,FF,1556,catapult_fpga_latency
Throughput,2.5820911323244244,catapult,BRAM,1,FF,1556,catapult_fpga_latency
Throughput,3.195766248873492,catapult,CLB,544,FF,707,catapult_fpga_latency
Throughput,3.195766248873492,catapult,LUT,3162,FF,707,catapult_fpga_latency
Throughput,3.195766248873492,catapult,FF,707,FF,707,catapult_fpga_latency
Throughput,3.195766248873492,catapult,DSP,17,FF,707,catapult_fpga_latency
Throughput,3.195766248873492,catapult,BRAM,1,FF,707,catapult_fpga_latency
Throughput,3.1122107589125934,catapult,CLB,673,FF,771,catapult_fpga_latency
Throughput,3.1122107589125934,catapult,LUT,3438,FF,771,catapult_fpga_latency
Throughput,3.1122107589125934,catapult,FF,771,FF,771,catapult_fpga_latency
Throughput,3.1122107589125934,catapult,DSP,17,FF,771,catapult_fpga_latency
Throughput,3.1122107589125934,catapult,BRAM,1,FF,771,catapult_fpga_latency
Throughput,3.089996137504828,catapult,CLB,776,FF,822,catapult_fpga_latency
Throughput,3.089996137504828,catapult,LUT,4191,FF,822,catapult_fpga_latency
Throughput,3.089996137504828,catapult,FF,822,FF,822,catapult_fpga_latency
Throughput,3.089996137504828,catapult,DSP,17,FF,822,catapult_fpga_latency
Throughput,3.089996137504828,catapult,BRAM,1,FF,822,catapult_fpga_latency
Throughput,3.2147105153180955,catapult,CLB,965,FF,872,catapult_fpga_latency
Throughput,3.2147105153180955,catapult,LUT,5755,FF,872,catapult_fpga_latency
Throughput,3.2147105153180955,catapult,FF,872,FF,872,catapult_fpga_latency
Throughput,3.2147105153180955,catapult,DSP,17,FF,872,catapult_fpga_latency
Throughput,3.2147105153180955,catapult,BRAM,1,FF,872,catapult_fpga_latency
Throughput,2.8699510386352807,catapult,CLB,840,FF,1122,catapult_fpga_latency
Throughput,2.8699510386352807,catapult,LUT,4492,FF,1122,catapult_fpga_latency
Throughput,2.8699510386352807,catapult,FF,1122,FF,1122,catapult_fpga_latency
Throughput,2.8699510386352807,catapult,DSP,35,FF,1122,catapult_fpga_latency
Throughput,2.8699510386352807,catapult,BRAM,1,FF,1122,catapult_fpga_latency
Throughput,3.0889271229423882,catapult,CLB,942,FF,1060,catapult_fpga_latency
Throughput,3.0889271229423882,catapult,LUT,5170,FF,1060,catapult_fpga_latency
Throughput,3.0889271229423882,catapult,FF,1060,FF,1060,catapult_fpga_latency
Throughput,3.0889271229423882,catapult,DSP,35,FF,1060,catapult_fpga_latency
Throughput,3.0889271229423882,catapult,BRAM,1,FF,1060,catapult_fpga_latency
Throughput,3.0385716282489925,catapult,CLB,1120,FF,1182,catapult_fpga_latency
Throughput,3.0385716282489925,catapult,LUT,6357,FF,1182,catapult_fpga_latency
Throughput,3.0385716282489925,catapult,FF,1182,FF,1182,catapult_fpga_latency
Throughput,3.0385716282489925,catapult,DSP,35,FF,1182,catapult_fpga_latency
Throughput,3.0385716282489925,catapult,BRAM,1,FF,1182,catapult_fpga_latency
Throughput,3.0948062960739287,catapult,CLB,1388,FF,1182,catapult_fpga_latency
Throughput,3.0948062960739287,catapult,LUT,8282,FF,1182,catapult_fpga_latency
Throughput,3.0948062960739287,catapult,FF,1182,FF,1182,catapult_fpga_latency
Throughput,3.0948062960739287,catapult,DSP,35,FF,1182,catapult_fpga_latency
Throughput,3.0948062960739287,catapult,BRAM,1,FF,1182,catapult_fpga_latency
Throughput,3.048064935975396,catapult,CLB,958,FF,1162,catapult_fpga_latency
Throughput,3.048064935975396,catapult,LUT,5195,FF,1162,catapult_fpga_latency
Throughput,3.048064935975396,catapult,FF,1162,FF,1162,catapult_fpga_latency
Throughput,3.048064935975396,catapult,DSP,52,FF,1162,catapult_fpga_latency
Throughput,3.048064935975396,catapult,BRAM,1,FF,1162,catapult_fpga_latency
Throughput,3.1494575059446013,catapult,CLB,1026,FF,1183,catapult_fpga_latency
Throughput,3.1494575059446013,catapult,LUT,5667,FF,1183,catapult_fpga_latency
Throughput,3.1494575059446013,catapult,FF,1183,FF,1183,catapult_fpga_latency
Throughput,3.1494575059446013,catapult,DSP,52,FF,1183,catapult_fpga_latency
Throughput,3.1494575059446013,catapult,BRAM,1,FF,1183,catapult_fpga_latency
Throughput,3.0001920122887866,catapult,CLB,1240,FF,1238,catapult_fpga_latency
Throughput,3.0001920122887866,catapult,LUT,6780,FF,1238,catapult_fpga_latency
Throughput,3.0001920122887866,catapult,FF,1238,FF,1238,catapult_fpga_latency
Throughput,3.0001920122887866,catapult,DSP,52,FF,1238,catapult_fpga_latency
Throughput,3.0001920122887866,catapult,BRAM,1,FF,1238,catapult_fpga_latency
Throughput,2.9317087757770492,catapult,CLB,1594,FF,1353,catapult_fpga_latency
Throughput,2.9317087757770492,catapult,LUT,9023,FF,1353,catapult_fpga_latency
Throughput,2.9317087757770492,catapult,FF,1353,FF,1353,catapult_fpga_latency
Throughput,2.9317087757770492,catapult,DSP,52,FF,1353,catapult_fpga_latency
Throughput,2.9317087757770492,catapult,BRAM,1,FF,1353,catapult_fpga_latency
Throughput,2.8286542677321265,catapult,CLB,1759,FF,1117,catapult_fpga_latency
Throughput,2.8286542677321265,catapult,LUT,8361,FF,1117,catapult_fpga_latency
Throughput,2.8286542677321265,catapult,FF,1117,FF,1117,catapult_fpga_latency
Throughput,2.8286542677321265,catapult,DSP,125,FF,1117,catapult_fpga_latency
Throughput,2.8286542677321265,catapult,BRAM,1,FF,1117,catapult_fpga_latency
Throughput,3.059966156774306,catapult,CLB,1898,FF,1210,catapult_fpga_latency
Throughput,3.059966156774306,catapult,LUT,9194,FF,1210,catapult_fpga_latency
Throughput,3.059966156774306,catapult,FF,1210,FF,1210,catapult_fpga_latency
Throughput,3.059966156774306,catapult,DSP,125,FF,1210,catapult_fpga_latency
Throughput,3.059966156774306,catapult,BRAM,1,FF,1210,catapult_fpga_latency
Throughput,3.03953215521067,catapult,CLB,2260,FF,1187,catapult_fpga_latency
Throughput,3.03953215521067,catapult,LUT,11191,FF,1187,catapult_fpga_latency
Throughput,3.03953215521067,catapult,FF,1187,FF,1187,catapult_fpga_latency
Throughput,3.03953215521067,catapult,DSP,125,FF,1187,catapult_fpga_latency
Throughput,3.03953215521067,catapult,BRAM,1,FF,1187,catapult_fpga_latency
Throughput,3.119161319904304,catapult,CLB,2760,FF,1188,catapult_fpga_latency
Throughput,3.119161319904304,catapult,LUT,14869,FF,1188,catapult_fpga_latency
Throughput,3.119161319904304,catapult,FF,1188,FF,1188,catapult_fpga_latency
Throughput,3.119161319904304,catapult,DSP,125,FF,1188,catapult_fpga_latency
Throughput,3.119161319904304,catapult,BRAM,1,FF,1188,catapult_fpga_latency
Throughput,3.0593576572662804,catapult,CLB,1826,FF,804,catapult_fpga_latency
Throughput,3.0593576572662804,catapult,LUT,8197,FF,804,catapult_fpga_latency
Throughput,3.0593576572662804,catapult,FF,804,FF,804,catapult_fpga_latency
Throughput,3.0593576572662804,catapult,DSP,155,FF,804,catapult_fpga_latency
Throughput,3.0593576572662804,catapult,BRAM,1,FF,804,catapult_fpga_latency
Throughput,2.9886699522111675,catapult,CLB,1849,FF,833,catapult_fpga_latency
Throughput,2.9886699522111675,catapult,LUT,8836,FF,833,catapult_fpga_latency
Throughput,2.9886699522111675,catapult,FF,833,FF,833,catapult_fpga_latency
Throughput,2.9886699522111675,catapult,DSP,155,FF,833,catapult_fpga_latency
Throughput,2.9886699522111675,catapult,BRAM,1,FF,833,catapult_fpga_latency
Throughput,3.1174499259605644,catapult,CLB,1986,FF,870,catapult_fpga_latency
Throughput,3.1174499259605644,catapult,LUT,9431,FF,870,catapult_fpga_latency
Throughput,3.1174499259605644,catapult,FF,870,FF,870,catapult_fpga_latency
Throughput,3.1174499259605644,catapult,DSP,155,FF,870,catapult_fpga_latency
Throughput,3.1174499259605644,catapult,BRAM,1,FF,870,catapult_fpga_latency
Throughput,3.037261119412958,catapult,CLB,632,FF,1149,catapult_fpga_latency
Throughput,3.037261119412958,catapult,LUT,3711,FF,1149,catapult_fpga_latency
Throughput,3.037261119412958,catapult,FF,1149,FF,1149,catapult_fpga_latency
Throughput,3.037261119412958,catapult,DSP,17,FF,1149,catapult_fpga_latency
Throughput,3.037261119412958,catapult,BRAM,1,FF,1149,catapult_fpga_latency
Throughput,3.151641217163838,catapult,CLB,757,FF,1116,catapult_fpga_latency
Throughput,3.151641217163838,catapult,LUT,4394,FF,1116,catapult_fpga_latency
Throughput,3.151641217163838,catapult,FF,1116,FF,1116,catapult_fpga_latency
Throughput,3.151641217163838,catapult,DSP,17,FF,1116,catapult_fpga_latency
Throughput,3.151641217163838,catapult,BRAM,1,FF,1116,catapult_fpga_latency
Throughput,3.218445555165766,catapult,CLB,968,FF,1258,catapult_fpga_latency
Throughput,3.218445555165766,catapult,LUT,5707,FF,1258,catapult_fpga_latency
Throughput,3.218445555165766,catapult,FF,1258,FF,1258,catapult_fpga_latency
Throughput,3.218445555165766,catapult,DSP,17,FF,1258,catapult_fpga_latency
Throughput,3.218445555165766,catapult,BRAM,1,FF,1258,catapult_fpga_latency
Throughput,3.0640822154540053,catapult,CLB,1414,FF,1536,catapult_fpga_latency
Throughput,3.0640822154540053,catapult,LUT,8535,FF,1536,catapult_fpga_latency
Throughput,3.0640822154540053,catapult,FF,1536,FF,1536,catapult_fpga_latency
Throughput,3.0640822154540053,catapult,DSP,17,FF,1536,catapult_fpga_latency
Throughput,3.0640822154540053,catapult,BRAM,1,FF,1536,catapult_fpga_latency
Throughput,2.812551856424853,catapult,CLB,1105,FF,1519,catapult_fpga_latency
Throughput,2.812551856424853,catapult,LUT,5954,FF,1519,catapult_fpga_latency
Throughput,2.812551856424853,catapult,FF,1519,FF,1519,catapult_fpga_latency
Throughput,2.812551856424853,catapult,DSP,35,FF,1519,catapult_fpga_latency
Throughput,2.812551856424853,catapult,BRAM,1,FF,1519,catapult_fpga_latency
Throughput,2.8812382409464288,catapult,CLB,1123,FF,1407,catapult_fpga_latency
Throughput,2.8812382409464288,catapult,LUT,6776,FF,1407,catapult_fpga_latency
Throughput,2.8812382409464288,catapult,FF,1407,FF,1407,catapult_fpga_latency
Throughput,2.8812382409464288,catapult,DSP,35,FF,1407,catapult_fpga_latency
Throughput,2.8812382409464288,catapult,BRAM,1,FF,1407,catapult_fpga_latency
Throughput,2.8787002092815053,catapult,CLB,1512,FF,1614,catapult_fpga_latency
Throughput,2.8787002092815053,catapult,LUT,9062,FF,1614,catapult_fpga_latency
Throughput,2.8787002092815053,catapult,FF,1614,FF,1614,catapult_fpga_latency
Throughput,2.8787002092815053,catapult,DSP,35,FF,1614,catapult_fpga_latency
Throughput,2.8787002092815053,catapult,BRAM,1,FF,1614,catapult_fpga_latency
Throughput,3.036025478325814,catapult,CLB,2296,FF,1828,catapult_fpga_latency
Throughput,3.036025478325814,catapult,LUT,13764,FF,1828,catapult_fpga_latency
Throughput,3.036025478325814,catapult,FF,1828,FF,1828,catapult_fpga_latency
Throughput,3.036025478325814,catapult,DSP,35,FF,1828,catapult_fpga_latency
Throughput,3.036025478325814,catapult,BRAM,1,FF,1828,catapult_fpga_latency
Throughput,2.978371069294781,catapult,CLB,1226,FF,1597,catapult_fpga_latency
Throughput,2.978371069294781,catapult,LUT,6452,FF,1597,catapult_fpga_latency
Throughput,2.978371069294781,catapult,FF,1597,FF,1597,catapult_fpga_latency
Throughput,2.978371069294781,catapult,DSP,52,FF,1597,catapult_fpga_latency
Throughput,2.978371069294781,catapult,BRAM,1,FF,1597,catapult_fpga_latency
Throughput,3.023760711672321,catapult,CLB,1281,FF,1558,catapult_fpga_latency
Throughput,3.023760711672321,catapult,LUT,6893,FF,1558,catapult_fpga_latency
Throughput,3.023760711672321,catapult,FF,1558,FF,1558,catapult_fpga_latency
Throughput,3.023760711672321,catapult,DSP,52,FF,1558,catapult_fpga_latency
Throughput,3.023760711672321,catapult,BRAM,1,FF,1558,catapult_fpga_latency
Throughput,2.947209581967793,catapult,CLB,1593,FF,1749,catapult_fpga_latency
Throughput,2.947209581967793,catapult,LUT,8831,FF,1749,catapult_fpga_latency
Throughput,2.947209581967793,catapult,FF,1749,FF,1749,catapult_fpga_latency
Throughput,2.947209581967793,catapult,DSP,52,FF,1749,catapult_fpga_latency
Throughput,2.947209581967793,catapult,BRAM,1,FF,1749,catapult_fpga_latency
Throughput,3.092298938723004,catapult,CLB,2584,FF,2062,catapult_fpga_latency
Throughput,3.092298938723004,catapult,LUT,15039,FF,2062,catapult_fpga_latency
Throughput,3.092298938723004,catapult,FF,2062,FF,2062,catapult_fpga_latency
Throughput,3.092298938723004,catapult,DSP,52,FF,2062,catapult_fpga_latency
Throughput,3.092298938723004,catapult,BRAM,1,FF,2062,catapult_fpga_latency
Throughput,3.033446784243064,catapult,CLB,2034,FF,1575,catapult_fpga_latency
Throughput,3.033446784243064,catapult,LUT,10546,FF,1575,catapult_fpga_latency
Throughput,3.033446784243064,catapult,FF,1575,FF,1575,catapult_fpga_latency
Throughput,3.033446784243064,catapult,DSP,125,FF,1575,catapult_fpga_latency
Throughput,3.033446784243064,catapult,BRAM,1,FF,1575,catapult_fpga_latency
Throughput,2.807679565146589,catapult,CLB,2522,FF,1623,catapult_fpga_latency
Throughput,2.807679565146589,catapult,LUT,12393,FF,1623,catapult_fpga_latency
Throughput,2.807679565146589,catapult,FF,1623,FF,1623,catapult_fpga_latency
Throughput,2.807679565146589,catapult,DSP,125,FF,1623,catapult_fpga_latency
Throughput,2.807679565146589,catapult,BRAM,1,FF,1623,catapult_fpga_latency
Throughput,2.937703068724626,catapult,CLB,2582,FF,1709,catapult_fpga_latency
Throughput,2.937703068724626,catapult,LUT,13935,FF,1709,catapult_fpga_latency
Throughput,2.937703068724626,catapult,FF,1709,FF,1709,catapult_fpga_latency
Throughput,2.937703068724626,catapult,DSP,125,FF,1709,catapult_fpga_latency
Throughput,2.937703068724626,catapult,BRAM,1,FF,1709,catapult_fpga_latency
Throughput,2.954855714395466,catapult,CLB,2082,FF,1514,catapult_fpga_latency
Throughput,2.954855714395466,catapult,LUT,9430,FF,1514,catapult_fpga_latency
Throughput,2.954855714395466,catapult,FF,1514,FF,1514,catapult_fpga_latency
Throughput,2.954855714395466,catapult,DSP,155,FF,1514,catapult_fpga_latency
Throughput,2.954855714395466,catapult,BRAM,1,FF,1514,catapult_fpga_latency
Throughput,3.0150541654480825,catapult,CLB,2513,FF,1733,catapult_fpga_latency
Throughput,3.0150541654480825,catapult,LUT,12863,FF,1733,catapult_fpga_latency
Throughput,3.0150541654480825,catapult,FF,1733,FF,1733,catapult_fpga_latency
Throughput,3.0150541654480825,catapult,DSP,155,FF,1733,catapult_fpga_latency
Throughput,3.0150541654480825,catapult,BRAM,1,FF,1733,catapult_fpga_latency
Throughput,2.605340426806869,catapult,CLB,319,FF,519,catapult_fpga_latency
Throughput,2.605340426806869,catapult,LUT,1846,FF,519,catapult_fpga_latency
Throughput,2.605340426806869,catapult,FF,519,FF,519,catapult_fpga_latency
Throughput,2.605340426806869,catapult,DSP,9,FF,519,catapult_fpga_latency
Throughput,2.605340426806869,catapult,BRAM,1,FF,519,catapult_fpga_latency
Throughput,2.5760514798127727,catapult,CLB,334,FF,447,catapult_fpga_latency
Throughput,2.5760514798127727,catapult,LUT,1999,FF,447,catapult_fpga_latency
Throughput,2.5760514798127727,catapult,FF,447,FF,447,catapult_fpga_latency
Throughput,2.5760514798127727,catapult,DSP,9,FF,447,catapult_fpga_latency
Throughput,2.5760514798127727,catapult,BRAM,1,FF,447,catapult_fpga_latency
Throughput,2.521775531716371,catapult,CLB,410,FF,486,catapult_fpga_latency
Throughput,2.521775531716371,catapult,LUT,2360,FF,486,catapult_fpga_latency
Throughput,2.521775531716371,catapult,FF,486,FF,486,catapult_fpga_latency
Throughput,2.521775531716371,catapult,DSP,9,FF,486,catapult_fpga_latency
Throughput,2.521775531716371,catapult,BRAM,1,FF,486,catapult_fpga_latency
Throughput,2.8140398074071156,catapult,CLB,569,FF,559,catapult_fpga_latency
Throughput,2.8140398074071156,catapult,LUT,3108,FF,559,catapult_fpga_latency
Throughput,2.8140398074071156,catapult,FF,559,FF,559,catapult_fpga_latency
Throughput,2.8140398074071156,catapult,DSP,9,FF,559,catapult_fpga_latency
Throughput,2.8140398074071156,catapult,BRAM,1,FF,559,catapult_fpga_latency
Throughput,2.7454199531631356,catapult,CLB,378,FF,541,catapult_fpga_latency
Throughput,2.7454199531631356,catapult,LUT,2149,FF,541,catapult_fpga_latency
Throughput,2.7454199531631356,catapult,FF,541,FF,541,catapult_fpga_latency
Throughput,2.7454199531631356,catapult,DSP,9,FF,541,catapult_fpga_latency
Throughput,2.7454199531631356,catapult,BRAM,1,FF,541,catapult_fpga_latency
Throughput,2.562302382428755,catapult,CLB,422,FF,644,catapult_fpga_latency
Throughput,2.562302382428755,catapult,LUT,2400,FF,644,catapult_fpga_latency
Throughput,2.562302382428755,catapult,FF,644,FF,644,catapult_fpga_latency
Throughput,2.562302382428755,catapult,DSP,9,FF,644,catapult_fpga_latency
Throughput,2.562302382428755,catapult,BRAM,1,FF,644,catapult_fpga_latency
Throughput,2.6639458899310835,catapult,CLB,479,FF,609,catapult_fpga_latency
Throughput,2.6639458899310835,catapult,LUT,2818,FF,609,catapult_fpga_latency
Throughput,2.6639458899310835,catapult,FF,609,FF,609,catapult_fpga_latency
Throughput,2.6639458899310835,catapult,DSP,9,FF,609,catapult_fpga_latency
Throughput,2.6639458899310835,catapult,BRAM,1,FF,609,catapult_fpga_latency
Throughput,2.6188088086253085,catapult,CLB,684,FF,739,catapult_fpga_latency
Throughput,2.6188088086253085,catapult,LUT,3735,FF,739,catapult_fpga_latency
Throughput,2.6188088086253085,catapult,FF,739,FF,739,catapult_fpga_latency
Throughput,2.6188088086253085,catapult,DSP,9,FF,739,catapult_fpga_latency
Throughput,2.6188088086253085,catapult,BRAM,1,FF,739,catapult_fpga_latency
Throughput,2.7401389250434995,catapult,CLB,355,FF,509,catapult_fpga_latency
Throughput,2.7401389250434995,catapult,LUT,2035,FF,509,catapult_fpga_latency
Throughput,2.7401389250434995,catapult,FF,509,FF,509,catapult_fpga_latency
Throughput,2.7401389250434995,catapult,DSP,11,FF,509,catapult_fpga_latency
Throughput,2.7401389250434995,catapult,BRAM,1,FF,509,catapult_fpga_latency
Throughput,2.573724333534084,catapult,CLB,387,FF,513,catapult_fpga_latency
Throughput,2.573724333534084,catapult,LUT,2204,FF,513,catapult_fpga_latency
Throughput,2.573724333534084,catapult,FF,513,FF,513,catapult_fpga_latency
Throughput,2.573724333534084,catapult,DSP,10,FF,513,catapult_fpga_latency
Throughput,2.573724333534084,catapult,BRAM,1,FF,513,catapult_fpga_latency
Throughput,2.66456343792633,catapult,CLB,479,FF,552,catapult_fpga_latency
Throughput,2.66456343792633,catapult,LUT,2635,FF,552,catapult_fpga_latency
Throughput,2.66456343792633,catapult,FF,552,FF,552,catapult_fpga_latency
Throughput,2.66456343792633,catapult,DSP,10,FF,552,catapult_fpga_latency
Throughput,2.66456343792633,catapult,BRAM,1,FF,552,catapult_fpga_latency
Throughput,2.849384390502432,catapult,CLB,694,FF,632,catapult_fpga_latency
Throughput,2.849384390502432,catapult,LUT,3483,FF,632,catapult_fpga_latency
Throughput,2.849384390502432,catapult,FF,632,FF,632,catapult_fpga_latency
Throughput,2.849384390502432,catapult,DSP,10,FF,632,catapult_fpga_latency
Throughput,2.849384390502432,catapult,BRAM,1,FF,632,catapult_fpga_latency
Throughput,2.6017478542084573,catapult,CLB,429,FF,552,catapult_fpga_latency
Throughput,2.6017478542084573,catapult,LUT,2567,FF,552,catapult_fpga_latency
Throughput,2.6017478542084573,catapult,FF,552,FF,552,catapult_fpga_latency
Throughput,2.6017478542084573,catapult,DSP,13,FF,552,catapult_fpga_latency
Throughput,2.6017478542084573,catapult,BRAM,1,FF,552,catapult_fpga_latency
Throughput,2.7898672023211697,catapult,CLB,508,FF,561,catapult_fpga_latency
Throughput,2.7898672023211697,catapult,LUT,2858,FF,561,catapult_fpga_latency
Throughput,2.7898672023211697,catapult,FF,561,FF,561,catapult_fpga_latency
Throughput,2.7898672023211697,catapult,DSP,14,FF,561,catapult_fpga_latency
Throughput,2.7898672023211697,catapult,BRAM,1,FF,561,catapult_fpga_latency
Throughput,2.627382050251309,catapult,CLB,606,FF,658,catapult_fpga_latency
Throughput,2.627382050251309,catapult,LUT,3614,FF,658,catapult_fpga_latency
Throughput,2.627382050251309,catapult,FF,658,FF,658,catapult_fpga_latency
Throughput,2.627382050251309,catapult,DSP,14,FF,658,catapult_fpga_latency
Throughput,2.627382050251309,catapult,BRAM,1,FF,658,catapult_fpga_latency
Throughput,2.769369663770829,catapult,CLB,874,FF,643,catapult_fpga_latency
Throughput,2.769369663770829,catapult,LUT,4744,FF,643,catapult_fpga_latency
Throughput,2.769369663770829,catapult,FF,643,FF,643,catapult_fpga_latency
Throughput,2.769369663770829,catapult,DSP,14,FF,643,catapult_fpga_latency
Throughput,2.769369663770829,catapult,BRAM,1,FF,643,catapult_fpga_latency
Throughput,2.658195882454578,catapult,CLB,389,FF,628,catapult_fpga_latency
Throughput,2.658195882454578,catapult,LUT,2344,FF,628,catapult_fpga_latency
Throughput,2.658195882454578,catapult,FF,628,FF,628,catapult_fpga_latency
Throughput,2.658195882454578,catapult,DSP,17,FF,628,catapult_fpga_latency
Throughput,2.658195882454578,catapult,BRAM,1,FF,628,catapult_fpga_latency
Throughput,2.5462786138059226,catapult,CLB,429,FF,697,catapult_fpga_latency
Throughput,2.5462786138059226,catapult,LUT,2439,FF,697,catapult_fpga_latency
Throughput,2.5462786138059226,catapult,FF,697,FF,697,catapult_fpga_latency
Throughput,2.5462786138059226,catapult,DSP,17,FF,697,catapult_fpga_latency
Throughput,2.5462786138059226,catapult,BRAM,1,FF,697,catapult_fpga_latency
Throughput,2.5741615955683237,catapult,CLB,562,FF,641,catapult_fpga_latency
Throughput,2.5741615955683237,catapult,LUT,2936,FF,641,catapult_fpga_latency
Throughput,2.5741615955683237,catapult,FF,641,FF,641,catapult_fpga_latency
Throughput,2.5741615955683237,catapult,DSP,17,FF,641,catapult_fpga_latency
Throughput,2.5741615955683237,catapult,BRAM,1,FF,641,catapult_fpga_latency
Throughput,2.777191481798287,catapult,CLB,720,FF,681,catapult_fpga_latency
Throughput,2.777191481798287,catapult,LUT,3830,FF,681,catapult_fpga_latency
Throughput,2.777191481798287,catapult,FF,681,FF,681,catapult_fpga_latency
Throughput,2.777191481798287,catapult,DSP,17,FF,681,catapult_fpga_latency
Throughput,2.777191481798287,catapult,BRAM,1,FF,681,catapult_fpga_latency
Throughput,2.6379864776813156,catapult,CLB,350,FF,485,catapult_fpga_latency
Throughput,2.6379864776813156,catapult,LUT,2054,FF,485,catapult_fpga_latency
Throughput,2.6379864776813156,catapult,FF,485,FF,485,catapult_fpga_latency
Throughput,2.6379864776813156,catapult,DSP,9,FF,485,catapult_fpga_latency
Throughput,2.6379864776813156,catapult,BRAM,1,FF,485,catapult_fpga_latency
Throughput,2.735184871145441,catapult,CLB,390,FF,498,catapult_fpga_latency
Throughput,2.735184871145441,catapult,LUT,2320,FF,498,catapult_fpga_latency
Throughput,2.735184871145441,catapult,FF,498,FF,498,catapult_fpga_latency
Throughput,2.735184871145441,catapult,DSP,9,FF,498,catapult_fpga_latency
Throughput,2.735184871145441,catapult,BRAM,1,FF,498,catapult_fpga_latency
Throughput,2.7242314942954593,catapult,CLB,507,FF,545,catapult_fpga_latency
Throughput,2.7242314942954593,catapult,LUT,2876,FF,545,catapult_fpga_latency
Throughput,2.7242314942954593,catapult,FF,545,FF,545,catapult_fpga_latency
Throughput,2.7242314942954593,catapult,DSP,9,FF,545,catapult_fpga_latency
Throughput,2.7242314942954593,catapult,BRAM,1,FF,545,catapult_fpga_latency
Throughput,2.8497985192446893,catapult,CLB,703,FF,629,catapult_fpga_latency
Throughput,2.8497985192446893,catapult,LUT,3957,FF,629,catapult_fpga_latency
Throughput,2.8497985192446893,catapult,FF,629,FF,629,catapult_fpga_latency
Throughput,2.8497985192446893,catapult,DSP,9,FF,629,catapult_fpga_latency
Throughput,2.8497985192446893,catapult,BRAM,1,FF,629,catapult_fpga_latency
Throughput,2.670890234424036,catapult,CLB,482,FF,594,catapult_fpga_latency
Throughput,2.670890234424036,catapult,LUT,2660,FF,594,catapult_fpga_latency
Throughput,2.670890234424036,catapult,FF,594,FF,594,catapult_fpga_latency
Throughput,2.670890234424036,catapult,DSP,9,FF,594,catapult_fpga_latency
Throughput,2.670890234424036,catapult,BRAM,1,FF,594,catapult_fpga_latency
Throughput,2.8685350391555033,catapult,CLB,505,FF,604,catapult_fpga_latency
Throughput,2.8685350391555033,catapult,LUT,2896,FF,604,catapult_fpga_latency
Throughput,2.8685350391555033,catapult,FF,604,FF,604,catapult_fpga_latency
Throughput,2.8685350391555033,catapult,DSP,9,FF,604,catapult_fpga_latency
Throughput,2.8685350391555033,catapult,BRAM,1,FF,604,catapult_fpga_latency
Throughput,2.8038378933083603,catapult,CLB,622,FF,645,catapult_fpga_latency
Throughput,2.8038378933083603,catapult,LUT,3673,FF,645,catapult_fpga_latency
Throughput,2.8038378933083603,catapult,FF,645,FF,645,catapult_fpga_latency
Throughput,2.8038378933083603,catapult,DSP,9,FF,645,catapult_fpga_latency
Throughput,2.8038378933083603,catapult,BRAM,1,FF,645,catapult_fpga_latency
Throughput,2.7609894281714795,catapult,CLB,867,FF,711,catapult_fpga_latency
Throughput,2.7609894281714795,catapult,LUT,4997,FF,711,catapult_fpga_latency
Throughput,2.7609894281714795,catapult,FF,711,FF,711,catapult_fpga_latency
Throughput,2.7609894281714795,catapult,DSP,9,FF,711,catapult_fpga_latency
Throughput,2.7609894281714795,catapult,BRAM,1,FF,711,catapult_fpga_latency
Throughput,2.72294819046478,catapult,CLB,429,FF,691,catapult_fpga_latency
Throughput,2.72294819046478,catapult,LUT,2459,FF,691,catapult_fpga_latency
Throughput,2.72294819046478,catapult,FF,691,FF,691,catapult_fpga_latency
Throughput,2.72294819046478,catapult,DSP,11,FF,691,catapult_fpga_latency
Throughput,2.72294819046478,catapult,BRAM,1,FF,691,catapult_fpga_latency
Throughput,2.816306414137858,catapult,CLB,479,FF,670,catapult_fpga_latency
Throughput,2.816306414137858,catapult,LUT,2726,FF,670,catapult_fpga_latency
Throughput,2.816306414137858,catapult,FF,670,FF,670,catapult_fpga_latency
Throughput,2.816306414137858,catapult,DSP,10,FF,670,catapult_fpga_latency
Throughput,2.816306414137858,catapult,BRAM,1,FF,670,catapult_fpga_latency
Throughput,2.8690699909624295,catapult,CLB,588,FF,722,catapult_fpga_latency
Throughput,2.8690699909624295,catapult,LUT,3297,FF,722,catapult_fpga_latency
Throughput,2.8690699909624295,catapult,FF,722,FF,722,catapult_fpga_latency
Throughput,2.8690699909624295,catapult,DSP,10,FF,722,catapult_fpga_latency
Throughput,2.8690699909624295,catapult,BRAM,1,FF,722,catapult_fpga_latency
Throughput,2.6815762305082926,catapult,CLB,881,FF,808,catapult_fpga_latency
Throughput,2.6815762305082926,catapult,LUT,5006,FF,808,catapult_fpga_latency
Throughput,2.6815762305082926,catapult,FF,808,FF,808,catapult_fpga_latency
Throughput,2.6815762305082926,catapult,DSP,10,FF,808,catapult_fpga_latency
Throughput,2.6815762305082926,catapult,BRAM,1,FF,808,catapult_fpga_latency
Throughput,2.7091974544380717,catapult,CLB,565,FF,600,catapult_fpga_latency
Throughput,2.7091974544380717,catapult,LUT,3300,FF,600,catapult_fpga_latency
Throughput,2.7091974544380717,catapult,FF,600,FF,600,catapult_fpga_latency
Throughput,2.7091974544380717,catapult,DSP,13,FF,600,catapult_fpga_latency
Throughput,2.7091974544380717,catapult,BRAM,1,FF,600,catapult_fpga_latency
Throughput,2.639776146982736,catapult,CLB,638,FF,611,catapult_fpga_latency
Throughput,2.639776146982736,catapult,LUT,3801,FF,611,catapult_fpga_latency
Throughput,2.639776146982736,catapult,FF,611,FF,611,catapult_fpga_latency
Throughput,2.639776146982736,catapult,DSP,14,FF,611,catapult_fpga_latency
Throughput,2.639776146982736,catapult,BRAM,1,FF,611,catapult_fpga_latency
Throughput,2.8449987766505265,catapult,CLB,876,FF,646,catapult_fpga_latency
Throughput,2.8449987766505265,catapult,LUT,5029,FF,646,catapult_fpga_latency
Throughput,2.8449987766505265,catapult,FF,646,FF,646,catapult_fpga_latency
Throughput,2.8449987766505265,catapult,DSP,14,FF,646,catapult_fpga_latency
Throughput,2.8449987766505265,catapult,BRAM,1,FF,646,catapult_fpga_latency
Throughput,2.7468377030943127,catapult,CLB,1156,FF,697,catapult_fpga_latency
Throughput,2.7468377030943127,catapult,LUT,7061,FF,697,catapult_fpga_latency
Throughput,2.7468377030943127,catapult,FF,697,FF,697,catapult_fpga_latency
Throughput,2.7468377030943127,catapult,DSP,14,FF,697,catapult_fpga_latency
Throughput,2.7468377030943127,catapult,BRAM,1,FF,697,catapult_fpga_latency
Throughput,2.5561849450931473,catapult,CLB,506,FF,605,catapult_fpga_latency
Throughput,2.5561849450931473,catapult,LUT,2844,FF,605,catapult_fpga_latency
Throughput,2.5561849450931473,catapult,FF,605,FF,605,catapult_fpga_latency
Throughput,2.5561849450931473,catapult,DSP,17,FF,605,catapult_fpga_latency
Throughput,2.5561849450931473,catapult,BRAM,1,FF,605,catapult_fpga_latency
Throughput,2.416854174269687,catapult,CLB,568,FF,684,catapult_fpga_latency
Throughput,2.416854174269687,catapult,LUT,3223,FF,684,catapult_fpga_latency
Throughput,2.416854174269687,catapult,FF,684,FF,684,catapult_fpga_latency
Throughput,2.416854174269687,catapult,DSP,17,FF,684,catapult_fpga_latency
Throughput,2.416854174269687,catapult,BRAM,1,FF,684,catapult_fpga_latency
Throughput,2.7623088482277027,catapult,CLB,696,FF,669,catapult_fpga_latency
Throughput,2.7623088482277027,catapult,LUT,3915,FF,669,catapult_fpga_latency
Throughput,2.7623088482277027,catapult,FF,669,FF,669,catapult_fpga_latency
Throughput,2.7623088482277027,catapult,DSP,17,FF,669,catapult_fpga_latency
Throughput,2.7623088482277027,catapult,BRAM,1,FF,669,catapult_fpga_latency
Throughput,2.5810114984062253,catapult,CLB,1068,FF,799,catapult_fpga_latency
Throughput,2.5810114984062253,catapult,LUT,5721,FF,799,catapult_fpga_latency
Throughput,2.5810114984062253,catapult,FF,799,FF,799,catapult_fpga_latency
Throughput,2.5810114984062253,catapult,DSP,17,FF,799,catapult_fpga_latency
Throughput,2.5810114984062253,catapult,BRAM,1,FF,799,catapult_fpga_latency
Throughput,2.580665140633347,catapult,CLB,422,FF,682,catapult_fpga_latency
Throughput,2.580665140633347,catapult,LUT,2453,FF,682,catapult_fpga_latency
Throughput,2.580665140633347,catapult,FF,682,FF,682,catapult_fpga_latency
Throughput,2.580665140633347,catapult,DSP,9,FF,682,catapult_fpga_latency
Throughput,2.580665140633347,catapult,BRAM,1,FF,682,catapult_fpga_latency
Throughput,2.3807709888770376,catapult,CLB,519,FF,685,catapult_fpga_latency
Throughput,2.3807709888770376,catapult,LUT,2991,FF,685,catapult_fpga_latency
Throughput,2.3807709888770376,catapult,FF,685,FF,685,catapult_fpga_latency
Throughput,2.3807709888770376,catapult,DSP,9,FF,685,catapult_fpga_latency
Throughput,2.3807709888770376,catapult,BRAM,1,FF,685,catapult_fpga_latency
Throughput,2.6174378947423524,catapult,CLB,658,FF,795,catapult_fpga_latency
Throughput,2.6174378947423524,catapult,LUT,3835,FF,795,catapult_fpga_latency
Throughput,2.6174378947423524,catapult,FF,795,FF,795,catapult_fpga_latency
Throughput,2.6174378947423524,catapult,DSP,9,FF,795,catapult_fpga_latency
Throughput,2.6174378947423524,catapult,BRAM,1,FF,795,catapult_fpga_latency
Throughput,2.7631255370825265,catapult,CLB,1056,FF,1006,catapult_fpga_latency
Throughput,2.7631255370825265,catapult,LUT,6088,FF,1006,catapult_fpga_latency
Throughput,2.7631255370825265,catapult,FF,1006,FF,1006,catapult_fpga_latency
Throughput,2.7631255370825265,catapult,DSP,9,FF,1006,catapult_fpga_latency
Throughput,2.7631255370825265,catapult,BRAM,1,FF,1006,catapult_fpga_latency
Throughput,2.7170221437304716,catapult,CLB,552,FF,733,catapult_fpga_latency
Throughput,2.7170221437304716,catapult,LUT,3459,FF,733,catapult_fpga_latency
Throughput,2.7170221437304716,catapult,FF,733,FF,733,catapult_fpga_latency
Throughput,2.7170221437304716,catapult,DSP,9,FF,733,catapult_fpga_latency
Throughput,2.7170221437304716,catapult,BRAM,1,FF,733,catapult_fpga_latency
Throughput,2.5829848456279105,catapult,CLB,689,FF,823,catapult_fpga_latency
Throughput,2.5829848456279105,catapult,LUT,3989,FF,823,catapult_fpga_latency
Throughput,2.5829848456279105,catapult,FF,823,FF,823,catapult_fpga_latency
Throughput,2.5829848456279105,catapult,DSP,9,FF,823,catapult_fpga_latency
Throughput,2.5829848456279105,catapult,BRAM,1,FF,823,catapult_fpga_latency
Throughput,2.7307556820198853,catapult,CLB,892,FF,824,catapult_fpga_latency
Throughput,2.7307556820198853,catapult,LUT,5455,FF,824,catapult_fpga_latency
Throughput,2.7307556820198853,catapult,FF,824,FF,824,catapult_fpga_latency
Throughput,2.7307556820198853,catapult,DSP,9,FF,824,catapult_fpga_latency
Throughput,2.7307556820198853,catapult,BRAM,1,FF,824,catapult_fpga_latency
Throughput,2.794060944057312,catapult,CLB,1411,FF,968,catapult_fpga_latency
Throughput,2.794060944057312,catapult,LUT,8419,FF,968,catapult_fpga_latency
Throughput,2.794060944057312,catapult,FF,968,FF,968,catapult_fpga_latency
Throughput,2.794060944057312,catapult,DSP,9,FF,968,catapult_fpga_latency
Throughput,2.794060944057312,catapult,BRAM,1,FF,968,catapult_fpga_latency
Throughput,2.695330609252531,catapult,CLB,562,FF,743,catapult_fpga_latency
Throughput,2.695330609252531,catapult,LUT,3235,FF,743,catapult_fpga_latency
Throughput,2.695330609252531,catapult,FF,743,FF,743,catapult_fpga_latency
Throughput,2.695330609252531,catapult,DSP,11,FF,743,catapult_fpga_latency
Throughput,2.695330609252531,catapult,BRAM,1,FF,743,catapult_fpga_latency
Throughput,2.7744715325348404,catapult,CLB,654,FF,749,catapult_fpga_latency
Throughput,2.7744715325348404,catapult,LUT,3694,FF,749,catapult_fpga_latency
Throughput,2.7744715325348404,catapult,FF,749,FF,749,catapult_fpga_latency
Throughput,2.7744715325348404,catapult,DSP,10,FF,749,catapult_fpga_latency
Throughput,2.7744715325348404,catapult,BRAM,1,FF,749,catapult_fpga_latency
Throughput,2.7088451922061103,catapult,CLB,926,FF,860,catapult_fpga_latency
Throughput,2.7088451922061103,catapult,LUT,5083,FF,860,catapult_fpga_latency
Throughput,2.7088451922061103,catapult,FF,860,FF,860,catapult_fpga_latency
Throughput,2.7088451922061103,catapult,DSP,10,FF,860,catapult_fpga_latency
Throughput,2.7088451922061103,catapult,BRAM,1,FF,860,catapult_fpga_latency
Throughput,2.7429875523224876,catapult,CLB,1416,FF,1072,catapult_fpga_latency
Throughput,2.7429875523224876,catapult,LUT,7903,FF,1072,catapult_fpga_latency
Throughput,2.7429875523224876,catapult,FF,1072,FF,1072,catapult_fpga_latency
Throughput,2.7429875523224876,catapult,DSP,10,FF,1072,catapult_fpga_latency
Throughput,2.7429875523224876,catapult,BRAM,1,FF,1072,catapult_fpga_latency
Throughput,2.4908027109896707,catapult,CLB,758,FF,851,catapult_fpga_latency
Throughput,2.4908027109896707,catapult,LUT,4815,FF,851,catapult_fpga_latency
Throughput,2.4908027109896707,catapult,FF,851,FF,851,catapult_fpga_latency
Throughput,2.4908027109896707,catapult,DSP,13,FF,851,catapult_fpga_latency
Throughput,2.4908027109896707,catapult,BRAM,1,FF,851,catapult_fpga_latency
Throughput,2.5368927630060147,catapult,CLB,886,FF,933,catapult_fpga_latency
Throughput,2.5368927630060147,catapult,LUT,5612,FF,933,catapult_fpga_latency
Throughput,2.5368927630060147,catapult,FF,933,FF,933,catapult_fpga_latency
Throughput,2.5368927630060147,catapult,DSP,14,FF,933,catapult_fpga_latency
Throughput,2.5368927630060147,catapult,BRAM,1,FF,933,catapult_fpga_latency
Throughput,2.5892380907994013,catapult,CLB,1189,FF,945,catapult_fpga_latency
Throughput,2.5892380907994013,catapult,LUT,7591,FF,945,catapult_fpga_latency
Throughput,2.5892380907994013,catapult,FF,945,FF,945,catapult_fpga_latency
Throughput,2.5892380907994013,catapult,DSP,14,FF,945,catapult_fpga_latency
Throughput,2.5892380907994013,catapult,BRAM,1,FF,945,catapult_fpga_latency
Throughput,2.737378631474927,catapult,CLB,2027,FF,1068,catapult_fpga_latency
Throughput,2.737378631474927,catapult,LUT,12667,FF,1068,catapult_fpga_latency
Throughput,2.737378631474927,catapult,FF,1068,FF,1068,catapult_fpga_latency
Throughput,2.737378631474927,catapult,DSP,14,FF,1068,catapult_fpga_latency
Throughput,2.737378631474927,catapult,BRAM,1,FF,1068,catapult_fpga_latency
Throughput,2.609705494734919,catapult,CLB,596,FF,967,catapult_fpga_latency
Throughput,2.609705494734919,catapult,LUT,3627,FF,967,catapult_fpga_latency
Throughput,2.609705494734919,catapult,FF,967,FF,967,catapult_fpga_latency
Throughput,2.609705494734919,catapult,DSP,17,FF,967,catapult_fpga_latency
Throughput,2.609705494734919,catapult,BRAM,1,FF,967,catapult_fpga_latency
Throughput,2.616992656718605,catapult,CLB,733,FF,796,catapult_fpga_latency
Throughput,2.616992656718605,catapult,LUT,4276,FF,796,catapult_fpga_latency
Throughput,2.616992656718605,catapult,FF,796,FF,796,catapult_fpga_latency
Throughput,2.616992656718605,catapult,DSP,17,FF,796,catapult_fpga_latency
Throughput,2.616992656718605,catapult,BRAM,1,FF,796,catapult_fpga_latency
Throughput,2.5289309703002347,catapult,CLB,982,FF,956,catapult_fpga_latency
Throughput,2.5289309703002347,catapult,LUT,5769,FF,956,catapult_fpga_latency
Throughput,2.5289309703002347,catapult,FF,956,FF,956,catapult_fpga_latency
Throughput,2.5289309703002347,catapult,DSP,17,FF,956,catapult_fpga_latency
Throughput,2.5289309703002347,catapult,BRAM,1,FF,956,catapult_fpga_latency
Throughput,2.742656537121856,catapult,CLB,1370,FF,1154,catapult_fpga_latency
Throughput,2.742656537121856,catapult,LUT,8391,FF,1154,catapult_fpga_latency
Throughput,2.742656537121856,catapult,FF,1154,FF,1154,catapult_fpga_latency
Throughput,2.742656537121856,catapult,DSP,17,FF,1154,catapult_fpga_latency
Throughput,2.742656537121856,catapult,BRAM,1,FF,1154,catapult_fpga_latency
Throughput,2.8955209186908775,catapult,CLB,385,FF,518,catapult_fpga_latency
Throughput,2.8955209186908775,catapult,LUT,2203,FF,518,catapult_fpga_latency
Throughput,2.8955209186908775,catapult,FF,518,FF,518,catapult_fpga_latency
Throughput,2.8955209186908775,catapult,DSP,9,FF,518,catapult_fpga_latency
Throughput,2.8955209186908775,catapult,BRAM,1,FF,518,catapult_fpga_latency
Throughput,2.550929303545282,catapult,CLB,432,FF,525,catapult_fpga_latency
Throughput,2.550929303545282,catapult,LUT,2583,FF,525,catapult_fpga_latency
Throughput,2.550929303545282,catapult,FF,525,FF,525,catapult_fpga_latency
Throughput,2.550929303545282,catapult,DSP,9,FF,525,catapult_fpga_latency
Throughput,2.550929303545282,catapult,BRAM,1,FF,525,catapult_fpga_latency
Throughput,2.860141920242082,catapult,CLB,579,FF,575,catapult_fpga_latency
Throughput,2.860141920242082,catapult,LUT,3264,FF,575,catapult_fpga_latency
Throughput,2.860141920242082,catapult,FF,575,FF,575,catapult_fpga_latency
Throughput,2.860141920242082,catapult,DSP,9,FF,575,catapult_fpga_latency
Throughput,2.860141920242082,catapult,BRAM,1,FF,575,catapult_fpga_latency
Throughput,2.8004693586645124,catapult,CLB,820,FF,664,catapult_fpga_latency
Throughput,2.8004693586645124,catapult,LUT,4665,FF,664,catapult_fpga_latency
Throughput,2.8004693586645124,catapult,FF,664,FF,664,catapult_fpga_latency
Throughput,2.8004693586645124,catapult,DSP,9,FF,664,catapult_fpga_latency
Throughput,2.8004693586645124,catapult,BRAM,1,FF,664,catapult_fpga_latency
Throughput,2.8587355812524122,catapult,CLB,495,FF,676,catapult_fpga_latency
Throughput,2.8587355812524122,catapult,LUT,2911,FF,676,catapult_fpga_latency
Throughput,2.8587355812524122,catapult,FF,676,FF,676,catapult_fpga_latency
Throughput,2.8587355812524122,catapult,DSP,9,FF,676,catapult_fpga_latency
Throughput,2.8587355812524122,catapult,BRAM,1,FF,676,catapult_fpga_latency
Throughput,2.7278133302781824,catapult,CLB,568,FF,664,catapult_fpga_latency
Throughput,2.7278133302781824,catapult,LUT,3403,FF,664,catapult_fpga_latency
Throughput,2.7278133302781824,catapult,FF,664,FF,664,catapult_fpga_latency
Throughput,2.7278133302781824,catapult,DSP,9,FF,664,catapult_fpga_latency
Throughput,2.7278133302781824,catapult,BRAM,1,FF,664,catapult_fpga_latency
Throughput,2.7984474213706236,catapult,CLB,784,FF,714,catapult_fpga_latency
Throughput,2.7984474213706236,catapult,LUT,4572,FF,714,catapult_fpga_latency
Throughput,2.7984474213706236,catapult,FF,714,FF,714,catapult_fpga_latency
Throughput,2.7984474213706236,catapult,DSP,9,FF,714,catapult_fpga_latency
Throughput,2.7984474213706236,catapult,BRAM,1,FF,714,catapult_fpga_latency
Throughput,2.79140136722839,catapult,CLB,1105,FF,777,catapult_fpga_latency
Throughput,2.79140136722839,catapult,LUT,6554,FF,777,catapult_fpga_latency
Throughput,2.79140136722839,catapult,FF,777,FF,777,catapult_fpga_latency
Throughput,2.79140136722839,catapult,DSP,9,FF,777,catapult_fpga_latency
Throughput,2.79140136722839,catapult,BRAM,1,FF,777,catapult_fpga_latency
Throughput,2.8400861114108977,catapult,CLB,495,FF,591,catapult_fpga_latency
Throughput,2.8400861114108977,catapult,LUT,2767,FF,591,catapult_fpga_latency
Throughput,2.8400861114108977,catapult,FF,591,FF,591,catapult_fpga_latency
Throughput,2.8400861114108977,catapult,DSP,11,FF,591,catapult_fpga_latency
Throughput,2.8400861114108977,catapult,BRAM,1,FF,591,catapult_fpga_latency
Throughput,2.7934131318351327,catapult,CLB,556,FF,599,catapult_fpga_latency
Throughput,2.7934131318351327,catapult,LUT,3285,FF,599,catapult_fpga_latency
Throughput,2.7934131318351327,catapult,FF,599,FF,599,catapult_fpga_latency
Throughput,2.7934131318351327,catapult,DSP,10,FF,599,catapult_fpga_latency
Throughput,2.7934131318351327,catapult,BRAM,1,FF,599,catapult_fpga_latency
Throughput,2.8578614051532956,catapult,CLB,742,FF,650,catapult_fpga_latency
Throughput,2.8578614051532956,catapult,LUT,4157,FF,650,catapult_fpga_latency
Throughput,2.8578614051532956,catapult,FF,650,FF,650,catapult_fpga_latency
Throughput,2.8578614051532956,catapult,DSP,10,FF,650,catapult_fpga_latency
Throughput,2.8578614051532956,catapult,BRAM,1,FF,650,catapult_fpga_latency
Throughput,2.693892944694378,catapult,CLB,1019,FF,734,catapult_fpga_latency
Throughput,2.693892944694378,catapult,LUT,6258,FF,734,catapult_fpga_latency
Throughput,2.693892944694378,catapult,FF,734,FF,734,catapult_fpga_latency
Throughput,2.693892944694378,catapult,DSP,10,FF,734,catapult_fpga_latency
Throughput,2.693892944694378,catapult,BRAM,1,FF,734,catapult_fpga_latency
Throughput,2.612009497266532,catapult,CLB,652,FF,716,catapult_fpga_latency
Throughput,2.612009497266532,catapult,LUT,3916,FF,716,catapult_fpga_latency
Throughput,2.612009497266532,catapult,FF,716,FF,716,catapult_fpga_latency
Throughput,2.612009497266532,catapult,DSP,13,FF,716,catapult_fpga_latency
Throughput,2.612009497266532,catapult,BRAM,1,FF,716,catapult_fpga_latency
Throughput,2.7225256325788307,catapult,CLB,755,FF,668,catapult_fpga_latency
Throughput,2.7225256325788307,catapult,LUT,4616,FF,668,catapult_fpga_latency
Throughput,2.7225256325788307,catapult,FF,668,FF,668,catapult_fpga_latency
Throughput,2.7225256325788307,catapult,DSP,14,FF,668,catapult_fpga_latency
Throughput,2.7225256325788307,catapult,BRAM,1,FF,668,catapult_fpga_latency
Throughput,2.707964937269992,catapult,CLB,1046,FF,797,catapult_fpga_latency
Throughput,2.707964937269992,catapult,LUT,6515,FF,797,catapult_fpga_latency
Throughput,2.707964937269992,catapult,FF,797,FF,797,catapult_fpga_latency
Throughput,2.707964937269992,catapult,DSP,14,FF,797,catapult_fpga_latency
Throughput,2.707964937269992,catapult,BRAM,1,FF,797,catapult_fpga_latency
Throughput,2.7060743250374113,catapult,CLB,1550,FF,758,catapult_fpga_latency
Throughput,2.7060743250374113,catapult,LUT,9367,FF,758,catapult_fpga_latency
Throughput,2.7060743250374113,catapult,FF,758,FF,758,catapult_fpga_latency
Throughput,2.7060743250374113,catapult,DSP,14,FF,758,catapult_fpga_latency
Throughput,2.7060743250374113,catapult,BRAM,1,FF,758,catapult_fpga_latency
Throughput,2.7305319895475235,catapult,CLB,526,FF,698,catapult_fpga_latency
Throughput,2.7305319895475235,catapult,LUT,3243,FF,698,catapult_fpga_latency
Throughput,2.7305319895475235,catapult,FF,698,FF,698,catapult_fpga_latency
Throughput,2.7305319895475235,catapult,DSP,17,FF,698,catapult_fpga_latency
Throughput,2.7305319895475235,catapult,BRAM,1,FF,698,catapult_fpga_latency
Throughput,2.598462230052255,catapult,CLB,651,FF,717,catapult_fpga_latency
Throughput,2.598462230052255,catapult,LUT,3896,FF,717,catapult_fpga_latency
Throughput,2.598462230052255,catapult,FF,717,FF,717,catapult_fpga_latency
Throughput,2.598462230052255,catapult,DSP,17,FF,717,catapult_fpga_latency
Throughput,2.598462230052255,catapult,BRAM,1,FF,717,catapult_fpga_latency
Throughput,2.5693598696820676,catapult,CLB,869,FF,719,catapult_fpga_latency
Throughput,2.5693598696820676,catapult,LUT,5118,FF,719,catapult_fpga_latency
Throughput,2.5693598696820676,catapult,FF,719,FF,719,catapult_fpga_latency
Throughput,2.5693598696820676,catapult,DSP,17,FF,719,catapult_fpga_latency
Throughput,2.5693598696820676,catapult,BRAM,1,FF,719,catapult_fpga_latency
Throughput,2.5780371856083653,catapult,CLB,1193,FF,818,catapult_fpga_latency
Throughput,2.5780371856083653,catapult,LUT,6838,FF,818,catapult_fpga_latency
Throughput,2.5780371856083653,catapult,FF,818,FF,818,catapult_fpga_latency
Throughput,2.5780371856083653,catapult,DSP,17,FF,818,catapult_fpga_latency
Throughput,2.5780371856083653,catapult,BRAM,1,FF,818,catapult_fpga_latency
Throughput,2.5786753860277054,catapult,CLB,492,FF,827,catapult_fpga_latency
Throughput,2.5786753860277054,catapult,LUT,2860,FF,827,catapult_fpga_latency
Throughput,2.5786753860277054,catapult,FF,827,FF,827,catapult_fpga_latency
Throughput,2.5786753860277054,catapult,DSP,9,FF,827,catapult_fpga_latency
Throughput,2.5786753860277054,catapult,BRAM,1,FF,827,catapult_fpga_latency
Throughput,2.369258398428708,catapult,CLB,633,FF,841,catapult_fpga_latency
Throughput,2.369258398428708,catapult,LUT,3466,FF,841,catapult_fpga_latency
Throughput,2.369258398428708,catapult,FF,841,FF,841,catapult_fpga_latency
Throughput,2.369258398428708,catapult,DSP,9,FF,841,catapult_fpga_latency
Throughput,2.369258398428708,catapult,BRAM,1,FF,841,catapult_fpga_latency
Throughput,2.699747573601868,catapult,CLB,763,FF,980,catapult_fpga_latency
Throughput,2.699747573601868,catapult,LUT,4582,FF,980,catapult_fpga_latency
Throughput,2.699747573601868,catapult,FF,980,FF,980,catapult_fpga_latency
Throughput,2.699747573601868,catapult,DSP,9,FF,980,catapult_fpga_latency
Throughput,2.699747573601868,catapult,BRAM,1,FF,980,catapult_fpga_latency
Throughput,2.640034003637967,catapult,CLB,1198,FF,1261,catapult_fpga_latency
Throughput,2.640034003637967,catapult,LUT,7319,FF,1261,catapult_fpga_latency
Throughput,2.640034003637967,catapult,FF,1261,FF,1261,catapult_fpga_latency
Throughput,2.640034003637967,catapult,DSP,9,FF,1261,catapult_fpga_latency
Throughput,2.640034003637967,catapult,BRAM,1,FF,1261,catapult_fpga_latency
Throughput,2.6195634235598297,catapult,CLB,715,FF,894,catapult_fpga_latency
Throughput,2.6195634235598297,catapult,LUT,4311,FF,894,catapult_fpga_latency
Throughput,2.6195634235598297,catapult,FF,894,FF,894,catapult_fpga_latency
Throughput,2.6195634235598297,catapult,DSP,9,FF,894,catapult_fpga_latency
Throughput,2.6195634235598297,catapult,BRAM,1,FF,894,catapult_fpga_latency
Throughput,2.656649327602055,catapult,CLB,857,FF,908,catapult_fpga_latency
Throughput,2.656649327602055,catapult,LUT,5293,FF,908,catapult_fpga_latency
Throughput,2.656649327602055,catapult,FF,908,FF,908,catapult_fpga_latency
Throughput,2.656649327602055,catapult,DSP,9,FF,908,catapult_fpga_latency
Throughput,2.656649327602055,catapult,BRAM,1,FF,908,catapult_fpga_latency
Throughput,2.735865833139543,catapult,CLB,1198,FF,1024,catapult_fpga_latency
Throughput,2.735865833139543,catapult,LUT,7254,FF,1024,catapult_fpga_latency
Throughput,2.735865833139543,catapult,FF,1024,FF,1024,catapult_fpga_latency
Throughput,2.735865833139543,catapult,DSP,9,FF,1024,catapult_fpga_latency
Throughput,2.735865833139543,catapult,BRAM,1,FF,1024,catapult_fpga_latency
Throughput,2.699426911666653,catapult,CLB,1819,FF,1268,catapult_fpga_latency
Throughput,2.699426911666653,catapult,LUT,10741,FF,1268,catapult_fpga_latency
Throughput,2.699426911666653,catapult,FF,1268,FF,1268,catapult_fpga_latency
Throughput,2.699426911666653,catapult,DSP,9,FF,1268,catapult_fpga_latency
Throughput,2.699426911666653,catapult,BRAM,1,FF,1268,catapult_fpga_latency
Throughput,2.569954152017928,catapult,CLB,667,FF,882,catapult_fpga_latency
Throughput,2.569954152017928,catapult,LUT,4090,FF,882,catapult_fpga_latency
Throughput,2.569954152017928,catapult,FF,882,FF,882,catapult_fpga_latency
Throughput,2.569954152017928,catapult,DSP,11,FF,882,catapult_fpga_latency
Throughput,2.569954152017928,catapult,BRAM,1,FF,882,catapult_fpga_latency
Throughput,2.5113576148129915,catapult,CLB,736,FF,896,catapult_fpga_latency
Throughput,2.5113576148129915,catapult,LUT,4376,FF,896,catapult_fpga_latency
Throughput,2.5113576148129915,catapult,FF,896,FF,896,catapult_fpga_latency
Throughput,2.5113576148129915,catapult,DSP,10,FF,896,catapult_fpga_latency
Throughput,2.5113576148129915,catapult,BRAM,1,FF,896,catapult_fpga_latency
Throughput,2.6572705579736717,catapult,CLB,1035,FF,1103,catapult_fpga_latency
Throughput,2.6572705579736717,catapult,LUT,6505,FF,1103,catapult_fpga_latency
Throughput,2.6572705579736717,catapult,FF,1103,FF,1103,catapult_fpga_latency
Throughput,2.6572705579736717,catapult,DSP,10,FF,1103,catapult_fpga_latency
Throughput,2.6572705579736717,catapult,BRAM,1,FF,1103,catapult_fpga_latency
Throughput,2.7497229654112347,catapult,CLB,1864,FF,1324,catapult_fpga_latency
Throughput,2.7497229654112347,catapult,LUT,11978,FF,1324,catapult_fpga_latency
Throughput,2.7497229654112347,catapult,FF,1324,FF,1324,catapult_fpga_latency
Throughput,2.7497229654112347,catapult,DSP,9,FF,1324,catapult_fpga_latency
Throughput,2.7497229654112347,catapult,BRAM,1,FF,1324,catapult_fpga_latency
Throughput,2.558120497707924,catapult,CLB,975,FF,981,catapult_fpga_latency
Throughput,2.558120497707924,catapult,LUT,6150,FF,981,catapult_fpga_latency
Throughput,2.558120497707924,catapult,FF,981,FF,981,catapult_fpga_latency
Throughput,2.558120497707924,catapult,DSP,13,FF,981,catapult_fpga_latency
Throughput,2.558120497707924,catapult,BRAM,1,FF,981,catapult_fpga_latency
Throughput,2.6734250852822603,catapult,CLB,1117,FF,994,catapult_fpga_latency
Throughput,2.6734250852822603,catapult,LUT,7049,FF,994,catapult_fpga_latency
Throughput,2.6734250852822603,catapult,FF,994,FF,994,catapult_fpga_latency
Throughput,2.6734250852822603,catapult,DSP,13,FF,994,catapult_fpga_latency
Throughput,2.6734250852822603,catapult,BRAM,1,FF,994,catapult_fpga_latency
Throughput,2.5335377053749006,catapult,CLB,1432,FF,1112,catapult_fpga_latency
Throughput,2.5335377053749006,catapult,LUT,9469,FF,1112,catapult_fpga_latency
Throughput,2.5335377053749006,catapult,FF,1112,FF,1112,catapult_fpga_latency
Throughput,2.5335377053749006,catapult,DSP,13,FF,1112,catapult_fpga_latency
Throughput,2.5335377053749006,catapult,BRAM,1,FF,1112,catapult_fpga_latency
Throughput,2.8287982981949438,catapult,CLB,2518,FF,1449,catapult_fpga_latency
Throughput,2.8287982981949438,catapult,LUT,15578,FF,1449,catapult_fpga_latency
Throughput,2.8287982981949438,catapult,FF,1449,FF,1449,catapult_fpga_latency
Throughput,2.8287982981949438,catapult,DSP,13,FF,1449,catapult_fpga_latency
Throughput,2.8287982981949438,catapult,BRAM,1,FF,1449,catapult_fpga_latency
Throughput,2.492006887907038,catapult,CLB,780,FF,934,catapult_fpga_latency
Throughput,2.492006887907038,catapult,LUT,4660,FF,934,catapult_fpga_latency
Throughput,2.492006887907038,catapult,FF,934,FF,934,catapult_fpga_latency
Throughput,2.492006887907038,catapult,DSP,17,FF,934,catapult_fpga_latency
Throughput,2.492006887907038,catapult,BRAM,1,FF,934,catapult_fpga_latency
Throughput,2.638202223476834,catapult,CLB,1228,FF,1184,catapult_fpga_latency
Throughput,2.638202223476834,catapult,LUT,7242,FF,1184,catapult_fpga_latency
Throughput,2.638202223476834,catapult,FF,1184,FF,1184,catapult_fpga_latency
Throughput,2.638202223476834,catapult,DSP,17,FF,1184,catapult_fpga_latency
Throughput,2.638202223476834,catapult,BRAM,1,FF,1184,catapult_fpga_latency
Throughput,3.0341002527405507,catapult,CLB,316,FF,605,catapult_fpga_latency
Throughput,3.0341002527405507,catapult,LUT,1779,FF,605,catapult_fpga_latency
Throughput,3.0341002527405507,catapult,FF,605,FF,605,catapult_fpga_latency
Throughput,3.0341002527405507,catapult,DSP,10,FF,605,catapult_fpga_latency
Throughput,3.0341002527405507,catapult,BRAM,1,FF,605,catapult_fpga_latency
Throughput,2.947739525944529,catapult,CLB,353,FF,608,catapult_fpga_latency
Throughput,2.947739525944529,catapult,LUT,2027,FF,608,catapult_fpga_latency
Throughput,2.947739525944529,catapult,FF,608,FF,608,catapult_fpga_latency
Throughput,2.947739525944529,catapult,DSP,10,FF,608,catapult_fpga_latency
Throughput,2.947739525944529,catapult,BRAM,1,FF,608,catapult_fpga_latency
Throughput,3.056486935046596,catapult,CLB,397,FF,649,catapult_fpga_latency
Throughput,3.056486935046596,catapult,LUT,2395,FF,649,catapult_fpga_latency
Throughput,3.056486935046596,catapult,FF,649,FF,649,catapult_fpga_latency
Throughput,3.056486935046596,catapult,DSP,10,FF,649,catapult_fpga_latency
Throughput,3.056486935046596,catapult,BRAM,1,FF,649,catapult_fpga_latency
Throughput,3.123760257647746,catapult,CLB,545,FF,734,catapult_fpga_latency
Throughput,3.123760257647746,catapult,LUT,3045,FF,734,catapult_fpga_latency
Throughput,3.123760257647746,catapult,FF,734,FF,734,catapult_fpga_latency
Throughput,3.123760257647746,catapult,DSP,10,FF,734,catapult_fpga_latency
Throughput,3.123760257647746,catapult,BRAM,1,FF,734,catapult_fpga_latency
Throughput,3.115924868819563,catapult,CLB,423,FF,713,catapult_fpga_latency
Throughput,3.115924868819563,catapult,LUT,2350,FF,713,catapult_fpga_latency
Throughput,3.115924868819563,catapult,FF,713,FF,713,catapult_fpga_latency
Throughput,3.115924868819563,catapult,DSP,14,FF,713,catapult_fpga_latency
Throughput,3.115924868819563,catapult,BRAM,1,FF,713,catapult_fpga_latency
Throughput,2.9336525147269357,catapult,CLB,493,FF,751,catapult_fpga_latency
Throughput,2.9336525147269357,catapult,LUT,2582,FF,751,catapult_fpga_latency
Throughput,2.9336525147269357,catapult,FF,751,FF,751,catapult_fpga_latency
Throughput,2.9336525147269357,catapult,DSP,14,FF,751,catapult_fpga_latency
Throughput,2.9336525147269357,catapult,BRAM,1,FF,751,catapult_fpga_latency
Throughput,2.941955223441499,catapult,CLB,616,FF,752,catapult_fpga_latency
Throughput,2.941955223441499,catapult,LUT,3130,FF,752,catapult_fpga_latency
Throughput,2.941955223441499,catapult,FF,752,FF,752,catapult_fpga_latency
Throughput,2.941955223441499,catapult,DSP,14,FF,752,catapult_fpga_latency
Throughput,2.941955223441499,catapult,BRAM,1,FF,752,catapult_fpga_latency
Throughput,3.0458924617207463,catapult,CLB,703,FF,815,catapult_fpga_latency
Throughput,3.0458924617207463,catapult,LUT,4032,FF,815,catapult_fpga_latency
Throughput,3.0458924617207463,catapult,FF,815,FF,815,catapult_fpga_latency
Throughput,3.0458924617207463,catapult,DSP,14,FF,815,catapult_fpga_latency
Throughput,3.0458924617207463,catapult,BRAM,1,FF,815,catapult_fpga_latency
Throughput,2.70185563444974,catapult,CLB,430,FF,700,catapult_fpga_latency
Throughput,2.70185563444974,catapult,LUT,2514,FF,700,catapult_fpga_latency
Throughput,2.70185563444974,catapult,FF,700,FF,700,catapult_fpga_latency
Throughput,2.70185563444974,catapult,DSP,18,FF,700,catapult_fpga_latency
Throughput,2.70185563444974,catapult,BRAM,1,FF,700,catapult_fpga_latency
Throughput,2.895806004164169,catapult,CLB,490,FF,704,catapult_fpga_latency
Throughput,2.895806004164169,catapult,LUT,2652,FF,704,catapult_fpga_latency
Throughput,2.895806004164169,catapult,FF,704,FF,704,catapult_fpga_latency
Throughput,2.895806004164169,catapult,DSP,18,FF,704,catapult_fpga_latency
Throughput,2.895806004164169,catapult,BRAM,1,FF,704,catapult_fpga_latency
Throughput,2.792945020877264,catapult,CLB,583,FF,748,catapult_fpga_latency
Throughput,2.792945020877264,catapult,LUT,3040,FF,748,catapult_fpga_latency
Throughput,2.792945020877264,catapult,FF,748,FF,748,catapult_fpga_latency
Throughput,2.792945020877264,catapult,DSP,18,FF,748,catapult_fpga_latency
Throughput,2.792945020877264,catapult,BRAM,1,FF,748,catapult_fpga_latency
Throughput,2.6024926674769095,catapult,CLB,704,FF,833,catapult_fpga_latency
Throughput,2.6024926674769095,catapult,LUT,3988,FF,833,catapult_fpga_latency
Throughput,2.6024926674769095,catapult,FF,833,FF,833,catapult_fpga_latency
Throughput,2.6024926674769095,catapult,DSP,18,FF,833,catapult_fpga_latency
Throughput,2.6024926674769095,catapult,BRAM,1,FF,833,catapult_fpga_latency
Throughput,2.9864742580851322,catapult,CLB,655,FF,887,catapult_fpga_latency
Throughput,2.9864742580851322,catapult,LUT,3324,FF,887,catapult_fpga_latency
Throughput,2.9864742580851322,catapult,FF,887,FF,887,catapult_fpga_latency
Throughput,2.9864742580851322,catapult,DSP,29,FF,887,catapult_fpga_latency
Throughput,2.9864742580851322,catapult,BRAM,1,FF,887,catapult_fpga_latency
Throughput,3.158210557897895,catapult,CLB,666,FF,789,catapult_fpga_latency
Throughput,3.158210557897895,catapult,LUT,3686,FF,789,catapult_fpga_latency
Throughput,3.158210557897895,catapult,FF,789,FF,789,catapult_fpga_latency
Throughput,3.158210557897895,catapult,DSP,29,FF,789,catapult_fpga_latency
Throughput,3.158210557897895,catapult,BRAM,1,FF,789,catapult_fpga_latency
Throughput,3.0868675394270157,catapult,CLB,791,FF,852,catapult_fpga_latency
Throughput,3.0868675394270157,catapult,LUT,4299,FF,852,catapult_fpga_latency
Throughput,3.0868675394270157,catapult,FF,852,FF,852,catapult_fpga_latency
Throughput,3.0868675394270157,catapult,DSP,29,FF,852,catapult_fpga_latency
Throughput,3.0868675394270157,catapult,BRAM,1,FF,852,catapult_fpga_latency
Throughput,3.0519254597725705,catapult,CLB,1028,FF,936,catapult_fpga_latency
Throughput,3.0519254597725705,catapult,LUT,5784,FF,936,catapult_fpga_latency
Throughput,3.0519254597725705,catapult,FF,936,FF,936,catapult_fpga_latency
Throughput,3.0519254597725705,catapult,DSP,29,FF,936,catapult_fpga_latency
Throughput,3.0519254597725705,catapult,BRAM,1,FF,936,catapult_fpga_latency
Throughput,2.8284462496216953,catapult,CLB,642,FF,956,catapult_fpga_latency
Throughput,2.8284462496216953,catapult,LUT,3118,FF,956,catapult_fpga_latency
Throughput,2.8284462496216953,catapult,FF,956,FF,956,catapult_fpga_latency
Throughput,2.8284462496216953,catapult,DSP,35,FF,956,catapult_fpga_latency
Throughput,2.8284462496216953,catapult,BRAM,1,FF,956,catapult_fpga_latency
Throughput,2.824994420636019,catapult,CLB,671,FF,923,catapult_fpga_latency
Throughput,2.824994420636019,catapult,LUT,3359,FF,923,catapult_fpga_latency
Throughput,2.824994420636019,catapult,FF,923,FF,923,catapult_fpga_latency
Throughput,2.824994420636019,catapult,DSP,35,FF,923,catapult_fpga_latency
Throughput,2.824994420636019,catapult,BRAM,1,FF,923,catapult_fpga_latency
Throughput,2.895806004164169,catapult,CLB,728,FF,906,catapult_fpga_latency
Throughput,2.895806004164169,catapult,LUT,3760,FF,906,catapult_fpga_latency
Throughput,2.895806004164169,catapult,FF,906,FF,906,catapult_fpga_latency
Throughput,2.895806004164169,catapult,DSP,35,FF,906,catapult_fpga_latency
Throughput,2.895806004164169,catapult,BRAM,1,FF,906,catapult_fpga_latency
Throughput,2.9758007879920485,catapult,CLB,911,FF,1076,catapult_fpga_latency
Throughput,2.9758007879920485,catapult,LUT,4662,FF,1076,catapult_fpga_latency
Throughput,2.9758007879920485,catapult,FF,1076,FF,1076,catapult_fpga_latency
Throughput,2.9758007879920485,catapult,DSP,35,FF,1076,catapult_fpga_latency
Throughput,2.9758007879920485,catapult,BRAM,1,FF,1076,catapult_fpga_latency
Throughput,2.9040558043363363,catapult,CLB,342,FF,655,catapult_fpga_latency
Throughput,2.9040558043363363,catapult,LUT,2102,FF,655,catapult_fpga_latency
Throughput,2.9040558043363363,catapult,FF,655,FF,655,catapult_fpga_latency
Throughput,2.9040558043363363,catapult,DSP,10,FF,655,catapult_fpga_latency
Throughput,2.9040558043363363,catapult,BRAM,1,FF,655,catapult_fpga_latency
Throughput,3.0494777769307,catapult,CLB,385,FF,697,catapult_fpga_latency
Throughput,3.0494777769307,catapult,LUT,2368,FF,697,catapult_fpga_latency
Throughput,3.0494777769307,catapult,FF,697,FF,697,catapult_fpga_latency
Throughput,3.0494777769307,catapult,DSP,10,FF,697,catapult_fpga_latency
Throughput,3.0494777769307,catapult,BRAM,1,FF,697,catapult_fpga_latency
Throughput,3.14833704837105,catapult,CLB,541,FF,715,catapult_fpga_latency
Throughput,3.14833704837105,catapult,LUT,2827,FF,715,catapult_fpga_latency
Throughput,3.14833704837105,catapult,FF,715,FF,715,catapult_fpga_latency
Throughput,3.14833704837105,catapult,DSP,10,FF,715,catapult_fpga_latency
Throughput,3.14833704837105,catapult,BRAM,1,FF,715,catapult_fpga_latency
Throughput,3.1346095373629783,catapult,CLB,669,FF,814,catapult_fpga_latency
Throughput,3.1346095373629783,catapult,LUT,3994,FF,814,catapult_fpga_latency
Throughput,3.1346095373629783,catapult,FF,814,FF,814,catapult_fpga_latency
Throughput,3.1346095373629783,catapult,DSP,10,FF,814,catapult_fpga_latency
Throughput,3.1346095373629783,catapult,BRAM,1,FF,814,catapult_fpga_latency
Throughput,2.545202801759244,catapult,CLB,508,FF,687,catapult_fpga_latency
Throughput,2.545202801759244,catapult,LUT,2844,FF,687,catapult_fpga_latency
Throughput,2.545202801759244,catapult,FF,687,FF,687,catapult_fpga_latency
Throughput,2.545202801759244,catapult,DSP,14,FF,687,catapult_fpga_latency
Throughput,2.545202801759244,catapult,BRAM,1,FF,687,catapult_fpga_latency
Throughput,2.8711953073183896,catapult,CLB,551,FF,704,catapult_fpga_latency
Throughput,2.8711953073183896,catapult,LUT,3147,FF,704,catapult_fpga_latency
Throughput,2.8711953073183896,catapult,FF,704,FF,704,catapult_fpga_latency
Throughput,2.8711953073183896,catapult,DSP,14,FF,704,catapult_fpga_latency
Throughput,2.8711953073183896,catapult,BRAM,1,FF,704,catapult_fpga_latency
Throughput,3.070640074923618,catapult,CLB,745,FF,742,catapult_fpga_latency
Throughput,3.070640074923618,catapult,LUT,3876,FF,742,catapult_fpga_latency
Throughput,3.070640074923618,catapult,FF,742,FF,742,catapult_fpga_latency
Throughput,3.070640074923618,catapult,DSP,14,FF,742,catapult_fpga_latency
Throughput,3.070640074923618,catapult,BRAM,1,FF,742,catapult_fpga_latency
Throughput,2.952761718034878,catapult,CLB,950,FF,804,catapult_fpga_latency
Throughput,2.952761718034878,catapult,LUT,5439,FF,804,catapult_fpga_latency
Throughput,2.952761718034878,catapult,FF,804,FF,804,catapult_fpga_latency
Throughput,2.952761718034878,catapult,DSP,14,FF,804,catapult_fpga_latency
Throughput,2.952761718034878,catapult,BRAM,1,FF,804,catapult_fpga_latency
Throughput,2.9465409083007006,catapult,CLB,503,FF,749,catapult_fpga_latency
Throughput,2.9465409083007006,catapult,LUT,2879,FF,749,catapult_fpga_latency
Throughput,2.9465409083007006,catapult,FF,749,FF,749,catapult_fpga_latency
Throughput,2.9465409083007006,catapult,DSP,18,FF,749,catapult_fpga_latency
Throughput,2.9465409083007006,catapult,BRAM,1,FF,749,catapult_fpga_latency
Throughput,2.960191346768655,catapult,CLB,551,FF,755,catapult_fpga_latency
Throughput,2.960191346768655,catapult,LUT,3128,FF,755,catapult_fpga_latency
Throughput,2.960191346768655,catapult,FF,755,FF,755,catapult_fpga_latency
Throughput,2.960191346768655,catapult,DSP,18,FF,755,catapult_fpga_latency
Throughput,2.960191346768655,catapult,BRAM,1,FF,755,catapult_fpga_latency
Throughput,3.0027775692515575,catapult,CLB,691,FF,805,catapult_fpga_latency
Throughput,3.0027775692515575,catapult,LUT,4015,FF,805,catapult_fpga_latency
Throughput,3.0027775692515575,catapult,FF,805,FF,805,catapult_fpga_latency
Throughput,3.0027775692515575,catapult,DSP,18,FF,805,catapult_fpga_latency
Throughput,3.0027775692515575,catapult,BRAM,1,FF,805,catapult_fpga_latency
Throughput,2.768158427243108,catapult,CLB,1009,FF,906,catapult_fpga_latency
Throughput,2.768158427243108,catapult,LUT,5522,FF,906,catapult_fpga_latency
Throughput,2.768158427243108,catapult,FF,906,FF,906,catapult_fpga_latency
Throughput,2.768158427243108,catapult,DSP,18,FF,906,catapult_fpga_latency
Throughput,2.768158427243108,catapult,BRAM,1,FF,906,catapult_fpga_latency
Throughput,2.912293372785201,catapult,CLB,745,FF,971,catapult_fpga_latency
Throughput,2.912293372785201,catapult,LUT,4073,FF,971,catapult_fpga_latency
Throughput,2.912293372785201,catapult,FF,971,FF,971,catapult_fpga_latency
Throughput,2.912293372785201,catapult,DSP,29,FF,971,catapult_fpga_latency
Throughput,2.912293372785201,catapult,BRAM,1,FF,971,catapult_fpga_latency
Throughput,2.7619044988662385,catapult,CLB,802,FF,1042,catapult_fpga_latency
Throughput,2.7619044988662385,catapult,LUT,4398,FF,1042,catapult_fpga_latency
Throughput,2.7619044988662385,catapult,FF,1042,FF,1042,catapult_fpga_latency
Throughput,2.7619044988662385,catapult,DSP,28,FF,1042,catapult_fpga_latency
Throughput,2.7619044988662385,catapult,BRAM,1,FF,1042,catapult_fpga_latency
Throughput,2.7399812585281915,catapult,CLB,997,FF,908,catapult_fpga_latency
Throughput,2.7399812585281915,catapult,LUT,5556,FF,908,catapult_fpga_latency
Throughput,2.7399812585281915,catapult,FF,908,FF,908,catapult_fpga_latency
Throughput,2.7399812585281915,catapult,DSP,28,FF,908,catapult_fpga_latency
Throughput,2.7399812585281915,catapult,BRAM,1,FF,908,catapult_fpga_latency
Throughput,2.9699235838661875,catapult,CLB,1217,FF,1024,catapult_fpga_latency
Throughput,2.9699235838661875,catapult,LUT,7242,FF,1024,catapult_fpga_latency
Throughput,2.9699235838661875,catapult,FF,1024,FF,1024,catapult_fpga_latency
Throughput,2.9699235838661875,catapult,DSP,28,FF,1024,catapult_fpga_latency
Throughput,2.9699235838661875,catapult,BRAM,1,FF,1024,catapult_fpga_latency
Throughput,2.985288498280474,catapult,CLB,652,FF,968,catapult_fpga_latency
Throughput,2.985288498280474,catapult,LUT,3435,FF,968,catapult_fpga_latency
Throughput,2.985288498280474,catapult,FF,968,FF,968,catapult_fpga_latency
Throughput,2.985288498280474,catapult,DSP,35,FF,968,catapult_fpga_latency
Throughput,2.985288498280474,catapult,BRAM,1,FF,968,catapult_fpga_latency
Throughput,3.009410426403363,catapult,CLB,662,FF,915,catapult_fpga_latency
Throughput,3.009410426403363,catapult,LUT,3673,FF,915,catapult_fpga_latency
Throughput,3.009410426403363,catapult,FF,915,FF,915,catapult_fpga_latency
Throughput,3.009410426403363,catapult,DSP,35,FF,915,catapult_fpga_latency
Throughput,3.009410426403363,catapult,BRAM,1,FF,915,catapult_fpga_latency
Throughput,2.8337843773467277,catapult,CLB,801,FF,965,catapult_fpga_latency
Throughput,2.8337843773467277,catapult,LUT,4314,FF,965,catapult_fpga_latency
Throughput,2.8337843773467277,catapult,FF,965,FF,965,catapult_fpga_latency
Throughput,2.8337843773467277,catapult,DSP,35,FF,965,catapult_fpga_latency
Throughput,2.8337843773467277,catapult,BRAM,1,FF,965,catapult_fpga_latency
Throughput,2.681964592703447,catapult,CLB,1062,FF,1083,catapult_fpga_latency
Throughput,2.681964592703447,catapult,LUT,6051,FF,1083,catapult_fpga_latency
Throughput,2.681964592703447,catapult,FF,1083,FF,1083,catapult_fpga_latency
Throughput,2.681964592703447,catapult,DSP,35,FF,1083,catapult_fpga_latency
Throughput,2.681964592703447,catapult,BRAM,1,FF,1083,catapult_fpga_latency
Throughput,2.9003497821837314,catapult,CLB,447,FF,861,catapult_fpga_latency
Throughput,2.9003497821837314,catapult,LUT,2549,FF,861,catapult_fpga_latency
Throughput,2.9003497821837314,catapult,FF,861,FF,861,catapult_fpga_latency
Throughput,2.9003497821837314,catapult,DSP,9,FF,861,catapult_fpga_latency
Throughput,2.9003497821837314,catapult,BRAM,1,FF,861,catapult_fpga_latency
Throughput,2.9929814584798646,catapult,CLB,519,FF,860,catapult_fpga_latency
Throughput,2.9929814584798646,catapult,LUT,3053,FF,860,catapult_fpga_latency
Throughput,2.9929814584798646,catapult,FF,860,FF,860,catapult_fpga_latency
Throughput,2.9929814584798646,catapult,DSP,9,FF,860,catapult_fpga_latency
Throughput,2.9929814584798646,catapult,BRAM,1,FF,860,catapult_fpga_latency
Throughput,3.0627777556577165,catapult,CLB,737,FF,973,catapult_fpga_latency
Throughput,3.0627777556577165,catapult,LUT,3883,FF,973,catapult_fpga_latency
Throughput,3.0627777556577165,catapult,FF,973,FF,973,catapult_fpga_latency
Throughput,3.0627777556577165,catapult,DSP,9,FF,973,catapult_fpga_latency
Throughput,3.0627777556577165,catapult,BRAM,1,FF,973,catapult_fpga_latency
Throughput,2.806970268570915,catapult,CLB,1040,FF,1183,catapult_fpga_latency
Throughput,2.806970268570915,catapult,LUT,6251,FF,1183,catapult_fpga_latency
Throughput,2.806970268570915,catapult,FF,1183,FF,1183,catapult_fpga_latency
Throughput,2.806970268570915,catapult,DSP,9,FF,1183,catapult_fpga_latency
Throughput,2.806970268570915,catapult,BRAM,1,FF,1183,catapult_fpga_latency
Throughput,2.937340649269777,catapult,CLB,633,FF,965,catapult_fpga_latency
Throughput,2.937340649269777,catapult,LUT,3649,FF,965,catapult_fpga_latency
Throughput,2.937340649269777,catapult,FF,965,FF,965,catapult_fpga_latency
Throughput,2.937340649269777,catapult,DSP,13,FF,965,catapult_fpga_latency
Throughput,2.937340649269777,catapult,BRAM,1,FF,965,catapult_fpga_latency
Throughput,2.8392555471955254,catapult,CLB,736,FF,910,catapult_fpga_latency
Throughput,2.8392555471955254,catapult,LUT,4275,FF,910,catapult_fpga_latency
Throughput,2.8392555471955254,catapult,FF,910,FF,910,catapult_fpga_latency
Throughput,2.8392555471955254,catapult,DSP,13,FF,910,catapult_fpga_latency
Throughput,2.8392555471955254,catapult,BRAM,1,FF,910,catapult_fpga_latency
Throughput,2.8284622499285814,catapult,CLB,952,FF,980,catapult_fpga_latency
Throughput,2.8284622499285814,catapult,LUT,5655,FF,980,catapult_fpga_latency
Throughput,2.8284622499285814,catapult,FF,980,FF,980,catapult_fpga_latency
Throughput,2.8284622499285814,catapult,DSP,13,FF,980,catapult_fpga_latency
Throughput,2.8284622499285814,catapult,BRAM,1,FF,980,catapult_fpga_latency
Throughput,2.7615383978106522,catapult,CLB,1453,FF,1231,catapult_fpga_latency
Throughput,2.7615383978106522,catapult,LUT,8827,FF,1231,catapult_fpga_latency
Throughput,2.7615383978106522,catapult,FF,1231,FF,1231,catapult_fpga_latency
Throughput,2.7615383978106522,catapult,DSP,13,FF,1231,catapult_fpga_latency
Throughput,2.7615383978106522,catapult,BRAM,1,FF,1231,catapult_fpga_latency
Throughput,2.85218006383179,catapult,CLB,671,FF,947,catapult_fpga_latency
Throughput,2.85218006383179,catapult,LUT,3738,FF,947,catapult_fpga_latency
Throughput,2.85218006383179,catapult,FF,947,FF,947,catapult_fpga_latency
Throughput,2.85218006383179,catapult,DSP,17,FF,947,catapult_fpga_latency
Throughput,2.85218006383179,catapult,BRAM,1,FF,947,catapult_fpga_latency
Throughput,2.8724406553760597,catapult,CLB,731,FF,999,catapult_fpga_latency
Throughput,2.8724406553760597,catapult,LUT,4243,FF,999,catapult_fpga_latency
Throughput,2.8724406553760597,catapult,FF,999,FF,999,catapult_fpga_latency
Throughput,2.8724406553760597,catapult,DSP,17,FF,999,catapult_fpga_latency
Throughput,2.8724406553760597,catapult,BRAM,1,FF,999,catapult_fpga_latency
Throughput,2.833142096241837,catapult,CLB,943,FF,1116,catapult_fpga_latency
Throughput,2.833142096241837,catapult,LUT,5615,FF,1116,catapult_fpga_latency
Throughput,2.833142096241837,catapult,FF,1116,FF,1116,catapult_fpga_latency
Throughput,2.833142096241837,catapult,DSP,17,FF,1116,catapult_fpga_latency
Throughput,2.833142096241837,catapult,BRAM,1,FF,1116,catapult_fpga_latency
Throughput,2.8010027589877176,catapult,CLB,1381,FF,1295,catapult_fpga_latency
Throughput,2.8010027589877176,catapult,LUT,8494,FF,1295,catapult_fpga_latency
Throughput,2.8010027589877176,catapult,FF,1295,FF,1295,catapult_fpga_latency
Throughput,2.8010027589877176,catapult,DSP,17,FF,1295,catapult_fpga_latency
Throughput,2.8010027589877176,catapult,BRAM,1,FF,1295,catapult_fpga_latency
Throughput,2.6442015304638455,catapult,CLB,910,FF,1177,catapult_fpga_latency
Throughput,2.6442015304638455,catapult,LUT,5440,FF,1177,catapult_fpga_latency
Throughput,2.6442015304638455,catapult,FF,1177,FF,1177,catapult_fpga_latency
Throughput,2.6442015304638455,catapult,DSP,28,FF,1177,catapult_fpga_latency
Throughput,2.6442015304638455,catapult,BRAM,1,FF,1177,catapult_fpga_latency
Throughput,2.9905826552187165,catapult,CLB,1098,FF,1253,catapult_fpga_latency
Throughput,2.9905826552187165,catapult,LUT,6156,FF,1253,catapult_fpga_latency
Throughput,2.9905826552187165,catapult,FF,1253,FF,1253,catapult_fpga_latency
Throughput,2.9905826552187165,catapult,DSP,29,FF,1253,catapult_fpga_latency
Throughput,2.9905826552187165,catapult,BRAM,1,FF,1253,catapult_fpga_latency
Throughput,2.985021163800051,catapult,CLB,1419,FF,1229,catapult_fpga_latency
Throughput,2.985021163800051,catapult,LUT,8377,FF,1229,catapult_fpga_latency
Throughput,2.985021163800051,catapult,FF,1229,FF,1229,catapult_fpga_latency
Throughput,2.985021163800051,catapult,DSP,29,FF,1229,catapult_fpga_latency
Throughput,2.985021163800051,catapult,BRAM,1,FF,1229,catapult_fpga_latency
Throughput,3.034928997836096,catapult,CLB,2265,FF,1489,catapult_fpga_latency
Throughput,3.034928997836096,catapult,LUT,13329,FF,1489,catapult_fpga_latency
Throughput,3.034928997836096,catapult,FF,1489,FF,1489,catapult_fpga_latency
Throughput,3.034928997836096,catapult,DSP,29,FF,1489,catapult_fpga_latency
Throughput,3.034928997836096,catapult,BRAM,1,FF,1489,catapult_fpga_latency
Throughput,2.9047812699703712,catapult,CLB,806,FF,1196,catapult_fpga_latency
Throughput,2.9047812699703712,catapult,LUT,4549,FF,1196,catapult_fpga_latency
Throughput,2.9047812699703712,catapult,FF,1196,FF,1196,catapult_fpga_latency
Throughput,2.9047812699703712,catapult,DSP,34,FF,1196,catapult_fpga_latency
Throughput,2.9047812699703712,catapult,BRAM,1,FF,1196,catapult_fpga_latency
Throughput,2.831112797196066,catapult,CLB,953,FF,1235,catapult_fpga_latency
Throughput,2.831112797196066,catapult,LUT,5384,FF,1235,catapult_fpga_latency
Throughput,2.831112797196066,catapult,FF,1235,FF,1235,catapult_fpga_latency
Throughput,2.831112797196066,catapult,DSP,34,FF,1235,catapult_fpga_latency
Throughput,2.831112797196066,catapult,BRAM,1,FF,1235,catapult_fpga_latency
Throughput,2.910047521076019,catapult,CLB,1252,FF,1332,catapult_fpga_latency
Throughput,2.910047521076019,catapult,LUT,7092,FF,1332,catapult_fpga_latency
Throughput,2.910047521076019,catapult,FF,1332,FF,1332,catapult_fpga_latency
Throughput,2.910047521076019,catapult,DSP,34,FF,1332,catapult_fpga_latency
Throughput,2.910047521076019,catapult,BRAM,1,FF,1332,catapult_fpga_latency
Throughput,2.701111237162969,catapult,CLB,1647,FF,1602,catapult_fpga_latency
Throughput,2.701111237162969,catapult,LUT,9884,FF,1602,catapult_fpga_latency
Throughput,2.701111237162969,catapult,FF,1602,FF,1602,catapult_fpga_latency
Throughput,2.701111237162969,catapult,DSP,34,FF,1602,catapult_fpga_latency
Throughput,2.701111237162969,catapult,BRAM,1,FF,1602,catapult_fpga_latency
Throughput,3.058777467821661,catapult,CLB,413,FF,691,catapult_fpga_latency
Throughput,3.058777467821661,catapult,LUT,2362,FF,691,catapult_fpga_latency
Throughput,3.058777467821661,catapult,FF,691,FF,691,catapult_fpga_latency
Throughput,3.058777467821661,catapult,DSP,9,FF,691,catapult_fpga_latency
Throughput,3.058777467821661,catapult,BRAM,1,FF,691,catapult_fpga_latency
Throughput,3.0571690614490983,catapult,CLB,470,FF,752,catapult_fpga_latency
Throughput,3.0571690614490983,catapult,LUT,2815,FF,752,catapult_fpga_latency
Throughput,3.0571690614490983,catapult,FF,752,FF,752,catapult_fpga_latency
Throughput,3.0571690614490983,catapult,DSP,9,FF,752,catapult_fpga_latency
Throughput,3.0571690614490983,catapult,BRAM,1,FF,752,catapult_fpga_latency
Throughput,3.124726586423688,catapult,CLB,587,FF,741,catapult_fpga_latency
Throughput,3.124726586423688,catapult,LUT,3495,FF,741,catapult_fpga_latency
Throughput,3.124726586423688,catapult,FF,741,FF,741,catapult_fpga_latency
Throughput,3.124726586423688,catapult,DSP,9,FF,741,catapult_fpga_latency
Throughput,3.124726586423688,catapult,BRAM,1,FF,741,catapult_fpga_latency
Throughput,2.7621333613229515,catapult,CLB,863,FF,840,catapult_fpga_latency
Throughput,2.7621333613229515,catapult,LUT,5182,FF,840,catapult_fpga_latency
Throughput,2.7621333613229515,catapult,FF,840,FF,840,catapult_fpga_latency
Throughput,2.7621333613229515,catapult,DSP,9,FF,840,catapult_fpga_latency
Throughput,2.7621333613229515,catapult,BRAM,1,FF,840,catapult_fpga_latency
Throughput,2.925362306121613,catapult,CLB,551,FF,854,catapult_fpga_latency
Throughput,2.925362306121613,catapult,LUT,3285,FF,854,catapult_fpga_latency
Throughput,2.925362306121613,catapult,FF,854,FF,854,catapult_fpga_latency
Throughput,2.925362306121613,catapult,DSP,14,FF,854,catapult_fpga_latency
Throughput,2.925362306121613,catapult,BRAM,1,FF,854,catapult_fpga_latency
Throughput,3.1770540448663573,catapult,CLB,642,FF,837,catapult_fpga_latency
Throughput,3.1770540448663573,catapult,LUT,3658,FF,837,catapult_fpga_latency
Throughput,3.1770540448663573,catapult,FF,837,FF,837,catapult_fpga_latency
Throughput,3.1770540448663573,catapult,DSP,14,FF,837,catapult_fpga_latency
Throughput,3.1770540448663573,catapult,BRAM,1,FF,837,catapult_fpga_latency
Throughput,3.0739153689620617,catapult,CLB,808,FF,887,catapult_fpga_latency
Throughput,3.0739153689620617,catapult,LUT,4738,FF,887,catapult_fpga_latency
Throughput,3.0739153689620617,catapult,FF,887,FF,887,catapult_fpga_latency
Throughput,3.0739153689620617,catapult,DSP,14,FF,887,catapult_fpga_latency
Throughput,3.0739153689620617,catapult,BRAM,1,FF,887,catapult_fpga_latency
Throughput,3.104462043294828,catapult,CLB,1152,FF,950,catapult_fpga_latency
Throughput,3.104462043294828,catapult,LUT,6677,FF,950,catapult_fpga_latency
Throughput,3.104462043294828,catapult,FF,950,FF,950,catapult_fpga_latency
Throughput,3.104462043294828,catapult,DSP,14,FF,950,catapult_fpga_latency
Throughput,3.104462043294828,catapult,BRAM,1,FF,950,catapult_fpga_latency
Throughput,2.9684601113172544,catapult,CLB,584,FF,822,catapult_fpga_latency
Throughput,2.9684601113172544,catapult,LUT,3306,FF,822,catapult_fpga_latency
Throughput,2.9684601113172544,catapult,FF,822,FF,822,catapult_fpga_latency
Throughput,2.9684601113172544,catapult,DSP,18,FF,822,catapult_fpga_latency
Throughput,2.9684601113172544,catapult,BRAM,1,FF,822,catapult_fpga_latency
Throughput,3.067776383643843,catapult,CLB,650,FF,769,catapult_fpga_latency
Throughput,3.067776383643843,catapult,LUT,3714,FF,769,catapult_fpga_latency
Throughput,3.067776383643843,catapult,FF,769,FF,769,catapult_fpga_latency
Throughput,3.067776383643843,catapult,DSP,18,FF,769,catapult_fpga_latency
Throughput,3.067776383643843,catapult,BRAM,1,FF,769,catapult_fpga_latency
Throughput,3.0418436005694334,catapult,CLB,933,FF,825,catapult_fpga_latency
Throughput,3.0418436005694334,catapult,LUT,5164,FF,825,catapult_fpga_latency
Throughput,3.0418436005694334,catapult,FF,825,FF,825,catapult_fpga_latency
Throughput,3.0418436005694334,catapult,DSP,18,FF,825,catapult_fpga_latency
Throughput,3.0418436005694334,catapult,BRAM,1,FF,825,catapult_fpga_latency
Throughput,2.8847623965452085,catapult,CLB,1173,FF,949,catapult_fpga_latency
Throughput,2.8847623965452085,catapult,LUT,6775,FF,949,catapult_fpga_latency
Throughput,2.8847623965452085,catapult,FF,949,FF,949,catapult_fpga_latency
Throughput,2.8847623965452085,catapult,DSP,18,FF,949,catapult_fpga_latency
Throughput,2.8847623965452085,catapult,BRAM,1,FF,949,catapult_fpga_latency
Throughput,2.8048445274678424,catapult,CLB,775,FF,1037,catapult_fpga_latency
Throughput,2.8048445274678424,catapult,LUT,4479,FF,1037,catapult_fpga_latency
Throughput,2.8048445274678424,catapult,FF,1037,FF,1037,catapult_fpga_latency
Throughput,2.8048445274678424,catapult,DSP,28,FF,1037,catapult_fpga_latency
Throughput,2.8048445274678424,catapult,BRAM,1,FF,1037,catapult_fpga_latency
Throughput,2.6864532906366354,catapult,CLB,972,FF,1032,catapult_fpga_latency
Throughput,2.6864532906366354,catapult,LUT,5421,FF,1032,catapult_fpga_latency
Throughput,2.6864532906366354,catapult,FF,1032,FF,1032,catapult_fpga_latency
Throughput,2.6864532906366354,catapult,DSP,28,FF,1032,catapult_fpga_latency
Throughput,2.6864532906366354,catapult,BRAM,1,FF,1032,catapult_fpga_latency
Throughput,2.6890828613992914,catapult,CLB,1177,FF,999,catapult_fpga_latency
Throughput,2.6890828613992914,catapult,LUT,7039,FF,999,catapult_fpga_latency
Throughput,2.6890828613992914,catapult,FF,999,FF,999,catapult_fpga_latency
Throughput,2.6890828613992914,catapult,DSP,28,FF,999,catapult_fpga_latency
Throughput,2.6890828613992914,catapult,BRAM,1,FF,999,catapult_fpga_latency
Throughput,2.9999310015869636,catapult,CLB,1534,FF,1176,catapult_fpga_latency
Throughput,2.9999310015869636,catapult,LUT,9524,FF,1176,catapult_fpga_latency
Throughput,2.9999310015869636,catapult,FF,1176,FF,1176,catapult_fpga_latency
Throughput,2.9999310015869636,catapult,DSP,28,FF,1176,catapult_fpga_latency
Throughput,2.9999310015869636,catapult,BRAM,1,FF,1176,catapult_fpga_latency
Throughput,2.8974169527865907,catapult,CLB,697,FF,1063,catapult_fpga_latency
Throughput,2.8974169527865907,catapult,LUT,4190,FF,1063,catapult_fpga_latency
Throughput,2.8974169527865907,catapult,FF,1063,FF,1063,catapult_fpga_latency
Throughput,2.8974169527865907,catapult,DSP,35,FF,1063,catapult_fpga_latency
Throughput,2.8974169527865907,catapult,BRAM,1,FF,1063,catapult_fpga_latency
Throughput,3.1269739022758114,catapult,CLB,929,FF,953,catapult_fpga_latency
Throughput,3.1269739022758114,catapult,LUT,5218,FF,953,catapult_fpga_latency
Throughput,3.1269739022758114,catapult,FF,953,FF,953,catapult_fpga_latency
Throughput,3.1269739022758114,catapult,DSP,35,FF,953,catapult_fpga_latency
Throughput,3.1269739022758114,catapult,BRAM,1,FF,953,catapult_fpga_latency
Throughput,2.8538324115454645,catapult,CLB,1115,FF,1031,catapult_fpga_latency
Throughput,2.8538324115454645,catapult,LUT,6304,FF,1031,catapult_fpga_latency
Throughput,2.8538324115454645,catapult,FF,1031,FF,1031,catapult_fpga_latency
Throughput,2.8538324115454645,catapult,DSP,35,FF,1031,catapult_fpga_latency
Throughput,2.8538324115454645,catapult,BRAM,1,FF,1031,catapult_fpga_latency
Throughput,3.0245563731939615,catapult,CLB,1496,FF,1108,catapult_fpga_latency
Throughput,3.0245563731939615,catapult,LUT,8829,FF,1108,catapult_fpga_latency
Throughput,3.0245563731939615,catapult,FF,1108,FF,1108,catapult_fpga_latency
Throughput,3.0245563731939615,catapult,DSP,35,FF,1108,catapult_fpga_latency
Throughput,3.0245563731939615,catapult,BRAM,1,FF,1108,catapult_fpga_latency
Throughput,2.7122174547466518,catapult,CLB,509,FF,1077,catapult_fpga_latency
Throughput,2.7122174547466518,catapult,LUT,3054,FF,1077,catapult_fpga_latency
Throughput,2.7122174547466518,catapult,FF,1077,FF,1077,catapult_fpga_latency
Throughput,2.7122174547466518,catapult,DSP,9,FF,1077,catapult_fpga_latency
Throughput,2.7122174547466518,catapult,BRAM,1,FF,1077,catapult_fpga_latency
Throughput,3.0771597815216554,catapult,CLB,618,FF,990,catapult_fpga_latency
Throughput,3.0771597815216554,catapult,LUT,3695,FF,990,catapult_fpga_latency
Throughput,3.0771597815216554,catapult,FF,990,FF,990,catapult_fpga_latency
Throughput,3.0771597815216554,catapult,DSP,9,FF,990,catapult_fpga_latency
Throughput,3.0771597815216554,catapult,BRAM,1,FF,990,catapult_fpga_latency
Throughput,3.023477301244161,catapult,CLB,829,FF,1134,catapult_fpga_latency
Throughput,3.023477301244161,catapult,LUT,4916,FF,1134,catapult_fpga_latency
Throughput,3.023477301244161,catapult,FF,1134,FF,1134,catapult_fpga_latency
Throughput,3.023477301244161,catapult,DSP,9,FF,1134,catapult_fpga_latency
Throughput,3.023477301244161,catapult,BRAM,1,FF,1134,catapult_fpga_latency
Throughput,3.039347391328134,catapult,CLB,1275,FF,1423,catapult_fpga_latency
Throughput,3.039347391328134,catapult,LUT,7762,FF,1423,catapult_fpga_latency
Throughput,3.039347391328134,catapult,FF,1423,FF,1423,catapult_fpga_latency
Throughput,3.039347391328134,catapult,DSP,9,FF,1423,catapult_fpga_latency
Throughput,3.039347391328134,catapult,BRAM,1,FF,1423,catapult_fpga_latency
Throughput,2.940424067959081,catapult,CLB,810,FF,1104,catapult_fpga_latency
Throughput,2.940424067959081,catapult,LUT,4654,FF,1104,catapult_fpga_latency
Throughput,2.940424067959081,catapult,FF,1104,FF,1104,catapult_fpga_latency
Throughput,2.940424067959081,catapult,DSP,13,FF,1104,catapult_fpga_latency
Throughput,2.940424067959081,catapult,BRAM,1,FF,1104,catapult_fpga_latency
Throughput,2.968001970753309,catapult,CLB,903,FF,1130,catapult_fpga_latency
Throughput,2.968001970753309,catapult,LUT,5240,FF,1130,catapult_fpga_latency
Throughput,2.968001970753309,catapult,FF,1130,FF,1130,catapult_fpga_latency
Throughput,2.968001970753309,catapult,DSP,13,FF,1130,catapult_fpga_latency
Throughput,2.968001970753309,catapult,BRAM,1,FF,1130,catapult_fpga_latency
Throughput,2.929939291657877,catapult,CLB,1194,FF,1238,catapult_fpga_latency
Throughput,2.929939291657877,catapult,LUT,7358,FF,1238,catapult_fpga_latency
Throughput,2.929939291657877,catapult,FF,1238,FF,1238,catapult_fpga_latency
Throughput,2.929939291657877,catapult,DSP,13,FF,1238,catapult_fpga_latency
Throughput,2.929939291657877,catapult,BRAM,1,FF,1238,catapult_fpga_latency
Throughput,2.9297676108331085,catapult,CLB,1893,FF,1475,catapult_fpga_latency
Throughput,2.9297676108331085,catapult,LUT,11499,FF,1475,catapult_fpga_latency
Throughput,2.9297676108331085,catapult,FF,1475,FF,1475,catapult_fpga_latency
Throughput,2.9297676108331085,catapult,DSP,13,FF,1475,catapult_fpga_latency
Throughput,2.9297676108331085,catapult,BRAM,1,FF,1475,catapult_fpga_latency
Throughput,3.1096557922003614,catapult,CLB,731,FF,1144,catapult_fpga_latency
Throughput,3.1096557922003614,catapult,LUT,4311,FF,1144,catapult_fpga_latency
Throughput,3.1096557922003614,catapult,FF,1144,FF,1144,catapult_fpga_latency
Throughput,3.1096557922003614,catapult,DSP,17,FF,1144,catapult_fpga_latency
Throughput,3.1096557922003614,catapult,BRAM,1,FF,1144,catapult_fpga_latency
Throughput,3.157442723988987,catapult,CLB,838,FF,1066,catapult_fpga_latency
Throughput,3.157442723988987,catapult,LUT,4933,FF,1066,catapult_fpga_latency
Throughput,3.157442723988987,catapult,FF,1066,FF,1066,catapult_fpga_latency
Throughput,3.157442723988987,catapult,DSP,17,FF,1066,catapult_fpga_latency
Throughput,3.157442723988987,catapult,BRAM,1,FF,1066,catapult_fpga_latency
Throughput,2.7489444053483463,catapult,CLB,1116,FF,1255,catapult_fpga_latency
Throughput,2.7489444053483463,catapult,LUT,6655,FF,1255,catapult_fpga_latency
Throughput,2.7489444053483463,catapult,FF,1255,FF,1255,catapult_fpga_latency
Throughput,2.7489444053483463,catapult,DSP,17,FF,1255,catapult_fpga_latency
Throughput,2.7489444053483463,catapult,BRAM,1,FF,1255,catapult_fpga_latency
Throughput,2.865354143445359,catapult,CLB,1797,FF,1500,catapult_fpga_latency
Throughput,2.865354143445359,catapult,LUT,11057,FF,1500,catapult_fpga_latency
Throughput,2.865354143445359,catapult,FF,1500,FF,1500,catapult_fpga_latency
Throughput,2.865354143445359,catapult,DSP,17,FF,1500,catapult_fpga_latency
Throughput,2.865354143445359,catapult,BRAM,1,FF,1500,catapult_fpga_latency
Throughput,2.875265243218687,catapult,CLB,1060,FF,1309,catapult_fpga_latency
Throughput,2.875265243218687,catapult,LUT,6300,FF,1309,catapult_fpga_latency
Throughput,2.875265243218687,catapult,FF,1309,FF,1309,catapult_fpga_latency
Throughput,2.875265243218687,catapult,DSP,29,FF,1309,catapult_fpga_latency
Throughput,2.875265243218687,catapult,BRAM,1,FF,1309,catapult_fpga_latency
Throughput,2.7996147730072343,catapult,CLB,1238,FF,1334,catapult_fpga_latency
Throughput,2.7996147730072343,catapult,LUT,7428,FF,1334,catapult_fpga_latency
Throughput,2.7996147730072343,catapult,FF,1334,FF,1334,catapult_fpga_latency
Throughput,2.7996147730072343,catapult,DSP,29,FF,1334,catapult_fpga_latency
Throughput,2.7996147730072343,catapult,BRAM,1,FF,1334,catapult_fpga_latency
Throughput,3.0042480066814474,catapult,CLB,1815,FF,1468,catapult_fpga_latency
Throughput,3.0042480066814474,catapult,LUT,11044,FF,1468,catapult_fpga_latency
Throughput,3.0042480066814474,catapult,FF,1468,FF,1468,catapult_fpga_latency
Throughput,3.0042480066814474,catapult,DSP,29,FF,1468,catapult_fpga_latency
Throughput,3.0042480066814474,catapult,BRAM,1,FF,1468,catapult_fpga_latency
Throughput,2.821558967760867,catapult,CLB,852,FF,1407,catapult_fpga_latency
Throughput,2.821558967760867,catapult,LUT,4772,FF,1407,catapult_fpga_latency
Throughput,2.821558967760867,catapult,FF,1407,FF,1407,catapult_fpga_latency
Throughput,2.821558967760867,catapult,DSP,34,FF,1407,catapult_fpga_latency
Throughput,2.821558967760867,catapult,BRAM,1,FF,1407,catapult_fpga_latency
Throughput,2.578396134468515,catapult,CLB,1274,FF,1435,catapult_fpga_latency
Throughput,2.578396134468515,catapult,LUT,7667,FF,1435,catapult_fpga_latency
Throughput,2.578396134468515,catapult,FF,1435,FF,1435,catapult_fpga_latency
Throughput,2.578396134468515,catapult,DSP,34,FF,1435,catapult_fpga_latency
Throughput,2.578396134468515,catapult,BRAM,1,FF,1435,catapult_fpga_latency
Throughput,3.143062788965335,catapult,CLB,373,FF,639,catapult_fpga_latency
Throughput,3.143062788965335,catapult,LUT,2117,FF,639,catapult_fpga_latency
Throughput,3.143062788965335,catapult,FF,639,FF,639,catapult_fpga_latency
Throughput,3.143062788965335,catapult,DSP,11,FF,639,catapult_fpga_latency
Throughput,3.143062788965335,catapult,BRAM,1,FF,639,catapult_fpga_latency
Throughput,3.0245655211628852,catapult,CLB,425,FF,642,catapult_fpga_latency
Throughput,3.0245655211628852,catapult,LUT,2324,FF,642,catapult_fpga_latency
Throughput,3.0245655211628852,catapult,FF,642,FF,642,catapult_fpga_latency
Throughput,3.0245655211628852,catapult,DSP,11,FF,642,catapult_fpga_latency
Throughput,3.0245655211628852,catapult,BRAM,1,FF,642,catapult_fpga_latency
Throughput,3.0164729588281607,catapult,CLB,492,FF,682,catapult_fpga_latency
Throughput,3.0164729588281607,catapult,LUT,2673,FF,682,catapult_fpga_latency
Throughput,3.0164729588281607,catapult,FF,682,FF,682,catapult_fpga_latency
Throughput,3.0164729588281607,catapult,DSP,11,FF,682,catapult_fpga_latency
Throughput,3.0164729588281607,catapult,BRAM,1,FF,682,catapult_fpga_latency
Throughput,2.918523577292719,catapult,CLB,576,FF,769,catapult_fpga_latency
Throughput,2.918523577292719,catapult,LUT,3350,FF,769,catapult_fpga_latency
Throughput,2.918523577292719,catapult,FF,769,FF,769,catapult_fpga_latency
Throughput,2.918523577292719,catapult,DSP,11,FF,769,catapult_fpga_latency
Throughput,2.918523577292719,catapult,BRAM,1,FF,769,catapult_fpga_latency
Throughput,3.205385046878756,catapult,CLB,509,FF,875,catapult_fpga_latency
Throughput,3.205385046878756,catapult,LUT,2855,FF,875,catapult_fpga_latency
Throughput,3.205385046878756,catapult,FF,875,FF,875,catapult_fpga_latency
Throughput,3.205385046878756,catapult,DSP,18,FF,875,catapult_fpga_latency
Throughput,3.205385046878756,catapult,BRAM,1,FF,875,catapult_fpga_latency
Throughput,2.991119366600563,catapult,CLB,552,FF,826,catapult_fpga_latency
Throughput,2.991119366600563,catapult,LUT,3105,FF,826,catapult_fpga_latency
Throughput,2.991119366600563,catapult,FF,826,FF,826,catapult_fpga_latency
Throughput,2.991119366600563,catapult,DSP,18,FF,826,catapult_fpga_latency
Throughput,2.991119366600563,catapult,BRAM,1,FF,826,catapult_fpga_latency
Throughput,3.275670611665973,catapult,CLB,655,FF,828,catapult_fpga_latency
Throughput,3.275670611665973,catapult,LUT,3559,FF,828,catapult_fpga_latency
Throughput,3.275670611665973,catapult,FF,828,FF,828,catapult_fpga_latency
Throughput,3.275670611665973,catapult,DSP,18,FF,828,catapult_fpga_latency
Throughput,3.275670611665973,catapult,BRAM,1,FF,828,catapult_fpga_latency
Throughput,3.220570427434107,catapult,CLB,811,FF,888,catapult_fpga_latency
Throughput,3.220570427434107,catapult,LUT,4514,FF,888,catapult_fpga_latency
Throughput,3.220570427434107,catapult,FF,888,FF,888,catapult_fpga_latency
Throughput,3.220570427434107,catapult,DSP,18,FF,888,catapult_fpga_latency
Throughput,3.220570427434107,catapult,BRAM,1,FF,888,catapult_fpga_latency
Throughput,3.2193988094663206,catapult,CLB,614,FF,789,catapult_fpga_latency
Throughput,3.2193988094663206,catapult,LUT,3288,FF,789,catapult_fpga_latency
Throughput,3.2193988094663206,catapult,FF,789,FF,789,catapult_fpga_latency
Throughput,3.2193988094663206,catapult,DSP,34,FF,789,catapult_fpga_latency
Throughput,3.2193988094663206,catapult,BRAM,1,FF,789,catapult_fpga_latency
Throughput,2.8979459359206197,catapult,CLB,656,FF,817,catapult_fpga_latency
Throughput,2.8979459359206197,catapult,LUT,3477,FF,817,catapult_fpga_latency
Throughput,2.8979459359206197,catapult,FF,817,FF,817,catapult_fpga_latency
Throughput,2.8979459359206197,catapult,DSP,34,FF,817,catapult_fpga_latency
Throughput,2.8979459359206197,catapult,BRAM,1,FF,817,catapult_fpga_latency
Throughput,3.059114325220562,catapult,CLB,684,FF,868,catapult_fpga_latency
Throughput,3.059114325220562,catapult,LUT,3874,FF,868,catapult_fpga_latency
Throughput,3.059114325220562,catapult,FF,868,FF,868,catapult_fpga_latency
Throughput,3.059114325220562,catapult,DSP,34,FF,868,catapult_fpga_latency
Throughput,3.059114325220562,catapult,BRAM,1,FF,868,catapult_fpga_latency
Throughput,3.1876573905836603,catapult,CLB,914,FF,901,catapult_fpga_latency
Throughput,3.1876573905836603,catapult,LUT,4736,FF,901,catapult_fpga_latency
Throughput,3.1876573905836603,catapult,FF,901,FF,901,catapult_fpga_latency
Throughput,3.1876573905836603,catapult,DSP,34,FF,901,catapult_fpga_latency
Throughput,3.1876573905836603,catapult,BRAM,1,FF,901,catapult_fpga_latency
Throughput,3.0395506328344415,catapult,CLB,859,FF,995,catapult_fpga_latency
Throughput,3.0395506328344415,catapult,LUT,4155,FF,995,catapult_fpga_latency
Throughput,3.0395506328344415,catapult,FF,995,FF,995,catapult_fpga_latency
Throughput,3.0395506328344415,catapult,DSP,41,FF,995,catapult_fpga_latency
Throughput,3.0395506328344415,catapult,BRAM,1,FF,995,catapult_fpga_latency
Throughput,2.8163381408225394,catapult,CLB,794,FF,1037,catapult_fpga_latency
Throughput,2.8163381408225394,catapult,LUT,4431,FF,1037,catapult_fpga_latency
Throughput,2.8163381408225394,catapult,FF,1037,FF,1037,catapult_fpga_latency
Throughput,2.8163381408225394,catapult,DSP,41,FF,1037,catapult_fpga_latency
Throughput,2.8163381408225394,catapult,BRAM,1,FF,1037,catapult_fpga_latency
Throughput,3.118908382066277,catapult,CLB,1002,FF,1029,catapult_fpga_latency
Throughput,3.118908382066277,catapult,LUT,5104,FF,1029,catapult_fpga_latency
Throughput,3.118908382066277,catapult,FF,1029,FF,1029,catapult_fpga_latency
Throughput,3.118908382066277,catapult,DSP,41,FF,1029,catapult_fpga_latency
Throughput,3.118908382066277,catapult,BRAM,1,FF,1029,catapult_fpga_latency
Throughput,3.234351399342133,catapult,CLB,1159,FF,1196,catapult_fpga_latency
Throughput,3.234351399342133,catapult,LUT,6214,FF,1196,catapult_fpga_latency
Throughput,3.234351399342133,catapult,FF,1196,FF,1196,catapult_fpga_latency
Throughput,3.234351399342133,catapult,DSP,41,FF,1196,catapult_fpga_latency
Throughput,3.234351399342133,catapult,BRAM,1,FF,1196,catapult_fpga_latency
Throughput,2.9074838634645577,catapult,CLB,808,FF,1111,catapult_fpga_latency
Throughput,2.9074838634645577,catapult,LUT,4088,FF,1111,catapult_fpga_latency
Throughput,2.9074838634645577,catapult,FF,1111,FF,1111,catapult_fpga_latency
Throughput,2.9074838634645577,catapult,DSP,52,FF,1111,catapult_fpga_latency
Throughput,2.9074838634645577,catapult,BRAM,1,FF,1111,catapult_fpga_latency
Throughput,2.999922002027947,catapult,CLB,887,FF,1096,catapult_fpga_latency
Throughput,2.999922002027947,catapult,LUT,4180,FF,1096,catapult_fpga_latency
Throughput,2.999922002027947,catapult,FF,1096,FF,1096,catapult_fpga_latency
Throughput,2.999922002027947,catapult,DSP,52,FF,1096,catapult_fpga_latency
Throughput,2.999922002027947,catapult,BRAM,1,FF,1096,catapult_fpga_latency
Throughput,3.1855452697838293,catapult,CLB,941,FF,1095,catapult_fpga_latency
Throughput,3.1855452697838293,catapult,LUT,4602,FF,1095,catapult_fpga_latency
Throughput,3.1855452697838293,catapult,FF,1095,FF,1095,catapult_fpga_latency
Throughput,3.1855452697838293,catapult,DSP,52,FF,1095,catapult_fpga_latency
Throughput,3.1855452697838293,catapult,BRAM,1,FF,1095,catapult_fpga_latency
Throughput,3.044705409528101,catapult,CLB,1076,FF,1303,catapult_fpga_latency
Throughput,3.044705409528101,catapult,LUT,5797,FF,1303,catapult_fpga_latency
Throughput,3.044705409528101,catapult,FF,1303,FF,1303,catapult_fpga_latency
Throughput,3.044705409528101,catapult,DSP,52,FF,1303,catapult_fpga_latency
Throughput,3.044705409528101,catapult,BRAM,1,FF,1303,catapult_fpga_latency
Throughput,3.2084291851552402,catapult,CLB,421,FF,710,catapult_fpga_latency
Throughput,3.2084291851552402,catapult,LUT,2501,FF,710,catapult_fpga_latency
Throughput,3.2084291851552402,catapult,FF,710,FF,710,catapult_fpga_latency
Throughput,3.2084291851552402,catapult,DSP,10,FF,710,catapult_fpga_latency
Throughput,3.2084291851552402,catapult,BRAM,1,FF,710,catapult_fpga_latency
Throughput,3.3286842709682145,catapult,CLB,473,FF,722,catapult_fpga_latency
Throughput,3.3286842709682145,catapult,LUT,2792,FF,722,catapult_fpga_latency
Throughput,3.3286842709682145,catapult,FF,722,FF,722,catapult_fpga_latency
Throughput,3.3286842709682145,catapult,DSP,11,FF,722,catapult_fpga_latency
Throughput,3.3286842709682145,catapult,BRAM,1,FF,722,catapult_fpga_latency
Throughput,3.187931765508491,catapult,CLB,609,FF,741,catapult_fpga_latency
Throughput,3.187931765508491,catapult,LUT,3267,FF,741,catapult_fpga_latency
Throughput,3.187931765508491,catapult,FF,741,FF,741,catapult_fpga_latency
Throughput,3.187931765508491,catapult,DSP,11,FF,741,catapult_fpga_latency
Throughput,3.187931765508491,catapult,BRAM,1,FF,741,catapult_fpga_latency
Throughput,3.1278150335301773,catapult,CLB,792,FF,840,catapult_fpga_latency
Throughput,3.1278150335301773,catapult,LUT,4466,FF,840,catapult_fpga_latency
Throughput,3.1278150335301773,catapult,FF,840,FF,840,catapult_fpga_latency
Throughput,3.1278150335301773,catapult,DSP,11,FF,840,catapult_fpga_latency
Throughput,3.1278150335301773,catapult,BRAM,1,FF,840,catapult_fpga_latency
Throughput,3.209953423575824,catapult,CLB,601,FF,903,catapult_fpga_latency
Throughput,3.209953423575824,catapult,LUT,3268,FF,903,catapult_fpga_latency
Throughput,3.209953423575824,catapult,FF,903,FF,903,catapult_fpga_latency
Throughput,3.209953423575824,catapult,DSP,18,FF,903,catapult_fpga_latency
Throughput,3.209953423575824,catapult,BRAM,1,FF,903,catapult_fpga_latency
Throughput,3.261419043425794,catapult,CLB,620,FF,869,catapult_fpga_latency
Throughput,3.261419043425794,catapult,LUT,3640,FF,869,catapult_fpga_latency
Throughput,3.261419043425794,catapult,FF,869,FF,869,catapult_fpga_latency
Throughput,3.261419043425794,catapult,DSP,18,FF,869,catapult_fpga_latency
Throughput,3.261419043425794,catapult,BRAM,1,FF,869,catapult_fpga_latency
Throughput,3.2844713479141965,catapult,CLB,786,FF,959,catapult_fpga_latency
Throughput,3.2844713479141965,catapult,LUT,4337,FF,959,catapult_fpga_latency
Throughput,3.2844713479141965,catapult,FF,959,FF,959,catapult_fpga_latency
Throughput,3.2844713479141965,catapult,DSP,18,FF,959,catapult_fpga_latency
Throughput,3.2844713479141965,catapult,BRAM,1,FF,959,catapult_fpga_latency
Throughput,3.5044067915403616,catapult,CLB,1079,FF,988,catapult_fpga_latency
Throughput,3.5044067915403616,catapult,LUT,6124,FF,988,catapult_fpga_latency
Throughput,3.5044067915403616,catapult,FF,988,FF,988,catapult_fpga_latency
Throughput,3.5044067915403616,catapult,DSP,18,FF,988,catapult_fpga_latency
Throughput,3.5044067915403616,catapult,BRAM,1,FF,988,catapult_fpga_latency
Throughput,3.0931693541153074,catapult,CLB,700,FF,861,catapult_fpga_latency
Throughput,3.0931693541153074,catapult,LUT,3598,FF,861,catapult_fpga_latency
Throughput,3.0931693541153074,catapult,FF,861,FF,861,catapult_fpga_latency
Throughput,3.0931693541153074,catapult,DSP,34,FF,861,catapult_fpga_latency
Throughput,3.0931693541153074,catapult,BRAM,1,FF,861,catapult_fpga_latency
Throughput,3.067127144688656,catapult,CLB,740,FF,902,catapult_fpga_latency
Throughput,3.067127144688656,catapult,LUT,4036,FF,902,catapult_fpga_latency
Throughput,3.067127144688656,catapult,FF,902,FF,902,catapult_fpga_latency
Throughput,3.067127144688656,catapult,DSP,34,FF,902,catapult_fpga_latency
Throughput,3.067127144688656,catapult,BRAM,1,FF,902,catapult_fpga_latency
Throughput,2.9840947748500493,catapult,CLB,857,FF,957,catapult_fpga_latency
Throughput,2.9840947748500493,catapult,LUT,4356,FF,957,catapult_fpga_latency
Throughput,2.9840947748500493,catapult,FF,957,FF,957,catapult_fpga_latency
Throughput,2.9840947748500493,catapult,DSP,34,FF,957,catapult_fpga_latency
Throughput,2.9840947748500493,catapult,BRAM,1,FF,957,catapult_fpga_latency
Throughput,3.240440699935191,catapult,CLB,1143,FF,1050,catapult_fpga_latency
Throughput,3.240440699935191,catapult,LUT,6355,FF,1050,catapult_fpga_latency
Throughput,3.240440699935191,catapult,FF,1050,FF,1050,catapult_fpga_latency
Throughput,3.240440699935191,catapult,DSP,34,FF,1050,catapult_fpga_latency
Throughput,3.240440699935191,catapult,BRAM,1,FF,1050,catapult_fpga_latency
Throughput,3.0557490863310233,catapult,CLB,920,FF,1170,catapult_fpga_latency
Throughput,3.0557490863310233,catapult,LUT,4715,FF,1170,catapult_fpga_latency
Throughput,3.0557490863310233,catapult,FF,1170,FF,1170,catapult_fpga_latency
Throughput,3.0557490863310233,catapult,DSP,41,FF,1170,catapult_fpga_latency
Throughput,3.0557490863310233,catapult,BRAM,1,FF,1170,catapult_fpga_latency
Throughput,3.331600900864884,catapult,CLB,1053,FF,1229,catapult_fpga_latency
Throughput,3.331600900864884,catapult,LUT,5277,FF,1229,catapult_fpga_latency
Throughput,3.331600900864884,catapult,FF,1229,FF,1229,catapult_fpga_latency
Throughput,3.331600900864884,catapult,DSP,41,FF,1229,catapult_fpga_latency
Throughput,3.331600900864884,catapult,BRAM,1,FF,1229,catapult_fpga_latency
Throughput,2.839320039636908,catapult,CLB,1104,FF,1114,catapult_fpga_latency
Throughput,2.839320039636908,catapult,LUT,6561,FF,1114,catapult_fpga_latency
Throughput,2.839320039636908,catapult,FF,1114,FF,1114,catapult_fpga_latency
Throughput,2.839320039636908,catapult,DSP,41,FF,1114,catapult_fpga_latency
Throughput,2.839320039636908,catapult,BRAM,1,FF,1114,catapult_fpga_latency
Throughput,2.9455688335252863,catapult,CLB,1337,FF,1199,catapult_fpga_latency
Throughput,2.9455688335252863,catapult,LUT,8387,FF,1199,catapult_fpga_latency
Throughput,2.9455688335252863,catapult,FF,1199,FF,1199,catapult_fpga_latency
Throughput,2.9455688335252863,catapult,DSP,41,FF,1199,catapult_fpga_latency
Throughput,2.9455688335252863,catapult,BRAM,1,FF,1199,catapult_fpga_latency
Throughput,3.294914628761969,catapult,CLB,1034,FF,1175,catapult_fpga_latency
Throughput,3.294914628761969,catapult,LUT,4753,FF,1175,catapult_fpga_latency
Throughput,3.294914628761969,catapult,FF,1175,FF,1175,catapult_fpga_latency
Throughput,3.294914628761969,catapult,DSP,52,FF,1175,catapult_fpga_latency
Throughput,3.294914628761969,catapult,BRAM,1,FF,1175,catapult_fpga_latency
Throughput,3.0659046871550855,catapult,CLB,971,FF,1103,catapult_fpga_latency
Throughput,3.0659046871550855,catapult,LUT,5215,FF,1103,catapult_fpga_latency
Throughput,3.0659046871550855,catapult,FF,1103,FF,1103,catapult_fpga_latency
Throughput,3.0659046871550855,catapult,DSP,52,FF,1103,catapult_fpga_latency
Throughput,3.0659046871550855,catapult,BRAM,1,FF,1103,catapult_fpga_latency
Throughput,3.033465187953503,catapult,CLB,1136,FF,1179,catapult_fpga_latency
Throughput,3.033465187953503,catapult,LUT,5785,FF,1179,catapult_fpga_latency
Throughput,3.033465187953503,catapult,FF,1179,FF,1179,catapult_fpga_latency
Throughput,3.033465187953503,catapult,DSP,52,FF,1179,catapult_fpga_latency
Throughput,3.033465187953503,catapult,BRAM,1,FF,1179,catapult_fpga_latency
Throughput,2.9796401190664192,catapult,CLB,1337,FF,1327,catapult_fpga_latency
Throughput,2.9796401190664192,catapult,LUT,7855,FF,1327,catapult_fpga_latency
Throughput,2.9796401190664192,catapult,FF,1327,FF,1327,catapult_fpga_latency
Throughput,2.9796401190664192,catapult,DSP,52,FF,1327,catapult_fpga_latency
Throughput,2.9796401190664192,catapult,BRAM,1,FF,1327,catapult_fpga_latency
Throughput,2.8811220241610895,catapult,CLB,473,FF,884,catapult_fpga_latency
Throughput,2.8811220241610895,catapult,LUT,2906,FF,884,catapult_fpga_latency
Throughput,2.8811220241610895,catapult,FF,884,FF,884,catapult_fpga_latency
Throughput,2.8811220241610895,catapult,DSP,10,FF,884,catapult_fpga_latency
Throughput,2.8811220241610895,catapult,BRAM,1,FF,884,catapult_fpga_latency
Throughput,3.162315320785266,catapult,CLB,578,FF,884,catapult_fpga_latency
Throughput,3.162315320785266,catapult,LUT,3444,FF,884,catapult_fpga_latency
Throughput,3.162315320785266,catapult,FF,884,FF,884,catapult_fpga_latency
Throughput,3.162315320785266,catapult,DSP,10,FF,884,catapult_fpga_latency
Throughput,3.162315320785266,catapult,BRAM,1,FF,884,catapult_fpga_latency
Throughput,3.2525402339226934,catapult,CLB,723,FF,996,catapult_fpga_latency
Throughput,3.2525402339226934,catapult,LUT,4361,FF,996,catapult_fpga_latency
Throughput,3.2525402339226934,catapult,FF,996,FF,996,catapult_fpga_latency
Throughput,3.2525402339226934,catapult,DSP,10,FF,996,catapult_fpga_latency
Throughput,3.2525402339226934,catapult,BRAM,1,FF,996,catapult_fpga_latency
Throughput,3.2364030616372963,catapult,CLB,1051,FF,1205,catapult_fpga_latency
Throughput,3.2364030616372963,catapult,LUT,6460,FF,1205,catapult_fpga_latency
Throughput,3.2364030616372963,catapult,FF,1205,FF,1205,catapult_fpga_latency
Throughput,3.2364030616372963,catapult,DSP,10,FF,1205,catapult_fpga_latency
Throughput,3.2364030616372963,catapult,BRAM,1,FF,1205,catapult_fpga_latency
Throughput,3.2279931566545077,catapult,CLB,739,FF,967,catapult_fpga_latency
Throughput,3.2279931566545077,catapult,LUT,4199,FF,967,catapult_fpga_latency
Throughput,3.2279931566545077,catapult,FF,967,FF,967,catapult_fpga_latency
Throughput,3.2279931566545077,catapult,DSP,17,FF,967,catapult_fpga_latency
Throughput,3.2279931566545077,catapult,BRAM,1,FF,967,catapult_fpga_latency
Throughput,2.9360211628405417,catapult,CLB,789,FF,1039,catapult_fpga_latency
Throughput,2.9360211628405417,catapult,LUT,4770,FF,1039,catapult_fpga_latency
Throughput,2.9360211628405417,catapult,FF,1039,FF,1039,catapult_fpga_latency
Throughput,2.9360211628405417,catapult,DSP,17,FF,1039,catapult_fpga_latency
Throughput,2.9360211628405417,catapult,BRAM,1,FF,1039,catapult_fpga_latency
Throughput,3.0821010066141885,catapult,CLB,1068,FF,1076,catapult_fpga_latency
Throughput,3.0821010066141885,catapult,LUT,6214,FF,1076,catapult_fpga_latency
Throughput,3.0821010066141885,catapult,FF,1076,FF,1076,catapult_fpga_latency
Throughput,3.0821010066141885,catapult,DSP,17,FF,1076,catapult_fpga_latency
Throughput,3.0821010066141885,catapult,BRAM,1,FF,1076,catapult_fpga_latency
Throughput,3.0315891590371673,catapult,CLB,1485,FF,1262,catapult_fpga_latency
Throughput,3.0315891590371673,catapult,LUT,9316,FF,1262,catapult_fpga_latency
Throughput,3.0315891590371673,catapult,FF,1262,FF,1262,catapult_fpga_latency
Throughput,3.0315891590371673,catapult,DSP,17,FF,1262,catapult_fpga_latency
Throughput,3.0315891590371673,catapult,BRAM,1,FF,1262,catapult_fpga_latency
Throughput,2.9668220292469316,catapult,CLB,756,FF,1110,catapult_fpga_latency
Throughput,2.9668220292469316,catapult,LUT,3991,FF,1110,catapult_fpga_latency
Throughput,2.9668220292469316,catapult,FF,1110,FF,1110,catapult_fpga_latency
Throughput,2.9668220292469316,catapult,DSP,34,FF,1110,catapult_fpga_latency
Throughput,2.9668220292469316,catapult,BRAM,1,FF,1110,catapult_fpga_latency
Throughput,3.076421383589753,catapult,CLB,831,FF,1185,catapult_fpga_latency
Throughput,3.076421383589753,catapult,LUT,4632,FF,1185,catapult_fpga_latency
Throughput,3.076421383589753,catapult,FF,1185,FF,1185,catapult_fpga_latency
Throughput,3.076421383589753,catapult,DSP,34,FF,1185,catapult_fpga_latency
Throughput,3.076421383589753,catapult,BRAM,1,FF,1185,catapult_fpga_latency
Throughput,3.0495707729137123,catapult,CLB,1148,FF,1337,catapult_fpga_latency
Throughput,3.0495707729137123,catapult,LUT,6073,FF,1337,catapult_fpga_latency
Throughput,3.0495707729137123,catapult,FF,1337,FF,1337,catapult_fpga_latency
Throughput,3.0495707729137123,catapult,DSP,34,FF,1337,catapult_fpga_latency
Throughput,3.0495707729137123,catapult,BRAM,1,FF,1337,catapult_fpga_latency
Throughput,2.8931250669035173,catapult,CLB,1498,FF,1531,catapult_fpga_latency
Throughput,2.8931250669035173,catapult,LUT,8975,FF,1531,catapult_fpga_latency
Throughput,2.8931250669035173,catapult,FF,1531,FF,1531,catapult_fpga_latency
Throughput,2.8931250669035173,catapult,DSP,34,FF,1531,catapult_fpga_latency
Throughput,2.8931250669035173,catapult,BRAM,1,FF,1531,catapult_fpga_latency
Throughput,2.9374269315050787,catapult,CLB,1081,FF,1361,catapult_fpga_latency
Throughput,2.9374269315050787,catapult,LUT,5913,FF,1361,catapult_fpga_latency
Throughput,2.9374269315050787,catapult,FF,1361,FF,1361,catapult_fpga_latency
Throughput,2.9374269315050787,catapult,DSP,41,FF,1361,catapult_fpga_latency
Throughput,2.9374269315050787,catapult,BRAM,1,FF,1361,catapult_fpga_latency
Throughput,3.176842091886981,catapult,CLB,1180,FF,1366,catapult_fpga_latency
Throughput,3.176842091886981,catapult,LUT,6712,FF,1366,catapult_fpga_latency
Throughput,3.176842091886981,catapult,FF,1366,FF,1366,catapult_fpga_latency
Throughput,3.176842091886981,catapult,DSP,41,FF,1366,catapult_fpga_latency
Throughput,3.176842091886981,catapult,BRAM,1,FF,1366,catapult_fpga_latency
Throughput,3.164246545433834,catapult,CLB,1567,FF,1528,catapult_fpga_latency
Throughput,3.164246545433834,catapult,LUT,8890,FF,1528,catapult_fpga_latency
Throughput,3.164246545433834,catapult,FF,1528,FF,1528,catapult_fpga_latency
Throughput,3.164246545433834,catapult,DSP,41,FF,1528,catapult_fpga_latency
Throughput,3.164246545433834,catapult,BRAM,1,FF,1528,catapult_fpga_latency
Throughput,3.2407662467713867,catapult,CLB,2122,FF,1680,catapult_fpga_latency
Throughput,3.2407662467713867,catapult,LUT,12884,FF,1680,catapult_fpga_latency
Throughput,3.2407662467713867,catapult,FF,1680,FF,1680,catapult_fpga_latency
Throughput,3.2407662467713867,catapult,DSP,41,FF,1680,catapult_fpga_latency
Throughput,3.2407662467713867,catapult,BRAM,1,FF,1680,catapult_fpga_latency
Throughput,2.7657544286642786,catapult,CLB,966,FF,1510,catapult_fpga_latency
Throughput,2.7657544286642786,catapult,LUT,4780,FF,1510,catapult_fpga_latency
Throughput,2.7657544286642786,catapult,FF,1510,FF,1510,catapult_fpga_latency
Throughput,2.7657544286642786,catapult,DSP,51,FF,1510,catapult_fpga_latency
Throughput,2.7657544286642786,catapult,BRAM,1,FF,1510,catapult_fpga_latency
Throughput,2.934737311663233,catapult,CLB,1084,FF,1457,catapult_fpga_latency
Throughput,2.934737311663233,catapult,LUT,5938,FF,1457,catapult_fpga_latency
Throughput,2.934737311663233,catapult,FF,1457,FF,1457,catapult_fpga_latency
Throughput,2.934737311663233,catapult,DSP,52,FF,1457,catapult_fpga_latency
Throughput,2.934737311663233,catapult,BRAM,1,FF,1457,catapult_fpga_latency
Throughput,2.897987926982296,catapult,CLB,1282,FF,1448,catapult_fpga_latency
Throughput,2.897987926982296,catapult,LUT,7440,FF,1448,catapult_fpga_latency
Throughput,2.897987926982296,catapult,FF,1448,FF,1448,catapult_fpga_latency
Throughput,2.897987926982296,catapult,DSP,52,FF,1448,catapult_fpga_latency
Throughput,2.897987926982296,catapult,BRAM,1,FF,1448,catapult_fpga_latency
Throughput,2.9481653566985266,catapult,CLB,1824,FF,1794,catapult_fpga_latency
Throughput,2.9481653566985266,catapult,LUT,9944,FF,1794,catapult_fpga_latency
Throughput,2.9481653566985266,catapult,FF,1794,FF,1794,catapult_fpga_latency
Throughput,2.9481653566985266,catapult,DSP,52,FF,1794,catapult_fpga_latency
Throughput,2.9481653566985266,catapult,BRAM,1,FF,1794,catapult_fpga_latency
Throughput,2.914780560745484,catapult,CLB,490,FF,735,catapult_fpga_latency
Throughput,2.914780560745484,catapult,LUT,2863,FF,735,catapult_fpga_latency
Throughput,2.914780560745484,catapult,FF,735,FF,735,catapult_fpga_latency
Throughput,2.914780560745484,catapult,DSP,11,FF,735,catapult_fpga_latency
Throughput,2.914780560745484,catapult,BRAM,1,FF,735,catapult_fpga_latency
Throughput,3.289841627024075,catapult,CLB,582,FF,718,catapult_fpga_latency
Throughput,3.289841627024075,catapult,LUT,3179,FF,718,catapult_fpga_latency
Throughput,3.289841627024075,catapult,FF,718,FF,718,catapult_fpga_latency
Throughput,3.289841627024075,catapult,DSP,10,FF,718,catapult_fpga_latency
Throughput,3.289841627024075,catapult,BRAM,1,FF,718,catapult_fpga_latency
Throughput,3.247196046214094,catapult,CLB,686,FF,764,catapult_fpga_latency
Throughput,3.247196046214094,catapult,LUT,3781,FF,764,catapult_fpga_latency
Throughput,3.247196046214094,catapult,FF,764,FF,764,catapult_fpga_latency
Throughput,3.247196046214094,catapult,DSP,11,FF,764,catapult_fpga_latency
Throughput,3.247196046214094,catapult,BRAM,1,FF,764,catapult_fpga_latency
Throughput,3.1629154489442186,catapult,CLB,941,FF,867,catapult_fpga_latency
Throughput,3.1629154489442186,catapult,LUT,5492,FF,867,catapult_fpga_latency
Throughput,3.1629154489442186,catapult,FF,867,FF,867,catapult_fpga_latency
Throughput,3.1629154489442186,catapult,DSP,11,FF,867,catapult_fpga_latency
Throughput,3.1629154489442186,catapult,BRAM,1,FF,867,catapult_fpga_latency
Throughput,3.134648840963591,catapult,CLB,678,FF,826,catapult_fpga_latency
Throughput,3.134648840963591,catapult,LUT,3829,FF,826,catapult_fpga_latency
Throughput,3.134648840963591,catapult,FF,826,FF,826,catapult_fpga_latency
Throughput,3.134648840963591,catapult,DSP,18,FF,826,catapult_fpga_latency
Throughput,3.134648840963591,catapult,BRAM,1,FF,826,catapult_fpga_latency
Throughput,3.2307881184536154,catapult,CLB,740,FF,781,catapult_fpga_latency
Throughput,3.2307881184536154,catapult,LUT,4392,FF,781,catapult_fpga_latency
Throughput,3.2307881184536154,catapult,FF,781,FF,781,catapult_fpga_latency
Throughput,3.2307881184536154,catapult,DSP,18,FF,781,catapult_fpga_latency
Throughput,3.2307881184536154,catapult,BRAM,1,FF,781,catapult_fpga_latency
Throughput,3.2037522346171836,catapult,CLB,992,FF,836,catapult_fpga_latency
Throughput,3.2037522346171836,catapult,LUT,5598,FF,836,catapult_fpga_latency
Throughput,3.2037522346171836,catapult,FF,836,FF,836,catapult_fpga_latency
Throughput,3.2037522346171836,catapult,DSP,18,FF,836,catapult_fpga_latency
Throughput,3.2037522346171836,catapult,BRAM,1,FF,836,catapult_fpga_latency
Throughput,3.2290563405750303,catapult,CLB,1334,FF,905,catapult_fpga_latency
Throughput,3.2290563405750303,catapult,LUT,7717,FF,905,catapult_fpga_latency
Throughput,3.2290563405750303,catapult,FF,905,FF,905,catapult_fpga_latency
Throughput,3.2290563405750303,catapult,DSP,18,FF,905,catapult_fpga_latency
Throughput,3.2290563405750303,catapult,BRAM,1,FF,905,catapult_fpga_latency
Throughput,3.1220438147628964,catapult,CLB,741,FF,922,catapult_fpga_latency
Throughput,3.1220438147628964,catapult,LUT,4265,FF,922,catapult_fpga_latency
Throughput,3.1220438147628964,catapult,FF,922,FF,922,catapult_fpga_latency
Throughput,3.1220438147628964,catapult,DSP,34,FF,922,catapult_fpga_latency
Throughput,3.1220438147628964,catapult,BRAM,1,FF,922,catapult_fpga_latency
Throughput,3.1574128159386197,catapult,CLB,824,FF,906,catapult_fpga_latency
Throughput,3.1574128159386197,catapult,LUT,4692,FF,906,catapult_fpga_latency
Throughput,3.1574128159386197,catapult,FF,906,FF,906,catapult_fpga_latency
Throughput,3.1574128159386197,catapult,DSP,34,FF,906,catapult_fpga_latency
Throughput,3.1574128159386197,catapult,BRAM,1,FF,906,catapult_fpga_latency
Throughput,3.0274498881357266,catapult,CLB,984,FF,922,catapult_fpga_latency
Throughput,3.0274498881357266,catapult,LUT,5843,FF,922,catapult_fpga_latency
Throughput,3.0274498881357266,catapult,FF,922,FF,922,catapult_fpga_latency
Throughput,3.0274498881357266,catapult,DSP,34,FF,922,catapult_fpga_latency
Throughput,3.0274498881357266,catapult,BRAM,1,FF,922,catapult_fpga_latency
Throughput,3.1939595836354284,catapult,CLB,1315,FF,1012,catapult_fpga_latency
Throughput,3.1939595836354284,catapult,LUT,7617,FF,1012,catapult_fpga_latency
Throughput,3.1939595836354284,catapult,FF,1012,FF,1012,catapult_fpga_latency
Throughput,3.1939595836354284,catapult,DSP,34,FF,1012,catapult_fpga_latency
Throughput,3.1939595836354284,catapult,BRAM,1,FF,1012,catapult_fpga_latency
Throughput,2.8838389664321142,catapult,CLB,1034,FF,1105,catapult_fpga_latency
Throughput,2.8838389664321142,catapult,LUT,5555,FF,1105,catapult_fpga_latency
Throughput,2.8838389664321142,catapult,FF,1105,FF,1105,catapult_fpga_latency
Throughput,2.8838389664321142,catapult,DSP,41,FF,1105,catapult_fpga_latency
Throughput,2.8838389664321142,catapult,BRAM,1,FF,1105,catapult_fpga_latency
Throughput,2.952752999258859,catapult,CLB,1167,FF,1157,catapult_fpga_latency
Throughput,2.952752999258859,catapult,LUT,6621,FF,1157,catapult_fpga_latency
Throughput,2.952752999258859,catapult,FF,1157,FF,1157,catapult_fpga_latency
Throughput,2.952752999258859,catapult,DSP,41,FF,1157,catapult_fpga_latency
Throughput,2.952752999258859,catapult,BRAM,1,FF,1157,catapult_fpga_latency
Throughput,2.8787996556955613,catapult,CLB,1439,FF,1239,catapult_fpga_latency
Throughput,2.8787996556955613,catapult,LUT,8356,FF,1239,catapult_fpga_latency
Throughput,2.8787996556955613,catapult,FF,1239,FF,1239,catapult_fpga_latency
Throughput,2.8787996556955613,catapult,DSP,41,FF,1239,catapult_fpga_latency
Throughput,2.8787996556955613,catapult,BRAM,1,FF,1239,catapult_fpga_latency
Throughput,3.0119665430756397,catapult,CLB,2106,FF,1220,catapult_fpga_latency
Throughput,3.0119665430756397,catapult,LUT,11493,FF,1220,catapult_fpga_latency
Throughput,3.0119665430756397,catapult,FF,1220,FF,1220,catapult_fpga_latency
Throughput,3.0119665430756397,catapult,DSP,41,FF,1220,catapult_fpga_latency
Throughput,3.0119665430756397,catapult,BRAM,1,FF,1220,catapult_fpga_latency
Throughput,2.9973952635160046,catapult,CLB,1033,FF,1177,catapult_fpga_latency
Throughput,2.9973952635160046,catapult,LUT,5136,FF,1177,catapult_fpga_latency
Throughput,2.9973952635160046,catapult,FF,1177,FF,1177,catapult_fpga_latency
Throughput,2.9973952635160046,catapult,DSP,52,FF,1177,catapult_fpga_latency
Throughput,2.9973952635160046,catapult,BRAM,1,FF,1177,catapult_fpga_latency
Throughput,3.2037522346171836,catapult,CLB,1113,FF,1175,catapult_fpga_latency
Throughput,3.2037522346171836,catapult,LUT,6122,FF,1175,catapult_fpga_latency
Throughput,3.2037522346171836,catapult,FF,1175,FF,1175,catapult_fpga_latency
Throughput,3.2037522346171836,catapult,DSP,52,FF,1175,catapult_fpga_latency
Throughput,3.2037522346171836,catapult,BRAM,1,FF,1175,catapult_fpga_latency
Throughput,3.1286957718805337,catapult,CLB,1300,FF,1195,catapult_fpga_latency
Throughput,3.1286957718805337,catapult,LUT,7347,FF,1195,catapult_fpga_latency
Throughput,3.1286957718805337,catapult,FF,1195,FF,1195,catapult_fpga_latency
Throughput,3.1286957718805337,catapult,DSP,52,FF,1195,catapult_fpga_latency
Throughput,3.1286957718805337,catapult,BRAM,1,FF,1195,catapult_fpga_latency
Throughput,3.102622336398724,catapult,CLB,1518,FF,1358,catapult_fpga_latency
Throughput,3.102622336398724,catapult,LUT,8679,FF,1358,catapult_fpga_latency
Throughput,3.102622336398724,catapult,FF,1358,FF,1358,catapult_fpga_latency
Throughput,3.102622336398724,catapult,DSP,52,FF,1358,catapult_fpga_latency
Throughput,3.102622336398724,catapult,BRAM,1,FF,1358,catapult_fpga_latency
Throughput,3.17258883248731,catapult,CLB,566,FF,1038,catapult_fpga_latency
Throughput,3.17258883248731,catapult,LUT,3278,FF,1038,catapult_fpga_latency
Throughput,3.17258883248731,catapult,FF,1038,FF,1038,catapult_fpga_latency
Throughput,3.17258883248731,catapult,DSP,10,FF,1038,catapult_fpga_latency
Throughput,3.17258883248731,catapult,BRAM,1,FF,1038,catapult_fpga_latency
Throughput,2.958413580301699,catapult,CLB,670,FF,1069,catapult_fpga_latency
Throughput,2.958413580301699,catapult,LUT,3880,FF,1069,catapult_fpga_latency
Throughput,2.958413580301699,catapult,FF,1069,FF,1069,catapult_fpga_latency
Throughput,2.958413580301699,catapult,DSP,10,FF,1069,catapult_fpga_latency
Throughput,2.958413580301699,catapult,BRAM,1,FF,1069,catapult_fpga_latency
Throughput,3.167092640626831,catapult,CLB,857,FF,1179,catapult_fpga_latency
Throughput,3.167092640626831,catapult,LUT,5141,FF,1179,catapult_fpga_latency
Throughput,3.167092640626831,catapult,FF,1179,FF,1179,catapult_fpga_latency
Throughput,3.167092640626831,catapult,DSP,10,FF,1179,catapult_fpga_latency
Throughput,3.167092640626831,catapult,BRAM,1,FF,1179,catapult_fpga_latency
Throughput,3.165388377326956,catapult,CLB,1323,FF,1458,catapult_fpga_latency
Throughput,3.165388377326956,catapult,LUT,7961,FF,1458,catapult_fpga_latency
Throughput,3.165388377326956,catapult,FF,1458,FF,1458,catapult_fpga_latency
Throughput,3.165388377326956,catapult,DSP,10,FF,1458,catapult_fpga_latency
Throughput,3.165388377326956,catapult,BRAM,1,FF,1458,catapult_fpga_latency
Throughput,3.032002789442566,catapult,CLB,889,FF,1258,catapult_fpga_latency
Throughput,3.032002789442566,catapult,LUT,5218,FF,1258,catapult_fpga_latency
Throughput,3.032002789442566,catapult,FF,1258,FF,1258,catapult_fpga_latency
Throughput,3.032002789442566,catapult,DSP,17,FF,1258,catapult_fpga_latency
Throughput,3.032002789442566,catapult,BRAM,1,FF,1258,catapult_fpga_latency
Throughput,3.152217427349269,catapult,CLB,967,FF,1123,catapult_fpga_latency
Throughput,3.152217427349269,catapult,LUT,5794,FF,1123,catapult_fpga_latency
Throughput,3.152217427349269,catapult,FF,1123,FF,1123,catapult_fpga_latency
Throughput,3.152217427349269,catapult,DSP,17,FF,1123,catapult_fpga_latency
Throughput,3.152217427349269,catapult,BRAM,1,FF,1123,catapult_fpga_latency
Throughput,3.078116438988654,catapult,CLB,1344,FF,1276,catapult_fpga_latency
Throughput,3.078116438988654,catapult,LUT,8158,FF,1276,catapult_fpga_latency
Throughput,3.078116438988654,catapult,FF,1276,FF,1276,catapult_fpga_latency
Throughput,3.078116438988654,catapult,DSP,17,FF,1276,catapult_fpga_latency
Throughput,3.078116438988654,catapult,BRAM,1,FF,1276,catapult_fpga_latency
Throughput,3.203249376167184,catapult,CLB,2018,FF,1564,catapult_fpga_latency
Throughput,3.203249376167184,catapult,LUT,12602,FF,1564,catapult_fpga_latency
Throughput,3.203249376167184,catapult,FF,1564,FF,1564,catapult_fpga_latency
Throughput,3.203249376167184,catapult,DSP,17,FF,1564,catapult_fpga_latency
Throughput,3.203249376167184,catapult,BRAM,1,FF,1564,catapult_fpga_latency
Throughput,3.1060627238306453,catapult,CLB,1015,FF,1601,catapult_fpga_latency
Throughput,3.1060627238306453,catapult,LUT,5432,FF,1601,catapult_fpga_latency
Throughput,3.1060627238306453,catapult,FF,1601,FF,1601,catapult_fpga_latency
Throughput,3.1060627238306453,catapult,DSP,34,FF,1601,catapult_fpga_latency
Throughput,3.1060627238306453,catapult,BRAM,1,FF,1601,catapult_fpga_latency
Throughput,3.0679646202319995,catapult,CLB,979,FF,1539,catapult_fpga_latency
Throughput,3.0679646202319995,catapult,LUT,5923,FF,1539,catapult_fpga_latency
Throughput,3.0679646202319995,catapult,FF,1539,FF,1539,catapult_fpga_latency
Throughput,3.0679646202319995,catapult,DSP,34,FF,1539,catapult_fpga_latency
Throughput,3.0679646202319995,catapult,BRAM,1,FF,1539,catapult_fpga_latency
Throughput,3.0406966844243355,catapult,CLB,1394,FF,1706,catapult_fpga_latency
Throughput,3.0406966844243355,catapult,LUT,7844,FF,1706,catapult_fpga_latency
Throughput,3.0406966844243355,catapult,FF,1706,FF,1706,catapult_fpga_latency
Throughput,3.0406966844243355,catapult,DSP,34,FF,1706,catapult_fpga_latency
Throughput,3.0406966844243355,catapult,BRAM,1,FF,1706,catapult_fpga_latency
Throughput,3.038423908750053,catapult,CLB,2066,FF,1993,catapult_fpga_latency
Throughput,3.038423908750053,catapult,LUT,12620,FF,1993,catapult_fpga_latency
Throughput,3.038423908750053,catapult,FF,1993,FF,1993,catapult_fpga_latency
Throughput,3.038423908750053,catapult,DSP,34,FF,1993,catapult_fpga_latency
Throughput,3.038423908750053,catapult,BRAM,1,FF,1993,catapult_fpga_latency
Throughput,3.016381970481686,catapult,CLB,1353,FF,1541,catapult_fpga_latency
Throughput,3.016381970481686,catapult,LUT,7955,FF,1541,catapult_fpga_latency
Throughput,3.016381970481686,catapult,FF,1541,FF,1541,catapult_fpga_latency
Throughput,3.016381970481686,catapult,DSP,41,FF,1541,catapult_fpga_latency
Throughput,3.016381970481686,catapult,BRAM,1,FF,1541,catapult_fpga_latency
Throughput,2.665330447668902,catapult,CLB,1349,FF,1491,catapult_fpga_latency
Throughput,2.665330447668902,catapult,LUT,8437,FF,1491,catapult_fpga_latency
Throughput,2.665330447668902,catapult,FF,1491,FF,1491,catapult_fpga_latency
Throughput,2.665330447668902,catapult,DSP,41,FF,1491,catapult_fpga_latency
Throughput,2.665330447668902,catapult,BRAM,1,FF,1491,catapult_fpga_latency
Throughput,3.023093410563293,catapult,CLB,2083,FF,1713,catapult_fpga_latency
Throughput,3.023093410563293,catapult,LUT,12721,FF,1713,catapult_fpga_latency
Throughput,3.023093410563293,catapult,FF,1713,FF,1713,catapult_fpga_latency
Throughput,3.023093410563293,catapult,DSP,41,FF,1713,catapult_fpga_latency
Throughput,3.023093410563293,catapult,BRAM,1,FF,1713,catapult_fpga_latency
Throughput,2.97001179094681,catapult,CLB,1220,FF,1638,catapult_fpga_latency
Throughput,2.97001179094681,catapult,LUT,6511,FF,1638,catapult_fpga_latency
Throughput,2.97001179094681,catapult,FF,1638,FF,1638,catapult_fpga_latency
Throughput,2.97001179094681,catapult,DSP,55,FF,1638,catapult_fpga_latency
Throughput,2.97001179094681,catapult,BRAM,1,FF,1638,catapult_fpga_latency
Throughput,3.1234382808595704,catapult,CLB,1750,FF,1695,catapult_fpga_latency
Throughput,3.1234382808595704,catapult,LUT,9523,FF,1695,catapult_fpga_latency
Throughput,3.1234382808595704,catapult,FF,1695,FF,1695,catapult_fpga_latency
Throughput,3.1234382808595704,catapult,DSP,52,FF,1695,catapult_fpga_latency
Throughput,3.1234382808595704,catapult,BRAM,1,FF,1695,catapult_fpga_latency
Throughput,3.870553218171473,catapult,CLB,401,FF,677,catapult_fpga_latency
Throughput,3.870553218171473,catapult,LUT,2112,FF,677,catapult_fpga_latency
Throughput,3.870553218171473,catapult,FF,677,FF,677,catapult_fpga_latency
Throughput,3.870553218171473,catapult,DSP,14,FF,677,catapult_fpga_latency
Throughput,3.870553218171473,catapult,BRAM,1,FF,677,catapult_fpga_latency
Throughput,3.6983069150942693,catapult,CLB,415,FF,749,catapult_fpga_latency
Throughput,3.6983069150942693,catapult,LUT,2315,FF,749,catapult_fpga_latency
Throughput,3.6983069150942693,catapult,FF,749,FF,749,catapult_fpga_latency
Throughput,3.6983069150942693,catapult,DSP,14,FF,749,catapult_fpga_latency
Throughput,3.6983069150942693,catapult,BRAM,1,FF,749,catapult_fpga_latency
Throughput,3.7862868263722453,catapult,CLB,529,FF,721,catapult_fpga_latency
Throughput,3.7862868263722453,catapult,LUT,2645,FF,721,catapult_fpga_latency
Throughput,3.7862868263722453,catapult,FF,721,FF,721,catapult_fpga_latency
Throughput,3.7862868263722453,catapult,DSP,14,FF,721,catapult_fpga_latency
Throughput,3.7862868263722453,catapult,BRAM,1,FF,721,catapult_fpga_latency
Throughput,3.7719337950180294,catapult,CLB,630,FF,804,catapult_fpga_latency
Throughput,3.7719337950180294,catapult,LUT,3323,FF,804,catapult_fpga_latency
Throughput,3.7719337950180294,catapult,FF,804,FF,804,catapult_fpga_latency
Throughput,3.7719337950180294,catapult,DSP,14,FF,804,catapult_fpga_latency
Throughput,3.7719337950180294,catapult,BRAM,1,FF,804,catapult_fpga_latency
Throughput,3.5627253423779055,catapult,CLB,554,FF,956,catapult_fpga_latency
Throughput,3.5627253423779055,catapult,LUT,2968,FF,956,catapult_fpga_latency
Throughput,3.5627253423779055,catapult,FF,956,FF,956,catapult_fpga_latency
Throughput,3.5627253423779055,catapult,DSP,29,FF,956,catapult_fpga_latency
Throughput,3.5627253423779055,catapult,BRAM,1,FF,956,catapult_fpga_latency
Throughput,3.344638210484772,catapult,CLB,619,FF,930,catapult_fpga_latency
Throughput,3.344638210484772,catapult,LUT,3277,FF,930,catapult_fpga_latency
Throughput,3.344638210484772,catapult,FF,930,FF,930,catapult_fpga_latency
Throughput,3.344638210484772,catapult,DSP,29,FF,930,catapult_fpga_latency
Throughput,3.344638210484772,catapult,BRAM,1,FF,930,catapult_fpga_latency
Throughput,3.557541454251796,catapult,CLB,675,FF,989,catapult_fpga_latency
Throughput,3.557541454251796,catapult,LUT,3655,FF,989,catapult_fpga_latency
Throughput,3.557541454251796,catapult,FF,989,FF,989,catapult_fpga_latency
Throughput,3.557541454251796,catapult,DSP,29,FF,989,catapult_fpga_latency
Throughput,3.557541454251796,catapult,BRAM,1,FF,989,catapult_fpga_latency
Throughput,3.7071362372567194,catapult,CLB,916,FF,1128,catapult_fpga_latency
Throughput,3.7071362372567194,catapult,LUT,4507,FF,1128,catapult_fpga_latency
Throughput,3.7071362372567194,catapult,FF,1128,FF,1128,catapult_fpga_latency
Throughput,3.7071362372567194,catapult,DSP,29,FF,1128,catapult_fpga_latency
Throughput,3.7071362372567194,catapult,BRAM,1,FF,1128,catapult_fpga_latency
Throughput,3.722093603209933,catapult,CLB,693,FF,1014,catapult_fpga_latency
Throughput,3.722093603209933,catapult,LUT,3398,FF,1014,catapult_fpga_latency
Throughput,3.722093603209933,catapult,FF,1014,FF,1014,catapult_fpga_latency
Throughput,3.722093603209933,catapult,DSP,41,FF,1014,catapult_fpga_latency
Throughput,3.722093603209933,catapult,BRAM,1,FF,1014,catapult_fpga_latency
Throughput,3.5525871716077235,catapult,CLB,724,FF,993,catapult_fpga_latency
Throughput,3.5525871716077235,catapult,LUT,3716,FF,993,catapult_fpga_latency
Throughput,3.5525871716077235,catapult,FF,993,FF,993,catapult_fpga_latency
Throughput,3.5525871716077235,catapult,DSP,41,FF,993,catapult_fpga_latency
Throughput,3.5525871716077235,catapult,BRAM,1,FF,993,catapult_fpga_latency
Throughput,3.648902592545292,catapult,CLB,779,FF,991,catapult_fpga_latency
Throughput,3.648902592545292,catapult,LUT,3995,FF,991,catapult_fpga_latency
Throughput,3.648902592545292,catapult,FF,991,FF,991,catapult_fpga_latency
Throughput,3.648902592545292,catapult,DSP,41,FF,991,catapult_fpga_latency
Throughput,3.648902592545292,catapult,BRAM,1,FF,991,catapult_fpga_latency
Throughput,3.7058311252756213,catapult,CLB,950,FF,1214,catapult_fpga_latency
Throughput,3.7058311252756213,catapult,LUT,4876,FF,1214,catapult_fpga_latency
Throughput,3.7058311252756213,catapult,FF,1214,FF,1214,catapult_fpga_latency
Throughput,3.7058311252756213,catapult,DSP,41,FF,1214,catapult_fpga_latency
Throughput,3.7058311252756213,catapult,BRAM,1,FF,1214,catapult_fpga_latency
Throughput,3.4851948920983657,catapult,CLB,809,FF,1269,catapult_fpga_latency
Throughput,3.4851948920983657,catapult,LUT,4449,FF,1269,catapult_fpga_latency
Throughput,3.4851948920983657,catapult,FF,1269,FF,1269,catapult_fpga_latency
Throughput,3.4851948920983657,catapult,DSP,53,FF,1269,catapult_fpga_latency
Throughput,3.4851948920983657,catapult,BRAM,1,FF,1269,catapult_fpga_latency
Throughput,3.3905545930147793,catapult,CLB,960,FF,1147,catapult_fpga_latency
Throughput,3.3905545930147793,catapult,LUT,4782,FF,1147,catapult_fpga_latency
Throughput,3.3905545930147793,catapult,FF,1147,FF,1147,catapult_fpga_latency
Throughput,3.3905545930147793,catapult,DSP,53,FF,1147,catapult_fpga_latency
Throughput,3.3905545930147793,catapult,BRAM,1,FF,1147,catapult_fpga_latency
Throughput,3.3706350276392074,catapult,CLB,1032,FF,1161,catapult_fpga_latency
Throughput,3.3706350276392074,catapult,LUT,5277,FF,1161,catapult_fpga_latency
Throughput,3.3706350276392074,catapult,FF,1161,FF,1161,catapult_fpga_latency
Throughput,3.3706350276392074,catapult,DSP,53,FF,1161,catapult_fpga_latency
Throughput,3.3706350276392074,catapult,BRAM,1,FF,1161,catapult_fpga_latency
Throughput,3.5404245677141604,catapult,CLB,1266,FF,1366,catapult_fpga_latency
Throughput,3.5404245677141604,catapult,LUT,6471,FF,1366,catapult_fpga_latency
Throughput,3.5404245677141604,catapult,FF,1366,FF,1366,catapult_fpga_latency
Throughput,3.5404245677141604,catapult,DSP,53,FF,1366,catapult_fpga_latency
Throughput,3.5404245677141604,catapult,BRAM,1,FF,1366,catapult_fpga_latency
Throughput,3.8849586057660557,catapult,CLB,1396,FF,758,catapult_fpga_latency
Throughput,3.8849586057660557,catapult,LUT,5858,FF,758,catapult_fpga_latency
Throughput,3.8849586057660557,catapult,FF,758,FF,758,catapult_fpga_latency
Throughput,3.8849586057660557,catapult,DSP,125,FF,758,catapult_fpga_latency
Throughput,3.8849586057660557,catapult,BRAM,1,FF,758,catapult_fpga_latency
Throughput,3.722744854235925,catapult,CLB,1437,FF,723,catapult_fpga_latency
Throughput,3.722744854235925,catapult,LUT,6082,FF,723,catapult_fpga_latency
Throughput,3.722744854235925,catapult,FF,723,FF,723,catapult_fpga_latency
Throughput,3.722744854235925,catapult,DSP,125,FF,723,catapult_fpga_latency
Throughput,3.722744854235925,catapult,BRAM,1,FF,723,catapult_fpga_latency
Throughput,3.4826095890172426,catapult,CLB,1411,FF,708,catapult_fpga_latency
Throughput,3.4826095890172426,catapult,LUT,6362,FF,708,catapult_fpga_latency
Throughput,3.4826095890172426,catapult,FF,708,FF,708,catapult_fpga_latency
Throughput,3.4826095890172426,catapult,DSP,125,FF,708,catapult_fpga_latency
Throughput,3.4826095890172426,catapult,BRAM,1,FF,708,catapult_fpga_latency
Throughput,3.6196474463387265,catapult,CLB,1716,FF,1106,catapult_fpga_latency
Throughput,3.6196474463387265,catapult,LUT,7511,FF,1106,catapult_fpga_latency
Throughput,3.6196474463387265,catapult,FF,1106,FF,1106,catapult_fpga_latency
Throughput,3.6196474463387265,catapult,DSP,125,FF,1106,catapult_fpga_latency
Throughput,3.6196474463387265,catapult,BRAM,1,FF,1106,catapult_fpga_latency
Throughput,3.7578727433974173,catapult,CLB,416,FF,759,catapult_fpga_latency
Throughput,3.7578727433974173,catapult,LUT,2406,FF,759,catapult_fpga_latency
Throughput,3.7578727433974173,catapult,FF,759,FF,759,catapult_fpga_latency
Throughput,3.7578727433974173,catapult,DSP,13,FF,759,catapult_fpga_latency
Throughput,3.7578727433974173,catapult,BRAM,1,FF,759,catapult_fpga_latency
Throughput,4.022607051630161,catapult,CLB,498,FF,731,catapult_fpga_latency
Throughput,4.022607051630161,catapult,LUT,2677,FF,731,catapult_fpga_latency
Throughput,4.022607051630161,catapult,FF,731,FF,731,catapult_fpga_latency
Throughput,4.022607051630161,catapult,DSP,13,FF,731,catapult_fpga_latency
Throughput,4.022607051630161,catapult,BRAM,1,FF,731,catapult_fpga_latency
Throughput,3.755262060962924,catapult,CLB,614,FF,816,catapult_fpga_latency
Throughput,3.755262060962924,catapult,LUT,3243,FF,816,catapult_fpga_latency
Throughput,3.755262060962924,catapult,FF,816,FF,816,catapult_fpga_latency
Throughput,3.755262060962924,catapult,DSP,13,FF,816,catapult_fpga_latency
Throughput,3.755262060962924,catapult,BRAM,1,FF,816,catapult_fpga_latency
Throughput,3.7394780436546666,catapult,CLB,823,FF,872,catapult_fpga_latency
Throughput,3.7394780436546666,catapult,LUT,4475,FF,872,catapult_fpga_latency
Throughput,3.7394780436546666,catapult,FF,872,FF,872,catapult_fpga_latency
Throughput,3.7394780436546666,catapult,DSP,13,FF,872,catapult_fpga_latency
Throughput,3.7394780436546666,catapult,BRAM,1,FF,872,catapult_fpga_latency
Throughput,3.4979099987757314,catapult,CLB,589,FF,974,catapult_fpga_latency
Throughput,3.4979099987757314,catapult,LUT,3269,FF,974,catapult_fpga_latency
Throughput,3.4979099987757314,catapult,FF,974,FF,974,catapult_fpga_latency
Throughput,3.4979099987757314,catapult,DSP,28,FF,974,catapult_fpga_latency
Throughput,3.4979099987757314,catapult,BRAM,1,FF,974,catapult_fpga_latency
Throughput,3.7353853049942103,catapult,CLB,660,FF,1020,catapult_fpga_latency
Throughput,3.7353853049942103,catapult,LUT,3522,FF,1020,catapult_fpga_latency
Throughput,3.7353853049942103,catapult,FF,1020,FF,1020,catapult_fpga_latency
Throughput,3.7353853049942103,catapult,DSP,28,FF,1020,catapult_fpga_latency
Throughput,3.7353853049942103,catapult,BRAM,1,FF,1020,catapult_fpga_latency
Throughput,3.333922326277642,catapult,CLB,767,FF,1022,catapult_fpga_latency
Throughput,3.333922326277642,catapult,LUT,4354,FF,1022,catapult_fpga_latency
Throughput,3.333922326277642,catapult,FF,1022,FF,1022,catapult_fpga_latency
Throughput,3.333922326277642,catapult,DSP,28,FF,1022,catapult_fpga_latency
Throughput,3.333922326277642,catapult,BRAM,1,FF,1022,catapult_fpga_latency
Throughput,3.890732663867933,catapult,CLB,1041,FF,1116,catapult_fpga_latency
Throughput,3.890732663867933,catapult,LUT,5981,FF,1116,catapult_fpga_latency
Throughput,3.890732663867933,catapult,FF,1116,FF,1116,catapult_fpga_latency
Throughput,3.890732663867933,catapult,DSP,28,FF,1116,catapult_fpga_latency
Throughput,3.890732663867933,catapult,BRAM,1,FF,1116,catapult_fpga_latency
Throughput,3.639897646078192,catapult,CLB,686,FF,1022,catapult_fpga_latency
Throughput,3.639897646078192,catapult,LUT,3516,FF,1022,catapult_fpga_latency
Throughput,3.639897646078192,catapult,FF,1022,FF,1022,catapult_fpga_latency
Throughput,3.639897646078192,catapult,DSP,40,FF,1022,catapult_fpga_latency
Throughput,3.639897646078192,catapult,BRAM,1,FF,1022,catapult_fpga_latency
Throughput,3.955445857857098,catapult,CLB,801,FF,1034,catapult_fpga_latency
Throughput,3.955445857857098,catapult,LUT,3941,FF,1034,catapult_fpga_latency
Throughput,3.955445857857098,catapult,FF,1034,FF,1034,catapult_fpga_latency
Throughput,3.955445857857098,catapult,DSP,40,FF,1034,catapult_fpga_latency
Throughput,3.955445857857098,catapult,BRAM,1,FF,1034,catapult_fpga_latency
Throughput,3.5306246381109747,catapult,CLB,918,FF,1087,catapult_fpga_latency
Throughput,3.5306246381109747,catapult,LUT,4646,FF,1087,catapult_fpga_latency
Throughput,3.5306246381109747,catapult,FF,1087,FF,1087,catapult_fpga_latency
Throughput,3.5306246381109747,catapult,DSP,40,FF,1087,catapult_fpga_latency
Throughput,3.5306246381109747,catapult,BRAM,1,FF,1087,catapult_fpga_latency
Throughput,3.949915076825848,catapult,CLB,1211,FF,1255,catapult_fpga_latency
Throughput,3.949915076825848,catapult,LUT,6089,FF,1255,catapult_fpga_latency
Throughput,3.949915076825848,catapult,FF,1255,FF,1255,catapult_fpga_latency
Throughput,3.949915076825848,catapult,DSP,40,FF,1255,catapult_fpga_latency
Throughput,3.949915076825848,catapult,BRAM,1,FF,1255,catapult_fpga_latency
Throughput,3.3821947738326354,catapult,CLB,982,FF,1398,catapult_fpga_latency
Throughput,3.3821947738326354,catapult,LUT,4713,FF,1398,catapult_fpga_latency
Throughput,3.3821947738326354,catapult,FF,1398,FF,1398,catapult_fpga_latency
Throughput,3.3821947738326354,catapult,DSP,52,FF,1398,catapult_fpga_latency
Throughput,3.3821947738326354,catapult,BRAM,1,FF,1398,catapult_fpga_latency
Throughput,3.4905354132270348,catapult,CLB,1027,FF,1434,catapult_fpga_latency
Throughput,3.4905354132270348,catapult,LUT,5237,FF,1434,catapult_fpga_latency
Throughput,3.4905354132270348,catapult,FF,1434,FF,1434,catapult_fpga_latency
Throughput,3.4905354132270348,catapult,DSP,53,FF,1434,catapult_fpga_latency
Throughput,3.4905354132270348,catapult,BRAM,1,FF,1434,catapult_fpga_latency
Throughput,3.6237529760071316,catapult,CLB,1258,FF,1338,catapult_fpga_latency
Throughput,3.6237529760071316,catapult,LUT,6193,FF,1338,catapult_fpga_latency
Throughput,3.6237529760071316,catapult,FF,1338,FF,1338,catapult_fpga_latency
Throughput,3.6237529760071316,catapult,DSP,53,FF,1338,catapult_fpga_latency
Throughput,3.6237529760071316,catapult,BRAM,1,FF,1338,catapult_fpga_latency
Throughput,3.6877507670521594,catapult,CLB,1497,FF,1339,catapult_fpga_latency
Throughput,3.6877507670521594,catapult,LUT,8295,FF,1339,catapult_fpga_latency
Throughput,3.6877507670521594,catapult,FF,1339,FF,1339,catapult_fpga_latency
Throughput,3.6877507670521594,catapult,DSP,53,FF,1339,catapult_fpga_latency
Throughput,3.6877507670521594,catapult,BRAM,1,FF,1339,catapult_fpga_latency
Throughput,3.9059601045234924,catapult,CLB,1454,FF,779,catapult_fpga_latency
Throughput,3.9059601045234924,catapult,LUT,6140,FF,779,catapult_fpga_latency
Throughput,3.9059601045234924,catapult,FF,779,FF,779,catapult_fpga_latency
Throughput,3.9059601045234924,catapult,DSP,125,FF,779,catapult_fpga_latency
Throughput,3.9059601045234924,catapult,BRAM,1,FF,779,catapult_fpga_latency
Throughput,3.775351485223274,catapult,CLB,1604,FF,847,catapult_fpga_latency
Throughput,3.775351485223274,catapult,LUT,6577,FF,847,catapult_fpga_latency
Throughput,3.775351485223274,catapult,FF,847,FF,847,catapult_fpga_latency
Throughput,3.775351485223274,catapult,DSP,125,FF,847,catapult_fpga_latency
Throughput,3.775351485223274,catapult,BRAM,1,FF,847,catapult_fpga_latency
Throughput,3.3974199992525675,catapult,CLB,1499,FF,829,catapult_fpga_latency
Throughput,3.3974199992525675,catapult,LUT,7277,FF,829,catapult_fpga_latency
Throughput,3.3974199992525675,catapult,FF,829,FF,829,catapult_fpga_latency
Throughput,3.3974199992525675,catapult,DSP,125,FF,829,catapult_fpga_latency
Throughput,3.3974199992525675,catapult,BRAM,1,FF,829,catapult_fpga_latency
Throughput,3.7061744866948336,catapult,CLB,1909,FF,1160,catapult_fpga_latency
Throughput,3.7061744866948336,catapult,LUT,9335,FF,1160,catapult_fpga_latency
Throughput,3.7061744866948336,catapult,FF,1160,FF,1160,catapult_fpga_latency
Throughput,3.7061744866948336,catapult,DSP,125,FF,1160,catapult_fpga_latency
Throughput,3.7061744866948336,catapult,BRAM,1,FF,1160,catapult_fpga_latency
Throughput,3.4976653084066385,catapult,CLB,560,FF,1003,catapult_fpga_latency
Throughput,3.4976653084066385,catapult,LUT,2956,FF,1003,catapult_fpga_latency
Throughput,3.4976653084066385,catapult,FF,1003,FF,1003,catapult_fpga_latency
Throughput,3.4976653084066385,catapult,DSP,14,FF,1003,catapult_fpga_latency
Throughput,3.4976653084066385,catapult,BRAM,1,FF,1003,catapult_fpga_latency
Throughput,3.5910639963514788,catapult,CLB,568,FF,960,catapult_fpga_latency
Throughput,3.5910639963514788,catapult,LUT,3422,FF,960,catapult_fpga_latency
Throughput,3.5910639963514788,catapult,FF,960,FF,960,catapult_fpga_latency
Throughput,3.5910639963514788,catapult,DSP,14,FF,960,catapult_fpga_latency
Throughput,3.5910639963514788,catapult,BRAM,1,FF,960,catapult_fpga_latency
Throughput,3.646055514841269,catapult,CLB,780,FF,1041,catapult_fpga_latency
Throughput,3.646055514841269,catapult,LUT,4482,FF,1041,catapult_fpga_latency
Throughput,3.646055514841269,catapult,FF,1041,FF,1041,catapult_fpga_latency
Throughput,3.646055514841269,catapult,DSP,14,FF,1041,catapult_fpga_latency
Throughput,3.646055514841269,catapult,BRAM,1,FF,1041,catapult_fpga_latency
Throughput,3.479870688005234,catapult,CLB,1106,FF,1246,catapult_fpga_latency
Throughput,3.479870688005234,catapult,LUT,6361,FF,1246,catapult_fpga_latency
Throughput,3.479870688005234,catapult,FF,1246,FF,1246,catapult_fpga_latency
Throughput,3.479870688005234,catapult,DSP,14,FF,1246,catapult_fpga_latency
Throughput,3.479870688005234,catapult,BRAM,1,FF,1246,catapult_fpga_latency
Throughput,3.4925347070636517,catapult,CLB,742,FF,1163,catapult_fpga_latency
Throughput,3.4925347070636517,catapult,LUT,4324,FF,1163,catapult_fpga_latency
Throughput,3.4925347070636517,catapult,FF,1163,FF,1163,catapult_fpga_latency
Throughput,3.4925347070636517,catapult,DSP,28,FF,1163,catapult_fpga_latency
Throughput,3.4925347070636517,catapult,BRAM,1,FF,1163,catapult_fpga_latency
Throughput,3.5958934896348373,catapult,CLB,857,FF,1111,catapult_fpga_latency
Throughput,3.5958934896348373,catapult,LUT,4794,FF,1111,catapult_fpga_latency
Throughput,3.5958934896348373,catapult,FF,1111,FF,1111,catapult_fpga_latency
Throughput,3.5958934896348373,catapult,DSP,28,FF,1111,catapult_fpga_latency
Throughput,3.5958934896348373,catapult,BRAM,1,FF,1111,catapult_fpga_latency
Throughput,3.8835102272241837,catapult,CLB,1132,FF,1277,catapult_fpga_latency
Throughput,3.8835102272241837,catapult,LUT,6205,FF,1277,catapult_fpga_latency
Throughput,3.8835102272241837,catapult,FF,1277,FF,1277,catapult_fpga_latency
Throughput,3.8835102272241837,catapult,DSP,28,FF,1277,catapult_fpga_latency
Throughput,3.8835102272241837,catapult,BRAM,1,FF,1277,catapult_fpga_latency
Throughput,4.039441102928999,catapult,CLB,1564,FF,1329,catapult_fpga_latency
Throughput,4.039441102928999,catapult,LUT,9388,FF,1329,catapult_fpga_latency
Throughput,4.039441102928999,catapult,FF,1329,FF,1329,catapult_fpga_latency
Throughput,4.039441102928999,catapult,DSP,28,FF,1329,catapult_fpga_latency
Throughput,4.039441102928999,catapult,BRAM,1,FF,1329,catapult_fpga_latency
Throughput,3.6914944276891615,catapult,CLB,818,FF,1285,catapult_fpga_latency
Throughput,3.6914944276891615,catapult,LUT,4317,FF,1285,catapult_fpga_latency
Throughput,3.6914944276891615,catapult,FF,1285,FF,1285,catapult_fpga_latency
Throughput,3.6914944276891615,catapult,DSP,41,FF,1285,catapult_fpga_latency
Throughput,3.6914944276891615,catapult,BRAM,1,FF,1285,catapult_fpga_latency
Throughput,3.6506209706271036,catapult,CLB,889,FF,1369,catapult_fpga_latency
Throughput,3.6506209706271036,catapult,LUT,4653,FF,1369,catapult_fpga_latency
Throughput,3.6506209706271036,catapult,FF,1369,FF,1369,catapult_fpga_latency
Throughput,3.6506209706271036,catapult,DSP,41,FF,1369,catapult_fpga_latency
Throughput,3.6506209706271036,catapult,BRAM,1,FF,1369,catapult_fpga_latency
Throughput,3.605773564631688,catapult,CLB,1253,FF,1441,catapult_fpga_latency
Throughput,3.605773564631688,catapult,LUT,5960,FF,1441,catapult_fpga_latency
Throughput,3.605773564631688,catapult,FF,1441,FF,1441,catapult_fpga_latency
Throughput,3.605773564631688,catapult,DSP,41,FF,1441,catapult_fpga_latency
Throughput,3.605773564631688,catapult,BRAM,1,FF,1441,catapult_fpga_latency
Throughput,3.3025317208171785,catapult,CLB,1485,FF,1542,catapult_fpga_latency
Throughput,3.3025317208171785,catapult,LUT,8699,FF,1542,catapult_fpga_latency
Throughput,3.3025317208171785,catapult,FF,1542,FF,1542,catapult_fpga_latency
Throughput,3.3025317208171785,catapult,DSP,41,FF,1542,catapult_fpga_latency
Throughput,3.3025317208171785,catapult,BRAM,1,FF,1542,catapult_fpga_latency
Throughput,3.5716199082093687,catapult,CLB,1170,FF,1662,catapult_fpga_latency
Throughput,3.5716199082093687,catapult,LUT,6057,FF,1662,catapult_fpga_latency
Throughput,3.5716199082093687,catapult,FF,1662,FF,1662,catapult_fpga_latency
Throughput,3.5716199082093687,catapult,DSP,56,FF,1662,catapult_fpga_latency
Throughput,3.5716199082093687,catapult,BRAM,1,FF,1662,catapult_fpga_latency
Throughput,3.613983223889875,catapult,CLB,1242,FF,1621,catapult_fpga_latency
Throughput,3.613983223889875,catapult,LUT,6789,FF,1621,catapult_fpga_latency
Throughput,3.613983223889875,catapult,FF,1621,FF,1621,catapult_fpga_latency
Throughput,3.613983223889875,catapult,DSP,53,FF,1621,catapult_fpga_latency
Throughput,3.613983223889875,catapult,BRAM,1,FF,1621,catapult_fpga_latency
Throughput,3.7943896155145005,catapult,CLB,1681,FF,1568,catapult_fpga_latency
Throughput,3.7943896155145005,catapult,LUT,9656,FF,1568,catapult_fpga_latency
Throughput,3.7943896155145005,catapult,FF,1568,FF,1568,catapult_fpga_latency
Throughput,3.7943896155145005,catapult,DSP,53,FF,1568,catapult_fpga_latency
Throughput,3.7943896155145005,catapult,BRAM,1,FF,1568,catapult_fpga_latency
Throughput,3.972541791139643,catapult,CLB,2290,FF,1812,catapult_fpga_latency
Throughput,3.972541791139643,catapult,LUT,13263,FF,1812,catapult_fpga_latency
Throughput,3.972541791139643,catapult,FF,1812,FF,1812,catapult_fpga_latency
Throughput,3.972541791139643,catapult,DSP,53,FF,1812,catapult_fpga_latency
Throughput,3.972541791139643,catapult,BRAM,1,FF,1812,catapult_fpga_latency
Throughput,3.6404806890701846,catapult,CLB,1576,FF,1128,catapult_fpga_latency
Throughput,3.6404806890701846,catapult,LUT,6590,FF,1128,catapult_fpga_latency
Throughput,3.6404806890701846,catapult,FF,1128,FF,1128,catapult_fpga_latency
Throughput,3.6404806890701846,catapult,DSP,125,FF,1128,catapult_fpga_latency
Throughput,3.6404806890701846,catapult,BRAM,1,FF,1128,catapult_fpga_latency
Throughput,3.7559814003801058,catapult,CLB,1690,FF,1252,catapult_fpga_latency
Throughput,3.7559814003801058,catapult,LUT,7524,FF,1252,catapult_fpga_latency
Throughput,3.7559814003801058,catapult,FF,1252,FF,1252,catapult_fpga_latency
Throughput,3.7559814003801058,catapult,DSP,125,FF,1252,catapult_fpga_latency
Throughput,3.7559814003801058,catapult,BRAM,1,FF,1252,catapult_fpga_latency
Throughput,3.385664419714047,catapult,CLB,1611,FF,1299,catapult_fpga_latency
Throughput,3.385664419714047,catapult,LUT,8853,FF,1299,catapult_fpga_latency
Throughput,3.385664419714047,catapult,FF,1299,FF,1299,catapult_fpga_latency
Throughput,3.385664419714047,catapult,DSP,125,FF,1299,catapult_fpga_latency
Throughput,3.385664419714047,catapult,BRAM,1,FF,1299,catapult_fpga_latency
Throughput,3.520469771486307,catapult,CLB,2227,FF,1566,catapult_fpga_latency
Throughput,3.520469771486307,catapult,LUT,11399,FF,1566,catapult_fpga_latency
Throughput,3.520469771486307,catapult,FF,1566,FF,1566,catapult_fpga_latency
Throughput,3.520469771486307,catapult,DSP,125,FF,1566,catapult_fpga_latency
Throughput,3.520469771486307,catapult,BRAM,1,FF,1566,catapult_fpga_latency
Throughput,3.919601141387852,catapult,CLB,454,FF,766,catapult_fpga_latency
Throughput,3.919601141387852,catapult,LUT,2557,FF,766,catapult_fpga_latency
Throughput,3.919601141387852,catapult,FF,766,FF,766,catapult_fpga_latency
Throughput,3.919601141387852,catapult,DSP,13,FF,766,catapult_fpga_latency
Throughput,3.919601141387852,catapult,BRAM,1,FF,766,catapult_fpga_latency
Throughput,3.920999698083023,catapult,CLB,594,FF,760,catapult_fpga_latency
Throughput,3.920999698083023,catapult,LUT,3053,FF,760,catapult_fpga_latency
Throughput,3.920999698083023,catapult,FF,760,FF,760,catapult_fpga_latency
Throughput,3.920999698083023,catapult,DSP,13,FF,760,catapult_fpga_latency
Throughput,3.920999698083023,catapult,BRAM,1,FF,760,catapult_fpga_latency
Throughput,3.6658638424851624,catapult,CLB,623,FF,806,catapult_fpga_latency
Throughput,3.6658638424851624,catapult,LUT,3773,FF,806,catapult_fpga_latency
Throughput,3.6658638424851624,catapult,FF,806,FF,806,catapult_fpga_latency
Throughput,3.6658638424851624,catapult,DSP,13,FF,806,catapult_fpga_latency
Throughput,3.6658638424851624,catapult,BRAM,1,FF,806,catapult_fpga_latency
Throughput,3.9646197334982616,catapult,CLB,965,FF,908,catapult_fpga_latency
Throughput,3.9646197334982616,catapult,LUT,5319,FF,908,catapult_fpga_latency
Throughput,3.9646197334982616,catapult,FF,908,FF,908,catapult_fpga_latency
Throughput,3.9646197334982616,catapult,DSP,13,FF,908,catapult_fpga_latency
Throughput,3.9646197334982616,catapult,BRAM,1,FF,908,catapult_fpga_latency
Throughput,3.5751313860784384,catapult,CLB,686,FF,955,catapult_fpga_latency
Throughput,3.5751313860784384,catapult,LUT,3846,FF,955,catapult_fpga_latency
Throughput,3.5751313860784384,catapult,FF,955,FF,955,catapult_fpga_latency
Throughput,3.5751313860784384,catapult,DSP,28,FF,955,catapult_fpga_latency
Throughput,3.5751313860784384,catapult,BRAM,1,FF,955,catapult_fpga_latency
Throughput,3.4487872339691745,catapult,CLB,765,FF,1095,catapult_fpga_latency
Throughput,3.4487872339691745,catapult,LUT,4310,FF,1095,catapult_fpga_latency
Throughput,3.4487872339691745,catapult,FF,1095,FF,1095,catapult_fpga_latency
Throughput,3.4487872339691745,catapult,DSP,28,FF,1095,catapult_fpga_latency
Throughput,3.4487872339691745,catapult,BRAM,1,FF,1095,catapult_fpga_latency
Throughput,3.5753359028080687,catapult,CLB,998,FF,1036,catapult_fpga_latency
Throughput,3.5753359028080687,catapult,LUT,5569,FF,1036,catapult_fpga_latency
Throughput,3.5753359028080687,catapult,FF,1036,FF,1036,catapult_fpga_latency
Throughput,3.5753359028080687,catapult,DSP,28,FF,1036,catapult_fpga_latency
Throughput,3.5753359028080687,catapult,BRAM,1,FF,1036,catapult_fpga_latency
Throughput,3.6683247494534195,catapult,CLB,1262,FF,1068,catapult_fpga_latency
Throughput,3.6683247494534195,catapult,LUT,7375,FF,1068,catapult_fpga_latency
Throughput,3.6683247494534195,catapult,FF,1068,FF,1068,catapult_fpga_latency
Throughput,3.6683247494534195,catapult,DSP,28,FF,1068,catapult_fpga_latency
Throughput,3.6683247494534195,catapult,BRAM,1,FF,1068,catapult_fpga_latency
Throughput,3.7887111562388704,catapult,CLB,786,FF,1061,catapult_fpga_latency
Throughput,3.7887111562388704,catapult,LUT,3883,FF,1061,catapult_fpga_latency
Throughput,3.7887111562388704,catapult,FF,1061,FF,1061,catapult_fpga_latency
Throughput,3.7887111562388704,catapult,DSP,40,FF,1061,catapult_fpga_latency
Throughput,3.7887111562388704,catapult,BRAM,1,FF,1061,catapult_fpga_latency
Throughput,3.6382158189623808,catapult,CLB,870,FF,1081,catapult_fpga_latency
Throughput,3.6382158189623808,catapult,LUT,4452,FF,1081,catapult_fpga_latency
Throughput,3.6382158189623808,catapult,FF,1081,FF,1081,catapult_fpga_latency
Throughput,3.6382158189623808,catapult,DSP,40,FF,1081,catapult_fpga_latency
Throughput,3.6382158189623808,catapult,BRAM,1,FF,1081,catapult_fpga_latency
Throughput,3.3015504080716305,catapult,CLB,1032,FF,1139,catapult_fpga_latency
Throughput,3.3015504080716305,catapult,LUT,5731,FF,1139,catapult_fpga_latency
Throughput,3.3015504080716305,catapult,FF,1139,FF,1139,catapult_fpga_latency
Throughput,3.3015504080716305,catapult,DSP,40,FF,1139,catapult_fpga_latency
Throughput,3.3015504080716305,catapult,BRAM,1,FF,1139,catapult_fpga_latency
Throughput,3.475842891901286,catapult,CLB,1273,FF,1291,catapult_fpga_latency
Throughput,3.475842891901286,catapult,LUT,6845,FF,1291,catapult_fpga_latency
Throughput,3.475842891901286,catapult,FF,1291,FF,1291,catapult_fpga_latency
Throughput,3.475842891901286,catapult,DSP,40,FF,1291,catapult_fpga_latency
Throughput,3.475842891901286,catapult,BRAM,1,FF,1291,catapult_fpga_latency
Throughput,3.5919282189064736,catapult,CLB,1104,FF,1441,catapult_fpga_latency
Throughput,3.5919282189064736,catapult,LUT,5666,FF,1441,catapult_fpga_latency
Throughput,3.5919282189064736,catapult,FF,1441,FF,1441,catapult_fpga_latency
Throughput,3.5919282189064736,catapult,DSP,52,FF,1441,catapult_fpga_latency
Throughput,3.5919282189064736,catapult,BRAM,1,FF,1441,catapult_fpga_latency
Throughput,3.522304996389637,catapult,CLB,1185,FF,1320,catapult_fpga_latency
Throughput,3.522304996389637,catapult,LUT,6702,FF,1320,catapult_fpga_latency
Throughput,3.522304996389637,catapult,FF,1320,FF,1320,catapult_fpga_latency
Throughput,3.522304996389637,catapult,DSP,52,FF,1320,catapult_fpga_latency
Throughput,3.522304996389637,catapult,BRAM,1,FF,1320,catapult_fpga_latency
Throughput,3.3625200069940417,catapult,CLB,1500,FF,1320,catapult_fpga_latency
Throughput,3.3625200069940417,catapult,LUT,8475,FF,1320,catapult_fpga_latency
Throughput,3.3625200069940417,catapult,FF,1320,FF,1320,catapult_fpga_latency
Throughput,3.3625200069940417,catapult,DSP,52,FF,1320,catapult_fpga_latency
Throughput,3.3625200069940417,catapult,BRAM,1,FF,1320,catapult_fpga_latency
Throughput,3.7833359186128774,catapult,CLB,1936,FF,1511,catapult_fpga_latency
Throughput,3.7833359186128774,catapult,LUT,11188,FF,1511,catapult_fpga_latency
Throughput,3.7833359186128774,catapult,FF,1511,FF,1511,catapult_fpga_latency
Throughput,3.7833359186128774,catapult,DSP,52,FF,1511,catapult_fpga_latency
Throughput,3.7833359186128774,catapult,BRAM,1,FF,1511,catapult_fpga_latency
Throughput,3.4934375775106465,catapult,CLB,1455,FF,834,catapult_fpga_latency
Throughput,3.4934375775106465,catapult,LUT,6499,FF,834,catapult_fpga_latency
Throughput,3.4934375775106465,catapult,FF,834,FF,834,catapult_fpga_latency
Throughput,3.4934375775106465,catapult,DSP,125,FF,834,catapult_fpga_latency
Throughput,3.4934375775106465,catapult,BRAM,1,FF,834,catapult_fpga_latency
Throughput,3.614544928793465,catapult,CLB,1685,FF,912,catapult_fpga_latency
Throughput,3.614544928793465,catapult,LUT,7481,FF,912,catapult_fpga_latency
Throughput,3.614544928793465,catapult,FF,912,FF,912,catapult_fpga_latency
Throughput,3.614544928793465,catapult,DSP,125,FF,912,catapult_fpga_latency
Throughput,3.614544928793465,catapult,BRAM,1,FF,912,catapult_fpga_latency
Throughput,3.3409060537217696,catapult,CLB,1614,FF,883,catapult_fpga_latency
Throughput,3.3409060537217696,catapult,LUT,8065,FF,883,catapult_fpga_latency
Throughput,3.3409060537217696,catapult,FF,883,FF,883,catapult_fpga_latency
Throughput,3.3409060537217696,catapult,DSP,125,FF,883,catapult_fpga_latency
Throughput,3.3409060537217696,catapult,BRAM,1,FF,883,catapult_fpga_latency
Throughput,3.3281968162469258,catapult,CLB,548,FF,1078,catapult_fpga_latency
Throughput,3.3281968162469258,catapult,LUT,3331,FF,1078,catapult_fpga_latency
Throughput,3.3281968162469258,catapult,FF,1078,FF,1078,catapult_fpga_latency
Throughput,3.3281968162469258,catapult,DSP,14,FF,1078,catapult_fpga_latency
Throughput,3.3281968162469258,catapult,BRAM,1,FF,1078,catapult_fpga_latency
Throughput,3.571721962875522,catapult,CLB,713,FF,1081,catapult_fpga_latency
Throughput,3.571721962875522,catapult,LUT,3980,FF,1081,catapult_fpga_latency
Throughput,3.571721962875522,catapult,FF,1081,FF,1081,catapult_fpga_latency
Throughput,3.571721962875522,catapult,DSP,14,FF,1081,catapult_fpga_latency
Throughput,3.571721962875522,catapult,BRAM,1,FF,1081,catapult_fpga_latency
Throughput,3.6833226516976434,catapult,CLB,884,FF,1253,catapult_fpga_latency
Throughput,3.6833226516976434,catapult,LUT,5181,FF,1253,catapult_fpga_latency
Throughput,3.6833226516976434,catapult,FF,1253,FF,1253,catapult_fpga_latency
Throughput,3.6833226516976434,catapult,DSP,14,FF,1253,catapult_fpga_latency
Throughput,3.6833226516976434,catapult,BRAM,1,FF,1253,catapult_fpga_latency
Throughput,3.815570580424597,catapult,CLB,1241,FF,1539,catapult_fpga_latency
Throughput,3.815570580424597,catapult,LUT,7882,FF,1539,catapult_fpga_latency
Throughput,3.815570580424597,catapult,FF,1539,FF,1539,catapult_fpga_latency
Throughput,3.815570580424597,catapult,DSP,14,FF,1539,catapult_fpga_latency
Throughput,3.815570580424597,catapult,BRAM,1,FF,1539,catapult_fpga_latency
Throughput,3.4298845843837356,catapult,CLB,917,FF,1352,catapult_fpga_latency
Throughput,3.4298845843837356,catapult,LUT,5253,FF,1352,catapult_fpga_latency
Throughput,3.4298845843837356,catapult,FF,1352,FF,1352,catapult_fpga_latency
Throughput,3.4298845843837356,catapult,DSP,28,FF,1352,catapult_fpga_latency
Throughput,3.4298845843837356,catapult,BRAM,1,FF,1352,catapult_fpga_latency
Throughput,3.4948538277386554,catapult,CLB,1057,FF,1266,catapult_fpga_latency
Throughput,3.4948538277386554,catapult,LUT,6078,FF,1266,catapult_fpga_latency
Throughput,3.4948538277386554,catapult,FF,1266,FF,1266,catapult_fpga_latency
Throughput,3.4948538277386554,catapult,DSP,28,FF,1266,catapult_fpga_latency
Throughput,3.4948538277386554,catapult,BRAM,1,FF,1266,catapult_fpga_latency
Throughput,3.3796229016766306,catapult,CLB,1333,FF,1392,catapult_fpga_latency
Throughput,3.3796229016766306,catapult,LUT,8294,FF,1392,catapult_fpga_latency
Throughput,3.3796229016766306,catapult,FF,1392,FF,1392,catapult_fpga_latency
Throughput,3.3796229016766306,catapult,DSP,28,FF,1392,catapult_fpga_latency
Throughput,3.3796229016766306,catapult,BRAM,1,FF,1392,catapult_fpga_latency
Throughput,3.6831055946373987,catapult,CLB,2178,FF,1765,catapult_fpga_latency
Throughput,3.6831055946373987,catapult,LUT,12325,FF,1765,catapult_fpga_latency
Throughput,3.6831055946373987,catapult,FF,1765,FF,1765,catapult_fpga_latency
Throughput,3.6831055946373987,catapult,DSP,28,FF,1765,catapult_fpga_latency
Throughput,3.6831055946373987,catapult,BRAM,1,FF,1765,catapult_fpga_latency
Throughput,3.4155221821088118,catapult,CLB,1010,FF,1461,catapult_fpga_latency
Throughput,3.4155221821088118,catapult,LUT,5312,FF,1461,catapult_fpga_latency
Throughput,3.4155221821088118,catapult,FF,1461,FF,1461,catapult_fpga_latency
Throughput,3.4155221821088118,catapult,DSP,41,FF,1461,catapult_fpga_latency
Throughput,3.4155221821088118,catapult,BRAM,1,FF,1461,catapult_fpga_latency
Throughput,3.4085718765551607,catapult,CLB,1043,FF,1456,catapult_fpga_latency
Throughput,3.4085718765551607,catapult,LUT,6077,FF,1456,catapult_fpga_latency
Throughput,3.4085718765551607,catapult,FF,1456,FF,1456,catapult_fpga_latency
Throughput,3.4085718765551607,catapult,DSP,41,FF,1456,catapult_fpga_latency
Throughput,3.4085718765551607,catapult,BRAM,1,FF,1456,catapult_fpga_latency
Throughput,3.5878172078888926,catapult,CLB,1353,FF,1625,catapult_fpga_latency
Throughput,3.5878172078888926,catapult,LUT,7721,FF,1625,catapult_fpga_latency
Throughput,3.5878172078888926,catapult,FF,1625,FF,1625,catapult_fpga_latency
Throughput,3.5878172078888926,catapult,DSP,41,FF,1625,catapult_fpga_latency
Throughput,3.5878172078888926,catapult,BRAM,1,FF,1625,catapult_fpga_latency
Throughput,3.2849137053169613,catapult,CLB,2105,FF,1874,catapult_fpga_latency
Throughput,3.2849137053169613,catapult,LUT,12728,FF,1874,catapult_fpga_latency
Throughput,3.2849137053169613,catapult,FF,1874,FF,1874,catapult_fpga_latency
Throughput,3.2849137053169613,catapult,DSP,41,FF,1874,catapult_fpga_latency
Throughput,3.2849137053169613,catapult,BRAM,1,FF,1874,catapult_fpga_latency
Throughput,3.595815908608743,catapult,CLB,1448,FF,1786,catapult_fpga_latency
Throughput,3.595815908608743,catapult,LUT,8303,FF,1786,catapult_fpga_latency
Throughput,3.595815908608743,catapult,FF,1786,FF,1786,catapult_fpga_latency
Throughput,3.595815908608743,catapult,DSP,53,FF,1786,catapult_fpga_latency
Throughput,3.595815908608743,catapult,BRAM,1,FF,1786,catapult_fpga_latency
Throughput,3.529042253222898,catapult,CLB,1603,FF,1782,catapult_fpga_latency
Throughput,3.529042253222898,catapult,LUT,9118,FF,1782,catapult_fpga_latency
Throughput,3.529042253222898,catapult,FF,1782,FF,1782,catapult_fpga_latency
Throughput,3.529042253222898,catapult,DSP,53,FF,1782,catapult_fpga_latency
Throughput,3.529042253222898,catapult,BRAM,1,FF,1782,catapult_fpga_latency
Throughput,3.3500613061219022,catapult,CLB,2193,FF,1895,catapult_fpga_latency
Throughput,3.3500613061219022,catapult,LUT,13128,FF,1895,catapult_fpga_latency
Throughput,3.3500613061219022,catapult,FF,1895,FF,1895,catapult_fpga_latency
Throughput,3.3500613061219022,catapult,DSP,53,FF,1895,catapult_fpga_latency
Throughput,3.3500613061219022,catapult,BRAM,1,FF,1895,catapult_fpga_latency
Throughput,3.5430839002267573,catapult,CLB,1863,FF,1446,catapult_fpga_latency
Throughput,3.5430839002267573,catapult,LUT,8351,FF,1446,catapult_fpga_latency
Throughput,3.5430839002267573,catapult,FF,1446,FF,1446,catapult_fpga_latency
Throughput,3.5430839002267573,catapult,DSP,125,FF,1446,catapult_fpga_latency
Throughput,3.5430839002267573,catapult,BRAM,1,FF,1446,catapult_fpga_latency
Throughput,3.4983015745855384,catapult,CLB,2510,FF,1513,catapult_fpga_latency
Throughput,3.4983015745855384,catapult,LUT,12757,FF,1513,catapult_fpga_latency
Throughput,3.4983015745855384,catapult,FF,1513,FF,1513,catapult_fpga_latency
Throughput,3.4983015745855384,catapult,DSP,125,FF,1513,catapult_fpga_latency
Throughput,3.4983015745855384,catapult,BRAM,1,FF,1513,catapult_fpga_latency
Throughput,3.1813091723506055,catapult,CLB,459,FF,715,catapult_fpga_latency
Throughput,3.1813091723506055,catapult,LUT,2486,FF,715,catapult_fpga_latency
Throughput,3.1813091723506055,catapult,FF,715,FF,715,catapult_fpga_latency
Throughput,3.1813091723506055,catapult,DSP,17,FF,715,catapult_fpga_latency
Throughput,3.1813091723506055,catapult,BRAM,1,FF,715,catapult_fpga_latency
Throughput,3.001930241145056,catapult,CLB,475,FF,750,catapult_fpga_latency
Throughput,3.001930241145056,catapult,LUT,2759,FF,750,catapult_fpga_latency
Throughput,3.001930241145056,catapult,FF,750,FF,750,catapult_fpga_latency
Throughput,3.001930241145056,catapult,DSP,17,FF,750,catapult_fpga_latency
Throughput,3.001930241145056,catapult,BRAM,1,FF,750,catapult_fpga_latency
Throughput,3.0576457961956773,catapult,CLB,573,FF,822,catapult_fpga_latency
Throughput,3.0576457961956773,catapult,LUT,3077,FF,822,catapult_fpga_latency
Throughput,3.0576457961956773,catapult,FF,822,FF,822,catapult_fpga_latency
Throughput,3.0576457961956773,catapult,DSP,17,FF,822,catapult_fpga_latency
Throughput,3.0576457961956773,catapult,BRAM,1,FF,822,catapult_fpga_latency
Throughput,3.1991810096615265,catapult,CLB,768,FF,846,catapult_fpga_latency
Throughput,3.1991810096615265,catapult,LUT,3876,FF,846,catapult_fpga_latency
Throughput,3.1991810096615265,catapult,FF,846,FF,846,catapult_fpga_latency
Throughput,3.1991810096615265,catapult,DSP,17,FF,846,catapult_fpga_latency
Throughput,3.1991810096615265,catapult,BRAM,1,FF,846,catapult_fpga_latency
Throughput,2.9287551033557673,catapult,CLB,685,FF,865,catapult_fpga_latency
Throughput,2.9287551033557673,catapult,LUT,3760,FF,865,catapult_fpga_latency
Throughput,2.9287551033557673,catapult,FF,865,FF,865,catapult_fpga_latency
Throughput,2.9287551033557673,catapult,DSP,35,FF,865,catapult_fpga_latency
Throughput,2.9287551033557673,catapult,BRAM,1,FF,865,catapult_fpga_latency
Throughput,2.7303157883240776,catapult,CLB,719,FF,936,catapult_fpga_latency
Throughput,2.7303157883240776,catapult,LUT,4080,FF,936,catapult_fpga_latency
Throughput,2.7303157883240776,catapult,FF,936,FF,936,catapult_fpga_latency
Throughput,2.7303157883240776,catapult,DSP,35,FF,936,catapult_fpga_latency
Throughput,2.7303157883240776,catapult,BRAM,1,FF,936,catapult_fpga_latency
Throughput,2.9701000032671097,catapult,CLB,830,FF,1014,catapult_fpga_latency
Throughput,2.9701000032671097,catapult,LUT,4422,FF,1014,catapult_fpga_latency
Throughput,2.9701000032671097,catapult,FF,1014,FF,1014,catapult_fpga_latency
Throughput,2.9701000032671097,catapult,DSP,35,FF,1014,catapult_fpga_latency
Throughput,2.9701000032671097,catapult,BRAM,1,FF,1014,catapult_fpga_latency
Throughput,2.937124965855922,catapult,CLB,1020,FF,1075,catapult_fpga_latency
Throughput,2.937124965855922,catapult,LUT,5488,FF,1075,catapult_fpga_latency
Throughput,2.937124965855922,catapult,FF,1075,FF,1075,catapult_fpga_latency
Throughput,2.937124965855922,catapult,DSP,35,FF,1075,catapult_fpga_latency
Throughput,2.937124965855922,catapult,BRAM,1,FF,1075,catapult_fpga_latency
Throughput,3.0617556106671566,catapult,CLB,826,FF,1084,catapult_fpga_latency
Throughput,3.0617556106671566,catapult,LUT,4120,FF,1084,catapult_fpga_latency
Throughput,3.0617556106671566,catapult,FF,1084,FF,1084,catapult_fpga_latency
Throughput,3.0617556106671566,catapult,DSP,52,FF,1084,catapult_fpga_latency
Throughput,3.0617556106671566,catapult,BRAM,1,FF,1084,catapult_fpga_latency
Throughput,3.0220153820582945,catapult,CLB,919,FF,1138,catapult_fpga_latency
Throughput,3.0220153820582945,catapult,LUT,4248,FF,1138,catapult_fpga_latency
Throughput,3.0220153820582945,catapult,FF,1138,FF,1138,catapult_fpga_latency
Throughput,3.0220153820582945,catapult,DSP,52,FF,1138,catapult_fpga_latency
Throughput,3.0220153820582945,catapult,BRAM,1,FF,1138,catapult_fpga_latency
Throughput,2.9477047696810876,catapult,CLB,861,FF,1130,catapult_fpga_latency
Throughput,2.9477047696810876,catapult,LUT,4609,FF,1130,catapult_fpga_latency
Throughput,2.9477047696810876,catapult,FF,1130,FF,1130,catapult_fpga_latency
Throughput,2.9477047696810876,catapult,DSP,52,FF,1130,catapult_fpga_latency
Throughput,2.9477047696810876,catapult,BRAM,1,FF,1130,catapult_fpga_latency
Throughput,2.952186389239871,catapult,CLB,1062,FF,1252,catapult_fpga_latency
Throughput,2.952186389239871,catapult,LUT,5721,FF,1252,catapult_fpga_latency
Throughput,2.952186389239871,catapult,FF,1252,FF,1252,catapult_fpga_latency
Throughput,2.952186389239871,catapult,DSP,52,FF,1252,catapult_fpga_latency
Throughput,2.952186389239871,catapult,BRAM,1,FF,1252,catapult_fpga_latency
Throughput,2.9080334423845877,catapult,CLB,1684,FF,785,catapult_fpga_latency
Throughput,2.9080334423845877,catapult,LUT,6931,FF,785,catapult_fpga_latency
Throughput,2.9080334423845877,catapult,FF,785,FF,785,catapult_fpga_latency
Throughput,2.9080334423845877,catapult,DSP,125,FF,785,catapult_fpga_latency
Throughput,2.9080334423845877,catapult,BRAM,1,FF,785,catapult_fpga_latency
Throughput,2.840868737659976,catapult,CLB,1577,FF,755,catapult_fpga_latency
Throughput,2.840868737659976,catapult,LUT,7177,FF,755,catapult_fpga_latency
Throughput,2.840868737659976,catapult,FF,755,FF,755,catapult_fpga_latency
Throughput,2.840868737659976,catapult,DSP,125,FF,755,catapult_fpga_latency
Throughput,2.840868737659976,catapult,BRAM,1,FF,755,catapult_fpga_latency
Throughput,2.9004675553699255,catapult,CLB,1636,FF,796,catapult_fpga_latency
Throughput,2.9004675553699255,catapult,LUT,7794,FF,796,catapult_fpga_latency
Throughput,2.9004675553699255,catapult,FF,796,FF,796,catapult_fpga_latency
Throughput,2.9004675553699255,catapult,DSP,125,FF,796,catapult_fpga_latency
Throughput,2.9004675553699255,catapult,BRAM,1,FF,796,catapult_fpga_latency
Throughput,2.93786704976453,catapult,CLB,2033,FF,1131,catapult_fpga_latency
Throughput,2.93786704976453,catapult,LUT,10087,FF,1131,catapult_fpga_latency
Throughput,2.93786704976453,catapult,FF,1131,FF,1131,catapult_fpga_latency
Throughput,2.93786704976453,catapult,DSP,125,FF,1131,catapult_fpga_latency
Throughput,2.93786704976453,catapult,BRAM,1,FF,1131,catapult_fpga_latency
Throughput,2.9442246090069717,catapult,CLB,1597,FF,706,catapult_fpga_latency
Throughput,2.9442246090069717,catapult,LUT,7012,FF,706,catapult_fpga_latency
Throughput,2.9442246090069717,catapult,FF,706,FF,706,catapult_fpga_latency
Throughput,2.9442246090069717,catapult,DSP,155,FF,706,catapult_fpga_latency
Throughput,2.9442246090069717,catapult,BRAM,1,FF,706,catapult_fpga_latency
Throughput,3.111581305619516,catapult,CLB,1747,FF,712,catapult_fpga_latency
Throughput,3.111581305619516,catapult,LUT,7260,FF,712,catapult_fpga_latency
Throughput,3.111581305619516,catapult,FF,712,FF,712,catapult_fpga_latency
Throughput,3.111581305619516,catapult,DSP,155,FF,712,catapult_fpga_latency
Throughput,3.111581305619516,catapult,BRAM,1,FF,712,catapult_fpga_latency
Throughput,2.8179968551155095,catapult,CLB,1777,FF,864,catapult_fpga_latency
Throughput,2.8179968551155095,catapult,LUT,7670,FF,864,catapult_fpga_latency
Throughput,2.8179968551155095,catapult,FF,864,FF,864,catapult_fpga_latency
Throughput,2.8179968551155095,catapult,DSP,155,FF,864,catapult_fpga_latency
Throughput,2.8179968551155095,catapult,BRAM,1,FF,864,catapult_fpga_latency
Throughput,2.934496176351482,catapult,CLB,2027,FF,1088,catapult_fpga_latency
Throughput,2.934496176351482,catapult,LUT,9009,FF,1088,catapult_fpga_latency
Throughput,2.934496176351482,catapult,FF,1088,FF,1088,catapult_fpga_latency
Throughput,2.934496176351482,catapult,DSP,155,FF,1088,catapult_fpga_latency
Throughput,2.934496176351482,catapult,BRAM,1,FF,1088,catapult_fpga_latency
Throughput,3.0631342602377605,catapult,CLB,489,FF,757,catapult_fpga_latency
Throughput,3.0631342602377605,catapult,LUT,2819,FF,757,catapult_fpga_latency
Throughput,3.0631342602377605,catapult,FF,757,FF,757,catapult_fpga_latency
Throughput,3.0631342602377605,catapult,DSP,17,FF,757,catapult_fpga_latency
Throughput,3.0631342602377605,catapult,BRAM,1,FF,757,catapult_fpga_latency
Throughput,3.184611955033279,catapult,CLB,558,FF,767,catapult_fpga_latency
Throughput,3.184611955033279,catapult,LUT,3103,FF,767,catapult_fpga_latency
Throughput,3.184611955033279,catapult,FF,767,FF,767,catapult_fpga_latency
Throughput,3.184611955033279,catapult,DSP,17,FF,767,catapult_fpga_latency
Throughput,3.184611955033279,catapult,BRAM,1,FF,767,catapult_fpga_latency
Throughput,2.987179027613483,catapult,CLB,639,FF,912,catapult_fpga_latency
Throughput,2.987179027613483,catapult,LUT,3590,FF,912,catapult_fpga_latency
Throughput,2.987179027613483,catapult,FF,912,FF,912,catapult_fpga_latency
Throughput,2.987179027613483,catapult,DSP,17,FF,912,catapult_fpga_latency
Throughput,2.987179027613483,catapult,BRAM,1,FF,912,catapult_fpga_latency
Throughput,3.1334407059015223,catapult,CLB,897,FF,917,catapult_fpga_latency
Throughput,3.1334407059015223,catapult,LUT,4792,FF,917,catapult_fpga_latency
Throughput,3.1334407059015223,catapult,FF,917,FF,917,catapult_fpga_latency
Throughput,3.1334407059015223,catapult,DSP,17,FF,917,catapult_fpga_latency
Throughput,3.1334407059015223,catapult,BRAM,1,FF,917,catapult_fpga_latency
Throughput,2.9741634421778014,catapult,CLB,781,FF,1016,catapult_fpga_latency
Throughput,2.9741634421778014,catapult,LUT,4072,FF,1016,catapult_fpga_latency
Throughput,2.9741634421778014,catapult,FF,1016,FF,1016,catapult_fpga_latency
Throughput,2.9741634421778014,catapult,DSP,35,FF,1016,catapult_fpga_latency
Throughput,2.9741634421778014,catapult,BRAM,1,FF,1016,catapult_fpga_latency
Throughput,2.8993406899271106,catapult,CLB,769,FF,977,catapult_fpga_latency
Throughput,2.8993406899271106,catapult,LUT,4286,FF,977,catapult_fpga_latency
Throughput,2.8993406899271106,catapult,FF,977,FF,977,catapult_fpga_latency
Throughput,2.8993406899271106,catapult,DSP,35,FF,977,catapult_fpga_latency
Throughput,2.8993406899271106,catapult,BRAM,1,FF,977,catapult_fpga_latency
Throughput,2.9072556378954957,catapult,CLB,991,FF,1145,catapult_fpga_latency
Throughput,2.9072556378954957,catapult,LUT,4957,FF,1145,catapult_fpga_latency
Throughput,2.9072556378954957,catapult,FF,1145,FF,1145,catapult_fpga_latency
Throughput,2.9072556378954957,catapult,DSP,35,FF,1145,catapult_fpga_latency
Throughput,2.9072556378954957,catapult,BRAM,1,FF,1145,catapult_fpga_latency
Throughput,2.5735190041510863,catapult,CLB,1149,FF,1107,catapult_fpga_latency
Throughput,2.5735190041510863,catapult,LUT,6381,FF,1107,catapult_fpga_latency
Throughput,2.5735190041510863,catapult,FF,1107,FF,1107,catapult_fpga_latency
Throughput,2.5735190041510863,catapult,DSP,35,FF,1107,catapult_fpga_latency
Throughput,2.5735190041510863,catapult,BRAM,1,FF,1107,catapult_fpga_latency
Throughput,2.8416194957830365,catapult,CLB,838,FF,1097,catapult_fpga_latency
Throughput,2.8416194957830365,catapult,LUT,4128,FF,1097,catapult_fpga_latency
Throughput,2.8416194957830365,catapult,FF,1097,FF,1097,catapult_fpga_latency
Throughput,2.8416194957830365,catapult,DSP,52,FF,1097,catapult_fpga_latency
Throughput,2.8416194957830365,catapult,BRAM,1,FF,1097,catapult_fpga_latency
Throughput,2.971503283511128,catapult,CLB,821,FF,1102,catapult_fpga_latency
Throughput,2.971503283511128,catapult,LUT,4362,FF,1102,catapult_fpga_latency
Throughput,2.971503283511128,catapult,FF,1102,FF,1102,catapult_fpga_latency
Throughput,2.971503283511128,catapult,DSP,52,FF,1102,catapult_fpga_latency
Throughput,2.971503283511128,catapult,BRAM,1,FF,1102,catapult_fpga_latency
Throughput,2.9240193570081434,catapult,CLB,940,FF,1150,catapult_fpga_latency
Throughput,2.9240193570081434,catapult,LUT,5143,FF,1150,catapult_fpga_latency
Throughput,2.9240193570081434,catapult,FF,1150,FF,1150,catapult_fpga_latency
Throughput,2.9240193570081434,catapult,DSP,52,FF,1150,catapult_fpga_latency
Throughput,2.9240193570081434,catapult,BRAM,1,FF,1150,catapult_fpga_latency
Throughput,2.928197665055182,catapult,CLB,1458,FF,1438,catapult_fpga_latency
Throughput,2.928197665055182,catapult,LUT,7120,FF,1438,catapult_fpga_latency
Throughput,2.928197665055182,catapult,FF,1438,FF,1438,catapult_fpga_latency
Throughput,2.928197665055182,catapult,DSP,52,FF,1438,catapult_fpga_latency
Throughput,2.928197665055182,catapult,BRAM,1,FF,1438,catapult_fpga_latency
Throughput,2.8546878256128303,catapult,CLB,1683,FF,1043,catapult_fpga_latency
Throughput,2.8546878256128303,catapult,LUT,7320,FF,1043,catapult_fpga_latency
Throughput,2.8546878256128303,catapult,FF,1043,FF,1043,catapult_fpga_latency
Throughput,2.8546878256128303,catapult,DSP,125,FF,1043,catapult_fpga_latency
Throughput,2.8546878256128303,catapult,BRAM,1,FF,1043,catapult_fpga_latency
Throughput,2.9745880939136953,catapult,CLB,1758,FF,1112,catapult_fpga_latency
Throughput,2.9745880939136953,catapult,LUT,7937,FF,1112,catapult_fpga_latency
Throughput,2.9745880939136953,catapult,FF,1112,FF,1112,catapult_fpga_latency
Throughput,2.9745880939136953,catapult,DSP,125,FF,1112,catapult_fpga_latency
Throughput,2.9745880939136953,catapult,BRAM,1,FF,1112,catapult_fpga_latency
Throughput,2.98526176267766,catapult,CLB,1968,FF,1065,catapult_fpga_latency
Throughput,2.98526176267766,catapult,LUT,9081,FF,1065,catapult_fpga_latency
Throughput,2.98526176267766,catapult,FF,1065,FF,1065,catapult_fpga_latency
Throughput,2.98526176267766,catapult,DSP,125,FF,1065,catapult_fpga_latency
Throughput,2.98526176267766,catapult,BRAM,1,FF,1065,catapult_fpga_latency
Throughput,2.9551176727857307,catapult,CLB,2313,FF,1154,catapult_fpga_latency
Throughput,2.9551176727857307,catapult,LUT,11400,FF,1154,catapult_fpga_latency
Throughput,2.9551176727857307,catapult,FF,1154,FF,1154,catapult_fpga_latency
Throughput,2.9551176727857307,catapult,DSP,125,FF,1154,catapult_fpga_latency
Throughput,2.9551176727857307,catapult,BRAM,1,FF,1154,catapult_fpga_latency
Throughput,2.8159257496698324,catapult,CLB,1709,FF,790,catapult_fpga_latency
Throughput,2.8159257496698324,catapult,LUT,6757,FF,790,catapult_fpga_latency
Throughput,2.8159257496698324,catapult,FF,790,FF,790,catapult_fpga_latency
Throughput,2.8159257496698324,catapult,DSP,155,FF,790,catapult_fpga_latency
Throughput,2.8159257496698324,catapult,BRAM,1,FF,790,catapult_fpga_latency
Throughput,3.0619056075739297,catapult,CLB,1690,FF,755,catapult_fpga_latency
Throughput,3.0619056075739297,catapult,LUT,7022,FF,755,catapult_fpga_latency
Throughput,3.0619056075739297,catapult,FF,755,FF,755,catapult_fpga_latency
Throughput,3.0619056075739297,catapult,DSP,155,FF,755,catapult_fpga_latency
Throughput,3.0619056075739297,catapult,BRAM,1,FF,755,catapult_fpga_latency
Throughput,3.0592640634368995,catapult,CLB,1725,FF,850,catapult_fpga_latency
Throughput,3.0592640634368995,catapult,LUT,7930,FF,850,catapult_fpga_latency
Throughput,3.0592640634368995,catapult,FF,850,FF,850,catapult_fpga_latency
Throughput,3.0592640634368995,catapult,DSP,155,FF,850,catapult_fpga_latency
Throughput,3.0592640634368995,catapult,BRAM,1,FF,850,catapult_fpga_latency
Throughput,3.05698214722426,catapult,CLB,2224,FF,1264,catapult_fpga_latency
Throughput,3.05698214722426,catapult,LUT,9505,FF,1264,catapult_fpga_latency
Throughput,3.05698214722426,catapult,FF,1264,FF,1264,catapult_fpga_latency
Throughput,3.05698214722426,catapult,DSP,155,FF,1264,catapult_fpga_latency
Throughput,3.05698214722426,catapult,BRAM,1,FF,1264,catapult_fpga_latency
Throughput,3.0461800901669305,catapult,CLB,602,FF,874,catapult_fpga_latency
Throughput,3.0461800901669305,catapult,LUT,3374,FF,874,catapult_fpga_latency
Throughput,3.0461800901669305,catapult,FF,874,FF,874,catapult_fpga_latency
Throughput,3.0461800901669305,catapult,DSP,17,FF,874,catapult_fpga_latency
Throughput,3.0461800901669305,catapult,BRAM,1,FF,874,catapult_fpga_latency
Throughput,2.9731200218821634,catapult,CLB,634,FF,873,catapult_fpga_latency
Throughput,2.9731200218821634,catapult,LUT,3758,FF,873,catapult_fpga_latency
Throughput,2.9731200218821634,catapult,FF,873,FF,873,catapult_fpga_latency
Throughput,2.9731200218821634,catapult,DSP,17,FF,873,catapult_fpga_latency
Throughput,2.9731200218821634,catapult,BRAM,1,FF,873,catapult_fpga_latency
Throughput,2.8678522367813524,catapult,CLB,851,FF,992,catapult_fpga_latency
Throughput,2.8678522367813524,catapult,LUT,4831,FF,992,catapult_fpga_latency
Throughput,2.8678522367813524,catapult,FF,992,FF,992,catapult_fpga_latency
Throughput,2.8678522367813524,catapult,DSP,17,FF,992,catapult_fpga_latency
Throughput,2.8678522367813524,catapult,BRAM,1,FF,992,catapult_fpga_latency
Throughput,2.955318539008727,catapult,CLB,1093,FF,1311,catapult_fpga_latency
Throughput,2.955318539008727,catapult,LUT,6683,FF,1311,catapult_fpga_latency
Throughput,2.955318539008727,catapult,FF,1311,FF,1311,catapult_fpga_latency
Throughput,2.955318539008727,catapult,DSP,17,FF,1311,catapult_fpga_latency
Throughput,2.955318539008727,catapult,BRAM,1,FF,1311,catapult_fpga_latency
Throughput,2.976642287966328,catapult,CLB,964,FF,1244,catapult_fpga_latency
Throughput,2.976642287966328,catapult,LUT,5154,FF,1244,catapult_fpga_latency
Throughput,2.976642287966328,catapult,FF,1244,FF,1244,catapult_fpga_latency
Throughput,2.976642287966328,catapult,DSP,34,FF,1244,catapult_fpga_latency
Throughput,2.976642287966328,catapult,BRAM,1,FF,1244,catapult_fpga_latency
Throughput,2.910852239318628,catapult,CLB,1064,FF,1286,catapult_fpga_latency
Throughput,2.910852239318628,catapult,LUT,5871,FF,1286,catapult_fpga_latency
Throughput,2.910852239318628,catapult,FF,1286,FF,1286,catapult_fpga_latency
Throughput,2.910852239318628,catapult,DSP,35,FF,1286,catapult_fpga_latency
Throughput,2.910852239318628,catapult,BRAM,1,FF,1286,catapult_fpga_latency
Throughput,2.895051488490723,catapult,CLB,1260,FF,1322,catapult_fpga_latency
Throughput,2.895051488490723,catapult,LUT,7078,FF,1322,catapult_fpga_latency
Throughput,2.895051488490723,catapult,FF,1322,FF,1322,catapult_fpga_latency
Throughput,2.895051488490723,catapult,DSP,35,FF,1322,catapult_fpga_latency
Throughput,2.895051488490723,catapult,BRAM,1,FF,1322,catapult_fpga_latency
Throughput,2.885403321676304,catapult,CLB,1711,FF,1584,catapult_fpga_latency
Throughput,2.885403321676304,catapult,LUT,10409,FF,1584,catapult_fpga_latency
Throughput,2.885403321676304,catapult,FF,1584,FF,1584,catapult_fpga_latency
Throughput,2.885403321676304,catapult,DSP,35,FF,1584,catapult_fpga_latency
Throughput,2.885403321676304,catapult,BRAM,1,FF,1584,catapult_fpga_latency
Throughput,2.9465843194568855,catapult,CLB,1093,FF,1452,catapult_fpga_latency
Throughput,2.9465843194568855,catapult,LUT,5571,FF,1452,catapult_fpga_latency
Throughput,2.9465843194568855,catapult,FF,1452,FF,1452,catapult_fpga_latency
Throughput,2.9465843194568855,catapult,DSP,52,FF,1452,catapult_fpga_latency
Throughput,2.9465843194568855,catapult,BRAM,1,FF,1452,catapult_fpga_latency
Throughput,2.9423101253718347,catapult,CLB,1061,FF,1488,catapult_fpga_latency
Throughput,2.9423101253718347,catapult,LUT,5955,FF,1488,catapult_fpga_latency
Throughput,2.9423101253718347,catapult,FF,1488,FF,1488,catapult_fpga_latency
Throughput,2.9423101253718347,catapult,DSP,52,FF,1488,catapult_fpga_latency
Throughput,2.9423101253718347,catapult,BRAM,1,FF,1488,catapult_fpga_latency
Throughput,2.847907499964401,catapult,CLB,1309,FF,1516,catapult_fpga_latency
Throughput,2.847907499964401,catapult,LUT,7478,FF,1516,catapult_fpga_latency
Throughput,2.847907499964401,catapult,FF,1516,FF,1516,catapult_fpga_latency
Throughput,2.847907499964401,catapult,DSP,52,FF,1516,catapult_fpga_latency
Throughput,2.847907499964401,catapult,BRAM,1,FF,1516,catapult_fpga_latency
Throughput,2.848061609268732,catapult,CLB,1788,FF,1820,catapult_fpga_latency
Throughput,2.848061609268732,catapult,LUT,10581,FF,1820,catapult_fpga_latency
Throughput,2.848061609268732,catapult,FF,1820,FF,1820,catapult_fpga_latency
Throughput,2.848061609268732,catapult,DSP,52,FF,1820,catapult_fpga_latency
Throughput,2.848061609268732,catapult,BRAM,1,FF,1820,catapult_fpga_latency
Throughput,2.9701970428718245,catapult,CLB,2133,FF,1308,catapult_fpga_latency
Throughput,2.9701970428718245,catapult,LUT,10094,FF,1308,catapult_fpga_latency
Throughput,2.9701970428718245,catapult,FF,1308,FF,1308,catapult_fpga_latency
Throughput,2.9701970428718245,catapult,DSP,125,FF,1308,catapult_fpga_latency
Throughput,2.9701970428718245,catapult,BRAM,1,FF,1308,catapult_fpga_latency
Throughput,3.0564682509360432,catapult,CLB,2079,FF,1430,catapult_fpga_latency
Throughput,3.0564682509360432,catapult,LUT,10585,FF,1430,catapult_fpga_latency
Throughput,3.0564682509360432,catapult,FF,1430,FF,1430,catapult_fpga_latency
Throughput,3.0564682509360432,catapult,DSP,125,FF,1430,catapult_fpga_latency
Throughput,3.0564682509360432,catapult,BRAM,1,FF,1430,catapult_fpga_latency
Throughput,3.05470363265356,catapult,CLB,2652,FF,1501,catapult_fpga_latency
Throughput,3.05470363265356,catapult,LUT,12945,FF,1501,catapult_fpga_latency
Throughput,3.05470363265356,catapult,FF,1501,FF,1501,catapult_fpga_latency
Throughput,3.05470363265356,catapult,DSP,125,FF,1501,catapult_fpga_latency
Throughput,3.05470363265356,catapult,BRAM,1,FF,1501,catapult_fpga_latency
Throughput,3.042565491222198,catapult,CLB,2977,FF,1528,catapult_fpga_latency
Throughput,3.042565491222198,catapult,LUT,16213,FF,1528,catapult_fpga_latency
Throughput,3.042565491222198,catapult,FF,1528,FF,1528,catapult_fpga_latency
Throughput,3.042565491222198,catapult,DSP,125,FF,1528,catapult_fpga_latency
Throughput,3.042565491222198,catapult,BRAM,1,FF,1528,catapult_fpga_latency
Throughput,2.9092432476464225,catapult,CLB,2021,FF,1234,catapult_fpga_latency
Throughput,2.9092432476464225,catapult,LUT,8453,FF,1234,catapult_fpga_latency
Throughput,2.9092432476464225,catapult,FF,1234,FF,1234,catapult_fpga_latency
Throughput,2.9092432476464225,catapult,DSP,155,FF,1234,catapult_fpga_latency
Throughput,2.9092432476464225,catapult,BRAM,1,FF,1234,catapult_fpga_latency
Throughput,3.006460884440663,catapult,CLB,2135,FF,1266,catapult_fpga_latency
Throughput,3.006460884440663,catapult,LUT,9602,FF,1266,catapult_fpga_latency
Throughput,3.006460884440663,catapult,FF,1266,FF,1266,catapult_fpga_latency
Throughput,3.006460884440663,catapult,DSP,155,FF,1266,catapult_fpga_latency
Throughput,3.006460884440663,catapult,BRAM,1,FF,1266,catapult_fpga_latency
Throughput,2.5820911323244244,catapult,CLB,2253,FF,1556,catapult_fpga_latency
Throughput,2.5820911323244244,catapult,LUT,10854,FF,1556,catapult_fpga_latency
Throughput,2.5820911323244244,catapult,FF,1556,FF,1556,catapult_fpga_latency
Throughput,2.5820911323244244,catapult,DSP,155,FF,1556,catapult_fpga_latency
Throughput,2.5820911323244244,catapult,BRAM,1,FF,1556,catapult_fpga_latency
Throughput,3.195766248873492,catapult,CLB,544,FF,707,catapult_fpga_latency
Throughput,3.195766248873492,catapult,LUT,3162,FF,707,catapult_fpga_latency
Throughput,3.195766248873492,catapult,FF,707,FF,707,catapult_fpga_latency
Throughput,3.195766248873492,catapult,DSP,17,FF,707,catapult_fpga_latency
Throughput,3.195766248873492,catapult,BRAM,1,FF,707,catapult_fpga_latency
Throughput,3.1122107589125934,catapult,CLB,673,FF,771,catapult_fpga_latency
Throughput,3.1122107589125934,catapult,LUT,3438,FF,771,catapult_fpga_latency
Throughput,3.1122107589125934,catapult,FF,771,FF,771,catapult_fpga_latency
Throughput,3.1122107589125934,catapult,DSP,17,FF,771,catapult_fpga_latency
Throughput,3.1122107589125934,catapult,BRAM,1,FF,771,catapult_fpga_latency
Throughput,3.089996137504828,catapult,CLB,776,FF,822,catapult_fpga_latency
Throughput,3.089996137504828,catapult,LUT,4191,FF,822,catapult_fpga_latency
Throughput,3.089996137504828,catapult,FF,822,FF,822,catapult_fpga_latency
Throughput,3.089996137504828,catapult,DSP,17,FF,822,catapult_fpga_latency
Throughput,3.089996137504828,catapult,BRAM,1,FF,822,catapult_fpga_latency
Throughput,3.2147105153180955,catapult,CLB,965,FF,872,catapult_fpga_latency
Throughput,3.2147105153180955,catapult,LUT,5755,FF,872,catapult_fpga_latency
Throughput,3.2147105153180955,catapult,FF,872,FF,872,catapult_fpga_latency
Throughput,3.2147105153180955,catapult,DSP,17,FF,872,catapult_fpga_latency
Throughput,3.2147105153180955,catapult,BRAM,1,FF,872,catapult_fpga_latency
Throughput,2.8699510386352807,catapult,CLB,840,FF,1122,catapult_fpga_latency
Throughput,2.8699510386352807,catapult,LUT,4492,FF,1122,catapult_fpga_latency
Throughput,2.8699510386352807,catapult,FF,1122,FF,1122,catapult_fpga_latency
Throughput,2.8699510386352807,catapult,DSP,35,FF,1122,catapult_fpga_latency
Throughput,2.8699510386352807,catapult,BRAM,1,FF,1122,catapult_fpga_latency
Throughput,3.0889271229423882,catapult,CLB,942,FF,1060,catapult_fpga_latency
Throughput,3.0889271229423882,catapult,LUT,5170,FF,1060,catapult_fpga_latency
Throughput,3.0889271229423882,catapult,FF,1060,FF,1060,catapult_fpga_latency
Throughput,3.0889271229423882,catapult,DSP,35,FF,1060,catapult_fpga_latency
Throughput,3.0889271229423882,catapult,BRAM,1,FF,1060,catapult_fpga_latency
Throughput,3.0385716282489925,catapult,CLB,1120,FF,1182,catapult_fpga_latency
Throughput,3.0385716282489925,catapult,LUT,6357,FF,1182,catapult_fpga_latency
Throughput,3.0385716282489925,catapult,FF,1182,FF,1182,catapult_fpga_latency
Throughput,3.0385716282489925,catapult,DSP,35,FF,1182,catapult_fpga_latency
Throughput,3.0385716282489925,catapult,BRAM,1,FF,1182,catapult_fpga_latency
Throughput,3.0700273232431767,catapult,CLB,1383,FF,1182,catapult_fpga_latency
Throughput,3.0700273232431767,catapult,LUT,8276,FF,1182,catapult_fpga_latency
Throughput,3.0700273232431767,catapult,FF,1182,FF,1182,catapult_fpga_latency
Throughput,3.0700273232431767,catapult,DSP,35,FF,1182,catapult_fpga_latency
Throughput,3.0700273232431767,catapult,BRAM,1,FF,1182,catapult_fpga_latency
Throughput,3.048064935975396,catapult,CLB,958,FF,1162,catapult_fpga_latency
Throughput,3.048064935975396,catapult,LUT,5195,FF,1162,catapult_fpga_latency
Throughput,3.048064935975396,catapult,FF,1162,FF,1162,catapult_fpga_latency
Throughput,3.048064935975396,catapult,DSP,52,FF,1162,catapult_fpga_latency
Throughput,3.048064935975396,catapult,BRAM,1,FF,1162,catapult_fpga_latency
Throughput,3.1494575059446013,catapult,CLB,1026,FF,1183,catapult_fpga_latency
Throughput,3.1494575059446013,catapult,LUT,5667,FF,1183,catapult_fpga_latency
Throughput,3.1494575059446013,catapult,FF,1183,FF,1183,catapult_fpga_latency
Throughput,3.1494575059446013,catapult,DSP,52,FF,1183,catapult_fpga_latency
Throughput,3.1494575059446013,catapult,BRAM,1,FF,1183,catapult_fpga_latency
Throughput,3.0001920122887866,catapult,CLB,1240,FF,1238,catapult_fpga_latency
Throughput,3.0001920122887866,catapult,LUT,6780,FF,1238,catapult_fpga_latency
Throughput,3.0001920122887866,catapult,FF,1238,FF,1238,catapult_fpga_latency
Throughput,3.0001920122887866,catapult,DSP,52,FF,1238,catapult_fpga_latency
Throughput,3.0001920122887866,catapult,BRAM,1,FF,1238,catapult_fpga_latency
Throughput,2.9317087757770492,catapult,CLB,1594,FF,1353,catapult_fpga_latency
Throughput,2.9317087757770492,catapult,LUT,9023,FF,1353,catapult_fpga_latency
Throughput,2.9317087757770492,catapult,FF,1353,FF,1353,catapult_fpga_latency
Throughput,2.9317087757770492,catapult,DSP,52,FF,1353,catapult_fpga_latency
Throughput,2.9317087757770492,catapult,BRAM,1,FF,1353,catapult_fpga_latency
Throughput,2.92177246404759,catapult,CLB,1759,FF,1117,catapult_fpga_latency
Throughput,2.92177246404759,catapult,LUT,8378,FF,1117,catapult_fpga_latency
Throughput,2.92177246404759,catapult,FF,1117,FF,1117,catapult_fpga_latency
Throughput,2.92177246404759,catapult,DSP,125,FF,1117,catapult_fpga_latency
Throughput,2.92177246404759,catapult,BRAM,1,FF,1117,catapult_fpga_latency
Throughput,3.059966156774306,catapult,CLB,1898,FF,1210,catapult_fpga_latency
Throughput,3.059966156774306,catapult,LUT,9194,FF,1210,catapult_fpga_latency
Throughput,3.059966156774306,catapult,FF,1210,FF,1210,catapult_fpga_latency
Throughput,3.059966156774306,catapult,DSP,125,FF,1210,catapult_fpga_latency
Throughput,3.059966156774306,catapult,BRAM,1,FF,1210,catapult_fpga_latency
Throughput,3.03953215521067,catapult,CLB,2260,FF,1187,catapult_fpga_latency
Throughput,3.03953215521067,catapult,LUT,11191,FF,1187,catapult_fpga_latency
Throughput,3.03953215521067,catapult,FF,1187,FF,1187,catapult_fpga_latency
Throughput,3.03953215521067,catapult,DSP,125,FF,1187,catapult_fpga_latency
Throughput,3.03953215521067,catapult,BRAM,1,FF,1187,catapult_fpga_latency
Throughput,3.119161319904304,catapult,CLB,2760,FF,1188,catapult_fpga_latency
Throughput,3.119161319904304,catapult,LUT,14869,FF,1188,catapult_fpga_latency
Throughput,3.119161319904304,catapult,FF,1188,FF,1188,catapult_fpga_latency
Throughput,3.119161319904304,catapult,DSP,125,FF,1188,catapult_fpga_latency
Throughput,3.119161319904304,catapult,BRAM,1,FF,1188,catapult_fpga_latency
Throughput,3.0593576572662804,catapult,CLB,1826,FF,804,catapult_fpga_latency
Throughput,3.0593576572662804,catapult,LUT,8197,FF,804,catapult_fpga_latency
Throughput,3.0593576572662804,catapult,FF,804,FF,804,catapult_fpga_latency
Throughput,3.0593576572662804,catapult,DSP,155,FF,804,catapult_fpga_latency
Throughput,3.0593576572662804,catapult,BRAM,1,FF,804,catapult_fpga_latency
Throughput,2.9886699522111675,catapult,CLB,1849,FF,833,catapult_fpga_latency
Throughput,2.9886699522111675,catapult,LUT,8836,FF,833,catapult_fpga_latency
Throughput,2.9886699522111675,catapult,FF,833,FF,833,catapult_fpga_latency
Throughput,2.9886699522111675,catapult,DSP,155,FF,833,catapult_fpga_latency
Throughput,2.9886699522111675,catapult,BRAM,1,FF,833,catapult_fpga_latency
Throughput,3.1174499259605644,catapult,CLB,1986,FF,870,catapult_fpga_latency
Throughput,3.1174499259605644,catapult,LUT,9431,FF,870,catapult_fpga_latency
Throughput,3.1174499259605644,catapult,FF,870,FF,870,catapult_fpga_latency
Throughput,3.1174499259605644,catapult,DSP,155,FF,870,catapult_fpga_latency
Throughput,3.1174499259605644,catapult,BRAM,1,FF,870,catapult_fpga_latency
Throughput,3.037261119412958,catapult,CLB,632,FF,1149,catapult_fpga_latency
Throughput,3.037261119412958,catapult,LUT,3711,FF,1149,catapult_fpga_latency
Throughput,3.037261119412958,catapult,FF,1149,FF,1149,catapult_fpga_latency
Throughput,3.037261119412958,catapult,DSP,17,FF,1149,catapult_fpga_latency
Throughput,3.037261119412958,catapult,BRAM,1,FF,1149,catapult_fpga_latency
Throughput,3.151641217163838,catapult,CLB,757,FF,1116,catapult_fpga_latency
Throughput,3.151641217163838,catapult,LUT,4394,FF,1116,catapult_fpga_latency
Throughput,3.151641217163838,catapult,FF,1116,FF,1116,catapult_fpga_latency
Throughput,3.151641217163838,catapult,DSP,17,FF,1116,catapult_fpga_latency
Throughput,3.151641217163838,catapult,BRAM,1,FF,1116,catapult_fpga_latency
Throughput,3.218445555165766,catapult,CLB,968,FF,1258,catapult_fpga_latency
Throughput,3.218445555165766,catapult,LUT,5707,FF,1258,catapult_fpga_latency
Throughput,3.218445555165766,catapult,FF,1258,FF,1258,catapult_fpga_latency
Throughput,3.218445555165766,catapult,DSP,17,FF,1258,catapult_fpga_latency
Throughput,3.218445555165766,catapult,BRAM,1,FF,1258,catapult_fpga_latency
Throughput,3.0640822154540053,catapult,CLB,1414,FF,1536,catapult_fpga_latency
Throughput,3.0640822154540053,catapult,LUT,8535,FF,1536,catapult_fpga_latency
Throughput,3.0640822154540053,catapult,FF,1536,FF,1536,catapult_fpga_latency
Throughput,3.0640822154540053,catapult,DSP,17,FF,1536,catapult_fpga_latency
Throughput,3.0640822154540053,catapult,BRAM,1,FF,1536,catapult_fpga_latency
Throughput,2.812551856424853,catapult,CLB,1105,FF,1519,catapult_fpga_latency
Throughput,2.812551856424853,catapult,LUT,5954,FF,1519,catapult_fpga_latency
Throughput,2.812551856424853,catapult,FF,1519,FF,1519,catapult_fpga_latency
Throughput,2.812551856424853,catapult,DSP,35,FF,1519,catapult_fpga_latency
Throughput,2.812551856424853,catapult,BRAM,1,FF,1519,catapult_fpga_latency
Throughput,2.8812382409464288,catapult,CLB,1123,FF,1407,catapult_fpga_latency
Throughput,2.8812382409464288,catapult,LUT,6776,FF,1407,catapult_fpga_latency
Throughput,2.8812382409464288,catapult,FF,1407,FF,1407,catapult_fpga_latency
Throughput,2.8812382409464288,catapult,DSP,35,FF,1407,catapult_fpga_latency
Throughput,2.8812382409464288,catapult,BRAM,1,FF,1407,catapult_fpga_latency
Throughput,2.8787002092815053,catapult,CLB,1512,FF,1614,catapult_fpga_latency
Throughput,2.8787002092815053,catapult,LUT,9062,FF,1614,catapult_fpga_latency
Throughput,2.8787002092815053,catapult,FF,1614,FF,1614,catapult_fpga_latency
Throughput,2.8787002092815053,catapult,DSP,35,FF,1614,catapult_fpga_latency
Throughput,2.8787002092815053,catapult,BRAM,1,FF,1614,catapult_fpga_latency
Throughput,3.036025478325814,catapult,CLB,2296,FF,1828,catapult_fpga_latency
Throughput,3.036025478325814,catapult,LUT,13764,FF,1828,catapult_fpga_latency
Throughput,3.036025478325814,catapult,FF,1828,FF,1828,catapult_fpga_latency
Throughput,3.036025478325814,catapult,DSP,35,FF,1828,catapult_fpga_latency
Throughput,3.036025478325814,catapult,BRAM,1,FF,1828,catapult_fpga_latency
Throughput,2.978371069294781,catapult,CLB,1226,FF,1597,catapult_fpga_latency
Throughput,2.978371069294781,catapult,LUT,6452,FF,1597,catapult_fpga_latency
Throughput,2.978371069294781,catapult,FF,1597,FF,1597,catapult_fpga_latency
Throughput,2.978371069294781,catapult,DSP,52,FF,1597,catapult_fpga_latency
Throughput,2.978371069294781,catapult,BRAM,1,FF,1597,catapult_fpga_latency
Throughput,3.023760711672321,catapult,CLB,1281,FF,1558,catapult_fpga_latency
Throughput,3.023760711672321,catapult,LUT,6893,FF,1558,catapult_fpga_latency
Throughput,3.023760711672321,catapult,FF,1558,FF,1558,catapult_fpga_latency
Throughput,3.023760711672321,catapult,DSP,52,FF,1558,catapult_fpga_latency
Throughput,3.023760711672321,catapult,BRAM,1,FF,1558,catapult_fpga_latency
Throughput,2.947209581967793,catapult,CLB,1593,FF,1749,catapult_fpga_latency
Throughput,2.947209581967793,catapult,LUT,8831,FF,1749,catapult_fpga_latency
Throughput,2.947209581967793,catapult,FF,1749,FF,1749,catapult_fpga_latency
Throughput,2.947209581967793,catapult,DSP,52,FF,1749,catapult_fpga_latency
Throughput,2.947209581967793,catapult,BRAM,1,FF,1749,catapult_fpga_latency
Throughput,3.092298938723004,catapult,CLB,2584,FF,2062,catapult_fpga_latency
Throughput,3.092298938723004,catapult,LUT,15039,FF,2062,catapult_fpga_latency
Throughput,3.092298938723004,catapult,FF,2062,FF,2062,catapult_fpga_latency
Throughput,3.092298938723004,catapult,DSP,52,FF,2062,catapult_fpga_latency
Throughput,3.092298938723004,catapult,BRAM,1,FF,2062,catapult_fpga_latency
Throughput,3.033446784243064,catapult,CLB,2034,FF,1575,catapult_fpga_latency
Throughput,3.033446784243064,catapult,LUT,10546,FF,1575,catapult_fpga_latency
Throughput,3.033446784243064,catapult,FF,1575,FF,1575,catapult_fpga_latency
Throughput,3.033446784243064,catapult,DSP,125,FF,1575,catapult_fpga_latency
Throughput,3.033446784243064,catapult,BRAM,1,FF,1575,catapult_fpga_latency
Throughput,2.7389981292642775,catapult,CLB,2512,FF,1623,catapult_fpga_latency
Throughput,2.7389981292642775,catapult,LUT,12360,FF,1623,catapult_fpga_latency
Throughput,2.7389981292642775,catapult,FF,1623,FF,1623,catapult_fpga_latency
Throughput,2.7389981292642775,catapult,DSP,125,FF,1623,catapult_fpga_latency
Throughput,2.7389981292642775,catapult,BRAM,1,FF,1623,catapult_fpga_latency
Throughput,2.937703068724626,catapult,CLB,2582,FF,1709,catapult_fpga_latency
Throughput,2.937703068724626,catapult,LUT,13935,FF,1709,catapult_fpga_latency
Throughput,2.937703068724626,catapult,FF,1709,FF,1709,catapult_fpga_latency
Throughput,2.937703068724626,catapult,DSP,125,FF,1709,catapult_fpga_latency
Throughput,2.937703068724626,catapult,BRAM,1,FF,1709,catapult_fpga_latency
Throughput,2.954855714395466,catapult,CLB,2082,FF,1514,catapult_fpga_latency
Throughput,2.954855714395466,catapult,LUT,9430,FF,1514,catapult_fpga_latency
Throughput,2.954855714395466,catapult,FF,1514,FF,1514,catapult_fpga_latency
Throughput,2.954855714395466,catapult,DSP,155,FF,1514,catapult_fpga_latency
Throughput,2.954855714395466,catapult,BRAM,1,FF,1514,catapult_fpga_latency
Throughput,3.0150541654480825,catapult,CLB,2513,FF,1733,catapult_fpga_latency
Throughput,3.0150541654480825,catapult,LUT,12863,FF,1733,catapult_fpga_latency
Throughput,3.0150541654480825,catapult,FF,1733,FF,1733,catapult_fpga_latency
Throughput,3.0150541654480825,catapult,DSP,155,FF,1733,catapult_fpga_latency
Throughput,3.0150541654480825,catapult,BRAM,1,FF,1733,catapult_fpga_latency
Throughput,2.605340426806869,catapult,CLB,319,FF,519,catapult_fpga_latency
Throughput,2.605340426806869,catapult,LUT,1846,FF,519,catapult_fpga_latency
Throughput,2.605340426806869,catapult,FF,519,FF,519,catapult_fpga_latency
Throughput,2.605340426806869,catapult,DSP,9,FF,519,catapult_fpga_latency
Throughput,2.605340426806869,catapult,BRAM,1,FF,519,catapult_fpga_latency
Throughput,2.5760514798127727,catapult,CLB,334,FF,447,catapult_fpga_latency
Throughput,2.5760514798127727,catapult,LUT,1999,FF,447,catapult_fpga_latency
Throughput,2.5760514798127727,catapult,FF,447,FF,447,catapult_fpga_latency
Throughput,2.5760514798127727,catapult,DSP,9,FF,447,catapult_fpga_latency
Throughput,2.5760514798127727,catapult,BRAM,1,FF,447,catapult_fpga_latency
Throughput,2.521775531716371,catapult,CLB,410,FF,486,catapult_fpga_latency
Throughput,2.521775531716371,catapult,LUT,2360,FF,486,catapult_fpga_latency
Throughput,2.521775531716371,catapult,FF,486,FF,486,catapult_fpga_latency
Throughput,2.521775531716371,catapult,DSP,9,FF,486,catapult_fpga_latency
Throughput,2.521775531716371,catapult,BRAM,1,FF,486,catapult_fpga_latency
Throughput,2.8140398074071156,catapult,CLB,569,FF,559,catapult_fpga_latency
Throughput,2.8140398074071156,catapult,LUT,3108,FF,559,catapult_fpga_latency
Throughput,2.8140398074071156,catapult,FF,559,FF,559,catapult_fpga_latency
Throughput,2.8140398074071156,catapult,DSP,9,FF,559,catapult_fpga_latency
Throughput,2.8140398074071156,catapult,BRAM,1,FF,559,catapult_fpga_latency
Throughput,2.7454199531631356,catapult,CLB,378,FF,541,catapult_fpga_latency
Throughput,2.7454199531631356,catapult,LUT,2149,FF,541,catapult_fpga_latency
Throughput,2.7454199531631356,catapult,FF,541,FF,541,catapult_fpga_latency
Throughput,2.7454199531631356,catapult,DSP,9,FF,541,catapult_fpga_latency
Throughput,2.7454199531631356,catapult,BRAM,1,FF,541,catapult_fpga_latency
Throughput,2.562302382428755,catapult,CLB,422,FF,644,catapult_fpga_latency
Throughput,2.562302382428755,catapult,LUT,2400,FF,644,catapult_fpga_latency
Throughput,2.562302382428755,catapult,FF,644,FF,644,catapult_fpga_latency
Throughput,2.562302382428755,catapult,DSP,9,FF,644,catapult_fpga_latency
Throughput,2.562302382428755,catapult,BRAM,1,FF,644,catapult_fpga_latency
Throughput,2.6639458899310835,catapult,CLB,479,FF,609,catapult_fpga_latency
Throughput,2.6639458899310835,catapult,LUT,2818,FF,609,catapult_fpga_latency
Throughput,2.6639458899310835,catapult,FF,609,FF,609,catapult_fpga_latency
Throughput,2.6639458899310835,catapult,DSP,9,FF,609,catapult_fpga_latency
Throughput,2.6639458899310835,catapult,BRAM,1,FF,609,catapult_fpga_latency
Throughput,2.6188088086253085,catapult,CLB,684,FF,739,catapult_fpga_latency
Throughput,2.6188088086253085,catapult,LUT,3735,FF,739,catapult_fpga_latency
Throughput,2.6188088086253085,catapult,FF,739,FF,739,catapult_fpga_latency
Throughput,2.6188088086253085,catapult,DSP,9,FF,739,catapult_fpga_latency
Throughput,2.6188088086253085,catapult,BRAM,1,FF,739,catapult_fpga_latency
Throughput,2.7401389250434995,catapult,CLB,355,FF,509,catapult_fpga_latency
Throughput,2.7401389250434995,catapult,LUT,2035,FF,509,catapult_fpga_latency
Throughput,2.7401389250434995,catapult,FF,509,FF,509,catapult_fpga_latency
Throughput,2.7401389250434995,catapult,DSP,11,FF,509,catapult_fpga_latency
Throughput,2.7401389250434995,catapult,BRAM,1,FF,509,catapult_fpga_latency
Throughput,2.8057259254686966,catapult,CLB,387,FF,513,catapult_fpga_latency
Throughput,2.8057259254686966,catapult,LUT,2206,FF,513,catapult_fpga_latency
Throughput,2.8057259254686966,catapult,FF,513,FF,513,catapult_fpga_latency
Throughput,2.8057259254686966,catapult,DSP,10,FF,513,catapult_fpga_latency
Throughput,2.8057259254686966,catapult,BRAM,1,FF,513,catapult_fpga_latency
Throughput,2.66456343792633,catapult,CLB,479,FF,552,catapult_fpga_latency
Throughput,2.66456343792633,catapult,LUT,2635,FF,552,catapult_fpga_latency
Throughput,2.66456343792633,catapult,FF,552,FF,552,catapult_fpga_latency
Throughput,2.66456343792633,catapult,DSP,10,FF,552,catapult_fpga_latency
Throughput,2.66456343792633,catapult,BRAM,1,FF,552,catapult_fpga_latency
Throughput,2.849384390502432,catapult,CLB,694,FF,632,catapult_fpga_latency
Throughput,2.849384390502432,catapult,LUT,3483,FF,632,catapult_fpga_latency
Throughput,2.849384390502432,catapult,FF,632,FF,632,catapult_fpga_latency
Throughput,2.849384390502432,catapult,DSP,10,FF,632,catapult_fpga_latency
Throughput,2.849384390502432,catapult,BRAM,1,FF,632,catapult_fpga_latency
Throughput,2.6017478542084573,catapult,CLB,429,FF,552,catapult_fpga_latency
Throughput,2.6017478542084573,catapult,LUT,2567,FF,552,catapult_fpga_latency
Throughput,2.6017478542084573,catapult,FF,552,FF,552,catapult_fpga_latency
Throughput,2.6017478542084573,catapult,DSP,13,FF,552,catapult_fpga_latency
Throughput,2.6017478542084573,catapult,BRAM,1,FF,552,catapult_fpga_latency
Throughput,2.7898672023211697,catapult,CLB,508,FF,561,catapult_fpga_latency
Throughput,2.7898672023211697,catapult,LUT,2858,FF,561,catapult_fpga_latency
Throughput,2.7898672023211697,catapult,FF,561,FF,561,catapult_fpga_latency
Throughput,2.7898672023211697,catapult,DSP,14,FF,561,catapult_fpga_latency
Throughput,2.7898672023211697,catapult,BRAM,1,FF,561,catapult_fpga_latency
Throughput,2.627382050251309,catapult,CLB,606,FF,658,catapult_fpga_latency
Throughput,2.627382050251309,catapult,LUT,3614,FF,658,catapult_fpga_latency
Throughput,2.627382050251309,catapult,FF,658,FF,658,catapult_fpga_latency
Throughput,2.627382050251309,catapult,DSP,14,FF,658,catapult_fpga_latency
Throughput,2.627382050251309,catapult,BRAM,1,FF,658,catapult_fpga_latency
Throughput,2.769369663770829,catapult,CLB,874,FF,643,catapult_fpga_latency
Throughput,2.769369663770829,catapult,LUT,4744,FF,643,catapult_fpga_latency
Throughput,2.769369663770829,catapult,FF,643,FF,643,catapult_fpga_latency
Throughput,2.769369663770829,catapult,DSP,14,FF,643,catapult_fpga_latency
Throughput,2.769369663770829,catapult,BRAM,1,FF,643,catapult_fpga_latency
Throughput,2.658195882454578,catapult,CLB,389,FF,628,catapult_fpga_latency
Throughput,2.658195882454578,catapult,LUT,2344,FF,628,catapult_fpga_latency
Throughput,2.658195882454578,catapult,FF,628,FF,628,catapult_fpga_latency
Throughput,2.658195882454578,catapult,DSP,17,FF,628,catapult_fpga_latency
Throughput,2.658195882454578,catapult,BRAM,1,FF,628,catapult_fpga_latency
Throughput,2.5462786138059226,catapult,CLB,429,FF,697,catapult_fpga_latency
Throughput,2.5462786138059226,catapult,LUT,2439,FF,697,catapult_fpga_latency
Throughput,2.5462786138059226,catapult,FF,697,FF,697,catapult_fpga_latency
Throughput,2.5462786138059226,catapult,DSP,17,FF,697,catapult_fpga_latency
Throughput,2.5462786138059226,catapult,BRAM,1,FF,697,catapult_fpga_latency
Throughput,2.5741615955683237,catapult,CLB,562,FF,641,catapult_fpga_latency
Throughput,2.5741615955683237,catapult,LUT,2936,FF,641,catapult_fpga_latency
Throughput,2.5741615955683237,catapult,FF,641,FF,641,catapult_fpga_latency
Throughput,2.5741615955683237,catapult,DSP,17,FF,641,catapult_fpga_latency
Throughput,2.5741615955683237,catapult,BRAM,1,FF,641,catapult_fpga_latency
Throughput,2.777191481798287,catapult,CLB,720,FF,681,catapult_fpga_latency
Throughput,2.777191481798287,catapult,LUT,3830,FF,681,catapult_fpga_latency
Throughput,2.777191481798287,catapult,FF,681,FF,681,catapult_fpga_latency
Throughput,2.777191481798287,catapult,DSP,17,FF,681,catapult_fpga_latency
Throughput,2.777191481798287,catapult,BRAM,1,FF,681,catapult_fpga_latency
Throughput,2.6379864776813156,catapult,CLB,350,FF,485,catapult_fpga_latency
Throughput,2.6379864776813156,catapult,LUT,2054,FF,485,catapult_fpga_latency
Throughput,2.6379864776813156,catapult,FF,485,FF,485,catapult_fpga_latency
Throughput,2.6379864776813156,catapult,DSP,9,FF,485,catapult_fpga_latency
Throughput,2.6379864776813156,catapult,BRAM,1,FF,485,catapult_fpga_latency
Throughput,2.735184871145441,catapult,CLB,390,FF,498,catapult_fpga_latency
Throughput,2.735184871145441,catapult,LUT,2320,FF,498,catapult_fpga_latency
Throughput,2.735184871145441,catapult,FF,498,FF,498,catapult_fpga_latency
Throughput,2.735184871145441,catapult,DSP,9,FF,498,catapult_fpga_latency
Throughput,2.735184871145441,catapult,BRAM,1,FF,498,catapult_fpga_latency
Throughput,2.7242314942954593,catapult,CLB,507,FF,545,catapult_fpga_latency
Throughput,2.7242314942954593,catapult,LUT,2876,FF,545,catapult_fpga_latency
Throughput,2.7242314942954593,catapult,FF,545,FF,545,catapult_fpga_latency
Throughput,2.7242314942954593,catapult,DSP,9,FF,545,catapult_fpga_latency
Throughput,2.7242314942954593,catapult,BRAM,1,FF,545,catapult_fpga_latency
Throughput,2.8497985192446893,catapult,CLB,703,FF,629,catapult_fpga_latency
Throughput,2.8497985192446893,catapult,LUT,3957,FF,629,catapult_fpga_latency
Throughput,2.8497985192446893,catapult,FF,629,FF,629,catapult_fpga_latency
Throughput,2.8497985192446893,catapult,DSP,9,FF,629,catapult_fpga_latency
Throughput,2.8497985192446893,catapult,BRAM,1,FF,629,catapult_fpga_latency
Throughput,2.670890234424036,catapult,CLB,482,FF,594,catapult_fpga_latency
Throughput,2.670890234424036,catapult,LUT,2660,FF,594,catapult_fpga_latency
Throughput,2.670890234424036,catapult,FF,594,FF,594,catapult_fpga_latency
Throughput,2.670890234424036,catapult,DSP,9,FF,594,catapult_fpga_latency
Throughput,2.670890234424036,catapult,BRAM,1,FF,594,catapult_fpga_latency
Throughput,2.8685350391555033,catapult,CLB,505,FF,604,catapult_fpga_latency
Throughput,2.8685350391555033,catapult,LUT,2896,FF,604,catapult_fpga_latency
Throughput,2.8685350391555033,catapult,FF,604,FF,604,catapult_fpga_latency
Throughput,2.8685350391555033,catapult,DSP,9,FF,604,catapult_fpga_latency
Throughput,2.8685350391555033,catapult,BRAM,1,FF,604,catapult_fpga_latency
Throughput,2.8038378933083603,catapult,CLB,622,FF,645,catapult_fpga_latency
Throughput,2.8038378933083603,catapult,LUT,3673,FF,645,catapult_fpga_latency
Throughput,2.8038378933083603,catapult,FF,645,FF,645,catapult_fpga_latency
Throughput,2.8038378933083603,catapult,DSP,9,FF,645,catapult_fpga_latency
Throughput,2.8038378933083603,catapult,BRAM,1,FF,645,catapult_fpga_latency
Throughput,2.7609894281714795,catapult,CLB,867,FF,711,catapult_fpga_latency
Throughput,2.7609894281714795,catapult,LUT,4997,FF,711,catapult_fpga_latency
Throughput,2.7609894281714795,catapult,FF,711,FF,711,catapult_fpga_latency
Throughput,2.7609894281714795,catapult,DSP,9,FF,711,catapult_fpga_latency
Throughput,2.7609894281714795,catapult,BRAM,1,FF,711,catapult_fpga_latency
Throughput,2.72294819046478,catapult,CLB,429,FF,691,catapult_fpga_latency
Throughput,2.72294819046478,catapult,LUT,2459,FF,691,catapult_fpga_latency
Throughput,2.72294819046478,catapult,FF,691,FF,691,catapult_fpga_latency
Throughput,2.72294819046478,catapult,DSP,11,FF,691,catapult_fpga_latency
Throughput,2.72294819046478,catapult,BRAM,1,FF,691,catapult_fpga_latency
Throughput,2.816306414137858,catapult,CLB,479,FF,670,catapult_fpga_latency
Throughput,2.816306414137858,catapult,LUT,2726,FF,670,catapult_fpga_latency
Throughput,2.816306414137858,catapult,FF,670,FF,670,catapult_fpga_latency
Throughput,2.816306414137858,catapult,DSP,10,FF,670,catapult_fpga_latency
Throughput,2.816306414137858,catapult,BRAM,1,FF,670,catapult_fpga_latency
Throughput,2.8690699909624295,catapult,CLB,588,FF,722,catapult_fpga_latency
Throughput,2.8690699909624295,catapult,LUT,3297,FF,722,catapult_fpga_latency
Throughput,2.8690699909624295,catapult,FF,722,FF,722,catapult_fpga_latency
Throughput,2.8690699909624295,catapult,DSP,10,FF,722,catapult_fpga_latency
Throughput,2.8690699909624295,catapult,BRAM,1,FF,722,catapult_fpga_latency
Throughput,2.6815762305082926,catapult,CLB,881,FF,808,catapult_fpga_latency
Throughput,2.6815762305082926,catapult,LUT,5006,FF,808,catapult_fpga_latency
Throughput,2.6815762305082926,catapult,FF,808,FF,808,catapult_fpga_latency
Throughput,2.6815762305082926,catapult,DSP,10,FF,808,catapult_fpga_latency
Throughput,2.6815762305082926,catapult,BRAM,1,FF,808,catapult_fpga_latency
Throughput,2.7091974544380717,catapult,CLB,565,FF,600,catapult_fpga_latency
Throughput,2.7091974544380717,catapult,LUT,3300,FF,600,catapult_fpga_latency
Throughput,2.7091974544380717,catapult,FF,600,FF,600,catapult_fpga_latency
Throughput,2.7091974544380717,catapult,DSP,13,FF,600,catapult_fpga_latency
Throughput,2.7091974544380717,catapult,BRAM,1,FF,600,catapult_fpga_latency
Throughput,2.639776146982736,catapult,CLB,638,FF,611,catapult_fpga_latency
Throughput,2.639776146982736,catapult,LUT,3801,FF,611,catapult_fpga_latency
Throughput,2.639776146982736,catapult,FF,611,FF,611,catapult_fpga_latency
Throughput,2.639776146982736,catapult,DSP,14,FF,611,catapult_fpga_latency
Throughput,2.639776146982736,catapult,BRAM,1,FF,611,catapult_fpga_latency
Throughput,2.8449987766505265,catapult,CLB,876,FF,646,catapult_fpga_latency
Throughput,2.8449987766505265,catapult,LUT,5029,FF,646,catapult_fpga_latency
Throughput,2.8449987766505265,catapult,FF,646,FF,646,catapult_fpga_latency
Throughput,2.8449987766505265,catapult,DSP,14,FF,646,catapult_fpga_latency
Throughput,2.8449987766505265,catapult,BRAM,1,FF,646,catapult_fpga_latency
Throughput,2.7468377030943127,catapult,CLB,1156,FF,697,catapult_fpga_latency
Throughput,2.7468377030943127,catapult,LUT,7061,FF,697,catapult_fpga_latency
Throughput,2.7468377030943127,catapult,FF,697,FF,697,catapult_fpga_latency
Throughput,2.7468377030943127,catapult,DSP,14,FF,697,catapult_fpga_latency
Throughput,2.7468377030943127,catapult,BRAM,1,FF,697,catapult_fpga_latency
Throughput,2.5561849450931473,catapult,CLB,506,FF,605,catapult_fpga_latency
Throughput,2.5561849450931473,catapult,LUT,2844,FF,605,catapult_fpga_latency
Throughput,2.5561849450931473,catapult,FF,605,FF,605,catapult_fpga_latency
Throughput,2.5561849450931473,catapult,DSP,17,FF,605,catapult_fpga_latency
Throughput,2.5561849450931473,catapult,BRAM,1,FF,605,catapult_fpga_latency
Throughput,2.416854174269687,catapult,CLB,568,FF,684,catapult_fpga_latency
Throughput,2.416854174269687,catapult,LUT,3223,FF,684,catapult_fpga_latency
Throughput,2.416854174269687,catapult,FF,684,FF,684,catapult_fpga_latency
Throughput,2.416854174269687,catapult,DSP,17,FF,684,catapult_fpga_latency
Throughput,2.416854174269687,catapult,BRAM,1,FF,684,catapult_fpga_latency
Throughput,2.7623088482277027,catapult,CLB,696,FF,669,catapult_fpga_latency
Throughput,2.7623088482277027,catapult,LUT,3915,FF,669,catapult_fpga_latency
Throughput,2.7623088482277027,catapult,FF,669,FF,669,catapult_fpga_latency
Throughput,2.7623088482277027,catapult,DSP,17,FF,669,catapult_fpga_latency
Throughput,2.7623088482277027,catapult,BRAM,1,FF,669,catapult_fpga_latency
Throughput,2.5810114984062253,catapult,CLB,1068,FF,799,catapult_fpga_latency
Throughput,2.5810114984062253,catapult,LUT,5721,FF,799,catapult_fpga_latency
Throughput,2.5810114984062253,catapult,FF,799,FF,799,catapult_fpga_latency
Throughput,2.5810114984062253,catapult,DSP,17,FF,799,catapult_fpga_latency
Throughput,2.5810114984062253,catapult,BRAM,1,FF,799,catapult_fpga_latency
Throughput,2.580665140633347,catapult,CLB,422,FF,682,catapult_fpga_latency
Throughput,2.580665140633347,catapult,LUT,2453,FF,682,catapult_fpga_latency
Throughput,2.580665140633347,catapult,FF,682,FF,682,catapult_fpga_latency
Throughput,2.580665140633347,catapult,DSP,9,FF,682,catapult_fpga_latency
Throughput,2.580665140633347,catapult,BRAM,1,FF,682,catapult_fpga_latency
Throughput,2.3807709888770376,catapult,CLB,519,FF,685,catapult_fpga_latency
Throughput,2.3807709888770376,catapult,LUT,2991,FF,685,catapult_fpga_latency
Throughput,2.3807709888770376,catapult,FF,685,FF,685,catapult_fpga_latency
Throughput,2.3807709888770376,catapult,DSP,9,FF,685,catapult_fpga_latency
Throughput,2.3807709888770376,catapult,BRAM,1,FF,685,catapult_fpga_latency
Throughput,2.6174378947423524,catapult,CLB,658,FF,795,catapult_fpga_latency
Throughput,2.6174378947423524,catapult,LUT,3835,FF,795,catapult_fpga_latency
Throughput,2.6174378947423524,catapult,FF,795,FF,795,catapult_fpga_latency
Throughput,2.6174378947423524,catapult,DSP,9,FF,795,catapult_fpga_latency
Throughput,2.6174378947423524,catapult,BRAM,1,FF,795,catapult_fpga_latency
Throughput,2.7631255370825265,catapult,CLB,1056,FF,1006,catapult_fpga_latency
Throughput,2.7631255370825265,catapult,LUT,6088,FF,1006,catapult_fpga_latency
Throughput,2.7631255370825265,catapult,FF,1006,FF,1006,catapult_fpga_latency
Throughput,2.7631255370825265,catapult,DSP,9,FF,1006,catapult_fpga_latency
Throughput,2.7631255370825265,catapult,BRAM,1,FF,1006,catapult_fpga_latency
Throughput,2.7170221437304716,catapult,CLB,552,FF,733,catapult_fpga_latency
Throughput,2.7170221437304716,catapult,LUT,3459,FF,733,catapult_fpga_latency
Throughput,2.7170221437304716,catapult,FF,733,FF,733,catapult_fpga_latency
Throughput,2.7170221437304716,catapult,DSP,9,FF,733,catapult_fpga_latency
Throughput,2.7170221437304716,catapult,BRAM,1,FF,733,catapult_fpga_latency
Throughput,2.5829848456279105,catapult,CLB,689,FF,823,catapult_fpga_latency
Throughput,2.5829848456279105,catapult,LUT,3989,FF,823,catapult_fpga_latency
Throughput,2.5829848456279105,catapult,FF,823,FF,823,catapult_fpga_latency
Throughput,2.5829848456279105,catapult,DSP,9,FF,823,catapult_fpga_latency
Throughput,2.5829848456279105,catapult,BRAM,1,FF,823,catapult_fpga_latency
Throughput,2.7307556820198853,catapult,CLB,892,FF,824,catapult_fpga_latency
Throughput,2.7307556820198853,catapult,LUT,5455,FF,824,catapult_fpga_latency
Throughput,2.7307556820198853,catapult,FF,824,FF,824,catapult_fpga_latency
Throughput,2.7307556820198853,catapult,DSP,9,FF,824,catapult_fpga_latency
Throughput,2.7307556820198853,catapult,BRAM,1,FF,824,catapult_fpga_latency
Throughput,2.794060944057312,catapult,CLB,1411,FF,968,catapult_fpga_latency
Throughput,2.794060944057312,catapult,LUT,8419,FF,968,catapult_fpga_latency
Throughput,2.794060944057312,catapult,FF,968,FF,968,catapult_fpga_latency
Throughput,2.794060944057312,catapult,DSP,9,FF,968,catapult_fpga_latency
Throughput,2.794060944057312,catapult,BRAM,1,FF,968,catapult_fpga_latency
Throughput,2.695330609252531,catapult,CLB,562,FF,743,catapult_fpga_latency
Throughput,2.695330609252531,catapult,LUT,3235,FF,743,catapult_fpga_latency
Throughput,2.695330609252531,catapult,FF,743,FF,743,catapult_fpga_latency
Throughput,2.695330609252531,catapult,DSP,11,FF,743,catapult_fpga_latency
Throughput,2.695330609252531,catapult,BRAM,1,FF,743,catapult_fpga_latency
Throughput,2.7744715325348404,catapult,CLB,654,FF,749,catapult_fpga_latency
Throughput,2.7744715325348404,catapult,LUT,3694,FF,749,catapult_fpga_latency
Throughput,2.7744715325348404,catapult,FF,749,FF,749,catapult_fpga_latency
Throughput,2.7744715325348404,catapult,DSP,10,FF,749,catapult_fpga_latency
Throughput,2.7744715325348404,catapult,BRAM,1,FF,749,catapult_fpga_latency
Throughput,2.7088451922061103,catapult,CLB,926,FF,860,catapult_fpga_latency
Throughput,2.7088451922061103,catapult,LUT,5083,FF,860,catapult_fpga_latency
Throughput,2.7088451922061103,catapult,FF,860,FF,860,catapult_fpga_latency
Throughput,2.7088451922061103,catapult,DSP,10,FF,860,catapult_fpga_latency
Throughput,2.7088451922061103,catapult,BRAM,1,FF,860,catapult_fpga_latency
Throughput,2.7429875523224876,catapult,CLB,1416,FF,1072,catapult_fpga_latency
Throughput,2.7429875523224876,catapult,LUT,7903,FF,1072,catapult_fpga_latency
Throughput,2.7429875523224876,catapult,FF,1072,FF,1072,catapult_fpga_latency
Throughput,2.7429875523224876,catapult,DSP,10,FF,1072,catapult_fpga_latency
Throughput,2.7429875523224876,catapult,BRAM,1,FF,1072,catapult_fpga_latency
Throughput,2.4908027109896707,catapult,CLB,758,FF,851,catapult_fpga_latency
Throughput,2.4908027109896707,catapult,LUT,4815,FF,851,catapult_fpga_latency
Throughput,2.4908027109896707,catapult,FF,851,FF,851,catapult_fpga_latency
Throughput,2.4908027109896707,catapult,DSP,13,FF,851,catapult_fpga_latency
Throughput,2.4908027109896707,catapult,BRAM,1,FF,851,catapult_fpga_latency
Throughput,2.5368927630060147,catapult,CLB,886,FF,933,catapult_fpga_latency
Throughput,2.5368927630060147,catapult,LUT,5612,FF,933,catapult_fpga_latency
Throughput,2.5368927630060147,catapult,FF,933,FF,933,catapult_fpga_latency
Throughput,2.5368927630060147,catapult,DSP,14,FF,933,catapult_fpga_latency
Throughput,2.5368927630060147,catapult,BRAM,1,FF,933,catapult_fpga_latency
Throughput,2.5892380907994013,catapult,CLB,1189,FF,945,catapult_fpga_latency
Throughput,2.5892380907994013,catapult,LUT,7591,FF,945,catapult_fpga_latency
Throughput,2.5892380907994013,catapult,FF,945,FF,945,catapult_fpga_latency
Throughput,2.5892380907994013,catapult,DSP,14,FF,945,catapult_fpga_latency
Throughput,2.5892380907994013,catapult,BRAM,1,FF,945,catapult_fpga_latency
Throughput,2.737378631474927,catapult,CLB,2027,FF,1068,catapult_fpga_latency
Throughput,2.737378631474927,catapult,LUT,12667,FF,1068,catapult_fpga_latency
Throughput,2.737378631474927,catapult,FF,1068,FF,1068,catapult_fpga_latency
Throughput,2.737378631474927,catapult,DSP,14,FF,1068,catapult_fpga_latency
Throughput,2.737378631474927,catapult,BRAM,1,FF,1068,catapult_fpga_latency
Throughput,2.609705494734919,catapult,CLB,596,FF,967,catapult_fpga_latency
Throughput,2.609705494734919,catapult,LUT,3627,FF,967,catapult_fpga_latency
Throughput,2.609705494734919,catapult,FF,967,FF,967,catapult_fpga_latency
Throughput,2.609705494734919,catapult,DSP,17,FF,967,catapult_fpga_latency
Throughput,2.609705494734919,catapult,BRAM,1,FF,967,catapult_fpga_latency
Throughput,2.586478922783258,catapult,CLB,741,FF,796,catapult_fpga_latency
Throughput,2.586478922783258,catapult,LUT,4283,FF,796,catapult_fpga_latency
Throughput,2.586478922783258,catapult,FF,796,FF,796,catapult_fpga_latency
Throughput,2.586478922783258,catapult,DSP,17,FF,796,catapult_fpga_latency
Throughput,2.586478922783258,catapult,BRAM,1,FF,796,catapult_fpga_latency
Throughput,2.5289309703002347,catapult,CLB,982,FF,956,catapult_fpga_latency
Throughput,2.5289309703002347,catapult,LUT,5769,FF,956,catapult_fpga_latency
Throughput,2.5289309703002347,catapult,FF,956,FF,956,catapult_fpga_latency
Throughput,2.5289309703002347,catapult,DSP,17,FF,956,catapult_fpga_latency
Throughput,2.5289309703002347,catapult,BRAM,1,FF,956,catapult_fpga_latency
Throughput,2.742656537121856,catapult,CLB,1370,FF,1154,catapult_fpga_latency
Throughput,2.742656537121856,catapult,LUT,8391,FF,1154,catapult_fpga_latency
Throughput,2.742656537121856,catapult,FF,1154,FF,1154,catapult_fpga_latency
Throughput,2.742656537121856,catapult,DSP,17,FF,1154,catapult_fpga_latency
Throughput,2.742656537121856,catapult,BRAM,1,FF,1154,catapult_fpga_latency
Throughput,2.8955209186908775,catapult,CLB,385,FF,518,catapult_fpga_latency
Throughput,2.8955209186908775,catapult,LUT,2203,FF,518,catapult_fpga_latency
Throughput,2.8955209186908775,catapult,FF,518,FF,518,catapult_fpga_latency
Throughput,2.8955209186908775,catapult,DSP,9,FF,518,catapult_fpga_latency
Throughput,2.8955209186908775,catapult,BRAM,1,FF,518,catapult_fpga_latency
Throughput,2.550929303545282,catapult,CLB,432,FF,525,catapult_fpga_latency
Throughput,2.550929303545282,catapult,LUT,2583,FF,525,catapult_fpga_latency
Throughput,2.550929303545282,catapult,FF,525,FF,525,catapult_fpga_latency
Throughput,2.550929303545282,catapult,DSP,9,FF,525,catapult_fpga_latency
Throughput,2.550929303545282,catapult,BRAM,1,FF,525,catapult_fpga_latency
Throughput,2.860141920242082,catapult,CLB,579,FF,575,catapult_fpga_latency
Throughput,2.860141920242082,catapult,LUT,3264,FF,575,catapult_fpga_latency
Throughput,2.860141920242082,catapult,FF,575,FF,575,catapult_fpga_latency
Throughput,2.860141920242082,catapult,DSP,9,FF,575,catapult_fpga_latency
Throughput,2.860141920242082,catapult,BRAM,1,FF,575,catapult_fpga_latency
Throughput,2.8004693586645124,catapult,CLB,820,FF,664,catapult_fpga_latency
Throughput,2.8004693586645124,catapult,LUT,4665,FF,664,catapult_fpga_latency
Throughput,2.8004693586645124,catapult,FF,664,FF,664,catapult_fpga_latency
Throughput,2.8004693586645124,catapult,DSP,9,FF,664,catapult_fpga_latency
Throughput,2.8004693586645124,catapult,BRAM,1,FF,664,catapult_fpga_latency
Throughput,2.9281033503358533,catapult,CLB,492,FF,676,catapult_fpga_latency
Throughput,2.9281033503358533,catapult,LUT,2912,FF,676,catapult_fpga_latency
Throughput,2.9281033503358533,catapult,FF,676,FF,676,catapult_fpga_latency
Throughput,2.9281033503358533,catapult,DSP,9,FF,676,catapult_fpga_latency
Throughput,2.9281033503358533,catapult,BRAM,1,FF,676,catapult_fpga_latency
Throughput,2.7278133302781824,catapult,CLB,568,FF,664,catapult_fpga_latency
Throughput,2.7278133302781824,catapult,LUT,3403,FF,664,catapult_fpga_latency
Throughput,2.7278133302781824,catapult,FF,664,FF,664,catapult_fpga_latency
Throughput,2.7278133302781824,catapult,DSP,9,FF,664,catapult_fpga_latency
Throughput,2.7278133302781824,catapult,BRAM,1,FF,664,catapult_fpga_latency
Throughput,2.7984474213706236,catapult,CLB,784,FF,714,catapult_fpga_latency
Throughput,2.7984474213706236,catapult,LUT,4572,FF,714,catapult_fpga_latency
Throughput,2.7984474213706236,catapult,FF,714,FF,714,catapult_fpga_latency
Throughput,2.7984474213706236,catapult,DSP,9,FF,714,catapult_fpga_latency
Throughput,2.7984474213706236,catapult,BRAM,1,FF,714,catapult_fpga_latency
Throughput,2.79140136722839,catapult,CLB,1105,FF,777,catapult_fpga_latency
Throughput,2.79140136722839,catapult,LUT,6554,FF,777,catapult_fpga_latency
Throughput,2.79140136722839,catapult,FF,777,FF,777,catapult_fpga_latency
Throughput,2.79140136722839,catapult,DSP,9,FF,777,catapult_fpga_latency
Throughput,2.79140136722839,catapult,BRAM,1,FF,777,catapult_fpga_latency
Throughput,2.8400861114108977,catapult,CLB,495,FF,591,catapult_fpga_latency
Throughput,2.8400861114108977,catapult,LUT,2767,FF,591,catapult_fpga_latency
Throughput,2.8400861114108977,catapult,FF,591,FF,591,catapult_fpga_latency
Throughput,2.8400861114108977,catapult,DSP,11,FF,591,catapult_fpga_latency
Throughput,2.8400861114108977,catapult,BRAM,1,FF,591,catapult_fpga_latency
Throughput,2.7934131318351327,catapult,CLB,556,FF,599,catapult_fpga_latency
Throughput,2.7934131318351327,catapult,LUT,3285,FF,599,catapult_fpga_latency
Throughput,2.7934131318351327,catapult,FF,599,FF,599,catapult_fpga_latency
Throughput,2.7934131318351327,catapult,DSP,10,FF,599,catapult_fpga_latency
Throughput,2.7934131318351327,catapult,BRAM,1,FF,599,catapult_fpga_latency
Throughput,2.8578614051532956,catapult,CLB,742,FF,650,catapult_fpga_latency
Throughput,2.8578614051532956,catapult,LUT,4157,FF,650,catapult_fpga_latency
Throughput,2.8578614051532956,catapult,FF,650,FF,650,catapult_fpga_latency
Throughput,2.8578614051532956,catapult,DSP,10,FF,650,catapult_fpga_latency
Throughput,2.8578614051532956,catapult,BRAM,1,FF,650,catapult_fpga_latency
Throughput,2.693892944694378,catapult,CLB,1019,FF,734,catapult_fpga_latency
Throughput,2.693892944694378,catapult,LUT,6258,FF,734,catapult_fpga_latency
Throughput,2.693892944694378,catapult,FF,734,FF,734,catapult_fpga_latency
Throughput,2.693892944694378,catapult,DSP,10,FF,734,catapult_fpga_latency
Throughput,2.693892944694378,catapult,BRAM,1,FF,734,catapult_fpga_latency
Throughput,2.612009497266532,catapult,CLB,652,FF,716,catapult_fpga_latency
Throughput,2.612009497266532,catapult,LUT,3916,FF,716,catapult_fpga_latency
Throughput,2.612009497266532,catapult,FF,716,FF,716,catapult_fpga_latency
Throughput,2.612009497266532,catapult,DSP,13,FF,716,catapult_fpga_latency
Throughput,2.612009497266532,catapult,BRAM,1,FF,716,catapult_fpga_latency
Throughput,2.7225256325788307,catapult,CLB,755,FF,668,catapult_fpga_latency
Throughput,2.7225256325788307,catapult,LUT,4616,FF,668,catapult_fpga_latency
Throughput,2.7225256325788307,catapult,FF,668,FF,668,catapult_fpga_latency
Throughput,2.7225256325788307,catapult,DSP,14,FF,668,catapult_fpga_latency
Throughput,2.7225256325788307,catapult,BRAM,1,FF,668,catapult_fpga_latency
Throughput,2.707964937269992,catapult,CLB,1046,FF,797,catapult_fpga_latency
Throughput,2.707964937269992,catapult,LUT,6515,FF,797,catapult_fpga_latency
Throughput,2.707964937269992,catapult,FF,797,FF,797,catapult_fpga_latency
Throughput,2.707964937269992,catapult,DSP,14,FF,797,catapult_fpga_latency
Throughput,2.707964937269992,catapult,BRAM,1,FF,797,catapult_fpga_latency
Throughput,2.6817775894573956,catapult,CLB,1549,FF,758,catapult_fpga_latency
Throughput,2.6817775894573956,catapult,LUT,9365,FF,758,catapult_fpga_latency
Throughput,2.6817775894573956,catapult,FF,758,FF,758,catapult_fpga_latency
Throughput,2.6817775894573956,catapult,DSP,14,FF,758,catapult_fpga_latency
Throughput,2.6817775894573956,catapult,BRAM,1,FF,758,catapult_fpga_latency
Throughput,2.6976355224645596,catapult,CLB,538,FF,698,catapult_fpga_latency
Throughput,2.6976355224645596,catapult,LUT,3238,FF,698,catapult_fpga_latency
Throughput,2.6976355224645596,catapult,FF,698,FF,698,catapult_fpga_latency
Throughput,2.6976355224645596,catapult,DSP,17,FF,698,catapult_fpga_latency
Throughput,2.6976355224645596,catapult,BRAM,1,FF,698,catapult_fpga_latency
Throughput,2.598462230052255,catapult,CLB,651,FF,717,catapult_fpga_latency
Throughput,2.598462230052255,catapult,LUT,3896,FF,717,catapult_fpga_latency
Throughput,2.598462230052255,catapult,FF,717,FF,717,catapult_fpga_latency
Throughput,2.598462230052255,catapult,DSP,17,FF,717,catapult_fpga_latency
Throughput,2.598462230052255,catapult,BRAM,1,FF,717,catapult_fpga_latency
Throughput,2.5693598696820676,catapult,CLB,869,FF,719,catapult_fpga_latency
Throughput,2.5693598696820676,catapult,LUT,5118,FF,719,catapult_fpga_latency
Throughput,2.5693598696820676,catapult,FF,719,FF,719,catapult_fpga_latency
Throughput,2.5693598696820676,catapult,DSP,17,FF,719,catapult_fpga_latency
Throughput,2.5693598696820676,catapult,BRAM,1,FF,719,catapult_fpga_latency
Throughput,2.5780371856083653,catapult,CLB,1193,FF,818,catapult_fpga_latency
Throughput,2.5780371856083653,catapult,LUT,6838,FF,818,catapult_fpga_latency
Throughput,2.5780371856083653,catapult,FF,818,FF,818,catapult_fpga_latency
Throughput,2.5780371856083653,catapult,DSP,17,FF,818,catapult_fpga_latency
Throughput,2.5780371856083653,catapult,BRAM,1,FF,818,catapult_fpga_latency
Throughput,2.5786753860277054,catapult,CLB,492,FF,827,catapult_fpga_latency
Throughput,2.5786753860277054,catapult,LUT,2860,FF,827,catapult_fpga_latency
Throughput,2.5786753860277054,catapult,FF,827,FF,827,catapult_fpga_latency
Throughput,2.5786753860277054,catapult,DSP,9,FF,827,catapult_fpga_latency
Throughput,2.5786753860277054,catapult,BRAM,1,FF,827,catapult_fpga_latency
Throughput,2.369258398428708,catapult,CLB,633,FF,841,catapult_fpga_latency
Throughput,2.369258398428708,catapult,LUT,3466,FF,841,catapult_fpga_latency
Throughput,2.369258398428708,catapult,FF,841,FF,841,catapult_fpga_latency
Throughput,2.369258398428708,catapult,DSP,9,FF,841,catapult_fpga_latency
Throughput,2.369258398428708,catapult,BRAM,1,FF,841,catapult_fpga_latency
Throughput,2.699747573601868,catapult,CLB,763,FF,980,catapult_fpga_latency
Throughput,2.699747573601868,catapult,LUT,4582,FF,980,catapult_fpga_latency
Throughput,2.699747573601868,catapult,FF,980,FF,980,catapult_fpga_latency
Throughput,2.699747573601868,catapult,DSP,9,FF,980,catapult_fpga_latency
Throughput,2.699747573601868,catapult,BRAM,1,FF,980,catapult_fpga_latency
Throughput,2.640034003637967,catapult,CLB,1198,FF,1261,catapult_fpga_latency
Throughput,2.640034003637967,catapult,LUT,7319,FF,1261,catapult_fpga_latency
Throughput,2.640034003637967,catapult,FF,1261,FF,1261,catapult_fpga_latency
Throughput,2.640034003637967,catapult,DSP,9,FF,1261,catapult_fpga_latency
Throughput,2.640034003637967,catapult,BRAM,1,FF,1261,catapult_fpga_latency
Throughput,2.6195634235598297,catapult,CLB,715,FF,894,catapult_fpga_latency
Throughput,2.6195634235598297,catapult,LUT,4311,FF,894,catapult_fpga_latency
Throughput,2.6195634235598297,catapult,FF,894,FF,894,catapult_fpga_latency
Throughput,2.6195634235598297,catapult,DSP,9,FF,894,catapult_fpga_latency
Throughput,2.6195634235598297,catapult,BRAM,1,FF,894,catapult_fpga_latency
Throughput,2.656649327602055,catapult,CLB,857,FF,908,catapult_fpga_latency
Throughput,2.656649327602055,catapult,LUT,5293,FF,908,catapult_fpga_latency
Throughput,2.656649327602055,catapult,FF,908,FF,908,catapult_fpga_latency
Throughput,2.656649327602055,catapult,DSP,9,FF,908,catapult_fpga_latency
Throughput,2.656649327602055,catapult,BRAM,1,FF,908,catapult_fpga_latency
Throughput,2.735865833139543,catapult,CLB,1198,FF,1024,catapult_fpga_latency
Throughput,2.735865833139543,catapult,LUT,7254,FF,1024,catapult_fpga_latency
Throughput,2.735865833139543,catapult,FF,1024,FF,1024,catapult_fpga_latency
Throughput,2.735865833139543,catapult,DSP,9,FF,1024,catapult_fpga_latency
Throughput,2.735865833139543,catapult,BRAM,1,FF,1024,catapult_fpga_latency
Throughput,2.699426911666653,catapult,CLB,1819,FF,1268,catapult_fpga_latency
Throughput,2.699426911666653,catapult,LUT,10741,FF,1268,catapult_fpga_latency
Throughput,2.699426911666653,catapult,FF,1268,FF,1268,catapult_fpga_latency
Throughput,2.699426911666653,catapult,DSP,9,FF,1268,catapult_fpga_latency
Throughput,2.699426911666653,catapult,BRAM,1,FF,1268,catapult_fpga_latency
Throughput,2.569954152017928,catapult,CLB,667,FF,882,catapult_fpga_latency
Throughput,2.569954152017928,catapult,LUT,4090,FF,882,catapult_fpga_latency
Throughput,2.569954152017928,catapult,FF,882,FF,882,catapult_fpga_latency
Throughput,2.569954152017928,catapult,DSP,11,FF,882,catapult_fpga_latency
Throughput,2.569954152017928,catapult,BRAM,1,FF,882,catapult_fpga_latency
Throughput,2.5113576148129915,catapult,CLB,736,FF,896,catapult_fpga_latency
Throughput,2.5113576148129915,catapult,LUT,4376,FF,896,catapult_fpga_latency
Throughput,2.5113576148129915,catapult,FF,896,FF,896,catapult_fpga_latency
Throughput,2.5113576148129915,catapult,DSP,10,FF,896,catapult_fpga_latency
Throughput,2.5113576148129915,catapult,BRAM,1,FF,896,catapult_fpga_latency
Throughput,2.6572705579736717,catapult,CLB,1035,FF,1103,catapult_fpga_latency
Throughput,2.6572705579736717,catapult,LUT,6505,FF,1103,catapult_fpga_latency
Throughput,2.6572705579736717,catapult,FF,1103,FF,1103,catapult_fpga_latency
Throughput,2.6572705579736717,catapult,DSP,10,FF,1103,catapult_fpga_latency
Throughput,2.6572705579736717,catapult,BRAM,1,FF,1103,catapult_fpga_latency
Throughput,2.7497229654112347,catapult,CLB,1864,FF,1324,catapult_fpga_latency
Throughput,2.7497229654112347,catapult,LUT,11978,FF,1324,catapult_fpga_latency
Throughput,2.7497229654112347,catapult,FF,1324,FF,1324,catapult_fpga_latency
Throughput,2.7497229654112347,catapult,DSP,9,FF,1324,catapult_fpga_latency
Throughput,2.7497229654112347,catapult,BRAM,1,FF,1324,catapult_fpga_latency
Throughput,2.558120497707924,catapult,CLB,975,FF,981,catapult_fpga_latency
Throughput,2.558120497707924,catapult,LUT,6150,FF,981,catapult_fpga_latency
Throughput,2.558120497707924,catapult,FF,981,FF,981,catapult_fpga_latency
Throughput,2.558120497707924,catapult,DSP,13,FF,981,catapult_fpga_latency
Throughput,2.558120497707924,catapult,BRAM,1,FF,981,catapult_fpga_latency
Throughput,2.6734250852822603,catapult,CLB,1117,FF,994,catapult_fpga_latency
Throughput,2.6734250852822603,catapult,LUT,7049,FF,994,catapult_fpga_latency
Throughput,2.6734250852822603,catapult,FF,994,FF,994,catapult_fpga_latency
Throughput,2.6734250852822603,catapult,DSP,13,FF,994,catapult_fpga_latency
Throughput,2.6734250852822603,catapult,BRAM,1,FF,994,catapult_fpga_latency
Throughput,2.5335377053749006,catapult,CLB,1432,FF,1112,catapult_fpga_latency
Throughput,2.5335377053749006,catapult,LUT,9469,FF,1112,catapult_fpga_latency
Throughput,2.5335377053749006,catapult,FF,1112,FF,1112,catapult_fpga_latency
Throughput,2.5335377053749006,catapult,DSP,13,FF,1112,catapult_fpga_latency
Throughput,2.5335377053749006,catapult,BRAM,1,FF,1112,catapult_fpga_latency
Throughput,2.8287982981949438,catapult,CLB,2518,FF,1449,catapult_fpga_latency
Throughput,2.8287982981949438,catapult,LUT,15578,FF,1449,catapult_fpga_latency
Throughput,2.8287982981949438,catapult,FF,1449,FF,1449,catapult_fpga_latency
Throughput,2.8287982981949438,catapult,DSP,13,FF,1449,catapult_fpga_latency
Throughput,2.8287982981949438,catapult,BRAM,1,FF,1449,catapult_fpga_latency
Throughput,2.492006887907038,catapult,CLB,780,FF,934,catapult_fpga_latency
Throughput,2.492006887907038,catapult,LUT,4660,FF,934,catapult_fpga_latency
Throughput,2.492006887907038,catapult,FF,934,FF,934,catapult_fpga_latency
Throughput,2.492006887907038,catapult,DSP,17,FF,934,catapult_fpga_latency
Throughput,2.492006887907038,catapult,BRAM,1,FF,934,catapult_fpga_latency
Throughput,2.624086489890707,catapult,CLB,1223,FF,1184,catapult_fpga_latency
Throughput,2.624086489890707,catapult,LUT,7242,FF,1184,catapult_fpga_latency
Throughput,2.624086489890707,catapult,FF,1184,FF,1184,catapult_fpga_latency
Throughput,2.624086489890707,catapult,DSP,17,FF,1184,catapult_fpga_latency
Throughput,2.624086489890707,catapult,BRAM,1,FF,1184,catapult_fpga_latency
Throughput,2.8315136139174557,catapult,CLB,2146,FF,1374,catapult_fpga_latency
Throughput,2.8315136139174557,catapult,LUT,13019,FF,1374,catapult_fpga_latency
Throughput,2.8315136139174557,catapult,FF,1374,FF,1374,catapult_fpga_latency
Throughput,2.8315136139174557,catapult,DSP,17,FF,1374,catapult_fpga_latency
Throughput,2.8315136139174557,catapult,BRAM,1,FF,1374,catapult_fpga_latency
Throughput,3.0341002527405507,catapult,CLB,316,FF,605,catapult_fpga_latency
Throughput,3.0341002527405507,catapult,LUT,1779,FF,605,catapult_fpga_latency
Throughput,3.0341002527405507,catapult,FF,605,FF,605,catapult_fpga_latency
Throughput,3.0341002527405507,catapult,DSP,10,FF,605,catapult_fpga_latency
Throughput,3.0341002527405507,catapult,BRAM,1,FF,605,catapult_fpga_latency
Throughput,2.947739525944529,catapult,CLB,353,FF,608,catapult_fpga_latency
Throughput,2.947739525944529,catapult,LUT,2027,FF,608,catapult_fpga_latency
Throughput,2.947739525944529,catapult,FF,608,FF,608,catapult_fpga_latency
Throughput,2.947739525944529,catapult,DSP,10,FF,608,catapult_fpga_latency
Throughput,2.947739525944529,catapult,BRAM,1,FF,608,catapult_fpga_latency
Throughput,3.056486935046596,catapult,CLB,397,FF,649,catapult_fpga_latency
Throughput,3.056486935046596,catapult,LUT,2395,FF,649,catapult_fpga_latency
Throughput,3.056486935046596,catapult,FF,649,FF,649,catapult_fpga_latency
Throughput,3.056486935046596,catapult,DSP,10,FF,649,catapult_fpga_latency
Throughput,3.056486935046596,catapult,BRAM,1,FF,649,catapult_fpga_latency
Throughput,3.123760257647746,catapult,CLB,545,FF,734,catapult_fpga_latency
Throughput,3.123760257647746,catapult,LUT,3045,FF,734,catapult_fpga_latency
Throughput,3.123760257647746,catapult,FF,734,FF,734,catapult_fpga_latency
Throughput,3.123760257647746,catapult,DSP,10,FF,734,catapult_fpga_latency
Throughput,3.123760257647746,catapult,BRAM,1,FF,734,catapult_fpga_latency
Throughput,3.115924868819563,catapult,CLB,423,FF,713,catapult_fpga_latency
Throughput,3.115924868819563,catapult,LUT,2350,FF,713,catapult_fpga_latency
Throughput,3.115924868819563,catapult,FF,713,FF,713,catapult_fpga_latency
Throughput,3.115924868819563,catapult,DSP,14,FF,713,catapult_fpga_latency
Throughput,3.115924868819563,catapult,BRAM,1,FF,713,catapult_fpga_latency
Throughput,2.9336525147269357,catapult,CLB,493,FF,751,catapult_fpga_latency
Throughput,2.9336525147269357,catapult,LUT,2582,FF,751,catapult_fpga_latency
Throughput,2.9336525147269357,catapult,FF,751,FF,751,catapult_fpga_latency
Throughput,2.9336525147269357,catapult,DSP,14,FF,751,catapult_fpga_latency
Throughput,2.9336525147269357,catapult,BRAM,1,FF,751,catapult_fpga_latency
Throughput,2.941955223441499,catapult,CLB,616,FF,752,catapult_fpga_latency
Throughput,2.941955223441499,catapult,LUT,3130,FF,752,catapult_fpga_latency
Throughput,2.941955223441499,catapult,FF,752,FF,752,catapult_fpga_latency
Throughput,2.941955223441499,catapult,DSP,14,FF,752,catapult_fpga_latency
Throughput,2.941955223441499,catapult,BRAM,1,FF,752,catapult_fpga_latency
Throughput,3.0458924617207463,catapult,CLB,703,FF,815,catapult_fpga_latency
Throughput,3.0458924617207463,catapult,LUT,4032,FF,815,catapult_fpga_latency
Throughput,3.0458924617207463,catapult,FF,815,FF,815,catapult_fpga_latency
Throughput,3.0458924617207463,catapult,DSP,14,FF,815,catapult_fpga_latency
Throughput,3.0458924617207463,catapult,BRAM,1,FF,815,catapult_fpga_latency
Throughput,2.70185563444974,catapult,CLB,430,FF,700,catapult_fpga_latency
Throughput,2.70185563444974,catapult,LUT,2514,FF,700,catapult_fpga_latency
Throughput,2.70185563444974,catapult,FF,700,FF,700,catapult_fpga_latency
Throughput,2.70185563444974,catapult,DSP,18,FF,700,catapult_fpga_latency
Throughput,2.70185563444974,catapult,BRAM,1,FF,700,catapult_fpga_latency
Throughput,2.895806004164169,catapult,CLB,490,FF,704,catapult_fpga_latency
Throughput,2.895806004164169,catapult,LUT,2652,FF,704,catapult_fpga_latency
Throughput,2.895806004164169,catapult,FF,704,FF,704,catapult_fpga_latency
Throughput,2.895806004164169,catapult,DSP,18,FF,704,catapult_fpga_latency
Throughput,2.895806004164169,catapult,BRAM,1,FF,704,catapult_fpga_latency
Throughput,2.792945020877264,catapult,CLB,583,FF,748,catapult_fpga_latency
Throughput,2.792945020877264,catapult,LUT,3040,FF,748,catapult_fpga_latency
Throughput,2.792945020877264,catapult,FF,748,FF,748,catapult_fpga_latency
Throughput,2.792945020877264,catapult,DSP,18,FF,748,catapult_fpga_latency
Throughput,2.792945020877264,catapult,BRAM,1,FF,748,catapult_fpga_latency
Throughput,2.6024926674769095,catapult,CLB,704,FF,833,catapult_fpga_latency
Throughput,2.6024926674769095,catapult,LUT,3988,FF,833,catapult_fpga_latency
Throughput,2.6024926674769095,catapult,FF,833,FF,833,catapult_fpga_latency
Throughput,2.6024926674769095,catapult,DSP,18,FF,833,catapult_fpga_latency
Throughput,2.6024926674769095,catapult,BRAM,1,FF,833,catapult_fpga_latency
Throughput,2.9864742580851322,catapult,CLB,655,FF,887,catapult_fpga_latency
Throughput,2.9864742580851322,catapult,LUT,3324,FF,887,catapult_fpga_latency
Throughput,2.9864742580851322,catapult,FF,887,FF,887,catapult_fpga_latency
Throughput,2.9864742580851322,catapult,DSP,29,FF,887,catapult_fpga_latency
Throughput,2.9864742580851322,catapult,BRAM,1,FF,887,catapult_fpga_latency
Throughput,3.158210557897895,catapult,CLB,666,FF,789,catapult_fpga_latency
Throughput,3.158210557897895,catapult,LUT,3686,FF,789,catapult_fpga_latency
Throughput,3.158210557897895,catapult,FF,789,FF,789,catapult_fpga_latency
Throughput,3.158210557897895,catapult,DSP,29,FF,789,catapult_fpga_latency
Throughput,3.158210557897895,catapult,BRAM,1,FF,789,catapult_fpga_latency
Throughput,3.0868675394270157,catapult,CLB,791,FF,852,catapult_fpga_latency
Throughput,3.0868675394270157,catapult,LUT,4299,FF,852,catapult_fpga_latency
Throughput,3.0868675394270157,catapult,FF,852,FF,852,catapult_fpga_latency
Throughput,3.0868675394270157,catapult,DSP,29,FF,852,catapult_fpga_latency
Throughput,3.0868675394270157,catapult,BRAM,1,FF,852,catapult_fpga_latency
Throughput,3.0519254597725705,catapult,CLB,1028,FF,936,catapult_fpga_latency
Throughput,3.0519254597725705,catapult,LUT,5784,FF,936,catapult_fpga_latency
Throughput,3.0519254597725705,catapult,FF,936,FF,936,catapult_fpga_latency
Throughput,3.0519254597725705,catapult,DSP,29,FF,936,catapult_fpga_latency
Throughput,3.0519254597725705,catapult,BRAM,1,FF,936,catapult_fpga_latency
Throughput,2.8284462496216953,catapult,CLB,642,FF,956,catapult_fpga_latency
Throughput,2.8284462496216953,catapult,LUT,3118,FF,956,catapult_fpga_latency
Throughput,2.8284462496216953,catapult,FF,956,FF,956,catapult_fpga_latency
Throughput,2.8284462496216953,catapult,DSP,35,FF,956,catapult_fpga_latency
Throughput,2.8284462496216953,catapult,BRAM,1,FF,956,catapult_fpga_latency
Throughput,2.824994420636019,catapult,CLB,671,FF,923,catapult_fpga_latency
Throughput,2.824994420636019,catapult,LUT,3359,FF,923,catapult_fpga_latency
Throughput,2.824994420636019,catapult,FF,923,FF,923,catapult_fpga_latency
Throughput,2.824994420636019,catapult,DSP,35,FF,923,catapult_fpga_latency
Throughput,2.824994420636019,catapult,BRAM,1,FF,923,catapult_fpga_latency
Throughput,2.895806004164169,catapult,CLB,728,FF,906,catapult_fpga_latency
Throughput,2.895806004164169,catapult,LUT,3760,FF,906,catapult_fpga_latency
Throughput,2.895806004164169,catapult,FF,906,FF,906,catapult_fpga_latency
Throughput,2.895806004164169,catapult,DSP,35,FF,906,catapult_fpga_latency
Throughput,2.895806004164169,catapult,BRAM,1,FF,906,catapult_fpga_latency
Throughput,2.9758007879920485,catapult,CLB,911,FF,1076,catapult_fpga_latency
Throughput,2.9758007879920485,catapult,LUT,4662,FF,1076,catapult_fpga_latency
Throughput,2.9758007879920485,catapult,FF,1076,FF,1076,catapult_fpga_latency
Throughput,2.9758007879920485,catapult,DSP,35,FF,1076,catapult_fpga_latency
Throughput,2.9758007879920485,catapult,BRAM,1,FF,1076,catapult_fpga_latency
Throughput,2.9040558043363363,catapult,CLB,342,FF,655,catapult_fpga_latency
Throughput,2.9040558043363363,catapult,LUT,2102,FF,655,catapult_fpga_latency
Throughput,2.9040558043363363,catapult,FF,655,FF,655,catapult_fpga_latency
Throughput,2.9040558043363363,catapult,DSP,10,FF,655,catapult_fpga_latency
Throughput,2.9040558043363363,catapult,BRAM,1,FF,655,catapult_fpga_latency
Throughput,3.0494777769307,catapult,CLB,385,FF,697,catapult_fpga_latency
Throughput,3.0494777769307,catapult,LUT,2368,FF,697,catapult_fpga_latency
Throughput,3.0494777769307,catapult,FF,697,FF,697,catapult_fpga_latency
Throughput,3.0494777769307,catapult,DSP,10,FF,697,catapult_fpga_latency
Throughput,3.0494777769307,catapult,BRAM,1,FF,697,catapult_fpga_latency
Throughput,3.14833704837105,catapult,CLB,541,FF,715,catapult_fpga_latency
Throughput,3.14833704837105,catapult,LUT,2827,FF,715,catapult_fpga_latency
Throughput,3.14833704837105,catapult,FF,715,FF,715,catapult_fpga_latency
Throughput,3.14833704837105,catapult,DSP,10,FF,715,catapult_fpga_latency
Throughput,3.14833704837105,catapult,BRAM,1,FF,715,catapult_fpga_latency
Throughput,3.1346095373629783,catapult,CLB,669,FF,814,catapult_fpga_latency
Throughput,3.1346095373629783,catapult,LUT,3994,FF,814,catapult_fpga_latency
Throughput,3.1346095373629783,catapult,FF,814,FF,814,catapult_fpga_latency
Throughput,3.1346095373629783,catapult,DSP,10,FF,814,catapult_fpga_latency
Throughput,3.1346095373629783,catapult,BRAM,1,FF,814,catapult_fpga_latency
Throughput,2.545202801759244,catapult,CLB,508,FF,687,catapult_fpga_latency
Throughput,2.545202801759244,catapult,LUT,2844,FF,687,catapult_fpga_latency
Throughput,2.545202801759244,catapult,FF,687,FF,687,catapult_fpga_latency
Throughput,2.545202801759244,catapult,DSP,14,FF,687,catapult_fpga_latency
Throughput,2.545202801759244,catapult,BRAM,1,FF,687,catapult_fpga_latency
Throughput,2.8711953073183896,catapult,CLB,551,FF,704,catapult_fpga_latency
Throughput,2.8711953073183896,catapult,LUT,3147,FF,704,catapult_fpga_latency
Throughput,2.8711953073183896,catapult,FF,704,FF,704,catapult_fpga_latency
Throughput,2.8711953073183896,catapult,DSP,14,FF,704,catapult_fpga_latency
Throughput,2.8711953073183896,catapult,BRAM,1,FF,704,catapult_fpga_latency
Throughput,3.070640074923618,catapult,CLB,745,FF,742,catapult_fpga_latency
Throughput,3.070640074923618,catapult,LUT,3876,FF,742,catapult_fpga_latency
Throughput,3.070640074923618,catapult,FF,742,FF,742,catapult_fpga_latency
Throughput,3.070640074923618,catapult,DSP,14,FF,742,catapult_fpga_latency
Throughput,3.070640074923618,catapult,BRAM,1,FF,742,catapult_fpga_latency
Throughput,2.952761718034878,catapult,CLB,950,FF,804,catapult_fpga_latency
Throughput,2.952761718034878,catapult,LUT,5439,FF,804,catapult_fpga_latency
Throughput,2.952761718034878,catapult,FF,804,FF,804,catapult_fpga_latency
Throughput,2.952761718034878,catapult,DSP,14,FF,804,catapult_fpga_latency
Throughput,2.952761718034878,catapult,BRAM,1,FF,804,catapult_fpga_latency
Throughput,2.9465409083007006,catapult,CLB,503,FF,749,catapult_fpga_latency
Throughput,2.9465409083007006,catapult,LUT,2879,FF,749,catapult_fpga_latency
Throughput,2.9465409083007006,catapult,FF,749,FF,749,catapult_fpga_latency
Throughput,2.9465409083007006,catapult,DSP,18,FF,749,catapult_fpga_latency
Throughput,2.9465409083007006,catapult,BRAM,1,FF,749,catapult_fpga_latency
Throughput,2.960191346768655,catapult,CLB,551,FF,755,catapult_fpga_latency
Throughput,2.960191346768655,catapult,LUT,3128,FF,755,catapult_fpga_latency
Throughput,2.960191346768655,catapult,FF,755,FF,755,catapult_fpga_latency
Throughput,2.960191346768655,catapult,DSP,18,FF,755,catapult_fpga_latency
Throughput,2.960191346768655,catapult,BRAM,1,FF,755,catapult_fpga_latency
Throughput,3.0027775692515575,catapult,CLB,691,FF,805,catapult_fpga_latency
Throughput,3.0027775692515575,catapult,LUT,4015,FF,805,catapult_fpga_latency
Throughput,3.0027775692515575,catapult,FF,805,FF,805,catapult_fpga_latency
Throughput,3.0027775692515575,catapult,DSP,18,FF,805,catapult_fpga_latency
Throughput,3.0027775692515575,catapult,BRAM,1,FF,805,catapult_fpga_latency
Throughput,2.768158427243108,catapult,CLB,1009,FF,906,catapult_fpga_latency
Throughput,2.768158427243108,catapult,LUT,5522,FF,906,catapult_fpga_latency
Throughput,2.768158427243108,catapult,FF,906,FF,906,catapult_fpga_latency
Throughput,2.768158427243108,catapult,DSP,18,FF,906,catapult_fpga_latency
Throughput,2.768158427243108,catapult,BRAM,1,FF,906,catapult_fpga_latency
Throughput,2.912293372785201,catapult,CLB,745,FF,971,catapult_fpga_latency
Throughput,2.912293372785201,catapult,LUT,4073,FF,971,catapult_fpga_latency
Throughput,2.912293372785201,catapult,FF,971,FF,971,catapult_fpga_latency
Throughput,2.912293372785201,catapult,DSP,29,FF,971,catapult_fpga_latency
Throughput,2.912293372785201,catapult,BRAM,1,FF,971,catapult_fpga_latency
Throughput,2.7619044988662385,catapult,CLB,802,FF,1042,catapult_fpga_latency
Throughput,2.7619044988662385,catapult,LUT,4398,FF,1042,catapult_fpga_latency
Throughput,2.7619044988662385,catapult,FF,1042,FF,1042,catapult_fpga_latency
Throughput,2.7619044988662385,catapult,DSP,28,FF,1042,catapult_fpga_latency
Throughput,2.7619044988662385,catapult,BRAM,1,FF,1042,catapult_fpga_latency
Throughput,2.7399812585281915,catapult,CLB,997,FF,908,catapult_fpga_latency
Throughput,2.7399812585281915,catapult,LUT,5556,FF,908,catapult_fpga_latency
Throughput,2.7399812585281915,catapult,FF,908,FF,908,catapult_fpga_latency
Throughput,2.7399812585281915,catapult,DSP,28,FF,908,catapult_fpga_latency
Throughput,2.7399812585281915,catapult,BRAM,1,FF,908,catapult_fpga_latency
Throughput,2.9699235838661875,catapult,CLB,1217,FF,1024,catapult_fpga_latency
Throughput,2.9699235838661875,catapult,LUT,7242,FF,1024,catapult_fpga_latency
Throughput,2.9699235838661875,catapult,FF,1024,FF,1024,catapult_fpga_latency
Throughput,2.9699235838661875,catapult,DSP,28,FF,1024,catapult_fpga_latency
Throughput,2.9699235838661875,catapult,BRAM,1,FF,1024,catapult_fpga_latency
Throughput,2.985288498280474,catapult,CLB,652,FF,968,catapult_fpga_latency
Throughput,2.985288498280474,catapult,LUT,3435,FF,968,catapult_fpga_latency
Throughput,2.985288498280474,catapult,FF,968,FF,968,catapult_fpga_latency
Throughput,2.985288498280474,catapult,DSP,35,FF,968,catapult_fpga_latency
Throughput,2.985288498280474,catapult,BRAM,1,FF,968,catapult_fpga_latency
Throughput,3.009410426403363,catapult,CLB,662,FF,915,catapult_fpga_latency
Throughput,3.009410426403363,catapult,LUT,3673,FF,915,catapult_fpga_latency
Throughput,3.009410426403363,catapult,FF,915,FF,915,catapult_fpga_latency
Throughput,3.009410426403363,catapult,DSP,35,FF,915,catapult_fpga_latency
Throughput,3.009410426403363,catapult,BRAM,1,FF,915,catapult_fpga_latency
Throughput,2.8337843773467277,catapult,CLB,801,FF,965,catapult_fpga_latency
Throughput,2.8337843773467277,catapult,LUT,4314,FF,965,catapult_fpga_latency
Throughput,2.8337843773467277,catapult,FF,965,FF,965,catapult_fpga_latency
Throughput,2.8337843773467277,catapult,DSP,35,FF,965,catapult_fpga_latency
Throughput,2.8337843773467277,catapult,BRAM,1,FF,965,catapult_fpga_latency
Throughput,2.681964592703447,catapult,CLB,1062,FF,1083,catapult_fpga_latency
Throughput,2.681964592703447,catapult,LUT,6051,FF,1083,catapult_fpga_latency
Throughput,2.681964592703447,catapult,FF,1083,FF,1083,catapult_fpga_latency
Throughput,2.681964592703447,catapult,DSP,35,FF,1083,catapult_fpga_latency
Throughput,2.681964592703447,catapult,BRAM,1,FF,1083,catapult_fpga_latency
Throughput,2.9003497821837314,catapult,CLB,447,FF,861,catapult_fpga_latency
Throughput,2.9003497821837314,catapult,LUT,2549,FF,861,catapult_fpga_latency
Throughput,2.9003497821837314,catapult,FF,861,FF,861,catapult_fpga_latency
Throughput,2.9003497821837314,catapult,DSP,9,FF,861,catapult_fpga_latency
Throughput,2.9003497821837314,catapult,BRAM,1,FF,861,catapult_fpga_latency
Throughput,2.9929814584798646,catapult,CLB,519,FF,860,catapult_fpga_latency
Throughput,2.9929814584798646,catapult,LUT,3053,FF,860,catapult_fpga_latency
Throughput,2.9929814584798646,catapult,FF,860,FF,860,catapult_fpga_latency
Throughput,2.9929814584798646,catapult,DSP,9,FF,860,catapult_fpga_latency
Throughput,2.9929814584798646,catapult,BRAM,1,FF,860,catapult_fpga_latency
Throughput,3.0627777556577165,catapult,CLB,737,FF,973,catapult_fpga_latency
Throughput,3.0627777556577165,catapult,LUT,3883,FF,973,catapult_fpga_latency
Throughput,3.0627777556577165,catapult,FF,973,FF,973,catapult_fpga_latency
Throughput,3.0627777556577165,catapult,DSP,9,FF,973,catapult_fpga_latency
Throughput,3.0627777556577165,catapult,BRAM,1,FF,973,catapult_fpga_latency
Throughput,2.806970268570915,catapult,CLB,1040,FF,1183,catapult_fpga_latency
Throughput,2.806970268570915,catapult,LUT,6251,FF,1183,catapult_fpga_latency
Throughput,2.806970268570915,catapult,FF,1183,FF,1183,catapult_fpga_latency
Throughput,2.806970268570915,catapult,DSP,9,FF,1183,catapult_fpga_latency
Throughput,2.806970268570915,catapult,BRAM,1,FF,1183,catapult_fpga_latency
Throughput,2.937340649269777,catapult,CLB,633,FF,965,catapult_fpga_latency
Throughput,2.937340649269777,catapult,LUT,3649,FF,965,catapult_fpga_latency
Throughput,2.937340649269777,catapult,FF,965,FF,965,catapult_fpga_latency
Throughput,2.937340649269777,catapult,DSP,13,FF,965,catapult_fpga_latency
Throughput,2.937340649269777,catapult,BRAM,1,FF,965,catapult_fpga_latency
Throughput,2.8392555471955254,catapult,CLB,736,FF,910,catapult_fpga_latency
Throughput,2.8392555471955254,catapult,LUT,4275,FF,910,catapult_fpga_latency
Throughput,2.8392555471955254,catapult,FF,910,FF,910,catapult_fpga_latency
Throughput,2.8392555471955254,catapult,DSP,13,FF,910,catapult_fpga_latency
Throughput,2.8392555471955254,catapult,BRAM,1,FF,910,catapult_fpga_latency
Throughput,2.8284622499285814,catapult,CLB,952,FF,980,catapult_fpga_latency
Throughput,2.8284622499285814,catapult,LUT,5655,FF,980,catapult_fpga_latency
Throughput,2.8284622499285814,catapult,FF,980,FF,980,catapult_fpga_latency
Throughput,2.8284622499285814,catapult,DSP,13,FF,980,catapult_fpga_latency
Throughput,2.8284622499285814,catapult,BRAM,1,FF,980,catapult_fpga_latency
Throughput,2.7615383978106522,catapult,CLB,1453,FF,1231,catapult_fpga_latency
Throughput,2.7615383978106522,catapult,LUT,8827,FF,1231,catapult_fpga_latency
Throughput,2.7615383978106522,catapult,FF,1231,FF,1231,catapult_fpga_latency
Throughput,2.7615383978106522,catapult,DSP,13,FF,1231,catapult_fpga_latency
Throughput,2.7615383978106522,catapult,BRAM,1,FF,1231,catapult_fpga_latency
Throughput,2.85218006383179,catapult,CLB,671,FF,947,catapult_fpga_latency
Throughput,2.85218006383179,catapult,LUT,3738,FF,947,catapult_fpga_latency
Throughput,2.85218006383179,catapult,FF,947,FF,947,catapult_fpga_latency
Throughput,2.85218006383179,catapult,DSP,17,FF,947,catapult_fpga_latency
Throughput,2.85218006383179,catapult,BRAM,1,FF,947,catapult_fpga_latency
Throughput,2.8724406553760597,catapult,CLB,731,FF,999,catapult_fpga_latency
Throughput,2.8724406553760597,catapult,LUT,4243,FF,999,catapult_fpga_latency
Throughput,2.8724406553760597,catapult,FF,999,FF,999,catapult_fpga_latency
Throughput,2.8724406553760597,catapult,DSP,17,FF,999,catapult_fpga_latency
Throughput,2.8724406553760597,catapult,BRAM,1,FF,999,catapult_fpga_latency
Throughput,2.833142096241837,catapult,CLB,943,FF,1116,catapult_fpga_latency
Throughput,2.833142096241837,catapult,LUT,5615,FF,1116,catapult_fpga_latency
Throughput,2.833142096241837,catapult,FF,1116,FF,1116,catapult_fpga_latency
Throughput,2.833142096241837,catapult,DSP,17,FF,1116,catapult_fpga_latency
Throughput,2.833142096241837,catapult,BRAM,1,FF,1116,catapult_fpga_latency
Throughput,2.8010027589877176,catapult,CLB,1381,FF,1295,catapult_fpga_latency
Throughput,2.8010027589877176,catapult,LUT,8494,FF,1295,catapult_fpga_latency
Throughput,2.8010027589877176,catapult,FF,1295,FF,1295,catapult_fpga_latency
Throughput,2.8010027589877176,catapult,DSP,17,FF,1295,catapult_fpga_latency
Throughput,2.8010027589877176,catapult,BRAM,1,FF,1295,catapult_fpga_latency
Throughput,2.6442015304638455,catapult,CLB,910,FF,1177,catapult_fpga_latency
Throughput,2.6442015304638455,catapult,LUT,5440,FF,1177,catapult_fpga_latency
Throughput,2.6442015304638455,catapult,FF,1177,FF,1177,catapult_fpga_latency
Throughput,2.6442015304638455,catapult,DSP,28,FF,1177,catapult_fpga_latency
Throughput,2.6442015304638455,catapult,BRAM,1,FF,1177,catapult_fpga_latency
Throughput,2.9905826552187165,catapult,CLB,1098,FF,1253,catapult_fpga_latency
Throughput,2.9905826552187165,catapult,LUT,6156,FF,1253,catapult_fpga_latency
Throughput,2.9905826552187165,catapult,FF,1253,FF,1253,catapult_fpga_latency
Throughput,2.9905826552187165,catapult,DSP,29,FF,1253,catapult_fpga_latency
Throughput,2.9905826552187165,catapult,BRAM,1,FF,1253,catapult_fpga_latency
Throughput,2.985021163800051,catapult,CLB,1419,FF,1229,catapult_fpga_latency
Throughput,2.985021163800051,catapult,LUT,8377,FF,1229,catapult_fpga_latency
Throughput,2.985021163800051,catapult,FF,1229,FF,1229,catapult_fpga_latency
Throughput,2.985021163800051,catapult,DSP,29,FF,1229,catapult_fpga_latency
Throughput,2.985021163800051,catapult,BRAM,1,FF,1229,catapult_fpga_latency
Throughput,3.034928997836096,catapult,CLB,2265,FF,1489,catapult_fpga_latency
Throughput,3.034928997836096,catapult,LUT,13329,FF,1489,catapult_fpga_latency
Throughput,3.034928997836096,catapult,FF,1489,FF,1489,catapult_fpga_latency
Throughput,3.034928997836096,catapult,DSP,29,FF,1489,catapult_fpga_latency
Throughput,3.034928997836096,catapult,BRAM,1,FF,1489,catapult_fpga_latency
Throughput,2.9047812699703712,catapult,CLB,806,FF,1196,catapult_fpga_latency
Throughput,2.9047812699703712,catapult,LUT,4549,FF,1196,catapult_fpga_latency
Throughput,2.9047812699703712,catapult,FF,1196,FF,1196,catapult_fpga_latency
Throughput,2.9047812699703712,catapult,DSP,34,FF,1196,catapult_fpga_latency
Throughput,2.9047812699703712,catapult,BRAM,1,FF,1196,catapult_fpga_latency
Throughput,2.760204475947578,catapult,CLB,954,FF,1235,catapult_fpga_latency
Throughput,2.760204475947578,catapult,LUT,5385,FF,1235,catapult_fpga_latency
Throughput,2.760204475947578,catapult,FF,1235,FF,1235,catapult_fpga_latency
Throughput,2.760204475947578,catapult,DSP,34,FF,1235,catapult_fpga_latency
Throughput,2.760204475947578,catapult,BRAM,1,FF,1235,catapult_fpga_latency
Throughput,2.910047521076019,catapult,CLB,1252,FF,1332,catapult_fpga_latency
Throughput,2.910047521076019,catapult,LUT,7092,FF,1332,catapult_fpga_latency
Throughput,2.910047521076019,catapult,FF,1332,FF,1332,catapult_fpga_latency
Throughput,2.910047521076019,catapult,DSP,34,FF,1332,catapult_fpga_latency
Throughput,2.910047521076019,catapult,BRAM,1,FF,1332,catapult_fpga_latency
Throughput,2.6375759621877113,catapult,CLB,1667,FF,1602,catapult_fpga_latency
Throughput,2.6375759621877113,catapult,LUT,9883,FF,1602,catapult_fpga_latency
Throughput,2.6375759621877113,catapult,FF,1602,FF,1602,catapult_fpga_latency
Throughput,2.6375759621877113,catapult,DSP,34,FF,1602,catapult_fpga_latency
Throughput,2.6375759621877113,catapult,BRAM,1,FF,1602,catapult_fpga_latency
Throughput,3.058777467821661,catapult,CLB,413,FF,691,catapult_fpga_latency
Throughput,3.058777467821661,catapult,LUT,2362,FF,691,catapult_fpga_latency
Throughput,3.058777467821661,catapult,FF,691,FF,691,catapult_fpga_latency
Throughput,3.058777467821661,catapult,DSP,9,FF,691,catapult_fpga_latency
Throughput,3.058777467821661,catapult,BRAM,1,FF,691,catapult_fpga_latency
Throughput,3.0571690614490983,catapult,CLB,470,FF,752,catapult_fpga_latency
Throughput,3.0571690614490983,catapult,LUT,2815,FF,752,catapult_fpga_latency
Throughput,3.0571690614490983,catapult,FF,752,FF,752,catapult_fpga_latency
Throughput,3.0571690614490983,catapult,DSP,9,FF,752,catapult_fpga_latency
Throughput,3.0571690614490983,catapult,BRAM,1,FF,752,catapult_fpga_latency
Throughput,3.124726586423688,catapult,CLB,587,FF,741,catapult_fpga_latency
Throughput,3.124726586423688,catapult,LUT,3495,FF,741,catapult_fpga_latency
Throughput,3.124726586423688,catapult,FF,741,FF,741,catapult_fpga_latency
Throughput,3.124726586423688,catapult,DSP,9,FF,741,catapult_fpga_latency
Throughput,3.124726586423688,catapult,BRAM,1,FF,741,catapult_fpga_latency
Throughput,2.7621333613229515,catapult,CLB,863,FF,840,catapult_fpga_latency
Throughput,2.7621333613229515,catapult,LUT,5182,FF,840,catapult_fpga_latency
Throughput,2.7621333613229515,catapult,FF,840,FF,840,catapult_fpga_latency
Throughput,2.7621333613229515,catapult,DSP,9,FF,840,catapult_fpga_latency
Throughput,2.7621333613229515,catapult,BRAM,1,FF,840,catapult_fpga_latency
Throughput,2.925362306121613,catapult,CLB,551,FF,854,catapult_fpga_latency
Throughput,2.925362306121613,catapult,LUT,3285,FF,854,catapult_fpga_latency
Throughput,2.925362306121613,catapult,FF,854,FF,854,catapult_fpga_latency
Throughput,2.925362306121613,catapult,DSP,14,FF,854,catapult_fpga_latency
Throughput,2.925362306121613,catapult,BRAM,1,FF,854,catapult_fpga_latency
Throughput,3.1770540448663573,catapult,CLB,642,FF,837,catapult_fpga_latency
Throughput,3.1770540448663573,catapult,LUT,3658,FF,837,catapult_fpga_latency
Throughput,3.1770540448663573,catapult,FF,837,FF,837,catapult_fpga_latency
Throughput,3.1770540448663573,catapult,DSP,14,FF,837,catapult_fpga_latency
Throughput,3.1770540448663573,catapult,BRAM,1,FF,837,catapult_fpga_latency
Throughput,3.0739153689620617,catapult,CLB,808,FF,887,catapult_fpga_latency
Throughput,3.0739153689620617,catapult,LUT,4738,FF,887,catapult_fpga_latency
Throughput,3.0739153689620617,catapult,FF,887,FF,887,catapult_fpga_latency
Throughput,3.0739153689620617,catapult,DSP,14,FF,887,catapult_fpga_latency
Throughput,3.0739153689620617,catapult,BRAM,1,FF,887,catapult_fpga_latency
Throughput,3.104462043294828,catapult,CLB,1152,FF,950,catapult_fpga_latency
Throughput,3.104462043294828,catapult,LUT,6677,FF,950,catapult_fpga_latency
Throughput,3.104462043294828,catapult,FF,950,FF,950,catapult_fpga_latency
Throughput,3.104462043294828,catapult,DSP,14,FF,950,catapult_fpga_latency
Throughput,3.104462043294828,catapult,BRAM,1,FF,950,catapult_fpga_latency
Throughput,2.9684601113172544,catapult,CLB,584,FF,822,catapult_fpga_latency
Throughput,2.9684601113172544,catapult,LUT,3306,FF,822,catapult_fpga_latency
Throughput,2.9684601113172544,catapult,FF,822,FF,822,catapult_fpga_latency
Throughput,2.9684601113172544,catapult,DSP,18,FF,822,catapult_fpga_latency
Throughput,2.9684601113172544,catapult,BRAM,1,FF,822,catapult_fpga_latency
Throughput,3.067776383643843,catapult,CLB,650,FF,769,catapult_fpga_latency
Throughput,3.067776383643843,catapult,LUT,3714,FF,769,catapult_fpga_latency
Throughput,3.067776383643843,catapult,FF,769,FF,769,catapult_fpga_latency
Throughput,3.067776383643843,catapult,DSP,18,FF,769,catapult_fpga_latency
Throughput,3.067776383643843,catapult,BRAM,1,FF,769,catapult_fpga_latency
Throughput,3.0418436005694334,catapult,CLB,933,FF,825,catapult_fpga_latency
Throughput,3.0418436005694334,catapult,LUT,5164,FF,825,catapult_fpga_latency
Throughput,3.0418436005694334,catapult,FF,825,FF,825,catapult_fpga_latency
Throughput,3.0418436005694334,catapult,DSP,18,FF,825,catapult_fpga_latency
Throughput,3.0418436005694334,catapult,BRAM,1,FF,825,catapult_fpga_latency
Throughput,2.8847623965452085,catapult,CLB,1173,FF,949,catapult_fpga_latency
Throughput,2.8847623965452085,catapult,LUT,6775,FF,949,catapult_fpga_latency
Throughput,2.8847623965452085,catapult,FF,949,FF,949,catapult_fpga_latency
Throughput,2.8847623965452085,catapult,DSP,18,FF,949,catapult_fpga_latency
Throughput,2.8847623965452085,catapult,BRAM,1,FF,949,catapult_fpga_latency
Throughput,2.8048445274678424,catapult,CLB,775,FF,1037,catapult_fpga_latency
Throughput,2.8048445274678424,catapult,LUT,4479,FF,1037,catapult_fpga_latency
Throughput,2.8048445274678424,catapult,FF,1037,FF,1037,catapult_fpga_latency
Throughput,2.8048445274678424,catapult,DSP,28,FF,1037,catapult_fpga_latency
Throughput,2.8048445274678424,catapult,BRAM,1,FF,1037,catapult_fpga_latency
Throughput,2.6864532906366354,catapult,CLB,972,FF,1032,catapult_fpga_latency
Throughput,2.6864532906366354,catapult,LUT,5421,FF,1032,catapult_fpga_latency
Throughput,2.6864532906366354,catapult,FF,1032,FF,1032,catapult_fpga_latency
Throughput,2.6864532906366354,catapult,DSP,28,FF,1032,catapult_fpga_latency
Throughput,2.6864532906366354,catapult,BRAM,1,FF,1032,catapult_fpga_latency
Throughput,2.6890828613992914,catapult,CLB,1177,FF,999,catapult_fpga_latency
Throughput,2.6890828613992914,catapult,LUT,7039,FF,999,catapult_fpga_latency
Throughput,2.6890828613992914,catapult,FF,999,FF,999,catapult_fpga_latency
Throughput,2.6890828613992914,catapult,DSP,28,FF,999,catapult_fpga_latency
Throughput,2.6890828613992914,catapult,BRAM,1,FF,999,catapult_fpga_latency
Throughput,2.9999310015869636,catapult,CLB,1534,FF,1176,catapult_fpga_latency
Throughput,2.9999310015869636,catapult,LUT,9524,FF,1176,catapult_fpga_latency
Throughput,2.9999310015869636,catapult,FF,1176,FF,1176,catapult_fpga_latency
Throughput,2.9999310015869636,catapult,DSP,28,FF,1176,catapult_fpga_latency
Throughput,2.9999310015869636,catapult,BRAM,1,FF,1176,catapult_fpga_latency
Throughput,2.8974169527865907,catapult,CLB,697,FF,1063,catapult_fpga_latency
Throughput,2.8974169527865907,catapult,LUT,4190,FF,1063,catapult_fpga_latency
Throughput,2.8974169527865907,catapult,FF,1063,FF,1063,catapult_fpga_latency
Throughput,2.8974169527865907,catapult,DSP,35,FF,1063,catapult_fpga_latency
Throughput,2.8974169527865907,catapult,BRAM,1,FF,1063,catapult_fpga_latency
Throughput,3.0645329345354475,catapult,CLB,930,FF,953,catapult_fpga_latency
Throughput,3.0645329345354475,catapult,LUT,5217,FF,953,catapult_fpga_latency
Throughput,3.0645329345354475,catapult,FF,953,FF,953,catapult_fpga_latency
Throughput,3.0645329345354475,catapult,DSP,35,FF,953,catapult_fpga_latency
Throughput,3.0645329345354475,catapult,BRAM,1,FF,953,catapult_fpga_latency
Throughput,2.8538324115454645,catapult,CLB,1115,FF,1031,catapult_fpga_latency
Throughput,2.8538324115454645,catapult,LUT,6304,FF,1031,catapult_fpga_latency
Throughput,2.8538324115454645,catapult,FF,1031,FF,1031,catapult_fpga_latency
Throughput,2.8538324115454645,catapult,DSP,35,FF,1031,catapult_fpga_latency
Throughput,2.8538324115454645,catapult,BRAM,1,FF,1031,catapult_fpga_latency
Throughput,3.0245563731939615,catapult,CLB,1496,FF,1108,catapult_fpga_latency
Throughput,3.0245563731939615,catapult,LUT,8829,FF,1108,catapult_fpga_latency
Throughput,3.0245563731939615,catapult,FF,1108,FF,1108,catapult_fpga_latency
Throughput,3.0245563731939615,catapult,DSP,35,FF,1108,catapult_fpga_latency
Throughput,3.0245563731939615,catapult,BRAM,1,FF,1108,catapult_fpga_latency
Throughput,2.7122174547466518,catapult,CLB,509,FF,1077,catapult_fpga_latency
Throughput,2.7122174547466518,catapult,LUT,3054,FF,1077,catapult_fpga_latency
Throughput,2.7122174547466518,catapult,FF,1077,FF,1077,catapult_fpga_latency
Throughput,2.7122174547466518,catapult,DSP,9,FF,1077,catapult_fpga_latency
Throughput,2.7122174547466518,catapult,BRAM,1,FF,1077,catapult_fpga_latency
Throughput,3.0771597815216554,catapult,CLB,618,FF,990,catapult_fpga_latency
Throughput,3.0771597815216554,catapult,LUT,3695,FF,990,catapult_fpga_latency
Throughput,3.0771597815216554,catapult,FF,990,FF,990,catapult_fpga_latency
Throughput,3.0771597815216554,catapult,DSP,9,FF,990,catapult_fpga_latency
Throughput,3.0771597815216554,catapult,BRAM,1,FF,990,catapult_fpga_latency
Throughput,3.023477301244161,catapult,CLB,829,FF,1134,catapult_fpga_latency
Throughput,3.023477301244161,catapult,LUT,4916,FF,1134,catapult_fpga_latency
Throughput,3.023477301244161,catapult,FF,1134,FF,1134,catapult_fpga_latency
Throughput,3.023477301244161,catapult,DSP,9,FF,1134,catapult_fpga_latency
Throughput,3.023477301244161,catapult,BRAM,1,FF,1134,catapult_fpga_latency
Throughput,3.039347391328134,catapult,CLB,1275,FF,1423,catapult_fpga_latency
Throughput,3.039347391328134,catapult,LUT,7762,FF,1423,catapult_fpga_latency
Throughput,3.039347391328134,catapult,FF,1423,FF,1423,catapult_fpga_latency
Throughput,3.039347391328134,catapult,DSP,9,FF,1423,catapult_fpga_latency
Throughput,3.039347391328134,catapult,BRAM,1,FF,1423,catapult_fpga_latency
Throughput,2.940424067959081,catapult,CLB,810,FF,1104,catapult_fpga_latency
Throughput,2.940424067959081,catapult,LUT,4654,FF,1104,catapult_fpga_latency
Throughput,2.940424067959081,catapult,FF,1104,FF,1104,catapult_fpga_latency
Throughput,2.940424067959081,catapult,DSP,13,FF,1104,catapult_fpga_latency
Throughput,2.940424067959081,catapult,BRAM,1,FF,1104,catapult_fpga_latency
Throughput,2.968001970753309,catapult,CLB,903,FF,1130,catapult_fpga_latency
Throughput,2.968001970753309,catapult,LUT,5240,FF,1130,catapult_fpga_latency
Throughput,2.968001970753309,catapult,FF,1130,FF,1130,catapult_fpga_latency
Throughput,2.968001970753309,catapult,DSP,13,FF,1130,catapult_fpga_latency
Throughput,2.968001970753309,catapult,BRAM,1,FF,1130,catapult_fpga_latency
Throughput,2.929939291657877,catapult,CLB,1194,FF,1238,catapult_fpga_latency
Throughput,2.929939291657877,catapult,LUT,7358,FF,1238,catapult_fpga_latency
Throughput,2.929939291657877,catapult,FF,1238,FF,1238,catapult_fpga_latency
Throughput,2.929939291657877,catapult,DSP,13,FF,1238,catapult_fpga_latency
Throughput,2.929939291657877,catapult,BRAM,1,FF,1238,catapult_fpga_latency
Throughput,2.9297676108331085,catapult,CLB,1893,FF,1475,catapult_fpga_latency
Throughput,2.9297676108331085,catapult,LUT,11499,FF,1475,catapult_fpga_latency
Throughput,2.9297676108331085,catapult,FF,1475,FF,1475,catapult_fpga_latency
Throughput,2.9297676108331085,catapult,DSP,13,FF,1475,catapult_fpga_latency
Throughput,2.9297676108331085,catapult,BRAM,1,FF,1475,catapult_fpga_latency
Throughput,3.1096557922003614,catapult,CLB,731,FF,1144,catapult_fpga_latency
Throughput,3.1096557922003614,catapult,LUT,4311,FF,1144,catapult_fpga_latency
Throughput,3.1096557922003614,catapult,FF,1144,FF,1144,catapult_fpga_latency
Throughput,3.1096557922003614,catapult,DSP,17,FF,1144,catapult_fpga_latency
Throughput,3.1096557922003614,catapult,BRAM,1,FF,1144,catapult_fpga_latency
Throughput,3.157442723988987,catapult,CLB,838,FF,1066,catapult_fpga_latency
Throughput,3.157442723988987,catapult,LUT,4933,FF,1066,catapult_fpga_latency
Throughput,3.157442723988987,catapult,FF,1066,FF,1066,catapult_fpga_latency
Throughput,3.157442723988987,catapult,DSP,17,FF,1066,catapult_fpga_latency
Throughput,3.157442723988987,catapult,BRAM,1,FF,1066,catapult_fpga_latency
Throughput,2.7489444053483463,catapult,CLB,1116,FF,1255,catapult_fpga_latency
Throughput,2.7489444053483463,catapult,LUT,6655,FF,1255,catapult_fpga_latency
Throughput,2.7489444053483463,catapult,FF,1255,FF,1255,catapult_fpga_latency
Throughput,2.7489444053483463,catapult,DSP,17,FF,1255,catapult_fpga_latency
Throughput,2.7489444053483463,catapult,BRAM,1,FF,1255,catapult_fpga_latency
Throughput,2.865354143445359,catapult,CLB,1797,FF,1500,catapult_fpga_latency
Throughput,2.865354143445359,catapult,LUT,11057,FF,1500,catapult_fpga_latency
Throughput,2.865354143445359,catapult,FF,1500,FF,1500,catapult_fpga_latency
Throughput,2.865354143445359,catapult,DSP,17,FF,1500,catapult_fpga_latency
Throughput,2.865354143445359,catapult,BRAM,1,FF,1500,catapult_fpga_latency
Throughput,2.875265243218687,catapult,CLB,1060,FF,1309,catapult_fpga_latency
Throughput,2.875265243218687,catapult,LUT,6300,FF,1309,catapult_fpga_latency
Throughput,2.875265243218687,catapult,FF,1309,FF,1309,catapult_fpga_latency
Throughput,2.875265243218687,catapult,DSP,29,FF,1309,catapult_fpga_latency
Throughput,2.875265243218687,catapult,BRAM,1,FF,1309,catapult_fpga_latency
Throughput,2.7996147730072343,catapult,CLB,1238,FF,1334,catapult_fpga_latency
Throughput,2.7996147730072343,catapult,LUT,7428,FF,1334,catapult_fpga_latency
Throughput,2.7996147730072343,catapult,FF,1334,FF,1334,catapult_fpga_latency
Throughput,2.7996147730072343,catapult,DSP,29,FF,1334,catapult_fpga_latency
Throughput,2.7996147730072343,catapult,BRAM,1,FF,1334,catapult_fpga_latency
Throughput,3.0042480066814474,catapult,CLB,1815,FF,1468,catapult_fpga_latency
Throughput,3.0042480066814474,catapult,LUT,11044,FF,1468,catapult_fpga_latency
Throughput,3.0042480066814474,catapult,FF,1468,FF,1468,catapult_fpga_latency
Throughput,3.0042480066814474,catapult,DSP,29,FF,1468,catapult_fpga_latency
Throughput,3.0042480066814474,catapult,BRAM,1,FF,1468,catapult_fpga_latency
Throughput,3.12241425069864,catapult,CLB,2425,FF,1679,catapult_fpga_latency
Throughput,3.12241425069864,catapult,LUT,14637,FF,1679,catapult_fpga_latency
Throughput,3.12241425069864,catapult,FF,1679,FF,1679,catapult_fpga_latency
Throughput,3.12241425069864,catapult,DSP,29,FF,1679,catapult_fpga_latency
Throughput,3.12241425069864,catapult,BRAM,1,FF,1679,catapult_fpga_latency
Throughput,2.821558967760867,catapult,CLB,852,FF,1407,catapult_fpga_latency
Throughput,2.821558967760867,catapult,LUT,4772,FF,1407,catapult_fpga_latency
Throughput,2.821558967760867,catapult,FF,1407,FF,1407,catapult_fpga_latency
Throughput,2.821558967760867,catapult,DSP,34,FF,1407,catapult_fpga_latency
Throughput,2.821558967760867,catapult,BRAM,1,FF,1407,catapult_fpga_latency
Throughput,2.578396134468515,catapult,CLB,1274,FF,1435,catapult_fpga_latency
Throughput,2.578396134468515,catapult,LUT,7667,FF,1435,catapult_fpga_latency
Throughput,2.578396134468515,catapult,FF,1435,FF,1435,catapult_fpga_latency
Throughput,2.578396134468515,catapult,DSP,34,FF,1435,catapult_fpga_latency
Throughput,2.578396134468515,catapult,BRAM,1,FF,1435,catapult_fpga_latency
Throughput,3.143062788965335,catapult,CLB,373,FF,639,catapult_fpga_latency
Throughput,3.143062788965335,catapult,LUT,2117,FF,639,catapult_fpga_latency
Throughput,3.143062788965335,catapult,FF,639,FF,639,catapult_fpga_latency
Throughput,3.143062788965335,catapult,DSP,11,FF,639,catapult_fpga_latency
Throughput,3.143062788965335,catapult,BRAM,1,FF,639,catapult_fpga_latency
Throughput,3.0245655211628852,catapult,CLB,425,FF,642,catapult_fpga_latency
Throughput,3.0245655211628852,catapult,LUT,2324,FF,642,catapult_fpga_latency
Throughput,3.0245655211628852,catapult,FF,642,FF,642,catapult_fpga_latency
Throughput,3.0245655211628852,catapult,DSP,11,FF,642,catapult_fpga_latency
Throughput,3.0245655211628852,catapult,BRAM,1,FF,642,catapult_fpga_latency
Throughput,3.0164729588281607,catapult,CLB,492,FF,682,catapult_fpga_latency
Throughput,3.0164729588281607,catapult,LUT,2673,FF,682,catapult_fpga_latency
Throughput,3.0164729588281607,catapult,FF,682,FF,682,catapult_fpga_latency
Throughput,3.0164729588281607,catapult,DSP,11,FF,682,catapult_fpga_latency
Throughput,3.0164729588281607,catapult,BRAM,1,FF,682,catapult_fpga_latency
Throughput,2.918523577292719,catapult,CLB,576,FF,769,catapult_fpga_latency
Throughput,2.918523577292719,catapult,LUT,3350,FF,769,catapult_fpga_latency
Throughput,2.918523577292719,catapult,FF,769,FF,769,catapult_fpga_latency
Throughput,2.918523577292719,catapult,DSP,11,FF,769,catapult_fpga_latency
Throughput,2.918523577292719,catapult,BRAM,1,FF,769,catapult_fpga_latency
Throughput,3.205385046878756,catapult,CLB,509,FF,875,catapult_fpga_latency
Throughput,3.205385046878756,catapult,LUT,2855,FF,875,catapult_fpga_latency
Throughput,3.205385046878756,catapult,FF,875,FF,875,catapult_fpga_latency
Throughput,3.205385046878756,catapult,DSP,18,FF,875,catapult_fpga_latency
Throughput,3.205385046878756,catapult,BRAM,1,FF,875,catapult_fpga_latency
Throughput,3.0483808525101894,catapult,CLB,551,FF,826,catapult_fpga_latency
Throughput,3.0483808525101894,catapult,LUT,3104,FF,826,catapult_fpga_latency
Throughput,3.0483808525101894,catapult,FF,826,FF,826,catapult_fpga_latency
Throughput,3.0483808525101894,catapult,DSP,18,FF,826,catapult_fpga_latency
Throughput,3.0483808525101894,catapult,BRAM,1,FF,826,catapult_fpga_latency
Throughput,3.275670611665973,catapult,CLB,655,FF,828,catapult_fpga_latency
Throughput,3.275670611665973,catapult,LUT,3559,FF,828,catapult_fpga_latency
Throughput,3.275670611665973,catapult,FF,828,FF,828,catapult_fpga_latency
Throughput,3.275670611665973,catapult,DSP,18,FF,828,catapult_fpga_latency
Throughput,3.275670611665973,catapult,BRAM,1,FF,828,catapult_fpga_latency
Throughput,3.220570427434107,catapult,CLB,811,FF,888,catapult_fpga_latency
Throughput,3.220570427434107,catapult,LUT,4514,FF,888,catapult_fpga_latency
Throughput,3.220570427434107,catapult,FF,888,FF,888,catapult_fpga_latency
Throughput,3.220570427434107,catapult,DSP,18,FF,888,catapult_fpga_latency
Throughput,3.220570427434107,catapult,BRAM,1,FF,888,catapult_fpga_latency
Throughput,3.2193988094663206,catapult,CLB,614,FF,789,catapult_fpga_latency
Throughput,3.2193988094663206,catapult,LUT,3288,FF,789,catapult_fpga_latency
Throughput,3.2193988094663206,catapult,FF,789,FF,789,catapult_fpga_latency
Throughput,3.2193988094663206,catapult,DSP,34,FF,789,catapult_fpga_latency
Throughput,3.2193988094663206,catapult,BRAM,1,FF,789,catapult_fpga_latency
Throughput,2.8979459359206197,catapult,CLB,656,FF,817,catapult_fpga_latency
Throughput,2.8979459359206197,catapult,LUT,3477,FF,817,catapult_fpga_latency
Throughput,2.8979459359206197,catapult,FF,817,FF,817,catapult_fpga_latency
Throughput,2.8979459359206197,catapult,DSP,34,FF,817,catapult_fpga_latency
Throughput,2.8979459359206197,catapult,BRAM,1,FF,817,catapult_fpga_latency
Throughput,3.059114325220562,catapult,CLB,684,FF,868,catapult_fpga_latency
Throughput,3.059114325220562,catapult,LUT,3874,FF,868,catapult_fpga_latency
Throughput,3.059114325220562,catapult,FF,868,FF,868,catapult_fpga_latency
Throughput,3.059114325220562,catapult,DSP,34,FF,868,catapult_fpga_latency
Throughput,3.059114325220562,catapult,BRAM,1,FF,868,catapult_fpga_latency
Throughput,3.1876573905836603,catapult,CLB,914,FF,901,catapult_fpga_latency
Throughput,3.1876573905836603,catapult,LUT,4736,FF,901,catapult_fpga_latency
Throughput,3.1876573905836603,catapult,FF,901,FF,901,catapult_fpga_latency
Throughput,3.1876573905836603,catapult,DSP,34,FF,901,catapult_fpga_latency
Throughput,3.1876573905836603,catapult,BRAM,1,FF,901,catapult_fpga_latency
Throughput,3.0395506328344415,catapult,CLB,859,FF,995,catapult_fpga_latency
Throughput,3.0395506328344415,catapult,LUT,4155,FF,995,catapult_fpga_latency
Throughput,3.0395506328344415,catapult,FF,995,FF,995,catapult_fpga_latency
Throughput,3.0395506328344415,catapult,DSP,41,FF,995,catapult_fpga_latency
Throughput,3.0395506328344415,catapult,BRAM,1,FF,995,catapult_fpga_latency
Throughput,2.8163381408225394,catapult,CLB,794,FF,1037,catapult_fpga_latency
Throughput,2.8163381408225394,catapult,LUT,4431,FF,1037,catapult_fpga_latency
Throughput,2.8163381408225394,catapult,FF,1037,FF,1037,catapult_fpga_latency
Throughput,2.8163381408225394,catapult,DSP,41,FF,1037,catapult_fpga_latency
Throughput,2.8163381408225394,catapult,BRAM,1,FF,1037,catapult_fpga_latency
Throughput,3.118908382066277,catapult,CLB,1002,FF,1029,catapult_fpga_latency
Throughput,3.118908382066277,catapult,LUT,5104,FF,1029,catapult_fpga_latency
Throughput,3.118908382066277,catapult,FF,1029,FF,1029,catapult_fpga_latency
Throughput,3.118908382066277,catapult,DSP,41,FF,1029,catapult_fpga_latency
Throughput,3.118908382066277,catapult,BRAM,1,FF,1029,catapult_fpga_latency
Throughput,3.234351399342133,catapult,CLB,1159,FF,1196,catapult_fpga_latency
Throughput,3.234351399342133,catapult,LUT,6214,FF,1196,catapult_fpga_latency
Throughput,3.234351399342133,catapult,FF,1196,FF,1196,catapult_fpga_latency
Throughput,3.234351399342133,catapult,DSP,41,FF,1196,catapult_fpga_latency
Throughput,3.234351399342133,catapult,BRAM,1,FF,1196,catapult_fpga_latency
Throughput,2.9074838634645577,catapult,CLB,808,FF,1111,catapult_fpga_latency
Throughput,2.9074838634645577,catapult,LUT,4088,FF,1111,catapult_fpga_latency
Throughput,2.9074838634645577,catapult,FF,1111,FF,1111,catapult_fpga_latency
Throughput,2.9074838634645577,catapult,DSP,52,FF,1111,catapult_fpga_latency
Throughput,2.9074838634645577,catapult,BRAM,1,FF,1111,catapult_fpga_latency
Throughput,2.999922002027947,catapult,CLB,887,FF,1096,catapult_fpga_latency
Throughput,2.999922002027947,catapult,LUT,4180,FF,1096,catapult_fpga_latency
Throughput,2.999922002027947,catapult,FF,1096,FF,1096,catapult_fpga_latency
Throughput,2.999922002027947,catapult,DSP,52,FF,1096,catapult_fpga_latency
Throughput,2.999922002027947,catapult,BRAM,1,FF,1096,catapult_fpga_latency
Throughput,3.1855452697838293,catapult,CLB,941,FF,1095,catapult_fpga_latency
Throughput,3.1855452697838293,catapult,LUT,4602,FF,1095,catapult_fpga_latency
Throughput,3.1855452697838293,catapult,FF,1095,FF,1095,catapult_fpga_latency
Throughput,3.1855452697838293,catapult,DSP,52,FF,1095,catapult_fpga_latency
Throughput,3.1855452697838293,catapult,BRAM,1,FF,1095,catapult_fpga_latency
Throughput,3.044705409528101,catapult,CLB,1076,FF,1303,catapult_fpga_latency
Throughput,3.044705409528101,catapult,LUT,5797,FF,1303,catapult_fpga_latency
Throughput,3.044705409528101,catapult,FF,1303,FF,1303,catapult_fpga_latency
Throughput,3.044705409528101,catapult,DSP,52,FF,1303,catapult_fpga_latency
Throughput,3.044705409528101,catapult,BRAM,1,FF,1303,catapult_fpga_latency
Throughput,3.2084291851552402,catapult,CLB,421,FF,710,catapult_fpga_latency
Throughput,3.2084291851552402,catapult,LUT,2501,FF,710,catapult_fpga_latency
Throughput,3.2084291851552402,catapult,FF,710,FF,710,catapult_fpga_latency
Throughput,3.2084291851552402,catapult,DSP,10,FF,710,catapult_fpga_latency
Throughput,3.2084291851552402,catapult,BRAM,1,FF,710,catapult_fpga_latency
Throughput,3.3286842709682145,catapult,CLB,473,FF,722,catapult_fpga_latency
Throughput,3.3286842709682145,catapult,LUT,2792,FF,722,catapult_fpga_latency
Throughput,3.3286842709682145,catapult,FF,722,FF,722,catapult_fpga_latency
Throughput,3.3286842709682145,catapult,DSP,11,FF,722,catapult_fpga_latency
Throughput,3.3286842709682145,catapult,BRAM,1,FF,722,catapult_fpga_latency
Throughput,3.187931765508491,catapult,CLB,609,FF,741,catapult_fpga_latency
Throughput,3.187931765508491,catapult,LUT,3267,FF,741,catapult_fpga_latency
Throughput,3.187931765508491,catapult,FF,741,FF,741,catapult_fpga_latency
Throughput,3.187931765508491,catapult,DSP,11,FF,741,catapult_fpga_latency
Throughput,3.187931765508491,catapult,BRAM,1,FF,741,catapult_fpga_latency
Throughput,3.1278150335301773,catapult,CLB,792,FF,840,catapult_fpga_latency
Throughput,3.1278150335301773,catapult,LUT,4466,FF,840,catapult_fpga_latency
Throughput,3.1278150335301773,catapult,FF,840,FF,840,catapult_fpga_latency
Throughput,3.1278150335301773,catapult,DSP,11,FF,840,catapult_fpga_latency
Throughput,3.1278150335301773,catapult,BRAM,1,FF,840,catapult_fpga_latency
Throughput,3.209953423575824,catapult,CLB,601,FF,903,catapult_fpga_latency
Throughput,3.209953423575824,catapult,LUT,3268,FF,903,catapult_fpga_latency
Throughput,3.209953423575824,catapult,FF,903,FF,903,catapult_fpga_latency
Throughput,3.209953423575824,catapult,DSP,18,FF,903,catapult_fpga_latency
Throughput,3.209953423575824,catapult,BRAM,1,FF,903,catapult_fpga_latency
Throughput,3.261419043425794,catapult,CLB,620,FF,869,catapult_fpga_latency
Throughput,3.261419043425794,catapult,LUT,3640,FF,869,catapult_fpga_latency
Throughput,3.261419043425794,catapult,FF,869,FF,869,catapult_fpga_latency
Throughput,3.261419043425794,catapult,DSP,18,FF,869,catapult_fpga_latency
Throughput,3.261419043425794,catapult,BRAM,1,FF,869,catapult_fpga_latency
Throughput,3.2844713479141965,catapult,CLB,786,FF,959,catapult_fpga_latency
Throughput,3.2844713479141965,catapult,LUT,4337,FF,959,catapult_fpga_latency
Throughput,3.2844713479141965,catapult,FF,959,FF,959,catapult_fpga_latency
Throughput,3.2844713479141965,catapult,DSP,18,FF,959,catapult_fpga_latency
Throughput,3.2844713479141965,catapult,BRAM,1,FF,959,catapult_fpga_latency
Throughput,3.5044067915403616,catapult,CLB,1079,FF,988,catapult_fpga_latency
Throughput,3.5044067915403616,catapult,LUT,6124,FF,988,catapult_fpga_latency
Throughput,3.5044067915403616,catapult,FF,988,FF,988,catapult_fpga_latency
Throughput,3.5044067915403616,catapult,DSP,18,FF,988,catapult_fpga_latency
Throughput,3.5044067915403616,catapult,BRAM,1,FF,988,catapult_fpga_latency
Throughput,3.0931693541153074,catapult,CLB,700,FF,861,catapult_fpga_latency
Throughput,3.0931693541153074,catapult,LUT,3598,FF,861,catapult_fpga_latency
Throughput,3.0931693541153074,catapult,FF,861,FF,861,catapult_fpga_latency
Throughput,3.0931693541153074,catapult,DSP,34,FF,861,catapult_fpga_latency
Throughput,3.0931693541153074,catapult,BRAM,1,FF,861,catapult_fpga_latency
Throughput,3.067127144688656,catapult,CLB,740,FF,902,catapult_fpga_latency
Throughput,3.067127144688656,catapult,LUT,4036,FF,902,catapult_fpga_latency
Throughput,3.067127144688656,catapult,FF,902,FF,902,catapult_fpga_latency
Throughput,3.067127144688656,catapult,DSP,34,FF,902,catapult_fpga_latency
Throughput,3.067127144688656,catapult,BRAM,1,FF,902,catapult_fpga_latency
Throughput,2.9840947748500493,catapult,CLB,857,FF,957,catapult_fpga_latency
Throughput,2.9840947748500493,catapult,LUT,4356,FF,957,catapult_fpga_latency
Throughput,2.9840947748500493,catapult,FF,957,FF,957,catapult_fpga_latency
Throughput,2.9840947748500493,catapult,DSP,34,FF,957,catapult_fpga_latency
Throughput,2.9840947748500493,catapult,BRAM,1,FF,957,catapult_fpga_latency
Throughput,3.240440699935191,catapult,CLB,1143,FF,1050,catapult_fpga_latency
Throughput,3.240440699935191,catapult,LUT,6355,FF,1050,catapult_fpga_latency
Throughput,3.240440699935191,catapult,FF,1050,FF,1050,catapult_fpga_latency
Throughput,3.240440699935191,catapult,DSP,34,FF,1050,catapult_fpga_latency
Throughput,3.240440699935191,catapult,BRAM,1,FF,1050,catapult_fpga_latency
Throughput,3.0557490863310233,catapult,CLB,920,FF,1170,catapult_fpga_latency
Throughput,3.0557490863310233,catapult,LUT,4715,FF,1170,catapult_fpga_latency
Throughput,3.0557490863310233,catapult,FF,1170,FF,1170,catapult_fpga_latency
Throughput,3.0557490863310233,catapult,DSP,41,FF,1170,catapult_fpga_latency
Throughput,3.0557490863310233,catapult,BRAM,1,FF,1170,catapult_fpga_latency
Throughput,3.331600900864884,catapult,CLB,1053,FF,1229,catapult_fpga_latency
Throughput,3.331600900864884,catapult,LUT,5277,FF,1229,catapult_fpga_latency
Throughput,3.331600900864884,catapult,FF,1229,FF,1229,catapult_fpga_latency
Throughput,3.331600900864884,catapult,DSP,41,FF,1229,catapult_fpga_latency
Throughput,3.331600900864884,catapult,BRAM,1,FF,1229,catapult_fpga_latency
Throughput,2.839320039636908,catapult,CLB,1104,FF,1114,catapult_fpga_latency
Throughput,2.839320039636908,catapult,LUT,6561,FF,1114,catapult_fpga_latency
Throughput,2.839320039636908,catapult,FF,1114,FF,1114,catapult_fpga_latency
Throughput,2.839320039636908,catapult,DSP,41,FF,1114,catapult_fpga_latency
Throughput,2.839320039636908,catapult,BRAM,1,FF,1114,catapult_fpga_latency
Throughput,2.9455688335252863,catapult,CLB,1337,FF,1199,catapult_fpga_latency
Throughput,2.9455688335252863,catapult,LUT,8387,FF,1199,catapult_fpga_latency
Throughput,2.9455688335252863,catapult,FF,1199,FF,1199,catapult_fpga_latency
Throughput,2.9455688335252863,catapult,DSP,41,FF,1199,catapult_fpga_latency
Throughput,2.9455688335252863,catapult,BRAM,1,FF,1199,catapult_fpga_latency
Throughput,3.294914628761969,catapult,CLB,1034,FF,1175,catapult_fpga_latency
Throughput,3.294914628761969,catapult,LUT,4753,FF,1175,catapult_fpga_latency
Throughput,3.294914628761969,catapult,FF,1175,FF,1175,catapult_fpga_latency
Throughput,3.294914628761969,catapult,DSP,52,FF,1175,catapult_fpga_latency
Throughput,3.294914628761969,catapult,BRAM,1,FF,1175,catapult_fpga_latency
Throughput,3.0659046871550855,catapult,CLB,971,FF,1103,catapult_fpga_latency
Throughput,3.0659046871550855,catapult,LUT,5215,FF,1103,catapult_fpga_latency
Throughput,3.0659046871550855,catapult,FF,1103,FF,1103,catapult_fpga_latency
Throughput,3.0659046871550855,catapult,DSP,52,FF,1103,catapult_fpga_latency
Throughput,3.0659046871550855,catapult,BRAM,1,FF,1103,catapult_fpga_latency
Throughput,3.033465187953503,catapult,CLB,1136,FF,1179,catapult_fpga_latency
Throughput,3.033465187953503,catapult,LUT,5785,FF,1179,catapult_fpga_latency
Throughput,3.033465187953503,catapult,FF,1179,FF,1179,catapult_fpga_latency
Throughput,3.033465187953503,catapult,DSP,52,FF,1179,catapult_fpga_latency
Throughput,3.033465187953503,catapult,BRAM,1,FF,1179,catapult_fpga_latency
Throughput,2.9796401190664192,catapult,CLB,1337,FF,1327,catapult_fpga_latency
Throughput,2.9796401190664192,catapult,LUT,7855,FF,1327,catapult_fpga_latency
Throughput,2.9796401190664192,catapult,FF,1327,FF,1327,catapult_fpga_latency
Throughput,2.9796401190664192,catapult,DSP,52,FF,1327,catapult_fpga_latency
Throughput,2.9796401190664192,catapult,BRAM,1,FF,1327,catapult_fpga_latency
Throughput,2.8811220241610895,catapult,CLB,473,FF,884,catapult_fpga_latency
Throughput,2.8811220241610895,catapult,LUT,2906,FF,884,catapult_fpga_latency
Throughput,2.8811220241610895,catapult,FF,884,FF,884,catapult_fpga_latency
Throughput,2.8811220241610895,catapult,DSP,10,FF,884,catapult_fpga_latency
Throughput,2.8811220241610895,catapult,BRAM,1,FF,884,catapult_fpga_latency
Throughput,3.162315320785266,catapult,CLB,578,FF,884,catapult_fpga_latency
Throughput,3.162315320785266,catapult,LUT,3444,FF,884,catapult_fpga_latency
Throughput,3.162315320785266,catapult,FF,884,FF,884,catapult_fpga_latency
Throughput,3.162315320785266,catapult,DSP,10,FF,884,catapult_fpga_latency
Throughput,3.162315320785266,catapult,BRAM,1,FF,884,catapult_fpga_latency
Throughput,3.2525402339226934,catapult,CLB,723,FF,996,catapult_fpga_latency
Throughput,3.2525402339226934,catapult,LUT,4361,FF,996,catapult_fpga_latency
Throughput,3.2525402339226934,catapult,FF,996,FF,996,catapult_fpga_latency
Throughput,3.2525402339226934,catapult,DSP,10,FF,996,catapult_fpga_latency
Throughput,3.2525402339226934,catapult,BRAM,1,FF,996,catapult_fpga_latency
Throughput,3.2364030616372963,catapult,CLB,1051,FF,1205,catapult_fpga_latency
Throughput,3.2364030616372963,catapult,LUT,6460,FF,1205,catapult_fpga_latency
Throughput,3.2364030616372963,catapult,FF,1205,FF,1205,catapult_fpga_latency
Throughput,3.2364030616372963,catapult,DSP,10,FF,1205,catapult_fpga_latency
Throughput,3.2364030616372963,catapult,BRAM,1,FF,1205,catapult_fpga_latency
Throughput,3.2279931566545077,catapult,CLB,739,FF,967,catapult_fpga_latency
Throughput,3.2279931566545077,catapult,LUT,4199,FF,967,catapult_fpga_latency
Throughput,3.2279931566545077,catapult,FF,967,FF,967,catapult_fpga_latency
Throughput,3.2279931566545077,catapult,DSP,17,FF,967,catapult_fpga_latency
Throughput,3.2279931566545077,catapult,BRAM,1,FF,967,catapult_fpga_latency
Throughput,2.9360211628405417,catapult,CLB,789,FF,1039,catapult_fpga_latency
Throughput,2.9360211628405417,catapult,LUT,4770,FF,1039,catapult_fpga_latency
Throughput,2.9360211628405417,catapult,FF,1039,FF,1039,catapult_fpga_latency
Throughput,2.9360211628405417,catapult,DSP,17,FF,1039,catapult_fpga_latency
Throughput,2.9360211628405417,catapult,BRAM,1,FF,1039,catapult_fpga_latency
Throughput,3.0821010066141885,catapult,CLB,1068,FF,1076,catapult_fpga_latency
Throughput,3.0821010066141885,catapult,LUT,6214,FF,1076,catapult_fpga_latency
Throughput,3.0821010066141885,catapult,FF,1076,FF,1076,catapult_fpga_latency
Throughput,3.0821010066141885,catapult,DSP,17,FF,1076,catapult_fpga_latency
Throughput,3.0821010066141885,catapult,BRAM,1,FF,1076,catapult_fpga_latency
Throughput,3.0315891590371673,catapult,CLB,1485,FF,1262,catapult_fpga_latency
Throughput,3.0315891590371673,catapult,LUT,9316,FF,1262,catapult_fpga_latency
Throughput,3.0315891590371673,catapult,FF,1262,FF,1262,catapult_fpga_latency
Throughput,3.0315891590371673,catapult,DSP,17,FF,1262,catapult_fpga_latency
Throughput,3.0315891590371673,catapult,BRAM,1,FF,1262,catapult_fpga_latency
Throughput,2.9668220292469316,catapult,CLB,756,FF,1110,catapult_fpga_latency
Throughput,2.9668220292469316,catapult,LUT,3991,FF,1110,catapult_fpga_latency
Throughput,2.9668220292469316,catapult,FF,1110,FF,1110,catapult_fpga_latency
Throughput,2.9668220292469316,catapult,DSP,34,FF,1110,catapult_fpga_latency
Throughput,2.9668220292469316,catapult,BRAM,1,FF,1110,catapult_fpga_latency
Throughput,3.076421383589753,catapult,CLB,831,FF,1185,catapult_fpga_latency
Throughput,3.076421383589753,catapult,LUT,4632,FF,1185,catapult_fpga_latency
Throughput,3.076421383589753,catapult,FF,1185,FF,1185,catapult_fpga_latency
Throughput,3.076421383589753,catapult,DSP,34,FF,1185,catapult_fpga_latency
Throughput,3.076421383589753,catapult,BRAM,1,FF,1185,catapult_fpga_latency
Throughput,3.0495707729137123,catapult,CLB,1148,FF,1337,catapult_fpga_latency
Throughput,3.0495707729137123,catapult,LUT,6073,FF,1337,catapult_fpga_latency
Throughput,3.0495707729137123,catapult,FF,1337,FF,1337,catapult_fpga_latency
Throughput,3.0495707729137123,catapult,DSP,34,FF,1337,catapult_fpga_latency
Throughput,3.0495707729137123,catapult,BRAM,1,FF,1337,catapult_fpga_latency
Throughput,2.8931250669035173,catapult,CLB,1498,FF,1531,catapult_fpga_latency
Throughput,2.8931250669035173,catapult,LUT,8975,FF,1531,catapult_fpga_latency
Throughput,2.8931250669035173,catapult,FF,1531,FF,1531,catapult_fpga_latency
Throughput,2.8931250669035173,catapult,DSP,34,FF,1531,catapult_fpga_latency
Throughput,2.8931250669035173,catapult,BRAM,1,FF,1531,catapult_fpga_latency
Throughput,2.9374269315050787,catapult,CLB,1081,FF,1361,catapult_fpga_latency
Throughput,2.9374269315050787,catapult,LUT,5913,FF,1361,catapult_fpga_latency
Throughput,2.9374269315050787,catapult,FF,1361,FF,1361,catapult_fpga_latency
Throughput,2.9374269315050787,catapult,DSP,41,FF,1361,catapult_fpga_latency
Throughput,2.9374269315050787,catapult,BRAM,1,FF,1361,catapult_fpga_latency
Throughput,3.176842091886981,catapult,CLB,1180,FF,1366,catapult_fpga_latency
Throughput,3.176842091886981,catapult,LUT,6712,FF,1366,catapult_fpga_latency
Throughput,3.176842091886981,catapult,FF,1366,FF,1366,catapult_fpga_latency
Throughput,3.176842091886981,catapult,DSP,41,FF,1366,catapult_fpga_latency
Throughput,3.176842091886981,catapult,BRAM,1,FF,1366,catapult_fpga_latency
Throughput,3.164246545433834,catapult,CLB,1567,FF,1528,catapult_fpga_latency
Throughput,3.164246545433834,catapult,LUT,8890,FF,1528,catapult_fpga_latency
Throughput,3.164246545433834,catapult,FF,1528,FF,1528,catapult_fpga_latency
Throughput,3.164246545433834,catapult,DSP,41,FF,1528,catapult_fpga_latency
Throughput,3.164246545433834,catapult,BRAM,1,FF,1528,catapult_fpga_latency
Throughput,3.2407662467713867,catapult,CLB,2122,FF,1680,catapult_fpga_latency
Throughput,3.2407662467713867,catapult,LUT,12884,FF,1680,catapult_fpga_latency
Throughput,3.2407662467713867,catapult,FF,1680,FF,1680,catapult_fpga_latency
Throughput,3.2407662467713867,catapult,DSP,41,FF,1680,catapult_fpga_latency
Throughput,3.2407662467713867,catapult,BRAM,1,FF,1680,catapult_fpga_latency
Throughput,2.7657544286642786,catapult,CLB,966,FF,1510,catapult_fpga_latency
Throughput,2.7657544286642786,catapult,LUT,4780,FF,1510,catapult_fpga_latency
Throughput,2.7657544286642786,catapult,FF,1510,FF,1510,catapult_fpga_latency
Throughput,2.7657544286642786,catapult,DSP,51,FF,1510,catapult_fpga_latency
Throughput,2.7657544286642786,catapult,BRAM,1,FF,1510,catapult_fpga_latency
Throughput,2.934737311663233,catapult,CLB,1084,FF,1457,catapult_fpga_latency
Throughput,2.934737311663233,catapult,LUT,5938,FF,1457,catapult_fpga_latency
Throughput,2.934737311663233,catapult,FF,1457,FF,1457,catapult_fpga_latency
Throughput,2.934737311663233,catapult,DSP,52,FF,1457,catapult_fpga_latency
Throughput,2.934737311663233,catapult,BRAM,1,FF,1457,catapult_fpga_latency
Throughput,2.897987926982296,catapult,CLB,1282,FF,1448,catapult_fpga_latency
Throughput,2.897987926982296,catapult,LUT,7440,FF,1448,catapult_fpga_latency
Throughput,2.897987926982296,catapult,FF,1448,FF,1448,catapult_fpga_latency
Throughput,2.897987926982296,catapult,DSP,52,FF,1448,catapult_fpga_latency
Throughput,2.897987926982296,catapult,BRAM,1,FF,1448,catapult_fpga_latency
Throughput,2.9481653566985266,catapult,CLB,1824,FF,1794,catapult_fpga_latency
Throughput,2.9481653566985266,catapult,LUT,9944,FF,1794,catapult_fpga_latency
Throughput,2.9481653566985266,catapult,FF,1794,FF,1794,catapult_fpga_latency
Throughput,2.9481653566985266,catapult,DSP,52,FF,1794,catapult_fpga_latency
Throughput,2.9481653566985266,catapult,BRAM,1,FF,1794,catapult_fpga_latency
Throughput,2.914780560745484,catapult,CLB,490,FF,735,catapult_fpga_latency
Throughput,2.914780560745484,catapult,LUT,2863,FF,735,catapult_fpga_latency
Throughput,2.914780560745484,catapult,FF,735,FF,735,catapult_fpga_latency
Throughput,2.914780560745484,catapult,DSP,11,FF,735,catapult_fpga_latency
Throughput,2.914780560745484,catapult,BRAM,1,FF,735,catapult_fpga_latency
Throughput,3.289841627024075,catapult,CLB,582,FF,718,catapult_fpga_latency
Throughput,3.289841627024075,catapult,LUT,3179,FF,718,catapult_fpga_latency
Throughput,3.289841627024075,catapult,FF,718,FF,718,catapult_fpga_latency
Throughput,3.289841627024075,catapult,DSP,10,FF,718,catapult_fpga_latency
Throughput,3.289841627024075,catapult,BRAM,1,FF,718,catapult_fpga_latency
Throughput,3.247196046214094,catapult,CLB,686,FF,764,catapult_fpga_latency
Throughput,3.247196046214094,catapult,LUT,3781,FF,764,catapult_fpga_latency
Throughput,3.247196046214094,catapult,FF,764,FF,764,catapult_fpga_latency
Throughput,3.247196046214094,catapult,DSP,11,FF,764,catapult_fpga_latency
Throughput,3.247196046214094,catapult,BRAM,1,FF,764,catapult_fpga_latency
Throughput,3.1629154489442186,catapult,CLB,941,FF,867,catapult_fpga_latency
Throughput,3.1629154489442186,catapult,LUT,5492,FF,867,catapult_fpga_latency
Throughput,3.1629154489442186,catapult,FF,867,FF,867,catapult_fpga_latency
Throughput,3.1629154489442186,catapult,DSP,11,FF,867,catapult_fpga_latency
Throughput,3.1629154489442186,catapult,BRAM,1,FF,867,catapult_fpga_latency
Throughput,3.134648840963591,catapult,CLB,678,FF,826,catapult_fpga_latency
Throughput,3.134648840963591,catapult,LUT,3829,FF,826,catapult_fpga_latency
Throughput,3.134648840963591,catapult,FF,826,FF,826,catapult_fpga_latency
Throughput,3.134648840963591,catapult,DSP,18,FF,826,catapult_fpga_latency
Throughput,3.134648840963591,catapult,BRAM,1,FF,826,catapult_fpga_latency
Throughput,3.2307881184536154,catapult,CLB,740,FF,781,catapult_fpga_latency
Throughput,3.2307881184536154,catapult,LUT,4392,FF,781,catapult_fpga_latency
Throughput,3.2307881184536154,catapult,FF,781,FF,781,catapult_fpga_latency
Throughput,3.2307881184536154,catapult,DSP,18,FF,781,catapult_fpga_latency
Throughput,3.2307881184536154,catapult,BRAM,1,FF,781,catapult_fpga_latency
Throughput,3.2037522346171836,catapult,CLB,992,FF,836,catapult_fpga_latency
Throughput,3.2037522346171836,catapult,LUT,5598,FF,836,catapult_fpga_latency
Throughput,3.2037522346171836,catapult,FF,836,FF,836,catapult_fpga_latency
Throughput,3.2037522346171836,catapult,DSP,18,FF,836,catapult_fpga_latency
Throughput,3.2037522346171836,catapult,BRAM,1,FF,836,catapult_fpga_latency
Throughput,3.2290563405750303,catapult,CLB,1334,FF,905,catapult_fpga_latency
Throughput,3.2290563405750303,catapult,LUT,7717,FF,905,catapult_fpga_latency
Throughput,3.2290563405750303,catapult,FF,905,FF,905,catapult_fpga_latency
Throughput,3.2290563405750303,catapult,DSP,18,FF,905,catapult_fpga_latency
Throughput,3.2290563405750303,catapult,BRAM,1,FF,905,catapult_fpga_latency
Throughput,3.1220438147628964,catapult,CLB,741,FF,922,catapult_fpga_latency
Throughput,3.1220438147628964,catapult,LUT,4265,FF,922,catapult_fpga_latency
Throughput,3.1220438147628964,catapult,FF,922,FF,922,catapult_fpga_latency
Throughput,3.1220438147628964,catapult,DSP,34,FF,922,catapult_fpga_latency
Throughput,3.1220438147628964,catapult,BRAM,1,FF,922,catapult_fpga_latency
Throughput,3.1574128159386197,catapult,CLB,824,FF,906,catapult_fpga_latency
Throughput,3.1574128159386197,catapult,LUT,4692,FF,906,catapult_fpga_latency
Throughput,3.1574128159386197,catapult,FF,906,FF,906,catapult_fpga_latency
Throughput,3.1574128159386197,catapult,DSP,34,FF,906,catapult_fpga_latency
Throughput,3.1574128159386197,catapult,BRAM,1,FF,906,catapult_fpga_latency
Throughput,3.0274498881357266,catapult,CLB,984,FF,922,catapult_fpga_latency
Throughput,3.0274498881357266,catapult,LUT,5843,FF,922,catapult_fpga_latency
Throughput,3.0274498881357266,catapult,FF,922,FF,922,catapult_fpga_latency
Throughput,3.0274498881357266,catapult,DSP,34,FF,922,catapult_fpga_latency
Throughput,3.0274498881357266,catapult,BRAM,1,FF,922,catapult_fpga_latency
Throughput,3.1939595836354284,catapult,CLB,1315,FF,1012,catapult_fpga_latency
Throughput,3.1939595836354284,catapult,LUT,7617,FF,1012,catapult_fpga_latency
Throughput,3.1939595836354284,catapult,FF,1012,FF,1012,catapult_fpga_latency
Throughput,3.1939595836354284,catapult,DSP,34,FF,1012,catapult_fpga_latency
Throughput,3.1939595836354284,catapult,BRAM,1,FF,1012,catapult_fpga_latency
Throughput,2.8838389664321142,catapult,CLB,1034,FF,1105,catapult_fpga_latency
Throughput,2.8838389664321142,catapult,LUT,5555,FF,1105,catapult_fpga_latency
Throughput,2.8838389664321142,catapult,FF,1105,FF,1105,catapult_fpga_latency
Throughput,2.8838389664321142,catapult,DSP,41,FF,1105,catapult_fpga_latency
Throughput,2.8838389664321142,catapult,BRAM,1,FF,1105,catapult_fpga_latency
Throughput,2.952752999258859,catapult,CLB,1167,FF,1157,catapult_fpga_latency
Throughput,2.952752999258859,catapult,LUT,6621,FF,1157,catapult_fpga_latency
Throughput,2.952752999258859,catapult,FF,1157,FF,1157,catapult_fpga_latency
Throughput,2.952752999258859,catapult,DSP,41,FF,1157,catapult_fpga_latency
Throughput,2.952752999258859,catapult,BRAM,1,FF,1157,catapult_fpga_latency
Throughput,2.8787996556955613,catapult,CLB,1439,FF,1239,catapult_fpga_latency
Throughput,2.8787996556955613,catapult,LUT,8356,FF,1239,catapult_fpga_latency
Throughput,2.8787996556955613,catapult,FF,1239,FF,1239,catapult_fpga_latency
Throughput,2.8787996556955613,catapult,DSP,41,FF,1239,catapult_fpga_latency
Throughput,2.8787996556955613,catapult,BRAM,1,FF,1239,catapult_fpga_latency
Throughput,3.0119665430756397,catapult,CLB,2106,FF,1220,catapult_fpga_latency
Throughput,3.0119665430756397,catapult,LUT,11493,FF,1220,catapult_fpga_latency
Throughput,3.0119665430756397,catapult,FF,1220,FF,1220,catapult_fpga_latency
Throughput,3.0119665430756397,catapult,DSP,41,FF,1220,catapult_fpga_latency
Throughput,3.0119665430756397,catapult,BRAM,1,FF,1220,catapult_fpga_latency
Throughput,2.9973952635160046,catapult,CLB,1033,FF,1177,catapult_fpga_latency
Throughput,2.9973952635160046,catapult,LUT,5136,FF,1177,catapult_fpga_latency
Throughput,2.9973952635160046,catapult,FF,1177,FF,1177,catapult_fpga_latency
Throughput,2.9973952635160046,catapult,DSP,52,FF,1177,catapult_fpga_latency
Throughput,2.9973952635160046,catapult,BRAM,1,FF,1177,catapult_fpga_latency
Throughput,3.199221949221949,catapult,CLB,1112,FF,1175,catapult_fpga_latency
Throughput,3.199221949221949,catapult,LUT,6116,FF,1175,catapult_fpga_latency
Throughput,3.199221949221949,catapult,FF,1175,FF,1175,catapult_fpga_latency
Throughput,3.199221949221949,catapult,DSP,52,FF,1175,catapult_fpga_latency
Throughput,3.199221949221949,catapult,BRAM,1,FF,1175,catapult_fpga_latency
Throughput,3.1286957718805337,catapult,CLB,1300,FF,1195,catapult_fpga_latency
Throughput,3.1286957718805337,catapult,LUT,7347,FF,1195,catapult_fpga_latency
Throughput,3.1286957718805337,catapult,FF,1195,FF,1195,catapult_fpga_latency
Throughput,3.1286957718805337,catapult,DSP,52,FF,1195,catapult_fpga_latency
Throughput,3.1286957718805337,catapult,BRAM,1,FF,1195,catapult_fpga_latency
Throughput,3.102622336398724,catapult,CLB,1518,FF,1358,catapult_fpga_latency
Throughput,3.102622336398724,catapult,LUT,8679,FF,1358,catapult_fpga_latency
Throughput,3.102622336398724,catapult,FF,1358,FF,1358,catapult_fpga_latency
Throughput,3.102622336398724,catapult,DSP,52,FF,1358,catapult_fpga_latency
Throughput,3.102622336398724,catapult,BRAM,1,FF,1358,catapult_fpga_latency
Throughput,3.17258883248731,catapult,CLB,566,FF,1038,catapult_fpga_latency
Throughput,3.17258883248731,catapult,LUT,3278,FF,1038,catapult_fpga_latency
Throughput,3.17258883248731,catapult,FF,1038,FF,1038,catapult_fpga_latency
Throughput,3.17258883248731,catapult,DSP,10,FF,1038,catapult_fpga_latency
Throughput,3.17258883248731,catapult,BRAM,1,FF,1038,catapult_fpga_latency
Throughput,2.958413580301699,catapult,CLB,670,FF,1069,catapult_fpga_latency
Throughput,2.958413580301699,catapult,LUT,3880,FF,1069,catapult_fpga_latency
Throughput,2.958413580301699,catapult,FF,1069,FF,1069,catapult_fpga_latency
Throughput,2.958413580301699,catapult,DSP,10,FF,1069,catapult_fpga_latency
Throughput,2.958413580301699,catapult,BRAM,1,FF,1069,catapult_fpga_latency
Throughput,3.167092640626831,catapult,CLB,857,FF,1179,catapult_fpga_latency
Throughput,3.167092640626831,catapult,LUT,5141,FF,1179,catapult_fpga_latency
Throughput,3.167092640626831,catapult,FF,1179,FF,1179,catapult_fpga_latency
Throughput,3.167092640626831,catapult,DSP,10,FF,1179,catapult_fpga_latency
Throughput,3.167092640626831,catapult,BRAM,1,FF,1179,catapult_fpga_latency
Throughput,3.165388377326956,catapult,CLB,1323,FF,1458,catapult_fpga_latency
Throughput,3.165388377326956,catapult,LUT,7961,FF,1458,catapult_fpga_latency
Throughput,3.165388377326956,catapult,FF,1458,FF,1458,catapult_fpga_latency
Throughput,3.165388377326956,catapult,DSP,10,FF,1458,catapult_fpga_latency
Throughput,3.165388377326956,catapult,BRAM,1,FF,1458,catapult_fpga_latency
Throughput,3.032002789442566,catapult,CLB,889,FF,1258,catapult_fpga_latency
Throughput,3.032002789442566,catapult,LUT,5218,FF,1258,catapult_fpga_latency
Throughput,3.032002789442566,catapult,FF,1258,FF,1258,catapult_fpga_latency
Throughput,3.032002789442566,catapult,DSP,17,FF,1258,catapult_fpga_latency
Throughput,3.032002789442566,catapult,BRAM,1,FF,1258,catapult_fpga_latency
Throughput,3.152217427349269,catapult,CLB,967,FF,1123,catapult_fpga_latency
Throughput,3.152217427349269,catapult,LUT,5794,FF,1123,catapult_fpga_latency
Throughput,3.152217427349269,catapult,FF,1123,FF,1123,catapult_fpga_latency
Throughput,3.152217427349269,catapult,DSP,17,FF,1123,catapult_fpga_latency
Throughput,3.152217427349269,catapult,BRAM,1,FF,1123,catapult_fpga_latency
Throughput,3.078116438988654,catapult,CLB,1344,FF,1276,catapult_fpga_latency
Throughput,3.078116438988654,catapult,LUT,8158,FF,1276,catapult_fpga_latency
Throughput,3.078116438988654,catapult,FF,1276,FF,1276,catapult_fpga_latency
Throughput,3.078116438988654,catapult,DSP,17,FF,1276,catapult_fpga_latency
Throughput,3.078116438988654,catapult,BRAM,1,FF,1276,catapult_fpga_latency
Throughput,3.203249376167184,catapult,CLB,2018,FF,1564,catapult_fpga_latency
Throughput,3.203249376167184,catapult,LUT,12602,FF,1564,catapult_fpga_latency
Throughput,3.203249376167184,catapult,FF,1564,FF,1564,catapult_fpga_latency
Throughput,3.203249376167184,catapult,DSP,17,FF,1564,catapult_fpga_latency
Throughput,3.203249376167184,catapult,BRAM,1,FF,1564,catapult_fpga_latency
Throughput,3.1060627238306453,catapult,CLB,1015,FF,1601,catapult_fpga_latency
Throughput,3.1060627238306453,catapult,LUT,5432,FF,1601,catapult_fpga_latency
Throughput,3.1060627238306453,catapult,FF,1601,FF,1601,catapult_fpga_latency
Throughput,3.1060627238306453,catapult,DSP,34,FF,1601,catapult_fpga_latency
Throughput,3.1060627238306453,catapult,BRAM,1,FF,1601,catapult_fpga_latency
Throughput,3.0679646202319995,catapult,CLB,979,FF,1539,catapult_fpga_latency
Throughput,3.0679646202319995,catapult,LUT,5923,FF,1539,catapult_fpga_latency
Throughput,3.0679646202319995,catapult,FF,1539,FF,1539,catapult_fpga_latency
Throughput,3.0679646202319995,catapult,DSP,34,FF,1539,catapult_fpga_latency
Throughput,3.0679646202319995,catapult,BRAM,1,FF,1539,catapult_fpga_latency
Throughput,3.0406966844243355,catapult,CLB,1394,FF,1706,catapult_fpga_latency
Throughput,3.0406966844243355,catapult,LUT,7844,FF,1706,catapult_fpga_latency
Throughput,3.0406966844243355,catapult,FF,1706,FF,1706,catapult_fpga_latency
Throughput,3.0406966844243355,catapult,DSP,34,FF,1706,catapult_fpga_latency
Throughput,3.0406966844243355,catapult,BRAM,1,FF,1706,catapult_fpga_latency
Throughput,3.038423908750053,catapult,CLB,2066,FF,1993,catapult_fpga_latency
Throughput,3.038423908750053,catapult,LUT,12620,FF,1993,catapult_fpga_latency
Throughput,3.038423908750053,catapult,FF,1993,FF,1993,catapult_fpga_latency
Throughput,3.038423908750053,catapult,DSP,34,FF,1993,catapult_fpga_latency
Throughput,3.038423908750053,catapult,BRAM,1,FF,1993,catapult_fpga_latency
Throughput,3.016381970481686,catapult,CLB,1353,FF,1541,catapult_fpga_latency
Throughput,3.016381970481686,catapult,LUT,7955,FF,1541,catapult_fpga_latency
Throughput,3.016381970481686,catapult,FF,1541,FF,1541,catapult_fpga_latency
Throughput,3.016381970481686,catapult,DSP,41,FF,1541,catapult_fpga_latency
Throughput,3.016381970481686,catapult,BRAM,1,FF,1541,catapult_fpga_latency
Throughput,2.665330447668902,catapult,CLB,1349,FF,1491,catapult_fpga_latency
Throughput,2.665330447668902,catapult,LUT,8437,FF,1491,catapult_fpga_latency
Throughput,2.665330447668902,catapult,FF,1491,FF,1491,catapult_fpga_latency
Throughput,2.665330447668902,catapult,DSP,41,FF,1491,catapult_fpga_latency
Throughput,2.665330447668902,catapult,BRAM,1,FF,1491,catapult_fpga_latency
Throughput,3.023093410563293,catapult,CLB,2083,FF,1713,catapult_fpga_latency
Throughput,3.023093410563293,catapult,LUT,12721,FF,1713,catapult_fpga_latency
Throughput,3.023093410563293,catapult,FF,1713,FF,1713,catapult_fpga_latency
Throughput,3.023093410563293,catapult,DSP,41,FF,1713,catapult_fpga_latency
Throughput,3.023093410563293,catapult,BRAM,1,FF,1713,catapult_fpga_latency
Throughput,2.97001179094681,catapult,CLB,1220,FF,1638,catapult_fpga_latency
Throughput,2.97001179094681,catapult,LUT,6511,FF,1638,catapult_fpga_latency
Throughput,2.97001179094681,catapult,FF,1638,FF,1638,catapult_fpga_latency
Throughput,2.97001179094681,catapult,DSP,55,FF,1638,catapult_fpga_latency
Throughput,2.97001179094681,catapult,BRAM,1,FF,1638,catapult_fpga_latency
Throughput,3.1234382808595704,catapult,CLB,1750,FF,1695,catapult_fpga_latency
Throughput,3.1234382808595704,catapult,LUT,9523,FF,1695,catapult_fpga_latency
Throughput,3.1234382808595704,catapult,FF,1695,FF,1695,catapult_fpga_latency
Throughput,3.1234382808595704,catapult,DSP,52,FF,1695,catapult_fpga_latency
Throughput,3.1234382808595704,catapult,BRAM,1,FF,1695,catapult_fpga_latency
Throughput,3.870553218171473,catapult,CLB,401,FF,677,catapult_fpga_latency
Throughput,3.870553218171473,catapult,LUT,2112,FF,677,catapult_fpga_latency
Throughput,3.870553218171473,catapult,FF,677,FF,677,catapult_fpga_latency
Throughput,3.870553218171473,catapult,DSP,14,FF,677,catapult_fpga_latency
Throughput,3.870553218171473,catapult,BRAM,1,FF,677,catapult_fpga_latency
Throughput,3.6983069150942693,catapult,CLB,415,FF,749,catapult_fpga_latency
Throughput,3.6983069150942693,catapult,LUT,2315,FF,749,catapult_fpga_latency
Throughput,3.6983069150942693,catapult,FF,749,FF,749,catapult_fpga_latency
Throughput,3.6983069150942693,catapult,DSP,14,FF,749,catapult_fpga_latency
Throughput,3.6983069150942693,catapult,BRAM,1,FF,749,catapult_fpga_latency
Throughput,3.7862868263722453,catapult,CLB,529,FF,721,catapult_fpga_latency
Throughput,3.7862868263722453,catapult,LUT,2645,FF,721,catapult_fpga_latency
Throughput,3.7862868263722453,catapult,FF,721,FF,721,catapult_fpga_latency
Throughput,3.7862868263722453,catapult,DSP,14,FF,721,catapult_fpga_latency
Throughput,3.7862868263722453,catapult,BRAM,1,FF,721,catapult_fpga_latency
Throughput,3.7719337950180294,catapult,CLB,630,FF,804,catapult_fpga_latency
Throughput,3.7719337950180294,catapult,LUT,3323,FF,804,catapult_fpga_latency
Throughput,3.7719337950180294,catapult,FF,804,FF,804,catapult_fpga_latency
Throughput,3.7719337950180294,catapult,DSP,14,FF,804,catapult_fpga_latency
Throughput,3.7719337950180294,catapult,BRAM,1,FF,804,catapult_fpga_latency
Throughput,3.5627253423779055,catapult,CLB,554,FF,956,catapult_fpga_latency
Throughput,3.5627253423779055,catapult,LUT,2968,FF,956,catapult_fpga_latency
Throughput,3.5627253423779055,catapult,FF,956,FF,956,catapult_fpga_latency
Throughput,3.5627253423779055,catapult,DSP,29,FF,956,catapult_fpga_latency
Throughput,3.5627253423779055,catapult,BRAM,1,FF,956,catapult_fpga_latency
Throughput,3.344638210484772,catapult,CLB,619,FF,930,catapult_fpga_latency
Throughput,3.344638210484772,catapult,LUT,3277,FF,930,catapult_fpga_latency
Throughput,3.344638210484772,catapult,FF,930,FF,930,catapult_fpga_latency
Throughput,3.344638210484772,catapult,DSP,29,FF,930,catapult_fpga_latency
Throughput,3.344638210484772,catapult,BRAM,1,FF,930,catapult_fpga_latency
Throughput,3.557541454251796,catapult,CLB,675,FF,989,catapult_fpga_latency
Throughput,3.557541454251796,catapult,LUT,3655,FF,989,catapult_fpga_latency
Throughput,3.557541454251796,catapult,FF,989,FF,989,catapult_fpga_latency
Throughput,3.557541454251796,catapult,DSP,29,FF,989,catapult_fpga_latency
Throughput,3.557541454251796,catapult,BRAM,1,FF,989,catapult_fpga_latency
Throughput,3.7071362372567194,catapult,CLB,916,FF,1128,catapult_fpga_latency
Throughput,3.7071362372567194,catapult,LUT,4507,FF,1128,catapult_fpga_latency
Throughput,3.7071362372567194,catapult,FF,1128,FF,1128,catapult_fpga_latency
Throughput,3.7071362372567194,catapult,DSP,29,FF,1128,catapult_fpga_latency
Throughput,3.7071362372567194,catapult,BRAM,1,FF,1128,catapult_fpga_latency
Throughput,3.722093603209933,catapult,CLB,693,FF,1014,catapult_fpga_latency
Throughput,3.722093603209933,catapult,LUT,3398,FF,1014,catapult_fpga_latency
Throughput,3.722093603209933,catapult,FF,1014,FF,1014,catapult_fpga_latency
Throughput,3.722093603209933,catapult,DSP,41,FF,1014,catapult_fpga_latency
Throughput,3.722093603209933,catapult,BRAM,1,FF,1014,catapult_fpga_latency
Throughput,3.5525871716077235,catapult,CLB,724,FF,993,catapult_fpga_latency
Throughput,3.5525871716077235,catapult,LUT,3716,FF,993,catapult_fpga_latency
Throughput,3.5525871716077235,catapult,FF,993,FF,993,catapult_fpga_latency
Throughput,3.5525871716077235,catapult,DSP,41,FF,993,catapult_fpga_latency
Throughput,3.5525871716077235,catapult,BRAM,1,FF,993,catapult_fpga_latency
Throughput,3.648902592545292,catapult,CLB,779,FF,991,catapult_fpga_latency
Throughput,3.648902592545292,catapult,LUT,3995,FF,991,catapult_fpga_latency
Throughput,3.648902592545292,catapult,FF,991,FF,991,catapult_fpga_latency
Throughput,3.648902592545292,catapult,DSP,41,FF,991,catapult_fpga_latency
Throughput,3.648902592545292,catapult,BRAM,1,FF,991,catapult_fpga_latency
Throughput,3.7058311252756213,catapult,CLB,950,FF,1214,catapult_fpga_latency
Throughput,3.7058311252756213,catapult,LUT,4876,FF,1214,catapult_fpga_latency
Throughput,3.7058311252756213,catapult,FF,1214,FF,1214,catapult_fpga_latency
Throughput,3.7058311252756213,catapult,DSP,41,FF,1214,catapult_fpga_latency
Throughput,3.7058311252756213,catapult,BRAM,1,FF,1214,catapult_fpga_latency
Throughput,3.4851948920983657,catapult,CLB,809,FF,1269,catapult_fpga_latency
Throughput,3.4851948920983657,catapult,LUT,4449,FF,1269,catapult_fpga_latency
Throughput,3.4851948920983657,catapult,FF,1269,FF,1269,catapult_fpga_latency
Throughput,3.4851948920983657,catapult,DSP,53,FF,1269,catapult_fpga_latency
Throughput,3.4851948920983657,catapult,BRAM,1,FF,1269,catapult_fpga_latency
Throughput,3.3905545930147793,catapult,CLB,960,FF,1147,catapult_fpga_latency
Throughput,3.3905545930147793,catapult,LUT,4782,FF,1147,catapult_fpga_latency
Throughput,3.3905545930147793,catapult,FF,1147,FF,1147,catapult_fpga_latency
Throughput,3.3905545930147793,catapult,DSP,53,FF,1147,catapult_fpga_latency
Throughput,3.3905545930147793,catapult,BRAM,1,FF,1147,catapult_fpga_latency
Throughput,3.3706350276392074,catapult,CLB,1032,FF,1161,catapult_fpga_latency
Throughput,3.3706350276392074,catapult,LUT,5277,FF,1161,catapult_fpga_latency
Throughput,3.3706350276392074,catapult,FF,1161,FF,1161,catapult_fpga_latency
Throughput,3.3706350276392074,catapult,DSP,53,FF,1161,catapult_fpga_latency
Throughput,3.3706350276392074,catapult,BRAM,1,FF,1161,catapult_fpga_latency
Throughput,3.5404245677141604,catapult,CLB,1266,FF,1366,catapult_fpga_latency
Throughput,3.5404245677141604,catapult,LUT,6471,FF,1366,catapult_fpga_latency
Throughput,3.5404245677141604,catapult,FF,1366,FF,1366,catapult_fpga_latency
Throughput,3.5404245677141604,catapult,DSP,53,FF,1366,catapult_fpga_latency
Throughput,3.5404245677141604,catapult,BRAM,1,FF,1366,catapult_fpga_latency
Throughput,3.8849586057660557,catapult,CLB,1396,FF,758,catapult_fpga_latency
Throughput,3.8849586057660557,catapult,LUT,5858,FF,758,catapult_fpga_latency
Throughput,3.8849586057660557,catapult,FF,758,FF,758,catapult_fpga_latency
Throughput,3.8849586057660557,catapult,DSP,125,FF,758,catapult_fpga_latency
Throughput,3.8849586057660557,catapult,BRAM,1,FF,758,catapult_fpga_latency
Throughput,3.722744854235925,catapult,CLB,1437,FF,723,catapult_fpga_latency
Throughput,3.722744854235925,catapult,LUT,6082,FF,723,catapult_fpga_latency
Throughput,3.722744854235925,catapult,FF,723,FF,723,catapult_fpga_latency
Throughput,3.722744854235925,catapult,DSP,125,FF,723,catapult_fpga_latency
Throughput,3.722744854235925,catapult,BRAM,1,FF,723,catapult_fpga_latency
Throughput,3.4826095890172426,catapult,CLB,1411,FF,708,catapult_fpga_latency
Throughput,3.4826095890172426,catapult,LUT,6362,FF,708,catapult_fpga_latency
Throughput,3.4826095890172426,catapult,FF,708,FF,708,catapult_fpga_latency
Throughput,3.4826095890172426,catapult,DSP,125,FF,708,catapult_fpga_latency
Throughput,3.4826095890172426,catapult,BRAM,1,FF,708,catapult_fpga_latency
Throughput,3.6196474463387265,catapult,CLB,1716,FF,1106,catapult_fpga_latency
Throughput,3.6196474463387265,catapult,LUT,7511,FF,1106,catapult_fpga_latency
Throughput,3.6196474463387265,catapult,FF,1106,FF,1106,catapult_fpga_latency
Throughput,3.6196474463387265,catapult,DSP,125,FF,1106,catapult_fpga_latency
Throughput,3.6196474463387265,catapult,BRAM,1,FF,1106,catapult_fpga_latency
Throughput,3.7578727433974173,catapult,CLB,416,FF,759,catapult_fpga_latency
Throughput,3.7578727433974173,catapult,LUT,2406,FF,759,catapult_fpga_latency
Throughput,3.7578727433974173,catapult,FF,759,FF,759,catapult_fpga_latency
Throughput,3.7578727433974173,catapult,DSP,13,FF,759,catapult_fpga_latency
Throughput,3.7578727433974173,catapult,BRAM,1,FF,759,catapult_fpga_latency
Throughput,4.022607051630161,catapult,CLB,498,FF,731,catapult_fpga_latency
Throughput,4.022607051630161,catapult,LUT,2677,FF,731,catapult_fpga_latency
Throughput,4.022607051630161,catapult,FF,731,FF,731,catapult_fpga_latency
Throughput,4.022607051630161,catapult,DSP,13,FF,731,catapult_fpga_latency
Throughput,4.022607051630161,catapult,BRAM,1,FF,731,catapult_fpga_latency
Throughput,3.755262060962924,catapult,CLB,614,FF,816,catapult_fpga_latency
Throughput,3.755262060962924,catapult,LUT,3243,FF,816,catapult_fpga_latency
Throughput,3.755262060962924,catapult,FF,816,FF,816,catapult_fpga_latency
Throughput,3.755262060962924,catapult,DSP,13,FF,816,catapult_fpga_latency
Throughput,3.755262060962924,catapult,BRAM,1,FF,816,catapult_fpga_latency
Throughput,3.7394780436546666,catapult,CLB,823,FF,872,catapult_fpga_latency
Throughput,3.7394780436546666,catapult,LUT,4475,FF,872,catapult_fpga_latency
Throughput,3.7394780436546666,catapult,FF,872,FF,872,catapult_fpga_latency
Throughput,3.7394780436546666,catapult,DSP,13,FF,872,catapult_fpga_latency
Throughput,3.7394780436546666,catapult,BRAM,1,FF,872,catapult_fpga_latency
Throughput,3.4979099987757314,catapult,CLB,589,FF,974,catapult_fpga_latency
Throughput,3.4979099987757314,catapult,LUT,3269,FF,974,catapult_fpga_latency
Throughput,3.4979099987757314,catapult,FF,974,FF,974,catapult_fpga_latency
Throughput,3.4979099987757314,catapult,DSP,28,FF,974,catapult_fpga_latency
Throughput,3.4979099987757314,catapult,BRAM,1,FF,974,catapult_fpga_latency
Throughput,3.7353853049942103,catapult,CLB,660,FF,1020,catapult_fpga_latency
Throughput,3.7353853049942103,catapult,LUT,3522,FF,1020,catapult_fpga_latency
Throughput,3.7353853049942103,catapult,FF,1020,FF,1020,catapult_fpga_latency
Throughput,3.7353853049942103,catapult,DSP,28,FF,1020,catapult_fpga_latency
Throughput,3.7353853049942103,catapult,BRAM,1,FF,1020,catapult_fpga_latency
Throughput,3.333922326277642,catapult,CLB,767,FF,1022,catapult_fpga_latency
Throughput,3.333922326277642,catapult,LUT,4354,FF,1022,catapult_fpga_latency
Throughput,3.333922326277642,catapult,FF,1022,FF,1022,catapult_fpga_latency
Throughput,3.333922326277642,catapult,DSP,28,FF,1022,catapult_fpga_latency
Throughput,3.333922326277642,catapult,BRAM,1,FF,1022,catapult_fpga_latency
Throughput,3.903840598380687,catapult,CLB,1047,FF,1116,catapult_fpga_latency
Throughput,3.903840598380687,catapult,LUT,5974,FF,1116,catapult_fpga_latency
Throughput,3.903840598380687,catapult,FF,1116,FF,1116,catapult_fpga_latency
Throughput,3.903840598380687,catapult,DSP,28,FF,1116,catapult_fpga_latency
Throughput,3.903840598380687,catapult,BRAM,1,FF,1116,catapult_fpga_latency
Throughput,3.639897646078192,catapult,CLB,686,FF,1022,catapult_fpga_latency
Throughput,3.639897646078192,catapult,LUT,3516,FF,1022,catapult_fpga_latency
Throughput,3.639897646078192,catapult,FF,1022,FF,1022,catapult_fpga_latency
Throughput,3.639897646078192,catapult,DSP,40,FF,1022,catapult_fpga_latency
Throughput,3.639897646078192,catapult,BRAM,1,FF,1022,catapult_fpga_latency
Throughput,3.955445857857098,catapult,CLB,801,FF,1034,catapult_fpga_latency
Throughput,3.955445857857098,catapult,LUT,3941,FF,1034,catapult_fpga_latency
Throughput,3.955445857857098,catapult,FF,1034,FF,1034,catapult_fpga_latency
Throughput,3.955445857857098,catapult,DSP,40,FF,1034,catapult_fpga_latency
Throughput,3.955445857857098,catapult,BRAM,1,FF,1034,catapult_fpga_latency
Throughput,3.5306246381109747,catapult,CLB,918,FF,1087,catapult_fpga_latency
Throughput,3.5306246381109747,catapult,LUT,4646,FF,1087,catapult_fpga_latency
Throughput,3.5306246381109747,catapult,FF,1087,FF,1087,catapult_fpga_latency
Throughput,3.5306246381109747,catapult,DSP,40,FF,1087,catapult_fpga_latency
Throughput,3.5306246381109747,catapult,BRAM,1,FF,1087,catapult_fpga_latency
Throughput,3.93007608627303,catapult,CLB,1208,FF,1255,catapult_fpga_latency
Throughput,3.93007608627303,catapult,LUT,6088,FF,1255,catapult_fpga_latency
Throughput,3.93007608627303,catapult,FF,1255,FF,1255,catapult_fpga_latency
Throughput,3.93007608627303,catapult,DSP,40,FF,1255,catapult_fpga_latency
Throughput,3.93007608627303,catapult,BRAM,1,FF,1255,catapult_fpga_latency
Throughput,3.3821947738326354,catapult,CLB,982,FF,1398,catapult_fpga_latency
Throughput,3.3821947738326354,catapult,LUT,4713,FF,1398,catapult_fpga_latency
Throughput,3.3821947738326354,catapult,FF,1398,FF,1398,catapult_fpga_latency
Throughput,3.3821947738326354,catapult,DSP,52,FF,1398,catapult_fpga_latency
Throughput,3.3821947738326354,catapult,BRAM,1,FF,1398,catapult_fpga_latency
Throughput,3.4905354132270348,catapult,CLB,1027,FF,1434,catapult_fpga_latency
Throughput,3.4905354132270348,catapult,LUT,5237,FF,1434,catapult_fpga_latency
Throughput,3.4905354132270348,catapult,FF,1434,FF,1434,catapult_fpga_latency
Throughput,3.4905354132270348,catapult,DSP,53,FF,1434,catapult_fpga_latency
Throughput,3.4905354132270348,catapult,BRAM,1,FF,1434,catapult_fpga_latency
Throughput,3.5020259219958745,catapult,CLB,1254,FF,1338,catapult_fpga_latency
Throughput,3.5020259219958745,catapult,LUT,6192,FF,1338,catapult_fpga_latency
Throughput,3.5020259219958745,catapult,FF,1338,FF,1338,catapult_fpga_latency
Throughput,3.5020259219958745,catapult,DSP,53,FF,1338,catapult_fpga_latency
Throughput,3.5020259219958745,catapult,BRAM,1,FF,1338,catapult_fpga_latency
Throughput,3.6877507670521594,catapult,CLB,1497,FF,1339,catapult_fpga_latency
Throughput,3.6877507670521594,catapult,LUT,8295,FF,1339,catapult_fpga_latency
Throughput,3.6877507670521594,catapult,FF,1339,FF,1339,catapult_fpga_latency
Throughput,3.6877507670521594,catapult,DSP,53,FF,1339,catapult_fpga_latency
Throughput,3.6877507670521594,catapult,BRAM,1,FF,1339,catapult_fpga_latency
Throughput,3.875638511444761,catapult,CLB,1454,FF,779,catapult_fpga_latency
Throughput,3.875638511444761,catapult,LUT,6139,FF,779,catapult_fpga_latency
Throughput,3.875638511444761,catapult,FF,779,FF,779,catapult_fpga_latency
Throughput,3.875638511444761,catapult,DSP,125,FF,779,catapult_fpga_latency
Throughput,3.875638511444761,catapult,BRAM,1,FF,779,catapult_fpga_latency
Throughput,3.6637149336684414,catapult,CLB,1595,FF,847,catapult_fpga_latency
Throughput,3.6637149336684414,catapult,LUT,6580,FF,847,catapult_fpga_latency
Throughput,3.6637149336684414,catapult,FF,847,FF,847,catapult_fpga_latency
Throughput,3.6637149336684414,catapult,DSP,125,FF,847,catapult_fpga_latency
Throughput,3.6637149336684414,catapult,BRAM,1,FF,847,catapult_fpga_latency
Throughput,3.3974199992525675,catapult,CLB,1499,FF,829,catapult_fpga_latency
Throughput,3.3974199992525675,catapult,LUT,7277,FF,829,catapult_fpga_latency
Throughput,3.3974199992525675,catapult,FF,829,FF,829,catapult_fpga_latency
Throughput,3.3974199992525675,catapult,DSP,125,FF,829,catapult_fpga_latency
Throughput,3.3974199992525675,catapult,BRAM,1,FF,829,catapult_fpga_latency
Throughput,3.7061744866948336,catapult,CLB,1909,FF,1160,catapult_fpga_latency
Throughput,3.7061744866948336,catapult,LUT,9335,FF,1160,catapult_fpga_latency
Throughput,3.7061744866948336,catapult,FF,1160,FF,1160,catapult_fpga_latency
Throughput,3.7061744866948336,catapult,DSP,125,FF,1160,catapult_fpga_latency
Throughput,3.7061744866948336,catapult,BRAM,1,FF,1160,catapult_fpga_latency
Throughput,3.4976653084066385,catapult,CLB,560,FF,1003,catapult_fpga_latency
Throughput,3.4976653084066385,catapult,LUT,2956,FF,1003,catapult_fpga_latency
Throughput,3.4976653084066385,catapult,FF,1003,FF,1003,catapult_fpga_latency
Throughput,3.4976653084066385,catapult,DSP,14,FF,1003,catapult_fpga_latency
Throughput,3.4976653084066385,catapult,BRAM,1,FF,1003,catapult_fpga_latency
Throughput,3.5910639963514788,catapult,CLB,568,FF,960,catapult_fpga_latency
Throughput,3.5910639963514788,catapult,LUT,3422,FF,960,catapult_fpga_latency
Throughput,3.5910639963514788,catapult,FF,960,FF,960,catapult_fpga_latency
Throughput,3.5910639963514788,catapult,DSP,14,FF,960,catapult_fpga_latency
Throughput,3.5910639963514788,catapult,BRAM,1,FF,960,catapult_fpga_latency
Throughput,3.646055514841269,catapult,CLB,780,FF,1041,catapult_fpga_latency
Throughput,3.646055514841269,catapult,LUT,4482,FF,1041,catapult_fpga_latency
Throughput,3.646055514841269,catapult,FF,1041,FF,1041,catapult_fpga_latency
Throughput,3.646055514841269,catapult,DSP,14,FF,1041,catapult_fpga_latency
Throughput,3.646055514841269,catapult,BRAM,1,FF,1041,catapult_fpga_latency
Throughput,3.479870688005234,catapult,CLB,1106,FF,1246,catapult_fpga_latency
Throughput,3.479870688005234,catapult,LUT,6361,FF,1246,catapult_fpga_latency
Throughput,3.479870688005234,catapult,FF,1246,FF,1246,catapult_fpga_latency
Throughput,3.479870688005234,catapult,DSP,14,FF,1246,catapult_fpga_latency
Throughput,3.479870688005234,catapult,BRAM,1,FF,1246,catapult_fpga_latency
Throughput,3.4925347070636517,catapult,CLB,742,FF,1163,catapult_fpga_latency
Throughput,3.4925347070636517,catapult,LUT,4324,FF,1163,catapult_fpga_latency
Throughput,3.4925347070636517,catapult,FF,1163,FF,1163,catapult_fpga_latency
Throughput,3.4925347070636517,catapult,DSP,28,FF,1163,catapult_fpga_latency
Throughput,3.4925347070636517,catapult,BRAM,1,FF,1163,catapult_fpga_latency
Throughput,3.5958934896348373,catapult,CLB,857,FF,1111,catapult_fpga_latency
Throughput,3.5958934896348373,catapult,LUT,4794,FF,1111,catapult_fpga_latency
Throughput,3.5958934896348373,catapult,FF,1111,FF,1111,catapult_fpga_latency
Throughput,3.5958934896348373,catapult,DSP,28,FF,1111,catapult_fpga_latency
Throughput,3.5958934896348373,catapult,BRAM,1,FF,1111,catapult_fpga_latency
Throughput,3.8835102272241837,catapult,CLB,1132,FF,1277,catapult_fpga_latency
Throughput,3.8835102272241837,catapult,LUT,6205,FF,1277,catapult_fpga_latency
Throughput,3.8835102272241837,catapult,FF,1277,FF,1277,catapult_fpga_latency
Throughput,3.8835102272241837,catapult,DSP,28,FF,1277,catapult_fpga_latency
Throughput,3.8835102272241837,catapult,BRAM,1,FF,1277,catapult_fpga_latency
Throughput,4.039441102928999,catapult,CLB,1564,FF,1329,catapult_fpga_latency
Throughput,4.039441102928999,catapult,LUT,9388,FF,1329,catapult_fpga_latency
Throughput,4.039441102928999,catapult,FF,1329,FF,1329,catapult_fpga_latency
Throughput,4.039441102928999,catapult,DSP,28,FF,1329,catapult_fpga_latency
Throughput,4.039441102928999,catapult,BRAM,1,FF,1329,catapult_fpga_latency
Throughput,3.6914944276891615,catapult,CLB,818,FF,1285,catapult_fpga_latency
Throughput,3.6914944276891615,catapult,LUT,4317,FF,1285,catapult_fpga_latency
Throughput,3.6914944276891615,catapult,FF,1285,FF,1285,catapult_fpga_latency
Throughput,3.6914944276891615,catapult,DSP,41,FF,1285,catapult_fpga_latency
Throughput,3.6914944276891615,catapult,BRAM,1,FF,1285,catapult_fpga_latency
Throughput,3.6506209706271036,catapult,CLB,889,FF,1369,catapult_fpga_latency
Throughput,3.6506209706271036,catapult,LUT,4653,FF,1369,catapult_fpga_latency
Throughput,3.6506209706271036,catapult,FF,1369,FF,1369,catapult_fpga_latency
Throughput,3.6506209706271036,catapult,DSP,41,FF,1369,catapult_fpga_latency
Throughput,3.6506209706271036,catapult,BRAM,1,FF,1369,catapult_fpga_latency
Throughput,3.605773564631688,catapult,CLB,1253,FF,1441,catapult_fpga_latency
Throughput,3.605773564631688,catapult,LUT,5960,FF,1441,catapult_fpga_latency
Throughput,3.605773564631688,catapult,FF,1441,FF,1441,catapult_fpga_latency
Throughput,3.605773564631688,catapult,DSP,41,FF,1441,catapult_fpga_latency
Throughput,3.605773564631688,catapult,BRAM,1,FF,1441,catapult_fpga_latency
Throughput,3.3025317208171785,catapult,CLB,1485,FF,1542,catapult_fpga_latency
Throughput,3.3025317208171785,catapult,LUT,8699,FF,1542,catapult_fpga_latency
Throughput,3.3025317208171785,catapult,FF,1542,FF,1542,catapult_fpga_latency
Throughput,3.3025317208171785,catapult,DSP,41,FF,1542,catapult_fpga_latency
Throughput,3.3025317208171785,catapult,BRAM,1,FF,1542,catapult_fpga_latency
Throughput,3.5716199082093687,catapult,CLB,1170,FF,1662,catapult_fpga_latency
Throughput,3.5716199082093687,catapult,LUT,6057,FF,1662,catapult_fpga_latency
Throughput,3.5716199082093687,catapult,FF,1662,FF,1662,catapult_fpga_latency
Throughput,3.5716199082093687,catapult,DSP,56,FF,1662,catapult_fpga_latency
Throughput,3.5716199082093687,catapult,BRAM,1,FF,1662,catapult_fpga_latency
Throughput,3.702414714877043,catapult,CLB,1243,FF,1621,catapult_fpga_latency
Throughput,3.702414714877043,catapult,LUT,6790,FF,1621,catapult_fpga_latency
Throughput,3.702414714877043,catapult,FF,1621,FF,1621,catapult_fpga_latency
Throughput,3.702414714877043,catapult,DSP,53,FF,1621,catapult_fpga_latency
Throughput,3.702414714877043,catapult,BRAM,1,FF,1621,catapult_fpga_latency
Throughput,3.7943896155145005,catapult,CLB,1681,FF,1568,catapult_fpga_latency
Throughput,3.7943896155145005,catapult,LUT,9656,FF,1568,catapult_fpga_latency
Throughput,3.7943896155145005,catapult,FF,1568,FF,1568,catapult_fpga_latency
Throughput,3.7943896155145005,catapult,DSP,53,FF,1568,catapult_fpga_latency
Throughput,3.7943896155145005,catapult,BRAM,1,FF,1568,catapult_fpga_latency
Throughput,3.972541791139643,catapult,CLB,2290,FF,1812,catapult_fpga_latency
Throughput,3.972541791139643,catapult,LUT,13263,FF,1812,catapult_fpga_latency
Throughput,3.972541791139643,catapult,FF,1812,FF,1812,catapult_fpga_latency
Throughput,3.972541791139643,catapult,DSP,53,FF,1812,catapult_fpga_latency
Throughput,3.972541791139643,catapult,BRAM,1,FF,1812,catapult_fpga_latency
Throughput,3.6404806890701846,catapult,CLB,1576,FF,1128,catapult_fpga_latency
Throughput,3.6404806890701846,catapult,LUT,6590,FF,1128,catapult_fpga_latency
Throughput,3.6404806890701846,catapult,FF,1128,FF,1128,catapult_fpga_latency
Throughput,3.6404806890701846,catapult,DSP,125,FF,1128,catapult_fpga_latency
Throughput,3.6404806890701846,catapult,BRAM,1,FF,1128,catapult_fpga_latency
Throughput,3.7559814003801058,catapult,CLB,1690,FF,1252,catapult_fpga_latency
Throughput,3.7559814003801058,catapult,LUT,7524,FF,1252,catapult_fpga_latency
Throughput,3.7559814003801058,catapult,FF,1252,FF,1252,catapult_fpga_latency
Throughput,3.7559814003801058,catapult,DSP,125,FF,1252,catapult_fpga_latency
Throughput,3.7559814003801058,catapult,BRAM,1,FF,1252,catapult_fpga_latency
Throughput,3.385664419714047,catapult,CLB,1611,FF,1299,catapult_fpga_latency
Throughput,3.385664419714047,catapult,LUT,8853,FF,1299,catapult_fpga_latency
Throughput,3.385664419714047,catapult,FF,1299,FF,1299,catapult_fpga_latency
Throughput,3.385664419714047,catapult,DSP,125,FF,1299,catapult_fpga_latency
Throughput,3.385664419714047,catapult,BRAM,1,FF,1299,catapult_fpga_latency
Throughput,3.520469771486307,catapult,CLB,2227,FF,1566,catapult_fpga_latency
Throughput,3.520469771486307,catapult,LUT,11399,FF,1566,catapult_fpga_latency
Throughput,3.520469771486307,catapult,FF,1566,FF,1566,catapult_fpga_latency
Throughput,3.520469771486307,catapult,DSP,125,FF,1566,catapult_fpga_latency
Throughput,3.520469771486307,catapult,BRAM,1,FF,1566,catapult_fpga_latency
Throughput,3.919601141387852,catapult,CLB,454,FF,766,catapult_fpga_latency
Throughput,3.919601141387852,catapult,LUT,2557,FF,766,catapult_fpga_latency
Throughput,3.919601141387852,catapult,FF,766,FF,766,catapult_fpga_latency
Throughput,3.919601141387852,catapult,DSP,13,FF,766,catapult_fpga_latency
Throughput,3.919601141387852,catapult,BRAM,1,FF,766,catapult_fpga_latency
Throughput,3.9351177780750977,catapult,CLB,595,FF,760,catapult_fpga_latency
Throughput,3.9351177780750977,catapult,LUT,3052,FF,760,catapult_fpga_latency
Throughput,3.9351177780750977,catapult,FF,760,FF,760,catapult_fpga_latency
Throughput,3.9351177780750977,catapult,DSP,13,FF,760,catapult_fpga_latency
Throughput,3.9351177780750977,catapult,BRAM,1,FF,760,catapult_fpga_latency
Throughput,3.6658638424851624,catapult,CLB,623,FF,806,catapult_fpga_latency
Throughput,3.6658638424851624,catapult,LUT,3773,FF,806,catapult_fpga_latency
Throughput,3.6658638424851624,catapult,FF,806,FF,806,catapult_fpga_latency
Throughput,3.6658638424851624,catapult,DSP,13,FF,806,catapult_fpga_latency
Throughput,3.6658638424851624,catapult,BRAM,1,FF,806,catapult_fpga_latency
Throughput,3.9646197334982616,catapult,CLB,965,FF,908,catapult_fpga_latency
Throughput,3.9646197334982616,catapult,LUT,5319,FF,908,catapult_fpga_latency
Throughput,3.9646197334982616,catapult,FF,908,FF,908,catapult_fpga_latency
Throughput,3.9646197334982616,catapult,DSP,13,FF,908,catapult_fpga_latency
Throughput,3.9646197334982616,catapult,BRAM,1,FF,908,catapult_fpga_latency
Throughput,3.5469042619601607,catapult,CLB,692,FF,955,catapult_fpga_latency
Throughput,3.5469042619601607,catapult,LUT,3841,FF,955,catapult_fpga_latency
Throughput,3.5469042619601607,catapult,FF,955,FF,955,catapult_fpga_latency
Throughput,3.5469042619601607,catapult,DSP,28,FF,955,catapult_fpga_latency
Throughput,3.5469042619601607,catapult,BRAM,1,FF,955,catapult_fpga_latency
Throughput,3.4756616790921573,catapult,CLB,761,FF,1095,catapult_fpga_latency
Throughput,3.4756616790921573,catapult,LUT,4306,FF,1095,catapult_fpga_latency
Throughput,3.4756616790921573,catapult,FF,1095,FF,1095,catapult_fpga_latency
Throughput,3.4756616790921573,catapult,DSP,28,FF,1095,catapult_fpga_latency
Throughput,3.4756616790921573,catapult,BRAM,1,FF,1095,catapult_fpga_latency
Throughput,3.5753359028080687,catapult,CLB,998,FF,1036,catapult_fpga_latency
Throughput,3.5753359028080687,catapult,LUT,5569,FF,1036,catapult_fpga_latency
Throughput,3.5753359028080687,catapult,FF,1036,FF,1036,catapult_fpga_latency
Throughput,3.5753359028080687,catapult,DSP,28,FF,1036,catapult_fpga_latency
Throughput,3.5753359028080687,catapult,BRAM,1,FF,1036,catapult_fpga_latency
Throughput,3.6683247494534195,catapult,CLB,1262,FF,1068,catapult_fpga_latency
Throughput,3.6683247494534195,catapult,LUT,7375,FF,1068,catapult_fpga_latency
Throughput,3.6683247494534195,catapult,FF,1068,FF,1068,catapult_fpga_latency
Throughput,3.6683247494534195,catapult,DSP,28,FF,1068,catapult_fpga_latency
Throughput,3.6683247494534195,catapult,BRAM,1,FF,1068,catapult_fpga_latency
Throughput,3.7887111562388704,catapult,CLB,786,FF,1061,catapult_fpga_latency
Throughput,3.7887111562388704,catapult,LUT,3883,FF,1061,catapult_fpga_latency
Throughput,3.7887111562388704,catapult,FF,1061,FF,1061,catapult_fpga_latency
Throughput,3.7887111562388704,catapult,DSP,40,FF,1061,catapult_fpga_latency
Throughput,3.7887111562388704,catapult,BRAM,1,FF,1061,catapult_fpga_latency
Throughput,3.6382158189623808,catapult,CLB,870,FF,1081,catapult_fpga_latency
Throughput,3.6382158189623808,catapult,LUT,4452,FF,1081,catapult_fpga_latency
Throughput,3.6382158189623808,catapult,FF,1081,FF,1081,catapult_fpga_latency
Throughput,3.6382158189623808,catapult,DSP,40,FF,1081,catapult_fpga_latency
Throughput,3.6382158189623808,catapult,BRAM,1,FF,1081,catapult_fpga_latency
Throughput,3.3015504080716305,catapult,CLB,1032,FF,1139,catapult_fpga_latency
Throughput,3.3015504080716305,catapult,LUT,5731,FF,1139,catapult_fpga_latency
Throughput,3.3015504080716305,catapult,FF,1139,FF,1139,catapult_fpga_latency
Throughput,3.3015504080716305,catapult,DSP,40,FF,1139,catapult_fpga_latency
Throughput,3.3015504080716305,catapult,BRAM,1,FF,1139,catapult_fpga_latency
Throughput,3.475842891901286,catapult,CLB,1273,FF,1291,catapult_fpga_latency
Throughput,3.475842891901286,catapult,LUT,6845,FF,1291,catapult_fpga_latency
Throughput,3.475842891901286,catapult,FF,1291,FF,1291,catapult_fpga_latency
Throughput,3.475842891901286,catapult,DSP,40,FF,1291,catapult_fpga_latency
Throughput,3.475842891901286,catapult,BRAM,1,FF,1291,catapult_fpga_latency
Throughput,3.5919282189064736,catapult,CLB,1104,FF,1441,catapult_fpga_latency
Throughput,3.5919282189064736,catapult,LUT,5666,FF,1441,catapult_fpga_latency
Throughput,3.5919282189064736,catapult,FF,1441,FF,1441,catapult_fpga_latency
Throughput,3.5919282189064736,catapult,DSP,52,FF,1441,catapult_fpga_latency
Throughput,3.5919282189064736,catapult,BRAM,1,FF,1441,catapult_fpga_latency
Throughput,3.522304996389637,catapult,CLB,1185,FF,1320,catapult_fpga_latency
Throughput,3.522304996389637,catapult,LUT,6702,FF,1320,catapult_fpga_latency
Throughput,3.522304996389637,catapult,FF,1320,FF,1320,catapult_fpga_latency
Throughput,3.522304996389637,catapult,DSP,52,FF,1320,catapult_fpga_latency
Throughput,3.522304996389637,catapult,BRAM,1,FF,1320,catapult_fpga_latency
Throughput,3.3625200069940417,catapult,CLB,1500,FF,1320,catapult_fpga_latency
Throughput,3.3625200069940417,catapult,LUT,8475,FF,1320,catapult_fpga_latency
Throughput,3.3625200069940417,catapult,FF,1320,FF,1320,catapult_fpga_latency
Throughput,3.3625200069940417,catapult,DSP,52,FF,1320,catapult_fpga_latency
Throughput,3.3625200069940417,catapult,BRAM,1,FF,1320,catapult_fpga_latency
Throughput,3.7833359186128774,catapult,CLB,1936,FF,1511,catapult_fpga_latency
Throughput,3.7833359186128774,catapult,LUT,11188,FF,1511,catapult_fpga_latency
Throughput,3.7833359186128774,catapult,FF,1511,FF,1511,catapult_fpga_latency
Throughput,3.7833359186128774,catapult,DSP,52,FF,1511,catapult_fpga_latency
Throughput,3.7833359186128774,catapult,BRAM,1,FF,1511,catapult_fpga_latency
Throughput,3.4934375775106465,catapult,CLB,1455,FF,834,catapult_fpga_latency
Throughput,3.4934375775106465,catapult,LUT,6499,FF,834,catapult_fpga_latency
Throughput,3.4934375775106465,catapult,FF,834,FF,834,catapult_fpga_latency
Throughput,3.4934375775106465,catapult,DSP,125,FF,834,catapult_fpga_latency
Throughput,3.4934375775106465,catapult,BRAM,1,FF,834,catapult_fpga_latency
Throughput,3.614544928793465,catapult,CLB,1685,FF,912,catapult_fpga_latency
Throughput,3.614544928793465,catapult,LUT,7481,FF,912,catapult_fpga_latency
Throughput,3.614544928793465,catapult,FF,912,FF,912,catapult_fpga_latency
Throughput,3.614544928793465,catapult,DSP,125,FF,912,catapult_fpga_latency
Throughput,3.614544928793465,catapult,BRAM,1,FF,912,catapult_fpga_latency
Throughput,3.3409060537217696,catapult,CLB,1614,FF,883,catapult_fpga_latency
Throughput,3.3409060537217696,catapult,LUT,8065,FF,883,catapult_fpga_latency
Throughput,3.3409060537217696,catapult,FF,883,FF,883,catapult_fpga_latency
Throughput,3.3409060537217696,catapult,DSP,125,FF,883,catapult_fpga_latency
Throughput,3.3409060537217696,catapult,BRAM,1,FF,883,catapult_fpga_latency
Throughput,3.498840134495415,catapult,CLB,2421,FF,1224,catapult_fpga_latency
Throughput,3.498840134495415,catapult,LUT,11632,FF,1224,catapult_fpga_latency
Throughput,3.498840134495415,catapult,FF,1224,FF,1224,catapult_fpga_latency
Throughput,3.498840134495415,catapult,DSP,125,FF,1224,catapult_fpga_latency
Throughput,3.498840134495415,catapult,BRAM,1,FF,1224,catapult_fpga_latency
Throughput,3.3281968162469258,catapult,CLB,548,FF,1078,catapult_fpga_latency
Throughput,3.3281968162469258,catapult,LUT,3331,FF,1078,catapult_fpga_latency
Throughput,3.3281968162469258,catapult,FF,1078,FF,1078,catapult_fpga_latency
Throughput,3.3281968162469258,catapult,DSP,14,FF,1078,catapult_fpga_latency
Throughput,3.3281968162469258,catapult,BRAM,1,FF,1078,catapult_fpga_latency
Throughput,3.571721962875522,catapult,CLB,713,FF,1081,catapult_fpga_latency
Throughput,3.571721962875522,catapult,LUT,3980,FF,1081,catapult_fpga_latency
Throughput,3.571721962875522,catapult,FF,1081,FF,1081,catapult_fpga_latency
Throughput,3.571721962875522,catapult,DSP,14,FF,1081,catapult_fpga_latency
Throughput,3.571721962875522,catapult,BRAM,1,FF,1081,catapult_fpga_latency
Throughput,3.6833226516976434,catapult,CLB,884,FF,1253,catapult_fpga_latency
Throughput,3.6833226516976434,catapult,LUT,5181,FF,1253,catapult_fpga_latency
Throughput,3.6833226516976434,catapult,FF,1253,FF,1253,catapult_fpga_latency
Throughput,3.6833226516976434,catapult,DSP,14,FF,1253,catapult_fpga_latency
Throughput,3.6833226516976434,catapult,BRAM,1,FF,1253,catapult_fpga_latency
Throughput,3.815570580424597,catapult,CLB,1241,FF,1539,catapult_fpga_latency
Throughput,3.815570580424597,catapult,LUT,7882,FF,1539,catapult_fpga_latency
Throughput,3.815570580424597,catapult,FF,1539,FF,1539,catapult_fpga_latency
Throughput,3.815570580424597,catapult,DSP,14,FF,1539,catapult_fpga_latency
Throughput,3.815570580424597,catapult,BRAM,1,FF,1539,catapult_fpga_latency
Throughput,3.4298845843837356,catapult,CLB,917,FF,1352,catapult_fpga_latency
Throughput,3.4298845843837356,catapult,LUT,5253,FF,1352,catapult_fpga_latency
Throughput,3.4298845843837356,catapult,FF,1352,FF,1352,catapult_fpga_latency
Throughput,3.4298845843837356,catapult,DSP,28,FF,1352,catapult_fpga_latency
Throughput,3.4298845843837356,catapult,BRAM,1,FF,1352,catapult_fpga_latency
Throughput,3.5452569779520466,catapult,CLB,1066,FF,1266,catapult_fpga_latency
Throughput,3.5452569779520466,catapult,LUT,6086,FF,1266,catapult_fpga_latency
Throughput,3.5452569779520466,catapult,FF,1266,FF,1266,catapult_fpga_latency
Throughput,3.5452569779520466,catapult,DSP,28,FF,1266,catapult_fpga_latency
Throughput,3.5452569779520466,catapult,BRAM,1,FF,1266,catapult_fpga_latency
Throughput,3.3796229016766306,catapult,CLB,1333,FF,1392,catapult_fpga_latency
Throughput,3.3796229016766306,catapult,LUT,8294,FF,1392,catapult_fpga_latency
Throughput,3.3796229016766306,catapult,FF,1392,FF,1392,catapult_fpga_latency
Throughput,3.3796229016766306,catapult,DSP,28,FF,1392,catapult_fpga_latency
Throughput,3.3796229016766306,catapult,BRAM,1,FF,1392,catapult_fpga_latency
Throughput,3.6831055946373987,catapult,CLB,2178,FF,1765,catapult_fpga_latency
Throughput,3.6831055946373987,catapult,LUT,12325,FF,1765,catapult_fpga_latency
Throughput,3.6831055946373987,catapult,FF,1765,FF,1765,catapult_fpga_latency
Throughput,3.6831055946373987,catapult,DSP,28,FF,1765,catapult_fpga_latency
Throughput,3.6831055946373987,catapult,BRAM,1,FF,1765,catapult_fpga_latency
Throughput,3.4155221821088118,catapult,CLB,1010,FF,1461,catapult_fpga_latency
Throughput,3.4155221821088118,catapult,LUT,5312,FF,1461,catapult_fpga_latency
Throughput,3.4155221821088118,catapult,FF,1461,FF,1461,catapult_fpga_latency
Throughput,3.4155221821088118,catapult,DSP,41,FF,1461,catapult_fpga_latency
Throughput,3.4155221821088118,catapult,BRAM,1,FF,1461,catapult_fpga_latency
Throughput,3.4085718765551607,catapult,CLB,1043,FF,1456,catapult_fpga_latency
Throughput,3.4085718765551607,catapult,LUT,6077,FF,1456,catapult_fpga_latency
Throughput,3.4085718765551607,catapult,FF,1456,FF,1456,catapult_fpga_latency
Throughput,3.4085718765551607,catapult,DSP,41,FF,1456,catapult_fpga_latency
Throughput,3.4085718765551607,catapult,BRAM,1,FF,1456,catapult_fpga_latency
Throughput,3.5878172078888926,catapult,CLB,1353,FF,1625,catapult_fpga_latency
Throughput,3.5878172078888926,catapult,LUT,7721,FF,1625,catapult_fpga_latency
Throughput,3.5878172078888926,catapult,FF,1625,FF,1625,catapult_fpga_latency
Throughput,3.5878172078888926,catapult,DSP,41,FF,1625,catapult_fpga_latency
Throughput,3.5878172078888926,catapult,BRAM,1,FF,1625,catapult_fpga_latency
Throughput,3.2849137053169613,catapult,CLB,2105,FF,1874,catapult_fpga_latency
Throughput,3.2849137053169613,catapult,LUT,12728,FF,1874,catapult_fpga_latency
Throughput,3.2849137053169613,catapult,FF,1874,FF,1874,catapult_fpga_latency
Throughput,3.2849137053169613,catapult,DSP,41,FF,1874,catapult_fpga_latency
Throughput,3.2849137053169613,catapult,BRAM,1,FF,1874,catapult_fpga_latency
Throughput,3.595815908608743,catapult,CLB,1448,FF,1786,catapult_fpga_latency
Throughput,3.595815908608743,catapult,LUT,8303,FF,1786,catapult_fpga_latency
Throughput,3.595815908608743,catapult,FF,1786,FF,1786,catapult_fpga_latency
Throughput,3.595815908608743,catapult,DSP,53,FF,1786,catapult_fpga_latency
Throughput,3.595815908608743,catapult,BRAM,1,FF,1786,catapult_fpga_latency
Throughput,3.529042253222898,catapult,CLB,1603,FF,1782,catapult_fpga_latency
Throughput,3.529042253222898,catapult,LUT,9118,FF,1782,catapult_fpga_latency
Throughput,3.529042253222898,catapult,FF,1782,FF,1782,catapult_fpga_latency
Throughput,3.529042253222898,catapult,DSP,53,FF,1782,catapult_fpga_latency
Throughput,3.529042253222898,catapult,BRAM,1,FF,1782,catapult_fpga_latency
Throughput,3.3500613061219022,catapult,CLB,2193,FF,1895,catapult_fpga_latency
Throughput,3.3500613061219022,catapult,LUT,13128,FF,1895,catapult_fpga_latency
Throughput,3.3500613061219022,catapult,FF,1895,FF,1895,catapult_fpga_latency
Throughput,3.3500613061219022,catapult,DSP,53,FF,1895,catapult_fpga_latency
Throughput,3.3500613061219022,catapult,BRAM,1,FF,1895,catapult_fpga_latency
Throughput,3.5430839002267573,catapult,CLB,1863,FF,1446,catapult_fpga_latency
Throughput,3.5430839002267573,catapult,LUT,8351,FF,1446,catapult_fpga_latency
Throughput,3.5430839002267573,catapult,FF,1446,FF,1446,catapult_fpga_latency
Throughput,3.5430839002267573,catapult,DSP,125,FF,1446,catapult_fpga_latency
Throughput,3.5430839002267573,catapult,BRAM,1,FF,1446,catapult_fpga_latency
Throughput,3.4983015745855384,catapult,CLB,2510,FF,1513,catapult_fpga_latency
Throughput,3.4983015745855384,catapult,LUT,12757,FF,1513,catapult_fpga_latency
Throughput,3.4983015745855384,catapult,FF,1513,FF,1513,catapult_fpga_latency
Throughput,3.4983015745855384,catapult,DSP,125,FF,1513,catapult_fpga_latency
Throughput,3.4983015745855384,catapult,BRAM,1,FF,1513,catapult_fpga_latency
Throughput,3.1813091723506055,catapult,CLB,459,FF,715,catapult_fpga_latency
Throughput,3.1813091723506055,catapult,LUT,2486,FF,715,catapult_fpga_latency
Throughput,3.1813091723506055,catapult,FF,715,FF,715,catapult_fpga_latency
Throughput,3.1813091723506055,catapult,DSP,17,FF,715,catapult_fpga_latency
Throughput,3.1813091723506055,catapult,BRAM,1,FF,715,catapult_fpga_latency
Throughput,3.001930241145056,catapult,CLB,475,FF,750,catapult_fpga_latency
Throughput,3.001930241145056,catapult,LUT,2759,FF,750,catapult_fpga_latency
Throughput,3.001930241145056,catapult,FF,750,FF,750,catapult_fpga_latency
Throughput,3.001930241145056,catapult,DSP,17,FF,750,catapult_fpga_latency
Throughput,3.001930241145056,catapult,BRAM,1,FF,750,catapult_fpga_latency
Throughput,3.0576457961956773,catapult,CLB,573,FF,822,catapult_fpga_latency
Throughput,3.0576457961956773,catapult,LUT,3077,FF,822,catapult_fpga_latency
Throughput,3.0576457961956773,catapult,FF,822,FF,822,catapult_fpga_latency
Throughput,3.0576457961956773,catapult,DSP,17,FF,822,catapult_fpga_latency
Throughput,3.0576457961956773,catapult,BRAM,1,FF,822,catapult_fpga_latency
Throughput,3.1991810096615265,catapult,CLB,768,FF,846,catapult_fpga_latency
Throughput,3.1991810096615265,catapult,LUT,3876,FF,846,catapult_fpga_latency
Throughput,3.1991810096615265,catapult,FF,846,FF,846,catapult_fpga_latency
Throughput,3.1991810096615265,catapult,DSP,17,FF,846,catapult_fpga_latency
Throughput,3.1991810096615265,catapult,BRAM,1,FF,846,catapult_fpga_latency
Throughput,2.9287551033557673,catapult,CLB,685,FF,865,catapult_fpga_latency
Throughput,2.9287551033557673,catapult,LUT,3760,FF,865,catapult_fpga_latency
Throughput,2.9287551033557673,catapult,FF,865,FF,865,catapult_fpga_latency
Throughput,2.9287551033557673,catapult,DSP,35,FF,865,catapult_fpga_latency
Throughput,2.9287551033557673,catapult,BRAM,1,FF,865,catapult_fpga_latency
Throughput,2.7303157883240776,catapult,CLB,719,FF,936,catapult_fpga_latency
Throughput,2.7303157883240776,catapult,LUT,4080,FF,936,catapult_fpga_latency
Throughput,2.7303157883240776,catapult,FF,936,FF,936,catapult_fpga_latency
Throughput,2.7303157883240776,catapult,DSP,35,FF,936,catapult_fpga_latency
Throughput,2.7303157883240776,catapult,BRAM,1,FF,936,catapult_fpga_latency
Throughput,2.9701000032671097,catapult,CLB,830,FF,1014,catapult_fpga_latency
Throughput,2.9701000032671097,catapult,LUT,4422,FF,1014,catapult_fpga_latency
Throughput,2.9701000032671097,catapult,FF,1014,FF,1014,catapult_fpga_latency
Throughput,2.9701000032671097,catapult,DSP,35,FF,1014,catapult_fpga_latency
Throughput,2.9701000032671097,catapult,BRAM,1,FF,1014,catapult_fpga_latency
Throughput,2.937124965855922,catapult,CLB,1020,FF,1075,catapult_fpga_latency
Throughput,2.937124965855922,catapult,LUT,5488,FF,1075,catapult_fpga_latency
Throughput,2.937124965855922,catapult,FF,1075,FF,1075,catapult_fpga_latency
Throughput,2.937124965855922,catapult,DSP,35,FF,1075,catapult_fpga_latency
Throughput,2.937124965855922,catapult,BRAM,1,FF,1075,catapult_fpga_latency
Throughput,3.0617556106671566,catapult,CLB,826,FF,1084,catapult_fpga_latency
Throughput,3.0617556106671566,catapult,LUT,4120,FF,1084,catapult_fpga_latency
Throughput,3.0617556106671566,catapult,FF,1084,FF,1084,catapult_fpga_latency
Throughput,3.0617556106671566,catapult,DSP,52,FF,1084,catapult_fpga_latency
Throughput,3.0617556106671566,catapult,BRAM,1,FF,1084,catapult_fpga_latency
Throughput,3.0220153820582945,catapult,CLB,919,FF,1138,catapult_fpga_latency
Throughput,3.0220153820582945,catapult,LUT,4248,FF,1138,catapult_fpga_latency
Throughput,3.0220153820582945,catapult,FF,1138,FF,1138,catapult_fpga_latency
Throughput,3.0220153820582945,catapult,DSP,52,FF,1138,catapult_fpga_latency
Throughput,3.0220153820582945,catapult,BRAM,1,FF,1138,catapult_fpga_latency
Throughput,2.9477047696810876,catapult,CLB,861,FF,1130,catapult_fpga_latency
Throughput,2.9477047696810876,catapult,LUT,4609,FF,1130,catapult_fpga_latency
Throughput,2.9477047696810876,catapult,FF,1130,FF,1130,catapult_fpga_latency
Throughput,2.9477047696810876,catapult,DSP,52,FF,1130,catapult_fpga_latency
Throughput,2.9477047696810876,catapult,BRAM,1,FF,1130,catapult_fpga_latency
Throughput,2.952186389239871,catapult,CLB,1062,FF,1252,catapult_fpga_latency
Throughput,2.952186389239871,catapult,LUT,5721,FF,1252,catapult_fpga_latency
Throughput,2.952186389239871,catapult,FF,1252,FF,1252,catapult_fpga_latency
Throughput,2.952186389239871,catapult,DSP,52,FF,1252,catapult_fpga_latency
Throughput,2.952186389239871,catapult,BRAM,1,FF,1252,catapult_fpga_latency
Throughput,2.9080334423845877,catapult,CLB,1684,FF,785,catapult_fpga_latency
Throughput,2.9080334423845877,catapult,LUT,6931,FF,785,catapult_fpga_latency
Throughput,2.9080334423845877,catapult,FF,785,FF,785,catapult_fpga_latency
Throughput,2.9080334423845877,catapult,DSP,125,FF,785,catapult_fpga_latency
Throughput,2.9080334423845877,catapult,BRAM,1,FF,785,catapult_fpga_latency
Throughput,2.840868737659976,catapult,CLB,1577,FF,755,catapult_fpga_latency
Throughput,2.840868737659976,catapult,LUT,7177,FF,755,catapult_fpga_latency
Throughput,2.840868737659976,catapult,FF,755,FF,755,catapult_fpga_latency
Throughput,2.840868737659976,catapult,DSP,125,FF,755,catapult_fpga_latency
Throughput,2.840868737659976,catapult,BRAM,1,FF,755,catapult_fpga_latency
Throughput,2.9004675553699255,catapult,CLB,1636,FF,796,catapult_fpga_latency
Throughput,2.9004675553699255,catapult,LUT,7794,FF,796,catapult_fpga_latency
Throughput,2.9004675553699255,catapult,FF,796,FF,796,catapult_fpga_latency
Throughput,2.9004675553699255,catapult,DSP,125,FF,796,catapult_fpga_latency
Throughput,2.9004675553699255,catapult,BRAM,1,FF,796,catapult_fpga_latency
Throughput,2.93786704976453,catapult,CLB,2033,FF,1131,catapult_fpga_latency
Throughput,2.93786704976453,catapult,LUT,10087,FF,1131,catapult_fpga_latency
Throughput,2.93786704976453,catapult,FF,1131,FF,1131,catapult_fpga_latency
Throughput,2.93786704976453,catapult,DSP,125,FF,1131,catapult_fpga_latency
Throughput,2.93786704976453,catapult,BRAM,1,FF,1131,catapult_fpga_latency
Throughput,2.9442246090069717,catapult,CLB,1597,FF,706,catapult_fpga_latency
Throughput,2.9442246090069717,catapult,LUT,7012,FF,706,catapult_fpga_latency
Throughput,2.9442246090069717,catapult,FF,706,FF,706,catapult_fpga_latency
Throughput,2.9442246090069717,catapult,DSP,155,FF,706,catapult_fpga_latency
Throughput,2.9442246090069717,catapult,BRAM,1,FF,706,catapult_fpga_latency
Throughput,3.111581305619516,catapult,CLB,1747,FF,712,catapult_fpga_latency
Throughput,3.111581305619516,catapult,LUT,7260,FF,712,catapult_fpga_latency
Throughput,3.111581305619516,catapult,FF,712,FF,712,catapult_fpga_latency
Throughput,3.111581305619516,catapult,DSP,155,FF,712,catapult_fpga_latency
Throughput,3.111581305619516,catapult,BRAM,1,FF,712,catapult_fpga_latency
Throughput,2.8179968551155095,catapult,CLB,1777,FF,864,catapult_fpga_latency
Throughput,2.8179968551155095,catapult,LUT,7670,FF,864,catapult_fpga_latency
Throughput,2.8179968551155095,catapult,FF,864,FF,864,catapult_fpga_latency
Throughput,2.8179968551155095,catapult,DSP,155,FF,864,catapult_fpga_latency
Throughput,2.8179968551155095,catapult,BRAM,1,FF,864,catapult_fpga_latency
Throughput,2.934496176351482,catapult,CLB,2027,FF,1088,catapult_fpga_latency
Throughput,2.934496176351482,catapult,LUT,9009,FF,1088,catapult_fpga_latency
Throughput,2.934496176351482,catapult,FF,1088,FF,1088,catapult_fpga_latency
Throughput,2.934496176351482,catapult,DSP,155,FF,1088,catapult_fpga_latency
Throughput,2.934496176351482,catapult,BRAM,1,FF,1088,catapult_fpga_latency
Throughput,3.0631342602377605,catapult,CLB,489,FF,757,catapult_fpga_latency
Throughput,3.0631342602377605,catapult,LUT,2819,FF,757,catapult_fpga_latency
Throughput,3.0631342602377605,catapult,FF,757,FF,757,catapult_fpga_latency
Throughput,3.0631342602377605,catapult,DSP,17,FF,757,catapult_fpga_latency
Throughput,3.0631342602377605,catapult,BRAM,1,FF,757,catapult_fpga_latency
Throughput,3.184611955033279,catapult,CLB,558,FF,767,catapult_fpga_latency
Throughput,3.184611955033279,catapult,LUT,3103,FF,767,catapult_fpga_latency
Throughput,3.184611955033279,catapult,FF,767,FF,767,catapult_fpga_latency
Throughput,3.184611955033279,catapult,DSP,17,FF,767,catapult_fpga_latency
Throughput,3.184611955033279,catapult,BRAM,1,FF,767,catapult_fpga_latency
Throughput,2.987179027613483,catapult,CLB,639,FF,912,catapult_fpga_latency
Throughput,2.987179027613483,catapult,LUT,3590,FF,912,catapult_fpga_latency
Throughput,2.987179027613483,catapult,FF,912,FF,912,catapult_fpga_latency
Throughput,2.987179027613483,catapult,DSP,17,FF,912,catapult_fpga_latency
Throughput,2.987179027613483,catapult,BRAM,1,FF,912,catapult_fpga_latency
Throughput,3.1334407059015223,catapult,CLB,897,FF,917,catapult_fpga_latency
Throughput,3.1334407059015223,catapult,LUT,4792,FF,917,catapult_fpga_latency
Throughput,3.1334407059015223,catapult,FF,917,FF,917,catapult_fpga_latency
Throughput,3.1334407059015223,catapult,DSP,17,FF,917,catapult_fpga_latency
Throughput,3.1334407059015223,catapult,BRAM,1,FF,917,catapult_fpga_latency
Throughput,2.9741634421778014,catapult,CLB,781,FF,1016,catapult_fpga_latency
Throughput,2.9741634421778014,catapult,LUT,4072,FF,1016,catapult_fpga_latency
Throughput,2.9741634421778014,catapult,FF,1016,FF,1016,catapult_fpga_latency
Throughput,2.9741634421778014,catapult,DSP,35,FF,1016,catapult_fpga_latency
Throughput,2.9741634421778014,catapult,BRAM,1,FF,1016,catapult_fpga_latency
Throughput,2.8993406899271106,catapult,CLB,769,FF,977,catapult_fpga_latency
Throughput,2.8993406899271106,catapult,LUT,4286,FF,977,catapult_fpga_latency
Throughput,2.8993406899271106,catapult,FF,977,FF,977,catapult_fpga_latency
Throughput,2.8993406899271106,catapult,DSP,35,FF,977,catapult_fpga_latency
Throughput,2.8993406899271106,catapult,BRAM,1,FF,977,catapult_fpga_latency
Throughput,2.9072556378954957,catapult,CLB,991,FF,1145,catapult_fpga_latency
Throughput,2.9072556378954957,catapult,LUT,4957,FF,1145,catapult_fpga_latency
Throughput,2.9072556378954957,catapult,FF,1145,FF,1145,catapult_fpga_latency
Throughput,2.9072556378954957,catapult,DSP,35,FF,1145,catapult_fpga_latency
Throughput,2.9072556378954957,catapult,BRAM,1,FF,1145,catapult_fpga_latency
Throughput,2.5735190041510863,catapult,CLB,1149,FF,1107,catapult_fpga_latency
Throughput,2.5735190041510863,catapult,LUT,6381,FF,1107,catapult_fpga_latency
Throughput,2.5735190041510863,catapult,FF,1107,FF,1107,catapult_fpga_latency
Throughput,2.5735190041510863,catapult,DSP,35,FF,1107,catapult_fpga_latency
Throughput,2.5735190041510863,catapult,BRAM,1,FF,1107,catapult_fpga_latency
Throughput,2.849075902231111,catapult,CLB,836,FF,1097,catapult_fpga_latency
Throughput,2.849075902231111,catapult,LUT,4126,FF,1097,catapult_fpga_latency
Throughput,2.849075902231111,catapult,FF,1097,FF,1097,catapult_fpga_latency
Throughput,2.849075902231111,catapult,DSP,52,FF,1097,catapult_fpga_latency
Throughput,2.849075902231111,catapult,BRAM,1,FF,1097,catapult_fpga_latency
Throughput,2.971503283511128,catapult,CLB,821,FF,1102,catapult_fpga_latency
Throughput,2.971503283511128,catapult,LUT,4362,FF,1102,catapult_fpga_latency
Throughput,2.971503283511128,catapult,FF,1102,FF,1102,catapult_fpga_latency
Throughput,2.971503283511128,catapult,DSP,52,FF,1102,catapult_fpga_latency
Throughput,2.971503283511128,catapult,BRAM,1,FF,1102,catapult_fpga_latency
Throughput,2.9240193570081434,catapult,CLB,940,FF,1150,catapult_fpga_latency
Throughput,2.9240193570081434,catapult,LUT,5143,FF,1150,catapult_fpga_latency
Throughput,2.9240193570081434,catapult,FF,1150,FF,1150,catapult_fpga_latency
Throughput,2.9240193570081434,catapult,DSP,52,FF,1150,catapult_fpga_latency
Throughput,2.9240193570081434,catapult,BRAM,1,FF,1150,catapult_fpga_latency
Throughput,2.928197665055182,catapult,CLB,1458,FF,1438,catapult_fpga_latency
Throughput,2.928197665055182,catapult,LUT,7120,FF,1438,catapult_fpga_latency
Throughput,2.928197665055182,catapult,FF,1438,FF,1438,catapult_fpga_latency
Throughput,2.928197665055182,catapult,DSP,52,FF,1438,catapult_fpga_latency
Throughput,2.928197665055182,catapult,BRAM,1,FF,1438,catapult_fpga_latency
Throughput,2.8546878256128303,catapult,CLB,1683,FF,1043,catapult_fpga_latency
Throughput,2.8546878256128303,catapult,LUT,7320,FF,1043,catapult_fpga_latency
Throughput,2.8546878256128303,catapult,FF,1043,FF,1043,catapult_fpga_latency
Throughput,2.8546878256128303,catapult,DSP,125,FF,1043,catapult_fpga_latency
Throughput,2.8546878256128303,catapult,BRAM,1,FF,1043,catapult_fpga_latency
Throughput,2.9745880939136953,catapult,CLB,1758,FF,1112,catapult_fpga_latency
Throughput,2.9745880939136953,catapult,LUT,7937,FF,1112,catapult_fpga_latency
Throughput,2.9745880939136953,catapult,FF,1112,FF,1112,catapult_fpga_latency
Throughput,2.9745880939136953,catapult,DSP,125,FF,1112,catapult_fpga_latency
Throughput,2.9745880939136953,catapult,BRAM,1,FF,1112,catapult_fpga_latency
Throughput,2.98526176267766,catapult,CLB,1968,FF,1065,catapult_fpga_latency
Throughput,2.98526176267766,catapult,LUT,9081,FF,1065,catapult_fpga_latency
Throughput,2.98526176267766,catapult,FF,1065,FF,1065,catapult_fpga_latency
Throughput,2.98526176267766,catapult,DSP,125,FF,1065,catapult_fpga_latency
Throughput,2.98526176267766,catapult,BRAM,1,FF,1065,catapult_fpga_latency
Throughput,2.9551176727857307,catapult,CLB,2313,FF,1154,catapult_fpga_latency
Throughput,2.9551176727857307,catapult,LUT,11400,FF,1154,catapult_fpga_latency
Throughput,2.9551176727857307,catapult,FF,1154,FF,1154,catapult_fpga_latency
Throughput,2.9551176727857307,catapult,DSP,125,FF,1154,catapult_fpga_latency
Throughput,2.9551176727857307,catapult,BRAM,1,FF,1154,catapult_fpga_latency
Throughput,2.8159257496698324,catapult,CLB,1709,FF,790,catapult_fpga_latency
Throughput,2.8159257496698324,catapult,LUT,6757,FF,790,catapult_fpga_latency
Throughput,2.8159257496698324,catapult,FF,790,FF,790,catapult_fpga_latency
Throughput,2.8159257496698324,catapult,DSP,155,FF,790,catapult_fpga_latency
Throughput,2.8159257496698324,catapult,BRAM,1,FF,790,catapult_fpga_latency
Throughput,3.0619056075739297,catapult,CLB,1690,FF,755,catapult_fpga_latency
Throughput,3.0619056075739297,catapult,LUT,7022,FF,755,catapult_fpga_latency
Throughput,3.0619056075739297,catapult,FF,755,FF,755,catapult_fpga_latency
Throughput,3.0619056075739297,catapult,DSP,155,FF,755,catapult_fpga_latency
Throughput,3.0619056075739297,catapult,BRAM,1,FF,755,catapult_fpga_latency
Throughput,3.0592640634368995,catapult,CLB,1725,FF,850,catapult_fpga_latency
Throughput,3.0592640634368995,catapult,LUT,7930,FF,850,catapult_fpga_latency
Throughput,3.0592640634368995,catapult,FF,850,FF,850,catapult_fpga_latency
Throughput,3.0592640634368995,catapult,DSP,155,FF,850,catapult_fpga_latency
Throughput,3.0592640634368995,catapult,BRAM,1,FF,850,catapult_fpga_latency
Throughput,3.0629653793023177,catapult,CLB,2240,FF,1264,catapult_fpga_latency
Throughput,3.0629653793023177,catapult,LUT,9505,FF,1264,catapult_fpga_latency
Throughput,3.0629653793023177,catapult,FF,1264,FF,1264,catapult_fpga_latency
Throughput,3.0629653793023177,catapult,DSP,155,FF,1264,catapult_fpga_latency
Throughput,3.0629653793023177,catapult,BRAM,1,FF,1264,catapult_fpga_latency
Throughput,3.0461800901669305,catapult,CLB,602,FF,874,catapult_fpga_latency
Throughput,3.0461800901669305,catapult,LUT,3374,FF,874,catapult_fpga_latency
Throughput,3.0461800901669305,catapult,FF,874,FF,874,catapult_fpga_latency
Throughput,3.0461800901669305,catapult,DSP,17,FF,874,catapult_fpga_latency
Throughput,3.0461800901669305,catapult,BRAM,1,FF,874,catapult_fpga_latency
Throughput,2.9731200218821634,catapult,CLB,634,FF,873,catapult_fpga_latency
Throughput,2.9731200218821634,catapult,LUT,3758,FF,873,catapult_fpga_latency
Throughput,2.9731200218821634,catapult,FF,873,FF,873,catapult_fpga_latency
Throughput,2.9731200218821634,catapult,DSP,17,FF,873,catapult_fpga_latency
Throughput,2.9731200218821634,catapult,BRAM,1,FF,873,catapult_fpga_latency
Throughput,2.8678522367813524,catapult,CLB,851,FF,992,catapult_fpga_latency
Throughput,2.8678522367813524,catapult,LUT,4831,FF,992,catapult_fpga_latency
Throughput,2.8678522367813524,catapult,FF,992,FF,992,catapult_fpga_latency
Throughput,2.8678522367813524,catapult,DSP,17,FF,992,catapult_fpga_latency
Throughput,2.8678522367813524,catapult,BRAM,1,FF,992,catapult_fpga_latency
Throughput,2.955318539008727,catapult,CLB,1093,FF,1311,catapult_fpga_latency
Throughput,2.955318539008727,catapult,LUT,6683,FF,1311,catapult_fpga_latency
Throughput,2.955318539008727,catapult,FF,1311,FF,1311,catapult_fpga_latency
Throughput,2.955318539008727,catapult,DSP,17,FF,1311,catapult_fpga_latency
Throughput,2.955318539008727,catapult,BRAM,1,FF,1311,catapult_fpga_latency
Throughput,2.976642287966328,catapult,CLB,964,FF,1244,catapult_fpga_latency
Throughput,2.976642287966328,catapult,LUT,5154,FF,1244,catapult_fpga_latency
Throughput,2.976642287966328,catapult,FF,1244,FF,1244,catapult_fpga_latency
Throughput,2.976642287966328,catapult,DSP,34,FF,1244,catapult_fpga_latency
Throughput,2.976642287966328,catapult,BRAM,1,FF,1244,catapult_fpga_latency
Throughput,2.910852239318628,catapult,CLB,1064,FF,1286,catapult_fpga_latency
Throughput,2.910852239318628,catapult,LUT,5871,FF,1286,catapult_fpga_latency
Throughput,2.910852239318628,catapult,FF,1286,FF,1286,catapult_fpga_latency
Throughput,2.910852239318628,catapult,DSP,35,FF,1286,catapult_fpga_latency
Throughput,2.910852239318628,catapult,BRAM,1,FF,1286,catapult_fpga_latency
Throughput,2.895051488490723,catapult,CLB,1260,FF,1322,catapult_fpga_latency
Throughput,2.895051488490723,catapult,LUT,7078,FF,1322,catapult_fpga_latency
Throughput,2.895051488490723,catapult,FF,1322,FF,1322,catapult_fpga_latency
Throughput,2.895051488490723,catapult,DSP,35,FF,1322,catapult_fpga_latency
Throughput,2.895051488490723,catapult,BRAM,1,FF,1322,catapult_fpga_latency
Throughput,2.885403321676304,catapult,CLB,1711,FF,1584,catapult_fpga_latency
Throughput,2.885403321676304,catapult,LUT,10409,FF,1584,catapult_fpga_latency
Throughput,2.885403321676304,catapult,FF,1584,FF,1584,catapult_fpga_latency
Throughput,2.885403321676304,catapult,DSP,35,FF,1584,catapult_fpga_latency
Throughput,2.885403321676304,catapult,BRAM,1,FF,1584,catapult_fpga_latency
Throughput,2.9465843194568855,catapult,CLB,1093,FF,1452,catapult_fpga_latency
Throughput,2.9465843194568855,catapult,LUT,5571,FF,1452,catapult_fpga_latency
Throughput,2.9465843194568855,catapult,FF,1452,FF,1452,catapult_fpga_latency
Throughput,2.9465843194568855,catapult,DSP,52,FF,1452,catapult_fpga_latency
Throughput,2.9465843194568855,catapult,BRAM,1,FF,1452,catapult_fpga_latency
Throughput,3.0674093887266567,catapult,CLB,1060,FF,1488,catapult_fpga_latency
Throughput,3.0674093887266567,catapult,LUT,5958,FF,1488,catapult_fpga_latency
Throughput,3.0674093887266567,catapult,FF,1488,FF,1488,catapult_fpga_latency
Throughput,3.0674093887266567,catapult,DSP,52,FF,1488,catapult_fpga_latency
Throughput,3.0674093887266567,catapult,BRAM,1,FF,1488,catapult_fpga_latency
Throughput,2.847907499964401,catapult,CLB,1309,FF,1516,catapult_fpga_latency
Throughput,2.847907499964401,catapult,LUT,7478,FF,1516,catapult_fpga_latency
Throughput,2.847907499964401,catapult,FF,1516,FF,1516,catapult_fpga_latency
Throughput,2.847907499964401,catapult,DSP,52,FF,1516,catapult_fpga_latency
Throughput,2.847907499964401,catapult,BRAM,1,FF,1516,catapult_fpga_latency
Throughput,2.848061609268732,catapult,CLB,1788,FF,1820,catapult_fpga_latency
Throughput,2.848061609268732,catapult,LUT,10581,FF,1820,catapult_fpga_latency
Throughput,2.848061609268732,catapult,FF,1820,FF,1820,catapult_fpga_latency
Throughput,2.848061609268732,catapult,DSP,52,FF,1820,catapult_fpga_latency
Throughput,2.848061609268732,catapult,BRAM,1,FF,1820,catapult_fpga_latency
Throughput,2.9701970428718245,catapult,CLB,2133,FF,1308,catapult_fpga_latency
Throughput,2.9701970428718245,catapult,LUT,10094,FF,1308,catapult_fpga_latency
Throughput,2.9701970428718245,catapult,FF,1308,FF,1308,catapult_fpga_latency
Throughput,2.9701970428718245,catapult,DSP,125,FF,1308,catapult_fpga_latency
Throughput,2.9701970428718245,catapult,BRAM,1,FF,1308,catapult_fpga_latency
Throughput,3.039061051697468,catapult,CLB,2055,FF,1430,catapult_fpga_latency
Throughput,3.039061051697468,catapult,LUT,10580,FF,1430,catapult_fpga_latency
Throughput,3.039061051697468,catapult,FF,1430,FF,1430,catapult_fpga_latency
Throughput,3.039061051697468,catapult,DSP,125,FF,1430,catapult_fpga_latency
Throughput,3.039061051697468,catapult,BRAM,1,FF,1430,catapult_fpga_latency
Throughput,3.0728291230452967,catapult,CLB,2644,FF,1501,catapult_fpga_latency
Throughput,3.0728291230452967,catapult,LUT,12950,FF,1501,catapult_fpga_latency
Throughput,3.0728291230452967,catapult,FF,1501,FF,1501,catapult_fpga_latency
Throughput,3.0728291230452967,catapult,DSP,125,FF,1501,catapult_fpga_latency
Throughput,3.0728291230452967,catapult,BRAM,1,FF,1501,catapult_fpga_latency
Throughput,3.042565491222198,catapult,CLB,2977,FF,1528,catapult_fpga_latency
Throughput,3.042565491222198,catapult,LUT,16213,FF,1528,catapult_fpga_latency
Throughput,3.042565491222198,catapult,FF,1528,FF,1528,catapult_fpga_latency
Throughput,3.042565491222198,catapult,DSP,125,FF,1528,catapult_fpga_latency
Throughput,3.042565491222198,catapult,BRAM,1,FF,1528,catapult_fpga_latency
Throughput,2.9092432476464225,catapult,CLB,2021,FF,1234,catapult_fpga_latency
Throughput,2.9092432476464225,catapult,LUT,8453,FF,1234,catapult_fpga_latency
Throughput,2.9092432476464225,catapult,FF,1234,FF,1234,catapult_fpga_latency
Throughput,2.9092432476464225,catapult,DSP,155,FF,1234,catapult_fpga_latency
Throughput,2.9092432476464225,catapult,BRAM,1,FF,1234,catapult_fpga_latency
Throughput,3.006460884440663,catapult,CLB,2135,FF,1266,catapult_fpga_latency
Throughput,3.006460884440663,catapult,LUT,9602,FF,1266,catapult_fpga_latency
Throughput,3.006460884440663,catapult,FF,1266,FF,1266,catapult_fpga_latency
Throughput,3.006460884440663,catapult,DSP,155,FF,1266,catapult_fpga_latency
Throughput,3.006460884440663,catapult,BRAM,1,FF,1266,catapult_fpga_latency
Throughput,2.5820911323244244,catapult,CLB,2253,FF,1556,catapult_fpga_latency
Throughput,2.5820911323244244,catapult,LUT,10854,FF,1556,catapult_fpga_latency
Throughput,2.5820911323244244,catapult,FF,1556,FF,1556,catapult_fpga_latency
Throughput,2.5820911323244244,catapult,DSP,155,FF,1556,catapult_fpga_latency
Throughput,2.5820911323244244,catapult,BRAM,1,FF,1556,catapult_fpga_latency
Throughput,2.8110733802595185,catapult,CLB,2771,FF,1645,catapult_fpga_latency
Throughput,2.8110733802595185,catapult,LUT,13613,FF,1645,catapult_fpga_latency
Throughput,2.8110733802595185,catapult,FF,1645,FF,1645,catapult_fpga_latency
Throughput,2.8110733802595185,catapult,DSP,155,FF,1645,catapult_fpga_latency
Throughput,2.8110733802595185,catapult,BRAM,1,FF,1645,catapult_fpga_latency
Throughput,3.195766248873492,catapult,CLB,544,FF,707,catapult_fpga_latency
Throughput,3.195766248873492,catapult,LUT,3162,FF,707,catapult_fpga_latency
Throughput,3.195766248873492,catapult,FF,707,FF,707,catapult_fpga_latency
Throughput,3.195766248873492,catapult,DSP,17,FF,707,catapult_fpga_latency
Throughput,3.195766248873492,catapult,BRAM,1,FF,707,catapult_fpga_latency
Throughput,3.1122107589125934,catapult,CLB,673,FF,771,catapult_fpga_latency
Throughput,3.1122107589125934,catapult,LUT,3438,FF,771,catapult_fpga_latency
Throughput,3.1122107589125934,catapult,FF,771,FF,771,catapult_fpga_latency
Throughput,3.1122107589125934,catapult,DSP,17,FF,771,catapult_fpga_latency
Throughput,3.1122107589125934,catapult,BRAM,1,FF,771,catapult_fpga_latency
Throughput,3.089996137504828,catapult,CLB,776,FF,822,catapult_fpga_latency
Throughput,3.089996137504828,catapult,LUT,4191,FF,822,catapult_fpga_latency
Throughput,3.089996137504828,catapult,FF,822,FF,822,catapult_fpga_latency
Throughput,3.089996137504828,catapult,DSP,17,FF,822,catapult_fpga_latency
Throughput,3.089996137504828,catapult,BRAM,1,FF,822,catapult_fpga_latency
Throughput,3.2147105153180955,catapult,CLB,965,FF,872,catapult_fpga_latency
Throughput,3.2147105153180955,catapult,LUT,5755,FF,872,catapult_fpga_latency
Throughput,3.2147105153180955,catapult,FF,872,FF,872,catapult_fpga_latency
Throughput,3.2147105153180955,catapult,DSP,17,FF,872,catapult_fpga_latency
Throughput,3.2147105153180955,catapult,BRAM,1,FF,872,catapult_fpga_latency
Throughput,2.8699510386352807,catapult,CLB,840,FF,1122,catapult_fpga_latency
Throughput,2.8699510386352807,catapult,LUT,4492,FF,1122,catapult_fpga_latency
Throughput,2.8699510386352807,catapult,FF,1122,FF,1122,catapult_fpga_latency
Throughput,2.8699510386352807,catapult,DSP,35,FF,1122,catapult_fpga_latency
Throughput,2.8699510386352807,catapult,BRAM,1,FF,1122,catapult_fpga_latency
Throughput,3.0889271229423882,catapult,CLB,942,FF,1060,catapult_fpga_latency
Throughput,3.0889271229423882,catapult,LUT,5170,FF,1060,catapult_fpga_latency
Throughput,3.0889271229423882,catapult,FF,1060,FF,1060,catapult_fpga_latency
Throughput,3.0889271229423882,catapult,DSP,35,FF,1060,catapult_fpga_latency
Throughput,3.0889271229423882,catapult,BRAM,1,FF,1060,catapult_fpga_latency
Throughput,2.892062445412321,catapult,CLB,1120,FF,1182,catapult_fpga_latency
Throughput,2.892062445412321,catapult,LUT,6360,FF,1182,catapult_fpga_latency
Throughput,2.892062445412321,catapult,FF,1182,FF,1182,catapult_fpga_latency
Throughput,2.892062445412321,catapult,DSP,35,FF,1182,catapult_fpga_latency
Throughput,2.892062445412321,catapult,BRAM,1,FF,1182,catapult_fpga_latency
Throughput,3.0948062960739287,catapult,CLB,1388,FF,1182,catapult_fpga_latency
Throughput,3.0948062960739287,catapult,LUT,8282,FF,1182,catapult_fpga_latency
Throughput,3.0948062960739287,catapult,FF,1182,FF,1182,catapult_fpga_latency
Throughput,3.0948062960739287,catapult,DSP,35,FF,1182,catapult_fpga_latency
Throughput,3.0948062960739287,catapult,BRAM,1,FF,1182,catapult_fpga_latency
Throughput,3.048064935975396,catapult,CLB,958,FF,1162,catapult_fpga_latency
Throughput,3.048064935975396,catapult,LUT,5195,FF,1162,catapult_fpga_latency
Throughput,3.048064935975396,catapult,FF,1162,FF,1162,catapult_fpga_latency
Throughput,3.048064935975396,catapult,DSP,52,FF,1162,catapult_fpga_latency
Throughput,3.048064935975396,catapult,BRAM,1,FF,1162,catapult_fpga_latency
Throughput,3.1494575059446013,catapult,CLB,1026,FF,1183,catapult_fpga_latency
Throughput,3.1494575059446013,catapult,LUT,5667,FF,1183,catapult_fpga_latency
Throughput,3.1494575059446013,catapult,FF,1183,FF,1183,catapult_fpga_latency
Throughput,3.1494575059446013,catapult,DSP,52,FF,1183,catapult_fpga_latency
Throughput,3.1494575059446013,catapult,BRAM,1,FF,1183,catapult_fpga_latency
Throughput,3.0001920122887866,catapult,CLB,1240,FF,1238,catapult_fpga_latency
Throughput,3.0001920122887866,catapult,LUT,6780,FF,1238,catapult_fpga_latency
Throughput,3.0001920122887866,catapult,FF,1238,FF,1238,catapult_fpga_latency
Throughput,3.0001920122887866,catapult,DSP,52,FF,1238,catapult_fpga_latency
Throughput,3.0001920122887866,catapult,BRAM,1,FF,1238,catapult_fpga_latency
Throughput,2.9317087757770492,catapult,CLB,1594,FF,1353,catapult_fpga_latency
Throughput,2.9317087757770492,catapult,LUT,9023,FF,1353,catapult_fpga_latency
Throughput,2.9317087757770492,catapult,FF,1353,FF,1353,catapult_fpga_latency
Throughput,2.9317087757770492,catapult,DSP,52,FF,1353,catapult_fpga_latency
Throughput,2.9317087757770492,catapult,BRAM,1,FF,1353,catapult_fpga_latency
Throughput,2.92177246404759,catapult,CLB,1759,FF,1117,catapult_fpga_latency
Throughput,2.92177246404759,catapult,LUT,8378,FF,1117,catapult_fpga_latency
Throughput,2.92177246404759,catapult,FF,1117,FF,1117,catapult_fpga_latency
Throughput,2.92177246404759,catapult,DSP,125,FF,1117,catapult_fpga_latency
Throughput,2.92177246404759,catapult,BRAM,1,FF,1117,catapult_fpga_latency
Throughput,3.059966156774306,catapult,CLB,1898,FF,1210,catapult_fpga_latency
Throughput,3.059966156774306,catapult,LUT,9194,FF,1210,catapult_fpga_latency
Throughput,3.059966156774306,catapult,FF,1210,FF,1210,catapult_fpga_latency
Throughput,3.059966156774306,catapult,DSP,125,FF,1210,catapult_fpga_latency
Throughput,3.059966156774306,catapult,BRAM,1,FF,1210,catapult_fpga_latency
Throughput,3.03953215521067,catapult,CLB,2260,FF,1187,catapult_fpga_latency
Throughput,3.03953215521067,catapult,LUT,11191,FF,1187,catapult_fpga_latency
Throughput,3.03953215521067,catapult,FF,1187,FF,1187,catapult_fpga_latency
Throughput,3.03953215521067,catapult,DSP,125,FF,1187,catapult_fpga_latency
Throughput,3.03953215521067,catapult,BRAM,1,FF,1187,catapult_fpga_latency
Throughput,3.119161319904304,catapult,CLB,2760,FF,1188,catapult_fpga_latency
Throughput,3.119161319904304,catapult,LUT,14869,FF,1188,catapult_fpga_latency
Throughput,3.119161319904304,catapult,FF,1188,FF,1188,catapult_fpga_latency
Throughput,3.119161319904304,catapult,DSP,125,FF,1188,catapult_fpga_latency
Throughput,3.119161319904304,catapult,BRAM,1,FF,1188,catapult_fpga_latency
Throughput,3.0593576572662804,catapult,CLB,1826,FF,804,catapult_fpga_latency
Throughput,3.0593576572662804,catapult,LUT,8197,FF,804,catapult_fpga_latency
Throughput,3.0593576572662804,catapult,FF,804,FF,804,catapult_fpga_latency
Throughput,3.0593576572662804,catapult,DSP,155,FF,804,catapult_fpga_latency
Throughput,3.0593576572662804,catapult,BRAM,1,FF,804,catapult_fpga_latency
Throughput,2.9886699522111675,catapult,CLB,1849,FF,833,catapult_fpga_latency
Throughput,2.9886699522111675,catapult,LUT,8836,FF,833,catapult_fpga_latency
Throughput,2.9886699522111675,catapult,FF,833,FF,833,catapult_fpga_latency
Throughput,2.9886699522111675,catapult,DSP,155,FF,833,catapult_fpga_latency
Throughput,2.9886699522111675,catapult,BRAM,1,FF,833,catapult_fpga_latency
Throughput,3.1174499259605644,catapult,CLB,1986,FF,870,catapult_fpga_latency
Throughput,3.1174499259605644,catapult,LUT,9431,FF,870,catapult_fpga_latency
Throughput,3.1174499259605644,catapult,FF,870,FF,870,catapult_fpga_latency
Throughput,3.1174499259605644,catapult,DSP,155,FF,870,catapult_fpga_latency
Throughput,3.1174499259605644,catapult,BRAM,1,FF,870,catapult_fpga_latency
Throughput,3.098200565111783,catapult,CLB,2417,FF,1310,catapult_fpga_latency
Throughput,3.098200565111783,catapult,LUT,11536,FF,1310,catapult_fpga_latency
Throughput,3.098200565111783,catapult,FF,1310,FF,1310,catapult_fpga_latency
Throughput,3.098200565111783,catapult,DSP,155,FF,1310,catapult_fpga_latency
Throughput,3.098200565111783,catapult,BRAM,1,FF,1310,catapult_fpga_latency
Throughput,3.037261119412958,catapult,CLB,632,FF,1149,catapult_fpga_latency
Throughput,3.037261119412958,catapult,LUT,3711,FF,1149,catapult_fpga_latency
Throughput,3.037261119412958,catapult,FF,1149,FF,1149,catapult_fpga_latency
Throughput,3.037261119412958,catapult,DSP,17,FF,1149,catapult_fpga_latency
Throughput,3.037261119412958,catapult,BRAM,1,FF,1149,catapult_fpga_latency
Throughput,3.151641217163838,catapult,CLB,757,FF,1116,catapult_fpga_latency
Throughput,3.151641217163838,catapult,LUT,4394,FF,1116,catapult_fpga_latency
Throughput,3.151641217163838,catapult,FF,1116,FF,1116,catapult_fpga_latency
Throughput,3.151641217163838,catapult,DSP,17,FF,1116,catapult_fpga_latency
Throughput,3.151641217163838,catapult,BRAM,1,FF,1116,catapult_fpga_latency
Throughput,3.218445555165766,catapult,CLB,968,FF,1258,catapult_fpga_latency
Throughput,3.218445555165766,catapult,LUT,5707,FF,1258,catapult_fpga_latency
Throughput,3.218445555165766,catapult,FF,1258,FF,1258,catapult_fpga_latency
Throughput,3.218445555165766,catapult,DSP,17,FF,1258,catapult_fpga_latency
Throughput,3.218445555165766,catapult,BRAM,1,FF,1258,catapult_fpga_latency
Throughput,3.0640822154540053,catapult,CLB,1414,FF,1536,catapult_fpga_latency
Throughput,3.0640822154540053,catapult,LUT,8535,FF,1536,catapult_fpga_latency
Throughput,3.0640822154540053,catapult,FF,1536,FF,1536,catapult_fpga_latency
Throughput,3.0640822154540053,catapult,DSP,17,FF,1536,catapult_fpga_latency
Throughput,3.0640822154540053,catapult,BRAM,1,FF,1536,catapult_fpga_latency
Throughput,2.812551856424853,catapult,CLB,1105,FF,1519,catapult_fpga_latency
Throughput,2.812551856424853,catapult,LUT,5954,FF,1519,catapult_fpga_latency
Throughput,2.812551856424853,catapult,FF,1519,FF,1519,catapult_fpga_latency
Throughput,2.812551856424853,catapult,DSP,35,FF,1519,catapult_fpga_latency
Throughput,2.812551856424853,catapult,BRAM,1,FF,1519,catapult_fpga_latency
Throughput,2.8812382409464288,catapult,CLB,1123,FF,1407,catapult_fpga_latency
Throughput,2.8812382409464288,catapult,LUT,6776,FF,1407,catapult_fpga_latency
Throughput,2.8812382409464288,catapult,FF,1407,FF,1407,catapult_fpga_latency
Throughput,2.8812382409464288,catapult,DSP,35,FF,1407,catapult_fpga_latency
Throughput,2.8812382409464288,catapult,BRAM,1,FF,1407,catapult_fpga_latency
Throughput,2.8787002092815053,catapult,CLB,1512,FF,1614,catapult_fpga_latency
Throughput,2.8787002092815053,catapult,LUT,9062,FF,1614,catapult_fpga_latency
Throughput,2.8787002092815053,catapult,FF,1614,FF,1614,catapult_fpga_latency
Throughput,2.8787002092815053,catapult,DSP,35,FF,1614,catapult_fpga_latency
Throughput,2.8787002092815053,catapult,BRAM,1,FF,1614,catapult_fpga_latency
Throughput,3.036025478325814,catapult,CLB,2296,FF,1828,catapult_fpga_latency
Throughput,3.036025478325814,catapult,LUT,13764,FF,1828,catapult_fpga_latency
Throughput,3.036025478325814,catapult,FF,1828,FF,1828,catapult_fpga_latency
Throughput,3.036025478325814,catapult,DSP,35,FF,1828,catapult_fpga_latency
Throughput,3.036025478325814,catapult,BRAM,1,FF,1828,catapult_fpga_latency
Throughput,2.978371069294781,catapult,CLB,1226,FF,1597,catapult_fpga_latency
Throughput,2.978371069294781,catapult,LUT,6452,FF,1597,catapult_fpga_latency
Throughput,2.978371069294781,catapult,FF,1597,FF,1597,catapult_fpga_latency
Throughput,2.978371069294781,catapult,DSP,52,FF,1597,catapult_fpga_latency
Throughput,2.978371069294781,catapult,BRAM,1,FF,1597,catapult_fpga_latency
Throughput,3.023760711672321,catapult,CLB,1281,FF,1558,catapult_fpga_latency
Throughput,3.023760711672321,catapult,LUT,6893,FF,1558,catapult_fpga_latency
Throughput,3.023760711672321,catapult,FF,1558,FF,1558,catapult_fpga_latency
Throughput,3.023760711672321,catapult,DSP,52,FF,1558,catapult_fpga_latency
Throughput,3.023760711672321,catapult,BRAM,1,FF,1558,catapult_fpga_latency
Throughput,2.947209581967793,catapult,CLB,1593,FF,1749,catapult_fpga_latency
Throughput,2.947209581967793,catapult,LUT,8831,FF,1749,catapult_fpga_latency
Throughput,2.947209581967793,catapult,FF,1749,FF,1749,catapult_fpga_latency
Throughput,2.947209581967793,catapult,DSP,52,FF,1749,catapult_fpga_latency
Throughput,2.947209581967793,catapult,BRAM,1,FF,1749,catapult_fpga_latency
Throughput,3.092298938723004,catapult,CLB,2584,FF,2062,catapult_fpga_latency
Throughput,3.092298938723004,catapult,LUT,15039,FF,2062,catapult_fpga_latency
Throughput,3.092298938723004,catapult,FF,2062,FF,2062,catapult_fpga_latency
Throughput,3.092298938723004,catapult,DSP,52,FF,2062,catapult_fpga_latency
Throughput,3.092298938723004,catapult,BRAM,1,FF,2062,catapult_fpga_latency
Throughput,3.033446784243064,catapult,CLB,2034,FF,1575,catapult_fpga_latency
Throughput,3.033446784243064,catapult,LUT,10546,FF,1575,catapult_fpga_latency
Throughput,3.033446784243064,catapult,FF,1575,FF,1575,catapult_fpga_latency
Throughput,3.033446784243064,catapult,DSP,125,FF,1575,catapult_fpga_latency
Throughput,3.033446784243064,catapult,BRAM,1,FF,1575,catapult_fpga_latency
Throughput,2.807679565146589,catapult,CLB,2522,FF,1623,catapult_fpga_latency
Throughput,2.807679565146589,catapult,LUT,12393,FF,1623,catapult_fpga_latency
Throughput,2.807679565146589,catapult,FF,1623,FF,1623,catapult_fpga_latency
Throughput,2.807679565146589,catapult,DSP,125,FF,1623,catapult_fpga_latency
Throughput,2.807679565146589,catapult,BRAM,1,FF,1623,catapult_fpga_latency
Throughput,2.937703068724626,catapult,CLB,2582,FF,1709,catapult_fpga_latency
Throughput,2.937703068724626,catapult,LUT,13935,FF,1709,catapult_fpga_latency
Throughput,2.937703068724626,catapult,FF,1709,FF,1709,catapult_fpga_latency
Throughput,2.937703068724626,catapult,DSP,125,FF,1709,catapult_fpga_latency
Throughput,2.937703068724626,catapult,BRAM,1,FF,1709,catapult_fpga_latency
Throughput,2.9326029196994665,catapult,CLB,3439,FF,1922,catapult_fpga_latency
Throughput,2.9326029196994665,catapult,LUT,19823,FF,1922,catapult_fpga_latency
Throughput,2.9326029196994665,catapult,FF,1922,FF,1922,catapult_fpga_latency
Throughput,2.9326029196994665,catapult,DSP,125,FF,1922,catapult_fpga_latency
Throughput,2.9326029196994665,catapult,BRAM,1,FF,1922,catapult_fpga_latency
Throughput,2.954855714395466,catapult,CLB,2082,FF,1514,catapult_fpga_latency
Throughput,2.954855714395466,catapult,LUT,9430,FF,1514,catapult_fpga_latency
Throughput,2.954855714395466,catapult,FF,1514,FF,1514,catapult_fpga_latency
Throughput,2.954855714395466,catapult,DSP,155,FF,1514,catapult_fpga_latency
Throughput,2.954855714395466,catapult,BRAM,1,FF,1514,catapult_fpga_latency
Throughput,3.0150541654480825,catapult,CLB,2513,FF,1733,catapult_fpga_latency
Throughput,3.0150541654480825,catapult,LUT,12863,FF,1733,catapult_fpga_latency
Throughput,3.0150541654480825,catapult,FF,1733,FF,1733,catapult_fpga_latency
Throughput,3.0150541654480825,catapult,DSP,155,FF,1733,catapult_fpga_latency
Throughput,3.0150541654480825,catapult,BRAM,1,FF,1733,catapult_fpga_latency
Throughput,3.0083059326801296,catapult,CLB,3497,FF,1913,catapult_fpga_latency
Throughput,3.0083059326801296,catapult,LUT,18536,FF,1913,catapult_fpga_latency
Throughput,3.0083059326801296,catapult,FF,1913,FF,1913,catapult_fpga_latency
Throughput,3.0083059326801296,catapult,DSP,155,FF,1913,catapult_fpga_latency
Throughput,3.0083059326801296,catapult,BRAM,1,FF,1913,catapult_fpga_latency
