Loading plugins phase: Elapsed time ==> 0s.360ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\Henry Alberto\Desktop\Protocolos\Half_Slave.cydsn\Half_Slave.cyprj -d CY8C5868AXI-LP035 -s C:\Users\Henry Alberto\Desktop\Protocolos\Half_Slave.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 3s.355ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.080ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Half_Slave.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Henry Alberto\Desktop\Protocolos\Half_Slave.cydsn\Half_Slave.cyprj -dcpsoc3 Half_Slave.v -verilog
======================================================================

======================================================================
Compiling:  Half_Slave.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Henry Alberto\Desktop\Protocolos\Half_Slave.cydsn\Half_Slave.cyprj -dcpsoc3 Half_Slave.v -verilog
======================================================================

======================================================================
Compiling:  Half_Slave.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Henry Alberto\Desktop\Protocolos\Half_Slave.cydsn\Half_Slave.cyprj -dcpsoc3 -verilog Half_Slave.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Thu Sep 22 05:08:25 2016


======================================================================
Compiling:  Half_Slave.v
Program  :   vpp
Options  :    -yv2 -q10 Half_Slave.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Thu Sep 22 05:08:25 2016

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Half_Slave.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Half_Slave.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Henry Alberto\Desktop\Protocolos\Half_Slave.cydsn\Half_Slave.cyprj -dcpsoc3 -verilog Half_Slave.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Thu Sep 22 05:08:26 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Henry Alberto\Desktop\Protocolos\Half_Slave.cydsn\codegentemp\Half_Slave.ctl'.
Linking 'C:\Users\Henry Alberto\Desktop\Protocolos\Half_Slave.cydsn\codegentemp\Half_Slave.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  Half_Slave.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Henry Alberto\Desktop\Protocolos\Half_Slave.cydsn\Half_Slave.cyprj -dcpsoc3 -verilog Half_Slave.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Thu Sep 22 05:08:26 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Henry Alberto\Desktop\Protocolos\Half_Slave.cydsn\codegentemp\Half_Slave.ctl'.
Linking 'C:\Users\Henry Alberto\Desktop\Protocolos\Half_Slave.cydsn\codegentemp\Half_Slave.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_54
	Net_55
	\RECIBE:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\RECIBE:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\RECIBE:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\RECIBE:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_50
	\RECIBE:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\RECIBE:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\RECIBE:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\RECIBE:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\RECIBE:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\RECIBE:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\RECIBE:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\RECIBE:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\RECIBE:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\RECIBE:BUART:sRX:MODULE_5:g1:a0:xeq\
	\RECIBE:BUART:sRX:MODULE_5:g1:a0:xlt\
	\RECIBE:BUART:sRX:MODULE_5:g1:a0:xlte\
	\RECIBE:BUART:sRX:MODULE_5:g1:a0:xgt\
	\RECIBE:BUART:sRX:MODULE_5:g1:a0:xgte\
	\RECIBE:BUART:sRX:MODULE_5:lt\
	\RECIBE:BUART:sRX:MODULE_5:eq\
	\RECIBE:BUART:sRX:MODULE_5:gt\
	\RECIBE:BUART:sRX:MODULE_5:gte\
	\RECIBE:BUART:sRX:MODULE_5:lte\
	\RECIBE:BUART:sRX:MODULE_6:g2:a0:gta_0\
	\RECIBE:BUART:sRX:MODULE_7:g2:a0:gta_0\


Deleted 28 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \LCD_Char_1:tmpOE__LCDPort_net_5\ to \LCD_Char_1:tmpOE__LCDPort_net_6\
Aliasing \LCD_Char_1:tmpOE__LCDPort_net_4\ to \LCD_Char_1:tmpOE__LCDPort_net_6\
Aliasing \LCD_Char_1:tmpOE__LCDPort_net_3\ to \LCD_Char_1:tmpOE__LCDPort_net_6\
Aliasing \LCD_Char_1:tmpOE__LCDPort_net_2\ to \LCD_Char_1:tmpOE__LCDPort_net_6\
Aliasing \LCD_Char_1:tmpOE__LCDPort_net_1\ to \LCD_Char_1:tmpOE__LCDPort_net_6\
Aliasing \LCD_Char_1:tmpOE__LCDPort_net_0\ to \LCD_Char_1:tmpOE__LCDPort_net_6\
Aliasing one to \LCD_Char_1:tmpOE__LCDPort_net_6\
Aliasing \RECIBE:BUART:FinalParityType_1\ to zero
Aliasing \RECIBE:BUART:FinalParityType_0\ to zero
Aliasing \RECIBE:BUART:FinalAddrMode_2\ to zero
Aliasing \RECIBE:BUART:FinalAddrMode_1\ to zero
Aliasing \RECIBE:BUART:FinalAddrMode_0\ to zero
Aliasing \RECIBE:BUART:tx_ctrl_mark\ to zero
Aliasing \RECIBE:BUART:rx_count7_bit8_wire\ to zero
Aliasing \RECIBE:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to \LCD_Char_1:tmpOE__LCDPort_net_6\
Aliasing \RECIBE:BUART:sRX:s23Poll:MODIN2_1\ to \RECIBE:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \RECIBE:BUART:sRX:s23Poll:MODIN2_0\ to \RECIBE:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \RECIBE:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to zero
Aliasing \RECIBE:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to \LCD_Char_1:tmpOE__LCDPort_net_6\
Aliasing \RECIBE:BUART:sRX:s23Poll:MODIN3_1\ to \RECIBE:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \RECIBE:BUART:sRX:s23Poll:MODIN3_0\ to \RECIBE:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \RECIBE:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to \LCD_Char_1:tmpOE__LCDPort_net_6\
Aliasing \RECIBE:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to zero
Aliasing \RECIBE:BUART:sRX:MODULE_4:g2:a0:newa_6\ to zero
Aliasing \RECIBE:BUART:sRX:MODULE_4:g2:a0:newa_5\ to zero
Aliasing \RECIBE:BUART:sRX:MODULE_4:g2:a0:newa_4\ to zero
Aliasing \RECIBE:BUART:sRX:MODULE_4:g2:a0:newb_6\ to zero
Aliasing \RECIBE:BUART:sRX:MODULE_4:g2:a0:newb_5\ to zero
Aliasing \RECIBE:BUART:sRX:MODULE_4:g2:a0:newb_4\ to zero
Aliasing \RECIBE:BUART:sRX:MODULE_4:g2:a0:newb_3\ to zero
Aliasing \RECIBE:BUART:sRX:MODULE_4:g2:a0:newb_2\ to \LCD_Char_1:tmpOE__LCDPort_net_6\
Aliasing \RECIBE:BUART:sRX:MODULE_4:g2:a0:newb_1\ to \LCD_Char_1:tmpOE__LCDPort_net_6\
Aliasing \RECIBE:BUART:sRX:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \RECIBE:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to \LCD_Char_1:tmpOE__LCDPort_net_6\
Aliasing \RECIBE:BUART:sRX:MODULE_6:g2:a0:newa_6\ to zero
Aliasing \RECIBE:BUART:sRX:MODULE_6:g2:a0:newa_5\ to zero
Aliasing \RECIBE:BUART:sRX:MODULE_6:g2:a0:newa_4\ to zero
Aliasing \RECIBE:BUART:sRX:MODIN5_6\ to \RECIBE:BUART:sRX:MODIN4_6\
Aliasing \RECIBE:BUART:sRX:MODIN5_5\ to \RECIBE:BUART:sRX:MODIN4_5\
Aliasing \RECIBE:BUART:sRX:MODIN5_4\ to \RECIBE:BUART:sRX:MODIN4_4\
Aliasing \RECIBE:BUART:sRX:MODIN5_3\ to \RECIBE:BUART:sRX:MODIN4_3\
Aliasing \RECIBE:BUART:sRX:MODULE_6:g2:a0:newb_6\ to zero
Aliasing \RECIBE:BUART:sRX:MODULE_6:g2:a0:newb_5\ to zero
Aliasing \RECIBE:BUART:sRX:MODULE_6:g2:a0:newb_4\ to zero
Aliasing \RECIBE:BUART:sRX:MODULE_6:g2:a0:newb_3\ to zero
Aliasing \RECIBE:BUART:sRX:MODULE_6:g2:a0:newb_2\ to \LCD_Char_1:tmpOE__LCDPort_net_6\
Aliasing \RECIBE:BUART:sRX:MODULE_6:g2:a0:newb_1\ to zero
Aliasing \RECIBE:BUART:sRX:MODULE_6:g2:a0:newb_0\ to \LCD_Char_1:tmpOE__LCDPort_net_6\
Aliasing \RECIBE:BUART:sRX:MODULE_7:g2:a0:newa_6\ to zero
Aliasing \RECIBE:BUART:sRX:MODULE_7:g2:a0:newa_5\ to zero
Aliasing \RECIBE:BUART:sRX:MODULE_7:g2:a0:newa_4\ to zero
Aliasing \RECIBE:BUART:sRX:MODIN6_6\ to \RECIBE:BUART:sRX:MODIN4_6\
Aliasing \RECIBE:BUART:sRX:MODIN6_5\ to \RECIBE:BUART:sRX:MODIN4_5\
Aliasing \RECIBE:BUART:sRX:MODIN6_4\ to \RECIBE:BUART:sRX:MODIN4_4\
Aliasing \RECIBE:BUART:sRX:MODIN6_3\ to \RECIBE:BUART:sRX:MODIN4_3\
Aliasing \RECIBE:BUART:sRX:MODULE_7:g2:a0:newb_6\ to zero
Aliasing \RECIBE:BUART:sRX:MODULE_7:g2:a0:newb_5\ to zero
Aliasing \RECIBE:BUART:sRX:MODULE_7:g2:a0:newb_4\ to zero
Aliasing \RECIBE:BUART:sRX:MODULE_7:g2:a0:newb_3\ to zero
Aliasing \RECIBE:BUART:sRX:MODULE_7:g2:a0:newb_2\ to zero
Aliasing \RECIBE:BUART:sRX:MODULE_7:g2:a0:newb_1\ to zero
Aliasing \RECIBE:BUART:sRX:MODULE_7:g2:a0:newb_0\ to \LCD_Char_1:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Rx_2_net_0 to \LCD_Char_1:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Tx_2_net_0 to \LCD_Char_1:tmpOE__LCDPort_net_6\
Aliasing \RECIBE:BUART:reset_reg\\D\ to zero
Aliasing \RECIBE:BUART:rx_break_status\\D\ to zero
Removing Lhs of wire \LCD_Char_1:tmpOE__LCDPort_net_5\[2] = \LCD_Char_1:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD_Char_1:tmpOE__LCDPort_net_4\[3] = \LCD_Char_1:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD_Char_1:tmpOE__LCDPort_net_3\[4] = \LCD_Char_1:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD_Char_1:tmpOE__LCDPort_net_2\[5] = \LCD_Char_1:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD_Char_1:tmpOE__LCDPort_net_1\[6] = \LCD_Char_1:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD_Char_1:tmpOE__LCDPort_net_0\[7] = \LCD_Char_1:tmpOE__LCDPort_net_6\[1]
Removing Rhs of wire one[24] = \LCD_Char_1:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \RECIBE:Net_61\[28] = \RECIBE:Net_9\[27]
Removing Lhs of wire \RECIBE:BUART:tx_hd_send_break\[41] = \RECIBE:BUART:control_1\[38]
Removing Lhs of wire \RECIBE:BUART:HalfDuplexSend\[42] = \RECIBE:BUART:control_0\[39]
Removing Lhs of wire \RECIBE:BUART:FinalParityType_1\[43] = zero[8]
Removing Lhs of wire \RECIBE:BUART:FinalParityType_0\[44] = zero[8]
Removing Lhs of wire \RECIBE:BUART:FinalAddrMode_2\[45] = zero[8]
Removing Lhs of wire \RECIBE:BUART:FinalAddrMode_1\[46] = zero[8]
Removing Lhs of wire \RECIBE:BUART:FinalAddrMode_0\[47] = zero[8]
Removing Lhs of wire \RECIBE:BUART:tx_ctrl_mark\[48] = zero[8]
Removing Rhs of wire \RECIBE:BUART:rx_addressmatch\[56] = \RECIBE:BUART:rx_addressmatch1\[57]
Removing Lhs of wire \RECIBE:BUART:rx_count7_bit8_wire\[110] = zero[8]
Removing Lhs of wire \RECIBE:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\[117] = \RECIBE:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[128]
Removing Lhs of wire \RECIBE:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\[119] = \RECIBE:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[129]
Removing Lhs of wire \RECIBE:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\[120] = \RECIBE:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[145]
Removing Lhs of wire \RECIBE:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[121] = \RECIBE:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[159]
Removing Lhs of wire \RECIBE:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[122] = \RECIBE:BUART:sRX:s23Poll:MODIN1_1\[123]
Removing Lhs of wire \RECIBE:BUART:sRX:s23Poll:MODIN1_1\[123] = \RECIBE:BUART:pollcount_1\[115]
Removing Lhs of wire \RECIBE:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[124] = \RECIBE:BUART:sRX:s23Poll:MODIN1_0\[125]
Removing Lhs of wire \RECIBE:BUART:sRX:s23Poll:MODIN1_0\[125] = \RECIBE:BUART:pollcount_0\[118]
Removing Lhs of wire \RECIBE:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[131] = one[24]
Removing Lhs of wire \RECIBE:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[132] = one[24]
Removing Lhs of wire \RECIBE:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[133] = \RECIBE:BUART:pollcount_1\[115]
Removing Lhs of wire \RECIBE:BUART:sRX:s23Poll:MODIN2_1\[134] = \RECIBE:BUART:pollcount_1\[115]
Removing Lhs of wire \RECIBE:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[135] = \RECIBE:BUART:pollcount_0\[118]
Removing Lhs of wire \RECIBE:BUART:sRX:s23Poll:MODIN2_0\[136] = \RECIBE:BUART:pollcount_0\[118]
Removing Lhs of wire \RECIBE:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[137] = zero[8]
Removing Lhs of wire \RECIBE:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[138] = one[24]
Removing Lhs of wire \RECIBE:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[139] = \RECIBE:BUART:pollcount_1\[115]
Removing Lhs of wire \RECIBE:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[140] = \RECIBE:BUART:pollcount_0\[118]
Removing Lhs of wire \RECIBE:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[141] = zero[8]
Removing Lhs of wire \RECIBE:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[142] = one[24]
Removing Lhs of wire \RECIBE:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[147] = \RECIBE:BUART:pollcount_1\[115]
Removing Lhs of wire \RECIBE:BUART:sRX:s23Poll:MODIN3_1\[148] = \RECIBE:BUART:pollcount_1\[115]
Removing Lhs of wire \RECIBE:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[149] = \RECIBE:BUART:pollcount_0\[118]
Removing Lhs of wire \RECIBE:BUART:sRX:s23Poll:MODIN3_0\[150] = \RECIBE:BUART:pollcount_0\[118]
Removing Lhs of wire \RECIBE:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[151] = one[24]
Removing Lhs of wire \RECIBE:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[152] = zero[8]
Removing Lhs of wire \RECIBE:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[153] = \RECIBE:BUART:pollcount_1\[115]
Removing Lhs of wire \RECIBE:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[154] = \RECIBE:BUART:pollcount_0\[118]
Removing Lhs of wire \RECIBE:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[155] = one[24]
Removing Lhs of wire \RECIBE:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[156] = zero[8]
Removing Rhs of wire \RECIBE:BUART:rx_status_2\[164] = \RECIBE:BUART:rx_parity_error_status\[165]
Removing Rhs of wire \RECIBE:BUART:rx_status_3\[166] = \RECIBE:BUART:rx_stop_bit_error\[167]
Removing Lhs of wire \RECIBE:BUART:sRX:cmp_vv_vv_MODGEN_6\[177] = \RECIBE:BUART:sRX:MODULE_6:g2:a0:lta_0\[307]
Removing Lhs of wire \RECIBE:BUART:sRX:cmp_vv_vv_MODGEN_7\[178] = \RECIBE:BUART:sRX:MODULE_7:g2:a0:lta_0\[353]
Removing Lhs of wire \RECIBE:BUART:sRX:cmp_vv_vv_MODGEN_4\[182] = \RECIBE:BUART:sRX:MODULE_4:g2:a0:lta_0\[231]
Removing Lhs of wire \RECIBE:BUART:sRX:cmp_vv_vv_MODGEN_5\[186] = \RECIBE:BUART:sRX:MODULE_5:g1:a0:xneq\[253]
Removing Lhs of wire \RECIBE:BUART:sRX:MODULE_4:g2:a0:newa_6\[187] = zero[8]
Removing Lhs of wire \RECIBE:BUART:sRX:MODULE_4:g2:a0:newa_5\[188] = zero[8]
Removing Lhs of wire \RECIBE:BUART:sRX:MODULE_4:g2:a0:newa_4\[189] = zero[8]
Removing Lhs of wire \RECIBE:BUART:sRX:MODULE_4:g2:a0:newa_3\[190] = \RECIBE:BUART:sRX:MODIN4_6\[191]
Removing Lhs of wire \RECIBE:BUART:sRX:MODIN4_6\[191] = \RECIBE:BUART:rx_count_6\[105]
Removing Lhs of wire \RECIBE:BUART:sRX:MODULE_4:g2:a0:newa_2\[192] = \RECIBE:BUART:sRX:MODIN4_5\[193]
Removing Lhs of wire \RECIBE:BUART:sRX:MODIN4_5\[193] = \RECIBE:BUART:rx_count_5\[106]
Removing Lhs of wire \RECIBE:BUART:sRX:MODULE_4:g2:a0:newa_1\[194] = \RECIBE:BUART:sRX:MODIN4_4\[195]
Removing Lhs of wire \RECIBE:BUART:sRX:MODIN4_4\[195] = \RECIBE:BUART:rx_count_4\[107]
Removing Lhs of wire \RECIBE:BUART:sRX:MODULE_4:g2:a0:newa_0\[196] = \RECIBE:BUART:sRX:MODIN4_3\[197]
Removing Lhs of wire \RECIBE:BUART:sRX:MODIN4_3\[197] = \RECIBE:BUART:rx_count_3\[108]
Removing Lhs of wire \RECIBE:BUART:sRX:MODULE_4:g2:a0:newb_6\[198] = zero[8]
Removing Lhs of wire \RECIBE:BUART:sRX:MODULE_4:g2:a0:newb_5\[199] = zero[8]
Removing Lhs of wire \RECIBE:BUART:sRX:MODULE_4:g2:a0:newb_4\[200] = zero[8]
Removing Lhs of wire \RECIBE:BUART:sRX:MODULE_4:g2:a0:newb_3\[201] = zero[8]
Removing Lhs of wire \RECIBE:BUART:sRX:MODULE_4:g2:a0:newb_2\[202] = one[24]
Removing Lhs of wire \RECIBE:BUART:sRX:MODULE_4:g2:a0:newb_1\[203] = one[24]
Removing Lhs of wire \RECIBE:BUART:sRX:MODULE_4:g2:a0:newb_0\[204] = zero[8]
Removing Lhs of wire \RECIBE:BUART:sRX:MODULE_4:g2:a0:dataa_6\[205] = zero[8]
Removing Lhs of wire \RECIBE:BUART:sRX:MODULE_4:g2:a0:dataa_5\[206] = zero[8]
Removing Lhs of wire \RECIBE:BUART:sRX:MODULE_4:g2:a0:dataa_4\[207] = zero[8]
Removing Lhs of wire \RECIBE:BUART:sRX:MODULE_4:g2:a0:dataa_3\[208] = \RECIBE:BUART:rx_count_6\[105]
Removing Lhs of wire \RECIBE:BUART:sRX:MODULE_4:g2:a0:dataa_2\[209] = \RECIBE:BUART:rx_count_5\[106]
Removing Lhs of wire \RECIBE:BUART:sRX:MODULE_4:g2:a0:dataa_1\[210] = \RECIBE:BUART:rx_count_4\[107]
Removing Lhs of wire \RECIBE:BUART:sRX:MODULE_4:g2:a0:dataa_0\[211] = \RECIBE:BUART:rx_count_3\[108]
Removing Lhs of wire \RECIBE:BUART:sRX:MODULE_4:g2:a0:datab_6\[212] = zero[8]
Removing Lhs of wire \RECIBE:BUART:sRX:MODULE_4:g2:a0:datab_5\[213] = zero[8]
Removing Lhs of wire \RECIBE:BUART:sRX:MODULE_4:g2:a0:datab_4\[214] = zero[8]
Removing Lhs of wire \RECIBE:BUART:sRX:MODULE_4:g2:a0:datab_3\[215] = zero[8]
Removing Lhs of wire \RECIBE:BUART:sRX:MODULE_4:g2:a0:datab_2\[216] = one[24]
Removing Lhs of wire \RECIBE:BUART:sRX:MODULE_4:g2:a0:datab_1\[217] = one[24]
Removing Lhs of wire \RECIBE:BUART:sRX:MODULE_4:g2:a0:datab_0\[218] = zero[8]
Removing Lhs of wire \RECIBE:BUART:sRX:MODULE_5:g1:a0:newa_0\[233] = \RECIBE:BUART:rx_postpoll\[62]
Removing Lhs of wire \RECIBE:BUART:sRX:MODULE_5:g1:a0:newb_0\[234] = \RECIBE:BUART:rx_parity_bit\[185]
Removing Lhs of wire \RECIBE:BUART:sRX:MODULE_5:g1:a0:dataa_0\[235] = \RECIBE:BUART:rx_postpoll\[62]
Removing Lhs of wire \RECIBE:BUART:sRX:MODULE_5:g1:a0:datab_0\[236] = \RECIBE:BUART:rx_parity_bit\[185]
Removing Lhs of wire \RECIBE:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[237] = \RECIBE:BUART:rx_postpoll\[62]
Removing Lhs of wire \RECIBE:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[238] = \RECIBE:BUART:rx_parity_bit\[185]
Removing Lhs of wire \RECIBE:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[240] = one[24]
Removing Lhs of wire \RECIBE:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[241] = \RECIBE:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[239]
Removing Lhs of wire \RECIBE:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[242] = \RECIBE:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[239]
Removing Lhs of wire \RECIBE:BUART:sRX:MODULE_6:g2:a0:newa_6\[263] = zero[8]
Removing Lhs of wire \RECIBE:BUART:sRX:MODULE_6:g2:a0:newa_5\[264] = zero[8]
Removing Lhs of wire \RECIBE:BUART:sRX:MODULE_6:g2:a0:newa_4\[265] = zero[8]
Removing Lhs of wire \RECIBE:BUART:sRX:MODULE_6:g2:a0:newa_3\[266] = \RECIBE:BUART:rx_count_6\[105]
Removing Lhs of wire \RECIBE:BUART:sRX:MODIN5_6\[267] = \RECIBE:BUART:rx_count_6\[105]
Removing Lhs of wire \RECIBE:BUART:sRX:MODULE_6:g2:a0:newa_2\[268] = \RECIBE:BUART:rx_count_5\[106]
Removing Lhs of wire \RECIBE:BUART:sRX:MODIN5_5\[269] = \RECIBE:BUART:rx_count_5\[106]
Removing Lhs of wire \RECIBE:BUART:sRX:MODULE_6:g2:a0:newa_1\[270] = \RECIBE:BUART:rx_count_4\[107]
Removing Lhs of wire \RECIBE:BUART:sRX:MODIN5_4\[271] = \RECIBE:BUART:rx_count_4\[107]
Removing Lhs of wire \RECIBE:BUART:sRX:MODULE_6:g2:a0:newa_0\[272] = \RECIBE:BUART:rx_count_3\[108]
Removing Lhs of wire \RECIBE:BUART:sRX:MODIN5_3\[273] = \RECIBE:BUART:rx_count_3\[108]
Removing Lhs of wire \RECIBE:BUART:sRX:MODULE_6:g2:a0:newb_6\[274] = zero[8]
Removing Lhs of wire \RECIBE:BUART:sRX:MODULE_6:g2:a0:newb_5\[275] = zero[8]
Removing Lhs of wire \RECIBE:BUART:sRX:MODULE_6:g2:a0:newb_4\[276] = zero[8]
Removing Lhs of wire \RECIBE:BUART:sRX:MODULE_6:g2:a0:newb_3\[277] = zero[8]
Removing Lhs of wire \RECIBE:BUART:sRX:MODULE_6:g2:a0:newb_2\[278] = one[24]
Removing Lhs of wire \RECIBE:BUART:sRX:MODULE_6:g2:a0:newb_1\[279] = zero[8]
Removing Lhs of wire \RECIBE:BUART:sRX:MODULE_6:g2:a0:newb_0\[280] = one[24]
Removing Lhs of wire \RECIBE:BUART:sRX:MODULE_6:g2:a0:dataa_6\[281] = zero[8]
Removing Lhs of wire \RECIBE:BUART:sRX:MODULE_6:g2:a0:dataa_5\[282] = zero[8]
Removing Lhs of wire \RECIBE:BUART:sRX:MODULE_6:g2:a0:dataa_4\[283] = zero[8]
Removing Lhs of wire \RECIBE:BUART:sRX:MODULE_6:g2:a0:dataa_3\[284] = \RECIBE:BUART:rx_count_6\[105]
Removing Lhs of wire \RECIBE:BUART:sRX:MODULE_6:g2:a0:dataa_2\[285] = \RECIBE:BUART:rx_count_5\[106]
Removing Lhs of wire \RECIBE:BUART:sRX:MODULE_6:g2:a0:dataa_1\[286] = \RECIBE:BUART:rx_count_4\[107]
Removing Lhs of wire \RECIBE:BUART:sRX:MODULE_6:g2:a0:dataa_0\[287] = \RECIBE:BUART:rx_count_3\[108]
Removing Lhs of wire \RECIBE:BUART:sRX:MODULE_6:g2:a0:datab_6\[288] = zero[8]
Removing Lhs of wire \RECIBE:BUART:sRX:MODULE_6:g2:a0:datab_5\[289] = zero[8]
Removing Lhs of wire \RECIBE:BUART:sRX:MODULE_6:g2:a0:datab_4\[290] = zero[8]
Removing Lhs of wire \RECIBE:BUART:sRX:MODULE_6:g2:a0:datab_3\[291] = zero[8]
Removing Lhs of wire \RECIBE:BUART:sRX:MODULE_6:g2:a0:datab_2\[292] = one[24]
Removing Lhs of wire \RECIBE:BUART:sRX:MODULE_6:g2:a0:datab_1\[293] = zero[8]
Removing Lhs of wire \RECIBE:BUART:sRX:MODULE_6:g2:a0:datab_0\[294] = one[24]
Removing Lhs of wire \RECIBE:BUART:sRX:MODULE_7:g2:a0:newa_6\[309] = zero[8]
Removing Lhs of wire \RECIBE:BUART:sRX:MODULE_7:g2:a0:newa_5\[310] = zero[8]
Removing Lhs of wire \RECIBE:BUART:sRX:MODULE_7:g2:a0:newa_4\[311] = zero[8]
Removing Lhs of wire \RECIBE:BUART:sRX:MODULE_7:g2:a0:newa_3\[312] = \RECIBE:BUART:rx_count_6\[105]
Removing Lhs of wire \RECIBE:BUART:sRX:MODIN6_6\[313] = \RECIBE:BUART:rx_count_6\[105]
Removing Lhs of wire \RECIBE:BUART:sRX:MODULE_7:g2:a0:newa_2\[314] = \RECIBE:BUART:rx_count_5\[106]
Removing Lhs of wire \RECIBE:BUART:sRX:MODIN6_5\[315] = \RECIBE:BUART:rx_count_5\[106]
Removing Lhs of wire \RECIBE:BUART:sRX:MODULE_7:g2:a0:newa_1\[316] = \RECIBE:BUART:rx_count_4\[107]
Removing Lhs of wire \RECIBE:BUART:sRX:MODIN6_4\[317] = \RECIBE:BUART:rx_count_4\[107]
Removing Lhs of wire \RECIBE:BUART:sRX:MODULE_7:g2:a0:newa_0\[318] = \RECIBE:BUART:rx_count_3\[108]
Removing Lhs of wire \RECIBE:BUART:sRX:MODIN6_3\[319] = \RECIBE:BUART:rx_count_3\[108]
Removing Lhs of wire \RECIBE:BUART:sRX:MODULE_7:g2:a0:newb_6\[320] = zero[8]
Removing Lhs of wire \RECIBE:BUART:sRX:MODULE_7:g2:a0:newb_5\[321] = zero[8]
Removing Lhs of wire \RECIBE:BUART:sRX:MODULE_7:g2:a0:newb_4\[322] = zero[8]
Removing Lhs of wire \RECIBE:BUART:sRX:MODULE_7:g2:a0:newb_3\[323] = zero[8]
Removing Lhs of wire \RECIBE:BUART:sRX:MODULE_7:g2:a0:newb_2\[324] = zero[8]
Removing Lhs of wire \RECIBE:BUART:sRX:MODULE_7:g2:a0:newb_1\[325] = zero[8]
Removing Lhs of wire \RECIBE:BUART:sRX:MODULE_7:g2:a0:newb_0\[326] = one[24]
Removing Lhs of wire \RECIBE:BUART:sRX:MODULE_7:g2:a0:dataa_6\[327] = zero[8]
Removing Lhs of wire \RECIBE:BUART:sRX:MODULE_7:g2:a0:dataa_5\[328] = zero[8]
Removing Lhs of wire \RECIBE:BUART:sRX:MODULE_7:g2:a0:dataa_4\[329] = zero[8]
Removing Lhs of wire \RECIBE:BUART:sRX:MODULE_7:g2:a0:dataa_3\[330] = \RECIBE:BUART:rx_count_6\[105]
Removing Lhs of wire \RECIBE:BUART:sRX:MODULE_7:g2:a0:dataa_2\[331] = \RECIBE:BUART:rx_count_5\[106]
Removing Lhs of wire \RECIBE:BUART:sRX:MODULE_7:g2:a0:dataa_1\[332] = \RECIBE:BUART:rx_count_4\[107]
Removing Lhs of wire \RECIBE:BUART:sRX:MODULE_7:g2:a0:dataa_0\[333] = \RECIBE:BUART:rx_count_3\[108]
Removing Lhs of wire \RECIBE:BUART:sRX:MODULE_7:g2:a0:datab_6\[334] = zero[8]
Removing Lhs of wire \RECIBE:BUART:sRX:MODULE_7:g2:a0:datab_5\[335] = zero[8]
Removing Lhs of wire \RECIBE:BUART:sRX:MODULE_7:g2:a0:datab_4\[336] = zero[8]
Removing Lhs of wire \RECIBE:BUART:sRX:MODULE_7:g2:a0:datab_3\[337] = zero[8]
Removing Lhs of wire \RECIBE:BUART:sRX:MODULE_7:g2:a0:datab_2\[338] = zero[8]
Removing Lhs of wire \RECIBE:BUART:sRX:MODULE_7:g2:a0:datab_1\[339] = zero[8]
Removing Lhs of wire \RECIBE:BUART:sRX:MODULE_7:g2:a0:datab_0\[340] = one[24]
Removing Lhs of wire tmpOE__Rx_2_net_0[356] = one[24]
Removing Lhs of wire tmpOE__Tx_2_net_0[361] = one[24]
Removing Lhs of wire \RECIBE:BUART:reset_reg\\D\[366] = zero[8]
Removing Lhs of wire \RECIBE:BUART:HalfDuplexSend_last\\D\[367] = \RECIBE:BUART:control_0\[39]
Removing Lhs of wire \RECIBE:BUART:rx_bitclk\\D\[374] = \RECIBE:BUART:rx_bitclk_pre\[99]
Removing Lhs of wire \RECIBE:BUART:rx_parity_error_pre\\D\[386] = \RECIBE:BUART:rx_parity_error_pre\[180]
Removing Lhs of wire \RECIBE:BUART:rx_break_status\\D\[387] = zero[8]

------------------------------------------------------
Aliased 0 equations, 166 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\RECIBE:BUART:rx_bitclk_pre\' (cost = 36):
\RECIBE:BUART:rx_bitclk_pre\ <= ((not \RECIBE:BUART:rx_state_3\ and not \RECIBE:BUART:rx_count_2\ and not \RECIBE:BUART:rx_count_1\ and \RECIBE:BUART:control_0\ and \RECIBE:BUART:rx_state_1\ and \RECIBE:BUART:rx_state_0\ and \RECIBE:BUART:rx_state_2\ and \RECIBE:BUART:rx_count_0\)
	OR (not \RECIBE:BUART:rx_state_2\ and not \RECIBE:BUART:rx_count_2\ and not \RECIBE:BUART:rx_count_1\ and not \RECIBE:BUART:rx_count_0\)
	OR (not \RECIBE:BUART:rx_count_2\ and not \RECIBE:BUART:rx_count_1\ and not \RECIBE:BUART:rx_count_0\ and \RECIBE:BUART:rx_state_3\)
	OR (not \RECIBE:BUART:rx_state_0\ and not \RECIBE:BUART:rx_count_2\ and not \RECIBE:BUART:rx_count_1\ and not \RECIBE:BUART:rx_count_0\)
	OR (not \RECIBE:BUART:rx_state_1\ and not \RECIBE:BUART:rx_count_2\ and not \RECIBE:BUART:rx_count_1\ and not \RECIBE:BUART:rx_count_0\)
	OR (not \RECIBE:BUART:control_0\ and not \RECIBE:BUART:rx_count_2\ and not \RECIBE:BUART:rx_count_1\ and not \RECIBE:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\RECIBE:BUART:rx_bitclk_pre16x\' (cost = 0):
\RECIBE:BUART:rx_bitclk_pre16x\ <= ((not \RECIBE:BUART:rx_count_2\ and \RECIBE:BUART:rx_count_1\ and \RECIBE:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\RECIBE:BUART:rx_poll_bit1\' (cost = 1):
\RECIBE:BUART:rx_poll_bit1\ <= ((not \RECIBE:BUART:rx_count_2\ and not \RECIBE:BUART:rx_count_1\ and \RECIBE:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\RECIBE:BUART:rx_poll_bit2\' (cost = 6):
\RECIBE:BUART:rx_poll_bit2\ <= ((not \RECIBE:BUART:rx_state_3\ and not \RECIBE:BUART:rx_count_2\ and not \RECIBE:BUART:rx_count_1\ and \RECIBE:BUART:control_0\ and \RECIBE:BUART:rx_state_1\ and \RECIBE:BUART:rx_state_0\ and \RECIBE:BUART:rx_state_2\ and \RECIBE:BUART:rx_count_0\)
	OR (not \RECIBE:BUART:rx_state_2\ and not \RECIBE:BUART:rx_count_2\ and not \RECIBE:BUART:rx_count_1\ and not \RECIBE:BUART:rx_count_0\)
	OR (not \RECIBE:BUART:rx_count_2\ and not \RECIBE:BUART:rx_count_1\ and not \RECIBE:BUART:rx_count_0\ and \RECIBE:BUART:rx_state_3\)
	OR (not \RECIBE:BUART:rx_state_0\ and not \RECIBE:BUART:rx_count_2\ and not \RECIBE:BUART:rx_count_1\ and not \RECIBE:BUART:rx_count_0\)
	OR (not \RECIBE:BUART:rx_state_1\ and not \RECIBE:BUART:rx_count_2\ and not \RECIBE:BUART:rx_count_1\ and not \RECIBE:BUART:rx_count_0\)
	OR (not \RECIBE:BUART:control_0\ and not \RECIBE:BUART:rx_count_2\ and not \RECIBE:BUART:rx_count_1\ and not \RECIBE:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\RECIBE:BUART:pollingrange\' (cost = 48):
\RECIBE:BUART:pollingrange\ <= ((not \RECIBE:BUART:rx_count_2\ and not \RECIBE:BUART:rx_count_1\ and \RECIBE:BUART:rx_count_0\)
	OR (not \RECIBE:BUART:rx_state_2\ and not \RECIBE:BUART:rx_count_2\ and not \RECIBE:BUART:rx_count_1\)
	OR (not \RECIBE:BUART:rx_count_2\ and not \RECIBE:BUART:rx_count_1\ and \RECIBE:BUART:rx_state_3\)
	OR (not \RECIBE:BUART:rx_state_0\ and not \RECIBE:BUART:rx_count_2\ and not \RECIBE:BUART:rx_count_1\)
	OR (not \RECIBE:BUART:rx_state_1\ and not \RECIBE:BUART:rx_count_2\ and not \RECIBE:BUART:rx_count_1\)
	OR (not \RECIBE:BUART:control_0\ and not \RECIBE:BUART:rx_count_2\ and not \RECIBE:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\RECIBE:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\RECIBE:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\RECIBE:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\RECIBE:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\' (cost = 0):
\RECIBE:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ <= (not \RECIBE:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\RECIBE:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\RECIBE:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\RECIBE:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\RECIBE:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (\RECIBE:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\RECIBE:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\RECIBE:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not \RECIBE:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\RECIBE:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\RECIBE:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\RECIBE:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\RECIBE:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\RECIBE:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\RECIBE:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\RECIBE:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\RECIBE:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\RECIBE:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\RECIBE:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\RECIBE:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\RECIBE:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\RECIBE:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\RECIBE:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\RECIBE:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\RECIBE:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\RECIBE:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\RECIBE:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (\RECIBE:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\RECIBE:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\RECIBE:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not \RECIBE:BUART:rx_count_6\ and not \RECIBE:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\RECIBE:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\RECIBE:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (\RECIBE:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\RECIBE:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\RECIBE:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not \RECIBE:BUART:rx_count_6\ and not \RECIBE:BUART:rx_count_4\)
	OR (not \RECIBE:BUART:rx_count_6\ and not \RECIBE:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\RECIBE:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\RECIBE:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (\RECIBE:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\RECIBE:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\RECIBE:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not \RECIBE:BUART:rx_count_6\ and not \RECIBE:BUART:rx_count_4\)
	OR (not \RECIBE:BUART:rx_count_6\ and not \RECIBE:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\RECIBE:BUART:sRX:MODULE_6:g2:a0:lta_6\' (cost = 0):
\RECIBE:BUART:sRX:MODULE_6:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\RECIBE:BUART:sRX:MODULE_6:g2:a0:gta_6\' (cost = 0):
\RECIBE:BUART:sRX:MODULE_6:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\RECIBE:BUART:sRX:MODULE_6:g2:a0:lta_5\' (cost = 0):
\RECIBE:BUART:sRX:MODULE_6:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\RECIBE:BUART:sRX:MODULE_6:g2:a0:gta_5\' (cost = 0):
\RECIBE:BUART:sRX:MODULE_6:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\RECIBE:BUART:sRX:MODULE_6:g2:a0:lta_4\' (cost = 0):
\RECIBE:BUART:sRX:MODULE_6:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\RECIBE:BUART:sRX:MODULE_6:g2:a0:gta_4\' (cost = 0):
\RECIBE:BUART:sRX:MODULE_6:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\RECIBE:BUART:sRX:MODULE_6:g2:a0:lta_3\' (cost = 0):
\RECIBE:BUART:sRX:MODULE_6:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\RECIBE:BUART:sRX:MODULE_6:g2:a0:gta_3\' (cost = 0):
\RECIBE:BUART:sRX:MODULE_6:g2:a0:gta_3\ <= (\RECIBE:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\RECIBE:BUART:sRX:MODULE_6:g2:a0:lta_2\' (cost = 3):
\RECIBE:BUART:sRX:MODULE_6:g2:a0:lta_2\ <= ((not \RECIBE:BUART:rx_count_6\ and not \RECIBE:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\RECIBE:BUART:sRX:MODULE_6:g2:a0:gta_2\' (cost = 0):
\RECIBE:BUART:sRX:MODULE_6:g2:a0:gta_2\ <= (\RECIBE:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\RECIBE:BUART:sRX:MODULE_6:g2:a0:lta_1\' (cost = 1):
\RECIBE:BUART:sRX:MODULE_6:g2:a0:lta_1\ <= ((not \RECIBE:BUART:rx_count_6\ and not \RECIBE:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\RECIBE:BUART:sRX:MODULE_6:g2:a0:gta_1\' (cost = 2):
\RECIBE:BUART:sRX:MODULE_6:g2:a0:gta_1\ <= (\RECIBE:BUART:rx_count_6\
	OR (\RECIBE:BUART:rx_count_5\ and \RECIBE:BUART:rx_count_4\));

Note:  Expanding virtual equation for '\RECIBE:BUART:sRX:MODULE_6:g2:a0:lta_0\' (cost = 8):
\RECIBE:BUART:sRX:MODULE_6:g2:a0:lta_0\ <= ((not \RECIBE:BUART:rx_count_6\ and not \RECIBE:BUART:rx_count_5\)
	OR (not \RECIBE:BUART:rx_count_6\ and not \RECIBE:BUART:rx_count_4\ and not \RECIBE:BUART:rx_count_3\));

Note:  Expanding virtual equation for '\RECIBE:BUART:sRX:MODULE_7:g2:a0:lta_6\' (cost = 0):
\RECIBE:BUART:sRX:MODULE_7:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\RECIBE:BUART:sRX:MODULE_7:g2:a0:gta_6\' (cost = 0):
\RECIBE:BUART:sRX:MODULE_7:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\RECIBE:BUART:sRX:MODULE_7:g2:a0:lta_5\' (cost = 0):
\RECIBE:BUART:sRX:MODULE_7:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\RECIBE:BUART:sRX:MODULE_7:g2:a0:gta_5\' (cost = 0):
\RECIBE:BUART:sRX:MODULE_7:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\RECIBE:BUART:sRX:MODULE_7:g2:a0:lta_4\' (cost = 0):
\RECIBE:BUART:sRX:MODULE_7:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\RECIBE:BUART:sRX:MODULE_7:g2:a0:gta_4\' (cost = 0):
\RECIBE:BUART:sRX:MODULE_7:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\RECIBE:BUART:sRX:MODULE_7:g2:a0:lta_3\' (cost = 0):
\RECIBE:BUART:sRX:MODULE_7:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\RECIBE:BUART:sRX:MODULE_7:g2:a0:gta_3\' (cost = 0):
\RECIBE:BUART:sRX:MODULE_7:g2:a0:gta_3\ <= (\RECIBE:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\RECIBE:BUART:sRX:MODULE_7:g2:a0:lta_2\' (cost = 0):
\RECIBE:BUART:sRX:MODULE_7:g2:a0:lta_2\ <=  ('0') ;

Note:  Expanding virtual equation for '\RECIBE:BUART:sRX:MODULE_7:g2:a0:gta_2\' (cost = 2):
\RECIBE:BUART:sRX:MODULE_7:g2:a0:gta_2\ <= (\RECIBE:BUART:rx_count_5\
	OR \RECIBE:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\RECIBE:BUART:sRX:MODULE_7:g2:a0:lta_1\' (cost = 0):
\RECIBE:BUART:sRX:MODULE_7:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\RECIBE:BUART:sRX:MODULE_7:g2:a0:gta_1\' (cost = 1):
\RECIBE:BUART:sRX:MODULE_7:g2:a0:gta_1\ <= (\RECIBE:BUART:rx_count_4\
	OR \RECIBE:BUART:rx_count_5\
	OR \RECIBE:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\RECIBE:BUART:sRX:MODULE_7:g2:a0:lta_0\' (cost = 9):
\RECIBE:BUART:sRX:MODULE_7:g2:a0:lta_0\ <= ((not \RECIBE:BUART:rx_count_6\ and not \RECIBE:BUART:rx_count_5\ and not \RECIBE:BUART:rx_count_4\ and not \RECIBE:BUART:rx_count_3\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\RECIBE:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\RECIBE:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not \RECIBE:BUART:pollcount_1\ and not \RECIBE:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\RECIBE:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\RECIBE:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not \RECIBE:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\RECIBE:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\' (cost = 12):
\RECIBE:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ <= ((not \RECIBE:BUART:pollcount_0\ and \RECIBE:BUART:pollcount_1\)
	OR (not \RECIBE:BUART:pollcount_1\ and \RECIBE:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\RECIBE:BUART:rx_postpoll\' (cost = 72):
\RECIBE:BUART:rx_postpoll\ <= (\RECIBE:BUART:pollcount_1\
	OR (Net_31 and \RECIBE:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\RECIBE:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\RECIBE:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not \RECIBE:BUART:pollcount_1\ and not Net_31 and not \RECIBE:BUART:rx_parity_bit\)
	OR (not \RECIBE:BUART:pollcount_1\ and not \RECIBE:BUART:pollcount_0\ and not \RECIBE:BUART:rx_parity_bit\)
	OR (\RECIBE:BUART:pollcount_1\ and \RECIBE:BUART:rx_parity_bit\)
	OR (Net_31 and \RECIBE:BUART:pollcount_0\ and \RECIBE:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\RECIBE:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\RECIBE:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not \RECIBE:BUART:pollcount_1\ and not Net_31 and not \RECIBE:BUART:rx_parity_bit\)
	OR (not \RECIBE:BUART:pollcount_1\ and not \RECIBE:BUART:pollcount_0\ and not \RECIBE:BUART:rx_parity_bit\)
	OR (\RECIBE:BUART:pollcount_1\ and \RECIBE:BUART:rx_parity_bit\)
	OR (Net_31 and \RECIBE:BUART:pollcount_0\ and \RECIBE:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 58 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \RECIBE:BUART:rx_status_6\ to zero
Aliasing \RECIBE:BUART:rx_markspace_status\\D\ to zero
Aliasing \RECIBE:BUART:rx_parity_error_status\\D\ to zero
Aliasing \RECIBE:BUART:rx_addr_match_status\\D\ to zero
Removing Lhs of wire \RECIBE:BUART:rx_status_6\[170] = zero[8]
Removing Lhs of wire \RECIBE:BUART:rx_markspace_status\\D\[378] = zero[8]
Removing Lhs of wire \RECIBE:BUART:rx_parity_error_status\\D\[379] = zero[8]
Removing Lhs of wire \RECIBE:BUART:rx_addr_match_status\\D\[381] = zero[8]
Removing Lhs of wire \RECIBE:BUART:tx_ctrl_mark_last\\D\[383] = \RECIBE:BUART:tx_ctrl_mark_last\[175]
Removing Lhs of wire \RECIBE:BUART:rx_markspace_pre\\D\[385] = \RECIBE:BUART:rx_markspace_pre\[179]
Removing Lhs of wire \RECIBE:BUART:rx_parity_bit\\D\[390] = \RECIBE:BUART:rx_parity_bit\[185]

------------------------------------------------------
Aliased 0 equations, 7 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\RECIBE:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \RECIBE:BUART:rx_parity_bit\ and Net_31 and \RECIBE:BUART:pollcount_0\)
	OR (not \RECIBE:BUART:pollcount_1\ and not \RECIBE:BUART:pollcount_0\ and \RECIBE:BUART:rx_parity_bit\)
	OR (not \RECIBE:BUART:pollcount_1\ and not Net_31 and \RECIBE:BUART:rx_parity_bit\)
	OR (not \RECIBE:BUART:rx_parity_bit\ and \RECIBE:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Henry Alberto\Desktop\Protocolos\Half_Slave.cydsn\Half_Slave.cyprj" -dcpsoc3 Half_Slave.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.335ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.9604, Family: PSoC3, Started at: Thursday, 22 September 2016 05:08:27
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Henry Alberto\Desktop\Protocolos\Half_Slave.cydsn\Half_Slave.cyprj -d CY8C5868AXI-LP035 Half_Slave.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.033ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \RECIBE:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \RECIBE:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \RECIBE:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \RECIBE:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \RECIBE:BUART:rx_break_status\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'RECIBE_IntClock'. Fanout=1, Signal=\RECIBE:Net_9\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \RECIBE:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: RECIBE_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: RECIBE_IntClock, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \RECIBE:BUART:rx_parity_bit\, Duplicate of \RECIBE:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\RECIBE:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\RECIBE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \RECIBE:BUART:rx_parity_bit\ (fanout=0)

    Removing \RECIBE:BUART:rx_address_detected\, Duplicate of \RECIBE:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\RECIBE:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\RECIBE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \RECIBE:BUART:rx_address_detected\ (fanout=0)

    Removing \RECIBE:BUART:rx_parity_error_pre\, Duplicate of \RECIBE:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\RECIBE:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\RECIBE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \RECIBE:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \RECIBE:BUART:rx_markspace_pre\, Duplicate of \RECIBE:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\RECIBE:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\RECIBE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \RECIBE:BUART:rx_markspace_pre\ (fanout=0)

    Removing \RECIBE:BUART:tx_mark\, Duplicate of \RECIBE:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\RECIBE:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\RECIBE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \RECIBE:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = \LCD_Char_1:LCDPort(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Char_1:LCDPort(0)\__PA ,
            pad => \LCD_Char_1:LCDPort(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_Char_1:LCDPort(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Char_1:LCDPort(1)\__PA ,
            pad => \LCD_Char_1:LCDPort(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_Char_1:LCDPort(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Char_1:LCDPort(2)\__PA ,
            pad => \LCD_Char_1:LCDPort(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_Char_1:LCDPort(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Char_1:LCDPort(3)\__PA ,
            pad => \LCD_Char_1:LCDPort(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_Char_1:LCDPort(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Char_1:LCDPort(4)\__PA ,
            pad => \LCD_Char_1:LCDPort(4)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_Char_1:LCDPort(5)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Char_1:LCDPort(5)\__PA ,
            pad => \LCD_Char_1:LCDPort(5)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_Char_1:LCDPort(6)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Char_1:LCDPort(6)\__PA ,
            pad => \LCD_Char_1:LCDPort(6)_PAD\ );
        Properties:
        {
        }

    Pin : Name = Rx_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_2(0)__PA ,
            fb => Net_31 ,
            pad => Rx_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_2(0)__PA ,
            input => Net_26 ,
            pad => Tx_2(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\RECIBE:BUART:txn_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\RECIBE:BUART:control_1\ * \RECIBE:BUART:control_0\ * 
              \RECIBE:BUART:rx_state_1\ * \RECIBE:BUART:rx_state_0\ * 
              !\RECIBE:BUART:rx_state_3\ * !\RECIBE:BUART:rx_state_2\ * 
              \RECIBE:BUART:rx_bitclk\ * !\RECIBE:BUART:rx_count_6\ * 
              !\RECIBE:BUART:rx_count_5\
            + !\RECIBE:BUART:control_1\ * \RECIBE:BUART:control_0\ * 
              \RECIBE:BUART:rx_state_1\ * \RECIBE:BUART:rx_state_0\ * 
              !\RECIBE:BUART:rx_state_3\ * !\RECIBE:BUART:rx_state_2\ * 
              \RECIBE:BUART:rx_bitclk\ * !\RECIBE:BUART:rx_count_6\ * 
              !\RECIBE:BUART:rx_count_4\ * !\RECIBE:BUART:rx_count_3\
            + !\RECIBE:BUART:control_1\ * \RECIBE:BUART:control_0\ * 
              \RECIBE:BUART:rx_state_1\ * \RECIBE:BUART:hd_shift_out\ * 
              !\RECIBE:BUART:rx_state_3\ * !\RECIBE:BUART:rx_state_2\ * 
              \RECIBE:BUART:rx_bitclk\
            + \RECIBE:BUART:control_0\ * !\RECIBE:BUART:rx_state_1\ * 
              !\RECIBE:BUART:rx_state_0\ * !\RECIBE:BUART:rx_state_2\ * 
              \RECIBE:BUART:rx_bitclk\
            + \RECIBE:BUART:control_0\ * \RECIBE:BUART:rx_state_1\ * 
              \RECIBE:BUART:rx_state_0\ * !\RECIBE:BUART:rx_state_3\ * 
              !\RECIBE:BUART:rx_state_2\ * \RECIBE:BUART:rx_bitclk\ * 
              !\RECIBE:BUART:rx_count_6\ * !\RECIBE:BUART:rx_count_5\ * 
              !\RECIBE:BUART:rx_count_4\ * !\RECIBE:BUART:rx_count_3\
            + \RECIBE:BUART:control_0\ * !\RECIBE:BUART:rx_state_0\ * 
              \RECIBE:BUART:hd_shift_out\ * !\RECIBE:BUART:rx_state_3\ * 
              !\RECIBE:BUART:rx_state_2\ * \RECIBE:BUART:rx_bitclk\
            + !\RECIBE:BUART:rx_state_1\ * !\RECIBE:BUART:rx_state_0\ * 
              !\RECIBE:BUART:rx_state_3\ * !\RECIBE:BUART:rx_state_2\
        );
        Output = \RECIBE:BUART:txn_split\ (fanout=1)

    MacroCell: Name=\RECIBE:BUART:reset_sr\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\RECIBE:BUART:control_0\ * \RECIBE:BUART:HalfDuplexSend_last\
            + \RECIBE:BUART:control_0\ * !\RECIBE:BUART:HalfDuplexSend_last\
        );
        Output = \RECIBE:BUART:reset_sr\ (fanout=1)

    MacroCell: Name=Net_26, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RECIBE:BUART:txn\
        );
        Output = Net_26 (fanout=1)

    MacroCell: Name=\RECIBE:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \RECIBE:BUART:control_0\ * \RECIBE:BUART:rx_state_1\ * 
              \RECIBE:BUART:rx_state_0\ * !\RECIBE:BUART:rx_state_3\ * 
              \RECIBE:BUART:rx_state_2\ * \RECIBE:BUART:rx_bitclk\
            + !\RECIBE:BUART:rx_state_1\ * !\RECIBE:BUART:rx_state_0\ * 
              !\RECIBE:BUART:rx_state_3\ * !\RECIBE:BUART:rx_state_2\
        );
        Output = \RECIBE:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\RECIBE:BUART:rx_bitclk_enable\, Mode=(Combinatorial)
        Total # of inputs        : 9
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\RECIBE:BUART:control_0\ * \RECIBE:BUART:rx_bitclk\
            + \RECIBE:BUART:control_0\ * !\RECIBE:BUART:rx_state_1\ * 
              !\RECIBE:BUART:rx_count_2\ * !\RECIBE:BUART:rx_count_1\ * 
              !\RECIBE:BUART:rx_count_0\
            + \RECIBE:BUART:control_0\ * \RECIBE:BUART:rx_state_1\ * 
              \RECIBE:BUART:rx_state_0\ * !\RECIBE:BUART:rx_state_3\ * 
              \RECIBE:BUART:rx_state_2\ * !\RECIBE:BUART:rx_count_2\ * 
              !\RECIBE:BUART:rx_count_1\ * \RECIBE:BUART:rx_count_0\
            + \RECIBE:BUART:control_0\ * !\RECIBE:BUART:rx_state_0\ * 
              !\RECIBE:BUART:rx_count_2\ * !\RECIBE:BUART:rx_count_1\ * 
              !\RECIBE:BUART:rx_count_0\
            + \RECIBE:BUART:control_0\ * \RECIBE:BUART:rx_state_3\ * 
              !\RECIBE:BUART:rx_count_2\ * !\RECIBE:BUART:rx_count_1\ * 
              !\RECIBE:BUART:rx_count_0\
            + \RECIBE:BUART:control_0\ * !\RECIBE:BUART:rx_state_2\ * 
              !\RECIBE:BUART:rx_count_2\ * !\RECIBE:BUART:rx_count_1\ * 
              !\RECIBE:BUART:rx_count_0\
        );
        Output = \RECIBE:BUART:rx_bitclk_enable\ (fanout=1)

    MacroCell: Name=\RECIBE:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \RECIBE:BUART:pollcount_1\
            + Net_31 * \RECIBE:BUART:pollcount_0\
        );
        Output = \RECIBE:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\RECIBE:BUART:rx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RECIBE:BUART:control_0\ * \RECIBE:BUART:rx_state_1\ * 
              \RECIBE:BUART:rx_state_0\ * \RECIBE:BUART:hd_tx_fifo_empty\ * 
              !\RECIBE:BUART:rx_state_3\ * \RECIBE:BUART:rx_state_2\ * 
              \RECIBE:BUART:rx_bitclk\
        );
        Output = \RECIBE:BUART:rx_status_0\ (fanout=1)

    MacroCell: Name=\RECIBE:BUART:rx_status_1\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RECIBE:BUART:control_0\ * \RECIBE:BUART:hd_tx_fifo_empty\
        );
        Output = \RECIBE:BUART:rx_status_1\ (fanout=1)

    MacroCell: Name=\RECIBE:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RECIBE:BUART:rx_load_fifo\ * \RECIBE:BUART:rx_fifofull\
        );
        Output = \RECIBE:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\RECIBE:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\RECIBE:BUART:control_0\ * \RECIBE:BUART:rx_fifonotempty\ * 
              \RECIBE:BUART:rx_state_stop1_reg\
            + \RECIBE:BUART:control_0\ * !\RECIBE:BUART:hd_tx_fifo_notfull\
        );
        Output = \RECIBE:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\RECIBE:BUART:HalfDuplexSend_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\RECIBE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RECIBE:BUART:control_0\
        );
        Output = \RECIBE:BUART:HalfDuplexSend_last\ (fanout=1)

    MacroCell: Name=\RECIBE:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\RECIBE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \RECIBE:BUART:control_0\ * \RECIBE:BUART:rx_state_1\ * 
              !\RECIBE:BUART:rx_state_0\ * !\RECIBE:BUART:rx_state_3\ * 
              !\RECIBE:BUART:rx_state_2\ * !\RECIBE:BUART:txn_split\
            + \RECIBE:BUART:control_0\ * \RECIBE:BUART:rx_state_1\ * 
              !\RECIBE:BUART:rx_state_3\ * !\RECIBE:BUART:rx_state_2\ * 
              \RECIBE:BUART:rx_bitclk\ * !\RECIBE:BUART:txn_split\
            + \RECIBE:BUART:txn\ * !\RECIBE:BUART:txn_split\
        );
        Output = \RECIBE:BUART:txn\ (fanout=2)

    MacroCell: Name=\RECIBE:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\RECIBE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \RECIBE:BUART:control_0\ * !\RECIBE:BUART:rx_state_1\ * 
              !\RECIBE:BUART:rx_state_0\ * !\RECIBE:BUART:hd_tx_fifo_empty\ * 
              !\RECIBE:BUART:rx_state_3\ * !\RECIBE:BUART:rx_state_2\
            + \RECIBE:BUART:control_0\ * !\RECIBE:BUART:rx_state_1\ * 
              !\RECIBE:BUART:rx_state_0\ * !\RECIBE:BUART:hd_tx_fifo_empty\ * 
              !\RECIBE:BUART:rx_state_3\ * \RECIBE:BUART:rx_bitclk\
            + \RECIBE:BUART:control_0\ * !\RECIBE:BUART:rx_state_1\ * 
              !\RECIBE:BUART:rx_state_0\ * \RECIBE:BUART:rx_state_3\ * 
              !\RECIBE:BUART:rx_state_2\ * \RECIBE:BUART:rx_bitclk\
            + \RECIBE:BUART:control_0\ * \RECIBE:BUART:rx_state_1\ * 
              \RECIBE:BUART:rx_state_0\ * \RECIBE:BUART:hd_tx_fifo_empty\ * 
              !\RECIBE:BUART:rx_state_3\ * \RECIBE:BUART:rx_state_2\ * 
              \RECIBE:BUART:rx_bitclk\
        );
        Output = \RECIBE:BUART:rx_state_1\ (fanout=16)

    MacroCell: Name=\RECIBE:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 12
        Total # of product terms : 7
        List of special equations: 
            Clock  = (\RECIBE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\RECIBE:BUART:control_0\ * !\RECIBE:BUART:rx_state_1\ * 
              !\RECIBE:BUART:rx_state_0\ * !\RECIBE:BUART:rx_state_3\ * 
              \RECIBE:BUART:rx_state_2\ * \RECIBE:BUART:rx_bitclk\ * 
              !\RECIBE:BUART:pollcount_1\ * !Net_31
            + !\RECIBE:BUART:control_0\ * !\RECIBE:BUART:rx_state_1\ * 
              !\RECIBE:BUART:rx_state_0\ * !\RECIBE:BUART:rx_state_3\ * 
              \RECIBE:BUART:rx_state_2\ * \RECIBE:BUART:rx_bitclk\ * 
              !\RECIBE:BUART:pollcount_1\ * !\RECIBE:BUART:pollcount_0\
            + \RECIBE:BUART:control_0\ * !\RECIBE:BUART:rx_state_1\ * 
              !\RECIBE:BUART:rx_state_0\ * \RECIBE:BUART:rx_state_3\ * 
              !\RECIBE:BUART:rx_state_2\ * \RECIBE:BUART:rx_bitclk\
            + \RECIBE:BUART:control_0\ * \RECIBE:BUART:rx_state_1\ * 
              !\RECIBE:BUART:rx_state_0\ * !\RECIBE:BUART:rx_state_3\ * 
              !\RECIBE:BUART:rx_state_2\ * \RECIBE:BUART:rx_bitclk\
            + \RECIBE:BUART:control_0\ * \RECIBE:BUART:rx_state_1\ * 
              \RECIBE:BUART:rx_state_0\ * !\RECIBE:BUART:rx_state_3\ * 
              \RECIBE:BUART:rx_state_2\ * \RECIBE:BUART:rx_bitclk\
            + !\RECIBE:BUART:rx_state_1\ * \RECIBE:BUART:rx_state_0\ * 
              !\RECIBE:BUART:rx_state_3\ * !\RECIBE:BUART:rx_state_2\ * 
              !\RECIBE:BUART:rx_count_6\ * !\RECIBE:BUART:rx_count_5\
            + !\RECIBE:BUART:rx_state_1\ * \RECIBE:BUART:rx_state_0\ * 
              !\RECIBE:BUART:rx_state_3\ * !\RECIBE:BUART:rx_state_2\ * 
              !\RECIBE:BUART:rx_count_6\ * !\RECIBE:BUART:rx_count_4\
        );
        Output = \RECIBE:BUART:rx_state_0\ (fanout=17)

    MacroCell: Name=\RECIBE:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\RECIBE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\RECIBE:BUART:control_0\ * !\RECIBE:BUART:rx_state_1\ * 
              !\RECIBE:BUART:rx_state_0\ * \RECIBE:BUART:rx_state_3\ * 
              !\RECIBE:BUART:rx_state_2\ * \RECIBE:BUART:rx_bitclk\
            + !\RECIBE:BUART:rx_state_1\ * \RECIBE:BUART:rx_state_0\ * 
              !\RECIBE:BUART:rx_state_3\ * !\RECIBE:BUART:rx_state_2\ * 
              !\RECIBE:BUART:rx_count_6\ * !\RECIBE:BUART:rx_count_5\
            + !\RECIBE:BUART:rx_state_1\ * \RECIBE:BUART:rx_state_0\ * 
              !\RECIBE:BUART:rx_state_3\ * !\RECIBE:BUART:rx_state_2\ * 
              !\RECIBE:BUART:rx_count_6\ * !\RECIBE:BUART:rx_count_4\
        );
        Output = \RECIBE:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\RECIBE:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\RECIBE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \RECIBE:BUART:control_0\ * !\RECIBE:BUART:rx_state_1\ * 
              !\RECIBE:BUART:rx_state_0\ * \RECIBE:BUART:rx_state_3\ * 
              \RECIBE:BUART:rx_bitclk\
            + !\RECIBE:BUART:rx_state_1\ * !\RECIBE:BUART:rx_state_0\ * 
              \RECIBE:BUART:rx_state_3\ * \RECIBE:BUART:rx_state_2\ * 
              \RECIBE:BUART:rx_bitclk\
            + !\RECIBE:BUART:rx_state_1\ * \RECIBE:BUART:rx_state_0\ * 
              !\RECIBE:BUART:rx_state_3\ * !\RECIBE:BUART:rx_state_2\ * 
              !\RECIBE:BUART:rx_count_6\ * !\RECIBE:BUART:rx_count_5\
            + !\RECIBE:BUART:rx_state_1\ * \RECIBE:BUART:rx_state_0\ * 
              !\RECIBE:BUART:rx_state_3\ * !\RECIBE:BUART:rx_state_2\ * 
              !\RECIBE:BUART:rx_count_6\ * !\RECIBE:BUART:rx_count_4\
        );
        Output = \RECIBE:BUART:rx_state_3\ (fanout=16)

    MacroCell: Name=\RECIBE:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\RECIBE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\RECIBE:BUART:control_1\ * \RECIBE:BUART:control_0\ * 
              \RECIBE:BUART:rx_state_0\ * !\RECIBE:BUART:rx_state_3\ * 
              !\RECIBE:BUART:rx_state_2\ * \RECIBE:BUART:rx_bitclk\ * 
              !\RECIBE:BUART:rx_count_6\ * !\RECIBE:BUART:rx_count_5\
            + !\RECIBE:BUART:control_1\ * \RECIBE:BUART:control_0\ * 
              \RECIBE:BUART:rx_state_0\ * !\RECIBE:BUART:rx_state_3\ * 
              !\RECIBE:BUART:rx_state_2\ * \RECIBE:BUART:rx_bitclk\ * 
              !\RECIBE:BUART:rx_count_6\ * !\RECIBE:BUART:rx_count_4\ * 
              !\RECIBE:BUART:rx_count_3\
            + \RECIBE:BUART:rx_state_2_split\
        );
        Output = \RECIBE:BUART:rx_state_2\ (fanout=16)

    MacroCell: Name=\RECIBE:BUART:rx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\RECIBE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\RECIBE:BUART:control_0\ * !\RECIBE:BUART:rx_count_2\ * 
              !\RECIBE:BUART:rx_count_1\ * !\RECIBE:BUART:rx_count_0\
            + \RECIBE:BUART:control_0\ * \RECIBE:BUART:rx_state_1\ * 
              \RECIBE:BUART:rx_state_0\ * !\RECIBE:BUART:rx_state_3\ * 
              \RECIBE:BUART:rx_state_2\ * !\RECIBE:BUART:rx_count_2\ * 
              !\RECIBE:BUART:rx_count_1\ * \RECIBE:BUART:rx_count_0\
            + !\RECIBE:BUART:rx_state_1\ * !\RECIBE:BUART:rx_count_2\ * 
              !\RECIBE:BUART:rx_count_1\ * !\RECIBE:BUART:rx_count_0\
            + !\RECIBE:BUART:rx_state_0\ * !\RECIBE:BUART:rx_count_2\ * 
              !\RECIBE:BUART:rx_count_1\ * !\RECIBE:BUART:rx_count_0\
            + \RECIBE:BUART:rx_state_3\ * !\RECIBE:BUART:rx_count_2\ * 
              !\RECIBE:BUART:rx_count_1\ * !\RECIBE:BUART:rx_count_0\
            + !\RECIBE:BUART:rx_state_2\ * !\RECIBE:BUART:rx_count_2\ * 
              !\RECIBE:BUART:rx_count_1\ * !\RECIBE:BUART:rx_count_0\
        );
        Output = \RECIBE:BUART:rx_bitclk\ (fanout=12)

    MacroCell: Name=\RECIBE:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\RECIBE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\RECIBE:BUART:rx_state_1\ * !\RECIBE:BUART:rx_state_0\ * 
              \RECIBE:BUART:rx_state_3\ * \RECIBE:BUART:rx_state_2\
        );
        Output = \RECIBE:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\RECIBE:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\RECIBE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              \RECIBE:BUART:control_0\ * \RECIBE:BUART:rx_state_1\ * 
              \RECIBE:BUART:rx_state_0\ * !\RECIBE:BUART:rx_state_3\ * 
              \RECIBE:BUART:rx_state_2\ * !\RECIBE:BUART:rx_count_0\
            + \RECIBE:BUART:rx_count_2\
            + \RECIBE:BUART:rx_count_1\
            + !\RECIBE:BUART:pollcount_1\ * !Net_31
            + !\RECIBE:BUART:pollcount_1\ * !\RECIBE:BUART:pollcount_0\
            + \RECIBE:BUART:pollcount_1\ * Net_31 * 
              \RECIBE:BUART:pollcount_0\
        );
        Output = \RECIBE:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\RECIBE:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\RECIBE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              \RECIBE:BUART:control_0\ * \RECIBE:BUART:rx_state_1\ * 
              \RECIBE:BUART:rx_state_0\ * !\RECIBE:BUART:rx_state_3\ * 
              \RECIBE:BUART:rx_state_2\ * !\RECIBE:BUART:rx_count_0\
            + \RECIBE:BUART:rx_count_2\
            + \RECIBE:BUART:rx_count_1\
            + !Net_31 * !\RECIBE:BUART:pollcount_0\
            + Net_31 * \RECIBE:BUART:pollcount_0\
        );
        Output = \RECIBE:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\RECIBE:BUART:rx_state_2_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\RECIBE:BUART:control_0\ * !\RECIBE:BUART:rx_state_1\ * 
              !\RECIBE:BUART:rx_state_0\ * !\RECIBE:BUART:rx_state_3\ * 
              !\RECIBE:BUART:rx_state_2\ * !Net_31 * \RECIBE:BUART:rx_last\
            + \RECIBE:BUART:control_0\ * \RECIBE:BUART:rx_state_1\ * 
              \RECIBE:BUART:rx_state_0\ * !\RECIBE:BUART:rx_state_3\ * 
              \RECIBE:BUART:rx_state_2\ * \RECIBE:BUART:rx_bitclk\
            + \RECIBE:BUART:control_0\ * \RECIBE:BUART:rx_state_0\ * 
              !\RECIBE:BUART:rx_state_3\ * !\RECIBE:BUART:rx_state_2\ * 
              \RECIBE:BUART:rx_bitclk\ * !\RECIBE:BUART:rx_count_6\ * 
              !\RECIBE:BUART:rx_count_5\ * !\RECIBE:BUART:rx_count_4\ * 
              !\RECIBE:BUART:rx_count_3\
            + !\RECIBE:BUART:rx_state_1\ * !\RECIBE:BUART:rx_state_0\ * 
              \RECIBE:BUART:rx_state_3\ * \RECIBE:BUART:rx_bitclk\
            + !\RECIBE:BUART:rx_state_1\ * !\RECIBE:BUART:rx_state_0\ * 
              \RECIBE:BUART:rx_state_2\ * \RECIBE:BUART:rx_bitclk\
            + !\RECIBE:BUART:rx_state_1\ * \RECIBE:BUART:rx_state_0\ * 
              !\RECIBE:BUART:rx_state_3\ * !\RECIBE:BUART:rx_state_2\ * 
              !\RECIBE:BUART:rx_count_6\ * !\RECIBE:BUART:rx_count_5\
            + !\RECIBE:BUART:rx_state_1\ * \RECIBE:BUART:rx_state_0\ * 
              !\RECIBE:BUART:rx_state_3\ * !\RECIBE:BUART:rx_state_2\ * 
              !\RECIBE:BUART:rx_count_6\ * !\RECIBE:BUART:rx_count_4\
        );
        Output = \RECIBE:BUART:rx_state_2_split\ (fanout=1)

    MacroCell: Name=\RECIBE:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\RECIBE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\RECIBE:BUART:rx_state_1\ * !\RECIBE:BUART:rx_state_0\ * 
              \RECIBE:BUART:rx_state_3\ * \RECIBE:BUART:rx_state_2\ * 
              \RECIBE:BUART:rx_bitclk\ * !\RECIBE:BUART:pollcount_1\ * 
              !Net_31
            + !\RECIBE:BUART:rx_state_1\ * !\RECIBE:BUART:rx_state_0\ * 
              \RECIBE:BUART:rx_state_3\ * \RECIBE:BUART:rx_state_2\ * 
              \RECIBE:BUART:rx_bitclk\ * !\RECIBE:BUART:pollcount_1\ * 
              !\RECIBE:BUART:pollcount_0\
        );
        Output = \RECIBE:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\RECIBE:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\RECIBE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_31
        );
        Output = \RECIBE:BUART:rx_last\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\RECIBE:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \RECIBE:Net_9\ ,
            cs_addr_2 => \RECIBE:BUART:rx_state_1\ ,
            cs_addr_1 => \RECIBE:BUART:rx_state_0\ ,
            cs_addr_0 => \RECIBE:BUART:rx_bitclk_enable\ ,
            route_si => \RECIBE:BUART:rx_postpoll\ ,
            f0_load => \RECIBE:BUART:rx_load_fifo\ ,
            so_comb => \RECIBE:BUART:hd_shift_out\ ,
            f0_bus_stat_comb => \RECIBE:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \RECIBE:BUART:rx_fifofull\ ,
            f1_bus_stat_comb => \RECIBE:BUART:hd_tx_fifo_notfull\ ,
            f1_blk_stat_comb => \RECIBE:BUART:hd_tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\RECIBE:BUART:sRX:RxSts\
        PORT MAP (
            reset => \RECIBE:BUART:reset_sr\ ,
            clock => \RECIBE:Net_9\ ,
            status_5 => \RECIBE:BUART:rx_status_5\ ,
            status_4 => \RECIBE:BUART:rx_status_4\ ,
            status_3 => \RECIBE:BUART:rx_status_3\ ,
            status_1 => \RECIBE:BUART:rx_status_1\ ,
            status_0 => \RECIBE:BUART:rx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\RECIBE:BUART:sCR_SyncCtl:CtrlReg\
        PORT MAP (
            clock => \RECIBE:Net_9\ ,
            control_7 => \RECIBE:BUART:control_7\ ,
            control_6 => \RECIBE:BUART:control_6\ ,
            control_5 => \RECIBE:BUART:control_5\ ,
            control_4 => \RECIBE:BUART:control_4\ ,
            control_3 => \RECIBE:BUART:control_3\ ,
            control_2 => \RECIBE:BUART:control_2\ ,
            control_1 => \RECIBE:BUART:control_1\ ,
            control_0 => \RECIBE:BUART:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\RECIBE:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \RECIBE:Net_9\ ,
            load => \RECIBE:BUART:rx_counter_load\ ,
            count_6 => \RECIBE:BUART:rx_count_6\ ,
            count_5 => \RECIBE:BUART:rx_count_5\ ,
            count_4 => \RECIBE:BUART:rx_count_4\ ,
            count_3 => \RECIBE:BUART:rx_count_3\ ,
            count_2 => \RECIBE:BUART:rx_count_2\ ,
            count_1 => \RECIBE:BUART:rx_count_1\ ,
            count_0 => \RECIBE:BUART:rx_count_0\ ,
            tc => \RECIBE:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    1 :    7 :    8 : 12.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    0 :   32 :   32 :  0.00 %
IO                            :   12 :   60 :   72 : 16.67 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   24 :  168 :  192 : 12.50 %
  Unique P-terms              :   62 :  322 :  384 : 16.15 %
  Total P-terms               :   78 :      :      :        
  Datapath Cells              :    1 :   23 :   24 :  4.17 %
  Status Cells                :    2 :   22 :   24 :  8.33 %
    StatusI Registers         :    1 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    2 :   22 :   24 :  8.33 %
    Control Registers         :    1 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.084ms
Tech mapping phase: Elapsed time ==> 0s.233ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_6@[IOP=(3)][IoId=(6)] : Rx_2(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : Tx_2(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : \LCD_Char_1:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \LCD_Char_1:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \LCD_Char_1:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \LCD_Char_1:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \LCD_Char_1:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \LCD_Char_1:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \LCD_Char_1:LCDPort(6)\ (fixed)
Analog Placement phase: Elapsed time ==> 0s.093ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.914ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.6 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   11 :   37 :   48 :  22.92%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            9.55
                   Pterms :            6.82
               Macrocells :            2.18
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.042ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.001ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 196, final cost is 196 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          6 :      12.67 :       4.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=2, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\RECIBE:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 7
        List of special equations: 
            Clock  = (\RECIBE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\RECIBE:BUART:control_0\ * !\RECIBE:BUART:rx_state_1\ * 
              !\RECIBE:BUART:rx_state_0\ * !\RECIBE:BUART:rx_state_3\ * 
              \RECIBE:BUART:rx_state_2\ * \RECIBE:BUART:rx_bitclk\ * 
              !\RECIBE:BUART:pollcount_1\ * !Net_31
            + !\RECIBE:BUART:control_0\ * !\RECIBE:BUART:rx_state_1\ * 
              !\RECIBE:BUART:rx_state_0\ * !\RECIBE:BUART:rx_state_3\ * 
              \RECIBE:BUART:rx_state_2\ * \RECIBE:BUART:rx_bitclk\ * 
              !\RECIBE:BUART:pollcount_1\ * !\RECIBE:BUART:pollcount_0\
            + \RECIBE:BUART:control_0\ * !\RECIBE:BUART:rx_state_1\ * 
              !\RECIBE:BUART:rx_state_0\ * \RECIBE:BUART:rx_state_3\ * 
              !\RECIBE:BUART:rx_state_2\ * \RECIBE:BUART:rx_bitclk\
            + \RECIBE:BUART:control_0\ * \RECIBE:BUART:rx_state_1\ * 
              !\RECIBE:BUART:rx_state_0\ * !\RECIBE:BUART:rx_state_3\ * 
              !\RECIBE:BUART:rx_state_2\ * \RECIBE:BUART:rx_bitclk\
            + \RECIBE:BUART:control_0\ * \RECIBE:BUART:rx_state_1\ * 
              \RECIBE:BUART:rx_state_0\ * !\RECIBE:BUART:rx_state_3\ * 
              \RECIBE:BUART:rx_state_2\ * \RECIBE:BUART:rx_bitclk\
            + !\RECIBE:BUART:rx_state_1\ * \RECIBE:BUART:rx_state_0\ * 
              !\RECIBE:BUART:rx_state_3\ * !\RECIBE:BUART:rx_state_2\ * 
              !\RECIBE:BUART:rx_count_6\ * !\RECIBE:BUART:rx_count_5\
            + !\RECIBE:BUART:rx_state_1\ * \RECIBE:BUART:rx_state_0\ * 
              !\RECIBE:BUART:rx_state_3\ * !\RECIBE:BUART:rx_state_2\ * 
              !\RECIBE:BUART:rx_count_6\ * !\RECIBE:BUART:rx_count_4\
        );
        Output = \RECIBE:BUART:rx_state_0\ (fanout=17)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\RECIBE:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \RECIBE:BUART:control_0\ * \RECIBE:BUART:rx_state_1\ * 
              \RECIBE:BUART:rx_state_0\ * !\RECIBE:BUART:rx_state_3\ * 
              \RECIBE:BUART:rx_state_2\ * \RECIBE:BUART:rx_bitclk\
            + !\RECIBE:BUART:rx_state_1\ * !\RECIBE:BUART:rx_state_0\ * 
              !\RECIBE:BUART:rx_state_3\ * !\RECIBE:BUART:rx_state_2\
        );
        Output = \RECIBE:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,0)][LB=1] #macrocells=2, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\RECIBE:BUART:rx_bitclk\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\RECIBE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\RECIBE:BUART:control_0\ * !\RECIBE:BUART:rx_count_2\ * 
              !\RECIBE:BUART:rx_count_1\ * !\RECIBE:BUART:rx_count_0\
            + \RECIBE:BUART:control_0\ * \RECIBE:BUART:rx_state_1\ * 
              \RECIBE:BUART:rx_state_0\ * !\RECIBE:BUART:rx_state_3\ * 
              \RECIBE:BUART:rx_state_2\ * !\RECIBE:BUART:rx_count_2\ * 
              !\RECIBE:BUART:rx_count_1\ * \RECIBE:BUART:rx_count_0\
            + !\RECIBE:BUART:rx_state_1\ * !\RECIBE:BUART:rx_count_2\ * 
              !\RECIBE:BUART:rx_count_1\ * !\RECIBE:BUART:rx_count_0\
            + !\RECIBE:BUART:rx_state_0\ * !\RECIBE:BUART:rx_count_2\ * 
              !\RECIBE:BUART:rx_count_1\ * !\RECIBE:BUART:rx_count_0\
            + \RECIBE:BUART:rx_state_3\ * !\RECIBE:BUART:rx_count_2\ * 
              !\RECIBE:BUART:rx_count_1\ * !\RECIBE:BUART:rx_count_0\
            + !\RECIBE:BUART:rx_state_2\ * !\RECIBE:BUART:rx_count_2\ * 
              !\RECIBE:BUART:rx_count_1\ * !\RECIBE:BUART:rx_count_0\
        );
        Output = \RECIBE:BUART:rx_bitclk\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\RECIBE:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\RECIBE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\RECIBE:BUART:rx_state_1\ * !\RECIBE:BUART:rx_state_0\ * 
              \RECIBE:BUART:rx_state_3\ * \RECIBE:BUART:rx_state_2\
        );
        Output = \RECIBE:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=1, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\RECIBE:BUART:txn_split\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\RECIBE:BUART:control_1\ * \RECIBE:BUART:control_0\ * 
              \RECIBE:BUART:rx_state_1\ * \RECIBE:BUART:rx_state_0\ * 
              !\RECIBE:BUART:rx_state_3\ * !\RECIBE:BUART:rx_state_2\ * 
              \RECIBE:BUART:rx_bitclk\ * !\RECIBE:BUART:rx_count_6\ * 
              !\RECIBE:BUART:rx_count_5\
            + !\RECIBE:BUART:control_1\ * \RECIBE:BUART:control_0\ * 
              \RECIBE:BUART:rx_state_1\ * \RECIBE:BUART:rx_state_0\ * 
              !\RECIBE:BUART:rx_state_3\ * !\RECIBE:BUART:rx_state_2\ * 
              \RECIBE:BUART:rx_bitclk\ * !\RECIBE:BUART:rx_count_6\ * 
              !\RECIBE:BUART:rx_count_4\ * !\RECIBE:BUART:rx_count_3\
            + !\RECIBE:BUART:control_1\ * \RECIBE:BUART:control_0\ * 
              \RECIBE:BUART:rx_state_1\ * \RECIBE:BUART:hd_shift_out\ * 
              !\RECIBE:BUART:rx_state_3\ * !\RECIBE:BUART:rx_state_2\ * 
              \RECIBE:BUART:rx_bitclk\
            + \RECIBE:BUART:control_0\ * !\RECIBE:BUART:rx_state_1\ * 
              !\RECIBE:BUART:rx_state_0\ * !\RECIBE:BUART:rx_state_2\ * 
              \RECIBE:BUART:rx_bitclk\
            + \RECIBE:BUART:control_0\ * \RECIBE:BUART:rx_state_1\ * 
              \RECIBE:BUART:rx_state_0\ * !\RECIBE:BUART:rx_state_3\ * 
              !\RECIBE:BUART:rx_state_2\ * \RECIBE:BUART:rx_bitclk\ * 
              !\RECIBE:BUART:rx_count_6\ * !\RECIBE:BUART:rx_count_5\ * 
              !\RECIBE:BUART:rx_count_4\ * !\RECIBE:BUART:rx_count_3\
            + \RECIBE:BUART:control_0\ * !\RECIBE:BUART:rx_state_0\ * 
              \RECIBE:BUART:hd_shift_out\ * !\RECIBE:BUART:rx_state_3\ * 
              !\RECIBE:BUART:rx_state_2\ * \RECIBE:BUART:rx_bitclk\
            + !\RECIBE:BUART:rx_state_1\ * !\RECIBE:BUART:rx_state_0\ * 
              !\RECIBE:BUART:rx_state_3\ * !\RECIBE:BUART:rx_state_2\
        );
        Output = \RECIBE:BUART:txn_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

count7cell: Name =\RECIBE:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \RECIBE:Net_9\ ,
        load => \RECIBE:BUART:rx_counter_load\ ,
        count_6 => \RECIBE:BUART:rx_count_6\ ,
        count_5 => \RECIBE:BUART:rx_count_5\ ,
        count_4 => \RECIBE:BUART:rx_count_4\ ,
        count_3 => \RECIBE:BUART:rx_count_3\ ,
        count_2 => \RECIBE:BUART:rx_count_2\ ,
        count_1 => \RECIBE:BUART:rx_count_1\ ,
        count_0 => \RECIBE:BUART:rx_count_0\ ,
        tc => \RECIBE:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=2, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\RECIBE:BUART:rx_state_2_split\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\RECIBE:BUART:control_0\ * !\RECIBE:BUART:rx_state_1\ * 
              !\RECIBE:BUART:rx_state_0\ * !\RECIBE:BUART:rx_state_3\ * 
              !\RECIBE:BUART:rx_state_2\ * !Net_31 * \RECIBE:BUART:rx_last\
            + \RECIBE:BUART:control_0\ * \RECIBE:BUART:rx_state_1\ * 
              \RECIBE:BUART:rx_state_0\ * !\RECIBE:BUART:rx_state_3\ * 
              \RECIBE:BUART:rx_state_2\ * \RECIBE:BUART:rx_bitclk\
            + \RECIBE:BUART:control_0\ * \RECIBE:BUART:rx_state_0\ * 
              !\RECIBE:BUART:rx_state_3\ * !\RECIBE:BUART:rx_state_2\ * 
              \RECIBE:BUART:rx_bitclk\ * !\RECIBE:BUART:rx_count_6\ * 
              !\RECIBE:BUART:rx_count_5\ * !\RECIBE:BUART:rx_count_4\ * 
              !\RECIBE:BUART:rx_count_3\
            + !\RECIBE:BUART:rx_state_1\ * !\RECIBE:BUART:rx_state_0\ * 
              \RECIBE:BUART:rx_state_3\ * \RECIBE:BUART:rx_bitclk\
            + !\RECIBE:BUART:rx_state_1\ * !\RECIBE:BUART:rx_state_0\ * 
              \RECIBE:BUART:rx_state_2\ * \RECIBE:BUART:rx_bitclk\
            + !\RECIBE:BUART:rx_state_1\ * \RECIBE:BUART:rx_state_0\ * 
              !\RECIBE:BUART:rx_state_3\ * !\RECIBE:BUART:rx_state_2\ * 
              !\RECIBE:BUART:rx_count_6\ * !\RECIBE:BUART:rx_count_5\
            + !\RECIBE:BUART:rx_state_1\ * \RECIBE:BUART:rx_state_0\ * 
              !\RECIBE:BUART:rx_state_3\ * !\RECIBE:BUART:rx_state_2\ * 
              !\RECIBE:BUART:rx_count_6\ * !\RECIBE:BUART:rx_count_4\
        );
        Output = \RECIBE:BUART:rx_state_2_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\RECIBE:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\RECIBE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\RECIBE:BUART:control_0\ * !\RECIBE:BUART:rx_state_1\ * 
              !\RECIBE:BUART:rx_state_0\ * \RECIBE:BUART:rx_state_3\ * 
              !\RECIBE:BUART:rx_state_2\ * \RECIBE:BUART:rx_bitclk\
            + !\RECIBE:BUART:rx_state_1\ * \RECIBE:BUART:rx_state_0\ * 
              !\RECIBE:BUART:rx_state_3\ * !\RECIBE:BUART:rx_state_2\ * 
              !\RECIBE:BUART:rx_count_6\ * !\RECIBE:BUART:rx_count_5\
            + !\RECIBE:BUART:rx_state_1\ * \RECIBE:BUART:rx_state_0\ * 
              !\RECIBE:BUART:rx_state_3\ * !\RECIBE:BUART:rx_state_2\ * 
              !\RECIBE:BUART:rx_count_6\ * !\RECIBE:BUART:rx_count_4\
        );
        Output = \RECIBE:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=2, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\RECIBE:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\RECIBE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\RECIBE:BUART:control_1\ * \RECIBE:BUART:control_0\ * 
              \RECIBE:BUART:rx_state_0\ * !\RECIBE:BUART:rx_state_3\ * 
              !\RECIBE:BUART:rx_state_2\ * \RECIBE:BUART:rx_bitclk\ * 
              !\RECIBE:BUART:rx_count_6\ * !\RECIBE:BUART:rx_count_5\
            + !\RECIBE:BUART:control_1\ * \RECIBE:BUART:control_0\ * 
              \RECIBE:BUART:rx_state_0\ * !\RECIBE:BUART:rx_state_3\ * 
              !\RECIBE:BUART:rx_state_2\ * \RECIBE:BUART:rx_bitclk\ * 
              !\RECIBE:BUART:rx_count_6\ * !\RECIBE:BUART:rx_count_4\ * 
              !\RECIBE:BUART:rx_count_3\
            + \RECIBE:BUART:rx_state_2_split\
        );
        Output = \RECIBE:BUART:rx_state_2\ (fanout=16)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\RECIBE:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\RECIBE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \RECIBE:BUART:control_0\ * !\RECIBE:BUART:rx_state_1\ * 
              !\RECIBE:BUART:rx_state_0\ * \RECIBE:BUART:rx_state_3\ * 
              \RECIBE:BUART:rx_bitclk\
            + !\RECIBE:BUART:rx_state_1\ * !\RECIBE:BUART:rx_state_0\ * 
              \RECIBE:BUART:rx_state_3\ * \RECIBE:BUART:rx_state_2\ * 
              \RECIBE:BUART:rx_bitclk\
            + !\RECIBE:BUART:rx_state_1\ * \RECIBE:BUART:rx_state_0\ * 
              !\RECIBE:BUART:rx_state_3\ * !\RECIBE:BUART:rx_state_2\ * 
              !\RECIBE:BUART:rx_count_6\ * !\RECIBE:BUART:rx_count_5\
            + !\RECIBE:BUART:rx_state_1\ * \RECIBE:BUART:rx_state_0\ * 
              !\RECIBE:BUART:rx_state_3\ * !\RECIBE:BUART:rx_state_2\ * 
              !\RECIBE:BUART:rx_count_6\ * !\RECIBE:BUART:rx_count_4\
        );
        Output = \RECIBE:BUART:rx_state_3\ (fanout=16)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\RECIBE:BUART:sCR_SyncCtl:CtrlReg\
    PORT MAP (
        clock => \RECIBE:Net_9\ ,
        control_7 => \RECIBE:BUART:control_7\ ,
        control_6 => \RECIBE:BUART:control_6\ ,
        control_5 => \RECIBE:BUART:control_5\ ,
        control_4 => \RECIBE:BUART:control_4\ ,
        control_3 => \RECIBE:BUART:control_3\ ,
        control_2 => \RECIBE:BUART:control_2\ ,
        control_1 => \RECIBE:BUART:control_1\ ,
        control_0 => \RECIBE:BUART:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=3, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\RECIBE:BUART:txn\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\RECIBE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \RECIBE:BUART:control_0\ * \RECIBE:BUART:rx_state_1\ * 
              !\RECIBE:BUART:rx_state_0\ * !\RECIBE:BUART:rx_state_3\ * 
              !\RECIBE:BUART:rx_state_2\ * !\RECIBE:BUART:txn_split\
            + \RECIBE:BUART:control_0\ * \RECIBE:BUART:rx_state_1\ * 
              !\RECIBE:BUART:rx_state_3\ * !\RECIBE:BUART:rx_state_2\ * 
              \RECIBE:BUART:rx_bitclk\ * !\RECIBE:BUART:txn_split\
            + \RECIBE:BUART:txn\ * !\RECIBE:BUART:txn_split\
        );
        Output = \RECIBE:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\RECIBE:BUART:rx_state_1\, Mode=(T-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\RECIBE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \RECIBE:BUART:control_0\ * !\RECIBE:BUART:rx_state_1\ * 
              !\RECIBE:BUART:rx_state_0\ * !\RECIBE:BUART:hd_tx_fifo_empty\ * 
              !\RECIBE:BUART:rx_state_3\ * !\RECIBE:BUART:rx_state_2\
            + \RECIBE:BUART:control_0\ * !\RECIBE:BUART:rx_state_1\ * 
              !\RECIBE:BUART:rx_state_0\ * !\RECIBE:BUART:hd_tx_fifo_empty\ * 
              !\RECIBE:BUART:rx_state_3\ * \RECIBE:BUART:rx_bitclk\
            + \RECIBE:BUART:control_0\ * !\RECIBE:BUART:rx_state_1\ * 
              !\RECIBE:BUART:rx_state_0\ * \RECIBE:BUART:rx_state_3\ * 
              !\RECIBE:BUART:rx_state_2\ * \RECIBE:BUART:rx_bitclk\
            + \RECIBE:BUART:control_0\ * \RECIBE:BUART:rx_state_1\ * 
              \RECIBE:BUART:rx_state_0\ * \RECIBE:BUART:hd_tx_fifo_empty\ * 
              !\RECIBE:BUART:rx_state_3\ * \RECIBE:BUART:rx_state_2\ * 
              \RECIBE:BUART:rx_bitclk\
        );
        Output = \RECIBE:BUART:rx_state_1\ (fanout=16)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_26, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RECIBE:BUART:txn\
        );
        Output = Net_26 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\RECIBE:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\RECIBE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              \RECIBE:BUART:control_0\ * \RECIBE:BUART:rx_state_1\ * 
              \RECIBE:BUART:rx_state_0\ * !\RECIBE:BUART:rx_state_3\ * 
              \RECIBE:BUART:rx_state_2\ * !\RECIBE:BUART:rx_count_0\
            + \RECIBE:BUART:rx_count_2\
            + \RECIBE:BUART:rx_count_1\
            + !Net_31 * !\RECIBE:BUART:pollcount_0\
            + Net_31 * \RECIBE:BUART:pollcount_0\
        );
        Output = \RECIBE:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\RECIBE:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\RECIBE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\RECIBE:BUART:rx_state_1\ * !\RECIBE:BUART:rx_state_0\ * 
              \RECIBE:BUART:rx_state_3\ * \RECIBE:BUART:rx_state_2\ * 
              \RECIBE:BUART:rx_bitclk\ * !\RECIBE:BUART:pollcount_1\ * 
              !Net_31
            + !\RECIBE:BUART:rx_state_1\ * !\RECIBE:BUART:rx_state_0\ * 
              \RECIBE:BUART:rx_state_3\ * \RECIBE:BUART:rx_state_2\ * 
              \RECIBE:BUART:rx_bitclk\ * !\RECIBE:BUART:pollcount_1\ * 
              !\RECIBE:BUART:pollcount_0\
        );
        Output = \RECIBE:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\RECIBE:BUART:rx_last\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\RECIBE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_31
        );
        Output = \RECIBE:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=3, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\RECIBE:BUART:rx_bitclk_enable\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\RECIBE:BUART:control_0\ * \RECIBE:BUART:rx_bitclk\
            + \RECIBE:BUART:control_0\ * !\RECIBE:BUART:rx_state_1\ * 
              !\RECIBE:BUART:rx_count_2\ * !\RECIBE:BUART:rx_count_1\ * 
              !\RECIBE:BUART:rx_count_0\
            + \RECIBE:BUART:control_0\ * \RECIBE:BUART:rx_state_1\ * 
              \RECIBE:BUART:rx_state_0\ * !\RECIBE:BUART:rx_state_3\ * 
              \RECIBE:BUART:rx_state_2\ * !\RECIBE:BUART:rx_count_2\ * 
              !\RECIBE:BUART:rx_count_1\ * \RECIBE:BUART:rx_count_0\
            + \RECIBE:BUART:control_0\ * !\RECIBE:BUART:rx_state_0\ * 
              !\RECIBE:BUART:rx_count_2\ * !\RECIBE:BUART:rx_count_1\ * 
              !\RECIBE:BUART:rx_count_0\
            + \RECIBE:BUART:control_0\ * \RECIBE:BUART:rx_state_3\ * 
              !\RECIBE:BUART:rx_count_2\ * !\RECIBE:BUART:rx_count_1\ * 
              !\RECIBE:BUART:rx_count_0\
            + \RECIBE:BUART:control_0\ * !\RECIBE:BUART:rx_state_2\ * 
              !\RECIBE:BUART:rx_count_2\ * !\RECIBE:BUART:rx_count_1\ * 
              !\RECIBE:BUART:rx_count_0\
        );
        Output = \RECIBE:BUART:rx_bitclk_enable\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\RECIBE:BUART:rx_status_0\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RECIBE:BUART:control_0\ * \RECIBE:BUART:rx_state_1\ * 
              \RECIBE:BUART:rx_state_0\ * \RECIBE:BUART:hd_tx_fifo_empty\ * 
              !\RECIBE:BUART:rx_state_3\ * \RECIBE:BUART:rx_state_2\ * 
              \RECIBE:BUART:rx_bitclk\
        );
        Output = \RECIBE:BUART:rx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\RECIBE:BUART:rx_status_1\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RECIBE:BUART:control_0\ * \RECIBE:BUART:hd_tx_fifo_empty\
        );
        Output = \RECIBE:BUART:rx_status_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=2, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\RECIBE:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\RECIBE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              \RECIBE:BUART:control_0\ * \RECIBE:BUART:rx_state_1\ * 
              \RECIBE:BUART:rx_state_0\ * !\RECIBE:BUART:rx_state_3\ * 
              \RECIBE:BUART:rx_state_2\ * !\RECIBE:BUART:rx_count_0\
            + \RECIBE:BUART:rx_count_2\
            + \RECIBE:BUART:rx_count_1\
            + !\RECIBE:BUART:pollcount_1\ * !Net_31
            + !\RECIBE:BUART:pollcount_1\ * !\RECIBE:BUART:pollcount_0\
            + \RECIBE:BUART:pollcount_1\ * Net_31 * 
              \RECIBE:BUART:pollcount_0\
        );
        Output = \RECIBE:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\RECIBE:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \RECIBE:BUART:pollcount_1\
            + Net_31 * \RECIBE:BUART:pollcount_0\
        );
        Output = \RECIBE:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\RECIBE:BUART:sRX:RxSts\
    PORT MAP (
        reset => \RECIBE:BUART:reset_sr\ ,
        clock => \RECIBE:Net_9\ ,
        status_5 => \RECIBE:BUART:rx_status_5\ ,
        status_4 => \RECIBE:BUART:rx_status_4\ ,
        status_3 => \RECIBE:BUART:rx_status_3\ ,
        status_1 => \RECIBE:BUART:rx_status_1\ ,
        status_0 => \RECIBE:BUART:rx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=3, #inputs=5, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\RECIBE:BUART:reset_sr\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\RECIBE:BUART:control_0\ * \RECIBE:BUART:HalfDuplexSend_last\
            + \RECIBE:BUART:control_0\ * !\RECIBE:BUART:HalfDuplexSend_last\
        );
        Output = \RECIBE:BUART:reset_sr\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\RECIBE:BUART:HalfDuplexSend_last\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\RECIBE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RECIBE:BUART:control_0\
        );
        Output = \RECIBE:BUART:HalfDuplexSend_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\RECIBE:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\RECIBE:BUART:control_0\ * \RECIBE:BUART:rx_fifonotempty\ * 
              \RECIBE:BUART:rx_state_stop1_reg\
            + \RECIBE:BUART:control_0\ * !\RECIBE:BUART:hd_tx_fifo_notfull\
        );
        Output = \RECIBE:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\RECIBE:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RECIBE:BUART:rx_load_fifo\ * \RECIBE:BUART:rx_fifofull\
        );
        Output = \RECIBE:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\RECIBE:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \RECIBE:Net_9\ ,
        cs_addr_2 => \RECIBE:BUART:rx_state_1\ ,
        cs_addr_1 => \RECIBE:BUART:rx_state_0\ ,
        cs_addr_0 => \RECIBE:BUART:rx_bitclk_enable\ ,
        route_si => \RECIBE:BUART:rx_postpoll\ ,
        f0_load => \RECIBE:BUART:rx_load_fifo\ ,
        so_comb => \RECIBE:BUART:hd_shift_out\ ,
        f0_bus_stat_comb => \RECIBE:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \RECIBE:BUART:rx_fifofull\ ,
        f1_bus_stat_comb => \RECIBE:BUART:hd_tx_fifo_notfull\ ,
        f1_blk_stat_comb => \RECIBE:BUART:hd_tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: empty
Drq container @ [DrqContainer=(0)]: empty
Port 0 is empty
Port 1 is empty
Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = \LCD_Char_1:LCDPort(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Char_1:LCDPort(0)\__PA ,
        pad => \LCD_Char_1:LCDPort(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \LCD_Char_1:LCDPort(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Char_1:LCDPort(1)\__PA ,
        pad => \LCD_Char_1:LCDPort(1)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \LCD_Char_1:LCDPort(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Char_1:LCDPort(2)\__PA ,
        pad => \LCD_Char_1:LCDPort(2)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \LCD_Char_1:LCDPort(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Char_1:LCDPort(3)\__PA ,
        pad => \LCD_Char_1:LCDPort(3)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \LCD_Char_1:LCDPort(4)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Char_1:LCDPort(4)\__PA ,
        pad => \LCD_Char_1:LCDPort(4)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \LCD_Char_1:LCDPort(5)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Char_1:LCDPort(5)\__PA ,
        pad => \LCD_Char_1:LCDPort(5)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \LCD_Char_1:LCDPort(6)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Char_1:LCDPort(6)\__PA ,
        pad => \LCD_Char_1:LCDPort(6)_PAD\ );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=4]: 
Pin : Name = Tx_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_2(0)__PA ,
        input => Net_26 ,
        pad => Tx_2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Rx_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_2(0)__PA ,
        fb => Net_31 ,
        pad => Rx_2(0)_PAD );
    Properties:
    {
    }

Port 4 is empty
Port 5 is empty
Port 6 is empty
Port 12 is empty
Port 15 is empty
CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \RECIBE:Net_9\ ,
            dclk_0 => \RECIBE:Net_9_local\ );
        Properties:
        {
        }
Comparator group 0: empty
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
Analog (SC/CT) Blocks group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
Opamp group 0: empty
CapSense Buffers group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR ADC group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                         | 
Port | Pin | Fixed |      Type |       Drive Mode |                    Name | Connections
-----+-----+-------+-----------+------------------+-------------------------+------------
   2 |   0 |     * |      NONE |         CMOS_OUT | \LCD_Char_1:LCDPort(0)\ | 
     |   1 |     * |      NONE |         CMOS_OUT | \LCD_Char_1:LCDPort(1)\ | 
     |   2 |     * |      NONE |         CMOS_OUT | \LCD_Char_1:LCDPort(2)\ | 
     |   3 |     * |      NONE |         CMOS_OUT | \LCD_Char_1:LCDPort(3)\ | 
     |   4 |     * |      NONE |         CMOS_OUT | \LCD_Char_1:LCDPort(4)\ | 
     |   5 |     * |      NONE |         CMOS_OUT | \LCD_Char_1:LCDPort(5)\ | 
     |   6 |     * |      NONE |         CMOS_OUT | \LCD_Char_1:LCDPort(6)\ | 
-----+-----+-------+-----------+------------------+-------------------------+------------
   3 |   4 |     * |      NONE |         CMOS_OUT |                 Tx_2(0) | In(Net_26)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |                 Rx_2(0) | FB(Net_31)
-----------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.003ms
Digital Placement phase: Elapsed time ==> 2s.185ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 3s.282ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.517ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.092ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Half_Slave_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.570ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.342ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 8s.301ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 8s.409ms
API generation phase: Elapsed time ==> 1s.649ms
Dependency generation phase: Elapsed time ==> 0s.028ms
Cleanup phase: Elapsed time ==> 0s.001ms
