/****************************************************************************
 *     Copyright (c) 1999-2015, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Thu Oct 29 13:14:13 2015
 *                 Full Compile MD5 Checksum  e7a8666924d6f16d6c48f8d4180ae83b
 *                     (minus title and desc)
 *                 MD5 Checksum               60098f94fd56f39bea342d634b9c6b61
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     414
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   n/a
 *
 *
 ***************************************************************************/

#ifndef BCHP_WOD_MEM_CTRL_A_H__
#define BCHP_WOD_MEM_CTRL_A_H__

/***************************************************************************
 *WOD_MEM_CTRL_A - WOD Data Memory Controller Registers
 ***************************************************************************/
#define BCHP_WOD_MEM_CTRL_A_DMEM0_CTRL           0x02350000 /* [RW] Data Memory Interface Control */
#define BCHP_WOD_MEM_CTRL_A_DMEM0_BASE           0x02350004 /* [RW] Data Memory Interface Address mapping base */
#define BCHP_WOD_MEM_CTRL_A_DMEM1_CTRL           0x02350008 /* [RW] Data Memory Interface Control */
#define BCHP_WOD_MEM_CTRL_A_DMEM1_BASE           0x0235000c /* [RW] Data Memory Interface Address mapping base */
#define BCHP_WOD_MEM_CTRL_A_DMEM2_CTRL           0x02350010 /* [RW] Data Memory Interface Control */
#define BCHP_WOD_MEM_CTRL_A_DMEM2_BASE           0x02350014 /* [RW] Data Memory Interface Address mapping base */
#define BCHP_WOD_MEM_CTRL_A_DMEM3_CTRL           0x02350018 /* [RW] Data Memory Interface Control */
#define BCHP_WOD_MEM_CTRL_A_DMEM3_BASE           0x0235001c /* [RW] Data Memory Interface Address mapping base */
#define BCHP_WOD_MEM_CTRL_A_MEM_PROC_CTRL        0x02350020 /* [RW] MEM PROC Controls */
#define BCHP_WOD_MEM_CTRL_A_MEM_PROC_POKE        0x02350024 /* [WO] MEM PROC Process Start */
#define BCHP_WOD_MEM_CTRL_A_MEM_PROC_RST         0x02350028 /* [WO] MEM PROC Process Start */
#define BCHP_WOD_MEM_CTRL_A_MEM_PROC_NICE        0x0235002c /* [RW] MEM PROC Conjesttion Yield Control */
#define BCHP_WOD_MEM_CTRL_A_MEM_PROC_REQ_PANIC_EN 0x02350030 /* [RW] MEM PROC Request Panic Enable */
#define BCHP_WOD_MEM_CTRL_A_MEM_PROC_OUT_PANIC_EN 0x02350034 /* [RW] MEM PROC Output Panic Enable */
#define BCHP_WOD_MEM_CTRL_A_MEM_PROC_DONE_STATUS 0x02350038 /* [RO] MEM PROC Done Status */
#define BCHP_WOD_MEM_CTRL_A_MEM_PROC_DONE_STATUS_CLEAR 0x0235003c /* [WO] MEM PROC Done Status Clear */
#define BCHP_WOD_MEM_CTRL_A_MEM_PROC_PANIC_STATUS 0x02350040 /* [RO] MEM PROC Panic Status */
#define BCHP_WOD_MEM_CTRL_A_MEM_PROC_PANIC_STATUS_CLEAR 0x02350044 /* [WO] MEM PROC Done Status Clear */
#define BCHP_WOD_MEM_CTRL_A_MEM_PROC_REQ_OVERFLOW 0x02350048 /* [RO] MEM PROC Request FIFO Overflow */
#define BCHP_WOD_MEM_CTRL_A_MEM_PROC_REQ_OVERFLOW_CLEAR 0x0235004c /* [WO] MEM PROC Done Status Clear */
#define BCHP_WOD_MEM_CTRL_A_MEM_PROC_OUT_UNDERFLOW 0x02350050 /* [RO] MEM PROC Output FIFO Underflow */
#define BCHP_WOD_MEM_CTRL_A_MEM_PROC_OUT_UNDERFLOW_CLEAR 0x02350054 /* [WO] MEM PROC Done Status Clear */
#define BCHP_WOD_MEM_CTRL_A_DMA_INTR_SRC0        0x02350058 /* [RW] DMA channel 0 Interrupt Source Select */
#define BCHP_WOD_MEM_CTRL_A_DMA_INTR_SRC1        0x0235005c /* [RW] DMA channel 1 Interrupt Source Select */
#define BCHP_WOD_MEM_CTRL_A_DMA_INTR_SRC2        0x02350060 /* [RW] DMA channel 2 Interrupt Source Select */
#define BCHP_WOD_MEM_CTRL_A_DMA_INTR_SRC3        0x02350064 /* [RW] DMA channel 3 Interrupt Source Select */
#define BCHP_WOD_MEM_CTRL_A_DMA_INTR_SRC4        0x02350068 /* [RW] DMA channel 4 Interrupt Source Select */
#define BCHP_WOD_MEM_CTRL_A_DMA_INTR_SRC5        0x0235006c /* [RW] DMA channel 5 Interrupt Source Select */
#define BCHP_WOD_MEM_CTRL_A_DMA_INTR_SRC6        0x02350070 /* [RW] DMA channel 6 Interrupt Source Select */
#define BCHP_WOD_MEM_CTRL_A_DMA_INTR_SRC7        0x02350074 /* [RW] DMA channel 7 Interrupt Source Select */
#define BCHP_WOD_MEM_CTRL_A_DMA_INTR_SRC8        0x02350078 /* [RW] DMA channel 8 Interrupt Source Select */
#define BCHP_WOD_MEM_CTRL_A_DMA_INTR_SRC9        0x0235007c /* [RW] DMA channel 9 Interrupt Source Select */
#define BCHP_WOD_MEM_CTRL_A_DMA_INTR_SRC10       0x02350080 /* [RW] DMA channel 10 Interrupt Source Select */
#define BCHP_WOD_MEM_CTRL_A_DMA_INTR_SRC11       0x02350084 /* [RW] DMA channel 11 Interrupt Source Select */
#define BCHP_WOD_MEM_CTRL_A_DMA_INTR_SRC12       0x02350088 /* [RW] DMA channel 12 Interrupt Source Select */
#define BCHP_WOD_MEM_CTRL_A_DMA_INTR_SRC13       0x0235008c /* [RW] DMA channel 13 Interrupt Source Select */
#define BCHP_WOD_MEM_CTRL_A_DMA_INTR_SRC14       0x02350090 /* [RW] DMA channel 14 Interrupt Source Select */
#define BCHP_WOD_MEM_CTRL_A_DMA_INTR_SRC15       0x02350094 /* [RW] DMA channel 15 Interrupt Source Select */
#define BCHP_WOD_MEM_CTRL_A_GCS_BASE             0x02350098 /* [RW] GCS Address mapping base */

/***************************************************************************
 *DMEM0_CTRL - Data Memory Interface Control
 ***************************************************************************/
/* WOD_MEM_CTRL_A :: DMEM0_CTRL :: reserved0 [31:06] */
#define BCHP_WOD_MEM_CTRL_A_DMEM0_CTRL_reserved0_MASK              0xffffffc0
#define BCHP_WOD_MEM_CTRL_A_DMEM0_CTRL_reserved0_SHIFT             6

/* WOD_MEM_CTRL_A :: DMEM0_CTRL :: DATA_CONV_MODE [05:04] */
#define BCHP_WOD_MEM_CTRL_A_DMEM0_CTRL_DATA_CONV_MODE_MASK         0x00000030
#define BCHP_WOD_MEM_CTRL_A_DMEM0_CTRL_DATA_CONV_MODE_SHIFT        4
#define BCHP_WOD_MEM_CTRL_A_DMEM0_CTRL_DATA_CONV_MODE_DEFAULT      0x00000000

/* WOD_MEM_CTRL_A :: DMEM0_CTRL :: reserved1 [03:01] */
#define BCHP_WOD_MEM_CTRL_A_DMEM0_CTRL_reserved1_MASK              0x0000000e
#define BCHP_WOD_MEM_CTRL_A_DMEM0_CTRL_reserved1_SHIFT             1

/* WOD_MEM_CTRL_A :: DMEM0_CTRL :: DMEM_EN [00:00] */
#define BCHP_WOD_MEM_CTRL_A_DMEM0_CTRL_DMEM_EN_MASK                0x00000001
#define BCHP_WOD_MEM_CTRL_A_DMEM0_CTRL_DMEM_EN_SHIFT               0
#define BCHP_WOD_MEM_CTRL_A_DMEM0_CTRL_DMEM_EN_DEFAULT             0x00000000

/***************************************************************************
 *DMEM0_BASE - Data Memory Interface Address mapping base
 ***************************************************************************/
/* WOD_MEM_CTRL_A :: DMEM0_BASE :: ADDR [31:00] */
#define BCHP_WOD_MEM_CTRL_A_DMEM0_BASE_ADDR_MASK                   0xffffffff
#define BCHP_WOD_MEM_CTRL_A_DMEM0_BASE_ADDR_SHIFT                  0
#define BCHP_WOD_MEM_CTRL_A_DMEM0_BASE_ADDR_DEFAULT                0x00000000

/***************************************************************************
 *DMEM1_CTRL - Data Memory Interface Control
 ***************************************************************************/
/* WOD_MEM_CTRL_A :: DMEM1_CTRL :: reserved0 [31:06] */
#define BCHP_WOD_MEM_CTRL_A_DMEM1_CTRL_reserved0_MASK              0xffffffc0
#define BCHP_WOD_MEM_CTRL_A_DMEM1_CTRL_reserved0_SHIFT             6

/* WOD_MEM_CTRL_A :: DMEM1_CTRL :: DATA_CONV_MODE [05:04] */
#define BCHP_WOD_MEM_CTRL_A_DMEM1_CTRL_DATA_CONV_MODE_MASK         0x00000030
#define BCHP_WOD_MEM_CTRL_A_DMEM1_CTRL_DATA_CONV_MODE_SHIFT        4
#define BCHP_WOD_MEM_CTRL_A_DMEM1_CTRL_DATA_CONV_MODE_DEFAULT      0x00000000

/* WOD_MEM_CTRL_A :: DMEM1_CTRL :: reserved1 [03:01] */
#define BCHP_WOD_MEM_CTRL_A_DMEM1_CTRL_reserved1_MASK              0x0000000e
#define BCHP_WOD_MEM_CTRL_A_DMEM1_CTRL_reserved1_SHIFT             1

/* WOD_MEM_CTRL_A :: DMEM1_CTRL :: DMEM_EN [00:00] */
#define BCHP_WOD_MEM_CTRL_A_DMEM1_CTRL_DMEM_EN_MASK                0x00000001
#define BCHP_WOD_MEM_CTRL_A_DMEM1_CTRL_DMEM_EN_SHIFT               0
#define BCHP_WOD_MEM_CTRL_A_DMEM1_CTRL_DMEM_EN_DEFAULT             0x00000000

/***************************************************************************
 *DMEM1_BASE - Data Memory Interface Address mapping base
 ***************************************************************************/
/* WOD_MEM_CTRL_A :: DMEM1_BASE :: ADDR [31:00] */
#define BCHP_WOD_MEM_CTRL_A_DMEM1_BASE_ADDR_MASK                   0xffffffff
#define BCHP_WOD_MEM_CTRL_A_DMEM1_BASE_ADDR_SHIFT                  0
#define BCHP_WOD_MEM_CTRL_A_DMEM1_BASE_ADDR_DEFAULT                0x00000000

/***************************************************************************
 *DMEM2_CTRL - Data Memory Interface Control
 ***************************************************************************/
/* WOD_MEM_CTRL_A :: DMEM2_CTRL :: reserved0 [31:06] */
#define BCHP_WOD_MEM_CTRL_A_DMEM2_CTRL_reserved0_MASK              0xffffffc0
#define BCHP_WOD_MEM_CTRL_A_DMEM2_CTRL_reserved0_SHIFT             6

/* WOD_MEM_CTRL_A :: DMEM2_CTRL :: DATA_CONV_MODE [05:04] */
#define BCHP_WOD_MEM_CTRL_A_DMEM2_CTRL_DATA_CONV_MODE_MASK         0x00000030
#define BCHP_WOD_MEM_CTRL_A_DMEM2_CTRL_DATA_CONV_MODE_SHIFT        4
#define BCHP_WOD_MEM_CTRL_A_DMEM2_CTRL_DATA_CONV_MODE_DEFAULT      0x00000000

/* WOD_MEM_CTRL_A :: DMEM2_CTRL :: reserved1 [03:01] */
#define BCHP_WOD_MEM_CTRL_A_DMEM2_CTRL_reserved1_MASK              0x0000000e
#define BCHP_WOD_MEM_CTRL_A_DMEM2_CTRL_reserved1_SHIFT             1

/* WOD_MEM_CTRL_A :: DMEM2_CTRL :: DMEM_EN [00:00] */
#define BCHP_WOD_MEM_CTRL_A_DMEM2_CTRL_DMEM_EN_MASK                0x00000001
#define BCHP_WOD_MEM_CTRL_A_DMEM2_CTRL_DMEM_EN_SHIFT               0
#define BCHP_WOD_MEM_CTRL_A_DMEM2_CTRL_DMEM_EN_DEFAULT             0x00000000

/***************************************************************************
 *DMEM2_BASE - Data Memory Interface Address mapping base
 ***************************************************************************/
/* WOD_MEM_CTRL_A :: DMEM2_BASE :: ADDR [31:00] */
#define BCHP_WOD_MEM_CTRL_A_DMEM2_BASE_ADDR_MASK                   0xffffffff
#define BCHP_WOD_MEM_CTRL_A_DMEM2_BASE_ADDR_SHIFT                  0
#define BCHP_WOD_MEM_CTRL_A_DMEM2_BASE_ADDR_DEFAULT                0x00000000

/***************************************************************************
 *DMEM3_CTRL - Data Memory Interface Control
 ***************************************************************************/
/* WOD_MEM_CTRL_A :: DMEM3_CTRL :: reserved0 [31:06] */
#define BCHP_WOD_MEM_CTRL_A_DMEM3_CTRL_reserved0_MASK              0xffffffc0
#define BCHP_WOD_MEM_CTRL_A_DMEM3_CTRL_reserved0_SHIFT             6

/* WOD_MEM_CTRL_A :: DMEM3_CTRL :: DATA_CONV_MODE [05:04] */
#define BCHP_WOD_MEM_CTRL_A_DMEM3_CTRL_DATA_CONV_MODE_MASK         0x00000030
#define BCHP_WOD_MEM_CTRL_A_DMEM3_CTRL_DATA_CONV_MODE_SHIFT        4
#define BCHP_WOD_MEM_CTRL_A_DMEM3_CTRL_DATA_CONV_MODE_DEFAULT      0x00000000

/* WOD_MEM_CTRL_A :: DMEM3_CTRL :: reserved1 [03:01] */
#define BCHP_WOD_MEM_CTRL_A_DMEM3_CTRL_reserved1_MASK              0x0000000e
#define BCHP_WOD_MEM_CTRL_A_DMEM3_CTRL_reserved1_SHIFT             1

/* WOD_MEM_CTRL_A :: DMEM3_CTRL :: DMEM_EN [00:00] */
#define BCHP_WOD_MEM_CTRL_A_DMEM3_CTRL_DMEM_EN_MASK                0x00000001
#define BCHP_WOD_MEM_CTRL_A_DMEM3_CTRL_DMEM_EN_SHIFT               0
#define BCHP_WOD_MEM_CTRL_A_DMEM3_CTRL_DMEM_EN_DEFAULT             0x00000000

/***************************************************************************
 *DMEM3_BASE - Data Memory Interface Address mapping base
 ***************************************************************************/
/* WOD_MEM_CTRL_A :: DMEM3_BASE :: ADDR [31:00] */
#define BCHP_WOD_MEM_CTRL_A_DMEM3_BASE_ADDR_MASK                   0xffffffff
#define BCHP_WOD_MEM_CTRL_A_DMEM3_BASE_ADDR_SHIFT                  0
#define BCHP_WOD_MEM_CTRL_A_DMEM3_BASE_ADDR_DEFAULT                0x00000000

/***************************************************************************
 *MEM_PROC_CTRL - MEM PROC Controls
 ***************************************************************************/
/* WOD_MEM_CTRL_A :: MEM_PROC_CTRL :: reserved0 [31:11] */
#define BCHP_WOD_MEM_CTRL_A_MEM_PROC_CTRL_reserved0_MASK           0xfffff800
#define BCHP_WOD_MEM_CTRL_A_MEM_PROC_CTRL_reserved0_SHIFT          11

/* WOD_MEM_CTRL_A :: MEM_PROC_CTRL :: reserved_for_padding1 [10:08] */
#define BCHP_WOD_MEM_CTRL_A_MEM_PROC_CTRL_reserved_for_padding1_MASK 0x00000700
#define BCHP_WOD_MEM_CTRL_A_MEM_PROC_CTRL_reserved_for_padding1_SHIFT 8

/* WOD_MEM_CTRL_A :: MEM_PROC_CTRL :: OUT_PANIC_TH [07:04] */
#define BCHP_WOD_MEM_CTRL_A_MEM_PROC_CTRL_OUT_PANIC_TH_MASK        0x000000f0
#define BCHP_WOD_MEM_CTRL_A_MEM_PROC_CTRL_OUT_PANIC_TH_SHIFT       4
#define BCHP_WOD_MEM_CTRL_A_MEM_PROC_CTRL_OUT_PANIC_TH_DEFAULT     0x00000003

/* WOD_MEM_CTRL_A :: MEM_PROC_CTRL :: REQ_PANIC_TH [03:00] */
#define BCHP_WOD_MEM_CTRL_A_MEM_PROC_CTRL_REQ_PANIC_TH_MASK        0x0000000f
#define BCHP_WOD_MEM_CTRL_A_MEM_PROC_CTRL_REQ_PANIC_TH_SHIFT       0
#define BCHP_WOD_MEM_CTRL_A_MEM_PROC_CTRL_REQ_PANIC_TH_DEFAULT     0x00000004

/***************************************************************************
 *MEM_PROC_POKE - MEM PROC Process Start
 ***************************************************************************/
/* WOD_MEM_CTRL_A :: MEM_PROC_POKE :: reserved0 [31:16] */
#define BCHP_WOD_MEM_CTRL_A_MEM_PROC_POKE_reserved0_MASK           0xffff0000
#define BCHP_WOD_MEM_CTRL_A_MEM_PROC_POKE_reserved0_SHIFT          16

/* WOD_MEM_CTRL_A :: MEM_PROC_POKE :: MEM_PROC [15:00] */
#define BCHP_WOD_MEM_CTRL_A_MEM_PROC_POKE_MEM_PROC_MASK            0x0000ffff
#define BCHP_WOD_MEM_CTRL_A_MEM_PROC_POKE_MEM_PROC_SHIFT           0
#define BCHP_WOD_MEM_CTRL_A_MEM_PROC_POKE_MEM_PROC_DEFAULT         0x00000000

/***************************************************************************
 *MEM_PROC_RST - MEM PROC Process Start
 ***************************************************************************/
/* WOD_MEM_CTRL_A :: MEM_PROC_RST :: reserved0 [31:16] */
#define BCHP_WOD_MEM_CTRL_A_MEM_PROC_RST_reserved0_MASK            0xffff0000
#define BCHP_WOD_MEM_CTRL_A_MEM_PROC_RST_reserved0_SHIFT           16

/* WOD_MEM_CTRL_A :: MEM_PROC_RST :: MEM_PROC [15:00] */
#define BCHP_WOD_MEM_CTRL_A_MEM_PROC_RST_MEM_PROC_MASK             0x0000ffff
#define BCHP_WOD_MEM_CTRL_A_MEM_PROC_RST_MEM_PROC_SHIFT            0
#define BCHP_WOD_MEM_CTRL_A_MEM_PROC_RST_MEM_PROC_DEFAULT          0x00000000

/***************************************************************************
 *MEM_PROC_NICE - MEM PROC Conjesttion Yield Control
 ***************************************************************************/
/* WOD_MEM_CTRL_A :: MEM_PROC_NICE :: reserved0 [31:16] */
#define BCHP_WOD_MEM_CTRL_A_MEM_PROC_NICE_reserved0_MASK           0xffff0000
#define BCHP_WOD_MEM_CTRL_A_MEM_PROC_NICE_reserved0_SHIFT          16

/* WOD_MEM_CTRL_A :: MEM_PROC_NICE :: MEM_PROC [15:00] */
#define BCHP_WOD_MEM_CTRL_A_MEM_PROC_NICE_MEM_PROC_MASK            0x0000ffff
#define BCHP_WOD_MEM_CTRL_A_MEM_PROC_NICE_MEM_PROC_SHIFT           0
#define BCHP_WOD_MEM_CTRL_A_MEM_PROC_NICE_MEM_PROC_DEFAULT         0x00000000

/***************************************************************************
 *MEM_PROC_REQ_PANIC_EN - MEM PROC Request Panic Enable
 ***************************************************************************/
/* WOD_MEM_CTRL_A :: MEM_PROC_REQ_PANIC_EN :: reserved0 [31:16] */
#define BCHP_WOD_MEM_CTRL_A_MEM_PROC_REQ_PANIC_EN_reserved0_MASK   0xffff0000
#define BCHP_WOD_MEM_CTRL_A_MEM_PROC_REQ_PANIC_EN_reserved0_SHIFT  16

/* WOD_MEM_CTRL_A :: MEM_PROC_REQ_PANIC_EN :: MEM_PROC [15:00] */
#define BCHP_WOD_MEM_CTRL_A_MEM_PROC_REQ_PANIC_EN_MEM_PROC_MASK    0x0000ffff
#define BCHP_WOD_MEM_CTRL_A_MEM_PROC_REQ_PANIC_EN_MEM_PROC_SHIFT   0
#define BCHP_WOD_MEM_CTRL_A_MEM_PROC_REQ_PANIC_EN_MEM_PROC_DEFAULT 0x00000000

/***************************************************************************
 *MEM_PROC_OUT_PANIC_EN - MEM PROC Output Panic Enable
 ***************************************************************************/
/* WOD_MEM_CTRL_A :: MEM_PROC_OUT_PANIC_EN :: reserved0 [31:16] */
#define BCHP_WOD_MEM_CTRL_A_MEM_PROC_OUT_PANIC_EN_reserved0_MASK   0xffff0000
#define BCHP_WOD_MEM_CTRL_A_MEM_PROC_OUT_PANIC_EN_reserved0_SHIFT  16

/* WOD_MEM_CTRL_A :: MEM_PROC_OUT_PANIC_EN :: MEM_PROC [15:00] */
#define BCHP_WOD_MEM_CTRL_A_MEM_PROC_OUT_PANIC_EN_MEM_PROC_MASK    0x0000ffff
#define BCHP_WOD_MEM_CTRL_A_MEM_PROC_OUT_PANIC_EN_MEM_PROC_SHIFT   0
#define BCHP_WOD_MEM_CTRL_A_MEM_PROC_OUT_PANIC_EN_MEM_PROC_DEFAULT 0x00000000

/***************************************************************************
 *MEM_PROC_DONE_STATUS - MEM PROC Done Status
 ***************************************************************************/
/* WOD_MEM_CTRL_A :: MEM_PROC_DONE_STATUS :: reserved0 [31:16] */
#define BCHP_WOD_MEM_CTRL_A_MEM_PROC_DONE_STATUS_reserved0_MASK    0xffff0000
#define BCHP_WOD_MEM_CTRL_A_MEM_PROC_DONE_STATUS_reserved0_SHIFT   16

/* WOD_MEM_CTRL_A :: MEM_PROC_DONE_STATUS :: MEM_PROC [15:00] */
#define BCHP_WOD_MEM_CTRL_A_MEM_PROC_DONE_STATUS_MEM_PROC_MASK     0x0000ffff
#define BCHP_WOD_MEM_CTRL_A_MEM_PROC_DONE_STATUS_MEM_PROC_SHIFT    0
#define BCHP_WOD_MEM_CTRL_A_MEM_PROC_DONE_STATUS_MEM_PROC_DEFAULT  0x00000000

/***************************************************************************
 *MEM_PROC_DONE_STATUS_CLEAR - MEM PROC Done Status Clear
 ***************************************************************************/
/* WOD_MEM_CTRL_A :: MEM_PROC_DONE_STATUS_CLEAR :: reserved0 [31:16] */
#define BCHP_WOD_MEM_CTRL_A_MEM_PROC_DONE_STATUS_CLEAR_reserved0_MASK 0xffff0000
#define BCHP_WOD_MEM_CTRL_A_MEM_PROC_DONE_STATUS_CLEAR_reserved0_SHIFT 16

/* WOD_MEM_CTRL_A :: MEM_PROC_DONE_STATUS_CLEAR :: MEM_PROC [15:00] */
#define BCHP_WOD_MEM_CTRL_A_MEM_PROC_DONE_STATUS_CLEAR_MEM_PROC_MASK 0x0000ffff
#define BCHP_WOD_MEM_CTRL_A_MEM_PROC_DONE_STATUS_CLEAR_MEM_PROC_SHIFT 0
#define BCHP_WOD_MEM_CTRL_A_MEM_PROC_DONE_STATUS_CLEAR_MEM_PROC_DEFAULT 0x00000000

/***************************************************************************
 *MEM_PROC_PANIC_STATUS - MEM PROC Panic Status
 ***************************************************************************/
/* WOD_MEM_CTRL_A :: MEM_PROC_PANIC_STATUS :: reserved0 [31:16] */
#define BCHP_WOD_MEM_CTRL_A_MEM_PROC_PANIC_STATUS_reserved0_MASK   0xffff0000
#define BCHP_WOD_MEM_CTRL_A_MEM_PROC_PANIC_STATUS_reserved0_SHIFT  16

/* WOD_MEM_CTRL_A :: MEM_PROC_PANIC_STATUS :: MEM_PROC [15:00] */
#define BCHP_WOD_MEM_CTRL_A_MEM_PROC_PANIC_STATUS_MEM_PROC_MASK    0x0000ffff
#define BCHP_WOD_MEM_CTRL_A_MEM_PROC_PANIC_STATUS_MEM_PROC_SHIFT   0
#define BCHP_WOD_MEM_CTRL_A_MEM_PROC_PANIC_STATUS_MEM_PROC_DEFAULT 0x00000000

/***************************************************************************
 *MEM_PROC_PANIC_STATUS_CLEAR - MEM PROC Done Status Clear
 ***************************************************************************/
/* WOD_MEM_CTRL_A :: MEM_PROC_PANIC_STATUS_CLEAR :: reserved0 [31:16] */
#define BCHP_WOD_MEM_CTRL_A_MEM_PROC_PANIC_STATUS_CLEAR_reserved0_MASK 0xffff0000
#define BCHP_WOD_MEM_CTRL_A_MEM_PROC_PANIC_STATUS_CLEAR_reserved0_SHIFT 16

/* WOD_MEM_CTRL_A :: MEM_PROC_PANIC_STATUS_CLEAR :: MEM_PROC [15:00] */
#define BCHP_WOD_MEM_CTRL_A_MEM_PROC_PANIC_STATUS_CLEAR_MEM_PROC_MASK 0x0000ffff
#define BCHP_WOD_MEM_CTRL_A_MEM_PROC_PANIC_STATUS_CLEAR_MEM_PROC_SHIFT 0
#define BCHP_WOD_MEM_CTRL_A_MEM_PROC_PANIC_STATUS_CLEAR_MEM_PROC_DEFAULT 0x00000000

/***************************************************************************
 *MEM_PROC_REQ_OVERFLOW - MEM PROC Request FIFO Overflow
 ***************************************************************************/
/* WOD_MEM_CTRL_A :: MEM_PROC_REQ_OVERFLOW :: reserved0 [31:16] */
#define BCHP_WOD_MEM_CTRL_A_MEM_PROC_REQ_OVERFLOW_reserved0_MASK   0xffff0000
#define BCHP_WOD_MEM_CTRL_A_MEM_PROC_REQ_OVERFLOW_reserved0_SHIFT  16

/* WOD_MEM_CTRL_A :: MEM_PROC_REQ_OVERFLOW :: MEM_PROC [15:00] */
#define BCHP_WOD_MEM_CTRL_A_MEM_PROC_REQ_OVERFLOW_MEM_PROC_MASK    0x0000ffff
#define BCHP_WOD_MEM_CTRL_A_MEM_PROC_REQ_OVERFLOW_MEM_PROC_SHIFT   0
#define BCHP_WOD_MEM_CTRL_A_MEM_PROC_REQ_OVERFLOW_MEM_PROC_DEFAULT 0x00000000

/***************************************************************************
 *MEM_PROC_REQ_OVERFLOW_CLEAR - MEM PROC Done Status Clear
 ***************************************************************************/
/* WOD_MEM_CTRL_A :: MEM_PROC_REQ_OVERFLOW_CLEAR :: reserved0 [31:16] */
#define BCHP_WOD_MEM_CTRL_A_MEM_PROC_REQ_OVERFLOW_CLEAR_reserved0_MASK 0xffff0000
#define BCHP_WOD_MEM_CTRL_A_MEM_PROC_REQ_OVERFLOW_CLEAR_reserved0_SHIFT 16

/* WOD_MEM_CTRL_A :: MEM_PROC_REQ_OVERFLOW_CLEAR :: MEM_PROC [15:00] */
#define BCHP_WOD_MEM_CTRL_A_MEM_PROC_REQ_OVERFLOW_CLEAR_MEM_PROC_MASK 0x0000ffff
#define BCHP_WOD_MEM_CTRL_A_MEM_PROC_REQ_OVERFLOW_CLEAR_MEM_PROC_SHIFT 0
#define BCHP_WOD_MEM_CTRL_A_MEM_PROC_REQ_OVERFLOW_CLEAR_MEM_PROC_DEFAULT 0x00000000

/***************************************************************************
 *MEM_PROC_OUT_UNDERFLOW - MEM PROC Output FIFO Underflow
 ***************************************************************************/
/* WOD_MEM_CTRL_A :: MEM_PROC_OUT_UNDERFLOW :: reserved0 [31:16] */
#define BCHP_WOD_MEM_CTRL_A_MEM_PROC_OUT_UNDERFLOW_reserved0_MASK  0xffff0000
#define BCHP_WOD_MEM_CTRL_A_MEM_PROC_OUT_UNDERFLOW_reserved0_SHIFT 16

/* WOD_MEM_CTRL_A :: MEM_PROC_OUT_UNDERFLOW :: MEM_PROC [15:00] */
#define BCHP_WOD_MEM_CTRL_A_MEM_PROC_OUT_UNDERFLOW_MEM_PROC_MASK   0x0000ffff
#define BCHP_WOD_MEM_CTRL_A_MEM_PROC_OUT_UNDERFLOW_MEM_PROC_SHIFT  0
#define BCHP_WOD_MEM_CTRL_A_MEM_PROC_OUT_UNDERFLOW_MEM_PROC_DEFAULT 0x00000000

/***************************************************************************
 *MEM_PROC_OUT_UNDERFLOW_CLEAR - MEM PROC Done Status Clear
 ***************************************************************************/
/* WOD_MEM_CTRL_A :: MEM_PROC_OUT_UNDERFLOW_CLEAR :: reserved0 [31:16] */
#define BCHP_WOD_MEM_CTRL_A_MEM_PROC_OUT_UNDERFLOW_CLEAR_reserved0_MASK 0xffff0000
#define BCHP_WOD_MEM_CTRL_A_MEM_PROC_OUT_UNDERFLOW_CLEAR_reserved0_SHIFT 16

/* WOD_MEM_CTRL_A :: MEM_PROC_OUT_UNDERFLOW_CLEAR :: MEM_PROC [15:00] */
#define BCHP_WOD_MEM_CTRL_A_MEM_PROC_OUT_UNDERFLOW_CLEAR_MEM_PROC_MASK 0x0000ffff
#define BCHP_WOD_MEM_CTRL_A_MEM_PROC_OUT_UNDERFLOW_CLEAR_MEM_PROC_SHIFT 0
#define BCHP_WOD_MEM_CTRL_A_MEM_PROC_OUT_UNDERFLOW_CLEAR_MEM_PROC_DEFAULT 0x00000000

/***************************************************************************
 *DMA_INTR_SRC0 - DMA channel 0 Interrupt Source Select
 ***************************************************************************/
/* WOD_MEM_CTRL_A :: DMA_INTR_SRC0 :: reserved0 [31:05] */
#define BCHP_WOD_MEM_CTRL_A_DMA_INTR_SRC0_reserved0_MASK           0xffffffe0
#define BCHP_WOD_MEM_CTRL_A_DMA_INTR_SRC0_reserved0_SHIFT          5

/* WOD_MEM_CTRL_A :: DMA_INTR_SRC0 :: ID [04:00] */
#define BCHP_WOD_MEM_CTRL_A_DMA_INTR_SRC0_ID_MASK                  0x0000001f
#define BCHP_WOD_MEM_CTRL_A_DMA_INTR_SRC0_ID_SHIFT                 0
#define BCHP_WOD_MEM_CTRL_A_DMA_INTR_SRC0_ID_DEFAULT               0x00000000

/***************************************************************************
 *DMA_INTR_SRC1 - DMA channel 1 Interrupt Source Select
 ***************************************************************************/
/* WOD_MEM_CTRL_A :: DMA_INTR_SRC1 :: reserved0 [31:05] */
#define BCHP_WOD_MEM_CTRL_A_DMA_INTR_SRC1_reserved0_MASK           0xffffffe0
#define BCHP_WOD_MEM_CTRL_A_DMA_INTR_SRC1_reserved0_SHIFT          5

/* WOD_MEM_CTRL_A :: DMA_INTR_SRC1 :: ID [04:00] */
#define BCHP_WOD_MEM_CTRL_A_DMA_INTR_SRC1_ID_MASK                  0x0000001f
#define BCHP_WOD_MEM_CTRL_A_DMA_INTR_SRC1_ID_SHIFT                 0
#define BCHP_WOD_MEM_CTRL_A_DMA_INTR_SRC1_ID_DEFAULT               0x00000000

/***************************************************************************
 *DMA_INTR_SRC2 - DMA channel 2 Interrupt Source Select
 ***************************************************************************/
/* WOD_MEM_CTRL_A :: DMA_INTR_SRC2 :: reserved0 [31:05] */
#define BCHP_WOD_MEM_CTRL_A_DMA_INTR_SRC2_reserved0_MASK           0xffffffe0
#define BCHP_WOD_MEM_CTRL_A_DMA_INTR_SRC2_reserved0_SHIFT          5

/* WOD_MEM_CTRL_A :: DMA_INTR_SRC2 :: ID [04:00] */
#define BCHP_WOD_MEM_CTRL_A_DMA_INTR_SRC2_ID_MASK                  0x0000001f
#define BCHP_WOD_MEM_CTRL_A_DMA_INTR_SRC2_ID_SHIFT                 0
#define BCHP_WOD_MEM_CTRL_A_DMA_INTR_SRC2_ID_DEFAULT               0x00000000

/***************************************************************************
 *DMA_INTR_SRC3 - DMA channel 3 Interrupt Source Select
 ***************************************************************************/
/* WOD_MEM_CTRL_A :: DMA_INTR_SRC3 :: reserved0 [31:05] */
#define BCHP_WOD_MEM_CTRL_A_DMA_INTR_SRC3_reserved0_MASK           0xffffffe0
#define BCHP_WOD_MEM_CTRL_A_DMA_INTR_SRC3_reserved0_SHIFT          5

/* WOD_MEM_CTRL_A :: DMA_INTR_SRC3 :: ID [04:00] */
#define BCHP_WOD_MEM_CTRL_A_DMA_INTR_SRC3_ID_MASK                  0x0000001f
#define BCHP_WOD_MEM_CTRL_A_DMA_INTR_SRC3_ID_SHIFT                 0
#define BCHP_WOD_MEM_CTRL_A_DMA_INTR_SRC3_ID_DEFAULT               0x00000000

/***************************************************************************
 *DMA_INTR_SRC4 - DMA channel 4 Interrupt Source Select
 ***************************************************************************/
/* WOD_MEM_CTRL_A :: DMA_INTR_SRC4 :: reserved0 [31:05] */
#define BCHP_WOD_MEM_CTRL_A_DMA_INTR_SRC4_reserved0_MASK           0xffffffe0
#define BCHP_WOD_MEM_CTRL_A_DMA_INTR_SRC4_reserved0_SHIFT          5

/* WOD_MEM_CTRL_A :: DMA_INTR_SRC4 :: ID [04:00] */
#define BCHP_WOD_MEM_CTRL_A_DMA_INTR_SRC4_ID_MASK                  0x0000001f
#define BCHP_WOD_MEM_CTRL_A_DMA_INTR_SRC4_ID_SHIFT                 0
#define BCHP_WOD_MEM_CTRL_A_DMA_INTR_SRC4_ID_DEFAULT               0x00000000

/***************************************************************************
 *DMA_INTR_SRC5 - DMA channel 5 Interrupt Source Select
 ***************************************************************************/
/* WOD_MEM_CTRL_A :: DMA_INTR_SRC5 :: reserved0 [31:05] */
#define BCHP_WOD_MEM_CTRL_A_DMA_INTR_SRC5_reserved0_MASK           0xffffffe0
#define BCHP_WOD_MEM_CTRL_A_DMA_INTR_SRC5_reserved0_SHIFT          5

/* WOD_MEM_CTRL_A :: DMA_INTR_SRC5 :: ID [04:00] */
#define BCHP_WOD_MEM_CTRL_A_DMA_INTR_SRC5_ID_MASK                  0x0000001f
#define BCHP_WOD_MEM_CTRL_A_DMA_INTR_SRC5_ID_SHIFT                 0
#define BCHP_WOD_MEM_CTRL_A_DMA_INTR_SRC5_ID_DEFAULT               0x00000000

/***************************************************************************
 *DMA_INTR_SRC6 - DMA channel 6 Interrupt Source Select
 ***************************************************************************/
/* WOD_MEM_CTRL_A :: DMA_INTR_SRC6 :: reserved0 [31:05] */
#define BCHP_WOD_MEM_CTRL_A_DMA_INTR_SRC6_reserved0_MASK           0xffffffe0
#define BCHP_WOD_MEM_CTRL_A_DMA_INTR_SRC6_reserved0_SHIFT          5

/* WOD_MEM_CTRL_A :: DMA_INTR_SRC6 :: ID [04:00] */
#define BCHP_WOD_MEM_CTRL_A_DMA_INTR_SRC6_ID_MASK                  0x0000001f
#define BCHP_WOD_MEM_CTRL_A_DMA_INTR_SRC6_ID_SHIFT                 0
#define BCHP_WOD_MEM_CTRL_A_DMA_INTR_SRC6_ID_DEFAULT               0x00000000

/***************************************************************************
 *DMA_INTR_SRC7 - DMA channel 7 Interrupt Source Select
 ***************************************************************************/
/* WOD_MEM_CTRL_A :: DMA_INTR_SRC7 :: reserved0 [31:05] */
#define BCHP_WOD_MEM_CTRL_A_DMA_INTR_SRC7_reserved0_MASK           0xffffffe0
#define BCHP_WOD_MEM_CTRL_A_DMA_INTR_SRC7_reserved0_SHIFT          5

/* WOD_MEM_CTRL_A :: DMA_INTR_SRC7 :: ID [04:00] */
#define BCHP_WOD_MEM_CTRL_A_DMA_INTR_SRC7_ID_MASK                  0x0000001f
#define BCHP_WOD_MEM_CTRL_A_DMA_INTR_SRC7_ID_SHIFT                 0
#define BCHP_WOD_MEM_CTRL_A_DMA_INTR_SRC7_ID_DEFAULT               0x00000000

/***************************************************************************
 *DMA_INTR_SRC8 - DMA channel 8 Interrupt Source Select
 ***************************************************************************/
/* WOD_MEM_CTRL_A :: DMA_INTR_SRC8 :: reserved0 [31:05] */
#define BCHP_WOD_MEM_CTRL_A_DMA_INTR_SRC8_reserved0_MASK           0xffffffe0
#define BCHP_WOD_MEM_CTRL_A_DMA_INTR_SRC8_reserved0_SHIFT          5

/* WOD_MEM_CTRL_A :: DMA_INTR_SRC8 :: ID [04:00] */
#define BCHP_WOD_MEM_CTRL_A_DMA_INTR_SRC8_ID_MASK                  0x0000001f
#define BCHP_WOD_MEM_CTRL_A_DMA_INTR_SRC8_ID_SHIFT                 0
#define BCHP_WOD_MEM_CTRL_A_DMA_INTR_SRC8_ID_DEFAULT               0x00000000

/***************************************************************************
 *DMA_INTR_SRC9 - DMA channel 9 Interrupt Source Select
 ***************************************************************************/
/* WOD_MEM_CTRL_A :: DMA_INTR_SRC9 :: reserved0 [31:05] */
#define BCHP_WOD_MEM_CTRL_A_DMA_INTR_SRC9_reserved0_MASK           0xffffffe0
#define BCHP_WOD_MEM_CTRL_A_DMA_INTR_SRC9_reserved0_SHIFT          5

/* WOD_MEM_CTRL_A :: DMA_INTR_SRC9 :: ID [04:00] */
#define BCHP_WOD_MEM_CTRL_A_DMA_INTR_SRC9_ID_MASK                  0x0000001f
#define BCHP_WOD_MEM_CTRL_A_DMA_INTR_SRC9_ID_SHIFT                 0
#define BCHP_WOD_MEM_CTRL_A_DMA_INTR_SRC9_ID_DEFAULT               0x00000000

/***************************************************************************
 *DMA_INTR_SRC10 - DMA channel 10 Interrupt Source Select
 ***************************************************************************/
/* WOD_MEM_CTRL_A :: DMA_INTR_SRC10 :: reserved0 [31:05] */
#define BCHP_WOD_MEM_CTRL_A_DMA_INTR_SRC10_reserved0_MASK          0xffffffe0
#define BCHP_WOD_MEM_CTRL_A_DMA_INTR_SRC10_reserved0_SHIFT         5

/* WOD_MEM_CTRL_A :: DMA_INTR_SRC10 :: ID [04:00] */
#define BCHP_WOD_MEM_CTRL_A_DMA_INTR_SRC10_ID_MASK                 0x0000001f
#define BCHP_WOD_MEM_CTRL_A_DMA_INTR_SRC10_ID_SHIFT                0
#define BCHP_WOD_MEM_CTRL_A_DMA_INTR_SRC10_ID_DEFAULT              0x00000000

/***************************************************************************
 *DMA_INTR_SRC11 - DMA channel 11 Interrupt Source Select
 ***************************************************************************/
/* WOD_MEM_CTRL_A :: DMA_INTR_SRC11 :: reserved0 [31:05] */
#define BCHP_WOD_MEM_CTRL_A_DMA_INTR_SRC11_reserved0_MASK          0xffffffe0
#define BCHP_WOD_MEM_CTRL_A_DMA_INTR_SRC11_reserved0_SHIFT         5

/* WOD_MEM_CTRL_A :: DMA_INTR_SRC11 :: ID [04:00] */
#define BCHP_WOD_MEM_CTRL_A_DMA_INTR_SRC11_ID_MASK                 0x0000001f
#define BCHP_WOD_MEM_CTRL_A_DMA_INTR_SRC11_ID_SHIFT                0
#define BCHP_WOD_MEM_CTRL_A_DMA_INTR_SRC11_ID_DEFAULT              0x00000000

/***************************************************************************
 *DMA_INTR_SRC12 - DMA channel 12 Interrupt Source Select
 ***************************************************************************/
/* WOD_MEM_CTRL_A :: DMA_INTR_SRC12 :: reserved0 [31:05] */
#define BCHP_WOD_MEM_CTRL_A_DMA_INTR_SRC12_reserved0_MASK          0xffffffe0
#define BCHP_WOD_MEM_CTRL_A_DMA_INTR_SRC12_reserved0_SHIFT         5

/* WOD_MEM_CTRL_A :: DMA_INTR_SRC12 :: ID [04:00] */
#define BCHP_WOD_MEM_CTRL_A_DMA_INTR_SRC12_ID_MASK                 0x0000001f
#define BCHP_WOD_MEM_CTRL_A_DMA_INTR_SRC12_ID_SHIFT                0
#define BCHP_WOD_MEM_CTRL_A_DMA_INTR_SRC12_ID_DEFAULT              0x00000000

/***************************************************************************
 *DMA_INTR_SRC13 - DMA channel 13 Interrupt Source Select
 ***************************************************************************/
/* WOD_MEM_CTRL_A :: DMA_INTR_SRC13 :: reserved0 [31:05] */
#define BCHP_WOD_MEM_CTRL_A_DMA_INTR_SRC13_reserved0_MASK          0xffffffe0
#define BCHP_WOD_MEM_CTRL_A_DMA_INTR_SRC13_reserved0_SHIFT         5

/* WOD_MEM_CTRL_A :: DMA_INTR_SRC13 :: ID [04:00] */
#define BCHP_WOD_MEM_CTRL_A_DMA_INTR_SRC13_ID_MASK                 0x0000001f
#define BCHP_WOD_MEM_CTRL_A_DMA_INTR_SRC13_ID_SHIFT                0
#define BCHP_WOD_MEM_CTRL_A_DMA_INTR_SRC13_ID_DEFAULT              0x00000000

/***************************************************************************
 *DMA_INTR_SRC14 - DMA channel 14 Interrupt Source Select
 ***************************************************************************/
/* WOD_MEM_CTRL_A :: DMA_INTR_SRC14 :: reserved0 [31:05] */
#define BCHP_WOD_MEM_CTRL_A_DMA_INTR_SRC14_reserved0_MASK          0xffffffe0
#define BCHP_WOD_MEM_CTRL_A_DMA_INTR_SRC14_reserved0_SHIFT         5

/* WOD_MEM_CTRL_A :: DMA_INTR_SRC14 :: ID [04:00] */
#define BCHP_WOD_MEM_CTRL_A_DMA_INTR_SRC14_ID_MASK                 0x0000001f
#define BCHP_WOD_MEM_CTRL_A_DMA_INTR_SRC14_ID_SHIFT                0
#define BCHP_WOD_MEM_CTRL_A_DMA_INTR_SRC14_ID_DEFAULT              0x00000000

/***************************************************************************
 *DMA_INTR_SRC15 - DMA channel 15 Interrupt Source Select
 ***************************************************************************/
/* WOD_MEM_CTRL_A :: DMA_INTR_SRC15 :: reserved0 [31:05] */
#define BCHP_WOD_MEM_CTRL_A_DMA_INTR_SRC15_reserved0_MASK          0xffffffe0
#define BCHP_WOD_MEM_CTRL_A_DMA_INTR_SRC15_reserved0_SHIFT         5

/* WOD_MEM_CTRL_A :: DMA_INTR_SRC15 :: ID [04:00] */
#define BCHP_WOD_MEM_CTRL_A_DMA_INTR_SRC15_ID_MASK                 0x0000001f
#define BCHP_WOD_MEM_CTRL_A_DMA_INTR_SRC15_ID_SHIFT                0
#define BCHP_WOD_MEM_CTRL_A_DMA_INTR_SRC15_ID_DEFAULT              0x00000000

/***************************************************************************
 *GCS_BASE - GCS Address mapping base
 ***************************************************************************/
/* WOD_MEM_CTRL_A :: GCS_BASE :: ADDR [31:00] */
#define BCHP_WOD_MEM_CTRL_A_GCS_BASE_ADDR_MASK                     0xffffffff
#define BCHP_WOD_MEM_CTRL_A_GCS_BASE_ADDR_SHIFT                    0
#define BCHP_WOD_MEM_CTRL_A_GCS_BASE_ADDR_DEFAULT                  0x00000000

#endif /* #ifndef BCHP_WOD_MEM_CTRL_A_H__ */

/* End of File */
