<stg><name>fir</name>


<trans_list>

<trans id="168" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="31" op_0_bw="32">
<![CDATA[
entry:0 %n = alloca i32 1

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="17" op_0_bw="32">
<![CDATA[
entry:1 %reg = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="17" op_0_bw="32">
<![CDATA[
entry:2 %reg_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_2"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="17" op_0_bw="32">
<![CDATA[
entry:3 %reg_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_4"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="17" op_0_bw="32">
<![CDATA[
entry:4 %reg_6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_6"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="17" op_0_bw="32">
<![CDATA[
entry:5 %reg_8 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_8"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="17" op_0_bw="32">
<![CDATA[
entry:6 %reg_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="17" op_0_bw="32">
<![CDATA[
entry:7 %reg_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_3"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="17" op_0_bw="32">
<![CDATA[
entry:8 %reg_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_5"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="17" op_0_bw="32">
<![CDATA[
entry:9 %reg_7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_7"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:10 %p_read_3 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read

]]></Node>
<StgValue><ssdm name="p_read_3"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:11 %store_ln9 = store i17 0, i17 %reg_7

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:12 %store_ln9 = store i17 0, i17 %reg_5

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:13 %store_ln9 = store i17 0, i17 %reg_3

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:14 %store_ln9 = store i17 0, i17 %reg_1

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:15 %store_ln9 = store i17 0, i17 %reg_8

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:16 %store_ln9 = store i17 0, i17 %reg_6

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:17 %store_ln9 = store i17 0, i17 %reg_4

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:18 %store_ln9 = store i17 0, i17 %reg_2

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:19 %store_ln9 = store i17 0, i17 %reg

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:20 %store_ln12 = store i31 0, i31 %n

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
entry:21 %br_ln12 = br void %shift_loop

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
shift_loop:0 %n_1 = load i31 %n

]]></Node>
<StgValue><ssdm name="n_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="31">
<![CDATA[
shift_loop:5 %zext_ln12_1 = zext i31 %n_1

]]></Node>
<StgValue><ssdm name="zext_ln12_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
shift_loop:6 %icmp_ln12 = icmp_slt  i32 %zext_ln12_1, i32 %p_read_3

]]></Node>
<StgValue><ssdm name="icmp_ln12"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
shift_loop:7 %br_ln12 = br i1 %icmp_ln12, void %for.end25.loopexit, void %fpga_resource_hint.shift_loop.17

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
fpga_resource_hint.shift_loop.17:5 %add_ln12 = add i31 %n_1, i31 1

]]></Node>
<StgValue><ssdm name="add_ln12"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="31">
<![CDATA[
fpga_resource_hint.shift_loop.17:6 %zext_ln12 = zext i31 %n_1

]]></Node>
<StgValue><ssdm name="zext_ln12"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="10" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.shift_loop.17:10 %in_addr = getelementptr i17 %in_r, i64 0, i64 %zext_ln12

]]></Node>
<StgValue><ssdm name="in_addr"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="17" op_0_bw="10">
<![CDATA[
fpga_resource_hint.shift_loop.17:11 %reg_14 = load i10 %in_addr

]]></Node>
<StgValue><ssdm name="reg_14"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.shift_loop.17:114 %store_ln12 = store i31 %add_ln12, i31 %n

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
shift_loop:1 %reg_10 = load i17 %reg_1

]]></Node>
<StgValue><ssdm name="reg_10"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
shift_loop:2 %reg_11 = load i17 %reg_3

]]></Node>
<StgValue><ssdm name="reg_11"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
fpga_resource_hint.shift_loop.17:0 %reg_load = load i17 %reg

]]></Node>
<StgValue><ssdm name="reg_load"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
fpga_resource_hint.shift_loop.17:1 %reg_2_load = load i17 %reg_2

]]></Node>
<StgValue><ssdm name="reg_2_load"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="17" op_0_bw="10">
<![CDATA[
fpga_resource_hint.shift_loop.17:11 %reg_14 = load i10 %in_addr

]]></Node>
<StgValue><ssdm name="reg_14"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="17">
<![CDATA[
fpga_resource_hint.shift_loop.17:13 %sext_ln29 = sext i17 %reg_load

]]></Node>
<StgValue><ssdm name="sext_ln29"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.shift_loop.17:14 %mul_ln29 = mul i32 %sext_ln29, i32 4294954188

]]></Node>
<StgValue><ssdm name="mul_ln29"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.shift_loop.17:15 %specfucore_ln26 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul_ln29, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln26"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="31" op_0_bw="31" op_1_bw="17" op_2_bw="14">
<![CDATA[
fpga_resource_hint.shift_loop.17:16 %shl_ln = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i17.i14, i17 %reg_14, i14 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="31">
<![CDATA[
fpga_resource_hint.shift_loop.17:17 %sext_ln29_1 = sext i31 %shl_ln

]]></Node>
<StgValue><ssdm name="sext_ln29_1"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.shift_loop.17:18 %add_ln29 = add i32 %mul_ln29, i32 %sext_ln29_1

]]></Node>
<StgValue><ssdm name="add_ln29"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.shift_loop.17:19 %specfucore_ln27 = specfucore void @_ssdm_op_SpecFUCore, i32 %add_ln29, i64 8, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln27"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="18" op_0_bw="18" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.shift_loop.17:20 %trunc_ln = partselect i18 @_ssdm_op_PartSelect.i18.i32.i32.i32, i32 %add_ln29, i32 14, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="17">
<![CDATA[
fpga_resource_hint.shift_loop.17:23 %sext_ln29_2 = sext i17 %reg_10

]]></Node>
<StgValue><ssdm name="sext_ln29_2"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.shift_loop.17:24 %mul_ln29_1 = mul i32 %sext_ln29_2, i32 9830

]]></Node>
<StgValue><ssdm name="mul_ln29_1"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.shift_loop.17:25 %specfucore_ln26 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul_ln29_1, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln26"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="31" op_0_bw="17">
<![CDATA[
fpga_resource_hint.shift_loop.17:35 %sext_ln29_4 = sext i17 %reg_2_load

]]></Node>
<StgValue><ssdm name="sext_ln29_4"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
fpga_resource_hint.shift_loop.17:36 %mul_ln29_2 = mul i31 %sext_ln29_4, i31 2147477094

]]></Node>
<StgValue><ssdm name="mul_ln29_2"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="31" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.shift_loop.17:37 %specfucore_ln26 = specfucore void @_ssdm_op_SpecFUCore, i31 %mul_ln29_2, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln26"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.shift_loop.17:107 %store_ln9 = store i17 %reg_2_load, i17 %reg_3

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.shift_loop.17:108 %store_ln9 = store i17 %reg_load, i17 %reg_1

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.shift_loop.17:112 %store_ln9 = store i17 %reg_10, i17 %reg_2

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.shift_loop.17:113 %store_ln9 = store i17 %reg_14, i17 %reg

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
shift_loop:3 %reg_12 = load i17 %reg_5

]]></Node>
<StgValue><ssdm name="reg_12"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
fpga_resource_hint.shift_loop.17:2 %reg_4_load = load i17 %reg_4

]]></Node>
<StgValue><ssdm name="reg_4_load"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="14">
<![CDATA[
fpga_resource_hint.shift_loop.17:26 %tmp = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln, i14 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="33" op_0_bw="32">
<![CDATA[
fpga_resource_hint.shift_loop.17:27 %sext_ln29_18 = sext i32 %tmp

]]></Node>
<StgValue><ssdm name="sext_ln29_18"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="33" op_0_bw="32">
<![CDATA[
fpga_resource_hint.shift_loop.17:28 %sext_ln29_3 = sext i32 %mul_ln29_1

]]></Node>
<StgValue><ssdm name="sext_ln29_3"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
fpga_resource_hint.shift_loop.17:29 %add_ln29_1 = add i33 %sext_ln29_18, i33 %sext_ln29_3

]]></Node>
<StgValue><ssdm name="add_ln29_1"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.shift_loop.17:30 %specfucore_ln27 = specfucore void @_ssdm_op_SpecFUCore, i33 %add_ln29_1, i64 8, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln27"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="19" op_0_bw="19" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.shift_loop.17:31 %tmp_6 = partselect i19 @_ssdm_op_PartSelect.i19.i33.i32.i32, i33 %add_ln29_1, i32 14, i32 32

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="33" op_0_bw="33" op_1_bw="19" op_2_bw="14">
<![CDATA[
fpga_resource_hint.shift_loop.17:32 %and_ln = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i19.i14, i19 %tmp_6, i14 0

]]></Node>
<StgValue><ssdm name="and_ln"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="33" op_0_bw="31">
<![CDATA[
fpga_resource_hint.shift_loop.17:38 %sext_ln29_5 = sext i31 %mul_ln29_2

]]></Node>
<StgValue><ssdm name="sext_ln29_5"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
fpga_resource_hint.shift_loop.17:39 %add_ln29_2 = add i33 %and_ln, i33 %sext_ln29_5

]]></Node>
<StgValue><ssdm name="add_ln29_2"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.shift_loop.17:40 %specfucore_ln27 = specfucore void @_ssdm_op_SpecFUCore, i33 %add_ln29_2, i64 8, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln27"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="19" op_0_bw="19" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.shift_loop.17:41 %tmp_7 = partselect i19 @_ssdm_op_PartSelect.i19.i33.i32.i32, i33 %add_ln29_2, i32 14, i32 32

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="33" op_0_bw="33" op_1_bw="19" op_2_bw="14">
<![CDATA[
fpga_resource_hint.shift_loop.17:42 %and_ln29_1 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i19.i14, i19 %tmp_7, i14 0

]]></Node>
<StgValue><ssdm name="and_ln29_1"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="29" op_0_bw="17">
<![CDATA[
fpga_resource_hint.shift_loop.17:45 %sext_ln29_6 = sext i17 %reg_11

]]></Node>
<StgValue><ssdm name="sext_ln29_6"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
fpga_resource_hint.shift_loop.17:46 %mul_ln29_3 = mul i29 %sext_ln29_6, i29 1638

]]></Node>
<StgValue><ssdm name="mul_ln29_3"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="29" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.shift_loop.17:47 %specfucore_ln26 = specfucore void @_ssdm_op_SpecFUCore, i29 %mul_ln29_3, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln26"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="33" op_0_bw="29">
<![CDATA[
fpga_resource_hint.shift_loop.17:48 %sext_ln29_7 = sext i29 %mul_ln29_3

]]></Node>
<StgValue><ssdm name="sext_ln29_7"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
fpga_resource_hint.shift_loop.17:49 %add_ln29_3 = add i33 %and_ln29_1, i33 %sext_ln29_7

]]></Node>
<StgValue><ssdm name="add_ln29_3"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.shift_loop.17:50 %specfucore_ln27 = specfucore void @_ssdm_op_SpecFUCore, i33 %add_ln29_3, i64 8, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln27"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="19" op_0_bw="19" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.shift_loop.17:51 %tmp_8 = partselect i19 @_ssdm_op_PartSelect.i19.i33.i32.i32, i33 %add_ln29_3, i32 14, i32 32

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="17">
<![CDATA[
fpga_resource_hint.shift_loop.17:55 %sext_ln29_8 = sext i17 %reg_4_load

]]></Node>
<StgValue><ssdm name="sext_ln29_8"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.shift_loop.17:56 %mul_ln29_4 = mul i32 %sext_ln29_8, i32 9830

]]></Node>
<StgValue><ssdm name="mul_ln29_4"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.shift_loop.17:57 %specfucore_ln26 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul_ln29_4, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln26"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="17">
<![CDATA[
fpga_resource_hint.shift_loop.17:65 %sext_ln29_10 = sext i17 %reg_12

]]></Node>
<StgValue><ssdm name="sext_ln29_10"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.shift_loop.17:66 %mul_ln29_5 = mul i32 %sext_ln29_10, i32 4294957465

]]></Node>
<StgValue><ssdm name="mul_ln29_5"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.shift_loop.17:67 %specfucore_ln26 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul_ln29_5, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln26"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.shift_loop.17:106 %store_ln9 = store i17 %reg_4_load, i17 %reg_5

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.shift_loop.17:111 %store_ln9 = store i17 %reg_11, i17 %reg_4

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
shift_loop:4 %reg_13 = load i17 %reg_7

]]></Node>
<StgValue><ssdm name="reg_13"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
fpga_resource_hint.shift_loop.17:3 %reg_6_load = load i17 %reg_6

]]></Node>
<StgValue><ssdm name="reg_6_load"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
fpga_resource_hint.shift_loop.17:4 %reg_8_load = load i17 %reg_8

]]></Node>
<StgValue><ssdm name="reg_8_load"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="33" op_0_bw="33" op_1_bw="19" op_2_bw="14">
<![CDATA[
fpga_resource_hint.shift_loop.17:52 %and_ln29_2 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i19.i14, i19 %tmp_8, i14 0

]]></Node>
<StgValue><ssdm name="and_ln29_2"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="33" op_0_bw="32">
<![CDATA[
fpga_resource_hint.shift_loop.17:58 %sext_ln29_9 = sext i32 %mul_ln29_4

]]></Node>
<StgValue><ssdm name="sext_ln29_9"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
fpga_resource_hint.shift_loop.17:59 %add_ln29_4 = add i33 %and_ln29_2, i33 %sext_ln29_9

]]></Node>
<StgValue><ssdm name="add_ln29_4"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.shift_loop.17:60 %specfucore_ln27 = specfucore void @_ssdm_op_SpecFUCore, i33 %add_ln29_4, i64 8, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln27"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="19" op_0_bw="19" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.shift_loop.17:61 %tmp_9 = partselect i19 @_ssdm_op_PartSelect.i19.i33.i32.i32, i33 %add_ln29_4, i32 14, i32 32

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="33" op_0_bw="33" op_1_bw="19" op_2_bw="14">
<![CDATA[
fpga_resource_hint.shift_loop.17:62 %and_ln29_3 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i19.i14, i19 %tmp_9, i14 0

]]></Node>
<StgValue><ssdm name="and_ln29_3"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="33" op_0_bw="32">
<![CDATA[
fpga_resource_hint.shift_loop.17:68 %sext_ln29_11 = sext i32 %mul_ln29_5

]]></Node>
<StgValue><ssdm name="sext_ln29_11"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
fpga_resource_hint.shift_loop.17:69 %add_ln29_5 = add i33 %and_ln29_3, i33 %sext_ln29_11

]]></Node>
<StgValue><ssdm name="add_ln29_5"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.shift_loop.17:70 %specfucore_ln27 = specfucore void @_ssdm_op_SpecFUCore, i33 %add_ln29_5, i64 8, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln27"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="19" op_0_bw="19" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.shift_loop.17:71 %tmp_s = partselect i19 @_ssdm_op_PartSelect.i19.i33.i32.i32, i33 %add_ln29_5, i32 14, i32 32

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="33" op_0_bw="33" op_1_bw="19" op_2_bw="14">
<![CDATA[
fpga_resource_hint.shift_loop.17:72 %and_ln29_4 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i19.i14, i19 %tmp_s, i14 0

]]></Node>
<StgValue><ssdm name="and_ln29_4"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="31" op_0_bw="17">
<![CDATA[
fpga_resource_hint.shift_loop.17:75 %sext_ln29_12 = sext i17 %reg_6_load

]]></Node>
<StgValue><ssdm name="sext_ln29_12"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
fpga_resource_hint.shift_loop.17:76 %mul_ln29_6 = mul i31 %sext_ln29_12, i31 6553

]]></Node>
<StgValue><ssdm name="mul_ln29_6"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="31" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.shift_loop.17:77 %specfucore_ln26 = specfucore void @_ssdm_op_SpecFUCore, i31 %mul_ln29_6, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln26"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="33" op_0_bw="31">
<![CDATA[
fpga_resource_hint.shift_loop.17:78 %sext_ln29_13 = sext i31 %mul_ln29_6

]]></Node>
<StgValue><ssdm name="sext_ln29_13"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
fpga_resource_hint.shift_loop.17:79 %add_ln29_6 = add i33 %and_ln29_4, i33 %sext_ln29_13

]]></Node>
<StgValue><ssdm name="add_ln29_6"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.shift_loop.17:80 %specfucore_ln27 = specfucore void @_ssdm_op_SpecFUCore, i33 %add_ln29_6, i64 8, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln27"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="19" op_0_bw="19" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.shift_loop.17:81 %tmp_1 = partselect i19 @_ssdm_op_PartSelect.i19.i33.i32.i32, i33 %add_ln29_6, i32 14, i32 32

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="30" op_0_bw="17">
<![CDATA[
fpga_resource_hint.shift_loop.17:85 %sext_ln29_14 = sext i17 %reg_13

]]></Node>
<StgValue><ssdm name="sext_ln29_14"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
fpga_resource_hint.shift_loop.17:86 %mul_ln29_7 = mul i30 %sext_ln29_14, i30 3276

]]></Node>
<StgValue><ssdm name="mul_ln29_7"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="30" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.shift_loop.17:87 %specfucore_ln26 = specfucore void @_ssdm_op_SpecFUCore, i30 %mul_ln29_7, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln26"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="30" op_0_bw="17">
<![CDATA[
fpga_resource_hint.shift_loop.17:95 %sext_ln29_16 = sext i17 %reg_8_load

]]></Node>
<StgValue><ssdm name="sext_ln29_16"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
fpga_resource_hint.shift_loop.17:96 %mul_ln29_8 = mul i30 %sext_ln29_16, i30 1073738547

]]></Node>
<StgValue><ssdm name="mul_ln29_8"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="30" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.shift_loop.17:97 %specfucore_ln26 = specfucore void @_ssdm_op_SpecFUCore, i30 %mul_ln29_8, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln26"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.shift_loop.17:105 %store_ln9 = store i17 %reg_6_load, i17 %reg_7

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.shift_loop.17:109 %store_ln9 = store i17 %reg_13, i17 %reg_8

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.shift_loop.17:110 %store_ln9 = store i17 %reg_12, i17 %reg_6

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="32">
<![CDATA[
for.end25.loopexit:0 %ret_ln37 = ret i32 %p_read_3

]]></Node>
<StgValue><ssdm name="ret_ln37"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
fpga_resource_hint.shift_loop.17:7 %specpipeline_ln9 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3

]]></Node>
<StgValue><ssdm name="specpipeline_ln9"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
fpga_resource_hint.shift_loop.17:8 %speclooptripcount_ln13 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 1000, i64 500

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln13"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_hint.shift_loop.17:9 %specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln12"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.shift_loop.17:12 %rbegin8 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_5

]]></Node>
<StgValue><ssdm name="rbegin8"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.shift_loop.17:21 %rend18 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_5, i32 %rbegin8

]]></Node>
<StgValue><ssdm name="rend18"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.shift_loop.17:22 %rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_6

]]></Node>
<StgValue><ssdm name="rbegin"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.shift_loop.17:33 %rend14 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_6, i32 %rbegin

]]></Node>
<StgValue><ssdm name="rend14"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.shift_loop.17:34 %rbegin9 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_7

]]></Node>
<StgValue><ssdm name="rbegin9"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.shift_loop.17:43 %rend10 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_7, i32 %rbegin9

]]></Node>
<StgValue><ssdm name="rend10"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.shift_loop.17:44 %rbegin5 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_8

]]></Node>
<StgValue><ssdm name="rbegin5"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.shift_loop.17:53 %rend6 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_8, i32 %rbegin5

]]></Node>
<StgValue><ssdm name="rend6"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.shift_loop.17:54 %rbegin2 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_18

]]></Node>
<StgValue><ssdm name="rbegin2"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.shift_loop.17:63 %rend38 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_18, i32 %rbegin2

]]></Node>
<StgValue><ssdm name="rend38"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.shift_loop.17:64 %rbegin3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17

]]></Node>
<StgValue><ssdm name="rbegin3"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.shift_loop.17:73 %rend34 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin3

]]></Node>
<StgValue><ssdm name="rend34"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.shift_loop.17:74 %rbegin4 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9

]]></Node>
<StgValue><ssdm name="rbegin4"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="33" op_0_bw="33" op_1_bw="19" op_2_bw="14">
<![CDATA[
fpga_resource_hint.shift_loop.17:82 %and_ln29_5 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i19.i14, i19 %tmp_1, i14 0

]]></Node>
<StgValue><ssdm name="and_ln29_5"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.shift_loop.17:83 %rend30 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin4

]]></Node>
<StgValue><ssdm name="rend30"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.shift_loop.17:84 %rbegin6 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_19

]]></Node>
<StgValue><ssdm name="rbegin6"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="33" op_0_bw="30">
<![CDATA[
fpga_resource_hint.shift_loop.17:88 %sext_ln29_15 = sext i30 %mul_ln29_7

]]></Node>
<StgValue><ssdm name="sext_ln29_15"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
fpga_resource_hint.shift_loop.17:89 %add_ln29_7 = add i33 %and_ln29_5, i33 %sext_ln29_15

]]></Node>
<StgValue><ssdm name="add_ln29_7"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.shift_loop.17:90 %specfucore_ln27 = specfucore void @_ssdm_op_SpecFUCore, i33 %add_ln29_7, i64 8, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln27"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="19" op_0_bw="19" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.shift_loop.17:91 %tmp_2 = partselect i19 @_ssdm_op_PartSelect.i19.i33.i32.i32, i33 %add_ln29_7, i32 14, i32 32

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="33" op_0_bw="33" op_1_bw="19" op_2_bw="14">
<![CDATA[
fpga_resource_hint.shift_loop.17:92 %and_ln29_6 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i19.i14, i19 %tmp_2, i14 0

]]></Node>
<StgValue><ssdm name="and_ln29_6"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.shift_loop.17:93 %rend26 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_19, i32 %rbegin6

]]></Node>
<StgValue><ssdm name="rend26"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.shift_loop.17:94 %rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_0

]]></Node>
<StgValue><ssdm name="rbegin1"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="33" op_0_bw="30">
<![CDATA[
fpga_resource_hint.shift_loop.17:98 %sext_ln29_17 = sext i30 %mul_ln29_8

]]></Node>
<StgValue><ssdm name="sext_ln29_17"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
fpga_resource_hint.shift_loop.17:99 %add_ln29_8 = add i33 %and_ln29_6, i33 %sext_ln29_17

]]></Node>
<StgValue><ssdm name="add_ln29_8"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.shift_loop.17:100 %specfucore_ln27 = specfucore void @_ssdm_op_SpecFUCore, i33 %add_ln29_8, i64 8, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln27"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.shift_loop.17:101 %rend2 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_0, i32 %rbegin1

]]></Node>
<StgValue><ssdm name="rend2"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="19" op_0_bw="19" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.shift_loop.17:102 %trunc_ln29_1 = partselect i19 @_ssdm_op_PartSelect.i19.i33.i32.i32, i33 %add_ln29_8, i32 14, i32 32

]]></Node>
<StgValue><ssdm name="trunc_ln29_1"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="10" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.shift_loop.17:103 %out_addr = getelementptr i19 %out_r, i64 0, i64 %zext_ln12

]]></Node>
<StgValue><ssdm name="out_addr"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="19" op_1_bw="10">
<![CDATA[
fpga_resource_hint.shift_loop.17:104 %store_ln33 = store i19 %trunc_ln29_1, i10 %out_addr

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0">
<![CDATA[
fpga_resource_hint.shift_loop.17:115 %br_ln12 = br void %shift_loop

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="174" name="in_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="in_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="175" name="out_r" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="176" name="p_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="178" from="StgValue_177" to="n" fromId="177" toId="8">
</dataflow>
<dataflow id="179" from="StgValue_177" to="reg" fromId="177" toId="9">
</dataflow>
<dataflow id="180" from="StgValue_177" to="reg_2" fromId="177" toId="10">
</dataflow>
<dataflow id="181" from="StgValue_177" to="reg_4" fromId="177" toId="11">
</dataflow>
<dataflow id="182" from="StgValue_177" to="reg_6" fromId="177" toId="12">
</dataflow>
<dataflow id="183" from="StgValue_177" to="reg_8" fromId="177" toId="13">
</dataflow>
<dataflow id="184" from="StgValue_177" to="reg_1" fromId="177" toId="14">
</dataflow>
<dataflow id="185" from="StgValue_177" to="reg_3" fromId="177" toId="15">
</dataflow>
<dataflow id="186" from="StgValue_177" to="reg_5" fromId="177" toId="16">
</dataflow>
<dataflow id="187" from="StgValue_177" to="reg_7" fromId="177" toId="17">
</dataflow>
<dataflow id="189" from="_ssdm_op_Read.ap_auto.i32" to="p_read_3" fromId="188" toId="18">
</dataflow>
<dataflow id="190" from="p_read" to="p_read_3" fromId="176" toId="18">
</dataflow>
<dataflow id="192" from="StgValue_191" to="store_ln9" fromId="191" toId="19">
</dataflow>
<dataflow id="193" from="reg_7" to="store_ln9" fromId="17" toId="19">
</dataflow>
<dataflow id="194" from="StgValue_191" to="store_ln9" fromId="191" toId="20">
</dataflow>
<dataflow id="195" from="reg_5" to="store_ln9" fromId="16" toId="20">
</dataflow>
<dataflow id="196" from="StgValue_191" to="store_ln9" fromId="191" toId="21">
</dataflow>
<dataflow id="197" from="reg_3" to="store_ln9" fromId="15" toId="21">
</dataflow>
<dataflow id="198" from="StgValue_191" to="store_ln9" fromId="191" toId="22">
</dataflow>
<dataflow id="199" from="reg_1" to="store_ln9" fromId="14" toId="22">
</dataflow>
<dataflow id="200" from="StgValue_191" to="store_ln9" fromId="191" toId="23">
</dataflow>
<dataflow id="201" from="reg_8" to="store_ln9" fromId="13" toId="23">
</dataflow>
<dataflow id="202" from="StgValue_191" to="store_ln9" fromId="191" toId="24">
</dataflow>
<dataflow id="203" from="reg_6" to="store_ln9" fromId="12" toId="24">
</dataflow>
<dataflow id="204" from="StgValue_191" to="store_ln9" fromId="191" toId="25">
</dataflow>
<dataflow id="205" from="reg_4" to="store_ln9" fromId="11" toId="25">
</dataflow>
<dataflow id="206" from="StgValue_191" to="store_ln9" fromId="191" toId="26">
</dataflow>
<dataflow id="207" from="reg_2" to="store_ln9" fromId="10" toId="26">
</dataflow>
<dataflow id="208" from="StgValue_191" to="store_ln9" fromId="191" toId="27">
</dataflow>
<dataflow id="209" from="reg" to="store_ln9" fromId="9" toId="27">
</dataflow>
<dataflow id="211" from="StgValue_210" to="store_ln12" fromId="210" toId="28">
</dataflow>
<dataflow id="212" from="n" to="store_ln12" fromId="8" toId="28">
</dataflow>
<dataflow id="213" from="n" to="n_1" fromId="8" toId="30">
</dataflow>
<dataflow id="214" from="n_1" to="zext_ln12_1" fromId="30" toId="31">
</dataflow>
<dataflow id="215" from="zext_ln12_1" to="icmp_ln12" fromId="31" toId="32">
</dataflow>
<dataflow id="216" from="p_read_3" to="icmp_ln12" fromId="18" toId="32">
</dataflow>
<dataflow id="217" from="icmp_ln12" to="br_ln12" fromId="32" toId="33">
</dataflow>
<dataflow id="218" from="n_1" to="add_ln12" fromId="30" toId="34">
</dataflow>
<dataflow id="220" from="StgValue_219" to="add_ln12" fromId="219" toId="34">
</dataflow>
<dataflow id="221" from="n_1" to="zext_ln12" fromId="30" toId="35">
</dataflow>
<dataflow id="222" from="in_r" to="in_addr" fromId="174" toId="36">
</dataflow>
<dataflow id="224" from="StgValue_223" to="in_addr" fromId="223" toId="36">
</dataflow>
<dataflow id="225" from="zext_ln12" to="in_addr" fromId="35" toId="36">
</dataflow>
<dataflow id="226" from="in_addr" to="reg_14" fromId="36" toId="37">
</dataflow>
<dataflow id="227" from="add_ln12" to="store_ln12" fromId="34" toId="38">
</dataflow>
<dataflow id="228" from="n" to="store_ln12" fromId="8" toId="38">
</dataflow>
<dataflow id="229" from="reg_1" to="reg_10" fromId="14" toId="39">
</dataflow>
<dataflow id="230" from="reg_3" to="reg_11" fromId="15" toId="40">
</dataflow>
<dataflow id="231" from="reg" to="reg_load" fromId="9" toId="41">
</dataflow>
<dataflow id="232" from="reg_2" to="reg_2_load" fromId="10" toId="42">
</dataflow>
<dataflow id="233" from="in_addr" to="reg_14" fromId="36" toId="43">
</dataflow>
<dataflow id="234" from="reg_load" to="sext_ln29" fromId="41" toId="44">
</dataflow>
<dataflow id="235" from="sext_ln29" to="mul_ln29" fromId="44" toId="45">
</dataflow>
<dataflow id="237" from="StgValue_236" to="mul_ln29" fromId="236" toId="45">
</dataflow>
<dataflow id="239" from="_ssdm_op_SpecFUCore" to="specfucore_ln26" fromId="238" toId="46">
</dataflow>
<dataflow id="240" from="mul_ln29" to="specfucore_ln26" fromId="45" toId="46">
</dataflow>
<dataflow id="242" from="StgValue_241" to="specfucore_ln26" fromId="241" toId="46">
</dataflow>
<dataflow id="244" from="StgValue_243" to="specfucore_ln26" fromId="243" toId="46">
</dataflow>
<dataflow id="245" from="StgValue_223" to="specfucore_ln26" fromId="223" toId="46">
</dataflow>
<dataflow id="247" from="_ssdm_op_BitConcatenate.i31.i17.i14" to="shl_ln" fromId="246" toId="47">
</dataflow>
<dataflow id="248" from="reg_14" to="shl_ln" fromId="43" toId="47">
</dataflow>
<dataflow id="250" from="StgValue_249" to="shl_ln" fromId="249" toId="47">
</dataflow>
<dataflow id="251" from="shl_ln" to="sext_ln29_1" fromId="47" toId="48">
</dataflow>
<dataflow id="252" from="mul_ln29" to="add_ln29" fromId="45" toId="49">
</dataflow>
<dataflow id="253" from="sext_ln29_1" to="add_ln29" fromId="48" toId="49">
</dataflow>
<dataflow id="254" from="_ssdm_op_SpecFUCore" to="specfucore_ln27" fromId="238" toId="50">
</dataflow>
<dataflow id="255" from="add_ln29" to="specfucore_ln27" fromId="49" toId="50">
</dataflow>
<dataflow id="257" from="StgValue_256" to="specfucore_ln27" fromId="256" toId="50">
</dataflow>
<dataflow id="258" from="StgValue_243" to="specfucore_ln27" fromId="243" toId="50">
</dataflow>
<dataflow id="259" from="StgValue_223" to="specfucore_ln27" fromId="223" toId="50">
</dataflow>
<dataflow id="261" from="_ssdm_op_PartSelect.i18.i32.i32.i32" to="trunc_ln" fromId="260" toId="51">
</dataflow>
<dataflow id="262" from="add_ln29" to="trunc_ln" fromId="49" toId="51">
</dataflow>
<dataflow id="264" from="StgValue_263" to="trunc_ln" fromId="263" toId="51">
</dataflow>
<dataflow id="266" from="StgValue_265" to="trunc_ln" fromId="265" toId="51">
</dataflow>
<dataflow id="267" from="reg_10" to="sext_ln29_2" fromId="39" toId="52">
</dataflow>
<dataflow id="268" from="sext_ln29_2" to="mul_ln29_1" fromId="52" toId="53">
</dataflow>
<dataflow id="270" from="StgValue_269" to="mul_ln29_1" fromId="269" toId="53">
</dataflow>
<dataflow id="271" from="_ssdm_op_SpecFUCore" to="specfucore_ln26" fromId="238" toId="54">
</dataflow>
<dataflow id="272" from="mul_ln29_1" to="specfucore_ln26" fromId="53" toId="54">
</dataflow>
<dataflow id="273" from="StgValue_241" to="specfucore_ln26" fromId="241" toId="54">
</dataflow>
<dataflow id="274" from="StgValue_243" to="specfucore_ln26" fromId="243" toId="54">
</dataflow>
<dataflow id="275" from="StgValue_223" to="specfucore_ln26" fromId="223" toId="54">
</dataflow>
<dataflow id="276" from="reg_2_load" to="sext_ln29_4" fromId="42" toId="55">
</dataflow>
<dataflow id="277" from="sext_ln29_4" to="mul_ln29_2" fromId="55" toId="56">
</dataflow>
<dataflow id="279" from="StgValue_278" to="mul_ln29_2" fromId="278" toId="56">
</dataflow>
<dataflow id="280" from="_ssdm_op_SpecFUCore" to="specfucore_ln26" fromId="238" toId="57">
</dataflow>
<dataflow id="281" from="mul_ln29_2" to="specfucore_ln26" fromId="56" toId="57">
</dataflow>
<dataflow id="282" from="StgValue_241" to="specfucore_ln26" fromId="241" toId="57">
</dataflow>
<dataflow id="283" from="StgValue_243" to="specfucore_ln26" fromId="243" toId="57">
</dataflow>
<dataflow id="284" from="StgValue_223" to="specfucore_ln26" fromId="223" toId="57">
</dataflow>
<dataflow id="285" from="reg_2_load" to="store_ln9" fromId="42" toId="58">
</dataflow>
<dataflow id="286" from="reg_3" to="store_ln9" fromId="15" toId="58">
</dataflow>
<dataflow id="287" from="reg_load" to="store_ln9" fromId="41" toId="59">
</dataflow>
<dataflow id="288" from="reg_1" to="store_ln9" fromId="14" toId="59">
</dataflow>
<dataflow id="289" from="reg_10" to="store_ln9" fromId="39" toId="60">
</dataflow>
<dataflow id="290" from="reg_2" to="store_ln9" fromId="10" toId="60">
</dataflow>
<dataflow id="291" from="reg_14" to="store_ln9" fromId="43" toId="61">
</dataflow>
<dataflow id="292" from="reg" to="store_ln9" fromId="9" toId="61">
</dataflow>
<dataflow id="293" from="reg_5" to="reg_12" fromId="16" toId="62">
</dataflow>
<dataflow id="294" from="reg_4" to="reg_4_load" fromId="11" toId="63">
</dataflow>
<dataflow id="296" from="_ssdm_op_BitConcatenate.i32.i18.i14" to="tmp" fromId="295" toId="64">
</dataflow>
<dataflow id="297" from="trunc_ln" to="tmp" fromId="51" toId="64">
</dataflow>
<dataflow id="298" from="StgValue_249" to="tmp" fromId="249" toId="64">
</dataflow>
<dataflow id="299" from="tmp" to="sext_ln29_18" fromId="64" toId="65">
</dataflow>
<dataflow id="300" from="mul_ln29_1" to="sext_ln29_3" fromId="53" toId="66">
</dataflow>
<dataflow id="301" from="sext_ln29_18" to="add_ln29_1" fromId="65" toId="67">
</dataflow>
<dataflow id="302" from="sext_ln29_3" to="add_ln29_1" fromId="66" toId="67">
</dataflow>
<dataflow id="303" from="_ssdm_op_SpecFUCore" to="specfucore_ln27" fromId="238" toId="68">
</dataflow>
<dataflow id="304" from="add_ln29_1" to="specfucore_ln27" fromId="67" toId="68">
</dataflow>
<dataflow id="305" from="StgValue_256" to="specfucore_ln27" fromId="256" toId="68">
</dataflow>
<dataflow id="306" from="StgValue_243" to="specfucore_ln27" fromId="243" toId="68">
</dataflow>
<dataflow id="307" from="StgValue_223" to="specfucore_ln27" fromId="223" toId="68">
</dataflow>
<dataflow id="309" from="_ssdm_op_PartSelect.i19.i33.i32.i32" to="tmp_6" fromId="308" toId="69">
</dataflow>
<dataflow id="310" from="add_ln29_1" to="tmp_6" fromId="67" toId="69">
</dataflow>
<dataflow id="311" from="StgValue_263" to="tmp_6" fromId="263" toId="69">
</dataflow>
<dataflow id="313" from="StgValue_312" to="tmp_6" fromId="312" toId="69">
</dataflow>
<dataflow id="315" from="_ssdm_op_BitConcatenate.i33.i19.i14" to="and_ln" fromId="314" toId="70">
</dataflow>
<dataflow id="316" from="tmp_6" to="and_ln" fromId="69" toId="70">
</dataflow>
<dataflow id="317" from="StgValue_249" to="and_ln" fromId="249" toId="70">
</dataflow>
<dataflow id="318" from="mul_ln29_2" to="sext_ln29_5" fromId="56" toId="71">
</dataflow>
<dataflow id="319" from="and_ln" to="add_ln29_2" fromId="70" toId="72">
</dataflow>
<dataflow id="320" from="sext_ln29_5" to="add_ln29_2" fromId="71" toId="72">
</dataflow>
<dataflow id="321" from="_ssdm_op_SpecFUCore" to="specfucore_ln27" fromId="238" toId="73">
</dataflow>
<dataflow id="322" from="add_ln29_2" to="specfucore_ln27" fromId="72" toId="73">
</dataflow>
<dataflow id="323" from="StgValue_256" to="specfucore_ln27" fromId="256" toId="73">
</dataflow>
<dataflow id="324" from="StgValue_243" to="specfucore_ln27" fromId="243" toId="73">
</dataflow>
<dataflow id="325" from="StgValue_223" to="specfucore_ln27" fromId="223" toId="73">
</dataflow>
<dataflow id="326" from="_ssdm_op_PartSelect.i19.i33.i32.i32" to="tmp_7" fromId="308" toId="74">
</dataflow>
<dataflow id="327" from="add_ln29_2" to="tmp_7" fromId="72" toId="74">
</dataflow>
<dataflow id="328" from="StgValue_263" to="tmp_7" fromId="263" toId="74">
</dataflow>
<dataflow id="329" from="StgValue_312" to="tmp_7" fromId="312" toId="74">
</dataflow>
<dataflow id="330" from="_ssdm_op_BitConcatenate.i33.i19.i14" to="and_ln29_1" fromId="314" toId="75">
</dataflow>
<dataflow id="331" from="tmp_7" to="and_ln29_1" fromId="74" toId="75">
</dataflow>
<dataflow id="332" from="StgValue_249" to="and_ln29_1" fromId="249" toId="75">
</dataflow>
<dataflow id="333" from="reg_11" to="sext_ln29_6" fromId="40" toId="76">
</dataflow>
<dataflow id="334" from="sext_ln29_6" to="mul_ln29_3" fromId="76" toId="77">
</dataflow>
<dataflow id="336" from="StgValue_335" to="mul_ln29_3" fromId="335" toId="77">
</dataflow>
<dataflow id="337" from="_ssdm_op_SpecFUCore" to="specfucore_ln26" fromId="238" toId="78">
</dataflow>
<dataflow id="338" from="mul_ln29_3" to="specfucore_ln26" fromId="77" toId="78">
</dataflow>
<dataflow id="339" from="StgValue_241" to="specfucore_ln26" fromId="241" toId="78">
</dataflow>
<dataflow id="340" from="StgValue_243" to="specfucore_ln26" fromId="243" toId="78">
</dataflow>
<dataflow id="341" from="StgValue_223" to="specfucore_ln26" fromId="223" toId="78">
</dataflow>
<dataflow id="342" from="mul_ln29_3" to="sext_ln29_7" fromId="77" toId="79">
</dataflow>
<dataflow id="343" from="and_ln29_1" to="add_ln29_3" fromId="75" toId="80">
</dataflow>
<dataflow id="344" from="sext_ln29_7" to="add_ln29_3" fromId="79" toId="80">
</dataflow>
<dataflow id="345" from="_ssdm_op_SpecFUCore" to="specfucore_ln27" fromId="238" toId="81">
</dataflow>
<dataflow id="346" from="add_ln29_3" to="specfucore_ln27" fromId="80" toId="81">
</dataflow>
<dataflow id="347" from="StgValue_256" to="specfucore_ln27" fromId="256" toId="81">
</dataflow>
<dataflow id="348" from="StgValue_243" to="specfucore_ln27" fromId="243" toId="81">
</dataflow>
<dataflow id="349" from="StgValue_223" to="specfucore_ln27" fromId="223" toId="81">
</dataflow>
<dataflow id="350" from="_ssdm_op_PartSelect.i19.i33.i32.i32" to="tmp_8" fromId="308" toId="82">
</dataflow>
<dataflow id="351" from="add_ln29_3" to="tmp_8" fromId="80" toId="82">
</dataflow>
<dataflow id="352" from="StgValue_263" to="tmp_8" fromId="263" toId="82">
</dataflow>
<dataflow id="353" from="StgValue_312" to="tmp_8" fromId="312" toId="82">
</dataflow>
<dataflow id="354" from="reg_4_load" to="sext_ln29_8" fromId="63" toId="83">
</dataflow>
<dataflow id="355" from="sext_ln29_8" to="mul_ln29_4" fromId="83" toId="84">
</dataflow>
<dataflow id="356" from="StgValue_269" to="mul_ln29_4" fromId="269" toId="84">
</dataflow>
<dataflow id="357" from="_ssdm_op_SpecFUCore" to="specfucore_ln26" fromId="238" toId="85">
</dataflow>
<dataflow id="358" from="mul_ln29_4" to="specfucore_ln26" fromId="84" toId="85">
</dataflow>
<dataflow id="359" from="StgValue_241" to="specfucore_ln26" fromId="241" toId="85">
</dataflow>
<dataflow id="360" from="StgValue_243" to="specfucore_ln26" fromId="243" toId="85">
</dataflow>
<dataflow id="361" from="StgValue_223" to="specfucore_ln26" fromId="223" toId="85">
</dataflow>
<dataflow id="362" from="reg_12" to="sext_ln29_10" fromId="62" toId="86">
</dataflow>
<dataflow id="363" from="sext_ln29_10" to="mul_ln29_5" fromId="86" toId="87">
</dataflow>
<dataflow id="365" from="StgValue_364" to="mul_ln29_5" fromId="364" toId="87">
</dataflow>
<dataflow id="366" from="_ssdm_op_SpecFUCore" to="specfucore_ln26" fromId="238" toId="88">
</dataflow>
<dataflow id="367" from="mul_ln29_5" to="specfucore_ln26" fromId="87" toId="88">
</dataflow>
<dataflow id="368" from="StgValue_241" to="specfucore_ln26" fromId="241" toId="88">
</dataflow>
<dataflow id="369" from="StgValue_243" to="specfucore_ln26" fromId="243" toId="88">
</dataflow>
<dataflow id="370" from="StgValue_223" to="specfucore_ln26" fromId="223" toId="88">
</dataflow>
<dataflow id="371" from="reg_4_load" to="store_ln9" fromId="63" toId="89">
</dataflow>
<dataflow id="372" from="reg_5" to="store_ln9" fromId="16" toId="89">
</dataflow>
<dataflow id="373" from="reg_11" to="store_ln9" fromId="40" toId="90">
</dataflow>
<dataflow id="374" from="reg_4" to="store_ln9" fromId="11" toId="90">
</dataflow>
<dataflow id="375" from="reg_7" to="reg_13" fromId="17" toId="91">
</dataflow>
<dataflow id="376" from="reg_6" to="reg_6_load" fromId="12" toId="92">
</dataflow>
<dataflow id="377" from="reg_8" to="reg_8_load" fromId="13" toId="93">
</dataflow>
<dataflow id="378" from="_ssdm_op_BitConcatenate.i33.i19.i14" to="and_ln29_2" fromId="314" toId="94">
</dataflow>
<dataflow id="379" from="tmp_8" to="and_ln29_2" fromId="82" toId="94">
</dataflow>
<dataflow id="380" from="StgValue_249" to="and_ln29_2" fromId="249" toId="94">
</dataflow>
<dataflow id="381" from="mul_ln29_4" to="sext_ln29_9" fromId="84" toId="95">
</dataflow>
<dataflow id="382" from="and_ln29_2" to="add_ln29_4" fromId="94" toId="96">
</dataflow>
<dataflow id="383" from="sext_ln29_9" to="add_ln29_4" fromId="95" toId="96">
</dataflow>
<dataflow id="384" from="_ssdm_op_SpecFUCore" to="specfucore_ln27" fromId="238" toId="97">
</dataflow>
<dataflow id="385" from="add_ln29_4" to="specfucore_ln27" fromId="96" toId="97">
</dataflow>
<dataflow id="386" from="StgValue_256" to="specfucore_ln27" fromId="256" toId="97">
</dataflow>
<dataflow id="387" from="StgValue_243" to="specfucore_ln27" fromId="243" toId="97">
</dataflow>
<dataflow id="388" from="StgValue_223" to="specfucore_ln27" fromId="223" toId="97">
</dataflow>
<dataflow id="389" from="_ssdm_op_PartSelect.i19.i33.i32.i32" to="tmp_9" fromId="308" toId="98">
</dataflow>
<dataflow id="390" from="add_ln29_4" to="tmp_9" fromId="96" toId="98">
</dataflow>
<dataflow id="391" from="StgValue_263" to="tmp_9" fromId="263" toId="98">
</dataflow>
<dataflow id="392" from="StgValue_312" to="tmp_9" fromId="312" toId="98">
</dataflow>
<dataflow id="393" from="_ssdm_op_BitConcatenate.i33.i19.i14" to="and_ln29_3" fromId="314" toId="99">
</dataflow>
<dataflow id="394" from="tmp_9" to="and_ln29_3" fromId="98" toId="99">
</dataflow>
<dataflow id="395" from="StgValue_249" to="and_ln29_3" fromId="249" toId="99">
</dataflow>
<dataflow id="396" from="mul_ln29_5" to="sext_ln29_11" fromId="87" toId="100">
</dataflow>
<dataflow id="397" from="and_ln29_3" to="add_ln29_5" fromId="99" toId="101">
</dataflow>
<dataflow id="398" from="sext_ln29_11" to="add_ln29_5" fromId="100" toId="101">
</dataflow>
<dataflow id="399" from="_ssdm_op_SpecFUCore" to="specfucore_ln27" fromId="238" toId="102">
</dataflow>
<dataflow id="400" from="add_ln29_5" to="specfucore_ln27" fromId="101" toId="102">
</dataflow>
<dataflow id="401" from="StgValue_256" to="specfucore_ln27" fromId="256" toId="102">
</dataflow>
<dataflow id="402" from="StgValue_243" to="specfucore_ln27" fromId="243" toId="102">
</dataflow>
<dataflow id="403" from="StgValue_223" to="specfucore_ln27" fromId="223" toId="102">
</dataflow>
<dataflow id="404" from="_ssdm_op_PartSelect.i19.i33.i32.i32" to="tmp_s" fromId="308" toId="103">
</dataflow>
<dataflow id="405" from="add_ln29_5" to="tmp_s" fromId="101" toId="103">
</dataflow>
<dataflow id="406" from="StgValue_263" to="tmp_s" fromId="263" toId="103">
</dataflow>
<dataflow id="407" from="StgValue_312" to="tmp_s" fromId="312" toId="103">
</dataflow>
<dataflow id="408" from="_ssdm_op_BitConcatenate.i33.i19.i14" to="and_ln29_4" fromId="314" toId="104">
</dataflow>
<dataflow id="409" from="tmp_s" to="and_ln29_4" fromId="103" toId="104">
</dataflow>
<dataflow id="410" from="StgValue_249" to="and_ln29_4" fromId="249" toId="104">
</dataflow>
<dataflow id="411" from="reg_6_load" to="sext_ln29_12" fromId="92" toId="105">
</dataflow>
<dataflow id="412" from="sext_ln29_12" to="mul_ln29_6" fromId="105" toId="106">
</dataflow>
<dataflow id="414" from="StgValue_413" to="mul_ln29_6" fromId="413" toId="106">
</dataflow>
<dataflow id="415" from="_ssdm_op_SpecFUCore" to="specfucore_ln26" fromId="238" toId="107">
</dataflow>
<dataflow id="416" from="mul_ln29_6" to="specfucore_ln26" fromId="106" toId="107">
</dataflow>
<dataflow id="417" from="StgValue_241" to="specfucore_ln26" fromId="241" toId="107">
</dataflow>
<dataflow id="418" from="StgValue_243" to="specfucore_ln26" fromId="243" toId="107">
</dataflow>
<dataflow id="419" from="StgValue_223" to="specfucore_ln26" fromId="223" toId="107">
</dataflow>
<dataflow id="420" from="mul_ln29_6" to="sext_ln29_13" fromId="106" toId="108">
</dataflow>
<dataflow id="421" from="and_ln29_4" to="add_ln29_6" fromId="104" toId="109">
</dataflow>
<dataflow id="422" from="sext_ln29_13" to="add_ln29_6" fromId="108" toId="109">
</dataflow>
<dataflow id="423" from="_ssdm_op_SpecFUCore" to="specfucore_ln27" fromId="238" toId="110">
</dataflow>
<dataflow id="424" from="add_ln29_6" to="specfucore_ln27" fromId="109" toId="110">
</dataflow>
<dataflow id="425" from="StgValue_256" to="specfucore_ln27" fromId="256" toId="110">
</dataflow>
<dataflow id="426" from="StgValue_243" to="specfucore_ln27" fromId="243" toId="110">
</dataflow>
<dataflow id="427" from="StgValue_223" to="specfucore_ln27" fromId="223" toId="110">
</dataflow>
<dataflow id="428" from="_ssdm_op_PartSelect.i19.i33.i32.i32" to="tmp_1" fromId="308" toId="111">
</dataflow>
<dataflow id="429" from="add_ln29_6" to="tmp_1" fromId="109" toId="111">
</dataflow>
<dataflow id="430" from="StgValue_263" to="tmp_1" fromId="263" toId="111">
</dataflow>
<dataflow id="431" from="StgValue_312" to="tmp_1" fromId="312" toId="111">
</dataflow>
<dataflow id="432" from="reg_13" to="sext_ln29_14" fromId="91" toId="112">
</dataflow>
<dataflow id="433" from="sext_ln29_14" to="mul_ln29_7" fromId="112" toId="113">
</dataflow>
<dataflow id="435" from="StgValue_434" to="mul_ln29_7" fromId="434" toId="113">
</dataflow>
<dataflow id="436" from="_ssdm_op_SpecFUCore" to="specfucore_ln26" fromId="238" toId="114">
</dataflow>
<dataflow id="437" from="mul_ln29_7" to="specfucore_ln26" fromId="113" toId="114">
</dataflow>
<dataflow id="438" from="StgValue_241" to="specfucore_ln26" fromId="241" toId="114">
</dataflow>
<dataflow id="439" from="StgValue_243" to="specfucore_ln26" fromId="243" toId="114">
</dataflow>
<dataflow id="440" from="StgValue_223" to="specfucore_ln26" fromId="223" toId="114">
</dataflow>
<dataflow id="441" from="reg_8_load" to="sext_ln29_16" fromId="93" toId="115">
</dataflow>
<dataflow id="442" from="sext_ln29_16" to="mul_ln29_8" fromId="115" toId="116">
</dataflow>
<dataflow id="444" from="StgValue_443" to="mul_ln29_8" fromId="443" toId="116">
</dataflow>
<dataflow id="445" from="_ssdm_op_SpecFUCore" to="specfucore_ln26" fromId="238" toId="117">
</dataflow>
<dataflow id="446" from="mul_ln29_8" to="specfucore_ln26" fromId="116" toId="117">
</dataflow>
<dataflow id="447" from="StgValue_241" to="specfucore_ln26" fromId="241" toId="117">
</dataflow>
<dataflow id="448" from="StgValue_243" to="specfucore_ln26" fromId="243" toId="117">
</dataflow>
<dataflow id="449" from="StgValue_223" to="specfucore_ln26" fromId="223" toId="117">
</dataflow>
<dataflow id="450" from="reg_6_load" to="store_ln9" fromId="92" toId="118">
</dataflow>
<dataflow id="451" from="reg_7" to="store_ln9" fromId="17" toId="118">
</dataflow>
<dataflow id="452" from="reg_13" to="store_ln9" fromId="91" toId="119">
</dataflow>
<dataflow id="453" from="reg_8" to="store_ln9" fromId="13" toId="119">
</dataflow>
<dataflow id="454" from="reg_12" to="store_ln9" fromId="62" toId="120">
</dataflow>
<dataflow id="455" from="reg_6" to="store_ln9" fromId="12" toId="120">
</dataflow>
<dataflow id="457" from="_ssdm_op_SpecPipeline" to="specpipeline_ln9" fromId="456" toId="121">
</dataflow>
<dataflow id="459" from="StgValue_458" to="specpipeline_ln9" fromId="458" toId="121">
</dataflow>
<dataflow id="461" from="StgValue_460" to="specpipeline_ln9" fromId="460" toId="121">
</dataflow>
<dataflow id="462" from="StgValue_460" to="specpipeline_ln9" fromId="460" toId="121">
</dataflow>
<dataflow id="463" from="StgValue_460" to="specpipeline_ln9" fromId="460" toId="121">
</dataflow>
<dataflow id="465" from="empty_3" to="specpipeline_ln9" fromId="464" toId="121">
</dataflow>
<dataflow id="467" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln13" fromId="466" toId="122">
</dataflow>
<dataflow id="468" from="StgValue_223" to="speclooptripcount_ln13" fromId="223" toId="122">
</dataflow>
<dataflow id="470" from="StgValue_469" to="speclooptripcount_ln13" fromId="469" toId="122">
</dataflow>
<dataflow id="472" from="StgValue_471" to="speclooptripcount_ln13" fromId="471" toId="122">
</dataflow>
<dataflow id="474" from="_ssdm_op_SpecLoopName" to="specloopname_ln12" fromId="473" toId="123">
</dataflow>
<dataflow id="476" from="empty_12" to="specloopname_ln12" fromId="475" toId="123">
</dataflow>
<dataflow id="478" from="_ssdm_op_SpecRegionBegin" to="rbegin8" fromId="477" toId="124">
</dataflow>
<dataflow id="480" from="empty_5" to="rbegin8" fromId="479" toId="124">
</dataflow>
<dataflow id="482" from="_ssdm_op_SpecRegionEnd" to="rend18" fromId="481" toId="125">
</dataflow>
<dataflow id="483" from="empty_5" to="rend18" fromId="479" toId="125">
</dataflow>
<dataflow id="484" from="rbegin8" to="rend18" fromId="124" toId="125">
</dataflow>
<dataflow id="485" from="_ssdm_op_SpecRegionBegin" to="rbegin" fromId="477" toId="126">
</dataflow>
<dataflow id="487" from="empty_6" to="rbegin" fromId="486" toId="126">
</dataflow>
<dataflow id="488" from="_ssdm_op_SpecRegionEnd" to="rend14" fromId="481" toId="127">
</dataflow>
<dataflow id="489" from="empty_6" to="rend14" fromId="486" toId="127">
</dataflow>
<dataflow id="490" from="rbegin" to="rend14" fromId="126" toId="127">
</dataflow>
<dataflow id="491" from="_ssdm_op_SpecRegionBegin" to="rbegin9" fromId="477" toId="128">
</dataflow>
<dataflow id="493" from="empty_7" to="rbegin9" fromId="492" toId="128">
</dataflow>
<dataflow id="494" from="_ssdm_op_SpecRegionEnd" to="rend10" fromId="481" toId="129">
</dataflow>
<dataflow id="495" from="empty_7" to="rend10" fromId="492" toId="129">
</dataflow>
<dataflow id="496" from="rbegin9" to="rend10" fromId="128" toId="129">
</dataflow>
<dataflow id="497" from="_ssdm_op_SpecRegionBegin" to="rbegin5" fromId="477" toId="130">
</dataflow>
<dataflow id="499" from="empty_8" to="rbegin5" fromId="498" toId="130">
</dataflow>
<dataflow id="500" from="_ssdm_op_SpecRegionEnd" to="rend6" fromId="481" toId="131">
</dataflow>
<dataflow id="501" from="empty_8" to="rend6" fromId="498" toId="131">
</dataflow>
<dataflow id="502" from="rbegin5" to="rend6" fromId="130" toId="131">
</dataflow>
<dataflow id="503" from="_ssdm_op_SpecRegionBegin" to="rbegin2" fromId="477" toId="132">
</dataflow>
<dataflow id="505" from="empty_18" to="rbegin2" fromId="504" toId="132">
</dataflow>
<dataflow id="506" from="_ssdm_op_SpecRegionEnd" to="rend38" fromId="481" toId="133">
</dataflow>
<dataflow id="507" from="empty_18" to="rend38" fromId="504" toId="133">
</dataflow>
<dataflow id="508" from="rbegin2" to="rend38" fromId="132" toId="133">
</dataflow>
<dataflow id="509" from="_ssdm_op_SpecRegionBegin" to="rbegin3" fromId="477" toId="134">
</dataflow>
<dataflow id="511" from="empty_17" to="rbegin3" fromId="510" toId="134">
</dataflow>
<dataflow id="512" from="_ssdm_op_SpecRegionEnd" to="rend34" fromId="481" toId="135">
</dataflow>
<dataflow id="513" from="empty_17" to="rend34" fromId="510" toId="135">
</dataflow>
<dataflow id="514" from="rbegin3" to="rend34" fromId="134" toId="135">
</dataflow>
<dataflow id="515" from="_ssdm_op_SpecRegionBegin" to="rbegin4" fromId="477" toId="136">
</dataflow>
<dataflow id="517" from="empty_9" to="rbegin4" fromId="516" toId="136">
</dataflow>
<dataflow id="518" from="_ssdm_op_BitConcatenate.i33.i19.i14" to="and_ln29_5" fromId="314" toId="137">
</dataflow>
<dataflow id="519" from="tmp_1" to="and_ln29_5" fromId="111" toId="137">
</dataflow>
<dataflow id="520" from="StgValue_249" to="and_ln29_5" fromId="249" toId="137">
</dataflow>
<dataflow id="521" from="_ssdm_op_SpecRegionEnd" to="rend30" fromId="481" toId="138">
</dataflow>
<dataflow id="522" from="empty_9" to="rend30" fromId="516" toId="138">
</dataflow>
<dataflow id="523" from="rbegin4" to="rend30" fromId="136" toId="138">
</dataflow>
<dataflow id="524" from="_ssdm_op_SpecRegionBegin" to="rbegin6" fromId="477" toId="139">
</dataflow>
<dataflow id="526" from="empty_19" to="rbegin6" fromId="525" toId="139">
</dataflow>
<dataflow id="527" from="mul_ln29_7" to="sext_ln29_15" fromId="113" toId="140">
</dataflow>
<dataflow id="528" from="and_ln29_5" to="add_ln29_7" fromId="137" toId="141">
</dataflow>
<dataflow id="529" from="sext_ln29_15" to="add_ln29_7" fromId="140" toId="141">
</dataflow>
<dataflow id="530" from="_ssdm_op_SpecFUCore" to="specfucore_ln27" fromId="238" toId="142">
</dataflow>
<dataflow id="531" from="add_ln29_7" to="specfucore_ln27" fromId="141" toId="142">
</dataflow>
<dataflow id="532" from="StgValue_256" to="specfucore_ln27" fromId="256" toId="142">
</dataflow>
<dataflow id="533" from="StgValue_243" to="specfucore_ln27" fromId="243" toId="142">
</dataflow>
<dataflow id="534" from="StgValue_223" to="specfucore_ln27" fromId="223" toId="142">
</dataflow>
<dataflow id="535" from="_ssdm_op_PartSelect.i19.i33.i32.i32" to="tmp_2" fromId="308" toId="143">
</dataflow>
<dataflow id="536" from="add_ln29_7" to="tmp_2" fromId="141" toId="143">
</dataflow>
<dataflow id="537" from="StgValue_263" to="tmp_2" fromId="263" toId="143">
</dataflow>
<dataflow id="538" from="StgValue_312" to="tmp_2" fromId="312" toId="143">
</dataflow>
<dataflow id="539" from="_ssdm_op_BitConcatenate.i33.i19.i14" to="and_ln29_6" fromId="314" toId="144">
</dataflow>
<dataflow id="540" from="tmp_2" to="and_ln29_6" fromId="143" toId="144">
</dataflow>
<dataflow id="541" from="StgValue_249" to="and_ln29_6" fromId="249" toId="144">
</dataflow>
<dataflow id="542" from="_ssdm_op_SpecRegionEnd" to="rend26" fromId="481" toId="145">
</dataflow>
<dataflow id="543" from="empty_19" to="rend26" fromId="525" toId="145">
</dataflow>
<dataflow id="544" from="rbegin6" to="rend26" fromId="139" toId="145">
</dataflow>
<dataflow id="545" from="_ssdm_op_SpecRegionBegin" to="rbegin1" fromId="477" toId="146">
</dataflow>
<dataflow id="547" from="empty_0" to="rbegin1" fromId="546" toId="146">
</dataflow>
<dataflow id="548" from="mul_ln29_8" to="sext_ln29_17" fromId="116" toId="147">
</dataflow>
<dataflow id="549" from="and_ln29_6" to="add_ln29_8" fromId="144" toId="148">
</dataflow>
<dataflow id="550" from="sext_ln29_17" to="add_ln29_8" fromId="147" toId="148">
</dataflow>
<dataflow id="551" from="_ssdm_op_SpecFUCore" to="specfucore_ln27" fromId="238" toId="149">
</dataflow>
<dataflow id="552" from="add_ln29_8" to="specfucore_ln27" fromId="148" toId="149">
</dataflow>
<dataflow id="553" from="StgValue_256" to="specfucore_ln27" fromId="256" toId="149">
</dataflow>
<dataflow id="554" from="StgValue_243" to="specfucore_ln27" fromId="243" toId="149">
</dataflow>
<dataflow id="555" from="StgValue_223" to="specfucore_ln27" fromId="223" toId="149">
</dataflow>
<dataflow id="556" from="_ssdm_op_SpecRegionEnd" to="rend2" fromId="481" toId="150">
</dataflow>
<dataflow id="557" from="empty_0" to="rend2" fromId="546" toId="150">
</dataflow>
<dataflow id="558" from="rbegin1" to="rend2" fromId="146" toId="150">
</dataflow>
<dataflow id="559" from="_ssdm_op_PartSelect.i19.i33.i32.i32" to="trunc_ln29_1" fromId="308" toId="151">
</dataflow>
<dataflow id="560" from="add_ln29_8" to="trunc_ln29_1" fromId="148" toId="151">
</dataflow>
<dataflow id="561" from="StgValue_263" to="trunc_ln29_1" fromId="263" toId="151">
</dataflow>
<dataflow id="562" from="StgValue_312" to="trunc_ln29_1" fromId="312" toId="151">
</dataflow>
<dataflow id="563" from="out_r" to="out_addr" fromId="175" toId="152">
</dataflow>
<dataflow id="564" from="StgValue_223" to="out_addr" fromId="223" toId="152">
</dataflow>
<dataflow id="565" from="zext_ln12" to="out_addr" fromId="35" toId="152">
</dataflow>
<dataflow id="566" from="trunc_ln29_1" to="store_ln33" fromId="151" toId="153">
</dataflow>
<dataflow id="567" from="out_addr" to="store_ln33" fromId="152" toId="153">
</dataflow>
<dataflow id="568" from="p_read_3" to="ret_ln37" fromId="18" toId="155">
</dataflow>
<dataflow id="569" from="icmp_ln12" to="StgValue_2" fromId="32" toId="2">
</dataflow>
<dataflow id="570" from="icmp_ln12" to="StgValue_3" fromId="32" toId="3">
</dataflow>
<dataflow id="571" from="icmp_ln12" to="StgValue_4" fromId="32" toId="4">
</dataflow>
<dataflow id="572" from="icmp_ln12" to="StgValue_5" fromId="32" toId="5">
</dataflow>
</dataflows>


</stg>
