#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1211f40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x125e370 .scope module, "tb" "tb" 3 211;
 .timescale -12 -12;
L_0x1210270 .functor NOT 1, L_0x1288930, C4<0>, C4<0>, C4<0>;
L_0x1229c00 .functor XOR 8, L_0x12884c0, L_0x1288680, C4<00000000>, C4<00000000>;
L_0x125f790 .functor XOR 8, L_0x1229c00, L_0x12887c0, C4<00000000>, C4<00000000>;
v0x12860a0_0 .net *"_ivl_10", 7 0, L_0x12887c0;  1 drivers
v0x12861a0_0 .net *"_ivl_12", 7 0, L_0x125f790;  1 drivers
v0x1286280_0 .net *"_ivl_2", 7 0, L_0x1288420;  1 drivers
v0x1286340_0 .net *"_ivl_4", 7 0, L_0x12884c0;  1 drivers
v0x1286420_0 .net *"_ivl_6", 7 0, L_0x1288680;  1 drivers
v0x1286550_0 .net *"_ivl_8", 7 0, L_0x1229c00;  1 drivers
v0x1286630_0 .net "areset", 0 0, L_0x1210680;  1 drivers
v0x12866d0_0 .var "clk", 0 0;
v0x1286770_0 .net "predict_history_dut", 6 0, v0x1285430_0;  1 drivers
v0x12868c0_0 .net "predict_history_ref", 6 0, L_0x1288290;  1 drivers
v0x1286960_0 .net "predict_pc", 6 0, L_0x1287520;  1 drivers
v0x1286a00_0 .net "predict_taken_dut", 0 0, v0x1285670_0;  1 drivers
v0x1286aa0_0 .net "predict_taken_ref", 0 0, L_0x12880d0;  1 drivers
v0x1286b40_0 .net "predict_valid", 0 0, v0x1282810_0;  1 drivers
v0x1286be0_0 .var/2u "stats1", 223 0;
v0x1286c80_0 .var/2u "strobe", 0 0;
v0x1286d40_0 .net "tb_match", 0 0, L_0x1288930;  1 drivers
v0x1286ef0_0 .net "tb_mismatch", 0 0, L_0x1210270;  1 drivers
v0x1286f90_0 .net "train_history", 6 0, L_0x1287ad0;  1 drivers
v0x1287050_0 .net "train_mispredicted", 0 0, L_0x1287970;  1 drivers
v0x12870f0_0 .net "train_pc", 6 0, L_0x1287c60;  1 drivers
v0x12871b0_0 .net "train_taken", 0 0, L_0x1287750;  1 drivers
v0x1287250_0 .net "train_valid", 0 0, v0x1283190_0;  1 drivers
v0x12872f0_0 .net "wavedrom_enable", 0 0, v0x1283260_0;  1 drivers
v0x1287390_0 .net/2s "wavedrom_hide_after_time", 31 0, v0x1283300_0;  1 drivers
v0x1287430_0 .net "wavedrom_title", 511 0, v0x12833e0_0;  1 drivers
L_0x1288420 .concat [ 7 1 0 0], L_0x1288290, L_0x12880d0;
L_0x12884c0 .concat [ 7 1 0 0], L_0x1288290, L_0x12880d0;
L_0x1288680 .concat [ 7 1 0 0], v0x1285430_0, v0x1285670_0;
L_0x12887c0 .concat [ 7 1 0 0], L_0x1288290, L_0x12880d0;
L_0x1288930 .cmp/eeq 8, L_0x1288420, L_0x125f790;
S_0x120f5f0 .scope module, "good1" "reference_module" 3 268, 3 4 0, S_0x125e370;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0x125cc60 .param/l "LNT" 0 3 22, C4<01>;
P_0x125cca0 .param/l "LT" 0 3 22, C4<10>;
P_0x125cce0 .param/l "SNT" 0 3 22, C4<00>;
P_0x125cd20 .param/l "ST" 0 3 22, C4<11>;
P_0x125cd60 .param/l "n" 0 3 19, +C4<00000000000000000000000000000111>;
L_0x1210b60 .functor XOR 7, v0x12809b0_0, L_0x1287520, C4<0000000>, C4<0000000>;
L_0x123af30 .functor XOR 7, L_0x1287ad0, L_0x1287c60, C4<0000000>, C4<0000000>;
v0x124d860_0 .net *"_ivl_11", 0 0, L_0x1287fe0;  1 drivers
L_0x7f630bd811c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x124db30_0 .net *"_ivl_12", 0 0, L_0x7f630bd811c8;  1 drivers
L_0x7f630bd81210 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x12102e0_0 .net *"_ivl_16", 6 0, L_0x7f630bd81210;  1 drivers
v0x1210520_0 .net *"_ivl_4", 1 0, L_0x1287df0;  1 drivers
v0x12106f0_0 .net *"_ivl_6", 8 0, L_0x1287ef0;  1 drivers
L_0x7f630bd81180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1210c50_0 .net *"_ivl_9", 1 0, L_0x7f630bd81180;  1 drivers
v0x1280690_0 .net "areset", 0 0, L_0x1210680;  alias, 1 drivers
v0x1280750_0 .net "clk", 0 0, v0x12866d0_0;  1 drivers
v0x1280810 .array "pht", 0 127, 1 0;
v0x12808d0_0 .net "predict_history", 6 0, L_0x1288290;  alias, 1 drivers
v0x12809b0_0 .var "predict_history_r", 6 0;
v0x1280a90_0 .net "predict_index", 6 0, L_0x1210b60;  1 drivers
v0x1280b70_0 .net "predict_pc", 6 0, L_0x1287520;  alias, 1 drivers
v0x1280c50_0 .net "predict_taken", 0 0, L_0x12880d0;  alias, 1 drivers
v0x1280d10_0 .net "predict_valid", 0 0, v0x1282810_0;  alias, 1 drivers
v0x1280dd0_0 .net "train_history", 6 0, L_0x1287ad0;  alias, 1 drivers
v0x1280eb0_0 .net "train_index", 6 0, L_0x123af30;  1 drivers
v0x1280f90_0 .net "train_mispredicted", 0 0, L_0x1287970;  alias, 1 drivers
v0x1281050_0 .net "train_pc", 6 0, L_0x1287c60;  alias, 1 drivers
v0x1281130_0 .net "train_taken", 0 0, L_0x1287750;  alias, 1 drivers
v0x12811f0_0 .net "train_valid", 0 0, v0x1283190_0;  alias, 1 drivers
E_0x1220880 .event posedge, v0x1280690_0, v0x1280750_0;
L_0x1287df0 .array/port v0x1280810, L_0x1287ef0;
L_0x1287ef0 .concat [ 7 2 0 0], L_0x1210b60, L_0x7f630bd81180;
L_0x1287fe0 .part L_0x1287df0, 1, 1;
L_0x12880d0 .functor MUXZ 1, L_0x7f630bd811c8, L_0x1287fe0, v0x1282810_0, C4<>;
L_0x1288290 .functor MUXZ 7, L_0x7f630bd81210, v0x12809b0_0, v0x1282810_0, C4<>;
S_0x12159b0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 30, 3 30 0, S_0x120f5f0;
 .timescale -12 -12;
v0x124d440_0 .var/i "i", 31 0;
S_0x1281410 .scope module, "stim1" "stimulus_gen" 3 257, 3 51 0, S_0x125e370;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "train_valid";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 1 "train_mispredicted";
    .port_info 7 /OUTPUT 7 "train_history";
    .port_info 8 /OUTPUT 7 "train_pc";
    .port_info 9 /INPUT 1 "tb_match";
    .port_info 10 /OUTPUT 512 "wavedrom_title";
    .port_info 11 /OUTPUT 1 "wavedrom_enable";
    .port_info 12 /OUTPUT 32 "wavedrom_hide_after_time";
P_0x12815c0 .param/l "N" 0 3 52, +C4<00000000000000000000000000000111>;
L_0x1210680 .functor BUFZ 1, v0x12828e0_0, C4<0>, C4<0>, C4<0>;
L_0x7f630bd810a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x12820a0_0 .net *"_ivl_10", 0 0, L_0x7f630bd810a8;  1 drivers
L_0x7f630bd810f0 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1282180_0 .net *"_ivl_14", 6 0, L_0x7f630bd810f0;  1 drivers
L_0x7f630bd81138 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1282260_0 .net *"_ivl_18", 6 0, L_0x7f630bd81138;  1 drivers
L_0x7f630bd81018 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1282320_0 .net *"_ivl_2", 6 0, L_0x7f630bd81018;  1 drivers
L_0x7f630bd81060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1282400_0 .net *"_ivl_6", 0 0, L_0x7f630bd81060;  1 drivers
v0x1282530_0 .net "areset", 0 0, L_0x1210680;  alias, 1 drivers
v0x12825d0_0 .net "clk", 0 0, v0x12866d0_0;  alias, 1 drivers
v0x12826a0_0 .net "predict_pc", 6 0, L_0x1287520;  alias, 1 drivers
v0x1282770_0 .var "predict_pc_r", 6 0;
v0x1282810_0 .var "predict_valid", 0 0;
v0x12828e0_0 .var "reset", 0 0;
v0x1282980_0 .net "tb_match", 0 0, L_0x1288930;  alias, 1 drivers
v0x1282a40_0 .net "train_history", 6 0, L_0x1287ad0;  alias, 1 drivers
v0x1282b30_0 .var "train_history_r", 6 0;
v0x1282bf0_0 .net "train_mispredicted", 0 0, L_0x1287970;  alias, 1 drivers
v0x1282cc0_0 .var "train_mispredicted_r", 0 0;
v0x1282d60_0 .net "train_pc", 6 0, L_0x1287c60;  alias, 1 drivers
v0x1282f60_0 .var "train_pc_r", 6 0;
v0x1283020_0 .net "train_taken", 0 0, L_0x1287750;  alias, 1 drivers
v0x12830f0_0 .var "train_taken_r", 0 0;
v0x1283190_0 .var "train_valid", 0 0;
v0x1283260_0 .var "wavedrom_enable", 0 0;
v0x1283300_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0x12833e0_0 .var "wavedrom_title", 511 0;
E_0x121fd20/0 .event negedge, v0x1280750_0;
E_0x121fd20/1 .event posedge, v0x1280750_0;
E_0x121fd20 .event/or E_0x121fd20/0, E_0x121fd20/1;
L_0x1287520 .functor MUXZ 7, L_0x7f630bd81018, v0x1282770_0, v0x1282810_0, C4<>;
L_0x1287750 .functor MUXZ 1, L_0x7f630bd81060, v0x12830f0_0, v0x1283190_0, C4<>;
L_0x1287970 .functor MUXZ 1, L_0x7f630bd810a8, v0x1282cc0_0, v0x1283190_0, C4<>;
L_0x1287ad0 .functor MUXZ 7, L_0x7f630bd810f0, v0x1282b30_0, v0x1283190_0, C4<>;
L_0x1287c60 .functor MUXZ 7, L_0x7f630bd81138, v0x1282f60_0, v0x1283190_0, C4<>;
S_0x1281680 .scope task, "reset_test" "reset_test" 3 86, 3 86 0, S_0x1281410;
 .timescale -12 -12;
v0x12818e0_0 .var/2u "arfail", 0 0;
v0x12819c0_0 .var "async", 0 0;
v0x1281a80_0 .var/2u "datafail", 0 0;
v0x1281b20_0 .var/2u "srfail", 0 0;
E_0x121fad0 .event posedge, v0x1280750_0;
E_0x12029f0 .event negedge, v0x1280750_0;
TD_tb.stim1.reset_test ;
    %wait E_0x121fad0;
    %wait E_0x121fad0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12828e0_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x121fad0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x12029f0;
    %load/vec4 v0x1282980_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1281a80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12828e0_0, 0;
    %wait E_0x121fad0;
    %load/vec4 v0x1282980_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x12818e0_0, 0, 1;
    %wait E_0x121fad0;
    %load/vec4 v0x1282980_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1281b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12828e0_0, 0;
    %load/vec4 v0x1281b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 100 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x12818e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x12819c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x1281a80_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x12819c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 102 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x1281be0 .scope task, "wavedrom_start" "wavedrom_start" 3 77, 3 77 0, S_0x1281410;
 .timescale -12 -12;
v0x1281de0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1281ec0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 80, 3 80 0, S_0x1281410;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1283660 .scope module, "top_module1" "top_module" 3 281, 4 1 0, S_0x125e370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
v0x12840b0_0 .net "areset", 0 0, L_0x1210680;  alias, 1 drivers
v0x12841c0_0 .net "clk", 0 0, v0x12866d0_0;  alias, 1 drivers
v0x12842d0_0 .var "global_history", 6 0;
v0x1284370 .array "pht", 0 127, 1 0;
v0x1285430_0 .var "predict_history", 6 0;
v0x1285560_0 .net "predict_pc", 6 0, L_0x1287520;  alias, 1 drivers
v0x1285670_0 .var "predict_taken", 0 0;
v0x1285730_0 .net "predict_valid", 0 0, v0x1282810_0;  alias, 1 drivers
v0x1285820_0 .net "train_history", 6 0, L_0x1287ad0;  alias, 1 drivers
v0x12858e0_0 .net "train_mispredicted", 0 0, L_0x1287970;  alias, 1 drivers
v0x12859d0_0 .net "train_pc", 6 0, L_0x1287c60;  alias, 1 drivers
v0x1285ae0_0 .net "train_taken", 0 0, L_0x1287750;  alias, 1 drivers
v0x1285bd0_0 .net "train_valid", 0 0, v0x1283190_0;  alias, 1 drivers
v0x1284370_0 .array/port v0x1284370, 0;
E_0x12661f0/0 .event anyedge, v0x1280d10_0, v0x1280b70_0, v0x12842d0_0, v0x1284370_0;
v0x1284370_1 .array/port v0x1284370, 1;
v0x1284370_2 .array/port v0x1284370, 2;
v0x1284370_3 .array/port v0x1284370, 3;
v0x1284370_4 .array/port v0x1284370, 4;
E_0x12661f0/1 .event anyedge, v0x1284370_1, v0x1284370_2, v0x1284370_3, v0x1284370_4;
v0x1284370_5 .array/port v0x1284370, 5;
v0x1284370_6 .array/port v0x1284370, 6;
v0x1284370_7 .array/port v0x1284370, 7;
v0x1284370_8 .array/port v0x1284370, 8;
E_0x12661f0/2 .event anyedge, v0x1284370_5, v0x1284370_6, v0x1284370_7, v0x1284370_8;
v0x1284370_9 .array/port v0x1284370, 9;
v0x1284370_10 .array/port v0x1284370, 10;
v0x1284370_11 .array/port v0x1284370, 11;
v0x1284370_12 .array/port v0x1284370, 12;
E_0x12661f0/3 .event anyedge, v0x1284370_9, v0x1284370_10, v0x1284370_11, v0x1284370_12;
v0x1284370_13 .array/port v0x1284370, 13;
v0x1284370_14 .array/port v0x1284370, 14;
v0x1284370_15 .array/port v0x1284370, 15;
v0x1284370_16 .array/port v0x1284370, 16;
E_0x12661f0/4 .event anyedge, v0x1284370_13, v0x1284370_14, v0x1284370_15, v0x1284370_16;
v0x1284370_17 .array/port v0x1284370, 17;
v0x1284370_18 .array/port v0x1284370, 18;
v0x1284370_19 .array/port v0x1284370, 19;
v0x1284370_20 .array/port v0x1284370, 20;
E_0x12661f0/5 .event anyedge, v0x1284370_17, v0x1284370_18, v0x1284370_19, v0x1284370_20;
v0x1284370_21 .array/port v0x1284370, 21;
v0x1284370_22 .array/port v0x1284370, 22;
v0x1284370_23 .array/port v0x1284370, 23;
v0x1284370_24 .array/port v0x1284370, 24;
E_0x12661f0/6 .event anyedge, v0x1284370_21, v0x1284370_22, v0x1284370_23, v0x1284370_24;
v0x1284370_25 .array/port v0x1284370, 25;
v0x1284370_26 .array/port v0x1284370, 26;
v0x1284370_27 .array/port v0x1284370, 27;
v0x1284370_28 .array/port v0x1284370, 28;
E_0x12661f0/7 .event anyedge, v0x1284370_25, v0x1284370_26, v0x1284370_27, v0x1284370_28;
v0x1284370_29 .array/port v0x1284370, 29;
v0x1284370_30 .array/port v0x1284370, 30;
v0x1284370_31 .array/port v0x1284370, 31;
v0x1284370_32 .array/port v0x1284370, 32;
E_0x12661f0/8 .event anyedge, v0x1284370_29, v0x1284370_30, v0x1284370_31, v0x1284370_32;
v0x1284370_33 .array/port v0x1284370, 33;
v0x1284370_34 .array/port v0x1284370, 34;
v0x1284370_35 .array/port v0x1284370, 35;
v0x1284370_36 .array/port v0x1284370, 36;
E_0x12661f0/9 .event anyedge, v0x1284370_33, v0x1284370_34, v0x1284370_35, v0x1284370_36;
v0x1284370_37 .array/port v0x1284370, 37;
v0x1284370_38 .array/port v0x1284370, 38;
v0x1284370_39 .array/port v0x1284370, 39;
v0x1284370_40 .array/port v0x1284370, 40;
E_0x12661f0/10 .event anyedge, v0x1284370_37, v0x1284370_38, v0x1284370_39, v0x1284370_40;
v0x1284370_41 .array/port v0x1284370, 41;
v0x1284370_42 .array/port v0x1284370, 42;
v0x1284370_43 .array/port v0x1284370, 43;
v0x1284370_44 .array/port v0x1284370, 44;
E_0x12661f0/11 .event anyedge, v0x1284370_41, v0x1284370_42, v0x1284370_43, v0x1284370_44;
v0x1284370_45 .array/port v0x1284370, 45;
v0x1284370_46 .array/port v0x1284370, 46;
v0x1284370_47 .array/port v0x1284370, 47;
v0x1284370_48 .array/port v0x1284370, 48;
E_0x12661f0/12 .event anyedge, v0x1284370_45, v0x1284370_46, v0x1284370_47, v0x1284370_48;
v0x1284370_49 .array/port v0x1284370, 49;
v0x1284370_50 .array/port v0x1284370, 50;
v0x1284370_51 .array/port v0x1284370, 51;
v0x1284370_52 .array/port v0x1284370, 52;
E_0x12661f0/13 .event anyedge, v0x1284370_49, v0x1284370_50, v0x1284370_51, v0x1284370_52;
v0x1284370_53 .array/port v0x1284370, 53;
v0x1284370_54 .array/port v0x1284370, 54;
v0x1284370_55 .array/port v0x1284370, 55;
v0x1284370_56 .array/port v0x1284370, 56;
E_0x12661f0/14 .event anyedge, v0x1284370_53, v0x1284370_54, v0x1284370_55, v0x1284370_56;
v0x1284370_57 .array/port v0x1284370, 57;
v0x1284370_58 .array/port v0x1284370, 58;
v0x1284370_59 .array/port v0x1284370, 59;
v0x1284370_60 .array/port v0x1284370, 60;
E_0x12661f0/15 .event anyedge, v0x1284370_57, v0x1284370_58, v0x1284370_59, v0x1284370_60;
v0x1284370_61 .array/port v0x1284370, 61;
v0x1284370_62 .array/port v0x1284370, 62;
v0x1284370_63 .array/port v0x1284370, 63;
v0x1284370_64 .array/port v0x1284370, 64;
E_0x12661f0/16 .event anyedge, v0x1284370_61, v0x1284370_62, v0x1284370_63, v0x1284370_64;
v0x1284370_65 .array/port v0x1284370, 65;
v0x1284370_66 .array/port v0x1284370, 66;
v0x1284370_67 .array/port v0x1284370, 67;
v0x1284370_68 .array/port v0x1284370, 68;
E_0x12661f0/17 .event anyedge, v0x1284370_65, v0x1284370_66, v0x1284370_67, v0x1284370_68;
v0x1284370_69 .array/port v0x1284370, 69;
v0x1284370_70 .array/port v0x1284370, 70;
v0x1284370_71 .array/port v0x1284370, 71;
v0x1284370_72 .array/port v0x1284370, 72;
E_0x12661f0/18 .event anyedge, v0x1284370_69, v0x1284370_70, v0x1284370_71, v0x1284370_72;
v0x1284370_73 .array/port v0x1284370, 73;
v0x1284370_74 .array/port v0x1284370, 74;
v0x1284370_75 .array/port v0x1284370, 75;
v0x1284370_76 .array/port v0x1284370, 76;
E_0x12661f0/19 .event anyedge, v0x1284370_73, v0x1284370_74, v0x1284370_75, v0x1284370_76;
v0x1284370_77 .array/port v0x1284370, 77;
v0x1284370_78 .array/port v0x1284370, 78;
v0x1284370_79 .array/port v0x1284370, 79;
v0x1284370_80 .array/port v0x1284370, 80;
E_0x12661f0/20 .event anyedge, v0x1284370_77, v0x1284370_78, v0x1284370_79, v0x1284370_80;
v0x1284370_81 .array/port v0x1284370, 81;
v0x1284370_82 .array/port v0x1284370, 82;
v0x1284370_83 .array/port v0x1284370, 83;
v0x1284370_84 .array/port v0x1284370, 84;
E_0x12661f0/21 .event anyedge, v0x1284370_81, v0x1284370_82, v0x1284370_83, v0x1284370_84;
v0x1284370_85 .array/port v0x1284370, 85;
v0x1284370_86 .array/port v0x1284370, 86;
v0x1284370_87 .array/port v0x1284370, 87;
v0x1284370_88 .array/port v0x1284370, 88;
E_0x12661f0/22 .event anyedge, v0x1284370_85, v0x1284370_86, v0x1284370_87, v0x1284370_88;
v0x1284370_89 .array/port v0x1284370, 89;
v0x1284370_90 .array/port v0x1284370, 90;
v0x1284370_91 .array/port v0x1284370, 91;
v0x1284370_92 .array/port v0x1284370, 92;
E_0x12661f0/23 .event anyedge, v0x1284370_89, v0x1284370_90, v0x1284370_91, v0x1284370_92;
v0x1284370_93 .array/port v0x1284370, 93;
v0x1284370_94 .array/port v0x1284370, 94;
v0x1284370_95 .array/port v0x1284370, 95;
v0x1284370_96 .array/port v0x1284370, 96;
E_0x12661f0/24 .event anyedge, v0x1284370_93, v0x1284370_94, v0x1284370_95, v0x1284370_96;
v0x1284370_97 .array/port v0x1284370, 97;
v0x1284370_98 .array/port v0x1284370, 98;
v0x1284370_99 .array/port v0x1284370, 99;
v0x1284370_100 .array/port v0x1284370, 100;
E_0x12661f0/25 .event anyedge, v0x1284370_97, v0x1284370_98, v0x1284370_99, v0x1284370_100;
v0x1284370_101 .array/port v0x1284370, 101;
v0x1284370_102 .array/port v0x1284370, 102;
v0x1284370_103 .array/port v0x1284370, 103;
v0x1284370_104 .array/port v0x1284370, 104;
E_0x12661f0/26 .event anyedge, v0x1284370_101, v0x1284370_102, v0x1284370_103, v0x1284370_104;
v0x1284370_105 .array/port v0x1284370, 105;
v0x1284370_106 .array/port v0x1284370, 106;
v0x1284370_107 .array/port v0x1284370, 107;
v0x1284370_108 .array/port v0x1284370, 108;
E_0x12661f0/27 .event anyedge, v0x1284370_105, v0x1284370_106, v0x1284370_107, v0x1284370_108;
v0x1284370_109 .array/port v0x1284370, 109;
v0x1284370_110 .array/port v0x1284370, 110;
v0x1284370_111 .array/port v0x1284370, 111;
v0x1284370_112 .array/port v0x1284370, 112;
E_0x12661f0/28 .event anyedge, v0x1284370_109, v0x1284370_110, v0x1284370_111, v0x1284370_112;
v0x1284370_113 .array/port v0x1284370, 113;
v0x1284370_114 .array/port v0x1284370, 114;
v0x1284370_115 .array/port v0x1284370, 115;
v0x1284370_116 .array/port v0x1284370, 116;
E_0x12661f0/29 .event anyedge, v0x1284370_113, v0x1284370_114, v0x1284370_115, v0x1284370_116;
v0x1284370_117 .array/port v0x1284370, 117;
v0x1284370_118 .array/port v0x1284370, 118;
v0x1284370_119 .array/port v0x1284370, 119;
v0x1284370_120 .array/port v0x1284370, 120;
E_0x12661f0/30 .event anyedge, v0x1284370_117, v0x1284370_118, v0x1284370_119, v0x1284370_120;
v0x1284370_121 .array/port v0x1284370, 121;
v0x1284370_122 .array/port v0x1284370, 122;
v0x1284370_123 .array/port v0x1284370, 123;
v0x1284370_124 .array/port v0x1284370, 124;
E_0x12661f0/31 .event anyedge, v0x1284370_121, v0x1284370_122, v0x1284370_123, v0x1284370_124;
v0x1284370_125 .array/port v0x1284370, 125;
v0x1284370_126 .array/port v0x1284370, 126;
v0x1284370_127 .array/port v0x1284370, 127;
E_0x12661f0/32 .event anyedge, v0x1284370_125, v0x1284370_126, v0x1284370_127;
E_0x12661f0 .event/or E_0x12661f0/0, E_0x12661f0/1, E_0x12661f0/2, E_0x12661f0/3, E_0x12661f0/4, E_0x12661f0/5, E_0x12661f0/6, E_0x12661f0/7, E_0x12661f0/8, E_0x12661f0/9, E_0x12661f0/10, E_0x12661f0/11, E_0x12661f0/12, E_0x12661f0/13, E_0x12661f0/14, E_0x12661f0/15, E_0x12661f0/16, E_0x12661f0/17, E_0x12661f0/18, E_0x12661f0/19, E_0x12661f0/20, E_0x12661f0/21, E_0x12661f0/22, E_0x12661f0/23, E_0x12661f0/24, E_0x12661f0/25, E_0x12661f0/26, E_0x12661f0/27, E_0x12661f0/28, E_0x12661f0/29, E_0x12661f0/30, E_0x12661f0/31, E_0x12661f0/32;
S_0x1283db0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 36, 4 36 0, S_0x1283660;
 .timescale 0 0;
v0x1283fb0_0 .var/2s "i", 31 0;
S_0x1285e80 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 296, 3 296 0, S_0x125e370;
 .timescale -12 -12;
E_0x12664e0 .event anyedge, v0x1286c80_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1286c80_0;
    %nor/r;
    %assign/vec4 v0x1286c80_0, 0;
    %wait E_0x12664e0;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1281410;
T_4 ;
    %wait E_0x121fad0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12828e0_0, 0;
    %wait E_0x121fad0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12828e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1282810_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1282cc0_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0x1282b30_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x1282f60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12830f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1283190_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1282810_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x1282770_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12819c0_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x1281680;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1281ec0;
    %join;
    %wait E_0x121fad0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12828e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1282810_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1282770_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1282810_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1282b30_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1282f60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12830f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1283190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1282cc0_0, 0;
    %wait E_0x12029f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12828e0_0, 0;
    %wait E_0x121fad0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1283190_0, 0;
    %wait E_0x121fad0;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0x1282b30_0, 0;
    %wait E_0x121fad0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1283190_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x121fad0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1282b30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12830f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1283190_0, 0;
    %wait E_0x121fad0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1283190_0, 0;
    %pushi/vec4 8, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x121fad0;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1281ec0;
    %join;
    %wait E_0x121fad0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12828e0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1282770_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1282810_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1282b30_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1282f60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12830f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1283190_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1282cc0_0, 0;
    %wait E_0x12029f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12828e0_0, 0;
    %wait E_0x121fad0;
    %wait E_0x121fad0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1283190_0, 0;
    %wait E_0x121fad0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1283190_0, 0;
    %wait E_0x121fad0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1283190_0, 0;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0x1282b30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12830f0_0, 0;
    %wait E_0x121fad0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1283190_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x121fad0;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1282b30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12830f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1283190_0, 0;
    %wait E_0x121fad0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1283190_0, 0;
    %wait E_0x121fad0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1283190_0, 0;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0x1282b30_0, 0;
    %wait E_0x121fad0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1283190_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x121fad0;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1281ec0;
    %join;
    %pushi/vec4 1000, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x121fd20;
    %vpi_func 3 201 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0x1283190_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12830f0_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x1282f60_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x1282770_0, 0;
    %assign/vec4 v0x1282810_0, 0;
    %vpi_func 3 202 "$urandom" 32 {0 0 0};
    %pad/u 7;
    %assign/vec4 v0x1282b30_0, 0;
    %vpi_func 3 203 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0x1282cc0_0, 0;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x120f5f0;
T_5 ;
    %wait E_0x1220880;
    %load/vec4 v0x1280690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_1, S_0x12159b0;
    %jmp t_0;
    .scope S_0x12159b0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x124d440_0, 0, 32;
T_5.2 ; Top of for-loop 
    %load/vec4 v0x124d440_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0x124d440_0;
    %store/vec4a v0x1280810, 4, 0;
T_5.4 ; for-loop step statement
    %load/vec4 v0x124d440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x124d440_0, 0, 32;
    %jmp T_5.2;
T_5.3 ; for-loop exit label
    %end;
    .scope S_0x120f5f0;
t_0 %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x12809b0_0, 0, 7;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1280d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %load/vec4 v0x12809b0_0;
    %load/vec4 v0x1280c50_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x12809b0_0, 0;
T_5.5 ;
    %load/vec4 v0x12811f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %load/vec4 v0x1280eb0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1280810, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.11, 5;
    %load/vec4 v0x1281130_0;
    %and;
T_5.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %load/vec4 v0x1280eb0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1280810, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x1280eb0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1280810, 0, 4;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x1280eb0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1280810, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_5.14, 5;
    %load/vec4 v0x1281130_0;
    %nor/r;
    %and;
T_5.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0x1280eb0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1280810, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x1280eb0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1280810, 0, 4;
T_5.12 ;
T_5.10 ;
    %load/vec4 v0x1280f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %load/vec4 v0x1280dd0_0;
    %load/vec4 v0x1281130_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x12809b0_0, 0;
T_5.15 ;
T_5.7 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1283660;
T_6 ;
    %wait E_0x12661f0;
    %load/vec4 v0x1285730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x1285560_0;
    %load/vec4 v0x12842d0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1284370, 4;
    %parti/s 1, 1, 2;
    %store/vec4 v0x1285670_0, 0, 1;
    %load/vec4 v0x12842d0_0;
    %store/vec4 v0x1285430_0, 0, 7;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1285670_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x1285430_0, 0, 7;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x1283660;
T_7 ;
    %wait E_0x1220880;
    %load/vec4 v0x12840b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x12842d0_0, 0;
    %fork t_3, S_0x1283db0;
    %jmp t_2;
    .scope S_0x1283db0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1283fb0_0, 0, 32;
T_7.2 ; Top of for-loop 
    %load/vec4 v0x1283fb0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 3, v0x1283fb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1284370, 0, 4;
T_7.4 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1283fb0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1283fb0_0, 0, 32;
    %jmp T_7.2;
T_7.3 ; for-loop exit label
    %end;
    .scope S_0x1283660;
t_2 %join;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x1285bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.5, 8;
    %load/vec4 v0x1285ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.7, 8;
    %load/vec4 v0x12859d0_0;
    %load/vec4 v0x1285820_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1284370, 4;
    %parti/s 1, 1, 2;
    %pad/u 2;
    %cmpi/e 3, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_7.9, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_7.10, 8;
T_7.9 ; End of true expr.
    %load/vec4 v0x12859d0_0;
    %load/vec4 v0x1285820_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1284370, 4;
    %parti/s 1, 1, 2;
    %pad/u 2;
    %addi 1, 0, 2;
    %jmp/0 T_7.10, 8;
 ; End of false expr.
    %blend;
T_7.10;
    %pad/u 1;
    %load/vec4 v0x12859d0_0;
    %load/vec4 v0x1285820_0;
    %xor;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 1, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x1284370, 4, 5;
    %jmp T_7.8;
T_7.7 ;
    %load/vec4 v0x12859d0_0;
    %load/vec4 v0x1285820_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1284370, 4;
    %parti/s 1, 1, 2;
    %pad/u 2;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_7.11, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_7.12, 8;
T_7.11 ; End of true expr.
    %load/vec4 v0x12859d0_0;
    %load/vec4 v0x1285820_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1284370, 4;
    %parti/s 1, 1, 2;
    %pad/u 2;
    %subi 1, 0, 2;
    %jmp/0 T_7.12, 8;
 ; End of false expr.
    %blend;
T_7.12;
    %pad/u 1;
    %load/vec4 v0x12859d0_0;
    %load/vec4 v0x1285820_0;
    %xor;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 1, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x1284370, 4, 5;
T_7.8 ;
    %load/vec4 v0x12858e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.13, 8;
    %load/vec4 v0x1285820_0;
    %assign/vec4 v0x12842d0_0, 0;
    %jmp T_7.14;
T_7.13 ;
    %load/vec4 v0x12842d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x1285ae0_0;
    %pad/u 7;
    %or;
    %assign/vec4 v0x12842d0_0, 0;
T_7.14 ;
T_7.5 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x125e370;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12866d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1286c80_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0x125e370;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0x12866d0_0;
    %inv;
    %store/vec4 v0x12866d0_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x125e370;
T_10 ;
    %vpi_call/w 3 249 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 250 "$dumpvars", 32'sb00000000000000000000000000000001, v0x12825d0_0, v0x1286ef0_0, v0x12866d0_0, v0x1286630_0, v0x1286b40_0, v0x1286960_0, v0x1287250_0, v0x12871b0_0, v0x1287050_0, v0x1286f90_0, v0x12870f0_0, v0x1286aa0_0, v0x1286a00_0, v0x12868c0_0, v0x1286770_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x125e370;
T_11 ;
    %load/vec4 v0x1286be0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x1286be0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1286be0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 305 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_taken", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 306 "$display", "Hint: Output '%s' has no mismatches.", "predict_taken" {0 0 0};
T_11.1 ;
    %load/vec4 v0x1286be0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0x1286be0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1286be0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 307 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 3 308 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_11.3 ;
    %load/vec4 v0x1286be0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1286be0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 310 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 311 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1286be0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1286be0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 312 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0x125e370;
T_12 ;
    %wait E_0x121fd20;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1286be0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1286be0_0, 4, 32;
    %load/vec4 v0x1286d40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x1286be0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 323 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1286be0_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1286be0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1286be0_0, 4, 32;
T_12.0 ;
    %load/vec4 v0x1286aa0_0;
    %load/vec4 v0x1286aa0_0;
    %load/vec4 v0x1286a00_0;
    %xor;
    %load/vec4 v0x1286aa0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0x1286be0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 327 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1286be0_0, 4, 32;
T_12.6 ;
    %load/vec4 v0x1286be0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1286be0_0, 4, 32;
T_12.4 ;
    %load/vec4 v0x12868c0_0;
    %load/vec4 v0x12868c0_0;
    %load/vec4 v0x1286770_0;
    %xor;
    %load/vec4 v0x12868c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.8, 6;
    %load/vec4 v0x1286be0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %vpi_func 3 330 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1286be0_0, 4, 32;
T_12.10 ;
    %load/vec4 v0x1286be0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1286be0_0, 4, 32;
T_12.8 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gshare/gshare_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth1/human/gshare/iter0/response3/top_module.sv";
