/* SPDX-License-Identifier: BSD-2-Clause */
/*
 * Copyright (c) 2021 MediaTek Inc.
 */

#ifndef __CONN_BUS_CR_ON_REGS_H__
#define __CONN_BUS_CR_ON_REGS_H__
#include "hal_common.h"
#ifdef __cplusplus
extern "C" {
#endif
#define CONN_BUS_CR_ON_BASE \
	(0x1800E000 + CONN_INFRA_REMAPPING_OFFSET)
#define CONN_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_ADDR \
	(CONN_BUS_CR_ON_BASE + 0x000)
#define CONN_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_1_ADDR \
	(CONN_BUS_CR_ON_BASE + 0x004)
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_ON_DCM_CTL_ADDR \
	(CONN_BUS_CR_ON_BASE + 0x008)
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_0_ADDR \
	(CONN_BUS_CR_ON_BASE + 0x00C)
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_1_ADDR \
	(CONN_BUS_CR_ON_BASE + 0x010)
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_2_ADDR \
	(CONN_BUS_CR_ON_BASE + 0x014)
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_3_ADDR \
	(CONN_BUS_CR_ON_BASE + 0x018)
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_4_ADDR \
	(CONN_BUS_CR_ON_BASE + 0x01C)
#define CONN_BUS_CR_ON_CONN_VON_IDLE_MASK_ADDR \
	(CONN_BUS_CR_ON_BASE + 0x100)
#define CONN_BUS_CR_ON_CONN_VON_BUS_IDLE_DEBOUNCE_ADDR \
	(CONN_BUS_CR_ON_BASE + 0x104)
#define CONN_BUS_CR_ON_CONN_VON_BUS_TIMEOUT_EN_ADDR \
	(CONN_BUS_CR_ON_BASE + 0x108)
#define CONN_BUS_CR_ON_CONN_VON_BUS_TIMEOUT_THRE_ADDR \
	(CONN_BUS_CR_ON_BASE + 0x10C)
#define CONN_BUS_CR_ON_CONN_VON_BUS_TIMEOUT_CLR_ADDR \
	(CONN_BUS_CR_ON_BASE + 0x110)
#define CONN_BUS_CR_ON_CONN_VON_BUS_TIMEOUT_IRQ_ADDR \
	(CONN_BUS_CR_ON_BASE + 0x114)
#define CONN_BUS_CR_ON_CONN_INFRA_ON_BUS_EN_ADDR \
	(CONN_BUS_CR_ON_BASE + 0x118)
#define CONN_BUS_CR_ON_CONN_INFRA_ON_BUS_THRE_ADDR \
	(CONN_BUS_CR_ON_BASE + 0x11C)
#define CONN_BUS_CR_ON_CONN_INFRA_ON_BUS_CLR_ADDR \
	(CONN_BUS_CR_ON_BASE + 0x120)
#define CONN_BUS_CR_ON_CONN_INFRA_ON_BUS_IRQ_ADDR \
	(CONN_BUS_CR_ON_BASE + 0x124)
#define CONN_BUS_CR_ON_CONN_INFRA_ON_P_D_N7_TIMEOUT_INFO_0_ADDR \
	(CONN_BUS_CR_ON_BASE + 0x128)
#define CONN_BUS_CR_ON_CONN_INFRA_ON_P_D_N7_TIMEOUT_INFO_1_ADDR \
	(CONN_BUS_CR_ON_BASE + 0x12C)
#define CONN_BUS_CR_ON_CONN_INFRA_ON_P_D_N7_TIMEOUT_ADDR_ADDR \
	(CONN_BUS_CR_ON_BASE + 0x130)
#define CONN_BUS_CR_ON_CONN_INFRA_ON_P_D_N7_TIMEOUT_WDATA_ADDR \
	(CONN_BUS_CR_ON_BASE + 0x134)
#define CONN_BUS_CR_ON_CONN_INFRA_ON_P_D_N9_TIMEOUT_INFO_ADDR \
	(CONN_BUS_CR_ON_BASE + 0x138)
#define CONN_BUS_CR_ON_CONN_INFRA_ON_P_D_N9_TIMEOUT_ADDR_ADDR \
	(CONN_BUS_CR_ON_BASE + 0x13C)
#define CONN_BUS_CR_ON_CONN_INFRA_ON_P_D_N9_TIMEOUT_WDATA_ADDR \
	(CONN_BUS_CR_ON_BASE + 0x140)
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_APB_SLV_ACCESS_DETECT_EN_ADDR \
	(CONN_BUS_CR_ON_BASE + 0x200)
#define CONN_BUS_CR_ON_CONN_INFRA_CKSYS_CK_CTRL_ADDR \
	(CONN_BUS_CR_ON_BASE + 0x320)
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_DOMAIN_ID_ADDR \
	(CONN_BUS_CR_ON_BASE + 0x400)
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF__1__0_ADDR \
	(CONN_BUS_CR_ON_BASE + 0x410)
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF__3__2_ADDR \
	(CONN_BUS_CR_ON_BASE + 0x414)
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF__5__4_ADDR \
	(CONN_BUS_CR_ON_BASE + 0x418)
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF__7__6_ADDR \
	(CONN_BUS_CR_ON_BASE + 0x41C)
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF__9__8_ADDR \
	(CONN_BUS_CR_ON_BASE + 0x420)
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF_11_10_ADDR \
	(CONN_BUS_CR_ON_BASE + 0x424)
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF_13_12_ADDR \
	(CONN_BUS_CR_ON_BASE + 0x428)
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF_15_14_ADDR \
	(CONN_BUS_CR_ON_BASE + 0x42C)
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT__1__0_ADDR \
	(CONN_BUS_CR_ON_BASE + 0x430)
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT__3__2_ADDR \
	(CONN_BUS_CR_ON_BASE + 0x434)
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT__5__4_ADDR \
	(CONN_BUS_CR_ON_BASE + 0x438)
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT__7__6_ADDR \
	(CONN_BUS_CR_ON_BASE + 0x43C)
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT__9__8_ADDR \
	(CONN_BUS_CR_ON_BASE + 0x440)
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT_11_10_ADDR \
	(CONN_BUS_CR_ON_BASE + 0x444)
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT_13_12_ADDR \
	(CONN_BUS_CR_ON_BASE + 0x448)
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT_15_14_ADDR \
	(CONN_BUS_CR_ON_BASE + 0x44C)
#define CONN_BUS_CR_ON_CONN_INFRA_SECURITY_CTRL_ADDR \
	(CONN_BUS_CR_ON_BASE + 0x500)
#define CONN_BUS_CR_ON_ADDR_AP2CONN_AHB_GALS_CFG_ADDR \
	(CONN_BUS_CR_ON_BASE + 0xA00)
#define CONN_BUS_CR_ON_ADDR_AP2CONN_AHB_GALS_DBG_ADDR \
	(CONN_BUS_CR_ON_BASE + 0xA04)
#define CONN_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_cr_host_ck_ctrl_sfsel_ADDR \
	CONN_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_ADDR
#define CONN_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_cr_host_ck_ctrl_sfsel_MASK \
	0x0003E000
#define CONN_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_cr_host_ck_ctrl_sfsel_SHFT \
	13
#define CONN_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_cr_host_ck_ctrl_fsel_ADDR \
	CONN_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_ADDR
#define CONN_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_cr_host_ck_ctrl_fsel_MASK \
	0x00001F00
#define CONN_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_cr_host_ck_ctrl_fsel_SHFT \
	8
#define CONN_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_cr_host_ck_ctrl_force_on_ADDR \
	CONN_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_ADDR
#define CONN_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_cr_host_ck_ctrl_force_on_MASK \
	0x00000080
#define CONN_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_cr_host_ck_ctrl_force_on_SHFT \
	7
#define CONN_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_cr_host_ck_ctrl_force_clkslow_ADDR \
	CONN_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_ADDR
#define CONN_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_cr_host_ck_ctrl_force_clkslow_MASK \
	0x00000040
#define CONN_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_cr_host_ck_ctrl_force_clkslow_SHFT \
	6
#define CONN_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_cr_host_ck_ctrl_force_clkoff_ADDR \
	CONN_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_ADDR
#define CONN_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_cr_host_ck_ctrl_force_clkoff_MASK \
	0x00000020
#define CONN_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_cr_host_ck_ctrl_force_clkoff_SHFT \
	5
#define CONN_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_cr_host_ck_ctrl_clkslow_en_ADDR \
	CONN_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_ADDR
#define CONN_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_cr_host_ck_ctrl_clkslow_en_MASK \
	0x00000010
#define CONN_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_cr_host_ck_ctrl_clkslow_en_SHFT \
	4
#define CONN_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_cr_host_ck_ctrl_clkoff_en_ADDR \
	CONN_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_ADDR
#define CONN_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_cr_host_ck_ctrl_clkoff_en_MASK \
	0x00000008
#define CONN_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_cr_host_ck_ctrl_clkoff_en_SHFT \
	3
#define CONN_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_cr_host_clock_group_ctrl_pllck_sel_2_clk_rdy_on_dcm_ADDR \
	CONN_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_ADDR
#define CONN_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_cr_host_clock_group_ctrl_pllck_sel_2_clk_rdy_on_dcm_MASK \
	0x00000004
#define CONN_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_cr_host_clock_group_ctrl_pllck_sel_2_clk_rdy_on_dcm_SHFT \
	2
#define CONN_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_cr_host_clock_group_ctrl_pllck_sel_no_spm_ADDR \
	CONN_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_ADDR
#define CONN_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_cr_host_clock_group_ctrl_pllck_sel_no_spm_MASK \
	0x00000002
#define CONN_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_cr_host_clock_group_ctrl_pllck_sel_no_spm_SHFT \
	1
#define CONN_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_cr_host_clock_group_ctrl_sc_axi_dcm_dis_en_ADDR \
	CONN_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_ADDR
#define CONN_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_cr_host_clock_group_ctrl_sc_axi_dcm_dis_en_MASK \
	0x00000001
#define CONN_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_cr_host_clock_group_ctrl_sc_axi_dcm_dis_en_SHFT \
	0
#define CONN_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_1_cr_force_on_host_ck_dcm_ADDR \
	CONN_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_1_ADDR
#define CONN_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_1_cr_force_on_host_ck_dcm_MASK \
	0x00010000
#define CONN_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_1_cr_force_on_host_ck_dcm_SHFT \
	16
#define CONN_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_1_cr_host_ck_sc_axi_dcm_dis_ADDR \
	CONN_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_1_ADDR
#define CONN_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_1_cr_host_ck_sc_axi_dcm_dis_MASK \
	0x00008000
#define CONN_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_1_cr_host_ck_sc_axi_dcm_dis_SHFT \
	15
#define CONN_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_1_ro_host_ck_rdy_on_dcm_ADDR \
	CONN_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_1_ADDR
#define CONN_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_1_ro_host_ck_rdy_on_dcm_MASK \
	0x00004000
#define CONN_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_1_ro_host_ck_rdy_on_dcm_SHFT \
	14
#define CONN_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_1_ro_host_ck_dcm_idle_ADDR \
	CONN_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_1_ADDR
#define CONN_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_1_ro_host_ck_dcm_idle_MASK \
	0x00002000
#define CONN_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_1_ro_host_ck_dcm_idle_SHFT \
	13
#define CONN_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_1_cr_host_ck_dbc_ctrl_dbc_en_ADDR \
	CONN_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_1_ADDR
#define CONN_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_1_cr_host_ck_dbc_ctrl_dbc_en_MASK \
	0x00001000
#define CONN_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_1_cr_host_ck_dbc_ctrl_dbc_en_SHFT \
	12
#define CONN_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_1_cr_host_ck_dbc_ctrl_dbc_num_ADDR \
	CONN_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_1_ADDR
#define CONN_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_1_cr_host_ck_dbc_ctrl_dbc_num_MASK \
	0x00000FFF
#define CONN_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_1_cr_host_ck_dbc_ctrl_dbc_num_SHFT \
	0
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_ON_DCM_CTL_cr_conn_infra_vdnr_on_host_osc_ck_dcm_dis_ADDR \
	CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_ON_DCM_CTL_ADDR
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_ON_DCM_CTL_cr_conn_infra_vdnr_on_host_osc_ck_dcm_dis_MASK \
	0x00000002
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_ON_DCM_CTL_cr_conn_infra_vdnr_on_host_osc_ck_dcm_dis_SHFT \
	1
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_ON_DCM_CTL_cr_conn_infra_vdnr_on_osc_ck_dcm_dis_ADDR \
	CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_ON_DCM_CTL_ADDR
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_ON_DCM_CTL_cr_conn_infra_vdnr_on_osc_ck_dcm_dis_MASK \
	0x00000001
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_ON_DCM_CTL_cr_conn_infra_vdnr_on_osc_ck_dcm_dis_SHFT \
	0
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_0_cr_conn_infra_hclk_ctrl_sfsel_ADDR \
	CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_0_ADDR
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_0_cr_conn_infra_hclk_ctrl_sfsel_MASK \
	0x0003E000
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_0_cr_conn_infra_hclk_ctrl_sfsel_SHFT \
	13
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_0_cr_conn_infra_hclk_ctrl_fsel_ADDR \
	CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_0_ADDR
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_0_cr_conn_infra_hclk_ctrl_fsel_MASK \
	0x00001F00
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_0_cr_conn_infra_hclk_ctrl_fsel_SHFT \
	8
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_0_cr_conn_infra_hclk_ctrl_force_on_ADDR \
	CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_0_ADDR
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_0_cr_conn_infra_hclk_ctrl_force_on_MASK \
	0x00000080
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_0_cr_conn_infra_hclk_ctrl_force_on_SHFT \
	7
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_0_cr_conn_infra_hclk_ctrl_force_clkslow_ADDR \
	CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_0_ADDR
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_0_cr_conn_infra_hclk_ctrl_force_clkslow_MASK \
	0x00000040
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_0_cr_conn_infra_hclk_ctrl_force_clkslow_SHFT \
	6
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_0_cr_conn_infra_hclk_ctrl_force_clkoff_ADDR \
	CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_0_ADDR
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_0_cr_conn_infra_hclk_ctrl_force_clkoff_MASK \
	0x00000020
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_0_cr_conn_infra_hclk_ctrl_force_clkoff_SHFT \
	5
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_0_cr_conn_infra_hclk_ctrl_clkslow_en_ADDR \
	CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_0_ADDR
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_0_cr_conn_infra_hclk_ctrl_clkslow_en_MASK \
	0x00000010
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_0_cr_conn_infra_hclk_ctrl_clkslow_en_SHFT \
	4
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_0_cr_conn_infra_hclk_ctrl_clkoff_en_ADDR \
	CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_0_ADDR
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_0_cr_conn_infra_hclk_ctrl_clkoff_en_MASK \
	0x00000008
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_0_cr_conn_infra_hclk_ctrl_clkoff_en_SHFT \
	3
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_0_cr_conn_infra_hclk_clock_group_ctrl_pllck_sel_2_clk_rdy_on_dcm_ADDR \
	CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_0_ADDR
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_0_cr_conn_infra_hclk_clock_group_ctrl_pllck_sel_2_clk_rdy_on_dcm_MASK \
	0x00000004
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_0_cr_conn_infra_hclk_clock_group_ctrl_pllck_sel_2_clk_rdy_on_dcm_SHFT \
	2
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_0_cr_conn_infra_hclk_clock_group_ctrl_pllck_sel_no_spm_ADDR \
	CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_0_ADDR
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_0_cr_conn_infra_hclk_clock_group_ctrl_pllck_sel_no_spm_MASK \
	0x00000002
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_0_cr_conn_infra_hclk_clock_group_ctrl_pllck_sel_no_spm_SHFT \
	1
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_0_cr_conn_infra_hclk_clock_group_ctrl_sc_axi_dcm_dis_en_ADDR \
	CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_0_ADDR
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_0_cr_conn_infra_hclk_clock_group_ctrl_sc_axi_dcm_dis_en_MASK \
	0x00000001
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_0_cr_conn_infra_hclk_clock_group_ctrl_sc_axi_dcm_dis_en_SHFT \
	0
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_1_cr_force_on_conn_infra_hclk_dcm_ADDR \
	CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_1_ADDR
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_1_cr_force_on_conn_infra_hclk_dcm_MASK \
	0x00010000
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_1_cr_force_on_conn_infra_hclk_dcm_SHFT \
	16
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_1_cr_conn_infra_hclk_sc_axi_dcm_dis_ADDR \
	CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_1_ADDR
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_1_cr_conn_infra_hclk_sc_axi_dcm_dis_MASK \
	0x00008000
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_1_cr_conn_infra_hclk_sc_axi_dcm_dis_SHFT \
	15
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_1_ro_conn_infra_hclk_dcm_rdy_on_ADDR \
	CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_1_ADDR
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_1_ro_conn_infra_hclk_dcm_rdy_on_MASK \
	0x00004000
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_1_ro_conn_infra_hclk_dcm_rdy_on_SHFT \
	14
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_1_ro_conn_infra_hclk_dcm_idle_ADDR \
	CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_1_ADDR
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_1_ro_conn_infra_hclk_dcm_idle_MASK \
	0x00002000
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_1_ro_conn_infra_hclk_dcm_idle_SHFT \
	13
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_1_cr_conn_infra_hclk_dbc_ctrl_dbc_en_ADDR \
	CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_1_ADDR
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_1_cr_conn_infra_hclk_dbc_ctrl_dbc_en_MASK \
	0x00001000
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_1_cr_conn_infra_hclk_dbc_ctrl_dbc_en_SHFT \
	12
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_1_cr_conn_infra_hclk_dbc_ctrl_dbc_num_ADDR \
	CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_1_ADDR
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_1_cr_conn_infra_hclk_dbc_ctrl_dbc_num_MASK \
	0x00000FFF
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_1_cr_conn_infra_hclk_dbc_ctrl_dbc_num_SHFT \
	0
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_2_cr_forced_release_osc_clk_dcm_ADDR \
	CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_2_ADDR
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_2_cr_forced_release_osc_clk_dcm_MASK \
	0x00000001
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_2_cr_forced_release_osc_clk_dcm_SHFT \
	0
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_3_cr_conn_infra_aclk_ctrl_sfsel_ADDR \
	CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_3_ADDR
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_3_cr_conn_infra_aclk_ctrl_sfsel_MASK \
	0x0003E000
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_3_cr_conn_infra_aclk_ctrl_sfsel_SHFT \
	13
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_3_cr_conn_infra_aclk_ctrl_fsel_ADDR \
	CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_3_ADDR
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_3_cr_conn_infra_aclk_ctrl_fsel_MASK \
	0x00001F00
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_3_cr_conn_infra_aclk_ctrl_fsel_SHFT \
	8
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_3_cr_conn_infra_aclk_ctrl_force_on_ADDR \
	CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_3_ADDR
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_3_cr_conn_infra_aclk_ctrl_force_on_MASK \
	0x00000080
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_3_cr_conn_infra_aclk_ctrl_force_on_SHFT \
	7
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_3_cr_conn_infra_aclk_ctrl_force_clkslow_ADDR \
	CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_3_ADDR
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_3_cr_conn_infra_aclk_ctrl_force_clkslow_MASK \
	0x00000040
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_3_cr_conn_infra_aclk_ctrl_force_clkslow_SHFT \
	6
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_3_cr_conn_infra_aclk_ctrl_force_clkoff_ADDR \
	CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_3_ADDR
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_3_cr_conn_infra_aclk_ctrl_force_clkoff_MASK \
	0x00000020
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_3_cr_conn_infra_aclk_ctrl_force_clkoff_SHFT \
	5
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_3_cr_conn_infra_aclk_ctrl_clkslow_en_ADDR \
	CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_3_ADDR
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_3_cr_conn_infra_aclk_ctrl_clkslow_en_MASK \
	0x00000010
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_3_cr_conn_infra_aclk_ctrl_clkslow_en_SHFT \
	4
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_3_cr_conn_infra_aclk_ctrl_clkoff_en_ADDR \
	CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_3_ADDR
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_3_cr_conn_infra_aclk_ctrl_clkoff_en_MASK \
	0x00000008
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_3_cr_conn_infra_aclk_ctrl_clkoff_en_SHFT \
	3
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_3_cr_conn_infra_aclk_clock_group_ctrl_pllck_sel_2_clk_rdy_on_dcm_ADDR \
	CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_3_ADDR
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_3_cr_conn_infra_aclk_clock_group_ctrl_pllck_sel_2_clk_rdy_on_dcm_MASK \
	0x00000004
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_3_cr_conn_infra_aclk_clock_group_ctrl_pllck_sel_2_clk_rdy_on_dcm_SHFT \
	2
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_3_cr_conn_infra_aclk_clock_group_ctrl_pllck_sel_no_spm_ADDR \
	CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_3_ADDR
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_3_cr_conn_infra_aclk_clock_group_ctrl_pllck_sel_no_spm_MASK \
	0x00000002
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_3_cr_conn_infra_aclk_clock_group_ctrl_pllck_sel_no_spm_SHFT \
	1
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_3_cr_conn_infra_aclk_clock_group_ctrl_sc_axi_dcm_dis_en_ADDR \
	CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_3_ADDR
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_3_cr_conn_infra_aclk_clock_group_ctrl_sc_axi_dcm_dis_en_MASK \
	0x00000001
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_3_cr_conn_infra_aclk_clock_group_ctrl_sc_axi_dcm_dis_en_SHFT \
	0
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_4_cr_force_on_conn_infra_aclk_dcm_ADDR \
	CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_4_ADDR
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_4_cr_force_on_conn_infra_aclk_dcm_MASK \
	0x00010000
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_4_cr_force_on_conn_infra_aclk_dcm_SHFT \
	16
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_4_cr_conn_infra_aclk_sc_axi_dcm_dis_ADDR \
	CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_4_ADDR
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_4_cr_conn_infra_aclk_sc_axi_dcm_dis_MASK \
	0x00008000
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_4_cr_conn_infra_aclk_sc_axi_dcm_dis_SHFT \
	15
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_4_ro_conn_infra_aclk_dcm_rdy_on_ADDR \
	CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_4_ADDR
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_4_ro_conn_infra_aclk_dcm_rdy_on_MASK \
	0x00004000
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_4_ro_conn_infra_aclk_dcm_rdy_on_SHFT \
	14
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_4_ro_conn_infra_aclk_dcm_idle_ADDR \
	CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_4_ADDR
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_4_ro_conn_infra_aclk_dcm_idle_MASK \
	0x00002000
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_4_ro_conn_infra_aclk_dcm_idle_SHFT \
	13
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_4_cr_conn_infra_aclk_dbc_ctrl_dbc_en_ADDR \
	CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_4_ADDR
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_4_cr_conn_infra_aclk_dbc_ctrl_dbc_en_MASK \
	0x00001000
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_4_cr_conn_infra_aclk_dbc_ctrl_dbc_en_SHFT \
	12
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_4_cr_conn_infra_aclk_dbc_ctrl_dbc_num_ADDR \
	CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_4_ADDR
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_4_cr_conn_infra_aclk_dbc_ctrl_dbc_num_MASK \
	0x00000FFF
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_4_cr_conn_infra_aclk_dbc_ctrl_dbc_num_SHFT \
	0
#define CONN_BUS_CR_ON_CONN_VON_IDLE_MASK_cr_von_bus_idle_mask_ADDR \
	CONN_BUS_CR_ON_CONN_VON_IDLE_MASK_ADDR
#define CONN_BUS_CR_ON_CONN_VON_IDLE_MASK_cr_von_bus_idle_mask_MASK \
	0xFFFFFFFF
#define CONN_BUS_CR_ON_CONN_VON_IDLE_MASK_cr_von_bus_idle_mask_SHFT \
	0
#define CONN_BUS_CR_ON_CONN_VON_BUS_IDLE_DEBOUNCE_cr_von_bus_idle_debounce_ADDR \
	CONN_BUS_CR_ON_CONN_VON_BUS_IDLE_DEBOUNCE_ADDR
#define CONN_BUS_CR_ON_CONN_VON_BUS_IDLE_DEBOUNCE_cr_von_bus_idle_debounce_MASK \
	0x0000001F
#define CONN_BUS_CR_ON_CONN_VON_BUS_IDLE_DEBOUNCE_cr_von_bus_idle_debounce_SHFT \
	0
#define CONN_BUS_CR_ON_CONN_VON_BUS_TIMEOUT_EN_CR_CONN_VON_VDNR_GLUE_BUS_P_D_N54_57_TIMEOUT_EN_ADDR \
	CONN_BUS_CR_ON_CONN_VON_BUS_TIMEOUT_EN_ADDR
#define CONN_BUS_CR_ON_CONN_VON_BUS_TIMEOUT_EN_CR_CONN_VON_VDNR_GLUE_BUS_P_D_N54_57_TIMEOUT_EN_MASK \
	0x00000002
#define CONN_BUS_CR_ON_CONN_VON_BUS_TIMEOUT_EN_CR_CONN_VON_VDNR_GLUE_BUS_P_D_N54_57_TIMEOUT_EN_SHFT \
	1
#define CONN_BUS_CR_ON_CONN_VON_BUS_TIMEOUT_EN_CR_CONN_VON_VDNR_GLUE_BUS_S2P_N6_TIMEOUT_EN_ADDR \
	CONN_BUS_CR_ON_CONN_VON_BUS_TIMEOUT_EN_ADDR
#define CONN_BUS_CR_ON_CONN_VON_BUS_TIMEOUT_EN_CR_CONN_VON_VDNR_GLUE_BUS_S2P_N6_TIMEOUT_EN_MASK \
	0x00000001
#define CONN_BUS_CR_ON_CONN_VON_BUS_TIMEOUT_EN_CR_CONN_VON_VDNR_GLUE_BUS_S2P_N6_TIMEOUT_EN_SHFT \
	0
#define CONN_BUS_CR_ON_CONN_VON_BUS_TIMEOUT_THRE_CR_CONN_VON_VDNR_GLUE_BUS_P_D_N54_57_TIMEOUT_LIMIT_ADDR \
	CONN_BUS_CR_ON_CONN_VON_BUS_TIMEOUT_THRE_ADDR
#define CONN_BUS_CR_ON_CONN_VON_BUS_TIMEOUT_THRE_CR_CONN_VON_VDNR_GLUE_BUS_P_D_N54_57_TIMEOUT_LIMIT_MASK \
	0x0000FF00
#define CONN_BUS_CR_ON_CONN_VON_BUS_TIMEOUT_THRE_CR_CONN_VON_VDNR_GLUE_BUS_P_D_N54_57_TIMEOUT_LIMIT_SHFT \
	8
#define CONN_BUS_CR_ON_CONN_VON_BUS_TIMEOUT_THRE_CR_CONN_VON_VDNR_GLUE_BUS_S2P_N6_TIMEOUT_LIMIT_ADDR \
	CONN_BUS_CR_ON_CONN_VON_BUS_TIMEOUT_THRE_ADDR
#define CONN_BUS_CR_ON_CONN_VON_BUS_TIMEOUT_THRE_CR_CONN_VON_VDNR_GLUE_BUS_S2P_N6_TIMEOUT_LIMIT_MASK \
	0x000000FF
#define CONN_BUS_CR_ON_CONN_VON_BUS_TIMEOUT_THRE_CR_CONN_VON_VDNR_GLUE_BUS_S2P_N6_TIMEOUT_LIMIT_SHFT \
	0
#define CONN_BUS_CR_ON_CONN_VON_BUS_TIMEOUT_CLR_CR_CONN_VON_VDNR_GLUE_BUS_P_D_N54_57_TIMEOUT_CLEAR_ADDR \
	CONN_BUS_CR_ON_CONN_VON_BUS_TIMEOUT_CLR_ADDR
#define CONN_BUS_CR_ON_CONN_VON_BUS_TIMEOUT_CLR_CR_CONN_VON_VDNR_GLUE_BUS_P_D_N54_57_TIMEOUT_CLEAR_MASK \
	0x00000002
#define CONN_BUS_CR_ON_CONN_VON_BUS_TIMEOUT_CLR_CR_CONN_VON_VDNR_GLUE_BUS_P_D_N54_57_TIMEOUT_CLEAR_SHFT \
	1
#define CONN_BUS_CR_ON_CONN_VON_BUS_TIMEOUT_CLR_CR_CONN_VON_VDNR_GLUE_BUS_S2P_N6_TIMEOUT_CLEAR_ADDR \
	CONN_BUS_CR_ON_CONN_VON_BUS_TIMEOUT_CLR_ADDR
#define CONN_BUS_CR_ON_CONN_VON_BUS_TIMEOUT_CLR_CR_CONN_VON_VDNR_GLUE_BUS_S2P_N6_TIMEOUT_CLEAR_MASK \
	0x00000001
#define CONN_BUS_CR_ON_CONN_VON_BUS_TIMEOUT_CLR_CR_CONN_VON_VDNR_GLUE_BUS_S2P_N6_TIMEOUT_CLEAR_SHFT \
	0
#define CONN_BUS_CR_ON_CONN_VON_BUS_TIMEOUT_IRQ_CONN_VON_VDNR_GLUE_BUS_P_D_N54_57_TIMEOUT_IRQ_ADDR \
	CONN_BUS_CR_ON_CONN_VON_BUS_TIMEOUT_IRQ_ADDR
#define CONN_BUS_CR_ON_CONN_VON_BUS_TIMEOUT_IRQ_CONN_VON_VDNR_GLUE_BUS_P_D_N54_57_TIMEOUT_IRQ_MASK \
	0x00000002
#define CONN_BUS_CR_ON_CONN_VON_BUS_TIMEOUT_IRQ_CONN_VON_VDNR_GLUE_BUS_P_D_N54_57_TIMEOUT_IRQ_SHFT \
	1
#define CONN_BUS_CR_ON_CONN_VON_BUS_TIMEOUT_IRQ_CONN_VON_VDNR_GLUE_BUS_S2P_N6_TIMEOUT_IRQ_ADDR \
	CONN_BUS_CR_ON_CONN_VON_BUS_TIMEOUT_IRQ_ADDR
#define CONN_BUS_CR_ON_CONN_VON_BUS_TIMEOUT_IRQ_CONN_VON_VDNR_GLUE_BUS_S2P_N6_TIMEOUT_IRQ_MASK \
	0x00000001
#define CONN_BUS_CR_ON_CONN_VON_BUS_TIMEOUT_IRQ_CONN_VON_VDNR_GLUE_BUS_S2P_N6_TIMEOUT_IRQ_SHFT \
	0
#define CONN_BUS_CR_ON_CONN_INFRA_ON_BUS_EN_CR_CONN_INFRA_VDNR_GLUE_ON_P_D_N7_TIMEOUT_EN_ADDR \
	CONN_BUS_CR_ON_CONN_INFRA_ON_BUS_EN_ADDR
#define CONN_BUS_CR_ON_CONN_INFRA_ON_BUS_EN_CR_CONN_INFRA_VDNR_GLUE_ON_P_D_N7_TIMEOUT_EN_MASK \
	0x00000002
#define CONN_BUS_CR_ON_CONN_INFRA_ON_BUS_EN_CR_CONN_INFRA_VDNR_GLUE_ON_P_D_N7_TIMEOUT_EN_SHFT \
	1
#define CONN_BUS_CR_ON_CONN_INFRA_ON_BUS_EN_CR_CONN_INFRA_VDNR_GLUE_ON_P_D_N9_TIMEOUT_EN_ADDR \
	CONN_BUS_CR_ON_CONN_INFRA_ON_BUS_EN_ADDR
#define CONN_BUS_CR_ON_CONN_INFRA_ON_BUS_EN_CR_CONN_INFRA_VDNR_GLUE_ON_P_D_N9_TIMEOUT_EN_MASK \
	0x00000001
#define CONN_BUS_CR_ON_CONN_INFRA_ON_BUS_EN_CR_CONN_INFRA_VDNR_GLUE_ON_P_D_N9_TIMEOUT_EN_SHFT \
	0
#define CONN_BUS_CR_ON_CONN_INFRA_ON_BUS_THRE_CR_CONN_INFRA_VDNR_GLUE_ON_P_D_N7_TIMEOUT_LIMIT_ADDR \
	CONN_BUS_CR_ON_CONN_INFRA_ON_BUS_THRE_ADDR
#define CONN_BUS_CR_ON_CONN_INFRA_ON_BUS_THRE_CR_CONN_INFRA_VDNR_GLUE_ON_P_D_N7_TIMEOUT_LIMIT_MASK \
	0x0000FF00
#define CONN_BUS_CR_ON_CONN_INFRA_ON_BUS_THRE_CR_CONN_INFRA_VDNR_GLUE_ON_P_D_N7_TIMEOUT_LIMIT_SHFT \
	8
#define CONN_BUS_CR_ON_CONN_INFRA_ON_BUS_THRE_CR_CONN_INFRA_VDNR_GLUE_ON_P_D_N9_TIMEOUT_LIMIT_ADDR \
	CONN_BUS_CR_ON_CONN_INFRA_ON_BUS_THRE_ADDR
#define CONN_BUS_CR_ON_CONN_INFRA_ON_BUS_THRE_CR_CONN_INFRA_VDNR_GLUE_ON_P_D_N9_TIMEOUT_LIMIT_MASK \
	0x000000FF
#define CONN_BUS_CR_ON_CONN_INFRA_ON_BUS_THRE_CR_CONN_INFRA_VDNR_GLUE_ON_P_D_N9_TIMEOUT_LIMIT_SHFT \
	0
#define CONN_BUS_CR_ON_CONN_INFRA_ON_BUS_CLR_CR_CONN_INFRA_VDNR_GLUE_ON_P_D_N7_TIMEOUT_CLEAR_ADDR \
	CONN_BUS_CR_ON_CONN_INFRA_ON_BUS_CLR_ADDR
#define CONN_BUS_CR_ON_CONN_INFRA_ON_BUS_CLR_CR_CONN_INFRA_VDNR_GLUE_ON_P_D_N7_TIMEOUT_CLEAR_MASK \
	0x00000002
#define CONN_BUS_CR_ON_CONN_INFRA_ON_BUS_CLR_CR_CONN_INFRA_VDNR_GLUE_ON_P_D_N7_TIMEOUT_CLEAR_SHFT \
	1
#define CONN_BUS_CR_ON_CONN_INFRA_ON_BUS_CLR_CR_CONN_INFRA_VDNR_GLUE_ON_P_D_N9_TIMEOUT_CLEAR_ADDR \
	CONN_BUS_CR_ON_CONN_INFRA_ON_BUS_CLR_ADDR
#define CONN_BUS_CR_ON_CONN_INFRA_ON_BUS_CLR_CR_CONN_INFRA_VDNR_GLUE_ON_P_D_N9_TIMEOUT_CLEAR_MASK \
	0x00000001
#define CONN_BUS_CR_ON_CONN_INFRA_ON_BUS_CLR_CR_CONN_INFRA_VDNR_GLUE_ON_P_D_N9_TIMEOUT_CLEAR_SHFT \
	0
#define CONN_BUS_CR_ON_CONN_INFRA_ON_BUS_IRQ_CONN_INFRA_VDNR_GLUE_ON_P_D_N7_TIMEOUT_IRQ_ADDR \
	CONN_BUS_CR_ON_CONN_INFRA_ON_BUS_IRQ_ADDR
#define CONN_BUS_CR_ON_CONN_INFRA_ON_BUS_IRQ_CONN_INFRA_VDNR_GLUE_ON_P_D_N7_TIMEOUT_IRQ_MASK \
	0x00000002
#define CONN_BUS_CR_ON_CONN_INFRA_ON_BUS_IRQ_CONN_INFRA_VDNR_GLUE_ON_P_D_N7_TIMEOUT_IRQ_SHFT \
	1
#define CONN_BUS_CR_ON_CONN_INFRA_ON_BUS_IRQ_CONN_INFRA_VDNR_GLUE_ON_P_D_N9_TIMEOUT_IRQ_ADDR \
	CONN_BUS_CR_ON_CONN_INFRA_ON_BUS_IRQ_ADDR
#define CONN_BUS_CR_ON_CONN_INFRA_ON_BUS_IRQ_CONN_INFRA_VDNR_GLUE_ON_P_D_N9_TIMEOUT_IRQ_MASK \
	0x00000001
#define CONN_BUS_CR_ON_CONN_INFRA_ON_BUS_IRQ_CONN_INFRA_VDNR_GLUE_ON_P_D_N9_TIMEOUT_IRQ_SHFT \
	0
#define CONN_BUS_CR_ON_CONN_INFRA_ON_P_D_N7_TIMEOUT_INFO_0_CONN_INFRA_VDNR_GLUE_ON_P_D_N7_TIMEOUT_INFO_31_0_ADDR \
	CONN_BUS_CR_ON_CONN_INFRA_ON_P_D_N7_TIMEOUT_INFO_0_ADDR
#define CONN_BUS_CR_ON_CONN_INFRA_ON_P_D_N7_TIMEOUT_INFO_0_CONN_INFRA_VDNR_GLUE_ON_P_D_N7_TIMEOUT_INFO_31_0_MASK \
	0xFFFFFFFF
#define CONN_BUS_CR_ON_CONN_INFRA_ON_P_D_N7_TIMEOUT_INFO_0_CONN_INFRA_VDNR_GLUE_ON_P_D_N7_TIMEOUT_INFO_31_0_SHFT \
	0
#define CONN_BUS_CR_ON_CONN_INFRA_ON_P_D_N7_TIMEOUT_INFO_1_CONN_INFRA_VDNR_GLUE_ON_P_D_N7_TIMEOUT_INFO_33_32_ADDR \
	CONN_BUS_CR_ON_CONN_INFRA_ON_P_D_N7_TIMEOUT_INFO_1_ADDR
#define CONN_BUS_CR_ON_CONN_INFRA_ON_P_D_N7_TIMEOUT_INFO_1_CONN_INFRA_VDNR_GLUE_ON_P_D_N7_TIMEOUT_INFO_33_32_MASK \
	0x00000003
#define CONN_BUS_CR_ON_CONN_INFRA_ON_P_D_N7_TIMEOUT_INFO_1_CONN_INFRA_VDNR_GLUE_ON_P_D_N7_TIMEOUT_INFO_33_32_SHFT \
	0
#define CONN_BUS_CR_ON_CONN_INFRA_ON_P_D_N7_TIMEOUT_ADDR_CONN_INFRA_VDNR_GLUE_ON_P_D_N7_TIMEOUT_ADDR_ADDR \
	CONN_BUS_CR_ON_CONN_INFRA_ON_P_D_N7_TIMEOUT_ADDR_ADDR
#define CONN_BUS_CR_ON_CONN_INFRA_ON_P_D_N7_TIMEOUT_ADDR_CONN_INFRA_VDNR_GLUE_ON_P_D_N7_TIMEOUT_ADDR_MASK \
	0xFFFFFFFF
#define CONN_BUS_CR_ON_CONN_INFRA_ON_P_D_N7_TIMEOUT_ADDR_CONN_INFRA_VDNR_GLUE_ON_P_D_N7_TIMEOUT_ADDR_SHFT \
	0
#define CONN_BUS_CR_ON_CONN_INFRA_ON_P_D_N7_TIMEOUT_WDATA_CONN_INFRA_VDNR_GLUE_ON_P_D_N7_TIMEOUT_WDATA_ADDR \
	CONN_BUS_CR_ON_CONN_INFRA_ON_P_D_N7_TIMEOUT_WDATA_ADDR
#define CONN_BUS_CR_ON_CONN_INFRA_ON_P_D_N7_TIMEOUT_WDATA_CONN_INFRA_VDNR_GLUE_ON_P_D_N7_TIMEOUT_WDATA_MASK \
	0xFFFFFFFF
#define CONN_BUS_CR_ON_CONN_INFRA_ON_P_D_N7_TIMEOUT_WDATA_CONN_INFRA_VDNR_GLUE_ON_P_D_N7_TIMEOUT_WDATA_SHFT \
	0
#define CONN_BUS_CR_ON_CONN_INFRA_ON_P_D_N9_TIMEOUT_INFO_CONN_INFRA_VDNR_GLUE_ON_P_D_N9_TIMEOUT_INFO_ADDR \
	CONN_BUS_CR_ON_CONN_INFRA_ON_P_D_N9_TIMEOUT_INFO_ADDR
#define CONN_BUS_CR_ON_CONN_INFRA_ON_P_D_N9_TIMEOUT_INFO_CONN_INFRA_VDNR_GLUE_ON_P_D_N9_TIMEOUT_INFO_MASK \
	0xFFFFFFFF
#define CONN_BUS_CR_ON_CONN_INFRA_ON_P_D_N9_TIMEOUT_INFO_CONN_INFRA_VDNR_GLUE_ON_P_D_N9_TIMEOUT_INFO_SHFT \
	0
#define CONN_BUS_CR_ON_CONN_INFRA_ON_P_D_N9_TIMEOUT_ADDR_CONN_INFRA_VDNR_GLUE_ON_P_D_N9_TIMEOUT_ADDR_ADDR \
	CONN_BUS_CR_ON_CONN_INFRA_ON_P_D_N9_TIMEOUT_ADDR_ADDR
#define CONN_BUS_CR_ON_CONN_INFRA_ON_P_D_N9_TIMEOUT_ADDR_CONN_INFRA_VDNR_GLUE_ON_P_D_N9_TIMEOUT_ADDR_MASK \
	0xFFFFFFFF
#define CONN_BUS_CR_ON_CONN_INFRA_ON_P_D_N9_TIMEOUT_ADDR_CONN_INFRA_VDNR_GLUE_ON_P_D_N9_TIMEOUT_ADDR_SHFT \
	0
#define CONN_BUS_CR_ON_CONN_INFRA_ON_P_D_N9_TIMEOUT_WDATA_CONN_INFRA_VDNR_GLUE_ON_P_D_N9_TIMEOUT_WDATA_ADDR \
	CONN_BUS_CR_ON_CONN_INFRA_ON_P_D_N9_TIMEOUT_WDATA_ADDR
#define CONN_BUS_CR_ON_CONN_INFRA_ON_P_D_N9_TIMEOUT_WDATA_CONN_INFRA_VDNR_GLUE_ON_P_D_N9_TIMEOUT_WDATA_MASK \
	0xFFFFFFFF
#define CONN_BUS_CR_ON_CONN_INFRA_ON_P_D_N9_TIMEOUT_WDATA_CONN_INFRA_VDNR_GLUE_ON_P_D_N9_TIMEOUT_WDATA_SHFT \
	0
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_APB_SLV_ACCESS_DETECT_EN_cr_conn_infra_apb_slv_access_detect_en_ADDR \
	CONN_BUS_CR_ON_ADDR_CONN_INFRA_APB_SLV_ACCESS_DETECT_EN_ADDR
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_APB_SLV_ACCESS_DETECT_EN_cr_conn_infra_apb_slv_access_detect_en_MASK \
	0x00000001
#define CONN_BUS_CR_ON_ADDR_CONN_INFRA_APB_SLV_ACCESS_DETECT_EN_cr_conn_infra_apb_slv_access_detect_en_SHFT \
	0
#define CONN_BUS_CR_ON_CONN_INFRA_CKSYS_CK_CTRL_cr_host_ck_request_sw_en_ADDR \
	CONN_BUS_CR_ON_CONN_INFRA_CKSYS_CK_CTRL_ADDR
#define CONN_BUS_CR_ON_CONN_INFRA_CKSYS_CK_CTRL_cr_host_ck_request_sw_en_MASK \
	0x00000002
#define CONN_BUS_CR_ON_CONN_INFRA_CKSYS_CK_CTRL_cr_host_ck_request_sw_en_SHFT \
	1
#define CONN_BUS_CR_ON_CONN_INFRA_CKSYS_CK_CTRL_cr_host_ck_request_hw_mode_ADDR \
	CONN_BUS_CR_ON_CONN_INFRA_CKSYS_CK_CTRL_ADDR
#define CONN_BUS_CR_ON_CONN_INFRA_CKSYS_CK_CTRL_cr_host_ck_request_hw_mode_MASK \
	0x00000001
#define CONN_BUS_CR_ON_CONN_INFRA_CKSYS_CK_CTRL_cr_host_ck_request_hw_mode_SHFT \
	0
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_DOMAIN_ID_cr_domain_id_remapping_dis_ADDR \
	CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_DOMAIN_ID_ADDR
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_DOMAIN_ID_cr_domain_id_remapping_dis_MASK \
	0x00000010
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_DOMAIN_ID_cr_domain_id_remapping_dis_SHFT \
	4
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_DOMAIN_ID_cr_domain_id_remapping_ADDR \
	CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_DOMAIN_ID_ADDR
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_DOMAIN_ID_cr_domain_id_remapping_MASK \
	0x0000000F
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_DOMAIN_ID_cr_domain_id_remapping_SHFT \
	0
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF__1__0_cr_pcie2ap_public_remapping_wf_1_ADDR \
	CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF__1__0_ADDR
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF__1__0_cr_pcie2ap_public_remapping_wf_1_MASK \
	0xFFFF0000
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF__1__0_cr_pcie2ap_public_remapping_wf_1_SHFT \
	16
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF__1__0_cr_pcie2ap_public_remapping_wf_0_ADDR \
	CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF__1__0_ADDR
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF__1__0_cr_pcie2ap_public_remapping_wf_0_MASK \
	0x0000FFFF
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF__1__0_cr_pcie2ap_public_remapping_wf_0_SHFT \
	0
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF__3__2_cr_pcie2ap_public_remapping_wf_3_ADDR \
	CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF__3__2_ADDR
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF__3__2_cr_pcie2ap_public_remapping_wf_3_MASK \
	0xFFFF0000
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF__3__2_cr_pcie2ap_public_remapping_wf_3_SHFT \
	16
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF__3__2_cr_pcie2ap_public_remapping_wf_2_ADDR \
	CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF__3__2_ADDR
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF__3__2_cr_pcie2ap_public_remapping_wf_2_MASK \
	0x0000FFFF
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF__3__2_cr_pcie2ap_public_remapping_wf_2_SHFT \
	0
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF__5__4_cr_pcie2ap_public_remapping_wf_5_ADDR \
	CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF__5__4_ADDR
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF__5__4_cr_pcie2ap_public_remapping_wf_5_MASK \
	0xFFFF0000
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF__5__4_cr_pcie2ap_public_remapping_wf_5_SHFT \
	16
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF__5__4_cr_pcie2ap_public_remapping_wf_4_ADDR \
	CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF__5__4_ADDR
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF__5__4_cr_pcie2ap_public_remapping_wf_4_MASK \
	0x0000FFFF
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF__5__4_cr_pcie2ap_public_remapping_wf_4_SHFT \
	0
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF__7__6_cr_pcie2ap_public_remapping_wf_7_ADDR \
	CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF__7__6_ADDR
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF__7__6_cr_pcie2ap_public_remapping_wf_7_MASK \
	0xFFFF0000
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF__7__6_cr_pcie2ap_public_remapping_wf_7_SHFT \
	16
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF__7__6_cr_pcie2ap_public_remapping_wf_6_ADDR \
	CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF__7__6_ADDR
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF__7__6_cr_pcie2ap_public_remapping_wf_6_MASK \
	0x0000FFFF
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF__7__6_cr_pcie2ap_public_remapping_wf_6_SHFT \
	0
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF__9__8_cr_pcie2ap_public_remapping_wf_9_ADDR \
	CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF__9__8_ADDR
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF__9__8_cr_pcie2ap_public_remapping_wf_9_MASK \
	0xFFFF0000
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF__9__8_cr_pcie2ap_public_remapping_wf_9_SHFT \
	16
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF__9__8_cr_pcie2ap_public_remapping_wf_8_ADDR \
	CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF__9__8_ADDR
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF__9__8_cr_pcie2ap_public_remapping_wf_8_MASK \
	0x0000FFFF
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF__9__8_cr_pcie2ap_public_remapping_wf_8_SHFT \
	0
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF_11_10_cr_pcie2ap_public_remapping_wf_b_ADDR \
	CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF_11_10_ADDR
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF_11_10_cr_pcie2ap_public_remapping_wf_b_MASK \
	0xFFFF0000
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF_11_10_cr_pcie2ap_public_remapping_wf_b_SHFT \
	16
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF_11_10_cr_pcie2ap_public_remapping_wf_a_ADDR \
	CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF_11_10_ADDR
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF_11_10_cr_pcie2ap_public_remapping_wf_a_MASK \
	0x0000FFFF
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF_11_10_cr_pcie2ap_public_remapping_wf_a_SHFT \
	0
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF_13_12_cr_pcie2ap_public_remapping_wf_d_ADDR \
	CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF_13_12_ADDR
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF_13_12_cr_pcie2ap_public_remapping_wf_d_MASK \
	0xFFFF0000
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF_13_12_cr_pcie2ap_public_remapping_wf_d_SHFT \
	16
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF_13_12_cr_pcie2ap_public_remapping_wf_c_ADDR \
	CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF_13_12_ADDR
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF_13_12_cr_pcie2ap_public_remapping_wf_c_MASK \
	0x0000FFFF
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF_13_12_cr_pcie2ap_public_remapping_wf_c_SHFT \
	0
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF_15_14_cr_pcie2ap_public_remapping_wf_f_ADDR \
	CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF_15_14_ADDR
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF_15_14_cr_pcie2ap_public_remapping_wf_f_MASK \
	0xFFFF0000
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF_15_14_cr_pcie2ap_public_remapping_wf_f_SHFT \
	16
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF_15_14_cr_pcie2ap_public_remapping_wf_e_ADDR \
	CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF_15_14_ADDR
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF_15_14_cr_pcie2ap_public_remapping_wf_e_MASK \
	0x0000FFFF
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF_15_14_cr_pcie2ap_public_remapping_wf_e_SHFT \
	0
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT__1__0_cr_pcie2ap_public_remapping_bt_1_ADDR \
	CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT__1__0_ADDR
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT__1__0_cr_pcie2ap_public_remapping_bt_1_MASK \
	0xFFFF0000
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT__1__0_cr_pcie2ap_public_remapping_bt_1_SHFT \
	16
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT__1__0_cr_pcie2ap_public_remapping_bt_0_ADDR \
	CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT__1__0_ADDR
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT__1__0_cr_pcie2ap_public_remapping_bt_0_MASK \
	0x0000FFFF
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT__1__0_cr_pcie2ap_public_remapping_bt_0_SHFT \
	0
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT__3__2_cr_pcie2ap_public_remapping_bt_3_ADDR \
	CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT__3__2_ADDR
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT__3__2_cr_pcie2ap_public_remapping_bt_3_MASK \
	0xFFFF0000
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT__3__2_cr_pcie2ap_public_remapping_bt_3_SHFT \
	16
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT__3__2_cr_pcie2ap_public_remapping_bt_2_ADDR \
	CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT__3__2_ADDR
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT__3__2_cr_pcie2ap_public_remapping_bt_2_MASK \
	0x0000FFFF
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT__3__2_cr_pcie2ap_public_remapping_bt_2_SHFT \
	0
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT__5__4_cr_pcie2ap_public_remapping_bt_5_ADDR \
	CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT__5__4_ADDR
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT__5__4_cr_pcie2ap_public_remapping_bt_5_MASK \
	0xFFFF0000
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT__5__4_cr_pcie2ap_public_remapping_bt_5_SHFT \
	16
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT__5__4_cr_pcie2ap_public_remapping_bt_4_ADDR \
	CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT__5__4_ADDR
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT__5__4_cr_pcie2ap_public_remapping_bt_4_MASK \
	0x0000FFFF
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT__5__4_cr_pcie2ap_public_remapping_bt_4_SHFT \
	0
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT__7__6_cr_pcie2ap_public_remapping_bt_7_ADDR \
	CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT__7__6_ADDR
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT__7__6_cr_pcie2ap_public_remapping_bt_7_MASK \
	0xFFFF0000
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT__7__6_cr_pcie2ap_public_remapping_bt_7_SHFT \
	16
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT__7__6_cr_pcie2ap_public_remapping_bt_6_ADDR \
	CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT__7__6_ADDR
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT__7__6_cr_pcie2ap_public_remapping_bt_6_MASK \
	0x0000FFFF
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT__7__6_cr_pcie2ap_public_remapping_bt_6_SHFT \
	0
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT__9__8_cr_pcie2ap_public_remapping_bt_9_ADDR \
	CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT__9__8_ADDR
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT__9__8_cr_pcie2ap_public_remapping_bt_9_MASK \
	0xFFFF0000
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT__9__8_cr_pcie2ap_public_remapping_bt_9_SHFT \
	16
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT__9__8_cr_pcie2ap_public_remapping_bt_8_ADDR \
	CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT__9__8_ADDR
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT__9__8_cr_pcie2ap_public_remapping_bt_8_MASK \
	0x0000FFFF
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT__9__8_cr_pcie2ap_public_remapping_bt_8_SHFT \
	0
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT_11_10_cr_pcie2ap_public_remapping_bt_b_ADDR \
	CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT_11_10_ADDR
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT_11_10_cr_pcie2ap_public_remapping_bt_b_MASK \
	0xFFFF0000
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT_11_10_cr_pcie2ap_public_remapping_bt_b_SHFT \
	16
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT_11_10_cr_pcie2ap_public_remapping_bt_a_ADDR \
	CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT_11_10_ADDR
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT_11_10_cr_pcie2ap_public_remapping_bt_a_MASK \
	0x0000FFFF
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT_11_10_cr_pcie2ap_public_remapping_bt_a_SHFT \
	0
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT_13_12_cr_pcie2ap_public_remapping_bt_d_ADDR \
	CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT_13_12_ADDR
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT_13_12_cr_pcie2ap_public_remapping_bt_d_MASK \
	0xFFFF0000
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT_13_12_cr_pcie2ap_public_remapping_bt_d_SHFT \
	16
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT_13_12_cr_pcie2ap_public_remapping_bt_c_ADDR \
	CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT_13_12_ADDR
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT_13_12_cr_pcie2ap_public_remapping_bt_c_MASK \
	0x0000FFFF
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT_13_12_cr_pcie2ap_public_remapping_bt_c_SHFT \
	0
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT_15_14_cr_pcie2ap_public_remapping_bt_f_ADDR \
	CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT_15_14_ADDR
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT_15_14_cr_pcie2ap_public_remapping_bt_f_MASK \
	0xFFFF0000
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT_15_14_cr_pcie2ap_public_remapping_bt_f_SHFT \
	16
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT_15_14_cr_pcie2ap_public_remapping_bt_e_ADDR \
	CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT_15_14_ADDR
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT_15_14_cr_pcie2ap_public_remapping_bt_e_MASK \
	0x0000FFFF
#define CONN_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT_15_14_cr_pcie2ap_public_remapping_bt_e_SHFT \
	0
#define CONN_BUS_CR_ON_CONN_INFRA_SECURITY_CTRL_CR_CONN_INFRA_SECURITY_PROTECT_DOMAIN_ID_ADDR \
	CONN_BUS_CR_ON_CONN_INFRA_SECURITY_CTRL_ADDR
#define CONN_BUS_CR_ON_CONN_INFRA_SECURITY_CTRL_CR_CONN_INFRA_SECURITY_PROTECT_DOMAIN_ID_MASK \
	0x000000F0
#define CONN_BUS_CR_ON_CONN_INFRA_SECURITY_CTRL_CR_CONN_INFRA_SECURITY_PROTECT_DOMAIN_ID_SHFT \
	4
#define CONN_BUS_CR_ON_CONN_INFRA_SECURITY_CTRL_CR_CONN_INFRA_CHECK_DOMAIN_EN_ADDR \
	CONN_BUS_CR_ON_CONN_INFRA_SECURITY_CTRL_ADDR
#define CONN_BUS_CR_ON_CONN_INFRA_SECURITY_CTRL_CR_CONN_INFRA_CHECK_DOMAIN_EN_MASK \
	0x00000008
#define CONN_BUS_CR_ON_CONN_INFRA_SECURITY_CTRL_CR_CONN_INFRA_CHECK_DOMAIN_EN_SHFT \
	3
#define CONN_BUS_CR_ON_CONN_INFRA_SECURITY_CTRL_CR_CONN_INFRA_CHECK_HSECURE_B_EN_ADDR \
	CONN_BUS_CR_ON_CONN_INFRA_SECURITY_CTRL_ADDR
#define CONN_BUS_CR_ON_CONN_INFRA_SECURITY_CTRL_CR_CONN_INFRA_CHECK_HSECURE_B_EN_MASK \
	0x00000004
#define CONN_BUS_CR_ON_CONN_INFRA_SECURITY_CTRL_CR_CONN_INFRA_CHECK_HSECURE_B_EN_SHFT \
	2
#define CONN_BUS_CR_ON_CONN_INFRA_SECURITY_CTRL_CR_CONN_INFRA_SECURITY_PROTECT_EN_ADDR \
	CONN_BUS_CR_ON_CONN_INFRA_SECURITY_CTRL_ADDR
#define CONN_BUS_CR_ON_CONN_INFRA_SECURITY_CTRL_CR_CONN_INFRA_SECURITY_PROTECT_EN_MASK \
	0x00000002
#define CONN_BUS_CR_ON_CONN_INFRA_SECURITY_CTRL_CR_CONN_INFRA_SECURITY_PROTECT_EN_SHFT \
	1
#define CONN_BUS_CR_ON_CONN_INFRA_SECURITY_CTRL_CR_CONN_INFRA_SECURITY_LOCK_ADDR \
	CONN_BUS_CR_ON_CONN_INFRA_SECURITY_CTRL_ADDR
#define CONN_BUS_CR_ON_CONN_INFRA_SECURITY_CTRL_CR_CONN_INFRA_SECURITY_LOCK_MASK \
	0x00000001
#define CONN_BUS_CR_ON_CONN_INFRA_SECURITY_CTRL_CR_CONN_INFRA_SECURITY_LOCK_SHFT \
	0
#define CONN_BUS_CR_ON_ADDR_AP2CONN_AHB_GALS_CFG_conn_infra_top2conn_gals_rx_rg_afifo_sync_sel_ADDR \
	CONN_BUS_CR_ON_ADDR_AP2CONN_AHB_GALS_CFG_ADDR
#define CONN_BUS_CR_ON_ADDR_AP2CONN_AHB_GALS_CFG_conn_infra_top2conn_gals_rx_rg_afifo_sync_sel_MASK \
	0x00000003
#define CONN_BUS_CR_ON_ADDR_AP2CONN_AHB_GALS_CFG_conn_infra_top2conn_gals_rx_rg_afifo_sync_sel_SHFT \
	0
#define CONN_BUS_CR_ON_ADDR_AP2CONN_AHB_GALS_DBG_conn_infra_top2conn_gals_rx_debug_out_ADDR \
	CONN_BUS_CR_ON_ADDR_AP2CONN_AHB_GALS_DBG_ADDR
#define CONN_BUS_CR_ON_ADDR_AP2CONN_AHB_GALS_DBG_conn_infra_top2conn_gals_rx_debug_out_MASK \
	0xFFFFFFFF
#define CONN_BUS_CR_ON_ADDR_AP2CONN_AHB_GALS_DBG_conn_infra_top2conn_gals_rx_debug_out_SHFT \
	0
#ifdef __cplusplus
}
#endif
#endif
