[1] AGRAWAL, N., PRABHAKARAN, V., WOBBER, T., DAVIS,
J. D., MANASSE, M., AND PANIGRAHY, R. Design Tradeoffs
for SSD Performance. In USENIX 2008 Annual Technical Conference (2008), pp. 57-70.

[2] AWAD, A., MANADHATA, P., HABER, S., SOLIHIN, Y., AND
HORNE, W. Silent shredder: Zero-cost shredding for secure nonvolatile main memory controllers. In Proceedings of the TwentyFirst International Conference on Architectural Support for Programming Languages and Operating Systems (2016), ASPLOS
16, ACM, pp. 263-276.

[3] CHEN, E., APALKOV, D., DIAO, Z., DRISKILL-SMITH, A.,
DRUIST, D., LOTTIS, D., NIKITIN, V., TANG, X., WATTS, S.,
WANG, S., WOLF, S. A., GHOSH, A. W., LU, J. W., POON,
S. J., STAN, M., BUTLER, W. H., GUPTA, S., MEWES, C.
K. A., MEWES, T., AND VISSCHER, P. B. Advances and future
prospects of spin-transfer torque random access memory. IEEE
Transactions on Magnetics 46, 6 (June 2010), 1873-1878.

[4] CHHABRA, S., AND SOLIHIN, Y. i-NVMM: a secure nonvolatile main memory system with incremental encryption. In
38th Annual International Symposium on Computer Architecture
(2011), pp. 177-188.

[5] EISEBITT, S., LUNING, J., SCHLOTTER, W. F., LORGEN,
M., HELLWIG, O., EBERHARDT, W., AND STOHR, J. Lensless imaging of magnetic nanostructures by X-ray spectroholography. Nature 432 (Dec. 2004), 885-888.

[6] HALUPKA, D., HUDA, S., SONG, W., SHEIKHOLESLAMI,
A., TSUNODA, K., YOSHIDA, C., AND AOKI, M. Negativeresistance read and write schemes for stt-mram in 0.13 um cmos.
In 2010 IEEE International Solid-State Circuits Conference (ISSCC) (Feb 2010), pp. 256-257.

[7] JIN, Y., SHIHAB, M., AND JUNG, M. Area, power, and latency
considerations of STT-MRAM to substitute for main memory. In
Proceedings of Memory Forum (2014).

[8] KAN, J. J., PARK, C., CHING, C., AHN, J., XUE, L., WANG,
R., KONTOos, A., LIANG, S., BANGAR, M., CHEN, H., HASSAN, S., KIM, S., PAKALA, M., AND KANG, S. H. Systematic
validation of 2x nm diameter perpendicular mtj arrays and mgo
barrier for sub-10 nm embedded stt-mram with practically unlimited endurance. In 2016 IEEE International Electron Devices
Meeting (IEDM) (Dec 2016), pp. 27.4.1-27.4.4.

[9] KARAKLAJI, D., SCHMIDT, J. M., AND VERBAUWHEDE, I.
Hardware designer’s guide to fault attacks. IEEE Transactions on
Very Large Scale Integration (VLSI) Systems 21, 12 (Dec 2013),
2295-2306.

[10] LEE, J., GANESH, K., LEE, H. J., AND KIM, Y. FESSD: A fast
encrypted ssd employing on-chip access-control memory. IEEE
Computer Architecture Letters PP, 99 (2017), 1-1.

[11] MLLER, T., AND FREILING, F. C. A systematic assessment
of the security of full disk encryption. IEEE Transactions on
Dependable and Secure Computing 12, 5 (Sept 2015), 491-503.

[12] QIu, Z. Q., AND BADER, 8. D. Surface magneto-optic kerr
effect. Review of Scientific Instruments 71, 3 (2000), 1243-1255.

[13] ROK ON, H., HYUNG CHO, B., CHO, W. Y., KANG, S., GIL
CHOI, B., JIN KIM, H., SUNG KIM, K., EUNG KIM, D., KEUN
KWAK, C., GEUN BYUN, H., TAE JEONG, G., SILK JEONG, H.,
AND KIM, K. Enhanced write performance of a 64 mb phasechange random access memory. In ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005. (Feb 2005), pp. 48-584 Vol. 1.

[14] SHEU, S. S., CHANG, M. F., LIN, K. F., WU, C. W., CHEN,
Y. S., CHIU, P. F., Kuo, C. C., YANG, Y. S., CHIANG, P. C.,

[15] LIN, W. P., LIN, C. H., LEE, H. Y., GU, P. ¥., WANG, S. M.,
CHEN, F. T., Su, K. L., LIEN, C. H., CHENG, K. H., Wu,
H. T., Ku, T. K., KAo, M. J., AND TSAI, M. J. A 4mb embedded sle resistive-ram macro with 7.2ns read-write random-access
time and 160ns mlc-access capability. In 2011 IEEE International Solid-State Circuits Conference (Feb 2011), pp. 200-202.

[16] YAN, C., ENGLENDER, D., PRVULOVIC, M., ROGERS, B.,
AND SOLIHIN, Y. Improving cost, performance, and security
of memory encryption and authentication. In Proceedings of the
33rd Annual International Symposium on Computer Architecture
(2006), ISCA ’06, IEEE Computer Society, pp. 179-190.

[17] YOUNG, V., NAIR, P. J., AND QURESHI, M. K. Deuce: Writeefficient encryption for non-volatile memories. In Proceedings
of the Twentieth International Conference on Architectural Support for Programming Languages and Operating Systems (2015),
pp. 33-44.

[18] ZHANG, X., LI, H., YANG, S., AND HAN, S. On a highperformance and balanced method of hardware implementation
for aes. In Software Security and Reliability-Companion (SEREC), 2013 IEEE 7th International Conference on (June 2013),
pp. 16-20.
