abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/c7552.blif
Line 21: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 22: Skipping line ".default_output_required 0.00 0.00 ".
Line 23: Skipping line ".default_input_drive 0.10 0.10 ".
Line 24: Skipping line ".default_output_load 2.00 ".
Line 25: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mc7552                         :[0m i/o =  207/  108  lat =    0  nd =  1125  edge =   2605  area =2756.00  delay =69.40  lev = 50
--------------- round 1 ---------------
seed = 1025930160
maxLevel = 2
n850 is replaced by n434 with estimated error 0
error = 0
area = 2730
delay = 69.4
#gates = 1117
output circuit appNtk/c7552_1_0_2730_69.4.blif
time = 16732289 us
--------------- round 2 ---------------
seed = 4058328211
maxLevel = 2
n770 is replaced by n399 with estimated error 7e-05
error = 7e-05
area = 2710
delay = 69.4
#gates = 1108
output circuit appNtk/c7552_2_7e-05_2710_69.4.blif
time = 30936089 us
--------------- round 3 ---------------
seed = 203582310
maxLevel = 2
n688 is replaced by n426 with estimated error 7e-05
error = 7e-05
area = 2708
delay = 69.4
#gates = 1107
output circuit appNtk/c7552_3_7e-05_2708_69.4.blif
time = 44861653 us
--------------- round 4 ---------------
seed = 1957075314
maxLevel = 2
n695 is replaced by zero with estimated error 0.00011
error = 0.00011
area = 2701
delay = 69.4
#gates = 1104
output circuit appNtk/c7552_4_0.00011_2701_69.4.blif
time = 58354880 us
--------------- round 5 ---------------
seed = 2656365466
maxLevel = 2
n852 is replaced by n464 with estimated error 5e-05
error = 5e-05
area = 2699
delay = 69.4
#gates = 1103
output circuit appNtk/c7552_5_5e-05_2699_69.4.blif
time = 72263989 us
--------------- round 6 ---------------
seed = 2017873010
maxLevel = 2
n854 is replaced by n687 with estimated error 0.00013
error = 0.00013
area = 2694
delay = 69.4
#gates = 1101
output circuit appNtk/c7552_6_0.00013_2694_69.4.blif
time = 86207153 us
--------------- round 7 ---------------
seed = 3495843759
maxLevel = 2
n827 is replaced by n779 with estimated error 0.00013
error = 0.00013
area = 2683
delay = 69.4
#gates = 1097
output circuit appNtk/c7552_7_0.00013_2683_69.4.blif
time = 100013707 us
--------------- round 8 ---------------
seed = 483647257
maxLevel = 2
n822 is replaced by one with estimated error 0.00017
error = 0.00017
area = 2673
delay = 69.4
#gates = 1093
output circuit appNtk/c7552_8_0.00017_2673_69.4.blif
time = 113444416 us
--------------- round 9 ---------------
seed = 567534031
maxLevel = 2
n851 is replaced by n679 with estimated error 0.00025
error = 0.00025
area = 2670
delay = 69.4
#gates = 1091
output circuit appNtk/c7552_9_0.00025_2670_69.4.blif
time = 127090818 us
--------------- round 10 ---------------
seed = 1964388497
maxLevel = 2
n1169 is replaced by one with estimated error 0.0002
error = 0.0002
area = 2661
delay = 69.4
#gates = 1088
output circuit appNtk/c7552_10_0.0002_2661_69.4.blif
time = 140738327 us
--------------- round 11 ---------------
seed = 1074980814
maxLevel = 2
n772 is replaced by one with estimated error 0.00026
error = 0.00026
area = 2656
delay = 69.4
#gates = 1086
output circuit appNtk/c7552_11_0.00026_2656_69.4.blif
time = 154000955 us
--------------- round 12 ---------------
seed = 3338900916
maxLevel = 2
n1136 is replaced by n1144 with estimated error 0.00019
error = 0.00019
area = 2653
delay = 69.4
#gates = 1085
output circuit appNtk/c7552_12_0.00019_2653_69.4.blif
time = 171306767 us
--------------- round 13 ---------------
seed = 1346613926
maxLevel = 2
n855 is replaced by n681 with estimated error 0.00028
error = 0.00028
area = 2649
delay = 69.4
#gates = 1084
output circuit appNtk/c7552_13_0.00028_2649_69.4.blif
time = 188526256 us
--------------- round 14 ---------------
seed = 3722123726
maxLevel = 2
n1391 is replaced by n494 with estimated error 0.00027
error = 0.00027
area = 2646
delay = 69.4
#gates = 1082
output circuit appNtk/c7552_14_0.00027_2646_69.4.blif
time = 205522433 us
--------------- round 15 ---------------
seed = 2612439939
maxLevel = 2
n868 is replaced by n789 with inverter with estimated error 0.00022
error = 0.00022
area = 2645
delay = 69.4
#gates = 1082
output circuit appNtk/c7552_15_0.00022_2645_69.4.blif
time = 222749834 us
--------------- round 16 ---------------
seed = 103176005
maxLevel = 2
n1443 is replaced by zero with estimated error 0.00024
error = 0.00024
area = 2644
delay = 69.4
#gates = 1081
output circuit appNtk/c7552_16_0.00024_2644_69.4.blif
time = 240822986 us
--------------- round 17 ---------------
seed = 4256602786
maxLevel = 2
n1335 is replaced by n1230 with estimated error 0.0003
error = 0.0003
area = 2641
delay = 69.4
#gates = 1079
output circuit appNtk/c7552_17_0.0003_2641_69.4.blif
time = 260122717 us
--------------- round 18 ---------------
seed = 1620796593
maxLevel = 2
n1020 is replaced by n376 with estimated error 0.00044
error = 0.00044
area = 2639
delay = 69.4
#gates = 1078
output circuit appNtk/c7552_18_0.00044_2639_69.4.blif
time = 279475643 us
--------------- round 19 ---------------
seed = 4088881012
maxLevel = 2
n819 is replaced by n817 with estimated error 0.00034
error = 0.00034
area = 2635
delay = 69.4
#gates = 1077
output circuit appNtk/c7552_19_0.00034_2635_69.4.blif
time = 298628509 us
--------------- round 20 ---------------
seed = 2506358881
maxLevel = 2
n1187 is replaced by n593 with estimated error 0.00049
error = 0.00049
area = 2633
delay = 69.4
#gates = 1076
output circuit appNtk/c7552_20_0.00049_2633_69.4.blif
time = 318037560 us
--------------- round 21 ---------------
seed = 3521994120
maxLevel = 2
n820 is replaced by one with estimated error 0.00039
error = 0.00039
area = 2630
delay = 69.4
#gates = 1075
output circuit appNtk/c7552_21_0.00039_2630_69.4.blif
time = 336987529 us
--------------- round 22 ---------------
seed = 1768566615
maxLevel = 2
n1188 is replaced by n1173 with estimated error 0.00043
error = 0.00043
area = 2628
delay = 69.4
#gates = 1074
output circuit appNtk/c7552_22_0.00043_2628_69.4.blif
time = 356626496 us
--------------- round 23 ---------------
seed = 3254897699
maxLevel = 2
n823 is replaced by zero with estimated error 0.00041
error = 0.00041
area = 2626
delay = 69.4
#gates = 1073
output circuit appNtk/c7552_23_0.00041_2626_69.4.blif
time = 375288129 us
--------------- round 24 ---------------
seed = 1302742731
maxLevel = 2
n673 is replaced by zero with estimated error 0.00041
error = 0.00041
area = 2624
delay = 69.4
#gates = 1072
output circuit appNtk/c7552_24_0.00041_2624_69.4.blif
time = 393839370 us
--------------- round 25 ---------------
seed = 2994695823
maxLevel = 2
n809 is replaced by n788 with estimated error 0.00036
error = 0.00036
area = 2621
delay = 69.4
#gates = 1071
output circuit appNtk/c7552_25_0.00036_2621_69.4.blif
time = 412539737 us
--------------- round 26 ---------------
seed = 426628166
maxLevel = 2
n872 is replaced by n789 with estimated error 0.0004
error = 0.0004
area = 2614
delay = 69.4
#gates = 1068
output circuit appNtk/c7552_26_0.0004_2614_69.4.blif
time = 431397332 us
--------------- round 27 ---------------
seed = 1604011268
maxLevel = 2
n828 is replaced by n802 with inverter with estimated error 0.00052
error = 0.00052
area = 2612
delay = 69.4
#gates = 1068
output circuit appNtk/c7552_27_0.00052_2612_69.4.blif
time = 449935957 us
--------------- round 28 ---------------
seed = 3806605945
maxLevel = 2
n1341 is replaced by n1330 with estimated error 0.00047
error = 0.00047
area = 2611
delay = 69.4
#gates = 1067
output circuit appNtk/c7552_28_0.00047_2611_69.4.blif
time = 469587232 us
--------------- round 29 ---------------
seed = 2718173881
maxLevel = 2
n588 is replaced by n418 with estimated error 0.00052
error = 0.00052
area = 2610
delay = 65.9
#gates = 1066
output circuit appNtk/c7552_29_0.00052_2610_65.9.blif
time = 488180058 us
--------------- round 30 ---------------
seed = 3668174110
maxLevel = 2
n1183 is replaced by n593 with estimated error 0.00043
error = 0.00043
area = 2609
delay = 65.9
#gates = 1065
output circuit appNtk/c7552_30_0.00043_2609_65.9.blif
time = 506791258 us
--------------- round 31 ---------------
seed = 920443941
maxLevel = 2
n829 is replaced by n806 with estimated error 0.00062
error = 0.00062
area = 2601
delay = 65.9
#gates = 1062
output circuit appNtk/c7552_31_0.00062_2601_65.9.blif
time = 525265018 us
--------------- round 32 ---------------
seed = 2800834303
maxLevel = 2
n858 is replaced by n677 with estimated error 0.00089
error = 0.00089
area = 2591
delay = 65.9
#gates = 1058
output circuit appNtk/c7552_32_0.00089_2591_65.9.blif
time = 543620871 us
--------------- round 33 ---------------
seed = 316465326
maxLevel = 2
n876 is replaced by n791 with estimated error 0.00176
error = 0.00176
area = 2559
delay = 65.9
#gates = 1047
output circuit appNtk/c7552_33_0.00176_2559_65.9.blif
time = 561921422 us
--------------- round 34 ---------------
seed = 2397290130
maxLevel = 2
n745 is replaced by one with estimated error 0.00243
error = 0.00243
area = 2549
delay = 65.9
#gates = 1043
output circuit appNtk/c7552_34_0.00243_2549_65.9.blif
time = 580356004 us
--------------- round 35 ---------------
seed = 2710523929
maxLevel = 2
n877 is replaced by n789 with estimated error 0.00339
error = 0.00339
area = 2532
delay = 65.9
#gates = 1037
output circuit appNtk/c7552_35_0.00339_2532_65.9.blif
time = 598063989 us
--------------- round 36 ---------------
seed = 1915602778
maxLevel = 2
n656 is replaced by n652 with estimated error 0.00878
error = 0.00878
area = 2526
delay = 65.9
#gates = 1035
output circuit appNtk/c7552_36_0.00878_2526_65.9.blif
time = 615717101 us
--------------- round 37 ---------------
seed = 3030462165
maxLevel = 2
n833 is replaced by n696 with estimated error 0.0096
error = 0.0096
area = 2522
delay = 65.9
#gates = 1033
output circuit appNtk/c7552_37_0.0096_2522_65.9.blif
time = 633267688 us
--------------- round 38 ---------------
seed = 3824344294
maxLevel = 2
n834 is replaced by n698 with estimated error 0.01003
error = 0.01003
area = 2518
delay = 65.9
#gates = 1032
output circuit appNtk/c7552_38_0.01003_2518_65.9.blif
time = 650110861 us
--------------- round 39 ---------------
seed = 1709005433
maxLevel = 2
n836 is replaced by n711 with estimated error 0.01166
error = 0.01166
area = 2511
delay = 65.9
#gates = 1029
output circuit appNtk/c7552_39_0.01166_2511_65.9.blif
time = 667341899 us
--------------- round 40 ---------------
seed = 1600687266
maxLevel = 2
n658 is replaced by n647 with estimated error 0.023
error = 0.023
area = 2504
delay = 65.9
#gates = 1026
output circuit appNtk/c7552_40_0.023_2504_65.9.blif
time = 683972344 us
--------------- round 41 ---------------
seed = 2329819313
maxLevel = 2
n647 is replaced by n398 with estimated error 0.02354
error = 0.02354
area = 2502
delay = 65.9
#gates = 1025
output circuit appNtk/c7552_41_0.02354_2502_65.9.blif
time = 700686082 us
--------------- round 42 ---------------
seed = 1628480362
maxLevel = 2
n1085 is replaced by n949 with estimated error 0.04634
error = 0.04634
area = 2459
delay = 65.9
#gates = 1007
output circuit appNtk/c7552_42_0.04634_2459_65.9.blif
time = 717210439 us
--------------- round 43 ---------------
seed = 2358142651
maxLevel = 2
n831 is replaced by n714 with estimated error 0.04974
error = 0.04974
area = 2456
delay = 65.9
#gates = 1005
output circuit appNtk/c7552_43_0.04974_2456_65.9.blif
time = 733501165 us
--------------- round 44 ---------------
seed = 3026308210
maxLevel = 2
n660 is replaced by 167 with inverter with estimated error 0.06159
error = 0.06159
area = 2454
delay = 65.9
#gates = 1005
output circuit appNtk/c7552_44_0.06159_2454_65.9.blif
time = 750144000 us
--------------- round 45 ---------------
seed = 2368072440
maxLevel = 2
exceed error bound
