// Seed: 1547760670
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  wire id_3;
endmodule
module module_1 (
    input  wor   id_0,
    input  tri   id_1,
    output wire  id_2,
    output tri1  id_3,
    input  uwire id_4,
    input  tri0  id_5,
    input  wor   id_6,
    input  wor   id_7
);
  tri0 id_9, id_10 = 1'b0;
  assign id_9 = id_6;
  module_0 modCall_1 (
      id_10,
      id_10
  );
endmodule
module module_2 #(
    parameter id_1 = 32'd11,
    parameter id_2 = 32'd28
) (
    _id_1,
    _id_2
);
  input wire _id_2;
  input wire _id_1;
  logic [id_1  -  id_1 : id_2] id_3;
  ;
  module_0 modCall_1 (
      id_3,
      id_3
  );
endmodule
