// Copyright 2023 EPFL
// Solderpad Hardware License, Version 2.1, see LICENSE.md for details.
// SPDX-License-Identifier: Apache-2.0 WITH SHL-2.1

`verilator_config

lint_off -rule DECLFILENAME -file "*/bhv/cv32e40px_sim_clock_gate.sv" -match "Filename 'cv32e40px_sim_clock_gate' does not match MODULE name: 'cv32e40px_clock_gate'"
lint_off -rule DECLFILENAME -file "*/rtl/cv32e40px_register_file_ff.sv" -match "Filename 'cv32e40px_register_file_ff' does not match MODULE name: 'cv32e40px_register_file'"
lint_off -rule VARHIDDEN -file "*/rtl/cv32e40px_id_stage.sv" -match "Declaration of signal hides declaration in upper scope: 'APU_*'*"
lint_off -rule VARHIDDEN -file "*/rtl/cv32e40px_ex_stage.sv" -match "Declaration of signal hides declaration in upper scope: 'APU_*'*"
lint_off -rule VARHIDDEN -file "*/rtl/cv32e40px_decoder.sv" -match "Declaration of signal hides declaration in upper scope: 'APU_*'*"
lint_off -rule WIDTH -file "*/rtl/cv32e40px_fifo.sv" -match "Operator COND expects 2 bits on the Conditional True, but Conditional True's CONST '1'h1' generates 1 bits."
lint_off -rule WIDTH -file "*/rtl/cv32e40px_prefetch_controller.sv" -match "Operator NEQ expects 3 bits on the LHS, but LHS's VARREF 'cnt_q' generates 2 bits."
lint_off -rule WIDTH -file "*/rtl/cv32e40px_ff_one.sv" -match "Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 32 bits."
lint_off -rule WIDTH -file "*/rtl/cv32e40px_mult.sv" -match "Operator COND expects 33 bits on the Conditional False, but Conditional False's SIGNED generates 32 bits."
lint_off -rule WIDTH -file "*/rtl/cv32e40px_mult.sv" -match "Operator ADD expects 34 bits on the RHS, but RHS's SIGNED generates 32 bits."
lint_off -rule WIDTH -file "*/rtl/cv32e40px_mult.sv" -match "Operator ADD expects 32 bits on the LHS, but LHS's SIGNED generates 18 bits."
lint_off -rule WIDTH -file "*/rtl/cv32e40px_mult.sv" -match "Operator ADD expects 32 bits on the RHS, but RHS's SIGNED generates 18 bits."
lint_off -rule WIDTH -file "*/rtl/cv32e40px_mult.sv" -match "Operator ADD expects 32 bits on the RHS, but RHS's SIGNED generates 18 bits."
lint_off -rule WIDTH -file "*/rtl/cv32e40px_mult.sv" -match "Operator ADD expects 32 bits on the RHS, but RHS's SIGNED generates 18 bits."
lint_off -rule WIDTH -file "*/rtl/cv32e40px_mult.sv" -match "Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits."
lint_off -rule WIDTH -file "*/rtl/cv32e40px_mult.sv" -match "Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SHIFTRS generates 17 bits."
lint_off -rule WIDTH -file "*/rtl/cv32e40px_int_controller.sv" -match "Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'CSR_MEIX_BIT' generates 32 bits."
lint_off -rule WIDTH -file "*/rtl/cv32e40px_int_controller.sv" -match "Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'CSR_MSIX_BIT' generates 32 bits."
lint_off -rule WIDTH -file "*/rtl/cv32e40px_int_controller.sv" -match "Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'CSR_MTIX_BIT' generates 32 bits."
lint_off -rule WIDTH -file "*/rtl/cv32e40px_int_controller.sv" -match "Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'CSR_MTIX_BIT' generates 32 bits."
lint_off -rule WIDTH -file "*/rtl/cv32e40px_decoder.sv" -match "Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h1' generates 1 bits."
lint_off -rule WIDTH -file "*/rtl/cv32e40px_decoder.sv" -match "Operator COND expects 32 bits on the Conditional False, but Conditional False's CONST '2'h3' generates 2 bits."
lint_off -rule WIDTH -file "*/rtl/cv32e40px_decoder.sv" -match "Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's COND generates 32 bits."
lint_off -rule WIDTH -file "*/rtl/cv32e40px_decoder.sv" -match "Operator COND expects 32 bits on the Conditional False, but Conditional False's CONST '2'h3' generates 2 bits."
lint_off -rule WIDTH -file "*/rtl/cv32e40px_decoder.sv" -match "Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's COND generates 32 bits."
lint_off -rule WIDTH -file "*/rtl/cv32e40px_decoder.sv" -match "Operator COND expects 32 bits on the Conditional False, but Conditional False's CONST '2'h3' generates 2 bits."
lint_off -rule WIDTH -file "*/rtl/cv32e40px_decoder.sv" -match "Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's COND generates 32 bits."
lint_off -rule WIDTH -file "*/rtl/cv32e40px_decoder.sv" -match "Operator COND expects 32 bits on the Conditional False, but Conditional False's CONST '2'h3' generates 2 bits."
lint_off -rule WIDTH -file "*/rtl/cv32e40px_decoder.sv" -match "Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's COND generates 32 bits."
lint_off -rule WIDTH -file "*/rtl/cv32e40px_decoder.sv" -match "Operator COND expects 32 bits on the Conditional False, but Conditional False's CONST '2'h3' generates 2 bits."
lint_off -rule WIDTH -file "*/rtl/cv32e40px_decoder.sv" -match "Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's COND generates 32 bits."
lint_off -rule WIDTH -file "*/rtl/cv32e40px_decoder.sv" -match "Operator COND expects 32 bits on the Conditional False, but Conditional False's CONST '2'h3' generates 2 bits."
lint_off -rule WIDTH -file "*/rtl/cv32e40px_decoder.sv" -match "Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's COND generates 32 bits."
lint_off -rule WIDTH -file "*/rtl/cv32e40px_decoder.sv" -match "Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's CONST '2'h0' generates 2 bits."
lint_off -rule WIDTH -file "*/rtl/cv32e40px_decoder.sv" -match "Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's CONST '2'h1' generates 2 bits."
lint_off -rule WIDTH -file "*/rtl/cv32e40px_decoder.sv" -match "Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's CONST '1'h1' generates 1 bits."
lint_off -rule WIDTH -file "*/rtl/cv32e40px_decoder.sv" -match "Logical operator IF expects 1 bit on the If, but If's SEL generates 2 bits."
lint_off -rule WIDTH -file "*/rtl/cv32e40px_decoder.sv" -match "Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's CONST '2'h1' generates 2 bits."
lint_off -rule WIDTH -file "*/rtl/cv32e40px_decoder.sv" -match "Logical operator IF expects 1 bit on the If, but If's SEL generates 4 bits."
lint_off -rule WIDTH -file "*/rtl/cv32e40px_decoder.sv" -match "Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's CONST '2'h0' generates 2 bits."
lint_off -rule WIDTH -file "*/rtl/cv32e40px_decoder.sv" -match "Logical operator IF expects 1 bit on the If, but If's SEL generates 4 bits."
lint_off -rule WIDTH -file "*/rtl/cv32e40px_decoder.sv" -match "Logical operator IF expects 1 bit on the If, but If's SEL generates 5 bits."
lint_off -rule WIDTH -file "*/rtl/cv32e40px_decoder.sv" -match "Operator COND expects 32 bits on the Conditional False, but Conditional False's CONST '2'h3' generates 2 bits."
lint_off -rule WIDTH -file "*/rtl/cv32e40px_decoder.sv" -match "Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's COND generates 32 bits."
lint_off -rule WIDTH -file "*/rtl/cv32e40px_decoder.sv" -match "Operator COND expects 32 bits on the Conditional False, but Conditional False's CONST '2'h3' generates 2 bits."
lint_off -rule WIDTH -file "*/rtl/cv32e40px_decoder.sv" -match "Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's COND generates 32 bits."
lint_off -rule WIDTH -file "*/rtl/cv32e40px_decoder.sv" -match "Operator COND expects 32 bits on the Conditional False, but Conditional False's CONST '2'h3' generates 2 bits."
lint_off -rule WIDTH -file "*/rtl/cv32e40px_decoder.sv" -match "Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's COND generates 32 bits."
lint_off -rule WIDTH -file "*/rtl/cv32e40px_decoder.sv" -match "Operator COND expects 32 bits on the Conditional False, but Conditional False's CONST '2'h3' generates 2 bits."
lint_off -rule WIDTH -file "*/rtl/cv32e40px_decoder.sv" -match "Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's COND generates 32 bits."
lint_off -rule WIDTH -file "*/rtl/cv32e40px_decoder.sv" -match "Operator COND expects 32 bits on the Conditional False, but Conditional False's CONST '2'h3' generates 2 bits."
lint_off -rule WIDTH -file "*/rtl/cv32e40px_decoder.sv" -match "Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's COND generates 32 bits."
lint_off -rule WIDTH -file "*/rtl/cv32e40px_decoder.sv" -match "Operator COND expects 32 bits on the Conditional False, but Conditional False's CONST '2'h3' generates 2 bits."
lint_off -rule WIDTH -file "*/rtl/cv32e40px_decoder.sv" -match "Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's COND generates 32 bits."
lint_off -rule WIDTH -file "*/rtl/cv32e40px_decoder.sv" -match "Operator COND expects 32 bits on the Conditional False, but Conditional False's CONST '2'h3' generates 2 bits."
lint_off -rule WIDTH -file "*/rtl/cv32e40px_decoder.sv" -match "Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's COND generates 32 bits."
lint_off -rule WIDTH -file "*/rtl/cv32e40px_decoder.sv" -match "Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's CONST '2'h0' generates 2 bits."
lint_off -rule WIDTH -file "*/rtl/cv32e40px_decoder.sv" -match "Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's CONST '2'h1' generates 2 bits."
lint_off -rule WIDTH -file "*/rtl/cv32e40px_decoder.sv" -match "Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's CONST '2'h2' generates 2 bits."
lint_off -rule WIDTH -file "*/rtl/cv32e40px_decoder.sv" -match "Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's CONST '2'h3' generates 2 bits."
lint_off -rule WIDTH -file "*/rtl/cv32e40px_decoder.sv" -match "Operator COND expects 32 bits on the Conditional False, but Conditional False's CONST '2'h3' generates 2 bits."
lint_off -rule WIDTH -file "*/rtl/cv32e40px_decoder.sv" -match "Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's COND generates 32 bits."
lint_off -rule WIDTH -file "*/rtl/cv32e40px_decoder.sv" -match "Operator COND expects 32 bits on the Conditional False, but Conditional False's CONST '2'h3' generates 2 bits."
lint_off -rule WIDTH -file "*/rtl/cv32e40px_decoder.sv" -match "Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's COND generates 32 bits."
lint_off -rule WIDTH -file "*/rtl/cv32e40px_decoder.sv" -match "Operator COND expects 32 bits on the Conditional False, but Conditional False's CONST '2'h3' generates 2 bits."
lint_off -rule WIDTH -file "*/rtl/cv32e40px_decoder.sv" -match "Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's COND generates 32 bits."
lint_off -rule WIDTH -file "*/rtl/cv32e40px_decoder.sv" -match "Operator COND expects 32 bits on the Conditional False, but Conditional False's CONST '2'h3' generates 2 bits."
lint_off -rule WIDTH -file "*/rtl/cv32e40px_decoder.sv" -match "Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's COND generates 32 bits."
lint_off -rule WIDTH -file "*/rtl/cv32e40px_decoder.sv" -match "Operator COND expects 32 bits on the Conditional False, but Conditional False's CONST '2'h3' generates 2 bits."
lint_off -rule WIDTH -file "*/rtl/cv32e40px_decoder.sv" -match "Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's COND generates 32 bits."
lint_off -rule WIDTH -file "*/rtl/cv32e40px_alu.sv" -match "Operator COND expects 32 bits on the Conditional True, but Conditional True's VARREF 'div_shift' generates 6 bits."
lint_off -rule WIDTH -file "*/rtl/cv32e40px_alu.sv" -match "Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 2 bits."
lint_off -rule WIDTH -file "*/rtl/cv32e40px_alu.sv" -match "Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's SHIFTRS generates 17 bits."
lint_off -rule WIDTH -file "*/rtl/cv32e40px_alu.sv" -match "Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's SHIFTRS generates 17 bits."
lint_off -rule WIDTH -file "*/rtl/cv32e40px_alu.sv" -match "Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's SHIFTRS generates 9 bits."
lint_off -rule WIDTH -file "*/rtl/cv32e40px_alu.sv" -match "Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's SHIFTRS generates 9 bits."
lint_off -rule WIDTH -file "*/rtl/cv32e40px_alu.sv" -match "Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's SHIFTRS generates 9 bits."
lint_off -rule WIDTH -file "*/rtl/cv32e40px_alu.sv" -match "Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's SHIFTRS generates 9 bits."
lint_off -rule WIDTH -file "*/rtl/cv32e40px_alu.sv" -match "Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's SHIFTR generates 64 bits."
lint_off -rule WIDTH -file "*/rtl/cv32e40px_id_stage.sv" -match "Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 5 bits."
lint_off -rule WIDTH -file "*/rtl/cv32e40px_id_stage.sv" -match "Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's CONST '5'h0' generates 5 bits."
lint_off -rule WIDTH -file "*/rtl/cv32e40px_cs_registers.sv" -match "Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'tinfo_types' generates 16 bits."
lint_off -rule UNUSED -file "*cv32e40px_*.sv" -match "*"
lint_off -rule CASEINCOMPLETE -file "*/rtl/cv32e40px_*.sv" -match "Case values*"
lint_off -rule UNOPTFLAT -file "*/rtl/cv32e40px_*.sv" -match "Signal unoptimizable: Feedback to clock or circular logic: '*'"
lint_off -rule IMPERFECTSCH -file "*/rtl/cv32e40px_*.sv" -match "Imperfect scheduling of variable: '*'"
lint_off -rule MULTIDRIVEN -file "*/rtl/cv32e40px_cs_registers.sv" -match "Signal has multiple driving blocks with different clocking: '*'*"
lint_off -rule VARHIDDEN -file "*/rtl/cv32e40px_cs_registers.sv" -match "Declaration of signal hides declaration in upper scope*"lint_off -rule WIDTH -file "*/rtl/cv32e40px_top.sv" -match "Logical operator GENIF expects 1 bit on the If, but If's VARREF 'FPU' generates 32 bits."
lint_off -rule WIDTHCONCAT -file "*/rtl/cv32e40px_fp_wrapper.sv" -match "Unsized numbers/parameters not allowed in concatenations."
lint_off -rule WIDTH -file "*/rtl/cv32e40px_register_file_ff.sv" -match "Logical operator COND expects 1 bit on the Conditional Test, but Conditional Test's VARREF 'FPU' generates 32 bits."
lint_off -rule WIDTH -file "*/rtl/cv32e40px_decoder.sv" -match "Logical operator LOGNOT expects 1 bit on the LHS, but LHS's VARREF 'FPU' generates 32 bits."
lint_off -rule WIDTH -file "*/rtl/cv32e40px_id_stage.sv" -match "Operator COND expects 15 bits on the Conditional True, but Conditional True's REPLICATE generates 11 bits."
lint_off -rule WIDTH -file "*/rtl/cv32e40px_fp_wrapper.sv" -match "Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'apu_flags_i' generates 15 bits."
lint_off -rule WIDTH -file "*/rtl/cv32e40px_id_stage.sv" -match "Logical operator LOGNOT expects 1 bit on the LHS, but LHS's VARREF 'COREV_PULP' generates 32 bits."
lint_off -rule WIDTH -file "*/rtl/cv32e40px_id_stage.sv" -match "Logical operator GENIF expects 1 bit on the If, but If's VARREF 'COREV_PULP' generates 32 bits."
lint_off -rule WIDTH -file "*/rtl/cv32e40px_cs_registers.sv" -match "Logical operator LOGOR expects 1 bit on the LHS, but LHS's VARREF 'COREV_PULP' generates 32 bits."
lint_off -rule WIDTH -file "*/rtl/cv32e40px_controller.sv" -match "Logical operator GENIF expects 1 bit on the If, but If's VARREF 'COREV_PULP' generates 32 bits."
lint_off -rule WIDTH -file "*/rtl/cv32e40px_prefetch_controller.sv" -match "Logical operator GENIF expects 1 bit on the If, but If's VARREF 'COREV_PULP' generates 32 bits."
lint_off -rule WIDTH -file "*/rtl/cv32e40px_hwloop_regs.sv" -match "Operator EQ expects 32 bits on the RHS, but RHS's VARREF 'hwlp_regid_i' generates 1 bits."
lint_off -rule WIDTH -file "*/rtl/cv32e40px_decoder.sv" -match "Logical operator IF expects 1 bit on the If, but If's VARREF 'COREV_PULP' generates 32 bits."
lint_off -rule WIDTH -file "*/rtl/cv32e40px_decoder.sv" -match "Logical operator LOGAND expects 1 bit on the LHS, but LHS's VARREF 'COREV_PULP' generates 32 bits."
lint_off -rule WIDTH -file "*/rtl/cv32e40px_decoder.sv" -match "Logical operator IF expects 1 bit on the If, but If's VARREF 'COREV_PULP' generates 32 bits."
lint_off -rule WIDTH -file "*/rtl/cv32e40px_decoder.sv" -match "Logical operator LOGNOT expects 1 bit on the LHS, but LHS's VARREF 'COREV_PULP' generates 32 bits."
lint_off -rule WIDTH -file "*/rtl/cv32e40px_controller.sv" -match "Logical operator COND expects 1 bit on the Conditional Test, but Conditional Test's VARREF 'COREV_PULP' generates 32 bits."
lint_off -rule WIDTH -file "*/rtl/cv32e40px_controller.sv" -match "Logical operator IF expects 1 bit on the If, but If's VARREF 'COREV_PULP' generates 32 bits."
lint_off -rule WIDTH -file "*/rtl/cv32e40px_cs_registers.sv" -match "Logical operator LOGNOT expects 1 bit on the LHS, but LHS's VARREF 'COREV_PULP' generates 32 bits."
lint_off -rule WIDTH -file "*/rtl/cv32e40px_decoder.sv" -match "Logical operator LOGAND expects 1 bit on the LHS, but LHS's VARREF 'FPU' generates 32 bits*"
lint_off -rule WIDTH -file "*/rtl/cv32e40px_controller.sv" -match "Logical operator LOGAND expects 1 bit on the LHS, but LHS's VARREF 'FPU' generates 32 bits.*"
lint_off -rule WIDTH -file "*/rtl/cv32e40px_cs_registers.sv" -match "Logical operator LOGOR expects 1 bit on the LHS, but LHS's VARREF 'FPU' generates 32 bits.*"
lint_off -rule LATCH -file "*/rtl/cv32e40px_id_stage.sv" -match "Latch inferred for signal*apu_read_regs*"
lint_off -rule WIDTH -file "*/rtl/cv32e40px_register_file_ff.sv" -match "Logical operator COND expects 1 bit on the Conditional Test*"
lint_off -rule WIDTH -file "*/rtl/cv32e40px_decoder.sv" -match "Logical operator LOGNOT expects 1 bit on the LHS*"
lint_off -rule WIDTH -file "*/rtl/cv32e40px_ex_stage.sv" -match "Logical operator LOGNOT expects 1 bit on the LHS*"
