User-defined configuration file (/Users/sudo/CodeProjects/Tufts/EECE0193/Final_Project/EXPERIMENTS/Input/Destiny/iso_area/LeakagePower/RRAM/64KB/64KB.cfg) is loaded

====================
DESIGN SPECIFICATION
====================
Design Target: Random Access Memory
Capacity   : 64KB
Data Width : 128Bits (16Bytes)

Searching for the best solution that is optimized for leakage power ...
Using cell file: ./cell_defs/RRAM.cell
numSolutions = 6809 / numDesigns = 218700

=============
   SUMMARY   
=============
Optimized for: Leakage
Memory Cell: RRAM (Memristor)
Cell Area (F^2)    : 4 (2Fx2F)
Cell Aspect Ratio  : 1
Cell Turned-On Resistance : 1Mohm
Cell Turned-Off Resistance: 10Mohm
Read Mode: Current-Sensing
  - Read Voltage: 0.4V
Reset Mode: Voltage
  - Reset Voltage: 2V
  - Reset Pulse: 10ns
Set Mode: Voltage
  - Set Voltage: 2V
  - Set Pulse: 10ns
Access Type: None Access Device

=============
CONFIGURATION
=============
Bank Organization: 8 x 32
 - Row Activation   : 1 / 8
 - Column Activation: 32 / 32
Mat Organization: 2 x 2
 - Row Activation   : 2 / 2
 - Column Activation: 2 / 2
 - Subarray Size    : 32 Rows x 16 Columns
Mux Level:
 - Senseamp Mux      : 16
 - Output Level-1 Mux: 1
 - Output Level-2 Mux: 1
Local Wire:
 - Wire Type : Local Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Global Wire:
 - Wire Type : Global Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Buffer Design Style: Latency-Optimized
=============
   RESULT
=============
Area:
 - Total Area = 618.967um x 316.574um = 195949um^2
 |--- Mat Area      = 77.3708um x 9.89294um = 765.425um^2   (0.518004%)
 |--- Subarray Area = 36.9391um x 4.94647um = 182.718um^2   (0.542492%)
 - Area Efficiency = 0.518004%
Timing:
 -  Read Latency = 1.78064ns
 |--- H-Tree Latency = 88.8095ps
 |--- Mat Latency    = 1.69183ns
    |--- Predecoder Latency = 117.292ps
    |--- Subarray Latency   = 1.57454ns
       |--- Row Decoder Latency = 71.985ps
       |--- Bitline Latency     = 0.139871ps,0ps,0ps
       |--- Senseamp Latency    = 1.45399ns
       |--- Mux Latency         = 48.4298ps
       |--- Precharge Latency   = 95.0758ps
       |--- Read Pulse   = 0ps
 - Write Latency = 20.245ns
 |--- H-Tree Latency = 44.4048ps
 |--- Mat Latency    = 20.2006ns
    |--- Predecoder Latency = 117.292ps
    |--- Subarray Latency   = 20.0833ns
       |--- Row Decoder Latency = 71.985ps
       |--- Charge Latency      = 29.5604ps
 - Read Bandwidth  = 10.0148GB/s
 - Write Bandwidth = 796.683MB/s
Power:
 -  Read Dynamic Energy = 40.4511pJ
 |--- H-Tree Dynamic Energy = 19.1299pJ
 |--- Mat Dynamic Energy    = 0.666289pJ per mat
    |--- Predecoder Dynamic Energy = 0.0239401pJ
    |--- Subarray Dynamic Energy   = 0.160587pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.00163678pJ
       |--- Mux Decoder Dynamic Energy = 0.00201282pJ
       |--- Bitline & Cell Read Energy = 0.000465276pJ
       |--- Senseamp Dynamic Energy    = 0.150363pJ
       |--- Mux Dynamic Energy         = 0.00051639pJ
       |--- Precharge Dynamic Energy   = 0.00559118pJ
 - Write Dynamic Energy = 414.153pJ
 |--- H-Tree Dynamic Energy = 19.1299pJ
 |--- Mat Dynamic Energy    = 12.3445pJ per mat
    |--- Predecoder Dynamic Energy = 0.0239401pJ
    |--- Subarray Dynamic Energy   = 3.08013pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.00163678pJ
       |--- Mux Decoder Dynamic Energy = 0.00201282pJ
       |--- Mux Dynamic Energy         = 0.00051639pJ
 - Leakage Power = 155.964uW
 |--- H-Tree Leakage Power     = 0pW
 |--- Mat Leakage Power        = 609.235nW per mat

Finished!
