TimeQuest Timing Analyzer report for VGA
Tue Aug 07 12:35:47 2018
Quartus II 32-bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'Escrever:Escrever|state.idle'
 13. Slow 1200mV 85C Model Setup: 'divisor_clock:divisor_clock|clk_out'
 14. Slow 1200mV 85C Model Setup: 'clk'
 15. Slow 1200mV 85C Model Hold: 'divisor_clock:divisor_clock|clk_out'
 16. Slow 1200mV 85C Model Hold: 'clk'
 17. Slow 1200mV 85C Model Hold: 'Escrever:Escrever|state.idle'
 18. Slow 1200mV 85C Model Minimum Pulse Width: 'divisor_clock:divisor_clock|clk_out'
 19. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 20. Slow 1200mV 85C Model Minimum Pulse Width: 'Escrever:Escrever|state.idle'
 21. Setup Times
 22. Hold Times
 23. Clock to Output Times
 24. Minimum Clock to Output Times
 25. Slow 1200mV 85C Model Metastability Report
 26. Slow 1200mV 0C Model Fmax Summary
 27. Slow 1200mV 0C Model Setup Summary
 28. Slow 1200mV 0C Model Hold Summary
 29. Slow 1200mV 0C Model Recovery Summary
 30. Slow 1200mV 0C Model Removal Summary
 31. Slow 1200mV 0C Model Minimum Pulse Width Summary
 32. Slow 1200mV 0C Model Setup: 'Escrever:Escrever|state.idle'
 33. Slow 1200mV 0C Model Setup: 'divisor_clock:divisor_clock|clk_out'
 34. Slow 1200mV 0C Model Setup: 'clk'
 35. Slow 1200mV 0C Model Hold: 'divisor_clock:divisor_clock|clk_out'
 36. Slow 1200mV 0C Model Hold: 'clk'
 37. Slow 1200mV 0C Model Hold: 'Escrever:Escrever|state.idle'
 38. Slow 1200mV 0C Model Minimum Pulse Width: 'divisor_clock:divisor_clock|clk_out'
 39. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 40. Slow 1200mV 0C Model Minimum Pulse Width: 'Escrever:Escrever|state.idle'
 41. Setup Times
 42. Hold Times
 43. Clock to Output Times
 44. Minimum Clock to Output Times
 45. Slow 1200mV 0C Model Metastability Report
 46. Fast 1200mV 0C Model Setup Summary
 47. Fast 1200mV 0C Model Hold Summary
 48. Fast 1200mV 0C Model Recovery Summary
 49. Fast 1200mV 0C Model Removal Summary
 50. Fast 1200mV 0C Model Minimum Pulse Width Summary
 51. Fast 1200mV 0C Model Setup: 'Escrever:Escrever|state.idle'
 52. Fast 1200mV 0C Model Setup: 'divisor_clock:divisor_clock|clk_out'
 53. Fast 1200mV 0C Model Setup: 'clk'
 54. Fast 1200mV 0C Model Hold: 'divisor_clock:divisor_clock|clk_out'
 55. Fast 1200mV 0C Model Hold: 'clk'
 56. Fast 1200mV 0C Model Hold: 'Escrever:Escrever|state.idle'
 57. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 58. Fast 1200mV 0C Model Minimum Pulse Width: 'divisor_clock:divisor_clock|clk_out'
 59. Fast 1200mV 0C Model Minimum Pulse Width: 'Escrever:Escrever|state.idle'
 60. Setup Times
 61. Hold Times
 62. Clock to Output Times
 63. Minimum Clock to Output Times
 64. Fast 1200mV 0C Model Metastability Report
 65. Multicorner Timing Analysis Summary
 66. Setup Times
 67. Hold Times
 68. Clock to Output Times
 69. Minimum Clock to Output Times
 70. Board Trace Model Assignments
 71. Input Transition Times
 72. Signal Integrity Metrics (Slow 1200mv 0c Model)
 73. Signal Integrity Metrics (Slow 1200mv 85c Model)
 74. Signal Integrity Metrics (Fast 1200mv 0c Model)
 75. Setup Transfers
 76. Hold Transfers
 77. Report TCCS
 78. Report RSKM
 79. Unconstrained Paths
 80. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; VGA                                                ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE10F17C8                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                   ;
+-------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------+
; Clock Name                          ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                 ;
+-------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------+
; clk                                 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                 ;
; divisor_clock:divisor_clock|clk_out ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisor_clock:divisor_clock|clk_out } ;
; Escrever:Escrever|state.idle        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Escrever:Escrever|state.idle }        ;
+-------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                  ;
+------------+-----------------+-------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                          ; Note                                           ;
+------------+-----------------+-------------------------------------+------------------------------------------------+
; 276.93 MHz ; 238.04 MHz      ; divisor_clock:divisor_clock|clk_out ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                          ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; Escrever:Escrever|state.idle        ; -3.241 ; -3.241        ;
; divisor_clock:divisor_clock|clk_out ; -2.611 ; -67.379       ;
; clk                                 ; -0.094 ; -0.094        ;
+-------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                           ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; divisor_clock:divisor_clock|clk_out ; -0.364 ; -0.676        ;
; clk                                 ; 0.040  ; 0.000         ;
; Escrever:Escrever|state.idle        ; 2.831  ; 0.000         ;
+-------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+--------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary            ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; divisor_clock:divisor_clock|clk_out ; -3.201 ; -75.485       ;
; clk                                 ; -3.000 ; -4.487        ;
; Escrever:Escrever|state.idle        ; 0.423  ; 0.000         ;
+-------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Escrever:Escrever|state.idle'                                                                                                                     ;
+--------+---------------------------------+------------------------+-------------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                ; Launch Clock                        ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------+-------------------------------------+------------------------------+--------------+------------+------------+
; -3.241 ; Escrever:Escrever|state.termina ; Escrever:Escrever|wren ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.idle ; 0.500        ; -1.791     ; 0.804      ;
+--------+---------------------------------+------------------------+-------------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'divisor_clock:divisor_clock|clk_out'                                                                                                                                                                                                                                                                                                   ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                                                                                               ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -2.611 ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|q_b[0] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.051     ; 3.476      ;
; -2.145 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 3.066      ;
; -2.145 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 3.066      ;
; -2.145 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 3.066      ;
; -2.145 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 3.066      ;
; -2.145 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 3.066      ;
; -2.145 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 3.066      ;
; -2.145 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 3.066      ;
; -2.145 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 3.066      ;
; -2.128 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 3.048      ;
; -2.103 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 3.024      ;
; -2.103 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 3.024      ;
; -2.103 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 3.024      ;
; -2.103 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 3.024      ;
; -2.103 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 3.024      ;
; -2.103 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 3.024      ;
; -2.103 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 3.024      ;
; -2.103 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 3.024      ;
; -2.059 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.979      ;
; -2.047 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.967      ;
; -2.047 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.967      ;
; -2.047 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.967      ;
; -2.047 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.967      ;
; -2.047 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.967      ;
; -2.047 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.967      ;
; -2.047 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.967      ;
; -2.047 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.967      ;
; -2.038 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.958      ;
; -2.018 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[0]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 2.939      ;
; -2.008 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 2.929      ;
; -2.008 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 2.929      ;
; -2.008 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 2.929      ;
; -2.008 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 2.929      ;
; -2.008 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 2.929      ;
; -2.008 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 2.929      ;
; -2.008 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 2.929      ;
; -2.008 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 2.929      ;
; -2.003 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.922      ;
; -2.000 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 2.921      ;
; -2.000 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 2.921      ;
; -2.000 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 2.921      ;
; -2.000 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 2.921      ;
; -2.000 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 2.921      ;
; -2.000 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 2.921      ;
; -2.000 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 2.921      ;
; -2.000 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 2.921      ;
; -1.991 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterX[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 2.912      ;
; -1.991 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.911      ;
; -1.983 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.903      ;
; -1.978 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[0]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 2.899      ;
; -1.976 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterX[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 2.897      ;
; -1.951 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterX[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 2.872      ;
; -1.947 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.867      ;
; -1.922 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[0]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.842      ;
; -1.910 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.830      ;
; -1.907 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.826      ;
; -1.895 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.815      ;
; -1.895 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterX[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.815      ;
; -1.892 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterX[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 2.813      ;
; -1.846 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[0]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 2.767      ;
; -1.838 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterX[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 2.759      ;
; -1.838 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[0]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 2.759      ;
; -1.834 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterX[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 2.755      ;
; -1.817 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.737      ;
; -1.816 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterX[0]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.736      ;
; -1.798 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 2.719      ;
; -1.798 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 2.719      ;
; -1.798 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 2.719      ;
; -1.798 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 2.719      ;
; -1.798 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 2.719      ;
; -1.798 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 2.719      ;
; -1.798 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 2.719      ;
; -1.798 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 2.719      ;
; -1.796 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.716      ;
; -1.781 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.701      ;
; -1.757 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.677      ;
; -1.756 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterX[0]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.676      ;
; -1.753 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; pixel[0]~reg0                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.394      ; 3.148      ;
; -1.743 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 2.664      ;
; -1.743 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 2.664      ;
; -1.743 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 2.664      ;
; -1.743 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 2.664      ;
; -1.743 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 2.664      ;
; -1.743 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 2.664      ;
; -1.743 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 2.664      ;
; -1.743 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 2.664      ;
; -1.727 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; pixel[0]~reg0                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.394      ; 3.122      ;
; -1.726 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.646      ;
; -1.717 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; pixel[1]~reg0                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.637      ;
; -1.714 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterX[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 2.635      ;
; -1.707 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; pixel[1]~reg0                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.627      ;
; -1.700 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterX[0]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.619      ;
; -1.692 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[11]                                                                                      ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.285      ; 2.978      ;
; -1.692 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[0]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.285      ; 2.978      ;
; -1.692 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[1]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.285      ; 2.978      ;
; -1.692 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[2]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.285      ; 2.978      ;
; -1.692 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[3]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.285      ; 2.978      ;
; -1.692 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[4]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.285      ; 2.978      ;
; -1.692 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[5]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.285      ; 2.978      ;
; -1.692 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[6]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.285      ; 2.978      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                              ;
+--------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; -0.094 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; clk         ; 0.500        ; 1.846      ; 2.692      ;
; 0.457  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; clk         ; 1.000        ; 1.846      ; 2.641      ;
+--------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'divisor_clock:divisor_clock|clk_out'                                                                                                                                                                                                                                    ;
+--------+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                                                                                        ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -0.364 ; Escrever:Escrever|state.idle          ; Escrever:Escrever|state.enviar_dado                                                                                            ; Escrever:Escrever|state.idle        ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 2.473      ; 2.592      ;
; -0.312 ; Escrever:Escrever|state.idle          ; Escrever:Escrever|state.idle                                                                                                   ; Escrever:Escrever|state.idle        ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 2.473      ; 2.644      ;
; 0.016  ; Escrever:Escrever|wren                ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_we_reg       ; Escrever:Escrever|state.idle        ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.182      ; 1.962      ;
; 0.074  ; Escrever:Escrever|state.idle          ; Escrever:Escrever|state.idle                                                                                                   ; Escrever:Escrever|state.idle        ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.473      ; 2.530      ;
; 0.102  ; Escrever:Escrever|wren                ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_datain_reg0  ; Escrever:Escrever|state.idle        ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.189      ; 2.055      ;
; 0.108  ; Escrever:Escrever|wren                ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_address_reg0 ; Escrever:Escrever|state.idle        ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.182      ; 2.054      ;
; 0.167  ; Escrever:Escrever|state.idle          ; Escrever:Escrever|state.enviar_dado                                                                                            ; Escrever:Escrever|state.idle        ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.473      ; 2.623      ;
; 0.453  ; hvsync_generator:hvsync|CounterY[0]   ; hvsync_generator:hvsync|CounterY[0]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 0.746      ;
; 0.500  ; Escrever:Escrever|state.enviar_dado   ; Escrever:Escrever|state.termina                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 0.794      ;
; 0.507  ; contador_end[11]                      ; contador_end[11]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 0.801      ;
; 0.728  ; hvsync_generator:hvsync|CounterX[9]   ; hvsync_generator:hvsync|inDisplayArea                                                                                          ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.021      ;
; 0.745  ; hvsync_generator:hvsync|CounterX[1]   ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.038      ;
; 0.746  ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|CounterY[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.039      ;
; 0.746  ; hvsync_generator:hvsync|CounterX[3]   ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.039      ;
; 0.747  ; hvsync_generator:hvsync|inDisplayArea ; pixel[1]~reg0                                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.040      ;
; 0.747  ; hvsync_generator:hvsync|CounterY[2]   ; hvsync_generator:hvsync|CounterY[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.040      ;
; 0.748  ; hvsync_generator:hvsync|CounterY[5]   ; hvsync_generator:hvsync|CounterY[5]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.041      ;
; 0.748  ; hvsync_generator:hvsync|CounterX[2]   ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.041      ;
; 0.749  ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|CounterY[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.042      ;
; 0.761  ; contador_end[3]                       ; contador_end[3]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.055      ;
; 0.762  ; contador_end[1]                       ; contador_end[1]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.056      ;
; 0.763  ; contador_end[10]                      ; contador_end[10]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.057      ;
; 0.763  ; contador_end[9]                       ; contador_end[9]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.057      ;
; 0.763  ; contador_end[8]                       ; contador_end[8]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.057      ;
; 0.763  ; contador_end[7]                       ; contador_end[7]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.057      ;
; 0.763  ; contador_end[5]                       ; contador_end[5]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.057      ;
; 0.763  ; contador_end[2]                       ; contador_end[2]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.057      ;
; 0.765  ; contador_end[6]                       ; contador_end[6]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.059      ;
; 0.765  ; contador_end[4]                       ; contador_end[4]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.059      ;
; 0.766  ; hvsync_generator:hvsync|CounterY[1]   ; hvsync_generator:hvsync|CounterY[1]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.059      ;
; 0.770  ; hvsync_generator:hvsync|CounterY[6]   ; hvsync_generator:hvsync|CounterY[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.063      ;
; 0.770  ; hvsync_generator:hvsync|CounterX[7]   ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.063      ;
; 0.771  ; hvsync_generator:hvsync|CounterY[8]   ; hvsync_generator:hvsync|CounterY[8]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.064      ;
; 0.773  ; hvsync_generator:hvsync|CounterY[7]   ; hvsync_generator:hvsync|CounterY[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.066      ;
; 0.773  ; hvsync_generator:hvsync|CounterX[4]   ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.066      ;
; 0.779  ; hvsync_generator:hvsync|CounterX[6]   ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.072      ;
; 0.779  ; contador_end[0]                       ; contador_end[0]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.073      ;
; 0.800  ; hvsync_generator:hvsync|inDisplayArea ; pixel[2]~reg0                                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.093      ;
; 0.850  ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|vga_VS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.143      ;
; 0.888  ; contador_end[3]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.030      ; 1.172      ;
; 0.888  ; contador_end[10]                      ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.030      ; 1.172      ;
; 0.889  ; contador_end[1]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.030      ; 1.173      ;
; 0.894  ; contador_end[6]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.030      ; 1.178      ;
; 0.899  ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|vga_VS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.192      ;
; 0.914  ; contador_end[4]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.030      ; 1.198      ;
; 0.924  ; contador_end[7]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.030      ; 1.208      ;
; 0.929  ; contador_end[5]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.030      ; 1.213      ;
; 0.932  ; hvsync_generator:hvsync|CounterX[8]   ; hvsync_generator:hvsync|vga_HS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.226      ;
; 0.941  ; contador_end[2]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.030      ; 1.225      ;
; 0.942  ; contador_end[0]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.030      ; 1.226      ;
; 0.945  ; contador_end[9]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.030      ; 1.229      ;
; 0.947  ; contador_end[11]                      ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.030      ; 1.231      ;
; 0.949  ; contador_end[8]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.030      ; 1.233      ;
; 0.958  ; hvsync_generator:hvsync|CounterY[0]   ; hvsync_generator:hvsync|CounterY[1]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.251      ;
; 1.034  ; hvsync_generator:hvsync|CounterY[2]   ; hvsync_generator:hvsync|vga_VS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.327      ;
; 1.038  ; hvsync_generator:hvsync|CounterX[7]   ; hvsync_generator:hvsync|vga_HS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.332      ;
; 1.047  ; hvsync_generator:hvsync|CounterX[8]   ; hvsync_generator:hvsync|inDisplayArea                                                                                          ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.340      ;
; 1.063  ; hvsync_generator:hvsync|CounterX[9]   ; hvsync_generator:hvsync|vga_HS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.357      ;
; 1.100  ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|CounterY[5]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.393      ;
; 1.100  ; hvsync_generator:hvsync|CounterX[1]   ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.393      ;
; 1.100  ; hvsync_generator:hvsync|CounterX[3]   ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.393      ;
; 1.101  ; hvsync_generator:hvsync|CounterY[2]   ; hvsync_generator:hvsync|CounterY[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.394      ;
; 1.108  ; hvsync_generator:hvsync|CounterX[0]   ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.401      ;
; 1.108  ; hvsync_generator:hvsync|CounterY[1]   ; hvsync_generator:hvsync|CounterY[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.401      ;
; 1.109  ; hvsync_generator:hvsync|CounterX[2]   ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.402      ;
; 1.109  ; hvsync_generator:hvsync|CounterY[5]   ; hvsync_generator:hvsync|CounterY[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.402      ;
; 1.110  ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|CounterY[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.403      ;
; 1.116  ; contador_end[1]                       ; contador_end[2]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.410      ;
; 1.116  ; contador_end[3]                       ; contador_end[4]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.410      ;
; 1.117  ; hvsync_generator:hvsync|CounterX[0]   ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.410      ;
; 1.117  ; hvsync_generator:hvsync|CounterY[1]   ; hvsync_generator:hvsync|CounterY[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.410      ;
; 1.117  ; contador_end[9]                       ; contador_end[10]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.411      ;
; 1.117  ; contador_end[7]                       ; contador_end[8]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.411      ;
; 1.117  ; contador_end[5]                       ; contador_end[6]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.411      ;
; 1.118  ; hvsync_generator:hvsync|CounterY[5]   ; hvsync_generator:hvsync|CounterY[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.411      ;
; 1.118  ; hvsync_generator:hvsync|CounterX[2]   ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.411      ;
; 1.119  ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|CounterY[5]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.412      ;
; 1.123  ; contador_end[0]                       ; contador_end[1]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.417      ;
; 1.124  ; contador_end[10]                      ; contador_end[11]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.418      ;
; 1.124  ; contador_end[2]                       ; contador_end[3]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.418      ;
; 1.124  ; contador_end[8]                       ; contador_end[9]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.418      ;
; 1.125  ; hvsync_generator:hvsync|CounterY[6]   ; hvsync_generator:hvsync|CounterY[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.418      ;
; 1.126  ; contador_end[6]                       ; contador_end[7]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.420      ;
; 1.126  ; contador_end[4]                       ; contador_end[5]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.420      ;
; 1.132  ; contador_end[0]                       ; contador_end[2]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.426      ;
; 1.133  ; contador_end[2]                       ; contador_end[4]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.427      ;
; 1.133  ; contador_end[8]                       ; contador_end[10]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.427      ;
; 1.134  ; hvsync_generator:hvsync|CounterY[7]   ; hvsync_generator:hvsync|CounterY[8]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.427      ;
; 1.135  ; contador_end[6]                       ; contador_end[8]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.429      ;
; 1.135  ; contador_end[4]                       ; contador_end[6]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.429      ;
; 1.140  ; hvsync_generator:hvsync|CounterX[6]   ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.433      ;
; 1.143  ; hvsync_generator:hvsync|CounterX[4]   ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.436      ;
; 1.146  ; hvsync_generator:hvsync|inDisplayArea ; pixel[0]~reg0                                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.576      ; 1.934      ;
; 1.189  ; hvsync_generator:hvsync|CounterX[9]   ; hvsync_generator:hvsync|CounterX[9]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.482      ;
; 1.194  ; hvsync_generator:hvsync|CounterY[1]   ; hvsync_generator:hvsync|vga_VS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.487      ;
; 1.231  ; hvsync_generator:hvsync|CounterX[1]   ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.524      ;
; 1.231  ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|CounterY[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.524      ;
; 1.232  ; hvsync_generator:hvsync|CounterY[2]   ; hvsync_generator:hvsync|CounterY[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.525      ;
; 1.233  ; hvsync_generator:hvsync|CounterX[5]   ; hvsync_generator:hvsync|vga_HS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.526      ;
; 1.240  ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|CounterY[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.533      ;
+--------+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                              ;
+-------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                             ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; 0.040 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; clk         ; 0.000        ; 1.914      ; 2.457      ;
; 0.593 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; clk         ; -0.500       ; 1.914      ; 2.510      ;
+-------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Escrever:Escrever|state.idle'                                                                                                                     ;
+-------+---------------------------------+------------------------+-------------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                ; Launch Clock                        ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+------------------------+-------------------------------------+------------------------------+--------------+------------+------------+
; 2.831 ; Escrever:Escrever|state.termina ; Escrever:Escrever|wren ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.idle ; -0.500       ; -1.641     ; 0.700      ;
+-------+---------------------------------+------------------------+-------------------------------------+------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'divisor_clock:divisor_clock|clk_out'                                                                                                                                                              ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                                                                                                                         ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|q_b[0]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|state.enviar_dado                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|state.idle                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|state.termina                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[0]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[10]                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[11]                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[1]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[2]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[3]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[4]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[5]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[6]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[7]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[8]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[9]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[0]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[1]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[2]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[3]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[4]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[5]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[6]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[7]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[8]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[9]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[0]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[1]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[2]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[3]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[4]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[5]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[6]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[7]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[8]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|inDisplayArea                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|vga_HS                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|vga_VS                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[0]~reg0                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[1]~reg0                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[2]~reg0                                                                                                                  ;
; 0.182  ; 0.417        ; 0.235          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.182  ; 0.417        ; 0.235          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_we_reg       ;
; 0.184  ; 0.419        ; 0.235          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 0.199  ; 0.434        ; 0.235          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|q_b[0]                          ;
; 0.200  ; 0.435        ; 0.235          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 0.248  ; 0.468        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[0]~reg0                                                                                                                  ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[0]                                                                                                                ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[10]                                                                                                               ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[11]                                                                                                               ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[1]                                                                                                                ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[2]                                                                                                                ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[3]                                                                                                                ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[4]                                                                                                                ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[5]                                                                                                                ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[6]                                                                                                                ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[7]                                                                                                                ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[8]                                                                                                                ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[9]                                                                                                                ;
; 0.269  ; 0.489        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|inDisplayArea                                                                                          ;
; 0.269  ; 0.489        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[1]~reg0                                                                                                                  ;
; 0.269  ; 0.489        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[2]~reg0                                                                                                                  ;
; 0.270  ; 0.490        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|state.enviar_dado                                                                                            ;
; 0.270  ; 0.490        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|state.idle                                                                                                   ;
; 0.270  ; 0.490        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|state.termina                                                                                                ;
; 0.270  ; 0.490        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[0]                                                                                            ;
; 0.270  ; 0.490        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[1]                                                                                            ;
; 0.270  ; 0.490        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[2]                                                                                            ;
; 0.270  ; 0.490        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[3]                                                                                            ;
; 0.270  ; 0.490        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[4]                                                                                            ;
; 0.270  ; 0.490        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[5]                                                                                            ;
; 0.270  ; 0.490        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[6]                                                                                            ;
; 0.270  ; 0.490        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[7]                                                                                            ;
; 0.270  ; 0.490        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[8]                                                                                            ;
; 0.270  ; 0.490        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[9]                                                                                            ;
; 0.270  ; 0.490        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[0]                                                                                            ;
; 0.270  ; 0.490        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[1]                                                                                            ;
; 0.270  ; 0.490        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[2]                                                                                            ;
; 0.270  ; 0.490        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[3]                                                                                            ;
; 0.270  ; 0.490        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[4]                                                                                            ;
; 0.270  ; 0.490        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[5]                                                                                            ;
; 0.270  ; 0.490        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[6]                                                                                            ;
; 0.270  ; 0.490        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[7]                                                                                            ;
; 0.270  ; 0.490        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[8]                                                                                            ;
; 0.270  ; 0.490        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|vga_HS                                                                                                 ;
; 0.270  ; 0.490        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|vga_VS                                                                                                 ;
; 0.322  ; 0.510        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|state.enviar_dado                                                                                            ;
; 0.322  ; 0.510        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|state.idle                                                                                                   ;
; 0.322  ; 0.510        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|state.termina                                                                                                ;
; 0.322  ; 0.510        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[0]                                                                                            ;
; 0.322  ; 0.510        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[1]                                                                                            ;
; 0.322  ; 0.510        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[2]                                                                                            ;
; 0.322  ; 0.510        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[3]                                                                                            ;
; 0.322  ; 0.510        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[4]                                                                                            ;
; 0.322  ; 0.510        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[5]                                                                                            ;
; 0.322  ; 0.510        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[6]                                                                                            ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; 0.260  ; 0.448        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; 0.331  ; 0.551        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; 0.399  ; 0.399        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; divisor_clock|clk_out|clk           ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                         ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                         ;
; 0.599  ; 0.599        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; divisor_clock|clk_out|clk           ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Escrever:Escrever|state.idle'                                                     ;
+-------+--------------+----------------+------------------+------------------------------+------------+------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                 ;
+-------+--------------+----------------+------------------+------------------------------+------------+------------------------+
; 0.423 ; 0.423        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.idle ; Rise       ; Escrever|wren|datac    ;
; 0.435 ; 0.435        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.idle ; Fall       ; Escrever:Escrever|wren ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.idle ; Rise       ; Escrever|state.idle|q  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.idle ; Rise       ; Escrever|state.idle|q  ;
; 0.563 ; 0.563        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.idle ; Fall       ; Escrever:Escrever|wren ;
; 0.575 ; 0.575        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.idle ; Rise       ; Escrever|wren|datac    ;
+-------+--------------+----------------+------------------+------------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; start     ; divisor_clock:divisor_clock|clk_out ; 3.983 ; 4.198 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+-----------+-------------------------------------+--------+--------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+--------+--------+------------+-------------------------------------+
; start     ; divisor_clock:divisor_clock|clk_out ; -3.281 ; -3.501 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
+-----------+-------------------------------------+--------+--------+------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; hsync_out ; divisor_clock:divisor_clock|clk_out ; 7.232 ; 7.329 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; pixel[*]  ; divisor_clock:divisor_clock|clk_out ; 8.146 ; 7.982 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[0] ; divisor_clock:divisor_clock|clk_out ; 8.146 ; 7.982 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[1] ; divisor_clock:divisor_clock|clk_out ; 7.512 ; 7.345 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[2] ; divisor_clock:divisor_clock|clk_out ; 7.573 ; 7.346 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; vsync_out ; divisor_clock:divisor_clock|clk_out ; 7.425 ; 7.607 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; hsync_out ; divisor_clock:divisor_clock|clk_out ; 6.950 ; 7.044 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; pixel[*]  ; divisor_clock:divisor_clock|clk_out ; 7.216 ; 7.055 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[0] ; divisor_clock:divisor_clock|clk_out ; 7.830 ; 7.671 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[1] ; divisor_clock:divisor_clock|clk_out ; 7.216 ; 7.055 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[2] ; divisor_clock:divisor_clock|clk_out ; 7.281 ; 7.061 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; vsync_out ; divisor_clock:divisor_clock|clk_out ; 7.135 ; 7.311 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                   ;
+------------+-----------------+-------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                          ; Note                                           ;
+------------+-----------------+-------------------------------------+------------------------------------------------+
; 305.34 MHz ; 238.04 MHz      ; divisor_clock:divisor_clock|clk_out ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                           ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; Escrever:Escrever|state.idle        ; -2.915 ; -2.915        ;
; divisor_clock:divisor_clock|clk_out ; -2.275 ; -59.559       ;
; clk                                 ; -0.034 ; -0.034        ;
+-------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                            ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; divisor_clock:divisor_clock|clk_out ; -0.290 ; -0.454        ;
; clk                                 ; 0.041  ; 0.000         ;
; Escrever:Escrever|state.idle        ; 2.631  ; 0.000         ;
+-------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary             ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; divisor_clock:divisor_clock|clk_out ; -3.201 ; -75.485       ;
; clk                                 ; -3.000 ; -4.487        ;
; Escrever:Escrever|state.idle        ; 0.437  ; 0.000         ;
+-------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Escrever:Escrever|state.idle'                                                                                                                      ;
+--------+---------------------------------+------------------------+-------------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                ; Launch Clock                        ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------+-------------------------------------+------------------------------+--------------+------------+------------+
; -2.915 ; Escrever:Escrever|state.termina ; Escrever:Escrever|wren ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.idle ; 0.500        ; -1.628     ; 0.732      ;
+--------+---------------------------------+------------------------+-------------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'divisor_clock:divisor_clock|clk_out'                                                                                                                                                                                                                                                                                                    ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                                                                                               ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -2.275 ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|q_b[0] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.042     ; 3.157      ;
; -1.918 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.848      ;
; -1.918 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.848      ;
; -1.918 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.848      ;
; -1.918 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.848      ;
; -1.918 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.848      ;
; -1.918 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.848      ;
; -1.918 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.848      ;
; -1.918 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.848      ;
; -1.893 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.823      ;
; -1.893 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.823      ;
; -1.893 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.823      ;
; -1.893 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.823      ;
; -1.893 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.823      ;
; -1.893 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.823      ;
; -1.893 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.823      ;
; -1.893 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.823      ;
; -1.875 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.804      ;
; -1.822 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.751      ;
; -1.822 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.751      ;
; -1.822 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.751      ;
; -1.822 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.751      ;
; -1.822 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.751      ;
; -1.822 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.751      ;
; -1.822 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.751      ;
; -1.822 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.751      ;
; -1.816 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.074     ; 2.744      ;
; -1.815 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.744      ;
; -1.791 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.721      ;
; -1.791 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.721      ;
; -1.791 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.721      ;
; -1.791 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.721      ;
; -1.791 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.721      ;
; -1.791 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.721      ;
; -1.791 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.721      ;
; -1.791 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.721      ;
; -1.785 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.714      ;
; -1.785 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.715      ;
; -1.785 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.715      ;
; -1.785 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.715      ;
; -1.785 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.715      ;
; -1.785 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.715      ;
; -1.785 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.715      ;
; -1.785 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.715      ;
; -1.785 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.715      ;
; -1.780 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[0]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.710      ;
; -1.779 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.708      ;
; -1.758 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterX[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.688      ;
; -1.755 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[0]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.685      ;
; -1.740 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.669      ;
; -1.738 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterX[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.668      ;
; -1.733 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterX[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.663      ;
; -1.667 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[0]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.596      ;
; -1.666 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterX[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.595      ;
; -1.657 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.586      ;
; -1.640 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.569      ;
; -1.636 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[0]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.566      ;
; -1.635 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterX[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.565      ;
; -1.630 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[0]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.560      ;
; -1.629 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterX[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.559      ;
; -1.624 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.074     ; 2.552      ;
; -1.618 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterX[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.548      ;
; -1.616 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.545      ;
; -1.615 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.545      ;
; -1.615 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.545      ;
; -1.615 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.545      ;
; -1.615 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.545      ;
; -1.615 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.545      ;
; -1.615 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.545      ;
; -1.615 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.545      ;
; -1.615 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.545      ;
; -1.609 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.538      ;
; -1.587 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.516      ;
; -1.585 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterX[0]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.514      ;
; -1.574 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; pixel[1]~reg0                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.074     ; 2.502      ;
; -1.563 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; pixel[1]~reg0                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.074     ; 2.491      ;
; -1.552 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.481      ;
; -1.550 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterX[0]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.479      ;
; -1.541 ; hvsync_generator:hvsync|CounterY[7]                                                                                            ; pixel[1]~reg0                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.075     ; 2.468      ;
; -1.534 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[11]                                                                                      ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.283      ; 2.819      ;
; -1.534 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[0]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.283      ; 2.819      ;
; -1.534 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[1]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.283      ; 2.819      ;
; -1.534 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[2]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.283      ; 2.819      ;
; -1.534 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[3]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.283      ; 2.819      ;
; -1.534 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[4]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.283      ; 2.819      ;
; -1.534 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[5]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.283      ; 2.819      ;
; -1.534 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[6]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.283      ; 2.819      ;
; -1.534 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[7]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.283      ; 2.819      ;
; -1.534 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[8]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.283      ; 2.819      ;
; -1.534 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[9]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.283      ; 2.819      ;
; -1.534 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[10]                                                                                      ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.283      ; 2.819      ;
; -1.530 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.460      ;
; -1.530 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.460      ;
; -1.530 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.460      ;
; -1.530 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.460      ;
; -1.530 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.460      ;
; -1.530 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.460      ;
; -1.530 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.460      ;
; -1.530 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.460      ;
; -1.526 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.455      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                               ;
+--------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; -0.034 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; clk         ; 0.500        ; 1.726      ; 2.492      ;
; 0.499  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; clk         ; 1.000        ; 1.726      ; 2.459      ;
+--------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'divisor_clock:divisor_clock|clk_out'                                                                                                                                                                                                                                     ;
+--------+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                                                                                        ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -0.290 ; Escrever:Escrever|state.idle          ; Escrever:Escrever|state.enviar_dado                                                                                            ; Escrever:Escrever|state.idle        ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 2.244      ; 2.399      ;
; -0.164 ; Escrever:Escrever|state.idle          ; Escrever:Escrever|state.idle                                                                                                   ; Escrever:Escrever|state.idle        ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 2.244      ; 2.525      ;
; 0.062  ; Escrever:Escrever|state.idle          ; Escrever:Escrever|state.idle                                                                                                   ; Escrever:Escrever|state.idle        ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.244      ; 2.251      ;
; 0.062  ; Escrever:Escrever|wren                ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_we_reg       ; Escrever:Escrever|state.idle        ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 1.969      ; 1.771      ;
; 0.138  ; Escrever:Escrever|wren                ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_datain_reg0  ; Escrever:Escrever|state.idle        ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 1.975      ; 1.853      ;
; 0.141  ; Escrever:Escrever|wren                ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_address_reg0 ; Escrever:Escrever|state.idle        ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 1.969      ; 1.850      ;
; 0.236  ; Escrever:Escrever|state.idle          ; Escrever:Escrever|state.enviar_dado                                                                                            ; Escrever:Escrever|state.idle        ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.244      ; 2.425      ;
; 0.401  ; hvsync_generator:hvsync|CounterY[0]   ; hvsync_generator:hvsync|CounterY[0]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 0.669      ;
; 0.468  ; contador_end[11]                      ; contador_end[11]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 0.736      ;
; 0.469  ; Escrever:Escrever|state.enviar_dado   ; Escrever:Escrever|state.termina                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 0.737      ;
; 0.674  ; hvsync_generator:hvsync|CounterX[9]   ; hvsync_generator:hvsync|inDisplayArea                                                                                          ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.941      ;
; 0.693  ; hvsync_generator:hvsync|CounterX[1]   ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 0.961      ;
; 0.695  ; hvsync_generator:hvsync|inDisplayArea ; pixel[1]~reg0                                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 0.963      ;
; 0.695  ; hvsync_generator:hvsync|CounterY[2]   ; hvsync_generator:hvsync|CounterY[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 0.963      ;
; 0.695  ; hvsync_generator:hvsync|CounterX[3]   ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 0.963      ;
; 0.696  ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|CounterY[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 0.964      ;
; 0.698  ; hvsync_generator:hvsync|CounterY[5]   ; hvsync_generator:hvsync|CounterY[5]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 0.966      ;
; 0.698  ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|CounterY[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 0.966      ;
; 0.698  ; hvsync_generator:hvsync|CounterX[2]   ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 0.966      ;
; 0.706  ; contador_end[3]                       ; contador_end[3]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 0.974      ;
; 0.707  ; contador_end[2]                       ; contador_end[2]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 0.975      ;
; 0.708  ; contador_end[10]                      ; contador_end[10]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 0.976      ;
; 0.708  ; contador_end[9]                       ; contador_end[9]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 0.976      ;
; 0.708  ; contador_end[8]                       ; contador_end[8]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 0.976      ;
; 0.708  ; contador_end[1]                       ; contador_end[1]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 0.976      ;
; 0.709  ; contador_end[7]                       ; contador_end[7]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 0.977      ;
; 0.709  ; contador_end[5]                       ; contador_end[5]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 0.977      ;
; 0.712  ; contador_end[6]                       ; contador_end[6]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 0.980      ;
; 0.712  ; contador_end[4]                       ; contador_end[4]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 0.980      ;
; 0.713  ; hvsync_generator:hvsync|CounterY[6]   ; hvsync_generator:hvsync|CounterY[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 0.981      ;
; 0.715  ; hvsync_generator:hvsync|CounterY[8]   ; hvsync_generator:hvsync|CounterY[8]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 0.983      ;
; 0.715  ; hvsync_generator:hvsync|CounterX[7]   ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 0.983      ;
; 0.718  ; hvsync_generator:hvsync|CounterY[7]   ; hvsync_generator:hvsync|CounterY[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 0.986      ;
; 0.718  ; hvsync_generator:hvsync|CounterY[1]   ; hvsync_generator:hvsync|CounterY[1]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 0.986      ;
; 0.719  ; hvsync_generator:hvsync|CounterX[4]   ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 0.987      ;
; 0.724  ; hvsync_generator:hvsync|CounterX[6]   ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 0.992      ;
; 0.728  ; contador_end[0]                       ; contador_end[0]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 0.996      ;
; 0.745  ; hvsync_generator:hvsync|inDisplayArea ; pixel[2]~reg0                                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.013      ;
; 0.794  ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|vga_VS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.062      ;
; 0.827  ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|vga_VS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.095      ;
; 0.845  ; hvsync_generator:hvsync|CounterX[8]   ; hvsync_generator:hvsync|vga_HS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.074      ; 1.114      ;
; 0.848  ; contador_end[3]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; -0.009     ; 1.069      ;
; 0.848  ; contador_end[10]                      ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; -0.009     ; 1.069      ;
; 0.849  ; contador_end[1]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; -0.009     ; 1.070      ;
; 0.852  ; hvsync_generator:hvsync|CounterY[0]   ; hvsync_generator:hvsync|CounterY[1]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.120      ;
; 0.854  ; contador_end[6]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; -0.009     ; 1.075      ;
; 0.873  ; contador_end[4]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; -0.009     ; 1.094      ;
; 0.881  ; contador_end[7]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; -0.009     ; 1.102      ;
; 0.887  ; contador_end[5]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; -0.009     ; 1.108      ;
; 0.895  ; contador_end[2]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; -0.009     ; 1.116      ;
; 0.896  ; contador_end[0]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; -0.009     ; 1.117      ;
; 0.900  ; contador_end[9]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; -0.009     ; 1.121      ;
; 0.901  ; contador_end[11]                      ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; -0.009     ; 1.122      ;
; 0.902  ; contador_end[8]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; -0.009     ; 1.123      ;
; 0.930  ; hvsync_generator:hvsync|CounterX[8]   ; hvsync_generator:hvsync|inDisplayArea                                                                                          ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 1.197      ;
; 0.949  ; hvsync_generator:hvsync|CounterX[7]   ; hvsync_generator:hvsync|vga_HS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.074      ; 1.218      ;
; 0.966  ; hvsync_generator:hvsync|CounterY[2]   ; hvsync_generator:hvsync|vga_VS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.234      ;
; 0.976  ; hvsync_generator:hvsync|CounterX[9]   ; hvsync_generator:hvsync|vga_HS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.074      ; 1.245      ;
; 1.012  ; hvsync_generator:hvsync|CounterX[0]   ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.280      ;
; 1.014  ; hvsync_generator:hvsync|CounterY[1]   ; hvsync_generator:hvsync|CounterY[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.282      ;
; 1.015  ; hvsync_generator:hvsync|CounterX[1]   ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.283      ;
; 1.017  ; hvsync_generator:hvsync|CounterX[2]   ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.285      ;
; 1.017  ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|CounterY[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.285      ;
; 1.017  ; hvsync_generator:hvsync|CounterY[5]   ; hvsync_generator:hvsync|CounterY[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.285      ;
; 1.019  ; hvsync_generator:hvsync|CounterY[2]   ; hvsync_generator:hvsync|CounterY[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.287      ;
; 1.019  ; hvsync_generator:hvsync|CounterX[3]   ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.287      ;
; 1.020  ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|CounterY[5]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.288      ;
; 1.026  ; contador_end[2]                       ; contador_end[3]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.294      ;
; 1.026  ; contador_end[0]                       ; contador_end[1]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.294      ;
; 1.027  ; hvsync_generator:hvsync|CounterX[0]   ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.295      ;
; 1.027  ; contador_end[10]                      ; contador_end[11]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.295      ;
; 1.027  ; contador_end[8]                       ; contador_end[9]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.295      ;
; 1.028  ; contador_end[3]                       ; contador_end[4]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.296      ;
; 1.029  ; hvsync_generator:hvsync|CounterY[1]   ; hvsync_generator:hvsync|CounterY[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.297      ;
; 1.030  ; contador_end[6]                       ; contador_end[7]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.298      ;
; 1.030  ; contador_end[4]                       ; contador_end[5]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.298      ;
; 1.032  ; hvsync_generator:hvsync|CounterY[5]   ; hvsync_generator:hvsync|CounterY[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.300      ;
; 1.032  ; hvsync_generator:hvsync|CounterX[2]   ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.300      ;
; 1.032  ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|CounterY[5]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.300      ;
; 1.032  ; contador_end[1]                       ; contador_end[2]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.300      ;
; 1.032  ; contador_end[9]                       ; contador_end[10]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.300      ;
; 1.033  ; contador_end[7]                       ; contador_end[8]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.301      ;
; 1.033  ; contador_end[5]                       ; contador_end[6]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.301      ;
; 1.035  ; hvsync_generator:hvsync|CounterY[6]   ; hvsync_generator:hvsync|CounterY[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.303      ;
; 1.037  ; hvsync_generator:hvsync|inDisplayArea ; pixel[0]~reg0                                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.539      ; 1.771      ;
; 1.037  ; hvsync_generator:hvsync|CounterY[7]   ; hvsync_generator:hvsync|CounterY[8]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.305      ;
; 1.041  ; contador_end[2]                       ; contador_end[4]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.309      ;
; 1.041  ; contador_end[0]                       ; contador_end[2]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.309      ;
; 1.042  ; contador_end[8]                       ; contador_end[10]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.310      ;
; 1.043  ; hvsync_generator:hvsync|CounterX[6]   ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.311      ;
; 1.046  ; contador_end[6]                       ; contador_end[8]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.314      ;
; 1.046  ; contador_end[4]                       ; contador_end[6]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.314      ;
; 1.053  ; hvsync_generator:hvsync|CounterX[4]   ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.321      ;
; 1.097  ; hvsync_generator:hvsync|CounterX[9]   ; hvsync_generator:hvsync|CounterX[9]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.365      ;
; 1.099  ; hvsync_generator:hvsync|CounterY[1]   ; hvsync_generator:hvsync|vga_VS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.367      ;
; 1.106  ; hvsync_generator:hvsync|CounterX[5]   ; hvsync_generator:hvsync|vga_HS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.374      ;
; 1.111  ; hvsync_generator:hvsync|CounterX[1]   ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.379      ;
; 1.116  ; hvsync_generator:hvsync|CounterY[2]   ; hvsync_generator:hvsync|CounterY[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.384      ;
; 1.117  ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|CounterY[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.385      ;
; 1.121  ; contador_end[3]                       ; contador_end[5]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.389      ;
+--------+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                               ;
+-------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                             ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; 0.041 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; clk         ; 0.000        ; 1.787      ; 2.293      ;
; 0.572 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; clk         ; -0.500       ; 1.787      ; 2.324      ;
+-------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Escrever:Escrever|state.idle'                                                                                                                      ;
+-------+---------------------------------+------------------------+-------------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                ; Launch Clock                        ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+------------------------+-------------------------------------+------------------------------+--------------+------------+------------+
; 2.631 ; Escrever:Escrever|state.termina ; Escrever:Escrever|wren ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.idle ; -0.500       ; -1.493     ; 0.648      ;
+-------+---------------------------------+------------------------+-------------------------------------+------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'divisor_clock:divisor_clock|clk_out'                                                                                                                                                               ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                                                                                                                         ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|q_b[0]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|state.enviar_dado                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|state.idle                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|state.termina                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[0]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[10]                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[11]                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[1]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[2]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[3]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[4]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[5]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[6]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[7]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[8]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[9]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[0]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[1]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[2]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[3]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[4]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[5]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[6]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[7]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[8]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[9]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[0]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[1]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[2]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[3]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[4]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[5]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[6]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[7]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[8]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|inDisplayArea                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|vga_HS                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|vga_VS                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[0]~reg0                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[1]~reg0                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[2]~reg0                                                                                                                  ;
; 0.180  ; 0.410        ; 0.230          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.180  ; 0.410        ; 0.230          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_we_reg       ;
; 0.182  ; 0.412        ; 0.230          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 0.198  ; 0.428        ; 0.230          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|q_b[0]                          ;
; 0.198  ; 0.428        ; 0.230          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 0.218  ; 0.434        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[0]                                                                                                                ;
; 0.218  ; 0.434        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[10]                                                                                                               ;
; 0.218  ; 0.434        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[11]                                                                                                               ;
; 0.218  ; 0.434        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[1]                                                                                                                ;
; 0.218  ; 0.434        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[2]                                                                                                                ;
; 0.218  ; 0.434        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[3]                                                                                                                ;
; 0.218  ; 0.434        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[4]                                                                                                                ;
; 0.218  ; 0.434        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[5]                                                                                                                ;
; 0.218  ; 0.434        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[6]                                                                                                                ;
; 0.218  ; 0.434        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[7]                                                                                                                ;
; 0.218  ; 0.434        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[8]                                                                                                                ;
; 0.218  ; 0.434        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[9]                                                                                                                ;
; 0.219  ; 0.435        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[0]~reg0                                                                                                                  ;
; 0.262  ; 0.478        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|state.enviar_dado                                                                                            ;
; 0.262  ; 0.478        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|state.idle                                                                                                   ;
; 0.262  ; 0.478        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|state.termina                                                                                                ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[0]                                                                                            ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[1]                                                                                            ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[2]                                                                                            ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[3]                                                                                            ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[4]                                                                                            ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[5]                                                                                            ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[6]                                                                                            ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[7]                                                                                            ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[8]                                                                                            ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[9]                                                                                            ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[0]                                                                                            ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[1]                                                                                            ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[2]                                                                                            ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[3]                                                                                            ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[4]                                                                                            ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[5]                                                                                            ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[6]                                                                                            ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[7]                                                                                            ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[8]                                                                                            ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|vga_HS                                                                                                 ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|vga_VS                                                                                                 ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|inDisplayArea                                                                                          ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[1]~reg0                                                                                                                  ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[2]~reg0                                                                                                                  ;
; 0.333  ; 0.517        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[0]                                                                                            ;
; 0.333  ; 0.517        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[1]                                                                                            ;
; 0.333  ; 0.517        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[2]                                                                                            ;
; 0.333  ; 0.517        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[3]                                                                                            ;
; 0.333  ; 0.517        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[4]                                                                                            ;
; 0.333  ; 0.517        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[5]                                                                                            ;
; 0.333  ; 0.517        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[6]                                                                                            ;
; 0.333  ; 0.517        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[7]                                                                                            ;
; 0.333  ; 0.517        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[8]                                                                                            ;
; 0.333  ; 0.517        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[9]                                                                                            ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; 0.248  ; 0.432        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; 0.352  ; 0.568        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; divisor_clock|clk_out|clk           ;
; 0.475  ; 0.475        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                         ;
; 0.525  ; 0.525        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                         ;
; 0.619  ; 0.619        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; divisor_clock|clk_out|clk           ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Escrever:Escrever|state.idle'                                                      ;
+-------+--------------+----------------+------------------+------------------------------+------------+------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                 ;
+-------+--------------+----------------+------------------+------------------------------+------------+------------------------+
; 0.437 ; 0.437        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.idle ; Rise       ; Escrever|wren|datac    ;
; 0.459 ; 0.459        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.idle ; Fall       ; Escrever:Escrever|wren ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.idle ; Rise       ; Escrever|state.idle|q  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.idle ; Rise       ; Escrever|state.idle|q  ;
; 0.540 ; 0.540        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.idle ; Fall       ; Escrever:Escrever|wren ;
; 0.560 ; 0.560        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.idle ; Rise       ; Escrever|wren|datac    ;
+-------+--------------+----------------+------------------+------------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; start     ; divisor_clock:divisor_clock|clk_out ; 3.596 ; 3.725 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+-----------+-------------------------------------+--------+--------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+--------+--------+------------+-------------------------------------+
; start     ; divisor_clock:divisor_clock|clk_out ; -2.955 ; -3.090 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
+-----------+-------------------------------------+--------+--------+------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; hsync_out ; divisor_clock:divisor_clock|clk_out ; 6.472 ; 6.702 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; pixel[*]  ; divisor_clock:divisor_clock|clk_out ; 7.460 ; 7.183 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[0] ; divisor_clock:divisor_clock|clk_out ; 7.460 ; 7.183 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[1] ; divisor_clock:divisor_clock|clk_out ; 6.869 ; 6.580 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[2] ; divisor_clock:divisor_clock|clk_out ; 6.927 ; 6.592 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; vsync_out ; divisor_clock:divisor_clock|clk_out ; 6.646 ; 6.973 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; hsync_out ; divisor_clock:divisor_clock|clk_out ; 6.200 ; 6.422 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; pixel[*]  ; divisor_clock:divisor_clock|clk_out ; 6.579 ; 6.301 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[0] ; divisor_clock:divisor_clock|clk_out ; 7.149 ; 6.882 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[1] ; divisor_clock:divisor_clock|clk_out ; 6.579 ; 6.301 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[2] ; divisor_clock:divisor_clock|clk_out ; 6.639 ; 6.315 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; vsync_out ; divisor_clock:divisor_clock|clk_out ; 6.367 ; 6.683 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                           ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; Escrever:Escrever|state.idle        ; -1.150 ; -1.150        ;
; divisor_clock:divisor_clock|clk_out ; -0.351 ; -7.345        ;
; clk                                 ; 0.299  ; 0.000         ;
+-------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                            ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; divisor_clock:divisor_clock|clk_out ; -0.289 ; -0.532        ;
; clk                                 ; -0.073 ; -0.073        ;
; Escrever:Escrever|state.idle        ; 1.530  ; 0.000         ;
+-------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary             ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; clk                                 ; -3.000 ; -4.042        ;
; divisor_clock:divisor_clock|clk_out ; -1.000 ; -45.000       ;
; Escrever:Escrever|state.idle        ; 0.456  ; 0.000         ;
+-------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Escrever:Escrever|state.idle'                                                                                                                      ;
+--------+---------------------------------+------------------------+-------------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                ; Launch Clock                        ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------+-------------------------------------+------------------------------+--------------+------------+------------+
; -1.150 ; Escrever:Escrever|state.termina ; Escrever:Escrever|wren ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.idle ; 0.500        ; -0.821     ; 0.336      ;
+--------+---------------------------------+------------------------+-------------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'divisor_clock:divisor_clock|clk_out'                                                                                                                                                                                                                                                                                                    ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                                                                                               ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -0.351 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.302      ;
; -0.351 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.302      ;
; -0.351 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.302      ;
; -0.351 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.302      ;
; -0.351 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.302      ;
; -0.351 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.302      ;
; -0.351 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.302      ;
; -0.351 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.302      ;
; -0.329 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.279      ;
; -0.325 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.275      ;
; -0.325 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.275      ;
; -0.325 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.275      ;
; -0.325 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.275      ;
; -0.325 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.275      ;
; -0.325 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.275      ;
; -0.325 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.275      ;
; -0.325 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.275      ;
; -0.320 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.270      ;
; -0.319 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.038     ; 1.268      ;
; -0.314 ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|q_b[0] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.021     ; 1.248      ;
; -0.304 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.255      ;
; -0.304 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.255      ;
; -0.304 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.255      ;
; -0.304 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.255      ;
; -0.304 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.255      ;
; -0.304 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.255      ;
; -0.304 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.255      ;
; -0.304 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.255      ;
; -0.284 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[0]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.234      ;
; -0.283 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.233      ;
; -0.282 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterX[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.233      ;
; -0.282 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.232      ;
; -0.282 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[0]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.233      ;
; -0.275 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.038     ; 1.224      ;
; -0.275 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterX[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.226      ;
; -0.272 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterX[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.222      ;
; -0.265 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.215      ;
; -0.262 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterX[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.213      ;
; -0.255 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.205      ;
; -0.250 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.201      ;
; -0.250 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.201      ;
; -0.250 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.201      ;
; -0.250 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.201      ;
; -0.250 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.201      ;
; -0.250 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.201      ;
; -0.250 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.201      ;
; -0.250 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.201      ;
; -0.247 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[0]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.198      ;
; -0.245 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.196      ;
; -0.245 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.196      ;
; -0.245 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.196      ;
; -0.245 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.196      ;
; -0.245 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.196      ;
; -0.245 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.196      ;
; -0.245 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.196      ;
; -0.245 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.196      ;
; -0.242 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.192      ;
; -0.235 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterX[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.186      ;
; -0.227 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.177      ;
; -0.217 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.167      ;
; -0.211 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterX[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.162      ;
; -0.199 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.149      ;
; -0.197 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; pixel[1]~reg0                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.038     ; 1.146      ;
; -0.197 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterX[0]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.147      ;
; -0.194 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterX[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.145      ;
; -0.192 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[0]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.143      ;
; -0.192 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[0]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.143      ;
; -0.189 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[11]                                                                                      ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.101      ; 1.277      ;
; -0.189 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[0]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.101      ; 1.277      ;
; -0.189 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[1]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.101      ; 1.277      ;
; -0.189 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[2]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.101      ; 1.277      ;
; -0.189 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[3]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.101      ; 1.277      ;
; -0.189 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[4]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.101      ; 1.277      ;
; -0.189 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[5]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.101      ; 1.277      ;
; -0.189 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[6]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.101      ; 1.277      ;
; -0.189 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[7]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.101      ; 1.277      ;
; -0.189 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[8]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.101      ; 1.277      ;
; -0.189 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[9]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.101      ; 1.277      ;
; -0.189 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[10]                                                                                      ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.101      ; 1.277      ;
; -0.183 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; pixel[1]~reg0                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.038     ; 1.132      ;
; -0.182 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterX[0]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.038     ; 1.131      ;
; -0.175 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[11]                                                                                      ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.101      ; 1.263      ;
; -0.175 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[0]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.101      ; 1.263      ;
; -0.175 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[1]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.101      ; 1.263      ;
; -0.175 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[2]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.101      ; 1.263      ;
; -0.175 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[3]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.101      ; 1.263      ;
; -0.175 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[4]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.101      ; 1.263      ;
; -0.175 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[5]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.101      ; 1.263      ;
; -0.175 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[6]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.101      ; 1.263      ;
; -0.175 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[7]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.101      ; 1.263      ;
; -0.175 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[8]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.101      ; 1.263      ;
; -0.175 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[9]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.101      ; 1.263      ;
; -0.175 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[10]                                                                                      ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.101      ; 1.263      ;
; -0.174 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.124      ;
; -0.174 ; hvsync_generator:hvsync|CounterY[7]                                                                                            ; pixel[1]~reg0                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.039     ; 1.122      ;
; -0.166 ; hvsync_generator:hvsync|CounterY[7]                                                                                            ; contador_end[11]                                                                                      ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.100      ; 1.253      ;
; -0.166 ; hvsync_generator:hvsync|CounterY[7]                                                                                            ; contador_end[0]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.100      ; 1.253      ;
; -0.166 ; hvsync_generator:hvsync|CounterY[7]                                                                                            ; contador_end[1]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.100      ; 1.253      ;
; -0.166 ; hvsync_generator:hvsync|CounterY[7]                                                                                            ; contador_end[2]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.100      ; 1.253      ;
; -0.166 ; hvsync_generator:hvsync|CounterY[7]                                                                                            ; contador_end[3]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.100      ; 1.253      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                              ;
+-------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                             ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; 0.299 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; clk         ; 0.500        ; 0.815      ; 1.098      ;
; 0.826 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; clk         ; 1.000        ; 0.815      ; 1.071      ;
+-------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'divisor_clock:divisor_clock|clk_out'                                                                                                                                                                                                                                     ;
+--------+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                                                                                        ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -0.289 ; Escrever:Escrever|state.idle          ; Escrever:Escrever|state.idle                                                                                                   ; Escrever:Escrever|state.idle        ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 1.112      ; 1.022      ;
; -0.243 ; Escrever:Escrever|state.idle          ; Escrever:Escrever|state.enviar_dado                                                                                            ; Escrever:Escrever|state.idle        ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 1.112      ; 1.068      ;
; 0.186  ; hvsync_generator:hvsync|CounterY[0]   ; hvsync_generator:hvsync|CounterY[0]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.307      ;
; 0.193  ; Escrever:Escrever|state.enviar_dado   ; Escrever:Escrever|state.termina                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.314      ;
; 0.203  ; contador_end[11]                      ; contador_end[11]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.324      ;
; 0.276  ; Escrever:Escrever|state.idle          ; Escrever:Escrever|state.enviar_dado                                                                                            ; Escrever:Escrever|state.idle        ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 1.112      ; 1.087      ;
; 0.286  ; hvsync_generator:hvsync|CounterX[9]   ; hvsync_generator:hvsync|inDisplayArea                                                                                          ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.406      ;
; 0.298  ; hvsync_generator:hvsync|inDisplayArea ; pixel[1]~reg0                                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.419      ;
; 0.298  ; hvsync_generator:hvsync|CounterY[2]   ; hvsync_generator:hvsync|CounterY[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.419      ;
; 0.298  ; hvsync_generator:hvsync|CounterX[3]   ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.419      ;
; 0.298  ; hvsync_generator:hvsync|CounterX[1]   ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.419      ;
; 0.299  ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|CounterY[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.420      ;
; 0.299  ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|CounterY[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.420      ;
; 0.299  ; hvsync_generator:hvsync|CounterX[2]   ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.420      ;
; 0.300  ; hvsync_generator:hvsync|CounterY[5]   ; hvsync_generator:hvsync|CounterY[5]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.421      ;
; 0.304  ; contador_end[3]                       ; contador_end[3]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.425      ;
; 0.305  ; hvsync_generator:hvsync|CounterY[1]   ; hvsync_generator:hvsync|CounterY[1]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.426      ;
; 0.305  ; contador_end[10]                      ; contador_end[10]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.426      ;
; 0.305  ; contador_end[8]                       ; contador_end[8]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.426      ;
; 0.305  ; contador_end[5]                       ; contador_end[5]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.426      ;
; 0.305  ; contador_end[2]                       ; contador_end[2]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.426      ;
; 0.305  ; contador_end[1]                       ; contador_end[1]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.426      ;
; 0.306  ; contador_end[9]                       ; contador_end[9]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.427      ;
; 0.306  ; contador_end[7]                       ; contador_end[7]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.427      ;
; 0.306  ; contador_end[6]                       ; contador_end[6]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.427      ;
; 0.306  ; contador_end[4]                       ; contador_end[4]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.427      ;
; 0.308  ; hvsync_generator:hvsync|CounterY[8]   ; hvsync_generator:hvsync|CounterY[8]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.429      ;
; 0.309  ; hvsync_generator:hvsync|CounterY[6]   ; hvsync_generator:hvsync|CounterY[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.430      ;
; 0.309  ; hvsync_generator:hvsync|CounterX[7]   ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.430      ;
; 0.309  ; Escrever:Escrever|wren                ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_we_reg       ; Escrever:Escrever|state.idle        ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 1.000      ; 0.923      ;
; 0.310  ; hvsync_generator:hvsync|CounterY[7]   ; hvsync_generator:hvsync|CounterY[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.431      ;
; 0.311  ; hvsync_generator:hvsync|CounterX[4]   ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.432      ;
; 0.312  ; Escrever:Escrever|wren                ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_datain_reg0  ; Escrever:Escrever|state.idle        ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 1.002      ; 0.928      ;
; 0.314  ; contador_end[0]                       ; contador_end[0]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.435      ;
; 0.315  ; hvsync_generator:hvsync|CounterX[6]   ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.436      ;
; 0.316  ; Escrever:Escrever|state.idle          ; Escrever:Escrever|state.idle                                                                                                   ; Escrever:Escrever|state.idle        ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 1.112      ; 1.127      ;
; 0.324  ; hvsync_generator:hvsync|inDisplayArea ; pixel[2]~reg0                                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.445      ;
; 0.339  ; contador_end[10]                      ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.039      ; 0.482      ;
; 0.340  ; contador_end[1]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.039      ; 0.483      ;
; 0.340  ; contador_end[3]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.039      ; 0.483      ;
; 0.340  ; Escrever:Escrever|wren                ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_address_reg0 ; Escrever:Escrever|state.idle        ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 1.000      ; 0.954      ;
; 0.343  ; contador_end[6]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.039      ; 0.486      ;
; 0.348  ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|vga_VS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.469      ;
; 0.348  ; contador_end[4]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.039      ; 0.491      ;
; 0.352  ; contador_end[7]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.039      ; 0.495      ;
; 0.357  ; contador_end[5]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.039      ; 0.500      ;
; 0.358  ; hvsync_generator:hvsync|CounterX[8]   ; hvsync_generator:hvsync|vga_HS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.038      ; 0.480      ;
; 0.359  ; contador_end[0]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.039      ; 0.502      ;
; 0.359  ; contador_end[2]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.039      ; 0.502      ;
; 0.363  ; contador_end[9]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.039      ; 0.506      ;
; 0.364  ; contador_end[8]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.039      ; 0.507      ;
; 0.364  ; contador_end[11]                      ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.039      ; 0.507      ;
; 0.373  ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|vga_VS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.494      ;
; 0.373  ; hvsync_generator:hvsync|CounterY[0]   ; hvsync_generator:hvsync|CounterY[1]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.494      ;
; 0.401  ; hvsync_generator:hvsync|CounterX[7]   ; hvsync_generator:hvsync|vga_HS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.038      ; 0.523      ;
; 0.407  ; hvsync_generator:hvsync|CounterX[8]   ; hvsync_generator:hvsync|inDisplayArea                                                                                          ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.527      ;
; 0.410  ; hvsync_generator:hvsync|CounterX[9]   ; hvsync_generator:hvsync|vga_HS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.038      ; 0.532      ;
; 0.416  ; hvsync_generator:hvsync|CounterY[2]   ; hvsync_generator:hvsync|vga_VS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.537      ;
; 0.428  ; hvsync_generator:hvsync|inDisplayArea ; pixel[0]~reg0                                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.239      ; 0.751      ;
; 0.447  ; hvsync_generator:hvsync|CounterY[2]   ; hvsync_generator:hvsync|CounterY[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.568      ;
; 0.447  ; hvsync_generator:hvsync|CounterX[1]   ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.568      ;
; 0.447  ; hvsync_generator:hvsync|CounterX[3]   ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.568      ;
; 0.448  ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|CounterY[5]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.569      ;
; 0.453  ; contador_end[3]                       ; contador_end[4]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.574      ;
; 0.454  ; contador_end[1]                       ; contador_end[2]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.575      ;
; 0.454  ; contador_end[5]                       ; contador_end[6]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.575      ;
; 0.455  ; contador_end[9]                       ; contador_end[10]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.576      ;
; 0.455  ; contador_end[7]                       ; contador_end[8]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.576      ;
; 0.456  ; hvsync_generator:hvsync|CounterX[0]   ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.577      ;
; 0.457  ; hvsync_generator:hvsync|CounterY[1]   ; hvsync_generator:hvsync|CounterY[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.578      ;
; 0.457  ; hvsync_generator:hvsync|CounterX[2]   ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.578      ;
; 0.457  ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|CounterY[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.578      ;
; 0.458  ; hvsync_generator:hvsync|CounterY[5]   ; hvsync_generator:hvsync|CounterY[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.579      ;
; 0.458  ; hvsync_generator:hvsync|CounterY[6]   ; hvsync_generator:hvsync|CounterY[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.579      ;
; 0.459  ; hvsync_generator:hvsync|CounterX[0]   ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.580      ;
; 0.460  ; hvsync_generator:hvsync|CounterY[1]   ; hvsync_generator:hvsync|CounterY[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.581      ;
; 0.460  ; hvsync_generator:hvsync|CounterX[2]   ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.581      ;
; 0.460  ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|CounterY[5]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.581      ;
; 0.461  ; hvsync_generator:hvsync|CounterY[5]   ; hvsync_generator:hvsync|CounterY[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.582      ;
; 0.463  ; contador_end[10]                      ; contador_end[11]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.584      ;
; 0.463  ; contador_end[2]                       ; contador_end[3]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.584      ;
; 0.463  ; contador_end[0]                       ; contador_end[1]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.584      ;
; 0.463  ; contador_end[8]                       ; contador_end[9]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.584      ;
; 0.464  ; contador_end[4]                       ; contador_end[5]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.585      ;
; 0.464  ; contador_end[6]                       ; contador_end[7]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.585      ;
; 0.466  ; contador_end[2]                       ; contador_end[4]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.587      ;
; 0.466  ; contador_end[0]                       ; contador_end[2]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.587      ;
; 0.466  ; contador_end[8]                       ; contador_end[10]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.587      ;
; 0.467  ; contador_end[4]                       ; contador_end[6]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.588      ;
; 0.467  ; contador_end[6]                       ; contador_end[8]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.588      ;
; 0.468  ; hvsync_generator:hvsync|CounterY[7]   ; hvsync_generator:hvsync|CounterY[8]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.589      ;
; 0.470  ; hvsync_generator:hvsync|CounterX[9]   ; hvsync_generator:hvsync|CounterX[9]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.591      ;
; 0.472  ; hvsync_generator:hvsync|CounterX[4]   ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.593      ;
; 0.473  ; hvsync_generator:hvsync|CounterX[6]   ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.594      ;
; 0.486  ; hvsync_generator:hvsync|CounterX[5]   ; hvsync_generator:hvsync|vga_HS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.607      ;
; 0.492  ; hvsync_generator:hvsync|CounterY[1]   ; hvsync_generator:hvsync|vga_VS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.613      ;
; 0.503  ; hvsync_generator:hvsync|CounterY[7]   ; hvsync_generator:hvsync|vga_VS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.624      ;
; 0.510  ; hvsync_generator:hvsync|CounterX[1]   ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.631      ;
; 0.510  ; hvsync_generator:hvsync|CounterY[2]   ; hvsync_generator:hvsync|CounterY[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.631      ;
; 0.511  ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|CounterY[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.632      ;
+--------+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                ;
+--------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; -0.073 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; clk         ; 0.000        ; 0.845      ; 0.991      ;
; 0.453  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; clk         ; -0.500       ; 0.845      ; 1.017      ;
+--------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Escrever:Escrever|state.idle'                                                                                                                      ;
+-------+---------------------------------+------------------------+-------------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                ; Launch Clock                        ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+------------------------+-------------------------------------+------------------------------+--------------+------------+------------+
; 1.530 ; Escrever:Escrever|state.termina ; Escrever:Escrever|wren ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.idle ; -0.500       ; -0.755     ; 0.285      ;
+-------+---------------------------------+------------------------+-------------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; -0.042 ; 0.142        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; 0.120  ; 0.120        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                         ;
; 0.138  ; 0.138        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; divisor_clock|clk_out|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                         ;
; 0.640  ; 0.856        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; 0.862  ; 0.862        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; divisor_clock|clk_out|clk           ;
; 0.880  ; 0.880        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                         ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'divisor_clock:divisor_clock|clk_out'                                                                                                                                                               ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                                                                                                                         ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|state.enviar_dado                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|state.idle                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|state.termina                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[0]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[10]                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[11]                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[1]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[2]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[3]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[4]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[5]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[6]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[7]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[8]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[9]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|q_b[0]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[0]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[1]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[2]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[3]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[4]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[5]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[6]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[7]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[8]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[9]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[0]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[1]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[2]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[3]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[4]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[5]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[6]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[7]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[8]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|inDisplayArea                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|vga_HS                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|vga_VS                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[0]~reg0                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[1]~reg0                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[2]~reg0                                                                                                                  ;
; 0.209  ; 0.439        ; 0.230          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.209  ; 0.439        ; 0.230          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_we_reg       ;
; 0.211  ; 0.441        ; 0.230          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|q_b[0]                          ;
; 0.211  ; 0.441        ; 0.230          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 0.211  ; 0.441        ; 0.230          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 0.249  ; 0.433        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[0]~reg0                                                                                                                  ;
; 0.259  ; 0.443        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[0]                                                                                                                ;
; 0.259  ; 0.443        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[10]                                                                                                               ;
; 0.259  ; 0.443        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[11]                                                                                                               ;
; 0.259  ; 0.443        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[1]                                                                                                                ;
; 0.259  ; 0.443        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[2]                                                                                                                ;
; 0.259  ; 0.443        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[3]                                                                                                                ;
; 0.259  ; 0.443        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[4]                                                                                                                ;
; 0.259  ; 0.443        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[5]                                                                                                                ;
; 0.259  ; 0.443        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[6]                                                                                                                ;
; 0.259  ; 0.443        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[7]                                                                                                                ;
; 0.259  ; 0.443        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[8]                                                                                                                ;
; 0.259  ; 0.443        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[9]                                                                                                                ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|inDisplayArea                                                                                          ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[1]~reg0                                                                                                                  ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[2]~reg0                                                                                                                  ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|state.enviar_dado                                                                                            ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|state.idle                                                                                                   ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|state.termina                                                                                                ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[0]                                                                                            ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[1]                                                                                            ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[2]                                                                                            ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[3]                                                                                            ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[4]                                                                                            ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[5]                                                                                            ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[6]                                                                                            ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[7]                                                                                            ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[8]                                                                                            ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[9]                                                                                            ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[0]                                                                                            ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[1]                                                                                            ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[2]                                                                                            ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[3]                                                                                            ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[4]                                                                                            ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[5]                                                                                            ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[6]                                                                                            ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[7]                                                                                            ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[8]                                                                                            ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|vga_HS                                                                                                 ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|vga_VS                                                                                                 ;
; 0.323  ; 0.553        ; 0.230          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|q_b[0]                          ;
; 0.324  ; 0.540        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|state.enviar_dado                                                                                            ;
; 0.324  ; 0.540        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|state.idle                                                                                                   ;
; 0.324  ; 0.540        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|state.termina                                                                                                ;
; 0.324  ; 0.554        ; 0.230          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 0.324  ; 0.540        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[0]                                                                                            ;
; 0.324  ; 0.540        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[1]                                                                                            ;
; 0.324  ; 0.540        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[2]                                                                                            ;
; 0.324  ; 0.540        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[3]                                                                                            ;
; 0.324  ; 0.540        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[4]                                                                                            ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Escrever:Escrever|state.idle'                                                      ;
+-------+--------------+----------------+------------------+------------------------------+------------+------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                 ;
+-------+--------------+----------------+------------------+------------------------------+------------+------------------------+
; 0.456 ; 0.456        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.idle ; Fall       ; Escrever:Escrever|wren ;
; 0.459 ; 0.459        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.idle ; Rise       ; Escrever|wren|datac    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.idle ; Rise       ; Escrever|state.idle|q  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.idle ; Rise       ; Escrever|state.idle|q  ;
; 0.540 ; 0.540        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.idle ; Rise       ; Escrever|wren|datac    ;
; 0.543 ; 0.543        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.idle ; Fall       ; Escrever:Escrever|wren ;
+-------+--------------+----------------+------------------+------------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; start     ; divisor_clock:divisor_clock|clk_out ; 1.785 ; 2.302 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+-----------+-------------------------------------+--------+--------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+--------+--------+------------+-------------------------------------+
; start     ; divisor_clock:divisor_clock|clk_out ; -1.478 ; -2.007 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
+-----------+-------------------------------------+--------+--------+------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; hsync_out ; divisor_clock:divisor_clock|clk_out ; 3.502 ; 3.395 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; pixel[*]  ; divisor_clock:divisor_clock|clk_out ; 3.731 ; 3.831 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[0] ; divisor_clock:divisor_clock|clk_out ; 3.731 ; 3.831 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[1] ; divisor_clock:divisor_clock|clk_out ; 3.451 ; 3.545 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[2] ; divisor_clock:divisor_clock|clk_out ; 3.480 ; 3.564 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; vsync_out ; divisor_clock:divisor_clock|clk_out ; 3.605 ; 3.489 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; hsync_out ; divisor_clock:divisor_clock|clk_out ; 3.379 ; 3.275 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; pixel[*]  ; divisor_clock:divisor_clock|clk_out ; 3.327 ; 3.418 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[0] ; divisor_clock:divisor_clock|clk_out ; 3.595 ; 3.691 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[1] ; divisor_clock:divisor_clock|clk_out ; 3.327 ; 3.418 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[2] ; divisor_clock:divisor_clock|clk_out ; 3.354 ; 3.435 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; vsync_out ; divisor_clock:divisor_clock|clk_out ; 3.478 ; 3.365 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                ;
+--------------------------------------+---------+--------+----------+---------+---------------------+
; Clock                                ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack                     ; -3.241  ; -0.364 ; N/A      ; N/A     ; -3.201              ;
;  Escrever:Escrever|state.idle        ; -3.241  ; 1.530  ; N/A      ; N/A     ; 0.423               ;
;  clk                                 ; -0.094  ; -0.073 ; N/A      ; N/A     ; -3.000              ;
;  divisor_clock:divisor_clock|clk_out ; -2.611  ; -0.364 ; N/A      ; N/A     ; -3.201              ;
; Design-wide TNS                      ; -70.714 ; -0.676 ; 0.0      ; 0.0     ; -79.972             ;
;  Escrever:Escrever|state.idle        ; -3.241  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  clk                                 ; -0.094  ; -0.073 ; N/A      ; N/A     ; -4.487              ;
;  divisor_clock:divisor_clock|clk_out ; -67.379 ; -0.676 ; N/A      ; N/A     ; -75.485             ;
+--------------------------------------+---------+--------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; start     ; divisor_clock:divisor_clock|clk_out ; 3.983 ; 4.198 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+-----------+-------------------------------------+--------+--------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+--------+--------+------------+-------------------------------------+
; start     ; divisor_clock:divisor_clock|clk_out ; -1.478 ; -2.007 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
+-----------+-------------------------------------+--------+--------+------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; hsync_out ; divisor_clock:divisor_clock|clk_out ; 7.232 ; 7.329 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; pixel[*]  ; divisor_clock:divisor_clock|clk_out ; 8.146 ; 7.982 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[0] ; divisor_clock:divisor_clock|clk_out ; 8.146 ; 7.982 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[1] ; divisor_clock:divisor_clock|clk_out ; 7.512 ; 7.345 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[2] ; divisor_clock:divisor_clock|clk_out ; 7.573 ; 7.346 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; vsync_out ; divisor_clock:divisor_clock|clk_out ; 7.425 ; 7.607 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; hsync_out ; divisor_clock:divisor_clock|clk_out ; 3.379 ; 3.275 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; pixel[*]  ; divisor_clock:divisor_clock|clk_out ; 3.327 ; 3.418 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[0] ; divisor_clock:divisor_clock|clk_out ; 3.595 ; 3.691 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[1] ; divisor_clock:divisor_clock|clk_out ; 3.327 ; 3.418 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[2] ; divisor_clock:divisor_clock|clk_out ; 3.354 ; 3.435 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; vsync_out ; divisor_clock:divisor_clock|clk_out ; 3.478 ; 3.365 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; pixel[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pixel[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pixel[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hsync_out     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vsync_out     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; done          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; dataa                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; datab                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; start                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pixel[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; pixel[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; pixel[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; hsync_out     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; vsync_out     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; result        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; done          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pixel[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; pixel[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; pixel[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; hsync_out     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; vsync_out     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; result        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; done          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00259 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.86e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00259 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.86e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pixel[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pixel[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; pixel[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; hsync_out     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; vsync_out     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; result        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; done          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                       ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
; From Clock                          ; To Clock                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
; divisor_clock:divisor_clock|clk_out ; clk                                 ; 1        ; 1        ; 0        ; 0        ;
; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 460      ; 0        ; 0        ; 0        ;
; Escrever:Escrever|state.idle        ; divisor_clock:divisor_clock|clk_out ; 2        ; 7        ; 0        ; 0        ;
; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.idle        ; 0        ; 0        ; 1        ; 0        ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                        ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
; From Clock                          ; To Clock                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
; divisor_clock:divisor_clock|clk_out ; clk                                 ; 1        ; 1        ; 0        ; 0        ;
; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 460      ; 0        ; 0        ; 0        ;
; Escrever:Escrever|state.idle        ; divisor_clock:divisor_clock|clk_out ; 2        ; 7        ; 0        ; 0        ;
; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.idle        ; 0        ; 0        ; 1        ; 0        ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 2     ; 2    ;
; Unconstrained Output Ports      ; 5     ; 5    ;
; Unconstrained Output Port Paths ; 5     ; 5    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Tue Aug 07 12:35:45 2018
Info: Command: quartus_sta VGA -c VGA
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'VGA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name divisor_clock:divisor_clock|clk_out divisor_clock:divisor_clock|clk_out
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name Escrever:Escrever|state.idle Escrever:Escrever|state.idle
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.241
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.241              -3.241 Escrever:Escrever|state.idle 
    Info (332119):    -2.611             -67.379 divisor_clock:divisor_clock|clk_out 
    Info (332119):    -0.094              -0.094 clk 
Info (332146): Worst-case hold slack is -0.364
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.364              -0.676 divisor_clock:divisor_clock|clk_out 
    Info (332119):     0.040               0.000 clk 
    Info (332119):     2.831               0.000 Escrever:Escrever|state.idle 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201             -75.485 divisor_clock:divisor_clock|clk_out 
    Info (332119):    -3.000              -4.487 clk 
    Info (332119):     0.423               0.000 Escrever:Escrever|state.idle 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.915
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.915              -2.915 Escrever:Escrever|state.idle 
    Info (332119):    -2.275             -59.559 divisor_clock:divisor_clock|clk_out 
    Info (332119):    -0.034              -0.034 clk 
Info (332146): Worst-case hold slack is -0.290
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.290              -0.454 divisor_clock:divisor_clock|clk_out 
    Info (332119):     0.041               0.000 clk 
    Info (332119):     2.631               0.000 Escrever:Escrever|state.idle 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201             -75.485 divisor_clock:divisor_clock|clk_out 
    Info (332119):    -3.000              -4.487 clk 
    Info (332119):     0.437               0.000 Escrever:Escrever|state.idle 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.150
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.150              -1.150 Escrever:Escrever|state.idle 
    Info (332119):    -0.351              -7.345 divisor_clock:divisor_clock|clk_out 
    Info (332119):     0.299               0.000 clk 
Info (332146): Worst-case hold slack is -0.289
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.289              -0.532 divisor_clock:divisor_clock|clk_out 
    Info (332119):    -0.073              -0.073 clk 
    Info (332119):     1.530               0.000 Escrever:Escrever|state.idle 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -4.042 clk 
    Info (332119):    -1.000             -45.000 divisor_clock:divisor_clock|clk_out 
    Info (332119):     0.456               0.000 Escrever:Escrever|state.idle 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 373 megabytes
    Info: Processing ended: Tue Aug 07 12:35:47 2018
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


