#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Fri Aug 18 11:16:41 2023
# Process ID: 9680
# Current directory: C:/Users/devin/Desktop/ENEL453_Labs/LAB_1/SIM
# Command line: vivado.exe -mode tcl
# Log file: C:/Users/devin/Desktop/ENEL453_Labs/LAB_1/SIM/vivado.log
# Journal file: C:/Users/devin/Desktop/ENEL453_Labs/LAB_1/SIM\vivado.jou
# Running On: Devin-I2Sense, OS: Windows, CPU Frequency: 2195 MHz, CPU Physical cores: 16, Host memory: 68680 MB
#-----------------------------------------------------------
create_project temp_project ./temp_project -part xc7a35tcpg236-1 -in_memory -force
read_verilog -sv ..\\SRC\\CRC_CALC.sv
read_verilog -sv ..\\SRC\\TOP.sv
read_xdc ..\\SRC\\Basys3_Lab1_Constraints.xdc
set_property top top_level
set_property top top_level TOP.sv
set_property top top_level ..\\SRC\\TOP.sv
get_filesets
set_property top top_level ..\\sources_1\TOP.sv
set_property top top_level ..\\sources_1\\TOP.sv
set_property top top_level sources_1
set fileset [get_filesets sources_1]
set src_file [get_files -of_objects $fileset ../SRC/TOP.sv]
set top_module [get_fileset -of_objects $src_file]
set_property top toplevel [current_project]
list_property
list_property project
set_property top top_level [current_fileset]
synth_design
write_checkpoint -force post_synth
link_design -part xc7a35tcpg236-1
link_design
opt_design
place_design
route_design
write_checkpoint -force post_route
report_utilization -hierarchical -file utilization_hierarchical.rpt
write_bitstream bitstream.bit
