

================================================================
== Vitis HLS Report for 'ClefiaF0Xor_2'
================================================================
* Date:           Tue Dec  6 19:10:08 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        CLEFIA_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.750 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  80.000 ns|  80.000 ns|    4|    4|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 4, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.10>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%rk_offset_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %rk_offset"   --->   Operation 10 'read' 'rk_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%src_offset_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %src_offset"   --->   Operation 11 'read' 'src_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%rk_offset_cast1 = zext i8 %rk_offset_read"   --->   Operation 12 'zext' 'rk_offset_cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%src_offset_cast = zext i5 %src_offset_read"   --->   Operation 13 'zext' 'src_offset_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%rk_addr = getelementptr i8 %rk, i64 0, i64 %rk_offset_cast1" [clefia.c:121]   --->   Operation 14 'getelementptr' 'rk_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%src_addr = getelementptr i8 %src, i64 0, i64 %src_offset_cast" [clefia.c:121]   --->   Operation 15 'getelementptr' 'src_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (2.32ns)   --->   "%src_load = load i5 %src_addr" [clefia.c:124]   --->   Operation 16 'load' 'src_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_1 : Operation 17 [2/2] (3.25ns)   --->   "%rk_load = load i9 %rk_addr" [clefia.c:124]   --->   Operation 17 'load' 'rk_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_1 : Operation 18 [1/1] (1.78ns)   --->   "%add_ln121_54 = add i5 %src_offset_read, i5 1" [clefia.c:121]   --->   Operation 18 'add' 'add_ln121_54' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln121_89 = zext i5 %add_ln121_54" [clefia.c:121]   --->   Operation 19 'zext' 'zext_ln121_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%src_addr_29 = getelementptr i8 %src, i64 0, i64 %zext_ln121_89" [clefia.c:121]   --->   Operation 20 'getelementptr' 'src_addr_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (2.32ns)   --->   "%src_load_29 = load i5 %src_addr_29" [clefia.c:124]   --->   Operation 21 'load' 'src_load_29' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 2 <SV = 1> <Delay = 5.16>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%dst_offset_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %dst_offset"   --->   Operation 22 'read' 'dst_offset_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%dst_offset_cast = zext i5 %dst_offset_read"   --->   Operation 23 'zext' 'dst_offset_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%rk_offset_cast = zext i8 %rk_offset_read"   --->   Operation 24 'zext' 'rk_offset_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/2] (2.32ns)   --->   "%src_load = load i5 %src_addr" [clefia.c:124]   --->   Operation 25 'load' 'src_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 26 [1/2] (3.25ns)   --->   "%rk_load = load i9 %rk_addr" [clefia.c:124]   --->   Operation 26 'load' 'rk_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_2 : Operation 27 [1/1] (0.99ns)   --->   "%xor_ln124 = xor i8 %rk_load, i8 %src_load" [clefia.c:124]   --->   Operation 27 'xor' 'xor_ln124' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (1.91ns)   --->   "%add_ln121 = add i9 %rk_offset_cast, i9 1" [clefia.c:121]   --->   Operation 28 'add' 'add_ln121' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i9 %add_ln121" [clefia.c:121]   --->   Operation 29 'zext' 'zext_ln121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%rk_addr_28 = getelementptr i8 %rk, i64 0, i64 %zext_ln121" [clefia.c:121]   --->   Operation 30 'getelementptr' 'rk_addr_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/2] (2.32ns)   --->   "%src_load_29 = load i5 %src_addr_29" [clefia.c:124]   --->   Operation 31 'load' 'src_load_29' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 32 [2/2] (3.25ns)   --->   "%rk_load_13 = load i9 %rk_addr_28" [clefia.c:124]   --->   Operation 32 'load' 'rk_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_2 : Operation 33 [1/1] (1.78ns)   --->   "%add_ln121_56 = add i5 %src_offset_read, i5 2" [clefia.c:121]   --->   Operation 33 'add' 'add_ln121_56' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln121_91 = zext i5 %add_ln121_56" [clefia.c:121]   --->   Operation 34 'zext' 'zext_ln121_91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%src_addr_30 = getelementptr i8 %src, i64 0, i64 %zext_ln121_91" [clefia.c:121]   --->   Operation 35 'getelementptr' 'src_addr_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [2/2] (2.32ns)   --->   "%src_load_30 = load i5 %src_addr_30" [clefia.c:124]   --->   Operation 36 'load' 'src_load_30' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 37 [1/1] (1.78ns)   --->   "%add_ln121_58 = add i5 %src_offset_read, i5 3" [clefia.c:121]   --->   Operation 37 'add' 'add_ln121_58' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln121_93 = zext i5 %add_ln121_58" [clefia.c:121]   --->   Operation 38 'zext' 'zext_ln121_93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%src_addr_31 = getelementptr i8 %src, i64 0, i64 %zext_ln121_93" [clefia.c:121]   --->   Operation 39 'getelementptr' 'src_addr_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [2/2] (2.32ns)   --->   "%src_load_31 = load i5 %src_addr_31" [clefia.c:124]   --->   Operation 40 'load' 'src_load_31' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%dst_addr = getelementptr i8 %dst, i64 0, i64 %dst_offset_cast" [clefia.c:114]   --->   Operation 41 'getelementptr' 'dst_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %src_load, i5 %dst_addr" [clefia.c:117]   --->   Operation 42 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 43 [1/1] (1.78ns)   --->   "%add_ln114 = add i5 %dst_offset_read, i5 1" [clefia.c:114]   --->   Operation 43 'add' 'add_ln114' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i5 %add_ln114" [clefia.c:114]   --->   Operation 44 'zext' 'zext_ln114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%dst_addr_29 = getelementptr i8 %dst, i64 0, i64 %zext_ln114" [clefia.c:114]   --->   Operation 45 'getelementptr' 'dst_addr_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %src_load_29, i5 %dst_addr_29" [clefia.c:117]   --->   Operation 46 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 3 <SV = 2> <Delay = 5.16>
ST_3 : Operation 47 [1/2] (3.25ns)   --->   "%rk_load_13 = load i9 %rk_addr_28" [clefia.c:124]   --->   Operation 47 'load' 'rk_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_3 : Operation 48 [1/1] (0.99ns)   --->   "%xor_ln124_1 = xor i8 %rk_load_13, i8 %src_load_29" [clefia.c:124]   --->   Operation 48 'xor' 'xor_ln124_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (1.91ns)   --->   "%add_ln121_55 = add i9 %rk_offset_cast, i9 2" [clefia.c:121]   --->   Operation 49 'add' 'add_ln121_55' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln121_90 = zext i9 %add_ln121_55" [clefia.c:121]   --->   Operation 50 'zext' 'zext_ln121_90' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%rk_addr_29 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_90" [clefia.c:121]   --->   Operation 51 'getelementptr' 'rk_addr_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/2] (2.32ns)   --->   "%src_load_30 = load i5 %src_addr_30" [clefia.c:124]   --->   Operation 52 'load' 'src_load_30' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 53 [2/2] (3.25ns)   --->   "%rk_load_14 = load i9 %rk_addr_29" [clefia.c:124]   --->   Operation 53 'load' 'rk_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_3 : Operation 54 [1/2] (2.32ns)   --->   "%src_load_31 = load i5 %src_addr_31" [clefia.c:124]   --->   Operation 54 'load' 'src_load_31' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln150 = zext i8 %xor_ln124" [clefia.c:150]   --->   Operation 55 'zext' 'zext_ln150' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%clefia_s0_addr = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln150" [clefia.c:150]   --->   Operation 56 'getelementptr' 'clefia_s0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [2/2] (3.25ns)   --->   "%z = load i8 %clefia_s0_addr" [clefia.c:150]   --->   Operation 57 'load' 'z' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 58 [1/1] (1.78ns)   --->   "%add_ln114_5 = add i5 %dst_offset_read, i5 2" [clefia.c:114]   --->   Operation 58 'add' 'add_ln114_5' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln114_7 = zext i5 %add_ln114_5" [clefia.c:114]   --->   Operation 59 'zext' 'zext_ln114_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%dst_addr_30 = getelementptr i8 %dst, i64 0, i64 %zext_ln114_7" [clefia.c:114]   --->   Operation 60 'getelementptr' 'dst_addr_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %src_load_30, i5 %dst_addr_30" [clefia.c:117]   --->   Operation 61 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 62 [1/1] (1.78ns)   --->   "%add_ln114_6 = add i5 %dst_offset_read, i5 3" [clefia.c:114]   --->   Operation 62 'add' 'add_ln114_6' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln114_8 = zext i5 %add_ln114_6" [clefia.c:114]   --->   Operation 63 'zext' 'zext_ln114_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%dst_addr_31 = getelementptr i8 %dst, i64 0, i64 %zext_ln114_8" [clefia.c:114]   --->   Operation 64 'getelementptr' 'dst_addr_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %src_load_31, i5 %dst_addr_31" [clefia.c:117]   --->   Operation 65 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 4 <SV = 3> <Delay = 5.75>
ST_4 : Operation 66 [1/2] (3.25ns)   --->   "%rk_load_14 = load i9 %rk_addr_29" [clefia.c:124]   --->   Operation 66 'load' 'rk_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_4 : Operation 67 [1/1] (0.99ns)   --->   "%xor_ln124_2 = xor i8 %rk_load_14, i8 %src_load_30" [clefia.c:124]   --->   Operation 67 'xor' 'xor_ln124_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (1.91ns)   --->   "%add_ln121_57 = add i9 %rk_offset_cast, i9 3" [clefia.c:121]   --->   Operation 68 'add' 'add_ln121_57' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln121_92 = zext i9 %add_ln121_57" [clefia.c:121]   --->   Operation 69 'zext' 'zext_ln121_92' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%rk_addr_30 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_92" [clefia.c:121]   --->   Operation 70 'getelementptr' 'rk_addr_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [2/2] (3.25ns)   --->   "%rk_load_15 = load i9 %rk_addr_30" [clefia.c:124]   --->   Operation 71 'load' 'rk_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_4 : Operation 72 [1/2] (3.25ns)   --->   "%z = load i8 %clefia_s0_addr" [clefia.c:150]   --->   Operation 72 'load' 'z' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln151 = zext i8 %xor_ln124_1" [clefia.c:151]   --->   Operation 73 'zext' 'zext_ln151' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%clefia_s1_addr = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln151" [clefia.c:151]   --->   Operation 74 'getelementptr' 'clefia_s1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [2/2] (3.25ns)   --->   "%z_13 = load i8 %clefia_s1_addr" [clefia.c:151]   --->   Operation 75 'load' 'z_13' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_49)   --->   "%tmp_109 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z, i32 7" [clefia.c:131]   --->   Operation 76 'bitselect' 'tmp_109' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_49)   --->   "%xor_ln132_49 = xor i8 %z, i8 14" [clefia.c:132]   --->   Operation 77 'xor' 'xor_ln132_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_49 = select i1 %tmp_109, i8 %xor_ln132_49, i8 %z" [clefia.c:131]   --->   Operation 78 'select' 'select_ln131_49' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln134_49 = trunc i8 %select_ln131_49" [clefia.c:134]   --->   Operation 79 'trunc' 'trunc_ln134_49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_110 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_49, i32 7" [clefia.c:134]   --->   Operation 80 'bitselect' 'tmp_110' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%x_assign_22 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_49, i1 %tmp_110" [clefia.c:134]   --->   Operation 81 'bitconcatenate' 'x_assign_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_50)   --->   "%tmp_111 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_49, i32 6" [clefia.c:131]   --->   Operation 82 'bitselect' 'tmp_111' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_50)   --->   "%xor_ln132_50 = xor i8 %x_assign_22, i8 14" [clefia.c:132]   --->   Operation 83 'xor' 'xor_ln132_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_50 = select i1 %tmp_111, i8 %xor_ln132_50, i8 %x_assign_22" [clefia.c:131]   --->   Operation 84 'select' 'select_ln131_50' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln134_50 = trunc i8 %select_ln131_50" [clefia.c:134]   --->   Operation 85 'trunc' 'trunc_ln134_50' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_112 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_50, i32 7" [clefia.c:134]   --->   Operation 86 'bitselect' 'tmp_112' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.75>
ST_5 : Operation 87 [1/2] (3.25ns)   --->   "%rk_load_15 = load i9 %rk_addr_30" [clefia.c:124]   --->   Operation 87 'load' 'rk_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_5 : Operation 88 [1/1] (0.99ns)   --->   "%xor_ln124_51 = xor i8 %rk_load_15, i8 %src_load_31" [clefia.c:124]   --->   Operation 88 'xor' 'xor_ln124_51' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/2] (3.25ns)   --->   "%z_13 = load i8 %clefia_s1_addr" [clefia.c:151]   --->   Operation 89 'load' 'z_13' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln152 = zext i8 %xor_ln124_2" [clefia.c:152]   --->   Operation 90 'zext' 'zext_ln152' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%clefia_s0_addr_2 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln152" [clefia.c:152]   --->   Operation 91 'getelementptr' 'clefia_s0_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [2/2] (3.25ns)   --->   "%z_14 = load i8 %clefia_s0_addr_2" [clefia.c:152]   --->   Operation 92 'load' 'z_14' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln131)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_13, i32 7" [clefia.c:131]   --->   Operation 93 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln131)   --->   "%xor_ln132 = xor i8 %z_13, i8 14" [clefia.c:132]   --->   Operation 94 'xor' 'xor_ln132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131 = select i1 %tmp, i8 %xor_ln132, i8 %z_13" [clefia.c:131]   --->   Operation 95 'select' 'select_ln131' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln134 = trunc i8 %select_ln131" [clefia.c:134]   --->   Operation 96 'trunc' 'trunc_ln134' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_100 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131, i32 7" [clefia.c:134]   --->   Operation 97 'bitselect' 'tmp_100' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%x_assign_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134, i1 %tmp_100" [clefia.c:134]   --->   Operation 98 'bitconcatenate' 'x_assign_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_51)   --->   "%tmp_113 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131, i32 6" [clefia.c:131]   --->   Operation 99 'bitselect' 'tmp_113' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_51)   --->   "%xor_ln132_51 = xor i8 %x_assign_s, i8 14" [clefia.c:132]   --->   Operation 100 'xor' 'xor_ln132_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_51 = select i1 %tmp_113, i8 %xor_ln132_51, i8 %x_assign_s" [clefia.c:131]   --->   Operation 101 'select' 'select_ln131_51' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln134_51 = trunc i8 %select_ln131_51" [clefia.c:134]   --->   Operation 102 'trunc' 'trunc_ln134_51' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_114 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_51, i32 7" [clefia.c:134]   --->   Operation 103 'bitselect' 'tmp_114' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.75>
ST_6 : Operation 104 [1/2] (3.25ns)   --->   "%z_14 = load i8 %clefia_s0_addr_2" [clefia.c:152]   --->   Operation 104 'load' 'z_14' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln153 = zext i8 %xor_ln124_51" [clefia.c:153]   --->   Operation 105 'zext' 'zext_ln153' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%clefia_s1_addr_2 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln153" [clefia.c:153]   --->   Operation 106 'getelementptr' 'clefia_s1_addr_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 107 [2/2] (3.25ns)   --->   "%z_15 = load i8 %clefia_s1_addr_2" [clefia.c:153]   --->   Operation 107 'load' 'z_15' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_45)   --->   "%tmp_101 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_14, i32 7" [clefia.c:131]   --->   Operation 108 'bitselect' 'tmp_101' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_45)   --->   "%xor_ln132_45 = xor i8 %z_14, i8 14" [clefia.c:132]   --->   Operation 109 'xor' 'xor_ln132_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 110 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_45 = select i1 %tmp_101, i8 %xor_ln132_45, i8 %z_14" [clefia.c:131]   --->   Operation 110 'select' 'select_ln131_45' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln134_45 = trunc i8 %select_ln131_45" [clefia.c:134]   --->   Operation 111 'trunc' 'trunc_ln134_45' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_102 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_45, i32 7" [clefia.c:134]   --->   Operation 112 'bitselect' 'tmp_102' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%x_assign_20 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_45, i1 %tmp_102" [clefia.c:134]   --->   Operation 113 'bitconcatenate' 'x_assign_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_46)   --->   "%tmp_103 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_45, i32 6" [clefia.c:131]   --->   Operation 114 'bitselect' 'tmp_103' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_46)   --->   "%xor_ln132_46 = xor i8 %x_assign_20, i8 14" [clefia.c:132]   --->   Operation 115 'xor' 'xor_ln132_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 116 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_46 = select i1 %tmp_103, i8 %xor_ln132_46, i8 %x_assign_20" [clefia.c:131]   --->   Operation 116 'select' 'select_ln131_46' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%trunc_ln134_46 = trunc i8 %select_ln131_46" [clefia.c:134]   --->   Operation 117 'trunc' 'trunc_ln134_46' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_104 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_46, i32 7" [clefia.c:134]   --->   Operation 118 'bitselect' 'tmp_104' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 5.75>
ST_7 : Operation 119 [1/2] (3.25ns)   --->   "%z_15 = load i8 %clefia_s1_addr_2" [clefia.c:153]   --->   Operation 119 'load' 'z_15' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_7 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_47)   --->   "%tmp_105 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_15, i32 7" [clefia.c:131]   --->   Operation 120 'bitselect' 'tmp_105' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_47)   --->   "%xor_ln132_47 = xor i8 %z_15, i8 14" [clefia.c:132]   --->   Operation 121 'xor' 'xor_ln132_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 122 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_47 = select i1 %tmp_105, i8 %xor_ln132_47, i8 %z_15" [clefia.c:131]   --->   Operation 122 'select' 'select_ln131_47' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln134_47 = trunc i8 %select_ln131_47" [clefia.c:134]   --->   Operation 123 'trunc' 'trunc_ln134_47' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_106 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_47, i32 7" [clefia.c:134]   --->   Operation 124 'bitselect' 'tmp_106' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%x_assign_21 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_47, i1 %tmp_106" [clefia.c:134]   --->   Operation 125 'bitconcatenate' 'x_assign_21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_48)   --->   "%tmp_107 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_47, i32 6" [clefia.c:131]   --->   Operation 126 'bitselect' 'tmp_107' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_48)   --->   "%xor_ln132_48 = xor i8 %x_assign_21, i8 14" [clefia.c:132]   --->   Operation 127 'xor' 'xor_ln132_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 128 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_48 = select i1 %tmp_107, i8 %xor_ln132_48, i8 %x_assign_21" [clefia.c:131]   --->   Operation 128 'select' 'select_ln131_48' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "%trunc_ln134_48 = trunc i8 %select_ln131_48" [clefia.c:134]   --->   Operation 129 'trunc' 'trunc_ln134_48' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_108 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_48, i32 7" [clefia.c:134]   --->   Operation 130 'bitselect' 'tmp_108' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 131 [1/1] (1.78ns)   --->   "%add_ln121_59 = add i5 %src_offset_read, i5 4" [clefia.c:121]   --->   Operation 131 'add' 'add_ln121_59' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln121_94 = zext i5 %add_ln121_59" [clefia.c:121]   --->   Operation 132 'zext' 'zext_ln121_94' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 133 [1/1] (0.00ns)   --->   "%src_addr_32 = getelementptr i8 %src, i64 0, i64 %zext_ln121_94" [clefia.c:121]   --->   Operation 133 'getelementptr' 'src_addr_32' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 134 [2/2] (2.32ns)   --->   "%src_load_32 = load i5 %src_addr_32" [clefia.c:124]   --->   Operation 134 'load' 'src_load_32' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_7 : Operation 135 [1/1] (1.78ns)   --->   "%add_ln121_61 = add i5 %src_offset_read, i5 5" [clefia.c:121]   --->   Operation 135 'add' 'add_ln121_61' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln121_96 = zext i5 %add_ln121_61" [clefia.c:121]   --->   Operation 136 'zext' 'zext_ln121_96' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "%src_addr_33 = getelementptr i8 %src, i64 0, i64 %zext_ln121_96" [clefia.c:121]   --->   Operation 137 'getelementptr' 'src_addr_33' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 138 [2/2] (2.32ns)   --->   "%src_load_33 = load i5 %src_addr_33" [clefia.c:124]   --->   Operation 138 'load' 'src_load_33' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 8 <SV = 7> <Delay = 5.63>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "%or_ln134_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_46, i1 %tmp_104" [clefia.c:134]   --->   Operation 139 'bitconcatenate' 'or_ln134_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "%or_ln134_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_48, i1 %tmp_108" [clefia.c:134]   --->   Operation 140 'bitconcatenate' 'or_ln134_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 141 [1/1] (1.78ns)   --->   "%add_ln121_60 = add i5 %dst_offset_read, i5 4" [clefia.c:121]   --->   Operation 141 'add' 'add_ln121_60' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln121_95 = zext i5 %add_ln121_60" [clefia.c:121]   --->   Operation 142 'zext' 'zext_ln121_95' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 143 [1/1] (0.00ns)   --->   "%dst_addr_32 = getelementptr i8 %dst, i64 0, i64 %zext_ln121_95" [clefia.c:121]   --->   Operation 143 'getelementptr' 'dst_addr_32' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 144 [1/2] (2.32ns)   --->   "%src_load_32 = load i5 %src_addr_32" [clefia.c:124]   --->   Operation 144 'load' 'src_load_32' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_8 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_52)   --->   "%xor_ln124_92 = xor i8 %src_load_32, i8 %x_assign_s" [clefia.c:124]   --->   Operation 145 'xor' 'xor_ln124_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_52)   --->   "%xor_ln124_93 = xor i8 %xor_ln124_92, i8 %z" [clefia.c:124]   --->   Operation 146 'xor' 'xor_ln124_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_52)   --->   "%xor_ln124_94 = xor i8 %x_assign_21, i8 %or_ln134_1" [clefia.c:124]   --->   Operation 147 'xor' 'xor_ln124_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_52)   --->   "%xor_ln124_95 = xor i8 %xor_ln124_94, i8 %or_ln134_s" [clefia.c:124]   --->   Operation 148 'xor' 'xor_ln124_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 149 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_52 = xor i8 %xor_ln124_95, i8 %xor_ln124_93" [clefia.c:124]   --->   Operation 149 'xor' 'xor_ln124_52' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 150 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_52, i5 %dst_addr_32" [clefia.c:124]   --->   Operation 150 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_8 : Operation 151 [1/1] (1.78ns)   --->   "%add_ln121_62 = add i5 %dst_offset_read, i5 5" [clefia.c:121]   --->   Operation 151 'add' 'add_ln121_62' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln121_97 = zext i5 %add_ln121_62" [clefia.c:121]   --->   Operation 152 'zext' 'zext_ln121_97' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 153 [1/1] (0.00ns)   --->   "%dst_addr_33 = getelementptr i8 %dst, i64 0, i64 %zext_ln121_97" [clefia.c:121]   --->   Operation 153 'getelementptr' 'dst_addr_33' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 154 [1/2] (2.32ns)   --->   "%src_load_33 = load i5 %src_addr_33" [clefia.c:124]   --->   Operation 154 'load' 'src_load_33' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_8 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_53)   --->   "%xor_ln124_96 = xor i8 %src_load_33, i8 %x_assign_22" [clefia.c:124]   --->   Operation 155 'xor' 'xor_ln124_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_53)   --->   "%xor_ln124_97 = xor i8 %xor_ln124_96, i8 %z_13" [clefia.c:124]   --->   Operation 156 'xor' 'xor_ln124_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_53)   --->   "%xor_ln124_98 = xor i8 %or_ln134_s, i8 %or_ln134_1" [clefia.c:124]   --->   Operation 157 'xor' 'xor_ln124_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_53)   --->   "%xor_ln124_99 = xor i8 %xor_ln124_98, i8 %x_assign_20" [clefia.c:124]   --->   Operation 158 'xor' 'xor_ln124_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 159 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_53 = xor i8 %xor_ln124_99, i8 %xor_ln124_97" [clefia.c:124]   --->   Operation 159 'xor' 'xor_ln124_53' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 160 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_53, i5 %dst_addr_33" [clefia.c:124]   --->   Operation 160 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_8 : Operation 161 [1/1] (1.78ns)   --->   "%add_ln121_63 = add i5 %src_offset_read, i5 6" [clefia.c:121]   --->   Operation 161 'add' 'add_ln121_63' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln121_98 = zext i5 %add_ln121_63" [clefia.c:121]   --->   Operation 162 'zext' 'zext_ln121_98' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 163 [1/1] (0.00ns)   --->   "%src_addr_34 = getelementptr i8 %src, i64 0, i64 %zext_ln121_98" [clefia.c:121]   --->   Operation 163 'getelementptr' 'src_addr_34' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 164 [2/2] (2.32ns)   --->   "%src_load_34 = load i5 %src_addr_34" [clefia.c:124]   --->   Operation 164 'load' 'src_load_34' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_8 : Operation 165 [1/1] (1.78ns)   --->   "%add_ln121_65 = add i5 %src_offset_read, i5 7" [clefia.c:121]   --->   Operation 165 'add' 'add_ln121_65' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln121_100 = zext i5 %add_ln121_65" [clefia.c:121]   --->   Operation 166 'zext' 'zext_ln121_100' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 167 [1/1] (0.00ns)   --->   "%src_addr_35 = getelementptr i8 %src, i64 0, i64 %zext_ln121_100" [clefia.c:121]   --->   Operation 167 'getelementptr' 'src_addr_35' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 168 [2/2] (2.32ns)   --->   "%src_load_35 = load i5 %src_addr_35" [clefia.c:124]   --->   Operation 168 'load' 'src_load_35' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 9 <SV = 8> <Delay = 5.63>
ST_9 : Operation 169 [1/1] (0.00ns)   --->   "%or_ln134_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_50, i1 %tmp_112" [clefia.c:134]   --->   Operation 169 'bitconcatenate' 'or_ln134_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 170 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_51, i1 %tmp_114" [clefia.c:134]   --->   Operation 170 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 171 [1/1] (1.78ns)   --->   "%add_ln121_64 = add i5 %dst_offset_read, i5 6" [clefia.c:121]   --->   Operation 171 'add' 'add_ln121_64' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln121_99 = zext i5 %add_ln121_64" [clefia.c:121]   --->   Operation 172 'zext' 'zext_ln121_99' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 173 [1/1] (0.00ns)   --->   "%dst_addr_34 = getelementptr i8 %dst, i64 0, i64 %zext_ln121_99" [clefia.c:121]   --->   Operation 173 'getelementptr' 'dst_addr_34' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 174 [1/2] (2.32ns)   --->   "%src_load_34 = load i5 %src_addr_34" [clefia.c:124]   --->   Operation 174 'load' 'src_load_34' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_9 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_54)   --->   "%xor_ln124_100 = xor i8 %src_load_34, i8 %x_assign_s" [clefia.c:124]   --->   Operation 175 'xor' 'xor_ln124_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_54)   --->   "%xor_ln124_101 = xor i8 %xor_ln124_100, i8 %z_14" [clefia.c:124]   --->   Operation 176 'xor' 'xor_ln124_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_54)   --->   "%xor_ln124_102 = xor i8 %or_ln, i8 %x_assign_21" [clefia.c:124]   --->   Operation 177 'xor' 'xor_ln124_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_54)   --->   "%xor_ln124_103 = xor i8 %xor_ln124_102, i8 %or_ln134_2" [clefia.c:124]   --->   Operation 178 'xor' 'xor_ln124_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 179 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_54 = xor i8 %xor_ln124_103, i8 %xor_ln124_101" [clefia.c:124]   --->   Operation 179 'xor' 'xor_ln124_54' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 180 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_54, i5 %dst_addr_34" [clefia.c:124]   --->   Operation 180 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_9 : Operation 181 [1/1] (1.78ns)   --->   "%add_ln121_66 = add i5 %dst_offset_read, i5 7" [clefia.c:121]   --->   Operation 181 'add' 'add_ln121_66' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln121_101 = zext i5 %add_ln121_66" [clefia.c:121]   --->   Operation 182 'zext' 'zext_ln121_101' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 183 [1/1] (0.00ns)   --->   "%dst_addr_35 = getelementptr i8 %dst, i64 0, i64 %zext_ln121_101" [clefia.c:121]   --->   Operation 183 'getelementptr' 'dst_addr_35' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 184 [1/2] (2.32ns)   --->   "%src_load_35 = load i5 %src_addr_35" [clefia.c:124]   --->   Operation 184 'load' 'src_load_35' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_9 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_55)   --->   "%xor_ln124_104 = xor i8 %src_load_35, i8 %or_ln134_2" [clefia.c:124]   --->   Operation 185 'xor' 'xor_ln124_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_55)   --->   "%xor_ln124_105 = xor i8 %xor_ln124_104, i8 %z_15" [clefia.c:124]   --->   Operation 186 'xor' 'xor_ln124_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_55)   --->   "%xor_ln124_106 = xor i8 %or_ln, i8 %x_assign_20" [clefia.c:124]   --->   Operation 187 'xor' 'xor_ln124_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_55)   --->   "%xor_ln124_107 = xor i8 %xor_ln124_106, i8 %x_assign_22" [clefia.c:124]   --->   Operation 188 'xor' 'xor_ln124_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 189 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_55 = xor i8 %xor_ln124_107, i8 %xor_ln124_105" [clefia.c:124]   --->   Operation 189 'xor' 'xor_ln124_55' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 190 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_55, i5 %dst_addr_35" [clefia.c:124]   --->   Operation 190 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_9 : Operation 191 [1/1] (0.00ns)   --->   "%ret_ln163 = ret" [clefia.c:163]   --->   Operation 191 'ret' 'ret_ln163' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 4.1ns
The critical path consists of the following:
	wire read operation ('src_offset_read') on port 'src_offset' [10]  (0 ns)
	'add' operation ('add_ln121_54', clefia.c:121) [24]  (1.78 ns)
	'getelementptr' operation ('src_addr_29', clefia.c:121) [26]  (0 ns)
	'load' operation ('src_load_29', clefia.c:124) on array 'src' [27]  (2.32 ns)

 <State 2>: 5.17ns
The critical path consists of the following:
	'add' operation ('add_ln121', clefia.c:121) [21]  (1.92 ns)
	'getelementptr' operation ('rk_addr_28', clefia.c:121) [23]  (0 ns)
	'load' operation ('rk_load_13', clefia.c:124) on array 'rk' [28]  (3.25 ns)

 <State 3>: 5.17ns
The critical path consists of the following:
	'add' operation ('add_ln121_55', clefia.c:121) [30]  (1.92 ns)
	'getelementptr' operation ('rk_addr_29', clefia.c:121) [32]  (0 ns)
	'load' operation ('rk_load_14', clefia.c:124) on array 'rk' [37]  (3.25 ns)

 <State 4>: 5.75ns
The critical path consists of the following:
	'load' operation ('z', clefia.c:150) on array 'clefia_s0' [50]  (3.25 ns)
	'select' operation ('x', clefia.c:131) [92]  (1.25 ns)
	'select' operation ('x', clefia.c:131) [98]  (1.25 ns)

 <State 5>: 5.75ns
The critical path consists of the following:
	'load' operation ('z', clefia.c:151) on array 'clefia_s1' [53]  (3.25 ns)
	'select' operation ('x', clefia.c:131) [62]  (1.25 ns)
	'select' operation ('x', clefia.c:131) [104]  (1.25 ns)

 <State 6>: 5.75ns
The critical path consists of the following:
	'load' operation ('z', clefia.c:152) on array 'clefia_s0' [56]  (3.25 ns)
	'select' operation ('x', clefia.c:131) [68]  (1.25 ns)
	'select' operation ('x', clefia.c:131) [74]  (1.25 ns)

 <State 7>: 5.75ns
The critical path consists of the following:
	'load' operation ('z', clefia.c:153) on array 'clefia_s1' [59]  (3.25 ns)
	'select' operation ('x', clefia.c:131) [80]  (1.25 ns)
	'select' operation ('x', clefia.c:131) [86]  (1.25 ns)

 <State 8>: 5.63ns
The critical path consists of the following:
	'load' operation ('src_load_32', clefia.c:124) on array 'src' [128]  (2.32 ns)
	'xor' operation ('xor_ln124_92', clefia.c:124) [129]  (0 ns)
	'xor' operation ('xor_ln124_93', clefia.c:124) [130]  (0 ns)
	'xor' operation ('xor_ln124_52', clefia.c:124) [133]  (0.99 ns)
	'store' operation ('store_ln124', clefia.c:124) of variable 'xor_ln124_52', clefia.c:124 on array 'dst' [134]  (2.32 ns)

 <State 9>: 5.63ns
The critical path consists of the following:
	'load' operation ('src_load_34', clefia.c:124) on array 'src' [154]  (2.32 ns)
	'xor' operation ('xor_ln124_100', clefia.c:124) [155]  (0 ns)
	'xor' operation ('xor_ln124_101', clefia.c:124) [156]  (0 ns)
	'xor' operation ('xor_ln124_54', clefia.c:124) [159]  (0.99 ns)
	'store' operation ('store_ln124', clefia.c:124) of variable 'xor_ln124_54', clefia.c:124 on array 'dst' [160]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
