# Reading C:/modeltech64_10.7/tcl/vsim/pref.tcl
# //  ModelSim SE-64 10.7 Dec  7 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do {led_test_tb.fdo}
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 23:39:41 on Jun 04,2019
# vlog -reportprogress 300 src/led_test.v 
# -- Compiling module led_test
# 
# Top level modules:
# 	led_test
# End time: 23:39:41 on Jun 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 23:39:41 on Jun 04,2019
# vlog -reportprogress 300 testbench/led_test_tb.v 
# -- Compiling module led_test_tb
# 
# Top level modules:
# 	led_test_tb
# End time: 23:39:41 on Jun 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 23:39:41 on Jun 04,2019
# vlog -reportprogress 300 C:/Xilinx/14.7/ISE_DS/ISE/verilog/src/glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 23:39:41 on Jun 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -L xilinxcorelib_ver -L unisims_ver -L unimacro_ver -L secureip -lib work work.led_test_tb glbl 
# Start time: 23:39:41 on Jun 04,2019
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.led_test_tb(fast)
# Loading work.led_test(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Administrator  Hostname: LAOLUO-PC  ProcessID: 4464
#           Attempting to use alternate WLF file "./wlftjmfkvf".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftjmfkvf
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
add wave -position insertpoint  \
sim:/led_test_tb/uut/timer
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.led_test_tb(fast)
# Loading work.led_test(fast)
# Loading work.glbl(fast)
run -all
add wave -position insertpoint  \
sim:/led_test_tb/uut/timer
# Causality operation skipped due to absence of debug database file
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.led_test_tb(fast)
# Loading work.led_test(fast)
# Loading work.glbl(fast)
run -all
run -all
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.led_test_tb(fast)
# Loading work.led_test(fast)
# Loading work.glbl(fast)
run -all
run -all
# End time: 01:10:15 on Jun 05,2019, Elapsed time: 1:30:34
# Errors: 0, Warnings: 1
