#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x27a6aa0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2782160 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0x279a780 .functor NOT 1, L_0x27cee10, C4<0>, C4<0>, C4<0>;
L_0x27ce590 .functor XOR 5, L_0x27cea40, L_0x27ceb70, C4<00000>, C4<00000>;
L_0x27ced00 .functor XOR 5, L_0x27ce590, L_0x27cec60, C4<00000>, C4<00000>;
v0x27cb2b0_0 .net *"_ivl_10", 4 0, L_0x27cec60;  1 drivers
v0x27cb3b0_0 .net *"_ivl_12", 4 0, L_0x27ced00;  1 drivers
v0x27cb490_0 .net *"_ivl_2", 4 0, L_0x27ce9a0;  1 drivers
v0x27cb550_0 .net *"_ivl_4", 4 0, L_0x27cea40;  1 drivers
v0x27cb630_0 .net *"_ivl_6", 4 0, L_0x27ceb70;  1 drivers
v0x27cb760_0 .net *"_ivl_8", 4 0, L_0x27ce590;  1 drivers
v0x27cb840_0 .var "clk", 0 0;
v0x27cb8e0_0 .var/2u "stats1", 159 0;
v0x27cb9a0_0 .var/2u "strobe", 0 0;
v0x27cbaf0_0 .net "sum_dut", 4 0, L_0x27ce600;  1 drivers
v0x27cbbb0_0 .net "sum_ref", 4 0, L_0x27cc2c0;  1 drivers
v0x27cbc50_0 .net "tb_match", 0 0, L_0x27cee10;  1 drivers
v0x27cbcf0_0 .net "tb_mismatch", 0 0, L_0x279a780;  1 drivers
v0x27cbdb0_0 .net "x", 3 0, v0x27c7b60_0;  1 drivers
v0x27cbe70_0 .net "y", 3 0, v0x27c7c20_0;  1 drivers
L_0x27ce9a0 .concat [ 5 0 0 0], L_0x27cc2c0;
L_0x27cea40 .concat [ 5 0 0 0], L_0x27cc2c0;
L_0x27ceb70 .concat [ 5 0 0 0], L_0x27ce600;
L_0x27cec60 .concat [ 5 0 0 0], L_0x27cc2c0;
L_0x27cee10 .cmp/eeq 5, L_0x27ce9a0, L_0x27ced00;
S_0x27a4a80 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0x2782160;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x278c0b0_0 .net *"_ivl_0", 4 0, L_0x27cbfb0;  1 drivers
L_0x7f1b8228c018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x2791bb0_0 .net *"_ivl_3", 0 0, L_0x7f1b8228c018;  1 drivers
v0x278eff0_0 .net *"_ivl_4", 4 0, L_0x27cc140;  1 drivers
L_0x7f1b8228c060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x278c400_0 .net *"_ivl_7", 0 0, L_0x7f1b8228c060;  1 drivers
v0x27c74f0_0 .net "sum", 4 0, L_0x27cc2c0;  alias, 1 drivers
v0x27c7620_0 .net "x", 3 0, v0x27c7b60_0;  alias, 1 drivers
v0x27c7700_0 .net "y", 3 0, v0x27c7c20_0;  alias, 1 drivers
L_0x27cbfb0 .concat [ 4 1 0 0], v0x27c7b60_0, L_0x7f1b8228c018;
L_0x27cc140 .concat [ 4 1 0 0], v0x27c7c20_0, L_0x7f1b8228c060;
L_0x27cc2c0 .arith/sum 5, L_0x27cbfb0, L_0x27cc140;
S_0x27c7860 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0x2782160;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
    .port_info 2 /OUTPUT 4 "y";
v0x27c7a80_0 .net "clk", 0 0, v0x27cb840_0;  1 drivers
v0x27c7b60_0 .var "x", 3 0;
v0x27c7c20_0 .var "y", 3 0;
E_0x2795c30/0 .event negedge, v0x27c7a80_0;
E_0x2795c30/1 .event posedge, v0x27c7a80_0;
E_0x2795c30 .event/or E_0x2795c30/0, E_0x2795c30/1;
S_0x27c7d00 .scope module, "top_module1" "top_module" 3 75, 4 1 0, S_0x2782160;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x27cab70_0 .net *"_ivl_45", 0 0, L_0x27ce830;  1 drivers
v0x27cac70_0 .net "c", 3 0, L_0x27ce4f0;  1 drivers
v0x27cad50_0 .net "sum", 4 0, L_0x27ce600;  alias, 1 drivers
v0x27cae10_0 .net "x", 3 0, v0x27c7b60_0;  alias, 1 drivers
v0x27caed0_0 .net "y", 3 0, v0x27c7c20_0;  alias, 1 drivers
L_0x27cc900 .part v0x27c7b60_0, 0, 1;
L_0x27cca30 .part v0x27c7c20_0, 0, 1;
L_0x27cd060 .part v0x27c7b60_0, 1, 1;
L_0x27cd190 .part v0x27c7c20_0, 1, 1;
L_0x27cd2f0 .part L_0x27ce4f0, 0, 1;
L_0x27cd890 .part v0x27c7b60_0, 2, 1;
L_0x27cda00 .part v0x27c7c20_0, 2, 1;
L_0x27cdb30 .part L_0x27ce4f0, 1, 1;
L_0x27ce110 .part v0x27c7b60_0, 3, 1;
L_0x27ce240 .part v0x27c7c20_0, 3, 1;
L_0x27ce450 .part L_0x27ce4f0, 2, 1;
L_0x27ce4f0 .concat8 [ 1 1 1 1], L_0x27cc7b0, L_0x27ccf10, L_0x27cd740, L_0x27cdfc0;
LS_0x27ce600_0_0 .concat8 [ 1 1 1 1], L_0x27cc400, L_0x27ccbd0, L_0x27cd400, L_0x27cdc90;
LS_0x27ce600_0_4 .concat8 [ 1 0 0 0], L_0x27ce830;
L_0x27ce600 .concat8 [ 4 1 0 0], LS_0x27ce600_0_0, LS_0x27ce600_0_4;
L_0x27ce830 .part L_0x27ce4f0, 3, 1;
S_0x27c7ee0 .scope module, "add0" "full_adder" 4 9, 4 17 0, S_0x27c7d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x27a8490 .functor XOR 1, L_0x27cc900, L_0x27cca30, C4<0>, C4<0>;
L_0x7f1b8228c0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x27cc400 .functor XOR 1, L_0x27a8490, L_0x7f1b8228c0a8, C4<0>, C4<0>;
L_0x27cc4c0 .functor AND 1, L_0x27cc900, L_0x27cca30, C4<1>, C4<1>;
L_0x27cc600 .functor XOR 1, L_0x27cc900, L_0x27cca30, C4<0>, C4<0>;
L_0x27cc6a0 .functor AND 1, L_0x7f1b8228c0a8, L_0x27cc600, C4<1>, C4<1>;
L_0x27cc7b0 .functor OR 1, L_0x27cc4c0, L_0x27cc6a0, C4<0>, C4<0>;
v0x27c8170_0 .net *"_ivl_0", 0 0, L_0x27a8490;  1 drivers
v0x27c8270_0 .net *"_ivl_4", 0 0, L_0x27cc4c0;  1 drivers
v0x27c8350_0 .net *"_ivl_6", 0 0, L_0x27cc600;  1 drivers
v0x27c8440_0 .net *"_ivl_8", 0 0, L_0x27cc6a0;  1 drivers
v0x27c8520_0 .net "a", 0 0, L_0x27cc900;  1 drivers
v0x27c8630_0 .net "b", 0 0, L_0x27cca30;  1 drivers
v0x27c86f0_0 .net "cin", 0 0, L_0x7f1b8228c0a8;  1 drivers
v0x27c87b0_0 .net "cout", 0 0, L_0x27cc7b0;  1 drivers
v0x27c8870_0 .net "sum", 0 0, L_0x27cc400;  1 drivers
S_0x27c89d0 .scope module, "add1" "full_adder" 4 10, 4 17 0, S_0x27c7d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x27ccb60 .functor XOR 1, L_0x27cd060, L_0x27cd190, C4<0>, C4<0>;
L_0x27ccbd0 .functor XOR 1, L_0x27ccb60, L_0x27cd2f0, C4<0>, C4<0>;
L_0x27ccc70 .functor AND 1, L_0x27cd060, L_0x27cd190, C4<1>, C4<1>;
L_0x27ccd60 .functor XOR 1, L_0x27cd060, L_0x27cd190, C4<0>, C4<0>;
L_0x27cce00 .functor AND 1, L_0x27cd2f0, L_0x27ccd60, C4<1>, C4<1>;
L_0x27ccf10 .functor OR 1, L_0x27ccc70, L_0x27cce00, C4<0>, C4<0>;
v0x27c8c30_0 .net *"_ivl_0", 0 0, L_0x27ccb60;  1 drivers
v0x27c8d10_0 .net *"_ivl_4", 0 0, L_0x27ccc70;  1 drivers
v0x27c8df0_0 .net *"_ivl_6", 0 0, L_0x27ccd60;  1 drivers
v0x27c8ee0_0 .net *"_ivl_8", 0 0, L_0x27cce00;  1 drivers
v0x27c8fc0_0 .net "a", 0 0, L_0x27cd060;  1 drivers
v0x27c90d0_0 .net "b", 0 0, L_0x27cd190;  1 drivers
v0x27c9190_0 .net "cin", 0 0, L_0x27cd2f0;  1 drivers
v0x27c9250_0 .net "cout", 0 0, L_0x27ccf10;  1 drivers
v0x27c9310_0 .net "sum", 0 0, L_0x27ccbd0;  1 drivers
S_0x27c9500 .scope module, "add2" "full_adder" 4 11, 4 17 0, S_0x27c7d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x27cd390 .functor XOR 1, L_0x27cd890, L_0x27cda00, C4<0>, C4<0>;
L_0x27cd400 .functor XOR 1, L_0x27cd390, L_0x27cdb30, C4<0>, C4<0>;
L_0x27cd4a0 .functor AND 1, L_0x27cd890, L_0x27cda00, C4<1>, C4<1>;
L_0x27cd590 .functor XOR 1, L_0x27cd890, L_0x27cda00, C4<0>, C4<0>;
L_0x27cd630 .functor AND 1, L_0x27cdb30, L_0x27cd590, C4<1>, C4<1>;
L_0x27cd740 .functor OR 1, L_0x27cd4a0, L_0x27cd630, C4<0>, C4<0>;
v0x27c9770_0 .net *"_ivl_0", 0 0, L_0x27cd390;  1 drivers
v0x27c9850_0 .net *"_ivl_4", 0 0, L_0x27cd4a0;  1 drivers
v0x27c9930_0 .net *"_ivl_6", 0 0, L_0x27cd590;  1 drivers
v0x27c9a20_0 .net *"_ivl_8", 0 0, L_0x27cd630;  1 drivers
v0x27c9b00_0 .net "a", 0 0, L_0x27cd890;  1 drivers
v0x27c9c10_0 .net "b", 0 0, L_0x27cda00;  1 drivers
v0x27c9cd0_0 .net "cin", 0 0, L_0x27cdb30;  1 drivers
v0x27c9d90_0 .net "cout", 0 0, L_0x27cd740;  1 drivers
v0x27c9e50_0 .net "sum", 0 0, L_0x27cd400;  1 drivers
S_0x27ca040 .scope module, "add3" "full_adder" 4 12, 4 17 0, S_0x27c7d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x27cdc20 .functor XOR 1, L_0x27ce110, L_0x27ce240, C4<0>, C4<0>;
L_0x27cdc90 .functor XOR 1, L_0x27cdc20, L_0x27ce450, C4<0>, C4<0>;
L_0x27cdd00 .functor AND 1, L_0x27ce110, L_0x27ce240, C4<1>, C4<1>;
L_0x27cde10 .functor XOR 1, L_0x27ce110, L_0x27ce240, C4<0>, C4<0>;
L_0x27cdeb0 .functor AND 1, L_0x27ce450, L_0x27cde10, C4<1>, C4<1>;
L_0x27cdfc0 .functor OR 1, L_0x27cdd00, L_0x27cdeb0, C4<0>, C4<0>;
v0x27ca280_0 .net *"_ivl_0", 0 0, L_0x27cdc20;  1 drivers
v0x27ca380_0 .net *"_ivl_4", 0 0, L_0x27cdd00;  1 drivers
v0x27ca460_0 .net *"_ivl_6", 0 0, L_0x27cde10;  1 drivers
v0x27ca550_0 .net *"_ivl_8", 0 0, L_0x27cdeb0;  1 drivers
v0x27ca630_0 .net "a", 0 0, L_0x27ce110;  1 drivers
v0x27ca740_0 .net "b", 0 0, L_0x27ce240;  1 drivers
v0x27ca800_0 .net "cin", 0 0, L_0x27ce450;  1 drivers
v0x27ca8c0_0 .net "cout", 0 0, L_0x27cdfc0;  1 drivers
v0x27ca980_0 .net "sum", 0 0, L_0x27cdc90;  1 drivers
S_0x27cb0b0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0x2782160;
 .timescale -12 -12;
E_0x27960e0 .event anyedge, v0x27cb9a0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x27cb9a0_0;
    %nor/r;
    %assign/vec4 v0x27cb9a0_0, 0;
    %wait E_0x27960e0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x27c7860;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2795c30;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 4;
    %assign/vec4 v0x27c7c20_0, 0;
    %assign/vec4 v0x27c7b60_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x2782160;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27cb840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27cb9a0_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x2782160;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x27cb840_0;
    %inv;
    %store/vec4 v0x27cb840_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x2782160;
T_4 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0x27c7a80_0, v0x27cbcf0_0, v0x27cbdb0_0, v0x27cbe70_0, v0x27cbbb0_0, v0x27cbaf0_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x2782160;
T_5 ;
    %load/vec4 v0x27cb8e0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x27cb8e0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x27cb8e0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_5.1 ;
    %load/vec4 v0x27cb8e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27cb8e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x27cb8e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27cb8e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x2782160;
T_6 ;
    %wait E_0x2795c30;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27cb8e0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27cb8e0_0, 4, 32;
    %load/vec4 v0x27cbc50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x27cb8e0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27cb8e0_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27cb8e0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27cb8e0_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x27cbbb0_0;
    %load/vec4 v0x27cbbb0_0;
    %load/vec4 v0x27cbaf0_0;
    %xor;
    %load/vec4 v0x27cbbb0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x27cb8e0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27cb8e0_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x27cb8e0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27cb8e0_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4j/m2014_q4j_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can10_depth0/human/m2014_q4j/iter0/response8/top_module.sv";
