Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/VivadoInstalled/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto e8fc08cf8cb241e1a6e2c2d89d9d5441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cnt10tb_behav xil_defaultlib.cnt10tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behav of entity xil_defaultlib.bodem_cs10 [bodem_cs10_default]
Compiling architecture behavior of entity xil_defaultlib.cnt10tb
Built simulation snapshot cnt10tb_behav
