<profile>

<ReportVersion>
<Version>2023.2</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>virtexuplus</ProductFamily>
<Part>xcu200-fsgd2104-2-e</Part>
<TopModelName>kernel_trmm</TopModelName>
<TargetClockPeriod>4.00</TargetClockPeriod>
<ClockUncertainty>1.08</ClockUncertainty>
<FlowTarget>vitis</FlowTarget>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>no</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>2.920</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>376187</Best-caseLatency>
<Average-caseLatency>356776187</Average-caseLatency>
<Worst-caseLatency>860056187</Worst-caseLatency>
<Best-caseRealTimeLatency>1.505 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>1.427 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>3.440 sec</Worst-caseRealTimeLatency>
<Interval-min>376188</Interval-min>
<Interval-max>860056188</Interval-max>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<merlinL6_merlinL5>
<Slack>2.92</Slack>
<TripCount>8000</TripCount>
<Latency>
<range>
<min>280000</min>
<max>859960000</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>1120000</min>
<max>3439840000</max>
</range>
</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>35</min>
<max>107495</max>
</range>
</IterationLatency>
<InstanceList>
</InstanceList>
<merlinL2>
<Slack>2.92</Slack>
<TripCount>
<range>
<min>0</min>
<max>199</max>
</range>
</TripCount>
<Latency>
<range>
<min>0</min>
<max>17910</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>0</min>
<max>71640</max>
</range>
</AbsoluteTimeLatency>
<IterationLatency>90</IterationLatency>
<InstanceList>
</InstanceList>
</merlinL2>
<merlinL2>
<Slack>2.92</Slack>
<TripCount>
<range>
<min>0</min>
<max>199</max>
</range>
</TripCount>
<Latency>
<range>
<min>0</min>
<max>17910</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>0</min>
<max>71640</max>
</range>
</AbsoluteTimeLatency>
<IterationLatency>90</IterationLatency>
<InstanceList>
</InstanceList>
</merlinL2>
<merlinL2>
<Slack>2.92</Slack>
<TripCount>
<range>
<min>0</min>
<max>199</max>
</range>
</TripCount>
<Latency>
<range>
<min>0</min>
<max>17910</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>0</min>
<max>71640</max>
</range>
</AbsoluteTimeLatency>
<IterationLatency>90</IterationLatency>
<InstanceList>
</InstanceList>
</merlinL2>
<merlinL2>
<Slack>2.92</Slack>
<TripCount>
<range>
<min>0</min>
<max>199</max>
</range>
</TripCount>
<Latency>
<range>
<min>0</min>
<max>17910</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>0</min>
<max>71640</max>
</range>
</AbsoluteTimeLatency>
<IterationLatency>90</IterationLatency>
<InstanceList>
</InstanceList>
</merlinL2>
<merlinL2>
<Slack>2.92</Slack>
<TripCount>
<range>
<min>0</min>
<max>199</max>
</range>
</TripCount>
<Latency>
<range>
<min>0</min>
<max>17910</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>0</min>
<max>71640</max>
</range>
</AbsoluteTimeLatency>
<IterationLatency>90</IterationLatency>
<InstanceList>
</InstanceList>
</merlinL2>
<merlinL2>
<Slack>2.92</Slack>
<TripCount>
<range>
<min>0</min>
<max>199</max>
</range>
</TripCount>
<Latency>
<range>
<min>0</min>
<max>17910</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>0</min>
<max>71640</max>
</range>
</AbsoluteTimeLatency>
<IterationLatency>90</IterationLatency>
<InstanceList>
</InstanceList>
</merlinL2>
</merlinL6_merlinL5>
</SummaryOfLoopLatency>
<SummaryOfViolations>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>/workspaces/trmm_MEDIUM_nlp_dse_2023/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_trmm.c:69</SourceLocation>
<SummaryOfLoopViolations>
<merlinL6_merlinL5>
<Name>merlinL6_merlinL5</Name>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>/workspaces/trmm_MEDIUM_nlp_dse_2023/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_trmm.c:85</SourceLocation>
<merlinL2>
<Name>merlinL2</Name>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>/workspaces/trmm_MEDIUM_nlp_dse_2023/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_trmm.c:118</SourceLocation>
</merlinL2>
<merlinL2>
<Name>merlinL2</Name>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>/workspaces/trmm_MEDIUM_nlp_dse_2023/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_trmm.c:118</SourceLocation>
</merlinL2>
<merlinL2>
<Name>merlinL2</Name>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>/workspaces/trmm_MEDIUM_nlp_dse_2023/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_trmm.c:118</SourceLocation>
</merlinL2>
<merlinL2>
<Name>merlinL2</Name>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>/workspaces/trmm_MEDIUM_nlp_dse_2023/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_trmm.c:118</SourceLocation>
</merlinL2>
<merlinL2>
<Name>merlinL2</Name>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>/workspaces/trmm_MEDIUM_nlp_dse_2023/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_trmm.c:118</SourceLocation>
</merlinL2>
<merlinL2>
<Name>merlinL2</Name>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>/workspaces/trmm_MEDIUM_nlp_dse_2023/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_trmm.c:118</SourceLocation>
</merlinL2>
</merlinL6_merlinL5>
</SummaryOfLoopViolations>
</SummaryOfViolations>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<BRAM_18K>125</BRAM_18K>
<DSP>9</DSP>
<FF>11477</FF>
<LUT>12416</LUT>
<URAM>0</URAM>
</Resources>
<AvailableResources>
<BRAM_18K>4320</BRAM_18K>
<DSP>6840</DSP>
<FF>2364480</FF>
<LUT>1182240</LUT>
<URAM>960</URAM>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>s_axi_control_AWVALID</name>
<Object>control</Object>
<Type>scalar</Type>
<IOProtocol>s_axi</IOProtocol>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_AWREADY</name>
<Object>control</Object>
<Type>scalar</Type>
<IOProtocol>s_axi</IOProtocol>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_AWADDR</name>
<Object>control</Object>
<Type>scalar</Type>
<IOProtocol>s_axi</IOProtocol>
<Dir>in</Dir>
<Bits>6</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_WVALID</name>
<Object>control</Object>
<Type>scalar</Type>
<IOProtocol>s_axi</IOProtocol>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_WREADY</name>
<Object>control</Object>
<Type>scalar</Type>
<IOProtocol>s_axi</IOProtocol>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_WDATA</name>
<Object>control</Object>
<Type>scalar</Type>
<IOProtocol>s_axi</IOProtocol>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_WSTRB</name>
<Object>control</Object>
<Type>scalar</Type>
<IOProtocol>s_axi</IOProtocol>
<Dir>in</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_ARVALID</name>
<Object>control</Object>
<Type>scalar</Type>
<IOProtocol>s_axi</IOProtocol>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_ARREADY</name>
<Object>control</Object>
<Type>scalar</Type>
<IOProtocol>s_axi</IOProtocol>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_ARADDR</name>
<Object>control</Object>
<Type>scalar</Type>
<IOProtocol>s_axi</IOProtocol>
<Dir>in</Dir>
<Bits>6</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_RVALID</name>
<Object>control</Object>
<Type>scalar</Type>
<IOProtocol>s_axi</IOProtocol>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_RREADY</name>
<Object>control</Object>
<Type>scalar</Type>
<IOProtocol>s_axi</IOProtocol>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_RDATA</name>
<Object>control</Object>
<Type>scalar</Type>
<IOProtocol>s_axi</IOProtocol>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_RRESP</name>
<Object>control</Object>
<Type>scalar</Type>
<IOProtocol>s_axi</IOProtocol>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_BVALID</name>
<Object>control</Object>
<Type>scalar</Type>
<IOProtocol>s_axi</IOProtocol>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_BREADY</name>
<Object>control</Object>
<Type>scalar</Type>
<IOProtocol>s_axi</IOProtocol>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_BRESP</name>
<Object>control</Object>
<Type>scalar</Type>
<IOProtocol>s_axi</IOProtocol>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>ap_clk</name>
<Object>kernel_trmm</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_chain</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst_n</name>
<Object>kernel_trmm</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_chain</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>interrupt</name>
<Object>kernel_trmm</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_chain</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_merlin_gmem_kernel_trmm_32_0_AWVALID</name>
<Object>merlin_gmem_kernel_trmm_32_0</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_merlin_gmem_kernel_trmm_32_0_AWREADY</name>
<Object>merlin_gmem_kernel_trmm_32_0</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_merlin_gmem_kernel_trmm_32_0_AWADDR</name>
<Object>merlin_gmem_kernel_trmm_32_0</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_merlin_gmem_kernel_trmm_32_0_AWID</name>
<Object>merlin_gmem_kernel_trmm_32_0</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_merlin_gmem_kernel_trmm_32_0_AWLEN</name>
<Object>merlin_gmem_kernel_trmm_32_0</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_merlin_gmem_kernel_trmm_32_0_AWSIZE</name>
<Object>merlin_gmem_kernel_trmm_32_0</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_merlin_gmem_kernel_trmm_32_0_AWBURST</name>
<Object>merlin_gmem_kernel_trmm_32_0</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_merlin_gmem_kernel_trmm_32_0_AWLOCK</name>
<Object>merlin_gmem_kernel_trmm_32_0</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_merlin_gmem_kernel_trmm_32_0_AWCACHE</name>
<Object>merlin_gmem_kernel_trmm_32_0</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_merlin_gmem_kernel_trmm_32_0_AWPROT</name>
<Object>merlin_gmem_kernel_trmm_32_0</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_merlin_gmem_kernel_trmm_32_0_AWQOS</name>
<Object>merlin_gmem_kernel_trmm_32_0</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_merlin_gmem_kernel_trmm_32_0_AWREGION</name>
<Object>merlin_gmem_kernel_trmm_32_0</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_merlin_gmem_kernel_trmm_32_0_AWUSER</name>
<Object>merlin_gmem_kernel_trmm_32_0</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_merlin_gmem_kernel_trmm_32_0_WVALID</name>
<Object>merlin_gmem_kernel_trmm_32_0</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_merlin_gmem_kernel_trmm_32_0_WREADY</name>
<Object>merlin_gmem_kernel_trmm_32_0</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_merlin_gmem_kernel_trmm_32_0_WDATA</name>
<Object>merlin_gmem_kernel_trmm_32_0</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_merlin_gmem_kernel_trmm_32_0_WSTRB</name>
<Object>merlin_gmem_kernel_trmm_32_0</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_merlin_gmem_kernel_trmm_32_0_WLAST</name>
<Object>merlin_gmem_kernel_trmm_32_0</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_merlin_gmem_kernel_trmm_32_0_WID</name>
<Object>merlin_gmem_kernel_trmm_32_0</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_merlin_gmem_kernel_trmm_32_0_WUSER</name>
<Object>merlin_gmem_kernel_trmm_32_0</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_merlin_gmem_kernel_trmm_32_0_ARVALID</name>
<Object>merlin_gmem_kernel_trmm_32_0</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_merlin_gmem_kernel_trmm_32_0_ARREADY</name>
<Object>merlin_gmem_kernel_trmm_32_0</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_merlin_gmem_kernel_trmm_32_0_ARADDR</name>
<Object>merlin_gmem_kernel_trmm_32_0</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_merlin_gmem_kernel_trmm_32_0_ARID</name>
<Object>merlin_gmem_kernel_trmm_32_0</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_merlin_gmem_kernel_trmm_32_0_ARLEN</name>
<Object>merlin_gmem_kernel_trmm_32_0</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_merlin_gmem_kernel_trmm_32_0_ARSIZE</name>
<Object>merlin_gmem_kernel_trmm_32_0</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_merlin_gmem_kernel_trmm_32_0_ARBURST</name>
<Object>merlin_gmem_kernel_trmm_32_0</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_merlin_gmem_kernel_trmm_32_0_ARLOCK</name>
<Object>merlin_gmem_kernel_trmm_32_0</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_merlin_gmem_kernel_trmm_32_0_ARCACHE</name>
<Object>merlin_gmem_kernel_trmm_32_0</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_merlin_gmem_kernel_trmm_32_0_ARPROT</name>
<Object>merlin_gmem_kernel_trmm_32_0</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_merlin_gmem_kernel_trmm_32_0_ARQOS</name>
<Object>merlin_gmem_kernel_trmm_32_0</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_merlin_gmem_kernel_trmm_32_0_ARREGION</name>
<Object>merlin_gmem_kernel_trmm_32_0</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_merlin_gmem_kernel_trmm_32_0_ARUSER</name>
<Object>merlin_gmem_kernel_trmm_32_0</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_merlin_gmem_kernel_trmm_32_0_RVALID</name>
<Object>merlin_gmem_kernel_trmm_32_0</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_merlin_gmem_kernel_trmm_32_0_RREADY</name>
<Object>merlin_gmem_kernel_trmm_32_0</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_merlin_gmem_kernel_trmm_32_0_RDATA</name>
<Object>merlin_gmem_kernel_trmm_32_0</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_merlin_gmem_kernel_trmm_32_0_RLAST</name>
<Object>merlin_gmem_kernel_trmm_32_0</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_merlin_gmem_kernel_trmm_32_0_RID</name>
<Object>merlin_gmem_kernel_trmm_32_0</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_merlin_gmem_kernel_trmm_32_0_RUSER</name>
<Object>merlin_gmem_kernel_trmm_32_0</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_merlin_gmem_kernel_trmm_32_0_RRESP</name>
<Object>merlin_gmem_kernel_trmm_32_0</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_merlin_gmem_kernel_trmm_32_0_BVALID</name>
<Object>merlin_gmem_kernel_trmm_32_0</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_merlin_gmem_kernel_trmm_32_0_BREADY</name>
<Object>merlin_gmem_kernel_trmm_32_0</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_merlin_gmem_kernel_trmm_32_0_BRESP</name>
<Object>merlin_gmem_kernel_trmm_32_0</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_merlin_gmem_kernel_trmm_32_0_BID</name>
<Object>merlin_gmem_kernel_trmm_32_0</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_merlin_gmem_kernel_trmm_32_0_BUSER</name>
<Object>merlin_gmem_kernel_trmm_32_0</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_merlin_gmem_kernel_trmm_32_B_AWVALID</name>
<Object>merlin_gmem_kernel_trmm_32_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_merlin_gmem_kernel_trmm_32_B_AWREADY</name>
<Object>merlin_gmem_kernel_trmm_32_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_merlin_gmem_kernel_trmm_32_B_AWADDR</name>
<Object>merlin_gmem_kernel_trmm_32_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_merlin_gmem_kernel_trmm_32_B_AWID</name>
<Object>merlin_gmem_kernel_trmm_32_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_merlin_gmem_kernel_trmm_32_B_AWLEN</name>
<Object>merlin_gmem_kernel_trmm_32_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_merlin_gmem_kernel_trmm_32_B_AWSIZE</name>
<Object>merlin_gmem_kernel_trmm_32_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_merlin_gmem_kernel_trmm_32_B_AWBURST</name>
<Object>merlin_gmem_kernel_trmm_32_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_merlin_gmem_kernel_trmm_32_B_AWLOCK</name>
<Object>merlin_gmem_kernel_trmm_32_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_merlin_gmem_kernel_trmm_32_B_AWCACHE</name>
<Object>merlin_gmem_kernel_trmm_32_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_merlin_gmem_kernel_trmm_32_B_AWPROT</name>
<Object>merlin_gmem_kernel_trmm_32_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_merlin_gmem_kernel_trmm_32_B_AWQOS</name>
<Object>merlin_gmem_kernel_trmm_32_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_merlin_gmem_kernel_trmm_32_B_AWREGION</name>
<Object>merlin_gmem_kernel_trmm_32_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_merlin_gmem_kernel_trmm_32_B_AWUSER</name>
<Object>merlin_gmem_kernel_trmm_32_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_merlin_gmem_kernel_trmm_32_B_WVALID</name>
<Object>merlin_gmem_kernel_trmm_32_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_merlin_gmem_kernel_trmm_32_B_WREADY</name>
<Object>merlin_gmem_kernel_trmm_32_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_merlin_gmem_kernel_trmm_32_B_WDATA</name>
<Object>merlin_gmem_kernel_trmm_32_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_merlin_gmem_kernel_trmm_32_B_WSTRB</name>
<Object>merlin_gmem_kernel_trmm_32_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_merlin_gmem_kernel_trmm_32_B_WLAST</name>
<Object>merlin_gmem_kernel_trmm_32_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_merlin_gmem_kernel_trmm_32_B_WID</name>
<Object>merlin_gmem_kernel_trmm_32_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_merlin_gmem_kernel_trmm_32_B_WUSER</name>
<Object>merlin_gmem_kernel_trmm_32_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_merlin_gmem_kernel_trmm_32_B_ARVALID</name>
<Object>merlin_gmem_kernel_trmm_32_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_merlin_gmem_kernel_trmm_32_B_ARREADY</name>
<Object>merlin_gmem_kernel_trmm_32_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_merlin_gmem_kernel_trmm_32_B_ARADDR</name>
<Object>merlin_gmem_kernel_trmm_32_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_merlin_gmem_kernel_trmm_32_B_ARID</name>
<Object>merlin_gmem_kernel_trmm_32_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_merlin_gmem_kernel_trmm_32_B_ARLEN</name>
<Object>merlin_gmem_kernel_trmm_32_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_merlin_gmem_kernel_trmm_32_B_ARSIZE</name>
<Object>merlin_gmem_kernel_trmm_32_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_merlin_gmem_kernel_trmm_32_B_ARBURST</name>
<Object>merlin_gmem_kernel_trmm_32_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_merlin_gmem_kernel_trmm_32_B_ARLOCK</name>
<Object>merlin_gmem_kernel_trmm_32_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_merlin_gmem_kernel_trmm_32_B_ARCACHE</name>
<Object>merlin_gmem_kernel_trmm_32_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_merlin_gmem_kernel_trmm_32_B_ARPROT</name>
<Object>merlin_gmem_kernel_trmm_32_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_merlin_gmem_kernel_trmm_32_B_ARQOS</name>
<Object>merlin_gmem_kernel_trmm_32_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_merlin_gmem_kernel_trmm_32_B_ARREGION</name>
<Object>merlin_gmem_kernel_trmm_32_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_merlin_gmem_kernel_trmm_32_B_ARUSER</name>
<Object>merlin_gmem_kernel_trmm_32_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_merlin_gmem_kernel_trmm_32_B_RVALID</name>
<Object>merlin_gmem_kernel_trmm_32_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_merlin_gmem_kernel_trmm_32_B_RREADY</name>
<Object>merlin_gmem_kernel_trmm_32_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_merlin_gmem_kernel_trmm_32_B_RDATA</name>
<Object>merlin_gmem_kernel_trmm_32_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_merlin_gmem_kernel_trmm_32_B_RLAST</name>
<Object>merlin_gmem_kernel_trmm_32_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_merlin_gmem_kernel_trmm_32_B_RID</name>
<Object>merlin_gmem_kernel_trmm_32_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_merlin_gmem_kernel_trmm_32_B_RUSER</name>
<Object>merlin_gmem_kernel_trmm_32_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_merlin_gmem_kernel_trmm_32_B_RRESP</name>
<Object>merlin_gmem_kernel_trmm_32_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_merlin_gmem_kernel_trmm_32_B_BVALID</name>
<Object>merlin_gmem_kernel_trmm_32_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_merlin_gmem_kernel_trmm_32_B_BREADY</name>
<Object>merlin_gmem_kernel_trmm_32_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_merlin_gmem_kernel_trmm_32_B_BRESP</name>
<Object>merlin_gmem_kernel_trmm_32_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_merlin_gmem_kernel_trmm_32_B_BID</name>
<Object>merlin_gmem_kernel_trmm_32_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_merlin_gmem_kernel_trmm_32_B_BUSER</name>
<Object>merlin_gmem_kernel_trmm_32_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
</InterfaceSummary>

</profile>
