/* IBM_PROLOG_BEGIN_TAG                                                   */
/* This is an automatically generated prolog.                             */
/*                                                                        */
/* $Source: import/chips/p10/procedures/ppe/pgpe/pgpe_irq_handlers.c $    */
/*                                                                        */
/* OpenPOWER EKB Project                                                  */
/*                                                                        */
/* COPYRIGHT 2019,2021                                                    */
/* [+] International Business Machines Corp.                              */
/*                                                                        */
/*                                                                        */
/* Licensed under the Apache License, Version 2.0 (the "License");        */
/* you may not use this file except in compliance with the License.       */
/* You may obtain a copy of the License at                                */
/*                                                                        */
/*     http://www.apache.org/licenses/LICENSE-2.0                         */
/*                                                                        */
/* Unless required by applicable law or agreed to in writing, software    */
/* distributed under the License is distributed on an "AS IS" BASIS,      */
/* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        */
/* implied. See the License for the specific language governing           */
/* permissions and limitations under the License.                         */
/*                                                                        */
/* IBM_PROLOG_END_TAG                                                     */
#include "pgpe.h"
#include "pgpe_irq_handlers.h"
#include "pgpe_event_table.h"
#include "p10_oci_proc_5.H"
#include "p10_oci_proc_6.H"
#include "p10_oci_proc_a.H"
#include "p10_oci_proc_c.H"
#include "p10_oci_proc_f.H"
#include "p10_scom_proc_4.H"
#include "p10_scom_proc_9.H"
#include "p10_scom_proc_1.H"
#include "p10_scom_proc_2.H"

extern  uint64_t  g_oimr_override;

//Local Functions
extern void pgpe_irq_ipc_init();
extern void pgpe_irq_fit_init();


//FAULT
void pgpe_ocb_hb_error_init();
void pgpe_irq_occ_fault_handler();
void pgpe_irq_xgpe_fault_handler();
void pgpe_irq_pvref_fault_handler();
void pgpe_irq_xstop_handler();
void pgpe_irq_other_engine();
void pgpe_ipc_done_hook();

// IRQ handler table
IOTA_BEGIN_TASK_TABLE
IOTA_TASK(pgpe_irq_fault_handler),
          IOTA_TASK(pgpe_irq_pbax_handler),
          IOTA_TASK(ipc_irq_handler),
          IOTA_TASK(pgpe_irq_pcb_handler),
          IOTA_TASK(pgpe_irq_other_engine)
          IOTA_END_TASK_TABLE;

pcb_set_pmcr_args_t G_pcb_set_pmcr_args;

void pgpe_irq_init()
{
    PK_TRACE_INF("IRQ: Init");
    //Init IPC
    pgpe_irq_ipc_init();

    //Init FIT
    pgpe_irq_fit_init();

    //OCC Heartbeat Init
    pgpe_ocb_hb_error_init();

    //Clear all PGPE interrupts except IPI2.
    //IPI2 is cleared and setup by ipc_init call above
    uint32_t oisr0 = 0x590EE000;
    out32(TP_TPCHIP_OCC_OCI_OCB_OISR0_WO_CLEAR, oisr0);

    //Unmask all error PGPE interrupts.
    //PCB interrupts are masked(and some are never unmasked)
    //later when pstates are enabled
    uint32_t oimr0 = 0x59000000;
    out32(TP_TPCHIP_OCC_OCI_OCB_OIMR0_WO_CLEAR, oimr0);
    oimr0 = 0x000EE020;
    out32(TP_TPCHIP_OCC_OCI_OCB_OIMR0_WO_OR, oimr0);

    g_oimr_override |=  BIT64(TP_TPCHIP_OCC_OCI_OCB_OISR0_PBAX_PGPE_ATTN) |
                        BIT64(TP_TPCHIP_OCC_OCI_OCB_OISR0_PBAX_PGPE_PUSH0) |
                        BIT64(TP_TPCHIP_OCC_OCI_OCB_OISR0_PBAX_PGPE_PUSH1) |
                        BIT64(TP_TPCHIP_OCC_OCI_OCB_OISR0_PMC_PCB_INTR_TYPE0_PENDING) |
                        BIT64(TP_TPCHIP_OCC_OCI_OCB_OISR0_PMC_PCB_INTR_TYPE1_PENDING) |
                        BIT64(TP_TPCHIP_OCC_OCI_OCB_OISR0_PMC_PCB_INTR_TYPE2_PENDING);
}


void pgpe_ocb_hb_error_init()
{
    PK_TRACE("IRQ: OCC Heartbeat Setup");

    uint64_t firact;

    //Set up OCB_HB loss FIR bit to generate interrupt
    PPE_GETSCOM(TP_TPCHIP_OCC_OCI_SCOM_OCCLFIRACT0, firact);
    firact |= BIT64(TP_TPCHIP_OCC_OCI_SCOM_OCCLFIR_OCC_HB_ERROR);
    PPE_PUTSCOM(TP_TPCHIP_OCC_OCI_SCOM_OCCLFIRACT0, firact);

    PPE_GETSCOM(TP_TPCHIP_OCC_OCI_SCOM_OCCLFIRACT1, firact);
    firact &= ~BIT64(TP_TPCHIP_OCC_OCI_SCOM_OCCLFIR_OCC_HB_ERROR);
    PPE_PUTSCOM(TP_TPCHIP_OCC_OCI_SCOM_OCCLFIRACT1, firact);

    PPE_PUTSCOM(TP_TPCHIP_OCC_OCI_SCOM_OCCLFIRMASK_WO_AND, ~BIT64(TP_TPCHIP_OCC_OCI_SCOM_OCCLFIRMASK_OCC_HB_ERROR_MASK));
    out64(OCB_OCCHBR, 0); //Clear and Disable OCC Heartbeat Register
    PPE_PUTSCOM(TP_TPCHIP_OCC_OCI_SCOM_OCCLFIR_WO_AND, ~BIT64(TP_TPCHIP_OCC_OCI_SCOM_OCCLFIR_OCC_HB_ERROR));
    out32(TP_TPCHIP_OCC_OCI_OCB_OISR0_WO_CLEAR, BIT32(TP_TPCHIP_OCC_OCI_OCB_OISR0_OCC_ERROR));//Clear any pending interrupts
    out32(TP_TPCHIP_OCC_OCI_OCB_OIMR0_WO_OR, BIT32(TP_TPCHIP_OCC_OCI_OCB_OISR0_OCC_ERROR));//Unmask interrupt
}

void pgpe_irq_fault_handler()
{

    uint32_t oisr = in32(TP_TPCHIP_OCC_OCI_OCB_OISR0_RO);

    PK_TRACE_INF("IRQ: Fault IRQ, OISR=0x%08x", oisr);

    //OCC Error
    if(oisr & BIT32(TP_TPCHIP_OCC_OCI_OCB_OISR0_OCC_ERROR))
    {
        pgpe_irq_occ_fault_handler();
    }

    //XGPE Error
    if(oisr & BIT32(TP_TPCHIP_OCC_OCI_OCB_OISR0_GPE3_ERROR))
    {
        pgpe_irq_xgpe_fault_handler();
    }

    //XSTOP
    if (oisr & BIT32(TP_TPCHIP_OCC_OCI_OCB_OISR0_CHECK_STOP_GPE2))
    {
        pgpe_irq_xstop_handler();
    }

    //PVREF Error
    if(oisr & BIT32(TP_TPCHIP_OCC_OCI_OCB_OISR0_PVREF_ERROR))
    {
        pgpe_irq_pvref_fault_handler();
    }


}

void pgpe_irq_pbax_handler()
{
    //This should not happen. We have this masked
    PK_TRACE("IRQ: PBAX IRQ");

    //\todo Decide what to do if this fires
}

void pgpe_irq_pcb_handler()
{
    PK_TRACE_INF("PCB: Enter");

    uint32_t oisr = in32(TP_TPCHIP_OCC_OCI_OCB_OISR0_RO);

    if(oisr & BIT32(16))
    {
        PK_TRACE_INF("PCB: Type0");
        out32(TP_TPCHIP_OCC_OCI_OCB_OISR0_WO_CLEAR, BIT32(16));
    }

    if(oisr & BIT32(17))
    {
        PK_TRACE_INF("PCB: Type1");

        //Read Pending bits
        uint32_t opit1pra = in32(TP_TPCHIP_OCC_OCI_OCB_OPIT1PRA_RO);
        uint32_t q;

        PK_TRACE_DBG("PCB: opit1pra=0x%x", opit1pra);

        //Loop through quads
        for (q = 0; q < MAX_QUADS; q++)
        {
            //Read payload
            if (opit1pra & QUAD_MASK(q))
            {
                uint32_t data  = in32(TP_TPCHIP_OCC_OCI_OCB_OPIT1Q0RR + (q << 3));
                //Save into the args
                G_pcb_set_pmcr_args.ps_request[q] = data;
                G_pcb_set_pmcr_args.ps_valid[q] = 1;
                PK_TRACE_INF("PCB: q=%u, data=0x%x", q, data);
            }
        }

        pgpe_event_tbl_set(EV_PCB_SET_PMCR, EVENT_PENDING, (void*)&G_pcb_set_pmcr_args);
    }

    if(oisr & BIT32(18))
    {
        PK_TRACE_INF("PCB: Type2");
        out32(TP_TPCHIP_OCC_OCI_OCB_OISR0_WO_CLEAR, BIT32(18));
    }

    PK_TRACE_DBG("PCB: Exit");
}

void pgpe_irq_occ_fault_handler()
{
    PK_TRACE("IRQ: OCC Fault");
    out32(TP_TPCHIP_OCC_OCI_OCB_OISR0_WO_CLEAR, BIT32(TP_TPCHIP_OCC_OCI_OCB_OISR0_OCC_ERROR));

    pgpe_event_tbl_set_status(EV_OCC_FAULT, EVENT_PENDING);

}

void pgpe_irq_xgpe_fault_handler()
{
    PK_TRACE("IRQ: XGPE Fault");
    out32(TP_TPCHIP_OCC_OCI_OCB_OISR0_WO_CLEAR, BIT32(TP_TPCHIP_OCC_OCI_OCB_OISR0_GPE3_ERROR));

    pgpe_event_tbl_set_status(EV_XGPE_FAULT, EVENT_PENDING);

}

void pgpe_irq_xstop_handler()
{
    PK_TRACE("IRQ: XSTOP");
    out32(TP_TPCHIP_OCC_OCI_OCB_OISR0_WO_CLEAR, BIT32(TP_TPCHIP_OCC_OCI_OCB_OISR0_CHECK_STOP_GPE2));

    pgpe_event_tbl_set_status(EV_XSTOP_FAULT, EVENT_PENDING);
}

void pgpe_irq_pvref_fault_handler()
{
    PK_TRACE("IRQ: PVREF Fault");
    out32(TP_TPCHIP_OCC_OCI_OCB_OISR0_WO_CLEAR, BIT32(TP_TPCHIP_OCC_OCI_OCB_OISR0_PVREF_ERROR));
    //mask OISR0[PVREF_ERROR]
    out32(TP_TPCHIP_OCC_OCI_OCB_OIMR0_WO_OR, BIT32(TP_TPCHIP_OCC_OCI_OCB_OISR0_PVREF_ERROR));

    pgpe_event_tbl_set_status(EV_PVREF_FAULT, EVENT_PENDING);
}

void pgpe_irq_other_engine()
{
    uint32_t oisr = in32(TP_TPCHIP_OCC_OCI_OCB_OISR0_RO);
    PK_TRACE_INF("IRQ: ERROR Other Engine IRQ oisr0=0x%08x", oisr); //We just log this and no action is taken

}
