# Reading D:/quartus/modelsim_ase/tcl/vsim/pref.tcl
# do lab03_2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/quartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/quartus/mydesign/lab03_2 {D:/quartus/mydesign/lab03_2/lab03_2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:02:18 on Oct 07,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/quartus/mydesign/lab03_2" D:/quartus/mydesign/lab03_2/lab03_2.v 
# -- Compiling module lab03_2
# 
# Top level modules:
# 	lab03_2
# End time: 18:02:18 on Oct 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/quartus/mydesign/lab03_2/simulation/modelsim {D:/quartus/mydesign/lab03_2/simulation/modelsim/lab03_2.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:02:18 on Oct 07,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/quartus/mydesign/lab03_2/simulation/modelsim" D:/quartus/mydesign/lab03_2/simulation/modelsim/lab03_2.vt 
# -- Compiling module lab03_2_vlg_tst
# ** Warning: D:/quartus/mydesign/lab03_2/simulation/modelsim/lab03_2.vt(74): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: D:/quartus/mydesign/lab03_2/simulation/modelsim/lab03_2.vt(75): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	lab03_2_vlg_tst
# End time: 18:02:18 on Oct 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  lab03_2_vlg_tst
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" lab03_2_vlg_tst 
# Start time: 18:02:19 on Oct 07,2019
# Loading work.lab03_2_vlg_tst
# Loading work.lab03_2
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# End time: 18:03:09 on Oct 07,2019, Elapsed time: 0:00:50
# Errors: 0, Warnings: 0
