<div id="pf89" class="pf w0 h0" data-page-no="89"><div class="pc pc89 w0 h0"><img class="bi x0 ya5 w2 hb" alt="" src="bg89.png"/><div class="t m0 x9 hc ya6 ff1 fs6 fc0 sc0 ls0 ws0">Chapter 7</div><div class="t m0 x9 hc ya7 ff1 fs6 fc0 sc0 ls0 ws0">Power Management</div><div class="t m0 x9 hd ya8 ff1 fs7 fc0 sc0 ls0 ws194">7.1 Introduction</div><div class="t m0 x9 hf yde ff3 fs5 fc0 sc0 ls0 ws0">This chapter describes the various chip power modes and functionality of the individual</div><div class="t m0 x9 hf ydf ff3 fs5 fc0 sc0 ls0 ws0">modules in these modes.</div><div class="t m0 x9 hd yaad ff1 fs7 fc0 sc0 ls0 ws0">7.2<span class="_ _b"> </span>Clocking Modes</div><div class="t m0 x9 hf yaae ff3 fs5 fc0 sc0 ls0 ws0">This sections describes the various clocking modes supported on this device.</div><div class="t m0 x9 he yaaf ff1 fs1 fc0 sc0 ls0 ws0">7.2.1<span class="_ _b"> </span>Partial Stop</div><div class="t m0 x9 hf yab0 ff3 fs5 fc0 sc0 ls0 ws0">Partial Stop is a clocking option that can be taken instead of entering STOP mode and is</div><div class="t m0 x9 hf yab1 ff3 fs5 fc0 sc0 ls0 ws0">configured in the SMC Stop Control Register (SMC_STOPCTRL). The Stop mode is</div><div class="t m0 x9 hf yab2 ff3 fs5 fc0 sc0 ls0 ws0">only partially entered, which leaves some additional functionality alive at the expense of</div><div class="t m0 x9 hf yab3 ff3 fs5 fc0 sc0 ls0 ws0">higher power consumption. Partial Stop can be entered from either Run mode or VLP</div><div class="t m0 x9 hf ya7d ff3 fs5 fc0 sc0 ls0 ws0">Run mode.</div><div class="t m0 x9 hf yab4 ff3 fs5 fc0 sc0 ls0 ws0">When configured for PSTOP2, only the core and system clocks are gated and the bus</div><div class="t m0 x9 hf yab5 ff3 fs5 fc0 sc0 ls0 ws0">clock remains active. The bus masters and bus slaves clocked by the system clock enter</div><div class="t m0 x9 hf yab6 ff3 fs5 fc0 sc0 ls0 ws0">Stop mode, but the bus slaves clocked by bus clock remain in Run (or VLP Run) mode.</div><div class="t m0 x9 hf yab7 ff3 fs5 fc0 sc0 ls0 ws0">The clock generators in the MCG and the on-chip regulator in the PMC also remain in</div><div class="t m0 x9 hf yab8 ff3 fs5 fc0 sc0 ls0 ws0">Run (or VLP Run) mode. Exit from PSTOP2 can be initiated by a reset, an asynchronous</div><div class="t m0 x9 hf yab9 ff3 fs5 fc0 sc0 ls0 ws0">interrupt from a bus master or bus slave clocked by the system clock, or a synchronous</div><div class="t m0 x9 hf yaba ff3 fs5 fc0 sc0 ls0 ws0">interrupt from a bus slave clocked by the bus clock. If configured, a DMA request (using</div><div class="t m0 x9 hf yabb ff3 fs5 fc0 sc0 ls0 ws0">the asynchronous DMA wakeup) can also be used to exit Partial Stop for the duration of a</div><div class="t m0 x9 hf yabc ff3 fs5 fc0 sc0 ls0 ws0">DMA transfer before the device is transitioned back into PSTOP2.</div><div class="t m0 x8 h6 ybc ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ybd ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>137</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
