{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1617418467499 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1617418467506 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 02 19:54:27 2021 " "Processing started: Fri Apr 02 19:54:27 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1617418467506 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1617418467506 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dds_and_nios_lab -c dds_and_nios_lab " "Command: quartus_map --read_settings_files=on --write_settings_files=off dds_and_nios_lab -c dds_and_nios_lab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1617418467506 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1617418469271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_subsystem_w_histogram.qxp 1 1 " "Found 1 design units, including 1 entities, in source file audio_subsystem_w_histogram.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 audio_subsystem_w_histogram " "Found entity 1: audio_subsystem_w_histogram" {  } { { "audio_subsystem_w_histogram.qxp" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/audio_subsystem_w_histogram.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418479242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418479242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_subsystem_no_histogram.qxp 1 1 " "Found 1 design units, including 1 entities, in source file audio_subsystem_no_histogram.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 audio_subsystem_no_histogram " "Found entity 1: audio_subsystem_no_histogram" {  } { { "audio_subsystem_no_histogram.qxp" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/audio_subsystem_no_histogram.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418479318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418479318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "var_clk_div32.qxp 1 1 " "Found 1 design units, including 1 entities, in source file var_clk_div32.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 var_clk_div32 " "Found entity 1: var_clk_div32" {  } { { "var_clk_div32.qxp" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/var_clk_div32.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418479457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418479457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waveform_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file waveform_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 waveform_gen-rtl " "Found design unit 1: waveform_gen-rtl" {  } { { "waveform_gen.vhd" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/waveform_gen.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418479922 ""} { "Info" "ISGN_ENTITY_NAME" "1 waveform_gen " "Found entity 1: waveform_gen" {  } { { "waveform_gen.vhd" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/waveform_gen.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418479922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418479922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sincos_lut.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sincos_lut.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sincos_lut-rtl " "Found design unit 1: sincos_lut-rtl" {  } { { "sincos_lut.vhd" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/sincos_lut.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418479929 ""} { "Info" "ISGN_ENTITY_NAME" "1 sincos_lut " "Found entity 1: sincos_lut" {  } { { "sincos_lut.vhd" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/sincos_lut.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418479929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418479929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram1.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram1.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram1 " "Found entity 1: sdram1" {  } { { "sdram1.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/sdram1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418479932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418479932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "plot_graph.v 1 1 " "Found 1 design units, including 1 entities, in source file plot_graph.v" { { "Info" "ISGN_ENTITY_NAME" "1 plot_graph " "Found entity 1: plot_graph" {  } { { "plot_graph.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/plot_graph.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418479934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418479934 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "frecGen.v " "Can't analyze file -- file frecGen.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1617418479937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffxii_lb_cursor2.v 1 1 " "Found 1 design units, including 1 entities, in source file ffxii_lb_cursor2.v" { { "Info" "ISGN_ENTITY_NAME" "1 FFXII_LB_Cursor2 " "Found entity 1: FFXII_LB_Cursor2" {  } { { "FFXII_LB_Cursor2.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/FFXII_LB_Cursor2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418479957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418479957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffxii_lb_cursor.v 1 1 " "Found 1 design units, including 1 entities, in source file ffxii_lb_cursor.v" { { "Info" "ISGN_ENTITY_NAME" "1 FFXII_LB_Cursor " "Found entity 1: FFXII_LB_Cursor" {  } { { "FFXII_LB_Cursor.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/FFXII_LB_Cursor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418479971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418479971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cursor.v 1 1 " "Found 1 design units, including 1 entities, in source file cursor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Cursor " "Found entity 1: Cursor" {  } { { "Cursor.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/Cursor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418479974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418479974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hack_ltm_sincronization.v 1 1 " "Found 1 design units, including 1 entities, in source file hack_ltm_sincronization.v" { { "Info" "ISGN_ENTITY_NAME" "1 hack_ltm_sincronization " "Found entity 1: hack_ltm_sincronization" {  } { { "hack_ltm_sincronization.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/hack_ltm_sincronization.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418479977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418479977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scancodetoevent.v 1 1 " "Found 1 design units, including 1 entities, in source file scancodetoevent.v" { { "Info" "ISGN_ENTITY_NAME" "1 ScanCodeToEvent " "Found entity 1: ScanCodeToEvent" {  } { { "ScanCodeToEvent.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/ScanCodeToEvent.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418479982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418479982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_scancodereader.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_scancodereader.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_ScanCodeReader " "Found entity 1: PS2_ScanCodeReader" {  } { { "PS2_ScanCodeReader.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/PS2_ScanCodeReader.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418479984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418479984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboard_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Keyboard_Controller " "Found entity 1: Keyboard_Controller" {  } { { "Keyboard_Controller.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/Keyboard_Controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418479987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418479987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/de1_soc_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/de1_soc_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS " "Found entity 1: DE1_SoC_QSYS" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418479992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418479992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418479996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418479996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418479998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418479998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_irq_clock_crosser.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_irq_clock_crosser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418480001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_irq_mapper " "Found entity 1: DE1_SoC_QSYS_irq_mapper" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_irq_mapper.sv" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418480003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0 " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418480031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418480034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418480037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418480040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418480042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418480048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418480051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418480054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480058 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418480058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_002 " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_002" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_002.sv" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418480061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001 " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418480064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_rsp_mux " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_rsp_mux" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418480068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_demux_016.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_demux_016.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_016 " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_016" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_016.sv" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_016.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418480071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_demux_015.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_demux_015.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_015 " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_015" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_015.sv" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_015.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418480074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_demux_010.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_demux_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_010 " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_010" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_010.sv" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_010.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418480077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_rsp_demux " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_rsp_demux" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418480079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_cmd_mux_010.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_cmd_mux_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_010 " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_010" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_010.sv" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_010.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418480083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_cmd_mux_006.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_cmd_mux_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_006 " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_006" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_006.sv" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_006.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418480086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_cmd_mux " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_cmd_mux" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418480089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_002 " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_002" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418480091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001 " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418480094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_cmd_demux " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_cmd_demux" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418480098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418480101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418480104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480110 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480110 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480110 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480110 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418480110 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1617418480117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418480119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418480122 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1617418480124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418480125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418480128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418480132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480135 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418480135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418480140 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE1_SoC_QSYS_mm_interconnect_0_router_013.sv(48) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_0_router_013.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_013.sv" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_013.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1617418480142 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE1_SoC_QSYS_mm_interconnect_0_router_013.sv(49) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_0_router_013.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_013.sv" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_013.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1617418480142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_router_013.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_router_013.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_router_013_default_decode " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_router_013_default_decode" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_013.sv" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_013.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480144 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_mm_interconnect_0_router_013 " "Found entity 2: DE1_SoC_QSYS_mm_interconnect_0_router_013" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_013.sv" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_013.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418480144 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE1_SoC_QSYS_mm_interconnect_0_router_009.sv(48) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_0_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1617418480146 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE1_SoC_QSYS_mm_interconnect_0_router_009.sv(49) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_0_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1617418480146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_router_009_default_decode " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_router_009_default_decode" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480147 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_mm_interconnect_0_router_009 " "Found entity 2: DE1_SoC_QSYS_mm_interconnect_0_router_009" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_009.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418480147 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE1_SoC_QSYS_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1617418480149 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE1_SoC_QSYS_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1617418480149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_router_003_default_decode " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_router_003_default_decode" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480150 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_mm_interconnect_0_router_003 " "Found entity 2: DE1_SoC_QSYS_mm_interconnect_0_router_003" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418480150 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE1_SoC_QSYS_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1617418480152 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE1_SoC_QSYS_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1617418480152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_router_002_default_decode " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_router_002_default_decode" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480153 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_mm_interconnect_0_router_002 " "Found entity 2: DE1_SoC_QSYS_mm_interconnect_0_router_002" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418480153 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE1_SoC_QSYS_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1617418480155 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE1_SoC_QSYS_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1617418480155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_router_001_default_decode " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_router_001_default_decode" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480157 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_mm_interconnect_0_router_001 " "Found entity 2: DE1_SoC_QSYS_mm_interconnect_0_router_001" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418480157 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE1_SoC_QSYS_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router.sv" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1617418480159 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE1_SoC_QSYS_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router.sv" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1617418480159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_router_default_decode " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_router_default_decode" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router.sv" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480161 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_mm_interconnect_0_router " "Found entity 2: DE1_SoC_QSYS_mm_interconnect_0_router" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router.sv" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418480161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418480165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418480168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418480171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418480175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_vga.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_vga " "Found entity 1: DE1_SoC_QSYS_vga" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418480179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_vga_vga_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_vga_vga_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_vga_vga_clk " "Found entity 1: DE1_SoC_QSYS_vga_vga_clk" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga_vga_clk.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga_vga_clk.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418480182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_vfr.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_vfr.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_vfr " "Found entity 1: alt_vipvfr131_vfr" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418480185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_vfr_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_vfr_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_vfr_controller " "Found entity 1: alt_vipvfr131_vfr_controller" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_controller.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418480189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_vfr_control_packet_encoder " "Found entity 1: alt_vipvfr131_vfr_control_packet_encoder" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418480193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_prc.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_prc.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_prc " "Found entity 1: alt_vipvfr131_prc" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418480197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_prc_core.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_prc_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_prc_core " "Found entity 1: alt_vipvfr131_prc_core" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418480200 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "alt_vipvfr131_prc_read_master alt_vipvfr131_prc_read_master.v(47) " "Verilog Module Declaration warning at alt_vipvfr131_prc_read_master.v(47): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"alt_vipvfr131_prc_read_master\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 47 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617418480203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_prc_read_master " "Found entity 1: alt_vipvfr131_prc_read_master" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418480204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_package.vhd 2 0 " "Found 2 design units, including 0 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_package " "Found design unit 1: alt_vipvfr131_common_package" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_package.vhd" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_package.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480216 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alt_vipvfr131_common_package-body " "Found design unit 2: alt_vipvfr131_common_package-body" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_package.vhd" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_package.vhd" 3662 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418480216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_avalon_mm_bursting_master_fifo-rtl " "Found design unit 1: alt_vipvfr131_common_avalon_mm_bursting_master_fifo-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 95 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480220 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_avalon_mm_bursting_master_fifo " "Found entity 1: alt_vipvfr131_common_avalon_mm_bursting_master_fifo" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418480220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_master.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_avalon_mm_master " "Found entity 1: alt_vipvfr131_common_avalon_mm_master" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_master.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_master.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418480224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_unpack_data.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_unpack_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_unpack_data " "Found entity 1: alt_vipvfr131_common_unpack_data" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_unpack_data.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_unpack_data.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418480227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_avalon_mm_slave " "Found entity 1: alt_vipvfr131_common_avalon_mm_slave" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418480230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_stream_output.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_stream_output.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_stream_output " "Found entity 1: alt_vipvfr131_common_stream_output" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_stream_output.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_stream_output.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418480233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_pulling_width_adapter-rtl " "Found design unit 1: alt_vipvfr131_common_pulling_width_adapter-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480236 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_pulling_width_adapter " "Found entity 1: alt_vipvfr131_common_pulling_width_adapter" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418480236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_general_fifo-rtl " "Found design unit 1: alt_vipvfr131_common_general_fifo-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480239 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_general_fifo " "Found entity 1: alt_vipvfr131_common_general_fifo" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418480239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_fifo_usedw_calculator-rtl " "Found design unit 1: alt_vipvfr131_common_fifo_usedw_calculator-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480243 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_fifo_usedw_calculator " "Found entity 1: alt_vipvfr131_common_fifo_usedw_calculator" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418480243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_gray_clock_crosser-rtl " "Found design unit 1: alt_vipvfr131_common_gray_clock_crosser-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480246 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_gray_clock_crosser " "Found entity 1: alt_vipvfr131_common_gray_clock_crosser" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418480246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_std_logic_vector_delay-rtl " "Found design unit 1: alt_vipvfr131_common_std_logic_vector_delay-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480248 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_std_logic_vector_delay " "Found entity 1: alt_vipvfr131_common_std_logic_vector_delay" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418480248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_one_bit_delay-rtl " "Found design unit 1: alt_vipvfr131_common_one_bit_delay-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480251 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_one_bit_delay " "Found entity 1: alt_vipvfr131_common_one_bit_delay" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418480251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_logic_fifo-rtl " "Found design unit 1: alt_vipvfr131_common_logic_fifo-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480254 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_logic_fifo " "Found entity 1: alt_vipvfr131_common_logic_fifo" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418480254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_ram_fifo-rtl " "Found design unit 1: alt_vipvfr131_common_ram_fifo-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480257 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_ram_fifo " "Found entity 1: alt_vipvfr131_common_ram_fifo" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418480257 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TRS trs alt_vipitc131_IS2Vid.sv(99) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(99): object \"TRS\" differs only in case from object \"trs\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 99 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1617418480262 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INTERLACED interlaced alt_vipitc131_IS2Vid.sv(63) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(63): object \"INTERLACED\" differs only in case from object \"interlaced\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 63 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1617418480263 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AP_LINE ap_line alt_vipitc131_IS2Vid.sv(64) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(64): object \"AP_LINE\" differs only in case from object \"ap_line\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 64 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1617418480263 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "H_BLANK h_blank alt_vipitc131_IS2Vid.sv(72) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(72): object \"H_BLANK\" differs only in case from object \"h_blank\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 72 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1617418480263 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_RISING_EDGE f_rising_edge alt_vipitc131_IS2Vid.sv(82) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(82): object \"F_RISING_EDGE\" differs only in case from object \"f_rising_edge\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 82 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1617418480263 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_FALLING_EDGE f_falling_edge alt_vipitc131_IS2Vid.sv(83) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(83): object \"F_FALLING_EDGE\" differs only in case from object \"f_falling_edge\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 83 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1617418480263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipitc131_is2vid.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_is2vid.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid " "Found entity 1: alt_vipitc131_IS2Vid" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418480264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipitc131_is2vid_sync_compare.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_is2vid_sync_compare.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_sync_compare " "Found entity 1: alt_vipitc131_IS2Vid_sync_compare" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_sync_compare.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_sync_compare.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418480269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipitc131_is2vid_calculate_mode.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_is2vid_calculate_mode.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_calculate_mode " "Found entity 1: alt_vipitc131_IS2Vid_calculate_mode" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_calculate_mode.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_calculate_mode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418480272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipitc131_is2vid_control.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_is2vid_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_control " "Found entity 1: alt_vipitc131_IS2Vid_control" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_control.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418480276 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alt_vipitc131_IS2Vid_mode_banks.sv(413) " "Verilog HDL information at alt_vipitc131_IS2Vid_mode_banks.sv(413): always construct contains both blocking and non-blocking assignments" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 413 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1617418480279 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INTERLACED interlaced alt_vipitc131_IS2Vid_mode_banks.sv(8) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid_mode_banks.sv(8): object \"INTERLACED\" differs only in case from object \"interlaced\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1617418480280 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AP_LINE ap_line alt_vipitc131_IS2Vid_mode_banks.sv(21) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid_mode_banks.sv(21): object \"AP_LINE\" differs only in case from object \"ap_line\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1617418480280 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_RISING_EDGE f_rising_edge alt_vipitc131_IS2Vid_mode_banks.sv(23) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid_mode_banks.sv(23): object \"F_RISING_EDGE\" differs only in case from object \"f_rising_edge\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1617418480280 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_FALLING_EDGE f_falling_edge alt_vipitc131_IS2Vid_mode_banks.sv(24) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid_mode_banks.sv(24): object \"F_FALLING_EDGE\" differs only in case from object \"f_falling_edge\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1617418480280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipitc131_is2vid_mode_banks.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_is2vid_mode_banks.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_mode_banks " "Found entity 1: alt_vipitc131_IS2Vid_mode_banks" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418480281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipitc131_is2vid_statemachine.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_is2vid_statemachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_statemachine " "Found entity 1: alt_vipitc131_IS2Vid_statemachine" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_statemachine.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_statemachine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418480285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_fifo " "Found entity 1: alt_vipitc131_common_fifo" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_fifo.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_fifo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418480288 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MAX_COUNT max_count alt_vipitc131_common_generic_count.v(3) " "Verilog HDL Declaration information at alt_vipitc131_common_generic_count.v(3): object \"MAX_COUNT\" differs only in case from object \"max_count\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_generic_count.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_generic_count.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1617418480290 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RESET_VALUE reset_value alt_vipitc131_common_generic_count.v(4) " "Verilog HDL Declaration information at alt_vipitc131_common_generic_count.v(4): object \"RESET_VALUE\" differs only in case from object \"reset_value\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_generic_count.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_generic_count.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1617418480290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_generic_count.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_generic_count.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_generic_count " "Found entity 1: alt_vipitc131_common_generic_count" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_generic_count.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_generic_count.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418480291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_to_binary.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_to_binary.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_to_binary " "Found entity 1: alt_vipitc131_common_to_binary" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_to_binary.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_to_binary.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418480294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_sync " "Found entity 1: alt_vipitc131_common_sync" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_sync.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_sync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418480297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_trigger_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_trigger_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_trigger_sync " "Found entity 1: alt_vipitc131_common_trigger_sync" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_trigger_sync.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_trigger_sync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418480300 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alt_vipitc131_common_sync_generation.v(61) " "Verilog HDL information at alt_vipitc131_common_sync_generation.v(61): always construct contains both blocking and non-blocking assignments" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_sync_generation.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_sync_generation.v" 61 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1617418480302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_sync_generation.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_sync_generation.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_sync_generation " "Found entity 1: alt_vipitc131_common_sync_generation" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_sync_generation.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_sync_generation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418480304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_frame_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_frame_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_frame_counter " "Found entity 1: alt_vipitc131_common_frame_counter" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_frame_counter.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_frame_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418480307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_sample_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_sample_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_sample_counter " "Found entity 1: alt_vipitc131_common_sample_counter" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_sample_counter.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_sample_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418480310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_timer " "Found entity 1: DE1_SoC_QSYS_timer" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_timer.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418480313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_sysid_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_sysid_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_sysid_qsys " "Found entity 1: DE1_SoC_QSYS_sysid_qsys" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sysid_qsys.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sysid_qsys.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418480316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_signal_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_signal_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_signal_selector " "Found entity 1: DE1_SoC_QSYS_signal_selector" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_signal_selector.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_signal_selector.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418480319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_sdram_input_efifo_module " "Found entity 1: DE1_SoC_QSYS_sdram_input_efifo_module" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480324 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_sdram " "Found entity 2: DE1_SoC_QSYS_sdram" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418480324 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DE1_SoC_QSYS_sdram_test_component.v(234) " "Verilog HDL warning at DE1_SoC_QSYS_sdram_test_component.v(234): extended using \"x\" or \"z\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram_test_component.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram_test_component.v" 234 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1617418480327 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DE1_SoC_QSYS_sdram_test_component.v(235) " "Verilog HDL warning at DE1_SoC_QSYS_sdram_test_component.v(235): extended using \"x\" or \"z\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram_test_component.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram_test_component.v" 235 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1617418480327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_sdram_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_sdram_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_sdram_test_component_ram_module " "Found entity 1: DE1_SoC_QSYS_sdram_test_component_ram_module" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram_test_component.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480329 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_sdram_test_component " "Found entity 2: DE1_SoC_QSYS_sdram_test_component" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram_test_component.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram_test_component.v" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418480329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_pll " "Found entity 1: DE1_SoC_QSYS_pll" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418480331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mouse_pos.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mouse_pos.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mouse_pos " "Found entity 1: DE1_SoC_QSYS_mouse_pos" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mouse_pos.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mouse_pos.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418480334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_modulation_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_modulation_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_modulation_selector " "Found entity 1: DE1_SoC_QSYS_modulation_selector" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_modulation_selector.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_modulation_selector.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418480337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_keyboard_keys.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_keyboard_keys.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_keyboard_keys " "Found entity 1: DE1_SoC_QSYS_keyboard_keys" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_keyboard_keys.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_keyboard_keys.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418480340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_key.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_key " "Found entity 1: DE1_SoC_QSYS_key" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_key.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418480344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_jtag_uart_sim_scfifo_w " "Found entity 1: DE1_SoC_QSYS_jtag_uart_sim_scfifo_w" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480349 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_jtag_uart_scfifo_w " "Found entity 2: DE1_SoC_QSYS_jtag_uart_scfifo_w" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480349 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE1_SoC_QSYS_jtag_uart_sim_scfifo_r " "Found entity 3: DE1_SoC_QSYS_jtag_uart_sim_scfifo_r" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480349 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE1_SoC_QSYS_jtag_uart_scfifo_r " "Found entity 4: DE1_SoC_QSYS_jtag_uart_scfifo_r" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480349 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE1_SoC_QSYS_jtag_uart " "Found entity 5: DE1_SoC_QSYS_jtag_uart" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418480349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_div_freq.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_div_freq.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_div_freq " "Found entity 1: DE1_SoC_QSYS_div_freq" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_div_freq.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_div_freq.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418480352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418480352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_cpu_ic_data_module " "Found entity 1: DE1_SoC_QSYS_cpu_ic_data_module" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418481186 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_cpu_ic_tag_module " "Found entity 2: DE1_SoC_QSYS_cpu_ic_tag_module" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418481186 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE1_SoC_QSYS_cpu_bht_module " "Found entity 3: DE1_SoC_QSYS_cpu_bht_module" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418481186 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE1_SoC_QSYS_cpu_register_bank_a_module " "Found entity 4: DE1_SoC_QSYS_cpu_register_bank_a_module" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418481186 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE1_SoC_QSYS_cpu_register_bank_b_module " "Found entity 5: DE1_SoC_QSYS_cpu_register_bank_b_module" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418481186 ""} { "Info" "ISGN_ENTITY_NAME" "6 DE1_SoC_QSYS_cpu_dc_tag_module " "Found entity 6: DE1_SoC_QSYS_cpu_dc_tag_module" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 354 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418481186 ""} { "Info" "ISGN_ENTITY_NAME" "7 DE1_SoC_QSYS_cpu_dc_data_module " "Found entity 7: DE1_SoC_QSYS_cpu_dc_data_module" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 419 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418481186 ""} { "Info" "ISGN_ENTITY_NAME" "8 DE1_SoC_QSYS_cpu_dc_victim_module " "Found entity 8: DE1_SoC_QSYS_cpu_dc_victim_module" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 483 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418481186 ""} { "Info" "ISGN_ENTITY_NAME" "9 DE1_SoC_QSYS_cpu_nios2_oci_debug " "Found entity 9: DE1_SoC_QSYS_cpu_nios2_oci_debug" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 550 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418481186 ""} { "Info" "ISGN_ENTITY_NAME" "10 DE1_SoC_QSYS_cpu_ociram_sp_ram_module " "Found entity 10: DE1_SoC_QSYS_cpu_ociram_sp_ram_module" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 691 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418481186 ""} { "Info" "ISGN_ENTITY_NAME" "11 DE1_SoC_QSYS_cpu_nios2_ocimem " "Found entity 11: DE1_SoC_QSYS_cpu_nios2_ocimem" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 754 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418481186 ""} { "Info" "ISGN_ENTITY_NAME" "12 DE1_SoC_QSYS_cpu_nios2_avalon_reg " "Found entity 12: DE1_SoC_QSYS_cpu_nios2_avalon_reg" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 935 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418481186 ""} { "Info" "ISGN_ENTITY_NAME" "13 DE1_SoC_QSYS_cpu_nios2_oci_break " "Found entity 13: DE1_SoC_QSYS_cpu_nios2_oci_break" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 1027 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418481186 ""} { "Info" "ISGN_ENTITY_NAME" "14 DE1_SoC_QSYS_cpu_nios2_oci_xbrk " "Found entity 14: DE1_SoC_QSYS_cpu_nios2_oci_xbrk" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 1321 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418481186 ""} { "Info" "ISGN_ENTITY_NAME" "15 DE1_SoC_QSYS_cpu_nios2_oci_dbrk " "Found entity 15: DE1_SoC_QSYS_cpu_nios2_oci_dbrk" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 1581 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418481186 ""} { "Info" "ISGN_ENTITY_NAME" "16 DE1_SoC_QSYS_cpu_nios2_oci_itrace " "Found entity 16: DE1_SoC_QSYS_cpu_nios2_oci_itrace" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 1769 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418481186 ""} { "Info" "ISGN_ENTITY_NAME" "17 DE1_SoC_QSYS_cpu_nios2_oci_td_mode " "Found entity 17: DE1_SoC_QSYS_cpu_nios2_oci_td_mode" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 2152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418481186 ""} { "Info" "ISGN_ENTITY_NAME" "18 DE1_SoC_QSYS_cpu_nios2_oci_dtrace " "Found entity 18: DE1_SoC_QSYS_cpu_nios2_oci_dtrace" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 2219 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418481186 ""} { "Info" "ISGN_ENTITY_NAME" "19 DE1_SoC_QSYS_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 19: DE1_SoC_QSYS_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 2313 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418481186 ""} { "Info" "ISGN_ENTITY_NAME" "20 DE1_SoC_QSYS_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 20: DE1_SoC_QSYS_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 2384 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418481186 ""} { "Info" "ISGN_ENTITY_NAME" "21 DE1_SoC_QSYS_cpu_nios2_oci_fifo_cnt_inc " "Found entity 21: DE1_SoC_QSYS_cpu_nios2_oci_fifo_cnt_inc" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 2426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418481186 ""} { "Info" "ISGN_ENTITY_NAME" "22 DE1_SoC_QSYS_cpu_nios2_oci_fifo " "Found entity 22: DE1_SoC_QSYS_cpu_nios2_oci_fifo" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 2472 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418481186 ""} { "Info" "ISGN_ENTITY_NAME" "23 DE1_SoC_QSYS_cpu_nios2_oci_pib " "Found entity 23: DE1_SoC_QSYS_cpu_nios2_oci_pib" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 2973 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418481186 ""} { "Info" "ISGN_ENTITY_NAME" "24 DE1_SoC_QSYS_cpu_nios2_oci_im " "Found entity 24: DE1_SoC_QSYS_cpu_nios2_oci_im" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 3041 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418481186 ""} { "Info" "ISGN_ENTITY_NAME" "25 DE1_SoC_QSYS_cpu_nios2_performance_monitors " "Found entity 25: DE1_SoC_QSYS_cpu_nios2_performance_monitors" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 3157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418481186 ""} { "Info" "ISGN_ENTITY_NAME" "26 DE1_SoC_QSYS_cpu_nios2_oci " "Found entity 26: DE1_SoC_QSYS_cpu_nios2_oci" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 3173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418481186 ""} { "Info" "ISGN_ENTITY_NAME" "27 DE1_SoC_QSYS_cpu " "Found entity 27: DE1_SoC_QSYS_cpu" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 3748 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418481186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418481186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk " "Found entity 1: DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418481191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418481191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_cpu_jtag_debug_module_tck " "Found entity 1: DE1_SoC_QSYS_cpu_jtag_debug_module_tck" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_jtag_debug_module_tck.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418481194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418481194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper " "Found entity 1: DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418481198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418481198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_cpu_mult_cell " "Found entity 1: DE1_SoC_QSYS_cpu_mult_cell" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_mult_cell.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418481201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418481201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_cpu_oci_test_bench " "Found entity 1: DE1_SoC_QSYS_cpu_oci_test_bench" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_oci_test_bench.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418481204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418481204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_cpu_test_bench " "Found entity 1: DE1_SoC_QSYS_cpu_test_bench" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_test_bench.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418481209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418481209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_audio_sel.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_audio_sel.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_audio_sel " "Found entity 1: DE1_SoC_QSYS_audio_sel" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_audio_sel.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_audio_sel.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418481212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418481212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_audio " "Found entity 1: DE1_SoC_QSYS_audio" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_audio.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_audio.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418481215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418481215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_audio_fifo_used.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_audio_fifo_used.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_audio_fifo_used " "Found entity 1: DE1_SoC_QSYS_audio_fifo_used" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_audio_fifo_used.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_audio_fifo_used.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418481218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418481218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_audio_out_pause.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_audio_out_pause.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_audio_OUT_PAUSE " "Found entity 1: DE1_SoC_QSYS_audio_OUT_PAUSE" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_audio_OUT_PAUSE.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_audio_OUT_PAUSE.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418481222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418481222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_audio_empty.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_audio_empty.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_audio_EMPTY " "Found entity 1: DE1_SoC_QSYS_audio_EMPTY" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_audio_EMPTY.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_audio_EMPTY.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418481225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418481225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_audio_data_fregen.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_audio_data_fregen.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_audio_DATA_FREGEN " "Found entity 1: DE1_SoC_QSYS_audio_DATA_FREGEN" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_audio_DATA_FREGEN.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_audio_DATA_FREGEN.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418481229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418481229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_register_async_reset.sv 1 1 " "Found 1 design units, including 1 entities, in source file nbit_register_async_reset.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FDC " "Found entity 1: FDC" {  } { { "Nbit_register_async_reset.sv" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/Nbit_register_async_reset.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418481232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418481232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lsfr.sv 2 2 " "Found 2 design units, including 2 entities, in source file lsfr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lsfr_generic " "Found entity 1: lsfr_generic" {  } { { "lsfr.sv" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/lsfr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418481236 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsfr " "Found entity 2: lsfr" {  } { { "lsfr.sv" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/lsfr.sv" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418481236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418481236 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "master_clock alt_vipvfr131_prc.v(142) " "Verilog HDL Implicit Net warning at alt_vipvfr131_prc.v(142): created implicit net for \"master_clock\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 142 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617418481271 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "master_reset alt_vipvfr131_prc.v(143) " "Verilog HDL Implicit Net warning at alt_vipvfr131_prc.v(143): created implicit net for \"master_reset\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 143 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617418481271 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE1_SoC_QSYS_cpu.v(2120) " "Verilog HDL or VHDL warning at DE1_SoC_QSYS_cpu.v(2120): conditional expression evaluates to a constant" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 2120 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1617418481375 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE1_SoC_QSYS_cpu.v(2122) " "Verilog HDL or VHDL warning at DE1_SoC_QSYS_cpu.v(2122): conditional expression evaluates to a constant" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 2122 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1617418481375 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE1_SoC_QSYS_cpu.v(2278) " "Verilog HDL or VHDL warning at DE1_SoC_QSYS_cpu.v(2278): conditional expression evaluates to a constant" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 2278 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1617418481375 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE1_SoC_QSYS_cpu.v(3102) " "Verilog HDL or VHDL warning at DE1_SoC_QSYS_cpu.v(3102): conditional expression evaluates to a constant" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 3102 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1617418481379 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE1_SoC_QSYS_sdram.v(316) " "Verilog HDL or VHDL warning at DE1_SoC_QSYS_sdram.v(316): conditional expression evaluates to a constant" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1617418481390 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE1_SoC_QSYS_sdram.v(326) " "Verilog HDL or VHDL warning at DE1_SoC_QSYS_sdram.v(326): conditional expression evaluates to a constant" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1617418481390 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE1_SoC_QSYS_sdram.v(336) " "Verilog HDL or VHDL warning at DE1_SoC_QSYS_sdram.v(336): conditional expression evaluates to a constant" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1617418481390 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE1_SoC_QSYS_sdram.v(680) " "Verilog HDL or VHDL warning at DE1_SoC_QSYS_sdram.v(680): conditional expression evaluates to a constant" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1617418481392 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alt_vipitc131_common_frame_counter alt_vipitc131_common_frame_counter.v(37) " "Verilog HDL Parameter Declaration warning at alt_vipitc131_common_frame_counter.v(37): Parameter Declaration in module \"alt_vipitc131_common_frame_counter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_frame_counter.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_frame_counter.v" 37 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1617418481407 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "lsfr_generic lsfr.sv(12) " "Verilog HDL Parameter Declaration warning at lsfr.sv(12): Parameter Declaration in module \"lsfr_generic\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lsfr.sv" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/lsfr.sv" 12 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1617418481490 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VGA_R vga_R dds_and_nios_lab.v(163) " "Verilog HDL Declaration information at dds_and_nios_lab.v(163): object \"VGA_R\" differs only in case from object \"vga_R\" in the same scope" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/dds_and_nios_lab.v" 163 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1617418481810 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VGA_G vga_G dds_and_nios_lab.v(161) " "Verilog HDL Declaration information at dds_and_nios_lab.v(161): object \"VGA_G\" differs only in case from object \"vga_G\" in the same scope" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/dds_and_nios_lab.v" 161 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1617418481810 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VGA_B vga_B dds_and_nios_lab.v(158) " "Verilog HDL Declaration information at dds_and_nios_lab.v(158): object \"VGA_B\" differs only in case from object \"vga_B\" in the same scope" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/dds_and_nios_lab.v" 158 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1617418481811 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dds_and_nios_lab.v 1 1 " "Using design file dds_and_nios_lab.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 dds_and_nios_lab " "Found entity 1: dds_and_nios_lab" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/dds_and_nios_lab.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418481812 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1617418481812 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dds_and_nios_lab " "Elaborating entity \"dds_and_nios_lab\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1617418481825 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "graph_on3 dds_and_nios_lab.v(189) " "Verilog HDL warning at dds_and_nios_lab.v(189): object graph_on3 used but never assigned" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/dds_and_nios_lab.v" 189 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1617418481828 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "R_graph3 dds_and_nios_lab.v(190) " "Verilog HDL warning at dds_and_nios_lab.v(190): object R_graph3 used but never assigned" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/dds_and_nios_lab.v" 190 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1617418481828 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "G_graph3 dds_and_nios_lab.v(191) " "Verilog HDL warning at dds_and_nios_lab.v(191): object G_graph3 used but never assigned" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/dds_and_nios_lab.v" 191 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1617418481828 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "B_graph3 dds_and_nios_lab.v(192) " "Verilog HDL warning at dds_and_nios_lab.v(192): object B_graph3 used but never assigned" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/dds_and_nios_lab.v" 192 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1617418481828 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "bar_on dds_and_nios_lab.v(203) " "Verilog HDL warning at dds_and_nios_lab.v(203): object bar_on used but never assigned" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/dds_and_nios_lab.v" 203 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1617418481828 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "Left_channel dds_and_nios_lab.v(231) " "Verilog HDL warning at dds_and_nios_lab.v(231): object Left_channel used but never assigned" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/dds_and_nios_lab.v" 231 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1617418481828 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "Right_channel dds_and_nios_lab.v(232) " "Verilog HDL warning at dds_and_nios_lab.v(232): object Right_channel used but never assigned" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/dds_and_nios_lab.v" 232 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1617418481829 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 dds_and_nios_lab.v(367) " "Verilog HDL assignment warning at dds_and_nios_lab.v(367): truncated value with size 32 to match size of target (12)" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/dds_and_nios_lab.v" 367 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1617418481829 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "R_graph3 0 dds_and_nios_lab.v(190) " "Net \"R_graph3\" at dds_and_nios_lab.v(190) has no driver or initial value, using a default initial value '0'" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/dds_and_nios_lab.v" 190 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1617418481829 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "G_graph3 0 dds_and_nios_lab.v(191) " "Net \"G_graph3\" at dds_and_nios_lab.v(191) has no driver or initial value, using a default initial value '0'" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/dds_and_nios_lab.v" 191 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1617418481829 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "B_graph3 0 dds_and_nios_lab.v(192) " "Net \"B_graph3\" at dds_and_nios_lab.v(192) has no driver or initial value, using a default initial value '0'" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/dds_and_nios_lab.v" 192 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1617418481829 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Left_channel 0 dds_and_nios_lab.v(231) " "Net \"Left_channel\" at dds_and_nios_lab.v(231) has no driver or initial value, using a default initial value '0'" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/dds_and_nios_lab.v" 231 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1617418481829 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Right_channel\[7..0\] 0 dds_and_nios_lab.v(232) " "Net \"Right_channel\[7..0\]\" at dds_and_nios_lab.v(232) has no driver or initial value, using a default initial value '0'" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/dds_and_nios_lab.v" 232 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1617418481829 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "graph_on3 0 dds_and_nios_lab.v(189) " "Net \"graph_on3\" at dds_and_nios_lab.v(189) has no driver or initial value, using a default initial value '0'" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/dds_and_nios_lab.v" 189 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1617418481829 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bar_on 0 dds_and_nios_lab.v(203) " "Net \"bar_on\" at dds_and_nios_lab.v(203) has no driver or initial value, using a default initial value '0'" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/dds_and_nios_lab.v" 203 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1617418481829 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 dds_and_nios_lab.v(58) " "Output port \"HEX0\" at dds_and_nios_lab.v(58) has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/dds_and_nios_lab.v" 58 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1617418481829 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 dds_and_nios_lab.v(61) " "Output port \"HEX1\" at dds_and_nios_lab.v(61) has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/dds_and_nios_lab.v" 61 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1617418481829 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 dds_and_nios_lab.v(64) " "Output port \"HEX2\" at dds_and_nios_lab.v(64) has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/dds_and_nios_lab.v" 64 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1617418481829 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 dds_and_nios_lab.v(67) " "Output port \"HEX3\" at dds_and_nios_lab.v(67) has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/dds_and_nios_lab.v" 67 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1617418481829 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 dds_and_nios_lab.v(70) " "Output port \"HEX4\" at dds_and_nios_lab.v(70) has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/dds_and_nios_lab.v" 70 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1617418481829 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 dds_and_nios_lab.v(73) " "Output port \"HEX5\" at dds_and_nios_lab.v(73) has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/dds_and_nios_lab.v" 73 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1617418481829 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR dds_and_nios_lab.v(139) " "Output port \"LEDR\" at dds_and_nios_lab.v(139) has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/dds_and_nios_lab.v" 139 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1617418481829 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CONVST dds_and_nios_lab.v(7) " "Output port \"ADC_CONVST\" at dds_and_nios_lab.v(7) has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/dds_and_nios_lab.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1617418481829 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN dds_and_nios_lab.v(8) " "Output port \"ADC_DIN\" at dds_and_nios_lab.v(8) has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/dds_and_nios_lab.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1617418481829 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK dds_and_nios_lab.v(10) " "Output port \"ADC_SCLK\" at dds_and_nios_lab.v(10) has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/dds_and_nios_lab.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1617418481829 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT dds_and_nios_lab.v(16) " "Output port \"AUD_DACDAT\" at dds_and_nios_lab.v(16) has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/dds_and_nios_lab.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1617418481829 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK dds_and_nios_lab.v(18) " "Output port \"AUD_XCK\" at dds_and_nios_lab.v(18) has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/dds_and_nios_lab.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1617418481829 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FAN_CTRL dds_and_nios_lab.v(46) " "Output port \"FAN_CTRL\" at dds_and_nios_lab.v(46) has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/dds_and_nios_lab.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1617418481829 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_I2C_SCLK dds_and_nios_lab.v(49) " "Output port \"FPGA_I2C_SCLK\" at dds_and_nios_lab.v(49) has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/dds_and_nios_lab.v" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1617418481829 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD dds_and_nios_lab.v(133) " "Output port \"IRDA_TXD\" at dds_and_nios_lab.v(133) has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/dds_and_nios_lab.v" 133 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1617418481829 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N dds_and_nios_lab.v(154) " "Output port \"TD_RESET_N\" at dds_and_nios_lab.v(154) has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/dds_and_nios_lab.v" 154 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1617418481829 "|dds_and_nios_lab"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS DE1_SoC_QSYS:U0 " "Elaborating entity \"DE1_SoC_QSYS\" for hierarchy \"DE1_SoC_QSYS:U0\"" {  } { { "dds_and_nios_lab.v" "U0" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/dds_and_nios_lab.v" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418481833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_audio DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_audio:audio " "Elaborating entity \"DE1_SoC_QSYS_audio\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_audio:audio\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "audio" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418481842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_audio_DATA_FREGEN DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_audio:audio\|DE1_SoC_QSYS_audio_DATA_FREGEN:data_fregen " "Elaborating entity \"DE1_SoC_QSYS_audio_DATA_FREGEN\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_audio:audio\|DE1_SoC_QSYS_audio_DATA_FREGEN:data_fregen\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_audio.v" "data_fregen" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_audio.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418481846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_audio_EMPTY DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_audio:audio\|DE1_SoC_QSYS_audio_EMPTY:empty " "Elaborating entity \"DE1_SoC_QSYS_audio_EMPTY\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_audio:audio\|DE1_SoC_QSYS_audio_EMPTY:empty\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_audio.v" "empty" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_audio.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418481851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_audio_OUT_PAUSE DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_audio:audio\|DE1_SoC_QSYS_audio_OUT_PAUSE:out_pause " "Elaborating entity \"DE1_SoC_QSYS_audio_OUT_PAUSE\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_audio:audio\|DE1_SoC_QSYS_audio_OUT_PAUSE:out_pause\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_audio.v" "out_pause" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_audio.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418481860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_audio_fifo_used DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_audio:audio\|DE1_SoC_QSYS_audio_fifo_used:fifo_used " "Elaborating entity \"DE1_SoC_QSYS_audio_fifo_used\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_audio:audio\|DE1_SoC_QSYS_audio_fifo_used:fifo_used\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_audio.v" "fifo_used" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_audio.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418481869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_audio_sel DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_audio_sel:audio_sel " "Elaborating entity \"DE1_SoC_QSYS_audio_sel\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_audio_sel:audio_sel\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "audio_sel" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418481872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu " "Elaborating entity \"DE1_SoC_QSYS_cpu\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "cpu" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418481878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_test_bench DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_test_bench:the_DE1_SoC_QSYS_cpu_test_bench " "Elaborating entity \"DE1_SoC_QSYS_cpu_test_bench\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_test_bench:the_DE1_SoC_QSYS_cpu_test_bench\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_DE1_SoC_QSYS_cpu_test_bench" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 6120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418481916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_ic_data_module DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_ic_data_module:DE1_SoC_QSYS_cpu_ic_data " "Elaborating entity \"DE1_SoC_QSYS_cpu_ic_data_module\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_ic_data_module:DE1_SoC_QSYS_cpu_ic_data\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "DE1_SoC_QSYS_cpu_ic_data" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 7145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418481922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_ic_data_module:DE1_SoC_QSYS_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_ic_data_module:DE1_SoC_QSYS_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_altsyncram" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418481970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lpp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lpp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lpp1 " "Found entity 1: altsyncram_lpp1" {  } { { "db/altsyncram_lpp1.tdf" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/db/altsyncram_lpp1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418482033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418482033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lpp1 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_ic_data_module:DE1_SoC_QSYS_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_lpp1:auto_generated " "Elaborating entity \"altsyncram_lpp1\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_ic_data_module:DE1_SoC_QSYS_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_lpp1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418482034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_ic_tag_module DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_ic_tag_module:DE1_SoC_QSYS_cpu_ic_tag " "Elaborating entity \"DE1_SoC_QSYS_cpu_ic_tag_module\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_ic_tag_module:DE1_SoC_QSYS_cpu_ic_tag\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "DE1_SoC_QSYS_cpu_ic_tag" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 7211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418482043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_ic_tag_module:DE1_SoC_QSYS_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_ic_tag_module:DE1_SoC_QSYS_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_altsyncram" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418482052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_blt1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_blt1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_blt1 " "Found entity 1: altsyncram_blt1" {  } { { "db/altsyncram_blt1.tdf" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/db/altsyncram_blt1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418482113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418482113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_blt1 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_ic_tag_module:DE1_SoC_QSYS_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_blt1:auto_generated " "Elaborating entity \"altsyncram_blt1\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_ic_tag_module:DE1_SoC_QSYS_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_blt1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418482115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_bht_module DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_bht_module:DE1_SoC_QSYS_cpu_bht " "Elaborating entity \"DE1_SoC_QSYS_cpu_bht_module\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_bht_module:DE1_SoC_QSYS_cpu_bht\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "DE1_SoC_QSYS_cpu_bht" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 7415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418482148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_bht_module:DE1_SoC_QSYS_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_bht_module:DE1_SoC_QSYS_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_altsyncram" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418482155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_09t1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_09t1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_09t1 " "Found entity 1: altsyncram_09t1" {  } { { "db/altsyncram_09t1.tdf" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/db/altsyncram_09t1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418482219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418482219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_09t1 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_bht_module:DE1_SoC_QSYS_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_09t1:auto_generated " "Elaborating entity \"altsyncram_09t1\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_bht_module:DE1_SoC_QSYS_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_09t1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418482220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_register_bank_a_module DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_register_bank_a_module:DE1_SoC_QSYS_cpu_register_bank_a " "Elaborating entity \"DE1_SoC_QSYS_cpu_register_bank_a_module\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_register_bank_a_module:DE1_SoC_QSYS_cpu_register_bank_a\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "DE1_SoC_QSYS_cpu_register_bank_a" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 7590 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418482234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_register_bank_a_module:DE1_SoC_QSYS_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_register_bank_a_module:DE1_SoC_QSYS_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_altsyncram" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418482243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0ns1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0ns1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0ns1 " "Found entity 1: altsyncram_0ns1" {  } { { "db/altsyncram_0ns1.tdf" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/db/altsyncram_0ns1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418482309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418482309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0ns1 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_register_bank_a_module:DE1_SoC_QSYS_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_0ns1:auto_generated " "Elaborating entity \"altsyncram_0ns1\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_register_bank_a_module:DE1_SoC_QSYS_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_0ns1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418482310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_register_bank_b_module DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_register_bank_b_module:DE1_SoC_QSYS_cpu_register_bank_b " "Elaborating entity \"DE1_SoC_QSYS_cpu_register_bank_b_module\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_register_bank_b_module:DE1_SoC_QSYS_cpu_register_bank_b\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "DE1_SoC_QSYS_cpu_register_bank_b" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 7611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418482353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_register_bank_b_module:DE1_SoC_QSYS_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_register_bank_b_module:DE1_SoC_QSYS_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_altsyncram" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418482362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1ns1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1ns1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1ns1 " "Found entity 1: altsyncram_1ns1" {  } { { "db/altsyncram_1ns1.tdf" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/db/altsyncram_1ns1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418482431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418482431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1ns1 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_register_bank_b_module:DE1_SoC_QSYS_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_1ns1:auto_generated " "Elaborating entity \"altsyncram_1ns1\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_register_bank_b_module:DE1_SoC_QSYS_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_1ns1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418482433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_dc_tag_module DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_dc_tag_module:DE1_SoC_QSYS_cpu_dc_tag " "Elaborating entity \"DE1_SoC_QSYS_cpu_dc_tag_module\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_dc_tag_module:DE1_SoC_QSYS_cpu_dc_tag\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "DE1_SoC_QSYS_cpu_dc_tag" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 7930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418482475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_dc_tag_module:DE1_SoC_QSYS_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_dc_tag_module:DE1_SoC_QSYS_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_altsyncram" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418482483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0us1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0us1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0us1 " "Found entity 1: altsyncram_0us1" {  } { { "db/altsyncram_0us1.tdf" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/db/altsyncram_0us1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418482548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418482548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0us1 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_dc_tag_module:DE1_SoC_QSYS_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_0us1:auto_generated " "Elaborating entity \"altsyncram_0us1\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_dc_tag_module:DE1_SoC_QSYS_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_0us1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418482549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_dc_data_module DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_dc_data_module:DE1_SoC_QSYS_cpu_dc_data " "Elaborating entity \"DE1_SoC_QSYS_cpu_dc_data_module\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_dc_data_module:DE1_SoC_QSYS_cpu_dc_data\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "DE1_SoC_QSYS_cpu_dc_data" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 7987 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418482580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_dc_data_module:DE1_SoC_QSYS_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_dc_data_module:DE1_SoC_QSYS_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_altsyncram" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418482588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tvo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tvo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tvo1 " "Found entity 1: altsyncram_tvo1" {  } { { "db/altsyncram_tvo1.tdf" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/db/altsyncram_tvo1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418482653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418482653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tvo1 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_dc_data_module:DE1_SoC_QSYS_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_tvo1:auto_generated " "Elaborating entity \"altsyncram_tvo1\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_dc_data_module:DE1_SoC_QSYS_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_tvo1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418482654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_dc_victim_module DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_dc_victim_module:DE1_SoC_QSYS_cpu_dc_victim " "Elaborating entity \"DE1_SoC_QSYS_cpu_dc_victim_module\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_dc_victim_module:DE1_SoC_QSYS_cpu_dc_victim\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "DE1_SoC_QSYS_cpu_dc_victim" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 8117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418482663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_dc_victim_module:DE1_SoC_QSYS_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_dc_victim_module:DE1_SoC_QSYS_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_altsyncram" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 522 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418482671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4ap1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4ap1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4ap1 " "Found entity 1: altsyncram_4ap1" {  } { { "db/altsyncram_4ap1.tdf" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/db/altsyncram_4ap1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418482741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418482741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4ap1 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_dc_victim_module:DE1_SoC_QSYS_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_4ap1:auto_generated " "Elaborating entity \"altsyncram_4ap1\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_dc_victim_module:DE1_SoC_QSYS_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_4ap1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418482742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_mult_cell DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell " "Elaborating entity \"DE1_SoC_QSYS_cpu_mult_cell\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_DE1_SoC_QSYS_cpu_mult_cell" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 9876 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418482749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_mult_cell.v" "the_altmult_add_part_1" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_mult_cell.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418482773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_ujt2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_ujt2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_ujt2 " "Found entity 1: altera_mult_add_ujt2" {  } { { "db/altera_mult_add_ujt2.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/db/altera_mult_add_ujt2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418482837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418482837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_ujt2 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated " "Elaborating entity \"altera_mult_add_ujt2\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "e:/altera/quartus/libraries/megafunctions/altera_mult_add.tdf" 364 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418482840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_ujt2.v" "altera_mult_add_rtl1" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/db/altera_mult_add_ujt2.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418482887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "e:/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418482895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "e:/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418482903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "e:/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418482908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "e:/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418482923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "e:/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 846 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418482968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "e:/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418482974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "e:/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418482989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "e:/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418483005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "e:/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418483010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "e:/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418483015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "e:/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418483032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "e:/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 890 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418483154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "e:/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2080 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418483190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "e:/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418483197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "e:/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 898 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418483213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "e:/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418483219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "e:/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418483237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "e:/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 947 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418483254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2 " "Elaborating entity \"altera_mult_add\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_mult_cell.v" "the_altmult_add_part_2" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_mult_cell.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418483276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_0kt2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_0kt2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_0kt2 " "Found entity 1: altera_mult_add_0kt2" {  } { { "db/altera_mult_add_0kt2.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/db/altera_mult_add_0kt2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418483344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418483344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_0kt2 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated " "Elaborating entity \"altera_mult_add_0kt2\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "e:/altera/quartus/libraries/megafunctions/altera_mult_add.tdf" 364 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418483347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_0kt2.v" "altera_mult_add_rtl1" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/db/altera_mult_add_0kt2.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418483355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_nios2_oci DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci " "Elaborating entity \"DE1_SoC_QSYS_cpu_nios2_oci\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_DE1_SoC_QSYS_cpu_nios2_oci" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 10165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418483677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_nios2_oci_debug DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_debug:the_DE1_SoC_QSYS_cpu_nios2_oci_debug " "Elaborating entity \"DE1_SoC_QSYS_cpu_nios2_oci_debug\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_debug:the_DE1_SoC_QSYS_cpu_nios2_oci_debug\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_DE1_SoC_QSYS_cpu_nios2_oci_debug" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 3395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418483686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_debug:the_DE1_SoC_QSYS_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_debug:the_DE1_SoC_QSYS_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418483703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_nios2_ocimem DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_ocimem:the_DE1_SoC_QSYS_cpu_nios2_ocimem " "Elaborating entity \"DE1_SoC_QSYS_cpu_nios2_ocimem\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_ocimem:the_DE1_SoC_QSYS_cpu_nios2_ocimem\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_DE1_SoC_QSYS_cpu_nios2_ocimem" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 3415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418483709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_ociram_sp_ram_module DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_ocimem:the_DE1_SoC_QSYS_cpu_nios2_ocimem\|DE1_SoC_QSYS_cpu_ociram_sp_ram_module:DE1_SoC_QSYS_cpu_ociram_sp_ram " "Elaborating entity \"DE1_SoC_QSYS_cpu_ociram_sp_ram_module\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_ocimem:the_DE1_SoC_QSYS_cpu_nios2_ocimem\|DE1_SoC_QSYS_cpu_ociram_sp_ram_module:DE1_SoC_QSYS_cpu_ociram_sp_ram\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "DE1_SoC_QSYS_cpu_ociram_sp_ram" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 902 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418483716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_ocimem:the_DE1_SoC_QSYS_cpu_nios2_ocimem\|DE1_SoC_QSYS_cpu_ociram_sp_ram_module:DE1_SoC_QSYS_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_ocimem:the_DE1_SoC_QSYS_cpu_nios2_ocimem\|DE1_SoC_QSYS_cpu_ociram_sp_ram_module:DE1_SoC_QSYS_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_altsyncram" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418483725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a1l1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a1l1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a1l1 " "Found entity 1: altsyncram_a1l1" {  } { { "db/altsyncram_a1l1.tdf" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/db/altsyncram_a1l1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418483793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418483793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a1l1 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_ocimem:the_DE1_SoC_QSYS_cpu_nios2_ocimem\|DE1_SoC_QSYS_cpu_ociram_sp_ram_module:DE1_SoC_QSYS_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_a1l1:auto_generated " "Elaborating entity \"altsyncram_a1l1\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_ocimem:the_DE1_SoC_QSYS_cpu_nios2_ocimem\|DE1_SoC_QSYS_cpu_ociram_sp_ram_module:DE1_SoC_QSYS_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_a1l1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418483795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_nios2_avalon_reg DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_cpu_nios2_avalon_reg " "Elaborating entity \"DE1_SoC_QSYS_cpu_nios2_avalon_reg\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_cpu_nios2_avalon_reg\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_DE1_SoC_QSYS_cpu_nios2_avalon_reg" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 3434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418483837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_nios2_oci_break DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_break:the_DE1_SoC_QSYS_cpu_nios2_oci_break " "Elaborating entity \"DE1_SoC_QSYS_cpu_nios2_oci_break\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_break:the_DE1_SoC_QSYS_cpu_nios2_oci_break\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_DE1_SoC_QSYS_cpu_nios2_oci_break" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 3465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418483842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_nios2_oci_xbrk DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_xbrk:the_DE1_SoC_QSYS_cpu_nios2_oci_xbrk " "Elaborating entity \"DE1_SoC_QSYS_cpu_nios2_oci_xbrk\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_xbrk:the_DE1_SoC_QSYS_cpu_nios2_oci_xbrk\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_DE1_SoC_QSYS_cpu_nios2_oci_xbrk" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 3488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418483848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_nios2_oci_dbrk DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_dbrk:the_DE1_SoC_QSYS_cpu_nios2_oci_dbrk " "Elaborating entity \"DE1_SoC_QSYS_cpu_nios2_oci_dbrk\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_dbrk:the_DE1_SoC_QSYS_cpu_nios2_oci_dbrk\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_DE1_SoC_QSYS_cpu_nios2_oci_dbrk" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 3515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418483853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_nios2_oci_itrace DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_itrace:the_DE1_SoC_QSYS_cpu_nios2_oci_itrace " "Elaborating entity \"DE1_SoC_QSYS_cpu_nios2_oci_itrace\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_itrace:the_DE1_SoC_QSYS_cpu_nios2_oci_itrace\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_DE1_SoC_QSYS_cpu_nios2_oci_itrace" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 3556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418483858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_nios2_oci_dtrace DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_dtrace:the_DE1_SoC_QSYS_cpu_nios2_oci_dtrace " "Elaborating entity \"DE1_SoC_QSYS_cpu_nios2_oci_dtrace\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_dtrace:the_DE1_SoC_QSYS_cpu_nios2_oci_dtrace\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_DE1_SoC_QSYS_cpu_nios2_oci_dtrace" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 3571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418483864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_nios2_oci_td_mode DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_dtrace:the_DE1_SoC_QSYS_cpu_nios2_oci_dtrace\|DE1_SoC_QSYS_cpu_nios2_oci_td_mode:DE1_SoC_QSYS_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"DE1_SoC_QSYS_cpu_nios2_oci_td_mode\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_dtrace:the_DE1_SoC_QSYS_cpu_nios2_oci_dtrace\|DE1_SoC_QSYS_cpu_nios2_oci_td_mode:DE1_SoC_QSYS_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "DE1_SoC_QSYS_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 2267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418483870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_nios2_oci_fifo DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_fifo:the_DE1_SoC_QSYS_cpu_nios2_oci_fifo " "Elaborating entity \"DE1_SoC_QSYS_cpu_nios2_oci_fifo\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_fifo:the_DE1_SoC_QSYS_cpu_nios2_oci_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_DE1_SoC_QSYS_cpu_nios2_oci_fifo" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 3590 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418483875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_nios2_oci_compute_input_tm_cnt DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_fifo:the_DE1_SoC_QSYS_cpu_nios2_oci_fifo\|DE1_SoC_QSYS_cpu_nios2_oci_compute_input_tm_cnt:the_DE1_SoC_QSYS_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"DE1_SoC_QSYS_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_fifo:the_DE1_SoC_QSYS_cpu_nios2_oci_fifo\|DE1_SoC_QSYS_cpu_nios2_oci_compute_input_tm_cnt:the_DE1_SoC_QSYS_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_DE1_SoC_QSYS_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 2598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418483881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_nios2_oci_fifo_wrptr_inc DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_fifo:the_DE1_SoC_QSYS_cpu_nios2_oci_fifo\|DE1_SoC_QSYS_cpu_nios2_oci_fifo_wrptr_inc:the_DE1_SoC_QSYS_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"DE1_SoC_QSYS_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_fifo:the_DE1_SoC_QSYS_cpu_nios2_oci_fifo\|DE1_SoC_QSYS_cpu_nios2_oci_fifo_wrptr_inc:the_DE1_SoC_QSYS_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_DE1_SoC_QSYS_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 2607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418483886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_nios2_oci_fifo_cnt_inc DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_fifo:the_DE1_SoC_QSYS_cpu_nios2_oci_fifo\|DE1_SoC_QSYS_cpu_nios2_oci_fifo_cnt_inc:the_DE1_SoC_QSYS_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"DE1_SoC_QSYS_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_fifo:the_DE1_SoC_QSYS_cpu_nios2_oci_fifo\|DE1_SoC_QSYS_cpu_nios2_oci_fifo_cnt_inc:the_DE1_SoC_QSYS_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_DE1_SoC_QSYS_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 2616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418483891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_oci_test_bench DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_fifo:the_DE1_SoC_QSYS_cpu_nios2_oci_fifo\|DE1_SoC_QSYS_cpu_oci_test_bench:the_DE1_SoC_QSYS_cpu_oci_test_bench " "Elaborating entity \"DE1_SoC_QSYS_cpu_oci_test_bench\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_fifo:the_DE1_SoC_QSYS_cpu_nios2_oci_fifo\|DE1_SoC_QSYS_cpu_oci_test_bench:the_DE1_SoC_QSYS_cpu_oci_test_bench\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_DE1_SoC_QSYS_cpu_oci_test_bench" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418483895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_nios2_oci_pib DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_pib:the_DE1_SoC_QSYS_cpu_nios2_oci_pib " "Elaborating entity \"DE1_SoC_QSYS_cpu_nios2_oci_pib\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_pib:the_DE1_SoC_QSYS_cpu_nios2_oci_pib\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_DE1_SoC_QSYS_cpu_nios2_oci_pib" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 3600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418483900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_nios2_oci_im DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_im:the_DE1_SoC_QSYS_cpu_nios2_oci_im " "Elaborating entity \"DE1_SoC_QSYS_cpu_nios2_oci_im\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_im:the_DE1_SoC_QSYS_cpu_nios2_oci_im\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_DE1_SoC_QSYS_cpu_nios2_oci_im" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 3621 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418483906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper " "Elaborating entity \"DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 3726 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418483909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_jtag_debug_module_tck DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper\|DE1_SoC_QSYS_cpu_jtag_debug_module_tck:the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck " "Elaborating entity \"DE1_SoC_QSYS_cpu_jtag_debug_module_tck\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper\|DE1_SoC_QSYS_cpu_jtag_debug_module_tck:the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper.v" "the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418483913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper\|DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk:the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk " "Elaborating entity \"DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper\|DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk:the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper.v" "the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418483922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE1_SoC_QSYS_cpu_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE1_SoC_QSYS_cpu_jtag_debug_module_phy\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper.v" "DE1_SoC_QSYS_cpu_jtag_debug_module_phy" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418483947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE1_SoC_QSYS_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE1_SoC_QSYS_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "e:/altera/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418483951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE1_SoC_QSYS_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE1_SoC_QSYS_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "e:/altera/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418483988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_div_freq DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_div_freq:div_freq " "Elaborating entity \"DE1_SoC_QSYS_div_freq\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_div_freq:div_freq\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "div_freq" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418483997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_jtag_uart DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart " "Elaborating entity \"DE1_SoC_QSYS_jtag_uart\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "jtag_uart" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_jtag_uart_scfifo_w DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w " "Elaborating entity \"DE1_SoC_QSYS_jtag_uart_scfifo_w\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" "the_DE1_SoC_QSYS_jtag_uart_scfifo_w" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" "wfifo" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484058 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617418484060 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484062 ""}  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1617418484062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_s1f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_s1f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_s1f1 " "Found entity 1: scfifo_s1f1" {  } { { "db/scfifo_s1f1.tdf" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/db/scfifo_s1f1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418484114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418484114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_s1f1 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_s1f1:auto_generated " "Elaborating entity \"scfifo_s1f1\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_s1f1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "e:/altera/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_38f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_38f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_38f1 " "Found entity 1: a_dpfifo_38f1" {  } { { "db/a_dpfifo_38f1.tdf" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/db/a_dpfifo_38f1.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418484130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418484130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_38f1 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_s1f1:auto_generated\|a_dpfifo_38f1:dpfifo " "Elaborating entity \"a_dpfifo_38f1\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_s1f1:auto_generated\|a_dpfifo_38f1:dpfifo\"" {  } { { "db/scfifo_s1f1.tdf" "dpfifo" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/db/scfifo_s1f1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418484145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418484145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_s1f1:auto_generated\|a_dpfifo_38f1:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_s1f1:auto_generated\|a_dpfifo_38f1:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_38f1.tdf" "fifo_state" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/db/a_dpfifo_38f1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418484201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418484201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_s1f1:auto_generated\|a_dpfifo_38f1:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_s1f1:auto_generated\|a_dpfifo_38f1:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_0se1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_0se1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_0se1 " "Found entity 1: dpram_0se1" {  } { { "db/dpram_0se1.tdf" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/db/dpram_0se1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418484261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418484261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_0se1 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_s1f1:auto_generated\|a_dpfifo_38f1:dpfifo\|dpram_0se1:FIFOram " "Elaborating entity \"dpram_0se1\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_s1f1:auto_generated\|a_dpfifo_38f1:dpfifo\|dpram_0se1:FIFOram\"" {  } { { "db/a_dpfifo_38f1.tdf" "FIFOram" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/db/a_dpfifo_38f1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4822.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4822.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4822 " "Found entity 1: altsyncram_4822" {  } { { "db/altsyncram_4822.tdf" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/db/altsyncram_4822.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418484319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418484319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4822 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_s1f1:auto_generated\|a_dpfifo_38f1:dpfifo\|dpram_0se1:FIFOram\|altsyncram_4822:altsyncram1 " "Elaborating entity \"altsyncram_4822\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_s1f1:auto_generated\|a_dpfifo_38f1:dpfifo\|dpram_0se1:FIFOram\|altsyncram_4822:altsyncram1\"" {  } { { "db/dpram_0se1.tdf" "altsyncram1" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/db/dpram_0se1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418484375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418484375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_s1f1:auto_generated\|a_dpfifo_38f1:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_s1f1:auto_generated\|a_dpfifo_38f1:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_38f1.tdf" "rd_ptr_count" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/db/a_dpfifo_38f1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_jtag_uart_scfifo_r DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_r:the_DE1_SoC_QSYS_jtag_uart_scfifo_r " "Elaborating entity \"DE1_SoC_QSYS_jtag_uart_scfifo_r\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_r:the_DE1_SoC_QSYS_jtag_uart_scfifo_r\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" "the_DE1_SoC_QSYS_jtag_uart_scfifo_r" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" "DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484498 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617418484500 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484501 ""}  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1617418484501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "e:/altera/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484520 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "e:/altera/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "e:/altera/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484538 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "e:/altera/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_key DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_key:key " "Elaborating entity \"DE1_SoC_QSYS_key\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_key:key\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "key" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_keyboard_keys DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_keyboard_keys:keyboard_keys " "Elaborating entity \"DE1_SoC_QSYS_keyboard_keys\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_keyboard_keys:keyboard_keys\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "keyboard_keys" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_modulation_selector DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_modulation_selector:modulation_selector " "Elaborating entity \"DE1_SoC_QSYS_modulation_selector\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_modulation_selector:modulation_selector\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "modulation_selector" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mouse_pos DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mouse_pos:mouse_pos " "Elaborating entity \"DE1_SoC_QSYS_mouse_pos\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mouse_pos:mouse_pos\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "mouse_pos" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_pll DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_pll:pll " "Elaborating entity \"DE1_SoC_QSYS_pll\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_pll:pll\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "pll" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_pll:pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_pll:pll\|altera_pll:altera_pll_i\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll.v" "altera_pll_i" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484596 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1617418484602 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_pll:pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_pll:pll\|altera_pll:altera_pll_i\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617418484602 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_pll:pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_pll:pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 3 " "Parameter \"number_of_clocks\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 142.857142 MHz " "Parameter \"output_clock_frequency0\" = \"142.857142 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 142.857142 MHz " "Parameter \"output_clock_frequency1\" = \"142.857142 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 -3750 ps " "Parameter \"phase_shift1\" = \"-3750 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 25.000000 MHz " "Parameter \"output_clock_frequency2\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484609 ""}  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1617418484609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_sdram DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_sdram:sdram " "Elaborating entity \"DE1_SoC_QSYS_sdram\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_sdram:sdram\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "sdram" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_sdram_input_efifo_module DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_sdram:sdram\|DE1_SoC_QSYS_sdram_input_efifo_module:the_DE1_SoC_QSYS_sdram_input_efifo_module " "Elaborating entity \"DE1_SoC_QSYS_sdram_input_efifo_module\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_sdram:sdram\|DE1_SoC_QSYS_sdram_input_efifo_module:the_DE1_SoC_QSYS_sdram_input_efifo_module\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram.v" "the_DE1_SoC_QSYS_sdram_input_efifo_module" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_signal_selector DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_signal_selector:signal_selector " "Elaborating entity \"DE1_SoC_QSYS_signal_selector\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_signal_selector:signal_selector\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "signal_selector" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_sysid_qsys DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_sysid_qsys:sysid_qsys " "Elaborating entity \"DE1_SoC_QSYS_sysid_qsys\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_sysid_qsys:sysid_qsys\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "sysid_qsys" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_timer DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_timer:timer " "Elaborating entity \"DE1_SoC_QSYS_timer\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_timer:timer\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "timer" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_vga DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga " "Elaborating entity \"DE1_SoC_QSYS_vga\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "vga" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_IS2Vid DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0 " "Elaborating entity \"alt_vipitc131_IS2Vid\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v" "alt_vip_itc_0" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484639 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start_of_vsync alt_vipitc131_IS2Vid.sv(299) " "Verilog HDL or VHDL warning at alt_vipitc131_IS2Vid.sv(299): object \"start_of_vsync\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 299 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1617418484643 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_sync DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_sync:enable_resync_sync " "Elaborating entity \"alt_vipitc131_common_sync\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_sync:enable_resync_sync\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "enable_resync_sync" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_trigger_sync DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync " "Elaborating entity \"alt_vipitc131_common_trigger_sync\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "mode_change_trigger_sync" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_IS2Vid_control DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_control:control " "Elaborating entity \"alt_vipitc131_IS2Vid_control\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_control:control\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "control" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_IS2Vid_mode_banks DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_mode_banks:mode_banks " "Elaborating entity \"alt_vipitc131_IS2Vid_mode_banks\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_mode_banks:mode_banks\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "mode_banks" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_IS2Vid_calculate_mode DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_mode_banks:mode_banks\|alt_vipitc131_IS2Vid_calculate_mode:u_calculate_mode " "Elaborating entity \"alt_vipitc131_IS2Vid_calculate_mode\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_mode_banks:mode_banks\|alt_vipitc131_IS2Vid_calculate_mode:u_calculate_mode\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "u_calculate_mode" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_generic_count DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_generic_count:h_counter " "Elaborating entity \"alt_vipitc131_common_generic_count\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_generic_count:h_counter\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "h_counter" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_generic_count DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_generic_count:v_counter " "Elaborating entity \"alt_vipitc131_common_generic_count\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_generic_count:v_counter\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "v_counter" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_sync DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_sync:genlock_enable_sync " "Elaborating entity \"alt_vipitc131_common_sync\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_sync:genlock_enable_sync\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "genlock_enable_sync" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 722 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_fifo DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo " "Elaborating entity \"alt_vipitc131_common_fifo\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "input_fifo" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 944 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo " "Elaborating entity \"dcfifo\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_fifo.v" "input_fifo" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484767 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_fifo.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617418484769 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo " "Instantiated megafunction \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7, " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7,\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 516 " "Parameter \"lpm_numwords\" = \"516\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 25 " "Parameter \"lpm_width\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch ON " "Parameter \"read_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484770 ""}  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_fifo.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1617418484770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_3o02.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_3o02.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_3o02 " "Found entity 1: dcfifo_3o02" {  } { { "db/dcfifo_3o02.tdf" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/db/dcfifo_3o02.tdf" 47 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418484826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418484826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_3o02 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated " "Elaborating entity \"dcfifo_3o02\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "e:/altera/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_pab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_pab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_pab " "Found entity 1: a_gray2bin_pab" {  } { { "db/a_gray2bin_pab.tdf" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/db/a_gray2bin_pab.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418484842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418484842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_pab DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\|a_gray2bin_pab:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_pab\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\|a_gray2bin_pab:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_3o02.tdf" "rdptr_g_gray2bin" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/db/dcfifo_3o02.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_ov6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_ov6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_ov6 " "Found entity 1: a_graycounter_ov6" {  } { { "db/a_graycounter_ov6.tdf" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/db/a_graycounter_ov6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418484900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418484900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_ov6 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\|a_graycounter_ov6:rdptr_g1p " "Elaborating entity \"a_graycounter_ov6\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\|a_graycounter_ov6:rdptr_g1p\"" {  } { { "db/dcfifo_3o02.tdf" "rdptr_g1p" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/db/dcfifo_3o02.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_kdc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_kdc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_kdc " "Found entity 1: a_graycounter_kdc" {  } { { "db/a_graycounter_kdc.tdf" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/db/a_graycounter_kdc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418484952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418484952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_kdc DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\|a_graycounter_kdc:wrptr_g1p " "Elaborating entity \"a_graycounter_kdc\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\|a_graycounter_kdc:wrptr_g1p\"" {  } { { "db/dcfifo_3o02.tdf" "wrptr_g1p" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/db/dcfifo_3o02.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418484954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nsf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nsf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nsf1 " "Found entity 1: altsyncram_nsf1" {  } { { "db/altsyncram_nsf1.tdf" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/db/altsyncram_nsf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418485013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418485013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nsf1 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\|altsyncram_nsf1:fifo_ram " "Elaborating entity \"altsyncram_nsf1\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\|altsyncram_nsf1:fifo_ram\"" {  } { { "db/dcfifo_3o02.tdf" "fifo_ram" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/db/dcfifo_3o02.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3dc " "Found entity 1: dffpipe_3dc" {  } { { "db/dffpipe_3dc.tdf" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/db/dffpipe_3dc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418485030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418485030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3dc DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\|dffpipe_3dc:rdaclr " "Elaborating entity \"dffpipe_3dc\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\|dffpipe_3dc:rdaclr\"" {  } { { "db/dcfifo_3o02.tdf" "rdaclr" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/db/dcfifo_3o02.tdf" 87 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/db/dffpipe_pe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418485045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418485045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\|dffpipe_pe9:rs_brp " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\|dffpipe_pe9:rs_brp\"" {  } { { "db/dcfifo_3o02.tdf" "rs_brp" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/db/dcfifo_3o02.tdf" 88 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_0e8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_0e8 " "Found entity 1: alt_synch_pipe_0e8" {  } { { "db/alt_synch_pipe_0e8.tdf" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/db/alt_synch_pipe_0e8.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418485064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418485064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_0e8 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\|alt_synch_pipe_0e8:rs_dgwp " "Elaborating entity \"alt_synch_pipe_0e8\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\|alt_synch_pipe_0e8:rs_dgwp\"" {  } { { "db/dcfifo_3o02.tdf" "rs_dgwp" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/db/dcfifo_3o02.tdf" 90 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/db/dffpipe_qe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418485080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418485080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\|alt_synch_pipe_0e8:rs_dgwp\|dffpipe_qe9:dffpipe15 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\|alt_synch_pipe_0e8:rs_dgwp\|dffpipe_qe9:dffpipe15\"" {  } { { "db/alt_synch_pipe_0e8.tdf" "dffpipe15" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/db/alt_synch_pipe_0e8.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_1e8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_1e8 " "Found entity 1: alt_synch_pipe_1e8" {  } { { "db/alt_synch_pipe_1e8.tdf" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/db/alt_synch_pipe_1e8.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418485101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418485101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_1e8 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\|alt_synch_pipe_1e8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_1e8\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\|alt_synch_pipe_1e8:ws_dgrp\"" {  } { { "db/dcfifo_3o02.tdf" "ws_dgrp" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/db/dcfifo_3o02.tdf" 93 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/db/dffpipe_re9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418485122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418485122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\|alt_synch_pipe_1e8:ws_dgrp\|dffpipe_re9:dffpipe18 " "Elaborating entity \"dffpipe_re9\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\|alt_synch_pipe_1e8:ws_dgrp\|dffpipe_re9:dffpipe18\"" {  } { { "db/alt_synch_pipe_1e8.tdf" "dffpipe18" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/db/alt_synch_pipe_1e8.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_uu5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_uu5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_uu5 " "Found entity 1: cmpr_uu5" {  } { { "db/cmpr_uu5.tdf" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/db/cmpr_uu5.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418485177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418485177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_uu5 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\|cmpr_uu5:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_uu5\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\|cmpr_uu5:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_3o02.tdf" "rdempty_eq_comp1_lsb" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/db/dcfifo_3o02.tdf" 100 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tu5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tu5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tu5 " "Found entity 1: cmpr_tu5" {  } { { "db/cmpr_tu5.tdf" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/db/cmpr_tu5.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418485234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418485234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_tu5 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\|cmpr_tu5:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_tu5\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\|cmpr_tu5:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_3o02.tdf" "rdempty_eq_comp1_msb" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/db/dcfifo_3o02.tdf" 101 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5r7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5r7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5r7 " "Found entity 1: mux_5r7" {  } { { "db/mux_5r7.tdf" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/db/mux_5r7.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418485297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418485297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5r7 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_5r7\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_3o02.tdf" "rdemp_eq_comp_lsb_mux" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/db/dcfifo_3o02.tdf" 108 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_IS2Vid_statemachine DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_statemachine:statemachine " "Elaborating entity \"alt_vipitc131_IS2Vid_statemachine\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_statemachine:statemachine\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "statemachine" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 1093 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_vfr DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0 " "Elaborating entity \"alt_vipvfr131_vfr\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v" "alt_vip_vfr_0" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_prc DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc " "Elaborating entity \"alt_vipvfr131_prc\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "prc" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_prc_read_master DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master " "Elaborating entity \"alt_vipvfr131_prc_read_master\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "read_master" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo " "Elaborating entity \"alt_vipvfr131_common_avalon_mm_bursting_master_fifo\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "master_fifo" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485329 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178): subtype or type has null range" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 178 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1617418485332 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(181) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(181): subtype or type has null range" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 181 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1617418485333 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(261) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(261): subtype or type has null range" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 261 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1617418485333 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(262) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(262): subtype or type has null range" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 262 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1617418485333 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_wrusedw alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178): object \"wdata_fifo_wrusedw\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 178 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1617418485333 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_full alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(179) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(179): object \"wdata_fifo_full\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 179 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1617418485333 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_almost_full alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(180) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(180): object \"wdata_fifo_almost_full\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 180 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1617418485333 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_empty alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(182) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(182): object \"wdata_fifo_empty\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 182 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1617418485333 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_almost_empty alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(183) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(183): object \"wdata_fifo_almost_empty\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 183 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1617418485333 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_wrreq alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(184) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(184): object \"wdata_fifo_wrreq\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 184 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1617418485333 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_data alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(185) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(185): object \"wdata_fifo_data\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 185 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1617418485333 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_rdreq alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(186) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(186): object \"wdata_fifo_rdreq\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 186 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1617418485333 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_q alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(187) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(187): object \"wdata_fifo_q\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 187 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1617418485333 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_empty_next alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(189) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(189): object \"wdata_fifo_empty_next\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 189 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1617418485333 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_full alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(193) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(193): object \"rdata_fifo_full\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 193 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1617418485333 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_almost_full alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(194) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(194): object \"rdata_fifo_almost_full\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 194 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1617418485333 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_rdusedw alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(195) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(195): object \"rdata_fifo_rdusedw\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 195 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1617418485334 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_almost_empty alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(197) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(197): object \"rdata_fifo_almost_empty\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1617418485334 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_wrusedw alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(212) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(212): object \"cmd_fifo_wrusedw\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 212 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1617418485334 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_almost_full alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(214) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(214): object \"cmd_fifo_almost_full\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 214 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1617418485334 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_rdusedw alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(215) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(215): object \"cmd_fifo_rdusedw\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 215 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1617418485334 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_almost_empty alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(217) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(217): object \"cmd_fifo_almost_empty\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 217 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1617418485334 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "writing alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229): object \"writing\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 229 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1617418485334 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reading alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229): object \"reading\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 229 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1617418485334 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_en alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(239) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(239): object \"wdata_en\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 239 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1617418485334 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "byte_enable_next alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(260) " "VHDL Signal Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(260): used implicit default value for signal \"byte_enable_next\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 260 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1617418485334 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(424) " "VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(424): ignored assignment of value to null range" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 424 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Quartus II" 0 -1 1617418485334 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(425) " "VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(425): ignored assignment of value to null range" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 425 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Quartus II" 0 -1 1617418485334 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(437) " "VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(437): ignored assignment of value to null range" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 437 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Quartus II" 0 -1 1617418485334 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "byte_enable alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "VHDL Process Statement warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641): inferring latch(es) for signal or variable \"byte_enable\", which holds its previous value in one or more paths through the process" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1617418485334 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[0\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[0\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617418485334 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[1\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[1\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617418485334 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[2\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[2\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617418485334 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[3\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[3\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617418485334 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_general_fifo DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo " "Elaborating entity \"alt_vipvfr131_common_general_fifo\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "\\read_used_gen_gen:rdata_fifo" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485337 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram_fifo_empty alt_vipvfr131_common_general_fifo.vhd(230) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_general_fifo.vhd(230): object \"ram_fifo_empty\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 230 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1617418485338 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:ead_used_gen_gen:rdata_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_fifo_usedw_calculator DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_vipvfr131_common_fifo_usedw_calculator\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "usedw_calculator" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_gray_clock_crosser DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_gray_clock_crosser:\\dual_clock_gen:wrcounter_to_rdclock " "Elaborating entity \"alt_vipvfr131_common_gray_clock_crosser\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_gray_clock_crosser:\\dual_clock_gen:wrcounter_to_rdclock\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "\\dual_clock_gen:wrcounter_to_rdclock" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_std_logic_vector_delay DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_std_logic_vector_delay:\\dual_clock_gen:writes_this_read_cycle_delayer " "Elaborating entity \"alt_vipvfr131_common_std_logic_vector_delay\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_std_logic_vector_delay:\\dual_clock_gen:writes_this_read_cycle_delayer\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "\\dual_clock_gen:writes_this_read_cycle_delayer" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_one_bit_delay DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_one_bit_delay:rdreq_delayer " "Elaborating entity \"alt_vipvfr131_common_one_bit_delay\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_one_bit_delay:rdreq_delayer\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "rdreq_delayer" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_ram_fifo DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo " "Elaborating entity \"alt_vipvfr131_common_ram_fifo\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "\\dual_clock_or_large_gen:ram_fifo" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485363 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_a_q alt_vipvfr131_common_ram_fifo.vhd(129) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_ram_fifo.vhd(129): object \"port_a_q\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1617418485364 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:ead_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:dual_clock_or_large_gen:ram_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Elaborating entity \"altsyncram\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "ram" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485375 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617418485385 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Instantiated megafunction \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 1 " "Parameter \"WIDTH_BYTEENA_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A CLOCK0 " "Parameter \"OUTDATA_REG_A\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK1 " "Parameter \"INDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Stratix " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485388 ""}  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1617418485388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1s12.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1s12.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1s12 " "Found entity 1: altsyncram_1s12" {  } { { "db/altsyncram_1s12.tdf" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/db/altsyncram_1s12.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418485455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418485455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1s12 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_1s12:auto_generated " "Elaborating entity \"altsyncram_1s12\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_1s12:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485457 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "data_b " "Variable or input pin \"data_b\" is defined but never used." {  } { { "db/altsyncram_1s12.tdf" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/db/altsyncram_1s12.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v" 127 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 428 0 0 } } { "dds_and_nios_lab.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/dds_and_nios_lab.v" 324 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Quartus II" 0 -1 1617418485459 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:ead_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_1s12:auto_generated"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_general_fifo DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo " "Elaborating entity \"alt_vipvfr131_common_general_fifo\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "cmd_fifo" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485486 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "logic_fifo_full alt_vipvfr131_common_general_fifo.vhd(264) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_general_fifo.vhd(264): object \"logic_fifo_full\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 264 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1617418485488 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_fifo_usedw_calculator DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_vipvfr131_common_fifo_usedw_calculator\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "usedw_calculator" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_gray_clock_crosser DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_gray_clock_crosser:\\dual_clock_gen:wrcounter_to_rdclock " "Elaborating entity \"alt_vipvfr131_common_gray_clock_crosser\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_gray_clock_crosser:\\dual_clock_gen:wrcounter_to_rdclock\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "\\dual_clock_gen:wrcounter_to_rdclock" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485493 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_gray_clock_crosser.vhd(70) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_gray_clock_crosser.vhd(70): subtype or type has null range" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" 70 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1617418485494 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:dual_clock_gen:wrcounter_to_rdclock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_std_logic_vector_delay DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_std_logic_vector_delay:\\dual_clock_gen:writes_this_read_cycle_delayer " "Elaborating entity \"alt_vipvfr131_common_std_logic_vector_delay\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_std_logic_vector_delay:\\dual_clock_gen:writes_this_read_cycle_delayer\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "\\dual_clock_gen:writes_this_read_cycle_delayer" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_std_logic_vector_delay DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_std_logic_vector_delay:\\dual_clock_gen:reads_this_write_cycle_delayer " "Elaborating entity \"alt_vipvfr131_common_std_logic_vector_delay\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_std_logic_vector_delay:\\dual_clock_gen:reads_this_write_cycle_delayer\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "\\dual_clock_gen:reads_this_write_cycle_delayer" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_ram_fifo DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo " "Elaborating entity \"alt_vipvfr131_common_ram_fifo\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "\\dual_clock_or_large_gen:ram_fifo" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485509 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_a_q alt_vipvfr131_common_ram_fifo.vhd(129) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_ram_fifo.vhd(129): object \"port_a_q\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1617418485510 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:dual_clock_or_large_gen:ram_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Elaborating entity \"altsyncram\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "ram" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485521 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617418485532 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Instantiated megafunction \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 52 " "Parameter \"WIDTH_A\" = \"52\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 1 " "Parameter \"WIDTHAD_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2 " "Parameter \"NUMWORDS_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 52 " "Parameter \"WIDTH_B\" = \"52\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 1 " "Parameter \"WIDTHAD_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2 " "Parameter \"NUMWORDS_B\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 1 " "Parameter \"WIDTH_BYTEENA_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A CLOCK0 " "Parameter \"OUTDATA_REG_A\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK1 " "Parameter \"INDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Stratix " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485534 ""}  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1617418485534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bo12.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bo12.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bo12 " "Found entity 1: altsyncram_bo12" {  } { { "db/altsyncram_bo12.tdf" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/db/altsyncram_bo12.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418485603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617418485603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bo12 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated " "Elaborating entity \"altsyncram_bo12\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485605 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "data_b " "Variable or input pin \"data_b\" is defined but never used." {  } { { "db/altsyncram_bo12.tdf" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/db/altsyncram_bo12.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v" 127 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 428 0 0 } } { "dds_and_nios_lab.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/dds_and_nios_lab.v" 324 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Quartus II" 0 -1 1617418485607 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_bo12:auto_generated"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_fifo_usedw_calculator DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_vipvfr131_common_fifo_usedw_calculator\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "usedw_calculator" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_logic_fifo DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_logic_fifo:\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo " "Elaborating entity \"alt_vipvfr131_common_logic_fifo\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_logic_fifo:\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_fifo_usedw_calculator DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_logic_fifo:\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_vipvfr131_common_fifo_usedw_calculator\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_logic_fifo:\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" "usedw_calculator" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_one_bit_delay DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_one_bit_delay:\\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer " "Elaborating entity \"alt_vipvfr131_common_one_bit_delay\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_one_bit_delay:\\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "\\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_pulling_width_adapter DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_pulling_width_adapter:width_adaptor " "Elaborating entity \"alt_vipvfr131_common_pulling_width_adapter\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_pulling_width_adapter:width_adaptor\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "width_adaptor" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485649 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_pulling_width_adapter.vhd(86) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_pulling_width_adapter.vhd(86): subtype or type has null range" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" 86 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1617418485651 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_vipvfr131_common_pulling_width_adapter.vhd(86) " "VHDL warning at alt_vipvfr131_common_pulling_width_adapter.vhd(86): ignored assignment of value to null range" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" 86 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Quartus II" 0 -1 1617418485651 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_pulling_width_adapter.vhd(98) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_pulling_width_adapter.vhd(98): subtype or type has null range" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" 98 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1617418485651 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_pulling_width_adapter.vhd(102) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_pulling_width_adapter.vhd(102): subtype or type has null range" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" 102 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1617418485651 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_vipvfr131_common_pulling_width_adapter.vhd(102) " "VHDL warning at alt_vipvfr131_common_pulling_width_adapter.vhd(102): ignored assignment of value to null range" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" 102 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Quartus II" 0 -1 1617418485651 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_pulling_width_adapter.vhd(131) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_pulling_width_adapter.vhd(131): subtype or type has null range" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" 131 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1617418485651 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_prc_core DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core " "Elaborating entity \"alt_vipvfr131_prc_core\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "prc_core" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485654 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 alt_vipvfr131_prc_core.v(115) " "Verilog HDL assignment warning at alt_vipvfr131_prc_core.v(115): truncated value with size 32 to match size of target (2)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1617418485657 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 alt_vipvfr131_prc_core.v(189) " "Verilog HDL assignment warning at alt_vipvfr131_prc_core.v(189): truncated value with size 32 to match size of target (2)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1617418485657 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 alt_vipvfr131_prc_core.v(195) " "Verilog HDL assignment warning at alt_vipvfr131_prc_core.v(195): truncated value with size 32 to match size of target (2)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1617418485657 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 alt_vipvfr131_prc_core.v(219) " "Verilog HDL assignment warning at alt_vipvfr131_prc_core.v(219): truncated value with size 32 to match size of target (2)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1617418485657 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 alt_vipvfr131_prc_core.v(262) " "Verilog HDL assignment warning at alt_vipvfr131_prc_core.v(262): truncated value with size 32 to match size of target (2)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1617418485657 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 alt_vipvfr131_prc_core.v(265) " "Verilog HDL assignment warning at alt_vipvfr131_prc_core.v(265): truncated value with size 32 to match size of target (2)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" 265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1617418485657 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 alt_vipvfr131_prc_core.v(287) " "Verilog HDL assignment warning at alt_vipvfr131_prc_core.v(287): truncated value with size 32 to match size of target (2)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" 287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1617418485657 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_avalon_mm_slave DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave " "Elaborating entity \"alt_vipvfr131_common_avalon_mm_slave\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "avalon_mm_control_slave" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485660 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "interrupt_register alt_vipvfr131_common_avalon_mm_slave.v(45) " "Verilog HDL Always Construct warning at alt_vipvfr131_common_avalon_mm_slave.v(45): inferring latch(es) for variable \"interrupt_register\", which holds its previous value in one or more paths through the always construct" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1617418485662 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "35 32 alt_vipvfr131_common_avalon_mm_slave.v(72) " "Verilog HDL assignment warning at alt_vipvfr131_common_avalon_mm_slave.v(72): truncated value with size 35 to match size of target (32)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1617418485662 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[4\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[4\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617418485662 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[3\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[3\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617418485662 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[2\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[2\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617418485662 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_vfr_controller DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_vfr_controller:controller " "Elaborating entity \"alt_vipvfr131_vfr_controller\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_vfr_controller:controller\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "controller" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_avalon_mm_slave DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_common_avalon_mm_slave:slave " "Elaborating entity \"alt_vipvfr131_common_avalon_mm_slave\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_common_avalon_mm_slave:slave\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "slave" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485670 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "interrupt_register alt_vipvfr131_common_avalon_mm_slave.v(45) " "Verilog HDL Always Construct warning at alt_vipvfr131_common_avalon_mm_slave.v(45): inferring latch(es) for variable \"interrupt_register\", which holds its previous value in one or more paths through the always construct" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1617418485677 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "49 32 alt_vipvfr131_common_avalon_mm_slave.v(72) " "Verilog HDL assignment warning at alt_vipvfr131_common_avalon_mm_slave.v(72): truncated value with size 49 to match size of target (32)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1617418485677 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[18\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[18\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617418485677 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[17\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[17\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617418485677 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[16\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[16\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617418485677 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[15\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[15\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617418485677 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[14\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[14\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617418485677 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[13\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[13\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617418485677 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[12\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[12\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617418485677 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[11\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[11\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617418485677 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[10\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[10\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617418485677 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[9\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[9\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617418485678 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[8\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[8\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617418485678 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[7\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[7\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617418485678 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[6\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[6\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617418485678 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[5\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[5\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617418485678 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[4\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[4\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617418485678 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[3\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[3\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617418485678 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[2\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[2\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617418485678 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_vfr_control_packet_encoder DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_vfr_control_packet_encoder:encoder " "Elaborating entity \"alt_vipvfr131_vfr_control_packet_encoder\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_vfr_control_packet_encoder:encoder\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "encoder" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485680 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "control_data alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Verilog HDL Always Construct warning at alt_vipvfr131_vfr_control_packet_encoder.v(62): inferring latch(es) for variable \"control_data\", which holds its previous value in one or more paths through the always construct" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1617418485683 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alt_vipvfr131_vfr_control_packet_encoder.v(82) " "Verilog HDL assignment warning at alt_vipvfr131_vfr_control_packet_encoder.v(82): truncated value with size 32 to match size of target (4)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1617418485683 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_header_state\[8..7\] 0 alt_vipvfr131_vfr_control_packet_encoder.v(58) " "Net \"control_header_state\[8..7\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(58) has no driver or initial value, using a default initial value '0'" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 58 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1617418485683 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_header_state\[5..4\] 0 alt_vipvfr131_vfr_control_packet_encoder.v(58) " "Net \"control_header_state\[5..4\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(58) has no driver or initial value, using a default initial value '0'" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 58 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1617418485683 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_header_state\[2..1\] 0 alt_vipvfr131_vfr_control_packet_encoder.v(58) " "Net \"control_header_state\[2..1\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(58) has no driver or initial value, using a default initial value '0'" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 58 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1617418485683 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_header_data\[8..7\] 0 alt_vipvfr131_vfr_control_packet_encoder.v(59) " "Net \"control_header_data\[8..7\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(59) has no driver or initial value, using a default initial value '0'" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1617418485683 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_header_data\[5..4\] 0 alt_vipvfr131_vfr_control_packet_encoder.v(59) " "Net \"control_header_data\[5..4\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(59) has no driver or initial value, using a default initial value '0'" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1617418485683 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_header_data\[2..1\] 0 alt_vipvfr131_vfr_control_packet_encoder.v(59) " "Net \"control_header_data\[2..1\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(59) has no driver or initial value, using a default initial value '0'" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1617418485683 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[4\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[4\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617418485683 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[5\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[5\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617418485683 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[6\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[6\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617418485683 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[7\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[7\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617418485683 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[12\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[12\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617418485683 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[13\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[13\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617418485683 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[14\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[14\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617418485683 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[15\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[15\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617418485683 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[20\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[20\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617418485684 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[21\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[21\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617418485684 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[22\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[22\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617418485684 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[23\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[23\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617418485684 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[28\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[28\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617418485684 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[29\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[29\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617418485684 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[30\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[30\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617418485684 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[31\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[31\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617418485684 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[36\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[36\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617418485684 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[37\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[37\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617418485684 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[38\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[38\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617418485684 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[39\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[39\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617418485684 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[44\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[44\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617418485684 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[45\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[45\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617418485684 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[46\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[46\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617418485684 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[47\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[47\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617418485684 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[52\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[52\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617418485684 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[53\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[53\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617418485684 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[54\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[54\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617418485684 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[55\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[55\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617418485684 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[60\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[60\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617418485684 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[61\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[61\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617418485684 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[62\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[62\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617418485684 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[63\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[63\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617418485685 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[68\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[68\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617418485685 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[69\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[69\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617418485685 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[70\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[70\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617418485685 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[71\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[71\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617418485685 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_stream_output DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_common_stream_output:outputter " "Elaborating entity \"alt_vipvfr131_common_stream_output\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_common_stream_output:outputter\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "outputter" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_vga_vga_clk DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|DE1_SoC_QSYS_vga_vga_clk:vga_clk " "Elaborating entity \"DE1_SoC_QSYS_vga_vga_clk\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|DE1_SoC_QSYS_vga_vga_clk:vga_clk\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v" "vga_clk" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|DE1_SoC_QSYS_vga_vga_clk:vga_clk\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|DE1_SoC_QSYS_vga_vga_clk:vga_clk\|altera_pll:altera_pll_i\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga_vga_clk.v" "altera_pll_i" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga_vga_clk.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485695 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1617418485699 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|DE1_SoC_QSYS_vga_vga_clk:vga_clk\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|DE1_SoC_QSYS_vga_vga_clk:vga_clk\|altera_pll:altera_pll_i\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga_vga_clk.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga_vga_clk.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617418485699 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|DE1_SoC_QSYS_vga_vga_clk:vga_clk\|altera_pll:altera_pll_i " "Instantiated megafunction \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|DE1_SoC_QSYS_vga_vga_clk:vga_clk\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 40.000000 MHz " "Parameter \"output_clock_frequency0\" = \"40.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485706 ""}  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga_vga_clk.v" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga_vga_clk.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1617418485706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|altera_reset_controller:rst_controller\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v" "rst_controller" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "mm_interconnect_0" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 562 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "cpu_data_master_translator" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 1788 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 1848 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:vga_to_sdram_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:vga_to_sdram_translator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "vga_to_sdram_translator" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 1908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 1972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "sysid_qsys_control_slave_translator" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 2036 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:audio_data_fregen_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:audio_data_fregen_s1_translator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "audio_data_fregen_s1_translator" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 2100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "cpu_jtag_debug_module_translator" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 2356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 2612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "timer_s1_translator" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 2676 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_to_nios_2_datamaster_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_to_nios_2_datamaster_translator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "vga_to_nios_2_datamaster_translator" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 3188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "cpu_data_master_agent" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 3397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 3478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:vga_to_sdram_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:vga_to_sdram_agent\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "vga_to_sdram_agent" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 3559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 3641 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 3682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rdata_fifo" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 3723 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418485932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 5281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418486004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418486008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 5322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418486012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 5363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418486020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_router DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router:router " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_router\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router:router\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "router" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 7183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418486106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_router_default_decode DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router:router\|DE1_SoC_QSYS_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_router_default_decode\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router:router\|DE1_SoC_QSYS_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router.sv" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418486111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_router_001 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_router_001\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_001:router_001\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "router_001" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 7199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418486114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_router_001_default_decode DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_001:router_001\|DE1_SoC_QSYS_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_router_001_default_decode\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_001:router_001\|DE1_SoC_QSYS_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418486117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_router_002 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_router_002\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_002:router_002\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "router_002" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 7215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418486120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_router_002_default_decode DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_002:router_002\|DE1_SoC_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_router_002_default_decode\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_002:router_002\|DE1_SoC_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_002.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418486123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_router_003 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_router_003\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_003:router_003\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "router_003" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 7231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418486127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_router_003_default_decode DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_003:router_003\|DE1_SoC_QSYS_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_router_003_default_decode\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_003:router_003\|DE1_SoC_QSYS_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418486130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_router_009 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_009:router_009 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_router_009\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_009:router_009\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "router_009" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 7327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418486146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_router_009_default_decode DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_009:router_009\|DE1_SoC_QSYS_mm_interconnect_0_router_009_default_decode:the_default_decode " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_router_009_default_decode\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_009:router_009\|DE1_SoC_QSYS_mm_interconnect_0_router_009_default_decode:the_default_decode\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_009.sv" "the_default_decode" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_009.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418486149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_router_013 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_013:router_013 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_router_013\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_013:router_013\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "router_013" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 7391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418486160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_router_013_default_decode DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_013:router_013\|DE1_SoC_QSYS_mm_interconnect_0_router_013_default_decode:the_default_decode " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_router_013_default_decode\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_013:router_013\|DE1_SoC_QSYS_mm_interconnect_0_router_013_default_decode:the_default_decode\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_013.sv" "the_default_decode" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_013.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418486164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "cpu_data_master_limiter" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 7615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418486197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 7713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418486203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418486209 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 altera_merlin_burst_adapter_13_1.sv(794) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(794): truncated value with size 8 to match size of target (3)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1617418486214 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418486216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418486220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418486223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418486225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418486228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_cmd_demux DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_cmd_demux\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 7856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418486249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 7879 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418486258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_002 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_002\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "cmd_demux_002" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 7896 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418486261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_cmd_mux DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_cmd_mux\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 7913 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418486264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_006 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_006:cmd_mux_006 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_006\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_006:cmd_mux_006\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "cmd_mux_006" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 8021 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418486274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_006:cmd_mux_006\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_006:cmd_mux_006\|altera_merlin_arbitrator:arb\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_006.sv" "arb" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_006.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418486278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_006:cmd_mux_006\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_006:cmd_mux_006\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418486281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_010 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_010:cmd_mux_010 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_010\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_010:cmd_mux_010\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "cmd_mux_010" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 8101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418486288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_010:cmd_mux_010\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_010:cmd_mux_010\|altera_merlin_arbitrator:arb\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_010.sv" "arb" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_010.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418486293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_010:cmd_mux_010\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_010:cmd_mux_010\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418486296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_rsp_demux DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_rsp_demux\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 8305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418486311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_010 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_010:rsp_demux_010 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_010\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_010:rsp_demux_010\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "rsp_demux_010" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 8493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418486324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_015 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_015:rsp_demux_015 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_015\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_015:rsp_demux_015\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "rsp_demux_015" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 8578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418486332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_016 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_016:rsp_demux_016 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_016\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_016:rsp_demux_016\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "rsp_demux_016" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 8595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418486336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_rsp_mux DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_rsp_mux\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 8823 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418486344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_mux.sv" 616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418486360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418486362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 8846 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418486366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418486370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_002 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_002\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "rsp_mux_002" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 8863 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418486374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 8928 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418486380 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(731) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(731): object \"aligned_addr\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 731 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1617418486384 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(732) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(732): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 732 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1617418486384 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 8993 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418486390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "crosser" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 9027 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418486395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418486398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:limiter_pipeline " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:limiter_pipeline\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "limiter_pipeline" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 9976 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418486600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:limiter_pipeline\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:limiter_pipeline\|altera_avalon_st_pipeline_base:core\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418486603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_irq_mapper DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_irq_mapper:irq_mapper " "Elaborating entity \"DE1_SoC_QSYS_irq_mapper\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_irq_mapper:irq_mapper\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "irq_mapper" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418486620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_irq_clock_crosser DE1_SoC_QSYS:U0\|altera_irq_clock_crosser:irq_synchronizer " "Elaborating entity \"altera_irq_clock_crosser\" for hierarchy \"DE1_SoC_QSYS:U0\|altera_irq_clock_crosser:irq_synchronizer\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "irq_synchronizer" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 583 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418486623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_bundle DE1_SoC_QSYS:U0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborating entity \"altera_std_synchronizer_bundle\" for hierarchy \"DE1_SoC_QSYS:U0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" "sync" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418486640 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:U0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:U0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617418486641 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:U0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Instantiated megafunction \"DE1_SoC_QSYS:U0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418486642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418486642 ""}  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1617418486642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer DE1_SoC_QSYS:U0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"DE1_SoC_QSYS:U0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "altera_std_synchronizer_bundle.v" "sync\[0\].u" { Text "e:/altera/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418486644 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE1_SoC_QSYS:U0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u DE1_SoC_QSYS:U0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:U0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\", which is child of megafunction instantiation \"DE1_SoC_QSYS:U0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "altera_std_synchronizer_bundle.v" "" { Text "e:/altera/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418486645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE1_SoC_QSYS:U0\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE1_SoC_QSYS:U0\|altera_reset_controller:rst_controller_002\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "rst_controller_002" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 772 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418486655 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clock_divider.sv 1 1 " "Using design file clock_divider.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.sv" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/clock_divider.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617418486679 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1617418486679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:clk_divide_1MHZ " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:clk_divide_1MHZ\"" {  } { { "dds_and_nios_lab.v" "clk_divide_1MHZ" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/dds_and_nios_lab.v" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418486680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "waveform_gen waveform_gen:wavegen " "Elaborating entity \"waveform_gen\" for hierarchy \"waveform_gen:wavegen\"" {  } { { "dds_and_nios_lab.v" "wavegen" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/dds_and_nios_lab.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418486683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sincos_lut waveform_gen:wavegen\|sincos_lut:lut " "Elaborating entity \"sincos_lut\" for hierarchy \"waveform_gen:wavegen\|sincos_lut:lut\"" {  } { { "waveform_gen.vhd" "lut" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/waveform_gen.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617418486685 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \")\" mux4to1.sv(5) " "Verilog HDL syntax error at mux4to1.sv(5) near text \";\";  expecting \")\"" {  } { { "mux4to1.sv" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/mux4to1.sv" 5 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1617418486717 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "mux4to1 mux4to1.sv(1) " "Ignored design unit \"mux4to1\" at mux4to1.sv(1) due to previous errors" {  } { { "mux4to1.sv" "" { Text "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/mux4to1.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1617418486717 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/dds_and_nios_lab.map.smsg " "Generated suppressed messages file C:/Users/Mark Lee-PC/Documents/GitHub/lab5_cpen311/rtl/dds_and_nios_lab.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1617418487381 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 113 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 113 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5106 " "Peak virtual memory: 5106 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1617418488842 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Apr 02 19:54:48 2021 " "Processing ended: Fri Apr 02 19:54:48 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1617418488842 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1617418488842 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1617418488842 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1617418488842 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 113 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 113 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1617418489538 ""}
