This repository contains various Verilog projects from the course [Design of Digital Circuits](https://safari.ethz.ch/digitaltechnik/spring2018/doku.php?id=labs).
