$date
	Mon Dec 15 03:15:36 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module sim_seven_segment_decoder $end
$var wire 8 ! segments [7:0] $end
$var reg 4 " data_in [3:0] $end
$var integer 32 # flag [31:0] $end
$scope module uut $end
$var wire 4 $ data_in [3:0] $end
$var reg 8 % segments [7:0] $end
$upscope $end
$scope task check_output $end
$var reg 8 & expected_val [7:0] $end
$var reg 4 ' in_val [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 '
b11000000 &
b11000000 %
b0 $
b0 #
b0 "
b11000000 !
$end
#10000
b11111001 !
b11111001 %
b1 "
b1 $
b11111001 &
b1 '
#20000
b10100100 !
b10100100 %
b10 "
b10 $
b10100100 &
b10 '
#30000
b10110000 !
b10110000 %
b11 "
b11 $
b10110000 &
b11 '
#40000
b10011001 !
b10011001 %
b100 "
b100 $
b10011001 &
b100 '
#50000
b10010010 !
b10010010 %
b101 "
b101 $
b10010010 &
b101 '
#60000
b10000010 !
b10000010 %
b110 "
b110 $
b10000010 &
b110 '
#70000
b11111000 !
b11111000 %
b111 "
b111 $
b11111000 &
b111 '
#80000
b10000000 !
b10000000 %
b1000 "
b1000 $
b10000000 &
b1000 '
#90000
b10010000 !
b10010000 %
b1001 "
b1001 $
b10010000 &
b1001 '
#100000
b10001000 !
b10001000 %
b1010 "
b1010 $
b10001000 &
b1010 '
#110000
b10000011 !
b10000011 %
b1011 "
b1011 $
b10000011 &
b1011 '
#120000
b11000110 !
b11000110 %
b1100 "
b1100 $
b11000110 &
b1100 '
#130000
b10100001 !
b10100001 %
b1101 "
b1101 $
b10100001 &
b1101 '
#140000
b10000110 !
b10000110 %
b1110 "
b1110 $
b10000110 &
b1110 '
#150000
b10001110 !
b10001110 %
b1111 "
b1111 $
b10001110 &
b1111 '
#160000
