
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys-Verific 0.0.36
 Yosys 0.17+76 (git sha1 ba67c2ec9, gcc 9.1.0 -fPIC -Os)


-- Executing script file `yosys.ys' --
echo on

yosys> plugin -i synth-rs

yosys> read -verific

yosys> read -incdir .

yosys> verific -vlog-incdir .

1. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Apr22_SW_Release, released at Thu Apr 28 20:08:21 2022.

yosys> verilog_defaults -add -I.

yosys> read -sv prim_secded_pkg.sv prim_subreg_pkg.sv prim_util_pkg.sv pwrmgr_reg_pkg.sv pwrmgr_pkg.sv prim_ram_1p_pkg.sv prim_mubi_pkg.sv prim_pkg.sv prim_cipher_pkg.sv prim_alert_pkg.sv prim_count_pkg.sv top_pkg.sv tlul_pkg.sv lc_ctrl_pkg.sv otp_ctrl_reg_pkg.sv otp_ctrl_pkg.sv jtag_pkg.sv i2c_reg_pkg.sv i2c.sv i2c_core.sv i2c_fsm.sv i2c_reg_top.sv prim_alert_sender.sv prim_arbiter_tree.sv prim_buf.sv prim_count.sv prim_diff_decode.sv prim_edge_detector.sv prim_fifo_sync.sv prim_filter_ctr.sv prim_flop.sv prim_flop_2sync.sv prim_generic_buf.sv prim_generic_flop.sv prim_generic_flop_2sync.sv prim_generic_ram_1p.sv prim_gf_mult.sv prim_intr_hw.sv prim_lc_sync.sv prim_lfsr.sv prim_packer.sv prim_prince.sv prim_pulse_sync.sv prim_ram_1p.sv prim_reg_cdc.sv prim_sec_anchor_buf.sv prim_assert_dummy_macros.svh prim_secded_hamming_72_64_enc.sv prim_secded_hamming_76_68_dec.sv prim_secded_hamming_76_68_enc.sv prim_secded_inv_39_32_dec.sv prim_secded_inv_39_32_enc.sv prim_secded_inv_64_57_dec.sv prim_secded_inv_64_57_enc.sv prim_sparse_fsm_flop.sv prim_subreg_ext.sv prim_subreg.sv prim_subreg_arb.sv prim_subreg_shadow.sv prim_sync_reqack.sv tlul_adapter_reg.sv tlul_adapter_sram.sv tlul_cmd_intg_chk.sv tlul_data_integ_dec.sv tlul_data_integ_enc.sv tlul_err.sv tlul_err_resp.sv tlul_fifo_sync.sv tlul_rsp_intg_gen.sv tlul_socket_1n.sv

yosys> verific -sv prim_secded_pkg.sv prim_subreg_pkg.sv prim_util_pkg.sv pwrmgr_reg_pkg.sv pwrmgr_pkg.sv prim_ram_1p_pkg.sv prim_mubi_pkg.sv prim_pkg.sv prim_cipher_pkg.sv prim_alert_pkg.sv prim_count_pkg.sv top_pkg.sv tlul_pkg.sv lc_ctrl_pkg.sv otp_ctrl_reg_pkg.sv otp_ctrl_pkg.sv jtag_pkg.sv i2c_reg_pkg.sv i2c.sv i2c_core.sv i2c_fsm.sv i2c_reg_top.sv prim_alert_sender.sv prim_arbiter_tree.sv prim_buf.sv prim_count.sv prim_diff_decode.sv prim_edge_detector.sv prim_fifo_sync.sv prim_filter_ctr.sv prim_flop.sv prim_flop_2sync.sv prim_generic_buf.sv prim_generic_flop.sv prim_generic_flop_2sync.sv prim_generic_ram_1p.sv prim_gf_mult.sv prim_intr_hw.sv prim_lc_sync.sv prim_lfsr.sv prim_packer.sv prim_prince.sv prim_pulse_sync.sv prim_ram_1p.sv prim_reg_cdc.sv prim_sec_anchor_buf.sv prim_assert_dummy_macros.svh prim_secded_hamming_72_64_enc.sv prim_secded_hamming_76_68_dec.sv prim_secded_hamming_76_68_enc.sv prim_secded_inv_39_32_dec.sv prim_secded_inv_39_32_enc.sv prim_secded_inv_64_57_dec.sv prim_secded_inv_64_57_enc.sv prim_sparse_fsm_flop.sv prim_subreg_ext.sv prim_subreg.sv prim_subreg_arb.sv prim_subreg_shadow.sv prim_sync_reqack.sv tlul_adapter_reg.sv tlul_adapter_sram.sv tlul_cmd_intg_chk.sv tlul_data_integ_dec.sv tlul_data_integ_enc.sv tlul_err.sv tlul_err_resp.sv tlul_fifo_sync.sv tlul_rsp_intg_gen.sv tlul_socket_1n.sv

2. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Apr22_SW_Release, released at Thu Apr 28 20:08:21 2022.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:81: parameter 'Secded2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:82: parameter 'Secded2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:90: parameter 'Secded2822ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:91: parameter 'Secded2822ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:99: parameter 'Secded3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:100: parameter 'Secded3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:108: parameter 'Secded6457ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:109: parameter 'Secded6457ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:117: parameter 'Secded7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:118: parameter 'Secded7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:126: parameter 'SecdedHamming2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:127: parameter 'SecdedHamming2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:135: parameter 'SecdedHamming3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:136: parameter 'SecdedHamming3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:144: parameter 'SecdedHamming7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:145: parameter 'SecdedHamming7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:153: parameter 'SecdedHamming7668ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:154: parameter 'SecdedHamming7668ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:162: parameter 'SecdedInv2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:163: parameter 'SecdedInv2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:171: parameter 'SecdedInv2822ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:172: parameter 'SecdedInv2822ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:180: parameter 'SecdedInv3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:181: parameter 'SecdedInv3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:189: parameter 'SecdedInv6457ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:190: parameter 'SecdedInv6457ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:198: parameter 'SecdedInv7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:199: parameter 'SecdedInv7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:207: parameter 'SecdedInvHamming2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:208: parameter 'SecdedInvHamming2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:216: parameter 'SecdedInvHamming3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:217: parameter 'SecdedInvHamming3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:225: parameter 'SecdedInvHamming7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:226: parameter 'SecdedInvHamming7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:234: parameter 'SecdedInvHamming7668ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:235: parameter 'SecdedInvHamming7668ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_util_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'pwrmgr_reg_pkg.sv'
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:10: parameter 'NumWkups' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:11: parameter 'NumRstReqs' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:162: parameter 'PWRMGR_INTR_STATE_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:163: parameter 'PWRMGR_INTR_ENABLE_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:164: parameter 'PWRMGR_INTR_TEST_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:165: parameter 'PWRMGR_CTRL_CFG_REGWEN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:166: parameter 'PWRMGR_CONTROL_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:167: parameter 'PWRMGR_CFG_CDC_SYNC_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:168: parameter 'PWRMGR_WAKEUP_EN_REGWEN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:169: parameter 'PWRMGR_WAKEUP_EN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:170: parameter 'PWRMGR_WAKE_STATUS_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:171: parameter 'PWRMGR_RESET_EN_REGWEN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:172: parameter 'PWRMGR_RESET_EN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:173: parameter 'PWRMGR_RESET_STATUS_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:174: parameter 'PWRMGR_ESCALATE_RESET_STATUS_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:175: parameter 'PWRMGR_WAKE_INFO_CAPTURE_DIS_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:176: parameter 'PWRMGR_WAKE_INFO_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:199: parameter 'PWRMGR_PERMIT' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'pwrmgr_pkg.sv'
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:11: parameter 'ALWAYS_ON_DOMAIN' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:14: parameter 'PowerDomains' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:25: parameter 'NumSwRstReq' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:28: parameter 'HwResetWidth' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:29: parameter 'TotalResetWidth' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:30: parameter 'ResetMainPwrIdx' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:31: parameter 'ResetEscIdx' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:32: parameter 'ResetSwReqIdx' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:54: parameter 'PWR_AST_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:62: parameter 'PWR_AST_RSP_SYNC_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:93: parameter 'PWR_RST_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:124: parameter 'PWR_OTP_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:141: parameter 'PWR_LC_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:150: parameter 'PWR_FLASH_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:160: parameter 'PWR_CPU_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:165: parameter 'WAKEUPS_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:166: parameter 'RSTREQS_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_ram_1p_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_ram_1p_pkg.sv:18: parameter 'RAM_1P_CFG_DEFAULT' declared inside package 'prim_ram_1p_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_mubi_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:19: parameter 'MuBi4Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:148: parameter 'MuBi8Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:277: parameter 'MuBi12Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:406: parameter 'MuBi16Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_cipher_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:23: parameter 'PRINCE_SBOX4' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:28: parameter 'PRINCE_SBOX4_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:33: parameter 'PRINCE_SHIFT_ROWS64' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:38: parameter 'PRINCE_SHIFT_ROWS64_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:44: parameter 'PRINCE_ROUND_CONST' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:58: parameter 'PRINCE_ALPHA_CONST' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:61: parameter 'PRINCE_SHIFT_ROWS_CONST0' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:62: parameter 'PRINCE_SHIFT_ROWS_CONST1' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:63: parameter 'PRINCE_SHIFT_ROWS_CONST2' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:64: parameter 'PRINCE_SHIFT_ROWS_CONST3' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:141: parameter 'PRESENT_SBOX4' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:146: parameter 'PRESENT_SBOX4_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:153: parameter 'PRESENT_PERM32' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:162: parameter 'PRESENT_PERM32_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:172: parameter 'PRESENT_PERM64' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:189: parameter 'PRESENT_PERM64_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_alert_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_alert_pkg.sv:19: parameter 'ALERT_TX_DEFAULT' declared inside package 'prim_alert_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_alert_pkg.sv:22: parameter 'ALERT_RX_DEFAULT' declared inside package 'prim_alert_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_count_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'top_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_pkg.sv'
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:14: parameter 'ArbiterImpl' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:27: parameter 'H2DCmdMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:28: parameter 'H2DCmdIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:29: parameter 'H2DCmdFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:30: parameter 'D2HRspMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:31: parameter 'D2HRspIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:32: parameter 'D2HRspFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:33: parameter 'DataMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:34: parameter 'DataIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:35: parameter 'DataFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:44: parameter 'TL_A_USER_DEFAULT' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:84: parameter 'TL_D_USER_DEFAULT' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'lc_ctrl_pkg.sv'
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:13: parameter 'A0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:14: parameter 'A1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:15: parameter 'A2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:16: parameter 'A3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:17: parameter 'A4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:18: parameter 'A5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:19: parameter 'A6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:20: parameter 'A7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:21: parameter 'A8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:22: parameter 'A9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:23: parameter 'A10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:24: parameter 'A11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:26: parameter 'B0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:27: parameter 'B1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:28: parameter 'B2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:29: parameter 'B3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:30: parameter 'B4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:31: parameter 'B5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:32: parameter 'B6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:33: parameter 'B7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:34: parameter 'B8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:35: parameter 'B9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:36: parameter 'B10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:37: parameter 'B11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:40: parameter 'C0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:41: parameter 'C1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:42: parameter 'C2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:43: parameter 'C3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:44: parameter 'C4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:45: parameter 'C5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:46: parameter 'C6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:47: parameter 'C7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:48: parameter 'C8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:49: parameter 'C9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:50: parameter 'C10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:51: parameter 'C11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:52: parameter 'C12' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:53: parameter 'C13' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:54: parameter 'C14' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:55: parameter 'C15' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:57: parameter 'D0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:58: parameter 'D1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:59: parameter 'D2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:60: parameter 'D3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:61: parameter 'D4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:62: parameter 'D5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:63: parameter 'D6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:64: parameter 'D7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:65: parameter 'D8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:66: parameter 'D9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:67: parameter 'D10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:68: parameter 'D11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:69: parameter 'D12' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:70: parameter 'D13' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:71: parameter 'D14' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:72: parameter 'D15' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:75: parameter 'E0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:76: parameter 'F0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:82: parameter 'LcValueWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:83: parameter 'LcTokenWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:84: parameter 'NumLcStateValues' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:85: parameter 'LcStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:86: parameter 'NumLcCountValues' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:87: parameter 'LcCountWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:88: parameter 'NumLcStates' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:89: parameter 'DecLcStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:90: parameter 'DecLcCountWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:91: parameter 'LcIdStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:92: parameter 'DecLcIdStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:172: parameter 'NumTokens' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:173: parameter 'TokenIdxWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:191: parameter 'TxWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:199: parameter 'LC_TX_DEFAULT' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:201: parameter 'RmaSeedWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:204: parameter 'LcKeymgrDivWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:263: parameter 'TransTokenIdxMatrix' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'otp_ctrl_reg_pkg.sv'
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:10: parameter 'NumSramKeyReqSlots' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:11: parameter 'OtpByteAddrWidth' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:12: parameter 'NumErrorEntries' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:13: parameter 'NumDaiWords' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:14: parameter 'NumDigestWords' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:15: parameter 'NumSwCfgWindowWords' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:16: parameter 'NumDebugWindowWords' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:17: parameter 'NumPart' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:18: parameter 'VendorTestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:19: parameter 'VendorTestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:20: parameter 'ScratchOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:21: parameter 'ScratchSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:22: parameter 'VendorTestDigestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:23: parameter 'VendorTestDigestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:24: parameter 'CreatorSwCfgOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:25: parameter 'CreatorSwCfgSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:26: parameter 'CreatorSwCfgAstCfgOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:27: parameter 'CreatorSwCfgAstCfgSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:28: parameter 'CreatorSwCfgAstInitEnOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:29: parameter 'CreatorSwCfgAstInitEnSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:30: parameter 'CreatorSwCfgRomExtSkuOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:31: parameter 'CreatorSwCfgRomExtSkuSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:32: parameter 'CreatorSwCfgUseSwRsaVerifyOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:33: parameter 'CreatorSwCfgUseSwRsaVerifySize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:34: parameter 'CreatorSwCfgKeyIsValidOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:35: parameter 'CreatorSwCfgKeyIsValidSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:36: parameter 'CreatorSwCfgFlashDataDefaultCfgOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:37: parameter 'CreatorSwCfgFlashDataDefaultCfgSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:38: parameter 'CreatorSwCfgFlashInfoBootDataCfgOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:39: parameter 'CreatorSwCfgFlashInfoBootDataCfgSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:40: parameter 'CreatorSwCfgRngEnOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:41: parameter 'CreatorSwCfgRngEnSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:42: parameter 'CreatorSwCfgDigestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:43: parameter 'CreatorSwCfgDigestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:44: parameter 'OwnerSwCfgOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:45: parameter 'OwnerSwCfgSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:46: parameter 'RomErrorReportingOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:47: parameter 'RomErrorReportingSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:48: parameter 'RomBootstrapEnOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:49: parameter 'RomBootstrapEnSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:50: parameter 'RomFaultResponseOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:51: parameter 'RomFaultResponseSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:52: parameter 'RomAlertClassEnOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:53: parameter 'RomAlertClassEnSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:54: parameter 'RomAlertEscalationOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:55: parameter 'RomAlertEscalationSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:56: parameter 'RomAlertClassificationOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:57: parameter 'RomAlertClassificationSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:58: parameter 'RomLocalAlertClassificationOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:59: parameter 'RomLocalAlertClassificationSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:60: parameter 'RomAlertAccumThreshOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:61: parameter 'RomAlertAccumThreshSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:62: parameter 'RomAlertTimeoutCyclesOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:63: parameter 'RomAlertTimeoutCyclesSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:64: parameter 'RomAlertPhaseCyclesOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:65: parameter 'RomAlertPhaseCyclesSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:66: parameter 'OwnerSwCfgDigestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:67: parameter 'OwnerSwCfgDigestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:68: parameter 'HwCfgOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:69: parameter 'HwCfgSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:70: parameter 'DeviceIdOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:71: parameter 'DeviceIdSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:72: parameter 'ManufStateOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:73: parameter 'ManufStateSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:74: parameter 'EnSramIfetchOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:75: parameter 'EnSramIfetchSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:76: parameter 'EnCsrngSwAppReadOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:77: parameter 'EnCsrngSwAppReadSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:78: parameter 'EnEntropySrcFwReadOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:79: parameter 'EnEntropySrcFwReadSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:80: parameter 'EnEntropySrcFwOverOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:81: parameter 'EnEntropySrcFwOverSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:82: parameter 'HwCfgDigestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:83: parameter 'HwCfgDigestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:84: parameter 'Secret0Offset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:85: parameter 'Secret0Size' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:86: parameter 'TestUnlockTokenOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:87: parameter 'TestUnlockTokenSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:88: parameter 'TestExitTokenOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:89: parameter 'TestExitTokenSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:90: parameter 'Secret0DigestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:91: parameter 'Secret0DigestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:92: parameter 'Secret1Offset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:93: parameter 'Secret1Size' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:94: parameter 'FlashAddrKeySeedOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:95: parameter 'FlashAddrKeySeedSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:96: parameter 'FlashDataKeySeedOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:97: parameter 'FlashDataKeySeedSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:98: parameter 'SramDataKeySeedOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:99: parameter 'SramDataKeySeedSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:100: parameter 'Secret1DigestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:101: parameter 'Secret1DigestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:102: parameter 'Secret2Offset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:103: parameter 'Secret2Size' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:104: parameter 'RmaTokenOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:105: parameter 'RmaTokenSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:106: parameter 'CreatorRootKeyShare0Offset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:107: parameter 'CreatorRootKeyShare0Size' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:108: parameter 'CreatorRootKeyShare1Offset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:109: parameter 'CreatorRootKeyShare1Size' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:110: parameter 'Secret2DigestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:111: parameter 'Secret2DigestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:112: parameter 'LifeCycleOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:113: parameter 'LifeCycleSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:114: parameter 'LcTransitionCntOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:115: parameter 'LcTransitionCntSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:116: parameter 'LcStateOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:117: parameter 'LcStateSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:118: parameter 'NumAlerts' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:121: parameter 'CoreAw' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:122: parameter 'PrimAw' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:370: parameter 'OTP_CTRL_INTR_STATE_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:371: parameter 'OTP_CTRL_INTR_ENABLE_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:372: parameter 'OTP_CTRL_INTR_TEST_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:373: parameter 'OTP_CTRL_ALERT_TEST_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:374: parameter 'OTP_CTRL_STATUS_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:375: parameter 'OTP_CTRL_ERR_CODE_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:376: parameter 'OTP_CTRL_DIRECT_ACCESS_REGWEN_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:377: parameter 'OTP_CTRL_DIRECT_ACCESS_CMD_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:378: parameter 'OTP_CTRL_DIRECT_ACCESS_ADDRESS_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:379: parameter 'OTP_CTRL_DIRECT_ACCESS_WDATA_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:380: parameter 'OTP_CTRL_DIRECT_ACCESS_WDATA_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:381: parameter 'OTP_CTRL_DIRECT_ACCESS_RDATA_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:382: parameter 'OTP_CTRL_DIRECT_ACCESS_RDATA_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:383: parameter 'OTP_CTRL_CHECK_TRIGGER_REGWEN_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:384: parameter 'OTP_CTRL_CHECK_TRIGGER_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:385: parameter 'OTP_CTRL_CHECK_REGWEN_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:386: parameter 'OTP_CTRL_CHECK_TIMEOUT_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:387: parameter 'OTP_CTRL_INTEGRITY_CHECK_PERIOD_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:388: parameter 'OTP_CTRL_CONSISTENCY_CHECK_PERIOD_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:389: parameter 'OTP_CTRL_VENDOR_TEST_READ_LOCK_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:390: parameter 'OTP_CTRL_CREATOR_SW_CFG_READ_LOCK_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:391: parameter 'OTP_CTRL_OWNER_SW_CFG_READ_LOCK_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:392: parameter 'OTP_CTRL_VENDOR_TEST_DIGEST_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:393: parameter 'OTP_CTRL_VENDOR_TEST_DIGEST_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:394: parameter 'OTP_CTRL_CREATOR_SW_CFG_DIGEST_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:395: parameter 'OTP_CTRL_CREATOR_SW_CFG_DIGEST_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:396: parameter 'OTP_CTRL_OWNER_SW_CFG_DIGEST_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:397: parameter 'OTP_CTRL_OWNER_SW_CFG_DIGEST_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:398: parameter 'OTP_CTRL_HW_CFG_DIGEST_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:399: parameter 'OTP_CTRL_HW_CFG_DIGEST_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:400: parameter 'OTP_CTRL_SECRET0_DIGEST_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:401: parameter 'OTP_CTRL_SECRET0_DIGEST_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:402: parameter 'OTP_CTRL_SECRET1_DIGEST_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:403: parameter 'OTP_CTRL_SECRET1_DIGEST_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:404: parameter 'OTP_CTRL_SECRET2_DIGEST_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:405: parameter 'OTP_CTRL_SECRET2_DIGEST_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:408: parameter 'OTP_CTRL_INTR_TEST_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:409: parameter 'OTP_CTRL_INTR_TEST_OTP_OPERATION_DONE_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:410: parameter 'OTP_CTRL_INTR_TEST_OTP_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:411: parameter 'OTP_CTRL_ALERT_TEST_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:412: parameter 'OTP_CTRL_ALERT_TEST_FATAL_MACRO_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:413: parameter 'OTP_CTRL_ALERT_TEST_FATAL_CHECK_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:414: parameter 'OTP_CTRL_ALERT_TEST_FATAL_BUS_INTEG_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:415: parameter 'OTP_CTRL_STATUS_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:416: parameter 'OTP_CTRL_STATUS_VENDOR_TEST_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:417: parameter 'OTP_CTRL_STATUS_CREATOR_SW_CFG_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:418: parameter 'OTP_CTRL_STATUS_OWNER_SW_CFG_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:419: parameter 'OTP_CTRL_STATUS_HW_CFG_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:420: parameter 'OTP_CTRL_STATUS_SECRET0_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:421: parameter 'OTP_CTRL_STATUS_SECRET1_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:422: parameter 'OTP_CTRL_STATUS_SECRET2_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:423: parameter 'OTP_CTRL_STATUS_LIFE_CYCLE_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:424: parameter 'OTP_CTRL_STATUS_DAI_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:425: parameter 'OTP_CTRL_STATUS_LCI_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:426: parameter 'OTP_CTRL_STATUS_TIMEOUT_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:427: parameter 'OTP_CTRL_STATUS_LFSR_FSM_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:428: parameter 'OTP_CTRL_STATUS_SCRAMBLING_FSM_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:429: parameter 'OTP_CTRL_STATUS_KEY_DERIV_FSM_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:430: parameter 'OTP_CTRL_STATUS_BUS_INTEG_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:431: parameter 'OTP_CTRL_STATUS_DAI_IDLE_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:432: parameter 'OTP_CTRL_STATUS_CHECK_PENDING_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:433: parameter 'OTP_CTRL_ERR_CODE_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:434: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:435: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:436: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_2_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:437: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_3_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:438: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_4_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:439: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_5_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:440: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_6_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:441: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_7_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:442: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_8_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:443: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_9_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:444: parameter 'OTP_CTRL_DIRECT_ACCESS_REGWEN_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:445: parameter 'OTP_CTRL_DIRECT_ACCESS_REGWEN_DIRECT_ACCESS_REGWEN_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:446: parameter 'OTP_CTRL_DIRECT_ACCESS_CMD_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:447: parameter 'OTP_CTRL_DIRECT_ACCESS_CMD_RD_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:448: parameter 'OTP_CTRL_DIRECT_ACCESS_CMD_WR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:449: parameter 'OTP_CTRL_DIRECT_ACCESS_CMD_DIGEST_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:450: parameter 'OTP_CTRL_DIRECT_ACCESS_RDATA_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:451: parameter 'OTP_CTRL_DIRECT_ACCESS_RDATA_0_DIRECT_ACCESS_RDATA_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:452: parameter 'OTP_CTRL_DIRECT_ACCESS_RDATA_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:453: parameter 'OTP_CTRL_DIRECT_ACCESS_RDATA_1_DIRECT_ACCESS_RDATA_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:454: parameter 'OTP_CTRL_CHECK_TRIGGER_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:455: parameter 'OTP_CTRL_CHECK_TRIGGER_INTEGRITY_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:456: parameter 'OTP_CTRL_CHECK_TRIGGER_CONSISTENCY_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:457: parameter 'OTP_CTRL_VENDOR_TEST_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:458: parameter 'OTP_CTRL_VENDOR_TEST_DIGEST_0_VENDOR_TEST_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:459: parameter 'OTP_CTRL_VENDOR_TEST_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:460: parameter 'OTP_CTRL_VENDOR_TEST_DIGEST_1_VENDOR_TEST_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:461: parameter 'OTP_CTRL_CREATOR_SW_CFG_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:462: parameter 'OTP_CTRL_CREATOR_SW_CFG_DIGEST_0_CREATOR_SW_CFG_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:463: parameter 'OTP_CTRL_CREATOR_SW_CFG_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:464: parameter 'OTP_CTRL_CREATOR_SW_CFG_DIGEST_1_CREATOR_SW_CFG_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:465: parameter 'OTP_CTRL_OWNER_SW_CFG_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:466: parameter 'OTP_CTRL_OWNER_SW_CFG_DIGEST_0_OWNER_SW_CFG_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:467: parameter 'OTP_CTRL_OWNER_SW_CFG_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:468: parameter 'OTP_CTRL_OWNER_SW_CFG_DIGEST_1_OWNER_SW_CFG_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:469: parameter 'OTP_CTRL_HW_CFG_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:470: parameter 'OTP_CTRL_HW_CFG_DIGEST_0_HW_CFG_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:471: parameter 'OTP_CTRL_HW_CFG_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:472: parameter 'OTP_CTRL_HW_CFG_DIGEST_1_HW_CFG_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:473: parameter 'OTP_CTRL_SECRET0_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:474: parameter 'OTP_CTRL_SECRET0_DIGEST_0_SECRET0_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:475: parameter 'OTP_CTRL_SECRET0_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:476: parameter 'OTP_CTRL_SECRET0_DIGEST_1_SECRET0_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:477: parameter 'OTP_CTRL_SECRET1_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:478: parameter 'OTP_CTRL_SECRET1_DIGEST_0_SECRET1_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:479: parameter 'OTP_CTRL_SECRET1_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:480: parameter 'OTP_CTRL_SECRET1_DIGEST_1_SECRET1_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:481: parameter 'OTP_CTRL_SECRET2_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:482: parameter 'OTP_CTRL_SECRET2_DIGEST_0_SECRET2_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:483: parameter 'OTP_CTRL_SECRET2_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:484: parameter 'OTP_CTRL_SECRET2_DIGEST_1_SECRET2_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:487: parameter 'OTP_CTRL_SW_CFG_WINDOW_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:488: parameter 'OTP_CTRL_SW_CFG_WINDOW_SIZE' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:531: parameter 'OTP_CTRL_CORE_PERMIT' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'otp_ctrl_pkg.sv'
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:16: parameter 'EdnDataWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:18: parameter 'NumPartWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:20: parameter 'SwWindowAddrWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:36: parameter 'DaiCmdWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:48: parameter 'OtpWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:49: parameter 'OtpAddrWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:50: parameter 'OtpDepth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:51: parameter 'OtpSizeWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:52: parameter 'OtpErrWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:53: parameter 'OtpPwrSeqWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:54: parameter 'OtpIfWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:56: parameter 'OtpAddrShift' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:73: parameter 'ScrmblKeyWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:74: parameter 'ScrmblBlockWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:76: parameter 'NumPresentRounds' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:77: parameter 'ScrmblBlockHalfWords' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:88: parameter 'NumScrmblKeys' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:89: parameter 'NumDigestSets' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:90: parameter 'ConstSelWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:157: parameter 'OTP_LC_DATA_DEFAULT' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:196: parameter 'FlashKeySeedWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:197: parameter 'SramKeySeedWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:198: parameter 'KeyMgrKeyWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:199: parameter 'FlashKeyWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:200: parameter 'SramKeyWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:201: parameter 'SramNonceWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:202: parameter 'OtbnKeyWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:203: parameter 'OtbnNonceWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:216: parameter 'OTP_KEYMGR_KEY_DEFAULT' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:243: parameter 'FLASH_OTP_KEY_RSP_DEFAULT' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:308: parameter 'RndCnstKeyDefault' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:317: parameter 'RndCnstDigestConstDefault' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:326: parameter 'RndCnstDigestIVDefault' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:334: parameter 'RndCnstRawUnlockTokenDefault' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'jtag_pkg.sv'
VERIFIC-WARNING [VERI-2418] jtag_pkg.sv:15: parameter 'JTAG_REQ_DEFAULT' declared inside package 'jtag_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] jtag_pkg.sv:22: parameter 'JTAG_RSP_DEFAULT' declared inside package 'jtag_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'i2c_reg_pkg.sv'
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:10: parameter 'FifoDepth' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:11: parameter 'NumAlerts' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:14: parameter 'BlockAw' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:565: parameter 'I2C_INTR_STATE_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:566: parameter 'I2C_INTR_ENABLE_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:567: parameter 'I2C_INTR_TEST_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:568: parameter 'I2C_ALERT_TEST_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:569: parameter 'I2C_CTRL_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:570: parameter 'I2C_STATUS_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:571: parameter 'I2C_RDATA_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:572: parameter 'I2C_FDATA_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:573: parameter 'I2C_FIFO_CTRL_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:574: parameter 'I2C_FIFO_STATUS_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:575: parameter 'I2C_OVRD_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:576: parameter 'I2C_VAL_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:577: parameter 'I2C_TIMING0_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:578: parameter 'I2C_TIMING1_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:579: parameter 'I2C_TIMING2_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:580: parameter 'I2C_TIMING3_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:581: parameter 'I2C_TIMING4_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:582: parameter 'I2C_TIMEOUT_CTRL_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:583: parameter 'I2C_TARGET_ID_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:584: parameter 'I2C_ACQDATA_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:585: parameter 'I2C_TXDATA_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:586: parameter 'I2C_STRETCH_CTRL_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:587: parameter 'I2C_HOST_TIMEOUT_CTRL_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:590: parameter 'I2C_INTR_TEST_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:591: parameter 'I2C_INTR_TEST_FMT_WATERMARK_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:592: parameter 'I2C_INTR_TEST_RX_WATERMARK_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:593: parameter 'I2C_INTR_TEST_FMT_OVERFLOW_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:594: parameter 'I2C_INTR_TEST_RX_OVERFLOW_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:595: parameter 'I2C_INTR_TEST_NAK_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:596: parameter 'I2C_INTR_TEST_SCL_INTERFERENCE_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:597: parameter 'I2C_INTR_TEST_SDA_INTERFERENCE_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:598: parameter 'I2C_INTR_TEST_STRETCH_TIMEOUT_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:599: parameter 'I2C_INTR_TEST_SDA_UNSTABLE_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:600: parameter 'I2C_INTR_TEST_TRANS_COMPLETE_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:601: parameter 'I2C_INTR_TEST_TX_EMPTY_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:602: parameter 'I2C_INTR_TEST_TX_NONEMPTY_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:603: parameter 'I2C_INTR_TEST_TX_OVERFLOW_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:604: parameter 'I2C_INTR_TEST_ACQ_OVERFLOW_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:605: parameter 'I2C_INTR_TEST_ACK_STOP_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:606: parameter 'I2C_INTR_TEST_HOST_TIMEOUT_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:607: parameter 'I2C_ALERT_TEST_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:608: parameter 'I2C_ALERT_TEST_FATAL_FAULT_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:609: parameter 'I2C_STATUS_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:610: parameter 'I2C_STATUS_FMTEMPTY_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:611: parameter 'I2C_STATUS_HOSTIDLE_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:612: parameter 'I2C_STATUS_TARGETIDLE_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:613: parameter 'I2C_STATUS_RXEMPTY_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:614: parameter 'I2C_STATUS_TXEMPTY_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:615: parameter 'I2C_STATUS_ACQEMPTY_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:616: parameter 'I2C_RDATA_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:617: parameter 'I2C_FIFO_STATUS_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:618: parameter 'I2C_VAL_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:619: parameter 'I2C_ACQDATA_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:649: parameter 'I2C_PERMIT' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'i2c.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'i2c_core.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'i2c_fsm.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'i2c_reg_top.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_alert_sender.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_arbiter_tree.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_buf.sv'
VERIFIC-WARNING [VERI-1199] prim_buf.sv:24: parameter 'Impl' becomes localparam in 'prim_buf' with formal parameter declaration list
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_count.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_diff_decode.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_edge_detector.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_fifo_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_filter_ctr.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_flop.sv'
VERIFIC-WARNING [VERI-1199] prim_flop.sv:30: parameter 'Impl' becomes localparam in 'prim_flop' with formal parameter declaration list
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_flop_2sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_buf.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_flop.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_flop_2sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_ram_1p.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_gf_mult.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_intr_hw.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_lc_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_lfsr.sv'
VERIFIC-WARNING [VERI-1818] prim_lfsr.sv:31: initial value of parameter 'StatePerm' is omitted
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_packer.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_prince.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_pulse_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_ram_1p.sv'
VERIFIC-WARNING [VERI-1199] prim_ram_1p.sv:31: parameter 'Impl' becomes localparam in 'prim_ram_1p' with formal parameter declaration list
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_reg_cdc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_sec_anchor_buf.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_assert_dummy_macros.svh'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_hamming_72_64_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_hamming_76_68_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_hamming_76_68_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_39_32_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_39_32_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_64_57_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_64_57_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_sparse_fsm_flop.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg_ext.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg_arb.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg_shadow.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_sync_reqack.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_adapter_reg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_adapter_sram.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_cmd_intg_chk.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_data_integ_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_data_integ_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_err.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_err_resp.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_fifo_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_rsp_intg_gen.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_socket_1n.sv'

yosys> synth_rs -top i2c -tech genesis -goal area -de -no_dsp -no_bram -verilog synthesized.v

3. Executing synth_rs pass: v0.4.52

yosys> read_verilog -lib -specify -nomem2reg +/rapidsilicon/common/cells_sim.v +/rapidsilicon/genesis/cells_sim.v

3.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

3.2. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\dffsre'.
Generating RTLIL representation for module `\dffnsre'.
Generating RTLIL representation for module `\latchsre'.
Generating RTLIL representation for module `\latchnsre'.
Generating RTLIL representation for module `\io_scff'.
Generating RTLIL representation for module `\scff'.
Generating RTLIL representation for module `\sh_dff'.
Generating RTLIL representation for module `\adder_carry'.
Generating RTLIL representation for module `\sdffr'.
Generating RTLIL representation for module `\sdffs'.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\TDP36K'.
Generating RTLIL representation for module `\RS_DSP1'.
Generating RTLIL representation for module `\RS_DSP2'.
Generating RTLIL representation for module `\RS_DSP2_MULT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_sim'.
Generating RTLIL representation for module `\dsp_t1_20x18x64'.
Generating RTLIL representation for module `\dsp_t1_10x9x32'.
Successfully finished Verilog frontend.

yosys> hierarchy -check -top i2c

3.3. Executing HIERARCHY pass (managing design hierarchy).
VERIFIC-INFO [VERI-1018] i2c.sv:7: compiling module 'i2c'
VERIFIC-INFO [VERI-1018] i2c_reg_top.sv:8: compiling module 'i2c_reg_top'
VERIFIC-INFO [VERI-1018] tlul_cmd_intg_chk.sv:3: compiling module 'tlul_cmd_intg_chk'
VERIFIC-INFO [VERI-1018] prim_secded_inv_64_57_dec.sv:7: compiling module 'prim_secded_inv_64_57_dec'
VERIFIC-INFO [VERI-1018] tlul_data_integ_dec.sv:10: compiling module 'tlul_data_integ_dec'
VERIFIC-INFO [VERI-1018] prim_secded_inv_39_32_dec.sv:7: compiling module 'prim_secded_inv_39_32_dec'
VERIFIC-INFO [VERI-1018] tlul_rsp_intg_gen.sv:9: compiling module 'tlul_rsp_intg_gen'
VERIFIC-INFO [VERI-1018] prim_secded_inv_64_57_enc.sv:7: compiling module 'prim_secded_inv_64_57_enc'
VERIFIC-INFO [VERI-1018] tlul_data_integ_enc.sv:10: compiling module 'tlul_data_integ_enc'
VERIFIC-INFO [VERI-1018] prim_secded_inv_39_32_enc.sv:7: compiling module 'prim_secded_inv_39_32_enc'
VERIFIC-INFO [VERI-1018] tlul_adapter_reg.sv:10: compiling module 'tlul_adapter_reg(RegAw=7)'
VERIFIC-INFO [VERI-1018] tlul_err.sv:7: compiling module 'tlul_err'
VERIFIC-WARNING [VERI-1209] tlul_err.sv:44: expression size 32 truncated to fit in target size 4
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg_ext.sv:7: compiling module 'prim_subreg_ext(DW=32'b01)'
VERIFIC-INFO [VERI-1018] prim_subreg_ext.sv:7: compiling module 'prim_subreg_ext(DW=32'b01000)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=8,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=8'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=1,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=1'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg_ext.sv:7: compiling module 'prim_subreg_ext(DW=32'b0111)'
VERIFIC-INFO [VERI-1018] prim_subreg_ext.sv:7: compiling module 'prim_subreg_ext(DW=32'b010000)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=31,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=31'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=7,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=7'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg_ext.sv:7: compiling module 'prim_subreg_ext(DW=32'b010)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0)'
VERIFIC-INFO [VERI-1018] prim_alert_sender.sv:32: compiling module 'prim_alert_sender'
VERIFIC-INFO [VERI-1018] prim_diff_decode.sv:19: compiling module 'prim_diff_decode(AsyncOn=1'b1)'
VERIFIC-INFO [VERI-1018] prim_flop_2sync.sv:13: compiling module 'prim_flop_2sync(Width=1,ResetValue=1'b0)'
VERIFIC-INFO [VERI-1018] prim_generic_flop_2sync.sv:9: compiling module 'prim_generic_flop_2sync(Width=1,ResetValue=1'b0)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:7: compiling module 'prim_generic_flop(ResetValue=1'b0)'
VERIFIC-INFO [VERI-1018] prim_flop_2sync.sv:13: compiling module 'prim_flop_2sync(Width=1,ResetValue=1'b1)'
VERIFIC-INFO [VERI-1018] prim_generic_flop_2sync.sv:9: compiling module 'prim_generic_flop_2sync(Width=1,ResetValue=1'b1)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:7: compiling module 'prim_generic_flop(ResetValue=1'b1)'
VERIFIC-INFO [VERI-1018] prim_buf.sv:16: compiling module 'prim_buf'
VERIFIC-INFO [VERI-1018] prim_generic_buf.sv:6: compiling module 'prim_generic_buf'
VERIFIC-INFO [VERI-1018] i2c_core.sv:7: compiling module 'i2c_core'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b01101,Depth=32'b01000000)'
VERIFIC-INFO [VERI-2571] prim_fifo_sync.sv:112: extracting RAM for identifier 'storage'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b01000,Pass=1'b0,Depth=32'b01000000)'
VERIFIC-INFO [VERI-2571] prim_fifo_sync.sv:112: extracting RAM for identifier 'storage'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b01000,Depth=32'b01000000)'
VERIFIC-INFO [VERI-2571] prim_fifo_sync.sv:112: extracting RAM for identifier 'storage'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b01010,Pass=1'b0,Depth=32'b01000000)'
VERIFIC-INFO [VERI-2571] prim_fifo_sync.sv:112: extracting RAM for identifier 'storage'
VERIFIC-INFO [VERI-1018] i2c_fsm.sv:7: compiling module 'i2c_fsm'
VERIFIC-INFO [VERI-1018] prim_intr_hw.sv:10: compiling module 'prim_intr_hw'
Importing module i2c.
Importing module i2c_core.
Importing module i2c_fsm.
Importing module i2c_reg_top.
Importing module prim_alert_sender.
Importing module prim_buf.
Importing module prim_diff_decode(AsyncOn=1'b1).
Importing module prim_fifo_sync(Width=32'b01000,Depth=32'b01000000).
Importing module prim_fifo_sync(Width=32'b01000,Pass=1'b0,Depth=32'b01000000).
Importing module prim_fifo_sync(Width=32'b01010,Pass=1'b0,Depth=32'b01000000).
Importing module prim_fifo_sync(Width=32'b01101,Depth=32'b01000000).
Importing module prim_flop_2sync(Width=1,ResetValue=1'b0).
Importing module prim_flop_2sync(Width=1,ResetValue=1'b1).
Importing module prim_generic_buf.
Importing module prim_generic_flop_2sync(Width=1,ResetValue=1'b0).
Importing module prim_generic_flop(ResetValue=1'b0).
Importing module prim_generic_flop_2sync(Width=1,ResetValue=1'b1).
Importing module prim_generic_flop(ResetValue=1'b1).
Importing module prim_intr_hw.
Importing module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0).
Importing module prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0).
Importing module prim_subreg(DW=1,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=1'b0).
Importing module prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0).
Importing module prim_subreg(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b0).
Importing module prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b0).
Importing module prim_subreg(DW=31,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=31'b0).
Importing module prim_subreg(DW=7,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=7'b0).
Importing module prim_subreg(DW=8,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=8'b0).
Importing module prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0).
Importing module prim_subreg_ext(DW=32'b01).
Importing module prim_subreg_ext(DW=32'b010).
Importing module prim_subreg_ext(DW=32'b01000).
Importing module prim_subreg_ext(DW=32'b010000).
Importing module prim_subreg_ext(DW=32'b0111).
Importing module tlul_adapter_reg(RegAw=7).
Importing module tlul_cmd_intg_chk.
Importing module prim_secded_inv_64_57_dec.
Importing module tlul_data_integ_dec.
Importing module prim_secded_inv_39_32_dec.
Importing module tlul_err.
Importing module tlul_rsp_intg_gen.
Importing module prim_secded_inv_64_57_enc.
Importing module tlul_data_integ_enc.
Importing module prim_secded_inv_39_32_enc.

3.3.1. Analyzing design hierarchy..
Top module:  \i2c
Used module:     \i2c_core
Used module:         \prim_intr_hw
Used module:         \i2c_fsm
Used module:         \prim_flop_2sync(Width=1,ResetValue=1'b1)
Used module:             \prim_generic_flop_2sync(Width=1,ResetValue=1'b1)
Used module:                 \prim_generic_flop(ResetValue=1'b1)
Used module:         \prim_fifo_sync(Width=32'b01010,Pass=1'b0,Depth=32'b01000000)
Used module:         \prim_fifo_sync(Width=32'b01000,Depth=32'b01000000)
Used module:         \prim_fifo_sync(Width=32'b01000,Pass=1'b0,Depth=32'b01000000)
Used module:         \prim_fifo_sync(Width=32'b01101,Depth=32'b01000000)
Used module:     \prim_alert_sender
Used module:         \prim_buf
Used module:             \prim_generic_buf
Used module:         \prim_diff_decode(AsyncOn=1'b1)
Used module:             \prim_flop_2sync(Width=1,ResetValue=1'b0)
Used module:                 \prim_generic_flop_2sync(Width=1,ResetValue=1'b0)
Used module:                     \prim_generic_flop(ResetValue=1'b0)
Used module:     \i2c_reg_top
Used module:         \prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \prim_subreg(DW=8,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=8'b0)
Used module:         \prim_subreg_ext(DW=32'b010)
Used module:         \prim_subreg_ext(DW=32'b01000)
Used module:         \prim_subreg(DW=7,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=7'b0)
Used module:         \prim_subreg(DW=31,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=31'b0)
Used module:         \prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0)
Used module:         \prim_subreg_ext(DW=32'b010000)
Used module:         \prim_subreg_ext(DW=32'b0111)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \prim_subreg(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b0)
Used module:         \prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b0)
Used module:         \prim_subreg_ext(DW=32'b01)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \tlul_adapter_reg(RegAw=7)
Used module:             \tlul_err
Used module:         \tlul_rsp_intg_gen
Used module:             \tlul_data_integ_enc
Used module:                 \prim_secded_inv_39_32_enc
Used module:             \prim_secded_inv_64_57_enc
Used module:         \tlul_cmd_intg_chk
Used module:             \tlul_data_integ_dec
Used module:                 \prim_secded_inv_39_32_dec
Used module:             \prim_secded_inv_64_57_dec

3.3.2. Analyzing design hierarchy..
Top module:  \i2c
Used module:     \i2c_core
Used module:         \prim_intr_hw
Used module:         \i2c_fsm
Used module:         \prim_flop_2sync(Width=1,ResetValue=1'b1)
Used module:             \prim_generic_flop_2sync(Width=1,ResetValue=1'b1)
Used module:                 \prim_generic_flop(ResetValue=1'b1)
Used module:         \prim_fifo_sync(Width=32'b01010,Pass=1'b0,Depth=32'b01000000)
Used module:         \prim_fifo_sync(Width=32'b01000,Depth=32'b01000000)
Used module:         \prim_fifo_sync(Width=32'b01000,Pass=1'b0,Depth=32'b01000000)
Used module:         \prim_fifo_sync(Width=32'b01101,Depth=32'b01000000)
Used module:     \prim_alert_sender
Used module:         \prim_buf
Used module:             \prim_generic_buf
Used module:         \prim_diff_decode(AsyncOn=1'b1)
Used module:             \prim_flop_2sync(Width=1,ResetValue=1'b0)
Used module:                 \prim_generic_flop_2sync(Width=1,ResetValue=1'b0)
Used module:                     \prim_generic_flop(ResetValue=1'b0)
Used module:     \i2c_reg_top
Used module:         \prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \prim_subreg(DW=8,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=8'b0)
Used module:         \prim_subreg_ext(DW=32'b010)
Used module:         \prim_subreg_ext(DW=32'b01000)
Used module:         \prim_subreg(DW=7,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=7'b0)
Used module:         \prim_subreg(DW=31,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=31'b0)
Used module:         \prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0)
Used module:         \prim_subreg_ext(DW=32'b010000)
Used module:         \prim_subreg_ext(DW=32'b0111)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \prim_subreg(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b0)
Used module:         \prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b0)
Used module:         \prim_subreg_ext(DW=32'b01)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \tlul_adapter_reg(RegAw=7)
Used module:             \tlul_err
Used module:         \tlul_rsp_intg_gen
Used module:             \tlul_data_integ_enc
Used module:                 \prim_secded_inv_39_32_enc
Used module:             \prim_secded_inv_64_57_enc
Used module:         \tlul_cmd_intg_chk
Used module:             \tlul_data_integ_dec
Used module:                 \prim_secded_inv_39_32_dec
Used module:             \prim_secded_inv_64_57_dec
Removed 0 unused modules.

yosys> proc

3.4. Executing PROC pass (convert processes to netlists).

yosys> proc_clean

3.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> proc_rmdead

3.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

yosys> proc_prune

3.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

yosys> proc_init

3.4.4. Executing PROC_INIT pass (extract init attributes).

yosys> proc_arst

3.4.5. Executing PROC_ARST pass (detect async resets in processes).

yosys> proc_rom

3.4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

yosys> proc_mux

3.4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

yosys> proc_dlatch

3.4.8. Executing PROC_DLATCH pass (convert process syncs to latches).

yosys> proc_dff

3.4.9. Executing PROC_DFF pass (convert process syncs to FFs).

yosys> proc_memwr

3.4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

yosys> proc_clean

3.4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> opt_expr -keepdc

3.4.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module prim_secded_inv_39_32_enc.
Optimizing module tlul_data_integ_enc.
Optimizing module prim_secded_inv_64_57_enc.
Optimizing module tlul_rsp_intg_gen.
Optimizing module tlul_err.
<suppressed ~1 debug messages>
Optimizing module prim_secded_inv_39_32_dec.
Optimizing module tlul_data_integ_dec.
Optimizing module prim_secded_inv_64_57_dec.
Optimizing module tlul_cmd_intg_chk.
<suppressed ~1 debug messages>
Optimizing module tlul_adapter_reg(RegAw=7).
<suppressed ~11 debug messages>
Optimizing module prim_subreg_ext(DW=32'b0111).
Optimizing module prim_subreg_ext(DW=32'b010000).
Optimizing module prim_subreg_ext(DW=32'b01000).
Optimizing module prim_subreg_ext(DW=32'b010).
Optimizing module prim_subreg_ext(DW=32'b01).
Optimizing module prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=8,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=8'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=7,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=7'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=31,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=31'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=1,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=1'b0).
<suppressed ~2 debug messages>
Optimizing module prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0).
<suppressed ~2 debug messages>
Optimizing module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0).
<suppressed ~2 debug messages>
Optimizing module prim_intr_hw.
<suppressed ~1 debug messages>
Optimizing module prim_generic_flop(ResetValue=1'b1).
<suppressed ~1 debug messages>
Optimizing module prim_generic_flop_2sync(Width=1,ResetValue=1'b1).
Optimizing module prim_generic_flop(ResetValue=1'b0).
<suppressed ~1 debug messages>
Optimizing module prim_generic_flop_2sync(Width=1,ResetValue=1'b0).
Optimizing module prim_generic_buf.
Optimizing module prim_flop_2sync(Width=1,ResetValue=1'b1).
Optimizing module prim_flop_2sync(Width=1,ResetValue=1'b0).
Optimizing module prim_fifo_sync(Width=32'b01101,Depth=32'b01000000).
<suppressed ~3 debug messages>
Optimizing module prim_fifo_sync(Width=32'b01010,Pass=1'b0,Depth=32'b01000000).
<suppressed ~3 debug messages>
Optimizing module prim_fifo_sync(Width=32'b01000,Pass=1'b0,Depth=32'b01000000).
<suppressed ~3 debug messages>
Optimizing module prim_fifo_sync(Width=32'b01000,Depth=32'b01000000).
<suppressed ~3 debug messages>
Optimizing module prim_diff_decode(AsyncOn=1'b1).
<suppressed ~5 debug messages>
Optimizing module prim_buf.
Optimizing module prim_alert_sender.
<suppressed ~7 debug messages>
Optimizing module i2c_reg_top.
<suppressed ~2 debug messages>
Optimizing module i2c_fsm.
<suppressed ~34 debug messages>
Optimizing module i2c_core.
<suppressed ~5 debug messages>
Optimizing module i2c.

yosys> flatten

3.5. Executing FLATTEN pass (flatten design).
Deleting now unused module prim_secded_inv_39_32_enc.
Deleting now unused module tlul_data_integ_enc.
Deleting now unused module prim_secded_inv_64_57_enc.
Deleting now unused module tlul_rsp_intg_gen.
Deleting now unused module tlul_err.
Deleting now unused module prim_secded_inv_39_32_dec.
Deleting now unused module tlul_data_integ_dec.
Deleting now unused module prim_secded_inv_64_57_dec.
Deleting now unused module tlul_cmd_intg_chk.
Deleting now unused module tlul_adapter_reg(RegAw=7).
Deleting now unused module prim_subreg_ext(DW=32'b0111).
Deleting now unused module prim_subreg_ext(DW=32'b010000).
Deleting now unused module prim_subreg_ext(DW=32'b01000).
Deleting now unused module prim_subreg_ext(DW=32'b010).
Deleting now unused module prim_subreg_ext(DW=32'b01).
Deleting now unused module prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0).
Deleting now unused module prim_subreg(DW=8,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=8'b0).
Deleting now unused module prim_subreg(DW=7,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=7'b0).
Deleting now unused module prim_subreg(DW=31,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=31'b0).
Deleting now unused module prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b0).
Deleting now unused module prim_subreg(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b0).
Deleting now unused module prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0).
Deleting now unused module prim_subreg(DW=1,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=1'b0).
Deleting now unused module prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0).
Deleting now unused module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0).
Deleting now unused module prim_intr_hw.
Deleting now unused module prim_generic_flop(ResetValue=1'b1).
Deleting now unused module prim_generic_flop_2sync(Width=1,ResetValue=1'b1).
Deleting now unused module prim_generic_flop(ResetValue=1'b0).
Deleting now unused module prim_generic_flop_2sync(Width=1,ResetValue=1'b0).
Deleting now unused module prim_generic_buf.
Deleting now unused module prim_flop_2sync(Width=1,ResetValue=1'b1).
Deleting now unused module prim_flop_2sync(Width=1,ResetValue=1'b0).
Deleting now unused module prim_fifo_sync(Width=32'b01101,Depth=32'b01000000).
Deleting now unused module prim_fifo_sync(Width=32'b01010,Pass=1'b0,Depth=32'b01000000).
Deleting now unused module prim_fifo_sync(Width=32'b01000,Pass=1'b0,Depth=32'b01000000).
Deleting now unused module prim_fifo_sync(Width=32'b01000,Depth=32'b01000000).
Deleting now unused module prim_diff_decode(AsyncOn=1'b1).
Deleting now unused module prim_buf.
Deleting now unused module prim_alert_sender.
Deleting now unused module i2c_reg_top.
Deleting now unused module i2c_fsm.
Deleting now unused module i2c_core.
<suppressed ~157 debug messages>

yosys> tribuf -logic

3.6. Executing TRIBUF pass.

yosys> deminout

3.7. Executing DEMINOUT pass (demote inout ports to input or output).

yosys> opt_expr

3.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.
<suppressed ~53 debug messages>

yosys> opt_clean

3.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c..
Removed 334 unused cells and 6460 unused wires.
<suppressed ~1625 debug messages>

yosys> check

3.10. Executing CHECK pass (checking for obvious problems).
Checking module i2c...
Found and reported 0 problems.

yosys> opt -nodffe -nosdff

3.11. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.
<suppressed ~69 debug messages>

yosys> opt_merge -nomux

3.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
<suppressed ~45 debug messages>
Removed a total of 15 cells.

yosys> opt_muxtree

3.11.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\i2c_core.\u_i2c_fmtfifo.$verific$mux_68$prim_fifo_sync.sv:141$6427.
Removed 1 multiplexer ports.
<suppressed ~117 debug messages>

yosys> opt_reduce

3.11.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c.
    New ctrl vector for $pmux cell $flatten\u_reg.$verific$select_507$i2c_reg_top.sv:3093$5864: { \u_reg.addr_hit [0] $flatten\u_reg.$verific$n2527$2947 $flatten\u_reg.$verific$n2536$2956 $flatten\u_reg.$verific$n2539$2959 $flatten\u_reg.$verific$n2542$2962 $flatten\u_reg.$verific$n2548$2968 $flatten\u_reg.$verific$n2551$2971 $flatten\u_reg.$verific$n2554$2974 $flatten\u_reg.$verific$n2557$2977 $flatten\u_reg.$verific$n2560$2980 $flatten\u_reg.$verific$n2563$2983 $flatten\u_reg.$verific$n2566$2986 $flatten\u_reg.$verific$n2569$2989 $flatten\u_reg.$verific$n2572$2992 $flatten\u_reg.$verific$n2575$2995 $flatten\u_reg.$verific$n2578$2998 $flatten\u_reg.$verific$n2581$3001 $flatten\u_reg.$verific$n2587$3007 $flatten\u_reg.$verific$n2590$3010 $flatten\u_reg.$verific$n2592$3012 }
  Optimizing cells in module \i2c.
Performed a total of 1 changes.

yosys> opt_merge

3.11.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.11.6. Executing OPT_DFF pass (perform DFF optimizations).
Changing const-value async load to async reset on $flatten\u_reg.\u_txdata.$verific$qe_reg$prim_subreg.sv:67$6652 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_timing4_tsu_sto.$verific$q_reg$prim_subreg.sv:72$6561 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_timing4_t_buf.$verific$q_reg$prim_subreg.sv:72$6561 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_timing3_tsu_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_timing3_thd_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_timing2_tsu_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_timing2_thd_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_timing1_t_r.$verific$q_reg$prim_subreg.sv:72$6561 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_timing1_t_f.$verific$q_reg$prim_subreg.sv:72$6561 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_timing0_tlow.$verific$q_reg$prim_subreg.sv:72$6561 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_timing0_thigh.$verific$q_reg$prim_subreg.sv:72$6561 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_timeout_ctrl_en.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_target_id_mask1.$verific$q_reg$prim_subreg.sv:72$6637 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_target_id_mask0.$verific$q_reg$prim_subreg.sv:72$6637 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$alert_pq_reg$prim_alert_sender.sv:235$5976 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_target_id_address1.$verific$q_reg$prim_subreg.sv:72$6637 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$alert_nq_reg$prim_alert_sender.sv:235$5977 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_target_id_address0.$verific$q_reg$prim_subreg.sv:72$6637 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$alert_set_q_reg$prim_alert_sender.sv:235$5978 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_stretch_ctrl_stop_tx.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_stretch_ctrl_stop_acq.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_stretch_ctrl_en_addr_tx.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_stretch_ctrl_en_addr_acq.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$6472 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$rspop_reg$tlul_adapter_reg.sv:80$6775 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$reqsz_reg$tlul_adapter_reg.sv:80$6774 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$reqid_reg$tlul_adapter_reg.sv:80$6773 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$rdata_reg$tlul_adapter_reg.sv:90$6783 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$outstanding_reg$tlul_adapter_reg.sv:67$6763 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$error_reg$tlul_adapter_reg.sv:90$6784 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_ovrd_txovrden.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_ovrd_sdaval.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_ovrd_sclval.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_tx_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_tx_nonempty.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_tx_empty.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_trans_complete.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_stretch_timeout.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_sda_unstable.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_sda_interference.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_scl_interference.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_rx_watermark.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_rx_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_nak.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_host_timeout.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_fmt_watermark.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_fmt_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_acq_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_ack_stop.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_tx_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_tx_nonempty.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_tx_empty.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_trans_complete.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_stretch_timeout.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_sda_unstable.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_sda_interference.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$level_q_reg$prim_diff_decode.sv:172$6068 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_scl_interference.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_rx_watermark.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$6455 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_rx_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$6472 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_nak.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_host_timeout.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$gen_async.state_q_reg$prim_diff_decode.sv:172$6065 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_fmt_watermark.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$6455 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_fmt_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$6472 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_acq_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_ack_stop.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_fifo_ctrl_txrst.$verific$q_reg[0]$prim_subreg.sv:72$6542 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_fifo_ctrl_rxrst.$verific$q_reg[0]$prim_subreg.sv:72$6542 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_fifo_ctrl_rxilvl.$verific$q_reg$prim_subreg.sv:72$6599 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_fifo_ctrl_fmtrst.$verific$q_reg[0]$prim_subreg.sv:72$6542 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_fifo_ctrl_fmtilvl.$verific$q_reg$prim_subreg.sv:72$6580 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_fifo_ctrl_acqrst.$verific$qe_reg$prim_subreg.sv:67$6539 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_fifo_ctrl_acqrst.$verific$q_reg[0]$prim_subreg.sv:72$6542 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_fdata_stop.$verific$q_reg[0]$prim_subreg.sv:72$6542 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$ping_set_q_reg$prim_alert_sender.sv:235$5979 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_fdata_start.$verific$q_reg[0]$prim_subreg.sv:72$6542 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$state_q_reg$prim_alert_sender.sv:235$5975 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_fdata_read.$verific$q_reg[0]$prim_subreg.sv:72$6542 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_fdata_rcont.$verific$q_reg[0]$prim_subreg.sv:72$6542 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_fdata_nakok.$verific$q_reg[0]$prim_subreg.sv:72$6542 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_fdata_fbyte.$verific$qe_reg$prim_subreg.sv:67$6652 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_fdata_fbyte.$verific$q_reg$prim_subreg.sv:72$6656 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_ctrl_llpbk.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_ctrl_enabletarget.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$gen_async.diff_nq_reg$prim_diff_decode.sv:172$6067 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_ctrl_enablehost.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$gen_async.diff_pq_reg$prim_diff_decode.sv:172$6066 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.$verific$intg_err_q_reg$i2c_reg_top.sv:61$3162 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_txfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$6139 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_txfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$6146 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_sync_sda.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$6472 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_sync_sda.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$6472 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_sync_scl.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$6472 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_sync_scl.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$6472 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_rxfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$6229 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_rxfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$6236 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_fsm.$verific$tcount_q_reg$i2c_fsm.sv:170$2528 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_fsm.$verific$stretch_stop_tx_clr_reg$i2c_fsm.sv:336$2620 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_fsm.$verific$stretch_stop_acq_clr_reg$i2c_fsm.sv:347$2623 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_fsm.$verific$stretch_reg$i2c_fsm.sv:181$2536 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_fsm.$verific$stop_det_reg$i2c_fsm.sv:273$2580 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_fsm.$verific$state_q_reg$i2c_fsm.sv:1233$2754 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_fsm.$verific$start_det_reg$i2c_fsm.sv:261$2575 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_fsm.$verific$sda_i_q_reg$i2c_fsm.sv:236$2564 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_fsm.$verific$scl_i_q_reg$i2c_fsm.sv:236$2563 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_fsm.$verific$scl_high_cnt_reg$i2c_fsm.sv:301$2598 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_fsm.$verific$read_byte_reg$i2c_fsm.sv:205$2547 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_fsm.$verific$no_stop_reg$i2c_fsm.sv:249$2569 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_fsm.$verific$input_byte_reg$i2c_fsm.sv:318$2614 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_fsm.$verific$host_ack_reg$i2c_fsm.sv:327$2618 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_fsm.$verific$byte_index_reg$i2c_fsm.sv:225$2559 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_fsm.$verific$bit_index_reg$i2c_fsm.sv:194$2542 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_fsm.$verific$bit_idx_reg$i2c_fsm.sv:290$2593 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$6472 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_fmtfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$6405 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_fmtfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$6412 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_acqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$6315 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_acqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$6322 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\i2c_core.\intr_hw_tx_overflow.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$6492 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\i2c_core.\intr_hw_tx_nonempty.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$6492 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\i2c_core.\intr_hw_tx_empty.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$6492 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\i2c_core.\intr_hw_trans_complete.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$6492 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\i2c_core.\intr_hw_stretch_timeout.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$6492 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\i2c_core.\intr_hw_sda_unstable.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$6492 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\i2c_core.\intr_hw_sda_interference.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$6492 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\i2c_core.\intr_hw_scl_interference.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$6492 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\i2c_core.\intr_hw_rx_watermark.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$6492 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\i2c_core.\intr_hw_rx_overflow.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$6492 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\i2c_core.\intr_hw_nak.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$6492 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\i2c_core.\intr_hw_host_timeout.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$6492 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\i2c_core.\intr_hw_fmt_watermark.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$6492 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\i2c_core.\intr_hw_fmt_overflow.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$6492 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\i2c_core.\intr_hw_acq_overflow.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$6492 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\i2c_core.\intr_hw_ack_stop.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$6492 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\i2c_core.$verific$sda_rx_val_reg$i2c_core.sv:205$1381 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\i2c_core.$verific$scl_rx_val_reg$i2c_core.sv:205$1380 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\i2c_core.$verific$rx_watermark_q_reg$i2c_core.sv:242$1414 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$verific$gen_async.diff_nq_reg$prim_diff_decode.sv:172$6067 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$verific$gen_async.diff_pq_reg$prim_diff_decode.sv:172$6066 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$verific$gen_async.state_q_reg$prim_diff_decode.sv:172$6065 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\i2c_core.$verific$fmt_watermark_q_reg$i2c_core.sv:242$1413 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$6455 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$6455 ($aldff) from module i2c.

yosys> opt_clean

3.11.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c..
Removed 8 unused cells and 69 unused wires.
<suppressed ~9 debug messages>

yosys> opt_expr

3.11.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.
<suppressed ~5 debug messages>

3.11.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.11.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~117 debug messages>

yosys> opt_reduce

3.11.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c.
Performed a total of 0 changes.

yosys> opt_merge

3.11.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.11.13. Executing OPT_DFF pass (perform DFF optimizations).
Handling D = Q on $flatten\u_reg.\u_timing4_tsu_sto.$verific$q_reg$prim_subreg.sv:72$6561 ($adff) from module i2c (removing D path).
Handling D = Q on $flatten\u_reg.\u_timing4_t_buf.$verific$q_reg$prim_subreg.sv:72$6561 ($adff) from module i2c (removing D path).
Handling D = Q on $flatten\u_reg.\u_timing3_tsu_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($adff) from module i2c (removing D path).
Handling D = Q on $flatten\u_reg.\u_timing3_thd_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($adff) from module i2c (removing D path).
Handling D = Q on $flatten\u_reg.\u_timing2_tsu_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($adff) from module i2c (removing D path).
Handling D = Q on $flatten\u_reg.\u_timing2_thd_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($adff) from module i2c (removing D path).
Handling D = Q on $flatten\u_reg.\u_timing1_t_r.$verific$q_reg$prim_subreg.sv:72$6561 ($adff) from module i2c (removing D path).
Handling D = Q on $flatten\u_reg.\u_timing1_t_f.$verific$q_reg$prim_subreg.sv:72$6561 ($adff) from module i2c (removing D path).
Handling D = Q on $flatten\u_reg.\u_timing0_tlow.$verific$q_reg$prim_subreg.sv:72$6561 ($adff) from module i2c (removing D path).
Handling D = Q on $flatten\u_reg.\u_timing0_thigh.$verific$q_reg$prim_subreg.sv:72$6561 ($adff) from module i2c (removing D path).
Handling D = Q on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($adff) from module i2c (removing D path).
Handling D = Q on $flatten\u_reg.\u_timeout_ctrl_en.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c (removing D path).
Handling D = Q on $flatten\u_reg.\u_target_id_mask1.$verific$q_reg$prim_subreg.sv:72$6637 ($adff) from module i2c (removing D path).
Handling D = Q on $flatten\u_reg.\u_target_id_mask0.$verific$q_reg$prim_subreg.sv:72$6637 ($adff) from module i2c (removing D path).
Handling D = Q on $flatten\u_reg.\u_target_id_address1.$verific$q_reg$prim_subreg.sv:72$6637 ($adff) from module i2c (removing D path).
Handling D = Q on $flatten\u_reg.\u_target_id_address0.$verific$q_reg$prim_subreg.sv:72$6637 ($adff) from module i2c (removing D path).
Handling D = Q on $flatten\u_reg.\u_stretch_ctrl_en_addr_tx.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c (removing D path).
Handling D = Q on $flatten\u_reg.\u_stretch_ctrl_en_addr_acq.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c (removing D path).
Handling D = Q on $flatten\u_reg.\u_ovrd_txovrden.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c (removing D path).
Handling D = Q on $flatten\u_reg.\u_ovrd_sdaval.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c (removing D path).
Handling D = Q on $flatten\u_reg.\u_ovrd_sclval.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_tx_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_tx_nonempty.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_tx_empty.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_trans_complete.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_stretch_timeout.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_sda_unstable.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_sda_interference.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_scl_interference.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_rx_watermark.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_rx_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_nak.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_host_timeout.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_fmt_watermark.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_fmt_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_acq_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_ack_stop.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c (removing D path).
Handling D = Q on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($adff) from module i2c (removing D path).
Handling D = Q on $flatten\u_reg.\u_fifo_ctrl_txrst.$verific$q_reg[0]$prim_subreg.sv:72$6542 ($adff) from module i2c (removing D path).
Handling D = Q on $flatten\u_reg.\u_fifo_ctrl_rxrst.$verific$q_reg[0]$prim_subreg.sv:72$6542 ($adff) from module i2c (removing D path).
Handling D = Q on $flatten\u_reg.\u_fifo_ctrl_rxilvl.$verific$q_reg$prim_subreg.sv:72$6599 ($adff) from module i2c (removing D path).
Handling D = Q on $flatten\u_reg.\u_fifo_ctrl_fmtrst.$verific$q_reg[0]$prim_subreg.sv:72$6542 ($adff) from module i2c (removing D path).
Handling D = Q on $flatten\u_reg.\u_fifo_ctrl_fmtilvl.$verific$q_reg$prim_subreg.sv:72$6580 ($adff) from module i2c (removing D path).
Handling D = Q on $flatten\u_reg.\u_fifo_ctrl_acqrst.$verific$q_reg[0]$prim_subreg.sv:72$6542 ($adff) from module i2c (removing D path).
Handling D = Q on $flatten\u_reg.\u_fdata_stop.$verific$q_reg[0]$prim_subreg.sv:72$6542 ($adff) from module i2c (removing D path).
Handling D = Q on $flatten\u_reg.\u_fdata_start.$verific$q_reg[0]$prim_subreg.sv:72$6542 ($adff) from module i2c (removing D path).
Handling D = Q on $flatten\u_reg.\u_fdata_read.$verific$q_reg[0]$prim_subreg.sv:72$6542 ($adff) from module i2c (removing D path).
Handling D = Q on $flatten\u_reg.\u_fdata_rcont.$verific$q_reg[0]$prim_subreg.sv:72$6542 ($adff) from module i2c (removing D path).
Handling D = Q on $flatten\u_reg.\u_fdata_nakok.$verific$q_reg[0]$prim_subreg.sv:72$6542 ($adff) from module i2c (removing D path).
Handling D = Q on $flatten\u_reg.\u_fdata_fbyte.$verific$q_reg$prim_subreg.sv:72$6656 ($adff) from module i2c (removing D path).
Handling D = Q on $flatten\u_reg.\u_ctrl_llpbk.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c (removing D path).
Handling D = Q on $flatten\u_reg.\u_ctrl_enabletarget.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c (removing D path).
Handling D = Q on $flatten\u_reg.\u_ctrl_enablehost.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c (removing D path).
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_ctrl_enablehost.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($dlatch) from module i2c.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_ctrl_enabletarget.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($dlatch) from module i2c.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_ctrl_llpbk.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($dlatch) from module i2c.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_fdata_fbyte.$verific$q_reg$prim_subreg.sv:72$6656 ($dlatch) from module i2c.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_fdata_fbyte.$verific$q_reg$prim_subreg.sv:72$6656 ($dlatch) from module i2c.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_fdata_fbyte.$verific$q_reg$prim_subreg.sv:72$6656 ($dlatch) from module i2c.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_fdata_fbyte.$verific$q_reg$prim_subreg.sv:72$6656 ($dlatch) from module i2c.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_fdata_fbyte.$verific$q_reg$prim_subreg.sv:72$6656 ($dlatch) from module i2c.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_fdata_fbyte.$verific$q_reg$prim_subreg.sv:72$6656 ($dlatch) from module i2c.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_fdata_fbyte.$verific$q_reg$prim_subreg.sv:72$6656 ($dlatch) from module i2c.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_fdata_fbyte.$verific$q_reg$prim_subreg.sv:72$6656 ($dlatch) from module i2c.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_fdata_nakok.$verific$q_reg[0]$prim_subreg.sv:72$6542 ($dlatch) from module i2c.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_fdata_rcont.$verific$q_reg[0]$prim_subreg.sv:72$6542 ($dlatch) from module i2c.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_fdata_read.$verific$q_reg[0]$prim_subreg.sv:72$6542 ($dlatch) from module i2c.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_fdata_start.$verific$q_reg[0]$prim_subreg.sv:72$6542 ($dlatch) from module i2c.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_fdata_stop.$verific$q_reg[0]$prim_subreg.sv:72$6542 ($dlatch) from module i2c.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_fifo_ctrl_acqrst.$verific$q_reg[0]$prim_subreg.sv:72$6542 ($dlatch) from module i2c.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_fifo_ctrl_fmtilvl.$verific$q_reg$prim_subreg.sv:72$6580 ($dlatch) from module i2c.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_fifo_ctrl_fmtilvl.$verific$q_reg$prim_subreg.sv:72$6580 ($dlatch) from module i2c.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_fifo_ctrl_fmtrst.$verific$q_reg[0]$prim_subreg.sv:72$6542 ($dlatch) from module i2c.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_fifo_ctrl_rxilvl.$verific$q_reg$prim_subreg.sv:72$6599 ($dlatch) from module i2c.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_fifo_ctrl_rxilvl.$verific$q_reg$prim_subreg.sv:72$6599 ($dlatch) from module i2c.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_fifo_ctrl_rxilvl.$verific$q_reg$prim_subreg.sv:72$6599 ($dlatch) from module i2c.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_fifo_ctrl_rxrst.$verific$q_reg[0]$prim_subreg.sv:72$6542 ($dlatch) from module i2c.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_fifo_ctrl_txrst.$verific$q_reg[0]$prim_subreg.sv:72$6542 ($dlatch) from module i2c.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_ack_stop.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($dlatch) from module i2c.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_acq_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($dlatch) from module i2c.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_fmt_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($dlatch) from module i2c.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_fmt_watermark.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($dlatch) from module i2c.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_host_timeout.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($dlatch) from module i2c.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_nak.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($dlatch) from module i2c.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_rx_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($dlatch) from module i2c.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_rx_watermark.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($dlatch) from module i2c.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_scl_interference.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($dlatch) from module i2c.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_sda_interference.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($dlatch) from module i2c.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_sda_unstable.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($dlatch) from module i2c.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_stretch_timeout.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($dlatch) from module i2c.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_trans_complete.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($dlatch) from module i2c.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_tx_empty.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($dlatch) from module i2c.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_tx_nonempty.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($dlatch) from module i2c.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_tx_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($dlatch) from module i2c.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_ovrd_sclval.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($dlatch) from module i2c.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_ovrd_sdaval.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($dlatch) from module i2c.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_ovrd_txovrden.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($dlatch) from module i2c.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_stretch_ctrl_en_addr_acq.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($dlatch) from module i2c.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_stretch_ctrl_en_addr_tx.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($dlatch) from module i2c.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_target_id_address0.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_target_id_address0.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_target_id_address0.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_target_id_address0.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_target_id_address0.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_target_id_address0.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_target_id_address0.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_target_id_address1.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_target_id_address1.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_target_id_address1.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_target_id_address1.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_target_id_address1.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_target_id_address1.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_target_id_address1.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_target_id_mask0.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_target_id_mask0.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_target_id_mask0.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_target_id_mask0.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_target_id_mask0.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_target_id_mask0.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_target_id_mask0.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_target_id_mask1.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_target_id_mask1.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_target_id_mask1.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_target_id_mask1.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_target_id_mask1.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_target_id_mask1.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_target_id_mask1.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_timeout_ctrl_en.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($dlatch) from module i2c.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_timing0_thigh.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_timing0_thigh.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_timing0_thigh.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_timing0_thigh.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_timing0_thigh.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_timing0_thigh.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_timing0_thigh.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_timing0_thigh.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_timing0_thigh.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_timing0_thigh.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_timing0_thigh.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_timing0_thigh.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_timing0_thigh.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_timing0_thigh.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_timing0_thigh.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_timing0_thigh.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_timing0_tlow.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_timing0_tlow.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_timing0_tlow.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_timing0_tlow.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_timing0_tlow.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_timing0_tlow.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_timing0_tlow.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_timing0_tlow.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_timing0_tlow.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_timing0_tlow.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_timing0_tlow.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_timing0_tlow.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_timing0_tlow.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_timing0_tlow.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_timing0_tlow.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_timing0_tlow.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_timing1_t_f.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_timing1_t_f.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_timing1_t_f.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_timing1_t_f.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_timing1_t_f.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_timing1_t_f.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_timing1_t_f.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_timing1_t_f.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_timing1_t_f.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_timing1_t_f.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_timing1_t_f.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_timing1_t_f.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_timing1_t_f.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_timing1_t_f.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_timing1_t_f.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_timing1_t_f.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_timing1_t_r.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_timing1_t_r.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_timing1_t_r.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_timing1_t_r.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_timing1_t_r.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_timing1_t_r.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_timing1_t_r.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_timing1_t_r.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_timing1_t_r.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_timing1_t_r.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_timing1_t_r.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_timing1_t_r.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_timing1_t_r.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_timing1_t_r.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_timing1_t_r.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_timing1_t_r.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_timing2_thd_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_timing2_thd_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_timing2_thd_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_timing2_thd_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_timing2_thd_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_timing2_thd_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_timing2_thd_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_timing2_thd_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_timing2_thd_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_timing2_thd_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_timing2_thd_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_timing2_thd_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_timing2_thd_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_timing2_thd_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_timing2_thd_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_timing2_thd_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_timing2_tsu_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_timing2_tsu_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_timing2_tsu_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_timing2_tsu_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_timing2_tsu_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_timing2_tsu_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_timing2_tsu_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_timing2_tsu_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_timing2_tsu_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_timing2_tsu_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_timing2_tsu_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_timing2_tsu_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_timing2_tsu_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_timing2_tsu_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_timing2_tsu_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_timing2_tsu_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_timing3_thd_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_timing3_thd_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_timing3_thd_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_timing3_thd_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_timing3_thd_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_timing3_thd_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_timing3_thd_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_timing3_thd_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_timing3_thd_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_timing3_thd_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_timing3_thd_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_timing3_thd_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_timing3_thd_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_timing3_thd_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_timing3_thd_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_timing3_thd_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_timing3_tsu_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_timing3_tsu_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_timing3_tsu_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_timing3_tsu_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_timing3_tsu_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_timing3_tsu_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_timing3_tsu_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_timing3_tsu_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_timing3_tsu_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_timing3_tsu_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_timing3_tsu_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_timing3_tsu_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_timing3_tsu_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_timing3_tsu_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_timing3_tsu_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_timing3_tsu_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_timing4_t_buf.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_timing4_t_buf.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_timing4_t_buf.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_timing4_t_buf.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_timing4_t_buf.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_timing4_t_buf.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_timing4_t_buf.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_timing4_t_buf.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_timing4_t_buf.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_timing4_t_buf.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_timing4_t_buf.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_timing4_t_buf.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_timing4_t_buf.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_timing4_t_buf.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_timing4_t_buf.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_timing4_t_buf.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_timing4_tsu_sto.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_timing4_tsu_sto.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_timing4_tsu_sto.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_timing4_tsu_sto.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_timing4_tsu_sto.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_timing4_tsu_sto.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_timing4_tsu_sto.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_timing4_tsu_sto.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_timing4_tsu_sto.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_timing4_tsu_sto.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_timing4_tsu_sto.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_timing4_tsu_sto.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_timing4_tsu_sto.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_timing4_tsu_sto.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_timing4_tsu_sto.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_timing4_tsu_sto.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c.

yosys> opt_clean

3.11.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c..
Removed 0 unused cells and 5 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.11.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.
<suppressed ~69 debug messages>

3.11.16. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.11.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~107 debug messages>

yosys> opt_reduce

3.11.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c.
    New ctrl vector for $pmux cell $flatten\u_reg.$verific$select_507$i2c_reg_top.sv:3093$5864: { \u_reg.addr_hit [0] $flatten\u_reg.$verific$n2539$2959 $flatten\u_reg.$verific$n2542$2962 $flatten\u_reg.$verific$n2551$2971 $flatten\u_reg.$verific$n2557$2977 $flatten\u_reg.$verific$n2581$3001 $flatten\u_reg.$verific$n2587$3007 $flatten\u_reg.$verific$n2592$3012 }
  Optimizing cells in module \i2c.
Performed a total of 3 changes.

yosys> opt_merge

3.11.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
<suppressed ~57 debug messages>
Removed a total of 19 cells.

yosys> opt_dff -nodffe -nosdff

3.11.20. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $flatten\i2c_core.\intr_hw_ack_stop.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$6492 ($adff) from module i2c.

yosys> opt_clean

3.11.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c..
Removed 36 unused cells and 126 unused wires.
<suppressed ~60 debug messages>

yosys> opt_expr

3.11.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.
<suppressed ~1 debug messages>

3.11.23. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.11.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~107 debug messages>

yosys> opt_reduce

3.11.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c.
Performed a total of 0 changes.

yosys> opt_merge

3.11.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.11.27. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.11.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c..

yosys> opt_expr

3.11.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.

3.11.30. Finished OPT passes. (There is nothing left to do.)

yosys> fsm -encoding binary

3.12. Executing FSM pass (extract and optimize FSM).

yosys> fsm_detect

3.12.1. Executing FSM_DETECT pass (finding FSMs in design).

yosys> fsm_extract

3.12.2. Executing FSM_EXTRACT pass (extracting FSM from design).

yosys> fsm_opt

3.12.3. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> opt_clean

3.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c..

yosys> fsm_opt

3.12.5. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> fsm_recode -encoding binary

3.12.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

yosys> fsm_info

3.12.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

yosys> fsm_map

3.12.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

yosys> opt -sat

3.13. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.

yosys> opt_merge -nomux

3.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~107 debug messages>

yosys> opt_reduce

3.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c.
Performed a total of 0 changes.

yosys> opt_merge

3.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.13.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\u_reg.\u_stretch_ctrl_stop_tx.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c (D = 1'0, Q = \u_reg.u_stretch_ctrl_stop_tx.q).
Adding EN signal on $flatten\u_reg.\u_stretch_ctrl_stop_acq.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c (D = 1'0, Q = \u_reg.u_stretch_ctrl_stop_acq.q).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$rspop_reg$tlul_adapter_reg.sv:80$6775 ($adff) from module i2c (D = { 2'00 \u_reg.u_reg_if.rd_req }, Q = \u_reg.u_reg_if.rspop).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$reqsz_reg$tlul_adapter_reg.sv:80$6774 ($adff) from module i2c (D = \tl_i.a_size, Q = \u_reg.u_reg_if.reqsz).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$reqid_reg$tlul_adapter_reg.sv:80$6773 ($adff) from module i2c (D = \tl_i.a_source, Q = \u_reg.u_reg_if.reqid).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$rdata_reg$tlul_adapter_reg.sv:90$6783 ($adff) from module i2c (D = $flatten\u_reg.\u_reg_if.$verific$n182$6733, Q = \u_reg.u_reg_if.rdata).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$outstanding_reg$tlul_adapter_reg.sv:67$6763 ($adff) from module i2c (D = $flatten\u_reg.\u_reg_if.$verific$n75$6713, Q = \u_reg.u_reg_if.outstanding).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$error_reg$tlul_adapter_reg.sv:90$6784 ($adff) from module i2c (D = $flatten\u_reg.\u_reg_if.$verific$n248$6715, Q = \u_reg.u_reg_if.error).
Adding EN signal on $flatten\u_reg.\u_intr_state_tx_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($adff) from module i2c (D = \i2c_core.hw2reg.intr_state.tx_overflow.d, Q = \u_reg.u_intr_state_tx_overflow.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_tx_nonempty.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($adff) from module i2c (D = \i2c_core.hw2reg.intr_state.tx_nonempty.d, Q = \u_reg.u_intr_state_tx_nonempty.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_tx_empty.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($adff) from module i2c (D = \i2c_core.hw2reg.intr_state.tx_empty.d, Q = \u_reg.u_intr_state_tx_empty.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_trans_complete.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($adff) from module i2c (D = \i2c_core.hw2reg.intr_state.trans_complete.d, Q = \u_reg.u_intr_state_trans_complete.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_stretch_timeout.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($adff) from module i2c (D = \i2c_core.hw2reg.intr_state.stretch_timeout.d, Q = \u_reg.u_intr_state_stretch_timeout.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_sda_unstable.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($adff) from module i2c (D = \i2c_core.hw2reg.intr_state.sda_unstable.d, Q = \u_reg.u_intr_state_sda_unstable.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_sda_interference.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($adff) from module i2c (D = \i2c_core.hw2reg.intr_state.sda_interference.d, Q = \u_reg.u_intr_state_sda_interference.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_scl_interference.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($adff) from module i2c (D = \i2c_core.hw2reg.intr_state.scl_interference.d, Q = \u_reg.u_intr_state_scl_interference.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_rx_watermark.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($adff) from module i2c (D = \i2c_core.hw2reg.intr_state.rx_watermark.d, Q = \u_reg.u_intr_state_rx_watermark.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_rx_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($adff) from module i2c (D = \i2c_core.hw2reg.intr_state.rx_overflow.d, Q = \u_reg.u_intr_state_rx_overflow.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_nak.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($adff) from module i2c (D = \i2c_core.hw2reg.intr_state.nak.d, Q = \u_reg.u_intr_state_nak.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_host_timeout.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($adff) from module i2c (D = \i2c_core.hw2reg.intr_state.host_timeout.d, Q = \u_reg.u_intr_state_host_timeout.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_fmt_watermark.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($adff) from module i2c (D = \i2c_core.hw2reg.intr_state.fmt_watermark.d, Q = \u_reg.u_intr_state_fmt_watermark.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_fmt_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($adff) from module i2c (D = \i2c_core.hw2reg.intr_state.fmt_overflow.d, Q = \u_reg.u_intr_state_fmt_overflow.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_acq_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($adff) from module i2c (D = \i2c_core.hw2reg.intr_state.acq_overflow.d, Q = \u_reg.u_intr_state_acq_overflow.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_ack_stop.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($adff) from module i2c (D = \i2c_core.hw2reg.intr_state.ack_stop.d, Q = \u_reg.u_intr_state_ack_stop.q).
Adding EN signal on $flatten\u_reg.$verific$intg_err_q_reg$i2c_reg_top.sv:61$3162 ($adff) from module i2c (D = 1'1, Q = \u_reg.intg_err_q).
Adding EN signal on $flatten\i2c_core.\u_i2c_txfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$6139 ($adff) from module i2c (D = $flatten\i2c_core.\u_i2c_txfifo.$verific$n125$6096, Q = \i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\i2c_core.\u_i2c_txfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$6146 ($adff) from module i2c (D = $flatten\i2c_core.\u_i2c_txfifo.$verific$n203$6102, Q = \i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\i2c_core.\u_i2c_rxfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$6229 ($adff) from module i2c (D = $flatten\i2c_core.\u_i2c_rxfifo.$verific$n125$6187, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\i2c_core.\u_i2c_rxfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$6236 ($adff) from module i2c (D = $flatten\i2c_core.\u_i2c_rxfifo.$verific$n203$6193, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\i2c_core.\u_i2c_fsm.$verific$tcount_q_reg$i2c_fsm.sv:170$2528 ($adff) from module i2c (D = \i2c_core.u_i2c_fsm.tcount_d, Q = \i2c_core.u_i2c_fsm.tcount_q).
Adding EN signal on $flatten\i2c_core.\u_i2c_fsm.$verific$stretch_stop_tx_clr_reg$i2c_fsm.sv:336$2620 ($adff) from module i2c (D = 1'1, Q = \i2c_core.u_i2c_fsm.stretch_stop_tx_clr).
Adding EN signal on $flatten\i2c_core.\u_i2c_fsm.$verific$stretch_stop_acq_clr_reg$i2c_fsm.sv:347$2623 ($adff) from module i2c (D = 1'1, Q = \i2c_core.u_i2c_fsm.stretch_stop_acq_clr).
Adding EN signal on $flatten\i2c_core.\u_i2c_fsm.$verific$read_byte_reg$i2c_fsm.sv:205$2547 ($adff) from module i2c (D = $flatten\i2c_core.\u_i2c_fsm.$verific$n933$2387, Q = \i2c_core.u_i2c_fsm.read_byte).
Adding EN signal on $flatten\i2c_core.\u_i2c_fsm.$verific$no_stop_reg$i2c_fsm.sv:249$2569 ($adff) from module i2c (D = $flatten\i2c_core.\u_i2c_fsm.$verific$n1081$2268, Q = \i2c_core.u_i2c_fsm.no_stop).
Adding EN signal on $flatten\i2c_core.\u_i2c_fsm.$verific$input_byte_reg$i2c_fsm.sv:318$2614 ($adff) from module i2c (D = $flatten\i2c_core.\u_i2c_fsm.$verific$n1445$2414, Q = \i2c_core.u_i2c_fsm.input_byte).
Adding EN signal on $flatten\i2c_core.\u_i2c_fsm.$verific$host_ack_reg$i2c_fsm.sv:327$2618 ($adff) from module i2c (D = $flatten\i2c_core.\u_i2c_fsm.$verific$n1088$2270, Q = \i2c_core.u_i2c_fsm.host_ack).
Adding EN signal on $flatten\i2c_core.\u_i2c_fsm.$verific$byte_index_reg$i2c_fsm.sv:225$2559 ($adff) from module i2c (D = $flatten\i2c_core.\u_i2c_fsm.$verific$n1044$2395, Q = \i2c_core.u_i2c_fsm.byte_index).
Adding EN signal on $flatten\i2c_core.\u_i2c_fsm.$verific$bit_index_reg$i2c_fsm.sv:194$2542 ($adff) from module i2c (D = $flatten\i2c_core.\u_i2c_fsm.$verific$n886$2383, Q = \i2c_core.u_i2c_fsm.bit_index).
Adding EN signal on $flatten\i2c_core.\u_i2c_fsm.$verific$bit_idx_reg$i2c_fsm.sv:290$2593 ($adff) from module i2c (D = $flatten\i2c_core.\u_i2c_fsm.$verific$n1159$2403, Q = \i2c_core.u_i2c_fsm.bit_idx).
Adding EN signal on $flatten\i2c_core.\u_i2c_fmtfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$6405 ($adff) from module i2c (D = $flatten\i2c_core.\u_i2c_fmtfifo.$verific$n125$6362, Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\i2c_core.\u_i2c_fmtfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$6412 ($adff) from module i2c (D = $flatten\i2c_core.\u_i2c_fmtfifo.$verific$n203$6368, Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\i2c_core.\u_i2c_acqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$6315 ($adff) from module i2c (D = $flatten\i2c_core.\u_i2c_acqfifo.$verific$n125$6273, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\i2c_core.\u_i2c_acqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$6322 ($adff) from module i2c (D = $flatten\i2c_core.\u_i2c_acqfifo.$verific$n203$6279, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr).
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$7758 ($adffe) from module i2c.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$7758 ($adffe) from module i2c.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$7757 ($adffe) from module i2c.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$7756 ($adffe) from module i2c.

yosys> opt_clean

3.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c..
Removed 38 unused cells and 36 unused wires.
<suppressed ~39 debug messages>

yosys> opt_expr

3.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.
<suppressed ~9 debug messages>

3.13.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~81 debug messages>

yosys> opt_reduce

3.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c.
    New ctrl vector for $pmux cell $flatten\u_reg.$verific$select_507$i2c_reg_top.sv:3093$5864: { \u_reg.addr_hit [0] $flatten\u_reg.$verific$n2539$2959 $flatten\u_reg.$verific$n2542$2962 $flatten\u_reg.$verific$n2551$2971 $flatten\u_reg.$verific$n2557$2977 $flatten\u_reg.$verific$n2581$3001 $flatten\u_reg.$verific$n2592$3012 }
  Optimizing cells in module \i2c.
Performed a total of 1 changes.

yosys> opt_merge

3.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

yosys> opt_dff -sat

3.13.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c..
Removed 2 unused cells and 3 unused wires.
<suppressed ~3 debug messages>

yosys> opt_expr

3.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.

3.13.16. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.13.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~81 debug messages>

yosys> opt_reduce

3.13.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c.
Performed a total of 0 changes.

yosys> opt_merge

3.13.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.13.20. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.13.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c..

yosys> opt_expr

3.13.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.

3.13.23. Finished OPT passes. (There is nothing left to do.)

yosys> wreduce -keepdc

3.14. Executing WREDUCE pass (reducing word size of cells).
Removed top 2 bits (of 3) from port B of cell i2c.$flatten\u_reg.\u_reg_if.$verific$equal_8$tlul_adapter_reg.sv:55$6743 ($eq).
Removed top 31 bits (of 32) from port A of cell i2c.$flatten\u_reg.\u_reg_if.\u_err.$verific$shift_left_18$tlul_err.sv:44$7392 ($shl).
Removed top 28 bits (of 32) from port Y of cell i2c.$flatten\u_reg.\u_reg_if.\u_err.$verific$shift_left_18$tlul_err.sv:44$7392 ($shl).
Removed top 1 bits (of 5) from port B of cell i2c.$flatten\u_reg.$verific$equal_49$i2c_reg_top.sv:2668$5571 ($eq).
Removed top 1 bits (of 5) from port B of cell i2c.$flatten\u_reg.$verific$equal_47$i2c_reg_top.sv:2667$5570 ($eq).
Removed top 1 bits (of 5) from port B of cell i2c.$flatten\u_reg.$verific$equal_45$i2c_reg_top.sv:2666$5569 ($eq).
Removed top 1 bits (of 5) from port B of cell i2c.$flatten\u_reg.$verific$equal_43$i2c_reg_top.sv:2665$5568 ($eq).
Removed top 1 bits (of 5) from port B of cell i2c.$flatten\u_reg.$verific$equal_41$i2c_reg_top.sv:2664$5567 ($eq).
Removed top 1 bits (of 5) from port B of cell i2c.$flatten\u_reg.$verific$equal_39$i2c_reg_top.sv:2663$5566 ($eq).
Removed top 1 bits (of 5) from port B of cell i2c.$flatten\u_reg.$verific$equal_37$i2c_reg_top.sv:2662$5565 ($eq).
Removed top 1 bits (of 5) from port B of cell i2c.$flatten\u_reg.$verific$equal_35$i2c_reg_top.sv:2661$5564 ($eq).
Removed top 2 bits (of 5) from port B of cell i2c.$flatten\u_reg.$verific$equal_33$i2c_reg_top.sv:2660$5563 ($eq).
Removed top 2 bits (of 5) from port B of cell i2c.$flatten\u_reg.$verific$equal_31$i2c_reg_top.sv:2659$5562 ($eq).
Removed top 2 bits (of 5) from port B of cell i2c.$flatten\u_reg.$verific$equal_29$i2c_reg_top.sv:2658$5561 ($eq).
Removed top 2 bits (of 5) from port B of cell i2c.$flatten\u_reg.$verific$equal_27$i2c_reg_top.sv:2657$5560 ($eq).
Removed top 3 bits (of 5) from port B of cell i2c.$flatten\u_reg.$verific$equal_25$i2c_reg_top.sv:2656$5559 ($eq).
Removed top 3 bits (of 5) from port B of cell i2c.$flatten\u_reg.$verific$equal_23$i2c_reg_top.sv:2655$5558 ($eq).
Removed top 4 bits (of 5) from port B of cell i2c.$flatten\u_reg.$verific$equal_21$i2c_reg_top.sv:2654$5557 ($eq).
Removed top 19 bits (of 20) from port B of cell i2c.$flatten\i2c_core.\u_i2c_fsm.$verific$sub_142$i2c_fsm.sv:159$2521 ($sub).
Removed top 2 bits (of 4) from port A of cell i2c.$flatten\i2c_core.\u_i2c_fsm.$verific$inv_841$i2c_fsm.sv:1044$2530 ($not).
Removed top 30 bits (of 31) from port B of cell i2c.$flatten\i2c_core.\u_i2c_fsm.$verific$add_159$i2c_fsm.sv:178$2533 ($add).
Removed top 2 bits (of 3) from port B of cell i2c.$flatten\i2c_core.\u_i2c_fsm.$verific$sub_169$i2c_fsm.sv:191$2538 ($sub).
Removed top 31 bits (of 32) from port A of cell i2c.$flatten\i2c_core.\u_i2c_fsm.$verific$LessThan_760$i2c_fsm.sv:1241$2758 ($lt).
Removed top 8 bits (of 9) from port B of cell i2c.$flatten\i2c_core.\u_i2c_fsm.$verific$sub_201$i2c_fsm.sv:222$2555 ($sub).
Removed top 3 bits (of 4) from port B of cell i2c.$flatten\i2c_core.\u_i2c_fsm.$verific$add_264$i2c_fsm.sv:287$2587 ($add).
Removed top 31 bits (of 32) from port B of cell i2c.$flatten\i2c_core.\u_i2c_fsm.$verific$add_275$i2c_fsm.sv:298$2595 ($add).
Removed top 6 bits (of 7) from port B of cell i2c.$flatten\i2c_core.\u_i2c_fsm.$verific$and_280$i2c_fsm.sv:305$2599 ($and).
Removed top 19 bits (of 20) from port B of cell i2c.$flatten\i2c_core.\u_i2c_fsm.$verific$equal_383$i2c_fsm.sv:506$2635 ($eq).
Removed top 8 bits (of 9) from port B of cell i2c.$flatten\i2c_core.\u_i2c_fsm.$verific$equal_388$i2c_fsm.sv:521$2639 ($eq).
Removed top 6 bits (of 7) from port B of cell i2c.$flatten\i2c_core.\u_i2c_fsm.$verific$equal_438$i2c_fsm.sv:635$2650 ($eq).
Removed top 6 bits (of 7) from port B of cell i2c.$flatten\i2c_core.\u_i2c_fsm.$verific$equal_629$i2c_fsm.sv:1003$2696 ($eq).
Removed top 1 bits (of 2) from port A of cell i2c.$flatten\i2c_core.\u_i2c_fsm.$verific$and_844$i2c_fsm.sv:1044$2718 ($and).
Removed top 1 bits (of 7) from port A of cell i2c.$flatten\i2c_core.\u_i2c_acqfifo.$verific$sub_9$prim_fifo_sync.sv:69$6292 ($sub).
Removed top 1 bits (of 7) from port B of cell i2c.$flatten\i2c_core.\u_i2c_acqfifo.$verific$sub_9$prim_fifo_sync.sv:69$6292 ($sub).
Removed top 1 bits (of 7) from port B of cell i2c.$flatten\i2c_core.\u_i2c_acqfifo.$verific$sub_10$prim_fifo_sync.sv:70$6293 ($sub).
Removed top 1 bits (of 7) from port B of cell i2c.$flatten\i2c_core.\u_i2c_acqfifo.$verific$add_11$prim_fifo_sync.sv:70$6294 ($add).
Removed top 6 bits (of 7) from port B of cell i2c.$flatten\i2c_core.\u_i2c_acqfifo.$verific$add_31$prim_fifo_sync.sv:87$6310 ($add).
Removed top 6 bits (of 7) from port B of cell i2c.$flatten\i2c_core.\u_i2c_acqfifo.$verific$add_45$prim_fifo_sync.sv:101$6318 ($add).
Removed top 1 bits (of 7) from port A of cell i2c.$flatten\i2c_core.\u_i2c_txfifo.$verific$sub_9$prim_fifo_sync.sv:69$6116 ($sub).
Removed top 1 bits (of 7) from port B of cell i2c.$flatten\i2c_core.\u_i2c_txfifo.$verific$sub_9$prim_fifo_sync.sv:69$6116 ($sub).
Removed top 1 bits (of 7) from port B of cell i2c.$flatten\i2c_core.\u_i2c_txfifo.$verific$sub_10$prim_fifo_sync.sv:70$6117 ($sub).
Removed top 1 bits (of 7) from port B of cell i2c.$flatten\i2c_core.\u_i2c_txfifo.$verific$add_11$prim_fifo_sync.sv:70$6118 ($add).
Removed top 6 bits (of 7) from port B of cell i2c.$flatten\i2c_core.\u_i2c_txfifo.$verific$add_31$prim_fifo_sync.sv:87$6134 ($add).
Removed top 6 bits (of 7) from port B of cell i2c.$flatten\i2c_core.\u_i2c_txfifo.$verific$add_45$prim_fifo_sync.sv:101$6142 ($add).
Removed top 1 bits (of 7) from port A of cell i2c.$flatten\i2c_core.\u_i2c_rxfifo.$verific$sub_9$prim_fifo_sync.sv:69$6206 ($sub).
Removed top 1 bits (of 7) from port B of cell i2c.$flatten\i2c_core.\u_i2c_rxfifo.$verific$sub_9$prim_fifo_sync.sv:69$6206 ($sub).
Removed top 1 bits (of 7) from port B of cell i2c.$flatten\i2c_core.\u_i2c_rxfifo.$verific$sub_10$prim_fifo_sync.sv:70$6207 ($sub).
Removed top 1 bits (of 7) from port B of cell i2c.$flatten\i2c_core.\u_i2c_rxfifo.$verific$add_11$prim_fifo_sync.sv:70$6208 ($add).
Removed top 6 bits (of 7) from port B of cell i2c.$flatten\i2c_core.\u_i2c_rxfifo.$verific$add_31$prim_fifo_sync.sv:87$6224 ($add).
Removed top 6 bits (of 7) from port B of cell i2c.$flatten\i2c_core.\u_i2c_rxfifo.$verific$add_45$prim_fifo_sync.sv:101$6232 ($add).
Removed top 1 bits (of 7) from port A of cell i2c.$flatten\i2c_core.\u_i2c_fmtfifo.$verific$sub_9$prim_fifo_sync.sv:69$6382 ($sub).
Removed top 1 bits (of 7) from port B of cell i2c.$flatten\i2c_core.\u_i2c_fmtfifo.$verific$sub_9$prim_fifo_sync.sv:69$6382 ($sub).
Removed top 1 bits (of 7) from port B of cell i2c.$flatten\i2c_core.\u_i2c_fmtfifo.$verific$sub_10$prim_fifo_sync.sv:70$6383 ($sub).
Removed top 1 bits (of 7) from port B of cell i2c.$flatten\i2c_core.\u_i2c_fmtfifo.$verific$add_11$prim_fifo_sync.sv:70$6384 ($add).
Removed top 6 bits (of 7) from port B of cell i2c.$flatten\i2c_core.\u_i2c_fmtfifo.$verific$add_31$prim_fifo_sync.sv:87$6400 ($add).
Removed top 6 bits (of 7) from port B of cell i2c.$flatten\i2c_core.\u_i2c_fmtfifo.$verific$add_45$prim_fifo_sync.sv:101$6408 ($add).
Removed top 6 bits (of 7) from port A of cell i2c.$flatten\i2c_core.$verific$LessThan_106$i2c_core.sv:258$1427 ($le).
Removed top 6 bits (of 7) from port B of cell i2c.$flatten\i2c_core.$verific$LessThan_94$i2c_core.sv:247$1415 ($le).
Removed top 2 bits (of 4) from wire i2c.$flatten\i2c_core.\u_i2c_fsm.$verific$n1772$2425.
Removed top 4 bits (of 5) from wire i2c.$flatten\i2c_core.\u_i2c_fsm.$verific$n1915$2435.
Removed top 2 bits (of 5) from wire i2c.$flatten\i2c_core.\u_i2c_fsm.$verific$n1984$2441.
Removed top 3 bits (of 5) from wire i2c.$flatten\i2c_core.\u_i2c_fsm.$verific$n2146$2456.
Removed top 1 bits (of 6) from wire i2c.$flatten\i2c_core.\u_i2c_fsm.$verific$n2204$2462.
Removed top 1 bits (of 6) from wire i2c.$flatten\i2c_core.\u_i2c_fsm.$verific$n2216$2463.
Removed top 3 bits (of 6) from wire i2c.$flatten\i2c_core.\u_i2c_fsm.$verific$n2347$2478.
Removed top 1 bits (of 4) from wire i2c.$flatten\i2c_core.\u_i2c_fsm.$verific$n2471$2492.
Removed top 3 bits (of 6) from wire i2c.$flatten\i2c_core.\u_i2c_fsm.$verific$n2507$2495.
Removed top 2 bits (of 4) from wire i2c.$flatten\u_reg.$verific$n1464$3016.
Removed top 3 bits (of 4) from wire i2c.$flatten\u_reg.$verific$n1480$3017.

yosys> peepopt

3.15. Executing PEEPOPT pass (run peephole optimizers).

yosys> pmuxtree

3.16. Executing PMUXTREE pass.

yosys> opt_clean

3.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c..
Removed 2 unused cells and 15 unused wires.
<suppressed ~3 debug messages>

yosys> alumacc

3.18. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module i2c:
  creating $macc model for $flatten\i2c_core.\u_i2c_acqfifo.$verific$add_11$prim_fifo_sync.sv:70$6294 ($add).
  creating $macc model for $flatten\i2c_core.\u_i2c_acqfifo.$verific$add_31$prim_fifo_sync.sv:87$6310 ($add).
  creating $macc model for $flatten\i2c_core.\u_i2c_acqfifo.$verific$add_45$prim_fifo_sync.sv:101$6318 ($add).
  creating $macc model for $flatten\i2c_core.\u_i2c_acqfifo.$verific$sub_10$prim_fifo_sync.sv:70$6293 ($sub).
  creating $macc model for $flatten\i2c_core.\u_i2c_acqfifo.$verific$sub_9$prim_fifo_sync.sv:69$6292 ($sub).
  creating $macc model for $flatten\i2c_core.\u_i2c_fmtfifo.$verific$add_11$prim_fifo_sync.sv:70$6384 ($add).
  creating $macc model for $flatten\i2c_core.\u_i2c_fmtfifo.$verific$add_31$prim_fifo_sync.sv:87$6400 ($add).
  creating $macc model for $flatten\i2c_core.\u_i2c_fmtfifo.$verific$add_45$prim_fifo_sync.sv:101$6408 ($add).
  creating $macc model for $flatten\i2c_core.\u_i2c_fmtfifo.$verific$sub_10$prim_fifo_sync.sv:70$6383 ($sub).
  creating $macc model for $flatten\i2c_core.\u_i2c_fmtfifo.$verific$sub_9$prim_fifo_sync.sv:69$6382 ($sub).
  creating $macc model for $flatten\i2c_core.\u_i2c_fsm.$verific$add_159$i2c_fsm.sv:178$2533 ($add).
  creating $macc model for $flatten\i2c_core.\u_i2c_fsm.$verific$add_264$i2c_fsm.sv:287$2587 ($add).
  creating $macc model for $flatten\i2c_core.\u_i2c_fsm.$verific$add_275$i2c_fsm.sv:298$2595 ($add).
  creating $macc model for $flatten\i2c_core.\u_i2c_fsm.$verific$sub_142$i2c_fsm.sv:159$2521 ($sub).
  creating $macc model for $flatten\i2c_core.\u_i2c_fsm.$verific$sub_169$i2c_fsm.sv:191$2538 ($sub).
  creating $macc model for $flatten\i2c_core.\u_i2c_fsm.$verific$sub_201$i2c_fsm.sv:222$2555 ($sub).
  creating $macc model for $flatten\i2c_core.\u_i2c_rxfifo.$verific$add_11$prim_fifo_sync.sv:70$6208 ($add).
  creating $macc model for $flatten\i2c_core.\u_i2c_rxfifo.$verific$add_31$prim_fifo_sync.sv:87$6224 ($add).
  creating $macc model for $flatten\i2c_core.\u_i2c_rxfifo.$verific$add_45$prim_fifo_sync.sv:101$6232 ($add).
  creating $macc model for $flatten\i2c_core.\u_i2c_rxfifo.$verific$sub_10$prim_fifo_sync.sv:70$6207 ($sub).
  creating $macc model for $flatten\i2c_core.\u_i2c_rxfifo.$verific$sub_9$prim_fifo_sync.sv:69$6206 ($sub).
  creating $macc model for $flatten\i2c_core.\u_i2c_txfifo.$verific$add_11$prim_fifo_sync.sv:70$6118 ($add).
  creating $macc model for $flatten\i2c_core.\u_i2c_txfifo.$verific$add_31$prim_fifo_sync.sv:87$6134 ($add).
  creating $macc model for $flatten\i2c_core.\u_i2c_txfifo.$verific$add_45$prim_fifo_sync.sv:101$6142 ($add).
  creating $macc model for $flatten\i2c_core.\u_i2c_txfifo.$verific$sub_10$prim_fifo_sync.sv:70$6117 ($sub).
  creating $macc model for $flatten\i2c_core.\u_i2c_txfifo.$verific$sub_9$prim_fifo_sync.sv:69$6116 ($sub).
  merging $macc model for $flatten\i2c_core.\u_i2c_txfifo.$verific$sub_10$prim_fifo_sync.sv:70$6117 into $flatten\i2c_core.\u_i2c_txfifo.$verific$add_11$prim_fifo_sync.sv:70$6118.
  merging $macc model for $flatten\i2c_core.\u_i2c_rxfifo.$verific$sub_10$prim_fifo_sync.sv:70$6207 into $flatten\i2c_core.\u_i2c_rxfifo.$verific$add_11$prim_fifo_sync.sv:70$6208.
  merging $macc model for $flatten\i2c_core.\u_i2c_fmtfifo.$verific$sub_10$prim_fifo_sync.sv:70$6383 into $flatten\i2c_core.\u_i2c_fmtfifo.$verific$add_11$prim_fifo_sync.sv:70$6384.
  merging $macc model for $flatten\i2c_core.\u_i2c_acqfifo.$verific$sub_10$prim_fifo_sync.sv:70$6293 into $flatten\i2c_core.\u_i2c_acqfifo.$verific$add_11$prim_fifo_sync.sv:70$6294.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_rxfifo.$verific$sub_9$prim_fifo_sync.sv:69$6206.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_txfifo.$verific$add_45$prim_fifo_sync.sv:101$6142.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_rxfifo.$verific$add_45$prim_fifo_sync.sv:101$6232.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_rxfifo.$verific$add_31$prim_fifo_sync.sv:87$6224.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_fsm.$verific$sub_201$i2c_fsm.sv:222$2555.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_fsm.$verific$sub_169$i2c_fsm.sv:191$2538.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_fsm.$verific$sub_142$i2c_fsm.sv:159$2521.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_fsm.$verific$add_275$i2c_fsm.sv:298$2595.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_fsm.$verific$add_264$i2c_fsm.sv:287$2587.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_fsm.$verific$add_159$i2c_fsm.sv:178$2533.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_fmtfifo.$verific$sub_9$prim_fifo_sync.sv:69$6382.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_txfifo.$verific$add_31$prim_fifo_sync.sv:87$6134.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_fmtfifo.$verific$add_45$prim_fifo_sync.sv:101$6408.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_fmtfifo.$verific$add_31$prim_fifo_sync.sv:87$6400.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_acqfifo.$verific$sub_9$prim_fifo_sync.sv:69$6292.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_txfifo.$verific$sub_9$prim_fifo_sync.sv:69$6116.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_acqfifo.$verific$add_45$prim_fifo_sync.sv:101$6318.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_acqfifo.$verific$add_31$prim_fifo_sync.sv:87$6310.
  creating $macc cell for $flatten\i2c_core.\u_i2c_fmtfifo.$verific$add_11$prim_fifo_sync.sv:70$6384: $auto$alumacc.cc:365:replace_macc$7857
  creating $macc cell for $flatten\i2c_core.\u_i2c_rxfifo.$verific$add_11$prim_fifo_sync.sv:70$6208: $auto$alumacc.cc:365:replace_macc$7858
  creating $macc cell for $flatten\i2c_core.\u_i2c_txfifo.$verific$add_11$prim_fifo_sync.sv:70$6118: $auto$alumacc.cc:365:replace_macc$7859
  creating $macc cell for $flatten\i2c_core.\u_i2c_acqfifo.$verific$add_11$prim_fifo_sync.sv:70$6294: $auto$alumacc.cc:365:replace_macc$7860
  creating $alu model for $flatten\i2c_core.$verific$LessThan_106$i2c_core.sv:258$1427 ($le): new $alu
  creating $alu model for $flatten\i2c_core.$verific$LessThan_94$i2c_core.sv:247$1415 ($le): new $alu
  creating $alu model for $flatten\i2c_core.\u_i2c_fsm.$verific$LessThan_760$i2c_fsm.sv:1241$2758 ($lt): new $alu
  creating $alu model for $flatten\i2c_core.\u_i2c_fsm.$verific$equal_629$i2c_fsm.sv:1003$2696 ($eq): merged with $flatten\i2c_core.$verific$LessThan_94$i2c_core.sv:247$1415.
  creating $alu cell for $flatten\i2c_core.\u_i2c_fsm.$verific$LessThan_760$i2c_fsm.sv:1241$2758: $auto$alumacc.cc:485:replace_alu$7864
  creating $alu cell for $flatten\i2c_core.$verific$LessThan_94$i2c_core.sv:247$1415, $flatten\i2c_core.\u_i2c_fsm.$verific$equal_629$i2c_fsm.sv:1003$2696: $auto$alumacc.cc:485:replace_alu$7869
  creating $alu cell for $flatten\i2c_core.$verific$LessThan_106$i2c_core.sv:258$1427: $auto$alumacc.cc:485:replace_alu$7882
  creating $alu cell for $flatten\i2c_core.\u_i2c_acqfifo.$verific$add_31$prim_fifo_sync.sv:87$6310: $auto$alumacc.cc:485:replace_alu$7891
  creating $alu cell for $flatten\i2c_core.\u_i2c_acqfifo.$verific$add_45$prim_fifo_sync.sv:101$6318: $auto$alumacc.cc:485:replace_alu$7894
  creating $alu cell for $flatten\i2c_core.\u_i2c_txfifo.$verific$sub_9$prim_fifo_sync.sv:69$6116: $auto$alumacc.cc:485:replace_alu$7897
  creating $alu cell for $flatten\i2c_core.\u_i2c_acqfifo.$verific$sub_9$prim_fifo_sync.sv:69$6292: $auto$alumacc.cc:485:replace_alu$7900
  creating $alu cell for $flatten\i2c_core.\u_i2c_fmtfifo.$verific$add_31$prim_fifo_sync.sv:87$6400: $auto$alumacc.cc:485:replace_alu$7903
  creating $alu cell for $flatten\i2c_core.\u_i2c_fmtfifo.$verific$add_45$prim_fifo_sync.sv:101$6408: $auto$alumacc.cc:485:replace_alu$7906
  creating $alu cell for $flatten\i2c_core.\u_i2c_txfifo.$verific$add_31$prim_fifo_sync.sv:87$6134: $auto$alumacc.cc:485:replace_alu$7909
  creating $alu cell for $flatten\i2c_core.\u_i2c_fmtfifo.$verific$sub_9$prim_fifo_sync.sv:69$6382: $auto$alumacc.cc:485:replace_alu$7912
  creating $alu cell for $flatten\i2c_core.\u_i2c_fsm.$verific$add_159$i2c_fsm.sv:178$2533: $auto$alumacc.cc:485:replace_alu$7915
  creating $alu cell for $flatten\i2c_core.\u_i2c_fsm.$verific$add_264$i2c_fsm.sv:287$2587: $auto$alumacc.cc:485:replace_alu$7918
  creating $alu cell for $flatten\i2c_core.\u_i2c_fsm.$verific$add_275$i2c_fsm.sv:298$2595: $auto$alumacc.cc:485:replace_alu$7921
  creating $alu cell for $flatten\i2c_core.\u_i2c_fsm.$verific$sub_142$i2c_fsm.sv:159$2521: $auto$alumacc.cc:485:replace_alu$7924
  creating $alu cell for $flatten\i2c_core.\u_i2c_fsm.$verific$sub_169$i2c_fsm.sv:191$2538: $auto$alumacc.cc:485:replace_alu$7927
  creating $alu cell for $flatten\i2c_core.\u_i2c_fsm.$verific$sub_201$i2c_fsm.sv:222$2555: $auto$alumacc.cc:485:replace_alu$7930
  creating $alu cell for $flatten\i2c_core.\u_i2c_rxfifo.$verific$add_31$prim_fifo_sync.sv:87$6224: $auto$alumacc.cc:485:replace_alu$7933
  creating $alu cell for $flatten\i2c_core.\u_i2c_rxfifo.$verific$add_45$prim_fifo_sync.sv:101$6232: $auto$alumacc.cc:485:replace_alu$7936
  creating $alu cell for $flatten\i2c_core.\u_i2c_txfifo.$verific$add_45$prim_fifo_sync.sv:101$6142: $auto$alumacc.cc:485:replace_alu$7939
  creating $alu cell for $flatten\i2c_core.\u_i2c_rxfifo.$verific$sub_9$prim_fifo_sync.sv:69$6206: $auto$alumacc.cc:485:replace_alu$7942
  created 21 $alu and 4 $macc cells.

yosys> opt

3.19. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.
<suppressed ~1 debug messages>

yosys> opt_merge -nomux

3.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~81 debug messages>

yosys> opt_reduce

3.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c.
Performed a total of 0 changes.

yosys> opt_merge

3.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
Removed a total of 0 cells.

yosys> opt_dff

3.19.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.19.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c..
Removed 4 unused cells and 8 unused wires.
<suppressed ~5 debug messages>

yosys> opt_expr

3.19.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.

3.19.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.19.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~81 debug messages>

yosys> opt_reduce

3.19.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c.
Performed a total of 0 changes.

yosys> opt_merge

3.19.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
Removed a total of 0 cells.

yosys> opt_dff

3.19.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.19.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c..

yosys> opt_expr

3.19.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.

3.19.16. Finished OPT passes. (There is nothing left to do.)

yosys> stat

3.20. Printing statistics.

=== i2c ===

   Number of wires:               3008
   Number of wire bits:          10368
   Number of public wires:        2529
   Number of public wire bits:    8369
   Number of memories:               3
   Number of memory bits:         1984
   Number of processes:              0
   Number of cells:                691
     $adff                          37
     $adffe                         39
     $alu                           21
     $and                          108
     $bmux                          48
     $eq                            44
     $logic_not                      7
     $macc                           4
     $memrd                          3
     $memwr                          3
     $mux                          122
     $ne                             2
     $not                           83
     $or                            99
     $reduce_and                     7
     $reduce_bool                    9
     $reduce_or                     15
     $reduce_xor                    28
     $shl                            1
     $xor                           11


yosys> memory -nomap

3.21. Executing MEMORY pass.

yosys> opt_mem

3.21.1. Executing OPT_MEM pass (optimize memories).
i2c.i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage: removing const-0 lane 0
i2c.i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage: removing const-0 lane 1
i2c.i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage: removing const-0 lane 2
i2c.i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage: removing const-0 lane 3
i2c.i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage: removing const-0 lane 4
i2c.i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage: removing const-0 lane 5
i2c.i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage: removing const-0 lane 6
i2c.i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage: removing const-0 lane 7
i2c.i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage: removing const-0 lane 8
i2c.i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage: removing const-0 lane 9
i2c.i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage: removing const-0 lane 10
i2c.i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage: removing const-0 lane 11
i2c.i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage: removing const-0 lane 12
Performed a total of 1 transformations.

yosys> opt_mem_priority

3.21.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

yosys> opt_mem_feedback

3.21.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing i2c.i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage write port 0.
  Analyzing i2c.i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage write port 0.

yosys> memory_bmux2rom

3.21.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

yosys> memory_dff

3.21.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `$auto$memory_bmux2rom.cc:63:execute$7960'[0] in module `\i2c': FF found, but with a mux select that doesn't seem to correspond to transparency logic.
Checking read port `$auto$memory_bmux2rom.cc:63:execute$7957'[0] in module `\i2c': no output FF found.
Checking read port `$auto$memory_bmux2rom.cc:63:execute$7954'[0] in module `\i2c': no output FF found.
Checking read port `$auto$memory_bmux2rom.cc:63:execute$7951'[0] in module `\i2c': no output FF found.
Checking read port `$auto$memory_bmux2rom.cc:63:execute$7948'[0] in module `\i2c': no output FF found.
Checking read port `$auto$memory_bmux2rom.cc:63:execute$7945'[0] in module `\i2c': FF found, but with a mux select that doesn't seem to correspond to transparency logic.
Checking read port `\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage'[0] in module `\i2c': FF found, but with a mux select that doesn't seem to correspond to transparency logic.
Checking read port `\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage'[0] in module `\i2c': FF found, but with a mux select that doesn't seem to correspond to transparency logic.
Checking read port address `$auto$memory_bmux2rom.cc:63:execute$7960'[0] in module `\i2c': no address FF found.
Checking read port address `$auto$memory_bmux2rom.cc:63:execute$7957'[0] in module `\i2c': address FF has async set and/or reset, not supported.
Checking read port address `$auto$memory_bmux2rom.cc:63:execute$7954'[0] in module `\i2c': address FF has async set and/or reset, not supported.
Checking read port address `$auto$memory_bmux2rom.cc:63:execute$7951'[0] in module `\i2c': address FF has async set and/or reset, not supported.
Checking read port address `$auto$memory_bmux2rom.cc:63:execute$7948'[0] in module `\i2c': address FF has async set and/or reset, not supported.
Checking read port address `$auto$memory_bmux2rom.cc:63:execute$7945'[0] in module `\i2c': address FF has async set and/or reset, not supported.
Checking read port address `\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage'[0] in module `\i2c': address FF has async set and/or reset, not supported.
Checking read port address `\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage'[0] in module `\i2c': address FF has async set and/or reset, not supported.

yosys> opt_clean

3.21.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c..

yosys> memory_share

3.21.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

yosys> opt_mem_widen

3.21.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

yosys> opt_clean

3.21.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c..

yosys> memory_collect

3.21.10. Executing MEMORY_COLLECT pass (generating $mem cells).

yosys> stat

3.22. Printing statistics.

=== i2c ===

   Number of wires:               3008
   Number of wire bits:          10368
   Number of public wires:        2529
   Number of public wire bits:    8369
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                687
     $adff                          37
     $adffe                         39
     $alu                           21
     $and                          108
     $bmux                          42
     $eq                            44
     $logic_not                      7
     $macc                           4
     $mem_v2                         8
     $mux                          122
     $ne                             2
     $not                           83
     $or                            99
     $reduce_and                     7
     $reduce_bool                    9
     $reduce_or                     15
     $reduce_xor                    28
     $shl                            1
     $xor                           11


yosys> opt_clean

3.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c..

yosys> stat

3.24. Printing statistics.

=== i2c ===

   Number of wires:               3008
   Number of wire bits:          10368
   Number of public wires:        2529
   Number of public wire bits:    8369
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                687
     $adff                          37
     $adffe                         39
     $alu                           21
     $and                          108
     $bmux                          42
     $eq                            44
     $logic_not                      7
     $macc                           4
     $mem_v2                         8
     $mux                          122
     $ne                             2
     $not                           83
     $or                            99
     $reduce_and                     7
     $reduce_bool                    9
     $reduce_or                     15
     $reduce_xor                    28
     $shl                            1
     $xor                           11


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/arith_map.v

3.25. Executing TECHMAP pass (map to technology primitives).

3.25.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.25.2. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

3.25.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $mux.
Using extmapper maccmap for cells of type $macc.
  add \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_wptr [5:0] (6 bits, unsigned)
  sub \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_rptr [5:0] (6 bits, unsigned)
  add 7'1000000 (7 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $not.
Using template $paramod$6a42b6fefed750f8a1c58eab59479d960557103c\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $bmux.
Using template $paramod$constmap:66d421c313e4e958be776b99540ac2de3b59fdbc$paramod$77562a466236eb4a6d905351a0995599b75075cb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using extmapper simplemap for cells of type $reduce_xor.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$b8c0a997bce700f23568a5ada79cc6781d1f5ca0\_90_alu for cells of type $alu.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_90_alu for cells of type $alu.
Using template $paramod$6f67705c43e5e94c02b6ebb52209ce5aa5ade4c1\_90_alu for cells of type $alu.
Using template $paramod$103b4016182df467cceab67bcf3e18e6361ec0fd\_90_alu for cells of type $alu.
Using template $paramod$d8458b3c47920e79a4e96c2be935e3ae586a4c76\_90_alu for cells of type $alu.
Using template $paramod$6c81291721330265e6c07b74fdf28bc634f0db8b\_80_rs_alu for cells of type $alu.
  add \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [5:0] (6 bits, unsigned)
  sub \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [5:0] (6 bits, unsigned)
  add 7'1000000 (7 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  add \i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_wptr [5:0] (6 bits, unsigned)
  sub \i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_rptr [5:0] (6 bits, unsigned)
  add 7'1000000 (7 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
Using template $paramod$788c3d57e5abb3a3f89aea6d4acd665be37f4e9b\_90_alu for cells of type $alu.
  add \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [5:0] (6 bits, unsigned)
  sub \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [5:0] (6 bits, unsigned)
  add 7'1000000 (7 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000111 for cells of type $lcu.
Using template $paramod$dbcdc7e8aa1a4080cea2deda6fdc8772064f4d90\_90_alu for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000100000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010100 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001001 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000011111 for cells of type $lcu.
No more expansions possible.
<suppressed ~3792 debug messages>

yosys> stat

3.26. Printing statistics.

=== i2c ===

   Number of wires:               4848
   Number of wire bits:          45131
   Number of public wires:        2529
   Number of public wire bits:    8369
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               8313
     $_AND_                        840
     $_DFFE_PN0P_                  149
     $_DFFE_PN1P_                   23
     $_DFF_PN0_                    123
     $_DFF_PN1_                     14
     $_MUX_                       4541
     $_NOT_                        436
     $_OR_                         795
     $_XOR_                       1356
     $mem_v2                         8
     adder_carry                    28


yosys> opt

3.27. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.
<suppressed ~4594 debug messages>

yosys> opt_merge -nomux

3.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
<suppressed ~2235 debug messages>
Removed a total of 745 cells.

yosys> opt_muxtree

3.27.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.27.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c.
Performed a total of 0 changes.

yosys> opt_merge

3.27.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
Removed a total of 0 cells.

yosys> opt_dff

3.27.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:262:slice$9904 ($_DFF_PN0_) from module i2c (D = \gen_alert_tx[0].u_prim_alert_sender.state_d [2], Q = \gen_alert_tx[0].u_prim_alert_sender.state_q [2]).
Adding EN signal on $auto$ff.cc:262:slice$9902 ($_DFF_PN0_) from module i2c (D = \gen_alert_tx[0].u_prim_alert_sender.state_d [0], Q = \gen_alert_tx[0].u_prim_alert_sender.state_q [0]).
Adding EN signal on $auto$ff.cc:262:slice$9903 ($_DFF_PN0_) from module i2c (D = \gen_alert_tx[0].u_prim_alert_sender.state_d [1], Q = \gen_alert_tx[0].u_prim_alert_sender.state_q [1]).

yosys> opt_clean

3.27.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c..
Removed 144 unused cells and 1506 unused wires.
<suppressed ~145 debug messages>

yosys> opt_expr

3.27.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.
<suppressed ~56 debug messages>

3.27.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.27.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.27.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c.
Performed a total of 0 changes.

yosys> opt_merge

3.27.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
<suppressed ~78 debug messages>
Removed a total of 26 cells.

yosys> opt_dff

3.27.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:262:slice$9891 ($_DFF_PN0_) from module i2c (D = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_d [1], Q = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_q [1]).
Adding EN signal on $auto$ff.cc:262:slice$9890 ($_DFF_PN0_) from module i2c (D = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_d [0], Q = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_q [0]).
Adding EN signal on $auto$ff.cc:262:slice$9837 ($_DFF_PN0_) from module i2c (D = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.gen_async.state_d [1], Q = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.gen_async.state_q [1]).
Adding EN signal on $auto$ff.cc:262:slice$9836 ($_DFF_PN0_) from module i2c (D = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.gen_async.state_d [0], Q = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.gen_async.state_q [0]).
Adding EN signal on $auto$ff.cc:262:slice$14442 ($_DFF_PN0_) from module i2c (D = \i2c_core.u_i2c_fsm.state_d [5], Q = \i2c_core.u_i2c_fsm.state_q [5]).
Adding EN signal on $auto$ff.cc:262:slice$14441 ($_DFF_PN0_) from module i2c (D = \i2c_core.u_i2c_fsm.state_d [4], Q = \i2c_core.u_i2c_fsm.state_q [4]).
Adding EN signal on $auto$ff.cc:262:slice$14440 ($_DFF_PN0_) from module i2c (D = \i2c_core.u_i2c_fsm.state_d [3], Q = \i2c_core.u_i2c_fsm.state_q [3]).
Adding EN signal on $auto$ff.cc:262:slice$14439 ($_DFF_PN0_) from module i2c (D = \i2c_core.u_i2c_fsm.state_d [2], Q = \i2c_core.u_i2c_fsm.state_q [2]).
Adding EN signal on $auto$ff.cc:262:slice$14438 ($_DFF_PN0_) from module i2c (D = \i2c_core.u_i2c_fsm.state_d [1], Q = \i2c_core.u_i2c_fsm.state_q [1]).
Adding EN signal on $auto$ff.cc:262:slice$14437 ($_DFF_PN0_) from module i2c (D = \i2c_core.u_i2c_fsm.state_d [0], Q = \i2c_core.u_i2c_fsm.state_q [0]).

yosys> opt_clean

3.27.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c..
Removed 0 unused cells and 120 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.27.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.
<suppressed ~522 debug messages>

3.27.16. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.27.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.27.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c.
Performed a total of 0 changes.

yosys> opt_merge

3.27.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
<suppressed ~1977 debug messages>
Removed a total of 659 cells.

yosys> opt_dff

3.27.20. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.27.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c..
Removed 0 unused cells and 494 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.27.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.

3.27.23. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.27.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.27.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c.
Performed a total of 0 changes.

yosys> opt_merge

3.27.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
Removed a total of 0 cells.

yosys> opt_dff

3.27.27. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.27.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c..

yosys> opt_expr

3.27.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.

3.27.30. Finished OPT passes. (There is nothing left to do.)

yosys> opt -fast -full

3.28. Executing OPT pass (performing simple optimizations).

yosys> opt_expr -full

3.28.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.
<suppressed ~525 debug messages>

yosys> opt_merge

3.28.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
<suppressed ~24 debug messages>
Removed a total of 8 cells.

yosys> opt_dff

3.28.3. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.28.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c..
Removed 0 unused cells and 28 unused wires.
<suppressed ~1 debug messages>

3.28.5. Finished fast OPT passes.

yosys> memory_map

3.29. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory $auto$memory_bmux2rom.cc:63:execute$7945 in module \i2c:
  created 64 $dff cells and 0 static cells of width 1.
  read interface: 0 $dff and 63 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $auto$memory_bmux2rom.cc:63:execute$7948 in module \i2c:
  created 64 $dff cells and 0 static cells of width 1.
  read interface: 0 $dff and 63 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $auto$memory_bmux2rom.cc:63:execute$7951 in module \i2c:
  created 64 $dff cells and 0 static cells of width 1.
  read interface: 0 $dff and 63 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $auto$memory_bmux2rom.cc:63:execute$7954 in module \i2c:
  created 32 $dff cells and 0 static cells of width 1.
  read interface: 0 $dff and 31 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $auto$memory_bmux2rom.cc:63:execute$7957 in module \i2c:
  created 64 $dff cells and 0 static cells of width 1.
  read interface: 0 $dff and 63 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $auto$memory_bmux2rom.cc:63:execute$7960 in module \i2c:
  created 16 $dff cells and 0 static cells of width 20.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage in module \i2c:
  created 64 $dff cells and 0 static cells of width 10.
  read interface: 0 $dff and 63 $mux cells.
  write interface: 64 write mux blocks.
Mapping memory \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage in module \i2c:
  created 64 $dff cells and 0 static cells of width 8.
  read interface: 0 $dff and 63 $mux cells.
  write interface: 64 write mux blocks.

yosys> opt -full

3.30. Executing OPT pass (performing simple optimizations).

yosys> opt_expr -full

3.30.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.
<suppressed ~39 debug messages>

yosys> opt_merge -nomux

3.30.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

yosys> opt_muxtree

3.30.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~136 debug messages>

yosys> opt_reduce -full

3.30.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c.
Performed a total of 0 changes.

yosys> opt_merge

3.30.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
Removed a total of 0 cells.

yosys> opt_share

3.30.6. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$14453 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$17457
        $auto$simplemap.cc:86:simplemap_bitop$15311

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$14603 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$17429
        $auto$simplemap.cc:86:simplemap_bitop$15343

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$14743 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$16872
        $auto$simplemap.cc:86:simplemap_bitop$15261

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$14915 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$17054
        $auto$simplemap.cc:86:simplemap_bitop$15286

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$9875 in front of them:
        $auto$simplemap.cc:278:simplemap_mux$9859
        $auto$simplemap.cc:278:simplemap_mux$9855

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$9880 in front of them:
        $auto$simplemap.cc:278:simplemap_mux$9860
        $auto$simplemap.cc:278:simplemap_mux$9856


yosys> opt_dff

3.30.7. Executing OPT_DFF pass (perform DFF optimizations).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7945[0]$20478 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7945[1]$20480 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7945[2]$20482 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7945[3]$20484 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7945[4]$20486 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7945[5]$20488 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7945[6]$20490 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7945[7]$20492 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7945[8]$20494 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7945[9]$20496 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7945[10]$20498 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7945[11]$20500 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7945[12]$20502 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7945[13]$20504 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7945[14]$20506 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7945[15]$20508 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7945[16]$20510 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7945[17]$20512 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7945[18]$20514 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7945[19]$20516 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7945[20]$20518 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7945[21]$20520 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7945[22]$20522 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7945[23]$20524 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7945[24]$20526 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7945[25]$20528 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7945[26]$20530 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7945[27]$20532 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7945[28]$20534 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7945[29]$20536 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7945[30]$20538 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7945[31]$20540 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7945[32]$20542 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7945[33]$20544 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7945[34]$20546 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7945[35]$20548 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7945[36]$20550 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7945[37]$20552 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7945[38]$20554 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7945[39]$20556 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7945[40]$20558 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7945[41]$20560 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7945[42]$20562 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7945[43]$20564 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7945[44]$20566 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7945[45]$20568 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7945[46]$20570 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7945[47]$20572 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7945[48]$20574 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7945[49]$20576 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7945[50]$20578 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7945[51]$20580 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7945[52]$20582 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7945[53]$20584 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7945[54]$20586 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7945[55]$20588 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7945[56]$20590 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7945[57]$20592 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7945[58]$20594 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7945[59]$20596 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7945[60]$20598 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7945[61]$20600 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7945[62]$20602 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7945[63]$20604 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7948[0]$20795 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7948[1]$20797 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7948[2]$20799 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7948[3]$20801 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7948[4]$20803 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7948[5]$20805 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7948[6]$20807 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7948[7]$20809 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7948[8]$20811 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7948[9]$20813 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7948[10]$20815 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7948[11]$20817 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7948[12]$20819 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7948[13]$20821 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7948[14]$20823 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7948[15]$20825 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7948[16]$20827 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7948[17]$20829 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7948[18]$20831 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7948[19]$20833 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7948[20]$20835 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7948[21]$20837 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7948[22]$20839 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7948[23]$20841 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7948[24]$20843 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7948[25]$20845 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7948[26]$20847 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7948[27]$20849 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7948[28]$20851 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7948[29]$20853 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7948[30]$20855 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7948[31]$20857 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7948[32]$20859 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7948[33]$20861 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7948[34]$20863 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7948[35]$20865 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7948[36]$20867 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7948[37]$20869 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7948[38]$20871 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7948[39]$20873 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7948[40]$20875 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7948[41]$20877 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7948[42]$20879 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7948[43]$20881 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7948[44]$20883 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7948[45]$20885 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7948[46]$20887 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7948[47]$20889 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7948[48]$20891 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7948[49]$20893 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7948[50]$20895 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7948[51]$20897 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7948[52]$20899 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7948[53]$20901 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7948[54]$20903 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7948[55]$20905 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7948[56]$20907 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7948[57]$20909 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7948[58]$20911 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7948[59]$20913 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7948[60]$20915 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7948[61]$20917 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7948[62]$20919 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7948[63]$20921 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7951[0]$21112 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7951[1]$21114 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7951[2]$21116 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7951[3]$21118 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7951[4]$21120 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7951[5]$21122 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7951[6]$21124 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7951[7]$21126 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7951[8]$21128 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7951[9]$21130 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7951[10]$21132 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7951[11]$21134 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7951[12]$21136 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7951[13]$21138 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7951[14]$21140 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7951[15]$21142 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7951[16]$21144 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7951[17]$21146 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7951[18]$21148 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7951[19]$21150 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7951[20]$21152 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7951[21]$21154 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7951[22]$21156 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7951[23]$21158 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7951[24]$21160 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7951[25]$21162 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7951[26]$21164 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7951[27]$21166 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7951[28]$21168 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7951[29]$21170 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7951[30]$21172 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7951[31]$21174 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7951[32]$21176 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7951[33]$21178 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7951[34]$21180 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7951[35]$21182 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7951[36]$21184 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7951[37]$21186 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7951[38]$21188 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7951[39]$21190 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7951[40]$21192 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7951[41]$21194 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7951[42]$21196 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7951[43]$21198 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7951[44]$21200 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7951[45]$21202 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7951[46]$21204 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7951[47]$21206 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7951[48]$21208 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7951[49]$21210 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7951[50]$21212 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7951[51]$21214 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7951[52]$21216 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7951[53]$21218 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7951[54]$21220 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7951[55]$21222 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7951[56]$21224 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7951[57]$21226 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7951[58]$21228 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7951[59]$21230 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7951[60]$21232 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7951[61]$21234 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7951[62]$21236 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7951[63]$21238 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7954[0]$21429 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7954[1]$21431 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7954[2]$21433 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7954[3]$21435 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7954[4]$21437 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7954[5]$21439 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7954[6]$21441 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7954[7]$21443 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7954[8]$21445 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7954[9]$21447 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7954[10]$21449 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7954[11]$21451 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7954[12]$21453 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7954[13]$21455 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7954[14]$21457 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7954[15]$21459 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7954[16]$21461 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7954[17]$21463 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7954[18]$21465 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7954[19]$21467 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7954[20]$21469 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7954[21]$21471 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7954[22]$21473 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7954[23]$21475 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7954[24]$21477 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7954[25]$21479 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7954[26]$21481 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7954[27]$21483 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7954[28]$21485 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7954[29]$21487 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7954[30]$21489 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7954[31]$21491 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7957[0]$21586 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7957[1]$21588 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7957[2]$21590 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7957[3]$21592 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7957[4]$21594 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7957[5]$21596 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7957[6]$21598 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7957[7]$21600 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7957[8]$21602 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7957[9]$21604 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7957[10]$21606 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7957[11]$21608 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7957[12]$21610 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7957[13]$21612 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7957[14]$21614 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7957[15]$21616 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7957[16]$21618 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7957[17]$21620 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7957[18]$21622 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7957[19]$21624 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7957[20]$21626 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7957[21]$21628 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7957[22]$21630 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7957[23]$21632 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7957[24]$21634 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7957[25]$21636 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7957[26]$21638 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7957[27]$21640 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7957[28]$21642 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7957[29]$21644 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7957[30]$21646 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7957[31]$21648 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7957[32]$21650 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7957[33]$21652 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7957[34]$21654 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7957[35]$21656 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7957[36]$21658 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7957[37]$21660 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7957[38]$21662 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7957[39]$21664 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7957[40]$21666 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7957[41]$21668 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7957[42]$21670 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7957[43]$21672 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7957[44]$21674 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7957[45]$21676 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7957[46]$21678 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7957[47]$21680 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7957[48]$21682 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7957[49]$21684 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7957[50]$21686 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7957[51]$21688 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7957[52]$21690 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7957[53]$21692 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7957[54]$21694 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7957[55]$21696 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7957[56]$21698 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7957[57]$21700 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7957[58]$21702 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7957[59]$21704 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7957[60]$21706 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7957[61]$21708 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7957[62]$21710 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7957[63]$21712 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7960[0]$21903 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7960[1]$21905 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7960[2]$21907 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7960[3]$21909 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7960[4]$21911 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7960[5]$21913 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7960[6]$21915 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7960[7]$21917 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7960[8]$21919 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7960[9]$21921 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7960[10]$21923 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7960[11]$21925 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7960[12]$21927 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7960[13]$21929 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7960[14]$21931 ($dff) from module i2c (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$7960[15]$21933 ($dff) from module i2c (removing D path).

yosys> opt_clean

3.30.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c..
Removed 0 unused cells and 1184 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr -full

3.30.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.
<suppressed ~275 debug messages>

3.30.10. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.30.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~141 debug messages>

yosys> opt_reduce -full

3.30.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c.
    Consolidated identical input bits for $mux cell $memory$auto$memory_bmux2rom.cc:63:execute$7960$rdmux[0][2][2]$21950:
      Old ports: A=20'00000000000000000000, B=20'00000000000000000001, Y=$memory$auto$memory_bmux2rom.cc:63:execute$7960$rdmux[0][1][1]$a$21942
      New ports: A=1'0, B=1'1, Y=$memory$auto$memory_bmux2rom.cc:63:execute$7960$rdmux[0][1][1]$a$21942 [0]
      New connections: $memory$auto$memory_bmux2rom.cc:63:execute$7960$rdmux[0][1][1]$a$21942 [19:1] = 19'0000000000000000000
  Optimizing cells in module \i2c.
    Consolidated identical input bits for $mux cell $memory$auto$memory_bmux2rom.cc:63:execute$7960$rdmux[0][1][1]$21941:
      Old ports: A=$memory$auto$memory_bmux2rom.cc:63:execute$7960$rdmux[0][1][1]$a$21942, B=20'00000000000000000001, Y=$memory$auto$memory_bmux2rom.cc:63:execute$7960$rdmux[0][0][0]$b$21937
      New ports: A=$memory$auto$memory_bmux2rom.cc:63:execute$7960$rdmux[0][1][1]$a$21942 [0], B=1'1, Y=$memory$auto$memory_bmux2rom.cc:63:execute$7960$rdmux[0][0][0]$b$21937 [0]
      New connections: $memory$auto$memory_bmux2rom.cc:63:execute$7960$rdmux[0][0][0]$b$21937 [19:1] = 19'0000000000000000000
  Optimizing cells in module \i2c.
    Consolidated identical input bits for $mux cell $memory$auto$memory_bmux2rom.cc:63:execute$7960$rdmux[0][0][0]$21935:
      Old ports: A=20'00000000000000000000, B=$memory$auto$memory_bmux2rom.cc:63:execute$7960$rdmux[0][0][0]$b$21937, Y=$flatten\i2c_core.\u_i2c_fsm.$verific$n468$2366
      New ports: A=1'0, B=$memory$auto$memory_bmux2rom.cc:63:execute$7960$rdmux[0][0][0]$b$21937 [0], Y=$flatten\i2c_core.\u_i2c_fsm.$verific$n468$2366 [0]
      New connections: $flatten\i2c_core.\u_i2c_fsm.$verific$n468$2366 [19:1] = 19'0000000000000000000
  Optimizing cells in module \i2c.
Performed a total of 3 changes.

yosys> opt_merge

3.30.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

yosys> opt_share

3.30.14. Executing OPT_SHARE pass.

yosys> opt_dff

3.30.15. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[9]$22771 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[9]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[8]$22769 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[8]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[7]$22767 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[7]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[6]$22765 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[6]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[63]$22879 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[63]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[62]$22877 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[62]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[61]$22875 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[61]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[60]$22873 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[60]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[5]$22763 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[5]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[59]$22871 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[59]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[58]$22869 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[58]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[57]$22867 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[57]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[56]$22865 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[56]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[55]$22863 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[55]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[54]$22861 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[54]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[53]$22859 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[53]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[52]$22857 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[52]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[51]$22855 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[51]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[50]$22853 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[50]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[4]$22761 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[4]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[49]$22851 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[49]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[48]$22849 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[48]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[47]$22847 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[47]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[46]$22845 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[46]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[45]$22843 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[45]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[44]$22841 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[44]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[43]$22839 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[43]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[42]$22837 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[42]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[41]$22835 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[41]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[40]$22833 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[40]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[3]$22759 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[3]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[39]$22831 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[39]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[38]$22829 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[38]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[37]$22827 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[37]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[36]$22825 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[36]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[35]$22823 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[35]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[34]$22821 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[34]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[33]$22819 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[33]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[32]$22817 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[32]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[31]$22815 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[31]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[30]$22813 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[30]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[2]$22757 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[2]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[29]$22811 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[29]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[28]$22809 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[28]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[27]$22807 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[27]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[26]$22805 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[26]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[25]$22803 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[25]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[24]$22801 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[24]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[23]$22799 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[23]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[22]$22797 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[22]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[21]$22795 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[21]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[20]$22793 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[20]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[1]$22755 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[1]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[19]$22791 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[19]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[18]$22789 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[18]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[17]$22787 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[17]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[16]$22785 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[16]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[15]$22783 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[15]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[14]$22781 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[14]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[13]$22779 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[13]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[12]$22777 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[12]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[11]$22775 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[11]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[10]$22773 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[10]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[0]$22753 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[9]$21998 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[9]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[8]$21996 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[8]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[7]$21994 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[7]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[6]$21992 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[6]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[63]$22106 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[63]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[62]$22104 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[62]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[61]$22102 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[61]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[60]$22100 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[60]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[5]$21990 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[5]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[59]$22098 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[59]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[58]$22096 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[58]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[57]$22094 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[57]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[56]$22092 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[56]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[55]$22090 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[55]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[54]$22088 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[54]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[53]$22086 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[53]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[52]$22084 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[52]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[51]$22082 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[51]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[50]$22080 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[50]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[4]$21988 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[4]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[49]$22078 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[49]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[48]$22076 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[48]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[47]$22074 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[47]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[46]$22072 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[46]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[45]$22070 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[45]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[44]$22068 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[44]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[43]$22066 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[43]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[42]$22064 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[42]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[41]$22062 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[41]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[40]$22060 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[40]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[3]$21986 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[3]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[39]$22058 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[39]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[38]$22056 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[38]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[37]$22054 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[37]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[36]$22052 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[36]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[35]$22050 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[35]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[34]$22048 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[34]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[33]$22046 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[33]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[32]$22044 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[32]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[31]$22042 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[31]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[30]$22040 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[30]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[2]$21984 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[2]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[29]$22038 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[29]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[28]$22036 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[28]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[27]$22034 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[27]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[26]$22032 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[26]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[25]$22030 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[25]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[24]$22028 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[24]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[23]$22026 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[23]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[22]$22024 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[22]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[21]$22022 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[21]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[20]$22020 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[20]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[1]$21982 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[1]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[19]$22018 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[19]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[18]$22016 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[18]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[17]$22014 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[17]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[16]$22012 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[16]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[15]$22010 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[15]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[14]$22008 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[14]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[13]$22006 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[13]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[12]$22004 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[12]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[11]$22002 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[11]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[10]$22000 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[10]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[0]$21980 ($dff) from module i2c (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[0]).

yosys> opt_clean

3.30.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c..
Removed 135 unused cells and 399 unused wires.
<suppressed ~136 debug messages>

yosys> opt_expr -full

3.30.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.
<suppressed ~14 debug messages>

3.30.18. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.30.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~15 debug messages>

yosys> opt_reduce -full

3.30.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c.
Performed a total of 0 changes.

yosys> opt_merge

3.30.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
Removed a total of 0 cells.

yosys> opt_share

3.30.22. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $mux $memory$auto$memory_bmux2rom.cc:63:execute$7948$rdmux[0][3][5]$20959 in front of them:
        $memory$auto$memory_bmux2rom.cc:63:execute$7948$rdmux[0][4][11]$21001
        $memory$auto$memory_bmux2rom.cc:63:execute$7948$rdmux[0][4][10]$20998


yosys> opt_dff

3.30.23. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.30.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr -full

3.30.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.
<suppressed ~1 debug messages>

3.30.26. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.30.27. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~15 debug messages>

yosys> opt_reduce -full

3.30.28. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c.
Performed a total of 0 changes.

yosys> opt_merge

3.30.29. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
Removed a total of 0 cells.

yosys> opt_share

3.30.30. Executing OPT_SHARE pass.

yosys> opt_dff

3.30.31. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.30.32. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr -full

3.30.33. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.

3.30.34. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.30.35. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~15 debug messages>

yosys> opt_reduce -full

3.30.36. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c.
Performed a total of 0 changes.

yosys> opt_merge

3.30.37. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
Removed a total of 0 cells.

yosys> opt_share

3.30.38. Executing OPT_SHARE pass.

yosys> opt_dff

3.30.39. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.30.40. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c..

yosys> opt_expr -full

3.30.41. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.

3.30.42. Finished OPT passes. (There is nothing left to do.)

yosys> techmap -map +/techmap.v

3.31. Executing TECHMAP pass (map to technology primitives).

3.31.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.31.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $dffe.
No more expansions possible.
<suppressed ~674 debug messages>

yosys> opt -sat

3.32. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.

yosys> opt_merge -nomux

3.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
<suppressed ~57 debug messages>
Removed a total of 19 cells.

yosys> opt_muxtree

3.32.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.32.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c.
Performed a total of 0 changes.

yosys> opt_merge

3.32.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.32.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.32.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c..
Removed 0 unused cells and 19 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.32.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.

3.32.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.32.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.32.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c.
Performed a total of 0 changes.

yosys> opt_merge

3.32.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.32.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.32.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c..

yosys> opt_expr

3.32.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.

3.32.16. Finished OPT passes. (There is nothing left to do.)

yosys> abc -dff

3.33. Executing ABC pass (technology mapping using ABC).

3.33.1. Summary of detected clock domains:
  74 cells in clk=\clk_i, en=\i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=\i2c_core.intr_hw_tx_overflow.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$7763, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=\i2c_core.intr_hw_fmt_overflow.new_event, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_i, en=\i2c_core.intr_hw_rx_overflow.new_event, arst=!\rst_ni, srst={ }
  6 cells in clk=\clk_i, en=\i2c_core.intr_hw_acq_overflow.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=\i2c_core.intr_hw_nak.new_event, arst=!\rst_ni, srst={ }
  39 cells in clk=\clk_i, en=\i2c_core.intr_hw_host_timeout.new_event, arst=!\rst_ni, srst={ }
  6 cells in clk=\clk_i, en=\i2c_core.intr_hw_rx_watermark.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=\i2c_core.intr_hw_scl_interference.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=\i2c_core.intr_hw_sda_unstable.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=\i2c_core.intr_hw_sda_interference.new_event, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=\i2c_core.intr_hw_stretch_timeout.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=\i2c_core.intr_hw_trans_complete.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=\i2c_core.intr_hw_tx_empty.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=\i2c_core.intr_hw_tx_nonempty.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=\i2c_core.intr_hw_ack_stop.new_event, arst=!\rst_ni, srst={ }
  257 cells in clk=\clk_i, en=\u_reg.intg_err, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=\i2c_core.intr_hw_fmt_watermark.new_event, arst=!\rst_ni, srst={ }
  32 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[29][0][0]$y$22532, arst={ }, srst={ }
  23 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[39][0][0]$y$22598, arst={ }, srst={ }
  23 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[14][0][0]$y$22434, arst={ }, srst={ }
  24 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[50][0][0]$y$22670, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[51][0][0]$y$22676, arst={ }, srst={ }
  23 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[52][0][0]$y$22682, arst={ }, srst={ }
  27 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[12][0][0]$y$23195, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[13][0][0]$y$23201, arst={ }, srst={ }
  19 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[14][0][0]$y$23207, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[11][0][0]$y$23189, arst={ }, srst={ }
  19 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[6][0][0]$y$23153, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[7][0][0]$y$23161, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[59][0][0]$y$23499, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[63][0][0]$y$23523, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[53][0][0]$y$22688, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[54][0][0]$y$22694, arst={ }, srst={ }
  19 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[8][0][0]$y$23171, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[0][0][0]$y$23093, arst={ }, srst={ }
  11 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[10][0][0]$y$23183, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[9][0][0]$y$22404, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[55][0][0]$y$22700, arst={ }, srst={ }
  19 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[39][0][0]$y$23371, arst={ }, srst={ }
  19 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[49][0][0]$y$23437, arst={ }, srst={ }
  19 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[19][0][0]$y$23243, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[29][0][0]$y$23305, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[58][0][0]$y$22720, arst={ }, srst={ }
  23 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[5][0][0]$y$22370, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[60][0][0]$y$22732, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[62][0][0]$y$22744, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[59][0][0]$y$22726, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[18][0][0]$y$23237, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[15][0][0]$y$23213, arst={ }, srst={ }
  23 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[20][0][0]$y$22476, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[9][0][0]$y$23177, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[57][0][0]$y$22714, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[31][0][0]$y$22544, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[12][0][0]$y$22422, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[41][0][0]$y$22612, arst={ }, srst={ }
  23 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[16][0][0]$y$22452, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[16][0][0]$y$23225, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[17][0][0]$y$23231, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[1][0][0]$y$23103, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[27][0][0]$y$23293, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[28][0][0]$y$23299, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[26][0][0]$y$23287, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[20][0][0]$y$23249, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[21][0][0]$y$23255, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[22][0][0]$y$23261, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[23][0][0]$y$23267, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[24][0][0]$y$23275, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[25][0][0]$y$23281, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[2][0][0]$y$23115, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[30][0][0]$y$23311, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[31][0][0]$y$23317, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[32][0][0]$y$23329, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[35][0][0]$y$23347, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[37][0][0]$y$23359, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[38][0][0]$y$23365, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[33][0][0]$y$23335, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[34][0][0]$y$23341, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[3][0][0]$y$23123, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[40][0][0]$y$23379, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[36][0][0]$y$23353, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[42][0][0]$y$23391, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[43][0][0]$y$23397, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[46][0][0]$y$23415, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[47][0][0]$y$23421, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[48][0][0]$y$23431, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[4][0][0]$y$23135, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[51][0][0]$y$23449, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[52][0][0]$y$23455, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[56][0][0]$y$23481, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[57][0][0]$y$23487, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[44][0][0]$y$23403, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[45][0][0]$y$23409, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[53][0][0]$y$23461, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[54][0][0]$y$23467, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[58][0][0]$y$23493, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[5][0][0]$y$23143, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[41][0][0]$y$23385, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[50][0][0]$y$23443, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[55][0][0]$y$23473, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[61][0][0]$y$23511, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[62][0][0]$y$23517, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[60][0][0]$y$23505, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[13][0][0]$y$22428, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$22320, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[10][0][0]$y$22410, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[15][0][0]$y$22440, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[11][0][0]$y$22416, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[63][0][0]$y$22750, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[49][0][0]$y$22664, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[3][0][0]$y$22350, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[32][0][0]$y$22556, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[37][0][0]$y$22586, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[33][0][0]$y$22562, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[34][0][0]$y$22568, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[38][0][0]$y$22592, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[35][0][0]$y$22574, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[40][0][0]$y$22606, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[36][0][0]$y$22580, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[42][0][0]$y$22618, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[43][0][0]$y$22624, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[47][0][0]$y$22648, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[44][0][0]$y$22630, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[4][0][0]$y$22362, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[45][0][0]$y$22636, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[48][0][0]$y$22658, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[46][0][0]$y$22642, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[25][0][0]$y$22508, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[24][0][0]$y$22502, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[23][0][0]$y$22494, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[22][0][0]$y$22488, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[26][0][0]$y$22514, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[2][0][0]$y$22342, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[30][0][0]$y$22538, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[27][0][0]$y$22520, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[28][0][0]$y$22526, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[17][0][0]$y$22458, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[56][0][0]$y$22708, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[21][0][0]$y$22482, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[18][0][0]$y$22464, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$22330, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[8][0][0]$y$22398, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[61][0][0]$y$22738, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[7][0][0]$y$22388, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[19][0][0]$y$22470, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[6][0][0]$y$22380, arst={ }, srst={ }
  184 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$19970, arst=!\rst_ni, srst={ }
  156 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$19781, arst=!\rst_ni, srst={ }
  140 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$19505, arst=!\rst_ni, srst={ }
  114 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$19246, arst=!\rst_ni, srst={ }
  90 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$18907, arst=!\rst_ni, srst={ }
  68 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$18654, arst=!\rst_ni, srst={ }
  22 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$18371, arst=!\rst_ni, srst={ }
  28 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$18291, arst=!\rst_ni, srst={ }
  27 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$18146, arst=!\rst_ni, srst={ }
  41 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$18163, arst=!\rst_ni, srst={ }
  88 cells in clk=\clk_i, en=\i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  53 cells in clk=\clk_i, en=\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  179 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$7788, arst=!\rst_ni, srst={ }
  305 cells in clk=\clk_i, en=\i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  80 cells in clk=\clk_i, en=\i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  40 cells in clk=\clk_i, en=\i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  500 cells in clk=\clk_i, en=\u_reg.u_reg_if.a_ack, arst=!\rst_ni, srst={ }
  359 cells in clk=\clk_i, en=\i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  25 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$7793, arst=!\rst_ni, srst={ }
  60 cells in clk=\clk_i, en=\i2c_core.u_i2c_fsm.byte_decr, arst=!\rst_ni, srst={ }
  12 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7806, arst=!\rst_ni, srst={ }
  59 cells in clk=\clk_i, en=\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  43 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7803, arst=!\rst_ni, srst={ }
  16 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$7812, arst=!\rst_ni, srst={ }
  3 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$7796, arst=!\rst_ni, srst={ }
  13 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$7815, arst=!\rst_ni, srst={ }
  728 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }

3.33.2. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 67 gates and 83 wires to a netlist network with 16 inputs and 24 outputs.

3.33.2.1. Executing ABC.

3.33.3. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \i2c_core.intr_hw_tx_overflow.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 10 wires to a netlist network with 4 inputs and 2 outputs.

3.33.3.1. Executing ABC.

3.33.4. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$7763, asynchronously reset by !\rst_ni
Extracted 5 gates and 7 wires to a netlist network with 2 inputs and 4 outputs.

3.33.4.1. Executing ABC.

3.33.5. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \i2c_core.intr_hw_fmt_overflow.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 10 wires to a netlist network with 4 inputs and 2 outputs.

3.33.5.1. Executing ABC.

3.33.6. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \i2c_core.intr_hw_rx_overflow.new_event, asynchronously reset by !\rst_ni
Extracted 7 gates and 13 wires to a netlist network with 5 inputs and 3 outputs.

3.33.6.1. Executing ABC.

3.33.7. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \i2c_core.intr_hw_acq_overflow.new_event, asynchronously reset by !\rst_ni
Extracted 6 gates and 12 wires to a netlist network with 5 inputs and 2 outputs.

3.33.7.1. Executing ABC.

3.33.8. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \i2c_core.intr_hw_nak.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 10 wires to a netlist network with 4 inputs and 2 outputs.

3.33.8.1. Executing ABC.

3.33.9. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \i2c_core.intr_hw_host_timeout.new_event, asynchronously reset by !\rst_ni
Extracted 39 gates and 76 wires to a netlist network with 36 inputs and 2 outputs.

3.33.9.1. Executing ABC.

3.33.10. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \i2c_core.intr_hw_rx_watermark.new_event, asynchronously reset by !\rst_ni
Extracted 6 gates and 12 wires to a netlist network with 5 inputs and 2 outputs.

3.33.10.1. Executing ABC.

3.33.11. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \i2c_core.intr_hw_scl_interference.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 10 wires to a netlist network with 4 inputs and 2 outputs.

3.33.11.1. Executing ABC.

3.33.12. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \i2c_core.intr_hw_sda_unstable.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 10 wires to a netlist network with 4 inputs and 2 outputs.

3.33.12.1. Executing ABC.

3.33.13. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \i2c_core.intr_hw_sda_interference.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 10 wires to a netlist network with 4 inputs and 2 outputs.

3.33.13.1. Executing ABC.

3.33.14. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \i2c_core.intr_hw_stretch_timeout.new_event, asynchronously reset by !\rst_ni
Extracted 10 gates and 19 wires to a netlist network with 8 inputs and 6 outputs.

3.33.14.1. Executing ABC.

3.33.15. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \i2c_core.intr_hw_trans_complete.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 10 wires to a netlist network with 4 inputs and 2 outputs.

3.33.15.1. Executing ABC.

3.33.16. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \i2c_core.intr_hw_tx_empty.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 10 wires to a netlist network with 4 inputs and 2 outputs.

3.33.16.1. Executing ABC.

3.33.17. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \i2c_core.intr_hw_tx_nonempty.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 10 wires to a netlist network with 4 inputs and 2 outputs.

3.33.17.1. Executing ABC.

3.33.18. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \i2c_core.intr_hw_ack_stop.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 10 wires to a netlist network with 4 inputs and 2 outputs.

3.33.18.1. Executing ABC.

3.33.19. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.intg_err, asynchronously reset by !\rst_ni
Extracted 257 gates and 348 wires to a netlist network with 90 inputs and 2 outputs.

3.33.19.1. Executing ABC.

3.33.20. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \i2c_core.intr_hw_fmt_watermark.new_event, asynchronously reset by !\rst_ni
Extracted 10 gates and 20 wires to a netlist network with 9 inputs and 5 outputs.

3.33.20.1. Executing ABC.

3.33.21. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[29][0][0]$y$22532
Extracted 32 gates and 66 wires to a netlist network with 34 inputs and 21 outputs.

3.33.21.1. Executing ABC.

3.33.22. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[39][0][0]$y$22598
Extracted 23 gates and 48 wires to a netlist network with 25 inputs and 12 outputs.

3.33.22.1. Executing ABC.

3.33.23. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[14][0][0]$y$22434
Extracted 23 gates and 48 wires to a netlist network with 25 inputs and 12 outputs.

3.33.23.1. Executing ABC.

3.33.24. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[50][0][0]$y$22670
Extracted 24 gates and 50 wires to a netlist network with 26 inputs and 13 outputs.

3.33.24.1. Executing ABC.

3.33.25. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[51][0][0]$y$22676
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.33.25.1. Executing ABC.

3.33.26. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[52][0][0]$y$22682
Extracted 23 gates and 48 wires to a netlist network with 25 inputs and 12 outputs.

3.33.26.1. Executing ABC.

3.33.27. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[12][0][0]$y$23195
Extracted 27 gates and 50 wires to a netlist network with 22 inputs and 18 outputs.

3.33.27.1. Executing ABC.

3.33.28. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[13][0][0]$y$23201
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.33.28.1. Executing ABC.

3.33.29. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[14][0][0]$y$23207
Extracted 19 gates and 40 wires to a netlist network with 21 inputs and 10 outputs.

3.33.29.1. Executing ABC.

3.33.30. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[11][0][0]$y$23189
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.33.30.1. Executing ABC.

3.33.31. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[6][0][0]$y$23153
Extracted 19 gates and 40 wires to a netlist network with 21 inputs and 10 outputs.

3.33.31.1. Executing ABC.

3.33.32. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[7][0][0]$y$23161
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.33.32.1. Executing ABC.

3.33.33. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[59][0][0]$y$23499
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.33.33.1. Executing ABC.

3.33.34. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[63][0][0]$y$23523
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.33.34.1. Executing ABC.

3.33.35. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[53][0][0]$y$22688
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.33.35.1. Executing ABC.

3.33.36. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[54][0][0]$y$22694
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.33.36.1. Executing ABC.

3.33.37. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[8][0][0]$y$23171
Extracted 19 gates and 40 wires to a netlist network with 21 inputs and 10 outputs.

3.33.37.1. Executing ABC.

3.33.38. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[0][0][0]$y$23093
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.33.38.1. Executing ABC.

3.33.39. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[10][0][0]$y$23183
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 10 outputs.

3.33.39.1. Executing ABC.

3.33.40. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[9][0][0]$y$22404
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.33.40.1. Executing ABC.

3.33.41. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[55][0][0]$y$22700
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.33.41.1. Executing ABC.

3.33.42. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[39][0][0]$y$23371
Extracted 19 gates and 40 wires to a netlist network with 21 inputs and 10 outputs.

3.33.42.1. Executing ABC.

3.33.43. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[49][0][0]$y$23437
Extracted 19 gates and 40 wires to a netlist network with 21 inputs and 10 outputs.

3.33.43.1. Executing ABC.

3.33.44. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[19][0][0]$y$23243
Extracted 19 gates and 40 wires to a netlist network with 21 inputs and 10 outputs.

3.33.44.1. Executing ABC.

3.33.45. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[29][0][0]$y$23305
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.33.45.1. Executing ABC.

3.33.46. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[58][0][0]$y$22720
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.33.46.1. Executing ABC.

3.33.47. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[5][0][0]$y$22370
Extracted 23 gates and 48 wires to a netlist network with 25 inputs and 12 outputs.

3.33.47.1. Executing ABC.

3.33.48. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[60][0][0]$y$22732
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.33.48.1. Executing ABC.

3.33.49. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[62][0][0]$y$22744
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.33.49.1. Executing ABC.

3.33.50. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[59][0][0]$y$22726
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.33.50.1. Executing ABC.

3.33.51. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[18][0][0]$y$23237
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.33.51.1. Executing ABC.

3.33.52. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[15][0][0]$y$23213
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.33.52.1. Executing ABC.

3.33.53. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[20][0][0]$y$22476
Extracted 23 gates and 48 wires to a netlist network with 25 inputs and 12 outputs.

3.33.53.1. Executing ABC.

3.33.54. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[9][0][0]$y$23177
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.33.54.1. Executing ABC.

3.33.55. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[57][0][0]$y$22714
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.33.55.1. Executing ABC.

3.33.56. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[31][0][0]$y$22544
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.33.56.1. Executing ABC.

3.33.57. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[12][0][0]$y$22422
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.33.57.1. Executing ABC.

3.33.58. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[41][0][0]$y$22612
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.33.58.1. Executing ABC.

3.33.59. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[16][0][0]$y$22452
Extracted 23 gates and 48 wires to a netlist network with 25 inputs and 12 outputs.

3.33.59.1. Executing ABC.

3.33.60. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[16][0][0]$y$23225
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.33.60.1. Executing ABC.

3.33.61. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[17][0][0]$y$23231
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.33.61.1. Executing ABC.

3.33.62. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[1][0][0]$y$23103
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.33.62.1. Executing ABC.

3.33.63. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[27][0][0]$y$23293
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.33.63.1. Executing ABC.

3.33.64. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[28][0][0]$y$23299
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.33.64.1. Executing ABC.

3.33.65. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[26][0][0]$y$23287
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.33.65.1. Executing ABC.

3.33.66. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[20][0][0]$y$23249
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.33.66.1. Executing ABC.

3.33.67. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[21][0][0]$y$23255
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.33.67.1. Executing ABC.

3.33.68. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[22][0][0]$y$23261
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.33.68.1. Executing ABC.

3.33.69. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[23][0][0]$y$23267
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.33.69.1. Executing ABC.

3.33.70. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[24][0][0]$y$23275
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.33.70.1. Executing ABC.

3.33.71. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[25][0][0]$y$23281
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.33.71.1. Executing ABC.

3.33.72. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[2][0][0]$y$23115
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.33.72.1. Executing ABC.

3.33.73. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[30][0][0]$y$23311
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.33.73.1. Executing ABC.

3.33.74. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[31][0][0]$y$23317
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.33.74.1. Executing ABC.

3.33.75. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[32][0][0]$y$23329
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.33.75.1. Executing ABC.

3.33.76. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[35][0][0]$y$23347
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.33.76.1. Executing ABC.

3.33.77. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[37][0][0]$y$23359
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.33.77.1. Executing ABC.

3.33.78. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[38][0][0]$y$23365
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.33.78.1. Executing ABC.

3.33.79. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[33][0][0]$y$23335
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.33.79.1. Executing ABC.

3.33.80. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[34][0][0]$y$23341
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.33.80.1. Executing ABC.

3.33.81. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[3][0][0]$y$23123
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.33.81.1. Executing ABC.

3.33.82. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[40][0][0]$y$23379
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.33.82.1. Executing ABC.

3.33.83. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[36][0][0]$y$23353
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.33.83.1. Executing ABC.

3.33.84. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[42][0][0]$y$23391
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.33.84.1. Executing ABC.

3.33.85. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[43][0][0]$y$23397
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.33.85.1. Executing ABC.

3.33.86. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[46][0][0]$y$23415
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.33.86.1. Executing ABC.

3.33.87. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[47][0][0]$y$23421
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.33.87.1. Executing ABC.

3.33.88. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[48][0][0]$y$23431
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.33.88.1. Executing ABC.

3.33.89. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[4][0][0]$y$23135
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.33.89.1. Executing ABC.

3.33.90. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[51][0][0]$y$23449
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.33.90.1. Executing ABC.

3.33.91. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[52][0][0]$y$23455
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.33.91.1. Executing ABC.

3.33.92. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[56][0][0]$y$23481
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.33.92.1. Executing ABC.

3.33.93. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[57][0][0]$y$23487
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.33.93.1. Executing ABC.

3.33.94. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[44][0][0]$y$23403
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.33.94.1. Executing ABC.

3.33.95. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[45][0][0]$y$23409
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.33.95.1. Executing ABC.

3.33.96. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[53][0][0]$y$23461
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.33.96.1. Executing ABC.

3.33.97. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[54][0][0]$y$23467
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.33.97.1. Executing ABC.

3.33.98. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[58][0][0]$y$23493
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.33.98.1. Executing ABC.

3.33.99. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[5][0][0]$y$23143
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.33.99.1. Executing ABC.

3.33.100. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[41][0][0]$y$23385
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.33.100.1. Executing ABC.

3.33.101. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[50][0][0]$y$23443
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.33.101.1. Executing ABC.

3.33.102. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[55][0][0]$y$23473
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.33.102.1. Executing ABC.

3.33.103. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[61][0][0]$y$23511
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.33.103.1. Executing ABC.

3.33.104. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[62][0][0]$y$23517
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.33.104.1. Executing ABC.

3.33.105. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[60][0][0]$y$23505
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.33.105.1. Executing ABC.

3.33.106. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[13][0][0]$y$22428
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.33.106.1. Executing ABC.

3.33.107. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$22320
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.33.107.1. Executing ABC.

3.33.108. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[10][0][0]$y$22410
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.33.108.1. Executing ABC.

3.33.109. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[15][0][0]$y$22440
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.33.109.1. Executing ABC.

3.33.110. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[11][0][0]$y$22416
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.33.110.1. Executing ABC.

3.33.111. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[63][0][0]$y$22750
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.33.111.1. Executing ABC.

3.33.112. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[49][0][0]$y$22664
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.33.112.1. Executing ABC.

3.33.113. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[3][0][0]$y$22350
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.33.113.1. Executing ABC.

3.33.114. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[32][0][0]$y$22556
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.33.114.1. Executing ABC.

3.33.115. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[37][0][0]$y$22586
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.33.115.1. Executing ABC.

3.33.116. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[33][0][0]$y$22562
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.33.116.1. Executing ABC.

3.33.117. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[34][0][0]$y$22568
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.33.117.1. Executing ABC.

3.33.118. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[38][0][0]$y$22592
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.33.118.1. Executing ABC.

3.33.119. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[35][0][0]$y$22574
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.33.119.1. Executing ABC.

3.33.120. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[40][0][0]$y$22606
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.33.120.1. Executing ABC.

3.33.121. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[36][0][0]$y$22580
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.33.121.1. Executing ABC.

3.33.122. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[42][0][0]$y$22618
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.33.122.1. Executing ABC.

3.33.123. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[43][0][0]$y$22624
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.33.123.1. Executing ABC.

3.33.124. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[47][0][0]$y$22648
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.33.124.1. Executing ABC.

3.33.125. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[44][0][0]$y$22630
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.33.125.1. Executing ABC.

3.33.126. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[4][0][0]$y$22362
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.33.126.1. Executing ABC.

3.33.127. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[45][0][0]$y$22636
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.33.127.1. Executing ABC.

3.33.128. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[48][0][0]$y$22658
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.33.128.1. Executing ABC.

3.33.129. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[46][0][0]$y$22642
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.33.129.1. Executing ABC.

3.33.130. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[25][0][0]$y$22508
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.33.130.1. Executing ABC.

3.33.131. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[24][0][0]$y$22502
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.33.131.1. Executing ABC.

3.33.132. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[23][0][0]$y$22494
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.33.132.1. Executing ABC.

3.33.133. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[22][0][0]$y$22488
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.33.133.1. Executing ABC.

3.33.134. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[26][0][0]$y$22514
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.33.134.1. Executing ABC.

3.33.135. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[2][0][0]$y$22342
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.33.135.1. Executing ABC.

3.33.136. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[30][0][0]$y$22538
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.33.136.1. Executing ABC.

3.33.137. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[27][0][0]$y$22520
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.33.137.1. Executing ABC.

3.33.138. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[28][0][0]$y$22526
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.33.138.1. Executing ABC.

3.33.139. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[17][0][0]$y$22458
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.33.139.1. Executing ABC.

3.33.140. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[56][0][0]$y$22708
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.33.140.1. Executing ABC.

3.33.141. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[21][0][0]$y$22482
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.33.141.1. Executing ABC.

3.33.142. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[18][0][0]$y$22464
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.33.142.1. Executing ABC.

3.33.143. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$22330
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.33.143.1. Executing ABC.

3.33.144. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[8][0][0]$y$22398
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.33.144.1. Executing ABC.

3.33.145. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[61][0][0]$y$22738
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.33.145.1. Executing ABC.

3.33.146. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[7][0][0]$y$22388
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.33.146.1. Executing ABC.

3.33.147. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[19][0][0]$y$22470
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.33.147.1. Executing ABC.

3.33.148. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[6][0][0]$y$22380
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.33.148.1. Executing ABC.

3.33.149. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$19970, asynchronously reset by !\rst_ni
Extracted 184 gates and 294 wires to a netlist network with 108 inputs and 151 outputs.

3.33.149.1. Executing ABC.

3.33.150. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$19781, asynchronously reset by !\rst_ni
Extracted 156 gates and 305 wires to a netlist network with 147 inputs and 143 outputs.

3.33.150.1. Executing ABC.

3.33.151. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$19505, asynchronously reset by !\rst_ni
Extracted 140 gates and 301 wires to a netlist network with 159 inputs and 129 outputs.

3.33.151.1. Executing ABC.

3.33.152. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$19246, asynchronously reset by !\rst_ni
Extracted 114 gates and 256 wires to a netlist network with 140 inputs and 103 outputs.

3.33.152.1. Executing ABC.

3.33.153. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$18907, asynchronously reset by !\rst_ni
Extracted 90 gates and 194 wires to a netlist network with 102 inputs and 82 outputs.

3.33.153.1. Executing ABC.

3.33.154. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$18654, asynchronously reset by !\rst_ni
Extracted 68 gates and 139 wires to a netlist network with 69 inputs and 46 outputs.

3.33.154.1. Executing ABC.

3.33.155. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$18371, asynchronously reset by !\rst_ni
Extracted 22 gates and 26 wires to a netlist network with 3 inputs and 3 outputs.

3.33.155.1. Executing ABC.

3.33.156. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$18291, asynchronously reset by !\rst_ni
Extracted 28 gates and 35 wires to a netlist network with 6 inputs and 5 outputs.

3.33.156.1. Executing ABC.

3.33.157. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$18146, asynchronously reset by !\rst_ni
Extracted 27 gates and 41 wires to a netlist network with 12 inputs and 18 outputs.

3.33.157.1. Executing ABC.

3.33.158. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$18163, asynchronously reset by !\rst_ni
Extracted 41 gates and 62 wires to a netlist network with 19 inputs and 11 outputs.

3.33.158.1. Executing ABC.

3.33.159. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 81 gates and 98 wires to a netlist network with 17 inputs and 43 outputs.

3.33.159.1. Executing ABC.

3.33.160. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 53 gates and 64 wires to a netlist network with 11 inputs and 17 outputs.

3.33.160.1. Executing ABC.

3.33.161. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$7788, asynchronously reset by !\rst_ni
Extracted 179 gates and 199 wires to a netlist network with 19 inputs and 11 outputs.

3.33.161.1. Executing ABC.

3.33.162. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 305 gates and 574 wires to a netlist network with 269 inputs and 24 outputs.

3.33.162.1. Executing ABC.

3.33.163. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 73 gates and 85 wires to a netlist network with 12 inputs and 41 outputs.

3.33.163.1. Executing ABC.

3.33.164. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 40 gates and 42 wires to a netlist network with 2 inputs and 15 outputs.

3.33.164.1. Executing ABC.

3.33.165. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$26448$u_reg.u_reg_if.a_ack, asynchronously reset by !\rst_ni
Extracted 500 gates and 633 wires to a netlist network with 131 inputs and 61 outputs.

3.33.165.1. Executing ABC.

3.33.166. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 359 gates and 689 wires to a netlist network with 330 inputs and 30 outputs.

3.33.166.1. Executing ABC.

3.33.167. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$7793, asynchronously reset by !\rst_ni
Extracted 25 gates and 31 wires to a netlist network with 5 inputs and 10 outputs.

3.33.167.1. Executing ABC.

3.33.168. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$31380$i2c_core.u_i2c_fsm.byte_decr, asynchronously reset by !\rst_ni
Extracted 60 gates and 60 wires to a netlist network with 0 inputs and 1 outputs.

3.33.168.1. Executing ABC.

3.33.169. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7806, asynchronously reset by !\rst_ni
Extracted 12 gates and 21 wires to a netlist network with 9 inputs and 6 outputs.

3.33.169.1. Executing ABC.

3.33.170. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 52 gates and 60 wires to a netlist network with 8 inputs and 20 outputs.

3.33.170.1. Executing ABC.

3.33.171. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7803, asynchronously reset by !\rst_ni
Extracted 43 gates and 58 wires to a netlist network with 13 inputs and 27 outputs.

3.33.171.1. Executing ABC.

3.33.172. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$7812, asynchronously reset by !\rst_ni
Extracted 16 gates and 18 wires to a netlist network with 2 inputs and 2 outputs.

3.33.172.1. Executing ABC.

3.33.173. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$7796, asynchronously reset by !\rst_ni
Extracted 3 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

3.33.173.1. Executing ABC.

3.33.174. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$7815, asynchronously reset by !\rst_ni
Extracted 13 gates and 17 wires to a netlist network with 4 inputs and 6 outputs.

3.33.174.1. Executing ABC.

3.33.175. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 728 gates and 866 wires to a netlist network with 136 inputs and 157 outputs.

3.33.175.1. Executing ABC.

yosys> abc -dff

3.34. Executing ABC pass (technology mapping using ABC).

3.34.1. Summary of detected clock domains:
  24 cells in clk=\clk_i, en=$abc$29635$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[34][0][0]$y$22568, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$29767$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[36][0][0]$y$22580, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$29800$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[42][0][0]$y$22618, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$29602$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[33][0][0]$y$22562, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$29701$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[35][0][0]$y$22574, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$30394$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[56][0][0]$y$22708, arst={ }, srst={ }
  21 cells in clk=\clk_i, en=$abc$30361$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[17][0][0]$y$22458, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$30328$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[28][0][0]$y$22526, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$30295$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[27][0][0]$y$22520, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$30262$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[30][0][0]$y$22538, arst={ }, srst={ }
  19 cells in clk=\clk_i, en=$abc$30229$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[2][0][0]$y$22342, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$30196$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[26][0][0]$y$22514, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$30163$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[22][0][0]$y$22488, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$30526$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[8][0][0]$y$22398, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$30130$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[23][0][0]$y$22494, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$30493$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$22330, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$30097$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[24][0][0]$y$22502, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$30064$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[25][0][0]$y$22508, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$30460$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[18][0][0]$y$22464, arst={ }, srst={ }
  21 cells in clk=\clk_i, en=$abc$30031$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[46][0][0]$y$22642, arst={ }, srst={ }
  21 cells in clk=\clk_i, en=$abc$33679$auto$opt_dff.cc:194:make_patterns_logic$7815, arst=!\rst_ni, srst={ }
  24 cells in clk=\clk_i, en=$abc$29668$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[38][0][0]$y$22592, arst={ }, srst={ }
  24 cells in clk=\clk_i, en=$abc$29734$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[40][0][0]$y$22606, arst={ }, srst={ }
  42 cells in clk=\clk_i, en=$abc$31505$auto$opt_dff.cc:219:make_patterns_logic$18163, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$abc$33540$auto$opt_dff.cc:219:make_patterns_logic$7806, arst=!\rst_ni, srst={ }
  584 cells in clk=\clk_i, en=$abc$31777$i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  93 cells in clk=\clk_i, en=$abc$31288$auto$opt_dff.cc:219:make_patterns_logic$18907, arst=!\rst_ni, srst={ }
  109 cells in clk=\clk_i, en=$abc$31662$auto$opt_dff.cc:194:make_patterns_logic$7788, arst=!\rst_ni, srst={ }
  169 cells in clk=\clk_i, en=$abc$30873$auto$opt_dff.cc:219:make_patterns_logic$19781, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$abc$30559$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[61][0][0]$y$22738, arst={ }, srst={ }
  145 cells in clk=\clk_i, en=$abc$31030$auto$opt_dff.cc:219:make_patterns_logic$19505, arst=!\rst_ni, srst={ }
  113 cells in clk=\clk_i, en=$abc$31172$auto$opt_dff.cc:219:make_patterns_logic$19246, arst=!\rst_ni, srst={ }
  152 cells in clk=\clk_i, en=$abc$30691$auto$opt_dff.cc:219:make_patterns_logic$19970, arst=!\rst_ni, srst={ }
  525 cells in clk=\clk_i, en=$abc$32856$i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  58 cells in clk=\clk_i, en=$abc$31550$i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  22 cells in clk=\clk_i, en=$abc$31482$auto$opt_dff.cc:194:make_patterns_logic$18146, arst=!\rst_ni, srst={ }
  98 cells in clk=\clk_i, en=$abc$31380$auto$opt_dff.cc:219:make_patterns_logic$18654, arst=!\rst_ni, srst={ }
  13 cells in clk=\clk_i, en=$abc$31450$auto$opt_dff.cc:219:make_patterns_logic$18371, arst=!\rst_ni, srst={ }
  844 cells in clk=\clk_i, en=$abc$26448$u_reg.u_reg_if.a_ack, arst=!\rst_ni, srst={ }
  43 cells in clk=\clk_i, en=$abc$33679$i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  26 cells in clk=\clk_i, en=$abc$33479$auto$opt_dff.cc:194:make_patterns_logic$7793, arst=!\rst_ni, srst={ }
  62 cells in clk=\clk_i, en=$abc$32276$i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  35 cells in clk=\clk_i, en=$abc$31622$i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  13 cells in clk=\clk_i, en=$abc$30625$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[19][0][0]$y$22470, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$30592$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[7][0][0]$y$22388, arst={ }, srst={ }
  13 cells in clk=\clk_i, en=$abc$29866$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[47][0][0]$y$22648, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$29899$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[44][0][0]$y$22630, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$29569$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[37][0][0]$y$22586, arst={ }, srst={ }
  20 cells in clk=\clk_i, en=$abc$30658$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[6][0][0]$y$22380, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$31463$auto$opt_dff.cc:219:make_patterns_logic$18291, arst=!\rst_ni, srst={ }
  18 cells in clk=\clk_i, en=$abc$29965$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[45][0][0]$y$22636, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$29932$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[4][0][0]$y$22362, arst={ }, srst={ }
  3 cells in clk=\clk_i, en=$abc$33657$auto$opt_dff.cc:194:make_patterns_logic$7796, arst=!\rst_ni, srst={ }
  13 cells in clk=\clk_i, en=$abc$33643$auto$opt_dff.cc:194:make_patterns_logic$7812, arst=!\rst_ni, srst={ }
  31 cells in clk=\clk_i, en=$abc$31380$i2c_core.u_i2c_fsm.byte_decr, arst=!\rst_ni, srst={ }
  53 cells in clk=\clk_i, en=$abc$33595$auto$opt_dff.cc:219:make_patterns_logic$7803, arst=!\rst_ni, srst={ }
  19 cells in clk=\clk_i, en=$abc$29998$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[48][0][0]$y$22658, arst={ }, srst={ }
  19 cells in clk=\clk_i, en=$abc$30427$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[21][0][0]$y$22482, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$29833$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[43][0][0]$y$22624, arst={ }, srst={ }
  16 cells in clk=\clk_i, en=$abc$29536$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[32][0][0]$y$22556, arst={ }, srst={ }
  16 cells in clk=\clk_i, en=$abc$29503$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[3][0][0]$y$22350, arst={ }, srst={ }
  45 cells in clk=\clk_i, en=$abc$26387$i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$26442$i2c_core.intr_hw_tx_overflow.new_event, arst=!\rst_ni, srst={ }
  29 cells in clk=\clk_i, en=$abc$32341$i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$26448$auto$opt_dff.cc:194:make_patterns_logic$7763, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$26455$i2c_core.intr_hw_fmt_overflow.new_event, arst=!\rst_ni, srst={ }
  6 cells in clk=\clk_i, en=$abc$26461$i2c_core.intr_hw_rx_overflow.new_event, arst=!\rst_ni, srst={ }
  6 cells in clk=\clk_i, en=$abc$26469$i2c_core.intr_hw_acq_overflow.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$26476$i2c_core.intr_hw_nak.new_event, arst=!\rst_ni, srst={ }
  37 cells in clk=\clk_i, en=$abc$26482$i2c_core.intr_hw_host_timeout.new_event, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_i, en=$abc$26520$i2c_core.intr_hw_rx_watermark.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$26527$i2c_core.intr_hw_scl_interference.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$26533$i2c_core.intr_hw_sda_unstable.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$26539$i2c_core.intr_hw_sda_interference.new_event, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$abc$26545$i2c_core.intr_hw_stretch_timeout.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$26555$i2c_core.intr_hw_trans_complete.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$26561$i2c_core.intr_hw_tx_empty.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$26567$i2c_core.intr_hw_tx_nonempty.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$26573$i2c_core.intr_hw_ack_stop.new_event, arst=!\rst_ni, srst={ }
  225 cells in clk=\clk_i, en=$abc$26579$u_reg.intg_err, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_i, en=$abc$26806$i2c_core.intr_hw_fmt_watermark.new_event, arst=!\rst_ni, srst={ }
  12 cells in clk=\clk_i, en=$abc$26817$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[29][0][0]$y$22532, arst={ }, srst={ }
  13 cells in clk=\clk_i, en=$abc$26860$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[39][0][0]$y$22598, arst={ }, srst={ }
  13 cells in clk=\clk_i, en=$abc$26894$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[14][0][0]$y$22434, arst={ }, srst={ }
  13 cells in clk=\clk_i, en=$abc$26928$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[50][0][0]$y$22670, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$26963$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[51][0][0]$y$22676, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$26996$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[52][0][0]$y$22682, arst={ }, srst={ }
  11 cells in clk=\clk_i, en=$abc$27030$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[12][0][0]$y$23195, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$27066$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[13][0][0]$y$23201, arst={ }, srst={ }
  11 cells in clk=\clk_i, en=$abc$27093$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[14][0][0]$y$23207, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$27121$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[11][0][0]$y$23189, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$27148$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[6][0][0]$y$23153, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$27176$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[7][0][0]$y$23161, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$27203$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[59][0][0]$y$23499, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$27230$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[63][0][0]$y$23523, arst={ }, srst={ }
  13 cells in clk=\clk_i, en=$abc$27257$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[53][0][0]$y$22688, arst={ }, srst={ }
  13 cells in clk=\clk_i, en=$abc$27290$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[54][0][0]$y$22694, arst={ }, srst={ }
  11 cells in clk=\clk_i, en=$abc$27323$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[8][0][0]$y$23171, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$27351$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[0][0][0]$y$23093, arst={ }, srst={ }
  11 cells in clk=\clk_i, en=$abc$27378$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[10][0][0]$y$23183, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$27406$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[9][0][0]$y$22404, arst={ }, srst={ }
  13 cells in clk=\clk_i, en=$abc$27439$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[55][0][0]$y$22700, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$27472$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[39][0][0]$y$23371, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$27500$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[49][0][0]$y$23437, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$27528$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[19][0][0]$y$23243, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$27556$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[29][0][0]$y$23305, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$27583$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[58][0][0]$y$22720, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$27616$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[5][0][0]$y$22370, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$27650$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[60][0][0]$y$22732, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$27683$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[62][0][0]$y$22744, arst={ }, srst={ }
  14 cells in clk=\clk_i, en=$abc$27716$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[59][0][0]$y$22726, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$27749$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[18][0][0]$y$23237, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$27776$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[15][0][0]$y$23213, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$27803$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[20][0][0]$y$22476, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$27837$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[9][0][0]$y$23177, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$27864$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[57][0][0]$y$22714, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$27897$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[31][0][0]$y$22544, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$27930$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[12][0][0]$y$22422, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$27963$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[41][0][0]$y$22612, arst={ }, srst={ }
  14 cells in clk=\clk_i, en=$abc$27996$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[16][0][0]$y$22452, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$28030$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[16][0][0]$y$23225, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$28057$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[17][0][0]$y$23231, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$28084$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[1][0][0]$y$23103, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$28111$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[27][0][0]$y$23293, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$28138$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[28][0][0]$y$23299, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$28165$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[26][0][0]$y$23287, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$28192$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[20][0][0]$y$23249, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$28219$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[21][0][0]$y$23255, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$28246$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[22][0][0]$y$23261, arst={ }, srst={ }
  11 cells in clk=\clk_i, en=$abc$28273$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[23][0][0]$y$23267, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$28300$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[24][0][0]$y$23275, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$28327$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[25][0][0]$y$23281, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$28354$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[2][0][0]$y$23115, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$28381$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[30][0][0]$y$23311, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$28408$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[31][0][0]$y$23317, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$28435$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[32][0][0]$y$23329, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$28462$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[35][0][0]$y$23347, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$28489$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[37][0][0]$y$23359, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$28516$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[38][0][0]$y$23365, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$28543$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[33][0][0]$y$23335, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$28570$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[34][0][0]$y$23341, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$28597$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[3][0][0]$y$23123, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$28624$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[40][0][0]$y$23379, arst={ }, srst={ }
  11 cells in clk=\clk_i, en=$abc$28651$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[36][0][0]$y$23353, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$28678$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[42][0][0]$y$23391, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$28705$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[43][0][0]$y$23397, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$28732$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[46][0][0]$y$23415, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$28759$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[47][0][0]$y$23421, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$28786$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[48][0][0]$y$23431, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$28813$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[4][0][0]$y$23135, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$28840$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[51][0][0]$y$23449, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$28867$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[52][0][0]$y$23455, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$28894$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[56][0][0]$y$23481, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$28921$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[57][0][0]$y$23487, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$28948$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[44][0][0]$y$23403, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$28975$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[45][0][0]$y$23409, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$29002$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[53][0][0]$y$23461, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$29029$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[54][0][0]$y$23467, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$29056$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[58][0][0]$y$23493, arst={ }, srst={ }
  11 cells in clk=\clk_i, en=$abc$29083$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[5][0][0]$y$23143, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$29110$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[41][0][0]$y$23385, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$29137$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[50][0][0]$y$23443, arst={ }, srst={ }
  11 cells in clk=\clk_i, en=$abc$29164$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[55][0][0]$y$23473, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$29191$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[61][0][0]$y$23511, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$29218$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[62][0][0]$y$23517, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$29245$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[60][0][0]$y$23505, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$29272$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[13][0][0]$y$22428, arst={ }, srst={ }
  13 cells in clk=\clk_i, en=$abc$29305$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$22320, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$29338$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[10][0][0]$y$22410, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$29371$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[15][0][0]$y$22440, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$29404$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[11][0][0]$y$22416, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$29437$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[63][0][0]$y$22750, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$29470$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[49][0][0]$y$22664, arst={ }, srst={ }
  696 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }

3.34.2. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$29635$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[34][0][0]$y$22568
Extracted 24 gates and 51 wires to a netlist network with 27 inputs and 13 outputs.

3.34.2.1. Executing ABC.

3.34.3. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$29767$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[36][0][0]$y$22580
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.34.3.1. Executing ABC.

3.34.4. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$29800$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[42][0][0]$y$22618
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.34.4.1. Executing ABC.

3.34.5. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$29602$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[33][0][0]$y$22562
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 11 outputs.

3.34.5.1. Executing ABC.

3.34.6. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$29701$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[35][0][0]$y$22574
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.34.6.1. Executing ABC.

3.34.7. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30394$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[56][0][0]$y$22708
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.34.7.1. Executing ABC.

3.34.8. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30361$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[17][0][0]$y$22458
Extracted 21 gates and 44 wires to a netlist network with 23 inputs and 11 outputs.

3.34.8.1. Executing ABC.

3.34.9. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30328$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[28][0][0]$y$22526
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.34.9.1. Executing ABC.

3.34.10. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30295$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[27][0][0]$y$22520
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.34.10.1. Executing ABC.

3.34.11. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30262$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[30][0][0]$y$22538
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.34.11.1. Executing ABC.

3.34.12. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30229$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[2][0][0]$y$22342
Extracted 19 gates and 40 wires to a netlist network with 21 inputs and 11 outputs.

3.34.12.1. Executing ABC.

3.34.13. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30196$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[26][0][0]$y$22514
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.34.13.1. Executing ABC.

3.34.14. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30163$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[22][0][0]$y$22488
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.34.14.1. Executing ABC.

3.34.15. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30526$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[8][0][0]$y$22398
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.34.15.1. Executing ABC.

3.34.16. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30130$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[23][0][0]$y$22494
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.34.16.1. Executing ABC.

3.34.17. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30493$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$22330
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.34.17.1. Executing ABC.

3.34.18. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30097$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[24][0][0]$y$22502
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.34.18.1. Executing ABC.

3.34.19. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30064$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[25][0][0]$y$22508
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.34.19.1. Executing ABC.

3.34.20. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30460$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[18][0][0]$y$22464
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.34.20.1. Executing ABC.

3.34.21. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30031$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[46][0][0]$y$22642
Extracted 21 gates and 44 wires to a netlist network with 23 inputs and 11 outputs.

3.34.21.1. Executing ABC.

3.34.22. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33679$auto$opt_dff.cc:194:make_patterns_logic$7815, asynchronously reset by !\rst_ni
Extracted 21 gates and 25 wires to a netlist network with 4 inputs and 3 outputs.

3.34.22.1. Executing ABC.

3.34.23. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$29668$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[38][0][0]$y$22592
Extracted 24 gates and 51 wires to a netlist network with 27 inputs and 13 outputs.

3.34.23.1. Executing ABC.

3.34.24. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$29734$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[40][0][0]$y$22606
Extracted 24 gates and 51 wires to a netlist network with 27 inputs and 13 outputs.

3.34.24.1. Executing ABC.

3.34.25. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$31505$auto$opt_dff.cc:219:make_patterns_logic$18163, asynchronously reset by !\rst_ni
Extracted 42 gates and 57 wires to a netlist network with 15 inputs and 14 outputs.

3.34.25.1. Executing ABC.

3.34.26. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33540$auto$opt_dff.cc:219:make_patterns_logic$7806, asynchronously reset by !\rst_ni
Extracted 8 gates and 15 wires to a netlist network with 7 inputs and 7 outputs.

3.34.26.1. Executing ABC.

3.34.27. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$31777$i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 584 gates and 1111 wires to a netlist network with 527 inputs and 157 outputs.

3.34.27.1. Executing ABC.

3.34.28. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$31288$auto$opt_dff.cc:219:make_patterns_logic$18907, asynchronously reset by !\rst_ni
Extracted 93 gates and 196 wires to a netlist network with 103 inputs and 86 outputs.

3.34.28.1. Executing ABC.

3.34.29. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$31662$auto$opt_dff.cc:194:make_patterns_logic$7788, asynchronously reset by !\rst_ni
Extracted 109 gates and 128 wires to a netlist network with 19 inputs and 11 outputs.

3.34.29.1. Executing ABC.

3.34.30. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30873$auto$opt_dff.cc:219:make_patterns_logic$19781, asynchronously reset by !\rst_ni
Extracted 169 gates and 315 wires to a netlist network with 146 inputs and 147 outputs.

3.34.30.1. Executing ABC.

3.34.31. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30559$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[61][0][0]$y$22738
Extracted 14 gates and 30 wires to a netlist network with 16 inputs and 11 outputs.

3.34.31.1. Executing ABC.

3.34.32. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$31030$auto$opt_dff.cc:219:make_patterns_logic$19505, asynchronously reset by !\rst_ni
Extracted 145 gates and 306 wires to a netlist network with 161 inputs and 131 outputs.

3.34.32.1. Executing ABC.

3.34.33. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$31172$auto$opt_dff.cc:219:make_patterns_logic$19246, asynchronously reset by !\rst_ni
Extracted 113 gates and 254 wires to a netlist network with 141 inputs and 103 outputs.

3.34.33.1. Executing ABC.

3.34.34. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30691$auto$opt_dff.cc:219:make_patterns_logic$19970, asynchronously reset by !\rst_ni
Extracted 152 gates and 254 wires to a netlist network with 102 inputs and 127 outputs.

3.34.34.1. Executing ABC.

3.34.35. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$32856$i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 525 gates and 961 wires to a netlist network with 436 inputs and 176 outputs.

3.34.35.1. Executing ABC.

3.34.36. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$31550$i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 52 gates and 62 wires to a netlist network with 10 inputs and 39 outputs.

3.34.36.1. Executing ABC.

3.34.37. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$31482$auto$opt_dff.cc:194:make_patterns_logic$18146, asynchronously reset by !\rst_ni
Extracted 22 gates and 38 wires to a netlist network with 16 inputs and 14 outputs.

3.34.37.1. Executing ABC.

3.34.38. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$31380$auto$opt_dff.cc:219:make_patterns_logic$18654, asynchronously reset by !\rst_ni
Extracted 98 gates and 193 wires to a netlist network with 95 inputs and 72 outputs.

3.34.38.1. Executing ABC.

3.34.39. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$31450$auto$opt_dff.cc:219:make_patterns_logic$18371, asynchronously reset by !\rst_ni
Extracted 13 gates and 17 wires to a netlist network with 4 inputs and 5 outputs.

3.34.39.1. Executing ABC.

3.34.40. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$26448$u_reg.u_reg_if.a_ack, asynchronously reset by !\rst_ni
Extracted 843 gates and 1281 wires to a netlist network with 438 inputs and 61 outputs.

3.34.40.1. Executing ABC.

3.34.41. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33679$i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 37 gates and 49 wires to a netlist network with 12 inputs and 25 outputs.

3.34.41.1. Executing ABC.

3.34.42. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33479$auto$opt_dff.cc:194:make_patterns_logic$7793, asynchronously reset by !\rst_ni
Extracted 26 gates and 31 wires to a netlist network with 5 inputs and 10 outputs.

3.34.42.1. Executing ABC.

3.34.43. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$32276$i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 56 gates and 68 wires to a netlist network with 12 inputs and 41 outputs.

3.34.43.1. Executing ABC.

3.34.44. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$31622$i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 35 gates and 43 wires to a netlist network with 8 inputs and 16 outputs.

3.34.44.1. Executing ABC.

3.34.45. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30625$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[19][0][0]$y$22470
Extracted 13 gates and 27 wires to a netlist network with 14 inputs and 12 outputs.

3.34.45.1. Executing ABC.

3.34.46. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30592$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[7][0][0]$y$22388
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.34.46.1. Executing ABC.

3.34.47. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$29866$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[47][0][0]$y$22648
Extracted 13 gates and 28 wires to a netlist network with 15 inputs and 11 outputs.

3.34.47.1. Executing ABC.

3.34.48. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$29899$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[44][0][0]$y$22630
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.34.48.1. Executing ABC.

3.34.49. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$29569$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[37][0][0]$y$22586
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.34.49.1. Executing ABC.

3.34.50. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30658$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[6][0][0]$y$22380
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 11 outputs.

3.34.50.1. Executing ABC.

3.34.51. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$31463$auto$opt_dff.cc:219:make_patterns_logic$18291, asynchronously reset by !\rst_ni
Extracted 15 gates and 18 wires to a netlist network with 3 inputs and 5 outputs.

3.34.51.1. Executing ABC.

3.34.52. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$29965$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[45][0][0]$y$22636
Extracted 18 gates and 39 wires to a netlist network with 21 inputs and 13 outputs.

3.34.52.1. Executing ABC.

3.34.53. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$29932$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[4][0][0]$y$22362
Extracted 15 gates and 32 wires to a netlist network with 17 inputs and 11 outputs.

3.34.53.1. Executing ABC.

3.34.54. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33657$auto$opt_dff.cc:194:make_patterns_logic$7796, asynchronously reset by !\rst_ni
Extracted 3 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

3.34.54.1. Executing ABC.

3.34.55. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33643$auto$opt_dff.cc:194:make_patterns_logic$7812, asynchronously reset by !\rst_ni
Extracted 13 gates and 15 wires to a netlist network with 2 inputs and 2 outputs.

3.34.55.1. Executing ABC.

3.34.56. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$31380$i2c_core.u_i2c_fsm.byte_decr, asynchronously reset by !\rst_ni
Extracted 31 gates and 33 wires to a netlist network with 2 inputs and 5 outputs.

3.34.56.1. Executing ABC.

3.34.57. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33595$auto$opt_dff.cc:219:make_patterns_logic$7803, asynchronously reset by !\rst_ni
Extracted 53 gates and 78 wires to a netlist network with 25 inputs and 31 outputs.

3.34.57.1. Executing ABC.

3.34.58. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$29998$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[48][0][0]$y$22658
Extracted 19 gates and 40 wires to a netlist network with 21 inputs and 11 outputs.

3.34.58.1. Executing ABC.

3.34.59. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30427$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[21][0][0]$y$22482
Extracted 19 gates and 40 wires to a netlist network with 21 inputs and 11 outputs.

3.34.59.1. Executing ABC.

3.34.60. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$29833$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[43][0][0]$y$22624
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.34.60.1. Executing ABC.

3.34.61. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$29536$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[32][0][0]$y$22556
Extracted 16 gates and 34 wires to a netlist network with 18 inputs and 11 outputs.

3.34.61.1. Executing ABC.

3.34.62. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$29503$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[3][0][0]$y$22350
Extracted 16 gates and 35 wires to a netlist network with 19 inputs and 12 outputs.

3.34.62.1. Executing ABC.

3.34.63. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$26387$i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 39 gates and 54 wires to a netlist network with 15 inputs and 25 outputs.

3.34.63.1. Executing ABC.

3.34.64. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$26442$i2c_core.intr_hw_tx_overflow.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 2 outputs.

3.34.64.1. Executing ABC.

3.34.65. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$32341$i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 29 gates and 32 wires to a netlist network with 3 inputs and 16 outputs.

3.34.65.1. Executing ABC.

3.34.66. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$26448$auto$opt_dff.cc:194:make_patterns_logic$7763, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.34.66.1. Executing ABC.

3.34.67. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$26455$i2c_core.intr_hw_fmt_overflow.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 2 outputs.

3.34.67.1. Executing ABC.

3.34.68. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$26461$i2c_core.intr_hw_rx_overflow.new_event, asynchronously reset by !\rst_ni
Extracted 6 gates and 11 wires to a netlist network with 5 inputs and 2 outputs.

3.34.68.1. Executing ABC.

3.34.69. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$26469$i2c_core.intr_hw_acq_overflow.new_event, asynchronously reset by !\rst_ni
Extracted 6 gates and 11 wires to a netlist network with 5 inputs and 2 outputs.

3.34.69.1. Executing ABC.

3.34.70. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$26476$i2c_core.intr_hw_nak.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 2 outputs.

3.34.70.1. Executing ABC.

3.34.71. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$26482$i2c_core.intr_hw_host_timeout.new_event, asynchronously reset by !\rst_ni
Extracted 37 gates and 73 wires to a netlist network with 36 inputs and 2 outputs.

3.34.71.1. Executing ABC.

3.34.72. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$26520$i2c_core.intr_hw_rx_watermark.new_event, asynchronously reset by !\rst_ni
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 2 outputs.

3.34.72.1. Executing ABC.

3.34.73. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$26527$i2c_core.intr_hw_scl_interference.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 2 outputs.

3.34.73.1. Executing ABC.

3.34.74. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$26533$i2c_core.intr_hw_sda_unstable.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 2 outputs.

3.34.74.1. Executing ABC.

3.34.75. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$26539$i2c_core.intr_hw_sda_interference.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 2 outputs.

3.34.75.1. Executing ABC.

3.34.76. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$26545$i2c_core.intr_hw_stretch_timeout.new_event, asynchronously reset by !\rst_ni
Extracted 8 gates and 15 wires to a netlist network with 7 inputs and 5 outputs.

3.34.76.1. Executing ABC.

3.34.77. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$26555$i2c_core.intr_hw_trans_complete.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 2 outputs.

3.34.77.1. Executing ABC.

3.34.78. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$26561$i2c_core.intr_hw_tx_empty.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 2 outputs.

3.34.78.1. Executing ABC.

3.34.79. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$26567$i2c_core.intr_hw_tx_nonempty.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 2 outputs.

3.34.79.1. Executing ABC.

3.34.80. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$26573$i2c_core.intr_hw_ack_stop.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 2 outputs.

3.34.80.1. Executing ABC.

3.34.81. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$26579$u_reg.intg_err, asynchronously reset by !\rst_ni
Extracted 225 gates and 316 wires to a netlist network with 90 inputs and 2 outputs.

3.34.81.1. Executing ABC.

3.34.82. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$26806$i2c_core.intr_hw_fmt_watermark.new_event, asynchronously reset by !\rst_ni
Extracted 9 gates and 17 wires to a netlist network with 8 inputs and 5 outputs.

3.34.82.1. Executing ABC.

3.34.83. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$26817$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[29][0][0]$y$22532
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.34.83.1. Executing ABC.

3.34.84. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$26860$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[39][0][0]$y$22598
Extracted 13 gates and 27 wires to a netlist network with 14 inputs and 12 outputs.

3.34.84.1. Executing ABC.

3.34.85. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$26894$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[14][0][0]$y$22434
Extracted 13 gates and 27 wires to a netlist network with 14 inputs and 12 outputs.

3.34.85.1. Executing ABC.

3.34.86. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$26928$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[50][0][0]$y$22670
Extracted 13 gates and 27 wires to a netlist network with 14 inputs and 12 outputs.

3.34.86.1. Executing ABC.

3.34.87. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$26963$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[51][0][0]$y$22676
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.34.87.1. Executing ABC.

3.34.88. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$26996$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[52][0][0]$y$22682
Extracted 15 gates and 32 wires to a netlist network with 17 inputs and 12 outputs.

3.34.88.1. Executing ABC.

3.34.89. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$27030$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[12][0][0]$y$23195
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 10 outputs.

3.34.89.1. Executing ABC.

3.34.90. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$27066$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[13][0][0]$y$23201
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.34.90.1. Executing ABC.

3.34.91. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$27093$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[14][0][0]$y$23207
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 10 outputs.

3.34.91.1. Executing ABC.

3.34.92. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$27121$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[11][0][0]$y$23189
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.34.92.1. Executing ABC.

3.34.93. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$27148$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[6][0][0]$y$23153
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.34.93.1. Executing ABC.

3.34.94. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$27176$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[7][0][0]$y$23161
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.34.94.1. Executing ABC.

3.34.95. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$27203$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[59][0][0]$y$23499
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.34.95.1. Executing ABC.

3.34.96. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$27230$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[63][0][0]$y$23523
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.34.96.1. Executing ABC.

3.34.97. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$27257$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[53][0][0]$y$22688
Extracted 13 gates and 27 wires to a netlist network with 14 inputs and 12 outputs.

3.34.97.1. Executing ABC.

3.34.98. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$27290$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[54][0][0]$y$22694
Extracted 13 gates and 28 wires to a netlist network with 15 inputs and 11 outputs.

3.34.98.1. Executing ABC.

3.34.99. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$27323$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[8][0][0]$y$23171
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 10 outputs.

3.34.99.1. Executing ABC.

3.34.100. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$27351$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[0][0][0]$y$23093
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.34.100.1. Executing ABC.

3.34.101. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$27378$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[10][0][0]$y$23183
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 10 outputs.

3.34.101.1. Executing ABC.

3.34.102. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$27406$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[9][0][0]$y$22404
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.34.102.1. Executing ABC.

3.34.103. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$27439$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[55][0][0]$y$22700
Extracted 13 gates and 28 wires to a netlist network with 15 inputs and 11 outputs.

3.34.103.1. Executing ABC.

3.34.104. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$27472$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[39][0][0]$y$23371
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.34.104.1. Executing ABC.

3.34.105. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$27500$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[49][0][0]$y$23437
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.34.105.1. Executing ABC.

3.34.106. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$27528$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[19][0][0]$y$23243
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.34.106.1. Executing ABC.

3.34.107. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$27556$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[29][0][0]$y$23305
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.34.107.1. Executing ABC.

3.34.108. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$27583$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[58][0][0]$y$22720
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.34.108.1. Executing ABC.

3.34.109. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$27616$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[5][0][0]$y$22370
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.34.109.1. Executing ABC.

3.34.110. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$27650$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[60][0][0]$y$22732
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.34.110.1. Executing ABC.

3.34.111. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$27683$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[62][0][0]$y$22744
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.34.111.1. Executing ABC.

3.34.112. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$27716$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[59][0][0]$y$22726
Extracted 14 gates and 30 wires to a netlist network with 16 inputs and 11 outputs.

3.34.112.1. Executing ABC.

3.34.113. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$27749$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[18][0][0]$y$23237
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.34.113.1. Executing ABC.

3.34.114. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$27776$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[15][0][0]$y$23213
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.34.114.1. Executing ABC.

3.34.115. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$27803$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[20][0][0]$y$22476
Extracted 15 gates and 32 wires to a netlist network with 17 inputs and 12 outputs.

3.34.115.1. Executing ABC.

3.34.116. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$27837$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[9][0][0]$y$23177
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.34.116.1. Executing ABC.

3.34.117. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$27864$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[57][0][0]$y$22714
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.34.117.1. Executing ABC.

3.34.118. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$27897$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[31][0][0]$y$22544
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.34.118.1. Executing ABC.

3.34.119. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$27930$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[12][0][0]$y$22422
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.34.119.1. Executing ABC.

3.34.120. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$27963$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[41][0][0]$y$22612
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.34.120.1. Executing ABC.

3.34.121. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$27996$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[16][0][0]$y$22452
Extracted 14 gates and 30 wires to a netlist network with 16 inputs and 12 outputs.

3.34.121.1. Executing ABC.

3.34.122. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28030$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[16][0][0]$y$23225
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.34.122.1. Executing ABC.

3.34.123. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28057$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[17][0][0]$y$23231
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.34.123.1. Executing ABC.

3.34.124. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28084$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[1][0][0]$y$23103
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.34.124.1. Executing ABC.

3.34.125. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28111$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[27][0][0]$y$23293
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.34.125.1. Executing ABC.

3.34.126. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28138$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[28][0][0]$y$23299
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.34.126.1. Executing ABC.

3.34.127. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28165$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[26][0][0]$y$23287
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.34.127.1. Executing ABC.

3.34.128. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28192$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[20][0][0]$y$23249
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.34.128.1. Executing ABC.

3.34.129. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28219$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[21][0][0]$y$23255
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.34.129.1. Executing ABC.

3.34.130. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28246$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[22][0][0]$y$23261
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.34.130.1. Executing ABC.

3.34.131. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28273$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[23][0][0]$y$23267
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 10 outputs.

3.34.131.1. Executing ABC.

3.34.132. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28300$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[24][0][0]$y$23275
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.34.132.1. Executing ABC.

3.34.133. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28327$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[25][0][0]$y$23281
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.34.133.1. Executing ABC.

3.34.134. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28354$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[2][0][0]$y$23115
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.34.134.1. Executing ABC.

3.34.135. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28381$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[30][0][0]$y$23311
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.34.135.1. Executing ABC.

3.34.136. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28408$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[31][0][0]$y$23317
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.34.136.1. Executing ABC.

3.34.137. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28435$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[32][0][0]$y$23329
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.34.137.1. Executing ABC.

3.34.138. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28462$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[35][0][0]$y$23347
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.34.138.1. Executing ABC.

3.34.139. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28489$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[37][0][0]$y$23359
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.34.139.1. Executing ABC.

3.34.140. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28516$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[38][0][0]$y$23365
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.34.140.1. Executing ABC.

3.34.141. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28543$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[33][0][0]$y$23335
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.34.141.1. Executing ABC.

3.34.142. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28570$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[34][0][0]$y$23341
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.34.142.1. Executing ABC.

3.34.143. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28597$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[3][0][0]$y$23123
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.34.143.1. Executing ABC.

3.34.144. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28624$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[40][0][0]$y$23379
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.34.144.1. Executing ABC.

3.34.145. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28651$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[36][0][0]$y$23353
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 10 outputs.

3.34.145.1. Executing ABC.

3.34.146. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28678$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[42][0][0]$y$23391
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.34.146.1. Executing ABC.

3.34.147. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28705$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[43][0][0]$y$23397
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.34.147.1. Executing ABC.

3.34.148. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28732$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[46][0][0]$y$23415
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.34.148.1. Executing ABC.

3.34.149. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28759$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[47][0][0]$y$23421
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.34.149.1. Executing ABC.

3.34.150. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28786$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[48][0][0]$y$23431
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.34.150.1. Executing ABC.

3.34.151. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28813$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[4][0][0]$y$23135
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.34.151.1. Executing ABC.

3.34.152. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28840$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[51][0][0]$y$23449
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.34.152.1. Executing ABC.

3.34.153. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28867$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[52][0][0]$y$23455
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.34.153.1. Executing ABC.

3.34.154. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28894$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[56][0][0]$y$23481
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.34.154.1. Executing ABC.

3.34.155. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28921$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[57][0][0]$y$23487
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.34.155.1. Executing ABC.

3.34.156. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28948$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[44][0][0]$y$23403
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.34.156.1. Executing ABC.

3.34.157. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28975$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[45][0][0]$y$23409
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.34.157.1. Executing ABC.

3.34.158. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$29002$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[53][0][0]$y$23461
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.34.158.1. Executing ABC.

3.34.159. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$29029$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[54][0][0]$y$23467
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.34.159.1. Executing ABC.

3.34.160. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$29056$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[58][0][0]$y$23493
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.34.160.1. Executing ABC.

3.34.161. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$29083$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[5][0][0]$y$23143
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 10 outputs.

3.34.161.1. Executing ABC.

3.34.162. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$29110$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[41][0][0]$y$23385
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.34.162.1. Executing ABC.

3.34.163. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$29137$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[50][0][0]$y$23443
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.34.163.1. Executing ABC.

3.34.164. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$29164$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[55][0][0]$y$23473
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 10 outputs.

3.34.164.1. Executing ABC.

3.34.165. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$29191$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[61][0][0]$y$23511
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.34.165.1. Executing ABC.

3.34.166. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$29218$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[62][0][0]$y$23517
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.34.166.1. Executing ABC.

3.34.167. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$29245$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[60][0][0]$y$23505
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.34.167.1. Executing ABC.

3.34.168. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$29272$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[13][0][0]$y$22428
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.34.168.1. Executing ABC.

3.34.169. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$29305$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$22320
Extracted 13 gates and 27 wires to a netlist network with 14 inputs and 12 outputs.

3.34.169.1. Executing ABC.

3.34.170. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$29338$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[10][0][0]$y$22410
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.34.170.1. Executing ABC.

3.34.171. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$29371$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[15][0][0]$y$22440
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.34.171.1. Executing ABC.

3.34.172. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$29404$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[11][0][0]$y$22416
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.34.172.1. Executing ABC.

3.34.173. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$29437$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[63][0][0]$y$22750
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.34.173.1. Executing ABC.

3.34.174. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$29470$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[49][0][0]$y$22664
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.34.174.1. Executing ABC.

3.34.175. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 693 gates and 811 wires to a netlist network with 118 inputs and 151 outputs.

3.34.175.1. Executing ABC.

yosys> abc -dff

3.35. Executing ABC pass (technology mapping using ABC).

3.35.1. Summary of detected clock domains:
  23 cells in clk=\clk_i, en=$abc$42417$abc$29470$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[49][0][0]$y$22664, arst={ }, srst={ }
  24 cells in clk=\clk_i, en=$abc$34470$abc$29635$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[34][0][0]$y$22568, arst={ }, srst={ }
  24 cells in clk=\clk_i, en=$abc$34505$abc$29767$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[36][0][0]$y$22580, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$34538$abc$29800$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[42][0][0]$y$22618, arst={ }, srst={ }
  19 cells in clk=\clk_i, en=$abc$34571$abc$29602$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[33][0][0]$y$22562, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$34604$abc$29701$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[35][0][0]$y$22574, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$34637$abc$30394$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[56][0][0]$y$22708, arst={ }, srst={ }
  20 cells in clk=\clk_i, en=$abc$34670$abc$30361$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[17][0][0]$y$22458, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$34703$abc$30328$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[28][0][0]$y$22526, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$34736$abc$30295$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[27][0][0]$y$22520, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$34769$abc$30262$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[30][0][0]$y$22538, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$34802$abc$30229$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[2][0][0]$y$22342, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$34835$abc$30196$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[26][0][0]$y$22514, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$34868$abc$30163$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[22][0][0]$y$22488, arst={ }, srst={ }
  20 cells in clk=\clk_i, en=$abc$34901$abc$30526$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[8][0][0]$y$22398, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$34934$abc$30130$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[23][0][0]$y$22494, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$34967$abc$30493$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$22330, arst={ }, srst={ }
  19 cells in clk=\clk_i, en=$abc$35000$abc$30097$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[24][0][0]$y$22502, arst={ }, srst={ }
  16 cells in clk=\clk_i, en=$abc$35033$abc$30064$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[25][0][0]$y$22508, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$35066$abc$30460$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[18][0][0]$y$22464, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$35099$abc$30031$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[46][0][0]$y$22642, arst={ }, srst={ }
  19 cells in clk=\clk_i, en=$abc$35132$abc$33679$auto$opt_dff.cc:194:make_patterns_logic$7815, arst=!\rst_ni, srst={ }
  25 cells in clk=\clk_i, en=$abc$35152$abc$29668$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[38][0][0]$y$22592, arst={ }, srst={ }
  25 cells in clk=\clk_i, en=$abc$35187$abc$29734$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[40][0][0]$y$22606, arst={ }, srst={ }
  7 cells in clk=\clk_i, en=$abc$35265$abc$33540$auto$opt_dff.cc:219:make_patterns_logic$7806, arst=!\rst_ni, srst={ }
  415 cells in clk=\clk_i, en=$abc$35275$abc$31777$i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  92 cells in clk=\clk_i, en=$abc$36002$abc$31288$auto$opt_dff.cc:219:make_patterns_logic$18907, arst=!\rst_ni, srst={ }
  114 cells in clk=\clk_i, en=$abc$36096$abc$31662$auto$opt_dff.cc:194:make_patterns_logic$7788, arst=!\rst_ni, srst={ }
  163 cells in clk=\clk_i, en=$abc$36214$abc$30873$auto$opt_dff.cc:219:make_patterns_logic$19781, arst=!\rst_ni, srst={ }
  160 cells in clk=\clk_i, en=$abc$36416$abc$31030$auto$opt_dff.cc:219:make_patterns_logic$19505, arst=!\rst_ni, srst={ }
  123 cells in clk=\clk_i, en=$abc$36565$abc$31172$auto$opt_dff.cc:219:make_patterns_logic$19246, arst=!\rst_ni, srst={ }
  129 cells in clk=\clk_i, en=$abc$36680$abc$30691$auto$opt_dff.cc:219:make_patterns_logic$19970, arst=!\rst_ni, srst={ }
  419 cells in clk=\clk_i, en=$abc$36831$abc$32856$i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  17 cells in clk=\clk_i, en=$abc$37473$abc$31482$auto$opt_dff.cc:194:make_patterns_logic$18146, arst=!\rst_ni, srst={ }
  98 cells in clk=\clk_i, en=$abc$37496$abc$31380$auto$opt_dff.cc:219:make_patterns_logic$18654, arst=!\rst_ni, srst={ }
  46 cells in clk=\clk_i, en=$abc$35222$abc$31505$auto$opt_dff.cc:219:make_patterns_logic$18163, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$abc$37591$abc$31450$auto$opt_dff.cc:219:make_patterns_logic$18371, arst=!\rst_ni, srst={ }
  42 cells in clk=\clk_i, en=$abc$38594$abc$33679$i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  26 cells in clk=\clk_i, en=$abc$38639$abc$33479$auto$opt_dff.cc:194:make_patterns_logic$7793, arst=!\rst_ni, srst={ }
  63 cells in clk=\clk_i, en=$abc$38666$abc$32276$i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  34 cells in clk=\clk_i, en=$abc$38731$abc$31622$i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  13 cells in clk=\clk_i, en=$abc$38769$abc$30625$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[19][0][0]$y$22470, arst={ }, srst={ }
  14 cells in clk=\clk_i, en=$abc$38803$abc$30592$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[7][0][0]$y$22388, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$38836$abc$29866$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[47][0][0]$y$22648, arst={ }, srst={ }
  20 cells in clk=\clk_i, en=$abc$38869$abc$29899$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[44][0][0]$y$22630, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$38902$abc$29569$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[37][0][0]$y$22586, arst={ }, srst={ }
  20 cells in clk=\clk_i, en=$abc$38935$abc$30658$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[6][0][0]$y$22380, arst={ }, srst={ }
  63 cells in clk=\clk_i, en=$abc$37414$abc$31550$i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  16 cells in clk=\clk_i, en=$abc$38968$abc$31463$auto$opt_dff.cc:219:make_patterns_logic$18291, arst=!\rst_ni, srst={ }
  16 cells in clk=\clk_i, en=$abc$38985$abc$29965$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[45][0][0]$y$22636, arst={ }, srst={ }
  3 cells in clk=\clk_i, en=$abc$39053$abc$33657$auto$opt_dff.cc:194:make_patterns_logic$7796, arst=!\rst_ni, srst={ }
  13 cells in clk=\clk_i, en=$abc$39058$abc$33643$auto$opt_dff.cc:194:make_patterns_logic$7812, arst=!\rst_ni, srst={ }
  20 cells in clk=\clk_i, en=$abc$36383$abc$30559$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[61][0][0]$y$22738, arst={ }, srst={ }
  17 cells in clk=\clk_i, en=$abc$39020$abc$29932$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[4][0][0]$y$22362, arst={ }, srst={ }
  32 cells in clk=\clk_i, en=$abc$39072$abc$31380$i2c_core.u_i2c_fsm.byte_decr, arst=!\rst_ni, srst={ }
  51 cells in clk=\clk_i, en=$abc$39105$abc$33595$auto$opt_dff.cc:219:make_patterns_logic$7803, arst=!\rst_ni, srst={ }
  12 cells in clk=\clk_i, en=$abc$39164$abc$29998$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[48][0][0]$y$22658, arst={ }, srst={ }
  16 cells in clk=\clk_i, en=$abc$39197$abc$30427$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[21][0][0]$y$22482, arst={ }, srst={ }
  17 cells in clk=\clk_i, en=$abc$39230$abc$29833$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[43][0][0]$y$22624, arst={ }, srst={ }
  17 cells in clk=\clk_i, en=$abc$39263$abc$29536$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[32][0][0]$y$22556, arst={ }, srst={ }
  19 cells in clk=\clk_i, en=$abc$39296$abc$29503$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[3][0][0]$y$22350, arst={ }, srst={ }
  1222 cells in clk=\clk_i, en=$abc$37607$abc$26448$u_reg.u_reg_if.a_ack, arst=!\rst_ni, srst={ }
  41 cells in clk=\clk_i, en=$abc$39330$abc$26387$i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$39375$abc$26442$i2c_core.intr_hw_tx_overflow.new_event, arst=!\rst_ni, srst={ }
  33 cells in clk=\clk_i, en=$abc$39381$abc$32341$i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$39417$abc$26448$auto$opt_dff.cc:194:make_patterns_logic$7763, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$39423$abc$26455$i2c_core.intr_hw_fmt_overflow.new_event, arst=!\rst_ni, srst={ }
  6 cells in clk=\clk_i, en=$abc$39429$abc$26461$i2c_core.intr_hw_rx_overflow.new_event, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_i, en=$abc$39436$abc$26469$i2c_core.intr_hw_acq_overflow.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$39443$abc$26476$i2c_core.intr_hw_nak.new_event, arst=!\rst_ni, srst={ }
  37 cells in clk=\clk_i, en=$abc$39449$abc$26482$i2c_core.intr_hw_host_timeout.new_event, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_i, en=$abc$39487$abc$26520$i2c_core.intr_hw_rx_watermark.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$39495$abc$26527$i2c_core.intr_hw_scl_interference.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$39501$abc$26533$i2c_core.intr_hw_sda_unstable.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$39507$abc$26539$i2c_core.intr_hw_sda_interference.new_event, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$abc$39513$abc$26545$i2c_core.intr_hw_stretch_timeout.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$39522$abc$26555$i2c_core.intr_hw_trans_complete.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$39528$abc$26561$i2c_core.intr_hw_tx_empty.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$39534$abc$26567$i2c_core.intr_hw_tx_nonempty.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$39540$abc$26573$i2c_core.intr_hw_ack_stop.new_event, arst=!\rst_ni, srst={ }
  224 cells in clk=\clk_i, en=$abc$39546$abc$26579$u_reg.intg_err, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$39772$abc$26806$i2c_core.intr_hw_fmt_watermark.new_event, arst=!\rst_ni, srst={ }
  12 cells in clk=\clk_i, en=$abc$39782$abc$26817$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[29][0][0]$y$22532, arst={ }, srst={ }
  13 cells in clk=\clk_i, en=$abc$39815$abc$26860$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[39][0][0]$y$22598, arst={ }, srst={ }
  14 cells in clk=\clk_i, en=$abc$39849$abc$26894$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[14][0][0]$y$22434, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$39883$abc$26928$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[50][0][0]$y$22670, arst={ }, srst={ }
  19 cells in clk=\clk_i, en=$abc$39917$abc$26963$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[51][0][0]$y$22676, arst={ }, srst={ }
  13 cells in clk=\clk_i, en=$abc$39950$abc$26996$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[52][0][0]$y$22682, arst={ }, srst={ }
  11 cells in clk=\clk_i, en=$abc$39984$abc$27030$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[12][0][0]$y$23195, arst={ }, srst={ }
  11 cells in clk=\clk_i, en=$abc$40012$abc$27066$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[13][0][0]$y$23201, arst={ }, srst={ }
  11 cells in clk=\clk_i, en=$abc$40039$abc$27093$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[14][0][0]$y$23207, arst={ }, srst={ }
  11 cells in clk=\clk_i, en=$abc$40067$abc$27121$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[11][0][0]$y$23189, arst={ }, srst={ }
  11 cells in clk=\clk_i, en=$abc$40094$abc$27148$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[6][0][0]$y$23153, arst={ }, srst={ }
  11 cells in clk=\clk_i, en=$abc$40121$abc$27176$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[7][0][0]$y$23161, arst={ }, srst={ }
  16 cells in clk=\clk_i, en=$abc$40148$abc$27203$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[59][0][0]$y$23499, arst={ }, srst={ }
  16 cells in clk=\clk_i, en=$abc$40175$abc$27230$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[63][0][0]$y$23523, arst={ }, srst={ }
  14 cells in clk=\clk_i, en=$abc$40202$abc$27257$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[53][0][0]$y$22688, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$40236$abc$27290$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[54][0][0]$y$22694, arst={ }, srst={ }
  11 cells in clk=\clk_i, en=$abc$40269$abc$27323$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[8][0][0]$y$23171, arst={ }, srst={ }
  11 cells in clk=\clk_i, en=$abc$40297$abc$27351$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[0][0][0]$y$23093, arst={ }, srst={ }
  11 cells in clk=\clk_i, en=$abc$40324$abc$27378$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[10][0][0]$y$23183, arst={ }, srst={ }
  14 cells in clk=\clk_i, en=$abc$40352$abc$27406$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[9][0][0]$y$22404, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$40385$abc$27439$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[55][0][0]$y$22700, arst={ }, srst={ }
  13 cells in clk=\clk_i, en=$abc$40418$abc$27472$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[39][0][0]$y$23371, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$40445$abc$27500$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[49][0][0]$y$23437, arst={ }, srst={ }
  11 cells in clk=\clk_i, en=$abc$40472$abc$27528$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[19][0][0]$y$23243, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$40499$abc$27556$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[29][0][0]$y$23305, arst={ }, srst={ }
  17 cells in clk=\clk_i, en=$abc$40526$abc$27583$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[58][0][0]$y$22720, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$40559$abc$27616$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[5][0][0]$y$22370, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$40592$abc$27650$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[60][0][0]$y$22732, arst={ }, srst={ }
  19 cells in clk=\clk_i, en=$abc$40625$abc$27683$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[62][0][0]$y$22744, arst={ }, srst={ }
  19 cells in clk=\clk_i, en=$abc$40658$abc$27716$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[59][0][0]$y$22726, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$40691$abc$27749$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[18][0][0]$y$23237, arst={ }, srst={ }
  11 cells in clk=\clk_i, en=$abc$40718$abc$27776$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[15][0][0]$y$23213, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$40745$abc$27803$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[20][0][0]$y$22476, arst={ }, srst={ }
  11 cells in clk=\clk_i, en=$abc$40779$abc$27837$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[9][0][0]$y$23177, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$40806$abc$27864$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[57][0][0]$y$22714, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$40839$abc$27897$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[31][0][0]$y$22544, arst={ }, srst={ }
  13 cells in clk=\clk_i, en=$abc$40872$abc$27930$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[12][0][0]$y$22422, arst={ }, srst={ }
  14 cells in clk=\clk_i, en=$abc$40905$abc$27963$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[41][0][0]$y$22612, arst={ }, srst={ }
  14 cells in clk=\clk_i, en=$abc$40938$abc$27996$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[16][0][0]$y$22452, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$40972$abc$28030$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[16][0][0]$y$23225, arst={ }, srst={ }
  11 cells in clk=\clk_i, en=$abc$40999$abc$28057$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[17][0][0]$y$23231, arst={ }, srst={ }
  11 cells in clk=\clk_i, en=$abc$41026$abc$28084$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[1][0][0]$y$23103, arst={ }, srst={ }
  11 cells in clk=\clk_i, en=$abc$41053$abc$28111$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[27][0][0]$y$23293, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$41080$abc$28138$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[28][0][0]$y$23299, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$41107$abc$28165$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[26][0][0]$y$23287, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$41134$abc$28192$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[20][0][0]$y$23249, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$41161$abc$28219$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[21][0][0]$y$23255, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$41188$abc$28246$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[22][0][0]$y$23261, arst={ }, srst={ }
  11 cells in clk=\clk_i, en=$abc$41215$abc$28273$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[23][0][0]$y$23267, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$41243$abc$28300$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[24][0][0]$y$23275, arst={ }, srst={ }
  11 cells in clk=\clk_i, en=$abc$41270$abc$28327$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[25][0][0]$y$23281, arst={ }, srst={ }
  11 cells in clk=\clk_i, en=$abc$41297$abc$28354$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[2][0][0]$y$23115, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$41324$abc$28381$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[30][0][0]$y$23311, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$41351$abc$28408$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[31][0][0]$y$23317, arst={ }, srst={ }
  13 cells in clk=\clk_i, en=$abc$41378$abc$28435$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[32][0][0]$y$23329, arst={ }, srst={ }
  13 cells in clk=\clk_i, en=$abc$41405$abc$28462$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[35][0][0]$y$23347, arst={ }, srst={ }
  13 cells in clk=\clk_i, en=$abc$41432$abc$28489$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[37][0][0]$y$23359, arst={ }, srst={ }
  13 cells in clk=\clk_i, en=$abc$41459$abc$28516$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[38][0][0]$y$23365, arst={ }, srst={ }
  13 cells in clk=\clk_i, en=$abc$41486$abc$28543$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[33][0][0]$y$23335, arst={ }, srst={ }
  13 cells in clk=\clk_i, en=$abc$41513$abc$28570$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[34][0][0]$y$23341, arst={ }, srst={ }
  11 cells in clk=\clk_i, en=$abc$41540$abc$28597$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[3][0][0]$y$23123, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$41567$abc$28624$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[40][0][0]$y$23379, arst={ }, srst={ }
  14 cells in clk=\clk_i, en=$abc$41594$abc$28651$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[36][0][0]$y$23353, arst={ }, srst={ }
  13 cells in clk=\clk_i, en=$abc$41622$abc$28678$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[42][0][0]$y$23391, arst={ }, srst={ }
  13 cells in clk=\clk_i, en=$abc$41649$abc$28705$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[43][0][0]$y$23397, arst={ }, srst={ }
  13 cells in clk=\clk_i, en=$abc$41676$abc$28732$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[46][0][0]$y$23415, arst={ }, srst={ }
  13 cells in clk=\clk_i, en=$abc$41703$abc$28759$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[47][0][0]$y$23421, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$41730$abc$28786$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[48][0][0]$y$23431, arst={ }, srst={ }
  11 cells in clk=\clk_i, en=$abc$41757$abc$28813$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[4][0][0]$y$23135, arst={ }, srst={ }
  16 cells in clk=\clk_i, en=$abc$41784$abc$28840$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[51][0][0]$y$23449, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$41811$abc$28867$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[52][0][0]$y$23455, arst={ }, srst={ }
  11 cells in clk=\clk_i, en=$abc$41838$abc$28894$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[56][0][0]$y$23481, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$41865$abc$28921$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[57][0][0]$y$23487, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$41892$abc$28948$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[44][0][0]$y$23403, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$41919$abc$28975$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[45][0][0]$y$23409, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$41946$abc$29002$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[53][0][0]$y$23461, arst={ }, srst={ }
  16 cells in clk=\clk_i, en=$abc$41973$abc$29029$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[54][0][0]$y$23467, arst={ }, srst={ }
  16 cells in clk=\clk_i, en=$abc$42000$abc$29056$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[58][0][0]$y$23493, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$42027$abc$29083$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[5][0][0]$y$23143, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$42055$abc$29110$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[41][0][0]$y$23385, arst={ }, srst={ }
  17 cells in clk=\clk_i, en=$abc$42082$abc$29137$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[50][0][0]$y$23443, arst={ }, srst={ }
  17 cells in clk=\clk_i, en=$abc$42109$abc$29164$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[55][0][0]$y$23473, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$42137$abc$29191$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[61][0][0]$y$23511, arst={ }, srst={ }
  17 cells in clk=\clk_i, en=$abc$42164$abc$29218$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[62][0][0]$y$23517, arst={ }, srst={ }
  11 cells in clk=\clk_i, en=$abc$42191$abc$29245$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[60][0][0]$y$23505, arst={ }, srst={ }
  13 cells in clk=\clk_i, en=$abc$42218$abc$29272$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[13][0][0]$y$22428, arst={ }, srst={ }
  13 cells in clk=\clk_i, en=$abc$42251$abc$29305$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$22320, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$42285$abc$29338$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[10][0][0]$y$22410, arst={ }, srst={ }
  13 cells in clk=\clk_i, en=$abc$42318$abc$29371$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[15][0][0]$y$22440, arst={ }, srst={ }
  14 cells in clk=\clk_i, en=$abc$42351$abc$29404$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[11][0][0]$y$22416, arst={ }, srst={ }
  17 cells in clk=\clk_i, en=$abc$42384$abc$29437$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[63][0][0]$y$22750, arst={ }, srst={ }
  694 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }

3.35.2. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$42417$abc$29470$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[49][0][0]$y$22664
Extracted 23 gates and 49 wires to a netlist network with 26 inputs and 12 outputs.

3.35.2.1. Executing ABC.

3.35.3. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34470$abc$29635$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[34][0][0]$y$22568
Extracted 24 gates and 51 wires to a netlist network with 27 inputs and 11 outputs.

3.35.3.1. Executing ABC.

3.35.4. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34505$abc$29767$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[36][0][0]$y$22580
Extracted 24 gates and 51 wires to a netlist network with 27 inputs and 13 outputs.

3.35.4.1. Executing ABC.

3.35.5. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34538$abc$29800$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[42][0][0]$y$22618
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 11 outputs.

3.35.5.1. Executing ABC.

3.35.6. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34571$abc$29602$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[33][0][0]$y$22562
Extracted 19 gates and 40 wires to a netlist network with 21 inputs and 11 outputs.

3.35.6.1. Executing ABC.

3.35.7. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34604$abc$29701$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[35][0][0]$y$22574
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.35.7.1. Executing ABC.

3.35.8. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34637$abc$30394$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[56][0][0]$y$22708
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.35.8.1. Executing ABC.

3.35.9. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34670$abc$30361$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[17][0][0]$y$22458
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 11 outputs.

3.35.9.1. Executing ABC.

3.35.10. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34703$abc$30328$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[28][0][0]$y$22526
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.35.10.1. Executing ABC.

3.35.11. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34736$abc$30295$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[27][0][0]$y$22520
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.35.11.1. Executing ABC.

3.35.12. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34769$abc$30262$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[30][0][0]$y$22538
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.35.12.1. Executing ABC.

3.35.13. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34802$abc$30229$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[2][0][0]$y$22342
Extracted 15 gates and 32 wires to a netlist network with 17 inputs and 11 outputs.

3.35.13.1. Executing ABC.

3.35.14. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34835$abc$30196$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[26][0][0]$y$22514
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.35.14.1. Executing ABC.

3.35.15. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34868$abc$30163$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[22][0][0]$y$22488
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.35.15.1. Executing ABC.

3.35.16. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34901$abc$30526$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[8][0][0]$y$22398
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 11 outputs.

3.35.16.1. Executing ABC.

3.35.17. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34934$abc$30130$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[23][0][0]$y$22494
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.35.17.1. Executing ABC.

3.35.18. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34967$abc$30493$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$22330
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.35.18.1. Executing ABC.

3.35.19. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35000$abc$30097$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[24][0][0]$y$22502
Extracted 19 gates and 40 wires to a netlist network with 21 inputs and 12 outputs.

3.35.19.1. Executing ABC.

3.35.20. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35033$abc$30064$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[25][0][0]$y$22508
Extracted 16 gates and 34 wires to a netlist network with 18 inputs and 11 outputs.

3.35.20.1. Executing ABC.

3.35.21. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35066$abc$30460$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[18][0][0]$y$22464
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.35.21.1. Executing ABC.

3.35.22. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35099$abc$30031$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[46][0][0]$y$22642
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.35.22.1. Executing ABC.

3.35.23. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35132$abc$33679$auto$opt_dff.cc:194:make_patterns_logic$7815, asynchronously reset by !\rst_ni
Extracted 19 gates and 23 wires to a netlist network with 4 inputs and 3 outputs.

3.35.23.1. Executing ABC.

3.35.24. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35152$abc$29668$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[38][0][0]$y$22592
Extracted 25 gates and 53 wires to a netlist network with 28 inputs and 12 outputs.

3.35.24.1. Executing ABC.

3.35.25. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35187$abc$29734$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[40][0][0]$y$22606
Extracted 25 gates and 53 wires to a netlist network with 28 inputs and 13 outputs.

3.35.25.1. Executing ABC.

3.35.26. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35265$abc$33540$auto$opt_dff.cc:219:make_patterns_logic$7806, asynchronously reset by !\rst_ni
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 6 outputs.

3.35.26.1. Executing ABC.

3.35.27. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35275$abc$31777$i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 415 gates and 863 wires to a netlist network with 448 inputs and 208 outputs.

3.35.27.1. Executing ABC.

3.35.28. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$36002$abc$31288$auto$opt_dff.cc:219:make_patterns_logic$18907, asynchronously reset by !\rst_ni
Extracted 92 gates and 196 wires to a netlist network with 104 inputs and 84 outputs.

3.35.28.1. Executing ABC.

3.35.29. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$36096$abc$31662$auto$opt_dff.cc:194:make_patterns_logic$7788, asynchronously reset by !\rst_ni
Extracted 114 gates and 133 wires to a netlist network with 19 inputs and 11 outputs.

3.35.29.1. Executing ABC.

3.35.30. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$36214$abc$30873$auto$opt_dff.cc:219:make_patterns_logic$19781, asynchronously reset by !\rst_ni
Extracted 163 gates and 298 wires to a netlist network with 135 inputs and 141 outputs.

3.35.30.1. Executing ABC.

3.35.31. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$36416$abc$31030$auto$opt_dff.cc:219:make_patterns_logic$19505, asynchronously reset by !\rst_ni
Extracted 160 gates and 321 wires to a netlist network with 161 inputs and 130 outputs.

3.35.31.1. Executing ABC.

3.35.32. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$36565$abc$31172$auto$opt_dff.cc:219:make_patterns_logic$19246, asynchronously reset by !\rst_ni
Extracted 123 gates and 270 wires to a netlist network with 147 inputs and 105 outputs.

3.35.32.1. Executing ABC.

3.35.33. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$36680$abc$30691$auto$opt_dff.cc:219:make_patterns_logic$19970, asynchronously reset by !\rst_ni
Extracted 129 gates and 220 wires to a netlist network with 91 inputs and 111 outputs.

3.35.33.1. Executing ABC.

3.35.34. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$36831$abc$32856$i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 419 gates and 800 wires to a netlist network with 381 inputs and 200 outputs.

3.35.34.1. Executing ABC.

3.35.35. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$37473$abc$31482$auto$opt_dff.cc:194:make_patterns_logic$18146, asynchronously reset by !\rst_ni
Extracted 17 gates and 30 wires to a netlist network with 13 inputs and 10 outputs.

3.35.35.1. Executing ABC.

3.35.36. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$37496$abc$31380$auto$opt_dff.cc:219:make_patterns_logic$18654, asynchronously reset by !\rst_ni
Extracted 98 gates and 193 wires to a netlist network with 95 inputs and 74 outputs.

3.35.36.1. Executing ABC.

3.35.37. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35222$abc$31505$auto$opt_dff.cc:219:make_patterns_logic$18163, asynchronously reset by !\rst_ni
Extracted 46 gates and 64 wires to a netlist network with 18 inputs and 19 outputs.

3.35.37.1. Executing ABC.

3.35.38. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$37591$abc$31450$auto$opt_dff.cc:219:make_patterns_logic$18371, asynchronously reset by !\rst_ni
Extracted 14 gates and 18 wires to a netlist network with 4 inputs and 6 outputs.

3.35.38.1. Executing ABC.

3.35.39. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$38594$abc$33679$i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 36 gates and 48 wires to a netlist network with 12 inputs and 23 outputs.

3.35.39.1. Executing ABC.

3.35.40. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$38639$abc$33479$auto$opt_dff.cc:194:make_patterns_logic$7793, asynchronously reset by !\rst_ni
Extracted 26 gates and 31 wires to a netlist network with 5 inputs and 10 outputs.

3.35.40.1. Executing ABC.

3.35.41. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$38666$abc$32276$i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 57 gates and 68 wires to a netlist network with 11 inputs and 40 outputs.

3.35.41.1. Executing ABC.

3.35.42. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$38731$abc$31622$i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 34 gates and 42 wires to a netlist network with 8 inputs and 16 outputs.

3.35.42.1. Executing ABC.

3.35.43. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$38769$abc$30625$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[19][0][0]$y$22470
Extracted 13 gates and 27 wires to a netlist network with 14 inputs and 12 outputs.

3.35.43.1. Executing ABC.

3.35.44. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$38803$abc$30592$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[7][0][0]$y$22388
Extracted 14 gates and 30 wires to a netlist network with 16 inputs and 11 outputs.

3.35.44.1. Executing ABC.

3.35.45. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$38836$abc$29866$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[47][0][0]$y$22648
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.35.45.1. Executing ABC.

3.35.46. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$38869$abc$29899$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[44][0][0]$y$22630
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 11 outputs.

3.35.46.1. Executing ABC.

3.35.47. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$38902$abc$29569$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[37][0][0]$y$22586
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.35.47.1. Executing ABC.

3.35.48. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$38935$abc$30658$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[6][0][0]$y$22380
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 11 outputs.

3.35.48.1. Executing ABC.

3.35.49. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$37414$abc$31550$i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 57 gates and 71 wires to a netlist network with 14 inputs and 43 outputs.

3.35.49.1. Executing ABC.

3.35.50. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$38968$abc$31463$auto$opt_dff.cc:219:make_patterns_logic$18291, asynchronously reset by !\rst_ni
Extracted 16 gates and 19 wires to a netlist network with 3 inputs and 5 outputs.

3.35.50.1. Executing ABC.

3.35.51. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$38985$abc$29965$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[45][0][0]$y$22636
Extracted 16 gates and 35 wires to a netlist network with 19 inputs and 11 outputs.

3.35.51.1. Executing ABC.

3.35.52. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$39053$abc$33657$auto$opt_dff.cc:194:make_patterns_logic$7796, asynchronously reset by !\rst_ni
Extracted 3 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

3.35.52.1. Executing ABC.

3.35.53. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$39058$abc$33643$auto$opt_dff.cc:194:make_patterns_logic$7812, asynchronously reset by !\rst_ni
Extracted 13 gates and 15 wires to a netlist network with 2 inputs and 2 outputs.

3.35.53.1. Executing ABC.

3.35.54. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$36383$abc$30559$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[61][0][0]$y$22738
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 11 outputs.

3.35.54.1. Executing ABC.

3.35.55. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$39020$abc$29932$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[4][0][0]$y$22362
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 11 outputs.

3.35.55.1. Executing ABC.

3.35.56. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$39072$abc$31380$i2c_core.u_i2c_fsm.byte_decr, asynchronously reset by !\rst_ni
Extracted 32 gates and 34 wires to a netlist network with 2 inputs and 5 outputs.

3.35.56.1. Executing ABC.

3.35.57. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$39105$abc$33595$auto$opt_dff.cc:219:make_patterns_logic$7803, asynchronously reset by !\rst_ni
Extracted 51 gates and 74 wires to a netlist network with 23 inputs and 29 outputs.

3.35.57.1. Executing ABC.

3.35.58. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$39164$abc$29998$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[48][0][0]$y$22658
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.35.58.1. Executing ABC.

3.35.59. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$39197$abc$30427$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[21][0][0]$y$22482
Extracted 16 gates and 34 wires to a netlist network with 18 inputs and 11 outputs.

3.35.59.1. Executing ABC.

3.35.60. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$39230$abc$29833$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[43][0][0]$y$22624
Extracted 17 gates and 37 wires to a netlist network with 20 inputs and 12 outputs.

3.35.60.1. Executing ABC.

3.35.61. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$39263$abc$29536$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[32][0][0]$y$22556
Extracted 17 gates and 37 wires to a netlist network with 20 inputs and 13 outputs.

3.35.61.1. Executing ABC.

3.35.62. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$39296$abc$29503$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[3][0][0]$y$22350
Extracted 19 gates and 40 wires to a netlist network with 21 inputs and 11 outputs.

3.35.62.1. Executing ABC.

3.35.63. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$37607$abc$26448$u_reg.u_reg_if.a_ack, asynchronously reset by !\rst_ni
Extracted 1221 gates and 1851 wires to a netlist network with 630 inputs and 61 outputs.

3.35.63.1. Executing ABC.

3.35.64. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$39330$abc$26387$i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 35 gates and 46 wires to a netlist network with 11 inputs and 22 outputs.

3.35.64.1. Executing ABC.

3.35.65. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$39375$abc$26442$i2c_core.intr_hw_tx_overflow.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 2 outputs.

3.35.65.1. Executing ABC.

3.35.66. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$39381$abc$32341$i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 33 gates and 40 wires to a netlist network with 7 inputs and 16 outputs.

3.35.66.1. Executing ABC.

3.35.67. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$39417$abc$26448$auto$opt_dff.cc:194:make_patterns_logic$7763, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.35.67.1. Executing ABC.

3.35.68. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$39423$abc$26455$i2c_core.intr_hw_fmt_overflow.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 2 outputs.

3.35.68.1. Executing ABC.

3.35.69. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$39429$abc$26461$i2c_core.intr_hw_rx_overflow.new_event, asynchronously reset by !\rst_ni
Extracted 6 gates and 11 wires to a netlist network with 5 inputs and 2 outputs.

3.35.69.1. Executing ABC.

3.35.70. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$39436$abc$26469$i2c_core.intr_hw_acq_overflow.new_event, asynchronously reset by !\rst_ni
Extracted 7 gates and 12 wires to a netlist network with 5 inputs and 3 outputs.

3.35.70.1. Executing ABC.

3.35.71. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$39443$abc$26476$i2c_core.intr_hw_nak.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 2 outputs.

3.35.71.1. Executing ABC.

3.35.72. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$39449$abc$26482$i2c_core.intr_hw_host_timeout.new_event, asynchronously reset by !\rst_ni
Extracted 37 gates and 73 wires to a netlist network with 36 inputs and 2 outputs.

3.35.72.1. Executing ABC.

3.35.73. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$39487$abc$26520$i2c_core.intr_hw_rx_watermark.new_event, asynchronously reset by !\rst_ni
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 2 outputs.

3.35.73.1. Executing ABC.

3.35.74. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$39495$abc$26527$i2c_core.intr_hw_scl_interference.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 2 outputs.

3.35.74.1. Executing ABC.

3.35.75. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$39501$abc$26533$i2c_core.intr_hw_sda_unstable.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 2 outputs.

3.35.75.1. Executing ABC.

3.35.76. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$39507$abc$26539$i2c_core.intr_hw_sda_interference.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 2 outputs.

3.35.76.1. Executing ABC.

3.35.77. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$39513$abc$26545$i2c_core.intr_hw_stretch_timeout.new_event, asynchronously reset by !\rst_ni
Extracted 8 gates and 15 wires to a netlist network with 7 inputs and 5 outputs.

3.35.77.1. Executing ABC.

3.35.78. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$39522$abc$26555$i2c_core.intr_hw_trans_complete.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 2 outputs.

3.35.78.1. Executing ABC.

3.35.79. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$39528$abc$26561$i2c_core.intr_hw_tx_empty.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 2 outputs.

3.35.79.1. Executing ABC.

3.35.80. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$39534$abc$26567$i2c_core.intr_hw_tx_nonempty.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 2 outputs.

3.35.80.1. Executing ABC.

3.35.81. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$39540$abc$26573$i2c_core.intr_hw_ack_stop.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 2 outputs.

3.35.81.1. Executing ABC.

3.35.82. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$39546$abc$26579$u_reg.intg_err, asynchronously reset by !\rst_ni
Extracted 224 gates and 315 wires to a netlist network with 90 inputs and 2 outputs.

3.35.82.1. Executing ABC.

3.35.83. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$39772$abc$26806$i2c_core.intr_hw_fmt_watermark.new_event, asynchronously reset by !\rst_ni
Extracted 10 gates and 19 wires to a netlist network with 9 inputs and 5 outputs.

3.35.83.1. Executing ABC.

3.35.84. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$39782$abc$26817$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[29][0][0]$y$22532
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.35.84.1. Executing ABC.

3.35.85. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$39815$abc$26860$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[39][0][0]$y$22598
Extracted 13 gates and 27 wires to a netlist network with 14 inputs and 12 outputs.

3.35.85.1. Executing ABC.

3.35.86. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$39849$abc$26894$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[14][0][0]$y$22434
Extracted 14 gates and 29 wires to a netlist network with 15 inputs and 12 outputs.

3.35.86.1. Executing ABC.

3.35.87. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$39883$abc$26928$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[50][0][0]$y$22670
Extracted 18 gates and 32 wires to a netlist network with 14 inputs and 11 outputs.

3.35.87.1. Executing ABC.

3.35.88. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$39917$abc$26963$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[51][0][0]$y$22676
Extracted 19 gates and 35 wires to a netlist network with 16 inputs and 11 outputs.

3.35.88.1. Executing ABC.

3.35.89. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$39950$abc$26996$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[52][0][0]$y$22682
Extracted 13 gates and 28 wires to a netlist network with 15 inputs and 11 outputs.

3.35.89.1. Executing ABC.

3.35.90. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$39984$abc$27030$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[12][0][0]$y$23195
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 9 outputs.

3.35.90.1. Executing ABC.

3.35.91. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$40012$abc$27066$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[13][0][0]$y$23201
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 9 outputs.

3.35.91.1. Executing ABC.

3.35.92. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$40039$abc$27093$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[14][0][0]$y$23207
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 9 outputs.

3.35.92.1. Executing ABC.

3.35.93. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$40067$abc$27121$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[11][0][0]$y$23189
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 9 outputs.

3.35.93.1. Executing ABC.

3.35.94. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$40094$abc$27148$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[6][0][0]$y$23153
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 9 outputs.

3.35.94.1. Executing ABC.

3.35.95. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$40121$abc$27176$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[7][0][0]$y$23161
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 9 outputs.

3.35.95.1. Executing ABC.

3.35.96. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$40148$abc$27203$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[59][0][0]$y$23499
Extracted 16 gates and 28 wires to a netlist network with 12 inputs and 9 outputs.

3.35.96.1. Executing ABC.

3.35.97. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$40175$abc$27230$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[63][0][0]$y$23523
Extracted 16 gates and 28 wires to a netlist network with 12 inputs and 9 outputs.

3.35.97.1. Executing ABC.

3.35.98. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$40202$abc$27257$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[53][0][0]$y$22688
Extracted 14 gates and 30 wires to a netlist network with 16 inputs and 12 outputs.

3.35.98.1. Executing ABC.

3.35.99. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$40236$abc$27290$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[54][0][0]$y$22694
Extracted 18 gates and 34 wires to a netlist network with 16 inputs and 11 outputs.

3.35.99.1. Executing ABC.

3.35.100. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$40269$abc$27323$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[8][0][0]$y$23171
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 9 outputs.

3.35.100.1. Executing ABC.

3.35.101. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$40297$abc$27351$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[0][0][0]$y$23093
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 9 outputs.

3.35.101.1. Executing ABC.

3.35.102. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$40324$abc$27378$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[10][0][0]$y$23183
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 9 outputs.

3.35.102.1. Executing ABC.

3.35.103. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$40352$abc$27406$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[9][0][0]$y$22404
Extracted 14 gates and 30 wires to a netlist network with 16 inputs and 11 outputs.

3.35.103.1. Executing ABC.

3.35.104. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$40385$abc$27439$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[55][0][0]$y$22700
Extracted 18 gates and 34 wires to a netlist network with 16 inputs and 11 outputs.

3.35.104.1. Executing ABC.

3.35.105. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$40418$abc$27472$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[39][0][0]$y$23371
Extracted 13 gates and 25 wires to a netlist network with 12 inputs and 9 outputs.

3.35.105.1. Executing ABC.

3.35.106. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$40445$abc$27500$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[49][0][0]$y$23437
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.35.106.1. Executing ABC.

3.35.107. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$40472$abc$27528$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[19][0][0]$y$23243
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 9 outputs.

3.35.107.1. Executing ABC.

3.35.108. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$40499$abc$27556$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[29][0][0]$y$23305
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.35.108.1. Executing ABC.

3.35.109. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$40526$abc$27583$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[58][0][0]$y$22720
Extracted 17 gates and 31 wires to a netlist network with 14 inputs and 11 outputs.

3.35.109.1. Executing ABC.

3.35.110. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$40559$abc$27616$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[5][0][0]$y$22370
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.35.110.1. Executing ABC.

3.35.111. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$40592$abc$27650$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[60][0][0]$y$22732
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.35.111.1. Executing ABC.

3.35.112. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$40625$abc$27683$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[62][0][0]$y$22744
Extracted 19 gates and 36 wires to a netlist network with 17 inputs and 11 outputs.

3.35.112.1. Executing ABC.

3.35.113. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$40658$abc$27716$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[59][0][0]$y$22726
Extracted 19 gates and 36 wires to a netlist network with 17 inputs and 11 outputs.

3.35.113.1. Executing ABC.

3.35.114. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$40691$abc$27749$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[18][0][0]$y$23237
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.35.114.1. Executing ABC.

3.35.115. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$40718$abc$27776$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[15][0][0]$y$23213
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 9 outputs.

3.35.115.1. Executing ABC.

3.35.116. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$40745$abc$27803$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[20][0][0]$y$22476
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.35.116.1. Executing ABC.

3.35.117. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$40779$abc$27837$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[9][0][0]$y$23177
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 9 outputs.

3.35.117.1. Executing ABC.

3.35.118. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$40806$abc$27864$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[57][0][0]$y$22714
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.35.118.1. Executing ABC.

3.35.119. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$40839$abc$27897$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[31][0][0]$y$22544
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.35.119.1. Executing ABC.

3.35.120. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$40872$abc$27930$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[12][0][0]$y$22422
Extracted 13 gates and 27 wires to a netlist network with 14 inputs and 12 outputs.

3.35.120.1. Executing ABC.

3.35.121. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$40905$abc$27963$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[41][0][0]$y$22612
Extracted 14 gates and 30 wires to a netlist network with 16 inputs and 12 outputs.

3.35.121.1. Executing ABC.

3.35.122. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$40938$abc$27996$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[16][0][0]$y$22452
Extracted 14 gates and 30 wires to a netlist network with 16 inputs and 11 outputs.

3.35.122.1. Executing ABC.

3.35.123. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$40972$abc$28030$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[16][0][0]$y$23225
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.35.123.1. Executing ABC.

3.35.124. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$40999$abc$28057$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[17][0][0]$y$23231
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 9 outputs.

3.35.124.1. Executing ABC.

3.35.125. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41026$abc$28084$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[1][0][0]$y$23103
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 9 outputs.

3.35.125.1. Executing ABC.

3.35.126. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41053$abc$28111$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[27][0][0]$y$23293
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 9 outputs.

3.35.126.1. Executing ABC.

3.35.127. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41080$abc$28138$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[28][0][0]$y$23299
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.35.127.1. Executing ABC.

3.35.128. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41107$abc$28165$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[26][0][0]$y$23287
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.35.128.1. Executing ABC.

3.35.129. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41134$abc$28192$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[20][0][0]$y$23249
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.35.129.1. Executing ABC.

3.35.130. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41161$abc$28219$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[21][0][0]$y$23255
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.35.130.1. Executing ABC.

3.35.131. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41188$abc$28246$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[22][0][0]$y$23261
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.35.131.1. Executing ABC.

3.35.132. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41215$abc$28273$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[23][0][0]$y$23267
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 10 outputs.

3.35.132.1. Executing ABC.

3.35.133. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41243$abc$28300$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[24][0][0]$y$23275
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.35.133.1. Executing ABC.

3.35.134. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41270$abc$28327$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[25][0][0]$y$23281
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 9 outputs.

3.35.134.1. Executing ABC.

3.35.135. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41297$abc$28354$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[2][0][0]$y$23115
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 9 outputs.

3.35.135.1. Executing ABC.

3.35.136. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41324$abc$28381$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[30][0][0]$y$23311
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.35.136.1. Executing ABC.

3.35.137. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41351$abc$28408$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[31][0][0]$y$23317
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.35.137.1. Executing ABC.

3.35.138. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41378$abc$28435$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[32][0][0]$y$23329
Extracted 13 gates and 25 wires to a netlist network with 12 inputs and 9 outputs.

3.35.138.1. Executing ABC.

3.35.139. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41405$abc$28462$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[35][0][0]$y$23347
Extracted 13 gates and 25 wires to a netlist network with 12 inputs and 9 outputs.

3.35.139.1. Executing ABC.

3.35.140. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41432$abc$28489$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[37][0][0]$y$23359
Extracted 13 gates and 25 wires to a netlist network with 12 inputs and 9 outputs.

3.35.140.1. Executing ABC.

3.35.141. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41459$abc$28516$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[38][0][0]$y$23365
Extracted 13 gates and 25 wires to a netlist network with 12 inputs and 9 outputs.

3.35.141.1. Executing ABC.

3.35.142. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41486$abc$28543$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[33][0][0]$y$23335
Extracted 13 gates and 25 wires to a netlist network with 12 inputs and 9 outputs.

3.35.142.1. Executing ABC.

3.35.143. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41513$abc$28570$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[34][0][0]$y$23341
Extracted 13 gates and 25 wires to a netlist network with 12 inputs and 9 outputs.

3.35.143.1. Executing ABC.

3.35.144. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41540$abc$28597$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[3][0][0]$y$23123
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 9 outputs.

3.35.144.1. Executing ABC.

3.35.145. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41567$abc$28624$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[40][0][0]$y$23379
Extracted 12 gates and 24 wires to a netlist network with 12 inputs and 9 outputs.

3.35.145.1. Executing ABC.

3.35.146. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41594$abc$28651$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[36][0][0]$y$23353
Extracted 14 gates and 27 wires to a netlist network with 13 inputs and 10 outputs.

3.35.146.1. Executing ABC.

3.35.147. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41622$abc$28678$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[42][0][0]$y$23391
Extracted 13 gates and 25 wires to a netlist network with 12 inputs and 9 outputs.

3.35.147.1. Executing ABC.

3.35.148. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41649$abc$28705$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[43][0][0]$y$23397
Extracted 13 gates and 25 wires to a netlist network with 12 inputs and 9 outputs.

3.35.148.1. Executing ABC.

3.35.149. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41676$abc$28732$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[46][0][0]$y$23415
Extracted 13 gates and 25 wires to a netlist network with 12 inputs and 9 outputs.

3.35.149.1. Executing ABC.

3.35.150. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41703$abc$28759$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[47][0][0]$y$23421
Extracted 13 gates and 25 wires to a netlist network with 12 inputs and 9 outputs.

3.35.150.1. Executing ABC.

3.35.151. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41730$abc$28786$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[48][0][0]$y$23431
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.35.151.1. Executing ABC.

3.35.152. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41757$abc$28813$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[4][0][0]$y$23135
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 9 outputs.

3.35.152.1. Executing ABC.

3.35.153. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41784$abc$28840$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[51][0][0]$y$23449
Extracted 16 gates and 28 wires to a netlist network with 12 inputs and 9 outputs.

3.35.153.1. Executing ABC.

3.35.154. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41811$abc$28867$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[52][0][0]$y$23455
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.35.154.1. Executing ABC.

3.35.155. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41838$abc$28894$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[56][0][0]$y$23481
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 10 outputs.

3.35.155.1. Executing ABC.

3.35.156. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41865$abc$28921$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[57][0][0]$y$23487
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.35.156.1. Executing ABC.

3.35.157. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41892$abc$28948$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[44][0][0]$y$23403
Extracted 12 gates and 24 wires to a netlist network with 12 inputs and 9 outputs.

3.35.157.1. Executing ABC.

3.35.158. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41919$abc$28975$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[45][0][0]$y$23409
Extracted 12 gates and 24 wires to a netlist network with 12 inputs and 9 outputs.

3.35.158.1. Executing ABC.

3.35.159. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41946$abc$29002$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[53][0][0]$y$23461
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.35.159.1. Executing ABC.

3.35.160. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41973$abc$29029$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[54][0][0]$y$23467
Extracted 16 gates and 28 wires to a netlist network with 12 inputs and 9 outputs.

3.35.160.1. Executing ABC.

3.35.161. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$42000$abc$29056$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[58][0][0]$y$23493
Extracted 16 gates and 28 wires to a netlist network with 12 inputs and 9 outputs.

3.35.161.1. Executing ABC.

3.35.162. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$42027$abc$29083$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[5][0][0]$y$23143
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 10 outputs.

3.35.162.1. Executing ABC.

3.35.163. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$42055$abc$29110$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[41][0][0]$y$23385
Extracted 12 gates and 24 wires to a netlist network with 12 inputs and 9 outputs.

3.35.163.1. Executing ABC.

3.35.164. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$42082$abc$29137$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[50][0][0]$y$23443
Extracted 17 gates and 30 wires to a netlist network with 13 inputs and 10 outputs.

3.35.164.1. Executing ABC.

3.35.165. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$42109$abc$29164$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[55][0][0]$y$23473
Extracted 17 gates and 30 wires to a netlist network with 13 inputs and 10 outputs.

3.35.165.1. Executing ABC.

3.35.166. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$42137$abc$29191$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[61][0][0]$y$23511
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.35.166.1. Executing ABC.

3.35.167. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$42164$abc$29218$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[62][0][0]$y$23517
Extracted 17 gates and 30 wires to a netlist network with 13 inputs and 10 outputs.

3.35.167.1. Executing ABC.

3.35.168. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$42191$abc$29245$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[60][0][0]$y$23505
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 10 outputs.

3.35.168.1. Executing ABC.

3.35.169. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$42218$abc$29272$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[13][0][0]$y$22428
Extracted 13 gates and 27 wires to a netlist network with 14 inputs and 11 outputs.

3.35.169.1. Executing ABC.

3.35.170. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$42251$abc$29305$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$22320
Extracted 13 gates and 27 wires to a netlist network with 14 inputs and 12 outputs.

3.35.170.1. Executing ABC.

3.35.171. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$42285$abc$29338$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[10][0][0]$y$22410
Extracted 15 gates and 30 wires to a netlist network with 15 inputs and 12 outputs.

3.35.171.1. Executing ABC.

3.35.172. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$42318$abc$29371$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[15][0][0]$y$22440
Extracted 13 gates and 27 wires to a netlist network with 14 inputs and 11 outputs.

3.35.172.1. Executing ABC.

3.35.173. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$42351$abc$29404$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[11][0][0]$y$22416
Extracted 14 gates and 28 wires to a netlist network with 14 inputs and 11 outputs.

3.35.173.1. Executing ABC.

3.35.174. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$42384$abc$29437$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[63][0][0]$y$22750
Extracted 17 gates and 31 wires to a netlist network with 14 inputs and 11 outputs.

3.35.174.1. Executing ABC.

3.35.175. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 691 gates and 810 wires to a netlist network with 119 inputs and 154 outputs.

3.35.175.1. Executing ABC.

yosys> abc -dff

3.36. Executing ABC pass (technology mapping using ABC).

3.36.1. Summary of detected clock domains:
  22 cells in clk=\clk_i, en=$abc$51009$abc$42384$abc$29437$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[63][0][0]$y$22750, arst={ }, srst={ }
  23 cells in clk=\clk_i, en=$abc$43189$abc$42417$abc$29470$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[49][0][0]$y$22664, arst={ }, srst={ }
  24 cells in clk=\clk_i, en=$abc$43223$abc$34470$abc$29635$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[34][0][0]$y$22568, arst={ }, srst={ }
  27 cells in clk=\clk_i, en=$abc$43256$abc$34505$abc$29767$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[36][0][0]$y$22580, arst={ }, srst={ }
  19 cells in clk=\clk_i, en=$abc$43291$abc$34538$abc$29800$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[42][0][0]$y$22618, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$43324$abc$34571$abc$29602$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[33][0][0]$y$22562, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$43357$abc$34604$abc$29701$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[35][0][0]$y$22574, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$43390$abc$34637$abc$30394$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[56][0][0]$y$22708, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$43423$abc$34670$abc$30361$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[17][0][0]$y$22458, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$43456$abc$34703$abc$30328$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[28][0][0]$y$22526, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$43489$abc$34736$abc$30295$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[27][0][0]$y$22520, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$43522$abc$34769$abc$30262$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[30][0][0]$y$22538, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$43555$abc$34802$abc$30229$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[2][0][0]$y$22342, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$43588$abc$34835$abc$30196$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[26][0][0]$y$22514, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$43621$abc$34868$abc$30163$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[22][0][0]$y$22488, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$43654$abc$34901$abc$30526$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[8][0][0]$y$22398, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$43687$abc$34934$abc$30130$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[23][0][0]$y$22494, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$43720$abc$34967$abc$30493$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$22330, arst={ }, srst={ }
  13 cells in clk=\clk_i, en=$abc$43753$abc$35000$abc$30097$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[24][0][0]$y$22502, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$43787$abc$35033$abc$30064$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[25][0][0]$y$22508, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$43820$abc$35066$abc$30460$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[18][0][0]$y$22464, arst={ }, srst={ }
  17 cells in clk=\clk_i, en=$abc$50648$abc$42027$abc$29083$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[5][0][0]$y$23143, arst={ }, srst={ }
  16 cells in clk=\clk_i, en=$abc$43853$abc$35099$abc$30031$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[46][0][0]$y$22642, arst={ }, srst={ }
  19 cells in clk=\clk_i, en=$abc$43886$abc$35132$abc$33679$auto$opt_dff.cc:194:make_patterns_logic$7815, arst=!\rst_ni, srst={ }
  13 cells in clk=\clk_i, en=$abc$50676$abc$42055$abc$29110$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[41][0][0]$y$23385, arst={ }, srst={ }
  11 cells in clk=\clk_i, en=$abc$50814$abc$42191$abc$29245$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[60][0][0]$y$23505, arst={ }, srst={ }
  23 cells in clk=\clk_i, en=$abc$43906$abc$35152$abc$29668$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[38][0][0]$y$22592, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$43940$abc$35187$abc$29734$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[40][0][0]$y$22606, arst={ }, srst={ }
  8 cells in clk=\clk_i, en=$abc$43975$abc$35265$abc$33540$auto$opt_dff.cc:219:make_patterns_logic$7806, arst=!\rst_ni, srst={ }
  404 cells in clk=\clk_i, en=$abc$43984$abc$35275$abc$31777$i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  109 cells in clk=\clk_i, en=$abc$44427$abc$36002$abc$31288$auto$opt_dff.cc:219:make_patterns_logic$18907, arst=!\rst_ni, srst={ }
  114 cells in clk=\clk_i, en=$abc$44520$abc$36096$abc$31662$auto$opt_dff.cc:194:make_patterns_logic$7788, arst=!\rst_ni, srst={ }
  141 cells in clk=\clk_i, en=$abc$44635$abc$36214$abc$30873$auto$opt_dff.cc:219:make_patterns_logic$19781, arst=!\rst_ni, srst={ }
  155 cells in clk=\clk_i, en=$abc$44794$abc$36416$abc$31030$auto$opt_dff.cc:219:make_patterns_logic$19505, arst=!\rst_ni, srst={ }
  146 cells in clk=\clk_i, en=$abc$44962$abc$36565$abc$31172$auto$opt_dff.cc:219:make_patterns_logic$19246, arst=!\rst_ni, srst={ }
  133 cells in clk=\clk_i, en=$abc$45098$abc$36680$abc$30691$auto$opt_dff.cc:219:make_patterns_logic$19970, arst=!\rst_ni, srst={ }
  526 cells in clk=\clk_i, en=$abc$45228$abc$36831$abc$32856$i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  17 cells in clk=\clk_i, en=$abc$45654$abc$37473$abc$31482$auto$opt_dff.cc:194:make_patterns_logic$18146, arst=!\rst_ni, srst={ }
  87 cells in clk=\clk_i, en=$abc$45672$abc$37496$abc$31380$auto$opt_dff.cc:219:make_patterns_logic$18654, arst=!\rst_ni, srst={ }
  43 cells in clk=\clk_i, en=$abc$45769$abc$35222$abc$31505$auto$opt_dff.cc:219:make_patterns_logic$18163, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$abc$45816$abc$37591$abc$31450$auto$opt_dff.cc:219:make_patterns_logic$18371, arst=!\rst_ni, srst={ }
  46 cells in clk=\clk_i, en=$abc$45831$abc$38594$abc$33679$i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  26 cells in clk=\clk_i, en=$abc$45874$abc$38639$abc$33479$auto$opt_dff.cc:194:make_patterns_logic$7793, arst=!\rst_ni, srst={ }
  62 cells in clk=\clk_i, en=$abc$45901$abc$38666$abc$32276$i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  30 cells in clk=\clk_i, en=$abc$45963$abc$38731$abc$31622$i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$abc$46001$abc$38769$abc$30625$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[19][0][0]$y$22470, arst={ }, srst={ }
  13 cells in clk=\clk_i, en=$abc$46035$abc$38803$abc$30592$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[7][0][0]$y$22388, arst={ }, srst={ }
  17 cells in clk=\clk_i, en=$abc$46068$abc$38836$abc$29866$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[47][0][0]$y$22648, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$46101$abc$38869$abc$29899$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[44][0][0]$y$22630, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$50567$abc$41946$abc$29002$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[53][0][0]$y$23461, arst={ }, srst={ }
  17 cells in clk=\clk_i, en=$abc$50786$abc$42164$abc$29218$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[62][0][0]$y$23517, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$50540$abc$41919$abc$28975$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[45][0][0]$y$23409, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$50621$abc$42000$abc$29056$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[58][0][0]$y$23493, arst={ }, srst={ }
  17 cells in clk=\clk_i, en=$abc$50594$abc$41973$abc$29029$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[54][0][0]$y$23467, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$50875$abc$42251$abc$29305$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$22320, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$46134$abc$38902$abc$29569$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[37][0][0]$y$22586, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$50909$abc$42285$abc$29338$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[10][0][0]$y$22410, arst={ }, srst={ }
  13 cells in clk=\clk_i, en=$abc$46167$abc$38935$abc$30658$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[6][0][0]$y$22380, arst={ }, srst={ }
  59 cells in clk=\clk_i, en=$abc$46200$abc$37414$abc$31550$i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  16 cells in clk=\clk_i, en=$abc$46263$abc$38968$abc$31463$auto$opt_dff.cc:219:make_patterns_logic$18291, arst=!\rst_ni, srst={ }
  17 cells in clk=\clk_i, en=$abc$46280$abc$38985$abc$29965$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[45][0][0]$y$22636, arst={ }, srst={ }
  13 cells in clk=\clk_i, en=$abc$50513$abc$41892$abc$28948$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[44][0][0]$y$23403, arst={ }, srst={ }
  3 cells in clk=\clk_i, en=$abc$46313$abc$39053$abc$33657$auto$opt_dff.cc:194:make_patterns_logic$7796, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=$abc$50759$abc$42137$abc$29191$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[61][0][0]$y$23511, arst={ }, srst={ }
  16 cells in clk=\clk_i, en=$abc$50842$abc$42218$abc$29272$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[13][0][0]$y$22428, arst={ }, srst={ }
  13 cells in clk=\clk_i, en=$abc$46318$abc$39058$abc$33643$auto$opt_dff.cc:194:make_patterns_logic$7812, arst=!\rst_ni, srst={ }
  17 cells in clk=\clk_i, en=$abc$46332$abc$36383$abc$30559$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[61][0][0]$y$22738, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$46365$abc$39020$abc$29932$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[4][0][0]$y$22362, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$50976$abc$42351$abc$29404$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[11][0][0]$y$22416, arst={ }, srst={ }
  32 cells in clk=\clk_i, en=$abc$46398$abc$39072$abc$31380$i2c_core.u_i2c_fsm.byte_decr, arst=!\rst_ni, srst={ }
  45 cells in clk=\clk_i, en=$abc$46431$abc$39105$abc$33595$auto$opt_dff.cc:219:make_patterns_logic$7803, arst=!\rst_ni, srst={ }
  18 cells in clk=\clk_i, en=$abc$50703$abc$42082$abc$29137$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[50][0][0]$y$23443, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$46486$abc$39164$abc$29998$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[48][0][0]$y$22658, arst={ }, srst={ }
  21 cells in clk=\clk_i, en=$abc$46519$abc$39197$abc$30427$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[21][0][0]$y$22482, arst={ }, srst={ }
  16 cells in clk=\clk_i, en=$abc$46552$abc$39230$abc$29833$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[43][0][0]$y$22624, arst={ }, srst={ }
  19 cells in clk=\clk_i, en=$abc$50731$abc$42109$abc$29164$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[55][0][0]$y$23473, arst={ }, srst={ }
  19 cells in clk=\clk_i, en=$abc$50943$abc$42318$abc$29371$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[15][0][0]$y$22440, arst={ }, srst={ }
  20 cells in clk=\clk_i, en=$abc$46586$abc$39263$abc$29536$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[32][0][0]$y$22556, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$46621$abc$39296$abc$29503$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[3][0][0]$y$22350, arst={ }, srst={ }
  41 cells in clk=\clk_i, en=$abc$47953$abc$39330$abc$26387$i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$47995$abc$39375$abc$26442$i2c_core.intr_hw_tx_overflow.new_event, arst=!\rst_ni, srst={ }
  33 cells in clk=\clk_i, en=$abc$48001$abc$39381$abc$32341$i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$48037$abc$39417$abc$26448$auto$opt_dff.cc:194:make_patterns_logic$7763, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$48043$abc$39423$abc$26455$i2c_core.intr_hw_fmt_overflow.new_event, arst=!\rst_ni, srst={ }
  6 cells in clk=\clk_i, en=$abc$48049$abc$39429$abc$26461$i2c_core.intr_hw_rx_overflow.new_event, arst=!\rst_ni, srst={ }
  6 cells in clk=\clk_i, en=$abc$48056$abc$39436$abc$26469$i2c_core.intr_hw_acq_overflow.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$48064$abc$39443$abc$26476$i2c_core.intr_hw_nak.new_event, arst=!\rst_ni, srst={ }
  37 cells in clk=\clk_i, en=$abc$48070$abc$39449$abc$26482$i2c_core.intr_hw_host_timeout.new_event, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_i, en=$abc$48108$abc$39487$abc$26520$i2c_core.intr_hw_rx_watermark.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$48116$abc$39495$abc$26527$i2c_core.intr_hw_scl_interference.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$48122$abc$39501$abc$26533$i2c_core.intr_hw_sda_unstable.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$48128$abc$39507$abc$26539$i2c_core.intr_hw_sda_interference.new_event, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$abc$48134$abc$39513$abc$26545$i2c_core.intr_hw_stretch_timeout.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$48143$abc$39522$abc$26555$i2c_core.intr_hw_trans_complete.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$48149$abc$39528$abc$26561$i2c_core.intr_hw_tx_empty.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$48155$abc$39534$abc$26567$i2c_core.intr_hw_tx_nonempty.new_event, arst=!\rst_ni, srst={ }
  1276 cells in clk=\clk_i, en=$abc$46654$abc$37607$abc$26448$u_reg.u_reg_if.a_ack, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$48161$abc$39540$abc$26573$i2c_core.intr_hw_ack_stop.new_event, arst=!\rst_ni, srst={ }
  228 cells in clk=\clk_i, en=$abc$48167$abc$39546$abc$26579$u_reg.intg_err, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=$abc$48397$abc$39772$abc$26806$i2c_core.intr_hw_fmt_watermark.new_event, arst=!\rst_ni, srst={ }
  12 cells in clk=\clk_i, en=$abc$48408$abc$39782$abc$26817$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[29][0][0]$y$22532, arst={ }, srst={ }
  13 cells in clk=\clk_i, en=$abc$48441$abc$39815$abc$26860$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[39][0][0]$y$22598, arst={ }, srst={ }
  14 cells in clk=\clk_i, en=$abc$48475$abc$39849$abc$26894$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[14][0][0]$y$22434, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$48509$abc$39883$abc$26928$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[50][0][0]$y$22670, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$48542$abc$39917$abc$26963$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[51][0][0]$y$22676, arst={ }, srst={ }
  13 cells in clk=\clk_i, en=$abc$48575$abc$39950$abc$26996$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[52][0][0]$y$22682, arst={ }, srst={ }
  11 cells in clk=\clk_i, en=$abc$48608$abc$39984$abc$27030$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[12][0][0]$y$23195, arst={ }, srst={ }
  11 cells in clk=\clk_i, en=$abc$48635$abc$40012$abc$27066$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[13][0][0]$y$23201, arst={ }, srst={ }
  11 cells in clk=\clk_i, en=$abc$48662$abc$40039$abc$27093$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[14][0][0]$y$23207, arst={ }, srst={ }
  11 cells in clk=\clk_i, en=$abc$48689$abc$40067$abc$27121$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[11][0][0]$y$23189, arst={ }, srst={ }
  11 cells in clk=\clk_i, en=$abc$48716$abc$40094$abc$27148$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[6][0][0]$y$23153, arst={ }, srst={ }
  11 cells in clk=\clk_i, en=$abc$48743$abc$40121$abc$27176$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[7][0][0]$y$23161, arst={ }, srst={ }
  17 cells in clk=\clk_i, en=$abc$48770$abc$40148$abc$27203$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[59][0][0]$y$23499, arst={ }, srst={ }
  16 cells in clk=\clk_i, en=$abc$48797$abc$40175$abc$27230$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[63][0][0]$y$23523, arst={ }, srst={ }
  13 cells in clk=\clk_i, en=$abc$48824$abc$40202$abc$27257$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[53][0][0]$y$22688, arst={ }, srst={ }
  17 cells in clk=\clk_i, en=$abc$48858$abc$40236$abc$27290$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[54][0][0]$y$22694, arst={ }, srst={ }
  11 cells in clk=\clk_i, en=$abc$48891$abc$40269$abc$27323$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[8][0][0]$y$23171, arst={ }, srst={ }
  11 cells in clk=\clk_i, en=$abc$48918$abc$40297$abc$27351$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[0][0][0]$y$23093, arst={ }, srst={ }
  11 cells in clk=\clk_i, en=$abc$48945$abc$40324$abc$27378$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[10][0][0]$y$23183, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$48972$abc$40352$abc$27406$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[9][0][0]$y$22404, arst={ }, srst={ }
  17 cells in clk=\clk_i, en=$abc$49005$abc$40385$abc$27439$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[55][0][0]$y$22700, arst={ }, srst={ }
  13 cells in clk=\clk_i, en=$abc$49038$abc$40418$abc$27472$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[39][0][0]$y$23371, arst={ }, srst={ }
  11 cells in clk=\clk_i, en=$abc$49065$abc$40445$abc$27500$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[49][0][0]$y$23437, arst={ }, srst={ }
  11 cells in clk=\clk_i, en=$abc$49092$abc$40472$abc$27528$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[19][0][0]$y$23243, arst={ }, srst={ }
  11 cells in clk=\clk_i, en=$abc$49119$abc$40499$abc$27556$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[29][0][0]$y$23305, arst={ }, srst={ }
  17 cells in clk=\clk_i, en=$abc$49146$abc$40526$abc$27583$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[58][0][0]$y$22720, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$49179$abc$40559$abc$27616$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[5][0][0]$y$22370, arst={ }, srst={ }
  14 cells in clk=\clk_i, en=$abc$49212$abc$40592$abc$27650$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[60][0][0]$y$22732, arst={ }, srst={ }
  20 cells in clk=\clk_i, en=$abc$49245$abc$40625$abc$27683$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[62][0][0]$y$22744, arst={ }, srst={ }
  17 cells in clk=\clk_i, en=$abc$49278$abc$40658$abc$27716$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[59][0][0]$y$22726, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$49311$abc$40691$abc$27749$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[18][0][0]$y$23237, arst={ }, srst={ }
  11 cells in clk=\clk_i, en=$abc$49338$abc$40718$abc$27776$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[15][0][0]$y$23213, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$49365$abc$40745$abc$27803$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[20][0][0]$y$22476, arst={ }, srst={ }
  11 cells in clk=\clk_i, en=$abc$49398$abc$40779$abc$27837$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[9][0][0]$y$23177, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$49425$abc$40806$abc$27864$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[57][0][0]$y$22714, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$49458$abc$40839$abc$27897$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[31][0][0]$y$22544, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$49491$abc$40872$abc$27930$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[12][0][0]$y$22422, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$49525$abc$40905$abc$27963$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[41][0][0]$y$22612, arst={ }, srst={ }
  14 cells in clk=\clk_i, en=$abc$49559$abc$40938$abc$27996$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[16][0][0]$y$22452, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$49592$abc$40972$abc$28030$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[16][0][0]$y$23225, arst={ }, srst={ }
  11 cells in clk=\clk_i, en=$abc$49619$abc$40999$abc$28057$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[17][0][0]$y$23231, arst={ }, srst={ }
  11 cells in clk=\clk_i, en=$abc$49646$abc$41026$abc$28084$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[1][0][0]$y$23103, arst={ }, srst={ }
  11 cells in clk=\clk_i, en=$abc$49673$abc$41053$abc$28111$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[27][0][0]$y$23293, arst={ }, srst={ }
  11 cells in clk=\clk_i, en=$abc$49700$abc$41080$abc$28138$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[28][0][0]$y$23299, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$49727$abc$41107$abc$28165$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[26][0][0]$y$23287, arst={ }, srst={ }
  11 cells in clk=\clk_i, en=$abc$49754$abc$41134$abc$28192$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[20][0][0]$y$23249, arst={ }, srst={ }
  11 cells in clk=\clk_i, en=$abc$49781$abc$41161$abc$28219$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[21][0][0]$y$23255, arst={ }, srst={ }
  11 cells in clk=\clk_i, en=$abc$49808$abc$41188$abc$28246$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[22][0][0]$y$23261, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$49835$abc$41215$abc$28273$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[23][0][0]$y$23267, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$49863$abc$41243$abc$28300$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[24][0][0]$y$23275, arst={ }, srst={ }
  11 cells in clk=\clk_i, en=$abc$49890$abc$41270$abc$28327$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[25][0][0]$y$23281, arst={ }, srst={ }
  11 cells in clk=\clk_i, en=$abc$49917$abc$41297$abc$28354$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[2][0][0]$y$23115, arst={ }, srst={ }
  11 cells in clk=\clk_i, en=$abc$49944$abc$41324$abc$28381$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[30][0][0]$y$23311, arst={ }, srst={ }
  11 cells in clk=\clk_i, en=$abc$49971$abc$41351$abc$28408$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[31][0][0]$y$23317, arst={ }, srst={ }
  13 cells in clk=\clk_i, en=$abc$49998$abc$41378$abc$28435$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[32][0][0]$y$23329, arst={ }, srst={ }
  13 cells in clk=\clk_i, en=$abc$50025$abc$41405$abc$28462$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[35][0][0]$y$23347, arst={ }, srst={ }
  13 cells in clk=\clk_i, en=$abc$50052$abc$41432$abc$28489$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[37][0][0]$y$23359, arst={ }, srst={ }
  13 cells in clk=\clk_i, en=$abc$50079$abc$41459$abc$28516$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[38][0][0]$y$23365, arst={ }, srst={ }
  13 cells in clk=\clk_i, en=$abc$50106$abc$41486$abc$28543$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[33][0][0]$y$23335, arst={ }, srst={ }
  13 cells in clk=\clk_i, en=$abc$50133$abc$41513$abc$28570$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[34][0][0]$y$23341, arst={ }, srst={ }
  11 cells in clk=\clk_i, en=$abc$50160$abc$41540$abc$28597$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[3][0][0]$y$23123, arst={ }, srst={ }
  13 cells in clk=\clk_i, en=$abc$50187$abc$41567$abc$28624$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[40][0][0]$y$23379, arst={ }, srst={ }
  14 cells in clk=\clk_i, en=$abc$50214$abc$41594$abc$28651$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[36][0][0]$y$23353, arst={ }, srst={ }
  13 cells in clk=\clk_i, en=$abc$50242$abc$41622$abc$28678$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[42][0][0]$y$23391, arst={ }, srst={ }
  13 cells in clk=\clk_i, en=$abc$50269$abc$41649$abc$28705$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[43][0][0]$y$23397, arst={ }, srst={ }
  13 cells in clk=\clk_i, en=$abc$50296$abc$41676$abc$28732$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[46][0][0]$y$23415, arst={ }, srst={ }
  13 cells in clk=\clk_i, en=$abc$50323$abc$41703$abc$28759$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[47][0][0]$y$23421, arst={ }, srst={ }
  11 cells in clk=\clk_i, en=$abc$50350$abc$41730$abc$28786$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[48][0][0]$y$23431, arst={ }, srst={ }
  11 cells in clk=\clk_i, en=$abc$50377$abc$41757$abc$28813$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[4][0][0]$y$23135, arst={ }, srst={ }
  17 cells in clk=\clk_i, en=$abc$50404$abc$41784$abc$28840$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[51][0][0]$y$23449, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$50431$abc$41811$abc$28867$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[52][0][0]$y$23455, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$50458$abc$41838$abc$28894$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[56][0][0]$y$23481, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$50486$abc$41865$abc$28921$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[57][0][0]$y$23487, arst={ }, srst={ }
  687 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }

3.36.2. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$51009$abc$42384$abc$29437$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[63][0][0]$y$22750
Extracted 22 gates and 44 wires to a netlist network with 22 inputs and 13 outputs.

3.36.2.1. Executing ABC.

3.36.3. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$43189$abc$42417$abc$29470$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[49][0][0]$y$22664
Extracted 23 gates and 49 wires to a netlist network with 26 inputs and 11 outputs.

3.36.3.1. Executing ABC.

3.36.4. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$43223$abc$34470$abc$29635$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[34][0][0]$y$22568
Extracted 24 gates and 51 wires to a netlist network with 27 inputs and 11 outputs.

3.36.4.1. Executing ABC.

3.36.5. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$43256$abc$34505$abc$29767$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[36][0][0]$y$22580
Extracted 27 gates and 57 wires to a netlist network with 30 inputs and 14 outputs.

3.36.5.1. Executing ABC.

3.36.6. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$43291$abc$34538$abc$29800$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[42][0][0]$y$22618
Extracted 19 gates and 40 wires to a netlist network with 21 inputs and 11 outputs.

3.36.6.1. Executing ABC.

3.36.7. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$43324$abc$34571$abc$29602$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[33][0][0]$y$22562
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.36.7.1. Executing ABC.

3.36.8. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$43357$abc$34604$abc$29701$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[35][0][0]$y$22574
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.36.8.1. Executing ABC.

3.36.9. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$43390$abc$34637$abc$30394$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[56][0][0]$y$22708
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.36.9.1. Executing ABC.

3.36.10. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$43423$abc$34670$abc$30361$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[17][0][0]$y$22458
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.36.10.1. Executing ABC.

3.36.11. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$43456$abc$34703$abc$30328$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[28][0][0]$y$22526
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.36.11.1. Executing ABC.

3.36.12. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$43489$abc$34736$abc$30295$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[27][0][0]$y$22520
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.36.12.1. Executing ABC.

3.36.13. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$43522$abc$34769$abc$30262$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[30][0][0]$y$22538
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.36.13.1. Executing ABC.

3.36.14. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$43555$abc$34802$abc$30229$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[2][0][0]$y$22342
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.36.14.1. Executing ABC.

3.36.15. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$43588$abc$34835$abc$30196$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[26][0][0]$y$22514
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.36.15.1. Executing ABC.

3.36.16. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$43621$abc$34868$abc$30163$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[22][0][0]$y$22488
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.36.16.1. Executing ABC.

3.36.17. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$43654$abc$34901$abc$30526$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[8][0][0]$y$22398
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.36.17.1. Executing ABC.

3.36.18. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$43687$abc$34934$abc$30130$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[23][0][0]$y$22494
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.36.18.1. Executing ABC.

3.36.19. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$43720$abc$34967$abc$30493$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$22330
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.36.19.1. Executing ABC.

3.36.20. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$43753$abc$35000$abc$30097$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[24][0][0]$y$22502
Extracted 13 gates and 27 wires to a netlist network with 14 inputs and 12 outputs.

3.36.20.1. Executing ABC.

3.36.21. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$43787$abc$35033$abc$30064$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[25][0][0]$y$22508
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.36.21.1. Executing ABC.

3.36.22. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$43820$abc$35066$abc$30460$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[18][0][0]$y$22464
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 11 outputs.

3.36.22.1. Executing ABC.

3.36.23. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50648$abc$42027$abc$29083$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[5][0][0]$y$23143
Extracted 17 gates and 35 wires to a netlist network with 18 inputs and 12 outputs.

3.36.23.1. Executing ABC.

3.36.24. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$43853$abc$35099$abc$30031$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[46][0][0]$y$22642
Extracted 16 gates and 35 wires to a netlist network with 19 inputs and 12 outputs.

3.36.24.1. Executing ABC.

3.36.25. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$43886$abc$35132$abc$33679$auto$opt_dff.cc:194:make_patterns_logic$7815, asynchronously reset by !\rst_ni
Extracted 19 gates and 23 wires to a netlist network with 4 inputs and 3 outputs.

3.36.25.1. Executing ABC.

3.36.26. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50676$abc$42055$abc$29110$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[41][0][0]$y$23385
Extracted 13 gates and 25 wires to a netlist network with 12 inputs and 9 outputs.

3.36.26.1. Executing ABC.

3.36.27. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50814$abc$42191$abc$29245$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[60][0][0]$y$23505
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 10 outputs.

3.36.27.1. Executing ABC.

3.36.28. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$43906$abc$35152$abc$29668$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[38][0][0]$y$22592
Extracted 23 gates and 49 wires to a netlist network with 26 inputs and 11 outputs.

3.36.28.1. Executing ABC.

3.36.29. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$43940$abc$35187$abc$29734$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[40][0][0]$y$22606
Extracted 18 gates and 39 wires to a netlist network with 21 inputs and 11 outputs.

3.36.29.1. Executing ABC.

3.36.30. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$43975$abc$35265$abc$33540$auto$opt_dff.cc:219:make_patterns_logic$7806, asynchronously reset by !\rst_ni
Extracted 8 gates and 15 wires to a netlist network with 7 inputs and 6 outputs.

3.36.30.1. Executing ABC.

3.36.31. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$43984$abc$35275$abc$31777$i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 404 gates and 830 wires to a netlist network with 426 inputs and 203 outputs.

3.36.31.1. Executing ABC.

3.36.32. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$44427$abc$36002$abc$31288$auto$opt_dff.cc:219:make_patterns_logic$18907, asynchronously reset by !\rst_ni
Extracted 109 gates and 226 wires to a netlist network with 117 inputs and 85 outputs.

3.36.32.1. Executing ABC.

3.36.33. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$44520$abc$36096$abc$31662$auto$opt_dff.cc:194:make_patterns_logic$7788, asynchronously reset by !\rst_ni
Extracted 114 gates and 133 wires to a netlist network with 19 inputs and 11 outputs.

3.36.33.1. Executing ABC.

3.36.34. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$44635$abc$36214$abc$30873$auto$opt_dff.cc:219:make_patterns_logic$19781, asynchronously reset by !\rst_ni
Extracted 141 gates and 268 wires to a netlist network with 127 inputs and 129 outputs.

3.36.34.1. Executing ABC.

3.36.35. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$44794$abc$36416$abc$31030$auto$opt_dff.cc:219:make_patterns_logic$19505, asynchronously reset by !\rst_ni
Extracted 155 gates and 300 wires to a netlist network with 145 inputs and 127 outputs.

3.36.35.1. Executing ABC.

3.36.36. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$44962$abc$36565$abc$31172$auto$opt_dff.cc:219:make_patterns_logic$19246, asynchronously reset by !\rst_ni
Extracted 146 gates and 300 wires to a netlist network with 154 inputs and 106 outputs.

3.36.36.1. Executing ABC.

3.36.37. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$45098$abc$36680$abc$30691$auto$opt_dff.cc:219:make_patterns_logic$19970, asynchronously reset by !\rst_ni
Extracted 133 gates and 231 wires to a netlist network with 98 inputs and 110 outputs.

3.36.37.1. Executing ABC.

3.36.38. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$45228$abc$36831$abc$32856$i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 526 gates and 1019 wires to a netlist network with 493 inputs and 204 outputs.

3.36.38.1. Executing ABC.

3.36.39. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$45654$abc$37473$abc$31482$auto$opt_dff.cc:194:make_patterns_logic$18146, asynchronously reset by !\rst_ni
Extracted 17 gates and 30 wires to a netlist network with 13 inputs and 10 outputs.

3.36.39.1. Executing ABC.

3.36.40. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$45672$abc$37496$abc$31380$auto$opt_dff.cc:219:make_patterns_logic$18654, asynchronously reset by !\rst_ni
Extracted 87 gates and 182 wires to a netlist network with 95 inputs and 66 outputs.

3.36.40.1. Executing ABC.

3.36.41. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$45769$abc$35222$abc$31505$auto$opt_dff.cc:219:make_patterns_logic$18163, asynchronously reset by !\rst_ni
Extracted 43 gates and 61 wires to a netlist network with 18 inputs and 18 outputs.

3.36.41.1. Executing ABC.

3.36.42. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$45816$abc$37591$abc$31450$auto$opt_dff.cc:219:make_patterns_logic$18371, asynchronously reset by !\rst_ni
Extracted 14 gates and 18 wires to a netlist network with 4 inputs and 6 outputs.

3.36.42.1. Executing ABC.

3.36.43. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$45831$abc$38594$abc$33679$i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 40 gates and 56 wires to a netlist network with 16 inputs and 26 outputs.

3.36.43.1. Executing ABC.

3.36.44. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$45874$abc$38639$abc$33479$auto$opt_dff.cc:194:make_patterns_logic$7793, asynchronously reset by !\rst_ni
Extracted 26 gates and 31 wires to a netlist network with 5 inputs and 10 outputs.

3.36.44.1. Executing ABC.

3.36.45. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$45901$abc$38666$abc$32276$i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 56 gates and 67 wires to a netlist network with 11 inputs and 40 outputs.

3.36.45.1. Executing ABC.

3.36.46. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$45963$abc$38731$abc$31622$i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 30 gates and 35 wires to a netlist network with 5 inputs and 16 outputs.

3.36.46.1. Executing ABC.

3.36.47. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$46001$abc$38769$abc$30625$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[19][0][0]$y$22470
Extracted 14 gates and 30 wires to a netlist network with 16 inputs and 12 outputs.

3.36.47.1. Executing ABC.

3.36.48. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$46035$abc$38803$abc$30592$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[7][0][0]$y$22388
Extracted 13 gates and 27 wires to a netlist network with 14 inputs and 11 outputs.

3.36.48.1. Executing ABC.

3.36.49. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$46068$abc$38836$abc$29866$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[47][0][0]$y$22648
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 11 outputs.

3.36.49.1. Executing ABC.

3.36.50. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$46101$abc$38869$abc$29899$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[44][0][0]$y$22630
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.36.50.1. Executing ABC.

3.36.51. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50567$abc$41946$abc$29002$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[53][0][0]$y$23461
Extracted 15 gates and 32 wires to a netlist network with 17 inputs and 10 outputs.

3.36.51.1. Executing ABC.

3.36.52. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50786$abc$42164$abc$29218$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[62][0][0]$y$23517
Extracted 17 gates and 30 wires to a netlist network with 13 inputs and 10 outputs.

3.36.52.1. Executing ABC.

3.36.53. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50540$abc$41919$abc$28975$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[45][0][0]$y$23409
Extracted 15 gates and 30 wires to a netlist network with 15 inputs and 10 outputs.

3.36.53.1. Executing ABC.

3.36.54. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50621$abc$42000$abc$29056$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[58][0][0]$y$23493
Extracted 18 gates and 31 wires to a netlist network with 13 inputs and 10 outputs.

3.36.54.1. Executing ABC.

3.36.55. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50594$abc$41973$abc$29029$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[54][0][0]$y$23467
Extracted 17 gates and 30 wires to a netlist network with 13 inputs and 10 outputs.

3.36.55.1. Executing ABC.

3.36.56. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50875$abc$42251$abc$29305$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$22320
Extracted 15 gates and 32 wires to a netlist network with 17 inputs and 12 outputs.

3.36.56.1. Executing ABC.

3.36.57. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$46134$abc$38902$abc$29569$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[37][0][0]$y$22586
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.36.57.1. Executing ABC.

3.36.58. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50909$abc$42285$abc$29338$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[10][0][0]$y$22410
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 13 outputs.

3.36.58.1. Executing ABC.

3.36.59. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$46167$abc$38935$abc$30658$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[6][0][0]$y$22380
Extracted 13 gates and 27 wires to a netlist network with 14 inputs and 11 outputs.

3.36.59.1. Executing ABC.

3.36.60. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$46200$abc$37414$abc$31550$i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 53 gates and 64 wires to a netlist network with 11 inputs and 40 outputs.

3.36.60.1. Executing ABC.

3.36.61. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$46263$abc$38968$abc$31463$auto$opt_dff.cc:219:make_patterns_logic$18291, asynchronously reset by !\rst_ni
Extracted 16 gates and 19 wires to a netlist network with 3 inputs and 5 outputs.

3.36.61.1. Executing ABC.

3.36.62. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$46280$abc$38985$abc$29965$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[45][0][0]$y$22636
Extracted 17 gates and 37 wires to a netlist network with 20 inputs and 11 outputs.

3.36.62.1. Executing ABC.

3.36.63. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50513$abc$41892$abc$28948$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[44][0][0]$y$23403
Extracted 13 gates and 25 wires to a netlist network with 12 inputs and 9 outputs.

3.36.63.1. Executing ABC.

3.36.64. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$46313$abc$39053$abc$33657$auto$opt_dff.cc:194:make_patterns_logic$7796, asynchronously reset by !\rst_ni
Extracted 3 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

3.36.64.1. Executing ABC.

3.36.65. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50759$abc$42137$abc$29191$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[61][0][0]$y$23511
Extracted 11 gates and 24 wires to a netlist network with 13 inputs and 9 outputs.

3.36.65.1. Executing ABC.

3.36.66. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50842$abc$42218$abc$29272$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[13][0][0]$y$22428
Extracted 16 gates and 34 wires to a netlist network with 18 inputs and 11 outputs.

3.36.66.1. Executing ABC.

3.36.67. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$46318$abc$39058$abc$33643$auto$opt_dff.cc:194:make_patterns_logic$7812, asynchronously reset by !\rst_ni
Extracted 13 gates and 15 wires to a netlist network with 2 inputs and 2 outputs.

3.36.67.1. Executing ABC.

3.36.68. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$46332$abc$36383$abc$30559$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[61][0][0]$y$22738
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 11 outputs.

3.36.68.1. Executing ABC.

3.36.69. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$46365$abc$39020$abc$29932$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[4][0][0]$y$22362
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.36.69.1. Executing ABC.

3.36.70. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50976$abc$42351$abc$29404$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[11][0][0]$y$22416
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 11 outputs.

3.36.70.1. Executing ABC.

3.36.71. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$46398$abc$39072$abc$31380$i2c_core.u_i2c_fsm.byte_decr, asynchronously reset by !\rst_ni
Extracted 32 gates and 34 wires to a netlist network with 2 inputs and 5 outputs.

3.36.71.1. Executing ABC.

3.36.72. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$46431$abc$39105$abc$33595$auto$opt_dff.cc:219:make_patterns_logic$7803, asynchronously reset by !\rst_ni
Extracted 45 gates and 60 wires to a netlist network with 15 inputs and 26 outputs.

3.36.72.1. Executing ABC.

3.36.73. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50703$abc$42082$abc$29137$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[50][0][0]$y$23443
Extracted 18 gates and 31 wires to a netlist network with 13 inputs and 10 outputs.

3.36.73.1. Executing ABC.

3.36.74. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$46486$abc$39164$abc$29998$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[48][0][0]$y$22658
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.36.74.1. Executing ABC.

3.36.75. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$46519$abc$39197$abc$30427$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[21][0][0]$y$22482
Extracted 21 gates and 45 wires to a netlist network with 24 inputs and 12 outputs.

3.36.75.1. Executing ABC.

3.36.76. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$46552$abc$39230$abc$29833$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[43][0][0]$y$22624
Extracted 16 gates and 35 wires to a netlist network with 19 inputs and 11 outputs.

3.36.76.1. Executing ABC.

3.36.77. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50731$abc$42109$abc$29164$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[55][0][0]$y$23473
Extracted 19 gates and 35 wires to a netlist network with 16 inputs and 11 outputs.

3.36.77.1. Executing ABC.

3.36.78. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50943$abc$42318$abc$29371$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[15][0][0]$y$22440
Extracted 19 gates and 40 wires to a netlist network with 21 inputs and 11 outputs.

3.36.78.1. Executing ABC.

3.36.79. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$46586$abc$39263$abc$29536$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[32][0][0]$y$22556
Extracted 20 gates and 43 wires to a netlist network with 23 inputs and 11 outputs.

3.36.79.1. Executing ABC.

3.36.80. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$46621$abc$39296$abc$29503$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[3][0][0]$y$22350
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.36.80.1. Executing ABC.

3.36.81. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$47953$abc$39330$abc$26387$i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 35 gates and 46 wires to a netlist network with 11 inputs and 22 outputs.

3.36.81.1. Executing ABC.

3.36.82. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$47995$abc$39375$abc$26442$i2c_core.intr_hw_tx_overflow.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 2 outputs.

3.36.82.1. Executing ABC.

3.36.83. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$48001$abc$39381$abc$32341$i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 33 gates and 40 wires to a netlist network with 7 inputs and 16 outputs.

3.36.83.1. Executing ABC.

3.36.84. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$48037$abc$39417$abc$26448$auto$opt_dff.cc:194:make_patterns_logic$7763, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.36.84.1. Executing ABC.

3.36.85. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$48043$abc$39423$abc$26455$i2c_core.intr_hw_fmt_overflow.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 2 outputs.

3.36.85.1. Executing ABC.

3.36.86. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$48049$abc$39429$abc$26461$i2c_core.intr_hw_rx_overflow.new_event, asynchronously reset by !\rst_ni
Extracted 6 gates and 11 wires to a netlist network with 5 inputs and 2 outputs.

3.36.86.1. Executing ABC.

3.36.87. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$48056$abc$39436$abc$26469$i2c_core.intr_hw_acq_overflow.new_event, asynchronously reset by !\rst_ni
Extracted 6 gates and 11 wires to a netlist network with 5 inputs and 2 outputs.

3.36.87.1. Executing ABC.

3.36.88. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$48064$abc$39443$abc$26476$i2c_core.intr_hw_nak.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 2 outputs.

3.36.88.1. Executing ABC.

3.36.89. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$48070$abc$39449$abc$26482$i2c_core.intr_hw_host_timeout.new_event, asynchronously reset by !\rst_ni
Extracted 37 gates and 73 wires to a netlist network with 36 inputs and 2 outputs.

3.36.89.1. Executing ABC.

3.36.90. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$48108$abc$39487$abc$26520$i2c_core.intr_hw_rx_watermark.new_event, asynchronously reset by !\rst_ni
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 2 outputs.

3.36.90.1. Executing ABC.

3.36.91. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$48116$abc$39495$abc$26527$i2c_core.intr_hw_scl_interference.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 2 outputs.

3.36.91.1. Executing ABC.

3.36.92. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$48122$abc$39501$abc$26533$i2c_core.intr_hw_sda_unstable.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 2 outputs.

3.36.92.1. Executing ABC.

3.36.93. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$48128$abc$39507$abc$26539$i2c_core.intr_hw_sda_interference.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 2 outputs.

3.36.93.1. Executing ABC.

3.36.94. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$48134$abc$39513$abc$26545$i2c_core.intr_hw_stretch_timeout.new_event, asynchronously reset by !\rst_ni
Extracted 8 gates and 15 wires to a netlist network with 7 inputs and 5 outputs.

3.36.94.1. Executing ABC.

3.36.95. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$48143$abc$39522$abc$26555$i2c_core.intr_hw_trans_complete.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 2 outputs.

3.36.95.1. Executing ABC.

3.36.96. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$48149$abc$39528$abc$26561$i2c_core.intr_hw_tx_empty.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 2 outputs.

3.36.96.1. Executing ABC.

3.36.97. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$48155$abc$39534$abc$26567$i2c_core.intr_hw_tx_nonempty.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 2 outputs.

3.36.97.1. Executing ABC.

3.36.98. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$46654$abc$37607$abc$26448$u_reg.u_reg_if.a_ack, asynchronously reset by !\rst_ni
Extracted 1275 gates and 1922 wires to a netlist network with 647 inputs and 62 outputs.

3.36.98.1. Executing ABC.

3.36.99. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$48161$abc$39540$abc$26573$i2c_core.intr_hw_ack_stop.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 2 outputs.

3.36.99.1. Executing ABC.

3.36.100. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$48167$abc$39546$abc$26579$u_reg.intg_err, asynchronously reset by !\rst_ni
Extracted 228 gates and 319 wires to a netlist network with 90 inputs and 2 outputs.

3.36.100.1. Executing ABC.

3.36.101. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$48397$abc$39772$abc$26806$i2c_core.intr_hw_fmt_watermark.new_event, asynchronously reset by !\rst_ni
Extracted 11 gates and 21 wires to a netlist network with 10 inputs and 5 outputs.

3.36.101.1. Executing ABC.

3.36.102. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$48408$abc$39782$abc$26817$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[29][0][0]$y$22532
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.36.102.1. Executing ABC.

3.36.103. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$48441$abc$39815$abc$26860$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[39][0][0]$y$22598
Extracted 13 gates and 27 wires to a netlist network with 14 inputs and 12 outputs.

3.36.103.1. Executing ABC.

3.36.104. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$48475$abc$39849$abc$26894$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[14][0][0]$y$22434
Extracted 14 gates and 29 wires to a netlist network with 15 inputs and 12 outputs.

3.36.104.1. Executing ABC.

3.36.105. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$48509$abc$39883$abc$26928$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[50][0][0]$y$22670
Extracted 18 gates and 32 wires to a netlist network with 14 inputs and 11 outputs.

3.36.105.1. Executing ABC.

3.36.106. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$48542$abc$39917$abc$26963$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[51][0][0]$y$22676
Extracted 18 gates and 32 wires to a netlist network with 14 inputs and 11 outputs.

3.36.106.1. Executing ABC.

3.36.107. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$48575$abc$39950$abc$26996$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[52][0][0]$y$22682
Extracted 13 gates and 27 wires to a netlist network with 14 inputs and 12 outputs.

3.36.107.1. Executing ABC.

3.36.108. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$48608$abc$39984$abc$27030$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[12][0][0]$y$23195
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 9 outputs.

3.36.108.1. Executing ABC.

3.36.109. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$48635$abc$40012$abc$27066$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[13][0][0]$y$23201
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 9 outputs.

3.36.109.1. Executing ABC.

3.36.110. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$48662$abc$40039$abc$27093$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[14][0][0]$y$23207
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 9 outputs.

3.36.110.1. Executing ABC.

3.36.111. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$48689$abc$40067$abc$27121$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[11][0][0]$y$23189
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 9 outputs.

3.36.111.1. Executing ABC.

3.36.112. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$48716$abc$40094$abc$27148$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[6][0][0]$y$23153
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 9 outputs.

3.36.112.1. Executing ABC.

3.36.113. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$48743$abc$40121$abc$27176$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[7][0][0]$y$23161
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 9 outputs.

3.36.113.1. Executing ABC.

3.36.114. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$48770$abc$40148$abc$27203$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[59][0][0]$y$23499
Extracted 17 gates and 29 wires to a netlist network with 12 inputs and 9 outputs.

3.36.114.1. Executing ABC.

3.36.115. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$48797$abc$40175$abc$27230$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[63][0][0]$y$23523
Extracted 16 gates and 28 wires to a netlist network with 12 inputs and 9 outputs.

3.36.115.1. Executing ABC.

3.36.116. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$48824$abc$40202$abc$27257$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[53][0][0]$y$22688
Extracted 13 gates and 28 wires to a netlist network with 15 inputs and 11 outputs.

3.36.116.1. Executing ABC.

3.36.117. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$48858$abc$40236$abc$27290$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[54][0][0]$y$22694
Extracted 17 gates and 31 wires to a netlist network with 14 inputs and 11 outputs.

3.36.117.1. Executing ABC.

3.36.118. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$48891$abc$40269$abc$27323$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[8][0][0]$y$23171
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 9 outputs.

3.36.118.1. Executing ABC.

3.36.119. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$48918$abc$40297$abc$27351$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[0][0][0]$y$23093
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 9 outputs.

3.36.119.1. Executing ABC.

3.36.120. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$48945$abc$40324$abc$27378$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[10][0][0]$y$23183
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 9 outputs.

3.36.120.1. Executing ABC.

3.36.121. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$48972$abc$40352$abc$27406$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[9][0][0]$y$22404
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.36.121.1. Executing ABC.

3.36.122. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$49005$abc$40385$abc$27439$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[55][0][0]$y$22700
Extracted 17 gates and 31 wires to a netlist network with 14 inputs and 11 outputs.

3.36.122.1. Executing ABC.

3.36.123. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$49038$abc$40418$abc$27472$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[39][0][0]$y$23371
Extracted 13 gates and 25 wires to a netlist network with 12 inputs and 9 outputs.

3.36.123.1. Executing ABC.

3.36.124. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$49065$abc$40445$abc$27500$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[49][0][0]$y$23437
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 9 outputs.

3.36.124.1. Executing ABC.

3.36.125. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$49092$abc$40472$abc$27528$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[19][0][0]$y$23243
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 9 outputs.

3.36.125.1. Executing ABC.

3.36.126. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$49119$abc$40499$abc$27556$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[29][0][0]$y$23305
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 9 outputs.

3.36.126.1. Executing ABC.

3.36.127. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$49146$abc$40526$abc$27583$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[58][0][0]$y$22720
Extracted 17 gates and 31 wires to a netlist network with 14 inputs and 11 outputs.

3.36.127.1. Executing ABC.

3.36.128. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$49179$abc$40559$abc$27616$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[5][0][0]$y$22370
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.36.128.1. Executing ABC.

3.36.129. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$49212$abc$40592$abc$27650$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[60][0][0]$y$22732
Extracted 14 gates and 30 wires to a netlist network with 16 inputs and 11 outputs.

3.36.129.1. Executing ABC.

3.36.130. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$49245$abc$40625$abc$27683$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[62][0][0]$y$22744
Extracted 20 gates and 39 wires to a netlist network with 19 inputs and 12 outputs.

3.36.130.1. Executing ABC.

3.36.131. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$49278$abc$40658$abc$27716$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[59][0][0]$y$22726
Extracted 17 gates and 31 wires to a netlist network with 14 inputs and 11 outputs.

3.36.131.1. Executing ABC.

3.36.132. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$49311$abc$40691$abc$27749$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[18][0][0]$y$23237
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.36.132.1. Executing ABC.

3.36.133. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$49338$abc$40718$abc$27776$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[15][0][0]$y$23213
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 9 outputs.

3.36.133.1. Executing ABC.

3.36.134. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$49365$abc$40745$abc$27803$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[20][0][0]$y$22476
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.36.134.1. Executing ABC.

3.36.135. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$49398$abc$40779$abc$27837$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[9][0][0]$y$23177
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 9 outputs.

3.36.135.1. Executing ABC.

3.36.136. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$49425$abc$40806$abc$27864$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[57][0][0]$y$22714
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.36.136.1. Executing ABC.

3.36.137. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$49458$abc$40839$abc$27897$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[31][0][0]$y$22544
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.36.137.1. Executing ABC.

3.36.138. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$49491$abc$40872$abc$27930$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[12][0][0]$y$22422
Extracted 15 gates and 32 wires to a netlist network with 17 inputs and 13 outputs.

3.36.138.1. Executing ABC.

3.36.139. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$49525$abc$40905$abc$27963$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[41][0][0]$y$22612
Extracted 15 gates and 32 wires to a netlist network with 17 inputs and 11 outputs.

3.36.139.1. Executing ABC.

3.36.140. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$49559$abc$40938$abc$27996$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[16][0][0]$y$22452
Extracted 14 gates and 30 wires to a netlist network with 16 inputs and 11 outputs.

3.36.140.1. Executing ABC.

3.36.141. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$49592$abc$40972$abc$28030$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[16][0][0]$y$23225
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.36.141.1. Executing ABC.

3.36.142. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$49619$abc$40999$abc$28057$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[17][0][0]$y$23231
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 9 outputs.

3.36.142.1. Executing ABC.

3.36.143. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$49646$abc$41026$abc$28084$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[1][0][0]$y$23103
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 9 outputs.

3.36.143.1. Executing ABC.

3.36.144. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$49673$abc$41053$abc$28111$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[27][0][0]$y$23293
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 9 outputs.

3.36.144.1. Executing ABC.

3.36.145. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$49700$abc$41080$abc$28138$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[28][0][0]$y$23299
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 9 outputs.

3.36.145.1. Executing ABC.

3.36.146. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$49727$abc$41107$abc$28165$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[26][0][0]$y$23287
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.36.146.1. Executing ABC.

3.36.147. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$49754$abc$41134$abc$28192$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[20][0][0]$y$23249
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 9 outputs.

3.36.147.1. Executing ABC.

3.36.148. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$49781$abc$41161$abc$28219$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[21][0][0]$y$23255
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 9 outputs.

3.36.148.1. Executing ABC.

3.36.149. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$49808$abc$41188$abc$28246$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[22][0][0]$y$23261
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 9 outputs.

3.36.149.1. Executing ABC.

3.36.150. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$49835$abc$41215$abc$28273$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[23][0][0]$y$23267
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 10 outputs.

3.36.150.1. Executing ABC.

3.36.151. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$49863$abc$41243$abc$28300$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[24][0][0]$y$23275
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.36.151.1. Executing ABC.

3.36.152. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$49890$abc$41270$abc$28327$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[25][0][0]$y$23281
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 9 outputs.

3.36.152.1. Executing ABC.

3.36.153. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$49917$abc$41297$abc$28354$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[2][0][0]$y$23115
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 9 outputs.

3.36.153.1. Executing ABC.

3.36.154. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$49944$abc$41324$abc$28381$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[30][0][0]$y$23311
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 9 outputs.

3.36.154.1. Executing ABC.

3.36.155. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$49971$abc$41351$abc$28408$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[31][0][0]$y$23317
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 9 outputs.

3.36.155.1. Executing ABC.

3.36.156. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$49998$abc$41378$abc$28435$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[32][0][0]$y$23329
Extracted 13 gates and 25 wires to a netlist network with 12 inputs and 9 outputs.

3.36.156.1. Executing ABC.

3.36.157. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50025$abc$41405$abc$28462$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[35][0][0]$y$23347
Extracted 13 gates and 25 wires to a netlist network with 12 inputs and 9 outputs.

3.36.157.1. Executing ABC.

3.36.158. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50052$abc$41432$abc$28489$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[37][0][0]$y$23359
Extracted 13 gates and 25 wires to a netlist network with 12 inputs and 9 outputs.

3.36.158.1. Executing ABC.

3.36.159. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50079$abc$41459$abc$28516$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[38][0][0]$y$23365
Extracted 13 gates and 25 wires to a netlist network with 12 inputs and 9 outputs.

3.36.159.1. Executing ABC.

3.36.160. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50106$abc$41486$abc$28543$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[33][0][0]$y$23335
Extracted 13 gates and 25 wires to a netlist network with 12 inputs and 9 outputs.

3.36.160.1. Executing ABC.

3.36.161. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50133$abc$41513$abc$28570$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[34][0][0]$y$23341
Extracted 13 gates and 25 wires to a netlist network with 12 inputs and 9 outputs.

3.36.161.1. Executing ABC.

3.36.162. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50160$abc$41540$abc$28597$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[3][0][0]$y$23123
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 9 outputs.

3.36.162.1. Executing ABC.

3.36.163. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50187$abc$41567$abc$28624$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[40][0][0]$y$23379
Extracted 13 gates and 25 wires to a netlist network with 12 inputs and 9 outputs.

3.36.163.1. Executing ABC.

3.36.164. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50214$abc$41594$abc$28651$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[36][0][0]$y$23353
Extracted 14 gates and 27 wires to a netlist network with 13 inputs and 10 outputs.

3.36.164.1. Executing ABC.

3.36.165. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50242$abc$41622$abc$28678$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[42][0][0]$y$23391
Extracted 13 gates and 25 wires to a netlist network with 12 inputs and 9 outputs.

3.36.165.1. Executing ABC.

3.36.166. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50269$abc$41649$abc$28705$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[43][0][0]$y$23397
Extracted 13 gates and 25 wires to a netlist network with 12 inputs and 9 outputs.

3.36.166.1. Executing ABC.

3.36.167. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50296$abc$41676$abc$28732$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[46][0][0]$y$23415
Extracted 13 gates and 25 wires to a netlist network with 12 inputs and 9 outputs.

3.36.167.1. Executing ABC.

3.36.168. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50323$abc$41703$abc$28759$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[47][0][0]$y$23421
Extracted 13 gates and 25 wires to a netlist network with 12 inputs and 9 outputs.

3.36.168.1. Executing ABC.

3.36.169. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50350$abc$41730$abc$28786$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[48][0][0]$y$23431
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 9 outputs.

3.36.169.1. Executing ABC.

3.36.170. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50377$abc$41757$abc$28813$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[4][0][0]$y$23135
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 9 outputs.

3.36.170.1. Executing ABC.

3.36.171. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50404$abc$41784$abc$28840$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[51][0][0]$y$23449
Extracted 17 gates and 29 wires to a netlist network with 12 inputs and 9 outputs.

3.36.171.1. Executing ABC.

3.36.172. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50431$abc$41811$abc$28867$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[52][0][0]$y$23455
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.36.172.1. Executing ABC.

3.36.173. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50458$abc$41838$abc$28894$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[56][0][0]$y$23481
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 10 outputs.

3.36.173.1. Executing ABC.

3.36.174. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50486$abc$41865$abc$28921$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[57][0][0]$y$23487
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 10 outputs.

3.36.174.1. Executing ABC.

3.36.175. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 684 gates and 803 wires to a netlist network with 119 inputs and 151 outputs.

3.36.175.1. Executing ABC.

yosys> opt_ffinv

3.37. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

yosys> opt -sat

3.38. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.38.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.
<suppressed ~177 debug messages>

yosys> opt_merge -nomux

3.38.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
<suppressed ~525 debug messages>
Removed a total of 175 cells.

yosys> opt_muxtree

3.38.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.38.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c.
Performed a total of 0 changes.

yosys> opt_merge

3.38.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.38.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.38.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c..
Removed 0 unused cells and 47401 unused wires.
<suppressed ~386 debug messages>

yosys> opt_expr

3.38.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.

3.38.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.38.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.38.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c.
Performed a total of 0 changes.

yosys> opt_merge

3.38.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.38.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.38.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c..

yosys> opt_expr

3.38.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.

3.38.16. Finished OPT passes. (There is nothing left to do.)

yosys> abc -script /home/users/temp_dir/yosys_5RJscG/abc_tmp_1.scr

3.39. Executing ABC pass (technology mapping using ABC).

3.39.1. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Extracted 4807 gates and 6375 wires to a netlist network with 1568 inputs and 474 outputs.

3.39.1.1. Executing ABC.
DE:   #PIs = 1568  #Luts =  1454  Max Lvl =  13  Avg Lvl =   5.83  [   0.52 sec. at Pass 0]
DE:   #PIs = 1568  #Luts =  1261  Max Lvl =  12  Avg Lvl =   5.55  [  23.94 sec. at Pass 1]
DE:   #PIs = 1568  #Luts =  1212  Max Lvl =  12  Avg Lvl =   5.43  [   7.76 sec. at Pass 2]
DE:   #PIs = 1568  #Luts =  1201  Max Lvl =  12  Avg Lvl =   5.49  [  14.18 sec. at Pass 3]
DE:   #PIs = 1568  #Luts =  1201  Max Lvl =  12  Avg Lvl =   5.49  [   9.37 sec. at Pass 4]
DE:   #PIs = 1568  #Luts =  1190  Max Lvl =  13  Avg Lvl =   5.76  [  12.71 sec. at Pass 5]
DE:   #PIs = 1568  #Luts =  1190  Max Lvl =  13  Avg Lvl =   5.76  [   6.98 sec. at Pass 6]
DE:   #PIs = 1568  #Luts =  1183  Max Lvl =  12  Avg Lvl =   4.94  [  12.07 sec. at Pass 7]
DE:   #PIs = 1568  #Luts =  1183  Max Lvl =  12  Avg Lvl =   4.94  [   7.77 sec. at Pass 8]
DE:   #PIs = 1568  #Luts =  1181  Max Lvl =  11  Avg Lvl =   5.15  [   7.84 sec. at Pass 9]
DE:   #PIs = 1568  #Luts =  1181  Max Lvl =  11  Avg Lvl =   5.15  [   8.40 sec. at Pass 10]
DE:   #PIs = 1568  #Luts =  1179  Max Lvl =  11  Avg Lvl =   5.17  [  10.65 sec. at Pass 11]
DE:   #PIs = 1568  #Luts =  1179  Max Lvl =  11  Avg Lvl =   5.17  [   5.01 sec. at Pass 12]
DE:   #PIs = 1568  #Luts =  1179  Max Lvl =  11  Avg Lvl =   5.17  [   9.31 sec. at Pass 13]
DE:   #PIs = 1568  #Luts =  1179  Max Lvl =  11  Avg Lvl =   5.17  [   7.39 sec. at Pass 14]
DE:   #PIs = 1568  #Luts =  1178  Max Lvl =  10  Avg Lvl =   5.23  [   2.46 sec. at Pass 15]

yosys> opt

3.40. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.40.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.

yosys> opt_merge -nomux

3.40.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.40.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.40.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c.
Performed a total of 0 changes.

yosys> opt_merge

3.40.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
Removed a total of 0 cells.

yosys> opt_dff

3.40.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.40.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c..
Removed 0 unused cells and 6432 unused wires.
<suppressed ~195 debug messages>

yosys> opt_expr

3.40.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.

3.40.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.40.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.40.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c.
Performed a total of 0 changes.

yosys> opt_merge

3.40.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
Removed a total of 0 cells.

yosys> opt_dff

3.40.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.40.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c..

yosys> opt_expr

3.40.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.

3.40.16. Finished OPT passes. (There is nothing left to do.)

yosys> opt_ffinv

3.41. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 7 inverters.

yosys> stat

3.42. Printing statistics.

=== i2c ===

   Number of wires:               4313
   Number of wire bits:          10371
   Number of public wires:        2078
   Number of public wire bits:    8024
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2660
     $_DFFE_PN0P_                  179
     $_DFFE_PN1P_                    6
     $_DFFE_PP_                   1152
     $_DFF_PN0_                    123
     $_DFF_PN1_                      1
     $lut                         1171
     adder_carry                    28


yosys> shregmap -minlen 8 -maxlen 20

3.43. Executing SHREGMAP pass (map shift registers).
Converted 0 dff cells into 0 shift registers.

yosys> dfflegalize -cell $_DFF_?_ 0 -cell $_DFF_???_ 0 -cell $_DFFE_????_ 0 -cell $_DFFSR_???_ 0 -cell $_DFFSRE_????_ 0 -cell $_DLATCHSR_PPP_ 0

3.44. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

yosys> stat

3.45. Printing statistics.

=== i2c ===

   Number of wires:               4313
   Number of wire bits:          10371
   Number of public wires:        2078
   Number of public wire bits:    8024
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2660
     $_DFFE_PN0P_                  179
     $_DFFE_PN1P_                    6
     $_DFFE_PP0P_                 1152
     $_DFF_PN0_                    123
     $_DFF_PN1_                      1
     $lut                         1171
     adder_carry                    28


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/ffs_map.v

3.46. Executing TECHMAP pass (map to technology primitives).

3.46.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.46.2. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DFFSR_PNP_'.
Generating RTLIL representation for module `\$_DFFSR_PNN_'.
Generating RTLIL representation for module `\$_DFFSR_PPN_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_NNP_'.
Generating RTLIL representation for module `\$_DFFSR_NNN_'.
Generating RTLIL representation for module `\$_DFFSR_NPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPP_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPP_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNN_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Successfully finished Verilog frontend.

3.46.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $lut.
Using template \$_DFFE_PN0P_ for cells of type $_DFFE_PN0P_.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using template \$_DFF_PN0_ for cells of type $_DFF_PN0_.
Using template \$_DFFE_PN1P_ for cells of type $_DFFE_PN1P_.
Using template \$_DFF_PN1_ for cells of type $_DFF_PN1_.
Using extmapper simplemap for cells of type $logic_not.
No more expansions possible.
<suppressed ~3920 debug messages>

yosys> opt_expr -mux_undef

3.47. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.
<suppressed ~40599 debug messages>

yosys> simplemap

3.48. Executing SIMPLEMAP pass (map simple cells to gate primitives).

yosys> opt_expr

3.49. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.

yosys> opt_merge

3.50. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
<suppressed ~7887 debug messages>
Removed a total of 2629 cells.

yosys> opt_dff -nodffe -nosdff

3.51. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.52. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c..
Removed 0 unused cells and 11739 unused wires.
<suppressed ~1 debug messages>

yosys> opt -nodffe -nosdff

3.53. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.53.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.
<suppressed ~200 debug messages>

yosys> opt_merge -nomux

3.53.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

yosys> opt_muxtree

3.53.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.53.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c.
Performed a total of 0 changes.

yosys> opt_merge

3.53.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.53.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.53.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c..
Removed 0 unused cells and 29 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.53.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.

3.53.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.53.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.53.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c.
Performed a total of 0 changes.

yosys> opt_merge

3.53.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.53.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.53.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c..

yosys> opt_expr

3.53.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.

3.53.16. Finished OPT passes. (There is nothing left to do.)

yosys> abc -script /home/users/temp_dir/yosys_5RJscG/abc_tmp_2.scr

3.54. Executing ABC pass (technology mapping using ABC).

3.54.1. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Extracted 4642 gates and 6211 wires to a netlist network with 1567 inputs and 467 outputs.

3.54.1.1. Executing ABC.
DE:   #PIs = 1567  #Luts =  1173  Max Lvl =  11  Avg Lvl =   5.45  [   0.80 sec. at Pass 0]
DE:   #PIs = 1567  #Luts =  1173  Max Lvl =  11  Avg Lvl =   5.45  [  20.89 sec. at Pass 1]
DE:   #PIs = 1567  #Luts =  1169  Max Lvl =  11  Avg Lvl =   5.08  [   5.24 sec. at Pass 2]
DE:   #PIs = 1567  #Luts =  1169  Max Lvl =  11  Avg Lvl =   5.08  [   5.49 sec. at Pass 3]
DE:   #PIs = 1567  #Luts =  1165  Max Lvl =  10  Avg Lvl =   5.03  [   5.21 sec. at Pass 4]
DE:   #PIs = 1567  #Luts =  1165  Max Lvl =  10  Avg Lvl =   5.03  [   6.31 sec. at Pass 5]
DE:   #PIs = 1567  #Luts =  1165  Max Lvl =  10  Avg Lvl =   5.03  [   4.02 sec. at Pass 6]
DE:   #PIs = 1567  #Luts =  1165  Max Lvl =  10  Avg Lvl =   5.03  [   4.60 sec. at Pass 7]
DE:   #PIs = 1567  #Luts =  1164  Max Lvl =  12  Avg Lvl =   4.99  [   1.06 sec. at Pass 8]

yosys> opt

3.55. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.55.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.

yosys> opt_merge -nomux

3.55.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.55.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.55.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c.
Performed a total of 0 changes.

yosys> opt_merge

3.55.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
Removed a total of 0 cells.

yosys> opt_dff

3.55.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.55.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c..
Removed 0 unused cells and 5022 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.55.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.

3.55.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.55.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.55.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c.
Performed a total of 0 changes.

yosys> opt_merge

3.55.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
Removed a total of 0 cells.

yosys> opt_dff

3.55.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.55.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c..

yosys> opt_expr

3.55.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.

3.55.16. Finished OPT passes. (There is nothing left to do.)

yosys> hierarchy -check

3.56. Executing HIERARCHY pass (managing design hierarchy).

3.56.1. Analyzing design hierarchy..
Top module:  \i2c

3.56.2. Analyzing design hierarchy..
Top module:  \i2c
Removed 0 unused modules.

yosys> stat

3.57. Printing statistics.

=== i2c ===

   Number of wires:               4299
   Number of wire bits:          10351
   Number of public wires:        2078
   Number of public wire bits:    8024
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2653
     $lut                         1164
     adder_carry                    28
     dffsre                       1461


yosys> opt_clean -purge

3.58. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c..
Removed 0 unused cells and 1929 unused wires.
<suppressed ~1929 debug messages>

yosys> write_verilog -noattr -nohex synthesized.v

3.59. Executing Verilog backend.

yosys> bmuxmap

3.59.1. Executing BMUXMAP pass.

yosys> demuxmap

3.59.2. Executing DEMUXMAP pass.

yosys> clean_zerowidth
Dumping module `\i2c'.

Warnings: 507 unique messages, 507 total
End of script. Logfile hash: 0ee6f6cab7, CPU: user 73.33s system 5.12s, MEM: 132.63 MB peak
Yosys 0.17+76 (git sha1 ba67c2ec9, gcc 9.1.0 -fPIC -Os)
Time spent: 95% 6x abc (861 sec), 1% 59x opt_expr (12 sec), ...
real 484.70
user 831.57
sys 72.89
