//Test bench for half adder
module stimulihalf();
reg A, B;
wire S, C;
halfadder uut(A, B, S, C);
initial
begin
        A = 0; B = 0;
    #10 A = 0; B = 1;
    #10 A = 1; B = 0;
    #10 A = 1; B = 1;
    #10 $finish;
  end
endmodule
