# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Basys-3-GPIO.srcs/sources_1/new/FDCE.v" \
"../../../../Basys-3-GPIO.srcs/sources_1/new/FDSE.v" \
"../../../../Basys-3-GPIO.srcs/sources_1/new/Stages.v" \
"../../../../Basys-3-GPIO.srcs/sim_1/new/tb1.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
