{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1555131988844 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1555131988858 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 12 23:06:28 2019 " "Processing started: Fri Apr 12 23:06:28 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1555131988858 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555131988858 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Grupal1 -c Grupal1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Grupal1 -c Grupal1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555131988858 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1555131990968 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1555131990968 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test_alu32_v.sv(48) " "Verilog HDL warning at test_alu32_v.sv(48): extended using \"x\" or \"z\"" {  } { { "test_alu32_v.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/test_alu32_v.sv" 48 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1555132013953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_alu32_v.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_alu32_v.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_alu32_v " "Found entity 1: test_alu32_v" {  } { { "test_alu32_v.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/test_alu32_v.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555132013961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555132013961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.sv 1 1 " "Found 1 design units, including 1 entities, in source file main.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/main.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555132013973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555132013973 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(26) " "Verilog HDL warning at decoder.sv(26): extended using \"x\" or \"z\"" {  } { { "decoder.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/decoder.sv" 26 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1555132013981 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(40) " "Verilog HDL warning at decoder.sv(40): extended using \"x\" or \"z\"" {  } { { "decoder.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/decoder.sv" 40 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1555132013982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "decoder.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555132013985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555132013985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555132013996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555132013996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555132014009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555132014009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condlogic.sv 2 2 " "Found 2 design units, including 2 entities, in source file condlogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CondLogic " "Found entity 1: CondLogic" {  } { { "condlogic.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/condlogic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555132014030 ""} { "Info" "ISGN_ENTITY_NAME" "2 CondCheck " "Found entity 2: CondCheck" {  } { { "condlogic.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/condlogic.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555132014030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555132014030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm.sv 1 1 " "Found 1 design units, including 1 entities, in source file arm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arm " "Found entity 1: arm" {  } { { "arm.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/arm.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555132014047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555132014047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/sprite/pizzamem.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/sprite/pizzamem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pizzaMem " "Found entity 1: pizzaMem" {  } { { "VGA/sprite/pizzaMem.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/sprite/pizzaMem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555132014065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555132014065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/sprite/mariomovemem.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/sprite/mariomovemem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 marioMoveMem " "Found entity 1: marioMoveMem" {  } { { "VGA/sprite/marioMoveMem.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/sprite/marioMoveMem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555132014081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555132014081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/sprite/mariomem.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/sprite/mariomem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 marioMem " "Found entity 1: marioMem" {  } { { "VGA/sprite/marioMem.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/sprite/marioMem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555132014098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555132014098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/sprite/mariojumpmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/sprite/mariojumpmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 marioJumpMem " "Found entity 1: marioJumpMem" {  } { { "VGA/sprite/marioJumpMem.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/sprite/marioJumpMem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555132014118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555132014118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/sprite/dkstandmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/sprite/dkstandmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dkStandMem " "Found entity 1: dkStandMem" {  } { { "VGA/sprite/dkStandMem.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/sprite/dkStandMem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555132014142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555132014142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/sprite/dksidemem.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/sprite/dksidemem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dkSideMem " "Found entity 1: dkSideMem" {  } { { "VGA/sprite/dkSideMem.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/sprite/dkSideMem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555132014163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555132014163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/sprite/barmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/sprite/barmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 barMem " "Found entity 1: barMem" {  } { { "VGA/sprite/barMem.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/sprite/barMem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555132014180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555132014180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/sprite/barillmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/sprite/barillmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 barrilMem " "Found entity 1: barrilMem" {  } { { "VGA/sprite/barillMem.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/sprite/barillMem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555132014195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555132014195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "VGA/VGA_Controller.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/VGA_Controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555132014209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555132014209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/system.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/system.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system " "Found entity 1: system" {  } { { "VGA/system.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/system.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555132014225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555132014225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/pizza_pos.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/pizza_pos.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pizza_pos " "Found entity 1: pizza_pos" {  } { { "VGA/pizza_pos.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/pizza_pos.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555132014244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555132014244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/mux_colors.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/mux_colors.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_colors " "Found entity 1: mux_colors" {  } { { "VGA/mux_colors.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/mux_colors.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555132014260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555132014260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/mario_pos.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/mario_pos.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mario_pos " "Found entity 1: mario_pos" {  } { { "VGA/mario_pos.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/mario_pos.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555132014274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555132014274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/map.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/map.sv" { { "Info" "ISGN_ENTITY_NAME" "1 map " "Found entity 1: map" {  } { { "VGA/map.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/map.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555132014289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555132014289 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "draw.sv(5) " "Verilog HDL warning at draw.sv(5): extended using \"x\" or \"z\"" {  } { { "VGA/draw.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/draw.sv" 5 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1555132014297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/draw.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/draw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 draw " "Found entity 1: draw" {  } { { "VGA/draw.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/draw.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555132014303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555132014303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/dk_pos.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/dk_pos.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dk_pos " "Found entity 1: dk_pos" {  } { { "VGA/dk_pos.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/dk_pos.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555132014319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555132014319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/barril_pos.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/barril_pos.sv" { { "Info" "ISGN_ENTITY_NAME" "1 barril_pos " "Found entity 1: barril_pos" {  } { { "VGA/barril_pos.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/barril_pos.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555132014335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555132014335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/top.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "testbench/top.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/testbench/top.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555132014351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555132014351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench/testbench.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/testbench/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555132014369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555132014369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/imem.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/imem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "testbench/imem.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/testbench/imem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555132014384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555132014384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/dmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/dmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "testbench/dmem.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/testbench/dmem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555132014398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555132014398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/top_keyboard.sv 1 1 " "Found 1 design units, including 1 entities, in source file ps2/top_keyboard.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_keyboard " "Found entity 1: top_keyboard" {  } { { "PS2/top_keyboard.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/PS2/top_keyboard.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555132014411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555132014411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genericbuildingblocks/regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file genericbuildingblocks/regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "genericBuildingBlocks/regfile.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/genericBuildingBlocks/regfile.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555132014425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555132014425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genericbuildingblocks/reg_sprite.sv 1 1 " "Found 1 design units, including 1 entities, in source file genericbuildingblocks/reg_sprite.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_sprite " "Found entity 1: reg_sprite" {  } { { "genericBuildingBlocks/reg_sprite.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/genericBuildingBlocks/reg_sprite.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555132014443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555132014443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genericbuildingblocks/mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file genericbuildingblocks/mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "genericBuildingBlocks/mux2.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/genericBuildingBlocks/mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555132014461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555132014461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genericbuildingblocks/full_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file genericbuildingblocks/full_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "genericBuildingBlocks/full_adder.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/genericBuildingBlocks/full_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555132014476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555132014476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genericbuildingblocks/flopr.sv 1 1 " "Found 1 design units, including 1 entities, in source file genericbuildingblocks/flopr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "genericBuildingBlocks/flopr.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/genericBuildingBlocks/flopr.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555132014491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555132014491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genericbuildingblocks/flopenr.sv 1 1 " "Found 1 design units, including 1 entities, in source file genericbuildingblocks/flopenr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopenr " "Found entity 1: flopenr" {  } { { "genericBuildingBlocks/flopenr.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/genericBuildingBlocks/flopenr.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555132014505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555132014505 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "extend.sv(12) " "Verilog HDL warning at extend.sv(12): extended using \"x\" or \"z\"" {  } { { "genericBuildingBlocks/extend.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/genericBuildingBlocks/extend.sv" 12 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1555132014515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genericbuildingblocks/extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file genericbuildingblocks/extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "genericBuildingBlocks/extend.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/genericBuildingBlocks/extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555132014521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555132014521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genericbuildingblocks/deco2b.sv 1 1 " "Found 1 design units, including 1 entities, in source file genericbuildingblocks/deco2b.sv" { { "Info" "ISGN_ENTITY_NAME" "1 deco2b " "Found entity 1: deco2b" {  } { { "genericBuildingBlocks/deco2b.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/genericBuildingBlocks/deco2b.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555132014536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555132014536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genericbuildingblocks/adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file genericbuildingblocks/adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "genericBuildingBlocks/adder.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/genericBuildingBlocks/adder.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555132014553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555132014553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alu32.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/alu32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu32 " "Found entity 1: alu32" {  } { { "ALU/alu32.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/ALU/alu32.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555132014572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555132014572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_tb " "Found entity 1: alu_tb" {  } { { "ALU/alu_tb.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/ALU/alu_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555132014590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555132014590 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.sv(31) " "Verilog HDL Instantiation warning at main.sv(31): instance has no name" {  } { { "main.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/main.sv" 31 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1555132014597 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1555132014838 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 main.sv(25) " "Verilog HDL assignment warning at main.sv(25): truncated value with size 32 to match size of target (1)" {  } { { "main.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/main.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555132014941 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm arm:ARM " "Elaborating entity \"arm\" for hierarchy \"arm:ARM\"" {  } { { "main.sv" "ARM" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/main.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555132015051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller arm:ARM\|controller:c " "Elaborating entity \"controller\" for hierarchy \"arm:ARM\|controller:c\"" {  } { { "arm.sv" "c" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/arm.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555132015062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder arm:ARM\|controller:c\|Decoder:dec " "Elaborating entity \"Decoder\" for hierarchy \"arm:ARM\|controller:c\|Decoder:dec\"" {  } { { "controller.sv" "dec" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/controller.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555132015069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CondLogic arm:ARM\|controller:c\|CondLogic:cl " "Elaborating entity \"CondLogic\" for hierarchy \"arm:ARM\|controller:c\|CondLogic:cl\"" {  } { { "controller.sv" "cl" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/controller.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555132015076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenr arm:ARM\|controller:c\|CondLogic:cl\|flopenr:flagreg1 " "Elaborating entity \"flopenr\" for hierarchy \"arm:ARM\|controller:c\|CondLogic:cl\|flopenr:flagreg1\"" {  } { { "condlogic.sv" "flagreg1" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/condlogic.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555132015088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CondCheck arm:ARM\|controller:c\|CondLogic:cl\|CondCheck:cc " "Elaborating entity \"CondCheck\" for hierarchy \"arm:ARM\|controller:c\|CondLogic:cl\|CondCheck:cc\"" {  } { { "condlogic.sv" "cc" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/condlogic.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555132015107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath arm:ARM\|datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"arm:ARM\|datapath:dp\"" {  } { { "arm.sv" "dp" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/arm.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555132015114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 arm:ARM\|datapath:dp\|mux2:pcmux " "Elaborating entity \"mux2\" for hierarchy \"arm:ARM\|datapath:dp\|mux2:pcmux\"" {  } { { "datapath.sv" "pcmux" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/datapath.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555132015123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr arm:ARM\|datapath:dp\|flopr:pcreg " "Elaborating entity \"flopr\" for hierarchy \"arm:ARM\|datapath:dp\|flopr:pcreg\"" {  } { { "datapath.sv" "pcreg" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/datapath.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555132015135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder arm:ARM\|datapath:dp\|adder:pcadd1 " "Elaborating entity \"adder\" for hierarchy \"arm:ARM\|datapath:dp\|adder:pcadd1\"" {  } { { "datapath.sv" "pcadd1" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/datapath.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555132015150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 arm:ARM\|datapath:dp\|mux2:ra1mux " "Elaborating entity \"mux2\" for hierarchy \"arm:ARM\|datapath:dp\|mux2:ra1mux\"" {  } { { "datapath.sv" "ra1mux" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/datapath.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555132015169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile arm:ARM\|datapath:dp\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"arm:ARM\|datapath:dp\|regfile:rf\"" {  } { { "datapath.sv" "rf" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/datapath.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555132015187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend arm:ARM\|datapath:dp\|extend:ext " "Elaborating entity \"extend\" for hierarchy \"arm:ARM\|datapath:dp\|extend:ext\"" {  } { { "datapath.sv" "ext" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/datapath.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555132015206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu32 arm:ARM\|datapath:dp\|alu32:alu " "Elaborating entity \"alu32\" for hierarchy \"arm:ARM\|datapath:dp\|alu32:alu\"" {  } { { "datapath.sv" "alu" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/datapath.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555132015225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:imem " "Elaborating entity \"imem\" for hierarchy \"imem:imem\"" {  } { { "main.sv" "imem" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/main.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555132015242 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "22 0 63 imem.sv(5) " "Verilog HDL warning at imem.sv(5): number of words (22) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "testbench/imem.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/testbench/imem.sv" 5 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1555132015244 "|testbench|top:dut|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.data_a 0 imem.sv(3) " "Net \"RAM.data_a\" at imem.sv(3) has no driver or initial value, using a default initial value '0'" {  } { { "testbench/imem.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/testbench/imem.sv" 3 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1555132015244 "|testbench|top:dut|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.waddr_a 0 imem.sv(3) " "Net \"RAM.waddr_a\" at imem.sv(3) has no driver or initial value, using a default initial value '0'" {  } { { "testbench/imem.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/testbench/imem.sv" 3 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1555132015244 "|testbench|top:dut|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.we_a 0 imem.sv(3) " "Net \"RAM.we_a\" at imem.sv(3) has no driver or initial value, using a default initial value '0'" {  } { { "testbench/imem.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/testbench/imem.sv" 3 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1555132015244 "|testbench|top:dut|imem:imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem dmem:dmem " "Elaborating entity \"dmem\" for hierarchy \"dmem:dmem\"" {  } { { "main.sv" "dmem" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/main.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555132015259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_sprite reg_sprite:comb_6 " "Elaborating entity \"reg_sprite\" for hierarchy \"reg_sprite:comb_6\"" {  } { { "main.sv" "comb_6" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/main.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555132015268 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rf\[1\] 0 reg_sprite.sv(6) " "Net \"rf\[1\]\" at reg_sprite.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "genericBuildingBlocks/reg_sprite.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/genericBuildingBlocks/reg_sprite.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1555132015270 "|main|reg_sprite:comb_6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system system:VGA " "Elaborating entity \"system\" for hierarchy \"system:VGA\"" {  } { { "main.sv" "VGA" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/main.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555132015277 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 system.sv(55) " "Verilog HDL assignment warning at system.sv(55): truncated value with size 32 to match size of target (10)" {  } { { "VGA/system.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/system.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555132015281 "|main|system:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 system.sv(56) " "Verilog HDL assignment warning at system.sv(56): truncated value with size 32 to match size of target (10)" {  } { { "VGA/system.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/system.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555132015281 "|main|system:VGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw system:VGA\|draw:Draw " "Elaborating entity \"draw\" for hierarchy \"system:VGA\|draw:Draw\"" {  } { { "VGA/system.sv" "Draw" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/system.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555132015286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "map system:VGA\|map:Map " "Elaborating entity \"map\" for hierarchy \"system:VGA\|map:Map\"" {  } { { "VGA/system.sv" "Map" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/system.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555132015295 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 map.sv(9) " "Verilog HDL assignment warning at map.sv(9): truncated value with size 32 to match size of target (1)" {  } { { "VGA/map.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/map.sv" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555132015297 "|main|system:VGA|map:Map"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 map.sv(13) " "Verilog HDL assignment warning at map.sv(13): truncated value with size 32 to match size of target (10)" {  } { { "VGA/map.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/map.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555132015298 "|main|system:VGA|map:Map"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 map.sv(14) " "Verilog HDL assignment warning at map.sv(14): truncated value with size 32 to match size of target (10)" {  } { { "VGA/map.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/map.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555132015298 "|main|system:VGA|map:Map"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barMem system:VGA\|map:Map\|barMem:barra " "Elaborating entity \"barMem\" for hierarchy \"system:VGA\|map:Map\|barMem:barra\"" {  } { { "VGA/map.sv" "barra" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/map.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555132015303 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.waddr_a 0 barMem.sv(20) " "Net \"RAM.waddr_a\" at barMem.sv(20) has no driver or initial value, using a default initial value '0'" {  } { { "VGA/sprite/barMem.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/sprite/barMem.sv" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1555132015304 "|main|system:VGA|map:Map|barMem:barra"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.data_a 0 barMem.sv(20) " "Net \"RAM.data_a\" at barMem.sv(20) has no driver or initial value, using a default initial value '0'" {  } { { "VGA/sprite/barMem.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/sprite/barMem.sv" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1555132015304 "|main|system:VGA|map:Map|barMem:barra"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.we_a 0 barMem.sv(20) " "Net \"RAM.we_a\" at barMem.sv(20) has no driver or initial value, using a default initial value '0'" {  } { { "VGA/sprite/barMem.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/sprite/barMem.sv" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1555132015305 "|main|system:VGA|map:Map|barMem:barra"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mario_pos system:VGA\|mario_pos:Mario " "Elaborating entity \"mario_pos\" for hierarchy \"system:VGA\|mario_pos:Mario\"" {  } { { "VGA/system.sv" "Mario" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/system.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555132015313 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 mario_pos.sv(10) " "Verilog HDL assignment warning at mario_pos.sv(10): truncated value with size 32 to match size of target (10)" {  } { { "VGA/mario_pos.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/mario_pos.sv" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555132015316 "|main|system:VGA|mario_pos:Mario"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 mario_pos.sv(11) " "Verilog HDL assignment warning at mario_pos.sv(11): truncated value with size 32 to match size of target (10)" {  } { { "VGA/mario_pos.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/mario_pos.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555132015316 "|main|system:VGA|mario_pos:Mario"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mario_pos.sv(13) " "Verilog HDL assignment warning at mario_pos.sv(13): truncated value with size 32 to match size of target (1)" {  } { { "VGA/mario_pos.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/mario_pos.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555132015316 "|main|system:VGA|mario_pos:Mario"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mario_pos.sv(14) " "Verilog HDL assignment warning at mario_pos.sv(14): truncated value with size 32 to match size of target (1)" {  } { { "VGA/mario_pos.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/mario_pos.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555132015316 "|main|system:VGA|mario_pos:Mario"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "marioMem system:VGA\|mario_pos:Mario\|marioMem:mario " "Elaborating entity \"marioMem\" for hierarchy \"system:VGA\|mario_pos:Mario\|marioMem:mario\"" {  } { { "VGA/mario_pos.sv" "mario" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/mario_pos.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555132015320 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.data_a 0 marioMem.sv(35) " "Net \"RAM.data_a\" at marioMem.sv(35) has no driver or initial value, using a default initial value '0'" {  } { { "VGA/sprite/marioMem.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/sprite/marioMem.sv" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1555132015323 "|main|system:VGA|mario_pos:Mario|marioMem:mario"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.waddr_a 0 marioMem.sv(35) " "Net \"RAM.waddr_a\" at marioMem.sv(35) has no driver or initial value, using a default initial value '0'" {  } { { "VGA/sprite/marioMem.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/sprite/marioMem.sv" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1555132015323 "|main|system:VGA|mario_pos:Mario|marioMem:mario"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.we_a 0 marioMem.sv(35) " "Net \"RAM.we_a\" at marioMem.sv(35) has no driver or initial value, using a default initial value '0'" {  } { { "VGA/sprite/marioMem.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/sprite/marioMem.sv" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1555132015324 "|main|system:VGA|mario_pos:Mario|marioMem:mario"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "marioMoveMem system:VGA\|mario_pos:Mario\|marioMoveMem:marioMove " "Elaborating entity \"marioMoveMem\" for hierarchy \"system:VGA\|mario_pos:Mario\|marioMoveMem:marioMove\"" {  } { { "VGA/mario_pos.sv" "marioMove" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/mario_pos.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555132015328 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.data_a 0 marioMoveMem.sv(35) " "Net \"RAM.data_a\" at marioMoveMem.sv(35) has no driver or initial value, using a default initial value '0'" {  } { { "VGA/sprite/marioMoveMem.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/sprite/marioMoveMem.sv" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1555132015331 "|main|system:VGA|mario_pos:Mario|marioMoveMem:marioMove"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.waddr_a 0 marioMoveMem.sv(35) " "Net \"RAM.waddr_a\" at marioMoveMem.sv(35) has no driver or initial value, using a default initial value '0'" {  } { { "VGA/sprite/marioMoveMem.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/sprite/marioMoveMem.sv" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1555132015331 "|main|system:VGA|mario_pos:Mario|marioMoveMem:marioMove"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.we_a 0 marioMoveMem.sv(35) " "Net \"RAM.we_a\" at marioMoveMem.sv(35) has no driver or initial value, using a default initial value '0'" {  } { { "VGA/sprite/marioMoveMem.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/sprite/marioMoveMem.sv" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1555132015331 "|main|system:VGA|mario_pos:Mario|marioMoveMem:marioMove"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "marioJumpMem system:VGA\|mario_pos:Mario\|marioJumpMem:marioJump " "Elaborating entity \"marioJumpMem\" for hierarchy \"system:VGA\|mario_pos:Mario\|marioJumpMem:marioJump\"" {  } { { "VGA/mario_pos.sv" "marioJump" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/mario_pos.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555132015336 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.data_a 0 marioJumpMem.sv(35) " "Net \"RAM.data_a\" at marioJumpMem.sv(35) has no driver or initial value, using a default initial value '0'" {  } { { "VGA/sprite/marioJumpMem.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/sprite/marioJumpMem.sv" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1555132015338 "|main|system:VGA|mario_pos:Mario|marioJumpMem:marioJump"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.waddr_a 0 marioJumpMem.sv(35) " "Net \"RAM.waddr_a\" at marioJumpMem.sv(35) has no driver or initial value, using a default initial value '0'" {  } { { "VGA/sprite/marioJumpMem.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/sprite/marioJumpMem.sv" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1555132015339 "|main|system:VGA|mario_pos:Mario|marioJumpMem:marioJump"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.we_a 0 marioJumpMem.sv(35) " "Net \"RAM.we_a\" at marioJumpMem.sv(35) has no driver or initial value, using a default initial value '0'" {  } { { "VGA/sprite/marioJumpMem.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/sprite/marioJumpMem.sv" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1555132015339 "|main|system:VGA|mario_pos:Mario|marioJumpMem:marioJump"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pizza_pos system:VGA\|pizza_pos:Pizza " "Elaborating entity \"pizza_pos\" for hierarchy \"system:VGA\|pizza_pos:Pizza\"" {  } { { "VGA/system.sv" "Pizza" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/system.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555132015345 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pizza_pos.sv(9) " "Verilog HDL assignment warning at pizza_pos.sv(9): truncated value with size 32 to match size of target (10)" {  } { { "VGA/pizza_pos.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/pizza_pos.sv" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555132015348 "|main|system:VGA|pizza_pos:Pizza"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pizza_pos.sv(10) " "Verilog HDL assignment warning at pizza_pos.sv(10): truncated value with size 32 to match size of target (10)" {  } { { "VGA/pizza_pos.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/pizza_pos.sv" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555132015349 "|main|system:VGA|pizza_pos:Pizza"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pizza_pos.sv(12) " "Verilog HDL assignment warning at pizza_pos.sv(12): truncated value with size 32 to match size of target (1)" {  } { { "VGA/pizza_pos.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/pizza_pos.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555132015349 "|main|system:VGA|pizza_pos:Pizza"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pizza_pos.sv(13) " "Verilog HDL assignment warning at pizza_pos.sv(13): truncated value with size 32 to match size of target (1)" {  } { { "VGA/pizza_pos.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/pizza_pos.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555132015349 "|main|system:VGA|pizza_pos:Pizza"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pizzaMem system:VGA\|pizza_pos:Pizza\|pizzaMem:Pizza " "Elaborating entity \"pizzaMem\" for hierarchy \"system:VGA\|pizza_pos:Pizza\|pizzaMem:Pizza\"" {  } { { "VGA/pizza_pos.sv" "Pizza" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/pizza_pos.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555132015353 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.data_a 0 pizzaMem.sv(34) " "Net \"RAM.data_a\" at pizzaMem.sv(34) has no driver or initial value, using a default initial value '0'" {  } { { "VGA/sprite/pizzaMem.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/sprite/pizzaMem.sv" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1555132015356 "|main|system:VGA|pizza_pos:Pizza|pizzaMem:Pizza"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.waddr_a 0 pizzaMem.sv(34) " "Net \"RAM.waddr_a\" at pizzaMem.sv(34) has no driver or initial value, using a default initial value '0'" {  } { { "VGA/sprite/pizzaMem.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/sprite/pizzaMem.sv" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1555132015356 "|main|system:VGA|pizza_pos:Pizza|pizzaMem:Pizza"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.we_a 0 pizzaMem.sv(34) " "Net \"RAM.we_a\" at pizzaMem.sv(34) has no driver or initial value, using a default initial value '0'" {  } { { "VGA/sprite/pizzaMem.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/sprite/pizzaMem.sv" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1555132015356 "|main|system:VGA|pizza_pos:Pizza|pizzaMem:Pizza"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barril_pos system:VGA\|barril_pos:Barril " "Elaborating entity \"barril_pos\" for hierarchy \"system:VGA\|barril_pos:Barril\"" {  } { { "VGA/system.sv" "Barril" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/system.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555132015364 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 barril_pos.sv(9) " "Verilog HDL assignment warning at barril_pos.sv(9): truncated value with size 32 to match size of target (10)" {  } { { "VGA/barril_pos.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/barril_pos.sv" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555132015367 "|main|system:VGA|barril_pos:Barril"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 barril_pos.sv(10) " "Verilog HDL assignment warning at barril_pos.sv(10): truncated value with size 32 to match size of target (10)" {  } { { "VGA/barril_pos.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/barril_pos.sv" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555132015367 "|main|system:VGA|barril_pos:Barril"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 barril_pos.sv(12) " "Verilog HDL assignment warning at barril_pos.sv(12): truncated value with size 32 to match size of target (1)" {  } { { "VGA/barril_pos.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/barril_pos.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555132015367 "|main|system:VGA|barril_pos:Barril"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 barril_pos.sv(13) " "Verilog HDL assignment warning at barril_pos.sv(13): truncated value with size 32 to match size of target (1)" {  } { { "VGA/barril_pos.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/barril_pos.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555132015368 "|main|system:VGA|barril_pos:Barril"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barrilMem system:VGA\|barril_pos:Barril\|barrilMem:Barril " "Elaborating entity \"barrilMem\" for hierarchy \"system:VGA\|barril_pos:Barril\|barrilMem:Barril\"" {  } { { "VGA/barril_pos.sv" "Barril" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/barril_pos.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555132015374 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.data_a 0 barillMem.sv(19) " "Net \"RAM.data_a\" at barillMem.sv(19) has no driver or initial value, using a default initial value '0'" {  } { { "VGA/sprite/barillMem.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/sprite/barillMem.sv" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1555132015378 "|main|system:VGA|barril_pos:Barril|barrilMem:Barril"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.waddr_a 0 barillMem.sv(19) " "Net \"RAM.waddr_a\" at barillMem.sv(19) has no driver or initial value, using a default initial value '0'" {  } { { "VGA/sprite/barillMem.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/sprite/barillMem.sv" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1555132015378 "|main|system:VGA|barril_pos:Barril|barrilMem:Barril"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.we_a 0 barillMem.sv(19) " "Net \"RAM.we_a\" at barillMem.sv(19) has no driver or initial value, using a default initial value '0'" {  } { { "VGA/sprite/barillMem.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/sprite/barillMem.sv" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1555132015378 "|main|system:VGA|barril_pos:Barril|barrilMem:Barril"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dk_pos system:VGA\|dk_pos:DK " "Elaborating entity \"dk_pos\" for hierarchy \"system:VGA\|dk_pos:DK\"" {  } { { "VGA/system.sv" "DK" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/system.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555132015385 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 dk_pos.sv(10) " "Verilog HDL assignment warning at dk_pos.sv(10): truncated value with size 32 to match size of target (10)" {  } { { "VGA/dk_pos.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/dk_pos.sv" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555132015388 "|main|system:VGA|dk_pos:DK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 dk_pos.sv(11) " "Verilog HDL assignment warning at dk_pos.sv(11): truncated value with size 32 to match size of target (10)" {  } { { "VGA/dk_pos.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/dk_pos.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555132015388 "|main|system:VGA|dk_pos:DK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dk_pos.sv(13) " "Verilog HDL assignment warning at dk_pos.sv(13): truncated value with size 32 to match size of target (1)" {  } { { "VGA/dk_pos.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/dk_pos.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555132015388 "|main|system:VGA|dk_pos:DK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dk_pos.sv(14) " "Verilog HDL assignment warning at dk_pos.sv(14): truncated value with size 32 to match size of target (1)" {  } { { "VGA/dk_pos.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/dk_pos.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555132015388 "|main|system:VGA|dk_pos:DK"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dkStandMem system:VGA\|dk_pos:DK\|dkStandMem:dk " "Elaborating entity \"dkStandMem\" for hierarchy \"system:VGA\|dk_pos:DK\|dkStandMem:dk\"" {  } { { "VGA/dk_pos.sv" "dk" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/dk_pos.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555132015395 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.data_a 0 dkStandMem.sv(35) " "Net \"RAM.data_a\" at dkStandMem.sv(35) has no driver or initial value, using a default initial value '0'" {  } { { "VGA/sprite/dkStandMem.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/sprite/dkStandMem.sv" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1555132015398 "|main|system:VGA|dk_pos:DK|dkStandMem:dk"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.waddr_a 0 dkStandMem.sv(35) " "Net \"RAM.waddr_a\" at dkStandMem.sv(35) has no driver or initial value, using a default initial value '0'" {  } { { "VGA/sprite/dkStandMem.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/sprite/dkStandMem.sv" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1555132015398 "|main|system:VGA|dk_pos:DK|dkStandMem:dk"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.we_a 0 dkStandMem.sv(35) " "Net \"RAM.we_a\" at dkStandMem.sv(35) has no driver or initial value, using a default initial value '0'" {  } { { "VGA/sprite/dkStandMem.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/sprite/dkStandMem.sv" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1555132015398 "|main|system:VGA|dk_pos:DK|dkStandMem:dk"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dkSideMem system:VGA\|dk_pos:DK\|dkSideMem:dkSide " "Elaborating entity \"dkSideMem\" for hierarchy \"system:VGA\|dk_pos:DK\|dkSideMem:dkSide\"" {  } { { "VGA/dk_pos.sv" "dkSide" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/dk_pos.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555132015403 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.data_a 0 dkSideMem.sv(35) " "Net \"RAM.data_a\" at dkSideMem.sv(35) has no driver or initial value, using a default initial value '0'" {  } { { "VGA/sprite/dkSideMem.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/sprite/dkSideMem.sv" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1555132015406 "|main|system:VGA|dk_pos:DK|dkSideMem:dkSide"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.waddr_a 0 dkSideMem.sv(35) " "Net \"RAM.waddr_a\" at dkSideMem.sv(35) has no driver or initial value, using a default initial value '0'" {  } { { "VGA/sprite/dkSideMem.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/sprite/dkSideMem.sv" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1555132015406 "|main|system:VGA|dk_pos:DK|dkSideMem:dkSide"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.we_a 0 dkSideMem.sv(35) " "Net \"RAM.we_a\" at dkSideMem.sv(35) has no driver or initial value, using a default initial value '0'" {  } { { "VGA/sprite/dkSideMem.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/sprite/dkSideMem.sv" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1555132015406 "|main|system:VGA|dk_pos:DK|dkSideMem:dkSide"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_colors system:VGA\|mux_colors:mc " "Elaborating entity \"mux_colors\" for hierarchy \"system:VGA\|mux_colors:mc\"" {  } { { "VGA/system.sv" "mc" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/system.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555132015412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller system:VGA\|VGA_Controller:vga " "Elaborating entity \"VGA_Controller\" for hierarchy \"system:VGA\|VGA_Controller:vga\"" {  } { { "VGA/system.sv" "vga" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/system.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555132015419 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_Controller.sv(68) " "Verilog HDL assignment warning at VGA_Controller.sv(68): truncated value with size 32 to match size of target (8)" {  } { { "VGA/VGA_Controller.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/VGA_Controller.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555132015423 "|main|system:VGA|VGA_Controller:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_Controller.sv(72) " "Verilog HDL assignment warning at VGA_Controller.sv(72): truncated value with size 32 to match size of target (8)" {  } { { "VGA/VGA_Controller.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/VGA_Controller.sv" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555132015423 "|main|system:VGA|VGA_Controller:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_Controller.sv(75) " "Verilog HDL assignment warning at VGA_Controller.sv(75): truncated value with size 32 to match size of target (8)" {  } { { "VGA/VGA_Controller.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/VGA_Controller.sv" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555132015424 "|main|system:VGA|VGA_Controller:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.sv(93) " "Verilog HDL assignment warning at VGA_Controller.sv(93): truncated value with size 32 to match size of target (10)" {  } { { "VGA/VGA_Controller.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/VGA_Controller.sv" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555132015425 "|main|system:VGA|VGA_Controller:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.sv(121) " "Verilog HDL assignment warning at VGA_Controller.sv(121): truncated value with size 32 to match size of target (10)" {  } { { "VGA/VGA_Controller.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/VGA_Controller.sv" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555132015425 "|main|system:VGA|VGA_Controller:vga"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "10 " "Found 10 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "system:VGA\|dk_pos:DK\|dkSideMem:dkSide\|RAM " "RAM logic \"system:VGA\|dk_pos:DK\|dkSideMem:dkSide\|RAM\" is uninferred due to asynchronous read logic" {  } { { "VGA/sprite/dkSideMem.sv" "RAM" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/sprite/dkSideMem.sv" 35 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1555132016322 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "system:VGA\|dk_pos:DK\|dkStandMem:dk\|RAM " "RAM logic \"system:VGA\|dk_pos:DK\|dkStandMem:dk\|RAM\" is uninferred due to asynchronous read logic" {  } { { "VGA/sprite/dkStandMem.sv" "RAM" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/sprite/dkStandMem.sv" 35 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1555132016322 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "system:VGA\|barril_pos:Barril\|barrilMem:Barril\|RAM " "RAM logic \"system:VGA\|barril_pos:Barril\|barrilMem:Barril\|RAM\" is uninferred due to asynchronous read logic" {  } { { "VGA/sprite/barillMem.sv" "RAM" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/sprite/barillMem.sv" 19 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1555132016322 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "system:VGA\|pizza_pos:Pizza\|pizzaMem:Pizza\|RAM " "RAM logic \"system:VGA\|pizza_pos:Pizza\|pizzaMem:Pizza\|RAM\" is uninferred due to asynchronous read logic" {  } { { "VGA/sprite/pizzaMem.sv" "RAM" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/sprite/pizzaMem.sv" 34 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1555132016322 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "system:VGA\|mario_pos:Mario\|marioMoveMem:marioMove\|RAM " "RAM logic \"system:VGA\|mario_pos:Mario\|marioMoveMem:marioMove\|RAM\" is uninferred due to asynchronous read logic" {  } { { "VGA/sprite/marioMoveMem.sv" "RAM" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/sprite/marioMoveMem.sv" 35 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1555132016322 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "system:VGA\|mario_pos:Mario\|marioMem:mario\|RAM " "RAM logic \"system:VGA\|mario_pos:Mario\|marioMem:mario\|RAM\" is uninferred due to asynchronous read logic" {  } { { "VGA/sprite/marioMem.sv" "RAM" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/sprite/marioMem.sv" 35 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1555132016322 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "system:VGA\|map:Map\|barMem:barra\|RAM " "RAM logic \"system:VGA\|map:Map\|barMem:barra\|RAM\" is uninferred due to asynchronous read logic" {  } { { "VGA/sprite/barMem.sv" "RAM" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/sprite/barMem.sv" 20 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1555132016322 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "dmem:dmem\|RAM " "RAM logic \"dmem:dmem\|RAM\" is uninferred due to asynchronous read logic" {  } { { "testbench/dmem.sv" "RAM" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/testbench/dmem.sv" 4 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1555132016322 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "imem:imem\|RAM " "RAM logic \"imem:imem\|RAM\" is uninferred due to inappropriate RAM size" {  } { { "testbench/imem.sv" "RAM" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/testbench/imem.sv" 3 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1555132016322 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "arm:ARM\|datapath:dp\|regfile:rf\|rf " "RAM logic \"arm:ARM\|datapath:dp\|regfile:rf\|rf\" is uninferred due to asynchronous read logic" {  } { { "genericBuildingBlocks/regfile.sv" "rf" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/genericBuildingBlocks/regfile.sv" 8 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1555132016322 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1555132016322 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/db/Grupal1.ram0_imem_37c714.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/db/Grupal1.ram0_imem_37c714.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1555132016363 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1555132025083 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sync GND " "Pin \"sync\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/main.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555132030185 "|main|sync"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1555132030185 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1555132030645 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1555132037906 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/output_files/Grupal1.map.smsg " "Generated suppressed messages file C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/output_files/Grupal1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555132038324 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1555132038895 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555132038895 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4243 " "Implemented 4243 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1555132039962 ""} { "Info" "ICUT_CUT_TM_OPINS" "94 " "Implemented 94 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1555132039962 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4146 " "Implemented 4146 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1555132039962 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1555132039962 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 62 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 62 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4884 " "Peak virtual memory: 4884 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1555132040139 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 12 23:07:20 2019 " "Processing ended: Fri Apr 12 23:07:20 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1555132040139 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:52 " "Elapsed time: 00:00:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1555132040139 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:19 " "Total CPU time (on all processors): 00:01:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1555132040139 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1555132040139 ""}
