<dec f='llvm/llvm/lib/Target/ARM/ARMBaseRegisterInfo.h' l='118' type='const uint32_t * llvm::ARMBaseRegisterInfo::getCallPreservedMask(const llvm::MachineFunction &amp; MF, CallingConv::ID ) const'/>
<inh f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='456' c='_ZNK4llvm18TargetRegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj'/>
<def f='llvm/llvm/lib/Target/ARM/ARMBaseRegisterInfo.cpp' l='123' ll='140' type='const uint32_t * llvm::ARMBaseRegisterInfo::getCallPreservedMask(const llvm::MachineFunction &amp; MF, CallingConv::ID CC) const'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='2639' u='c' c='_ZNK4llvm17ARMTargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='2642' u='c' c='_ZNK4llvm17ARMTargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='2837' u='c' c='_ZNK4llvm17ARMTargetLowering33IsEligibleForTailCallOptimizationENS_7SDValueEjbbbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS2_INS3_8Inp11255160'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='2839' u='c' c='_ZNK4llvm17ARMTargetLowering33IsEligibleForTailCallOptimizationENS_7SDValueEjbbbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS2_INS3_8Inp11255160'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='3851' u='c' c='_ZNK4llvm17ARMTargetLowering19LowerINTRINSIC_VOIDENS_7SDValueERNS_12SelectionDAGEPKNS_12ARMSubtargetE'/>
