# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 10 1420 0.000512 2048 4.58533e-41 300 45376 4.6769 52.9636 130.943 188.634 188.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1420 0.000512 2048 4.5573e-41 300 45360 4.67293 35.2137 130.935 170.873 170.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1420 0.000512 2048 4.57048e-41 300 45360 4.67347 36.0076 130.958 171.691 171.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1420 0.000512 2048 4.57888e-41 300 45312 4.67149 33.1798 130.978 168.884 168.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1420 0.000512 2048 4.55842e-41 300 45400 4.67581 35.1302 131.118 170.976 171.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1420 0.000512 2048 4.56207e-41 300 45360 4.67763 33.3598 131.032 169.119 169.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1420 0.000512 2048 4.58211e-41 300 45360 4.67763 35.6659 131.138 171.535 171.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1420 0.000512 2048 4.56809e-41 300 45312 4.67354 33.9169 130.905 169.547 169.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1420 0.000512 2048 4.55632e-41 300 45120 4.64928 34.6236 130.716 170.043 170.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1420 0.000512 2048 4.55884e-41 300 45200 4.66944 35.5842 130.94 171.247 171.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1420 0.000512 2048 4.56655e-41 300 45056 4.65277 41.6056 130.594 176.902 176.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1420 0.000512 2048 4.56641e-41 300 45440 4.67763 49.2216 131.144 185.095 185.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1420 0.000512 2048 4.56753e-41 300 45440 4.67971 53.3662 131.168 189.266 189.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 1420 0.000512 2048 4.58477e-41 300 45408 4.67558 52.3631 130.984 188.073 188.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 15 1420 0.000512 2048 4.57342e-41 300 45416 4.67968 52.8115 131.152 188.694 188.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1420 0.000512 2048 4.56767e-41 300 45376 4.66982 30.55 131.051 166.321 166.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1420 0.000512 2048 4.56207e-41 300 45360 4.67322 34.7876 131.025 170.538 170.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1420 0.000512 2048 4.56109e-41 300 45360 4.67158 34.0337 131.035 169.794 169.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1420 0.000512 2048 4.58883e-41 300 45312 4.67258 34.7144 130.853 170.292 170.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1420 0.000512 2048 4.56683e-41 300 45400 4.67558 36.5036 131.204 172.436 172.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1420 0.000512 2048 4.58379e-41 300 45360 4.67242 36.5845 130.993 172.302 172.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1420 0.000512 2048 4.58953e-41 300 45360 4.67968 36.0468 131.152 171.929 171.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1420 0.000512 2048 4.57972e-41 300 45312 4.67149 34.7218 130.914 170.358 170.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1420 0.000512 2048 4.57454e-41 300 45120 4.65101 38.5313 130.593 173.826 173.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1420 0.000512 2048 4.58155e-41 300 45200 4.66656 39.1456 130.851 174.715 174.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1420 0.000512 2048 4.57202e-41 300 45056 4.65811 35.4816 131.875 172.067 172.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1420 0.000512 2048 4.58981e-41 300 45440 4.67507 49.5407 131.044 185.31 185.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 1420 0.000512 2048 4.56347e-41 300 45440 4.67821 54.1532 131.168 190.054 190.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 20 1420 0.000512 2048 4.56221e-41 300 45408 4.67862 48.8816 131.109 184.719 184.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1420 0.000512 2048 4.57762e-41 300 45416 4.67354 31.2383 131.046 167.007 167.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1420 0.000512 2048 4.56571e-41 300 45376 4.66947 30.505 131.052 166.277 166.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1420 0.000512 2048 4.5566e-41 300 45360 4.67453 36.9172 130.916 172.56 172.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1420 0.000512 2048 4.58281e-41 300 45216 4.66534 27.5804 130.746 163.046 163.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1420 0.000512 2048 4.58645e-41 300 45360 4.67088 36.1595 130.922 171.804 171.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1420 0.000512 2048 4.56361e-41 300 45280 4.66931 26.4579 131.046 162.224 162.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1420 0.000512 2048 4.57482e-41 300 45312 4.67354 33.6794 130.975 169.383 169.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1420 0.000512 2048 4.58421e-41 300 45120 4.66003 25.6347 130.611 160.956 161.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1420 0.000512 2048 4.58533e-41 300 45400 4.67763 34.7087 131.211 170.647 170.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1420 0.000512 2048 4.58687e-41 300 45200 4.67258 26.366 130.833 161.922 161.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1420 0.000512 2048 4.5772e-41 300 45360 4.67354 42.0759 131.125 177.924 177.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1420 0.000512 2048 4.57482e-41 300 45248 4.68061 29.9969 130.992 165.721 165.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1420 0.000512 2048 4.58309e-41 300 45360 4.67805 41.5067 131.153 177.391 177.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1420 0.000512 2048 4.58449e-41 300 45120 4.66109 30.3417 130.691 165.747 165.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1420 0.000512 2048 4.56753e-41 300 45312 4.67898 40.3498 131.018 176.1 176.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1420 0.000512 2048 4.56641e-41 300 45056 4.65514 29.3721 130.583 164.664 164.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1420 0.000512 2048 4.57076e-41 300 45120 4.6593 36.6238 130.592 171.925 171.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1420 0.000512 2048 4.55758e-41 300 44928 4.65654 27.0952 130.689 162.489 162.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1420 0.000512 2048 4.55828e-41 300 45200 4.66451 37.1104 130.834 172.659 172.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1420 0.000512 2048 4.58701e-41 300 44800 4.64698 28.7983 130.316 163.813 163.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1420 0.000512 2048 4.56249e-41 312 45312 4.68173 50.3885 131.041 186.16 186.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 1420 0.000512 2048 4.55983e-41 312 45320 4.67539 50.0956 131.086 185.91 185.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 24 1420 0.000512 2048 4.58659e-41 312 45312 4.67658 52.4672 131.078 188.273 188.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 1420 0.000512 2048 4.58589e-41 312 45216 4.67149 51.2117 131.077 187.011 187.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1420 0.000512 2048 4.57664e-41 312 45304 4.67555 35.2119 131.047 170.986 171.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 24 1420 0.000512 2048 4.57412e-41 312 45248 4.6775 60.9497 131.188 196.864 196.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1420 0.000512 2048 4.56795e-41 312 45248 4.67245 33.5833 130.921 169.228 169.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1420 0.000512 2048 4.58014e-41 312 45184 4.67418 25.4034 131.086 161.214 161.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1420 0.000512 2048 4.59093e-41 312 45288 4.67354 35.3989 131.06 171.183 171.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1420 0.000512 2048 4.5716e-41 312 45216 4.68118 28.5598 131.19 164.481 164.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1420 0.000512 2048 4.56501e-41 312 45280 4.6767 35.4693 131.061 171.26 171.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1420 0.000512 2048 4.58687e-41 312 45120 4.67174 26.8629 130.991 162.576 162.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1420 0.000512 2048 4.58e-41 312 45216 4.67558 42.7713 131.049 178.548 178.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1420 0.000512 2048 4.57888e-41 312 45120 4.67453 29.0428 130.95 164.719 164.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1420 0.000512 2048 4.56235e-41 312 45200 4.66739 41.9866 131.03 177.734 177.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1420 0.000512 2048 4.57762e-41 312 45000 4.6552 31.0252 130.776 166.51 166.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1420 0.000512 2048 4.57398e-41 312 45248 4.67158 41.0163 131.16 176.899 176.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1420 0.000512 2048 4.56109e-41 312 45024 4.66698 28.8913 130.874 164.484 164.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1420 0.000512 2048 4.57019e-41 312 45240 4.67382 39.5628 131.202 175.49 175.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1420 0.000512 2048 4.58827e-41 312 45120 4.68182 27.3943 131.203 163.33 163.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1420 0.000512 2048 4.58225e-41 312 45184 4.67283 38.1566 130.937 173.818 173.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1420 0.000512 2048 4.55954e-41 312 45056 4.67693 28.6822 131.16 164.571 164.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1420 0.000512 2048 4.58505e-41 300 45440 4.67763 52.1748 131.022 187.926 187.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 1420 0.000512 2048 4.58477e-41 300 45440 4.67763 47.0772 131.154 182.965 183.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1420 0.000512 2048 4.56599e-41 300 45360 4.67443 45.1705 131.066 180.961 181.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 25 1420 0.000512 2048 4.57033e-41 300 45408 4.6752 50.0748 131.104 185.903 185.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 1420 0.000512 2048 4.55562e-41 300 45312 4.67251 48.0133 130.851 183.588 183.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1420 0.000512 2048 4.5587e-41 300 45416 4.67984 32.9234 131.147 168.805 168.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 25 1420 0.000512 2048 4.57019e-41 300 45360 4.67968 55.1363 131.13 191.002 191.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1420 0.000512 2048 4.58e-41 300 45376 4.67469 33.6902 131.045 169.464 169.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1420 0.000512 2048 4.56543e-41 300 45312 4.6759 24.8892 131.062 160.678 160.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1420 0.000512 2048 4.56515e-41 300 45360 4.67174 35.0387 130.918 170.68 170.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1420 0.000512 2048 4.57356e-41 300 45216 4.66877 26.5797 130.848 162.148 162.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1420 0.000512 2048 4.58e-41 300 45360 4.6712 34.2159 130.936 169.876 169.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1420 0.000512 2048 4.58827e-41 300 45280 4.67133 25.8063 130.937 161.465 161.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1420 0.000512 2048 4.57706e-41 300 45312 4.67411 39.9933 130.96 175.679 175.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1420 0.000512 2048 4.57272e-41 300 45120 4.65306 28.4731 130.564 163.74 163.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1420 0.000512 2048 4.57776e-41 300 45400 4.68173 40.1543 131.099 175.985 176.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1420 0.000512 2048 4.5573e-41 300 45200 4.67008 30.2511 130.952 165.926 165.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1420 0.000512 2048 4.5786e-41 300 45360 4.66976 38.3608 131.121 174.202 174.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1420 0.000512 2048 4.57944e-41 300 45248 4.67757 28.1604 131.043 163.932 163.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1420 0.000512 2048 4.58028e-41 300 45360 4.67558 38.1625 131.154 174.045 174.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1420 0.000512 2048 4.5779e-41 300 45120 4.66301 28.0003 130.741 163.456 163.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1420 0.000512 2048 4.57664e-41 300 45312 4.6736 36.9339 130.947 172.604 172.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1420 0.000512 2048 4.58239e-41 300 45056 4.66176 28.4995 130.72 163.932 163.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1420 0.000512 2048 4.56067e-41 320 45248 4.67763 47.9191 131.209 183.86 183.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1420 0.000512 2048 4.57916e-41 320 45184 4.67354 46.5104 131.041 182.274 182.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 1420 0.000512 2048 4.55828e-41 320 45240 4.67981 49.3347 131.076 185.142 185.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1420 0.000512 2048 4.57818e-41 320 45200 4.67901 48.9482 131.102 184.779 184.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 32 1420 0.000512 2048 4.58519e-41 320 45216 4.68275 57.0717 131.154 192.962 193.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 1420 0.000512 2048 4.56137e-41 320 45120 4.67283 55.6743 131.042 191.44 191.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1420 0.000512 2048 4.56921e-41 320 45192 4.6759 32.803 131.144 168.676 168.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 32 1420 0.000512 2048 4.56207e-41 320 45136 4.67338 52.6155 131.107 188.444 188.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 1420 0.000512 2048 4.56781e-41 320 45024 4.67149 51.2675 130.866 186.859 186.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1420 0.000512 2048 4.57076e-41 320 45184 4.67914 33.913 131.017 169.662 169.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1420 0.000512 2048 4.56599e-41 320 45056 4.67354 25.0986 130.833 160.657 160.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 16 32 1420 0.000512 2048 4.56767e-41 320 44928 4.66291 47.1012 130.774 182.59 182.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1420 0.000512 2048 4.59107e-41 320 45144 4.67354 43.7824 131.055 179.564 179.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1420 0.000512 2048 4.56235e-41 320 45072 4.67155 29.7304 130.901 165.355 165.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1420 0.000512 2048 4.58701e-41 320 44928 4.66739 24.5046 130.839 160.065 160.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1420 0.000512 2048 4.56473e-41 320 45200 4.68378 41.6952 131.104 177.537 177.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1420 0.000512 2048 4.57692e-41 320 45120 4.6841 30.6331 131.099 166.469 166.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1420 0.000512 2048 4.55983e-41 320 44880 4.6592 25.0005 130.678 160.387 160.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1420 0.000512 2048 4.57902e-41 320 45120 4.6735 39.4569 130.935 175.118 175.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1420 0.000512 2048 4.56907e-41 320 44928 4.66125 28.6531 130.786 164.151 164.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1420 0.000512 2048 4.56347e-41 320 44928 4.67146 26.1631 131.042 161.924 161.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1420 0.000512 2048 4.57678e-41 320 45100 4.67235 38.8932 130.996 174.615 174.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1420 0.000512 2048 4.56963e-41 320 45000 4.67018 29.8804 130.89 165.489 165.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1420 0.000512 2048 4.55954e-41 320 44700 4.64909 26.4401 130.356 161.495 161.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1420 0.000512 2048 4.56501e-41 320 45136 4.67856 37.318 131.114 173.162 173.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1420 0.000512 2048 4.56655e-41 320 45024 4.67738 26.7567 131.097 162.584 162.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1420 0.000512 2048 4.58617e-41 320 44688 4.64592 25.1228 130.413 160.234 160.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1420 0.000512 2048 4.5594e-41 320 45120 4.67386 37.5297 131.09 173.343 173.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1420 0.000512 2048 4.59107e-41 320 44880 4.6591 29.0451 130.641 164.397 164.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1420 0.000512 2048 4.56501e-41 320 44640 4.65101 25.3347 130.476 160.512 160.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1420 0.000512 2048 4.56109e-41 320 45056 4.67558 36.8985 130.944 172.567 172.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1420 0.000512 2048 4.56557e-41 320 44800 4.65715 29.1651 130.504 164.375 164.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1420 0.000512 2048 4.57033e-41 320 44544 4.6328 26.2929 130.179 161.159 161.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1420 0.000512 2048 4.58519e-41 320 45248 4.67744 48.1444 131.216 184.092 184.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1420 0.000512 2048 4.57384e-41 320 45184 4.67629 47.8162 131.145 183.689 183.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 1420 0.000512 2048 4.58281e-41 320 45240 4.67382 54.554 131.098 190.376 190.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1420 0.000512 2048 4.58855e-41 320 45200 4.6831 55.2339 131.23 191.197 191.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1420 0.000512 2048 4.55786e-41 320 45120 4.67702 54.7901 130.966 190.486 190.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 40 1420 0.000512 2048 4.57174e-41 320 45216 4.68787 48.6771 131.066 184.482 184.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 40 1420 0.000512 2048 4.56557e-41 320 45120 4.67354 49.2831 131.042 185.05 185.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 1420 0.000512 2048 4.58827e-41 320 45072 4.67558 48.6904 130.899 184.32 184.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1420 0.000512 2048 4.59023e-41 320 45192 4.67558 41.1962 131.023 176.945 177.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1420 0.000512 2048 4.58911e-41 320 45136 4.66829 27.5483 131.009 163.276 163.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 40 1420 0.000512 2048 4.58547e-41 320 45024 4.67408 71.5441 130.871 207.138 207.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1420 0.000512 2048 4.55954e-41 320 45184 4.68288 35.0087 131.02 170.764 170.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1420 0.000512 2048 4.56109e-41 320 45056 4.67581 28.3853 130.954 164.069 164.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1420 0.000512 2048 4.55618e-41 320 44928 4.65875 24.3752 130.647 159.733 159.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1420 0.000512 2048 4.55618e-41 320 45144 4.68115 40.149 131.055 175.936 175.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1420 0.000512 2048 4.58813e-41 320 45072 4.67475 29.7303 131.029 165.483 165.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1420 0.000512 2048 4.55786e-41 320 44928 4.66534 26.9556 130.866 162.537 162.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 18 40 1420 0.000512 2048 4.58673e-41 320 44928 4.66931 61.4454 131.061 197.227 197.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1420 0.000512 2048 4.57258e-41 320 45200 4.67763 39.127 131.101 174.957 175.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1420 0.000512 2048 4.58883e-41 320 45120 4.68534 29.0803 131.188 165.004 165.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1420 0.000512 2048 4.58309e-41 320 44880 4.65539 25.7863 130.659 161.151 161.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1420 0.000512 2048 4.58042e-41 320 44800 4.65664 23.7834 130.8 159.292 159.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1420 0.000512 2048 4.58309e-41 320 45120 4.67155 37.8819 130.928 173.535 173.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1420 0.000512 2048 4.55926e-41 320 44928 4.656 28.1134 130.697 163.517 163.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1420 0.000512 2048 4.57188e-41 320 44928 4.6712 24.7542 130.952 160.428 160.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1420 0.000512 2048 4.55688e-41 320 44544 4.63494 22.5834 130.284 157.556 157.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1420 0.000512 2048 4.5709e-41 320 45100 4.66934 37.7531 131.002 173.474 173.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1420 0.000512 2048 4.56991e-41 320 45000 4.67686 29.958 131.017 165.703 165.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1420 0.000512 2048 4.58211e-41 320 44700 4.65101 24.2967 130.325 159.324 159.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1420 0.000512 2048 4.55814e-41 320 44800 4.66944 25.334 130.892 160.946 161.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1420 0.000512 2048 4.57048e-41 336 45056 4.67763 56.2702 131.184 192.187 192.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1420 0.000512 2048 4.5772e-41 336 44992 4.67558 55.7173 130.978 191.424 191.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1420 0.000512 2048 4.57972e-41 336 44928 4.67139 55.5897 131.015 191.331 191.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 1420 0.000512 2048 4.58687e-41 336 45040 4.67248 51.7673 131.047 187.539 187.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 1420 0.000512 2048 4.59037e-41 336 44960 4.67149 51.8958 130.905 187.523 187.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1420 0.000512 2048 4.57356e-41 336 44880 4.66739 51.5647 130.94 187.221 187.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1420 0.000512 2048 4.58183e-41 336 45024 4.66739 42.7236 131.142 178.585 178.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 48 1420 0.000512 2048 4.58869e-41 336 44928 4.66816 74.0813 130.896 209.698 209.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 1420 0.000512 2048 4.58084e-41 336 44928 4.67149 70.3037 131.019 206.047 206.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1420 0.000512 2048 4.56711e-41 336 44736 4.65181 73.559 130.644 208.908 208.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1420 0.000512 2048 4.58211e-41 336 45024 4.67418 39.1828 131.027 174.934 174.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1420 0.000512 2048 4.56753e-41 336 44912 4.66534 27.9524 130.892 163.561 163.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 48 1420 0.000512 2048 4.56599e-41 336 44856 4.66944 66.6588 131.016 202.393 202.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 48 1420 0.000512 2048 4.57636e-41 336 44800 4.66858 66.5129 130.892 202.124 202.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1420 0.000512 2048 4.58197e-41 336 44992 4.67264 39.4219 131.104 175.25 175.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1420 0.000512 2048 4.56109e-41 336 44928 4.67354 26.6486 130.98 162.353 162.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1420 0.000512 2048 4.56557e-41 336 44736 4.65082 23.8547 130.719 159.271 159.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 16 48 1420 0.000512 2048 4.56543e-41 336 44800 4.67402 60.5523 130.972 196.251 196.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1420 0.000512 2048 4.57916e-41 336 45000 4.67558 38.6469 131.039 174.415 174.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1420 0.000512 2048 4.58491e-41 336 44928 4.67613 28.976 131.041 164.743 164.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1420 0.000512 2048 4.5716e-41 336 44712 4.65376 26.4708 130.635 161.812 161.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1420 0.000512 2048 4.56081e-41 336 44640 4.65715 25.2207 130.613 160.549 160.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1420 0.000512 2048 4.56095e-41 336 44960 4.67149 38.8635 130.953 174.539 174.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1420 0.000512 2048 4.56557e-41 336 44800 4.65552 29.046 130.845 164.6 164.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1420 0.000512 2048 4.55758e-41 336 44640 4.64694 26.6834 130.6 161.981 162.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1420 0.000512 2048 4.55954e-41 336 44480 4.64496 25.3865 130.261 160.343 160.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1420 0.000512 2048 4.57706e-41 300 45440 4.67981 50.7816 131.125 186.637 186.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1420 0.000512 2048 4.56879e-41 300 45376 4.6744 49.7902 131.037 185.552 185.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1420 0.000512 2048 4.5587e-41 300 45312 4.67098 50.6429 130.961 186.328 186.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 1420 0.000512 2048 4.58141e-41 300 45440 4.67891 45.5472 131.069 181.348 181.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 1420 0.000512 2048 4.58589e-41 300 45360 4.66941 44.7802 131.018 180.522 180.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1420 0.000512 2048 4.58477e-41 300 45360 4.68298 45.8015 131.166 181.703 181.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1420 0.000512 2048 4.56725e-41 300 45280 4.67661 43.774 130.95 179.452 179.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1420 0.000512 2048 4.5723e-41 300 45408 4.67584 38.529 131.087 174.345 174.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 50 1420 0.000512 2048 4.56683e-41 300 45312 4.67104 60.4467 130.977 196.148 196.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 1420 0.000512 2048 4.58337e-41 300 45216 4.65968 63.9181 130.72 199.351 199.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 1420 0.000512 2048 4.5765e-41 300 45120 4.65501 62.5902 130.597 197.894 197.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1420 0.000512 2048 4.5779e-41 300 45416 4.67184 36.2598 131.043 172.029 172.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1420 0.000512 2048 4.58715e-41 300 45360 4.6775 25.9878 131.118 161.836 161.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 50 1420 0.000512 2048 4.58533e-41 300 45192 4.66099 58.7203 130.833 194.269 194.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 50 1420 0.000512 2048 4.58925e-41 300 45248 4.67149 58.6345 131.15 194.505 194.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1420 0.000512 2048 4.58379e-41 300 45376 4.67469 35.5628 130.938 171.228 171.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1420 0.000512 2048 4.56249e-41 300 45312 4.67354 26.3314 130.936 161.991 162.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1420 0.000512 2048 4.58169e-41 300 45120 4.65514 22.4985 130.562 157.766 157.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1420 0.000512 2048 4.55954e-41 300 45056 4.65715 21.1036 130.595 156.406 156.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1420 0.000512 2048 4.57986e-41 300 45360 4.67494 35.4465 130.916 171.091 171.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1420 0.000512 2048 4.58155e-41 300 45216 4.66749 28.3361 130.85 163.906 163.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1420 0.000512 2048 4.56473e-41 300 45144 4.66563 23.5819 130.743 159.042 159.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1420 0.000512 2048 4.56585e-41 300 44928 4.65376 23.3849 130.355 158.446 158.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 18 50 1420 0.000512 2048 4.57328e-41 300 45000 4.6633 51.9818 130.71 187.407 187.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1420 0.000512 2048 4.58463e-41 300 45360 4.66944 36.1636 130.937 171.823 171.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1420 0.000512 2048 4.56725e-41 300 45280 4.67885 26.9751 131.06 162.768 162.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1420 0.000512 2048 4.5587e-41 300 45120 4.65715 24.3364 130.837 159.884 159.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1420 0.000512 2048 4.55688e-41 300 45120 4.67283 22.1291 131.031 157.887 157.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1420 0.000512 2048 4.55786e-41 300 44800 4.64486 21.8992 130.401 156.995 157.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1420 0.000512 2048 4.58617e-41 300 45440 4.67763 44.5337 131.148 180.413 180.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1420 0.000512 2048 4.56725e-41 300 45376 4.66992 45.766 130.959 181.447 181.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1420 0.000512 2048 4.58253e-41 300 45312 4.67302 45.8912 130.95 181.564 181.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1420 0.000512 2048 4.58463e-41 300 45312 4.67328 45.1337 130.942 180.799 180.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 60 1420 0.000512 2048 4.58841e-41 300 45440 4.67763 64.7195 131.062 200.509 200.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 1420 0.000512 2048 4.5723e-41 300 45360 4.67405 60.3075 130.936 195.971 196.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1420 0.000512 2048 4.57356e-41 300 45360 4.68019 65.8803 131.049 201.66 201.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1420 0.000512 2048 4.56109e-41 300 45280 4.67149 60.1188 131.032 195.873 195.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1420 0.000512 2048 4.58799e-41 300 45408 4.68125 37.0053 131.11 172.846 172.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 60 1420 0.000512 2048 4.58883e-41 300 45312 4.66944 56.6914 130.964 192.375 192.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 60 1420 0.000512 2048 4.58323e-41 300 45216 4.66592 56.7918 130.744 192.254 192.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 1420 0.000512 2048 4.58e-41 300 45120 4.65459 57.365 130.702 192.772 192.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1420 0.000512 2048 4.57174e-41 300 45120 4.66262 57.7495 130.697 193.16 193.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1420 0.000512 2048 4.55646e-41 300 45416 4.68349 35.6719 131.025 171.43 171.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1420 0.000512 2048 4.56921e-41 300 45360 4.67498 24.4795 131.04 160.245 160.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1420 0.000512 2048 4.56221e-41 300 45192 4.65741 21.8071 130.833 157.35 157.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 60 1420 0.000512 2048 4.57398e-41 300 45248 4.6743 52.0684 131.135 187.929 187.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 60 1420 0.000512 2048 4.56473e-41 300 45080 4.66125 52.7778 130.848 188.338 188.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1420 0.000512 2048 4.58813e-41 300 45376 4.67587 34.5231 130.922 170.176 170.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1420 0.000512 2048 4.56137e-41 300 45312 4.6729 25.3124 131.034 161.07 161.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1420 0.000512 2048 4.5723e-41 300 45120 4.6551 21.9123 130.563 157.183 157.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1420 0.000512 2048 4.57426e-41 300 45056 4.6551 20.0438 130.718 155.469 155.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 16 60 1420 0.000512 2048 4.57734e-41 300 45120 4.66771 47.7539 131.048 183.523 183.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1420 0.000512 2048 4.57524e-41 320 45248 4.67968 46.2771 131.214 182.221 182.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1420 0.000512 2048 4.57538e-41 320 45184 4.68003 47.3651 131.039 183.135 183.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1420 0.000512 2048 4.57664e-41 320 45120 4.67354 47.7996 130.948 183.474 183.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1420 0.000512 2048 4.55716e-41 320 45056 4.66998 46.758 130.972 182.452 182.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 64 1420 0.000512 2048 4.58491e-41 320 45240 4.67968 63.3735 131.228 199.333 199.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 1420 0.000512 2048 4.57762e-41 320 45200 4.68173 62.1277 131.07 197.929 197.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1420 0.000512 2048 4.56431e-41 320 45120 4.67539 66.2072 131.096 202.027 202.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1420 0.000512 2048 4.5772e-41 320 45120 4.67968 62.4457 131.232 198.41 198.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1420 0.000512 2048 4.57748e-41 320 45000 4.6751 65.7203 131.187 201.636 201.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1420 0.000512 2048 4.58715e-41 320 45216 4.68378 37.7815 131.081 173.597 173.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 64 1420 0.000512 2048 4.57818e-41 320 45120 4.66922 56.5825 131.059 192.361 192.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 64 1420 0.000512 2048 4.56641e-41 320 45072 4.67558 55.537 130.933 191.199 191.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 1420 0.000512 2048 4.57019e-41 320 44928 4.66048 56.4982 130.798 192.009 192.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 1420 0.000512 2048 4.56599e-41 320 44880 4.65853 55.3325 130.806 190.847 190.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1420 0.000512 2048 4.56851e-41 320 45192 4.67251 36.2742 131.126 172.125 172.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1420 0.000512 2048 4.58869e-41 320 45136 4.67904 24.6045 131.146 160.481 160.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1420 0.000512 2048 4.56137e-41 320 45024 4.6704 20.8694 130.869 156.461 156.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 64 1420 0.000512 2048 4.57398e-41 320 45024 4.68051 54.143 131.037 189.913 189.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 64 1420 0.000512 2048 4.55758e-41 320 44800 4.65398 53.6087 130.661 188.978 189.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1420 0.000512 2048 4.57888e-41 320 45184 4.67558 35.498 131.125 171.353 171.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1420 0.000512 2048 4.56375e-41 320 45056 4.67354 25.985 130.846 161.562 161.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1420 0.000512 2048 4.56151e-41 320 44928 4.65715 23.7793 130.674 159.164 159.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1420 0.000512 2048 4.55884e-41 320 44800 4.65382 20.9226 130.502 156.129 156.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1420 0.000512 2048 4.57118e-41 320 44800 4.65488 20.671 130.787 156.163 156.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 16 64 1420 0.000512 2048 4.55646e-41 320 44544 4.63667 49.5186 130.151 184.36 184.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1420 0.000512 2048 4.59023e-41 384 44544 4.6631 60.7753 131.184 196.672 196.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1420 0.000512 2048 4.55646e-41 384 44512 4.66054 61.8041 131.156 197.671 197.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1420 0.000512 2048 4.58519e-41 384 44480 4.66077 61.0421 131.137 196.891 196.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1420 0.000512 2048 4.57132e-41 384 44448 4.65994 59.3736 131.156 195.241 195.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1420 0.000512 2048 4.57902e-41 384 44416 4.6592 60.2935 131.125 196.131 196.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1420 0.000512 2048 4.58239e-41 384 44320 4.65715 60.9458 130.988 196.64 196.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1420 0.000512 2048 4.58547e-41 384 44352 4.66166 61.3756 131.153 197.24 197.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1420 0.000512 2048 4.58379e-41 384 44128 4.63626 61.4073 130.627 196.722 196.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1420 0.000512 2048 4.56529e-41 384 44288 4.66125 61.9295 131.031 197.676 197.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1420 0.000512 2048 4.56445e-41 300 45248 4.67558 44.496 131.153 180.376 180.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1420 0.000512 2048 4.57804e-41 320 45024 4.67277 46.334 131.016 182.075 182.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1420 0.000512 2048 4.58533e-41 300 45080 4.65971 45.5214 130.728 180.961 181.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1420 0.000512 2048 4.58911e-41 336 44800 4.66941 50.8842 131.149 186.755 186.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1420 0.000512 2048 4.5559e-41 320 45056 4.672 46.9025 130.849 182.477 182.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1420 0.000512 2048 4.57328e-41 320 44640 4.65715 66.4848 130.701 201.895 201.951
