{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1550497714604 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1550497714605 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 18 16:48:34 2019 " "Processing started: Mon Feb 18 16:48:34 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1550497714605 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1550497714605 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off master_serial -c master_serial " "Command: quartus_map --read_settings_files=on --write_settings_files=off master_serial -c master_serial" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1550497714605 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1550497714852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file serial_receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 serial_receiver " "Found entity 1: serial_receiver" {  } { { "serial_receiver.v" "" { Text "E:/git_hub/fpga_serial/master_prj/serial_receiver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550497714890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1550497714890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc_16_rtu.v 1 1 " "Found 1 design units, including 1 entities, in source file crc_16_rtu.v" { { "Info" "ISGN_ENTITY_NAME" "1 crc_16_rtu " "Found entity 1: crc_16_rtu" {  } { { "crc_16_rtu.v" "" { Text "E:/git_hub/fpga_serial/master_prj/crc_16_rtu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550497714892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1550497714892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file serial_transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 serial_transmitter " "Found entity 1: serial_transmitter" {  } { { "serial_transmitter.v" "" { Text "E:/git_hub/fpga_serial/master_prj/serial_transmitter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550497714895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1550497714895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_machine_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file state_machine_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 state_machine_tx " "Found entity 1: state_machine_tx" {  } { { "state_machine_tx.v" "" { Text "E:/git_hub/fpga_serial/master_prj/state_machine_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550497714897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1550497714897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master_serial.bdf 1 1 " "Found 1 design units, including 1 entities, in source file master_serial.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 master_serial " "Found entity 1: master_serial" {  } { { "master_serial.bdf" "" { Schematic "E:/git_hub/fpga_serial/master_prj/master_serial.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550497714898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1550497714898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll1.v 1 1 " "Found 1 design units, including 1 entities, in source file pll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll1 " "Found entity 1: pll1" {  } { { "pll1.v" "" { Text "E:/git_hub/fpga_serial/master_prj/pll1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550497714901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1550497714901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signtap.v 1 1 " "Found 1 design units, including 1 entities, in source file signtap.v" { { "Info" "ISGN_ENTITY_NAME" "1 signtap " "Found entity 1: signtap" {  } { { "signtap.v" "" { Text "E:/git_hub/fpga_serial/master_prj/signtap.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550497714903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1550497714903 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uart_tx_lvds_10_words.v(80) " "Verilog HDL information at uart_tx_lvds_10_words.v(80): always construct contains both blocking and non-blocking assignments" {  } { { "uart_tx_lvds_10_words.v" "" { Text "E:/git_hub/fpga_serial/master_prj/uart_tx_lvds_10_words.v" 80 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1550497714905 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uart_tx_lvds_10_words.v(119) " "Verilog HDL information at uart_tx_lvds_10_words.v(119): always construct contains both blocking and non-blocking assignments" {  } { { "uart_tx_lvds_10_words.v" "" { Text "E:/git_hub/fpga_serial/master_prj/uart_tx_lvds_10_words.v" 119 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1550497714905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx_lvds_10_words.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx_lvds_10_words.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx_lvds_10_words " "Found entity 1: uart_tx_lvds_10_words" {  } { { "uart_tx_lvds_10_words.v" "" { Text "E:/git_hub/fpga_serial/master_prj/uart_tx_lvds_10_words.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550497714905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1550497714905 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "master_serial " "Elaborating entity \"master_serial\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1550497715261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_transmitter serial_transmitter:inst " "Elaborating entity \"serial_transmitter\" for hierarchy \"serial_transmitter:inst\"" {  } { { "master_serial.bdf" "inst" { Schematic "E:/git_hub/fpga_serial/master_prj/master_serial.bdf" { { 256 -48 128 368 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550497715263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_receiver serial_receiver:inst3 " "Elaborating entity \"serial_receiver\" for hierarchy \"serial_receiver:inst3\"" {  } { { "master_serial.bdf" "inst3" { Schematic "E:/git_hub/fpga_serial/master_prj/master_serial.bdf" { { 32 608 784 144 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550497715265 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1550497715862 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1550497715986 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/git_hub/fpga_serial/master_prj/output_files/master_serial.map.smsg " "Generated suppressed messages file E:/git_hub/fpga_serial/master_prj/output_files/master_serial.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1550497716018 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1550497716164 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1550497716164 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "106 " "Implemented 106 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1550497716212 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1550497716212 ""} { "Info" "ICUT_CUT_TM_LCELLS" "81 " "Implemented 81 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1550497716212 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1550497716212 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "499 " "Peak virtual memory: 499 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1550497716276 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 18 16:48:36 2019 " "Processing ended: Mon Feb 18 16:48:36 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1550497716276 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1550497716276 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1550497716276 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1550497716276 ""}
