<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [Openocd-svn] r2308 - trunk/src/target
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/openocd-svn/2009-June/index.html" >
   <LINK REL="made" HREF="mailto:openocd-svn%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-svn%5D%20r2308%20-%20trunk/src/target&In-Reply-To=%3C200906210315.n5L3Fnxh014928%40sheep.berlios.de%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="001091.html">
   <LINK REL="Next"  HREF="001093.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[Openocd-svn] r2308 - trunk/src/target</H1>
    <B>duane at mail.berlios.de</B> 
    <A HREF="mailto:openocd-svn%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-svn%5D%20r2308%20-%20trunk/src/target&In-Reply-To=%3C200906210315.n5L3Fnxh014928%40sheep.berlios.de%3E"
       TITLE="[Openocd-svn] r2308 - trunk/src/target">duane at mail.berlios.de
       </A><BR>
    <I>Sun Jun 21 05:15:49 CEST 2009</I>
    <P><UL>
        <LI>Previous message: <A HREF="001091.html">[Openocd-svn] r2307 - trunk/src/target
</A></li>
        <LI>Next message: <A HREF="001093.html">[Openocd-svn] r2309 - trunk/src/target
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#1092">[ date ]</a>
              <a href="thread.html#1092">[ thread ]</a>
              <a href="subject.html#1092">[ subject ]</a>
              <a href="author.html#1092">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>Author: duane
Date: 2009-06-21 05:15:47 +0200 (Sun, 21 Jun 2009)
New Revision: 2308

Modified:
   trunk/src/target/arm_disassembler.c
Log:
C99 printf() -Werror fixes

Modified: trunk/src/target/arm_disassembler.c
===================================================================
--- trunk/src/target/arm_disassembler.c	2009-06-21 03:15:42 UTC (rev 2307)
+++ trunk/src/target/arm_disassembler.c	2009-06-21 03:15:47 UTC (rev 2308)
@@ -45,7 +45,7 @@
 	{
 		instruction-&gt;type = ARM_PLD;
 		
-		snprintf(instruction-&gt;text, 128, &quot;0x%8.8x\t0x%8.8x\tPLD ...TODO...&quot;, address, opcode);
+		snprintf(instruction-&gt;text, 128, &quot;0x%8.8&quot; PRIx32 &quot;\t0x%8.8&quot; PRIx32 &quot;\tPLD ...TODO...&quot;, address, opcode);
 		
 		return ERROR_OK;
 	}
@@ -63,7 +63,7 @@
 {
 	instruction-&gt;type = ARM_SWI;
 	
-	snprintf(instruction-&gt;text, 128, &quot;0x%8.8x\t0x%8.8x\tSWI 0x%6.6x&quot;, address, opcode, (opcode &amp; 0xffffff));
+	snprintf(instruction-&gt;text, 128, &quot;0x%8.8&quot; PRIx32 &quot;\t0x%8.8&quot; PRIx32 &quot;\tSWI 0x%6.6&quot; PRIx32 &quot;&quot;, address, opcode, (opcode &amp; 0xffffff));
 	
 	return ERROR_OK;
 }
@@ -92,7 +92,7 @@
 	
 	target_address = address + 8 + offset;
 	
-	snprintf(instruction-&gt;text, 128, &quot;0x%8.8x\t0x%8.8x\tBLX 0x%8.8x&quot;, address, opcode, target_address);
+	snprintf(instruction-&gt;text, 128, &quot;0x%8.8&quot; PRIx32 &quot;\t0x%8.8&quot; PRIx32 &quot;\tBLX 0x%8.8&quot; PRIx32 &quot;&quot;, address, opcode, target_address);
 	
 	instruction-&gt;info.b_bl_bx_blx.reg_operand = -1;
 	instruction-&gt;info.b_bl_bx_blx.target_address = target_address;
@@ -126,7 +126,7 @@
 	else
 		instruction-&gt;type = ARM_B;
 	
-	snprintf(instruction-&gt;text, 128, &quot;0x%8.8x\t0x%8.8x\tB%s%s 0x%8.8x&quot;, address, opcode,
+	snprintf(instruction-&gt;text, 128, &quot;0x%8.8&quot; PRIx32 &quot;\t0x%8.8&quot; PRIx32 &quot;\tB%s%s 0x%8.8&quot; PRIx32 , address, opcode,
 			 (L) ? &quot;L&quot; : &quot;&quot;, COND(opcode), target_address);
 	
 	instruction-&gt;info.b_bl_bx_blx.reg_operand = -1;
@@ -166,7 +166,7 @@
 			mnemonic = &quot;MRRC&quot;;
 		}
 		
-		snprintf(instruction-&gt;text, 128, &quot;0x%8.8x\t0x%8.8x\t%s%s p%i, %x, r%i, r%i, c%i&quot;,
+		snprintf(instruction-&gt;text, 128, &quot;0x%8.8&quot; PRIx32 &quot;\t0x%8.8&quot; PRIx32 &quot;\t%s%s p%i, %x, r%i, r%i, c%i&quot;,
 				 address, opcode, mnemonic, COND(opcode), cp_num, cp_opcode, Rd, Rn, CRm);
 	}
 	else /* LDC or STC */
@@ -205,7 +205,7 @@
 		else if ((opcode &amp; 0x01200000) == 0x00000000) /* unindexed */
 			snprintf(addressing_mode, 32, &quot;[r%i], #0x%2.2x&quot;, Rn, offset);
 
-		snprintf(instruction-&gt;text, 128, &quot;0x%8.8x\t0x%8.8x\t%s%s%s p%i, c%i, %s&quot;,
+		snprintf(instruction-&gt;text, 128, &quot;0x%8.8&quot; PRIx32 &quot;\t0x%8.8&quot; PRIx32 &quot;\t%s%s%s p%i, c%i, %s&quot;,
 				 address, opcode, mnemonic, ((opcode &amp; 0xf0000000) == 0xf0000000) ? COND(opcode) : &quot;2&quot;,
 				 (N) ? &quot;L&quot; : &quot;&quot;,
 				 cp_num, CRd, addressing_mode);
@@ -246,7 +246,7 @@
 		
 		opcode_1 = (opcode &amp; 0x00e00000) &gt;&gt; 21;
 		
-		snprintf(instruction-&gt;text, 128, &quot;0x%8.8x\t0x%8.8x\t%s%s p%i, 0x%2.2x, r%i, c%i, c%i, 0x%2.2x&quot;,
+		snprintf(instruction-&gt;text, 128, &quot;0x%8.8&quot; PRIx32 &quot;\t0x%8.8&quot; PRIx32 &quot;\t%s%s p%i, 0x%2.2x, r%i, c%i, c%i, 0x%2.2x&quot;,
 				 address, opcode, mnemonic, cond,
 				 cp_num, opcode_1, CRd_Rd, CRn, CRm, opcode_2);
 	}
@@ -257,7 +257,7 @@
 		
 		opcode_1 = (opcode &amp; 0x00f00000) &gt;&gt; 20;
 		
-		snprintf(instruction-&gt;text, 128, &quot;0x%8.8x\t0x%8.8x\t%s%s p%i, 0x%2.2x, c%i, c%i, c%i, 0x%2.2x&quot;,
+		snprintf(instruction-&gt;text, 128, &quot;0x%8.8&quot; PRIx32 &quot;\t0x%8.8&quot; PRIx32 &quot;\t%s%s p%i, 0x%2.2x, c%i, c%i, c%i, 0x%2.2x&quot;,
 				 address, opcode, mnemonic, cond,
 				 cp_num, opcode_1, CRd_Rd, CRn, CRm, opcode_2);
 	}
@@ -342,7 +342,7 @@
 	{
 		uint32_t offset_12 = (opcode &amp; 0xfff);
 		if (offset_12)
-			snprintf(offset, 32, &quot;, #%s0x%x&quot;, (U) ? &quot;&quot; : &quot;-&quot;, offset_12);
+			snprintf(offset, 32, &quot;, #%s0x%&quot; PRIx32 &quot;&quot;, (U) ? &quot;&quot; : &quot;-&quot;, offset_12);
 		else
 			snprintf(offset, 32, &quot;%s&quot;, &quot;&quot;);
 		
@@ -406,7 +406,7 @@
 	{
 		if (W == 0) /* offset */
 		{
-			snprintf(instruction-&gt;text, 128, &quot;0x%8.8x\t0x%8.8x\t%s%s%s r%i, [r%i%s]&quot;,
+			snprintf(instruction-&gt;text, 128, &quot;0x%8.8&quot; PRIx32 &quot;\t0x%8.8&quot; PRIx32 &quot;\t%s%s%s r%i, [r%i%s]&quot;,
 					 address, opcode, operation, COND(opcode), suffix,
 					 Rd, Rn, offset);
 			
@@ -414,7 +414,7 @@
 		}
 		else /* pre-indexed */
 		{
-			snprintf(instruction-&gt;text, 128, &quot;0x%8.8x\t0x%8.8x\t%s%s%s r%i, [r%i%s]!&quot;,
+			snprintf(instruction-&gt;text, 128, &quot;0x%8.8&quot; PRIx32 &quot;\t0x%8.8&quot; PRIx32 &quot;\t%s%s%s r%i, [r%i%s]!&quot;,
 					 address, opcode, operation, COND(opcode), suffix,
 					 Rd, Rn, offset);
 			
@@ -423,7 +423,7 @@
 	}
 	else /* post-indexed */
 	{
-		snprintf(instruction-&gt;text, 128, &quot;0x%8.8x\t0x%8.8x\t%s%s%s r%i, [r%i]%s&quot;,
+		snprintf(instruction-&gt;text, 128, &quot;0x%8.8&quot; PRIx32 &quot;\t0x%8.8&quot; PRIx32 &quot;\t%s%s%s r%i, [r%i]%s&quot;,
 				 address, opcode, operation, COND(opcode), suffix,
 				 Rd, Rn, offset);
 		
@@ -512,7 +512,7 @@
 	if (I) /* Immediate offset/index (#+-&lt;offset_8&gt;)*/
 	{
 		uint32_t offset_8 = ((opcode &amp; 0xf00) &gt;&gt; 4) | (opcode &amp; 0xf);
-		snprintf(offset, 32, &quot;#%s0x%x&quot;, (U) ? &quot;&quot; : &quot;-&quot;, offset_8);
+		snprintf(offset, 32, &quot;#%s0x%&quot; PRIx32 &quot;&quot;, (U) ? &quot;&quot; : &quot;-&quot;, offset_8);
 		
 		instruction-&gt;info.load_store.offset_mode = 0;
 		instruction-&gt;info.load_store.offset.offset = offset_8;
@@ -533,7 +533,7 @@
 	{
 		if (W == 0) /* offset */
 		{
-			snprintf(instruction-&gt;text, 128, &quot;0x%8.8x\t0x%8.8x\t%s%s%s r%i, [r%i, %s]&quot;,
+			snprintf(instruction-&gt;text, 128, &quot;0x%8.8&quot; PRIx32 &quot;\t0x%8.8&quot; PRIx32 &quot;\t%s%s%s r%i, [r%i, %s]&quot;,
 					 address, opcode, operation, COND(opcode), suffix,
 					 Rd, Rn, offset);
 			
@@ -541,7 +541,7 @@
 		}
 		else /* pre-indexed */
 		{
-			snprintf(instruction-&gt;text, 128, &quot;0x%8.8x\t0x%8.8x\t%s%s%s r%i, [r%i, %s]!&quot;,
+			snprintf(instruction-&gt;text, 128, &quot;0x%8.8&quot; PRIx32 &quot;\t0x%8.8&quot; PRIx32 &quot;\t%s%s%s r%i, [r%i, %s]!&quot;,
 					 address, opcode, operation, COND(opcode), suffix,
 					 Rd, Rn, offset);
 		
@@ -550,7 +550,7 @@
 	}
 	else /* post-indexed */
 	{
-		snprintf(instruction-&gt;text, 128, &quot;0x%8.8x\t0x%8.8x\t%s%s%s r%i, [r%i], %s&quot;,
+		snprintf(instruction-&gt;text, 128, &quot;0x%8.8&quot; PRIx32 &quot;\t0x%8.8&quot; PRIx32 &quot;\t%s%s%s r%i, [r%i], %s&quot;,
 				 address, opcode, operation, COND(opcode), suffix,
 				 Rd, Rn, offset);
 	
@@ -640,7 +640,7 @@
 		}
 	}
 	
-	snprintf(instruction-&gt;text, 128, &quot;0x%8.8x\t0x%8.8x\t%s%s%s r%i%s, {%s}%s&quot;,
+	snprintf(instruction-&gt;text, 128, &quot;0x%8.8&quot; PRIx32 &quot;\t0x%8.8&quot; PRIx32 &quot;\t%s%s%s r%i%s, {%s}%s&quot;,
 			 address, opcode, mnemonic, COND(opcode), addressing_mode,
 			 Rn, (W) ? &quot;!&quot; : &quot;&quot;, reg_list, (S) ? &quot;^&quot; : &quot;&quot;);
 	
@@ -667,13 +667,13 @@
 			if (opcode &amp; 0x00200000)
 			{
 				instruction-&gt;type = ARM_MLA;
-				snprintf(instruction-&gt;text, 128, &quot;0x%8.8x\t0x%8.8x\tMLA%s%s r%i, r%i, r%i, r%i&quot;,
+				snprintf(instruction-&gt;text, 128, &quot;0x%8.8&quot; PRIx32 &quot;\t0x%8.8&quot; PRIx32 &quot;\tMLA%s%s r%i, r%i, r%i, r%i&quot;,
 						address, opcode, COND(opcode), (S) ? &quot;S&quot; : &quot;&quot;, Rd, Rm, Rs, Rn);
 			}
 			else
 			{
 				instruction-&gt;type = ARM_MUL;
-				snprintf(instruction-&gt;text, 128, &quot;0x%8.8x\t0x%8.8x\tMUL%s%s r%i, r%i, r%i&quot;,
+				snprintf(instruction-&gt;text, 128, &quot;0x%8.8&quot; PRIx32 &quot;\t0x%8.8&quot; PRIx32 &quot;\tMUL%s%s r%i, r%i, r%i&quot;,
 						 address, opcode, COND(opcode), (S) ? &quot;S&quot; : &quot;&quot;, Rd, Rm, Rs);
 			}
 			
@@ -711,7 +711,7 @@
 					break;
 			}
 			
-			snprintf(instruction-&gt;text, 128, &quot;0x%8.8x\t0x%8.8x\t%s%s%s r%i, r%i, r%i, r%i&quot;,
+			snprintf(instruction-&gt;text, 128, &quot;0x%8.8&quot; PRIx32 &quot;\t0x%8.8&quot; PRIx32 &quot;\t%s%s%s r%i, r%i, r%i, r%i&quot;,
 						address, opcode, mnemonic, COND(opcode), (S) ? &quot;S&quot; : &quot;&quot;,
 						RdLow, RdHi, Rm, Rs);
 			
@@ -729,7 +729,7 @@
 			/* examine B flag */
 			instruction-&gt;type = (opcode &amp; 0x00400000) ? ARM_SWPB : ARM_SWP;
 			
-			snprintf(instruction-&gt;text, 128, &quot;0x%8.8x\t0x%8.8x\t%s%s r%i, r%i, [r%i]&quot;,
+			snprintf(instruction-&gt;text, 128, &quot;0x%8.8&quot; PRIx32 &quot;\t0x%8.8&quot; PRIx32 &quot;\t%s%s r%i, r%i, [r%i]&quot;,
 					 address, opcode, (opcode &amp; 0x00400000) ? &quot;SWPB&quot; : &quot;SWP&quot;, COND(opcode), Rd, Rm, Rn);
 			return ERROR_OK;
 		}
@@ -755,7 +755,7 @@
 			uint8_t immediate = (opcode &amp; 0xff);
 			uint8_t rotate = (opcode &amp; 0xf00);
 			
-			snprintf(instruction-&gt;text, 128, &quot;0x%8.8x\t0x%8.8x\tMSR%s %s_%s%s%s%s, 0x%8.8x&quot;,
+			snprintf(instruction-&gt;text, 128, &quot;0x%8.8&quot; PRIx32 &quot;\t0x%8.8&quot; PRIx32 &quot;\tMSR%s %s_%s%s%s%s, 0x%8.8&quot; PRIx32 ,
 					 address, opcode, COND(opcode), PSR,
 					 (opcode &amp; 0x10000) ? &quot;c&quot; : &quot;&quot;,
 					 (opcode &amp; 0x20000) ? &quot;x&quot; : &quot;&quot;,
@@ -767,7 +767,7 @@
 		else /* register variant */
 		{
 			uint8_t Rm = opcode &amp; 0xf;
-			snprintf(instruction-&gt;text, 128, &quot;0x%8.8x\t0x%8.8x\tMSR%s %s_%s%s%s%s, r%i&quot;,
+			snprintf(instruction-&gt;text, 128, &quot;0x%8.8&quot; PRIx32 &quot;\t0x%8.8&quot; PRIx32 &quot;\tMSR%s %s_%s%s%s%s, r%i&quot;,
 					 address, opcode, COND(opcode), PSR,
 					 (opcode &amp; 0x10000) ? &quot;c&quot; : &quot;&quot;,
 					 (opcode &amp; 0x20000) ? &quot;x&quot; : &quot;&quot;,
@@ -785,7 +785,7 @@
 		instruction-&gt;type = ARM_MRS;
 		Rd = (opcode &amp; 0x0000f000) &gt;&gt; 12;
 			
-		snprintf(instruction-&gt;text, 128, &quot;0x%8.8x\t0x%8.8x\tMRS%s r%i, %s&quot;,
+		snprintf(instruction-&gt;text, 128, &quot;0x%8.8&quot; PRIx32 &quot;\t0x%8.8&quot; PRIx32 &quot;\tMRS%s r%i, %s&quot;,
 				 address, opcode, COND(opcode), Rd, PSR);
 	}
 	
@@ -808,7 +808,7 @@
 		instruction-&gt;type = ARM_BX;
 		Rm = opcode &amp; 0xf;
 		
-		snprintf(instruction-&gt;text, 128, &quot;0x%8.8x\t0x%8.8x\tBX%s r%i&quot;,
+		snprintf(instruction-&gt;text, 128, &quot;0x%8.8&quot; PRIx32 &quot;\t0x%8.8&quot; PRIx32 &quot;\tBX%s r%i&quot;,
 				 address, opcode, COND(opcode), Rm);
 		
 		instruction-&gt;info.b_bl_bx_blx.reg_operand = Rm;
@@ -823,7 +823,7 @@
 		Rm = opcode &amp; 0xf;
 		Rd = (opcode &amp; 0xf000) &gt;&gt; 12;
 
-		snprintf(instruction-&gt;text, 128, &quot;0x%8.8x\t0x%8.8x\tCLZ%s r%i, r%i&quot;,
+		snprintf(instruction-&gt;text, 128, &quot;0x%8.8&quot; PRIx32 &quot;\t0x%8.8&quot; PRIx32 &quot;\tCLZ%s r%i, r%i&quot;,
 				 address, opcode, COND(opcode), Rd, Rm);
 	}
 	
@@ -834,7 +834,7 @@
 		instruction-&gt;type = ARM_BLX;
 		Rm = opcode &amp; 0xf;
 		
-		snprintf(instruction-&gt;text, 128, &quot;0x%8.8x\t0x%8.8x\tBLX%s r%i&quot;,
+		snprintf(instruction-&gt;text, 128, &quot;0x%8.8&quot; PRIx32 &quot;\t0x%8.8&quot; PRIx32 &quot;\tBLX%s r%i&quot;,
 				 address, opcode, COND(opcode), Rm);
 				 
 		instruction-&gt;info.b_bl_bx_blx.reg_operand = Rm;
@@ -870,7 +870,7 @@
 				break;
 		}
 		
-		snprintf(instruction-&gt;text, 128, &quot;0x%8.8x\t0x%8.8x\t%s%s r%i, r%i, r%i&quot;,
+		snprintf(instruction-&gt;text, 128, &quot;0x%8.8&quot; PRIx32 &quot;\t0x%8.8&quot; PRIx32 &quot;\t%s%s r%i, r%i, r%i&quot;,
 				 address, opcode, mnemonic, COND(opcode), Rd, Rm, Rn);
 	}
 	
@@ -881,7 +881,7 @@
 		instruction-&gt;type = ARM_BKPT;
 		immediate = ((opcode &amp; 0x000fff00) &gt;&gt; 4) | (opcode &amp; 0xf);
 		
-		snprintf(instruction-&gt;text, 128, &quot;0x%8.8x\t0x%8.8x\tBKPT 0x%4.4x&quot;,
+		snprintf(instruction-&gt;text, 128, &quot;0x%8.8&quot; PRIx32 &quot;\t0x%8.8&quot; PRIx32 &quot;\tBKPT 0x%4.4&quot; PRIx32 &quot;&quot;,
 				 address, opcode, immediate);	
 	}
 	
@@ -901,7 +901,7 @@
 			Rs = (opcode &amp; 0xf00) &gt;&gt; 8;
 			Rn = (opcode &amp; 0xf000) &gt;&gt; 12;
 			
-			snprintf(instruction-&gt;text, 128, &quot;0x%8.8x\t0x%8.8x\tSMLA%s%s%s r%i, r%i, r%i, r%i&quot;,
+			snprintf(instruction-&gt;text, 128, &quot;0x%8.8&quot; PRIx32 &quot;\t0x%8.8&quot; PRIx32 &quot;\tSMLA%s%s%s r%i, r%i, r%i, r%i&quot;,
 					 address, opcode, (x) ? &quot;T&quot; : &quot;B&quot;, (y) ? &quot;T&quot; : &quot;B&quot;, COND(opcode),
 					 Rd, Rm, Rs, Rn);
 		}
@@ -916,7 +916,7 @@
 			Rm = (opcode &amp; 0xf);
 			Rs = (opcode &amp; 0xf00) &gt;&gt; 8;
 			
-			snprintf(instruction-&gt;text, 128, &quot;0x%8.8x\t0x%8.8x\tSMLA%s%s%s r%i, r%i, r%i, r%i&quot;,
+			snprintf(instruction-&gt;text, 128, &quot;0x%8.8&quot; PRIx32 &quot;\t0x%8.8&quot; PRIx32 &quot;\tSMLA%s%s%s r%i, r%i, r%i, r%i&quot;,
 					 address, opcode, (x) ? &quot;T&quot; : &quot;B&quot;, (y) ? &quot;T&quot; : &quot;B&quot;, COND(opcode),
 					 RdLow, RdHi, Rm, Rs);
 		}
@@ -931,7 +931,7 @@
 			Rs = (opcode &amp; 0xf00) &gt;&gt; 8;
 			Rn = (opcode &amp; 0xf000) &gt;&gt; 12;
 
-			snprintf(instruction-&gt;text, 128, &quot;0x%8.8x\t0x%8.8x\tSMLAW%s%s r%i, r%i, r%i, r%i&quot;,
+			snprintf(instruction-&gt;text, 128, &quot;0x%8.8&quot; PRIx32 &quot;\t0x%8.8&quot; PRIx32 &quot;\tSMLAW%s%s r%i, r%i, r%i, r%i&quot;,
 					 address, opcode, (y) ? &quot;T&quot; : &quot;B&quot;, COND(opcode),
 					 Rd, Rm, Rs, Rn);
 		}
@@ -945,7 +945,7 @@
 			Rm = (opcode &amp; 0xf);
 			Rs = (opcode &amp; 0xf00) &gt;&gt; 8;
 			
-			snprintf(instruction-&gt;text, 128, &quot;0x%8.8x\t0x%8.8x\tSMULW%s%s%s r%i, r%i, r%i&quot;,
+			snprintf(instruction-&gt;text, 128, &quot;0x%8.8&quot; PRIx32 &quot;\t0x%8.8&quot; PRIx32 &quot;\tSMULW%s%s%s r%i, r%i, r%i&quot;,
 					 address, opcode, (x) ? &quot;T&quot; : &quot;B&quot;, (y) ? &quot;T&quot; : &quot;B&quot;, COND(opcode),
 					 Rd, Rm, Rs);
 		}
@@ -959,7 +959,7 @@
 			Rm = (opcode &amp; 0xf);
 			Rs = (opcode &amp; 0xf00) &gt;&gt; 8;
 			
-			snprintf(instruction-&gt;text, 128, &quot;0x%8.8x\t0x%8.8x\tSMULW%s%s r%i, r%i, r%i&quot;,
+			snprintf(instruction-&gt;text, 128, &quot;0x%8.8&quot; PRIx32 &quot;\t0x%8.8&quot; PRIx32 &quot;\tSMULW%s%s r%i, r%i, r%i&quot;,
 					 address, opcode, (y) ? &quot;T&quot; : &quot;B&quot;, COND(opcode),
 					 Rd, Rm, Rs);
 		}
@@ -1061,7 +1061,7 @@
 		
 		immediate = ror(immed_8, rotate_imm * 2);
 		
-		snprintf(shifter_operand, 32, &quot;#0x%x&quot;, immediate);
+		snprintf(shifter_operand, 32, &quot;#0x%&quot; PRIx32 &quot;&quot;, immediate);
 		
 		instruction-&gt;info.data_proc.variant = 0;
 		instruction-&gt;info.data_proc.shifter_operand.immediate.immediate = immediate;
@@ -1152,22 +1152,22 @@
 	
 	if ((op &lt; 0x8) || (op == 0xc) || (op == 0xe)) /* &lt;opcode3&gt;{&lt;cond&gt;}{S} &lt;Rd&gt;, &lt;Rn&gt;, &lt;shifter_operand&gt; */
 	{
-		snprintf(instruction-&gt;text, 128, &quot;0x%8.8x\t0x%8.8x\t%s%s%s r%i, r%i, %s&quot;,
+		snprintf(instruction-&gt;text, 128, &quot;0x%8.8&quot; PRIx32 &quot;\t0x%8.8&quot; PRIx32 &quot;\t%s%s%s r%i, r%i, %s&quot;,
 				 address, opcode, mnemonic, COND(opcode),
 				 (S) ? &quot;S&quot; : &quot;&quot;, Rd, Rn, shifter_operand);
 	}
 	else if ((op == 0xd) || (op == 0xf)) /* &lt;opcode1&gt;{&lt;cond&gt;}{S} &lt;Rd&gt;, &lt;shifter_operand&gt; */
 	{
 		if (opcode==0xe1a00000) /* print MOV r0,r0 as NOP */
-			snprintf(instruction-&gt;text, 128, &quot;0x%8.8x\t0x%8.8x\tNOP&quot;,address, opcode);
+			snprintf(instruction-&gt;text, 128, &quot;0x%8.8&quot; PRIx32 &quot;\t0x%8.8&quot; PRIx32 &quot;\tNOP&quot;,address, opcode);
 		else
-			snprintf(instruction-&gt;text, 128, &quot;0x%8.8x\t0x%8.8x\t%s%s%s r%i, %s&quot;,
+			snprintf(instruction-&gt;text, 128, &quot;0x%8.8&quot; PRIx32 &quot;\t0x%8.8&quot; PRIx32 &quot;\t%s%s%s r%i, %s&quot;,
 				 address, opcode, mnemonic, COND(opcode),
 				 (S) ? &quot;S&quot; : &quot;&quot;, Rd, shifter_operand);
 	}
 	else /* &lt;opcode2&gt;{&lt;cond&gt;} &lt;Rn&gt;, &lt;shifter_operand&gt; */
 	{
-		snprintf(instruction-&gt;text, 128, &quot;0x%8.8x\t0x%8.8x\t%s%s r%i, %s&quot;,
+		snprintf(instruction-&gt;text, 128, &quot;0x%8.8&quot; PRIx32 &quot;\t0x%8.8&quot; PRIx32 &quot;\t%s%s r%i, %s&quot;,
 				 address, opcode, mnemonic, COND(opcode),
 				 Rn, shifter_operand);
 	}
@@ -1192,7 +1192,7 @@
 		if ((opcode &amp; 0x0e000000) == 0x08000000)
 		{
 			instruction-&gt;type = ARM_UNDEFINED_INSTRUCTION;
-			snprintf(instruction-&gt;text, 128, &quot;0x%8.8x\t0x%8.8x\tUNDEFINED INSTRUCTION&quot;, address, opcode);
+			snprintf(instruction-&gt;text, 128, &quot;0x%8.8&quot; PRIx32 &quot;\t0x%8.8&quot; PRIx32 &quot;\tUNDEFINED INSTRUCTION&quot;, address, opcode);
 			return ERROR_OK;
 		}
 		
@@ -1217,7 +1217,7 @@
 		if ((opcode &amp; 0x0f000000) == 0x0f000000)
 		{
 			instruction-&gt;type = ARM_UNDEFINED_INSTRUCTION;
-			snprintf(instruction-&gt;text, 128, &quot;0x%8.8x\t0x%8.8x\tUNDEFINED INSTRUCTION&quot;, address, opcode);
+			snprintf(instruction-&gt;text, 128, &quot;0x%8.8&quot; PRIx32 &quot;\t0x%8.8&quot; PRIx32 &quot;\tUNDEFINED INSTRUCTION&quot;, address, opcode);
 			return ERROR_OK;
 		}
 	}
@@ -1243,7 +1243,7 @@
 		if ((opcode &amp; 0x0fb00000) == 0x03000000)
 		{
 			instruction-&gt;type = ARM_UNDEFINED_INSTRUCTION;
-			snprintf(instruction-&gt;text, 128, &quot;0x%8.8x\t0x%8.8x\tUNDEFINED INSTRUCTION&quot;, address, opcode);
+			snprintf(instruction-&gt;text, 128, &quot;0x%8.8&quot; PRIx32 &quot;\t0x%8.8&quot; PRIx32 &quot;\tUNDEFINED INSTRUCTION&quot;, address, opcode);
 			return ERROR_OK;
 		}
 				
@@ -1269,7 +1269,7 @@
 		if ((opcode &amp; 0x00000010) == 0x00000010)
 		{
 			instruction-&gt;type = ARM_UNDEFINED_INSTRUCTION;
-			snprintf(instruction-&gt;text, 128, &quot;0x%8.8x\t0x%8.8x\tUNDEFINED INSTRUCTION&quot;, address, opcode);
+			snprintf(instruction-&gt;text, 128, &quot;0x%8.8&quot; PRIx32 &quot;\t0x%8.8&quot; PRIx32 &quot;\tUNDEFINED INSTRUCTION&quot;, address, opcode);
 			return ERROR_OK;
 		}
 		
@@ -1358,7 +1358,7 @@
 	}
 	/* TODO: deals correctly with dual opcodes BL/BLX ... */
 
-	snprintf(instruction-&gt;text, 128, &quot;0x%8.8x\t0x%4.4x\t%s 0x%8.8x&quot;, address, opcode,mnemonic, target_address);
+	snprintf(instruction-&gt;text, 128, &quot;0x%8.8&quot; PRIx32 &quot;\t0x%4.4x\t%s 0x%8.8&quot; PRIx32 , address, opcode,mnemonic, target_address);
 	
 	instruction-&gt;info.b_bl_bx_blx.reg_operand = -1;
 	instruction-&gt;info.b_bl_bx_blx.target_address = target_address;
@@ -1394,14 +1394,14 @@
 	{
 		instruction-&gt;info.data_proc.variant = 0; /*immediate*/
 		instruction-&gt;info.data_proc.shifter_operand.immediate.immediate = Rm_imm;
-		snprintf(instruction-&gt;text, 128, &quot;0x%8.8x\t0x%4.4x\t%s r%i, r%i, #%d&quot;,
+		snprintf(instruction-&gt;text, 128, &quot;0x%8.8&quot; PRIx32 &quot;\t0x%4.4x\t%s r%i, r%i, #%d&quot;,
 				 address, opcode, mnemonic, Rd, Rn, Rm_imm);
 	}
 	else
 	{
 		instruction-&gt;info.data_proc.variant = 1; /*immediate shift*/
 		instruction-&gt;info.data_proc.shifter_operand.immediate_shift.Rm = Rm_imm;
-		snprintf(instruction-&gt;text, 128, &quot;0x%8.8x\t0x%4.4x\t%s r%i, r%i, r%i&quot;,
+		snprintf(instruction-&gt;text, 128, &quot;0x%8.8&quot; PRIx32 &quot;\t0x%4.4x\t%s r%i, r%i, r%i&quot;,
 				 address, opcode, mnemonic, Rd, Rn, Rm_imm);
 	}
 
@@ -1446,7 +1446,7 @@
 	instruction-&gt;info.data_proc.shifter_operand.immediate_shift.Rm = Rm;
 	instruction-&gt;info.data_proc.shifter_operand.immediate_shift.shift_imm = imm;
 
-	snprintf(instruction-&gt;text, 128, &quot;0x%8.8x\t0x%4.4x\t%s r%i, r%i, #0x%02x&quot;,
+	snprintf(instruction-&gt;text, 128, &quot;0x%8.8&quot; PRIx32 &quot;\t0x%4.4x\t%s r%i, r%i, #0x%02x&quot; ,
 				 address, opcode, mnemonic, Rd, Rm, imm);
 
 	return ERROR_OK;
@@ -1487,7 +1487,7 @@
 			break;
 	}
 	
-	snprintf(instruction-&gt;text, 128, &quot;0x%8.8x\t0x%4.4x\t%s r%i, #0x%02x&quot;,
+	snprintf(instruction-&gt;text, 128, &quot;0x%8.8&quot; PRIx32 &quot;\t0x%4.4x\t%s r%i, #0x%02x&quot; ,
 				 address, opcode, mnemonic, Rd, imm);
 
 	return ERROR_OK;
@@ -1539,18 +1539,18 @@
 					if (H1)
 					{
 						instruction-&gt;type = ARM_BLX;
-						snprintf(instruction-&gt;text, 128, &quot;0x%8.8x\t0x%4.4x\tBLX r%i&quot;, address, opcode, Rm);
+						snprintf(instruction-&gt;text, 128, &quot;0x%8.8&quot; PRIx32 &quot;\t0x%4.4x\tBLX r%i&quot;, address, opcode, Rm);
 					}
 					else
 					{
 						instruction-&gt;type = ARM_BX;
-						snprintf(instruction-&gt;text, 128, &quot;0x%8.8x\t0x%4.4x\tBX r%i&quot;, address, opcode, Rm);
+						snprintf(instruction-&gt;text, 128, &quot;0x%8.8&quot; PRIx32 &quot;\t0x%4.4x\tBX r%i&quot;, address, opcode, Rm);
 					}
 				}
 				else
 				{
 					instruction-&gt;type = ARM_UNDEFINED_INSTRUCTION;
-					snprintf(instruction-&gt;text, 128, &quot;0x%8.8x\t0x%4.4x\tUNDEFINED INSTRUCTION&quot;, address, opcode);
+					snprintf(instruction-&gt;text, 128, &quot;0x%8.8&quot; PRIx32 &quot;\t0x%4.4x\tUNDEFINED INSTRUCTION&quot;, address, opcode);
 				}
 				return ERROR_OK;	
 				break;
@@ -1646,7 +1646,7 @@
 		}
 	}
 
-	snprintf(instruction-&gt;text, 128, &quot;0x%8.8x\t0x%4.4x\t%s r%i, r%i&quot;,
+	snprintf(instruction-&gt;text, 128, &quot;0x%8.8&quot; PRIx32 &quot;\t0x%4.4x\t%s r%i, r%i&quot;,
 				 address, opcode, mnemonic, Rd, Rm);
 
 	return ERROR_OK;
@@ -1660,7 +1660,7 @@
 	instruction-&gt;type = ARM_LDR;
 	immediate = opcode &amp; 0x000000ff;
 
-	snprintf(instruction-&gt;text, 128, &quot;0x%8.8x\t0x%4.4x\tLDR r%i, [PC, #0x%x]&quot;, address, opcode, Rd, immediate*4);
+	snprintf(instruction-&gt;text, 128, &quot;0x%8.8&quot; PRIx32 &quot;\t0x%4.4x\tLDR r%i, [PC, #0x%&quot; PRIx32 &quot;]&quot;, address, opcode, Rd, immediate*4);
 
 	instruction-&gt;info.load_store.Rd = Rd;
 	instruction-&gt;info.load_store.Rn = 15 /*PC*/;
@@ -1715,7 +1715,7 @@
 			break;
 	}
 
-	snprintf(instruction-&gt;text, 128, &quot;0x%8.8x\t0x%4.4x\t%s r%i, [r%i, r%i]&quot;, address, opcode, mnemonic, Rd, Rn, Rm);
+	snprintf(instruction-&gt;text, 128, &quot;0x%8.8&quot; PRIx32 &quot;\t0x%4.4x\t%s r%i, [r%i, r%i]&quot;, address, opcode, mnemonic, Rd, Rn, Rm);
 	
 	instruction-&gt;info.load_store.Rd = Rd;
 	instruction-&gt;info.load_store.Rn = Rn;
@@ -1759,7 +1759,7 @@
 		shift = 0;
 	}
 
-	snprintf(instruction-&gt;text, 128, &quot;0x%8.8x\t0x%4.4x\t%s%c r%i, [r%i, #0x%x]&quot;, address, opcode, mnemonic, suffix, Rd, Rn, offset&lt;&lt;shift);
+	snprintf(instruction-&gt;text, 128, &quot;0x%8.8&quot; PRIx32 &quot;\t0x%4.4x\t%s%c r%i, [r%i, #0x%&quot; PRIx32 &quot;]&quot;, address, opcode, mnemonic, suffix, Rd, Rn, offset&lt;&lt;shift);
 	
 	instruction-&gt;info.load_store.Rd = Rd;
 	instruction-&gt;info.load_store.Rn = Rn;
@@ -1788,7 +1788,7 @@
 		mnemonic = &quot;STR&quot;;
 	}
 
-	snprintf(instruction-&gt;text, 128, &quot;0x%8.8x\t0x%4.4x\t%s r%i, [SP, #0x%x]&quot;, address, opcode, mnemonic, Rd, offset*4);
+	snprintf(instruction-&gt;text, 128, &quot;0x%8.8&quot; PRIx32 &quot;\t0x%4.4x\t%s r%i, [SP, #0x%&quot; PRIx32 &quot;]&quot;, address, opcode, mnemonic, Rd, offset*4);
 	
 	instruction-&gt;info.load_store.Rd = Rd;
 	instruction-&gt;info.load_store.Rn = 13 /*SP*/;
@@ -1820,7 +1820,7 @@
 		Rn = 15;
 	}
 
-	snprintf(instruction-&gt;text, 128, &quot;0x%8.8x\t0x%4.4x\tADD r%i, %s, #0x%x&quot;, address, opcode, Rd,reg_name, imm*4);
+	snprintf(instruction-&gt;text, 128, &quot;0x%8.8&quot; PRIx32 &quot;\t0x%4.4x\tADD r%i, %s, #0x%&quot; PRIx32 &quot;&quot;, address, opcode, Rd,reg_name, imm*4);
 
 	instruction-&gt;info.data_proc.variant = 0 /* immediate */;
 	instruction-&gt;info.data_proc.Rd = Rd;
@@ -1848,7 +1848,7 @@
 		mnemonic = &quot;ADD&quot;;
 	}
 
-	snprintf(instruction-&gt;text, 128, &quot;0x%8.8x\t0x%4.4x\t%s SP, #0x%x&quot;, address, opcode, mnemonic, imm*4);
+	snprintf(instruction-&gt;text, 128, &quot;0x%8.8&quot; PRIx32 &quot;\t0x%4.4x\t%s SP, #0x%&quot; PRIx32 &quot;&quot;, address, opcode, mnemonic, imm*4);
 
 	instruction-&gt;info.data_proc.variant = 0 /* immediate */;
 	instruction-&gt;info.data_proc.Rd = 13 /*SP*/;
@@ -1864,7 +1864,7 @@
 	
 	instruction-&gt;type = ARM_BKPT;
 
-	snprintf(instruction-&gt;text, 128, &quot;0x%8.8x\t0x%4.4x\tBKPT 0x%02x&quot;, address, opcode, imm);
+	snprintf(instruction-&gt;text, 128, &quot;0x%8.8&quot; PRIx32 &quot;\t0x%4.4x\tBKPT 0x%02&quot; PRIx32 &quot;&quot;, address, opcode, imm);
 
 	return ERROR_OK;
 }
@@ -1927,7 +1927,7 @@
 	else /* invalid op : no registers */
     		reg_names[0] = '\0';
 
-	snprintf(instruction-&gt;text, 128, &quot;0x%8.8x\t0x%4.4x\t%s %s{%s}&quot;, address, opcode, mnemonic, ptr_name,reg_names);
+	snprintf(instruction-&gt;text, 128, &quot;0x%8.8&quot; PRIx32 &quot;\t0x%4.4x\t%s %s{%s}&quot;, address, opcode, mnemonic, ptr_name,reg_names);
 
 	instruction-&gt;info.load_store_multiple.register_list = reg_list;
 	instruction-&gt;info.load_store_multiple.Rn = Rn;
@@ -1945,13 +1945,13 @@
 	if (cond == 0xf)
 	{
 		instruction-&gt;type = ARM_SWI;
-		snprintf(instruction-&gt;text, 128, &quot;0x%8.8x\t0x%4.4x\tSWI 0x%02x&quot;, address, opcode, offset);
+		snprintf(instruction-&gt;text, 128, &quot;0x%8.8&quot; PRIx32 &quot;\t0x%4.4x\tSWI 0x%02&quot; PRIx32 , address, opcode, offset);
 		return ERROR_OK;
 	}
 	else if (cond == 0xe)
 	{
 		instruction-&gt;type = ARM_UNDEFINED_INSTRUCTION;
-		snprintf(instruction-&gt;text, 128, &quot;0x%8.8x\t0x%4.4x\tUNDEFINED INSTRUCTION&quot;, address, opcode);
+		snprintf(instruction-&gt;text, 128, &quot;0x%8.8&quot; PRIx32 &quot;\t0x%4.4x\tUNDEFINED INSTRUCTION&quot;, address, opcode);
 		return ERROR_OK;
 	}
 
@@ -1961,7 +1961,7 @@
 	
 	target_address = address + 4 + (offset&lt;&lt;1);
 
-	snprintf(instruction-&gt;text, 128, &quot;0x%8.8x\t0x%4.4x\tB%s 0x%8.8x&quot;, address, opcode,
+	snprintf(instruction-&gt;text, 128, &quot;0x%8.8&quot; PRIx32 &quot;\t0x%4.4x\tB%s 0x%8.8&quot; PRIx32 , address, opcode,
 			 arm_condition_strings[cond], target_address);
 	
 	instruction-&gt;type = ARM_B;
@@ -2042,7 +2042,7 @@
 		else
 		{
 			instruction-&gt;type = ARM_UNDEFINED_INSTRUCTION;
-			snprintf(instruction-&gt;text, 128, &quot;0x%8.8x\t0x%4.4x\tUNDEFINED INSTRUCTION&quot;, address, opcode);
+			snprintf(instruction-&gt;text, 128, &quot;0x%8.8&quot; PRIx32 &quot;\t0x%4.4x\tUNDEFINED INSTRUCTION&quot;, address, opcode);
 			return ERROR_OK;
 		}
 	}
@@ -2065,7 +2065,7 @@
 		if ((opcode &amp; 0xf801) == 0xe801)
 		{
 			instruction-&gt;type = ARM_UNDEFINED_INSTRUCTION;
-			snprintf(instruction-&gt;text, 128, &quot;0x%8.8x\t0x%8.8x\tUNDEFINED INSTRUCTION&quot;, address, opcode);
+			snprintf(instruction-&gt;text, 128, &quot;0x%8.8&quot; PRIx32 &quot;\t0x%8.8x\tUNDEFINED INSTRUCTION&quot;, address, opcode);
 			return ERROR_OK;
 		}
 		else


</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="001091.html">[Openocd-svn] r2307 - trunk/src/target
</A></li>
	<LI>Next message: <A HREF="001093.html">[Openocd-svn] r2309 - trunk/src/target
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#1092">[ date ]</a>
              <a href="thread.html#1092">[ thread ]</a>
              <a href="subject.html#1092">[ subject ]</a>
              <a href="author.html#1092">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/openocd-svn">More information about the openocd-svn
mailing list</a><br>
</body></html>
