#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x132133c00 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x132148340 .scope package, "project_pkg" "project_pkg" 3 25;
 .timescale 0 0;
P_0x13300a800 .param/l "BAUD_RATE" 1 3 31, +C4<00000000000000000010110010001000>;
P_0x13300a840 .param/l "CHAR_0" 1 3 122, C4<00000>;
P_0x13300a880 .param/l "CHAR_1" 1 3 123, C4<00001>;
P_0x13300a8c0 .param/l "CHAR_2" 1 3 124, C4<00010>;
P_0x13300a900 .param/l "CHAR_3" 1 3 125, C4<00011>;
P_0x13300a940 .param/l "CHAR_4" 1 3 126, C4<00100>;
P_0x13300a980 .param/l "CHAR_5" 1 3 127, C4<00101>;
P_0x13300a9c0 .param/l "CHAR_6" 1 3 128, C4<00110>;
P_0x13300aa00 .param/l "CHAR_7" 1 3 129, C4<00111>;
P_0x13300aa40 .param/l "CHAR_8" 1 3 130, C4<01000>;
P_0x13300aa80 .param/l "CHAR_9" 1 3 131, C4<01001>;
P_0x13300aac0 .param/l "CHAR_A" 1 3 132, C4<01010>;
P_0x13300ab00 .param/l "CHAR_B" 1 3 133, C4<01011>;
P_0x13300ab40 .param/l "CHAR_BLK" 1 3 144, C4<11111>;
P_0x13300ab80 .param/l "CHAR_C" 1 3 134, C4<01100>;
P_0x13300abc0 .param/l "CHAR_D" 1 3 135, C4<01101>;
P_0x13300ac00 .param/l "CHAR_E" 1 3 136, C4<01110>;
P_0x13300ac40 .param/l "CHAR_F" 1 3 137, C4<01111>;
P_0x13300ac80 .param/l "CHAR_H" 1 3 143, C4<10011>;
P_0x13300acc0 .param/l "CHAR_J" 1 3 141, C4<10001>;
P_0x13300ad00 .param/l "CHAR_R" 1 3 142, C4<10010>;
P_0x13300ad40 .param/l "CHAR_T" 1 3 140, C4<10000>;
P_0x13300ad80 .param/l "COL_IDX_W" 1 3 42, +C4<00000000000000000000000000000011>;
P_0x13300adc0 .param/l "DATA_WIDTH" 1 3 46, +C4<00000000000000000000000000001000>;
P_0x13300ae00 .param/l "DEFAULT_LIMIT" 1 3 61, +C4<00000000000000000000000000000010>;
P_0x13300ae40 .param/l "DEFAULT_VAL_MAX" 1 3 71, +C4<00001001>;
P_0x13300ae80 .param/l "DEFAULT_VAL_MIN" 1 3 70, +C4<00000000>;
P_0x13300aec0 .param/l "MAT_ID_W" 1 3 58, +C4<00000000000000000000000000001000>;
P_0x13300af00 .param/l "MAT_SIZE_CNT" 1 3 56, +C4<00000000000000000000000000011001>;
P_0x13300af40 .param/l "MAT_TOTAL_SLOTS" 1 3 57, +C4<00000000000000000000000011001000>;
P_0x13300af80 .param/l "MAX_COLS" 1 3 38, +C4<00000000000000000000000000000101>;
P_0x13300afc0 .param/l "MAX_ROWS" 1 3 37, +C4<00000000000000000000000000000101>;
P_0x13300b000 .param/l "PHYSICAL_MAX_PER_DIM" 1 3 52, +C4<00000000000000000000000000001000>;
P_0x13300b040 .param/l "PTR_W" 1 3 53, +C4<00000000000000000000000000000011>;
P_0x13300b080 .param/l "ROW_IDX_W" 1 3 41, +C4<00000000000000000000000000000011>;
P_0x13300b0c0 .param/l "SYS_CLK_FREQ" 1 3 30, +C4<00000101111101011110000100000000>;
enum0x13212eea0 .enum4 (3)
   "OP_TRANSPOSE" 3'b000,
   "OP_ADD" 3'b001,
   "OP_SCALAR_MUL" 3'b010,
   "OP_MAT_MUL" 3'b011,
   "OP_CONV" 3'b100,
   "OP_NONE" 3'b111
 ;
enum0x13212f770 .enum4 (4)
   "STATE_IDLE" 4'b0000,
   "STATE_INPUT" 4'b0001,
   "STATE_GEN" 4'b0010,
   "STATE_DISPLAY" 4'b0011,
   "STATE_CALC_SELECT" 4'b0100,
   "STATE_CALC_INPUT" 4'b0101,
   "STATE_CALC_EXEC" 4'b0110,
   "STATE_CALC_RESULT" 4'b0111,
   "STATE_CALC_ERROR" 4'b1000
 ;
S_0x132148500 .scope module, "tb_input_controller" "tb_input_controller" 4 17;
 .timescale -9 -12;
v0x13215ca30_0 .var "btn_confirm", 0 0;
v0x13215a0c0_0 .var "clk", 0 0;
v0x13215cac0_0 .net "done", 0 0, v0x13215b040_0;  1 drivers
v0x13215cb50_0 .net "input_valid_flag", 0 0, v0x13215b260_0;  1 drivers
v0x13215cbe0_0 .var "op_code", 2 0;
v0x13215ccb0_0 .var "rst_n", 0 0;
v0x13215cd60_0 .net "selected_id_A", 7 0, v0x13215ba30_0;  1 drivers
v0x13215ce10_0 .net "selected_id_B", 7 0, v0x13215bae0_0;  1 drivers
v0x13215cec0_0 .net "selected_scalar", 3 0, v0x13215bb90_0;  1 drivers
v0x13215cff0_0 .var "start_auto_gen", 0 0;
v0x13215d080_0 .var "start_manual_input", 0 0;
v0x13215d110_0 .var "start_select_op", 0 0;
v0x13215d1c0_0 .var "sw_scalar", 3 0;
v0x13215d250_0 .var "uart_data", 7 0;
v0x13215d300_0 .var "uart_valid", 0 0;
v0x13215d3b0_0 .net "wr_cmd_set_dims", 0 0, v0x13215c280_0;  1 drivers
v0x13215d460_0 .net "wr_cmd_single", 0 0, v0x13215c320_0;  1 drivers
v0x13215d610_0 .net "wr_col_idx", 2 0, v0x13215c3c0_0;  1 drivers
v0x13215d6a0_0 .net/s "wr_data", 7 0, v0x13215c470_0;  1 drivers
v0x13215d730_0 .net "wr_dims_c", 2 0, v0x13215c520_0;  1 drivers
v0x13215d7c0_0 .net "wr_dims_r", 2 0, v0x13215c5d0_0;  1 drivers
v0x13215d850_0 .net "wr_en", 0 0, v0x13215c680_0;  1 drivers
v0x13215d900_0 .net "wr_row_idx", 2 0, v0x13215c720_0;  1 drivers
E_0x13210bf70 .event anyedge, v0x13215b040_0;
S_0x132147f00 .scope task, "press_confirm" "press_confirm" 4 90, 4 90 0, S_0x132148500;
 .timescale -9 -12;
TD_tb_input_controller.press_confirm ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13215ca30_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13215ca30_0, 0, 1;
    %delay 20000, 0;
    %end;
S_0x132147d30 .scope task, "send_uart" "send_uart" 4 80, 4 80 0, S_0x132148500;
 .timescale -9 -12;
v0x132111320_0 .var "data", 7 0;
TD_tb_input_controller.send_uart ;
    %load/vec4 v0x132111320_0;
    %store/vec4 v0x13215d250_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13215d300_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13215d300_0, 0, 1;
    %delay 10000, 0;
    %end;
S_0x132159ee0 .scope module, "u_dut" "input_controller" 4 45, 5 23 0, S_0x132148500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start_manual_input";
    .port_info 3 /INPUT 1 "start_auto_gen";
    .port_info 4 /INPUT 1 "start_select_op";
    .port_info 5 /INPUT 3 "op_code";
    .port_info 6 /INPUT 1 "uart_valid";
    .port_info 7 /INPUT 8 "uart_data";
    .port_info 8 /INPUT 1 "btn_confirm";
    .port_info 9 /INPUT 4 "sw_scalar";
    .port_info 10 /OUTPUT 1 "wr_en";
    .port_info 11 /OUTPUT 1 "wr_cmd_set_dims";
    .port_info 12 /OUTPUT 1 "wr_cmd_single";
    .port_info 13 /OUTPUT 3 "wr_dims_r";
    .port_info 14 /OUTPUT 3 "wr_dims_c";
    .port_info 15 /OUTPUT 3 "wr_row_idx";
    .port_info 16 /OUTPUT 3 "wr_col_idx";
    .port_info 17 /OUTPUT 8 "wr_data";
    .port_info 18 /OUTPUT 1 "done";
    .port_info 19 /OUTPUT 8 "selected_id_A";
    .port_info 20 /OUTPUT 8 "selected_id_B";
    .port_info 21 /OUTPUT 4 "selected_scalar";
    .port_info 22 /OUTPUT 1 "input_valid_flag";
    .port_info 23 /INPUT 8 "cfg_rand_min";
    .port_info 24 /INPUT 8 "cfg_rand_max";
enum0x132130920 .enum4 (4)
   "IDLE" 4'b0000,
   "GET_M" 4'b0001,
   "GET_N" 4'b0010,
   "EXEC_SET_DIMS" 4'b0011,
   "INPUT_LOOP" 4'b0100,
   "PAD_ZEROS" 4'b0101,
   "GEN_LOOP" 4'b0110,
   "SEL_GET_A" 4'b0111,
   "SEL_CHECK_OP" 4'b1000,
   "SEL_GET_B" 4'b1001,
   "SEL_GET_SCALAR" 4'b1010,
   "FINISH" 4'b1011
 ;
L_0x13215d9b0 .functor OR 1, v0x13215d080_0, v0x13215cff0_0, C4<0>, C4<0>;
L_0x13215dae0 .functor OR 1, L_0x13215d9b0, v0x13215d110_0, C4<0>, C4<0>;
v0x13215a4a0_0 .net *"_ivl_0", 0 0, L_0x13215d9b0;  1 drivers
v0x13215a560_0 .net/s *"_ivl_10", 8 0, L_0x13215de30;  1 drivers
L_0x138098010 .functor BUFT 1, C4<000000001>, C4<0>, C4<0>, C4<0>;
v0x13215a610_0 .net/2s *"_ivl_12", 8 0, L_0x138098010;  1 drivers
L_0x138098058 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13215a6d0_0 .net/2u *"_ivl_16", 0 0, L_0x138098058;  1 drivers
v0x13215a780_0 .net *"_ivl_18", 8 0, L_0x13215e0d0;  1 drivers
v0x13215a870_0 .net *"_ivl_23", 7 0, L_0x13215e2f0;  1 drivers
v0x13215a920_0 .net/s *"_ivl_6", 8 0, L_0x13215dcb0;  1 drivers
v0x13215a9d0_0 .net/s *"_ivl_8", 8 0, L_0x13215dd50;  1 drivers
v0x13215aa80_0 .net "btn_confirm", 0 0, v0x13215ca30_0;  1 drivers
L_0x1380980e8 .functor BUFT 1, C4<0000000z>, C4<0>, C4<0>, C4<0>;
v0x13215ab90_0 .net/s "cfg_rand_max", 7 0, L_0x1380980e8;  1 drivers
L_0x1380980a0 .functor BUFT 1, C4<0000000z>, C4<0>, C4<0>, C4<0>;
v0x13215ac30_0 .net/s "cfg_rand_min", 7 0, L_0x1380980a0;  1 drivers
v0x13215ace0_0 .net "clk", 0 0, v0x13215a0c0_0;  1 drivers
v0x13215ad80_0 .var "count_curr", 5 0;
v0x13215ae30_0 .var "count_total", 5 0;
v0x13215aee0_0 .var "curr_c", 2 0;
v0x13215af90_0 .var "curr_r", 2 0;
v0x13215b040_0 .var "done", 0 0;
v0x13215b1d0_0 .net "enable", 0 0, L_0x13215dae0;  1 drivers
v0x13215b260_0 .var "input_valid_flag", 0 0;
v0x13215b2f0_0 .var "lfsr", 7 0;
v0x13215b390_0 .var "m_reg", 2 0;
v0x13215b440_0 .var "mode_is_gen", 0 0;
v0x13215b4e0_0 .var "n_reg", 2 0;
v0x13215b590_0 .var "need_matrix_B", 0 0;
v0x13215b630_0 .var "need_scalar", 0 0;
v0x13215b6d0_0 .net/s "offset", 8 0, L_0x13215e1d0;  1 drivers
v0x13215b780_0 .net "op_code", 2 0, v0x13215cbe0_0;  1 drivers
v0x13215b830_0 .net/s "rand_val_mapped", 7 0, L_0x13215e3d0;  1 drivers
v0x13215b8e0_0 .net/s "range_len", 8 0, L_0x13215df90;  1 drivers
v0x13215b990_0 .net "rst_n", 0 0, v0x13215ccb0_0;  1 drivers
v0x13215ba30_0 .var "selected_id_A", 7 0;
v0x13215bae0_0 .var "selected_id_B", 7 0;
v0x13215bb90_0 .var "selected_scalar", 3 0;
v0x13215b0f0_0 .net "start_auto_gen", 0 0, v0x13215cff0_0;  1 drivers
v0x13215be20_0 .net "start_manual_input", 0 0, v0x13215d080_0;  1 drivers
v0x13215beb0_0 .net "start_select_op", 0 0, v0x13215d110_0;  1 drivers
v0x13215bf40_0 .var "state", 3 0;
v0x13215bfd0_0 .net "sw_scalar", 3 0, v0x13215d1c0_0;  1 drivers
v0x13215c080_0 .net "uart_data", 7 0, v0x13215d250_0;  1 drivers
v0x13215c130_0 .net "uart_val", 3 0, L_0x13215dbd0;  1 drivers
v0x13215c1e0_0 .net "uart_valid", 0 0, v0x13215d300_0;  1 drivers
v0x13215c280_0 .var "wr_cmd_set_dims", 0 0;
v0x13215c320_0 .var "wr_cmd_single", 0 0;
v0x13215c3c0_0 .var "wr_col_idx", 2 0;
v0x13215c470_0 .var/s "wr_data", 7 0;
v0x13215c520_0 .var "wr_dims_c", 2 0;
v0x13215c5d0_0 .var "wr_dims_r", 2 0;
v0x13215c680_0 .var "wr_en", 0 0;
v0x13215c720_0 .var "wr_row_idx", 2 0;
E_0x13215a3f0/0 .event negedge, v0x13215b990_0;
E_0x13215a3f0/1 .event posedge, v0x13215ace0_0;
E_0x13215a3f0 .event/or E_0x13215a3f0/0, E_0x13215a3f0/1;
E_0x13215a440 .event anyedge, v0x13215b780_0;
L_0x13215dbd0 .part v0x13215d250_0, 0, 4;
L_0x13215dcb0 .extend/s 9, L_0x1380980e8;
L_0x13215dd50 .extend/s 9, L_0x1380980a0;
L_0x13215de30 .arith/sub 9, L_0x13215dcb0, L_0x13215dd50;
L_0x13215df90 .arith/sum 9, L_0x13215de30, L_0x138098010;
L_0x13215e0d0 .concat [ 8 1 0 0], v0x13215b2f0_0, L_0x138098058;
L_0x13215e1d0 .arith/mod 9, L_0x13215e0d0, L_0x13215df90;
L_0x13215e2f0 .part L_0x13215e1d0, 0, 8;
L_0x13215e3d0 .arith/sum 8, L_0x1380980a0, L_0x13215e2f0;
    .scope S_0x132159ee0;
T_2 ;
Ewait_0 .event/or E_0x13215a440, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13215b590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13215b630_0, 0, 1;
    %load/vec4 v0x13215b780_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %jmp T_2.4;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13215b590_0, 0, 1;
    %jmp T_2.4;
T_2.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13215b590_0, 0, 1;
    %jmp T_2.4;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13215b630_0, 0, 1;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x132159ee0;
T_3 ;
    %wait E_0x13215a3f0;
    %load/vec4 v0x13215b990_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 165, 0, 8;
    %assign/vec4 v0x13215b2f0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x13215b2f0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x13215b2f0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x13215b2f0_0;
    %parti/s 1, 5, 4;
    %xor;
    %load/vec4 v0x13215b2f0_0;
    %parti/s 1, 4, 4;
    %xor;
    %load/vec4 v0x13215b2f0_0;
    %parti/s 1, 3, 3;
    %xor;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x13215b2f0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x132159ee0;
T_4 ;
    %wait E_0x13215a3f0;
    %load/vec4 v0x13215b990_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x13215bf40_0, 0;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x13215c320_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13215c280_0, 0;
    %assign/vec4 v0x13215c680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13215b040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13215b260_0, 0;
    %pushi/vec4 0, 0, 20;
    %split/vec4 4;
    %assign/vec4 v0x13215bb90_0, 0;
    %split/vec4 8;
    %assign/vec4 v0x13215bae0_0, 0;
    %assign/vec4 v0x13215ba30_0, 0;
    %pushi/vec4 0, 0, 24;
    %split/vec4 3;
    %assign/vec4 v0x13215aee0_0, 0;
    %split/vec4 3;
    %assign/vec4 v0x13215af90_0, 0;
    %split/vec4 6;
    %assign/vec4 v0x13215ae30_0, 0;
    %split/vec4 6;
    %assign/vec4 v0x13215ad80_0, 0;
    %split/vec4 3;
    %assign/vec4 v0x13215b4e0_0, 0;
    %assign/vec4 v0x13215b390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13215b440_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x13215b1d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x13215bf40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13215b040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13215c680_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13215c680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13215c280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13215c320_0, 0;
    %load/vec4 v0x13215bf40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %jmp T_4.16;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13215b040_0, 0;
    %load/vec4 v0x13215beb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.17, 8;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x13215bf40_0, 0;
    %jmp T_4.18;
T_4.17 ;
    %load/vec4 v0x13215be20_0;
    %flag_set/vec4 8;
    %jmp/1 T_4.21, 8;
    %load/vec4 v0x13215b0f0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.21;
    %jmp/0xz  T_4.19, 8;
    %load/vec4 v0x13215b0f0_0;
    %assign/vec4 v0x13215b440_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x13215bf40_0, 0;
T_4.19 ;
T_4.18 ;
    %jmp T_4.16;
T_4.5 ;
    %load/vec4 v0x13215c1e0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_4.25, 10;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x13215c130_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_4.25;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.24, 9;
    %load/vec4 v0x13215c130_0;
    %pad/u 32;
    %cmpi/u 5, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_4.24;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.22, 8;
    %load/vec4 v0x13215c130_0;
    %parti/s 3, 0, 2;
    %assign/vec4 v0x13215b390_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x13215bf40_0, 0;
T_4.22 ;
    %jmp T_4.16;
T_4.6 ;
    %load/vec4 v0x13215c1e0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_4.29, 10;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x13215c130_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_4.29;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.28, 9;
    %load/vec4 v0x13215c130_0;
    %pad/u 32;
    %cmpi/u 5, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_4.28;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.26, 8;
    %load/vec4 v0x13215c130_0;
    %parti/s 3, 0, 2;
    %assign/vec4 v0x13215b4e0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x13215bf40_0, 0;
T_4.26 ;
    %jmp T_4.16;
T_4.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13215c680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13215c280_0, 0;
    %load/vec4 v0x13215b390_0;
    %assign/vec4 v0x13215c5d0_0, 0;
    %load/vec4 v0x13215b4e0_0;
    %assign/vec4 v0x13215c520_0, 0;
    %load/vec4 v0x13215b390_0;
    %pad/u 6;
    %load/vec4 v0x13215b4e0_0;
    %pad/u 6;
    %mul;
    %assign/vec4 v0x13215ae30_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x13215ad80_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x13215af90_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x13215aee0_0, 0;
    %load/vec4 v0x13215b440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.30, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x13215bf40_0, 0;
    %jmp T_4.31;
T_4.30 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x13215bf40_0, 0;
T_4.31 ;
    %jmp T_4.16;
T_4.8 ;
    %load/vec4 v0x13215c1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.32, 8;
    %load/vec4 v0x13215ad80_0;
    %load/vec4 v0x13215ae30_0;
    %cmp/u;
    %jmp/0xz  T_4.34, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13215c680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13215c320_0, 0;
    %load/vec4 v0x13215af90_0;
    %assign/vec4 v0x13215c720_0, 0;
    %load/vec4 v0x13215aee0_0;
    %assign/vec4 v0x13215c3c0_0, 0;
    %load/vec4 v0x13215c130_0;
    %pad/u 8;
    %assign/vec4 v0x13215c470_0, 0;
    %load/vec4 v0x13215ad80_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x13215ad80_0, 0;
    %load/vec4 v0x13215aee0_0;
    %pad/u 32;
    %load/vec4 v0x13215b4e0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_4.36, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x13215aee0_0, 0;
    %load/vec4 v0x13215af90_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x13215af90_0, 0;
    %jmp T_4.37;
T_4.36 ;
    %load/vec4 v0x13215aee0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x13215aee0_0, 0;
T_4.37 ;
T_4.34 ;
    %jmp T_4.33;
T_4.32 ;
    %load/vec4 v0x13215aa80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.38, 8;
    %load/vec4 v0x13215ae30_0;
    %load/vec4 v0x13215ad80_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_4.40, 5;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x13215bf40_0, 0;
    %jmp T_4.41;
T_4.40 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x13215bf40_0, 0;
T_4.41 ;
T_4.38 ;
T_4.33 ;
    %jmp T_4.16;
T_4.9 ;
    %load/vec4 v0x13215ad80_0;
    %load/vec4 v0x13215ae30_0;
    %cmp/u;
    %jmp/0xz  T_4.42, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13215c680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13215c320_0, 0;
    %load/vec4 v0x13215af90_0;
    %assign/vec4 v0x13215c720_0, 0;
    %load/vec4 v0x13215aee0_0;
    %assign/vec4 v0x13215c3c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x13215c470_0, 0;
    %load/vec4 v0x13215ad80_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x13215ad80_0, 0;
    %load/vec4 v0x13215aee0_0;
    %pad/u 32;
    %load/vec4 v0x13215b4e0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_4.44, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x13215aee0_0, 0;
    %load/vec4 v0x13215af90_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x13215af90_0, 0;
    %jmp T_4.45;
T_4.44 ;
    %load/vec4 v0x13215aee0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x13215aee0_0, 0;
T_4.45 ;
    %jmp T_4.43;
T_4.42 ;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x13215bf40_0, 0;
T_4.43 ;
    %jmp T_4.16;
T_4.10 ;
    %load/vec4 v0x13215ad80_0;
    %load/vec4 v0x13215ae30_0;
    %cmp/u;
    %jmp/0xz  T_4.46, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13215c680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13215c320_0, 0;
    %load/vec4 v0x13215af90_0;
    %assign/vec4 v0x13215c720_0, 0;
    %load/vec4 v0x13215aee0_0;
    %assign/vec4 v0x13215c3c0_0, 0;
    %load/vec4 v0x13215b830_0;
    %assign/vec4 v0x13215c470_0, 0;
    %load/vec4 v0x13215ad80_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x13215ad80_0, 0;
    %load/vec4 v0x13215aee0_0;
    %pad/u 32;
    %load/vec4 v0x13215b4e0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_4.48, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x13215aee0_0, 0;
    %load/vec4 v0x13215af90_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x13215af90_0, 0;
    %jmp T_4.49;
T_4.48 ;
    %load/vec4 v0x13215aee0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x13215aee0_0, 0;
T_4.49 ;
    %jmp T_4.47;
T_4.46 ;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x13215bf40_0, 0;
T_4.47 ;
    %jmp T_4.16;
T_4.11 ;
    %load/vec4 v0x13215c1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.50, 8;
    %load/vec4 v0x13215c130_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x13215ba30_0, 0;
T_4.50 ;
    %load/vec4 v0x13215aa80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.52, 8;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x13215bf40_0, 0;
T_4.52 ;
    %jmp T_4.16;
T_4.12 ;
    %load/vec4 v0x13215b590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.54, 8;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x13215bf40_0, 0;
    %jmp T_4.55;
T_4.54 ;
    %load/vec4 v0x13215b630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.56, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x13215bf40_0, 0;
    %jmp T_4.57;
T_4.56 ;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x13215bf40_0, 0;
T_4.57 ;
T_4.55 ;
    %jmp T_4.16;
T_4.13 ;
    %load/vec4 v0x13215c1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.58, 8;
    %load/vec4 v0x13215c130_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x13215bae0_0, 0;
T_4.58 ;
    %load/vec4 v0x13215aa80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.60, 8;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x13215bf40_0, 0;
T_4.60 ;
    %jmp T_4.16;
T_4.14 ;
    %load/vec4 v0x13215aa80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.62, 8;
    %load/vec4 v0x13215bfd0_0;
    %assign/vec4 v0x13215bb90_0, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x13215bf40_0, 0;
T_4.62 ;
    %jmp T_4.16;
T_4.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13215b040_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13215b260_0, 0;
    %jmp T_4.16;
T_4.16 ;
    %pop/vec4 1;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x132148500;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13215a0c0_0, 0, 1;
T_5.0 ;
    %delay 5000, 0;
    %load/vec4 v0x13215a0c0_0;
    %inv;
    %store/vec4 v0x13215a0c0_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0x132148500;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13215ccb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13215d080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13215cff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13215d110_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x13215cbe0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13215d300_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x13215d250_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13215ca30_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x13215d1c0_0, 0, 4;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13215ccb0_0, 0, 1;
    %vpi_call/w 4 113 "$display", "--- Test Start: Input Controller ---" {0 0 0};
    %vpi_call/w 4 116 "$display", "Test 1: Manual Input 2x2" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13215d080_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x13215cbe0_0, 0, 3;
    %delay 20000, 0;
    %vpi_call/w 4 124 "$display", "Sending M=2" {0 0 0};
    %pushi/vec4 50, 0, 8; draw_string_vec4
    %store/vec4 v0x132111320_0, 0, 8;
    %fork TD_tb_input_controller.send_uart, S_0x132147d30;
    %join;
    %fork TD_tb_input_controller.press_confirm, S_0x132147f00;
    %join;
    %vpi_call/w 4 129 "$display", "Sending N=2" {0 0 0};
    %pushi/vec4 50, 0, 8; draw_string_vec4
    %store/vec4 v0x132111320_0, 0, 8;
    %fork TD_tb_input_controller.send_uart, S_0x132147d30;
    %join;
    %fork TD_tb_input_controller.press_confirm, S_0x132147f00;
    %join;
    %vpi_call/w 4 137 "$display", "Sending (0,0)=1" {0 0 0};
    %pushi/vec4 49, 0, 8; draw_string_vec4
    %store/vec4 v0x132111320_0, 0, 8;
    %fork TD_tb_input_controller.send_uart, S_0x132147d30;
    %join;
    %fork TD_tb_input_controller.press_confirm, S_0x132147f00;
    %join;
    %vpi_call/w 4 142 "$display", "Sending (0,1)=2" {0 0 0};
    %pushi/vec4 50, 0, 8; draw_string_vec4
    %store/vec4 v0x132111320_0, 0, 8;
    %fork TD_tb_input_controller.send_uart, S_0x132147d30;
    %join;
    %fork TD_tb_input_controller.press_confirm, S_0x132147f00;
    %join;
    %vpi_call/w 4 147 "$display", "Sending (1,0)=3" {0 0 0};
    %pushi/vec4 51, 0, 8; draw_string_vec4
    %store/vec4 v0x132111320_0, 0, 8;
    %fork TD_tb_input_controller.send_uart, S_0x132147d30;
    %join;
    %fork TD_tb_input_controller.press_confirm, S_0x132147f00;
    %join;
    %vpi_call/w 4 152 "$display", "Sending (1,1)=4" {0 0 0};
    %pushi/vec4 52, 0, 8; draw_string_vec4
    %store/vec4 v0x132111320_0, 0, 8;
    %fork TD_tb_input_controller.send_uart, S_0x132147d30;
    %join;
    %fork TD_tb_input_controller.press_confirm, S_0x132147f00;
    %join;
    %vpi_call/w 4 167 "$display", "Sending B M=2" {0 0 0};
    %pushi/vec4 50, 0, 8; draw_string_vec4
    %store/vec4 v0x132111320_0, 0, 8;
    %fork TD_tb_input_controller.send_uart, S_0x132147d30;
    %join;
    %fork TD_tb_input_controller.press_confirm, S_0x132147f00;
    %join;
    %vpi_call/w 4 172 "$display", "Sending B N=2" {0 0 0};
    %pushi/vec4 50, 0, 8; draw_string_vec4
    %store/vec4 v0x132111320_0, 0, 8;
    %fork TD_tb_input_controller.send_uart, S_0x132147d30;
    %join;
    %fork TD_tb_input_controller.press_confirm, S_0x132147f00;
    %join;
    %pushi/vec4 4, 0, 32;
T_6.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.1, 5;
    %jmp/1 T_6.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 53, 0, 8; draw_string_vec4
    %store/vec4 v0x132111320_0, 0, 8;
    %fork TD_tb_input_controller.send_uart, S_0x132147d30;
    %join;
    %fork TD_tb_input_controller.press_confirm, S_0x132147f00;
    %join;
    %jmp T_6.0;
T_6.1 ;
    %pop/vec4 1;
T_6.2 ;
    %load/vec4 v0x13215cac0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_6.3, 6;
    %wait E_0x13210bf70;
    %jmp T_6.2;
T_6.3 ;
    %vpi_call/w 4 183 "$display", "Input Done!" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13215d080_0, 0, 1;
    %vpi_call/w 4 186 "$display", "--- Test End ---" {0 0 0};
    %vpi_call/w 4 187 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "src/common/project_pkg.sv";
    "sim/tb_input_controller.sv";
    "src/input_sys/input_controller.sv";
