{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.756893",
   "Default View_TopLeft":"424,3",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0
#  -string -flagsOSRD
preplace port port-id_clk_0 -pg 1 -lvl 0 -x 0 -y 620 -defaultsOSRD
preplace port port-id_reset_n_0 -pg 1 -lvl 0 -x 0 -y 640 -defaultsOSRD
preplace port port-id_OUT_port_0 -pg 1 -lvl 13 -x 3300 -y 70 -defaultsOSRD
preplace inst alphaScramble_0 -pg 1 -lvl 3 -x 730 -y 530 -defaultsOSRD
preplace inst RS_0 -pg 1 -lvl 4 -x 1060 -y 600 -defaultsOSRD
preplace inst sigSource_0 -pg 1 -lvl 2 -x 400 -y 640 -defaultsOSRD
preplace inst Con_Interleaver_0 -pg 1 -lvl 5 -x 1320 -y 580 -defaultsOSRD
preplace inst dec2bin_0 -pg 1 -lvl 6 -x 1600 -y 560 -defaultsOSRD
preplace inst Con_Encoder_0 -pg 1 -lvl 7 -x 1890 -y 540 -defaultsOSRD
preplace inst PolarityShift_0 -pg 1 -lvl 8 -x 2170 -y 540 -defaultsOSRD
preplace inst PolarityShift_1 -pg 1 -lvl 8 -x 2170 -y 400 -defaultsOSRD
preplace inst dds_compiler_0 -pg 1 -lvl 9 -x 2470 -y 130 -defaultsOSRD
preplace inst dds_compiler_1 -pg 1 -lvl 9 -x 2470 -y 290 -defaultsOSRD
preplace inst mult_gen_0 -pg 1 -lvl 10 -x 2740 -y 120 -defaultsOSRD
preplace inst c_addsub_0 -pg 1 -lvl 11 -x 2930 -y 140 -defaultsOSRD
preplace inst EN_Gen_0 -pg 1 -lvl 1 -x 140 -y 730 -defaultsOSRD
preplace inst fir_compiler_0 -pg 1 -lvl 9 -x 2470 -y 410 -defaultsOSRD
preplace inst fir_compiler_1 -pg 1 -lvl 9 -x 2470 -y 550 -defaultsOSRD
preplace inst mult_gen_1 -pg 1 -lvl 10 -x 2740 -y 280 -defaultsOSRD
preplace inst terminal_0 -pg 1 -lvl 12 -x 3150 -y 70 -defaultsOSRD
preplace inst ila_0 -pg 1 -lvl 7 -x 1890 -y 710 -defaultsOSRD
preplace netloc Con_Encoder_0_ConvOut_0 1 7 1 2030 420n
preplace netloc Con_Encoder_0_ConvOut_1 1 7 1 N 560
preplace netloc Con_Interleaver_0_Out1 1 5 2 1460 470 1730
preplace netloc EN_Gen_0_dec2binGen 1 1 5 250J 420 NJ 420 NJ 420 NJ 420 1440
preplace netloc EN_Gen_0_sourceGen 1 1 1 270 660n
preplace netloc RS_0_RS_Out 1 4 3 1190 730 N 730 N
preplace netloc RS_0_ce_out 1 4 1 N 590
preplace netloc alphaScramble_0_alphaScramble_OUT 1 3 4 920 440 N 440 N 440 1740
preplace netloc alphaScramble_0_ce_out 1 3 1 900 520n
preplace netloc c_addsub_0_S 1 11 1 3020 80n
preplace netloc clk_0_1 1 0 12 30 620 260 530 530 430 930 480 1190 480 1470 450 1750 440 2020 320 2300 200 2650 40 2830 60 N
preplace netloc dds_compiler_0_m_axis_data_tdata 1 9 1 NJ 140
preplace netloc dds_compiler_1_m_axis_data_tdata 1 9 1 N 300
preplace netloc dec2bin_0_BIN_OUT 1 6 1 N 570
preplace netloc dec2bin_0_ce_out 1 6 1 N 550
preplace netloc fir_compiler_0_m_axis_data_tdata 1 9 1 2640 120n
preplace netloc fir_compiler_1_m_axis_data_tdata 1 9 1 2650 280n
preplace netloc mult_gen_0_P 1 10 1 N 120
preplace netloc mult_gen_1_P 1 10 1 2840 140n
preplace netloc reset_n_0_1 1 0 8 20 640 270 540 540 440 910 470 1200 470 1450 460 1760 450 2040
preplace netloc sigSource_0_ce_out 1 2 1 550 540n
preplace netloc sigSource_0_simDataIn 1 2 5 560 740 N 740 N 740 N 740 1760
preplace netloc sigSource_0_simEN 1 2 2 NJ 660 N
preplace netloc sigSource_0_simEnd 1 2 2 NJ 640 N
preplace netloc sigSource_0_simStart 1 2 2 NJ 620 N
preplace netloc terminal_0_OUT_port 1 12 1 N 70
preplace netloc PolarityShift_0_m_axis 1 8 1 N 540
preplace netloc PolarityShift_1_m_axis_data 1 8 1 N 400
levelinfo -pg 1 0 140 400 730 1060 1320 1600 1890 2170 2470 2740 2930 3150 3300
pagesize -pg 1 -db -bbox -sgen -120 0 3430 810
"
}
0
