

================================================================
== Vivado HLS Report for 'softmax_stable_ap_fixed_ap_fixed_16_2_5_3_0_softmax_config10_s'
================================================================
* Date:           Tue Mar  5 17:47:48 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        NN_final_prj
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a35t-csg324-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.733 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |       10|       10| 50.000 ns | 50.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      3|      -|      -|    -|
|Expression       |        -|      -|      0|    295|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |        -|      -|      -|      -|    -|
|Memory           |        3|      -|      0|      0|    -|
|Multiplexer      |        -|      -|      -|      -|    -|
|Register         |        0|      -|    428|     96|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |        3|      3|    428|    391|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      100|     90|  41600|  20800|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |        3|      3|      1|      1|    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +-------------------------------------+---------------------------------+-----------+
    |               Instance              |              Module             | Expression|
    +-------------------------------------+---------------------------------+-----------+
    |NN_final_mul_mul_18s_18s_26_3_1_U62  |NN_final_mul_mul_18s_18s_26_3_1  |  i0 * i1  |
    |NN_final_mul_mul_18s_18s_26_3_1_U63  |NN_final_mul_mul_18s_18s_26_3_1  |  i0 * i1  |
    |NN_final_mul_mul_18s_18s_26_3_1_U64  |NN_final_mul_mul_18s_18s_26_3_1  |  i0 * i1  |
    +-------------------------------------+---------------------------------+-----------+

    * Memory: 
    +-----------------+------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory     |                                    Module                                    | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |exp_table1_U     |softmax_stable_ap_fixed_ap_fixed_16_2_5_3_0_softmax_config10_s_exp_table1     |        2|  0|   0|    0|  1024|   18|     1|        18432|
    |invert_table2_U  |softmax_stable_ap_fixed_ap_fixed_16_2_5_3_0_softmax_config10_s_invert_table2  |        1|  0|   0|    0|  1024|   18|     1|        18432|
    +-----------------+------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total            |                                                                              |        3|  0|   0|    0|  2048|   36|     2|        36864|
    +-----------------+------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |add_ln703_fu_427_p2          |     +    |      0|  0|  18|          18|          18|
    |exp_sum_V_fu_431_p2          |     +    |      0|  0|  18|          18|          18|
    |sub_ln1193_1_fu_206_p2       |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_2_fu_261_p2       |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_fu_151_p2         |     -    |      0|  0|  24|          17|          17|
    |and_ln786_1_fu_234_p2        |    and   |      0|  0|   2|           1|           1|
    |and_ln786_2_fu_289_p2        |    and   |      0|  0|   2|           1|           1|
    |and_ln786_fu_179_p2          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001    |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1496_1_fu_133_p2      |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_fu_122_p2        |   icmp   |      0|  0|  13|          16|          16|
    |ap_block_pp0_stage0_subdone  |    or    |      0|  0|   2|           1|           1|
    |or_ln340_1_fu_252_p2         |    or    |      0|  0|   2|           1|           1|
    |or_ln340_2_fu_307_p2         |    or    |      0|  0|   2|           1|           1|
    |or_ln340_fu_197_p2           |    or    |      0|  0|   2|           1|           1|
    |select_ln340_2_fu_357_p3     |  select  |      0|  0|  10|           1|           9|
    |select_ln340_4_fu_391_p3     |  select  |      0|  0|  10|           1|           9|
    |select_ln340_fu_323_p3       |  select  |      0|  0|  10|           1|           9|
    |select_ln388_1_fu_365_p3     |  select  |      0|  0|  11|           1|          11|
    |select_ln388_2_fu_399_p3     |  select  |      0|  0|  11|           1|          11|
    |select_ln388_fu_331_p3       |  select  |      0|  0|  11|           1|          11|
    |select_ln65_fu_128_p3        |  select  |      0|  0|  16|           1|          16|
    |x_max_V_fu_138_p3            |  select  |      0|  0|  16|           1|          16|
    |y_V_1_fu_373_p3              |  select  |      0|  0|  10|           1|          10|
    |y_V_2_fu_407_p3              |  select  |      0|  0|  10|           1|          10|
    |y_V_fu_339_p3                |  select  |      0|  0|  10|           1|          10|
    |ap_enable_pp0                |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_1_fu_246_p2        |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_2_fu_301_p2        |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_3_fu_185_p2        |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_4_fu_240_p2        |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_5_fu_295_p2        |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_fu_191_p2          |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_1_fu_228_p2        |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_2_fu_283_p2        |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_fu_173_p2          |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0| 295|         148|         266|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                |   1|   0|    1|          0|
    |data_0_V_read_1_reg_541                |  16|   0|   16|          0|
    |data_0_V_read_1_reg_541_pp0_iter1_reg  |  16|   0|   16|          0|
    |data_1_V_read_1_reg_535                |  16|   0|   16|          0|
    |data_1_V_read_1_reg_535_pp0_iter1_reg  |  16|   0|   16|          0|
    |data_2_V_read_1_reg_528                |  16|   0|   16|          0|
    |data_2_V_read_1_reg_528_pp0_iter1_reg  |  16|   0|   16|          0|
    |exp_res_0_V_reg_587                    |  18|   0|   18|          0|
    |exp_res_1_V_reg_593                    |  18|   0|   18|          0|
    |exp_res_2_V_reg_599                    |  18|   0|   18|          0|
    |icmp_ln1496_reg_547                    |   1|   0|    1|          0|
    |inv_exp_sum_V_reg_615                  |  18|   0|   18|          0|
    |x_max_V_reg_552                        |  16|   0|   16|          0|
    |y_V_1_reg_562                          |  10|   0|   10|          0|
    |y_V_2_reg_567                          |  10|   0|   10|          0|
    |y_V_3_reg_605                          |  10|   0|   10|          0|
    |y_V_reg_557                            |  10|   0|   10|          0|
    |exp_res_0_V_reg_587                    |  64|  32|   18|          0|
    |exp_res_1_V_reg_593                    |  64|  32|   18|          0|
    |exp_res_2_V_reg_599                    |  64|  32|   18|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  | 428|  96|  290|          0|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |                          Source Object                         |    C Type    |
+---------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs | softmax_stable<ap_fixed,ap_fixed<16,2,5,3,0>,softmax_config10> | return value |
|ap_rst         |  in |    1| ap_ctrl_hs | softmax_stable<ap_fixed,ap_fixed<16,2,5,3,0>,softmax_config10> | return value |
|ap_start       |  in |    1| ap_ctrl_hs | softmax_stable<ap_fixed,ap_fixed<16,2,5,3,0>,softmax_config10> | return value |
|ap_done        | out |    1| ap_ctrl_hs | softmax_stable<ap_fixed,ap_fixed<16,2,5,3,0>,softmax_config10> | return value |
|ap_idle        | out |    1| ap_ctrl_hs | softmax_stable<ap_fixed,ap_fixed<16,2,5,3,0>,softmax_config10> | return value |
|ap_ready       | out |    1| ap_ctrl_hs | softmax_stable<ap_fixed,ap_fixed<16,2,5,3,0>,softmax_config10> | return value |
|ap_ce          |  in |    1| ap_ctrl_hs | softmax_stable<ap_fixed,ap_fixed<16,2,5,3,0>,softmax_config10> | return value |
|ap_return_0    | out |   16| ap_ctrl_hs | softmax_stable<ap_fixed,ap_fixed<16,2,5,3,0>,softmax_config10> | return value |
|ap_return_1    | out |   16| ap_ctrl_hs | softmax_stable<ap_fixed,ap_fixed<16,2,5,3,0>,softmax_config10> | return value |
|ap_return_2    | out |   16| ap_ctrl_hs | softmax_stable<ap_fixed,ap_fixed<16,2,5,3,0>,softmax_config10> | return value |
|data_0_V_read  |  in |   16|   ap_none  |                          data_0_V_read                         |    scalar    |
|data_1_V_read  |  in |   16|   ap_none  |                          data_1_V_read                         |    scalar    |
|data_2_V_read  |  in |   16|   ap_none  |                          data_2_V_read                         |    scalar    |
+---------------+-----+-----+------------+----------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.85>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%data_2_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_2_V_read)" [firmware/nnet_utils/nnet_activation.h:216]   --->   Operation 12 'read' 'data_2_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%data_1_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_1_V_read)" [firmware/nnet_utils/nnet_activation.h:216]   --->   Operation 13 'read' 'data_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%data_0_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_0_V_read)" [firmware/nnet_utils/nnet_activation.h:216]   --->   Operation 14 'read' 'data_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.85ns)   --->   "%icmp_ln1496 = icmp slt i16 %data_0_V_read_1, %data_1_V_read_1" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 15 'icmp' 'icmp_ln1496' <Predicate = true> <Delay = 1.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.73>
ST_2 : Operation 16 [1/1] (0.93ns)   --->   "%select_ln65 = select i1 %icmp_ln1496, i16 %data_1_V_read_1, i16 %data_0_V_read_1" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 16 'select' 'select_ln65' <Predicate = true> <Delay = 0.93> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (1.85ns)   --->   "%icmp_ln1496_1 = icmp slt i16 %select_ln65, %data_2_V_read_1" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 17 'icmp' 'icmp_ln1496_1' <Predicate = true> <Delay = 1.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.93ns)   --->   "%x_max_V = select i1 %icmp_ln1496_1, i16 %data_2_V_read_1, i16 %select_ln65" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 18 'select' 'x_max_V' <Predicate = true> <Delay = 0.93> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.19>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i16 %data_0_V_read_1 to i17" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 19 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i16 %x_max_V to i17" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 20 'sext' 'sext_ln703_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (1.77ns)   --->   "%sub_ln1193 = sub i17 %sext_ln703, %sext_ln703_1" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 21 'sub' 'sub_ln1193' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193, i32 16)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 22 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193, i32 15)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 23 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%xor_ln786 = xor i1 %tmp_2, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 24 'xor' 'xor_ln786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%and_ln786 = and i1 %tmp, %xor_ln786" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 25 'and' 'and_ln786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node y_V)   --->   "%xor_ln340_3 = xor i1 %tmp, %tmp_2" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 26 'xor' 'xor_ln340_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node y_V)   --->   "%xor_ln340 = xor i1 %tmp, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 27 'xor' 'xor_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node y_V)   --->   "%or_ln340 = or i1 %tmp_2, %xor_ln340" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 28 'or' 'or_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln703_2 = sext i16 %data_1_V_read_1 to i17" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 29 'sext' 'sext_ln703_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.77ns)   --->   "%sub_ln1193_1 = sub i17 %sext_ln703_2, %sext_ln703_1" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 30 'sub' 'sub_ln1193_1' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193_1, i32 16)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 31 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193_1, i32 15)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 32 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_1)   --->   "%xor_ln786_1 = xor i1 %tmp_6, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 33 'xor' 'xor_ln786_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_1)   --->   "%and_ln786_1 = and i1 %tmp_4, %xor_ln786_1" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 34 'and' 'and_ln786_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node y_V_1)   --->   "%xor_ln340_4 = xor i1 %tmp_4, %tmp_6" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 35 'xor' 'xor_ln340_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node y_V_1)   --->   "%xor_ln340_1 = xor i1 %tmp_4, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 36 'xor' 'xor_ln340_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node y_V_1)   --->   "%or_ln340_1 = or i1 %tmp_6, %xor_ln340_1" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 37 'or' 'or_ln340_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln703_3 = sext i16 %data_2_V_read_1 to i17" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 38 'sext' 'sext_ln703_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (1.77ns)   --->   "%sub_ln1193_2 = sub i17 %sext_ln703_3, %sext_ln703_1" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 39 'sub' 'sub_ln1193_2' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193_2, i32 16)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 40 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193_2, i32 15)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 41 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_2)   --->   "%xor_ln786_2 = xor i1 %tmp_8, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 42 'xor' 'xor_ln786_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_2)   --->   "%and_ln786_2 = and i1 %tmp_7, %xor_ln786_2" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 43 'and' 'and_ln786_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node y_V_2)   --->   "%xor_ln340_5 = xor i1 %tmp_7, %tmp_8" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 44 'xor' 'xor_ln340_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node y_V_2)   --->   "%xor_ln340_2 = xor i1 %tmp_7, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 45 'xor' 'xor_ln340_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node y_V_2)   --->   "%or_ln340_2 = or i1 %tmp_8, %xor_ln340_2" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 46 'or' 'or_ln340_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_1 = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %sub_ln1193, i32 6, i32 15)" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation.h:254]   --->   Operation 47 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node y_V)   --->   "%select_ln340 = select i1 %xor_ln340_3, i10 511, i10 %tmp_1" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 48 'select' 'select_ln340' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.71ns) (out node of the LUT)   --->   "%select_ln388 = select i1 %and_ln786, i10 -512, i10 %tmp_1" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 49 'select' 'select_ln388' <Predicate = true> <Delay = 0.71> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.71ns) (out node of the LUT)   --->   "%y_V = select i1 %or_ln340, i10 %select_ln340, i10 %select_ln388" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 50 'select' 'y_V' <Predicate = true> <Delay = 0.71> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_3 = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %sub_ln1193_1, i32 6, i32 15)" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation.h:254]   --->   Operation 51 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node y_V_1)   --->   "%select_ln340_2 = select i1 %xor_ln340_4, i10 511, i10 %tmp_3" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 52 'select' 'select_ln340_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.71ns) (out node of the LUT)   --->   "%select_ln388_1 = select i1 %and_ln786_1, i10 -512, i10 %tmp_3" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 53 'select' 'select_ln388_1' <Predicate = true> <Delay = 0.71> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.71ns) (out node of the LUT)   --->   "%y_V_1 = select i1 %or_ln340_1, i10 %select_ln340_2, i10 %select_ln388_1" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 54 'select' 'y_V_1' <Predicate = true> <Delay = 0.71> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_5 = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %sub_ln1193_2, i32 6, i32 15)" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation.h:254]   --->   Operation 55 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node y_V_2)   --->   "%select_ln340_4 = select i1 %xor_ln340_5, i10 511, i10 %tmp_5" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 56 'select' 'select_ln340_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.71ns) (out node of the LUT)   --->   "%select_ln388_2 = select i1 %and_ln786_2, i10 -512, i10 %tmp_5" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 57 'select' 'select_ln388_2' <Predicate = true> <Delay = 0.71> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.71ns) (out node of the LUT)   --->   "%y_V_2 = select i1 %or_ln340_2, i10 %select_ln340_4, i10 %select_ln388_2" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 58 'select' 'y_V_2' <Predicate = true> <Delay = 0.71> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.41>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln255 = zext i10 %y_V to i64" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 59 'zext' 'zext_ln255' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%exp_table1_addr = getelementptr [1024 x i18]* @exp_table1, i64 0, i64 %zext_ln255" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 60 'getelementptr' 'exp_table1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [2/2] (2.41ns)   --->   "%exp_res_0_V = load i18* %exp_table1_addr, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 61 'load' 'exp_res_0_V' <Predicate = true> <Delay = 2.41> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln255_1 = zext i10 %y_V_1 to i64" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 62 'zext' 'zext_ln255_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%exp_table1_addr_1 = getelementptr [1024 x i18]* @exp_table1, i64 0, i64 %zext_ln255_1" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 63 'getelementptr' 'exp_table1_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [2/2] (2.41ns)   --->   "%exp_res_1_V = load i18* %exp_table1_addr_1, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 64 'load' 'exp_res_1_V' <Predicate = true> <Delay = 2.41> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln255_2 = zext i10 %y_V_2 to i64" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 65 'zext' 'zext_ln255_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%exp_table1_addr_2 = getelementptr [1024 x i18]* @exp_table1, i64 0, i64 %zext_ln255_2" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 66 'getelementptr' 'exp_table1_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [2/2] (2.41ns)   --->   "%exp_res_2_V = load i18* %exp_table1_addr_2, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 67 'load' 'exp_res_2_V' <Predicate = true> <Delay = 2.41> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 5 <SV = 4> <Delay = 2.41>
ST_5 : Operation 68 [1/2] (2.41ns)   --->   "%exp_res_0_V = load i18* %exp_table1_addr, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 68 'load' 'exp_res_0_V' <Predicate = true> <Delay = 2.41> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_5 : Operation 69 [1/2] (2.41ns)   --->   "%exp_res_1_V = load i18* %exp_table1_addr_1, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 69 'load' 'exp_res_1_V' <Predicate = true> <Delay = 2.41> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_5 : Operation 70 [1/2] (2.41ns)   --->   "%exp_res_2_V = load i18* %exp_table1_addr_2, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 70 'load' 'exp_res_2_V' <Predicate = true> <Delay = 2.41> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 6 <SV = 5> <Delay = 3.02>
ST_6 : Operation 71 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703 = add i18 %exp_res_2_V, %exp_res_1_V" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 71 'add' 'add_ln703' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 72 [1/1] (3.02ns) (root node of TernaryAdder)   --->   "%exp_sum_V = add i18 %exp_res_0_V, %add_ln703" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 72 'add' 'exp_sum_V' <Predicate = true> <Delay = 3.02> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%y_V_3 = call i10 @_ssdm_op_PartSelect.i10.i18.i32.i32(i18 %exp_sum_V, i32 8, i32 17)" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 73 'partselect' 'y_V_3' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.41>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln265 = zext i10 %y_V_3 to i64" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 74 'zext' 'zext_ln265' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%invert_table2_addr = getelementptr [1024 x i18]* @invert_table2, i64 0, i64 %zext_ln265" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 75 'getelementptr' 'invert_table2_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [2/2] (2.41ns)   --->   "%inv_exp_sum_V = load i18* %invert_table2_addr, align 4" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 76 'load' 'inv_exp_sum_V' <Predicate = true> <Delay = 2.41> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 8 <SV = 7> <Delay = 2.41>
ST_8 : Operation 77 [1/2] (2.41ns)   --->   "%inv_exp_sum_V = load i18* %invert_table2_addr, align 4" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 77 'load' 'inv_exp_sum_V' <Predicate = true> <Delay = 2.41> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 9 <SV = 8> <Delay = 3.40>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i18 %inv_exp_sum_V to i26" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 78 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i18 %exp_res_0_V to i26" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 79 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 80 [3/3] (3.40ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i26 %sext_ln1118, %sext_ln1116" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 80 'mul' 'mul_ln1118' <Predicate = true> <Delay = 3.40> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 1.49> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i18 %exp_res_1_V to i26" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 81 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 82 [3/3] (3.40ns) (root node of the DSP)   --->   "%mul_ln1118_1 = mul i26 %sext_ln1118_1, %sext_ln1116" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 82 'mul' 'mul_ln1118_1' <Predicate = true> <Delay = 3.40> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 1.49> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i18 %exp_res_2_V to i26" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 83 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 84 [3/3] (3.40ns) (root node of the DSP)   --->   "%mul_ln1118_2 = mul i26 %sext_ln1118_2, %sext_ln1116" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 84 'mul' 'mul_ln1118_2' <Predicate = true> <Delay = 3.40> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 1.49> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 3.40>
ST_10 : Operation 85 [2/3] (3.40ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i26 %sext_ln1118, %sext_ln1116" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 85 'mul' 'mul_ln1118' <Predicate = true> <Delay = 3.40> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 1.49> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 86 [2/3] (3.40ns) (root node of the DSP)   --->   "%mul_ln1118_1 = mul i26 %sext_ln1118_1, %sext_ln1116" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 86 'mul' 'mul_ln1118_1' <Predicate = true> <Delay = 3.40> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 1.49> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 87 [2/3] (3.40ns) (root node of the DSP)   --->   "%mul_ln1118_2 = mul i26 %sext_ln1118_2, %sext_ln1116" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 87 'mul' 'mul_ln1118_2' <Predicate = true> <Delay = 3.40> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 1.49> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str7) nounwind" [firmware/nnet_utils/nnet_activation.h:217]   --->   Operation 88 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 89 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i26 %sext_ln1118, %sext_ln1116" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 89 'mul' 'mul_ln1118' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 1.49> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 90 [1/1] (0.00ns)   --->   "%res_0_V_write_assign = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118, i32 10, i32 25)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 90 'partselect' 'res_0_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 91 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_1 = mul i26 %sext_ln1118_1, %sext_ln1116" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 91 'mul' 'mul_ln1118_1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 1.49> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 92 [1/1] (0.00ns)   --->   "%res_1_V_write_assign = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_1, i32 10, i32 25)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 92 'partselect' 'res_1_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 93 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_2 = mul i26 %sext_ln1118_2, %sext_ln1116" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 93 'mul' 'mul_ln1118_2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 1.49> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 94 [1/1] (0.00ns)   --->   "%res_2_V_write_assign = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_2, i32 10, i32 25)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 94 'partselect' 'res_2_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 95 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i16, i16, i16 } undef, i16 %res_0_V_write_assign, 0" [firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 95 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 96 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i16, i16, i16 } %mrv, i16 %res_1_V_write_assign, 1" [firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 96 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i16, i16, i16 } %mrv_1, i16 %res_2_V_write_assign, 2" [firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 97 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 98 [1/1] (0.00ns)   --->   "ret { i16, i16, i16 } %mrv_2" [firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 98 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_2_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ exp_table1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[111]; IO mode=ap_memory:ce=0
Port [ invert_table2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_2_V_read_1      (read         ) [ 011100000000]
data_1_V_read_1      (read         ) [ 011100000000]
data_0_V_read_1      (read         ) [ 011100000000]
icmp_ln1496          (icmp         ) [ 011000000000]
select_ln65          (select       ) [ 000000000000]
icmp_ln1496_1        (icmp         ) [ 000000000000]
x_max_V              (select       ) [ 010100000000]
sext_ln703           (sext         ) [ 000000000000]
sext_ln703_1         (sext         ) [ 000000000000]
sub_ln1193           (sub          ) [ 000000000000]
tmp                  (bitselect    ) [ 000000000000]
tmp_2                (bitselect    ) [ 000000000000]
xor_ln786            (xor          ) [ 000000000000]
and_ln786            (and          ) [ 000000000000]
xor_ln340_3          (xor          ) [ 000000000000]
xor_ln340            (xor          ) [ 000000000000]
or_ln340             (or           ) [ 000000000000]
sext_ln703_2         (sext         ) [ 000000000000]
sub_ln1193_1         (sub          ) [ 000000000000]
tmp_4                (bitselect    ) [ 000000000000]
tmp_6                (bitselect    ) [ 000000000000]
xor_ln786_1          (xor          ) [ 000000000000]
and_ln786_1          (and          ) [ 000000000000]
xor_ln340_4          (xor          ) [ 000000000000]
xor_ln340_1          (xor          ) [ 000000000000]
or_ln340_1           (or           ) [ 000000000000]
sext_ln703_3         (sext         ) [ 000000000000]
sub_ln1193_2         (sub          ) [ 000000000000]
tmp_7                (bitselect    ) [ 000000000000]
tmp_8                (bitselect    ) [ 000000000000]
xor_ln786_2          (xor          ) [ 000000000000]
and_ln786_2          (and          ) [ 000000000000]
xor_ln340_5          (xor          ) [ 000000000000]
xor_ln340_2          (xor          ) [ 000000000000]
or_ln340_2           (or           ) [ 000000000000]
tmp_1                (partselect   ) [ 000000000000]
select_ln340         (select       ) [ 000000000000]
select_ln388         (select       ) [ 000000000000]
y_V                  (select       ) [ 010010000000]
tmp_3                (partselect   ) [ 000000000000]
select_ln340_2       (select       ) [ 000000000000]
select_ln388_1       (select       ) [ 000000000000]
y_V_1                (select       ) [ 010010000000]
tmp_5                (partselect   ) [ 000000000000]
select_ln340_4       (select       ) [ 000000000000]
select_ln388_2       (select       ) [ 000000000000]
y_V_2                (select       ) [ 010010000000]
zext_ln255           (zext         ) [ 000000000000]
exp_table1_addr      (getelementptr) [ 010001000000]
zext_ln255_1         (zext         ) [ 000000000000]
exp_table1_addr_1    (getelementptr) [ 010001000000]
zext_ln255_2         (zext         ) [ 000000000000]
exp_table1_addr_2    (getelementptr) [ 010001000000]
exp_res_0_V          (load         ) [ 010000111100]
exp_res_1_V          (load         ) [ 010000111100]
exp_res_2_V          (load         ) [ 010000111100]
add_ln703            (add          ) [ 000000000000]
exp_sum_V            (add          ) [ 000000000000]
y_V_3                (partselect   ) [ 010000010000]
zext_ln265           (zext         ) [ 000000000000]
invert_table2_addr   (getelementptr) [ 010000001000]
inv_exp_sum_V        (load         ) [ 010000000100]
sext_ln1116          (sext         ) [ 010000000011]
sext_ln1118          (sext         ) [ 010000000011]
sext_ln1118_1        (sext         ) [ 010000000011]
sext_ln1118_2        (sext         ) [ 010000000011]
specpipeline_ln217   (specpipeline ) [ 000000000000]
mul_ln1118           (mul          ) [ 000000000000]
res_0_V_write_assign (partselect   ) [ 000000000000]
mul_ln1118_1         (mul          ) [ 000000000000]
res_1_V_write_assign (partselect   ) [ 000000000000]
mul_ln1118_2         (mul          ) [ 000000000000]
res_2_V_write_assign (partselect   ) [ 000000000000]
mrv                  (insertvalue  ) [ 000000000000]
mrv_1                (insertvalue  ) [ 000000000000]
mrv_2                (insertvalue  ) [ 000000000000]
ret_ln270            (ret          ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_0_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_1_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_2_V_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_2_V_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="exp_table1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_table1"/><MemPortTyVec>1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="invert_table2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="invert_table2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i17.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="data_2_V_read_1_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="16" slack="0"/>
<pin id="56" dir="0" index="1" bw="16" slack="0"/>
<pin id="57" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_2_V_read_1/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="data_1_V_read_1_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="16" slack="0"/>
<pin id="62" dir="0" index="1" bw="16" slack="0"/>
<pin id="63" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_1_V_read_1/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="data_0_V_read_1_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="16" slack="0"/>
<pin id="68" dir="0" index="1" bw="16" slack="0"/>
<pin id="69" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_0_V_read_1/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="exp_table1_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="18" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="10" slack="0"/>
<pin id="76" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_table1_addr/4 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="10" slack="0"/>
<pin id="81" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="82" dir="0" index="2" bw="0" slack="0"/>
<pin id="92" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="93" dir="0" index="5" bw="18" slack="0"/>
<pin id="94" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="104" dir="0" index="8" bw="10" slack="2147483647"/>
<pin id="105" dir="0" index="9" bw="18" slack="2147483647"/>
<pin id="106" dir="0" index="10" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="3" bw="18" slack="1"/>
<pin id="95" dir="1" index="7" bw="18" slack="1"/>
<pin id="107" dir="1" index="11" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_res_0_V/4 exp_res_1_V/4 exp_res_2_V/4 "/>
</bind>
</comp>

<comp id="85" class="1004" name="exp_table1_addr_1_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="18" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="10" slack="0"/>
<pin id="89" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_table1_addr_1/4 "/>
</bind>
</comp>

<comp id="97" class="1004" name="exp_table1_addr_2_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="18" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="10" slack="0"/>
<pin id="101" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_table1_addr_2/4 "/>
</bind>
</comp>

<comp id="109" class="1004" name="invert_table2_addr_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="18" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="10" slack="0"/>
<pin id="113" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="invert_table2_addr/7 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="10" slack="0"/>
<pin id="118" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inv_exp_sum_V/7 "/>
</bind>
</comp>

<comp id="122" class="1004" name="icmp_ln1496_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="16" slack="0"/>
<pin id="124" dir="0" index="1" bw="16" slack="0"/>
<pin id="125" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="select_ln65_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="1"/>
<pin id="130" dir="0" index="1" bw="16" slack="1"/>
<pin id="131" dir="0" index="2" bw="16" slack="1"/>
<pin id="132" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="icmp_ln1496_1_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="16" slack="0"/>
<pin id="135" dir="0" index="1" bw="16" slack="1"/>
<pin id="136" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496_1/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="x_max_V_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="16" slack="1"/>
<pin id="141" dir="0" index="2" bw="16" slack="0"/>
<pin id="142" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x_max_V/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="sext_ln703_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="16" slack="2"/>
<pin id="147" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="sext_ln703_1_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="16" slack="1"/>
<pin id="150" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_1/3 "/>
</bind>
</comp>

<comp id="151" class="1004" name="sub_ln1193_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="16" slack="0"/>
<pin id="153" dir="0" index="1" bw="16" slack="0"/>
<pin id="154" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1193/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="tmp_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="0"/>
<pin id="159" dir="0" index="1" bw="17" slack="0"/>
<pin id="160" dir="0" index="2" bw="6" slack="0"/>
<pin id="161" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="165" class="1004" name="tmp_2_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="0"/>
<pin id="167" dir="0" index="1" bw="17" slack="0"/>
<pin id="168" dir="0" index="2" bw="5" slack="0"/>
<pin id="169" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="173" class="1004" name="xor_ln786_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786/3 "/>
</bind>
</comp>

<comp id="179" class="1004" name="and_ln786_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="xor_ln340_3_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_3/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="xor_ln340_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="or_ln340_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="sext_ln703_2_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="16" slack="2"/>
<pin id="205" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_2/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="sub_ln1193_1_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="16" slack="0"/>
<pin id="208" dir="0" index="1" bw="16" slack="0"/>
<pin id="209" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1193_1/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="tmp_4_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="17" slack="0"/>
<pin id="215" dir="0" index="2" bw="6" slack="0"/>
<pin id="216" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="tmp_6_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="17" slack="0"/>
<pin id="223" dir="0" index="2" bw="5" slack="0"/>
<pin id="224" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="xor_ln786_1_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_1/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="and_ln786_1_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786_1/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="xor_ln340_4_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_4/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="xor_ln340_1_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_1/3 "/>
</bind>
</comp>

<comp id="252" class="1004" name="or_ln340_1_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_1/3 "/>
</bind>
</comp>

<comp id="258" class="1004" name="sext_ln703_3_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="16" slack="2"/>
<pin id="260" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_3/3 "/>
</bind>
</comp>

<comp id="261" class="1004" name="sub_ln1193_2_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="16" slack="0"/>
<pin id="263" dir="0" index="1" bw="16" slack="0"/>
<pin id="264" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1193_2/3 "/>
</bind>
</comp>

<comp id="267" class="1004" name="tmp_7_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="0"/>
<pin id="269" dir="0" index="1" bw="17" slack="0"/>
<pin id="270" dir="0" index="2" bw="6" slack="0"/>
<pin id="271" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="tmp_8_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="0"/>
<pin id="277" dir="0" index="1" bw="17" slack="0"/>
<pin id="278" dir="0" index="2" bw="5" slack="0"/>
<pin id="279" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="283" class="1004" name="xor_ln786_2_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_2/3 "/>
</bind>
</comp>

<comp id="289" class="1004" name="and_ln786_2_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786_2/3 "/>
</bind>
</comp>

<comp id="295" class="1004" name="xor_ln340_5_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_5/3 "/>
</bind>
</comp>

<comp id="301" class="1004" name="xor_ln340_2_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="0"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_2/3 "/>
</bind>
</comp>

<comp id="307" class="1004" name="or_ln340_2_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="0"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_2/3 "/>
</bind>
</comp>

<comp id="313" class="1004" name="tmp_1_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="10" slack="0"/>
<pin id="315" dir="0" index="1" bw="17" slack="0"/>
<pin id="316" dir="0" index="2" bw="4" slack="0"/>
<pin id="317" dir="0" index="3" bw="5" slack="0"/>
<pin id="318" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="select_ln340_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="0"/>
<pin id="325" dir="0" index="1" bw="10" slack="0"/>
<pin id="326" dir="0" index="2" bw="10" slack="0"/>
<pin id="327" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340/3 "/>
</bind>
</comp>

<comp id="331" class="1004" name="select_ln388_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="0"/>
<pin id="333" dir="0" index="1" bw="10" slack="0"/>
<pin id="334" dir="0" index="2" bw="10" slack="0"/>
<pin id="335" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388/3 "/>
</bind>
</comp>

<comp id="339" class="1004" name="y_V_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="0"/>
<pin id="341" dir="0" index="1" bw="10" slack="0"/>
<pin id="342" dir="0" index="2" bw="10" slack="0"/>
<pin id="343" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_V/3 "/>
</bind>
</comp>

<comp id="347" class="1004" name="tmp_3_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="10" slack="0"/>
<pin id="349" dir="0" index="1" bw="17" slack="0"/>
<pin id="350" dir="0" index="2" bw="4" slack="0"/>
<pin id="351" dir="0" index="3" bw="5" slack="0"/>
<pin id="352" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="357" class="1004" name="select_ln340_2_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="0"/>
<pin id="359" dir="0" index="1" bw="10" slack="0"/>
<pin id="360" dir="0" index="2" bw="10" slack="0"/>
<pin id="361" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_2/3 "/>
</bind>
</comp>

<comp id="365" class="1004" name="select_ln388_1_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="0"/>
<pin id="367" dir="0" index="1" bw="10" slack="0"/>
<pin id="368" dir="0" index="2" bw="10" slack="0"/>
<pin id="369" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_1/3 "/>
</bind>
</comp>

<comp id="373" class="1004" name="y_V_1_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="0"/>
<pin id="375" dir="0" index="1" bw="10" slack="0"/>
<pin id="376" dir="0" index="2" bw="10" slack="0"/>
<pin id="377" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_V_1/3 "/>
</bind>
</comp>

<comp id="381" class="1004" name="tmp_5_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="10" slack="0"/>
<pin id="383" dir="0" index="1" bw="17" slack="0"/>
<pin id="384" dir="0" index="2" bw="4" slack="0"/>
<pin id="385" dir="0" index="3" bw="5" slack="0"/>
<pin id="386" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="391" class="1004" name="select_ln340_4_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="0"/>
<pin id="393" dir="0" index="1" bw="10" slack="0"/>
<pin id="394" dir="0" index="2" bw="10" slack="0"/>
<pin id="395" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_4/3 "/>
</bind>
</comp>

<comp id="399" class="1004" name="select_ln388_2_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="0"/>
<pin id="401" dir="0" index="1" bw="10" slack="0"/>
<pin id="402" dir="0" index="2" bw="10" slack="0"/>
<pin id="403" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_2/3 "/>
</bind>
</comp>

<comp id="407" class="1004" name="y_V_2_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="0"/>
<pin id="409" dir="0" index="1" bw="10" slack="0"/>
<pin id="410" dir="0" index="2" bw="10" slack="0"/>
<pin id="411" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_V_2/3 "/>
</bind>
</comp>

<comp id="415" class="1004" name="zext_ln255_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="10" slack="1"/>
<pin id="417" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln255/4 "/>
</bind>
</comp>

<comp id="419" class="1004" name="zext_ln255_1_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="10" slack="1"/>
<pin id="421" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln255_1/4 "/>
</bind>
</comp>

<comp id="423" class="1004" name="zext_ln255_2_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="10" slack="1"/>
<pin id="425" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln255_2/4 "/>
</bind>
</comp>

<comp id="427" class="1004" name="add_ln703_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="18" slack="1"/>
<pin id="429" dir="0" index="1" bw="18" slack="1"/>
<pin id="430" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/6 "/>
</bind>
</comp>

<comp id="431" class="1004" name="exp_sum_V_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="18" slack="1"/>
<pin id="433" dir="0" index="1" bw="18" slack="0"/>
<pin id="434" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_sum_V/6 "/>
</bind>
</comp>

<comp id="436" class="1004" name="y_V_3_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="10" slack="0"/>
<pin id="438" dir="0" index="1" bw="18" slack="0"/>
<pin id="439" dir="0" index="2" bw="5" slack="0"/>
<pin id="440" dir="0" index="3" bw="6" slack="0"/>
<pin id="441" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y_V_3/6 "/>
</bind>
</comp>

<comp id="446" class="1004" name="zext_ln265_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="10" slack="1"/>
<pin id="448" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln265/7 "/>
</bind>
</comp>

<comp id="450" class="1004" name="sext_ln1116_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="18" slack="1"/>
<pin id="452" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/9 "/>
</bind>
</comp>

<comp id="453" class="1004" name="sext_ln1118_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="18" slack="4"/>
<pin id="455" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/9 "/>
</bind>
</comp>

<comp id="456" class="1004" name="sext_ln1118_1_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="18" slack="4"/>
<pin id="458" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1/9 "/>
</bind>
</comp>

<comp id="459" class="1004" name="sext_ln1118_2_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="18" slack="4"/>
<pin id="461" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_2/9 "/>
</bind>
</comp>

<comp id="462" class="1004" name="res_0_V_write_assign_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="16" slack="0"/>
<pin id="464" dir="0" index="1" bw="26" slack="0"/>
<pin id="465" dir="0" index="2" bw="5" slack="0"/>
<pin id="466" dir="0" index="3" bw="6" slack="0"/>
<pin id="467" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="res_0_V_write_assign/11 "/>
</bind>
</comp>

<comp id="471" class="1004" name="res_1_V_write_assign_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="16" slack="0"/>
<pin id="473" dir="0" index="1" bw="26" slack="0"/>
<pin id="474" dir="0" index="2" bw="5" slack="0"/>
<pin id="475" dir="0" index="3" bw="6" slack="0"/>
<pin id="476" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="res_1_V_write_assign/11 "/>
</bind>
</comp>

<comp id="480" class="1004" name="res_2_V_write_assign_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="16" slack="0"/>
<pin id="482" dir="0" index="1" bw="26" slack="0"/>
<pin id="483" dir="0" index="2" bw="5" slack="0"/>
<pin id="484" dir="0" index="3" bw="6" slack="0"/>
<pin id="485" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="res_2_V_write_assign/11 "/>
</bind>
</comp>

<comp id="489" class="1004" name="mrv_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="48" slack="0"/>
<pin id="491" dir="0" index="1" bw="16" slack="0"/>
<pin id="492" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/11 "/>
</bind>
</comp>

<comp id="495" class="1004" name="mrv_1_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="48" slack="0"/>
<pin id="497" dir="0" index="1" bw="16" slack="0"/>
<pin id="498" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/11 "/>
</bind>
</comp>

<comp id="501" class="1004" name="mrv_2_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="48" slack="0"/>
<pin id="503" dir="0" index="1" bw="16" slack="0"/>
<pin id="504" dir="1" index="2" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/11 "/>
</bind>
</comp>

<comp id="507" class="1007" name="grp_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="18" slack="0"/>
<pin id="509" dir="0" index="1" bw="18" slack="0"/>
<pin id="510" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118/9 "/>
</bind>
</comp>

<comp id="514" class="1007" name="grp_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="18" slack="0"/>
<pin id="516" dir="0" index="1" bw="18" slack="0"/>
<pin id="517" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_1/9 "/>
</bind>
</comp>

<comp id="521" class="1007" name="grp_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="18" slack="0"/>
<pin id="523" dir="0" index="1" bw="18" slack="0"/>
<pin id="524" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_2/9 "/>
</bind>
</comp>

<comp id="528" class="1005" name="data_2_V_read_1_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="16" slack="1"/>
<pin id="530" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_2_V_read_1 "/>
</bind>
</comp>

<comp id="535" class="1005" name="data_1_V_read_1_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="16" slack="1"/>
<pin id="537" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_1_V_read_1 "/>
</bind>
</comp>

<comp id="541" class="1005" name="data_0_V_read_1_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="16" slack="1"/>
<pin id="543" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_0_V_read_1 "/>
</bind>
</comp>

<comp id="547" class="1005" name="icmp_ln1496_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="1"/>
<pin id="549" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1496 "/>
</bind>
</comp>

<comp id="552" class="1005" name="x_max_V_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="16" slack="1"/>
<pin id="554" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="x_max_V "/>
</bind>
</comp>

<comp id="557" class="1005" name="y_V_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="10" slack="1"/>
<pin id="559" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="y_V "/>
</bind>
</comp>

<comp id="562" class="1005" name="y_V_1_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="10" slack="1"/>
<pin id="564" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="y_V_1 "/>
</bind>
</comp>

<comp id="567" class="1005" name="y_V_2_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="10" slack="1"/>
<pin id="569" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="y_V_2 "/>
</bind>
</comp>

<comp id="572" class="1005" name="exp_table1_addr_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="10" slack="1"/>
<pin id="574" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="exp_table1_addr "/>
</bind>
</comp>

<comp id="577" class="1005" name="exp_table1_addr_1_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="10" slack="1"/>
<pin id="579" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="exp_table1_addr_1 "/>
</bind>
</comp>

<comp id="582" class="1005" name="exp_table1_addr_2_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="10" slack="1"/>
<pin id="584" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="exp_table1_addr_2 "/>
</bind>
</comp>

<comp id="587" class="1005" name="exp_res_0_V_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="18" slack="1"/>
<pin id="589" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="exp_res_0_V "/>
</bind>
</comp>

<comp id="593" class="1005" name="exp_res_1_V_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="18" slack="1"/>
<pin id="595" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="exp_res_1_V "/>
</bind>
</comp>

<comp id="599" class="1005" name="exp_res_2_V_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="18" slack="1"/>
<pin id="601" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="exp_res_2_V "/>
</bind>
</comp>

<comp id="605" class="1005" name="y_V_3_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="10" slack="1"/>
<pin id="607" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="y_V_3 "/>
</bind>
</comp>

<comp id="610" class="1005" name="invert_table2_addr_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="10" slack="1"/>
<pin id="612" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="invert_table2_addr "/>
</bind>
</comp>

<comp id="615" class="1005" name="inv_exp_sum_V_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="18" slack="1"/>
<pin id="617" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="inv_exp_sum_V "/>
</bind>
</comp>

<comp id="620" class="1005" name="sext_ln1116_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="26" slack="1"/>
<pin id="622" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1116 "/>
</bind>
</comp>

<comp id="627" class="1005" name="sext_ln1118_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="26" slack="1"/>
<pin id="629" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118 "/>
</bind>
</comp>

<comp id="632" class="1005" name="sext_ln1118_1_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="26" slack="1"/>
<pin id="634" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118_1 "/>
</bind>
</comp>

<comp id="637" class="1005" name="sext_ln1118_2_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="26" slack="1"/>
<pin id="639" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="58"><net_src comp="10" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="10" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="10" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="28" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="72" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="90"><net_src comp="6" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="28" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="96"><net_src comp="85" pin="3"/><net_sink comp="79" pin=2"/></net>

<net id="102"><net_src comp="6" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="28" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="108"><net_src comp="97" pin="3"/><net_sink comp="79" pin=5"/></net>

<net id="114"><net_src comp="8" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="28" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="109" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="126"><net_src comp="66" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="60" pin="2"/><net_sink comp="122" pin=1"/></net>

<net id="137"><net_src comp="128" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="143"><net_src comp="133" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="128" pin="3"/><net_sink comp="138" pin=2"/></net>

<net id="155"><net_src comp="145" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="148" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="162"><net_src comp="12" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="151" pin="2"/><net_sink comp="157" pin=1"/></net>

<net id="164"><net_src comp="14" pin="0"/><net_sink comp="157" pin=2"/></net>

<net id="170"><net_src comp="12" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="151" pin="2"/><net_sink comp="165" pin=1"/></net>

<net id="172"><net_src comp="16" pin="0"/><net_sink comp="165" pin=2"/></net>

<net id="177"><net_src comp="165" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="18" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="183"><net_src comp="157" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="173" pin="2"/><net_sink comp="179" pin=1"/></net>

<net id="189"><net_src comp="157" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="165" pin="3"/><net_sink comp="185" pin=1"/></net>

<net id="195"><net_src comp="157" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="18" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="201"><net_src comp="165" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="191" pin="2"/><net_sink comp="197" pin=1"/></net>

<net id="210"><net_src comp="203" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="148" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="217"><net_src comp="12" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="206" pin="2"/><net_sink comp="212" pin=1"/></net>

<net id="219"><net_src comp="14" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="225"><net_src comp="12" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="206" pin="2"/><net_sink comp="220" pin=1"/></net>

<net id="227"><net_src comp="16" pin="0"/><net_sink comp="220" pin=2"/></net>

<net id="232"><net_src comp="220" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="18" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="212" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="228" pin="2"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="212" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="220" pin="3"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="212" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="18" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="220" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="246" pin="2"/><net_sink comp="252" pin=1"/></net>

<net id="265"><net_src comp="258" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="148" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="272"><net_src comp="12" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="261" pin="2"/><net_sink comp="267" pin=1"/></net>

<net id="274"><net_src comp="14" pin="0"/><net_sink comp="267" pin=2"/></net>

<net id="280"><net_src comp="12" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="261" pin="2"/><net_sink comp="275" pin=1"/></net>

<net id="282"><net_src comp="16" pin="0"/><net_sink comp="275" pin=2"/></net>

<net id="287"><net_src comp="275" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="18" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="293"><net_src comp="267" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="283" pin="2"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="267" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="275" pin="3"/><net_sink comp="295" pin=1"/></net>

<net id="305"><net_src comp="267" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="18" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="311"><net_src comp="275" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="301" pin="2"/><net_sink comp="307" pin=1"/></net>

<net id="319"><net_src comp="20" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="320"><net_src comp="151" pin="2"/><net_sink comp="313" pin=1"/></net>

<net id="321"><net_src comp="22" pin="0"/><net_sink comp="313" pin=2"/></net>

<net id="322"><net_src comp="16" pin="0"/><net_sink comp="313" pin=3"/></net>

<net id="328"><net_src comp="185" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="24" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="330"><net_src comp="313" pin="4"/><net_sink comp="323" pin=2"/></net>

<net id="336"><net_src comp="179" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="337"><net_src comp="26" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="338"><net_src comp="313" pin="4"/><net_sink comp="331" pin=2"/></net>

<net id="344"><net_src comp="197" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="345"><net_src comp="323" pin="3"/><net_sink comp="339" pin=1"/></net>

<net id="346"><net_src comp="331" pin="3"/><net_sink comp="339" pin=2"/></net>

<net id="353"><net_src comp="20" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="354"><net_src comp="206" pin="2"/><net_sink comp="347" pin=1"/></net>

<net id="355"><net_src comp="22" pin="0"/><net_sink comp="347" pin=2"/></net>

<net id="356"><net_src comp="16" pin="0"/><net_sink comp="347" pin=3"/></net>

<net id="362"><net_src comp="240" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="363"><net_src comp="24" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="364"><net_src comp="347" pin="4"/><net_sink comp="357" pin=2"/></net>

<net id="370"><net_src comp="234" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="371"><net_src comp="26" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="372"><net_src comp="347" pin="4"/><net_sink comp="365" pin=2"/></net>

<net id="378"><net_src comp="252" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="379"><net_src comp="357" pin="3"/><net_sink comp="373" pin=1"/></net>

<net id="380"><net_src comp="365" pin="3"/><net_sink comp="373" pin=2"/></net>

<net id="387"><net_src comp="20" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="388"><net_src comp="261" pin="2"/><net_sink comp="381" pin=1"/></net>

<net id="389"><net_src comp="22" pin="0"/><net_sink comp="381" pin=2"/></net>

<net id="390"><net_src comp="16" pin="0"/><net_sink comp="381" pin=3"/></net>

<net id="396"><net_src comp="295" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="397"><net_src comp="24" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="398"><net_src comp="381" pin="4"/><net_sink comp="391" pin=2"/></net>

<net id="404"><net_src comp="289" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="405"><net_src comp="26" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="406"><net_src comp="381" pin="4"/><net_sink comp="399" pin=2"/></net>

<net id="412"><net_src comp="307" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="413"><net_src comp="391" pin="3"/><net_sink comp="407" pin=1"/></net>

<net id="414"><net_src comp="399" pin="3"/><net_sink comp="407" pin=2"/></net>

<net id="418"><net_src comp="415" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="422"><net_src comp="419" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="426"><net_src comp="423" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="435"><net_src comp="427" pin="2"/><net_sink comp="431" pin=1"/></net>

<net id="442"><net_src comp="30" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="443"><net_src comp="431" pin="2"/><net_sink comp="436" pin=1"/></net>

<net id="444"><net_src comp="32" pin="0"/><net_sink comp="436" pin=2"/></net>

<net id="445"><net_src comp="34" pin="0"/><net_sink comp="436" pin=3"/></net>

<net id="449"><net_src comp="446" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="468"><net_src comp="46" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="469"><net_src comp="48" pin="0"/><net_sink comp="462" pin=2"/></net>

<net id="470"><net_src comp="50" pin="0"/><net_sink comp="462" pin=3"/></net>

<net id="477"><net_src comp="46" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="478"><net_src comp="48" pin="0"/><net_sink comp="471" pin=2"/></net>

<net id="479"><net_src comp="50" pin="0"/><net_sink comp="471" pin=3"/></net>

<net id="486"><net_src comp="46" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="487"><net_src comp="48" pin="0"/><net_sink comp="480" pin=2"/></net>

<net id="488"><net_src comp="50" pin="0"/><net_sink comp="480" pin=3"/></net>

<net id="493"><net_src comp="52" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="462" pin="4"/><net_sink comp="489" pin=1"/></net>

<net id="499"><net_src comp="489" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="471" pin="4"/><net_sink comp="495" pin=1"/></net>

<net id="505"><net_src comp="495" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="480" pin="4"/><net_sink comp="501" pin=1"/></net>

<net id="511"><net_src comp="453" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="450" pin="1"/><net_sink comp="507" pin=1"/></net>

<net id="513"><net_src comp="507" pin="2"/><net_sink comp="462" pin=1"/></net>

<net id="518"><net_src comp="456" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="450" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="520"><net_src comp="514" pin="2"/><net_sink comp="471" pin=1"/></net>

<net id="525"><net_src comp="459" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="450" pin="1"/><net_sink comp="521" pin=1"/></net>

<net id="527"><net_src comp="521" pin="2"/><net_sink comp="480" pin=1"/></net>

<net id="531"><net_src comp="54" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="533"><net_src comp="528" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="534"><net_src comp="528" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="538"><net_src comp="60" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="540"><net_src comp="535" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="544"><net_src comp="66" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="546"><net_src comp="541" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="550"><net_src comp="122" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="555"><net_src comp="138" pin="3"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="560"><net_src comp="339" pin="3"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="565"><net_src comp="373" pin="3"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="570"><net_src comp="407" pin="3"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="575"><net_src comp="72" pin="3"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="580"><net_src comp="85" pin="3"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="585"><net_src comp="97" pin="3"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="79" pin=5"/></net>

<net id="590"><net_src comp="79" pin="3"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="592"><net_src comp="587" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="596"><net_src comp="79" pin="7"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="598"><net_src comp="593" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="602"><net_src comp="79" pin="11"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="604"><net_src comp="599" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="608"><net_src comp="436" pin="4"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="613"><net_src comp="109" pin="3"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="618"><net_src comp="116" pin="3"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="623"><net_src comp="450" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="507" pin=1"/></net>

<net id="625"><net_src comp="620" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="626"><net_src comp="620" pin="1"/><net_sink comp="521" pin=1"/></net>

<net id="630"><net_src comp="453" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="635"><net_src comp="456" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="640"><net_src comp="459" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="521" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_0_V_read | {}
	Port: data_1_V_read | {}
	Port: data_2_V_read | {}
	Port: exp_table1 | {}
	Port: invert_table2 | {}
 - Input state : 
	Port: softmax_stable<ap_fixed,ap_fixed<16,2,5,3,0>,softmax_config10> : data_0_V_read | {1 }
	Port: softmax_stable<ap_fixed,ap_fixed<16,2,5,3,0>,softmax_config10> : data_1_V_read | {1 }
	Port: softmax_stable<ap_fixed,ap_fixed<16,2,5,3,0>,softmax_config10> : data_2_V_read | {1 }
	Port: softmax_stable<ap_fixed,ap_fixed<16,2,5,3,0>,softmax_config10> : exp_table1 | {4 5 }
	Port: softmax_stable<ap_fixed,ap_fixed<16,2,5,3,0>,softmax_config10> : invert_table2 | {7 8 }
  - Chain level:
	State 1
	State 2
		icmp_ln1496_1 : 1
		x_max_V : 2
	State 3
		sub_ln1193 : 1
		tmp : 2
		tmp_2 : 2
		xor_ln786 : 3
		and_ln786 : 3
		xor_ln340_3 : 3
		xor_ln340 : 3
		or_ln340 : 3
		sub_ln1193_1 : 1
		tmp_4 : 2
		tmp_6 : 2
		xor_ln786_1 : 3
		and_ln786_1 : 3
		xor_ln340_4 : 3
		xor_ln340_1 : 3
		or_ln340_1 : 3
		sub_ln1193_2 : 1
		tmp_7 : 2
		tmp_8 : 2
		xor_ln786_2 : 3
		and_ln786_2 : 3
		xor_ln340_5 : 3
		xor_ln340_2 : 3
		or_ln340_2 : 3
		tmp_1 : 2
		select_ln340 : 3
		select_ln388 : 3
		y_V : 4
		tmp_3 : 2
		select_ln340_2 : 3
		select_ln388_1 : 3
		y_V_1 : 4
		tmp_5 : 2
		select_ln340_4 : 3
		select_ln388_2 : 3
		y_V_2 : 4
	State 4
		exp_table1_addr : 1
		exp_res_0_V : 2
		exp_table1_addr_1 : 1
		exp_res_1_V : 2
		exp_table1_addr_2 : 1
		exp_res_2_V : 2
	State 5
	State 6
		exp_sum_V : 1
		y_V_3 : 2
	State 7
		invert_table2_addr : 1
		inv_exp_sum_V : 2
	State 8
	State 9
		mul_ln1118 : 1
		mul_ln1118_1 : 1
		mul_ln1118_2 : 1
	State 10
	State 11
		res_0_V_write_assign : 1
		res_1_V_write_assign : 1
		res_2_V_write_assign : 1
		mrv : 2
		mrv_1 : 3
		mrv_2 : 4
		ret_ln270 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |      select_ln65_fu_128     |    0    |    0    |    16   |
|          |        x_max_V_fu_138       |    0    |    0    |    16   |
|          |     select_ln340_fu_323     |    0    |    0    |    10   |
|          |     select_ln388_fu_331     |    0    |    0    |    10   |
|          |          y_V_fu_339         |    0    |    0    |    10   |
|  select  |    select_ln340_2_fu_357    |    0    |    0    |    10   |
|          |    select_ln388_1_fu_365    |    0    |    0    |    10   |
|          |         y_V_1_fu_373        |    0    |    0    |    10   |
|          |    select_ln340_4_fu_391    |    0    |    0    |    10   |
|          |    select_ln388_2_fu_399    |    0    |    0    |    10   |
|          |         y_V_2_fu_407        |    0    |    0    |    10   |
|----------|-----------------------------|---------|---------|---------|
|          |      sub_ln1193_fu_151      |    0    |    0    |    23   |
|    sub   |     sub_ln1193_1_fu_206     |    0    |    0    |    23   |
|          |     sub_ln1193_2_fu_261     |    0    |    0    |    23   |
|----------|-----------------------------|---------|---------|---------|
|    add   |       add_ln703_fu_427      |    0    |    0    |    18   |
|          |       exp_sum_V_fu_431      |    0    |    0    |    18   |
|----------|-----------------------------|---------|---------|---------|
|   icmp   |      icmp_ln1496_fu_122     |    0    |    0    |    13   |
|          |     icmp_ln1496_1_fu_133    |    0    |    0    |    13   |
|----------|-----------------------------|---------|---------|---------|
|          |       xor_ln786_fu_173      |    0    |    0    |    2    |
|          |      xor_ln340_3_fu_185     |    0    |    0    |    2    |
|          |       xor_ln340_fu_191      |    0    |    0    |    2    |
|          |      xor_ln786_1_fu_228     |    0    |    0    |    2    |
|    xor   |      xor_ln340_4_fu_240     |    0    |    0    |    2    |
|          |      xor_ln340_1_fu_246     |    0    |    0    |    2    |
|          |      xor_ln786_2_fu_283     |    0    |    0    |    2    |
|          |      xor_ln340_5_fu_295     |    0    |    0    |    2    |
|          |      xor_ln340_2_fu_301     |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |       and_ln786_fu_179      |    0    |    0    |    2    |
|    and   |      and_ln786_1_fu_234     |    0    |    0    |    2    |
|          |      and_ln786_2_fu_289     |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |       or_ln340_fu_197       |    0    |    0    |    2    |
|    or    |      or_ln340_1_fu_252      |    0    |    0    |    2    |
|          |      or_ln340_2_fu_307      |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |          grp_fu_507         |    1    |    0    |    0    |
|    mul   |          grp_fu_514         |    1    |    0    |    0    |
|          |          grp_fu_521         |    1    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |  data_2_V_read_1_read_fu_54 |    0    |    0    |    0    |
|   read   |  data_1_V_read_1_read_fu_60 |    0    |    0    |    0    |
|          |  data_0_V_read_1_read_fu_66 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      sext_ln703_fu_145      |    0    |    0    |    0    |
|          |     sext_ln703_1_fu_148     |    0    |    0    |    0    |
|          |     sext_ln703_2_fu_203     |    0    |    0    |    0    |
|   sext   |     sext_ln703_3_fu_258     |    0    |    0    |    0    |
|          |      sext_ln1116_fu_450     |    0    |    0    |    0    |
|          |      sext_ln1118_fu_453     |    0    |    0    |    0    |
|          |     sext_ln1118_1_fu_456    |    0    |    0    |    0    |
|          |     sext_ln1118_2_fu_459    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |          tmp_fu_157         |    0    |    0    |    0    |
|          |         tmp_2_fu_165        |    0    |    0    |    0    |
| bitselect|         tmp_4_fu_212        |    0    |    0    |    0    |
|          |         tmp_6_fu_220        |    0    |    0    |    0    |
|          |         tmp_7_fu_267        |    0    |    0    |    0    |
|          |         tmp_8_fu_275        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_1_fu_313        |    0    |    0    |    0    |
|          |         tmp_3_fu_347        |    0    |    0    |    0    |
|          |         tmp_5_fu_381        |    0    |    0    |    0    |
|partselect|         y_V_3_fu_436        |    0    |    0    |    0    |
|          | res_0_V_write_assign_fu_462 |    0    |    0    |    0    |
|          | res_1_V_write_assign_fu_471 |    0    |    0    |    0    |
|          | res_2_V_write_assign_fu_480 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      zext_ln255_fu_415      |    0    |    0    |    0    |
|   zext   |     zext_ln255_1_fu_419     |    0    |    0    |    0    |
|          |     zext_ln255_2_fu_423     |    0    |    0    |    0    |
|          |      zext_ln265_fu_446      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |          mrv_fu_489         |    0    |    0    |    0    |
|insertvalue|         mrv_1_fu_495        |    0    |    0    |    0    |
|          |         mrv_2_fu_501        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    3    |    0    |   283   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|  data_0_V_read_1_reg_541 |   16   |
|  data_1_V_read_1_reg_535 |   16   |
|  data_2_V_read_1_reg_528 |   16   |
|    exp_res_0_V_reg_587   |   18   |
|    exp_res_1_V_reg_593   |   18   |
|    exp_res_2_V_reg_599   |   18   |
| exp_table1_addr_1_reg_577|   10   |
| exp_table1_addr_2_reg_582|   10   |
|  exp_table1_addr_reg_572 |   10   |
|    icmp_ln1496_reg_547   |    1   |
|   inv_exp_sum_V_reg_615  |   18   |
|invert_table2_addr_reg_610|   10   |
|    sext_ln1116_reg_620   |   26   |
|   sext_ln1118_1_reg_632  |   26   |
|   sext_ln1118_2_reg_637  |   26   |
|    sext_ln1118_reg_627   |   26   |
|      x_max_V_reg_552     |   16   |
|       y_V_1_reg_562      |   10   |
|       y_V_2_reg_567      |   10   |
|       y_V_3_reg_605      |   10   |
|        y_V_reg_557       |   10   |
+--------------------------+--------+
|           Total          |   321  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_79 |  p0  |   2  |  10  |   20   ||    9    |
|  grp_access_fu_79 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_79 |  p5  |   2  |  18  |   36   ||    9    |
| grp_access_fu_116 |  p0  |   2  |  10  |   20   ||    9    |
|     grp_fu_507    |  p0  |   2  |  18  |   36   ||    9    |
|     grp_fu_507    |  p1  |   2  |  18  |   36   ||    9    |
|     grp_fu_514    |  p0  |   2  |  18  |   36   ||    9    |
|     grp_fu_514    |  p1  |   2  |  18  |   36   ||    9    |
|     grp_fu_521    |  p0  |   2  |  18  |   36   ||    9    |
|     grp_fu_521    |  p1  |   2  |  18  |   36   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   292  ||  12.48  ||    90   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   283  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   12   |    -   |   90   |
|  Register |    -   |    -   |   321  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |   12   |   321  |   373  |
+-----------+--------+--------+--------+--------+
