{
  "design": {
    "design_info": {
      "boundary_crc": "0x620F373E98563907",
      "device": "xc7a200tfbg484-2",
      "gen_directory": "../../../../icyradio.gen/sources_1/bd/icyradio",
      "name": "icyradio",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.2",
      "validated": "true"
    },
    "design_tree": {
      "axi_bram_ctrl_0_bram": "",
      "rx_enable_gate_rx0": "",
      "mig_7series_0": "",
      "rst_mig_7series_0_166M": "",
      "rst_axi_pcie_0_125M": "",
      "adc_packer_reset_combiner_rx1": "",
      "xadc_wiz_0": "",
      "irq_concat_0": "",
      "GND_0": "",
      "axi_bram_ctrl_0": "",
      "axi_iic_0": "",
      "axi_pcie_0": "",
      "axi_protocol_convert_0": "",
      "util_ds_buf_0": "",
      "tx_enable_gate_tx0": "",
      "picorv32_0": "",
      "axi_iic_1": "",
      "clk_wiz_0": "",
      "gpio_slice_trx_ctrl_out": "",
      "gpio_slice_trx_sync_in": "",
      "gpio_slice_trx_en_agc": "",
      "gpio_concat_0": "",
      "GND_3": "",
      "gpio_slice_trx_up_txnrx": "",
      "gpio_slice_trx_up_enable": "",
      "gpio_concat_0_1": "",
      "gpio_concat_1": "",
      "GND_4": "",
      "gpio_slice_synth_ce": "",
      "gpio_slice_synth_mute": "",
      "gpio_slice_synth_sync": "",
      "gpio_slice_pm_i2c_en": "",
      "gpio_slice_clk_mngr_oen": "",
      "GND_5": "",
      "GND_6": "",
      "gpio_slice_trx_resetn": "",
      "GND_7": "",
      "gpio_slice_synth_resetn": "",
      "GND_8": "",
      "rst_clk_wiz_0_250M": "",
      "gpio_slice_sys_aux_reset": "",
      "gpio_slice_cpu_resetn": "",
      "gpio_concat_2": "",
      "GND_9": "",
      "gpio_slice_cm4_wake": "",
      "GND_1": "",
      "GND_11": "",
      "GND_13": "",
      "GND_14": "",
      "gpio_concat_0_2": "",
      "GND_15": "",
      "rst_axi_pcie_0_125M_pcie_core": "",
      "GND_17": "",
      "GND_18": "",
      "GND_19": "",
      "GND_20": "",
      "rst_pulse_gen_0": "",
      "axi_peripheral_interconnect": {
        "xbar": "",
        "tier2_xbar_0": "",
        "tier2_xbar_1": "",
        "tier2_xbar_2": "",
        "i00_couplers": {},
        "i01_couplers": {},
        "i02_couplers": {},
        "s00_couplers": {},
        "m00_couplers": {},
        "m01_couplers": {},
        "m02_couplers": {},
        "m03_couplers": {},
        "m04_couplers": {},
        "m05_couplers": {},
        "m06_couplers": {},
        "m07_couplers": {},
        "m08_couplers": {},
        "m09_couplers": {},
        "m10_couplers": {},
        "m11_couplers": {},
        "m12_couplers": {},
        "m13_couplers": {},
        "m14_couplers": {},
        "m15_couplers": {},
        "m16_couplers": {
          "auto_cc": ""
        },
        "m17_couplers": {},
        "m18_couplers": {},
        "m19_couplers": {},
        "m20_couplers": {},
        "m21_couplers": {}
      },
      "axi_cpu_dma_interconnect": {
        "xbar": "",
        "s00_couplers": {
          "s00_data_fifo": ""
        },
        "s01_couplers": {
          "s01_data_fifo": ""
        },
        "s02_couplers": {
          "s02_data_fifo": ""
        },
        "s03_couplers": {
          "s03_data_fifo": ""
        },
        "s04_couplers": {
          "s04_data_fifo": ""
        },
        "s05_couplers": {
          "s05_data_fifo": ""
        },
        "s06_couplers": {
          "auto_pc": "",
          "auto_us_df": ""
        },
        "m00_couplers": {},
        "m01_couplers": {}
      },
      "gpio_slice_ddr_reset": "",
      "GND_16": "",
      "GND_10": "",
      "gpio_slice_ddr_intf_reset": "",
      "ddr_intf_reset_combiner": "",
      "rst_axi_ad9361_61M44": "",
      "VCC_0": "",
      "GND_12": "",
      "dac_unpacker_reset_combiner_tx0": "",
      "tx_dma_xfer_req_not_tx0": "",
      "adc_packer_reset_combiner_rx0": "",
      "rx_dma_xfer_req_not_rx0": "",
      "rst_FPGA_CLK1_49M152": "",
      "GND_2": "",
      "VCC_1": "",
      "gpio_slice_i2s_reset": "",
      "gpio_slice_codec_resetn": "",
      "axi_iic_2": "",
      "axi_dna_0": "",
      "axi_irq_controller_0": "",
      "axi_gpio_0": "",
      "axi_gpio_1": "",
      "axi_gpio_2": "",
      "axi_pcie_interconnect": {
        "xbar": "",
        "s00_couplers": {
          "s00_data_fifo": ""
        },
        "s01_couplers": {
          "s01_data_fifo": ""
        },
        "m00_couplers": {
          "auto_ds": ""
        },
        "m01_couplers": {},
        "m02_couplers": {
          "auto_cc": ""
        },
        "m03_couplers": {}
      },
      "axi_qspi_mm_0": "",
      "axi_spi_1": "",
      "axi_spi_0": "",
      "axi_i2s": "",
      "axi_rf_timestamping": "",
      "ad9361_adc_packer_rx0": "",
      "ad9361_dac_unpacker_tx0": "",
      "axi_ad9361": "",
      "axi_dmac_i2s_rx": "",
      "axi_dmac_rf_rx0": "",
      "axi_dmac_i2s_tx": "",
      "axi_dmac_rf_tx0": "",
      "axi_dmac_rf_tx1": "",
      "axi_dmac_rf_rx1": "",
      "ad9361_dac_unpacker_tx1": "",
      "dac_dunf_gate_tx1": "",
      "dac_dunf_combiner": "",
      "dac_dunf_gate_tx0": "",
      "tx_enable_slice_tx0": "",
      "tx_enable_slice_tx1": "",
      "rx_enable_slice_rx0": "",
      "rx_enable_slice_rx1": "",
      "tx_enable_gate_tx1": "",
      "tx_fifo_underflow_concat": "",
      "tx_dma_data_ready_concat": "",
      "tx_data_ready_concat": "",
      "rx_dma_xfer_req_concat": "",
      "rx_data_ready_concat": "",
      "rx_fifo_overflow_concat": "",
      "ad9361_adc_packer_rx1": "",
      "rx_enable_gate_rx1": "",
      "rx_dma_xfer_req_not_rx1": "",
      "tx_dma_xfer_req_not_tx1": "",
      "dac_unpacker_reset_combiner_tx1": "",
      "adc_dovf_gate_rx0": "",
      "adc_dovf_combiner": "",
      "adc_dovf_gate_rx1": "",
      "startupe2": "",
      "GND_21": "",
      "VCC_2": "",
      "rf_reset_combiner": "",
      "gpio_slice_rf_reset": "",
      "tx_flush_combiner_tx0": "",
      "tx_flush_combiner_tx1": "",
      "tx_flush_slice_tx0": "",
      "tx_flush_slice_tx1": ""
    },
    "interface_ports": {
      "PCIe_REFCLK": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        },
        "port_maps": {
          "CLK_P": {
            "physical_name": "PCIe_REFCLK_clk_p",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "CLK_N": {
            "physical_name": "PCIe_REFCLK_clk_n",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        }
      },
      "PCIe": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:pcie_7x_mgt:1.0",
        "vlnv": "xilinx.com:interface:pcie_7x_mgt_rtl:1.0",
        "port_maps": {
          "rxn": {
            "physical_name": "PCIe_rxn",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "rxp": {
            "physical_name": "PCIe_rxp",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "txn": {
            "physical_name": "PCIe_txn",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "txp": {
            "physical_name": "PCIe_txp",
            "direction": "O",
            "left": "1",
            "right": "0"
          }
        }
      },
      "AUDIO_I2C": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:iic:1.0",
        "vlnv": "xilinx.com:interface:iic_rtl:1.0",
        "port_maps": {
          "SCL_I": {
            "physical_name": "AUDIO_I2C_scl_i",
            "direction": "I"
          },
          "SCL_O": {
            "physical_name": "AUDIO_I2C_scl_o",
            "direction": "O"
          },
          "SCL_T": {
            "physical_name": "AUDIO_I2C_scl_t",
            "direction": "O"
          },
          "SDA_I": {
            "physical_name": "AUDIO_I2C_sda_i",
            "direction": "I"
          },
          "SDA_O": {
            "physical_name": "AUDIO_I2C_sda_o",
            "direction": "O"
          },
          "SDA_T": {
            "physical_name": "AUDIO_I2C_sda_t",
            "direction": "O"
          }
        }
      },
      "FLASH_QSPI": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:spi:1.0",
        "vlnv": "xilinx.com:interface:spi_rtl:1.0",
        "port_maps": {
          "SS_I": {
            "physical_name": "FLASH_QSPI_ss_i",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "SS_O": {
            "physical_name": "FLASH_QSPI_ss_o",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "SS_T": {
            "physical_name": "FLASH_QSPI_ss_t",
            "direction": "O"
          },
          "SCK_I": {
            "physical_name": "FLASH_QSPI_sck_i",
            "direction": "I"
          },
          "SCK_O": {
            "physical_name": "FLASH_QSPI_sck_o",
            "direction": "O"
          },
          "SCK_T": {
            "physical_name": "FLASH_QSPI_sck_t",
            "direction": "O"
          },
          "IO0_I": {
            "physical_name": "FLASH_QSPI_io0_i",
            "direction": "I"
          },
          "IO0_O": {
            "physical_name": "FLASH_QSPI_io0_o",
            "direction": "O"
          },
          "IO0_T": {
            "physical_name": "FLASH_QSPI_io0_t",
            "direction": "O"
          },
          "IO1_I": {
            "physical_name": "FLASH_QSPI_io1_i",
            "direction": "I"
          },
          "IO1_O": {
            "physical_name": "FLASH_QSPI_io1_o",
            "direction": "O"
          },
          "IO1_T": {
            "physical_name": "FLASH_QSPI_io1_t",
            "direction": "O"
          },
          "IO2_I": {
            "physical_name": "FLASH_QSPI_io2_i",
            "direction": "I"
          },
          "IO2_O": {
            "physical_name": "FLASH_QSPI_io2_o",
            "direction": "O"
          },
          "IO2_T": {
            "physical_name": "FLASH_QSPI_io2_t",
            "direction": "O"
          },
          "IO3_I": {
            "physical_name": "FLASH_QSPI_io3_i",
            "direction": "I"
          },
          "IO3_O": {
            "physical_name": "FLASH_QSPI_io3_o",
            "direction": "O"
          },
          "IO3_T": {
            "physical_name": "FLASH_QSPI_io3_t",
            "direction": "O"
          }
        }
      },
      "DDR3": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddrx:1.0",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        },
        "port_maps": {
          "DQ": {
            "physical_name": "DDR3_dq",
            "direction": "IO",
            "left": "15",
            "right": "0"
          },
          "DQS_P": {
            "physical_name": "DDR3_dqs_p",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "DQS_N": {
            "physical_name": "DDR3_dqs_n",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "ADDR": {
            "physical_name": "DDR3_addr",
            "direction": "O",
            "left": "14",
            "right": "0"
          },
          "BA": {
            "physical_name": "DDR3_ba",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "RAS_N": {
            "physical_name": "DDR3_ras_n",
            "direction": "O"
          },
          "CAS_N": {
            "physical_name": "DDR3_cas_n",
            "direction": "O"
          },
          "WE_N": {
            "physical_name": "DDR3_we_n",
            "direction": "O"
          },
          "RESET_N": {
            "physical_name": "DDR3_reset_n",
            "direction": "O"
          },
          "CK_P": {
            "physical_name": "DDR3_ck_p",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CK_N": {
            "physical_name": "DDR3_ck_n",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CKE": {
            "physical_name": "DDR3_cke",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "DM": {
            "physical_name": "DDR3_dm",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "ODT": {
            "physical_name": "DDR3_odt",
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        }
      },
      "ADCIN_MAIN": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0",
        "port_maps": {
          "V_N": {
            "physical_name": "ADCIN_MAIN_v_n",
            "direction": "I"
          },
          "V_P": {
            "physical_name": "ADCIN_MAIN_v_p",
            "direction": "I"
          }
        }
      },
      "TRX_SPI": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:spi:1.0",
        "vlnv": "xilinx.com:interface:spi_rtl:1.0",
        "port_maps": {
          "SS_I": {
            "physical_name": "TRX_SPI_ss_i",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "SS_O": {
            "physical_name": "TRX_SPI_ss_o",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "SS_T": {
            "physical_name": "TRX_SPI_ss_t",
            "direction": "O"
          },
          "SCK_I": {
            "physical_name": "TRX_SPI_sck_i",
            "direction": "I"
          },
          "SCK_O": {
            "physical_name": "TRX_SPI_sck_o",
            "direction": "O"
          },
          "SCK_T": {
            "physical_name": "TRX_SPI_sck_t",
            "direction": "O"
          },
          "IO0_I": {
            "physical_name": "TRX_SPI_io0_i",
            "direction": "I"
          },
          "IO0_O": {
            "physical_name": "TRX_SPI_io0_o",
            "direction": "O"
          },
          "IO0_T": {
            "physical_name": "TRX_SPI_io0_t",
            "direction": "O"
          },
          "IO1_I": {
            "physical_name": "TRX_SPI_io1_i",
            "direction": "I"
          },
          "IO1_O": {
            "physical_name": "TRX_SPI_io1_o",
            "direction": "O"
          },
          "IO1_T": {
            "physical_name": "TRX_SPI_io1_t",
            "direction": "O"
          }
        }
      },
      "SYS_I2C": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:iic:1.0",
        "vlnv": "xilinx.com:interface:iic_rtl:1.0",
        "port_maps": {
          "SCL_I": {
            "physical_name": "SYS_I2C_scl_i",
            "direction": "I"
          },
          "SCL_O": {
            "physical_name": "SYS_I2C_scl_o",
            "direction": "O"
          },
          "SCL_T": {
            "physical_name": "SYS_I2C_scl_t",
            "direction": "O"
          },
          "SDA_I": {
            "physical_name": "SYS_I2C_sda_i",
            "direction": "I"
          },
          "SDA_O": {
            "physical_name": "SYS_I2C_sda_o",
            "direction": "O"
          },
          "SDA_T": {
            "physical_name": "SYS_I2C_sda_t",
            "direction": "O"
          }
        }
      },
      "EXT_I2C": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:iic:1.0",
        "vlnv": "xilinx.com:interface:iic_rtl:1.0",
        "port_maps": {
          "SCL_I": {
            "physical_name": "EXT_I2C_scl_i",
            "direction": "I"
          },
          "SCL_O": {
            "physical_name": "EXT_I2C_scl_o",
            "direction": "O"
          },
          "SCL_T": {
            "physical_name": "EXT_I2C_scl_t",
            "direction": "O"
          },
          "SDA_I": {
            "physical_name": "EXT_I2C_sda_i",
            "direction": "I"
          },
          "SDA_O": {
            "physical_name": "EXT_I2C_sda_o",
            "direction": "O"
          },
          "SDA_T": {
            "physical_name": "EXT_I2C_sda_t",
            "direction": "O"
          }
        }
      },
      "CODEC_I2S": {
        "mode": "Master",
        "vlnv_bus_definition": "analog.com:interface:i2s:1.0",
        "vlnv": "analog.com:interface:i2s_rtl:1.0",
        "port_maps": {
          "BCLK": {
            "physical_name": "CODEC_I2S_bclk",
            "direction": "O"
          },
          "LRCLK": {
            "physical_name": "CODEC_I2S_lrclk",
            "direction": "O"
          },
          "SDATA_OUT": {
            "physical_name": "CODEC_I2S_sdata_out",
            "direction": "O"
          },
          "SDATA_IN": {
            "physical_name": "CODEC_I2S_sdata_in",
            "direction": "I"
          }
        }
      },
      "SYNTH_SPI": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:spi:1.0",
        "vlnv": "xilinx.com:interface:spi_rtl:1.0",
        "port_maps": {
          "SS_I": {
            "physical_name": "SYNTH_SPI_ss_i",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "SS_O": {
            "physical_name": "SYNTH_SPI_ss_o",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "SS_T": {
            "physical_name": "SYNTH_SPI_ss_t",
            "direction": "O"
          },
          "SCK_I": {
            "physical_name": "SYNTH_SPI_sck_i",
            "direction": "I"
          },
          "SCK_O": {
            "physical_name": "SYNTH_SPI_sck_o",
            "direction": "O"
          },
          "SCK_T": {
            "physical_name": "SYNTH_SPI_sck_t",
            "direction": "O"
          },
          "IO0_I": {
            "physical_name": "SYNTH_SPI_io0_i",
            "direction": "I"
          },
          "IO0_O": {
            "physical_name": "SYNTH_SPI_io0_o",
            "direction": "O"
          },
          "IO0_T": {
            "physical_name": "SYNTH_SPI_io0_t",
            "direction": "O"
          },
          "IO1_I": {
            "physical_name": "SYNTH_SPI_io1_i",
            "direction": "I"
          },
          "IO1_O": {
            "physical_name": "SYNTH_SPI_io1_o",
            "direction": "O"
          },
          "IO1_T": {
            "physical_name": "SYNTH_SPI_io1_t",
            "direction": "O"
          }
        }
      }
    },
    "ports": {
      "TRX_P1_RXDATA": {
        "type": "data",
        "direction": "I",
        "left": "11",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "TRX_P0_TXDATA": {
        "type": "data",
        "direction": "O",
        "left": "11",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "TRX_DATA_CLK": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "icyradio_TRX_DATA_CLK",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "122880000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "TRX_FBCLK": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "TRX_TXFRAME": {
        "direction": "O"
      },
      "TRX_RXFRAME": {
        "direction": "I"
      },
      "TRX_EN": {
        "direction": "O"
      },
      "TRX_TXNRX": {
        "direction": "O"
      },
      "PCIe_RESETn": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "FPGA_CLK1": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "icyradio_FPGA_CLK1",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "49152000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0"
          }
        }
      },
      "TRX_CLK_OUT": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "icyradio_TRX_CLK_OUT",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "320000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "TRX_CTRL_OUT": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "TRX_CTRL_IN": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "TRX_EN_AGC": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "CODEC_RSTn": {
        "type": "rst",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "PCIe_CLKREQn": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "TRX_RESETn": {
        "type": "rst",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "TRX_SYNC_IN": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "SYNTH_RESETn": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "TRX_5V0_PA1_OCn": {
        "direction": "I"
      },
      "TRX_5V0_PA2_OCn": {
        "direction": "I"
      },
      "TRX_5V0_BIAS_T1_OCn": {
        "direction": "I"
      },
      "TRX_5V0_BIAS_T2_OCn": {
        "direction": "I"
      },
      "SYNTH_LD": {
        "direction": "I"
      },
      "SYNTH_MUTE": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "SYNTH_SYNC": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "SYNTH_CE": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "CLK_MNGR_OEn": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "PM_I2C_EN": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "CLK_MNGR_IRQn": {
        "direction": "I"
      },
      "CM4_WAKE": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "VIN_REG_ALERTn": {
        "direction": "I"
      },
      "CODEC_MCLK": {
        "direction": "O"
      },
      "FPGA_CLK0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "icyradio_FPGA_CLK0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "50000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "PCIe_WAKEn": {
        "direction": "O",
        "left": "0",
        "right": "0"
      }
    },
    "components": {
      "axi_bram_ctrl_0_bram": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "ip_revision": "7",
        "xci_name": "icyradio_axi_bram_ctrl_0_bram_0",
        "xci_path": "ip/icyradio_axi_bram_ctrl_0_bram_0/icyradio_axi_bram_ctrl_0_bram_0.xci",
        "inst_hier_path": "axi_bram_ctrl_0_bram",
        "parameters": {
          "EN_SAFETY_CKT": {
            "value": "true"
          },
          "Enable_32bit_Address": {
            "value": "true"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "true"
          },
          "use_bram_block": {
            "value": "BRAM_Controller"
          }
        }
      },
      "rx_enable_gate_rx0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "ip_revision": "3",
        "xci_name": "icyradio_rx_enable_gate_rx0_0",
        "xci_path": "ip/icyradio_rx_enable_gate_rx0_0/icyradio_rx_enable_gate_rx0_0.xci",
        "inst_hier_path": "rx_enable_gate_rx0",
        "parameters": {
          "C_OPERATION": {
            "value": "and"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "mig_7series_0": {
        "vlnv": "xilinx.com:ip:mig_7series:4.2",
        "ip_revision": "1",
        "xci_name": "icyradio_mig_7series_0_0",
        "xci_path": "ip/icyradio_mig_7series_0_0/icyradio_mig_7series_0_0.xci",
        "inst_hier_path": "mig_7series_0",
        "parameters": {
          "BOARD_MIG_PARAM": {
            "value": "Custom"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "XML_INPUT_FILE": {
            "value": "mig_a.prj"
          }
        }
      },
      "rst_mig_7series_0_166M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "14",
        "xci_name": "icyradio_rst_mig_7series_0_166M_0",
        "xci_path": "ip/icyradio_rst_mig_7series_0_166M_0/icyradio_rst_mig_7series_0_166M_0.xci",
        "inst_hier_path": "rst_mig_7series_0_166M",
        "parameters": {
          "C_AUX_RESET_HIGH": {
            "value": "1"
          },
          "C_AUX_RST_WIDTH": {
            "value": "4"
          }
        }
      },
      "rst_axi_pcie_0_125M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "14",
        "xci_name": "icyradio_rst_axi_pcie_0_125M_0",
        "xci_path": "ip/icyradio_rst_axi_pcie_0_125M_0/icyradio_rst_axi_pcie_0_125M_0.xci",
        "inst_hier_path": "rst_axi_pcie_0_125M",
        "parameters": {
          "C_AUX_RESET_HIGH": {
            "value": "1"
          },
          "C_AUX_RST_WIDTH": {
            "value": "4"
          }
        }
      },
      "adc_packer_reset_combiner_rx1": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "ip_revision": "3",
        "xci_name": "icyradio_adc_packer_reset_combiner_rx1_0",
        "xci_path": "ip/icyradio_adc_packer_reset_combiner_rx1_0/icyradio_adc_packer_reset_combiner_rx1_0.xci",
        "inst_hier_path": "adc_packer_reset_combiner_rx1",
        "parameters": {
          "C_OPERATION": {
            "value": "or"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "xadc_wiz_0": {
        "vlnv": "xilinx.com:ip:xadc_wiz:3.3",
        "ip_revision": "9",
        "xci_name": "icyradio_xadc_wiz_0_0",
        "xci_path": "ip/icyradio_xadc_wiz_0_0/icyradio_xadc_wiz_0_0.xci",
        "inst_hier_path": "xadc_wiz_0",
        "parameters": {
          "ADC_CONVERSION_RATE": {
            "value": "1000"
          },
          "ADC_OFFSET_AND_GAIN_CALIBRATION": {
            "value": "true"
          },
          "AVERAGE_ENABLE_TEMPERATURE": {
            "value": "true"
          },
          "AVERAGE_ENABLE_VBRAM": {
            "value": "true"
          },
          "AVERAGE_ENABLE_VCCAUX": {
            "value": "true"
          },
          "AVERAGE_ENABLE_VCCINT": {
            "value": "true"
          },
          "AVERAGE_ENABLE_VP_VN": {
            "value": "false"
          },
          "CHANNEL_AVERAGING": {
            "value": "16"
          },
          "CHANNEL_ENABLE_CALIBRATION": {
            "value": "false"
          },
          "CHANNEL_ENABLE_TEMPERATURE": {
            "value": "true"
          },
          "CHANNEL_ENABLE_VAUXP0_VAUXN0": {
            "value": "false"
          },
          "CHANNEL_ENABLE_VAUXP10_VAUXN10": {
            "value": "false"
          },
          "CHANNEL_ENABLE_VAUXP11_VAUXN11": {
            "value": "false"
          },
          "CHANNEL_ENABLE_VAUXP12_VAUXN12": {
            "value": "false"
          },
          "CHANNEL_ENABLE_VAUXP13_VAUXN13": {
            "value": "false"
          },
          "CHANNEL_ENABLE_VAUXP14_VAUXN14": {
            "value": "false"
          },
          "CHANNEL_ENABLE_VAUXP15_VAUXN15": {
            "value": "false"
          },
          "CHANNEL_ENABLE_VAUXP1_VAUXN1": {
            "value": "false"
          },
          "CHANNEL_ENABLE_VAUXP2_VAUXN2": {
            "value": "false"
          },
          "CHANNEL_ENABLE_VAUXP3_VAUXN3": {
            "value": "false"
          },
          "CHANNEL_ENABLE_VAUXP4_VAUXN4": {
            "value": "false"
          },
          "CHANNEL_ENABLE_VAUXP5_VAUXN5": {
            "value": "false"
          },
          "CHANNEL_ENABLE_VAUXP6_VAUXN6": {
            "value": "false"
          },
          "CHANNEL_ENABLE_VAUXP7_VAUXN7": {
            "value": "false"
          },
          "CHANNEL_ENABLE_VAUXP8_VAUXN8": {
            "value": "false"
          },
          "CHANNEL_ENABLE_VAUXP9_VAUXN9": {
            "value": "false"
          },
          "CHANNEL_ENABLE_VBRAM": {
            "value": "true"
          },
          "CHANNEL_ENABLE_VCCAUX": {
            "value": "true"
          },
          "CHANNEL_ENABLE_VCCINT": {
            "value": "true"
          },
          "CHANNEL_ENABLE_VP_VN": {
            "value": "false"
          },
          "CHANNEL_ENABLE_VREFN": {
            "value": "false"
          },
          "CHANNEL_ENABLE_VREFP": {
            "value": "false"
          },
          "DCLK_FREQUENCY": {
            "value": "125"
          },
          "ENABLE_EXTERNAL_MUX": {
            "value": "false"
          },
          "ENABLE_RESET": {
            "value": "false"
          },
          "ENABLE_TEMP_BUS": {
            "value": "true"
          },
          "ENABLE_VBRAM_ALARM": {
            "value": "false"
          },
          "EXTERNAL_MUX_CHANNEL": {
            "value": "VP_VN"
          },
          "INTERFACE_SELECTION": {
            "value": "Enable_AXI"
          },
          "OT_ALARM": {
            "value": "false"
          },
          "SENSOR_OFFSET_AND_GAIN_CALIBRATION": {
            "value": "true"
          },
          "SEQUENCER_MODE": {
            "value": "Continuous"
          },
          "SINGLE_CHANNEL_SELECTION": {
            "value": "TEMPERATURE"
          },
          "TEMPERATURE_ALARM_OT_RESET": {
            "value": "70.0"
          },
          "USER_TEMP_ALARM": {
            "value": "false"
          },
          "VCCAUX_ALARM": {
            "value": "false"
          },
          "VCCINT_ALARM": {
            "value": "false"
          },
          "XADC_STARUP_SELECTION": {
            "value": "channel_sequencer"
          }
        }
      },
      "irq_concat_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "ip_revision": "5",
        "xci_name": "icyradio_irq_concat_0_0",
        "xci_path": "ip/icyradio_irq_concat_0_0/icyradio_irq_concat_0_0.xci",
        "inst_hier_path": "irq_concat_0",
        "parameters": {
          "NUM_PORTS": {
            "value": "22"
          },
          "dout_width": {
            "value": "22"
          }
        }
      },
      "GND_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "8",
        "xci_name": "icyradio_GND_0_0",
        "xci_path": "ip/icyradio_GND_0_0/icyradio_GND_0_0.xci",
        "inst_hier_path": "GND_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      },
      "axi_bram_ctrl_0": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "ip_revision": "9",
        "xci_name": "icyradio_axi_bram_ctrl_0_0",
        "xci_path": "ip/icyradio_axi_bram_ctrl_0_0/icyradio_axi_bram_ctrl_0_0.xci",
        "inst_hier_path": "axi_bram_ctrl_0",
        "parameters": {
          "DATA_WIDTH": {
            "value": "64"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "SINGLE_PORT_BRAM": {
            "value": "1"
          },
          "USE_ECC": {
            "value": "0"
          }
        }
      },
      "axi_iic_0": {
        "vlnv": "xilinx.com:ip:axi_iic:2.1",
        "ip_revision": "5",
        "xci_name": "icyradio_axi_iic_0_0",
        "xci_path": "ip/icyradio_axi_iic_0_0/icyradio_axi_iic_0_0.xci",
        "inst_hier_path": "axi_iic_0"
      },
      "axi_pcie_0": {
        "vlnv": "xilinx.com:ip:axi_pcie:2.9",
        "ip_revision": "10",
        "xci_name": "icyradio_axi_pcie_0_0",
        "xci_path": "ip/icyradio_axi_pcie_0_0/icyradio_axi_pcie_0_0.xci",
        "inst_hier_path": "axi_pcie_0",
        "parameters": {
          "AXIBAR2PCIEBAR_0": {
            "value": "0x00000000"
          },
          "AXIBAR2PCIEBAR_1": {
            "value": "0x00000000"
          },
          "AXIBAR2PCIEBAR_2": {
            "value": "0x00000000"
          },
          "AXIBAR_AS_0": {
            "value": "true"
          },
          "AXIBAR_AS_1": {
            "value": "true"
          },
          "AXIBAR_AS_2": {
            "value": "true"
          },
          "AXIBAR_AS_3": {
            "value": "true"
          },
          "AXIBAR_AS_4": {
            "value": "true"
          },
          "AXIBAR_AS_5": {
            "value": "true"
          },
          "AXIBAR_NUM": {
            "value": "6"
          },
          "BAR0_SCALE": {
            "value": "Megabytes"
          },
          "BAR0_SIZE": {
            "value": "2"
          },
          "BAR1_ENABLED": {
            "value": "true"
          },
          "BAR1_SCALE": {
            "value": "Megabytes"
          },
          "BAR1_SIZE": {
            "value": "512"
          },
          "BAR1_TYPE": {
            "value": "Memory"
          },
          "BAR2_ENABLED": {
            "value": "true"
          },
          "BAR2_SCALE": {
            "value": "Megabytes"
          },
          "BAR2_SIZE": {
            "value": "32"
          },
          "BAR2_TYPE": {
            "value": "Memory"
          },
          "BAR_64BIT": {
            "value": "false"
          },
          "BASE_CLASS_MENU": {
            "value": "Wireless_controller"
          },
          "CLASS_CODE": {
            "value": "0x0D1000"
          },
          "DEVICE_ID": {
            "value": "0x7021"
          },
          "MAX_LINK_SPEED": {
            "value": "5.0_GT/s"
          },
          "M_AXI_DATA_WIDTH": {
            "value": "64"
          },
          "NO_OF_LANES": {
            "value": "X2"
          },
          "NUM_MSI_REQ": {
            "value": "5"
          },
          "PCIEBAR2AXIBAR_0": {
            "value": "0x40000000"
          },
          "PCIEBAR2AXIBAR_1": {
            "value": "0x20000000"
          },
          "PCIEBAR2AXIBAR_2": {
            "value": "0x00000000"
          },
          "SUB_CLASS_INTERFACE_MENU": {
            "value": "RF_controller"
          },
          "S_AXI_DATA_WIDTH": {
            "value": "64"
          },
          "S_AXI_SUPPORTS_NARROW_BURST": {
            "value": "true"
          }
        },
        "interface_ports": {
          "M_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "M_AXI",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          },
          "S_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "S_AXI"
          },
          "S_AXI_CTL": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "S_AXI_CTL"
          }
        },
        "addressing": {
          "memory_maps": {
            "S_AXI": {
              "address_blocks": {
                "BAR0": {
                  "base_address": "0",
                  "range": "4G",
                  "width": "32",
                  "usage": "memory",
                  "offset_base_param": "AXIBAR_0",
                  "offset_high_param": "AXIBAR_HIGHADDR_0"
                },
                "BAR1": {
                  "base_address": "0",
                  "range": "4G",
                  "width": "32",
                  "usage": "memory",
                  "offset_base_param": "AXIBAR_1",
                  "offset_high_param": "AXIBAR_HIGHADDR_1"
                },
                "BAR2": {
                  "base_address": "0",
                  "range": "4G",
                  "width": "32",
                  "usage": "memory",
                  "offset_base_param": "AXIBAR_2",
                  "offset_high_param": "AXIBAR_HIGHADDR_2"
                },
                "BAR3": {
                  "base_address": "0",
                  "range": "4G",
                  "width": "32",
                  "usage": "memory",
                  "offset_base_param": "AXIBAR_3",
                  "offset_high_param": "AXIBAR_HIGHADDR_3"
                },
                "BAR4": {
                  "base_address": "0",
                  "range": "4G",
                  "width": "32",
                  "usage": "memory",
                  "offset_base_param": "AXIBAR_4",
                  "offset_high_param": "AXIBAR_HIGHADDR_4"
                },
                "BAR5": {
                  "base_address": "0",
                  "range": "4G",
                  "width": "32",
                  "usage": "memory",
                  "offset_base_param": "AXIBAR_5",
                  "offset_high_param": "AXIBAR_HIGHADDR_5"
                }
              }
            },
            "S_AXI_CTL": {
              "address_blocks": {
                "CTL0": {
                  "base_address": "0",
                  "range": "256M",
                  "width": "28",
                  "usage": "memory",
                  "offset_base_param": "BASEADDR",
                  "offset_high_param": "HIGHADDR"
                }
              }
            }
          },
          "address_spaces": {
            "M_AXI": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "axi_protocol_convert_0": {
        "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
        "ip_revision": "29",
        "xci_name": "icyradio_axi_protocol_convert_0_0",
        "xci_path": "ip/icyradio_axi_protocol_convert_0_0/icyradio_axi_protocol_convert_0_0.xci",
        "inst_hier_path": "axi_protocol_convert_0",
        "parameters": {
          "MI_PROTOCOL": {
            "value": "AXI4LITE"
          },
          "SI_PROTOCOL": {
            "value": "AXI4"
          }
        },
        "interface_ports": {
          "S_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M_AXI"
            ]
          }
        }
      },
      "util_ds_buf_0": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "ip_revision": "31",
        "xci_name": "icyradio_util_ds_buf_0_0",
        "xci_path": "ip/icyradio_util_ds_buf_0_0/icyradio_util_ds_buf_0_0.xci",
        "inst_hier_path": "util_ds_buf_0",
        "parameters": {
          "C_BUF_TYPE": {
            "value": "IBUFDSGTE"
          }
        }
      },
      "tx_enable_gate_tx0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "ip_revision": "3",
        "xci_name": "icyradio_tx_enable_gate_tx0_0",
        "xci_path": "ip/icyradio_tx_enable_gate_tx0_0/icyradio_tx_enable_gate_tx0_0.xci",
        "inst_hier_path": "tx_enable_gate_tx0",
        "parameters": {
          "C_OPERATION": {
            "value": "and"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "picorv32_0": {
        "vlnv": "clifford.at:user:picorv32:1.0",
        "ip_revision": "11",
        "xci_name": "icyradio_picorv32_0_0",
        "xci_path": "ip/icyradio_picorv32_0_0/icyradio_picorv32_0_0.xci",
        "inst_hier_path": "picorv32_0",
        "parameters": {
          "BARREL_SHIFTER": {
            "value": "true"
          },
          "COMPRESSED_ISA": {
            "value": "true"
          },
          "ENABLE_DIV": {
            "value": "true"
          },
          "ENABLE_FAST_MUL": {
            "value": "true"
          },
          "ENABLE_IRQ": {
            "value": "true"
          },
          "ENABLE_MUL": {
            "value": "false"
          },
          "ENABLE_PCPI": {
            "value": "false"
          },
          "ENABLE_TRACE": {
            "value": "false"
          },
          "LATCHED_IRQ": {
            "value": "0xFFFFFFFF"
          },
          "PROGADDR_IRQ": {
            "value": "0x01000010"
          },
          "PROGADDR_RESET": {
            "value": "0x01000000"
          },
          "STACKADDR": {
            "value": "0x01020000"
          },
          "TWO_CYCLE_COMPARE": {
            "value": "false"
          },
          "TWO_STAGE_SHIFT": {
            "value": "true"
          }
        },
        "interface_ports": {
          "M_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "M_AXI",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "M_AXI": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "axi_iic_1": {
        "vlnv": "xilinx.com:ip:axi_iic:2.1",
        "ip_revision": "5",
        "xci_name": "icyradio_axi_iic_1_0",
        "xci_path": "ip/icyradio_axi_iic_1_0/icyradio_axi_iic_1_0.xci",
        "inst_hier_path": "axi_iic_1",
        "parameters": {
          "C_DEFAULT_VALUE": {
            "value": "0x00"
          },
          "C_GPO_WIDTH": {
            "value": "1"
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "ip_revision": "13",
        "xci_name": "icyradio_clk_wiz_0_0",
        "xci_path": "ip/icyradio_clk_wiz_0_0/icyradio_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "0.3422"
          },
          "CLKIN1_UI_JITTER": {
            "value": "0.3422"
          },
          "CLKIN2_JITTER_PS": {
            "value": "100.000"
          },
          "CLKIN2_UI_JITTER": {
            "value": "100.000"
          },
          "CLKOUT1_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT1_JITTER": {
            "value": "131.089"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "164.985"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "250"
          },
          "CLKOUT2_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT2_JITTER": {
            "value": "136.431"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "164.985"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "200"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLKOUT3_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT3_JITTER": {
            "value": "285.743"
          },
          "CLKOUT3_PHASE_ERROR": {
            "value": "164.985"
          },
          "CLKOUT3_REQUESTED_OUT_FREQ": {
            "value": "100.000"
          },
          "CLKOUT3_USED": {
            "value": "false"
          },
          "CLKOUT4_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT5_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT6_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT7_DRIVES": {
            "value": "BUFG"
          },
          "FEEDBACK_SOURCE": {
            "value": "FDBK_AUTO"
          },
          "JITTER_OPTIONS": {
            "value": "PS"
          },
          "JITTER_SEL": {
            "value": "Min_O_Jitter"
          },
          "MMCM_BANDWIDTH": {
            "value": "HIGH"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "20.000"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "20.000"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.0"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "4.000"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "5"
          },
          "MMCM_CLKOUT2_DIVIDE": {
            "value": "1"
          },
          "MMCM_REF_JITTER1": {
            "value": "0.000"
          },
          "MMCM_REF_JITTER2": {
            "value": "0.010"
          },
          "NUM_OUT_CLKS": {
            "value": "2"
          },
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          },
          "SECONDARY_SOURCE": {
            "value": "Single_ended_clock_capable_pin"
          },
          "USE_PHASE_ALIGNMENT": {
            "value": "false"
          },
          "USE_POWER_DOWN": {
            "value": "false"
          },
          "USE_SAFE_CLOCK_STARTUP": {
            "value": "false"
          }
        }
      },
      "gpio_slice_trx_ctrl_out": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "3",
        "xci_name": "icyradio_gpio_slice_trx_ctrl_out_0",
        "xci_path": "ip/icyradio_gpio_slice_trx_ctrl_out_0/icyradio_gpio_slice_trx_ctrl_out_0.xci",
        "inst_hier_path": "gpio_slice_trx_ctrl_out",
        "parameters": {
          "DIN_FROM": {
            "value": "3"
          },
          "DOUT_WIDTH": {
            "value": "4"
          }
        }
      },
      "gpio_slice_trx_sync_in": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "3",
        "xci_name": "icyradio_gpio_slice_trx_sync_in_0",
        "xci_path": "ip/icyradio_gpio_slice_trx_sync_in_0/icyradio_gpio_slice_trx_sync_in_0.xci",
        "inst_hier_path": "gpio_slice_trx_sync_in",
        "parameters": {
          "DIN_FROM": {
            "value": "5"
          },
          "DIN_TO": {
            "value": "5"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "gpio_slice_trx_en_agc": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "3",
        "xci_name": "icyradio_gpio_slice_trx_en_agc_0",
        "xci_path": "ip/icyradio_gpio_slice_trx_en_agc_0/icyradio_gpio_slice_trx_en_agc_0.xci",
        "inst_hier_path": "gpio_slice_trx_en_agc",
        "parameters": {
          "DIN_FROM": {
            "value": "4"
          },
          "DIN_TO": {
            "value": "4"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "gpio_concat_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "ip_revision": "5",
        "xci_name": "icyradio_gpio_concat_0_0",
        "xci_path": "ip/icyradio_gpio_concat_0_0/icyradio_gpio_concat_0_0.xci",
        "inst_hier_path": "gpio_concat_0",
        "parameters": {
          "IN0_WIDTH": {
            "value": "8"
          },
          "IN10_WIDTH": {
            "value": "1"
          },
          "IN1_WIDTH": {
            "value": "8"
          },
          "IN2_WIDTH": {
            "value": "4"
          },
          "IN3_WIDTH": {
            "value": "2"
          },
          "IN4_WIDTH": {
            "value": "2"
          },
          "IN5_WIDTH": {
            "value": "1"
          },
          "IN6_WIDTH": {
            "value": "1"
          },
          "IN7_WIDTH": {
            "value": "3"
          },
          "IN8_WIDTH": {
            "value": "1"
          },
          "IN9_WIDTH": {
            "value": "1"
          },
          "NUM_PORTS": {
            "value": "11"
          },
          "dout_width": {
            "value": "32"
          }
        }
      },
      "GND_3": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "8",
        "xci_name": "icyradio_GND_3_0",
        "xci_path": "ip/icyradio_GND_3_0/icyradio_GND_3_0.xci",
        "inst_hier_path": "GND_3",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "3"
          }
        }
      },
      "gpio_slice_trx_up_txnrx": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "3",
        "xci_name": "icyradio_gpio_slice_trx_up_txnrx_0",
        "xci_path": "ip/icyradio_gpio_slice_trx_up_txnrx_0/icyradio_gpio_slice_trx_up_txnrx_0.xci",
        "inst_hier_path": "gpio_slice_trx_up_txnrx",
        "parameters": {
          "DIN_FROM": {
            "value": "7"
          },
          "DIN_TO": {
            "value": "7"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "gpio_slice_trx_up_enable": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "3",
        "xci_name": "icyradio_gpio_slice_trx_up_enable_0",
        "xci_path": "ip/icyradio_gpio_slice_trx_up_enable_0/icyradio_gpio_slice_trx_up_enable_0.xci",
        "inst_hier_path": "gpio_slice_trx_up_enable",
        "parameters": {
          "DIN_FROM": {
            "value": "6"
          },
          "DIN_TO": {
            "value": "6"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "gpio_concat_0_1": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "ip_revision": "5",
        "xci_name": "icyradio_gpio_concat_0_1_0",
        "xci_path": "ip/icyradio_gpio_concat_0_1_0/icyradio_gpio_concat_0_1_0.xci",
        "inst_hier_path": "gpio_concat_0_1",
        "parameters": {
          "IN0_WIDTH": {
            "value": "1"
          },
          "IN1_WIDTH": {
            "value": "1"
          },
          "IN2_WIDTH": {
            "value": "1"
          },
          "IN3_WIDTH": {
            "value": "1"
          },
          "NUM_PORTS": {
            "value": "4"
          },
          "dout_width": {
            "value": "4"
          }
        }
      },
      "gpio_concat_1": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "ip_revision": "5",
        "xci_name": "icyradio_gpio_concat_1_0",
        "xci_path": "ip/icyradio_gpio_concat_1_0/icyradio_gpio_concat_1_0.xci",
        "inst_hier_path": "gpio_concat_1",
        "parameters": {
          "IN0_WIDTH": {
            "value": "8"
          },
          "IN1_WIDTH": {
            "value": "1"
          },
          "IN2_WIDTH": {
            "value": "22"
          },
          "IN3_WIDTH": {
            "value": "1"
          },
          "NUM_PORTS": {
            "value": "4"
          },
          "dout_width": {
            "value": "32"
          }
        }
      },
      "GND_4": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "8",
        "xci_name": "icyradio_GND_4_0",
        "xci_path": "ip/icyradio_GND_4_0/icyradio_GND_4_0.xci",
        "inst_hier_path": "GND_4",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "22"
          }
        }
      },
      "gpio_slice_synth_ce": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "3",
        "xci_name": "icyradio_gpio_slice_synth_ce_0",
        "xci_path": "ip/icyradio_gpio_slice_synth_ce_0/icyradio_gpio_slice_synth_ce_0.xci",
        "inst_hier_path": "gpio_slice_synth_ce",
        "parameters": {
          "DIN_FROM": {
            "value": "0"
          },
          "DIN_TO": {
            "value": "0"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "gpio_slice_synth_mute": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "3",
        "xci_name": "icyradio_gpio_slice_synth_mute_0",
        "xci_path": "ip/icyradio_gpio_slice_synth_mute_0/icyradio_gpio_slice_synth_mute_0.xci",
        "inst_hier_path": "gpio_slice_synth_mute",
        "parameters": {
          "DIN_FROM": {
            "value": "1"
          },
          "DIN_TO": {
            "value": "1"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "gpio_slice_synth_sync": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "3",
        "xci_name": "icyradio_gpio_slice_synth_sync_0",
        "xci_path": "ip/icyradio_gpio_slice_synth_sync_0/icyradio_gpio_slice_synth_sync_0.xci",
        "inst_hier_path": "gpio_slice_synth_sync",
        "parameters": {
          "DIN_FROM": {
            "value": "2"
          },
          "DIN_TO": {
            "value": "2"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "gpio_slice_pm_i2c_en": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "3",
        "xci_name": "icyradio_gpio_slice_pm_i2c_en_0",
        "xci_path": "ip/icyradio_gpio_slice_pm_i2c_en_0/icyradio_gpio_slice_pm_i2c_en_0.xci",
        "inst_hier_path": "gpio_slice_pm_i2c_en",
        "parameters": {
          "DIN_FROM": {
            "value": "10"
          },
          "DIN_TO": {
            "value": "10"
          },
          "DIN_WIDTH": {
            "value": "32"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "gpio_slice_clk_mngr_oen": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "3",
        "xci_name": "icyradio_gpio_slice_clk_mngr_oen_0",
        "xci_path": "ip/icyradio_gpio_slice_clk_mngr_oen_0/icyradio_gpio_slice_clk_mngr_oen_0.xci",
        "inst_hier_path": "gpio_slice_clk_mngr_oen",
        "parameters": {
          "DIN_FROM": {
            "value": "11"
          },
          "DIN_TO": {
            "value": "11"
          },
          "DIN_WIDTH": {
            "value": "32"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "GND_5": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "8",
        "xci_name": "icyradio_GND_5_0",
        "xci_path": "ip/icyradio_GND_5_0/icyradio_GND_5_0.xci",
        "inst_hier_path": "GND_5",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "8"
          }
        }
      },
      "GND_6": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "8",
        "xci_name": "icyradio_GND_6_0",
        "xci_path": "ip/icyradio_GND_6_0/icyradio_GND_6_0.xci",
        "inst_hier_path": "GND_6",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "8"
          }
        }
      },
      "gpio_slice_trx_resetn": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "3",
        "xci_name": "icyradio_gpio_slice_trx_resetn_0",
        "xci_path": "ip/icyradio_gpio_slice_trx_resetn_0/icyradio_gpio_slice_trx_resetn_0.xci",
        "inst_hier_path": "gpio_slice_trx_resetn",
        "parameters": {
          "DIN_FROM": {
            "value": "31"
          },
          "DIN_TO": {
            "value": "31"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "GND_7": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "8",
        "xci_name": "icyradio_GND_7_0",
        "xci_path": "ip/icyradio_GND_7_0/icyradio_GND_7_0.xci",
        "inst_hier_path": "GND_7",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "1"
          }
        }
      },
      "gpio_slice_synth_resetn": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "3",
        "xci_name": "icyradio_gpio_slice_synth_resetn_0",
        "xci_path": "ip/icyradio_gpio_slice_synth_resetn_0/icyradio_gpio_slice_synth_resetn_0.xci",
        "inst_hier_path": "gpio_slice_synth_resetn",
        "parameters": {
          "DIN_FROM": {
            "value": "31"
          },
          "DIN_TO": {
            "value": "31"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "GND_8": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "8",
        "xci_name": "icyradio_GND_8_0",
        "xci_path": "ip/icyradio_GND_8_0/icyradio_GND_8_0.xci",
        "inst_hier_path": "GND_8",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "1"
          }
        }
      },
      "rst_clk_wiz_0_250M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "14",
        "xci_name": "icyradio_rst_clk_wiz_0_250M_0",
        "xci_path": "ip/icyradio_rst_clk_wiz_0_250M_0/icyradio_rst_clk_wiz_0_250M_0.xci",
        "inst_hier_path": "rst_clk_wiz_0_250M",
        "parameters": {
          "C_AUX_RESET_HIGH": {
            "value": "1"
          },
          "C_AUX_RST_WIDTH": {
            "value": "4"
          }
        }
      },
      "gpio_slice_sys_aux_reset": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "3",
        "xci_name": "icyradio_gpio_slice_sys_aux_reset_0",
        "xci_path": "ip/icyradio_gpio_slice_sys_aux_reset_0/icyradio_gpio_slice_sys_aux_reset_0.xci",
        "inst_hier_path": "gpio_slice_sys_aux_reset",
        "parameters": {
          "DIN_FROM": {
            "value": "31"
          },
          "DIN_TO": {
            "value": "31"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "gpio_slice_cpu_resetn": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "3",
        "xci_name": "icyradio_gpio_slice_cpu_resetn_0",
        "xci_path": "ip/icyradio_gpio_slice_cpu_resetn_0/icyradio_gpio_slice_cpu_resetn_0.xci",
        "inst_hier_path": "gpio_slice_cpu_resetn",
        "parameters": {
          "DIN_FROM": {
            "value": "30"
          },
          "DIN_TO": {
            "value": "30"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "gpio_concat_2": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "ip_revision": "5",
        "xci_name": "icyradio_gpio_concat_2_0",
        "xci_path": "ip/icyradio_gpio_concat_2_0/icyradio_gpio_concat_2_0.xci",
        "inst_hier_path": "gpio_concat_2",
        "parameters": {
          "IN0_WIDTH": {
            "value": "1"
          },
          "IN10_WIDTH": {
            "value": "1"
          },
          "IN11_WIDTH": {
            "value": "1"
          },
          "IN12_WIDTH": {
            "value": "1"
          },
          "IN13_WIDTH": {
            "value": "5"
          },
          "IN14_WIDTH": {
            "value": "3"
          },
          "IN15_WIDTH": {
            "value": "3"
          },
          "IN16_WIDTH": {
            "value": "2"
          },
          "IN1_WIDTH": {
            "value": "1"
          },
          "IN2_WIDTH": {
            "value": "1"
          },
          "IN3_WIDTH": {
            "value": "1"
          },
          "IN4_WIDTH": {
            "value": "1"
          },
          "IN5_WIDTH": {
            "value": "1"
          },
          "IN6_WIDTH": {
            "value": "1"
          },
          "IN7_WIDTH": {
            "value": "5"
          },
          "IN8_WIDTH": {
            "value": "1"
          },
          "IN9_WIDTH": {
            "value": "3"
          },
          "NUM_PORTS": {
            "value": "17"
          },
          "dout_width": {
            "value": "32"
          }
        }
      },
      "GND_9": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "8",
        "xci_name": "icyradio_GND_9_0",
        "xci_path": "ip/icyradio_GND_9_0/icyradio_GND_9_0.xci",
        "inst_hier_path": "GND_9",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "1"
          }
        }
      },
      "gpio_slice_cm4_wake": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "3",
        "xci_name": "icyradio_gpio_slice_cm4_wake_0",
        "xci_path": "ip/icyradio_gpio_slice_cm4_wake_0/icyradio_gpio_slice_cm4_wake_0.xci",
        "inst_hier_path": "gpio_slice_cm4_wake",
        "parameters": {
          "DIN_FROM": {
            "value": "8"
          },
          "DIN_TO": {
            "value": "8"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "GND_1": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "8",
        "xci_name": "icyradio_GND_1_0",
        "xci_path": "ip/icyradio_GND_1_0/icyradio_GND_1_0.xci",
        "inst_hier_path": "GND_1",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      },
      "GND_11": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "8",
        "xci_name": "icyradio_GND_11_0",
        "xci_path": "ip/icyradio_GND_11_0/icyradio_GND_11_0.xci",
        "inst_hier_path": "GND_11",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      },
      "GND_13": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "8",
        "xci_name": "icyradio_GND_13_0",
        "xci_path": "ip/icyradio_GND_13_0/icyradio_GND_13_0.xci",
        "inst_hier_path": "GND_13",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "32"
          }
        }
      },
      "GND_14": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "8",
        "xci_name": "icyradio_GND_14_0",
        "xci_path": "ip/icyradio_GND_14_0/icyradio_GND_14_0.xci",
        "inst_hier_path": "GND_14",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "2"
          }
        }
      },
      "gpio_concat_0_2": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "ip_revision": "5",
        "xci_name": "icyradio_gpio_concat_0_2_0",
        "xci_path": "ip/icyradio_gpio_concat_0_2_0/icyradio_gpio_concat_0_2_0.xci",
        "inst_hier_path": "gpio_concat_0_2",
        "parameters": {
          "IN0_WIDTH": {
            "value": "1"
          },
          "IN1_WIDTH": {
            "value": "1"
          },
          "IN2_WIDTH": {
            "value": "1"
          },
          "IN3_WIDTH": {
            "value": "1"
          },
          "NUM_PORTS": {
            "value": "2"
          }
        }
      },
      "GND_15": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "8",
        "xci_name": "icyradio_GND_15_0",
        "xci_path": "ip/icyradio_GND_15_0/icyradio_GND_15_0.xci",
        "inst_hier_path": "GND_15",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "5"
          }
        }
      },
      "rst_axi_pcie_0_125M_pcie_core": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "14",
        "xci_name": "icyradio_rst_axi_pcie_0_125M_pcie_core_0",
        "xci_path": "ip/icyradio_rst_axi_pcie_0_125M_pcie_core_0/icyradio_rst_axi_pcie_0_125M_pcie_core_0.xci",
        "inst_hier_path": "rst_axi_pcie_0_125M_pcie_core",
        "parameters": {
          "C_AUX_RESET_HIGH": {
            "value": "1"
          },
          "C_AUX_RST_WIDTH": {
            "value": "4"
          }
        }
      },
      "GND_17": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "8",
        "xci_name": "icyradio_GND_17_0",
        "xci_path": "ip/icyradio_GND_17_0/icyradio_GND_17_0.xci",
        "inst_hier_path": "GND_17",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      },
      "GND_18": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "8",
        "xci_name": "icyradio_GND_18_0",
        "xci_path": "ip/icyradio_GND_18_0/icyradio_GND_18_0.xci",
        "inst_hier_path": "GND_18",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      },
      "GND_19": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "8",
        "xci_name": "icyradio_GND_19_0",
        "xci_path": "ip/icyradio_GND_19_0/icyradio_GND_19_0.xci",
        "inst_hier_path": "GND_19",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      },
      "GND_20": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "8",
        "xci_name": "icyradio_GND_20_0",
        "xci_path": "ip/icyradio_GND_20_0/icyradio_GND_20_0.xci",
        "inst_hier_path": "GND_20",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      },
      "rst_pulse_gen_0": {
        "vlnv": "xilinx.com:module_ref:rst_pulse_gen:1.0",
        "ip_revision": "1",
        "xci_name": "icyradio_rst_pulse_gen_0_0",
        "xci_path": "ip/icyradio_rst_pulse_gen_0_0/icyradio_rst_pulse_gen_0_0.xci",
        "inst_hier_path": "rst_pulse_gen_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "rst_pulse_gen",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "icyradio_axi_pcie_0_0_axi_aclk_out",
                "value_src": "default_prop"
              }
            }
          },
          "trigger": {
            "direction": "I"
          },
          "rst_out": {
            "direction": "O"
          }
        }
      },
      "axi_peripheral_interconnect": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip/icyradio_axi_peripheral_interconnect_0/icyradio_axi_peripheral_interconnect_0.xci",
        "inst_hier_path": "axi_peripheral_interconnect",
        "xci_name": "icyradio_axi_peripheral_interconnect_0",
        "parameters": {
          "NUM_MI": {
            "value": "22"
          },
          "STRATEGY": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M06_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M07_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M08_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M09_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M10_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M11_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M12_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M13_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M14_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M15_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M16_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M17_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M18_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M19_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M20_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M21_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M05_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M05_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M05_ARESETN"
              }
            }
          },
          "M05_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M06_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M06_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M06_ARESETN"
              }
            }
          },
          "M06_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M07_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M07_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M07_ARESETN"
              }
            }
          },
          "M07_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M08_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M08_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M08_ARESETN"
              }
            }
          },
          "M08_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M09_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M09_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M09_ARESETN"
              }
            }
          },
          "M09_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M10_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M10_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M10_ARESETN"
              }
            }
          },
          "M10_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M11_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M11_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M11_ARESETN"
              }
            }
          },
          "M11_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M12_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M12_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M12_ARESETN"
              }
            }
          },
          "M12_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M13_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M13_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M13_ARESETN"
              }
            }
          },
          "M13_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M14_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M14_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M14_ARESETN"
              }
            }
          },
          "M14_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M15_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M15_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M15_ARESETN"
              }
            }
          },
          "M15_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M16_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M16_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M16_ARESETN"
              }
            }
          },
          "M16_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M17_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M17_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M17_ARESETN"
              }
            }
          },
          "M17_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M18_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M18_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M18_ARESETN"
              }
            }
          },
          "M18_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M19_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M19_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M19_ARESETN"
              }
            }
          },
          "M19_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M20_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M20_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M20_ARESETN"
              }
            }
          },
          "M20_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M21_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M21_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M21_ARESETN"
              }
            }
          },
          "M21_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "ip_revision": "30",
            "xci_name": "icyradio_xbar_5",
            "xci_path": "ip/icyradio_xbar_5/icyradio_xbar_5.xci",
            "inst_hier_path": "axi_peripheral_interconnect/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "3"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI"
                ]
              }
            }
          },
          "tier2_xbar_0": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "ip_revision": "30",
            "xci_name": "icyradio_tier2_xbar_0_0",
            "xci_path": "ip/icyradio_tier2_xbar_0_0/icyradio_tier2_xbar_0_0.xci",
            "inst_hier_path": "axi_peripheral_interconnect/tier2_xbar_0",
            "parameters": {
              "NUM_MI": {
                "value": "8"
              },
              "NUM_SI": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI",
                  "M04_AXI",
                  "M05_AXI",
                  "M06_AXI",
                  "M07_AXI"
                ]
              }
            }
          },
          "tier2_xbar_1": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "ip_revision": "30",
            "xci_name": "icyradio_tier2_xbar_1_0",
            "xci_path": "ip/icyradio_tier2_xbar_1_0/icyradio_tier2_xbar_1_0.xci",
            "inst_hier_path": "axi_peripheral_interconnect/tier2_xbar_1",
            "parameters": {
              "NUM_MI": {
                "value": "8"
              },
              "NUM_SI": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI",
                  "M04_AXI",
                  "M05_AXI",
                  "M06_AXI",
                  "M07_AXI"
                ]
              }
            }
          },
          "tier2_xbar_2": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "ip_revision": "30",
            "xci_name": "icyradio_tier2_xbar_2_0",
            "xci_path": "ip/icyradio_tier2_xbar_2_0/icyradio_tier2_xbar_2_0.xci",
            "inst_hier_path": "axi_peripheral_interconnect/tier2_xbar_2",
            "parameters": {
              "NUM_MI": {
                "value": "6"
              },
              "NUM_SI": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI",
                  "M04_AXI",
                  "M05_AXI"
                ]
              }
            }
          },
          "i00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "i00_couplers_to_i00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "i01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "i01_couplers_to_i01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "i02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "i02_couplers_to_i02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m03_couplers_to_m03_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m04_couplers_to_m04_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m05_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m05_couplers_to_m05_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m06_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m06_couplers_to_m06_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m07_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m07_couplers_to_m07_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m08_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m08_couplers_to_m08_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m09_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m09_couplers_to_m09_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m10_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m10_couplers_to_m10_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m11_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m11_couplers_to_m11_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m12_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m12_couplers_to_m12_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m13_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m13_couplers_to_m13_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m14_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m14_couplers_to_m14_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m15_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m15_couplers_to_m15_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m16_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "ip_revision": "28",
                "xci_name": "icyradio_auto_cc_1",
                "xci_path": "ip/icyradio_auto_cc_1/icyradio_auto_cc_1.xci",
                "inst_hier_path": "axi_peripheral_interconnect/m16_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_m16_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "m16_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m17_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m17_couplers_to_m17_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m18_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m18_couplers_to_m18_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m19_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m19_couplers_to_m19_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m20_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m20_couplers_to_m20_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m21_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m21_couplers_to_m21_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_peripheral_interconnect_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "i00_couplers_to_tier2_xbar_0": {
            "interface_ports": [
              "i00_couplers/M_AXI",
              "tier2_xbar_0/S00_AXI"
            ]
          },
          "i01_couplers_to_tier2_xbar_1": {
            "interface_ports": [
              "i01_couplers/M_AXI",
              "tier2_xbar_1/S00_AXI"
            ]
          },
          "i02_couplers_to_tier2_xbar_2": {
            "interface_ports": [
              "i02_couplers/M_AXI",
              "tier2_xbar_2/S00_AXI"
            ]
          },
          "m00_couplers_to_axi_peripheral_interconnect": {
            "interface_ports": [
              "m00_couplers/M_AXI",
              "M00_AXI"
            ]
          },
          "m01_couplers_to_axi_peripheral_interconnect": {
            "interface_ports": [
              "m01_couplers/M_AXI",
              "M01_AXI"
            ]
          },
          "m02_couplers_to_axi_peripheral_interconnect": {
            "interface_ports": [
              "m02_couplers/M_AXI",
              "M02_AXI"
            ]
          },
          "m03_couplers_to_axi_peripheral_interconnect": {
            "interface_ports": [
              "m03_couplers/M_AXI",
              "M03_AXI"
            ]
          },
          "m04_couplers_to_axi_peripheral_interconnect": {
            "interface_ports": [
              "m04_couplers/M_AXI",
              "M04_AXI"
            ]
          },
          "m05_couplers_to_axi_peripheral_interconnect": {
            "interface_ports": [
              "m05_couplers/M_AXI",
              "M05_AXI"
            ]
          },
          "m06_couplers_to_axi_peripheral_interconnect": {
            "interface_ports": [
              "m06_couplers/M_AXI",
              "M06_AXI"
            ]
          },
          "m07_couplers_to_axi_peripheral_interconnect": {
            "interface_ports": [
              "m07_couplers/M_AXI",
              "M07_AXI"
            ]
          },
          "m08_couplers_to_axi_peripheral_interconnect": {
            "interface_ports": [
              "m08_couplers/M_AXI",
              "M08_AXI"
            ]
          },
          "m09_couplers_to_axi_peripheral_interconnect": {
            "interface_ports": [
              "m09_couplers/M_AXI",
              "M09_AXI"
            ]
          },
          "m10_couplers_to_axi_peripheral_interconnect": {
            "interface_ports": [
              "m10_couplers/M_AXI",
              "M10_AXI"
            ]
          },
          "m11_couplers_to_axi_peripheral_interconnect": {
            "interface_ports": [
              "m11_couplers/M_AXI",
              "M11_AXI"
            ]
          },
          "m12_couplers_to_axi_peripheral_interconnect": {
            "interface_ports": [
              "m12_couplers/M_AXI",
              "M12_AXI"
            ]
          },
          "m13_couplers_to_axi_peripheral_interconnect": {
            "interface_ports": [
              "m13_couplers/M_AXI",
              "M13_AXI"
            ]
          },
          "m14_couplers_to_axi_peripheral_interconnect": {
            "interface_ports": [
              "m14_couplers/M_AXI",
              "M14_AXI"
            ]
          },
          "m15_couplers_to_axi_peripheral_interconnect": {
            "interface_ports": [
              "m15_couplers/M_AXI",
              "M15_AXI"
            ]
          },
          "m16_couplers_to_axi_peripheral_interconnect": {
            "interface_ports": [
              "m16_couplers/M_AXI",
              "M16_AXI"
            ]
          },
          "m17_couplers_to_axi_peripheral_interconnect": {
            "interface_ports": [
              "m17_couplers/M_AXI",
              "M17_AXI"
            ]
          },
          "m18_couplers_to_axi_peripheral_interconnect": {
            "interface_ports": [
              "m18_couplers/M_AXI",
              "M18_AXI"
            ]
          },
          "m19_couplers_to_axi_peripheral_interconnect": {
            "interface_ports": [
              "m19_couplers/M_AXI",
              "M19_AXI"
            ]
          },
          "m20_couplers_to_axi_peripheral_interconnect": {
            "interface_ports": [
              "m20_couplers/M_AXI",
              "M20_AXI"
            ]
          },
          "m21_couplers_to_axi_peripheral_interconnect": {
            "interface_ports": [
              "m21_couplers/M_AXI",
              "M21_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "tier2_xbar_0_to_m00_couplers": {
            "interface_ports": [
              "tier2_xbar_0/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "tier2_xbar_0_to_m01_couplers": {
            "interface_ports": [
              "tier2_xbar_0/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "tier2_xbar_0_to_m02_couplers": {
            "interface_ports": [
              "tier2_xbar_0/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "tier2_xbar_0_to_m03_couplers": {
            "interface_ports": [
              "tier2_xbar_0/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "tier2_xbar_0_to_m04_couplers": {
            "interface_ports": [
              "tier2_xbar_0/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          },
          "tier2_xbar_0_to_m05_couplers": {
            "interface_ports": [
              "tier2_xbar_0/M05_AXI",
              "m05_couplers/S_AXI"
            ]
          },
          "tier2_xbar_0_to_m06_couplers": {
            "interface_ports": [
              "tier2_xbar_0/M06_AXI",
              "m06_couplers/S_AXI"
            ]
          },
          "tier2_xbar_0_to_m07_couplers": {
            "interface_ports": [
              "tier2_xbar_0/M07_AXI",
              "m07_couplers/S_AXI"
            ]
          },
          "tier2_xbar_1_to_m08_couplers": {
            "interface_ports": [
              "tier2_xbar_1/M00_AXI",
              "m08_couplers/S_AXI"
            ]
          },
          "tier2_xbar_1_to_m09_couplers": {
            "interface_ports": [
              "tier2_xbar_1/M01_AXI",
              "m09_couplers/S_AXI"
            ]
          },
          "tier2_xbar_1_to_m10_couplers": {
            "interface_ports": [
              "tier2_xbar_1/M02_AXI",
              "m10_couplers/S_AXI"
            ]
          },
          "tier2_xbar_1_to_m11_couplers": {
            "interface_ports": [
              "tier2_xbar_1/M03_AXI",
              "m11_couplers/S_AXI"
            ]
          },
          "tier2_xbar_1_to_m12_couplers": {
            "interface_ports": [
              "tier2_xbar_1/M04_AXI",
              "m12_couplers/S_AXI"
            ]
          },
          "tier2_xbar_1_to_m13_couplers": {
            "interface_ports": [
              "tier2_xbar_1/M05_AXI",
              "m13_couplers/S_AXI"
            ]
          },
          "tier2_xbar_1_to_m14_couplers": {
            "interface_ports": [
              "tier2_xbar_1/M06_AXI",
              "m14_couplers/S_AXI"
            ]
          },
          "tier2_xbar_1_to_m15_couplers": {
            "interface_ports": [
              "tier2_xbar_1/M07_AXI",
              "m15_couplers/S_AXI"
            ]
          },
          "tier2_xbar_2_to_m16_couplers": {
            "interface_ports": [
              "tier2_xbar_2/M00_AXI",
              "m16_couplers/S_AXI"
            ]
          },
          "tier2_xbar_2_to_m17_couplers": {
            "interface_ports": [
              "tier2_xbar_2/M01_AXI",
              "m17_couplers/S_AXI"
            ]
          },
          "tier2_xbar_2_to_m18_couplers": {
            "interface_ports": [
              "tier2_xbar_2/M02_AXI",
              "m18_couplers/S_AXI"
            ]
          },
          "tier2_xbar_2_to_m19_couplers": {
            "interface_ports": [
              "tier2_xbar_2/M03_AXI",
              "m19_couplers/S_AXI"
            ]
          },
          "tier2_xbar_2_to_m20_couplers": {
            "interface_ports": [
              "tier2_xbar_2/M04_AXI",
              "m20_couplers/S_AXI"
            ]
          },
          "tier2_xbar_2_to_m21_couplers": {
            "interface_ports": [
              "tier2_xbar_2/M05_AXI",
              "m21_couplers/S_AXI"
            ]
          },
          "xbar_to_i00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "i00_couplers/S_AXI"
            ]
          },
          "xbar_to_i01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "i01_couplers/S_AXI"
            ]
          },
          "xbar_to_i02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "i02_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "M01_ACLK_1": {
            "ports": [
              "M01_ACLK",
              "m01_couplers/M_ACLK"
            ]
          },
          "M01_ARESETN_1": {
            "ports": [
              "M01_ARESETN",
              "m01_couplers/M_ARESETN"
            ]
          },
          "M02_ACLK_1": {
            "ports": [
              "M02_ACLK",
              "m02_couplers/M_ACLK"
            ]
          },
          "M02_ARESETN_1": {
            "ports": [
              "M02_ARESETN",
              "m02_couplers/M_ARESETN"
            ]
          },
          "M03_ACLK_1": {
            "ports": [
              "M03_ACLK",
              "m03_couplers/M_ACLK"
            ]
          },
          "M03_ARESETN_1": {
            "ports": [
              "M03_ARESETN",
              "m03_couplers/M_ARESETN"
            ]
          },
          "M04_ACLK_1": {
            "ports": [
              "M04_ACLK",
              "m04_couplers/M_ACLK"
            ]
          },
          "M04_ARESETN_1": {
            "ports": [
              "M04_ARESETN",
              "m04_couplers/M_ARESETN"
            ]
          },
          "M05_ACLK_1": {
            "ports": [
              "M05_ACLK",
              "m05_couplers/M_ACLK"
            ]
          },
          "M05_ARESETN_1": {
            "ports": [
              "M05_ARESETN",
              "m05_couplers/M_ARESETN"
            ]
          },
          "M06_ACLK_1": {
            "ports": [
              "M06_ACLK",
              "m06_couplers/M_ACLK"
            ]
          },
          "M06_ARESETN_1": {
            "ports": [
              "M06_ARESETN",
              "m06_couplers/M_ARESETN"
            ]
          },
          "M07_ACLK_1": {
            "ports": [
              "M07_ACLK",
              "m07_couplers/M_ACLK"
            ]
          },
          "M07_ARESETN_1": {
            "ports": [
              "M07_ARESETN",
              "m07_couplers/M_ARESETN"
            ]
          },
          "M08_ACLK_1": {
            "ports": [
              "M08_ACLK",
              "m08_couplers/M_ACLK"
            ]
          },
          "M08_ARESETN_1": {
            "ports": [
              "M08_ARESETN",
              "m08_couplers/M_ARESETN"
            ]
          },
          "M09_ACLK_1": {
            "ports": [
              "M09_ACLK",
              "m09_couplers/M_ACLK"
            ]
          },
          "M09_ARESETN_1": {
            "ports": [
              "M09_ARESETN",
              "m09_couplers/M_ARESETN"
            ]
          },
          "M10_ACLK_1": {
            "ports": [
              "M10_ACLK",
              "m10_couplers/M_ACLK"
            ]
          },
          "M10_ARESETN_1": {
            "ports": [
              "M10_ARESETN",
              "m10_couplers/M_ARESETN"
            ]
          },
          "M11_ACLK_1": {
            "ports": [
              "M11_ACLK",
              "m11_couplers/M_ACLK"
            ]
          },
          "M11_ARESETN_1": {
            "ports": [
              "M11_ARESETN",
              "m11_couplers/M_ARESETN"
            ]
          },
          "M12_ACLK_1": {
            "ports": [
              "M12_ACLK",
              "m12_couplers/M_ACLK"
            ]
          },
          "M12_ARESETN_1": {
            "ports": [
              "M12_ARESETN",
              "m12_couplers/M_ARESETN"
            ]
          },
          "M13_ACLK_1": {
            "ports": [
              "M13_ACLK",
              "m13_couplers/M_ACLK"
            ]
          },
          "M13_ARESETN_1": {
            "ports": [
              "M13_ARESETN",
              "m13_couplers/M_ARESETN"
            ]
          },
          "M14_ACLK_1": {
            "ports": [
              "M14_ACLK",
              "m14_couplers/M_ACLK"
            ]
          },
          "M14_ARESETN_1": {
            "ports": [
              "M14_ARESETN",
              "m14_couplers/M_ARESETN"
            ]
          },
          "M15_ACLK_1": {
            "ports": [
              "M15_ACLK",
              "m15_couplers/M_ACLK"
            ]
          },
          "M15_ARESETN_1": {
            "ports": [
              "M15_ARESETN",
              "m15_couplers/M_ARESETN"
            ]
          },
          "M16_ACLK_1": {
            "ports": [
              "M16_ACLK",
              "m16_couplers/M_ACLK"
            ]
          },
          "M16_ARESETN_1": {
            "ports": [
              "M16_ARESETN",
              "m16_couplers/M_ARESETN"
            ]
          },
          "M17_ACLK_1": {
            "ports": [
              "M17_ACLK",
              "m17_couplers/M_ACLK"
            ]
          },
          "M17_ARESETN_1": {
            "ports": [
              "M17_ARESETN",
              "m17_couplers/M_ARESETN"
            ]
          },
          "M18_ACLK_1": {
            "ports": [
              "M18_ACLK",
              "m18_couplers/M_ACLK"
            ]
          },
          "M18_ARESETN_1": {
            "ports": [
              "M18_ARESETN",
              "m18_couplers/M_ARESETN"
            ]
          },
          "M19_ACLK_1": {
            "ports": [
              "M19_ACLK",
              "m19_couplers/M_ACLK"
            ]
          },
          "M19_ARESETN_1": {
            "ports": [
              "M19_ARESETN",
              "m19_couplers/M_ARESETN"
            ]
          },
          "M20_ACLK_1": {
            "ports": [
              "M20_ACLK",
              "m20_couplers/M_ACLK"
            ]
          },
          "M20_ARESETN_1": {
            "ports": [
              "M20_ARESETN",
              "m20_couplers/M_ARESETN"
            ]
          },
          "M21_ACLK_1": {
            "ports": [
              "M21_ACLK",
              "m21_couplers/M_ACLK"
            ]
          },
          "M21_ARESETN_1": {
            "ports": [
              "M21_ARESETN",
              "m21_couplers/M_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "axi_peripheral_interconnect_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "tier2_xbar_0/aclk",
              "tier2_xbar_1/aclk",
              "tier2_xbar_2/aclk",
              "i00_couplers/S_ACLK",
              "i00_couplers/M_ACLK",
              "i01_couplers/S_ACLK",
              "i01_couplers/M_ACLK",
              "i02_couplers/S_ACLK",
              "i02_couplers/M_ACLK",
              "s00_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK",
              "m05_couplers/S_ACLK",
              "m06_couplers/S_ACLK",
              "m07_couplers/S_ACLK",
              "m08_couplers/S_ACLK",
              "m09_couplers/S_ACLK",
              "m10_couplers/S_ACLK",
              "m11_couplers/S_ACLK",
              "m12_couplers/S_ACLK",
              "m13_couplers/S_ACLK",
              "m14_couplers/S_ACLK",
              "m15_couplers/S_ACLK",
              "m16_couplers/S_ACLK",
              "m17_couplers/S_ACLK",
              "m18_couplers/S_ACLK",
              "m19_couplers/S_ACLK",
              "m20_couplers/S_ACLK",
              "m21_couplers/S_ACLK"
            ]
          },
          "axi_peripheral_interconnect_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "tier2_xbar_0/aresetn",
              "tier2_xbar_1/aresetn",
              "tier2_xbar_2/aresetn",
              "i00_couplers/S_ARESETN",
              "i00_couplers/M_ARESETN",
              "i01_couplers/S_ARESETN",
              "i01_couplers/M_ARESETN",
              "i02_couplers/S_ARESETN",
              "i02_couplers/M_ARESETN",
              "s00_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN",
              "m05_couplers/S_ARESETN",
              "m06_couplers/S_ARESETN",
              "m07_couplers/S_ARESETN",
              "m08_couplers/S_ARESETN",
              "m09_couplers/S_ARESETN",
              "m10_couplers/S_ARESETN",
              "m11_couplers/S_ARESETN",
              "m12_couplers/S_ARESETN",
              "m13_couplers/S_ARESETN",
              "m14_couplers/S_ARESETN",
              "m15_couplers/S_ARESETN",
              "m16_couplers/S_ARESETN",
              "m17_couplers/S_ARESETN",
              "m18_couplers/S_ARESETN",
              "m19_couplers/S_ARESETN",
              "m20_couplers/S_ARESETN",
              "m21_couplers/S_ARESETN"
            ]
          }
        }
      },
      "axi_cpu_dma_interconnect": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip/icyradio_axi_cpu_dma_interconnect_0/icyradio_axi_cpu_dma_interconnect_0.xci",
        "inst_hier_path": "axi_cpu_dma_interconnect",
        "xci_name": "icyradio_axi_cpu_dma_interconnect_0",
        "parameters": {
          "NUM_MI": {
            "value": "2"
          },
          "NUM_SI": {
            "value": "7"
          },
          "S00_HAS_DATA_FIFO": {
            "value": "2"
          },
          "S01_HAS_DATA_FIFO": {
            "value": "2"
          },
          "S02_HAS_DATA_FIFO": {
            "value": "2"
          },
          "S03_HAS_DATA_FIFO": {
            "value": "2"
          },
          "S04_HAS_DATA_FIFO": {
            "value": "2"
          },
          "S05_HAS_DATA_FIFO": {
            "value": "2"
          },
          "S06_HAS_DATA_FIFO": {
            "value": "2"
          },
          "STRATEGY": {
            "value": "2"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S02_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S03_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S04_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S05_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S06_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S01_ARESETN"
              }
            }
          },
          "S01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S02_ARESETN"
              }
            }
          },
          "S02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S03_ARESETN"
              }
            }
          },
          "S03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S04_ARESETN"
              }
            }
          },
          "S04_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S05_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S05_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S05_ARESETN"
              }
            }
          },
          "S05_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S06_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S06_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S06_ARESETN"
              }
            }
          },
          "S06_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "ip_revision": "30",
            "xci_name": "icyradio_xbar_3",
            "xci_path": "ip/icyradio_xbar_3/icyradio_xbar_3.xci",
            "inst_hier_path": "axi_cpu_dma_interconnect/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "2"
              },
              "NUM_SI": {
                "value": "7"
              },
              "STRATEGY": {
                "value": "2"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI"
                ]
              },
              "S01_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI"
                ]
              },
              "S02_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI"
                ]
              },
              "S03_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI"
                ]
              },
              "S04_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI"
                ]
              },
              "S05_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI"
                ]
              },
              "S06_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s00_data_fifo": {
                "vlnv": "xilinx.com:ip:axi_data_fifo:2.1",
                "ip_revision": "28",
                "xci_name": "icyradio_s00_data_fifo_102",
                "xci_path": "ip/icyradio_s00_data_fifo_102/icyradio_s00_data_fifo_102.xci",
                "inst_hier_path": "axi_cpu_dma_interconnect/s00_couplers/s00_data_fifo",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_data_fifo": {
                "interface_ports": [
                  "S_AXI",
                  "s00_data_fifo/S_AXI"
                ]
              },
              "s00_data_fifo_to_s00_couplers": {
                "interface_ports": [
                  "s00_data_fifo/M_AXI",
                  "M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "s00_data_fifo/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "s00_data_fifo/aresetn"
                ]
              }
            }
          },
          "s01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s01_data_fifo": {
                "vlnv": "xilinx.com:ip:axi_data_fifo:2.1",
                "ip_revision": "28",
                "xci_name": "icyradio_s01_data_fifo_102",
                "xci_path": "ip/icyradio_s01_data_fifo_102/icyradio_s01_data_fifo_102.xci",
                "inst_hier_path": "axi_cpu_dma_interconnect/s01_couplers/s01_data_fifo",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "s01_couplers_to_s01_data_fifo": {
                "interface_ports": [
                  "S_AXI",
                  "s01_data_fifo/S_AXI"
                ]
              },
              "s01_data_fifo_to_s01_couplers": {
                "interface_ports": [
                  "s01_data_fifo/M_AXI",
                  "M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "s01_data_fifo/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "s01_data_fifo/aresetn"
                ]
              }
            }
          },
          "s02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s02_data_fifo": {
                "vlnv": "xilinx.com:ip:axi_data_fifo:2.1",
                "ip_revision": "28",
                "xci_name": "icyradio_s02_data_fifo_0",
                "xci_path": "ip/icyradio_s02_data_fifo_0/icyradio_s02_data_fifo_0.xci",
                "inst_hier_path": "axi_cpu_dma_interconnect/s02_couplers/s02_data_fifo",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "s02_couplers_to_s02_data_fifo": {
                "interface_ports": [
                  "S_AXI",
                  "s02_data_fifo/S_AXI"
                ]
              },
              "s02_data_fifo_to_s02_couplers": {
                "interface_ports": [
                  "s02_data_fifo/M_AXI",
                  "M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "s02_data_fifo/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "s02_data_fifo/aresetn"
                ]
              }
            }
          },
          "s03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s03_data_fifo": {
                "vlnv": "xilinx.com:ip:axi_data_fifo:2.1",
                "ip_revision": "28",
                "xci_name": "icyradio_s03_data_fifo_0",
                "xci_path": "ip/icyradio_s03_data_fifo_0/icyradio_s03_data_fifo_0.xci",
                "inst_hier_path": "axi_cpu_dma_interconnect/s03_couplers/s03_data_fifo",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "s03_couplers_to_s03_data_fifo": {
                "interface_ports": [
                  "S_AXI",
                  "s03_data_fifo/S_AXI"
                ]
              },
              "s03_data_fifo_to_s03_couplers": {
                "interface_ports": [
                  "s03_data_fifo/M_AXI",
                  "M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "s03_data_fifo/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "s03_data_fifo/aresetn"
                ]
              }
            }
          },
          "s04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s04_data_fifo": {
                "vlnv": "xilinx.com:ip:axi_data_fifo:2.1",
                "ip_revision": "28",
                "xci_name": "icyradio_s04_data_fifo_0",
                "xci_path": "ip/icyradio_s04_data_fifo_0/icyradio_s04_data_fifo_0.xci",
                "inst_hier_path": "axi_cpu_dma_interconnect/s04_couplers/s04_data_fifo",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "s04_couplers_to_s04_data_fifo": {
                "interface_ports": [
                  "S_AXI",
                  "s04_data_fifo/S_AXI"
                ]
              },
              "s04_data_fifo_to_s04_couplers": {
                "interface_ports": [
                  "s04_data_fifo/M_AXI",
                  "M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "s04_data_fifo/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "s04_data_fifo/aresetn"
                ]
              }
            }
          },
          "s05_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s05_data_fifo": {
                "vlnv": "xilinx.com:ip:axi_data_fifo:2.1",
                "ip_revision": "28",
                "xci_name": "icyradio_s05_data_fifo_0",
                "xci_path": "ip/icyradio_s05_data_fifo_0/icyradio_s05_data_fifo_0.xci",
                "inst_hier_path": "axi_cpu_dma_interconnect/s05_couplers/s05_data_fifo",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "s05_couplers_to_s05_data_fifo": {
                "interface_ports": [
                  "S_AXI",
                  "s05_data_fifo/S_AXI"
                ]
              },
              "s05_data_fifo_to_s05_couplers": {
                "interface_ports": [
                  "s05_data_fifo/M_AXI",
                  "M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "s05_data_fifo/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "s05_data_fifo/aresetn"
                ]
              }
            }
          },
          "s06_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "ip_revision": "29",
                "xci_name": "icyradio_auto_pc_0",
                "xci_path": "ip/icyradio_auto_pc_0/icyradio_auto_pc_0.xci",
                "inst_hier_path": "axi_cpu_dma_interconnect/s06_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4LITE"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_us_df": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "ip_revision": "29",
                "xci_name": "icyradio_auto_us_df_0",
                "xci_path": "ip/icyradio_auto_us_df_0/icyradio_auto_us_df_0.xci",
                "inst_hier_path": "axi_cpu_dma_interconnect/s06_couplers/auto_us_df",
                "parameters": {
                  "FIFO_MODE": {
                    "value": "1"
                  },
                  "MI_DATA_WIDTH": {
                    "value": "64"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "32"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_auto_us_df": {
                "interface_ports": [
                  "auto_pc/M_AXI",
                  "auto_us_df/S_AXI"
                ]
              },
              "auto_us_df_to_s06_couplers": {
                "interface_ports": [
                  "auto_us_df/M_AXI",
                  "M_AXI"
                ]
              },
              "s06_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk",
                  "auto_us_df/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn",
                  "auto_us_df/s_axi_aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_cpu_dma_interconnect_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "axi_cpu_dma_interconnect_to_s01_couplers": {
            "interface_ports": [
              "S01_AXI",
              "s01_couplers/S_AXI"
            ]
          },
          "axi_cpu_dma_interconnect_to_s02_couplers": {
            "interface_ports": [
              "S02_AXI",
              "s02_couplers/S_AXI"
            ]
          },
          "axi_cpu_dma_interconnect_to_s03_couplers": {
            "interface_ports": [
              "S03_AXI",
              "s03_couplers/S_AXI"
            ]
          },
          "axi_cpu_dma_interconnect_to_s04_couplers": {
            "interface_ports": [
              "S04_AXI",
              "s04_couplers/S_AXI"
            ]
          },
          "axi_cpu_dma_interconnect_to_s05_couplers": {
            "interface_ports": [
              "S05_AXI",
              "s05_couplers/S_AXI"
            ]
          },
          "axi_cpu_dma_interconnect_to_s06_couplers": {
            "interface_ports": [
              "S06_AXI",
              "s06_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_axi_cpu_dma_interconnect": {
            "interface_ports": [
              "m00_couplers/M_AXI",
              "M00_AXI"
            ]
          },
          "m01_couplers_to_axi_cpu_dma_interconnect": {
            "interface_ports": [
              "m01_couplers/M_AXI",
              "M01_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "s01_couplers_to_xbar": {
            "interface_ports": [
              "s01_couplers/M_AXI",
              "xbar/S01_AXI"
            ]
          },
          "s02_couplers_to_xbar": {
            "interface_ports": [
              "s02_couplers/M_AXI",
              "xbar/S02_AXI"
            ]
          },
          "s03_couplers_to_xbar": {
            "interface_ports": [
              "s03_couplers/M_AXI",
              "xbar/S03_AXI"
            ]
          },
          "s04_couplers_to_xbar": {
            "interface_ports": [
              "s04_couplers/M_AXI",
              "xbar/S04_AXI"
            ]
          },
          "s05_couplers_to_xbar": {
            "interface_ports": [
              "s05_couplers/M_AXI",
              "xbar/S05_AXI"
            ]
          },
          "s06_couplers_to_xbar": {
            "interface_ports": [
              "s06_couplers/M_AXI",
              "xbar/S06_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "axi_cpu_dma_interconnect_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s01_couplers/S_ACLK",
              "s02_couplers/S_ACLK",
              "s03_couplers/S_ACLK",
              "s04_couplers/S_ACLK",
              "s05_couplers/S_ACLK",
              "s06_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "s01_couplers/M_ACLK",
              "s02_couplers/M_ACLK",
              "s03_couplers/M_ACLK",
              "s04_couplers/M_ACLK",
              "s05_couplers/M_ACLK",
              "s06_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m01_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK"
            ]
          },
          "axi_cpu_dma_interconnect_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s01_couplers/S_ARESETN",
              "s02_couplers/S_ARESETN",
              "s03_couplers/S_ARESETN",
              "s04_couplers/S_ARESETN",
              "s05_couplers/S_ARESETN",
              "s06_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "s01_couplers/M_ARESETN",
              "s02_couplers/M_ARESETN",
              "s03_couplers/M_ARESETN",
              "s04_couplers/M_ARESETN",
              "s05_couplers/M_ARESETN",
              "s06_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m01_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN"
            ]
          }
        }
      },
      "gpio_slice_ddr_reset": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "3",
        "xci_name": "icyradio_gpio_slice_ddr_reset_0",
        "xci_path": "ip/icyradio_gpio_slice_ddr_reset_0/icyradio_gpio_slice_ddr_reset_0.xci",
        "inst_hier_path": "gpio_slice_ddr_reset",
        "parameters": {
          "DIN_FROM": {
            "value": "25"
          },
          "DIN_TO": {
            "value": "25"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "GND_16": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "8",
        "xci_name": "icyradio_GND_16_0",
        "xci_path": "ip/icyradio_GND_16_0/icyradio_GND_16_0.xci",
        "inst_hier_path": "GND_16",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "2"
          }
        }
      },
      "GND_10": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "8",
        "xci_name": "icyradio_GND_10_0",
        "xci_path": "ip/icyradio_GND_10_0/icyradio_GND_10_0.xci",
        "inst_hier_path": "GND_10",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "3"
          }
        }
      },
      "gpio_slice_ddr_intf_reset": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "3",
        "xci_name": "icyradio_gpio_slice_ddr_intf_reset_0",
        "xci_path": "ip/icyradio_gpio_slice_ddr_intf_reset_0/icyradio_gpio_slice_ddr_intf_reset_0.xci",
        "inst_hier_path": "gpio_slice_ddr_intf_reset",
        "parameters": {
          "DIN_FROM": {
            "value": "24"
          },
          "DIN_TO": {
            "value": "24"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "ddr_intf_reset_combiner": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "ip_revision": "3",
        "xci_name": "icyradio_ddr_intf_reset_combiner_0",
        "xci_path": "ip/icyradio_ddr_intf_reset_combiner_0/icyradio_ddr_intf_reset_combiner_0.xci",
        "inst_hier_path": "ddr_intf_reset_combiner",
        "parameters": {
          "C_OPERATION": {
            "value": "or"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "rst_axi_ad9361_61M44": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "14",
        "xci_name": "icyradio_rst_axi_ad9361_61M44_0",
        "xci_path": "ip/icyradio_rst_axi_ad9361_61M44_0/icyradio_rst_axi_ad9361_61M44_0.xci",
        "inst_hier_path": "rst_axi_ad9361_61M44",
        "parameters": {
          "C_AUX_RESET_HIGH": {
            "value": "1"
          },
          "C_AUX_RST_WIDTH": {
            "value": "4"
          }
        }
      },
      "VCC_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "8",
        "xci_name": "icyradio_VCC_0_0",
        "xci_path": "ip/icyradio_VCC_0_0/icyradio_VCC_0_0.xci",
        "inst_hier_path": "VCC_0",
        "parameters": {
          "CONST_VAL": {
            "value": "1"
          }
        }
      },
      "GND_12": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "8",
        "xci_name": "icyradio_GND_12_0",
        "xci_path": "ip/icyradio_GND_12_0/icyradio_GND_12_0.xci",
        "inst_hier_path": "GND_12",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      },
      "dac_unpacker_reset_combiner_tx0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "ip_revision": "3",
        "xci_name": "icyradio_dac_unpacker_reset_combiner_tx0_0",
        "xci_path": "ip/icyradio_dac_unpacker_reset_combiner_tx0_0/icyradio_dac_unpacker_reset_combiner_tx0_0.xci",
        "inst_hier_path": "dac_unpacker_reset_combiner_tx0",
        "parameters": {
          "C_OPERATION": {
            "value": "or"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "tx_dma_xfer_req_not_tx0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "ip_revision": "3",
        "xci_name": "icyradio_tx_dma_xfer_req_not_tx0_0",
        "xci_path": "ip/icyradio_tx_dma_xfer_req_not_tx0_0/icyradio_tx_dma_xfer_req_not_tx0_0.xci",
        "inst_hier_path": "tx_dma_xfer_req_not_tx0",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "adc_packer_reset_combiner_rx0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "ip_revision": "3",
        "xci_name": "icyradio_adc_packer_reset_combiner_rx0_0",
        "xci_path": "ip/icyradio_adc_packer_reset_combiner_rx0_0/icyradio_adc_packer_reset_combiner_rx0_0.xci",
        "inst_hier_path": "adc_packer_reset_combiner_rx0",
        "parameters": {
          "C_OPERATION": {
            "value": "or"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "rx_dma_xfer_req_not_rx0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "ip_revision": "3",
        "xci_name": "icyradio_rx_dma_xfer_req_not_rx0_0",
        "xci_path": "ip/icyradio_rx_dma_xfer_req_not_rx0_0/icyradio_rx_dma_xfer_req_not_rx0_0.xci",
        "inst_hier_path": "rx_dma_xfer_req_not_rx0",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "rst_FPGA_CLK1_49M152": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "14",
        "xci_name": "icyradio_rst_FPGA_CLK1_49M152_0",
        "xci_path": "ip/icyradio_rst_FPGA_CLK1_49M152_0/icyradio_rst_FPGA_CLK1_49M152_0.xci",
        "inst_hier_path": "rst_FPGA_CLK1_49M152",
        "parameters": {
          "C_AUX_RESET_HIGH": {
            "value": "1"
          },
          "C_AUX_RST_WIDTH": {
            "value": "4"
          }
        }
      },
      "GND_2": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "8",
        "xci_name": "icyradio_GND_2_0",
        "xci_path": "ip/icyradio_GND_2_0/icyradio_GND_2_0.xci",
        "inst_hier_path": "GND_2",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      },
      "VCC_1": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "8",
        "xci_name": "icyradio_VCC_1_0",
        "xci_path": "ip/icyradio_VCC_1_0/icyradio_VCC_1_0.xci",
        "inst_hier_path": "VCC_1",
        "parameters": {
          "CONST_VAL": {
            "value": "1"
          }
        }
      },
      "gpio_slice_i2s_reset": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "3",
        "xci_name": "icyradio_gpio_slice_i2s_reset_0",
        "xci_path": "ip/icyradio_gpio_slice_i2s_reset_0/icyradio_gpio_slice_i2s_reset_0.xci",
        "inst_hier_path": "gpio_slice_i2s_reset",
        "parameters": {
          "DIN_FROM": {
            "value": "26"
          },
          "DIN_TO": {
            "value": "26"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "gpio_slice_codec_resetn": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "3",
        "xci_name": "icyradio_gpio_slice_codec_resetn_0",
        "xci_path": "ip/icyradio_gpio_slice_codec_resetn_0/icyradio_gpio_slice_codec_resetn_0.xci",
        "inst_hier_path": "gpio_slice_codec_resetn",
        "parameters": {
          "DIN_FROM": {
            "value": "9"
          },
          "DIN_TO": {
            "value": "9"
          },
          "DIN_WIDTH": {
            "value": "32"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "axi_iic_2": {
        "vlnv": "xilinx.com:ip:axi_iic:2.1",
        "ip_revision": "5",
        "xci_name": "icyradio_axi_iic_2_0",
        "xci_path": "ip/icyradio_axi_iic_2_0/icyradio_axi_iic_2_0.xci",
        "inst_hier_path": "axi_iic_2",
        "parameters": {
          "C_DEFAULT_VALUE": {
            "value": "0x00"
          },
          "C_GPO_WIDTH": {
            "value": "1"
          }
        }
      },
      "axi_dna_0": {
        "vlnv": "xilinx.com:module_ref:axi_dna:1.0",
        "ip_revision": "1",
        "xci_name": "icyradio_axi_dna_0_0",
        "xci_path": "ip/icyradio_axi_dna_0_0/icyradio_axi_dna_0_0.xci",
        "inst_hier_path": "axi_dna_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "axi_dna",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "s_axi": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "PROTOCOL": {
                "value": "AXI4LITE",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "user_prop"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "5",
                "value_src": "constant"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "auto"
              },
              "CLK_DOMAIN": {
                "value": "icyradio_axi_pcie_0_0_axi_aclk_out",
                "value_src": "default_prop"
              }
            },
            "memory_map_ref": "s_axi",
            "port_maps": {
              "AWADDR": {
                "physical_name": "s_axi_awaddr",
                "direction": "I",
                "left": "4",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "s_axi_awprot",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "s_axi_awvalid",
                "direction": "I"
              },
              "AWREADY": {
                "physical_name": "s_axi_awready",
                "direction": "O"
              },
              "WDATA": {
                "physical_name": "s_axi_wdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "s_axi_wstrb",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "s_axi_wvalid",
                "direction": "I"
              },
              "WREADY": {
                "physical_name": "s_axi_wready",
                "direction": "O"
              },
              "BRESP": {
                "physical_name": "s_axi_bresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "s_axi_bvalid",
                "direction": "O"
              },
              "BREADY": {
                "physical_name": "s_axi_bready",
                "direction": "I"
              },
              "ARADDR": {
                "physical_name": "s_axi_araddr",
                "direction": "I",
                "left": "4",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "s_axi_arprot",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "s_axi_arvalid",
                "direction": "I"
              },
              "ARREADY": {
                "physical_name": "s_axi_arready",
                "direction": "O"
              },
              "RDATA": {
                "physical_name": "s_axi_rdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "s_axi_rresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "s_axi_rvalid",
                "direction": "O"
              },
              "RREADY": {
                "physical_name": "s_axi_rready",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "s_axi",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "aresetn",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "icyradio_axi_pcie_0_0_axi_aclk_out",
                "value_src": "default_prop"
              }
            }
          },
          "aresetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "dna": {
            "direction": "O",
            "left": "56",
            "right": "0"
          },
          "dna_ready": {
            "direction": "O"
          },
          "efuse_usr": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "usr_access": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "axi_irq_controller_0": {
        "vlnv": "xilinx.com:module_ref:axi_irq_controller:1.0",
        "ip_revision": "1",
        "xci_name": "icyradio_axi_irq_controller_0_0",
        "xci_path": "ip/icyradio_axi_irq_controller_0_0/icyradio_axi_irq_controller_0_0.xci",
        "inst_hier_path": "axi_irq_controller_0",
        "parameters": {
          "NUM_IRQS": {
            "value": "22"
          },
          "PCIE_MSI_REQ_FIFO_DEPTH_W": {
            "value": "5"
          },
          "PCIE_MSI_VEC_SIZE": {
            "value": "5"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "axi_irq_controller",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "s_axi": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "PROTOCOL": {
                "value": "AXI4LITE",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "user_prop"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "8",
                "value_src": "constant"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "auto"
              },
              "CLK_DOMAIN": {
                "value": "icyradio_axi_pcie_0_0_axi_aclk_out",
                "value_src": "default_prop"
              }
            },
            "memory_map_ref": "s_axi",
            "port_maps": {
              "AWADDR": {
                "physical_name": "s_axi_awaddr",
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "s_axi_awprot",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "s_axi_awvalid",
                "direction": "I"
              },
              "AWREADY": {
                "physical_name": "s_axi_awready",
                "direction": "O"
              },
              "WDATA": {
                "physical_name": "s_axi_wdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "s_axi_wstrb",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "s_axi_wvalid",
                "direction": "I"
              },
              "WREADY": {
                "physical_name": "s_axi_wready",
                "direction": "O"
              },
              "BRESP": {
                "physical_name": "s_axi_bresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "s_axi_bvalid",
                "direction": "O"
              },
              "BREADY": {
                "physical_name": "s_axi_bready",
                "direction": "I"
              },
              "ARADDR": {
                "physical_name": "s_axi_araddr",
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "s_axi_arprot",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "s_axi_arvalid",
                "direction": "I"
              },
              "ARREADY": {
                "physical_name": "s_axi_arready",
                "direction": "O"
              },
              "RDATA": {
                "physical_name": "s_axi_rdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "s_axi_rresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "s_axi_rvalid",
                "direction": "O"
              },
              "RREADY": {
                "physical_name": "s_axi_rready",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "s_axi",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "aresetn",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "icyradio_axi_pcie_0_0_axi_aclk_out",
                "value_src": "default_prop"
              }
            }
          },
          "aresetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "irq_in": {
            "direction": "I",
            "left": "21",
            "right": "0",
            "parameters": {
              "PortWidth": {
                "value": "22",
                "value_src": "ip_prop"
              },
              "SENSITIVITY": {
                "value": "NULL:NULL:LEVEL_HIGH:LEVEL_HIGH:NULL:LEVEL_HIGH:LEVEL_HIGH:NULL:NULL:NULL:LEVEL_HIGH:LEVEL_HIGH:LEVEL_HIGH:LEVEL_HIGH:LEVEL_HIGH:LEVEL_HIGH:LEVEL_HIGH:LEVEL_HIGH:LEVEL_HIGH:LEVEL_HIGH:LEVEL_HIGH:LEVEL_HIGH",
                "value_src": "ip_prop"
              },
              "PortType": {
                "value": "intr",
                "value_src": "ip_prop"
              }
            }
          },
          "cpu_irq_out": {
            "direction": "O",
            "left": "31",
            "right": "0",
            "parameters": {
              "PortWidth": {
                "value": "1",
                "value_src": "default_prop"
              }
            }
          },
          "cpu_eoi_in": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "pcie_msi_enabled": {
            "direction": "I"
          },
          "pcie_msi_granted": {
            "direction": "I"
          },
          "pcie_msi_vector_width": {
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "pcie_msi_request": {
            "direction": "O"
          },
          "pcie_msi_vector": {
            "direction": "O",
            "left": "4",
            "right": "0"
          }
        }
      },
      "axi_gpio_0": {
        "vlnv": "xilinx.com:module_ref:axi_gpio:1.0",
        "ip_revision": "1",
        "xci_name": "icyradio_axi_gpio_0_0",
        "xci_path": "ip/icyradio_axi_gpio_0_0/icyradio_axi_gpio_0_0.xci",
        "inst_hier_path": "axi_gpio_0",
        "parameters": {
          "GPIO_OUT_DEFAULT": {
            "value": "0x80000000"
          },
          "GPIO_TRI_DEFAULT": {
            "value": "0x02CFFF00"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "axi_gpio",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "s_axi": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "PROTOCOL": {
                "value": "AXI4LITE",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "user_prop"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "5",
                "value_src": "constant"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "auto"
              },
              "CLK_DOMAIN": {
                "value": "icyradio_axi_pcie_0_0_axi_aclk_out",
                "value_src": "default_prop"
              }
            },
            "memory_map_ref": "s_axi",
            "port_maps": {
              "AWADDR": {
                "physical_name": "s_axi_awaddr",
                "direction": "I",
                "left": "4",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "s_axi_awprot",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "s_axi_awvalid",
                "direction": "I"
              },
              "AWREADY": {
                "physical_name": "s_axi_awready",
                "direction": "O"
              },
              "WDATA": {
                "physical_name": "s_axi_wdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "s_axi_wstrb",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "s_axi_wvalid",
                "direction": "I"
              },
              "WREADY": {
                "physical_name": "s_axi_wready",
                "direction": "O"
              },
              "BRESP": {
                "physical_name": "s_axi_bresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "s_axi_bvalid",
                "direction": "O"
              },
              "BREADY": {
                "physical_name": "s_axi_bready",
                "direction": "I"
              },
              "ARADDR": {
                "physical_name": "s_axi_araddr",
                "direction": "I",
                "left": "4",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "s_axi_arprot",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "s_axi_arvalid",
                "direction": "I"
              },
              "ARREADY": {
                "physical_name": "s_axi_arready",
                "direction": "O"
              },
              "RDATA": {
                "physical_name": "s_axi_rdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "s_axi_rresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "s_axi_rvalid",
                "direction": "O"
              },
              "RREADY": {
                "physical_name": "s_axi_rready",
                "direction": "I"
              }
            }
          },
          "gpio": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
            "vlnv": "xilinx.com:interface:gpio_rtl:1.0",
            "port_maps": {
              "TRI_T": {
                "physical_name": "gpio_t",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "TRI_O": {
                "physical_name": "gpio_o",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "TRI_I": {
                "physical_name": "gpio_i",
                "direction": "I",
                "left": "31",
                "right": "0"
              }
            }
          }
        },
        "ports": {
          "aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "s_axi",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "aresetn",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "icyradio_axi_pcie_0_0_axi_aclk_out",
                "value_src": "default_prop"
              }
            }
          },
          "aresetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          }
        }
      },
      "axi_gpio_1": {
        "vlnv": "xilinx.com:module_ref:axi_gpio:1.0",
        "ip_revision": "1",
        "xci_name": "icyradio_axi_gpio_1_0",
        "xci_path": "ip/icyradio_axi_gpio_1_0/icyradio_axi_gpio_1_0.xci",
        "inst_hier_path": "axi_gpio_1",
        "parameters": {
          "GPIO_OUT_DEFAULT": {
            "value": "0x80000002"
          },
          "GPIO_TRI_DEFAULT": {
            "value": "0x00000100"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "axi_gpio",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "s_axi": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "PROTOCOL": {
                "value": "AXI4LITE",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "user_prop"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "5",
                "value_src": "constant"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "auto"
              },
              "CLK_DOMAIN": {
                "value": "icyradio_axi_pcie_0_0_axi_aclk_out",
                "value_src": "default_prop"
              }
            },
            "memory_map_ref": "s_axi",
            "port_maps": {
              "AWADDR": {
                "physical_name": "s_axi_awaddr",
                "direction": "I",
                "left": "4",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "s_axi_awprot",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "s_axi_awvalid",
                "direction": "I"
              },
              "AWREADY": {
                "physical_name": "s_axi_awready",
                "direction": "O"
              },
              "WDATA": {
                "physical_name": "s_axi_wdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "s_axi_wstrb",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "s_axi_wvalid",
                "direction": "I"
              },
              "WREADY": {
                "physical_name": "s_axi_wready",
                "direction": "O"
              },
              "BRESP": {
                "physical_name": "s_axi_bresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "s_axi_bvalid",
                "direction": "O"
              },
              "BREADY": {
                "physical_name": "s_axi_bready",
                "direction": "I"
              },
              "ARADDR": {
                "physical_name": "s_axi_araddr",
                "direction": "I",
                "left": "4",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "s_axi_arprot",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "s_axi_arvalid",
                "direction": "I"
              },
              "ARREADY": {
                "physical_name": "s_axi_arready",
                "direction": "O"
              },
              "RDATA": {
                "physical_name": "s_axi_rdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "s_axi_rresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "s_axi_rvalid",
                "direction": "O"
              },
              "RREADY": {
                "physical_name": "s_axi_rready",
                "direction": "I"
              }
            }
          },
          "gpio": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
            "vlnv": "xilinx.com:interface:gpio_rtl:1.0",
            "port_maps": {
              "TRI_T": {
                "physical_name": "gpio_t",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "TRI_O": {
                "physical_name": "gpio_o",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "TRI_I": {
                "physical_name": "gpio_i",
                "direction": "I",
                "left": "31",
                "right": "0"
              }
            }
          }
        },
        "ports": {
          "aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "s_axi",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "aresetn",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "icyradio_axi_pcie_0_0_axi_aclk_out",
                "value_src": "default_prop"
              }
            }
          },
          "aresetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          }
        }
      },
      "axi_gpio_2": {
        "vlnv": "xilinx.com:module_ref:axi_gpio:1.0",
        "ip_revision": "1",
        "xci_name": "icyradio_axi_gpio_2_0",
        "xci_path": "ip/icyradio_axi_gpio_2_0/icyradio_axi_gpio_2_0.xci",
        "inst_hier_path": "axi_gpio_2",
        "parameters": {
          "GPIO_OUT_DEFAULT": {
            "value": "0x07000800"
          },
          "GPIO_TRI_DEFAULT": {
            "value": "0x00070077"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "axi_gpio",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "s_axi": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "PROTOCOL": {
                "value": "AXI4LITE",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "user_prop"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "5",
                "value_src": "constant"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "auto"
              },
              "CLK_DOMAIN": {
                "value": "icyradio_axi_pcie_0_0_axi_aclk_out",
                "value_src": "default_prop"
              }
            },
            "memory_map_ref": "s_axi",
            "port_maps": {
              "AWADDR": {
                "physical_name": "s_axi_awaddr",
                "direction": "I",
                "left": "4",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "s_axi_awprot",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "s_axi_awvalid",
                "direction": "I"
              },
              "AWREADY": {
                "physical_name": "s_axi_awready",
                "direction": "O"
              },
              "WDATA": {
                "physical_name": "s_axi_wdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "s_axi_wstrb",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "s_axi_wvalid",
                "direction": "I"
              },
              "WREADY": {
                "physical_name": "s_axi_wready",
                "direction": "O"
              },
              "BRESP": {
                "physical_name": "s_axi_bresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "s_axi_bvalid",
                "direction": "O"
              },
              "BREADY": {
                "physical_name": "s_axi_bready",
                "direction": "I"
              },
              "ARADDR": {
                "physical_name": "s_axi_araddr",
                "direction": "I",
                "left": "4",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "s_axi_arprot",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "s_axi_arvalid",
                "direction": "I"
              },
              "ARREADY": {
                "physical_name": "s_axi_arready",
                "direction": "O"
              },
              "RDATA": {
                "physical_name": "s_axi_rdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "s_axi_rresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "s_axi_rvalid",
                "direction": "O"
              },
              "RREADY": {
                "physical_name": "s_axi_rready",
                "direction": "I"
              }
            }
          },
          "gpio": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
            "vlnv": "xilinx.com:interface:gpio_rtl:1.0",
            "port_maps": {
              "TRI_T": {
                "physical_name": "gpio_t",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "TRI_O": {
                "physical_name": "gpio_o",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "TRI_I": {
                "physical_name": "gpio_i",
                "direction": "I",
                "left": "31",
                "right": "0"
              }
            }
          }
        },
        "ports": {
          "aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "s_axi",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "aresetn",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "icyradio_axi_pcie_0_0_axi_aclk_out",
                "value_src": "default_prop"
              }
            }
          },
          "aresetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          }
        }
      },
      "axi_pcie_interconnect": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip/icyradio_axi_pcie_interconnect_0/icyradio_axi_pcie_interconnect_0.xci",
        "inst_hier_path": "axi_pcie_interconnect",
        "xci_name": "icyradio_axi_pcie_interconnect_0",
        "parameters": {
          "NUM_MI": {
            "value": "4"
          },
          "NUM_SI": {
            "value": "2"
          },
          "S00_HAS_DATA_FIFO": {
            "value": "2"
          },
          "S01_HAS_DATA_FIFO": {
            "value": "2"
          },
          "STRATEGY": {
            "value": "2"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S01_ARESETN"
              }
            }
          },
          "S01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "ip_revision": "30",
            "xci_name": "icyradio_xbar_4",
            "xci_path": "ip/icyradio_xbar_4/icyradio_xbar_4.xci",
            "inst_hier_path": "axi_pcie_interconnect/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "4"
              },
              "NUM_SI": {
                "value": "2"
              },
              "STRATEGY": {
                "value": "2"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI"
                ]
              },
              "S01_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s00_data_fifo": {
                "vlnv": "xilinx.com:ip:axi_data_fifo:2.1",
                "ip_revision": "28",
                "xci_name": "icyradio_s00_data_fifo_103",
                "xci_path": "ip/icyradio_s00_data_fifo_103/icyradio_s00_data_fifo_103.xci",
                "inst_hier_path": "axi_pcie_interconnect/s00_couplers/s00_data_fifo",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_data_fifo": {
                "interface_ports": [
                  "S_AXI",
                  "s00_data_fifo/S_AXI"
                ]
              },
              "s00_data_fifo_to_s00_couplers": {
                "interface_ports": [
                  "s00_data_fifo/M_AXI",
                  "M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "s00_data_fifo/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "s00_data_fifo/aresetn"
                ]
              }
            }
          },
          "s01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s01_data_fifo": {
                "vlnv": "xilinx.com:ip:axi_data_fifo:2.1",
                "ip_revision": "28",
                "xci_name": "icyradio_s01_data_fifo_103",
                "xci_path": "ip/icyradio_s01_data_fifo_103/icyradio_s01_data_fifo_103.xci",
                "inst_hier_path": "axi_pcie_interconnect/s01_couplers/s01_data_fifo",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "s01_couplers_to_s01_data_fifo": {
                "interface_ports": [
                  "S_AXI",
                  "s01_data_fifo/S_AXI"
                ]
              },
              "s01_data_fifo_to_s01_couplers": {
                "interface_ports": [
                  "s01_data_fifo/M_AXI",
                  "M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "s01_data_fifo/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "s01_data_fifo/aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "ip_revision": "29",
                "xci_name": "icyradio_auto_ds_0",
                "xci_path": "ip/icyradio_auto_ds_0/icyradio_auto_ds_0.xci",
                "inst_hier_path": "axi_pcie_interconnect/m00_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "64"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ds_to_m00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_ds/M_AXI"
                ]
              },
              "m00_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "ip_revision": "28",
                "xci_name": "icyradio_auto_cc_0",
                "xci_path": "ip/icyradio_auto_cc_0/icyradio_auto_cc_0.xci",
                "inst_hier_path": "axi_pcie_interconnect/m02_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_m02_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "m02_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m03_couplers_to_m03_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_pcie_interconnect_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "axi_pcie_interconnect_to_s01_couplers": {
            "interface_ports": [
              "S01_AXI",
              "s01_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_axi_pcie_interconnect": {
            "interface_ports": [
              "m00_couplers/M_AXI",
              "M00_AXI"
            ]
          },
          "m01_couplers_to_axi_pcie_interconnect": {
            "interface_ports": [
              "m01_couplers/M_AXI",
              "M01_AXI"
            ]
          },
          "m02_couplers_to_axi_pcie_interconnect": {
            "interface_ports": [
              "m02_couplers/M_AXI",
              "M02_AXI"
            ]
          },
          "m03_couplers_to_axi_pcie_interconnect": {
            "interface_ports": [
              "m03_couplers/M_AXI",
              "M03_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "s01_couplers_to_xbar": {
            "interface_ports": [
              "s01_couplers/M_AXI",
              "xbar/S01_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "M01_ACLK_1": {
            "ports": [
              "M01_ACLK",
              "m01_couplers/M_ACLK"
            ]
          },
          "M01_ARESETN_1": {
            "ports": [
              "M01_ARESETN",
              "m01_couplers/M_ARESETN"
            ]
          },
          "M02_ACLK_1": {
            "ports": [
              "M02_ACLK",
              "m02_couplers/M_ACLK"
            ]
          },
          "M02_ARESETN_1": {
            "ports": [
              "M02_ARESETN",
              "m02_couplers/M_ARESETN"
            ]
          },
          "M03_ACLK_1": {
            "ports": [
              "M03_ACLK",
              "m03_couplers/M_ACLK"
            ]
          },
          "M03_ARESETN_1": {
            "ports": [
              "M03_ARESETN",
              "m03_couplers/M_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "S01_ACLK_1": {
            "ports": [
              "S01_ACLK",
              "s01_couplers/S_ACLK"
            ]
          },
          "S01_ARESETN_1": {
            "ports": [
              "S01_ARESETN",
              "s01_couplers/S_ARESETN"
            ]
          },
          "axi_pcie_interconnect_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "s01_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK"
            ]
          },
          "axi_pcie_interconnect_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "s01_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN"
            ]
          }
        }
      },
      "axi_qspi_mm_0": {
        "vlnv": "xilinx.com:module_ref:axi_qspi_mm:1.0",
        "ip_revision": "1",
        "xci_name": "icyradio_axi_qspi_mm_0_0",
        "xci_path": "ip/icyradio_axi_qspi_mm_0_0/icyradio_axi_qspi_mm_0_0.xci",
        "inst_hier_path": "axi_qspi_mm_0",
        "parameters": {
          "SCK_DIV_SZ": {
            "value": "8"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "axi_qspi_mm",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "s_axi_lite": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "PROTOCOL": {
                "value": "AXI4LITE",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "user_prop"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "6",
                "value_src": "constant"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "auto"
              },
              "CLK_DOMAIN": {
                "value": "icyradio_axi_pcie_0_0_axi_aclk_out",
                "value_src": "default_prop"
              }
            },
            "memory_map_ref": "s_axi_lite",
            "port_maps": {
              "AWADDR": {
                "physical_name": "s_axi_lite_awaddr",
                "direction": "I",
                "left": "5",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "s_axi_lite_awprot",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "s_axi_lite_awvalid",
                "direction": "I"
              },
              "AWREADY": {
                "physical_name": "s_axi_lite_awready",
                "direction": "O"
              },
              "WDATA": {
                "physical_name": "s_axi_lite_wdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "s_axi_lite_wstrb",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "s_axi_lite_wvalid",
                "direction": "I"
              },
              "WREADY": {
                "physical_name": "s_axi_lite_wready",
                "direction": "O"
              },
              "BRESP": {
                "physical_name": "s_axi_lite_bresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "s_axi_lite_bvalid",
                "direction": "O"
              },
              "BREADY": {
                "physical_name": "s_axi_lite_bready",
                "direction": "I"
              },
              "ARADDR": {
                "physical_name": "s_axi_lite_araddr",
                "direction": "I",
                "left": "5",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "s_axi_lite_arprot",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "s_axi_lite_arvalid",
                "direction": "I"
              },
              "ARREADY": {
                "physical_name": "s_axi_lite_arready",
                "direction": "O"
              },
              "RDATA": {
                "physical_name": "s_axi_lite_rdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "s_axi_lite_rresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "s_axi_lite_rvalid",
                "direction": "O"
              },
              "RREADY": {
                "physical_name": "s_axi_lite_rready",
                "direction": "I"
              }
            }
          },
          "s_axi_full": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "64",
                "value_src": "constant"
              },
              "PROTOCOL": {
                "value": "AXI4",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "user_prop"
              },
              "ID_WIDTH": {
                "value": "4",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "24",
                "value_src": "constant"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "256",
                "value_src": "auto"
              },
              "CLK_DOMAIN": {
                "value": "icyradio_axi_pcie_0_0_axi_aclk_out",
                "value_src": "default_prop"
              }
            },
            "memory_map_ref": "s_axi_full",
            "port_maps": {
              "AWID": {
                "physical_name": "s_axi_full_awid",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "AWADDR": {
                "physical_name": "s_axi_full_awaddr",
                "direction": "I",
                "left": "23",
                "right": "0"
              },
              "AWLEN": {
                "physical_name": "s_axi_full_awlen",
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "AWSIZE": {
                "physical_name": "s_axi_full_awsize",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "AWBURST": {
                "physical_name": "s_axi_full_awburst",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "AWLOCK": {
                "physical_name": "s_axi_full_awlock",
                "direction": "I"
              },
              "AWCACHE": {
                "physical_name": "s_axi_full_awcache",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "s_axi_full_awprot",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "AWQOS": {
                "physical_name": "s_axi_full_awqos",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "s_axi_full_awvalid",
                "direction": "I"
              },
              "AWREADY": {
                "physical_name": "s_axi_full_awready",
                "direction": "O"
              },
              "WDATA": {
                "physical_name": "s_axi_full_wdata",
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "s_axi_full_wstrb",
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "WLAST": {
                "physical_name": "s_axi_full_wlast",
                "direction": "I"
              },
              "WVALID": {
                "physical_name": "s_axi_full_wvalid",
                "direction": "I"
              },
              "WREADY": {
                "physical_name": "s_axi_full_wready",
                "direction": "O"
              },
              "BID": {
                "physical_name": "s_axi_full_bid",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "BRESP": {
                "physical_name": "s_axi_full_bresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "s_axi_full_bvalid",
                "direction": "O"
              },
              "BREADY": {
                "physical_name": "s_axi_full_bready",
                "direction": "I"
              },
              "ARID": {
                "physical_name": "s_axi_full_arid",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "ARADDR": {
                "physical_name": "s_axi_full_araddr",
                "direction": "I",
                "left": "23",
                "right": "0"
              },
              "ARLEN": {
                "physical_name": "s_axi_full_arlen",
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "ARSIZE": {
                "physical_name": "s_axi_full_arsize",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "ARBURST": {
                "physical_name": "s_axi_full_arburst",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "ARLOCK": {
                "physical_name": "s_axi_full_arlock",
                "direction": "I"
              },
              "ARCACHE": {
                "physical_name": "s_axi_full_arcache",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "s_axi_full_arprot",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "ARQOS": {
                "physical_name": "s_axi_full_arqos",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "s_axi_full_arvalid",
                "direction": "I"
              },
              "ARREADY": {
                "physical_name": "s_axi_full_arready",
                "direction": "O"
              },
              "RID": {
                "physical_name": "s_axi_full_rid",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "RDATA": {
                "physical_name": "s_axi_full_rdata",
                "direction": "O",
                "left": "63",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "s_axi_full_rresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "RLAST": {
                "physical_name": "s_axi_full_rlast",
                "direction": "O"
              },
              "RVALID": {
                "physical_name": "s_axi_full_rvalid",
                "direction": "O"
              },
              "RREADY": {
                "physical_name": "s_axi_full_rready",
                "direction": "I"
              }
            }
          },
          "spi": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:spi:1.0",
            "vlnv": "xilinx.com:interface:spi_rtl:1.0",
            "port_maps": {
              "SS_I": {
                "physical_name": "spi_ss_i",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "SS_O": {
                "physical_name": "spi_ss_o",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "SS_T": {
                "physical_name": "spi_ss_t",
                "direction": "O"
              },
              "SCK_I": {
                "physical_name": "spi_sck_i",
                "direction": "I"
              },
              "SCK_O": {
                "physical_name": "spi_sck_o",
                "direction": "O"
              },
              "SCK_T": {
                "physical_name": "spi_sck_t",
                "direction": "O"
              },
              "IO0_I": {
                "physical_name": "spi_io0_i",
                "direction": "I"
              },
              "IO0_O": {
                "physical_name": "spi_io0_o",
                "direction": "O"
              },
              "IO0_T": {
                "physical_name": "spi_io0_t",
                "direction": "O"
              },
              "IO1_I": {
                "physical_name": "spi_io1_i",
                "direction": "I"
              },
              "IO1_O": {
                "physical_name": "spi_io1_o",
                "direction": "O"
              },
              "IO1_T": {
                "physical_name": "spi_io1_t",
                "direction": "O"
              },
              "IO2_I": {
                "physical_name": "spi_io2_i",
                "direction": "I"
              },
              "IO2_O": {
                "physical_name": "spi_io2_o",
                "direction": "O"
              },
              "IO2_T": {
                "physical_name": "spi_io2_t",
                "direction": "O"
              },
              "IO3_I": {
                "physical_name": "spi_io3_i",
                "direction": "I"
              },
              "IO3_O": {
                "physical_name": "spi_io3_o",
                "direction": "O"
              },
              "IO3_T": {
                "physical_name": "spi_io3_t",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "s_axi_lite:s_axi_full",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "aresetn",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "icyradio_axi_pcie_0_0_axi_aclk_out",
                "value_src": "default_prop"
              }
            }
          },
          "aresetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "irq": {
            "type": "intr",
            "direction": "O",
            "parameters": {
              "SENSITIVITY": {
                "value": "LEVEL_HIGH",
                "value_src": "constant"
              },
              "PortWidth": {
                "value": "1",
                "value_src": "default_prop"
              }
            }
          }
        }
      },
      "axi_spi_1": {
        "vlnv": "xilinx.com:module_ref:axi_spi:1.0",
        "ip_revision": "1",
        "xci_name": "icyradio_axi_spi_1_0",
        "xci_path": "ip/icyradio_axi_spi_1_0/icyradio_axi_spi_1_0.xci",
        "inst_hier_path": "axi_spi_1",
        "parameters": {
          "SCK_DIV_SZ": {
            "value": "8"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "axi_spi",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "s_axi": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "PROTOCOL": {
                "value": "AXI4LITE",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "user_prop"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "6",
                "value_src": "constant"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "auto"
              },
              "CLK_DOMAIN": {
                "value": "icyradio_axi_pcie_0_0_axi_aclk_out",
                "value_src": "default_prop"
              }
            },
            "memory_map_ref": "s_axi",
            "port_maps": {
              "AWADDR": {
                "physical_name": "s_axi_awaddr",
                "direction": "I",
                "left": "5",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "s_axi_awprot",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "s_axi_awvalid",
                "direction": "I"
              },
              "AWREADY": {
                "physical_name": "s_axi_awready",
                "direction": "O"
              },
              "WDATA": {
                "physical_name": "s_axi_wdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "s_axi_wstrb",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "s_axi_wvalid",
                "direction": "I"
              },
              "WREADY": {
                "physical_name": "s_axi_wready",
                "direction": "O"
              },
              "BRESP": {
                "physical_name": "s_axi_bresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "s_axi_bvalid",
                "direction": "O"
              },
              "BREADY": {
                "physical_name": "s_axi_bready",
                "direction": "I"
              },
              "ARADDR": {
                "physical_name": "s_axi_araddr",
                "direction": "I",
                "left": "5",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "s_axi_arprot",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "s_axi_arvalid",
                "direction": "I"
              },
              "ARREADY": {
                "physical_name": "s_axi_arready",
                "direction": "O"
              },
              "RDATA": {
                "physical_name": "s_axi_rdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "s_axi_rresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "s_axi_rvalid",
                "direction": "O"
              },
              "RREADY": {
                "physical_name": "s_axi_rready",
                "direction": "I"
              }
            }
          },
          "spi": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:spi:1.0",
            "vlnv": "xilinx.com:interface:spi_rtl:1.0",
            "port_maps": {
              "SS_I": {
                "physical_name": "spi_ss_i",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "SS_O": {
                "physical_name": "spi_ss_o",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "SS_T": {
                "physical_name": "spi_ss_t",
                "direction": "O"
              },
              "SCK_I": {
                "physical_name": "spi_sck_i",
                "direction": "I"
              },
              "SCK_O": {
                "physical_name": "spi_sck_o",
                "direction": "O"
              },
              "SCK_T": {
                "physical_name": "spi_sck_t",
                "direction": "O"
              },
              "IO0_I": {
                "physical_name": "spi_io0_i",
                "direction": "I"
              },
              "IO0_O": {
                "physical_name": "spi_io0_o",
                "direction": "O"
              },
              "IO0_T": {
                "physical_name": "spi_io0_t",
                "direction": "O"
              },
              "IO1_I": {
                "physical_name": "spi_io1_i",
                "direction": "I"
              },
              "IO1_O": {
                "physical_name": "spi_io1_o",
                "direction": "O"
              },
              "IO1_T": {
                "physical_name": "spi_io1_t",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "s_axi",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "aresetn",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "icyradio_axi_pcie_0_0_axi_aclk_out",
                "value_src": "default_prop"
              }
            }
          },
          "aresetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "irq": {
            "type": "intr",
            "direction": "O",
            "parameters": {
              "SENSITIVITY": {
                "value": "LEVEL_HIGH",
                "value_src": "constant"
              },
              "PortWidth": {
                "value": "1",
                "value_src": "default_prop"
              }
            }
          }
        }
      },
      "axi_spi_0": {
        "vlnv": "xilinx.com:module_ref:axi_spi:1.0",
        "ip_revision": "1",
        "xci_name": "icyradio_axi_spi_0_0",
        "xci_path": "ip/icyradio_axi_spi_0_0/icyradio_axi_spi_0_0.xci",
        "inst_hier_path": "axi_spi_0",
        "parameters": {
          "SCK_DIV_SZ": {
            "value": "8"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "axi_spi",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "s_axi": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "PROTOCOL": {
                "value": "AXI4LITE",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "user_prop"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "6",
                "value_src": "constant"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "auto"
              },
              "CLK_DOMAIN": {
                "value": "icyradio_axi_pcie_0_0_axi_aclk_out",
                "value_src": "default_prop"
              }
            },
            "memory_map_ref": "s_axi",
            "port_maps": {
              "AWADDR": {
                "physical_name": "s_axi_awaddr",
                "direction": "I",
                "left": "5",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "s_axi_awprot",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "s_axi_awvalid",
                "direction": "I"
              },
              "AWREADY": {
                "physical_name": "s_axi_awready",
                "direction": "O"
              },
              "WDATA": {
                "physical_name": "s_axi_wdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "s_axi_wstrb",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "s_axi_wvalid",
                "direction": "I"
              },
              "WREADY": {
                "physical_name": "s_axi_wready",
                "direction": "O"
              },
              "BRESP": {
                "physical_name": "s_axi_bresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "s_axi_bvalid",
                "direction": "O"
              },
              "BREADY": {
                "physical_name": "s_axi_bready",
                "direction": "I"
              },
              "ARADDR": {
                "physical_name": "s_axi_araddr",
                "direction": "I",
                "left": "5",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "s_axi_arprot",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "s_axi_arvalid",
                "direction": "I"
              },
              "ARREADY": {
                "physical_name": "s_axi_arready",
                "direction": "O"
              },
              "RDATA": {
                "physical_name": "s_axi_rdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "s_axi_rresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "s_axi_rvalid",
                "direction": "O"
              },
              "RREADY": {
                "physical_name": "s_axi_rready",
                "direction": "I"
              }
            }
          },
          "spi": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:spi:1.0",
            "vlnv": "xilinx.com:interface:spi_rtl:1.0",
            "port_maps": {
              "SS_I": {
                "physical_name": "spi_ss_i",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "SS_O": {
                "physical_name": "spi_ss_o",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "SS_T": {
                "physical_name": "spi_ss_t",
                "direction": "O"
              },
              "SCK_I": {
                "physical_name": "spi_sck_i",
                "direction": "I"
              },
              "SCK_O": {
                "physical_name": "spi_sck_o",
                "direction": "O"
              },
              "SCK_T": {
                "physical_name": "spi_sck_t",
                "direction": "O"
              },
              "IO0_I": {
                "physical_name": "spi_io0_i",
                "direction": "I"
              },
              "IO0_O": {
                "physical_name": "spi_io0_o",
                "direction": "O"
              },
              "IO0_T": {
                "physical_name": "spi_io0_t",
                "direction": "O"
              },
              "IO1_I": {
                "physical_name": "spi_io1_i",
                "direction": "I"
              },
              "IO1_O": {
                "physical_name": "spi_io1_o",
                "direction": "O"
              },
              "IO1_T": {
                "physical_name": "spi_io1_t",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "s_axi",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "aresetn",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "icyradio_axi_pcie_0_0_axi_aclk_out",
                "value_src": "default_prop"
              }
            }
          },
          "aresetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "irq": {
            "type": "intr",
            "direction": "O",
            "parameters": {
              "SENSITIVITY": {
                "value": "LEVEL_HIGH",
                "value_src": "constant"
              },
              "PortWidth": {
                "value": "1",
                "value_src": "default_prop"
              }
            }
          }
        }
      },
      "axi_i2s": {
        "vlnv": "xilinx.com:module_ref:axi_i2s:1.0",
        "ip_revision": "1",
        "xci_name": "icyradio_axi_i2s_0",
        "xci_path": "ip/icyradio_axi_i2s_0/icyradio_axi_i2s_0.xci",
        "inst_hier_path": "axi_i2s",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "axi_i2s",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "s_axi": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "PROTOCOL": {
                "value": "AXI4LITE",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "user_prop"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "5",
                "value_src": "constant"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "auto"
              },
              "CLK_DOMAIN": {
                "value": "icyradio_axi_pcie_0_0_axi_aclk_out",
                "value_src": "default_prop"
              }
            },
            "memory_map_ref": "s_axi",
            "port_maps": {
              "AWADDR": {
                "physical_name": "s_axi_awaddr",
                "direction": "I",
                "left": "4",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "s_axi_awprot",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "s_axi_awvalid",
                "direction": "I"
              },
              "AWREADY": {
                "physical_name": "s_axi_awready",
                "direction": "O"
              },
              "WDATA": {
                "physical_name": "s_axi_wdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "s_axi_wstrb",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "s_axi_wvalid",
                "direction": "I"
              },
              "WREADY": {
                "physical_name": "s_axi_wready",
                "direction": "O"
              },
              "BRESP": {
                "physical_name": "s_axi_bresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "s_axi_bvalid",
                "direction": "O"
              },
              "BREADY": {
                "physical_name": "s_axi_bready",
                "direction": "I"
              },
              "ARADDR": {
                "physical_name": "s_axi_araddr",
                "direction": "I",
                "left": "4",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "s_axi_arprot",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "s_axi_arvalid",
                "direction": "I"
              },
              "ARREADY": {
                "physical_name": "s_axi_arready",
                "direction": "O"
              },
              "RDATA": {
                "physical_name": "s_axi_rdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "s_axi_rresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "s_axi_rvalid",
                "direction": "O"
              },
              "RREADY": {
                "physical_name": "s_axi_rready",
                "direction": "I"
              }
            }
          },
          "i2s": {
            "mode": "Master",
            "vlnv_bus_definition": "analog.com:interface:i2s:1.0",
            "vlnv": "analog.com:interface:i2s_rtl:1.0",
            "port_maps": {
              "BCLK": {
                "physical_name": "i2s_bclk",
                "direction": "O"
              },
              "LRCLK": {
                "physical_name": "i2s_lrclk",
                "direction": "O"
              },
              "SDATA_OUT": {
                "physical_name": "i2s_sdata_out",
                "direction": "O"
              },
              "SDATA_IN": {
                "physical_name": "i2s_sdata_in",
                "direction": "I"
              }
            }
          },
          "m_axis": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "4",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "0",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "49152000",
                "value_src": "user_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "icyradio_FPGA_CLK1",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "m_axis_tdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "m_axis_tvalid",
                "direction": "O"
              },
              "TREADY": {
                "physical_name": "m_axis_tready",
                "direction": "I"
              }
            }
          },
          "s_axis": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "4",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "0",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "49152000",
                "value_src": "user_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "icyradio_FPGA_CLK1",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "s_axis_tdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "s_axis_tvalid",
                "direction": "I"
              },
              "TREADY": {
                "physical_name": "s_axis_tready",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "s_axi",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "aresetn",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "icyradio_axi_pcie_0_0_axi_aclk_out",
                "value_src": "default_prop"
              }
            }
          },
          "aresetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "irq": {
            "type": "intr",
            "direction": "O",
            "parameters": {
              "SENSITIVITY": {
                "value": "LEVEL_HIGH",
                "value_src": "constant"
              },
              "PortWidth": {
                "value": "1",
                "value_src": "default_prop"
              }
            }
          },
          "i2s_src_clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "i2s_src_resetn",
                "value_src": "constant"
              },
              "ASSOCIATED_BUSIF": {
                "value": "m_axis:s_axis",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "49152000",
                "value_src": "user_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "icyradio_FPGA_CLK1",
                "value_src": "default_prop"
              }
            }
          },
          "i2s_src_resetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "i2s_mclk": {
            "direction": "O"
          }
        }
      },
      "axi_rf_timestamping": {
        "vlnv": "xilinx.com:module_ref:axi_rf_timestamping:1.0",
        "ip_revision": "1",
        "xci_name": "icyradio_axi_rf_timestamping_0",
        "xci_path": "ip/icyradio_axi_rf_timestamping_0/icyradio_axi_rf_timestamping_0.xci",
        "inst_hier_path": "axi_rf_timestamping",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "axi_rf_timestamping",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "s_axi": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "PROTOCOL": {
                "value": "AXI4LITE",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "user_prop"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "7",
                "value_src": "constant"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "auto"
              },
              "CLK_DOMAIN": {
                "value": "icyradio_axi_pcie_0_0_axi_aclk_out",
                "value_src": "default_prop"
              }
            },
            "memory_map_ref": "s_axi",
            "port_maps": {
              "AWADDR": {
                "physical_name": "s_axi_awaddr",
                "direction": "I",
                "left": "6",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "s_axi_awprot",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "s_axi_awvalid",
                "direction": "I"
              },
              "AWREADY": {
                "physical_name": "s_axi_awready",
                "direction": "O"
              },
              "WDATA": {
                "physical_name": "s_axi_wdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "s_axi_wstrb",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "s_axi_wvalid",
                "direction": "I"
              },
              "WREADY": {
                "physical_name": "s_axi_wready",
                "direction": "O"
              },
              "BRESP": {
                "physical_name": "s_axi_bresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "s_axi_bvalid",
                "direction": "O"
              },
              "BREADY": {
                "physical_name": "s_axi_bready",
                "direction": "I"
              },
              "ARADDR": {
                "physical_name": "s_axi_araddr",
                "direction": "I",
                "left": "6",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "s_axi_arprot",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "s_axi_arvalid",
                "direction": "I"
              },
              "ARREADY": {
                "physical_name": "s_axi_arready",
                "direction": "O"
              },
              "RDATA": {
                "physical_name": "s_axi_rdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "s_axi_rresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "s_axi_rvalid",
                "direction": "O"
              },
              "RREADY": {
                "physical_name": "s_axi_rready",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "s_axi",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "aresetn",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "icyradio_axi_pcie_0_0_axi_aclk_out",
                "value_src": "default_prop"
              }
            }
          },
          "aresetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "irq": {
            "type": "intr",
            "direction": "O",
            "parameters": {
              "SENSITIVITY": {
                "value": "LEVEL_HIGH",
                "value_src": "constant"
              },
              "PortWidth": {
                "value": "1",
                "value_src": "default_prop"
              }
            }
          },
          "ts_clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ts_resetn",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "icyradio_axi_ad9361_0_l_clk",
                "value_src": "default_prop"
              }
            }
          },
          "ts_resetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "ts_clk_tx_en": {
            "direction": "O"
          },
          "ts_clk_rx_en": {
            "direction": "O"
          },
          "tx_dma_data_ready": {
            "direction": "I",
            "left": "1",
            "right": "0",
            "parameters": {
              "PortWidth": {
                "value": "2",
                "value_src": "ip_prop"
              }
            }
          },
          "rx_dma_xfer_req": {
            "direction": "I",
            "left": "1",
            "right": "0",
            "parameters": {
              "PortWidth": {
                "value": "2",
                "value_src": "ip_prop"
              }
            }
          },
          "tx_data_ready": {
            "direction": "I",
            "left": "1",
            "right": "0",
            "parameters": {
              "PortWidth": {
                "value": "2",
                "value_src": "ip_prop"
              }
            }
          },
          "rx_data_ready": {
            "direction": "I",
            "left": "1",
            "right": "0",
            "parameters": {
              "PortWidth": {
                "value": "2",
                "value_src": "ip_prop"
              }
            }
          },
          "tx_fifo_underflow": {
            "direction": "I",
            "left": "1",
            "right": "0",
            "parameters": {
              "PortWidth": {
                "value": "2",
                "value_src": "ip_prop"
              }
            }
          },
          "rx_fifo_overflow": {
            "direction": "I",
            "left": "1",
            "right": "0",
            "parameters": {
              "PortWidth": {
                "value": "2",
                "value_src": "ip_prop"
              }
            }
          },
          "tx_flush": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "tx_enable": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "rx_enable": {
            "direction": "O",
            "left": "1",
            "right": "0"
          }
        }
      },
      "ad9361_adc_packer_rx0": {
        "vlnv": "analog.com:user:util_cpack2:1.0",
        "ip_revision": "1",
        "xci_name": "icyradio_ad9361_adc_packer_rx0_0",
        "xci_path": "ip/icyradio_ad9361_adc_packer_rx0_0/icyradio_ad9361_adc_packer_rx0_0.xci",
        "inst_hier_path": "ad9361_adc_packer_rx0",
        "parameters": {
          "NUM_OF_CHANNELS": {
            "value": "2"
          }
        }
      },
      "ad9361_dac_unpacker_tx0": {
        "vlnv": "analog.com:user:util_upack2:1.0",
        "ip_revision": "1",
        "xci_name": "icyradio_ad9361_dac_unpacker_tx0_0",
        "xci_path": "ip/icyradio_ad9361_dac_unpacker_tx0_0/icyradio_ad9361_dac_unpacker_tx0_0.xci",
        "inst_hier_path": "ad9361_dac_unpacker_tx0",
        "parameters": {
          "NUM_OF_CHANNELS": {
            "value": "2"
          }
        }
      },
      "axi_ad9361": {
        "vlnv": "analog.com:user:axi_ad9361:1.0",
        "ip_revision": "1",
        "xci_name": "icyradio_axi_ad9361_0",
        "xci_path": "ip/icyradio_axi_ad9361_0/icyradio_axi_ad9361_0.xci",
        "inst_hier_path": "axi_ad9361",
        "parameters": {
          "ADC_USERPORTS_DISABLE": {
            "value": "1"
          },
          "CMOS_OR_LVDS_N": {
            "value": "1"
          },
          "DAC_IODELAY_ENABLE": {
            "value": "0"
          },
          "DAC_USERPORTS_DISABLE": {
            "value": "1"
          },
          "DELAY_REFCLK_FREQUENCY": {
            "value": "200"
          },
          "DEV_PACKAGE": {
            "value": "10"
          },
          "FPGA_FAMILY": {
            "value": "1"
          },
          "FPGA_TECHNOLOGY": {
            "value": "1"
          },
          "IODELAY_CTRL": {
            "value": "1"
          },
          "SPEED_GRADE": {
            "value": "20"
          },
          "TDD_DISABLE": {
            "value": "1"
          }
        }
      },
      "axi_dmac_i2s_rx": {
        "vlnv": "analog.com:user:axi_dmac:1.0",
        "ip_revision": "1",
        "xci_name": "icyradio_axi_dmac_i2s_rx_0",
        "xci_path": "ip/icyradio_axi_dmac_i2s_rx_0/icyradio_axi_dmac_i2s_rx_0.xci",
        "inst_hier_path": "axi_dmac_i2s_rx",
        "parameters": {
          "ALLOW_ASYM_MEM": {
            "value": "1"
          },
          "AXI_SLICE_DEST": {
            "value": "false"
          },
          "CYCLIC": {
            "value": "false"
          },
          "DISABLE_DEBUG_REGISTERS": {
            "value": "true"
          },
          "DMA_AXI_ADDR_WIDTH": {
            "value": "32"
          },
          "DMA_DATA_WIDTH_DEST": {
            "value": "64"
          },
          "DMA_DATA_WIDTH_SRC": {
            "value": "32"
          },
          "DMA_LENGTH_WIDTH": {
            "value": "24"
          },
          "DMA_TYPE_DEST": {
            "value": "0"
          },
          "DMA_TYPE_SRC": {
            "value": "1"
          },
          "ID": {
            "value": "5"
          },
          "MAX_BYTES_PER_BURST": {
            "value": "256"
          }
        },
        "interface_ports": {
          "m_dest_axi": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "m_dest_axi",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "m_dest_axi": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "axi_dmac_rf_rx0": {
        "vlnv": "analog.com:user:axi_dmac:1.0",
        "ip_revision": "1",
        "xci_name": "icyradio_axi_dmac_rf_rx0_0",
        "xci_path": "ip/icyradio_axi_dmac_rf_rx0_0/icyradio_axi_dmac_rf_rx0_0.xci",
        "inst_hier_path": "axi_dmac_rf_rx0",
        "parameters": {
          "ALLOW_ASYM_MEM": {
            "value": "1"
          },
          "CYCLIC": {
            "value": "false"
          },
          "DISABLE_DEBUG_REGISTERS": {
            "value": "true"
          },
          "DMA_AXI_ADDR_WIDTH": {
            "value": "32"
          },
          "DMA_DATA_WIDTH_SRC": {
            "value": "32"
          },
          "DMA_LENGTH_WIDTH": {
            "value": "24"
          },
          "ID": {
            "value": "2"
          },
          "MAX_BYTES_PER_BURST": {
            "value": "256"
          },
          "SYNC_TRANSFER_START": {
            "value": "true"
          }
        },
        "interface_ports": {
          "m_dest_axi": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "m_dest_axi",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "m_dest_axi": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "axi_dmac_i2s_tx": {
        "vlnv": "analog.com:user:axi_dmac:1.0",
        "ip_revision": "1",
        "xci_name": "icyradio_axi_dmac_i2s_tx_0",
        "xci_path": "ip/icyradio_axi_dmac_i2s_tx_0/icyradio_axi_dmac_i2s_tx_0.xci",
        "inst_hier_path": "axi_dmac_i2s_tx",
        "parameters": {
          "ALLOW_ASYM_MEM": {
            "value": "1"
          },
          "AXI_SLICE_DEST": {
            "value": "false"
          },
          "CYCLIC": {
            "value": "false"
          },
          "DISABLE_DEBUG_REGISTERS": {
            "value": "true"
          },
          "DMA_AXI_ADDR_WIDTH": {
            "value": "32"
          },
          "DMA_DATA_WIDTH_DEST": {
            "value": "32"
          },
          "DMA_LENGTH_WIDTH": {
            "value": "24"
          },
          "DMA_TYPE_DEST": {
            "value": "1"
          },
          "DMA_TYPE_SRC": {
            "value": "0"
          },
          "ID": {
            "value": "4"
          },
          "MAX_BYTES_PER_BURST": {
            "value": "1024"
          }
        },
        "interface_ports": {
          "m_src_axi": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "m_src_axi",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "m_src_axi": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "axi_dmac_rf_tx0": {
        "vlnv": "analog.com:user:axi_dmac:1.0",
        "ip_revision": "1",
        "xci_name": "icyradio_axi_dmac_rf_tx0_0",
        "xci_path": "ip/icyradio_axi_dmac_rf_tx0_0/icyradio_axi_dmac_rf_tx0_0.xci",
        "inst_hier_path": "axi_dmac_rf_tx0",
        "parameters": {
          "ALLOW_ASYM_MEM": {
            "value": "1"
          },
          "CYCLIC": {
            "value": "false"
          },
          "DISABLE_DEBUG_REGISTERS": {
            "value": "true"
          },
          "DMA_AXI_ADDR_WIDTH": {
            "value": "32"
          },
          "DMA_DATA_WIDTH_DEST": {
            "value": "32"
          },
          "DMA_LENGTH_WIDTH": {
            "value": "24"
          },
          "DMA_SG_TRANSFER": {
            "value": "false"
          },
          "DMA_TYPE_DEST": {
            "value": "1"
          },
          "DMA_TYPE_SRC": {
            "value": "0"
          },
          "ENABLE_DIAGNOSTICS_IF": {
            "value": "false"
          },
          "ID": {
            "value": "0"
          },
          "MAX_BYTES_PER_BURST": {
            "value": "1024"
          }
        },
        "interface_ports": {
          "m_src_axi": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "m_src_axi",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "m_src_axi": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "axi_dmac_rf_tx1": {
        "vlnv": "analog.com:user:axi_dmac:1.0",
        "ip_revision": "1",
        "xci_name": "icyradio_axi_dmac_rf_tx1_0",
        "xci_path": "ip/icyradio_axi_dmac_rf_tx1_0/icyradio_axi_dmac_rf_tx1_0.xci",
        "inst_hier_path": "axi_dmac_rf_tx1",
        "parameters": {
          "ALLOW_ASYM_MEM": {
            "value": "1"
          },
          "CYCLIC": {
            "value": "false"
          },
          "DISABLE_DEBUG_REGISTERS": {
            "value": "true"
          },
          "DMA_AXI_ADDR_WIDTH": {
            "value": "32"
          },
          "DMA_DATA_WIDTH_DEST": {
            "value": "32"
          },
          "DMA_LENGTH_WIDTH": {
            "value": "24"
          },
          "DMA_SG_TRANSFER": {
            "value": "false"
          },
          "DMA_TYPE_DEST": {
            "value": "1"
          },
          "DMA_TYPE_SRC": {
            "value": "0"
          },
          "ENABLE_DIAGNOSTICS_IF": {
            "value": "false"
          },
          "ID": {
            "value": "1"
          },
          "MAX_BYTES_PER_BURST": {
            "value": "1024"
          }
        },
        "interface_ports": {
          "m_src_axi": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "m_src_axi",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "m_src_axi": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "axi_dmac_rf_rx1": {
        "vlnv": "analog.com:user:axi_dmac:1.0",
        "ip_revision": "1",
        "xci_name": "icyradio_axi_dmac_rf_rx1_0",
        "xci_path": "ip/icyradio_axi_dmac_rf_rx1_0/icyradio_axi_dmac_rf_rx1_0.xci",
        "inst_hier_path": "axi_dmac_rf_rx1",
        "parameters": {
          "ALLOW_ASYM_MEM": {
            "value": "1"
          },
          "CYCLIC": {
            "value": "false"
          },
          "DISABLE_DEBUG_REGISTERS": {
            "value": "true"
          },
          "DMA_AXI_ADDR_WIDTH": {
            "value": "32"
          },
          "DMA_DATA_WIDTH_SRC": {
            "value": "32"
          },
          "DMA_LENGTH_WIDTH": {
            "value": "24"
          },
          "ID": {
            "value": "3"
          },
          "MAX_BYTES_PER_BURST": {
            "value": "256"
          },
          "SYNC_TRANSFER_START": {
            "value": "true"
          }
        },
        "interface_ports": {
          "m_dest_axi": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "m_dest_axi",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "m_dest_axi": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "ad9361_dac_unpacker_tx1": {
        "vlnv": "analog.com:user:util_upack2:1.0",
        "ip_revision": "1",
        "xci_name": "icyradio_ad9361_dac_unpacker_tx1_0",
        "xci_path": "ip/icyradio_ad9361_dac_unpacker_tx1_0/icyradio_ad9361_dac_unpacker_tx1_0.xci",
        "inst_hier_path": "ad9361_dac_unpacker_tx1",
        "parameters": {
          "NUM_OF_CHANNELS": {
            "value": "2"
          },
          "SAMPLES_PER_CHANNEL": {
            "value": "1"
          }
        }
      },
      "dac_dunf_gate_tx1": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "ip_revision": "3",
        "xci_name": "icyradio_dac_dunf_gate_tx1_0",
        "xci_path": "ip/icyradio_dac_dunf_gate_tx1_0/icyradio_dac_dunf_gate_tx1_0.xci",
        "inst_hier_path": "dac_dunf_gate_tx1",
        "parameters": {
          "C_OPERATION": {
            "value": "and"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "dac_dunf_combiner": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "ip_revision": "3",
        "xci_name": "icyradio_dac_dunf_combiner_0",
        "xci_path": "ip/icyradio_dac_dunf_combiner_0/icyradio_dac_dunf_combiner_0.xci",
        "inst_hier_path": "dac_dunf_combiner",
        "parameters": {
          "C_OPERATION": {
            "value": "or"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "dac_dunf_gate_tx0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "ip_revision": "3",
        "xci_name": "icyradio_dac_dunf_gate_tx0_0",
        "xci_path": "ip/icyradio_dac_dunf_gate_tx0_0/icyradio_dac_dunf_gate_tx0_0.xci",
        "inst_hier_path": "dac_dunf_gate_tx0",
        "parameters": {
          "C_OPERATION": {
            "value": "and"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "tx_enable_slice_tx0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "3",
        "xci_name": "icyradio_tx_enable_slice_tx0_0",
        "xci_path": "ip/icyradio_tx_enable_slice_tx0_0/icyradio_tx_enable_slice_tx0_0.xci",
        "inst_hier_path": "tx_enable_slice_tx0",
        "parameters": {
          "DIN_WIDTH": {
            "value": "2"
          }
        }
      },
      "tx_enable_slice_tx1": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "3",
        "xci_name": "icyradio_tx_enable_slice_tx1_0",
        "xci_path": "ip/icyradio_tx_enable_slice_tx1_0/icyradio_tx_enable_slice_tx1_0.xci",
        "inst_hier_path": "tx_enable_slice_tx1",
        "parameters": {
          "DIN_FROM": {
            "value": "1"
          },
          "DIN_TO": {
            "value": "1"
          },
          "DIN_WIDTH": {
            "value": "2"
          }
        }
      },
      "rx_enable_slice_rx0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "3",
        "xci_name": "icyradio_rx_enable_slice_rx0_0",
        "xci_path": "ip/icyradio_rx_enable_slice_rx0_0/icyradio_rx_enable_slice_rx0_0.xci",
        "inst_hier_path": "rx_enable_slice_rx0",
        "parameters": {
          "DIN_FROM": {
            "value": "0"
          },
          "DIN_TO": {
            "value": "0"
          },
          "DIN_WIDTH": {
            "value": "2"
          }
        }
      },
      "rx_enable_slice_rx1": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "3",
        "xci_name": "icyradio_rx_enable_slice_rx1_0",
        "xci_path": "ip/icyradio_rx_enable_slice_rx1_0/icyradio_rx_enable_slice_rx1_0.xci",
        "inst_hier_path": "rx_enable_slice_rx1",
        "parameters": {
          "DIN_FROM": {
            "value": "1"
          },
          "DIN_TO": {
            "value": "1"
          },
          "DIN_WIDTH": {
            "value": "2"
          }
        }
      },
      "tx_enable_gate_tx1": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "ip_revision": "3",
        "xci_name": "icyradio_tx_enable_gate_tx1_0",
        "xci_path": "ip/icyradio_tx_enable_gate_tx1_0/icyradio_tx_enable_gate_tx1_0.xci",
        "inst_hier_path": "tx_enable_gate_tx1",
        "parameters": {
          "C_OPERATION": {
            "value": "and"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "tx_fifo_underflow_concat": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "ip_revision": "5",
        "xci_name": "icyradio_tx_fifo_underflow_concat_0",
        "xci_path": "ip/icyradio_tx_fifo_underflow_concat_0/icyradio_tx_fifo_underflow_concat_0.xci",
        "inst_hier_path": "tx_fifo_underflow_concat"
      },
      "tx_dma_data_ready_concat": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "ip_revision": "5",
        "xci_name": "icyradio_tx_dma_data_ready_concat_0",
        "xci_path": "ip/icyradio_tx_dma_data_ready_concat_0/icyradio_tx_dma_data_ready_concat_0.xci",
        "inst_hier_path": "tx_dma_data_ready_concat"
      },
      "tx_data_ready_concat": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "ip_revision": "5",
        "xci_name": "icyradio_tx_data_ready_concat_0",
        "xci_path": "ip/icyradio_tx_data_ready_concat_0/icyradio_tx_data_ready_concat_0.xci",
        "inst_hier_path": "tx_data_ready_concat"
      },
      "rx_dma_xfer_req_concat": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "ip_revision": "5",
        "xci_name": "icyradio_rx_dma_xfer_req_concat_0",
        "xci_path": "ip/icyradio_rx_dma_xfer_req_concat_0/icyradio_rx_dma_xfer_req_concat_0.xci",
        "inst_hier_path": "rx_dma_xfer_req_concat"
      },
      "rx_data_ready_concat": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "ip_revision": "5",
        "xci_name": "icyradio_rx_data_ready_concat_0",
        "xci_path": "ip/icyradio_rx_data_ready_concat_0/icyradio_rx_data_ready_concat_0.xci",
        "inst_hier_path": "rx_data_ready_concat"
      },
      "rx_fifo_overflow_concat": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "ip_revision": "5",
        "xci_name": "icyradio_rx_fifo_overflow_concat_0",
        "xci_path": "ip/icyradio_rx_fifo_overflow_concat_0/icyradio_rx_fifo_overflow_concat_0.xci",
        "inst_hier_path": "rx_fifo_overflow_concat"
      },
      "ad9361_adc_packer_rx1": {
        "vlnv": "analog.com:user:util_cpack2:1.0",
        "ip_revision": "1",
        "xci_name": "icyradio_ad9361_adc_packer_rx1_0",
        "xci_path": "ip/icyradio_ad9361_adc_packer_rx1_0/icyradio_ad9361_adc_packer_rx1_0.xci",
        "inst_hier_path": "ad9361_adc_packer_rx1",
        "parameters": {
          "NUM_OF_CHANNELS": {
            "value": "2"
          }
        }
      },
      "rx_enable_gate_rx1": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "ip_revision": "3",
        "xci_name": "icyradio_rx_enable_gate_rx1_0",
        "xci_path": "ip/icyradio_rx_enable_gate_rx1_0/icyradio_rx_enable_gate_rx1_0.xci",
        "inst_hier_path": "rx_enable_gate_rx1",
        "parameters": {
          "C_OPERATION": {
            "value": "and"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "rx_dma_xfer_req_not_rx1": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "ip_revision": "3",
        "xci_name": "icyradio_rx_dma_xfer_req_not_rx1_0",
        "xci_path": "ip/icyradio_rx_dma_xfer_req_not_rx1_0/icyradio_rx_dma_xfer_req_not_rx1_0.xci",
        "inst_hier_path": "rx_dma_xfer_req_not_rx1",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "tx_dma_xfer_req_not_tx1": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "ip_revision": "3",
        "xci_name": "icyradio_tx_dma_xfer_req_not_tx1_0",
        "xci_path": "ip/icyradio_tx_dma_xfer_req_not_tx1_0/icyradio_tx_dma_xfer_req_not_tx1_0.xci",
        "inst_hier_path": "tx_dma_xfer_req_not_tx1",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "dac_unpacker_reset_combiner_tx1": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "ip_revision": "3",
        "xci_name": "icyradio_dac_unpacker_reset_combiner_tx1_0",
        "xci_path": "ip/icyradio_dac_unpacker_reset_combiner_tx1_0/icyradio_dac_unpacker_reset_combiner_tx1_0.xci",
        "inst_hier_path": "dac_unpacker_reset_combiner_tx1",
        "parameters": {
          "C_OPERATION": {
            "value": "or"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "adc_dovf_gate_rx0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "ip_revision": "3",
        "xci_name": "icyradio_adc_dovf_gate_rx0_0",
        "xci_path": "ip/icyradio_adc_dovf_gate_rx0_0/icyradio_adc_dovf_gate_rx0_0.xci",
        "inst_hier_path": "adc_dovf_gate_rx0",
        "parameters": {
          "C_OPERATION": {
            "value": "and"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "adc_dovf_combiner": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "ip_revision": "3",
        "xci_name": "icyradio_adc_dovf_combiner_0",
        "xci_path": "ip/icyradio_adc_dovf_combiner_0/icyradio_adc_dovf_combiner_0.xci",
        "inst_hier_path": "adc_dovf_combiner",
        "parameters": {
          "C_OPERATION": {
            "value": "and"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "adc_dovf_gate_rx1": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "ip_revision": "3",
        "xci_name": "icyradio_adc_dovf_gate_rx1_0",
        "xci_path": "ip/icyradio_adc_dovf_gate_rx1_0/icyradio_adc_dovf_gate_rx1_0.xci",
        "inst_hier_path": "adc_dovf_gate_rx1",
        "parameters": {
          "C_OPERATION": {
            "value": "and"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "startupe2": {
        "vlnv": "xilinx.com:module_ref:startupe2:1.0",
        "ip_revision": "1",
        "xci_name": "icyradio_startupe2_0_0",
        "xci_path": "ip/icyradio_startupe2_0_0/icyradio_startupe2_0_0.xci",
        "inst_hier_path": "startupe2",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "startupe2",
          "boundary_crc": "0x0"
        },
        "ports": {
          "cfg_clk": {
            "type": "clk",
            "direction": "O"
          },
          "cfg_mclk": {
            "direction": "O"
          },
          "eos": {
            "direction": "O"
          },
          "preq": {
            "direction": "O"
          },
          "pack": {
            "direction": "I"
          },
          "usrcclk": {
            "direction": "I"
          },
          "usrcclk_oen": {
            "direction": "I"
          },
          "usrdone": {
            "direction": "I"
          },
          "usrdone_oen": {
            "direction": "I"
          }
        }
      },
      "GND_21": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "8",
        "xci_name": "icyradio_GND_19_1",
        "xci_path": "ip/icyradio_GND_19_1/icyradio_GND_19_1.xci",
        "inst_hier_path": "GND_21",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      },
      "VCC_2": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "8",
        "xci_name": "icyradio_VCC_1_1",
        "xci_path": "ip/icyradio_VCC_1_1/icyradio_VCC_1_1.xci",
        "inst_hier_path": "VCC_2",
        "parameters": {
          "CONST_VAL": {
            "value": "1"
          }
        }
      },
      "rf_reset_combiner": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "ip_revision": "3",
        "xci_name": "icyradio_ddr_intf_reset_combiner_1",
        "xci_path": "ip/icyradio_ddr_intf_reset_combiner_1/icyradio_ddr_intf_reset_combiner_1.xci",
        "inst_hier_path": "rf_reset_combiner",
        "parameters": {
          "C_OPERATION": {
            "value": "or"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "gpio_slice_rf_reset": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "3",
        "xci_name": "icyradio_gpio_slice_trx_up_txnrx_1",
        "xci_path": "ip/icyradio_gpio_slice_trx_up_txnrx_1/icyradio_gpio_slice_trx_up_txnrx_1.xci",
        "inst_hier_path": "gpio_slice_rf_reset",
        "parameters": {
          "DIN_FROM": {
            "value": "29"
          },
          "DIN_TO": {
            "value": "29"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "tx_flush_combiner_tx0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "ip_revision": "3",
        "xci_name": "icyradio_dac_unpacker_reset_combiner_tx0_1",
        "xci_path": "ip/icyradio_dac_unpacker_reset_combiner_tx0_1/icyradio_dac_unpacker_reset_combiner_tx0_1.xci",
        "inst_hier_path": "tx_flush_combiner_tx0",
        "parameters": {
          "C_OPERATION": {
            "value": "or"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "tx_flush_combiner_tx1": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "ip_revision": "3",
        "xci_name": "icyradio_tx_flush_combiner_tx0_0",
        "xci_path": "ip/icyradio_tx_flush_combiner_tx0_0/icyradio_tx_flush_combiner_tx0_0.xci",
        "inst_hier_path": "tx_flush_combiner_tx1",
        "parameters": {
          "C_OPERATION": {
            "value": "or"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "tx_flush_slice_tx0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "3",
        "xci_name": "icyradio_rx_enable_slice_rx0_1",
        "xci_path": "ip/icyradio_rx_enable_slice_rx0_1/icyradio_rx_enable_slice_rx0_1.xci",
        "inst_hier_path": "tx_flush_slice_tx0",
        "parameters": {
          "DIN_FROM": {
            "value": "0"
          },
          "DIN_TO": {
            "value": "0"
          },
          "DIN_WIDTH": {
            "value": "2"
          }
        }
      },
      "tx_flush_slice_tx1": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "3",
        "xci_name": "icyradio_tx_flush_slice_tx0_0",
        "xci_path": "ip/icyradio_tx_flush_slice_tx0_0/icyradio_tx_flush_slice_tx0_0.xci",
        "inst_hier_path": "tx_flush_slice_tx1",
        "parameters": {
          "DIN_FROM": {
            "value": "1"
          },
          "DIN_TO": {
            "value": "1"
          },
          "DIN_WIDTH": {
            "value": "2"
          }
        }
      }
    },
    "interface_nets": {
      "PCIe_REFCLK_1": {
        "interface_ports": [
          "PCIe_REFCLK",
          "util_ds_buf_0/CLK_IN_D"
        ]
      },
      "S06_AXI_1": {
        "interface_ports": [
          "axi_cpu_dma_interconnect/S06_AXI",
          "picorv32_0/M_AXI"
        ]
      },
      "Vp_Vn_0_1": {
        "interface_ports": [
          "ADCIN_MAIN",
          "xadc_wiz_0/Vp_Vn"
        ]
      },
      "ad9361_adc_packer_rx1_packed_fifo_wr": {
        "interface_ports": [
          "ad9361_adc_packer_rx1/packed_fifo_wr",
          "axi_dmac_rf_rx1/fifo_wr"
        ]
      },
      "axi_bram_ctrl_0_BRAM_PORTA": {
        "interface_ports": [
          "axi_bram_ctrl_0_bram/BRAM_PORTA",
          "axi_bram_ctrl_0/BRAM_PORTA"
        ]
      },
      "axi_cpu_dma_interconnect_M00_AXI": {
        "interface_ports": [
          "axi_cpu_dma_interconnect/M00_AXI",
          "axi_pcie_interconnect/S00_AXI"
        ]
      },
      "axi_dmac_i2s_rx_m_dest_axi": {
        "interface_ports": [
          "axi_dmac_i2s_rx/m_dest_axi",
          "axi_cpu_dma_interconnect/S05_AXI"
        ]
      },
      "axi_dmac_i2s_tx_m_axis": {
        "interface_ports": [
          "axi_i2s/s_axis",
          "axi_dmac_i2s_tx/m_axis"
        ]
      },
      "axi_dmac_i2s_tx_m_src_axi": {
        "interface_ports": [
          "axi_dmac_i2s_tx/m_src_axi",
          "axi_cpu_dma_interconnect/S04_AXI"
        ]
      },
      "axi_dmac_rf_rx0_m_dest_axi": {
        "interface_ports": [
          "axi_dmac_rf_rx0/m_dest_axi",
          "axi_cpu_dma_interconnect/S02_AXI"
        ]
      },
      "axi_dmac_rf_rx1_m_dest_axi": {
        "interface_ports": [
          "axi_dmac_rf_rx1/m_dest_axi",
          "axi_cpu_dma_interconnect/S03_AXI"
        ]
      },
      "axi_dmac_rf_tx1_m_src_axi": {
        "interface_ports": [
          "axi_dmac_rf_tx1/m_src_axi",
          "axi_cpu_dma_interconnect/S01_AXI"
        ]
      },
      "axi_dmac_rf_tx_m_src_axi": {
        "interface_ports": [
          "axi_dmac_rf_tx0/m_src_axi",
          "axi_cpu_dma_interconnect/S00_AXI"
        ]
      },
      "axi_i2s_0_m_axis": {
        "interface_ports": [
          "axi_dmac_i2s_rx/s_axis",
          "axi_i2s/m_axis"
        ]
      },
      "axi_i2s_i2s": {
        "interface_ports": [
          "CODEC_I2S",
          "axi_i2s/i2s"
        ]
      },
      "axi_iic_0_IIC": {
        "interface_ports": [
          "AUDIO_I2C",
          "axi_iic_0/IIC"
        ]
      },
      "axi_iic_1_IIC": {
        "interface_ports": [
          "SYS_I2C",
          "axi_iic_1/IIC"
        ]
      },
      "axi_iic_2_IIC": {
        "interface_ports": [
          "EXT_I2C",
          "axi_iic_2/IIC"
        ]
      },
      "axi_interconnect_0_M00_AXI1": {
        "interface_ports": [
          "axi_protocol_convert_0/S_AXI",
          "axi_pcie_interconnect/M00_AXI"
        ]
      },
      "axi_interconnect_0_M01_AXI1": {
        "interface_ports": [
          "axi_qspi_mm_0/s_axi_full",
          "axi_pcie_interconnect/M01_AXI"
        ]
      },
      "axi_interconnect_0_M01_AXI2": {
        "interface_ports": [
          "axi_cpu_dma_interconnect/M01_AXI",
          "axi_pcie_0/S_AXI"
        ]
      },
      "axi_interconnect_0_M02_AXI": {
        "interface_ports": [
          "axi_pcie_interconnect/M02_AXI",
          "mig_7series_0/S_AXI"
        ]
      },
      "axi_interconnect_0_M03_AXI1": {
        "interface_ports": [
          "axi_pcie_interconnect/M03_AXI",
          "axi_bram_ctrl_0/S_AXI"
        ]
      },
      "axi_pcie_0_M_AXI": {
        "interface_ports": [
          "axi_pcie_0/M_AXI",
          "axi_pcie_interconnect/S01_AXI"
        ]
      },
      "axi_pcie_0_pcie_7x_mgt": {
        "interface_ports": [
          "PCIe",
          "axi_pcie_0/pcie_7x_mgt"
        ]
      },
      "axi_peripheral_interconnect_M00_AXI": {
        "interface_ports": [
          "axi_peripheral_interconnect/M00_AXI",
          "axi_dna_0/s_axi"
        ]
      },
      "axi_peripheral_interconnect_M01_AXI": {
        "interface_ports": [
          "axi_peripheral_interconnect/M01_AXI",
          "axi_dmac_rf_tx0/s_axi"
        ]
      },
      "axi_peripheral_interconnect_M02_AXI": {
        "interface_ports": [
          "axi_peripheral_interconnect/M02_AXI",
          "axi_dmac_rf_tx1/s_axi"
        ]
      },
      "axi_peripheral_interconnect_M03_AXI": {
        "interface_ports": [
          "axi_peripheral_interconnect/M03_AXI",
          "axi_dmac_rf_rx0/s_axi"
        ]
      },
      "axi_peripheral_interconnect_M04_AXI": {
        "interface_ports": [
          "axi_peripheral_interconnect/M04_AXI",
          "axi_dmac_rf_rx1/s_axi"
        ]
      },
      "axi_peripheral_interconnect_M05_AXI": {
        "interface_ports": [
          "axi_peripheral_interconnect/M05_AXI",
          "axi_dmac_i2s_tx/s_axi"
        ]
      },
      "axi_peripheral_interconnect_M06_AXI": {
        "interface_ports": [
          "axi_peripheral_interconnect/M06_AXI",
          "axi_dmac_i2s_rx/s_axi"
        ]
      },
      "axi_peripheral_interconnect_M07_AXI": {
        "interface_ports": [
          "axi_peripheral_interconnect/M07_AXI",
          "axi_iic_0/S_AXI"
        ]
      },
      "axi_peripheral_interconnect_M08_AXI": {
        "interface_ports": [
          "axi_peripheral_interconnect/M08_AXI",
          "axi_iic_1/S_AXI"
        ]
      },
      "axi_peripheral_interconnect_M09_AXI": {
        "interface_ports": [
          "axi_peripheral_interconnect/M09_AXI",
          "axi_iic_2/S_AXI"
        ]
      },
      "axi_peripheral_interconnect_M10_AXI": {
        "interface_ports": [
          "axi_peripheral_interconnect/M10_AXI",
          "axi_qspi_mm_0/s_axi_lite"
        ]
      },
      "axi_peripheral_interconnect_M11_AXI": {
        "interface_ports": [
          "axi_peripheral_interconnect/M11_AXI",
          "axi_spi_0/s_axi"
        ]
      },
      "axi_peripheral_interconnect_M12_AXI": {
        "interface_ports": [
          "axi_peripheral_interconnect/M12_AXI",
          "axi_spi_1/s_axi"
        ]
      },
      "axi_peripheral_interconnect_M13_AXI": {
        "interface_ports": [
          "axi_peripheral_interconnect/M13_AXI",
          "axi_gpio_0/s_axi"
        ]
      },
      "axi_peripheral_interconnect_M14_AXI": {
        "interface_ports": [
          "axi_peripheral_interconnect/M14_AXI",
          "axi_gpio_1/s_axi"
        ]
      },
      "axi_peripheral_interconnect_M15_AXI": {
        "interface_ports": [
          "axi_peripheral_interconnect/M15_AXI",
          "axi_gpio_2/s_axi"
        ]
      },
      "axi_peripheral_interconnect_M16_AXI": {
        "interface_ports": [
          "axi_peripheral_interconnect/M16_AXI",
          "axi_pcie_0/S_AXI_CTL"
        ]
      },
      "axi_peripheral_interconnect_M17_AXI": {
        "interface_ports": [
          "axi_peripheral_interconnect/M17_AXI",
          "axi_rf_timestamping/s_axi"
        ]
      },
      "axi_peripheral_interconnect_M18_AXI": {
        "interface_ports": [
          "axi_peripheral_interconnect/M18_AXI",
          "axi_irq_controller_0/s_axi"
        ]
      },
      "axi_peripheral_interconnect_M19_AXI": {
        "interface_ports": [
          "axi_peripheral_interconnect/M19_AXI",
          "axi_i2s/s_axi"
        ]
      },
      "axi_peripheral_interconnect_M20_AXI": {
        "interface_ports": [
          "axi_peripheral_interconnect/M20_AXI",
          "xadc_wiz_0/s_axi_lite"
        ]
      },
      "axi_peripheral_interconnect_M21_AXI": {
        "interface_ports": [
          "axi_peripheral_interconnect/M21_AXI",
          "axi_ad9361/s_axi"
        ]
      },
      "axi_protocol_convert_0_M_AXI": {
        "interface_ports": [
          "axi_protocol_convert_0/M_AXI",
          "axi_peripheral_interconnect/S00_AXI"
        ]
      },
      "axi_qspi_mm_0_spi": {
        "interface_ports": [
          "FLASH_QSPI",
          "axi_qspi_mm_0/spi"
        ]
      },
      "axi_spi_0_spi1": {
        "interface_ports": [
          "TRX_SPI",
          "axi_spi_0/spi"
        ]
      },
      "axi_spi_1_spi": {
        "interface_ports": [
          "SYNTH_SPI",
          "axi_spi_1/spi"
        ]
      },
      "mig_7series_0_DDR3": {
        "interface_ports": [
          "DDR3",
          "mig_7series_0/DDR3"
        ]
      },
      "util_cpack2_0_packed_fifo_wr": {
        "interface_ports": [
          "ad9361_adc_packer_rx0/packed_fifo_wr",
          "axi_dmac_rf_rx0/fifo_wr"
        ]
      }
    },
    "nets": {
      "CLK_MNGR_IRQn_1": {
        "ports": [
          "CLK_MNGR_IRQn",
          "irq_concat_0/In20"
        ]
      },
      "FPGA_CLK0_1": {
        "ports": [
          "FPGA_CLK0",
          "clk_wiz_0/clk_in1"
        ]
      },
      "FPGA_CLK1_1": {
        "ports": [
          "FPGA_CLK1",
          "axi_dmac_i2s_rx/s_axis_aclk",
          "axi_dmac_i2s_tx/m_axis_aclk",
          "rst_FPGA_CLK1_49M152/slowest_sync_clk",
          "axi_i2s/i2s_src_clk"
        ]
      },
      "GND_0_dout": {
        "ports": [
          "GND_0/dout",
          "PCIe_WAKEn",
          "PCIe_CLKREQn"
        ]
      },
      "GND_11_dout": {
        "ports": [
          "GND_11/dout",
          "irq_concat_0/In12",
          "irq_concat_0/In13",
          "irq_concat_0/In14",
          "irq_concat_0/In17"
        ]
      },
      "GND_13_dout": {
        "ports": [
          "GND_13/dout",
          "axi_ad9361/up_dac_gpio_in",
          "axi_ad9361/up_adc_gpio_in"
        ]
      },
      "GND_14_dout": {
        "ports": [
          "GND_14/dout",
          "gpio_concat_0/In3"
        ]
      },
      "GND_15_dout": {
        "ports": [
          "GND_15/dout",
          "gpio_concat_2/In7",
          "gpio_concat_2/In13"
        ]
      },
      "GND_17_dout": {
        "ports": [
          "GND_17/dout",
          "rst_axi_pcie_0_125M_pcie_core/aux_reset_in",
          "rst_axi_pcie_0_125M_pcie_core/mb_debug_sys_rst"
        ]
      },
      "GND_18_dout": {
        "ports": [
          "GND_18/dout",
          "rst_axi_pcie_0_125M/mb_debug_sys_rst"
        ]
      },
      "GND_19_dout": {
        "ports": [
          "GND_19/dout",
          "rst_mig_7series_0_166M/mb_debug_sys_rst"
        ]
      },
      "GND_1_dout": {
        "ports": [
          "GND_1/dout",
          "axi_ad9361/dac_sync_in",
          "axi_ad9361/tdd_sync",
          "axi_ad9361/gps_pps"
        ]
      },
      "GND_20_dout": {
        "ports": [
          "GND_20/dout",
          "rst_clk_wiz_0_250M/mb_debug_sys_rst"
        ]
      },
      "GND_21_dout": {
        "ports": [
          "GND_16/dout",
          "gpio_concat_2/In16"
        ]
      },
      "GND_21_dout1": {
        "ports": [
          "GND_21/dout",
          "startupe2/pack",
          "startupe2/usrcclk",
          "startupe2/usrdone"
        ]
      },
      "GND_22_dout": {
        "ports": [
          "GND_10/dout",
          "gpio_concat_2/In9",
          "gpio_concat_2/In14",
          "gpio_concat_2/In15"
        ]
      },
      "GND_23_dout": {
        "ports": [
          "GND_12/dout",
          "rst_axi_ad9361_61M44/mb_debug_sys_rst"
        ]
      },
      "GND_25_dout": {
        "ports": [
          "GND_2/dout",
          "rst_FPGA_CLK1_49M152/mb_debug_sys_rst"
        ]
      },
      "GND_3_dout": {
        "ports": [
          "GND_3/dout",
          "gpio_concat_0/In7"
        ]
      },
      "GND_4_dout": {
        "ports": [
          "GND_4/dout",
          "gpio_concat_1/In2"
        ]
      },
      "GND_5_dout": {
        "ports": [
          "GND_5/dout",
          "gpio_concat_0/In0"
        ]
      },
      "GND_6_dout": {
        "ports": [
          "GND_6/dout",
          "gpio_concat_1/In0"
        ]
      },
      "GND_7_dout": {
        "ports": [
          "GND_7/dout",
          "gpio_concat_0/In5",
          "gpio_concat_0/In8",
          "gpio_concat_0/In9",
          "gpio_concat_0/In10"
        ]
      },
      "GND_8_dout": {
        "ports": [
          "GND_8/dout",
          "gpio_concat_1/In3"
        ]
      },
      "GND_9_dout": {
        "ports": [
          "GND_9/dout",
          "gpio_concat_2/In3",
          "gpio_concat_2/In8"
        ]
      },
      "M02_ARESETN_1": {
        "ports": [
          "rst_mig_7series_0_166M/interconnect_aresetn",
          "axi_pcie_interconnect/M02_ARESETN"
        ]
      },
      "M16_ACLK_1": {
        "ports": [
          "axi_pcie_0/axi_ctl_aclk_out",
          "axi_peripheral_interconnect/M16_ACLK"
        ]
      },
      "RXCLK_1": {
        "ports": [
          "TRX_DATA_CLK",
          "axi_ad9361/rx_clk_in"
        ]
      },
      "RXDATA_1": {
        "ports": [
          "TRX_P1_RXDATA",
          "axi_ad9361/rx_data_in"
        ]
      },
      "RXFRAME_1": {
        "ports": [
          "TRX_RXFRAME",
          "axi_ad9361/rx_frame_in"
        ]
      },
      "SYNTH_LD_1": {
        "ports": [
          "SYNTH_LD",
          "gpio_concat_1/In1"
        ]
      },
      "TRX_5V0_BIAS_T1_OCn_1": {
        "ports": [
          "TRX_5V0_BIAS_T1_OCn",
          "gpio_concat_0_1/In0"
        ]
      },
      "TRX_5V0_BIAS_T2_OCn_1": {
        "ports": [
          "TRX_5V0_BIAS_T2_OCn",
          "gpio_concat_0_1/In1"
        ]
      },
      "TRX_5V0_PA1_OCn_1": {
        "ports": [
          "TRX_5V0_PA1_OCn",
          "gpio_concat_0_1/In2"
        ]
      },
      "TRX_5V0_PA2_OCn_1": {
        "ports": [
          "TRX_5V0_PA2_OCn",
          "gpio_concat_0_1/In3"
        ]
      },
      "TRX_CTRL_OUT_1": {
        "ports": [
          "TRX_CTRL_OUT",
          "gpio_concat_0/In1"
        ]
      },
      "VCC_0_dout": {
        "ports": [
          "VCC_0/dout",
          "rst_axi_ad9361_61M44/dcm_locked"
        ]
      },
      "VCC_1_dout": {
        "ports": [
          "VCC_1/dout",
          "rst_FPGA_CLK1_49M152/dcm_locked"
        ]
      },
      "VCC_2_dout": {
        "ports": [
          "VCC_2/dout",
          "startupe2/usrcclk_oen"
        ]
      },
      "VIN_REG_ALERTn_1": {
        "ports": [
          "VIN_REG_ALERTn",
          "irq_concat_0/In21"
        ]
      },
      "ad9361_adc_packer_rx0_fifo_wr_overflow": {
        "ports": [
          "ad9361_adc_packer_rx0/fifo_wr_overflow",
          "adc_dovf_gate_rx0/Op1",
          "rx_fifo_overflow_concat/In0"
        ]
      },
      "ad9361_adc_packer_rx1_fifo_wr_overflow": {
        "ports": [
          "ad9361_adc_packer_rx1/fifo_wr_overflow",
          "adc_dovf_gate_rx1/Op1",
          "rx_fifo_overflow_concat/In1"
        ]
      },
      "ad9361_dac_unpacker_s_axis_ready": {
        "ports": [
          "ad9361_dac_unpacker_tx0/s_axis_ready",
          "tx_flush_combiner_tx0/Op1"
        ]
      },
      "ad9361_dac_unpacker_tx0_fifo_rd_underflow": {
        "ports": [
          "ad9361_dac_unpacker_tx0/fifo_rd_underflow",
          "dac_dunf_gate_tx0/Op1",
          "tx_fifo_underflow_concat/In0"
        ]
      },
      "ad9361_dac_unpacker_tx1_fifo_rd_data_0": {
        "ports": [
          "ad9361_dac_unpacker_tx1/fifo_rd_data_0",
          "axi_ad9361/dac_data_i1"
        ]
      },
      "ad9361_dac_unpacker_tx1_fifo_rd_data_1": {
        "ports": [
          "ad9361_dac_unpacker_tx1/fifo_rd_data_1",
          "axi_ad9361/dac_data_q1"
        ]
      },
      "ad9361_dac_unpacker_tx1_fifo_rd_underflow": {
        "ports": [
          "ad9361_dac_unpacker_tx1/fifo_rd_underflow",
          "dac_dunf_gate_tx1/Op1",
          "tx_fifo_underflow_concat/In1"
        ]
      },
      "ad9361_dac_unpacker_tx1_s_axis_ready": {
        "ports": [
          "ad9361_dac_unpacker_tx1/s_axis_ready",
          "tx_flush_combiner_tx1/Op1"
        ]
      },
      "adc_dovf_combiner_Res": {
        "ports": [
          "adc_dovf_combiner/Res",
          "axi_ad9361/adc_dovf"
        ]
      },
      "adc_dovf_gate_rx0_Res": {
        "ports": [
          "adc_dovf_gate_rx0/Res",
          "adc_dovf_combiner/Op1"
        ]
      },
      "adc_dovf_gate_rx1_Res": {
        "ports": [
          "adc_dovf_gate_rx1/Res",
          "adc_dovf_combiner/Op2"
        ]
      },
      "axi_ad9361_0_adc_data_i0": {
        "ports": [
          "axi_ad9361/adc_data_i0",
          "ad9361_adc_packer_rx0/fifo_wr_data_0"
        ]
      },
      "axi_ad9361_0_adc_data_i1": {
        "ports": [
          "axi_ad9361/adc_data_i1",
          "ad9361_adc_packer_rx1/fifo_wr_data_0"
        ]
      },
      "axi_ad9361_0_adc_data_q0": {
        "ports": [
          "axi_ad9361/adc_data_q0",
          "ad9361_adc_packer_rx0/fifo_wr_data_1"
        ]
      },
      "axi_ad9361_0_adc_data_q1": {
        "ports": [
          "axi_ad9361/adc_data_q1",
          "ad9361_adc_packer_rx1/fifo_wr_data_1"
        ]
      },
      "axi_ad9361_0_adc_enable_i0": {
        "ports": [
          "axi_ad9361/adc_enable_i0",
          "ad9361_adc_packer_rx0/enable_0"
        ]
      },
      "axi_ad9361_0_adc_enable_i1": {
        "ports": [
          "axi_ad9361/adc_enable_i1",
          "ad9361_adc_packer_rx1/enable_0"
        ]
      },
      "axi_ad9361_0_adc_enable_q0": {
        "ports": [
          "axi_ad9361/adc_enable_q0",
          "ad9361_adc_packer_rx0/enable_1"
        ]
      },
      "axi_ad9361_0_adc_enable_q1": {
        "ports": [
          "axi_ad9361/adc_enable_q1",
          "ad9361_adc_packer_rx1/enable_1"
        ]
      },
      "axi_ad9361_0_adc_valid_i0": {
        "ports": [
          "axi_ad9361/adc_valid_i0",
          "rx_data_ready_concat/In0",
          "rx_enable_gate_rx0/Op2"
        ]
      },
      "axi_ad9361_0_adc_valid_i1": {
        "ports": [
          "axi_ad9361/adc_valid_i1",
          "rx_data_ready_concat/In1",
          "rx_enable_gate_rx1/Op2"
        ]
      },
      "axi_ad9361_0_dac_enable_i0": {
        "ports": [
          "axi_ad9361/dac_enable_i0",
          "ad9361_dac_unpacker_tx0/enable_0"
        ]
      },
      "axi_ad9361_0_dac_enable_i1": {
        "ports": [
          "axi_ad9361/dac_enable_i1",
          "ad9361_dac_unpacker_tx1/enable_0"
        ]
      },
      "axi_ad9361_0_dac_enable_q0": {
        "ports": [
          "axi_ad9361/dac_enable_q0",
          "ad9361_dac_unpacker_tx0/enable_1"
        ]
      },
      "axi_ad9361_0_dac_enable_q1": {
        "ports": [
          "axi_ad9361/dac_enable_q1",
          "ad9361_dac_unpacker_tx1/enable_1"
        ]
      },
      "axi_ad9361_0_dac_valid_i0": {
        "ports": [
          "axi_ad9361/dac_valid_i0",
          "ad9361_dac_unpacker_tx0/fifo_rd_en",
          "dac_dunf_gate_tx0/Op2",
          "tx_data_ready_concat/In0"
        ]
      },
      "axi_ad9361_0_enable": {
        "ports": [
          "axi_ad9361/enable",
          "TRX_EN"
        ]
      },
      "axi_ad9361_0_l_clk": {
        "ports": [
          "axi_ad9361/l_clk",
          "ad9361_adc_packer_rx0/clk",
          "ad9361_adc_packer_rx1/clk",
          "ad9361_dac_unpacker_tx0/clk",
          "ad9361_dac_unpacker_tx1/clk",
          "axi_ad9361/clk",
          "axi_dmac_rf_rx0/fifo_wr_clk",
          "axi_dmac_rf_rx1/fifo_wr_clk",
          "axi_dmac_rf_tx0/m_axis_aclk",
          "axi_dmac_rf_tx1/m_axis_aclk",
          "rst_axi_ad9361_61M44/slowest_sync_clk",
          "axi_rf_timestamping/ts_clk"
        ]
      },
      "axi_ad9361_0_rst": {
        "ports": [
          "axi_ad9361/rst",
          "rf_reset_combiner/Op1"
        ]
      },
      "axi_ad9361_0_tx_clk_out": {
        "ports": [
          "axi_ad9361/tx_clk_out",
          "TRX_FBCLK"
        ]
      },
      "axi_ad9361_0_tx_data_out": {
        "ports": [
          "axi_ad9361/tx_data_out",
          "TRX_P0_TXDATA"
        ]
      },
      "axi_ad9361_0_tx_frame_out": {
        "ports": [
          "axi_ad9361/tx_frame_out",
          "TRX_TXFRAME"
        ]
      },
      "axi_ad9361_0_txnrx": {
        "ports": [
          "axi_ad9361/txnrx",
          "TRX_TXNRX"
        ]
      },
      "axi_ad9361_adc_r1_mode": {
        "ports": [
          "axi_ad9361/adc_r1_mode",
          "gpio_concat_0_2/In0"
        ]
      },
      "axi_ad9361_dac_r1_mode": {
        "ports": [
          "axi_ad9361/dac_r1_mode",
          "gpio_concat_0_2/In1"
        ]
      },
      "axi_ad9361_dac_valid_i1": {
        "ports": [
          "axi_ad9361/dac_valid_i1",
          "ad9361_dac_unpacker_tx1/fifo_rd_en",
          "dac_dunf_gate_tx1/Op2",
          "tx_data_ready_concat/In1"
        ]
      },
      "axi_dmac_i2s_rx_irq": {
        "ports": [
          "axi_dmac_i2s_rx/irq",
          "irq_concat_0/In5"
        ]
      },
      "axi_dmac_i2s_tx_irq": {
        "ports": [
          "axi_dmac_i2s_tx/irq",
          "irq_concat_0/In4"
        ]
      },
      "axi_dmac_rf_rx0_irq": {
        "ports": [
          "axi_dmac_rf_rx0/irq",
          "irq_concat_0/In2"
        ]
      },
      "axi_dmac_rf_rx1_fifo_wr_xfer_req": {
        "ports": [
          "axi_dmac_rf_rx1/fifo_wr_xfer_req",
          "rx_dma_xfer_req_concat/In1",
          "rx_dma_xfer_req_not_rx1/Op1"
        ]
      },
      "axi_dmac_rf_rx1_irq": {
        "ports": [
          "axi_dmac_rf_rx1/irq",
          "irq_concat_0/In3"
        ]
      },
      "axi_dmac_rf_rx_fifo_wr_xfer_req": {
        "ports": [
          "axi_dmac_rf_rx0/fifo_wr_xfer_req",
          "rx_dma_xfer_req_concat/In0",
          "rx_dma_xfer_req_not_rx0/Op1"
        ]
      },
      "axi_dmac_rf_tx0_irq": {
        "ports": [
          "axi_dmac_rf_tx0/irq",
          "irq_concat_0/In0"
        ]
      },
      "axi_dmac_rf_tx1_irq": {
        "ports": [
          "axi_dmac_rf_tx1/irq",
          "irq_concat_0/In1"
        ]
      },
      "axi_dmac_rf_tx1_m_axis_data": {
        "ports": [
          "axi_dmac_rf_tx1/m_axis_data",
          "ad9361_dac_unpacker_tx1/s_axis_data"
        ]
      },
      "axi_dmac_rf_tx1_m_axis_valid": {
        "ports": [
          "axi_dmac_rf_tx1/m_axis_valid",
          "tx_dma_data_ready_concat/In1",
          "tx_enable_gate_tx1/Op2"
        ]
      },
      "axi_dmac_rf_tx1_m_axis_xfer_req": {
        "ports": [
          "axi_dmac_rf_tx1/m_axis_xfer_req",
          "tx_dma_xfer_req_not_tx1/Op1"
        ]
      },
      "axi_dmac_rf_tx_m_axis_data": {
        "ports": [
          "axi_dmac_rf_tx0/m_axis_data",
          "ad9361_dac_unpacker_tx0/s_axis_data"
        ]
      },
      "axi_dmac_rf_tx_m_axis_valid": {
        "ports": [
          "axi_dmac_rf_tx0/m_axis_valid",
          "tx_dma_data_ready_concat/In0",
          "tx_enable_gate_tx0/Op2"
        ]
      },
      "axi_dmac_rf_tx_m_axis_xfer_req": {
        "ports": [
          "axi_dmac_rf_tx0/m_axis_xfer_req",
          "tx_dma_xfer_req_not_tx0/Op1"
        ]
      },
      "axi_gpio_0_gpio_io_o": {
        "ports": [
          "axi_gpio_0/gpio_o",
          "gpio_slice_trx_ctrl_out/Din",
          "gpio_slice_trx_en_agc/Din",
          "gpio_slice_trx_resetn/Din",
          "gpio_slice_trx_sync_in/Din",
          "gpio_slice_trx_up_enable/Din",
          "gpio_slice_trx_up_txnrx/Din",
          "gpio_slice_rf_reset/Din"
        ]
      },
      "axi_gpio_1_gpio_io_o": {
        "ports": [
          "axi_gpio_1/gpio_o",
          "gpio_slice_synth_ce/Din",
          "gpio_slice_synth_mute/Din",
          "gpio_slice_synth_resetn/Din",
          "gpio_slice_synth_sync/Din"
        ]
      },
      "axi_gpio_2_gpio_io_o": {
        "ports": [
          "axi_gpio_2/gpio_o",
          "gpio_slice_clk_mngr_oen/Din",
          "gpio_slice_cm4_wake/Din",
          "gpio_slice_codec_resetn/Din",
          "gpio_slice_cpu_resetn/Din",
          "gpio_slice_ddr_intf_reset/Din",
          "gpio_slice_ddr_reset/Din",
          "gpio_slice_i2s_reset/Din",
          "gpio_slice_pm_i2c_en/Din",
          "gpio_slice_sys_aux_reset/Din"
        ]
      },
      "axi_i2s_0_i2s_mclk": {
        "ports": [
          "axi_i2s/i2s_mclk",
          "CODEC_MCLK"
        ]
      },
      "axi_i2s_irq": {
        "ports": [
          "axi_i2s/irq",
          "irq_concat_0/In18"
        ]
      },
      "axi_iic_0_iic2intc_irpt": {
        "ports": [
          "axi_iic_0/iic2intc_irpt",
          "irq_concat_0/In6"
        ]
      },
      "axi_iic_1_iic2intc_irpt": {
        "ports": [
          "axi_iic_1/iic2intc_irpt",
          "irq_concat_0/In7"
        ]
      },
      "axi_iic_2_iic2intc_irpt": {
        "ports": [
          "axi_iic_2/iic2intc_irpt",
          "irq_concat_0/In8"
        ]
      },
      "axi_irq_controller_0_cpu_irq_out": {
        "ports": [
          "axi_irq_controller_0/cpu_irq_out",
          "picorv32_0/irq"
        ]
      },
      "axi_irq_controller_0_pcie_msi_request": {
        "ports": [
          "axi_irq_controller_0/pcie_msi_request",
          "axi_pcie_0/INTX_MSI_Request"
        ]
      },
      "axi_irq_controller_0_pcie_msi_vector": {
        "ports": [
          "axi_irq_controller_0/pcie_msi_vector",
          "axi_pcie_0/MSI_Vector_Num"
        ]
      },
      "axi_pcie_0_INTX_MSI_Grant": {
        "ports": [
          "axi_pcie_0/INTX_MSI_Grant",
          "axi_irq_controller_0/pcie_msi_granted"
        ]
      },
      "axi_pcie_0_MSI_Vector_Width": {
        "ports": [
          "axi_pcie_0/MSI_Vector_Width",
          "axi_irq_controller_0/pcie_msi_vector_width"
        ]
      },
      "axi_pcie_0_MSI_enable": {
        "ports": [
          "axi_pcie_0/MSI_enable",
          "axi_irq_controller_0/pcie_msi_enabled"
        ]
      },
      "axi_pcie_0_axi_aclk_out": {
        "ports": [
          "axi_pcie_0/axi_aclk_out",
          "axi_ad9361/s_axi_aclk",
          "axi_bram_ctrl_0/s_axi_aclk",
          "axi_cpu_dma_interconnect/ACLK",
          "axi_cpu_dma_interconnect/S00_ACLK",
          "axi_cpu_dma_interconnect/M00_ACLK",
          "axi_cpu_dma_interconnect/M01_ACLK",
          "axi_cpu_dma_interconnect/S01_ACLK",
          "axi_cpu_dma_interconnect/S02_ACLK",
          "axi_cpu_dma_interconnect/S03_ACLK",
          "axi_cpu_dma_interconnect/S04_ACLK",
          "axi_cpu_dma_interconnect/S05_ACLK",
          "axi_cpu_dma_interconnect/S06_ACLK",
          "axi_dmac_i2s_rx/s_axi_aclk",
          "axi_dmac_i2s_rx/m_dest_axi_aclk",
          "axi_dmac_i2s_tx/s_axi_aclk",
          "axi_dmac_i2s_tx/m_src_axi_aclk",
          "axi_dmac_rf_rx0/s_axi_aclk",
          "axi_dmac_rf_rx0/m_dest_axi_aclk",
          "axi_dmac_rf_rx1/s_axi_aclk",
          "axi_dmac_rf_rx1/m_dest_axi_aclk",
          "axi_dmac_rf_tx0/s_axi_aclk",
          "axi_dmac_rf_tx0/m_src_axi_aclk",
          "axi_dmac_rf_tx1/s_axi_aclk",
          "axi_dmac_rf_tx1/m_src_axi_aclk",
          "axi_iic_0/s_axi_aclk",
          "axi_iic_1/s_axi_aclk",
          "axi_iic_2/s_axi_aclk",
          "axi_pcie_interconnect/ACLK",
          "axi_pcie_interconnect/S00_ACLK",
          "axi_pcie_interconnect/M00_ACLK",
          "axi_pcie_interconnect/M01_ACLK",
          "axi_pcie_interconnect/S01_ACLK",
          "axi_pcie_interconnect/M03_ACLK",
          "axi_peripheral_interconnect/ACLK",
          "axi_peripheral_interconnect/S00_ACLK",
          "axi_peripheral_interconnect/M00_ACLK",
          "axi_peripheral_interconnect/M01_ACLK",
          "axi_peripheral_interconnect/M02_ACLK",
          "axi_peripheral_interconnect/M03_ACLK",
          "axi_peripheral_interconnect/M04_ACLK",
          "axi_peripheral_interconnect/M05_ACLK",
          "axi_peripheral_interconnect/M06_ACLK",
          "axi_peripheral_interconnect/M07_ACLK",
          "axi_peripheral_interconnect/M08_ACLK",
          "axi_peripheral_interconnect/M09_ACLK",
          "axi_peripheral_interconnect/M10_ACLK",
          "axi_peripheral_interconnect/M11_ACLK",
          "axi_peripheral_interconnect/M12_ACLK",
          "axi_peripheral_interconnect/M13_ACLK",
          "axi_peripheral_interconnect/M14_ACLK",
          "axi_peripheral_interconnect/M15_ACLK",
          "axi_peripheral_interconnect/M17_ACLK",
          "axi_peripheral_interconnect/M18_ACLK",
          "axi_peripheral_interconnect/M19_ACLK",
          "axi_peripheral_interconnect/M20_ACLK",
          "axi_peripheral_interconnect/M21_ACLK",
          "axi_protocol_convert_0/aclk",
          "picorv32_0/clk",
          "rst_axi_pcie_0_125M/slowest_sync_clk",
          "rst_axi_pcie_0_125M_pcie_core/slowest_sync_clk",
          "xadc_wiz_0/s_axi_aclk",
          "axi_dna_0/aclk",
          "axi_gpio_0/aclk",
          "axi_gpio_1/aclk",
          "axi_gpio_2/aclk",
          "axi_i2s/aclk",
          "axi_irq_controller_0/aclk",
          "axi_qspi_mm_0/aclk",
          "axi_rf_timestamping/aclk",
          "axi_spi_0/aclk",
          "axi_spi_1/aclk",
          "rst_pulse_gen_0/clk"
        ]
      },
      "axi_pcie_0_interrupt_out": {
        "ports": [
          "axi_pcie_0/interrupt_out",
          "irq_concat_0/In15"
        ]
      },
      "axi_pcie_0_mmcm_lock": {
        "ports": [
          "axi_pcie_0/mmcm_lock",
          "gpio_concat_2/In2",
          "rst_axi_pcie_0_125M/dcm_locked",
          "rst_axi_pcie_0_125M_pcie_core/dcm_locked"
        ]
      },
      "axi_pcie_0_user_link_up": {
        "ports": [
          "axi_pcie_0/user_link_up",
          "gpio_concat_2/In5",
          "startupe2/usrdone_oen"
        ]
      },
      "axi_qspi_mm_0_irq": {
        "ports": [
          "axi_qspi_mm_0/irq",
          "irq_concat_0/In9"
        ]
      },
      "axi_rf_timestamping_0_irq": {
        "ports": [
          "axi_rf_timestamping/irq",
          "irq_concat_0/In16"
        ]
      },
      "axi_rf_timestamping_0_rx_enable": {
        "ports": [
          "axi_rf_timestamping/rx_enable",
          "rx_enable_slice_rx0/Din",
          "rx_enable_slice_rx1/Din"
        ]
      },
      "axi_rf_timestamping_0_tx_enable": {
        "ports": [
          "axi_rf_timestamping/tx_enable",
          "tx_enable_slice_tx0/Din",
          "tx_enable_slice_tx1/Din"
        ]
      },
      "axi_rf_timestamping_tx_flush": {
        "ports": [
          "axi_rf_timestamping/tx_flush",
          "tx_flush_slice_tx0/Din",
          "tx_flush_slice_tx1/Din"
        ]
      },
      "axi_spi_0_irq": {
        "ports": [
          "axi_spi_0/irq",
          "irq_concat_0/In10"
        ]
      },
      "axi_spi_1_irq": {
        "ports": [
          "axi_spi_1/irq",
          "irq_concat_0/In11"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "mig_7series_0/sys_clk_i",
          "rst_clk_wiz_0_250M/slowest_sync_clk"
        ]
      },
      "clk_wiz_0_delay_ref_clk": {
        "ports": [
          "clk_wiz_0/clk_out2",
          "axi_ad9361/delay_clk",
          "mig_7series_0/clk_ref_i"
        ]
      },
      "clk_wiz_0_locked": {
        "ports": [
          "clk_wiz_0/locked",
          "gpio_concat_2/In0",
          "rst_clk_wiz_0_250M/dcm_locked"
        ]
      },
      "gpio_concat_0_2_dout": {
        "ports": [
          "gpio_concat_0_2/dout",
          "gpio_concat_0/In4"
        ]
      },
      "gpio_concat_0_dout": {
        "ports": [
          "gpio_concat_0/dout",
          "axi_gpio_0/gpio_i"
        ]
      },
      "gpio_concat_1_dout": {
        "ports": [
          "gpio_concat_0_1/dout",
          "gpio_concat_0/In2"
        ]
      },
      "gpio_concat_2_dout": {
        "ports": [
          "gpio_concat_1/dout",
          "axi_gpio_1/gpio_i"
        ]
      },
      "gpio_concat_2_dout1": {
        "ports": [
          "gpio_concat_2/dout",
          "axi_gpio_2/gpio_i"
        ]
      },
      "gpio_slice_clk_mngr_oen_Dout": {
        "ports": [
          "gpio_slice_clk_mngr_oen/Dout",
          "CLK_MNGR_OEn"
        ]
      },
      "gpio_slice_cm4_wake_Dout": {
        "ports": [
          "gpio_slice_cm4_wake/Dout",
          "CM4_WAKE"
        ]
      },
      "gpio_slice_codec_resetn_Dout": {
        "ports": [
          "gpio_slice_codec_resetn/Dout",
          "CODEC_RSTn"
        ]
      },
      "gpio_slice_cpu_resetn_Dout": {
        "ports": [
          "gpio_slice_cpu_resetn/Dout",
          "picorv32_0/resetn"
        ]
      },
      "gpio_slice_ddr_intf_reset_Dout": {
        "ports": [
          "gpio_slice_ddr_intf_reset/Dout",
          "ddr_intf_reset_combiner/Op2"
        ]
      },
      "gpio_slice_ddr_reset_Dout": {
        "ports": [
          "gpio_slice_ddr_reset/Dout",
          "rst_clk_wiz_0_250M/aux_reset_in"
        ]
      },
      "gpio_slice_i2s_reset_Dout": {
        "ports": [
          "gpio_slice_i2s_reset/Dout",
          "rst_FPGA_CLK1_49M152/aux_reset_in"
        ]
      },
      "gpio_slice_pm_i2c_en_Dout": {
        "ports": [
          "gpio_slice_pm_i2c_en/Dout",
          "PM_I2C_EN"
        ]
      },
      "gpio_slice_rf_reset_Dout": {
        "ports": [
          "gpio_slice_rf_reset/Dout",
          "rf_reset_combiner/Op2"
        ]
      },
      "gpio_slice_synth_ce_Dout": {
        "ports": [
          "gpio_slice_synth_ce/Dout",
          "SYNTH_CE"
        ]
      },
      "gpio_slice_synth_mute_Dout": {
        "ports": [
          "gpio_slice_synth_mute/Dout",
          "SYNTH_MUTE"
        ]
      },
      "gpio_slice_synth_resetn_Dout": {
        "ports": [
          "gpio_slice_synth_resetn/Dout",
          "SYNTH_RESETn"
        ]
      },
      "gpio_slice_synth_sync_Dout": {
        "ports": [
          "gpio_slice_synth_sync/Dout",
          "SYNTH_SYNC"
        ]
      },
      "gpio_slice_sys_aux_reset_Dout": {
        "ports": [
          "gpio_slice_sys_aux_reset/Dout",
          "rst_pulse_gen_0/trigger"
        ]
      },
      "gpio_slice_trx_en_agc_Dout": {
        "ports": [
          "gpio_slice_trx_en_agc/Dout",
          "TRX_EN_AGC"
        ]
      },
      "gpio_slice_trx_resestn_Dout": {
        "ports": [
          "gpio_slice_trx_resetn/Dout",
          "TRX_RESETn"
        ]
      },
      "gpio_slice_trx_sync_in_Dout": {
        "ports": [
          "gpio_slice_trx_sync_in/Dout",
          "TRX_SYNC_IN"
        ]
      },
      "gpio_slice_trx_up_enable_Dout": {
        "ports": [
          "gpio_slice_trx_up_enable/Dout",
          "axi_ad9361/up_enable"
        ]
      },
      "gpio_slice_trx_up_txnrx_Dout": {
        "ports": [
          "gpio_slice_trx_up_txnrx/Dout",
          "axi_ad9361/up_txnrx"
        ]
      },
      "irq_concat_0_dout": {
        "ports": [
          "irq_concat_0/dout",
          "axi_irq_controller_0/irq_in"
        ]
      },
      "logic_and_0_Res": {
        "ports": [
          "rx_enable_gate_rx0/Res",
          "ad9361_adc_packer_rx0/fifo_wr_en",
          "adc_dovf_gate_rx0/Op2"
        ]
      },
      "logic_and_1_Res": {
        "ports": [
          "rx_enable_gate_rx1/Res",
          "ad9361_adc_packer_rx1/fifo_wr_en",
          "adc_dovf_gate_rx1/Op2"
        ]
      },
      "logic_and_2_Res": {
        "ports": [
          "tx_enable_gate_tx0/Res",
          "ad9361_dac_unpacker_tx0/s_axis_valid"
        ]
      },
      "logic_and_3_Res": {
        "ports": [
          "dac_dunf_gate_tx1/Res",
          "dac_dunf_combiner/Op2"
        ]
      },
      "logic_and_4_Res": {
        "ports": [
          "dac_dunf_gate_tx0/Res",
          "dac_dunf_combiner/Op1"
        ]
      },
      "logic_and_5_Res": {
        "ports": [
          "tx_enable_gate_tx1/Res",
          "ad9361_dac_unpacker_tx1/s_axis_valid"
        ]
      },
      "logic_not_0_Res": {
        "ports": [
          "tx_dma_xfer_req_not_tx0/Res",
          "dac_unpacker_reset_combiner_tx0/Op1"
        ]
      },
      "logic_not_1_Res": {
        "ports": [
          "rx_dma_xfer_req_not_rx0/Res",
          "adc_packer_reset_combiner_rx0/Op1"
        ]
      },
      "logic_not_2_Res": {
        "ports": [
          "rx_dma_xfer_req_not_rx1/Res",
          "adc_packer_reset_combiner_rx1/Op2"
        ]
      },
      "logic_not_3_Res": {
        "ports": [
          "tx_dma_xfer_req_not_tx1/Res",
          "dac_unpacker_reset_combiner_tx1/Op1"
        ]
      },
      "logic_or_0_Res": {
        "ports": [
          "adc_packer_reset_combiner_rx1/Res",
          "ad9361_adc_packer_rx1/reset"
        ]
      },
      "logic_or_2_Res": {
        "ports": [
          "ddr_intf_reset_combiner/Res",
          "rst_mig_7series_0_166M/aux_reset_in"
        ]
      },
      "logic_or_3_Res": {
        "ports": [
          "dac_unpacker_reset_combiner_tx0/Res",
          "ad9361_dac_unpacker_tx0/reset"
        ]
      },
      "logic_or_4_Res": {
        "ports": [
          "adc_packer_reset_combiner_rx0/Res",
          "ad9361_adc_packer_rx0/reset"
        ]
      },
      "logic_or_5_Res": {
        "ports": [
          "dac_dunf_combiner/Res",
          "axi_ad9361/dac_dunf"
        ]
      },
      "logic_or_6_Res": {
        "ports": [
          "dac_unpacker_reset_combiner_tx1/Res",
          "ad9361_dac_unpacker_tx1/reset"
        ]
      },
      "mig_7series_0_init_calib_complete": {
        "ports": [
          "mig_7series_0/init_calib_complete",
          "gpio_concat_2/In4"
        ]
      },
      "mig_7series_0_mmcm_locked": {
        "ports": [
          "mig_7series_0/mmcm_locked",
          "gpio_concat_2/In1",
          "rst_mig_7series_0_166M/dcm_locked"
        ]
      },
      "mig_7series_0_ui_clk": {
        "ports": [
          "mig_7series_0/ui_clk",
          "axi_pcie_interconnect/M02_ACLK",
          "rst_mig_7series_0_166M/slowest_sync_clk"
        ]
      },
      "mig_7series_0_ui_clk_sync_rst": {
        "ports": [
          "mig_7series_0/ui_clk_sync_rst",
          "ddr_intf_reset_combiner/Op1"
        ]
      },
      "picorv32_0_eoi": {
        "ports": [
          "picorv32_0/eoi",
          "axi_irq_controller_0/cpu_eoi_in"
        ]
      },
      "picorv32_0_trap": {
        "ports": [
          "picorv32_0/trap",
          "gpio_concat_2/In6"
        ]
      },
      "rf_reset_combiner_Res": {
        "ports": [
          "rf_reset_combiner/Res",
          "rst_axi_ad9361_61M44/aux_reset_in"
        ]
      },
      "rst_FPGA_CLK1_49M152_peripheral_aresetn": {
        "ports": [
          "rst_FPGA_CLK1_49M152/peripheral_aresetn",
          "gpio_concat_2/In12",
          "axi_i2s/i2s_src_resetn"
        ]
      },
      "rst_axi_ad9361_61M44_peripheral_aresetn": {
        "ports": [
          "rst_axi_ad9361_61M44/peripheral_aresetn",
          "gpio_concat_0/In6",
          "axi_rf_timestamping/ts_resetn"
        ]
      },
      "rst_axi_ad9361_61M44_peripheral_reset": {
        "ports": [
          "rst_axi_ad9361_61M44/peripheral_reset",
          "adc_packer_reset_combiner_rx0/Op2",
          "adc_packer_reset_combiner_rx1/Op1",
          "dac_unpacker_reset_combiner_tx0/Op2",
          "dac_unpacker_reset_combiner_tx1/Op2"
        ]
      },
      "rst_axi_pcie_0_125M_interconnect_aresetn": {
        "ports": [
          "rst_axi_pcie_0_125M/interconnect_aresetn",
          "axi_cpu_dma_interconnect/ARESETN",
          "axi_cpu_dma_interconnect/S00_ARESETN",
          "axi_cpu_dma_interconnect/M00_ARESETN",
          "axi_cpu_dma_interconnect/M01_ARESETN",
          "axi_cpu_dma_interconnect/S01_ARESETN",
          "axi_cpu_dma_interconnect/S02_ARESETN",
          "axi_cpu_dma_interconnect/S03_ARESETN",
          "axi_cpu_dma_interconnect/S04_ARESETN",
          "axi_cpu_dma_interconnect/S05_ARESETN",
          "axi_cpu_dma_interconnect/S06_ARESETN",
          "axi_pcie_interconnect/ARESETN",
          "axi_pcie_interconnect/S00_ARESETN",
          "axi_pcie_interconnect/M00_ARESETN",
          "axi_pcie_interconnect/M01_ARESETN",
          "axi_pcie_interconnect/S01_ARESETN",
          "axi_pcie_interconnect/M03_ARESETN",
          "axi_peripheral_interconnect/ARESETN",
          "axi_peripheral_interconnect/S00_ARESETN",
          "axi_peripheral_interconnect/M00_ARESETN",
          "axi_peripheral_interconnect/M01_ARESETN",
          "axi_peripheral_interconnect/M02_ARESETN",
          "axi_peripheral_interconnect/M03_ARESETN",
          "axi_peripheral_interconnect/M04_ARESETN",
          "axi_peripheral_interconnect/M05_ARESETN",
          "axi_peripheral_interconnect/M06_ARESETN",
          "axi_peripheral_interconnect/M07_ARESETN",
          "axi_peripheral_interconnect/M08_ARESETN",
          "axi_peripheral_interconnect/M09_ARESETN",
          "axi_peripheral_interconnect/M10_ARESETN",
          "axi_peripheral_interconnect/M11_ARESETN",
          "axi_peripheral_interconnect/M12_ARESETN",
          "axi_peripheral_interconnect/M13_ARESETN",
          "axi_peripheral_interconnect/M14_ARESETN",
          "axi_peripheral_interconnect/M15_ARESETN",
          "axi_peripheral_interconnect/M16_ARESETN",
          "axi_peripheral_interconnect/M17_ARESETN",
          "axi_peripheral_interconnect/M18_ARESETN",
          "axi_peripheral_interconnect/M19_ARESETN",
          "axi_peripheral_interconnect/M20_ARESETN",
          "axi_peripheral_interconnect/M21_ARESETN",
          "axi_protocol_convert_0/aresetn"
        ]
      },
      "rst_axi_pcie_0_125M_pcie_core_peripheral_aresetn": {
        "ports": [
          "rst_axi_pcie_0_125M_pcie_core/peripheral_aresetn",
          "axi_pcie_0/axi_aresetn"
        ]
      },
      "rst_axi_pcie_0_125M_peripheral_aresetn": {
        "ports": [
          "rst_axi_pcie_0_125M/peripheral_aresetn",
          "axi_ad9361/s_axi_aresetn",
          "axi_bram_ctrl_0/s_axi_aresetn",
          "axi_dmac_i2s_rx/s_axi_aresetn",
          "axi_dmac_i2s_rx/m_dest_axi_aresetn",
          "axi_dmac_i2s_tx/s_axi_aresetn",
          "axi_dmac_i2s_tx/m_src_axi_aresetn",
          "axi_dmac_rf_rx0/s_axi_aresetn",
          "axi_dmac_rf_rx0/m_dest_axi_aresetn",
          "axi_dmac_rf_rx1/s_axi_aresetn",
          "axi_dmac_rf_rx1/m_dest_axi_aresetn",
          "axi_dmac_rf_tx0/s_axi_aresetn",
          "axi_dmac_rf_tx0/m_src_axi_aresetn",
          "axi_dmac_rf_tx1/s_axi_aresetn",
          "axi_dmac_rf_tx1/m_src_axi_aresetn",
          "axi_iic_0/s_axi_aresetn",
          "axi_iic_1/s_axi_aresetn",
          "axi_iic_2/s_axi_aresetn",
          "clk_wiz_0/resetn",
          "xadc_wiz_0/s_axi_aresetn",
          "axi_dna_0/aresetn",
          "axi_gpio_0/aresetn",
          "axi_gpio_1/aresetn",
          "axi_gpio_2/aresetn",
          "axi_i2s/aresetn",
          "axi_irq_controller_0/aresetn",
          "axi_qspi_mm_0/aresetn",
          "axi_rf_timestamping/aresetn",
          "axi_spi_0/aresetn",
          "axi_spi_1/aresetn"
        ]
      },
      "rst_mig_7series_0_166M_peripheral_aresetn": {
        "ports": [
          "rst_mig_7series_0_166M/peripheral_aresetn",
          "gpio_concat_2/In10",
          "mig_7series_0/aresetn"
        ]
      },
      "rst_mig_7series_0_250M_peripheral_aresetn": {
        "ports": [
          "rst_clk_wiz_0_250M/peripheral_aresetn",
          "gpio_concat_2/In11",
          "mig_7series_0/sys_rst"
        ]
      },
      "rst_pulse_gen_0_rst_out": {
        "ports": [
          "rst_pulse_gen_0/rst_out",
          "rst_axi_pcie_0_125M/aux_reset_in"
        ]
      },
      "rx_data_ready_concat_dout": {
        "ports": [
          "rx_data_ready_concat/dout",
          "axi_rf_timestamping/rx_data_ready"
        ]
      },
      "rx_dma_xfer_req_concat_dout": {
        "ports": [
          "rx_dma_xfer_req_concat/dout",
          "axi_rf_timestamping/rx_dma_xfer_req"
        ]
      },
      "rx_enable_slice_rx0_Dout": {
        "ports": [
          "rx_enable_slice_rx0/Dout",
          "rx_enable_gate_rx0/Op1"
        ]
      },
      "rx_enable_slice_rx1_Dout": {
        "ports": [
          "rx_enable_slice_rx1/Dout",
          "rx_enable_gate_rx1/Op1"
        ]
      },
      "rx_fifo_overflow_concat_dout": {
        "ports": [
          "rx_fifo_overflow_concat/dout",
          "axi_rf_timestamping/rx_fifo_overflow"
        ]
      },
      "tx_data_ready_concat_dout": {
        "ports": [
          "tx_data_ready_concat/dout",
          "axi_rf_timestamping/tx_data_ready"
        ]
      },
      "tx_enable_slice_tx0_Dout": {
        "ports": [
          "tx_enable_slice_tx0/Dout",
          "tx_enable_gate_tx0/Op1"
        ]
      },
      "tx_enable_slice_tx1_Dout": {
        "ports": [
          "tx_enable_slice_tx1/Dout",
          "tx_enable_gate_tx1/Op1"
        ]
      },
      "tx_fifo_underflow_concat_concat_dout": {
        "ports": [
          "tx_dma_data_ready_concat/dout",
          "axi_rf_timestamping/tx_dma_data_ready"
        ]
      },
      "tx_fifo_underflow_concat_dout": {
        "ports": [
          "tx_fifo_underflow_concat/dout",
          "axi_rf_timestamping/tx_fifo_underflow"
        ]
      },
      "tx_flush_combiner_tx0_Res": {
        "ports": [
          "tx_flush_combiner_tx0/Res",
          "axi_dmac_rf_tx0/m_axis_ready"
        ]
      },
      "tx_flush_combiner_tx1_Res": {
        "ports": [
          "tx_flush_combiner_tx1/Res",
          "axi_dmac_rf_tx1/m_axis_ready"
        ]
      },
      "tx_flush_slice_tx0_Dout": {
        "ports": [
          "tx_flush_slice_tx0/Dout",
          "tx_flush_combiner_tx0/Op2"
        ]
      },
      "tx_flush_slice_tx1_Dout": {
        "ports": [
          "tx_flush_slice_tx1/Dout",
          "tx_flush_combiner_tx1/Op2"
        ]
      },
      "util_ds_buf_0_IBUF_OUT": {
        "ports": [
          "util_ds_buf_0/IBUF_OUT",
          "axi_pcie_0/REFCLK"
        ]
      },
      "util_upack2_1_fifo_rd_data_0": {
        "ports": [
          "ad9361_dac_unpacker_tx0/fifo_rd_data_0",
          "axi_ad9361/dac_data_i0"
        ]
      },
      "util_upack2_1_fifo_rd_data_1": {
        "ports": [
          "ad9361_dac_unpacker_tx0/fifo_rd_data_1",
          "axi_ad9361/dac_data_q0"
        ]
      },
      "util_vector_logic_2_Res": {
        "ports": [
          "PCIe_RESETn",
          "rst_FPGA_CLK1_49M152/ext_reset_in",
          "rst_axi_ad9361_61M44/ext_reset_in",
          "rst_axi_pcie_0_125M/ext_reset_in",
          "rst_axi_pcie_0_125M_pcie_core/ext_reset_in",
          "rst_clk_wiz_0_250M/ext_reset_in",
          "rst_mig_7series_0_166M/ext_reset_in"
        ]
      },
      "xadc_wiz_0_ip2intc_irpt": {
        "ports": [
          "xadc_wiz_0/ip2intc_irpt",
          "irq_concat_0/In19"
        ]
      },
      "xadc_wiz_0_temp_out": {
        "ports": [
          "xadc_wiz_0/temp_out",
          "mig_7series_0/device_temp_i"
        ]
      },
      "xlslice_0_Dout": {
        "ports": [
          "gpio_slice_trx_ctrl_out/Dout",
          "TRX_CTRL_IN"
        ]
      }
    },
    "addressing": {
      "/axi_pcie_0": {
        "address_spaces": {
          "M_AXI": {
            "segments": {
              "SEG_axi_ad9361_axi_lite": {
                "address_block": "/axi_ad9361/s_axi/axi_lite",
                "offset": "0x40100000",
                "range": "64K"
              },
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x01000000",
                "range": "128K"
              },
              "SEG_axi_dmac_i2s_rx_axi_lite": {
                "address_block": "/axi_dmac_i2s_rx/s_axi/axi_lite",
                "offset": "0x4000A000",
                "range": "8K"
              },
              "SEG_axi_dmac_i2s_tx_axi_lite": {
                "address_block": "/axi_dmac_i2s_tx/s_axi/axi_lite",
                "offset": "0x40008000",
                "range": "8K"
              },
              "SEG_axi_dmac_rf_rx0_axi_lite": {
                "address_block": "/axi_dmac_rf_rx0/s_axi/axi_lite",
                "offset": "0x40004000",
                "range": "8K"
              },
              "SEG_axi_dmac_rf_rx1_axi_lite": {
                "address_block": "/axi_dmac_rf_rx1/s_axi/axi_lite",
                "offset": "0x40006000",
                "range": "8K"
              },
              "SEG_axi_dmac_rf_tx0_axi_lite": {
                "address_block": "/axi_dmac_rf_tx0/s_axi/axi_lite",
                "offset": "0x40000000",
                "range": "8K"
              },
              "SEG_axi_dmac_rf_tx1_axi_lite": {
                "address_block": "/axi_dmac_rf_tx1/s_axi/axi_lite",
                "offset": "0x40002000",
                "range": "8K"
              },
              "SEG_axi_dna_0_reg0": {
                "address_block": "/axi_dna_0/s_axi/reg0",
                "offset": "0x01100000",
                "range": "8K"
              },
              "SEG_axi_gpio_0_reg0": {
                "address_block": "/axi_gpio_0/s_axi/reg0",
                "offset": "0x40018000",
                "range": "8K"
              },
              "SEG_axi_gpio_1_reg0": {
                "address_block": "/axi_gpio_1/s_axi/reg0",
                "offset": "0x4001A000",
                "range": "8K"
              },
              "SEG_axi_gpio_2_reg0": {
                "address_block": "/axi_gpio_2/s_axi/reg0",
                "offset": "0x4001C000",
                "range": "8K"
              },
              "SEG_axi_i2s_0_reg0": {
                "address_block": "/axi_i2s/s_axi/reg0",
                "offset": "0x40024000",
                "range": "8K"
              },
              "SEG_axi_iic_0_Reg": {
                "address_block": "/axi_iic_0/S_AXI/Reg",
                "offset": "0x4000C000",
                "range": "8K"
              },
              "SEG_axi_iic_1_Reg": {
                "address_block": "/axi_iic_1/S_AXI/Reg",
                "offset": "0x4000E000",
                "range": "8K"
              },
              "SEG_axi_iic_2_Reg": {
                "address_block": "/axi_iic_2/S_AXI/Reg",
                "offset": "0x40010000",
                "range": "8K"
              },
              "SEG_axi_irq_controller_0_reg0": {
                "address_block": "/axi_irq_controller_0/s_axi/reg0",
                "offset": "0x40022000",
                "range": "8K"
              },
              "SEG_axi_pcie_0_CTL0": {
                "address_block": "/axi_pcie_0/S_AXI_CTL/CTL0",
                "offset": "0x4001E000",
                "range": "8K",
                "offset_base_param": "BASEADDR",
                "offset_high_param": "HIGHADDR"
              },
              "SEG_axi_qspi_mm_0_reg0": {
                "address_block": "/axi_qspi_mm_0/s_axi_lite/reg0",
                "offset": "0x40012000",
                "range": "8K"
              },
              "SEG_axi_qspi_mm_0_reg0_1": {
                "address_block": "/axi_qspi_mm_0/s_axi_full/reg0",
                "offset": "0x00000000",
                "range": "16M"
              },
              "SEG_axi_rf_timestamping_0_reg0": {
                "address_block": "/axi_rf_timestamping/s_axi/reg0",
                "offset": "0x40020000",
                "range": "8K"
              },
              "SEG_axi_spi_0_reg0": {
                "address_block": "/axi_spi_0/s_axi/reg0",
                "offset": "0x40014000",
                "range": "8K"
              },
              "SEG_axi_spi_1_reg0": {
                "address_block": "/axi_spi_1/s_axi/reg0",
                "offset": "0x40016000",
                "range": "8K"
              },
              "SEG_mig_7series_0_memaddr": {
                "address_block": "/mig_7series_0/memmap/memaddr",
                "offset": "0x20000000",
                "range": "512M"
              },
              "SEG_xadc_wiz_0_Reg": {
                "address_block": "/xadc_wiz_0/s_axi_lite/Reg",
                "offset": "0x40026000",
                "range": "8K"
              }
            }
          }
        }
      },
      "/picorv32_0": {
        "address_spaces": {
          "M_AXI": {
            "segments": {
              "SEG_axi_ad9361_axi_lite": {
                "address_block": "/axi_ad9361/s_axi/axi_lite",
                "offset": "0x40100000",
                "range": "64K"
              },
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x01000000",
                "range": "128K"
              },
              "SEG_axi_dmac_i2s_rx_axi_lite": {
                "address_block": "/axi_dmac_i2s_rx/s_axi/axi_lite",
                "offset": "0x4000A000",
                "range": "8K"
              },
              "SEG_axi_dmac_i2s_tx_axi_lite": {
                "address_block": "/axi_dmac_i2s_tx/s_axi/axi_lite",
                "offset": "0x40008000",
                "range": "8K"
              },
              "SEG_axi_dmac_rf_rx0_axi_lite": {
                "address_block": "/axi_dmac_rf_rx0/s_axi/axi_lite",
                "offset": "0x40004000",
                "range": "8K"
              },
              "SEG_axi_dmac_rf_rx1_axi_lite": {
                "address_block": "/axi_dmac_rf_rx1/s_axi/axi_lite",
                "offset": "0x40006000",
                "range": "8K"
              },
              "SEG_axi_dmac_rf_tx0_axi_lite": {
                "address_block": "/axi_dmac_rf_tx0/s_axi/axi_lite",
                "offset": "0x40000000",
                "range": "8K"
              },
              "SEG_axi_dmac_rf_tx1_axi_lite": {
                "address_block": "/axi_dmac_rf_tx1/s_axi/axi_lite",
                "offset": "0x40002000",
                "range": "8K"
              },
              "SEG_axi_dna_0_reg0": {
                "address_block": "/axi_dna_0/s_axi/reg0",
                "offset": "0x01100000",
                "range": "8K"
              },
              "SEG_axi_gpio_0_reg0": {
                "address_block": "/axi_gpio_0/s_axi/reg0",
                "offset": "0x40018000",
                "range": "8K"
              },
              "SEG_axi_gpio_1_reg0": {
                "address_block": "/axi_gpio_1/s_axi/reg0",
                "offset": "0x4001A000",
                "range": "8K"
              },
              "SEG_axi_gpio_2_reg0": {
                "address_block": "/axi_gpio_2/s_axi/reg0",
                "offset": "0x4001C000",
                "range": "8K"
              },
              "SEG_axi_i2s_0_reg0": {
                "address_block": "/axi_i2s/s_axi/reg0",
                "offset": "0x40024000",
                "range": "8K"
              },
              "SEG_axi_iic_0_Reg": {
                "address_block": "/axi_iic_0/S_AXI/Reg",
                "offset": "0x4000C000",
                "range": "8K"
              },
              "SEG_axi_iic_1_Reg": {
                "address_block": "/axi_iic_1/S_AXI/Reg",
                "offset": "0x4000E000",
                "range": "8K"
              },
              "SEG_axi_iic_2_Reg": {
                "address_block": "/axi_iic_2/S_AXI/Reg",
                "offset": "0x40010000",
                "range": "8K"
              },
              "SEG_axi_irq_controller_0_reg0": {
                "address_block": "/axi_irq_controller_0/s_axi/reg0",
                "offset": "0x40022000",
                "range": "8K"
              },
              "SEG_axi_pcie_0_BAR0": {
                "address_block": "/axi_pcie_0/S_AXI/BAR0",
                "offset": "0x50000000",
                "range": "128M",
                "offset_base_param": "AXIBAR_0",
                "offset_high_param": "AXIBAR_HIGHADDR_0"
              },
              "SEG_axi_pcie_0_BAR1": {
                "address_block": "/axi_pcie_0/S_AXI/BAR1",
                "offset": "0x58000000",
                "range": "128M",
                "offset_base_param": "AXIBAR_1",
                "offset_high_param": "AXIBAR_HIGHADDR_1"
              },
              "SEG_axi_pcie_0_BAR2": {
                "address_block": "/axi_pcie_0/S_AXI/BAR2",
                "offset": "0x60000000",
                "range": "128M",
                "offset_base_param": "AXIBAR_2",
                "offset_high_param": "AXIBAR_HIGHADDR_2"
              },
              "SEG_axi_pcie_0_BAR3": {
                "address_block": "/axi_pcie_0/S_AXI/BAR3",
                "offset": "0x68000000",
                "range": "128M",
                "offset_base_param": "AXIBAR_3",
                "offset_high_param": "AXIBAR_HIGHADDR_3"
              },
              "SEG_axi_pcie_0_BAR4": {
                "address_block": "/axi_pcie_0/S_AXI/BAR4",
                "offset": "0x70000000",
                "range": "128M",
                "offset_base_param": "AXIBAR_4",
                "offset_high_param": "AXIBAR_HIGHADDR_4"
              },
              "SEG_axi_pcie_0_BAR5": {
                "address_block": "/axi_pcie_0/S_AXI/BAR5",
                "offset": "0x78000000",
                "range": "128M",
                "offset_base_param": "AXIBAR_5",
                "offset_high_param": "AXIBAR_HIGHADDR_5"
              },
              "SEG_axi_pcie_0_CTL0": {
                "address_block": "/axi_pcie_0/S_AXI_CTL/CTL0",
                "offset": "0x4001E000",
                "range": "8K",
                "offset_base_param": "BASEADDR",
                "offset_high_param": "HIGHADDR"
              },
              "SEG_axi_qspi_mm_0_reg0": {
                "address_block": "/axi_qspi_mm_0/s_axi_lite/reg0",
                "offset": "0x40012000",
                "range": "8K"
              },
              "SEG_axi_qspi_mm_0_reg0_1": {
                "address_block": "/axi_qspi_mm_0/s_axi_full/reg0",
                "offset": "0x00000000",
                "range": "16M"
              },
              "SEG_axi_rf_timestamping_0_reg0": {
                "address_block": "/axi_rf_timestamping/s_axi/reg0",
                "offset": "0x40020000",
                "range": "8K"
              },
              "SEG_axi_spi_0_reg0": {
                "address_block": "/axi_spi_0/s_axi/reg0",
                "offset": "0x40014000",
                "range": "8K"
              },
              "SEG_axi_spi_1_reg0": {
                "address_block": "/axi_spi_1/s_axi/reg0",
                "offset": "0x40016000",
                "range": "8K"
              },
              "SEG_mig_7series_0_memaddr": {
                "address_block": "/mig_7series_0/memmap/memaddr",
                "offset": "0x20000000",
                "range": "512M"
              },
              "SEG_xadc_wiz_0_Reg": {
                "address_block": "/xadc_wiz_0/s_axi_lite/Reg",
                "offset": "0x40026000",
                "range": "8K"
              }
            }
          }
        }
      },
      "/axi_dmac_i2s_rx": {
        "address_spaces": {
          "m_dest_axi": {
            "segments": {
              "SEG_axi_ad9361_axi_lite": {
                "address_block": "/axi_ad9361/s_axi/axi_lite",
                "offset": "0x40100000",
                "range": "64K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x01000000",
                "range": "128K"
              },
              "SEG_axi_dmac_i2s_rx_axi_lite": {
                "address_block": "/axi_dmac_i2s_rx/s_axi/axi_lite",
                "offset": "0x4000A000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_dmac_i2s_tx_axi_lite": {
                "address_block": "/axi_dmac_i2s_tx/s_axi/axi_lite",
                "offset": "0x40008000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_dmac_rf_rx0_axi_lite": {
                "address_block": "/axi_dmac_rf_rx0/s_axi/axi_lite",
                "offset": "0x40004000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_dmac_rf_rx1_axi_lite": {
                "address_block": "/axi_dmac_rf_rx1/s_axi/axi_lite",
                "offset": "0x40006000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_dmac_rf_tx0_axi_lite": {
                "address_block": "/axi_dmac_rf_tx0/s_axi/axi_lite",
                "offset": "0x40000000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_dmac_rf_tx1_axi_lite": {
                "address_block": "/axi_dmac_rf_tx1/s_axi/axi_lite",
                "offset": "0x40002000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_dna_0_reg0": {
                "address_block": "/axi_dna_0/s_axi/reg0",
                "offset": "0x01100000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_gpio_0_reg0": {
                "address_block": "/axi_gpio_0/s_axi/reg0",
                "offset": "0x40018000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_gpio_1_reg0": {
                "address_block": "/axi_gpio_1/s_axi/reg0",
                "offset": "0x4001A000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_gpio_2_reg0": {
                "address_block": "/axi_gpio_2/s_axi/reg0",
                "offset": "0x4001C000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_i2s_reg0": {
                "address_block": "/axi_i2s/s_axi/reg0",
                "offset": "0x40024000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_iic_0_Reg": {
                "address_block": "/axi_iic_0/S_AXI/Reg",
                "offset": "0x4000C000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_iic_1_Reg": {
                "address_block": "/axi_iic_1/S_AXI/Reg",
                "offset": "0x4000E000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_iic_2_Reg": {
                "address_block": "/axi_iic_2/S_AXI/Reg",
                "offset": "0x40010000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_irq_controller_0_reg0": {
                "address_block": "/axi_irq_controller_0/s_axi/reg0",
                "offset": "0x40022000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_pcie_0_BAR0": {
                "address_block": "/axi_pcie_0/S_AXI/BAR0",
                "offset": "0x50000000",
                "range": "128M",
                "offset_base_param": "AXIBAR_0",
                "offset_high_param": "AXIBAR_HIGHADDR_0"
              },
              "SEG_axi_pcie_0_BAR1": {
                "address_block": "/axi_pcie_0/S_AXI/BAR1",
                "offset": "0x58000000",
                "range": "128M",
                "offset_base_param": "AXIBAR_1",
                "offset_high_param": "AXIBAR_HIGHADDR_1"
              },
              "SEG_axi_pcie_0_BAR2": {
                "address_block": "/axi_pcie_0/S_AXI/BAR2",
                "offset": "0x60000000",
                "range": "128M",
                "offset_base_param": "AXIBAR_2",
                "offset_high_param": "AXIBAR_HIGHADDR_2"
              },
              "SEG_axi_pcie_0_BAR3": {
                "address_block": "/axi_pcie_0/S_AXI/BAR3",
                "offset": "0x68000000",
                "range": "128M",
                "offset_base_param": "AXIBAR_3",
                "offset_high_param": "AXIBAR_HIGHADDR_3"
              },
              "SEG_axi_pcie_0_BAR4": {
                "address_block": "/axi_pcie_0/S_AXI/BAR4",
                "offset": "0x70000000",
                "range": "128M",
                "offset_base_param": "AXIBAR_4",
                "offset_high_param": "AXIBAR_HIGHADDR_4"
              },
              "SEG_axi_pcie_0_BAR5": {
                "address_block": "/axi_pcie_0/S_AXI/BAR5",
                "offset": "0x78000000",
                "range": "128M",
                "offset_base_param": "AXIBAR_5",
                "offset_high_param": "AXIBAR_HIGHADDR_5"
              },
              "SEG_axi_pcie_0_CTL0": {
                "address_block": "/axi_pcie_0/S_AXI_CTL/CTL0",
                "offset": "0x4001E000",
                "range": "8K",
                "is_excluded": "TRUE",
                "offset_base_param": "BASEADDR",
                "offset_high_param": "HIGHADDR"
              },
              "SEG_axi_qspi_mm_0_reg0": {
                "address_block": "/axi_qspi_mm_0/s_axi_lite/reg0",
                "offset": "0x40012000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_qspi_mm_0_reg0_1": {
                "address_block": "/axi_qspi_mm_0/s_axi_full/reg0",
                "offset": "0x00000000",
                "range": "16M",
                "is_excluded": "TRUE"
              },
              "SEG_axi_rf_timestamping_reg0": {
                "address_block": "/axi_rf_timestamping/s_axi/reg0",
                "offset": "0x40020000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_spi_0_reg0": {
                "address_block": "/axi_spi_0/s_axi/reg0",
                "offset": "0x40014000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_spi_1_reg0": {
                "address_block": "/axi_spi_1/s_axi/reg0",
                "offset": "0x40016000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_mig_7series_0_memaddr": {
                "address_block": "/mig_7series_0/memmap/memaddr",
                "offset": "0x20000000",
                "range": "512M"
              },
              "SEG_xadc_wiz_0_Reg": {
                "address_block": "/xadc_wiz_0/s_axi_lite/Reg",
                "offset": "0x40026000",
                "range": "8K",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      },
      "/axi_dmac_rf_rx0": {
        "address_spaces": {
          "m_dest_axi": {
            "segments": {
              "SEG_axi_ad9361_axi_lite": {
                "address_block": "/axi_ad9361/s_axi/axi_lite",
                "offset": "0x40100000",
                "range": "64K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x01000000",
                "range": "128K"
              },
              "SEG_axi_dmac_i2s_rx_axi_lite": {
                "address_block": "/axi_dmac_i2s_rx/s_axi/axi_lite",
                "offset": "0x4000A000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_dmac_i2s_tx_axi_lite": {
                "address_block": "/axi_dmac_i2s_tx/s_axi/axi_lite",
                "offset": "0x40008000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_dmac_rf_rx0_axi_lite": {
                "address_block": "/axi_dmac_rf_rx0/s_axi/axi_lite",
                "offset": "0x40004000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_dmac_rf_rx1_axi_lite": {
                "address_block": "/axi_dmac_rf_rx1/s_axi/axi_lite",
                "offset": "0x40006000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_dmac_rf_tx0_axi_lite": {
                "address_block": "/axi_dmac_rf_tx0/s_axi/axi_lite",
                "offset": "0x40000000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_dmac_rf_tx1_axi_lite": {
                "address_block": "/axi_dmac_rf_tx1/s_axi/axi_lite",
                "offset": "0x40002000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_dna_0_reg0": {
                "address_block": "/axi_dna_0/s_axi/reg0",
                "offset": "0x01100000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_gpio_0_reg0": {
                "address_block": "/axi_gpio_0/s_axi/reg0",
                "offset": "0x40018000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_gpio_1_reg0": {
                "address_block": "/axi_gpio_1/s_axi/reg0",
                "offset": "0x4001A000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_gpio_2_reg0": {
                "address_block": "/axi_gpio_2/s_axi/reg0",
                "offset": "0x4001C000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_i2s_reg0": {
                "address_block": "/axi_i2s/s_axi/reg0",
                "offset": "0x40024000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_iic_0_Reg": {
                "address_block": "/axi_iic_0/S_AXI/Reg",
                "offset": "0x4000C000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_iic_1_Reg": {
                "address_block": "/axi_iic_1/S_AXI/Reg",
                "offset": "0x4000E000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_iic_2_Reg": {
                "address_block": "/axi_iic_2/S_AXI/Reg",
                "offset": "0x40010000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_irq_controller_0_reg0": {
                "address_block": "/axi_irq_controller_0/s_axi/reg0",
                "offset": "0x40022000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_pcie_0_BAR0": {
                "address_block": "/axi_pcie_0/S_AXI/BAR0",
                "offset": "0x50000000",
                "range": "128M",
                "offset_base_param": "AXIBAR_0",
                "offset_high_param": "AXIBAR_HIGHADDR_0"
              },
              "SEG_axi_pcie_0_BAR1": {
                "address_block": "/axi_pcie_0/S_AXI/BAR1",
                "offset": "0x58000000",
                "range": "128M",
                "offset_base_param": "AXIBAR_1",
                "offset_high_param": "AXIBAR_HIGHADDR_1"
              },
              "SEG_axi_pcie_0_BAR2": {
                "address_block": "/axi_pcie_0/S_AXI/BAR2",
                "offset": "0x60000000",
                "range": "128M",
                "offset_base_param": "AXIBAR_2",
                "offset_high_param": "AXIBAR_HIGHADDR_2"
              },
              "SEG_axi_pcie_0_BAR3": {
                "address_block": "/axi_pcie_0/S_AXI/BAR3",
                "offset": "0x68000000",
                "range": "128M",
                "offset_base_param": "AXIBAR_3",
                "offset_high_param": "AXIBAR_HIGHADDR_3"
              },
              "SEG_axi_pcie_0_BAR4": {
                "address_block": "/axi_pcie_0/S_AXI/BAR4",
                "offset": "0x70000000",
                "range": "128M",
                "offset_base_param": "AXIBAR_4",
                "offset_high_param": "AXIBAR_HIGHADDR_4"
              },
              "SEG_axi_pcie_0_BAR5": {
                "address_block": "/axi_pcie_0/S_AXI/BAR5",
                "offset": "0x78000000",
                "range": "128M",
                "offset_base_param": "AXIBAR_5",
                "offset_high_param": "AXIBAR_HIGHADDR_5"
              },
              "SEG_axi_pcie_0_CTL0": {
                "address_block": "/axi_pcie_0/S_AXI_CTL/CTL0",
                "offset": "0x4001E000",
                "range": "8K",
                "is_excluded": "TRUE",
                "offset_base_param": "BASEADDR",
                "offset_high_param": "HIGHADDR"
              },
              "SEG_axi_qspi_mm_0_reg0": {
                "address_block": "/axi_qspi_mm_0/s_axi_lite/reg0",
                "offset": "0x40012000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_qspi_mm_0_reg0_1": {
                "address_block": "/axi_qspi_mm_0/s_axi_full/reg0",
                "offset": "0x00000000",
                "range": "16M",
                "is_excluded": "TRUE"
              },
              "SEG_axi_rf_timestamping_reg0": {
                "address_block": "/axi_rf_timestamping/s_axi/reg0",
                "offset": "0x40020000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_spi_0_reg0": {
                "address_block": "/axi_spi_0/s_axi/reg0",
                "offset": "0x40014000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_spi_1_reg0": {
                "address_block": "/axi_spi_1/s_axi/reg0",
                "offset": "0x40016000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_mig_7series_0_memaddr": {
                "address_block": "/mig_7series_0/memmap/memaddr",
                "offset": "0x20000000",
                "range": "512M"
              },
              "SEG_xadc_wiz_0_Reg": {
                "address_block": "/xadc_wiz_0/s_axi_lite/Reg",
                "offset": "0x40026000",
                "range": "8K",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      },
      "/axi_dmac_i2s_tx": {
        "address_spaces": {
          "m_src_axi": {
            "segments": {
              "SEG_axi_ad9361_axi_lite": {
                "address_block": "/axi_ad9361/s_axi/axi_lite",
                "offset": "0x40100000",
                "range": "64K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x01000000",
                "range": "128K"
              },
              "SEG_axi_dmac_i2s_rx_axi_lite": {
                "address_block": "/axi_dmac_i2s_rx/s_axi/axi_lite",
                "offset": "0x4000A000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_dmac_i2s_tx_axi_lite": {
                "address_block": "/axi_dmac_i2s_tx/s_axi/axi_lite",
                "offset": "0x40008000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_dmac_rf_rx0_axi_lite": {
                "address_block": "/axi_dmac_rf_rx0/s_axi/axi_lite",
                "offset": "0x40004000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_dmac_rf_rx1_axi_lite": {
                "address_block": "/axi_dmac_rf_rx1/s_axi/axi_lite",
                "offset": "0x40006000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_dmac_rf_tx0_axi_lite": {
                "address_block": "/axi_dmac_rf_tx0/s_axi/axi_lite",
                "offset": "0x40000000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_dmac_rf_tx1_axi_lite": {
                "address_block": "/axi_dmac_rf_tx1/s_axi/axi_lite",
                "offset": "0x40002000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_dna_0_reg0": {
                "address_block": "/axi_dna_0/s_axi/reg0",
                "offset": "0x01100000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_gpio_0_reg0": {
                "address_block": "/axi_gpio_0/s_axi/reg0",
                "offset": "0x40018000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_gpio_1_reg0": {
                "address_block": "/axi_gpio_1/s_axi/reg0",
                "offset": "0x4001A000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_gpio_2_reg0": {
                "address_block": "/axi_gpio_2/s_axi/reg0",
                "offset": "0x4001C000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_i2s_reg0": {
                "address_block": "/axi_i2s/s_axi/reg0",
                "offset": "0x40024000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_iic_0_Reg": {
                "address_block": "/axi_iic_0/S_AXI/Reg",
                "offset": "0x4000C000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_iic_1_Reg": {
                "address_block": "/axi_iic_1/S_AXI/Reg",
                "offset": "0x4000E000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_iic_2_Reg": {
                "address_block": "/axi_iic_2/S_AXI/Reg",
                "offset": "0x40010000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_irq_controller_0_reg0": {
                "address_block": "/axi_irq_controller_0/s_axi/reg0",
                "offset": "0x40022000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_pcie_0_BAR0": {
                "address_block": "/axi_pcie_0/S_AXI/BAR0",
                "offset": "0x50000000",
                "range": "128M",
                "offset_base_param": "AXIBAR_0",
                "offset_high_param": "AXIBAR_HIGHADDR_0"
              },
              "SEG_axi_pcie_0_BAR1": {
                "address_block": "/axi_pcie_0/S_AXI/BAR1",
                "offset": "0x58000000",
                "range": "128M",
                "offset_base_param": "AXIBAR_1",
                "offset_high_param": "AXIBAR_HIGHADDR_1"
              },
              "SEG_axi_pcie_0_BAR2": {
                "address_block": "/axi_pcie_0/S_AXI/BAR2",
                "offset": "0x60000000",
                "range": "128M",
                "offset_base_param": "AXIBAR_2",
                "offset_high_param": "AXIBAR_HIGHADDR_2"
              },
              "SEG_axi_pcie_0_BAR3": {
                "address_block": "/axi_pcie_0/S_AXI/BAR3",
                "offset": "0x68000000",
                "range": "128M",
                "offset_base_param": "AXIBAR_3",
                "offset_high_param": "AXIBAR_HIGHADDR_3"
              },
              "SEG_axi_pcie_0_BAR4": {
                "address_block": "/axi_pcie_0/S_AXI/BAR4",
                "offset": "0x70000000",
                "range": "128M",
                "offset_base_param": "AXIBAR_4",
                "offset_high_param": "AXIBAR_HIGHADDR_4"
              },
              "SEG_axi_pcie_0_BAR5": {
                "address_block": "/axi_pcie_0/S_AXI/BAR5",
                "offset": "0x78000000",
                "range": "128M",
                "offset_base_param": "AXIBAR_5",
                "offset_high_param": "AXIBAR_HIGHADDR_5"
              },
              "SEG_axi_pcie_0_CTL0": {
                "address_block": "/axi_pcie_0/S_AXI_CTL/CTL0",
                "offset": "0x4001E000",
                "range": "8K",
                "is_excluded": "TRUE",
                "offset_base_param": "BASEADDR",
                "offset_high_param": "HIGHADDR"
              },
              "SEG_axi_qspi_mm_0_reg0": {
                "address_block": "/axi_qspi_mm_0/s_axi_lite/reg0",
                "offset": "0x40012000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_qspi_mm_0_reg0_1": {
                "address_block": "/axi_qspi_mm_0/s_axi_full/reg0",
                "offset": "0x00000000",
                "range": "16M"
              },
              "SEG_axi_rf_timestamping_reg0": {
                "address_block": "/axi_rf_timestamping/s_axi/reg0",
                "offset": "0x40020000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_spi_0_reg0": {
                "address_block": "/axi_spi_0/s_axi/reg0",
                "offset": "0x40014000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_spi_1_reg0": {
                "address_block": "/axi_spi_1/s_axi/reg0",
                "offset": "0x40016000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_mig_7series_0_memaddr": {
                "address_block": "/mig_7series_0/memmap/memaddr",
                "offset": "0x20000000",
                "range": "512M"
              },
              "SEG_xadc_wiz_0_Reg": {
                "address_block": "/xadc_wiz_0/s_axi_lite/Reg",
                "offset": "0x40026000",
                "range": "8K",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      },
      "/axi_dmac_rf_tx0": {
        "address_spaces": {
          "m_src_axi": {
            "segments": {
              "SEG_axi_ad9361_axi_lite": {
                "address_block": "/axi_ad9361/s_axi/axi_lite",
                "offset": "0x40100000",
                "range": "64K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x01000000",
                "range": "128K"
              },
              "SEG_axi_dmac_i2s_rx_axi_lite": {
                "address_block": "/axi_dmac_i2s_rx/s_axi/axi_lite",
                "offset": "0x4000A000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_dmac_i2s_tx_axi_lite": {
                "address_block": "/axi_dmac_i2s_tx/s_axi/axi_lite",
                "offset": "0x40008000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_dmac_rf_rx0_axi_lite": {
                "address_block": "/axi_dmac_rf_rx0/s_axi/axi_lite",
                "offset": "0x40004000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_dmac_rf_rx1_axi_lite": {
                "address_block": "/axi_dmac_rf_rx1/s_axi/axi_lite",
                "offset": "0x40006000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_dmac_rf_tx0_axi_lite": {
                "address_block": "/axi_dmac_rf_tx0/s_axi/axi_lite",
                "offset": "0x40000000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_dmac_rf_tx1_axi_lite": {
                "address_block": "/axi_dmac_rf_tx1/s_axi/axi_lite",
                "offset": "0x40002000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_dna_0_reg0": {
                "address_block": "/axi_dna_0/s_axi/reg0",
                "offset": "0x01100000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_gpio_0_reg0": {
                "address_block": "/axi_gpio_0/s_axi/reg0",
                "offset": "0x40018000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_gpio_1_reg0": {
                "address_block": "/axi_gpio_1/s_axi/reg0",
                "offset": "0x4001A000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_gpio_2_reg0": {
                "address_block": "/axi_gpio_2/s_axi/reg0",
                "offset": "0x4001C000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_i2s_reg0": {
                "address_block": "/axi_i2s/s_axi/reg0",
                "offset": "0x40024000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_iic_0_Reg": {
                "address_block": "/axi_iic_0/S_AXI/Reg",
                "offset": "0x4000C000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_iic_1_Reg": {
                "address_block": "/axi_iic_1/S_AXI/Reg",
                "offset": "0x4000E000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_iic_2_Reg": {
                "address_block": "/axi_iic_2/S_AXI/Reg",
                "offset": "0x40010000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_irq_controller_0_reg0": {
                "address_block": "/axi_irq_controller_0/s_axi/reg0",
                "offset": "0x40022000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_pcie_0_BAR0": {
                "address_block": "/axi_pcie_0/S_AXI/BAR0",
                "offset": "0x50000000",
                "range": "128M",
                "offset_base_param": "AXIBAR_0",
                "offset_high_param": "AXIBAR_HIGHADDR_0"
              },
              "SEG_axi_pcie_0_BAR1": {
                "address_block": "/axi_pcie_0/S_AXI/BAR1",
                "offset": "0x58000000",
                "range": "128M",
                "offset_base_param": "AXIBAR_1",
                "offset_high_param": "AXIBAR_HIGHADDR_1"
              },
              "SEG_axi_pcie_0_BAR2": {
                "address_block": "/axi_pcie_0/S_AXI/BAR2",
                "offset": "0x60000000",
                "range": "128M",
                "offset_base_param": "AXIBAR_2",
                "offset_high_param": "AXIBAR_HIGHADDR_2"
              },
              "SEG_axi_pcie_0_BAR3": {
                "address_block": "/axi_pcie_0/S_AXI/BAR3",
                "offset": "0x68000000",
                "range": "128M",
                "offset_base_param": "AXIBAR_3",
                "offset_high_param": "AXIBAR_HIGHADDR_3"
              },
              "SEG_axi_pcie_0_BAR4": {
                "address_block": "/axi_pcie_0/S_AXI/BAR4",
                "offset": "0x70000000",
                "range": "128M",
                "offset_base_param": "AXIBAR_4",
                "offset_high_param": "AXIBAR_HIGHADDR_4"
              },
              "SEG_axi_pcie_0_BAR5": {
                "address_block": "/axi_pcie_0/S_AXI/BAR5",
                "offset": "0x78000000",
                "range": "128M",
                "offset_base_param": "AXIBAR_5",
                "offset_high_param": "AXIBAR_HIGHADDR_5"
              },
              "SEG_axi_pcie_0_CTL0": {
                "address_block": "/axi_pcie_0/S_AXI_CTL/CTL0",
                "offset": "0x4001E000",
                "range": "8K",
                "is_excluded": "TRUE",
                "offset_base_param": "BASEADDR",
                "offset_high_param": "HIGHADDR"
              },
              "SEG_axi_qspi_mm_0_reg0": {
                "address_block": "/axi_qspi_mm_0/s_axi_lite/reg0",
                "offset": "0x40012000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_qspi_mm_0_reg0_1": {
                "address_block": "/axi_qspi_mm_0/s_axi_full/reg0",
                "offset": "0x00000000",
                "range": "16M"
              },
              "SEG_axi_rf_timestamping_reg0": {
                "address_block": "/axi_rf_timestamping/s_axi/reg0",
                "offset": "0x40020000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_spi_0_reg0": {
                "address_block": "/axi_spi_0/s_axi/reg0",
                "offset": "0x40014000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_spi_1_reg0": {
                "address_block": "/axi_spi_1/s_axi/reg0",
                "offset": "0x40016000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_mig_7series_0_memaddr": {
                "address_block": "/mig_7series_0/memmap/memaddr",
                "offset": "0x20000000",
                "range": "512M"
              },
              "SEG_xadc_wiz_0_Reg": {
                "address_block": "/xadc_wiz_0/s_axi_lite/Reg",
                "offset": "0x40026000",
                "range": "8K",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      },
      "/axi_dmac_rf_tx1": {
        "address_spaces": {
          "m_src_axi": {
            "segments": {
              "SEG_axi_ad9361_axi_lite": {
                "address_block": "/axi_ad9361/s_axi/axi_lite",
                "offset": "0x40100000",
                "range": "64K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x01000000",
                "range": "128K"
              },
              "SEG_axi_dmac_i2s_rx_axi_lite": {
                "address_block": "/axi_dmac_i2s_rx/s_axi/axi_lite",
                "offset": "0x4000A000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_dmac_i2s_tx_axi_lite": {
                "address_block": "/axi_dmac_i2s_tx/s_axi/axi_lite",
                "offset": "0x40008000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_dmac_rf_rx0_axi_lite": {
                "address_block": "/axi_dmac_rf_rx0/s_axi/axi_lite",
                "offset": "0x40004000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_dmac_rf_rx1_axi_lite": {
                "address_block": "/axi_dmac_rf_rx1/s_axi/axi_lite",
                "offset": "0x40006000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_dmac_rf_tx0_axi_lite": {
                "address_block": "/axi_dmac_rf_tx0/s_axi/axi_lite",
                "offset": "0x40000000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_dmac_rf_tx1_axi_lite": {
                "address_block": "/axi_dmac_rf_tx1/s_axi/axi_lite",
                "offset": "0x40002000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_dna_0_reg0": {
                "address_block": "/axi_dna_0/s_axi/reg0",
                "offset": "0x01100000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_gpio_0_reg0": {
                "address_block": "/axi_gpio_0/s_axi/reg0",
                "offset": "0x40018000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_gpio_1_reg0": {
                "address_block": "/axi_gpio_1/s_axi/reg0",
                "offset": "0x4001A000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_gpio_2_reg0": {
                "address_block": "/axi_gpio_2/s_axi/reg0",
                "offset": "0x4001C000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_i2s_reg0": {
                "address_block": "/axi_i2s/s_axi/reg0",
                "offset": "0x40024000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_iic_0_Reg": {
                "address_block": "/axi_iic_0/S_AXI/Reg",
                "offset": "0x4000C000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_iic_1_Reg": {
                "address_block": "/axi_iic_1/S_AXI/Reg",
                "offset": "0x4000E000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_iic_2_Reg": {
                "address_block": "/axi_iic_2/S_AXI/Reg",
                "offset": "0x40010000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_irq_controller_0_reg0": {
                "address_block": "/axi_irq_controller_0/s_axi/reg0",
                "offset": "0x40022000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_pcie_0_BAR0": {
                "address_block": "/axi_pcie_0/S_AXI/BAR0",
                "offset": "0x50000000",
                "range": "128M",
                "offset_base_param": "AXIBAR_0",
                "offset_high_param": "AXIBAR_HIGHADDR_0"
              },
              "SEG_axi_pcie_0_BAR1": {
                "address_block": "/axi_pcie_0/S_AXI/BAR1",
                "offset": "0x58000000",
                "range": "128M",
                "offset_base_param": "AXIBAR_1",
                "offset_high_param": "AXIBAR_HIGHADDR_1"
              },
              "SEG_axi_pcie_0_BAR2": {
                "address_block": "/axi_pcie_0/S_AXI/BAR2",
                "offset": "0x60000000",
                "range": "128M",
                "offset_base_param": "AXIBAR_2",
                "offset_high_param": "AXIBAR_HIGHADDR_2"
              },
              "SEG_axi_pcie_0_BAR3": {
                "address_block": "/axi_pcie_0/S_AXI/BAR3",
                "offset": "0x68000000",
                "range": "128M",
                "offset_base_param": "AXIBAR_3",
                "offset_high_param": "AXIBAR_HIGHADDR_3"
              },
              "SEG_axi_pcie_0_BAR4": {
                "address_block": "/axi_pcie_0/S_AXI/BAR4",
                "offset": "0x70000000",
                "range": "128M",
                "offset_base_param": "AXIBAR_4",
                "offset_high_param": "AXIBAR_HIGHADDR_4"
              },
              "SEG_axi_pcie_0_BAR5": {
                "address_block": "/axi_pcie_0/S_AXI/BAR5",
                "offset": "0x78000000",
                "range": "128M",
                "offset_base_param": "AXIBAR_5",
                "offset_high_param": "AXIBAR_HIGHADDR_5"
              },
              "SEG_axi_pcie_0_CTL0": {
                "address_block": "/axi_pcie_0/S_AXI_CTL/CTL0",
                "offset": "0x4001E000",
                "range": "8K",
                "is_excluded": "TRUE",
                "offset_base_param": "BASEADDR",
                "offset_high_param": "HIGHADDR"
              },
              "SEG_axi_qspi_mm_0_reg0": {
                "address_block": "/axi_qspi_mm_0/s_axi_lite/reg0",
                "offset": "0x40012000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_qspi_mm_0_reg0_1": {
                "address_block": "/axi_qspi_mm_0/s_axi_full/reg0",
                "offset": "0x00000000",
                "range": "16M"
              },
              "SEG_axi_rf_timestamping_reg0": {
                "address_block": "/axi_rf_timestamping/s_axi/reg0",
                "offset": "0x40020000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_spi_0_reg0": {
                "address_block": "/axi_spi_0/s_axi/reg0",
                "offset": "0x40014000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_spi_1_reg0": {
                "address_block": "/axi_spi_1/s_axi/reg0",
                "offset": "0x40016000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_mig_7series_0_memaddr": {
                "address_block": "/mig_7series_0/memmap/memaddr",
                "offset": "0x20000000",
                "range": "512M"
              },
              "SEG_xadc_wiz_0_Reg": {
                "address_block": "/xadc_wiz_0/s_axi_lite/Reg",
                "offset": "0x40026000",
                "range": "8K",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      },
      "/axi_dmac_rf_rx1": {
        "address_spaces": {
          "m_dest_axi": {
            "segments": {
              "SEG_axi_ad9361_axi_lite": {
                "address_block": "/axi_ad9361/s_axi/axi_lite",
                "offset": "0x40100000",
                "range": "64K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x01000000",
                "range": "128K"
              },
              "SEG_axi_dmac_i2s_rx_axi_lite": {
                "address_block": "/axi_dmac_i2s_rx/s_axi/axi_lite",
                "offset": "0x4000A000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_dmac_i2s_tx_axi_lite": {
                "address_block": "/axi_dmac_i2s_tx/s_axi/axi_lite",
                "offset": "0x40008000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_dmac_rf_rx0_axi_lite": {
                "address_block": "/axi_dmac_rf_rx0/s_axi/axi_lite",
                "offset": "0x40004000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_dmac_rf_rx1_axi_lite": {
                "address_block": "/axi_dmac_rf_rx1/s_axi/axi_lite",
                "offset": "0x40006000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_dmac_rf_tx0_axi_lite": {
                "address_block": "/axi_dmac_rf_tx0/s_axi/axi_lite",
                "offset": "0x40000000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_dmac_rf_tx1_axi_lite": {
                "address_block": "/axi_dmac_rf_tx1/s_axi/axi_lite",
                "offset": "0x40002000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_dna_0_reg0": {
                "address_block": "/axi_dna_0/s_axi/reg0",
                "offset": "0x01100000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_gpio_0_reg0": {
                "address_block": "/axi_gpio_0/s_axi/reg0",
                "offset": "0x40018000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_gpio_1_reg0": {
                "address_block": "/axi_gpio_1/s_axi/reg0",
                "offset": "0x4001A000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_gpio_2_reg0": {
                "address_block": "/axi_gpio_2/s_axi/reg0",
                "offset": "0x4001C000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_i2s_reg0": {
                "address_block": "/axi_i2s/s_axi/reg0",
                "offset": "0x40024000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_iic_0_Reg": {
                "address_block": "/axi_iic_0/S_AXI/Reg",
                "offset": "0x4000C000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_iic_1_Reg": {
                "address_block": "/axi_iic_1/S_AXI/Reg",
                "offset": "0x4000E000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_iic_2_Reg": {
                "address_block": "/axi_iic_2/S_AXI/Reg",
                "offset": "0x40010000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_irq_controller_0_reg0": {
                "address_block": "/axi_irq_controller_0/s_axi/reg0",
                "offset": "0x40022000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_pcie_0_BAR0": {
                "address_block": "/axi_pcie_0/S_AXI/BAR0",
                "offset": "0x50000000",
                "range": "128M",
                "offset_base_param": "AXIBAR_0",
                "offset_high_param": "AXIBAR_HIGHADDR_0"
              },
              "SEG_axi_pcie_0_BAR1": {
                "address_block": "/axi_pcie_0/S_AXI/BAR1",
                "offset": "0x58000000",
                "range": "128M",
                "offset_base_param": "AXIBAR_1",
                "offset_high_param": "AXIBAR_HIGHADDR_1"
              },
              "SEG_axi_pcie_0_BAR2": {
                "address_block": "/axi_pcie_0/S_AXI/BAR2",
                "offset": "0x60000000",
                "range": "128M",
                "offset_base_param": "AXIBAR_2",
                "offset_high_param": "AXIBAR_HIGHADDR_2"
              },
              "SEG_axi_pcie_0_BAR3": {
                "address_block": "/axi_pcie_0/S_AXI/BAR3",
                "offset": "0x68000000",
                "range": "128M",
                "offset_base_param": "AXIBAR_3",
                "offset_high_param": "AXIBAR_HIGHADDR_3"
              },
              "SEG_axi_pcie_0_BAR4": {
                "address_block": "/axi_pcie_0/S_AXI/BAR4",
                "offset": "0x70000000",
                "range": "128M",
                "offset_base_param": "AXIBAR_4",
                "offset_high_param": "AXIBAR_HIGHADDR_4"
              },
              "SEG_axi_pcie_0_BAR5": {
                "address_block": "/axi_pcie_0/S_AXI/BAR5",
                "offset": "0x78000000",
                "range": "128M",
                "offset_base_param": "AXIBAR_5",
                "offset_high_param": "AXIBAR_HIGHADDR_5"
              },
              "SEG_axi_pcie_0_CTL0": {
                "address_block": "/axi_pcie_0/S_AXI_CTL/CTL0",
                "offset": "0x4001E000",
                "range": "8K",
                "is_excluded": "TRUE",
                "offset_base_param": "BASEADDR",
                "offset_high_param": "HIGHADDR"
              },
              "SEG_axi_qspi_mm_0_reg0": {
                "address_block": "/axi_qspi_mm_0/s_axi_lite/reg0",
                "offset": "0x40012000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_qspi_mm_0_reg0_1": {
                "address_block": "/axi_qspi_mm_0/s_axi_full/reg0",
                "offset": "0x00000000",
                "range": "16M",
                "is_excluded": "TRUE"
              },
              "SEG_axi_rf_timestamping_reg0": {
                "address_block": "/axi_rf_timestamping/s_axi/reg0",
                "offset": "0x40020000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_spi_0_reg0": {
                "address_block": "/axi_spi_0/s_axi/reg0",
                "offset": "0x40014000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_spi_1_reg0": {
                "address_block": "/axi_spi_1/s_axi/reg0",
                "offset": "0x40016000",
                "range": "8K",
                "is_excluded": "TRUE"
              },
              "SEG_mig_7series_0_memaddr": {
                "address_block": "/mig_7series_0/memmap/memaddr",
                "offset": "0x20000000",
                "range": "512M"
              },
              "SEG_xadc_wiz_0_Reg": {
                "address_block": "/xadc_wiz_0/s_axi_lite/Reg",
                "offset": "0x40026000",
                "range": "8K",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      }
    }
  }
}