###############################################################
#  Generated by:      Cadence Innovus 20.13-s083_1
#  OS:                Linux x86_64(Host ID r6cad-tsmc40r.stanford.edu)
#  Generated on:      Wed Apr 14 10:22:17 2021
#  Design:            pe_tile_new_unq1
#  Command:           timeDesign -prefix signoff -signoff -reportOnly -outDir reports -expandedViews
###############################################################
Path 1: VIOLATED Late External Delay Assertion 
Endpoint:   gout                      (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/inp_code_reg_0_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   4.300
+ CPPR Adjustment               0.000
= Required Time                 4.300
- Arrival Time                  4.303
= Slack Time                   -0.003
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.070 |       |  -0.125 |   -0.128 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40                     | 0.070 | 0.002 |  -0.123 |   -0.126 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40                     | 0.052 | 0.066 |  -0.058 |   -0.061 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.053 |   -0.056 | 
     | test_pe/clk_gate_op_code_reg/latch                 |              | CKLNQD10BWP40                   | 0.053 | 0.004 |  -0.053 |   -0.056 | 
     | test_pe/clk_gate_op_code_reg/latch                 | CP ^ -> Q ^  | CKLNQD10BWP40                   | 0.058 | 0.084 |   0.031 |    0.028 | 
     | test_pe/inp_code_reg_0_                            |              | DFCNQD1BWP40                    | 0.058 | 0.001 |   0.032 |    0.029 | 
     | test_pe/inp_code_reg_0_                            | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.040 | 0.166 |   0.198 |    0.195 | 
     | test_pe/test_opt_reg_a/U2                          |              | IND2D4BWP40                     | 0.040 | 0.000 |   0.198 |    0.195 | 
     | test_pe/test_opt_reg_a/U2                          | A1 v -> ZN v | IND2D4BWP40                     | 0.080 | 0.080 |   0.278 |    0.275 | 
     | test_pe/test_opt_reg_a/FE_OFC68_n1                 |              | CKND2BWP40                      | 0.080 | 0.003 |   0.281 |    0.278 | 
     | test_pe/test_opt_reg_a/FE_OFC68_n1                 | I v -> ZN ^  | CKND2BWP40                      | 0.103 | 0.087 |   0.368 |    0.365 | 
     | test_pe/test_opt_reg_a/U24                         |              | AO22D0BWP40                     | 0.103 | 0.000 |   0.368 |    0.365 | 
     | test_pe/test_opt_reg_a/U24                         | A1 ^ -> Z ^  | AO22D0BWP40                     | 0.228 | 0.184 |   0.553 |    0.550 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U773   |              | XNR2D1BWP40                     | 0.228 | 0.001 |   0.553 |    0.550 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U773   | A1 ^ -> ZN ^ | XNR2D1BWP40                     | 0.294 | 0.227 |   0.780 |    0.777 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U783   |              | ND2D2BWP40                      | 0.294 | 0.001 |   0.781 |    0.778 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U783   | A2 ^ -> ZN v | ND2D2BWP40                      | 0.143 | 0.162 |   0.943 |    0.940 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U785   |              | OAI22D0BWP40                    | 0.143 | 0.001 |   0.943 |    0.940 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U785   | B1 v -> ZN ^ | OAI22D0BWP40                    | 0.175 | 0.155 |   1.098 |    1.095 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U804   |              | HA1D0BWP40                      | 0.175 | 0.000 |   1.098 |    1.095 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U804   | A ^ -> S v   | HA1D0BWP40                      | 0.041 | 0.138 |   1.236 |    1.233 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U791   |              | NR2D1BWP40                      | 0.041 | 0.000 |   1.237 |    1.234 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U791   | A1 v -> ZN ^ | NR2D1BWP40                      | 0.064 | 0.050 |   1.287 |    1.284 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U809   |              | OAI21D0BWP40                    | 0.064 | 0.000 |   1.287 |    1.284 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U809   | A1 ^ -> ZN v | OAI21D0BWP40                    | 0.070 | 0.053 |   1.340 |    1.337 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U829   |              | AOI21D0BWP40                    | 0.070 | 0.000 |   1.340 |    1.337 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U829   | A2 v -> ZN ^ | AOI21D0BWP40                    | 0.091 | 0.077 |   1.417 |    1.414 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U845   |              | OAI21D0BWP40                    | 0.091 | 0.000 |   1.417 |    1.414 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U845   | A2 ^ -> ZN v | OAI21D0BWP40                    | 0.068 | 0.068 |   1.485 |    1.482 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | AO21D1BWP40                     | 0.068 | 0.000 |   1.485 |    1.482 | 
     | 0_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A2 v -> Z v  | AO21D1BWP40                     | 0.025 | 0.081 |   1.566 |    1.563 | 
     | 0_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | INVD0BWP40                      | 0.025 | 0.000 |   1.566 |    1.563 | 
     | 1_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | I v -> ZN ^  | INVD0BWP40                      | 0.058 | 0.044 |   1.609 |    1.606 | 
     | 1_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U870   |              | OAI21D1BWP40                    | 0.058 | 0.000 |   1.609 |    1.606 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U870   | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.049 | 0.042 |   1.652 |    1.649 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U913   |              | AOI21D1BWP40                    | 0.049 | 0.000 |   1.652 |    1.649 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U913   | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.109 | 0.079 |   1.731 |    1.728 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U935   |              | OAI21D1BWP40                    | 0.109 | 0.000 |   1.731 |    1.728 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U935   | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.056 | 0.055 |   1.786 |    1.783 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U964   |              | AOI21D1BWP40                    | 0.056 | 0.000 |   1.786 |    1.783 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U964   | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.086 | 0.066 |   1.853 |    1.850 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U989   |              | OAI21D1BWP40                    | 0.086 | 0.000 |   1.853 |    1.850 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U989   | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.061 | 0.059 |   1.912 |    1.909 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1021  |              | AOI21D1BWP40                    | 0.061 | 0.000 |   1.912 |    1.909 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1021  | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.074 | 0.061 |   1.973 |    1.970 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | OAI21D1BWP40                    | 0.074 | 0.000 |   1.973 |    1.970 | 
     | 0_1                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.050 | 0.048 |   2.020 |    2.017 | 
     | 0_1                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1084  |              | AOI21D1BWP40                    | 0.050 | 0.000 |   2.020 |    2.017 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1084  | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.074 | 0.058 |   2.078 |    2.075 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1086  |              | OAI21D1BWP40                    | 0.074 | 0.000 |   2.078 |    2.075 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1086  | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.054 | 0.051 |   2.129 |    2.126 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1118  |              | AOI21D1BWP40                    | 0.054 | 0.000 |   2.129 |    2.126 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1118  | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.098 | 0.073 |   2.202 |    2.199 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1151  |              | OAI21D1BWP40                    | 0.098 | 0.000 |   2.202 |    2.199 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1151  | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.055 | 0.055 |   2.257 |    2.254 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1183  |              | AOI21D1BWP40                    | 0.055 | 0.000 |   2.257 |    2.254 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1183  | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.091 | 0.069 |   2.325 |    2.322 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1211  |              | OAI21D1BWP40                    | 0.091 | 0.000 |   2.326 |    2.323 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1211  | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.052 | 0.051 |   2.377 |    2.374 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | AOI21D1BWP40                    | 0.052 | 0.000 |   2.377 |    2.374 | 
     | 4_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.084 | 0.064 |   2.441 |    2.438 | 
     | 4_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1265  |              | OAI21D1BWP40                    | 0.084 | 0.000 |   2.441 |    2.438 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1265  | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.056 | 0.052 |   2.493 |    2.490 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | AOI21D1BWP40                    | 0.056 | 0.000 |   2.493 |    2.490 | 
     | 3_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.145 | 0.103 |   2.596 |    2.593 | 
     | 3_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | OAI21D1BWP40                    | 0.145 | 0.000 |   2.596 |    2.593 | 
     | 2_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.068 | 0.066 |   2.662 |    2.659 | 
     | 2_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | AOI21D1BWP40                    | 0.068 | 0.000 |   2.662 |    2.659 | 
     | 2_1                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.090 | 0.073 |   2.735 |    2.732 | 
     | 2_1                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1355  |              | OAI21D1BWP40                    | 0.090 | 0.000 |   2.735 |    2.732 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1355  | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.050 | 0.049 |   2.783 |    2.780 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1385  |              | AOI21D0BWP40                    | 0.050 | 0.000 |   2.784 |    2.781 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1385  | A1 v -> ZN ^ | AOI21D0BWP40                    | 0.075 | 0.059 |   2.843 |    2.840 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_OFC |              | INVD1BWP40                      | 0.075 | 0.000 |   2.843 |    2.840 | 
     | 40_n1611                                           |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_OFC | I ^ -> ZN v  | INVD1BWP40                      | 0.030 | 0.031 |   2.874 |    2.871 | 
     | 40_n1611                                           |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1397  |              | FA1D0BWP40                      | 0.030 | 0.000 |   2.874 |    2.871 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1397  | CI v -> CO v | FA1D0BWP40                      | 0.051 | 0.104 |   2.979 |    2.976 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1405  |              | FA1D0BWP40                      | 0.051 | 0.000 |   2.979 |    2.976 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1405  | CI v -> CO v | FA1D0BWP40                      | 0.050 | 0.111 |   3.090 |    3.087 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1413  |              | FA1D0BWP40                      | 0.050 | 0.000 |   3.090 |    3.087 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1413  | CI v -> CO v | FA1D0BWP40                      | 0.047 | 0.108 |   3.197 |    3.194 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1414  |              | FA1D0BWP40                      | 0.047 | 0.000 |   3.197 |    3.194 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1414  | CI v -> S ^  | FA1D0BWP40                      | 0.068 | 0.163 |   3.360 |    3.357 | 
     | test_pe/test_pe_comp/FE_OFC69_mult_res_30          |              | INVD1BWP40                      | 0.068 | 0.000 |   3.360 |    3.357 | 
     | test_pe/test_pe_comp/FE_OFC69_mult_res_30          | I ^ -> ZN v  | INVD1BWP40                      | 0.032 | 0.034 |   3.394 |    3.391 | 
     | test_pe/test_pe_comp/U187                          |              | OAI211D1BWP40                   | 0.032 | 0.000 |   3.394 |    3.391 | 
     | test_pe/test_pe_comp/U187                          | A2 v -> ZN ^ | OAI211D1BWP40                   | 0.095 | 0.056 |   3.451 |    3.448 | 
     | test_pe/FE_OFC81_comp_res_14                       |              | INVD1BWP40                      | 0.095 | 0.000 |   3.451 |    3.448 | 
     | test_pe/FE_OFC81_comp_res_14                       | I ^ -> ZN v  | INVD1BWP40                      | 0.035 | 0.035 |   3.486 |    3.483 | 
     | test_pe/U59                                        |              | MAOI22D0BWP40                   | 0.035 | 0.000 |   3.486 |    3.483 | 
     | test_pe/U59                                        | A1 v -> ZN ^ | MAOI22D0BWP40                   | 0.194 | 0.116 |   3.602 |    3.599 | 
     | test_pe/FE_OFC59_pe_out_res_14                     |              | BUFFD3BWP40                     | 0.194 | 0.000 |   3.602 |    3.599 | 
     | test_pe/FE_OFC59_pe_out_res_14                     | I ^ -> Z ^   | BUFFD3BWP40                     | 0.175 | 0.155 |   3.757 |    3.754 | 
     | test_pe/test_debug_data/U13                        |              | OAI221D0BWP40                   | 0.175 | 0.001 |   3.758 |    3.755 | 
     | test_pe/test_debug_data/U13                        | A2 ^ -> ZN v | OAI221D0BWP40                   | 0.090 | 0.091 |   3.849 |    3.846 | 
     | test_pe/test_debug_data/U18                        |              | NR4D1BWP40                      | 0.090 | 0.000 |   3.849 |    3.846 | 
     | test_pe/test_debug_data/U18                        | A3 v -> ZN ^ | NR4D1BWP40                      | 0.135 | 0.124 |   3.973 |    3.970 | 
     | test_pe/test_debug_data/U36                        |              | ND2D0BWP40                      | 0.135 | 0.000 |   3.973 |    3.970 | 
     | test_pe/test_debug_data/U36                        | A1 ^ -> ZN v | ND2D0BWP40                      | 0.105 | 0.110 |   4.082 |    4.079 | 
     | test_pe/U72                                        |              | AO22D0BWP40                     | 0.105 | 0.000 |   4.082 |    4.079 | 
     | test_pe/U72                                        | B2 v -> Z v  | AO22D0BWP40                     | 0.045 | 0.125 |   4.208 |    4.205 | 
     | test_pe                                            | irq v        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   4.208 |    4.205 | 
     | U323                                               |              | AN2D3BWP40                      | 0.045 | 0.000 |   4.208 |    4.205 | 
     | U323                                               | A2 v -> Z v  | AN2D3BWP40                      | 0.070 | 0.086 |   4.294 |    4.291 | 
     |                                                    |              | pe_tile_new_unq1                | 0.072 | 0.009 |   4.303 |    4.300 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Late External Delay Assertion 
Endpoint:   out_BUS1_S2_T3[0]          (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_2_3_id1_reg_0_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.350
= Slack Time                   -0.000
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.070 |       |  -0.125 |   -0.125 | 
     | CTS_ccl_a_buf_00013      |              | CKBD20BWP40                | 0.070 | 0.002 |  -0.123 |   -0.123 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^   | CKBD20BWP40                | 0.050 | 0.065 |  -0.058 |   -0.058 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.050 | 0.004 |  -0.054 |   -0.055 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.094 | 0.080 |   0.025 |    0.025 | 
     | sb_1b/out_2_3_id1_reg_0_ |              | EDFQD1BWP40                | 0.094 | 0.001 |   0.026 |    0.026 | 
     | sb_1b/out_2_3_id1_reg_0_ | CP ^ -> Q ^  | EDFQD1BWP40                | 0.044 | 0.163 |   0.189 |    0.189 | 
     | sb_1b/U52                |              | MUX2D4BWP40                | 0.044 | 0.000 |   0.189 |    0.189 | 
     | sb_1b/U52                | I1 ^ -> Z ^  | MUX2D4BWP40                | 0.155 | 0.150 |   0.339 |    0.339 | 
     | sb_1b                    | out_2_3[0] ^ | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.350 |    0.350 | 
     |                          |              | pe_tile_new_unq1           | 0.155 | 0.011 |   0.350 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 3: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S0_T2[0]          (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_0_2_id1_reg_0_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.347
= Slack Time                    0.003
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.070 |       |  -0.125 |   -0.123 | 
     | CTS_ccl_a_buf_00013      |              | CKBD20BWP40                | 0.070 | 0.002 |  -0.123 |   -0.120 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^   | CKBD20BWP40                | 0.050 | 0.065 |  -0.058 |   -0.056 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.050 | 0.004 |  -0.054 |   -0.052 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.094 | 0.080 |   0.025 |    0.028 | 
     | sb_1b/out_0_2_id1_reg_0_ |              | EDFQD1BWP40                | 0.094 | 0.001 |   0.026 |    0.029 | 
     | sb_1b/out_0_2_id1_reg_0_ | CP ^ -> Q v  | EDFQD1BWP40                | 0.032 | 0.170 |   0.196 |    0.199 | 
     | sb_1b/FE_RC_2_0          |              | AOI22D3BWP40               | 0.032 | 0.000 |   0.196 |    0.199 | 
     | sb_1b/FE_RC_2_0          | A2 v -> ZN ^ | AOI22D3BWP40               | 0.094 | 0.082 |   0.278 |    0.281 | 
     | sb_1b/FE_RC_14_0         |              | INVD2BWP40                 | 0.094 | 0.001 |   0.279 |    0.282 | 
     | sb_1b/FE_RC_14_0         | I ^ -> ZN v  | INVD2BWP40                 | 0.066 | 0.067 |   0.346 |    0.349 | 
     | sb_1b                    | out_0_2[0] v | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.347 |    0.350 | 
     |                          |              | pe_tile_new_unq1           | 0.066 | 0.001 |   0.347 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 4: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S2_T0[0]          (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_2_0_id1_reg_0_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.347
= Slack Time                    0.003
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.070 |       |  -0.125 |   -0.122 | 
     | CTS_ccl_a_buf_00013      |              | CKBD20BWP40                | 0.070 | 0.002 |  -0.123 |   -0.120 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^   | CKBD20BWP40                | 0.050 | 0.065 |  -0.058 |   -0.055 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.050 | 0.004 |  -0.054 |   -0.052 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.094 | 0.080 |   0.025 |    0.028 | 
     | sb_1b/out_2_0_id1_reg_0_ |              | EDFQD2BWP40                | 0.094 | 0.001 |   0.026 |    0.029 | 
     | sb_1b/out_2_0_id1_reg_0_ | CP ^ -> Q ^  | EDFQD2BWP40                | 0.030 | 0.160 |   0.186 |    0.189 | 
     | sb_1b/U12                |              | MUX2D4BWP40                | 0.030 | 0.000 |   0.187 |    0.189 | 
     | sb_1b/U12                | I1 ^ -> Z ^  | MUX2D4BWP40                | 0.138 | 0.144 |   0.331 |    0.334 | 
     | sb_1b                    | out_2_0[0] ^ | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.347 |    0.350 | 
     |                          |              | pe_tile_new_unq1           | 0.140 | 0.016 |   0.347 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 5: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S2_T2[0]          (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_2_2_id1_reg_0_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.346
= Slack Time                    0.004
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.070 |       |  -0.125 |   -0.121 | 
     | CTS_ccl_a_buf_00013      |              | CKBD20BWP40                | 0.070 | 0.002 |  -0.123 |   -0.119 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^   | CKBD20BWP40                | 0.050 | 0.065 |  -0.058 |   -0.054 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.050 | 0.004 |  -0.054 |   -0.051 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.094 | 0.080 |   0.025 |    0.029 | 
     | sb_1b/out_2_2_id1_reg_0_ |              | EDFQD1BWP40                | 0.094 | 0.001 |   0.026 |    0.030 | 
     | sb_1b/out_2_2_id1_reg_0_ | CP ^ -> Q ^  | EDFQD1BWP40                | 0.044 | 0.165 |   0.191 |    0.195 | 
     | sb_1b/U39                |              | MUX2D4BWP40                | 0.044 | 0.000 |   0.191 |    0.195 | 
     | sb_1b/U39                | I1 ^ -> Z ^  | MUX2D4BWP40                | 0.155 | 0.140 |   0.332 |    0.336 | 
     | sb_1b                    | out_2_2[0] ^ | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.346 |    0.350 | 
     |                          |              | pe_tile_new_unq1           | 0.157 | 0.014 |   0.346 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 6: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S2_T4[0]          (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_2_4_id1_reg_0_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.343
= Slack Time                    0.007
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.070 |       |  -0.125 |   -0.118 | 
     | CTS_ccl_a_buf_00013      |              | CKBD20BWP40                | 0.070 | 0.002 |  -0.123 |   -0.116 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^   | CKBD20BWP40                | 0.050 | 0.065 |  -0.058 |   -0.051 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.050 | 0.004 |  -0.054 |   -0.048 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.094 | 0.080 |   0.025 |    0.032 | 
     | sb_1b/out_2_4_id1_reg_0_ |              | EDFQD1BWP40                | 0.094 | 0.001 |   0.026 |    0.033 | 
     | sb_1b/out_2_4_id1_reg_0_ | CP ^ -> Q ^  | EDFQD1BWP40                | 0.054 | 0.169 |   0.195 |    0.202 | 
     | sb_1b/U58                |              | MUX2D6BWP40                | 0.054 | 0.000 |   0.195 |    0.202 | 
     | sb_1b/U58                | I1 ^ -> Z ^  | MUX2D6BWP40                | 0.124 | 0.133 |   0.328 |    0.335 | 
     | sb_1b                    | out_2_4[0] ^ | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.343 |    0.350 | 
     |                          |              | pe_tile_new_unq1           | 0.127 | 0.015 |   0.343 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 7: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S3_T0[0]          (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_3_0_id1_reg_0_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.336
= Slack Time                    0.014
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.070 |       |  -0.125 |   -0.111 | 
     | CTS_ccl_a_buf_00013      |              | CKBD20BWP40                | 0.070 | 0.002 |  -0.123 |   -0.109 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^   | CKBD20BWP40                | 0.050 | 0.065 |  -0.058 |   -0.044 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.050 | 0.004 |  -0.054 |   -0.040 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.094 | 0.080 |   0.025 |    0.039 | 
     | sb_1b/out_3_0_id1_reg_0_ |              | EDFQD1BWP40                | 0.094 | 0.001 |   0.026 |    0.040 | 
     | sb_1b/out_3_0_id1_reg_0_ | CP ^ -> Q ^  | EDFQD1BWP40                | 0.067 | 0.180 |   0.206 |    0.220 | 
     | sb_1b/FE_RC_3_0          |              | AOI22D3BWP40               | 0.067 | 0.000 |   0.206 |    0.220 | 
     | sb_1b/FE_RC_3_0          | A2 ^ -> ZN v | AOI22D3BWP40               | 0.041 | 0.042 |   0.248 |    0.262 | 
     | sb_1b/FE_RC_23_0         |              | INVD2BWP40                 | 0.041 | 0.000 |   0.248 |    0.262 | 
     | sb_1b/FE_RC_23_0         | I v -> ZN ^  | INVD2BWP40                 | 0.119 | 0.086 |   0.334 |    0.348 | 
     | sb_1b                    | out_3_0[0] ^ | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.336 |    0.350 | 
     |                          |              | pe_tile_new_unq1           | 0.119 | 0.002 |   0.336 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 8: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S0_T1[0]          (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_0_1_id1_reg_0_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.335
= Slack Time                    0.015
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.070 |       |  -0.125 |   -0.110 | 
     | CTS_ccl_a_buf_00013      |              | CKBD20BWP40                | 0.070 | 0.002 |  -0.123 |   -0.108 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^   | CKBD20BWP40                | 0.050 | 0.065 |  -0.058 |   -0.043 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.050 | 0.004 |  -0.054 |   -0.039 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.094 | 0.080 |   0.025 |    0.040 | 
     | sb_1b/out_0_1_id1_reg_0_ |              | EDFQD1BWP40                | 0.094 | 0.001 |   0.026 |    0.041 | 
     | sb_1b/out_0_1_id1_reg_0_ | CP ^ -> Q v  | EDFQD1BWP40                | 0.027 | 0.165 |   0.191 |    0.206 | 
     | sb_1b/FE_RC_19_0         |              | AOI22D3BWP40               | 0.027 | 0.000 |   0.191 |    0.207 | 
     | sb_1b/FE_RC_19_0         | A2 v -> ZN ^ | AOI22D3BWP40               | 0.106 | 0.082 |   0.273 |    0.288 | 
     | sb_1b/FE_RC_20_0         |              | INVD3BWP40                 | 0.106 | 0.001 |   0.274 |    0.290 | 
     | sb_1b/FE_RC_20_0         | I ^ -> ZN v  | INVD3BWP40                 | 0.056 | 0.059 |   0.334 |    0.349 | 
     | sb_1b                    | out_0_1[0] v | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.335 |    0.350 | 
     |                          |              | pe_tile_new_unq1           | 0.056 | 0.001 |   0.335 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 9: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S1_T0[0]          (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_1_0_id1_reg_0_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.335
= Slack Time                    0.015
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     +------------------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                           |              |                            |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                           | clk_in ^     |                            | 0.070 |       |  -0.125 |   -0.110 | 
     | CTS_ccl_a_buf_00013       |              | CKBD20BWP40                | 0.070 | 0.002 |  -0.123 |   -0.107 | 
     | CTS_ccl_a_buf_00013       | I ^ -> Z ^   | CKBD20BWP40                | 0.050 | 0.065 |  -0.058 |   -0.043 | 
     | CTS_ccl_a_buf_00006       |              | CKBD4BWP40                 | 0.050 | 0.004 |  -0.054 |   -0.039 | 
     | CTS_ccl_a_buf_00006       | I ^ -> Z ^   | CKBD4BWP40                 | 0.094 | 0.080 |   0.025 |    0.041 | 
     | sb_1b/out_1_0_id1_reg_0_  |              | EDFQD1BWP40                | 0.094 | 0.001 |   0.026 |    0.041 | 
     | sb_1b/out_1_0_id1_reg_0_  | CP ^ -> Q ^  | EDFQD1BWP40                | 0.030 | 0.155 |   0.181 |    0.197 | 
     | sb_1b/U7                  |              | MUX2D1BWP40                | 0.030 | 0.000 |   0.181 |    0.197 | 
     | sb_1b/U7                  | I1 ^ -> Z ^  | MUX2D1BWP40                | 0.063 | 0.072 |   0.253 |    0.269 | 
     | sb_1b                     | out_1_0[0] ^ | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.254 |    0.269 | 
     | FE_OFC80_out_BUS1_S1_T0_0 |              | CKBD4BWP40                 | 0.063 | 0.000 |   0.254 |    0.269 | 
     | FE_OFC80_out_BUS1_S1_T0_0 | I ^ -> Z ^   | CKBD4BWP40                 | 0.088 | 0.076 |   0.330 |    0.345 | 
     |                           |              | pe_tile_new_unq1           | 0.088 | 0.005 |   0.335 |    0.350 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S3_T3[0]          (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_3_3_id1_reg_0_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.332
= Slack Time                    0.018
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.070 |       |  -0.125 |   -0.107 | 
     | CTS_ccl_a_buf_00013      |              | CKBD20BWP40                | 0.070 | 0.002 |  -0.123 |   -0.105 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^   | CKBD20BWP40                | 0.050 | 0.065 |  -0.058 |   -0.040 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.050 | 0.004 |  -0.054 |   -0.037 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.094 | 0.080 |   0.025 |    0.043 | 
     | sb_1b/out_3_3_id1_reg_0_ |              | EDFQD1BWP40                | 0.094 | 0.001 |   0.026 |    0.044 | 
     | sb_1b/out_3_3_id1_reg_0_ | CP ^ -> Q v  | EDFQD1BWP40                | 0.035 | 0.171 |   0.197 |    0.215 | 
     | sb_1b/FE_RC_1_0          |              | AOI22D1BWP40               | 0.035 | 0.000 |   0.197 |    0.215 | 
     | sb_1b/FE_RC_1_0          | A1 v -> ZN ^ | AOI22D1BWP40               | 0.093 | 0.065 |   0.262 |    0.280 | 
     | sb_1b/FE_RC_11_0         |              | INVD2BWP40                 | 0.093 | 0.000 |   0.262 |    0.280 | 
     | sb_1b/FE_RC_11_0         | I ^ -> ZN v  | INVD2BWP40                 | 0.067 | 0.069 |   0.331 |    0.349 | 
     | sb_1b                    | out_3_3[0] v | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.332 |    0.350 | 
     |                          |              | pe_tile_new_unq1           | 0.067 | 0.001 |   0.332 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 11: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S1_T2[0]          (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_1_2_id1_reg_0_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.331
= Slack Time                    0.019
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.070 |       |  -0.125 |   -0.106 | 
     | CTS_ccl_a_buf_00013      |              | CKBD20BWP40                | 0.070 | 0.002 |  -0.123 |   -0.104 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^   | CKBD20BWP40                | 0.050 | 0.065 |  -0.058 |   -0.039 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.050 | 0.004 |  -0.054 |   -0.036 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.094 | 0.080 |   0.025 |    0.044 | 
     | sb_1b/out_1_2_id1_reg_0_ |              | EDFQD1BWP40                | 0.094 | 0.001 |   0.026 |    0.044 | 
     | sb_1b/out_1_2_id1_reg_0_ | CP ^ -> Q ^  | EDFQD1BWP40                | 0.053 | 0.170 |   0.196 |    0.215 | 
     | sb_1b/U17                |              | MUX2D3BWP40                | 0.053 | 0.000 |   0.196 |    0.215 | 
     | sb_1b/U17                | I1 ^ -> Z ^  | MUX2D3BWP40                | 0.136 | 0.127 |   0.323 |    0.342 | 
     | sb_1b                    | out_1_2[0] ^ | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.331 |    0.350 | 
     |                          |              | pe_tile_new_unq1           | 0.137 | 0.008 |   0.331 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 12: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S3_T4[0]          (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_3_4_id1_reg_0_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.328
= Slack Time                    0.022
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.070 |       |  -0.125 |   -0.103 | 
     | CTS_ccl_a_buf_00013      |              | CKBD20BWP40                | 0.070 | 0.002 |  -0.123 |   -0.101 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^   | CKBD20BWP40                | 0.050 | 0.065 |  -0.058 |   -0.036 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.050 | 0.004 |  -0.054 |   -0.032 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.094 | 0.080 |   0.025 |    0.047 | 
     | sb_1b/out_3_4_id1_reg_0_ |              | EDFQD1BWP40                | 0.094 | 0.001 |   0.026 |    0.048 | 
     | sb_1b/out_3_4_id1_reg_0_ | CP ^ -> Q ^  | EDFQD1BWP40                | 0.071 | 0.184 |   0.210 |    0.232 | 
     | sb_1b/U76                |              | MUX2D2BWP40                | 0.071 | 0.000 |   0.211 |    0.233 | 
     | sb_1b/U76                | I1 ^ -> Z ^  | MUX2D2BWP40                | 0.110 | 0.116 |   0.327 |    0.349 | 
     | sb_1b                    | out_3_4[0] ^ | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.328 |    0.350 | 
     |                          |              | pe_tile_new_unq1           | 0.110 | 0.001 |   0.328 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 13: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S0_T3[0]          (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_0_3_id1_reg_0_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.325
= Slack Time                    0.025
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.070 |       |  -0.125 |   -0.101 | 
     | CTS_ccl_a_buf_00013      |              | CKBD20BWP40                | 0.070 | 0.002 |  -0.123 |   -0.098 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^   | CKBD20BWP40                | 0.050 | 0.065 |  -0.058 |   -0.034 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.050 | 0.004 |  -0.054 |   -0.030 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.094 | 0.080 |   0.025 |    0.050 | 
     | sb_1b/out_0_3_id1_reg_0_ |              | EDFQD1BWP40                | 0.094 | 0.001 |   0.026 |    0.050 | 
     | sb_1b/out_0_3_id1_reg_0_ | CP ^ -> Q ^  | EDFQD1BWP40                | 0.054 | 0.171 |   0.196 |    0.221 | 
     | sb_1b/U90                |              | MUX2D2BWP40                | 0.054 | 0.000 |   0.196 |    0.221 | 
     | sb_1b/U90                | I1 ^ -> Z ^  | MUX2D2BWP40                | 0.141 | 0.125 |   0.322 |    0.346 | 
     | sb_1b                    | out_0_3[0] ^ | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.325 |    0.350 | 
     |                          |              | pe_tile_new_unq1           | 0.141 | 0.004 |   0.325 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 14: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S3_T1[0]          (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_3_1_id1_reg_0_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.323
= Slack Time                    0.027
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.070 |       |  -0.125 |   -0.098 | 
     | CTS_ccl_a_buf_00013      |              | CKBD20BWP40                | 0.070 | 0.002 |  -0.123 |   -0.096 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^   | CKBD20BWP40                | 0.050 | 0.065 |  -0.058 |   -0.031 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.050 | 0.004 |  -0.054 |   -0.028 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.094 | 0.080 |   0.025 |    0.052 | 
     | sb_1b/out_3_1_id1_reg_0_ |              | EDFQD1BWP40                | 0.094 | 0.001 |   0.026 |    0.053 | 
     | sb_1b/out_3_1_id1_reg_0_ | CP ^ -> Q ^  | EDFQD1BWP40                | 0.066 | 0.177 |   0.203 |    0.230 | 
     | sb_1b/FE_RC_7_0          |              | AOI22D3BWP40               | 0.066 | 0.000 |   0.204 |    0.231 | 
     | sb_1b/FE_RC_7_0          | A2 ^ -> ZN v | AOI22D3BWP40               | 0.038 | 0.038 |   0.242 |    0.269 | 
     | sb_1b/FE_RC_8_0          |              | INVD2BWP40                 | 0.038 | 0.000 |   0.242 |    0.269 | 
     | sb_1b/FE_RC_8_0          | I v -> ZN ^  | INVD2BWP40                 | 0.115 | 0.079 |   0.322 |    0.348 | 
     | sb_1b                    | out_3_1[0] ^ | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.323 |    0.350 | 
     |                          |              | pe_tile_new_unq1           | 0.115 | 0.002 |   0.323 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 15: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S2_T1[0]          (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_2_1_id1_reg_0_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.323
= Slack Time                    0.027
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.070 |       |  -0.125 |   -0.098 | 
     | CTS_ccl_a_buf_00013      |              | CKBD20BWP40                | 0.070 | 0.002 |  -0.123 |   -0.095 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^   | CKBD20BWP40                | 0.050 | 0.065 |  -0.058 |   -0.031 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.050 | 0.004 |  -0.054 |   -0.027 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.094 | 0.080 |   0.025 |    0.052 | 
     | sb_1b/out_2_1_id1_reg_0_ |              | EDFQD1BWP40                | 0.094 | 0.001 |   0.026 |    0.054 | 
     | sb_1b/out_2_1_id1_reg_0_ | CP ^ -> Q ^  | EDFQD1BWP40                | 0.045 | 0.165 |   0.192 |    0.219 | 
     | sb_1b/U46                |              | MUX2D4BWP40                | 0.045 | 0.000 |   0.192 |    0.219 | 
     | sb_1b/U46                | I1 ^ -> Z ^  | MUX2D4BWP40                | 0.127 | 0.117 |   0.309 |    0.336 | 
     | sb_1b                    | out_2_1[0] ^ | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.323 |    0.350 | 
     |                          |              | pe_tile_new_unq1           | 0.130 | 0.014 |   0.323 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 16: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S3_T2[0]          (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_3_2_id1_reg_0_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.323
= Slack Time                    0.027
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.070 |       |  -0.125 |   -0.098 | 
     | CTS_ccl_a_buf_00013      |              | CKBD20BWP40                | 0.070 | 0.002 |  -0.123 |   -0.095 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^   | CKBD20BWP40                | 0.050 | 0.065 |  -0.058 |   -0.031 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.050 | 0.004 |  -0.054 |   -0.027 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.094 | 0.080 |   0.025 |    0.053 | 
     | sb_1b/out_3_2_id1_reg_0_ |              | EDFQD1BWP40                | 0.094 | 0.001 |   0.026 |    0.054 | 
     | sb_1b/out_3_2_id1_reg_0_ | CP ^ -> Q v  | EDFQD1BWP40                | 0.034 | 0.170 |   0.196 |    0.224 | 
     | sb_1b/FE_RC_0_0          |              | AOI22D2BWP40               | 0.034 | 0.000 |   0.197 |    0.224 | 
     | sb_1b/FE_RC_0_0          | A1 v -> ZN ^ | AOI22D2BWP40               | 0.077 | 0.063 |   0.259 |    0.287 | 
     | sb_1b/FE_RC_17_0         |              | INVD2BWP40                 | 0.077 | 0.000 |   0.259 |    0.287 | 
     | sb_1b/FE_RC_17_0         | I ^ -> ZN v  | INVD2BWP40                 | 0.064 | 0.062 |   0.322 |    0.349 | 
     | sb_1b                    | out_3_2[0] v | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.323 |    0.350 | 
     |                          |              | pe_tile_new_unq1           | 0.064 | 0.001 |   0.323 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 17: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S1_T4[0]          (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_1_4_id1_reg_0_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.320
= Slack Time                    0.030
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.070 |       |  -0.125 |   -0.095 | 
     | CTS_ccl_a_buf_00013      |              | CKBD20BWP40                | 0.070 | 0.002 |  -0.123 |   -0.093 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^   | CKBD20BWP40                | 0.050 | 0.065 |  -0.058 |   -0.028 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.050 | 0.004 |  -0.054 |   -0.024 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.094 | 0.080 |   0.025 |    0.055 | 
     | sb_1b/out_1_4_id1_reg_0_ |              | EDFQD1BWP40                | 0.094 | 0.001 |   0.026 |    0.056 | 
     | sb_1b/out_1_4_id1_reg_0_ | CP ^ -> Q ^  | EDFQD1BWP40                | 0.042 | 0.164 |   0.190 |    0.220 | 
     | sb_1b/U33                |              | MUX2D3BWP40                | 0.042 | 0.000 |   0.190 |    0.220 | 
     | sb_1b/U33                | I1 ^ -> Z ^  | MUX2D3BWP40                | 0.133 | 0.122 |   0.312 |    0.342 | 
     | sb_1b                    | out_1_4[0] ^ | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.320 |    0.350 | 
     |                          |              | pe_tile_new_unq1           | 0.134 | 0.008 |   0.320 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 18: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S1_T3[0]          (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_1_3_id1_reg_0_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.315
= Slack Time                    0.035
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.070 |       |  -0.125 |   -0.090 | 
     | CTS_ccl_a_buf_00013      |              | CKBD20BWP40                | 0.070 | 0.002 |  -0.123 |   -0.088 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^   | CKBD20BWP40                | 0.050 | 0.065 |  -0.058 |   -0.023 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.050 | 0.004 |  -0.054 |   -0.020 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.094 | 0.080 |   0.025 |    0.060 | 
     | sb_1b/out_1_3_id1_reg_0_ |              | EDFQD1BWP40                | 0.094 | 0.001 |   0.026 |    0.061 | 
     | sb_1b/out_1_3_id1_reg_0_ | CP ^ -> Q ^  | EDFQD1BWP40                | 0.035 | 0.158 |   0.184 |    0.219 | 
     | sb_1b/U27                |              | MUX2D3BWP40                | 0.035 | 0.000 |   0.184 |    0.219 | 
     | sb_1b/U27                | I1 ^ -> Z ^  | MUX2D3BWP40                | 0.134 | 0.124 |   0.307 |    0.342 | 
     | sb_1b                    | out_1_3[0] ^ | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.315 |    0.350 | 
     |                          |              | pe_tile_new_unq1           | 0.135 | 0.008 |   0.315 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 19: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S0_T4[0]          (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_0_4_id1_reg_0_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.314
= Slack Time                    0.036
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.070 |       |  -0.125 |   -0.089 | 
     | CTS_ccl_a_buf_00013      |              | CKBD20BWP40                | 0.070 | 0.002 |  -0.123 |   -0.087 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^   | CKBD20BWP40                | 0.050 | 0.065 |  -0.058 |   -0.022 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.050 | 0.004 |  -0.054 |   -0.018 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.094 | 0.080 |   0.025 |    0.061 | 
     | sb_1b/out_0_4_id1_reg_0_ |              | EDFQD1BWP40                | 0.094 | 0.001 |   0.026 |    0.062 | 
     | sb_1b/out_0_4_id1_reg_0_ | CP ^ -> Q ^  | EDFQD1BWP40                | 0.038 | 0.163 |   0.189 |    0.225 | 
     | sb_1b/U80                |              | CKMUX2D2BWP40              | 0.038 | 0.000 |   0.189 |    0.225 | 
     | sb_1b/U80                | I1 ^ -> Z ^  | CKMUX2D2BWP40              | 0.126 | 0.123 |   0.311 |    0.347 | 
     | sb_1b                    | out_0_4[0] ^ | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.314 |    0.350 | 
     |                          |              | pe_tile_new_unq1           | 0.127 | 0.002 |   0.314 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 20: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S1_T1[0]          (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_1_1_id1_reg_0_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.314
= Slack Time                    0.036
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.070 |       |  -0.125 |   -0.089 | 
     | CTS_ccl_a_buf_00013      |              | CKBD20BWP40                | 0.070 | 0.002 |  -0.123 |   -0.086 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^   | CKBD20BWP40                | 0.050 | 0.065 |  -0.058 |   -0.022 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.050 | 0.004 |  -0.054 |   -0.018 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.094 | 0.080 |   0.025 |    0.061 | 
     | sb_1b/out_1_1_id1_reg_0_ |              | EDFQD1BWP40                | 0.094 | 0.001 |   0.026 |    0.062 | 
     | sb_1b/out_1_1_id1_reg_0_ | CP ^ -> Q ^  | EDFQD1BWP40                | 0.052 | 0.169 |   0.195 |    0.231 | 
     | sb_1b/U22                |              | MUX2D4BWP40                | 0.052 | 0.000 |   0.195 |    0.231 | 
     | sb_1b/U22                | I1 ^ -> Z ^  | MUX2D4BWP40                | 0.108 | 0.109 |   0.304 |    0.340 | 
     | sb_1b                    | out_1_1[0] ^ | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.314 |    0.350 | 
     |                          |              | pe_tile_new_unq1           | 0.110 | 0.010 |   0.314 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 21: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S0_T0[0]          (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_0_0_id1_reg_0_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.310
= Slack Time                    0.040
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.070 |       |  -0.125 |   -0.085 | 
     | CTS_ccl_a_buf_00013      |              | CKBD20BWP40                | 0.070 | 0.002 |  -0.123 |   -0.082 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^   | CKBD20BWP40                | 0.050 | 0.065 |  -0.058 |   -0.018 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.050 | 0.004 |  -0.054 |   -0.014 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.094 | 0.080 |   0.025 |    0.066 | 
     | sb_1b/out_0_0_id1_reg_0_ |              | EDFQD1BWP40                | 0.094 | 0.001 |   0.026 |    0.067 | 
     | sb_1b/out_0_0_id1_reg_0_ | CP ^ -> Q ^  | EDFQD1BWP40                | 0.034 | 0.158 |   0.184 |    0.224 | 
     | sb_1b/U92                |              | CKMUX2D2BWP40              | 0.034 | 0.000 |   0.184 |    0.224 | 
     | sb_1b/U92                | I1 ^ -> Z ^  | CKMUX2D2BWP40              | 0.126 | 0.123 |   0.307 |    0.348 | 
     | sb_1b                    | out_0_0[0] ^ | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.310 |    0.350 | 
     |                          |              | pe_tile_new_unq1           | 0.126 | 0.002 |   0.310 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 22: MET Late External Delay Assertion 
Endpoint:   read_data[8]                     (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_2_id1_bar_reg_8_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    3.000
+ CPPR Adjustment               0.000
= Required Time                 3.000
- Arrival Time                  1.854
= Slack Time                    1.146
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                            |                |                            |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+----------------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^       |                            | 0.070 |       |  -0.125 |    1.021 | 
     | CTS_ccl_a_buf_00011                        |                | CKBD20BWP40                | 0.070 | 0.002 |  -0.123 |    1.023 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^     | CKBD20BWP40                | 0.052 | 0.066 |  -0.058 |    1.088 | 
     | sb_wide/clk_gate_out_0_2_id1_bar_reg/latch |                | CKLNQD3BWP40               | 0.053 | 0.005 |  -0.053 |    1.093 | 
     | sb_wide/clk_gate_out_0_2_id1_bar_reg/latch | CP ^ -> Q ^    | CKLNQD3BWP40               | 0.079 | 0.083 |   0.030 |    1.176 | 
     | sb_wide/out_0_2_id1_bar_reg_8_             |                | DFQD0BWP40                 | 0.079 | 0.001 |   0.031 |    1.177 | 
     | sb_wide/out_0_2_id1_bar_reg_8_             | CP ^ -> Q ^    | DFQD0BWP40                 | 0.185 | 0.226 |   0.257 |    1.403 | 
     | sb_wide/U200                               |                | OAI22D0BWP40               | 0.185 | 0.000 |   0.257 |    1.403 | 
     | sb_wide/U200                               | B1 ^ -> ZN v   | OAI22D0BWP40               | 0.148 | 0.165 |   0.423 |    1.569 | 
     | sb_wide/U202                               |                | NR4D1BWP40                 | 0.148 | 0.000 |   0.423 |    1.569 | 
     | sb_wide/U202                               | A3 v -> ZN ^   | NR4D1BWP40                 | 0.384 | 0.325 |   0.747 |    1.893 | 
     | sb_wide/U208                               |                | ND2D0BWP40                 | 0.384 | 0.001 |   0.748 |    1.894 | 
     | sb_wide/U208                               | A1 ^ -> ZN v   | ND2D0BWP40                 | 0.220 | 0.261 |   1.009 |    2.155 | 
     | sb_wide/U209                               |                | OAI31D0BWP40               | 0.220 | 0.000 |   1.009 |    2.155 | 
     | sb_wide/U209                               | A3 v -> ZN ^   | OAI31D0BWP40               | 0.154 | 0.139 |   1.148 |    2.294 | 
     | sb_wide/U210                               |                | OAI211D0BWP40              | 0.154 | 0.000 |   1.148 |    2.294 | 
     | sb_wide/U210                               | C ^ -> ZN v    | OAI211D0BWP40              | 0.130 | 0.107 |   1.255 |    2.401 | 
     | sb_wide                                    | read_data[8] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   1.256 |    2.402 | 
     | U539                                       |                | AOI21D0BWP40               | 0.130 | 0.000 |   1.256 |    2.402 | 
     | U539                                       | A1 v -> ZN ^   | AOI21D0BWP40               | 0.346 | 0.394 |   1.649 |    2.795 | 
     | U540                                       |                | ND3D1BWP40                 | 0.346 | 0.001 |   1.650 |    2.796 | 
     | U540                                       | A3 ^ -> ZN v   | ND3D1BWP40                 | 0.190 | 0.203 |   1.853 |    2.999 | 
     |                                            |                | pe_tile_new_unq1           | 0.190 | 0.001 |   1.854 |    3.000 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Late External Delay Assertion 
Endpoint:   read_data[15]                     (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_4_id1_bar_reg_15_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    3.000
+ CPPR Adjustment               0.000
= Required Time                 3.000
- Arrival Time                  1.819
= Slack Time                    1.181
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                            |                 |                            |       |       |  Time   |   Time   | 
     |--------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^        |                            | 0.070 |       |  -0.125 |    1.056 | 
     | CTS_ccl_a_buf_00013                        |                 | CKBD20BWP40                | 0.070 | 0.002 |  -0.123 |    1.058 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^      | CKBD20BWP40                | 0.050 | 0.065 |  -0.058 |    1.123 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch |                 | CKLNQD3BWP40               | 0.050 | 0.004 |  -0.054 |    1.126 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch | CP ^ -> Q ^     | CKLNQD3BWP40               | 0.080 | 0.083 |   0.028 |    1.209 | 
     | sb_wide/out_1_4_id1_bar_reg_15_            |                 | DFQD0BWP40                 | 0.080 | 0.000 |   0.029 |    1.209 | 
     | sb_wide/out_1_4_id1_bar_reg_15_            | CP ^ -> Q ^     | DFQD0BWP40                 | 0.246 | 0.310 |   0.339 |    1.520 | 
     | sb_wide/FE_OFC22_out_1_4_id1_bar_15        |                 | BUFFD0BWP40                | 0.246 | 0.001 |   0.340 |    1.521 | 
     | sb_wide/FE_OFC22_out_1_4_id1_bar_15        | I ^ -> Z ^      | BUFFD0BWP40                | 0.292 | 0.329 |   0.670 |    1.850 | 
     | sb_wide/U169                               |                 | OAI22D0BWP40               | 0.292 | 0.002 |   0.672 |    1.852 | 
     | sb_wide/U169                               | A1 ^ -> ZN v    | OAI22D0BWP40               | 0.102 | 0.093 |   0.765 |    1.946 | 
     | sb_wide/U173                               |                 | NR4D1BWP40                 | 0.102 | 0.000 |   0.765 |    1.946 | 
     | sb_wide/U173                               | A1 v -> ZN ^    | NR4D1BWP40                 | 0.252 | 0.238 |   1.003 |    2.184 | 
     | sb_wide/U174                               |                 | ND2D0BWP40                 | 0.252 | 0.000 |   1.003 |    2.184 | 
     | sb_wide/U174                               | A2 ^ -> ZN v    | ND2D0BWP40                 | 0.176 | 0.193 |   1.196 |    2.377 | 
     | sb_wide/U175                               |                 | OAI31D1BWP40               | 0.176 | 0.000 |   1.196 |    2.377 | 
     | sb_wide/U175                               | A3 v -> ZN ^    | OAI31D1BWP40               | 0.117 | 0.109 |   1.305 |    2.486 | 
     | sb_wide/U176                               |                 | OAI211D1BWP40              | 0.117 | 0.000 |   1.305 |    2.486 | 
     | sb_wide/U176                               | C ^ -> ZN v     | OAI211D1BWP40              | 0.109 | 0.079 |   1.384 |    2.565 | 
     | sb_wide                                    | read_data[15] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   1.384 |    2.565 | 
     | U525                                       |                 | AOI21D1BWP40               | 0.109 | 0.000 |   1.384 |    2.565 | 
     | U525                                       | A1 v -> ZN ^    | AOI21D1BWP40               | 0.284 | 0.221 |   1.605 |    2.786 | 
     | U526                                       |                 | ND3D0BWP40                 | 0.284 | 0.001 |   1.606 |    2.787 | 
     | U526                                       | A3 ^ -> ZN v    | ND3D0BWP40                 | 0.208 | 0.213 |   1.819 |    3.000 | 
     |                                            |                 | pe_tile_new_unq1           | 0.208 | 0.000 |   1.819 |    3.000 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Late External Delay Assertion 
Endpoint:   read_data[7]                     (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_4_id1_bar_reg_7_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    3.000
+ CPPR Adjustment               0.000
= Required Time                 3.000
- Arrival Time                  1.659
= Slack Time                    1.341
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                            |                |                            |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+----------------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^       |                            | 0.070 |       |  -0.125 |    1.216 | 
     | CTS_ccl_a_buf_00013                        |                | CKBD20BWP40                | 0.070 | 0.002 |  -0.123 |    1.219 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^     | CKBD20BWP40                | 0.050 | 0.065 |  -0.058 |    1.283 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch |                | CKLNQD3BWP40               | 0.050 | 0.004 |  -0.054 |    1.287 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch | CP ^ -> Q ^    | CKLNQD3BWP40               | 0.080 | 0.083 |   0.028 |    1.370 | 
     | sb_wide/out_1_4_id1_bar_reg_7_             |                | DFQD0BWP40                 | 0.080 | 0.001 |   0.029 |    1.370 | 
     | sb_wide/out_1_4_id1_bar_reg_7_             | CP ^ -> Q ^    | DFQD0BWP40                 | 0.275 | 0.313 |   0.342 |    1.683 | 
     | sb_wide/FE_OFC32_out_1_4_id1_bar_7         |                | BUFFD0BWP40                | 0.275 | 0.002 |   0.344 |    1.685 | 
     | sb_wide/FE_OFC32_out_1_4_id1_bar_7         | I ^ -> Z ^     | BUFFD0BWP40                | 0.148 | 0.179 |   0.522 |    1.864 | 
     | sb_wide/U186                               |                | OAI22D0BWP40               | 0.148 | 0.000 |   0.522 |    1.864 | 
     | sb_wide/U186                               | A1 ^ -> ZN v   | OAI22D0BWP40               | 0.067 | 0.064 |   0.587 |    1.928 | 
     | sb_wide/U190                               |                | NR4D1BWP40                 | 0.067 | 0.000 |   0.587 |    1.928 | 
     | sb_wide/U190                               | A1 v -> ZN ^   | NR4D1BWP40                 | 0.177 | 0.140 |   0.727 |    2.068 | 
     | sb_wide/U191                               |                | ND2D0BWP40                 | 0.177 | 0.000 |   0.727 |    2.069 | 
     | sb_wide/U191                               | A2 ^ -> ZN v   | ND2D0BWP40                 | 0.189 | 0.206 |   0.934 |    2.275 | 
     | sb_wide/U192                               |                | OAI31D1BWP40               | 0.189 | 0.000 |   0.934 |    2.275 | 
     | sb_wide/U192                               | A3 v -> ZN ^   | OAI31D1BWP40               | 0.121 | 0.113 |   1.047 |    2.388 | 
     | sb_wide/U193                               |                | OAI211D1BWP40              | 0.121 | 0.000 |   1.047 |    2.388 | 
     | sb_wide/U193                               | C ^ -> ZN v    | OAI211D1BWP40              | 0.091 | 0.067 |   1.114 |    2.455 | 
     | sb_wide                                    | read_data[7] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   1.114 |    2.455 | 
     | U532                                       |                | AOI21D0BWP40               | 0.091 | 0.000 |   1.114 |    2.455 | 
     | U532                                       | A1 v -> ZN ^   | AOI21D0BWP40               | 0.327 | 0.283 |   1.397 |    2.739 | 
     | U533                                       |                | ND3D0BWP40                 | 0.327 | 0.000 |   1.397 |    2.739 | 
     | U533                                       | A3 ^ -> ZN v   | ND3D0BWP40                 | 0.266 | 0.261 |   1.658 |    2.999 | 
     |                                            |                | pe_tile_new_unq1           | 0.266 | 0.001 |   1.659 |    3.000 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Late External Delay Assertion 
Endpoint:   read_data[3]                     (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_2_id1_bar_reg_3_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    3.000
+ CPPR Adjustment               0.000
= Required Time                 3.000
- Arrival Time                  1.583
= Slack Time                    1.417
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                            |                |                            |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+----------------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^       |                            | 0.070 |       |  -0.125 |    1.291 | 
     | CTS_ccl_a_buf_00011                        |                | CKBD20BWP40                | 0.070 | 0.002 |  -0.123 |    1.293 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^     | CKBD20BWP40                | 0.052 | 0.066 |  -0.058 |    1.359 | 
     | sb_wide/clk_gate_out_0_2_id1_bar_reg/latch |                | CKLNQD3BWP40               | 0.053 | 0.005 |  -0.053 |    1.364 | 
     | sb_wide/clk_gate_out_0_2_id1_bar_reg/latch | CP ^ -> Q ^    | CKLNQD3BWP40               | 0.079 | 0.083 |   0.030 |    1.446 | 
     | sb_wide/out_0_2_id1_bar_reg_3_             |                | DFQD0BWP40                 | 0.079 | 0.000 |   0.030 |    1.447 | 
     | sb_wide/out_0_2_id1_bar_reg_3_             | CP ^ -> Q ^    | DFQD0BWP40                 | 0.125 | 0.181 |   0.211 |    1.628 | 
     | sb_wide/U302                               |                | OAI22D0BWP40               | 0.125 | 0.000 |   0.212 |    1.628 | 
     | sb_wide/U302                               | B1 ^ -> ZN v   | OAI22D0BWP40               | 0.158 | 0.159 |   0.371 |    1.787 | 
     | sb_wide/U304                               |                | NR4D1BWP40                 | 0.158 | 0.000 |   0.371 |    1.787 | 
     | sb_wide/U304                               | A3 v -> ZN ^   | NR4D1BWP40                 | 0.281 | 0.318 |   0.689 |    2.105 | 
     | sb_wide/U310                               |                | ND2D0BWP40                 | 0.281 | 0.000 |   0.689 |    2.105 | 
     | sb_wide/U310                               | A1 ^ -> ZN v   | ND2D0BWP40                 | 0.139 | 0.159 |   0.848 |    2.264 | 
     | sb_wide/U311                               |                | OAI31D1BWP40               | 0.139 | 0.000 |   0.848 |    2.264 | 
     | sb_wide/U311                               | A3 v -> ZN ^   | OAI31D1BWP40               | 0.140 | 0.156 |   1.003 |    2.420 | 
     | sb_wide/U312                               |                | OAI211D1BWP40              | 0.140 | 0.000 |   1.003 |    2.420 | 
     | sb_wide/U312                               | C ^ -> ZN v    | OAI211D1BWP40              | 0.154 | 0.130 |   1.133 |    2.550 | 
     | sb_wide                                    | read_data[3] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   1.133 |    2.550 | 
     | U581                                       |                | AOI21D0BWP40               | 0.154 | 0.000 |   1.133 |    2.550 | 
     | U581                                       | A1 v -> ZN ^   | AOI21D0BWP40               | 0.253 | 0.212 |   1.345 |    2.762 | 
     | U582                                       |                | ND3D1BWP40                 | 0.253 | 0.001 |   1.346 |    2.762 | 
     | U582                                       | A3 ^ -> ZN v   | ND3D1BWP40                 | 0.230 | 0.236 |   1.582 |    2.998 | 
     |                                            |                | pe_tile_new_unq1           | 0.230 | 0.002 |   1.583 |    3.000 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Late External Delay Assertion 
Endpoint:   read_data[1]                     (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_2_id1_bar_reg_1_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    3.000
+ CPPR Adjustment               0.000
= Required Time                 3.000
- Arrival Time                  1.570
= Slack Time                    1.430
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                            |                |                            |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+----------------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^       |                            | 0.070 |       |  -0.125 |    1.305 | 
     | CTS_ccl_a_buf_00011                        |                | CKBD20BWP40                | 0.070 | 0.002 |  -0.123 |    1.307 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^     | CKBD20BWP40                | 0.052 | 0.066 |  -0.058 |    1.373 | 
     | sb_wide/clk_gate_out_0_2_id1_bar_reg/latch |                | CKLNQD3BWP40               | 0.053 | 0.005 |  -0.053 |    1.378 | 
     | sb_wide/clk_gate_out_0_2_id1_bar_reg/latch | CP ^ -> Q ^    | CKLNQD3BWP40               | 0.079 | 0.083 |   0.030 |    1.460 | 
     | sb_wide/out_0_2_id1_bar_reg_1_             |                | DFQD0BWP40                 | 0.079 | 0.000 |   0.030 |    1.461 | 
     | sb_wide/out_0_2_id1_bar_reg_1_             | CP ^ -> Q ^    | DFQD0BWP40                 | 0.101 | 0.170 |   0.201 |    1.631 | 
     | sb_wide/U336                               |                | OAI22D0BWP40               | 0.101 | 0.000 |   0.201 |    1.631 | 
     | sb_wide/U336                               | B1 ^ -> ZN v   | OAI22D0BWP40               | 0.151 | 0.152 |   0.353 |    1.783 | 
     | sb_wide/U338                               |                | NR4D1BWP40                 | 0.151 | 0.000 |   0.353 |    1.783 | 
     | sb_wide/U338                               | A3 v -> ZN ^   | NR4D1BWP40                 | 0.216 | 0.227 |   0.580 |    2.010 | 
     | sb_wide/U344                               |                | ND2D0BWP40                 | 0.216 | 0.000 |   0.580 |    2.010 | 
     | sb_wide/U344                               | A1 ^ -> ZN v   | ND2D0BWP40                 | 0.122 | 0.131 |   0.711 |    2.141 | 
     | sb_wide/U345                               |                | OAI31D1BWP40               | 0.122 | 0.000 |   0.711 |    2.141 | 
     | sb_wide/U345                               | A3 v -> ZN ^   | OAI31D1BWP40               | 0.145 | 0.143 |   0.854 |    2.284 | 
     | sb_wide/U346                               |                | OAI211D1BWP40              | 0.145 | 0.000 |   0.854 |    2.284 | 
     | sb_wide/U346                               | C ^ -> ZN v    | OAI211D1BWP40              | 0.194 | 0.162 |   1.016 |    2.446 | 
     | sb_wide                                    | read_data[1] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   1.017 |    2.447 | 
     | U595                                       |                | AOI21D0BWP40               | 0.194 | 0.001 |   1.017 |    2.447 | 
     | U595                                       | A1 v -> ZN ^   | AOI21D0BWP40               | 0.315 | 0.310 |   1.326 |    2.757 | 
     | U596                                       |                | ND3D1BWP40                 | 0.315 | 0.000 |   1.326 |    2.757 | 
     | U596                                       | A3 ^ -> ZN v   | ND3D1BWP40                 | 0.232 | 0.242 |   1.568 |    2.998 | 
     |                                            |                | pe_tile_new_unq1           | 0.232 | 0.002 |   1.570 |    3.000 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Late External Delay Assertion 
Endpoint:   read_data[14]                     (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_4_id1_bar_reg_14_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    3.000
+ CPPR Adjustment               0.000
= Required Time                 3.000
- Arrival Time                  1.557
= Slack Time                    1.443
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                            |                 |                            |       |       |  Time   |   Time   | 
     |--------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^        |                            | 0.070 |       |  -0.125 |    1.318 | 
     | CTS_ccl_a_buf_00013                        |                 | CKBD20BWP40                | 0.070 | 0.002 |  -0.123 |    1.320 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^      | CKBD20BWP40                | 0.050 | 0.065 |  -0.058 |    1.385 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch |                 | CKLNQD3BWP40               | 0.050 | 0.004 |  -0.054 |    1.389 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch | CP ^ -> Q ^     | CKLNQD3BWP40               | 0.080 | 0.083 |   0.028 |    1.471 | 
     | sb_wide/out_1_4_id1_bar_reg_14_            |                 | DFQD0BWP40                 | 0.080 | 0.001 |   0.029 |    1.472 | 
     | sb_wide/out_1_4_id1_bar_reg_14_            | CP ^ -> Q ^     | DFQD0BWP40                 | 0.196 | 0.258 |   0.287 |    1.730 | 
     | sb_wide/FE_OCPC1575_out_1_4_id1_bar_14     |                 | BUFFD0BWP40                | 0.196 | 0.001 |   0.287 |    1.730 | 
     | sb_wide/FE_OCPC1575_out_1_4_id1_bar_14     | I ^ -> Z ^      | BUFFD0BWP40                | 0.282 | 0.248 |   0.536 |    1.979 | 
     | sb_wide/U152                               |                 | OAI22D0BWP40               | 0.282 | 0.002 |   0.538 |    1.981 | 
     | sb_wide/U152                               | A1 ^ -> ZN v    | OAI22D0BWP40               | 0.093 | 0.084 |   0.622 |    2.065 | 
     | sb_wide/U156                               |                 | NR4D1BWP40                 | 0.093 | 0.000 |   0.622 |    2.065 | 
     | sb_wide/U156                               | A1 v -> ZN ^    | NR4D1BWP40                 | 0.222 | 0.172 |   0.794 |    2.237 | 
     | sb_wide/U157                               |                 | ND2D0BWP40                 | 0.222 | 0.000 |   0.794 |    2.237 | 
     | sb_wide/U157                               | A2 ^ -> ZN v    | ND2D0BWP40                 | 0.156 | 0.167 |   0.961 |    2.404 | 
     | sb_wide/U158                               |                 | OAI31D1BWP40               | 0.156 | 0.000 |   0.961 |    2.404 | 
     | sb_wide/U158                               | A3 v -> ZN ^    | OAI31D1BWP40               | 0.103 | 0.096 |   1.057 |    2.500 | 
     | sb_wide/U159                               |                 | OAI211D1BWP40              | 0.103 | 0.000 |   1.057 |    2.500 | 
     | sb_wide/U159                               | C ^ -> ZN v     | OAI211D1BWP40              | 0.109 | 0.074 |   1.131 |    2.574 | 
     | sb_wide                                    | read_data[14] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   1.131 |    2.574 | 
     | U518                                       |                 | AOI21D1BWP40               | 0.109 | 0.000 |   1.131 |    2.574 | 
     | U518                                       | A1 v -> ZN ^    | AOI21D1BWP40               | 0.244 | 0.201 |   1.332 |    2.775 | 
     | U519                                       |                 | ND3D0BWP40                 | 0.244 | 0.000 |   1.332 |    2.775 | 
     | U519                                       | A3 ^ -> ZN v    | ND3D0BWP40                 | 0.235 | 0.224 |   1.556 |    2.999 | 
     |                                            |                 | pe_tile_new_unq1           | 0.235 | 0.001 |   1.557 |    3.000 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Late External Delay Assertion 
Endpoint:   read_data[10]                     (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_2_id1_bar_reg_10_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    3.000
+ CPPR Adjustment               0.000
= Required Time                 3.000
- Arrival Time                  1.553
= Slack Time                    1.447
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                            |                 |                            |       |       |  Time   |   Time   | 
     |--------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^        |                            | 0.070 |       |  -0.125 |    1.322 | 
     | CTS_ccl_a_buf_00011                        |                 | CKBD20BWP40                | 0.070 | 0.002 |  -0.123 |    1.324 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^      | CKBD20BWP40                | 0.052 | 0.066 |  -0.058 |    1.390 | 
     | sb_wide/clk_gate_out_0_2_id1_bar_reg/latch |                 | CKLNQD3BWP40               | 0.053 | 0.005 |  -0.053 |    1.395 | 
     | sb_wide/clk_gate_out_0_2_id1_bar_reg/latch | CP ^ -> Q ^     | CKLNQD3BWP40               | 0.079 | 0.083 |   0.030 |    1.477 | 
     | sb_wide/out_0_2_id1_bar_reg_10_            |                 | DFQD2BWP40                 | 0.079 | 0.000 |   0.030 |    1.478 | 
     | sb_wide/out_0_2_id1_bar_reg_10_            | CP ^ -> Q ^     | DFQD2BWP40                 | 0.038 | 0.140 |   0.170 |    1.617 | 
     | sb_wide/FE_PSC12_out_0_2_id1_bar_10        |                 | BUFFD0BWP40                | 0.038 | 0.000 |   0.170 |    1.617 | 
     | sb_wide/FE_PSC12_out_0_2_id1_bar_10        | I ^ -> Z ^      | BUFFD0BWP40                | 0.071 | 0.099 |   0.269 |    1.716 | 
     | sb_wide/U234                               |                 | OAI22D0BWP40               | 0.071 | 0.000 |   0.269 |    1.716 | 
     | sb_wide/U234                               | B1 ^ -> ZN v    | OAI22D0BWP40               | 0.146 | 0.130 |   0.399 |    1.846 | 
     | sb_wide/U236                               |                 | NR4D0BWP40                 | 0.146 | 0.001 |   0.399 |    1.847 | 
     | sb_wide/U236                               | A3 v -> ZN ^    | NR4D0BWP40                 | 0.278 | 0.267 |   0.666 |    2.113 | 
     | sb_wide/U242                               |                 | ND2D0BWP40                 | 0.278 | 0.000 |   0.666 |    2.113 | 
     | sb_wide/U242                               | A1 ^ -> ZN v    | ND2D0BWP40                 | 0.141 | 0.159 |   0.825 |    2.273 | 
     | sb_wide/U243                               |                 | OAI31D1BWP40               | 0.141 | 0.000 |   0.825 |    2.273 | 
     | sb_wide/U243                               | A3 v -> ZN ^    | OAI31D1BWP40               | 0.092 | 0.086 |   0.911 |    2.358 | 
     | sb_wide/U244                               |                 | OAI211D1BWP40              | 0.092 | 0.000 |   0.911 |    2.358 | 
     | sb_wide/U244                               | C ^ -> ZN v     | OAI211D1BWP40              | 0.174 | 0.128 |   1.039 |    2.486 | 
     | sb_wide                                    | read_data[10] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   1.040 |    2.487 | 
     | U553                                       |                 | AOI21D1BWP40               | 0.174 | 0.001 |   1.040 |    2.487 | 
     | U553                                       | A1 v -> ZN ^    | AOI21D1BWP40               | 0.307 | 0.277 |   1.317 |    2.764 | 
     | U554                                       |                 | ND3D0BWP40                 | 0.307 | 0.001 |   1.318 |    2.765 | 
     | U554                                       | A3 ^ -> ZN v    | ND3D0BWP40                 | 0.213 | 0.235 |   1.553 |    3.000 | 
     |                                            |                 | pe_tile_new_unq1           | 0.213 | 0.000 |   1.553 |    3.000 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Late External Delay Assertion 
Endpoint:   read_data[11]                     (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_3_id1_bar_reg_11_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    3.000
+ CPPR Adjustment               0.000
= Required Time                 3.000
- Arrival Time                  1.540
= Slack Time                    1.460
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                            |                 |                            |       |       |  Time   |   Time   | 
     |--------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^        |                            | 0.070 |       |  -0.125 |    1.335 | 
     | CTS_ccl_a_buf_00011                        |                 | CKBD20BWP40                | 0.070 | 0.002 |  -0.123 |    1.337 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^      | CKBD20BWP40                | 0.052 | 0.066 |  -0.058 |    1.403 | 
     | sb_wide/clk_gate_out_2_3_id1_bar_reg/latch |                 | CKLNQD2BWP40               | 0.052 | 0.002 |  -0.056 |    1.404 | 
     | sb_wide/clk_gate_out_2_3_id1_bar_reg/latch | CP ^ -> Q ^     | CKLNQD2BWP40               | 0.096 | 0.086 |   0.030 |    1.490 | 
     | sb_wide/out_2_3_id1_bar_reg_11_            |                 | DFQD0BWP40                 | 0.096 | 0.001 |   0.031 |    1.491 | 
     | sb_wide/out_2_3_id1_bar_reg_11_            | CP ^ -> Q ^     | DFQD0BWP40                 | 0.145 | 0.212 |   0.243 |    1.703 | 
     | sb_wide/U256                               |                 | OAI22D0BWP40               | 0.145 | 0.000 |   0.243 |    1.704 | 
     | sb_wide/U256                               | A1 ^ -> ZN v    | OAI22D0BWP40               | 0.198 | 0.202 |   0.445 |    1.905 | 
     | sb_wide/U258                               |                 | NR4D1BWP40                 | 0.198 | 0.000 |   0.445 |    1.905 | 
     | sb_wide/U258                               | A3 v -> ZN ^    | NR4D1BWP40                 | 0.215 | 0.230 |   0.675 |    2.136 | 
     | sb_wide/U259                               |                 | ND2D0BWP40                 | 0.215 | 0.000 |   0.675 |    2.136 | 
     | sb_wide/U259                               | A2 ^ -> ZN v    | ND2D0BWP40                 | 0.141 | 0.157 |   0.833 |    2.293 | 
     | sb_wide/U260                               |                 | OAI31D1BWP40               | 0.141 | 0.000 |   0.833 |    2.293 | 
     | sb_wide/U260                               | A3 v -> ZN ^    | OAI31D1BWP40               | 0.118 | 0.109 |   0.942 |    2.402 | 
     | sb_wide/U261                               |                 | OAI211D1BWP40              | 0.118 | 0.000 |   0.942 |    2.402 | 
     | sb_wide/U261                               | C ^ -> ZN v     | OAI211D1BWP40              | 0.111 | 0.080 |   1.022 |    2.483 | 
     | sb_wide                                    | read_data[11] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   1.022 |    2.483 | 
     | U560                                       |                 | AOI21D1BWP40               | 0.111 | 0.000 |   1.022 |    2.483 | 
     | U560                                       | A1 v -> ZN ^    | AOI21D1BWP40               | 0.294 | 0.276 |   1.298 |    2.758 | 
     | U561                                       |                 | ND3D0BWP40                 | 0.294 | 0.001 |   1.299 |    2.760 | 
     | U561                                       | A3 ^ -> ZN v    | ND3D0BWP40                 | 0.218 | 0.240 |   1.540 |    3.000 | 
     |                                            |                 | pe_tile_new_unq1           | 0.218 | 0.000 |   1.540 |    3.000 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Late External Delay Assertion 
Endpoint:   read_data[12]                     (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_3_id1_bar_reg_12_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    3.000
+ CPPR Adjustment               0.000
= Required Time                 3.000
- Arrival Time                  1.528
= Slack Time                    1.472
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                            |                 |                            |       |       |  Time   |   Time   | 
     |--------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^        |                            | 0.070 |       |  -0.125 |    1.347 | 
     | CTS_ccl_a_buf_00011                        |                 | CKBD20BWP40                | 0.070 | 0.002 |  -0.123 |    1.349 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^      | CKBD20BWP40                | 0.052 | 0.066 |  -0.058 |    1.414 | 
     | sb_wide/clk_gate_out_2_3_id1_bar_reg/latch |                 | CKLNQD2BWP40               | 0.052 | 0.002 |  -0.056 |    1.416 | 
     | sb_wide/clk_gate_out_2_3_id1_bar_reg/latch | CP ^ -> Q ^     | CKLNQD2BWP40               | 0.096 | 0.086 |   0.030 |    1.502 | 
     | sb_wide/out_2_3_id1_bar_reg_12_            |                 | DFQD0BWP40                 | 0.096 | 0.001 |   0.030 |    1.502 | 
     | sb_wide/out_2_3_id1_bar_reg_12_            | CP ^ -> Q ^     | DFQD0BWP40                 | 0.135 | 0.201 |   0.232 |    1.704 | 
     | sb_wide/U118                               |                 | OAI22D0BWP40               | 0.135 | 0.000 |   0.232 |    1.704 | 
     | sb_wide/U118                               | A1 ^ -> ZN v    | OAI22D0BWP40               | 0.194 | 0.181 |   0.413 |    1.885 | 
     | sb_wide/U122                               |                 | NR4D1BWP40                 | 0.194 | 0.000 |   0.413 |    1.885 | 
     | sb_wide/U122                               | A3 v -> ZN ^    | NR4D1BWP40                 | 0.201 | 0.228 |   0.641 |    2.113 | 
     | sb_wide/U123                               |                 | ND2D0BWP40                 | 0.201 | 0.000 |   0.642 |    2.114 | 
     | sb_wide/U123                               | A2 ^ -> ZN v    | ND2D0BWP40                 | 0.168 | 0.176 |   0.817 |    2.289 | 
     | sb_wide/U124                               |                 | OAI31D1BWP40               | 0.168 | 0.000 |   0.817 |    2.289 | 
     | sb_wide/U124                               | A3 v -> ZN ^    | OAI31D1BWP40               | 0.097 | 0.091 |   0.908 |    2.380 | 
     | sb_wide/U125                               |                 | OAI211D1BWP40              | 0.097 | 0.000 |   0.908 |    2.380 | 
     | sb_wide/U125                               | C ^ -> ZN v     | OAI211D1BWP40              | 0.107 | 0.073 |   0.981 |    2.453 | 
     | sb_wide                                    | read_data[12] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.981 |    2.453 | 
     | U504                                       |                 | AOI21D1BWP40               | 0.107 | 0.000 |   0.981 |    2.453 | 
     | U504                                       | A1 v -> ZN ^    | AOI21D1BWP40               | 0.312 | 0.301 |   1.282 |    2.754 | 
     | U505                                       |                 | ND3D0BWP40                 | 0.312 | 0.001 |   1.283 |    2.755 | 
     | U505                                       | A3 ^ -> ZN v    | ND3D0BWP40                 | 0.212 | 0.245 |   1.528 |    3.000 | 
     |                                            |                 | pe_tile_new_unq1           | 0.212 | 0.000 |   1.528 |    3.000 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Late External Delay Assertion 
Endpoint:   read_data[5]                     (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_4_id1_bar_reg_5_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    3.000
+ CPPR Adjustment               0.000
= Required Time                 3.000
- Arrival Time                  1.522
= Slack Time                    1.478
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                            |                |                            |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+----------------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^       |                            | 0.070 |       |  -0.125 |    1.353 | 
     | CTS_ccl_a_buf_00013                        |                | CKBD20BWP40                | 0.070 | 0.002 |  -0.123 |    1.356 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^     | CKBD20BWP40                | 0.050 | 0.065 |  -0.058 |    1.420 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch |                | CKLNQD3BWP40               | 0.050 | 0.004 |  -0.054 |    1.424 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch | CP ^ -> Q ^    | CKLNQD3BWP40               | 0.080 | 0.083 |   0.028 |    1.507 | 
     | sb_wide/out_1_4_id1_bar_reg_5_             |                | DFQD0BWP40                 | 0.080 | 0.001 |   0.029 |    1.507 | 
     | sb_wide/out_1_4_id1_bar_reg_5_             | CP ^ -> Q ^    | DFQD0BWP40                 | 0.173 | 0.216 |   0.245 |    1.723 | 
     | sb_wide/FE_OCPC1576_out_1_4_id1_bar_5      |                | BUFFD0BWP40                | 0.173 | 0.001 |   0.245 |    1.723 | 
     | sb_wide/FE_OCPC1576_out_1_4_id1_bar_5      | I ^ -> Z ^     | BUFFD0BWP40                | 0.264 | 0.252 |   0.497 |    1.975 | 
     | sb_wide/U288                               |                | OAI22D0BWP40               | 0.264 | 0.002 |   0.499 |    1.978 | 
     | sb_wide/U288                               | A1 ^ -> ZN v   | OAI22D0BWP40               | 0.095 | 0.092 |   0.592 |    2.070 | 
     | sb_wide/U292                               |                | NR4D1BWP40                 | 0.095 | 0.000 |   0.592 |    2.070 | 
     | sb_wide/U292                               | A1 v -> ZN ^   | NR4D1BWP40                 | 0.156 | 0.138 |   0.729 |    2.208 | 
     | sb_wide/U293                               |                | ND2D0BWP40                 | 0.156 | 0.000 |   0.730 |    2.208 | 
     | sb_wide/U293                               | A2 ^ -> ZN v   | ND2D0BWP40                 | 0.099 | 0.104 |   0.834 |    2.312 | 
     | sb_wide/U294                               |                | OAI31D1BWP40               | 0.099 | 0.000 |   0.834 |    2.312 | 
     | sb_wide/U294                               | A3 v -> ZN ^   | OAI31D1BWP40               | 0.080 | 0.073 |   0.907 |    2.385 | 
     | sb_wide/U295                               |                | OAI211D1BWP40              | 0.080 | 0.000 |   0.907 |    2.385 | 
     | sb_wide/U295                               | C ^ -> ZN v    | OAI211D1BWP40              | 0.149 | 0.123 |   1.030 |    2.509 | 
     | sb_wide                                    | read_data[5] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   1.030 |    2.509 | 
     | U574                                       |                | AOI21D1BWP40               | 0.149 | 0.000 |   1.030 |    2.509 | 
     | U574                                       | A1 v -> ZN ^   | AOI21D1BWP40               | 0.312 | 0.311 |   1.342 |    2.820 | 
     | U575                                       |                | ND3D1BWP40                 | 0.312 | 0.002 |   1.343 |    2.822 | 
     | U575                                       | A3 ^ -> ZN v   | ND3D1BWP40                 | 0.157 | 0.178 |   1.521 |    2.999 | 
     |                                            |                | pe_tile_new_unq1           | 0.157 | 0.001 |   1.522 |    3.000 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Late External Delay Assertion 
Endpoint:   read_data[2]                     (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_2_id1_bar_reg_2_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    3.000
+ CPPR Adjustment               0.000
= Required Time                 3.000
- Arrival Time                  1.477
= Slack Time                    1.523
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                            |                |                            |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+----------------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^       |                            | 0.070 |       |  -0.125 |    1.398 | 
     | CTS_ccl_a_buf_00011                        |                | CKBD20BWP40                | 0.070 | 0.002 |  -0.123 |    1.400 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^     | CKBD20BWP40                | 0.052 | 0.066 |  -0.058 |    1.466 | 
     | sb_wide/clk_gate_out_0_2_id1_bar_reg/latch |                | CKLNQD3BWP40               | 0.053 | 0.005 |  -0.053 |    1.471 | 
     | sb_wide/clk_gate_out_0_2_id1_bar_reg/latch | CP ^ -> Q ^    | CKLNQD3BWP40               | 0.079 | 0.083 |   0.030 |    1.553 | 
     | sb_wide/out_0_2_id1_bar_reg_2_             |                | DFQD0BWP40                 | 0.079 | 0.000 |   0.030 |    1.554 | 
     | sb_wide/out_0_2_id1_bar_reg_2_             | CP ^ -> Q ^    | DFQD0BWP40                 | 0.132 | 0.192 |   0.222 |    1.745 | 
     | sb_wide/U319                               |                | OAI22D0BWP40               | 0.132 | 0.000 |   0.222 |    1.746 | 
     | sb_wide/U319                               | B1 ^ -> ZN v   | OAI22D0BWP40               | 0.172 | 0.166 |   0.389 |    1.912 | 
     | sb_wide/U321                               |                | NR4D1BWP40                 | 0.172 | 0.000 |   0.389 |    1.912 | 
     | sb_wide/U321                               | A3 v -> ZN ^   | NR4D1BWP40                 | 0.238 | 0.269 |   0.658 |    2.181 | 
     | sb_wide/U327                               |                | ND2D0BWP40                 | 0.238 | 0.000 |   0.658 |    2.181 | 
     | sb_wide/U327                               | A1 ^ -> ZN v   | ND2D0BWP40                 | 0.108 | 0.105 |   0.762 |    2.286 | 
     | sb_wide/U328                               |                | OAI31D1BWP40               | 0.108 | 0.000 |   0.763 |    2.286 | 
     | sb_wide/U328                               | A3 v -> ZN ^   | OAI31D1BWP40               | 0.096 | 0.089 |   0.851 |    2.375 | 
     | sb_wide/U329                               |                | OAI211D1BWP40              | 0.096 | 0.000 |   0.851 |    2.375 | 
     | sb_wide/U329                               | C ^ -> ZN v    | OAI211D1BWP40              | 0.158 | 0.114 |   0.965 |    2.488 | 
     | sb_wide                                    | read_data[2] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.966 |    2.489 | 
     | U588                                       |                | AOI21D0BWP40               | 0.158 | 0.001 |   0.966 |    2.489 | 
     | U588                                       | A1 v -> ZN ^   | AOI21D0BWP40               | 0.286 | 0.267 |   1.232 |    2.756 | 
     | U589                                       |                | ND3D1BWP40                 | 0.286 | 0.000 |   1.232 |    2.756 | 
     | U589                                       | A3 ^ -> ZN v   | ND3D1BWP40                 | 0.222 | 0.243 |   1.475 |    2.999 | 
     |                                            |                | pe_tile_new_unq1           | 0.222 | 0.001 |   1.477 |    3.000 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Late External Delay Assertion 
Endpoint:   read_data[0]                     (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_3_id1_bar_reg_0_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    3.000
+ CPPR Adjustment               0.000
= Required Time                 3.000
- Arrival Time                  1.459
= Slack Time                    1.541
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                            |                |                            |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+----------------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^       |                            | 0.070 |       |  -0.125 |    1.416 | 
     | CTS_ccl_a_buf_00011                        |                | CKBD20BWP40                | 0.070 | 0.002 |  -0.123 |    1.417 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^     | CKBD20BWP40                | 0.052 | 0.066 |  -0.058 |    1.483 | 
     | sb_wide/clk_gate_out_2_3_id1_bar_reg/latch |                | CKLNQD2BWP40               | 0.052 | 0.002 |  -0.056 |    1.485 | 
     | sb_wide/clk_gate_out_2_3_id1_bar_reg/latch | CP ^ -> Q ^    | CKLNQD2BWP40               | 0.096 | 0.086 |   0.030 |    1.571 | 
     | sb_wide/out_2_3_id1_bar_reg_0_             |                | DFQD0BWP40                 | 0.096 | 0.001 |   0.030 |    1.571 | 
     | sb_wide/out_2_3_id1_bar_reg_0_             | CP ^ -> Q ^    | DFQD0BWP40                 | 0.201 | 0.244 |   0.275 |    1.816 | 
     | sb_wide/U375                               |                | OAI22D0BWP40               | 0.201 | 0.000 |   0.275 |    1.816 | 
     | sb_wide/U375                               | A1 ^ -> ZN v   | OAI22D0BWP40               | 0.159 | 0.157 |   0.433 |    1.973 | 
     | sb_wide/U377                               |                | NR4D1BWP40                 | 0.159 | 0.000 |   0.433 |    1.973 | 
     | sb_wide/U377                               | A3 v -> ZN ^   | NR4D1BWP40                 | 0.160 | 0.190 |   0.622 |    2.163 | 
     | sb_wide/U378                               |                | ND2D0BWP40                 | 0.160 | 0.000 |   0.622 |    2.163 | 
     | sb_wide/U378                               | A2 ^ -> ZN v   | ND2D0BWP40                 | 0.115 | 0.126 |   0.748 |    2.289 | 
     | sb_wide/U379                               |                | OAI31D1BWP40               | 0.115 | 0.000 |   0.748 |    2.289 | 
     | sb_wide/U379                               | A3 v -> ZN ^   | OAI31D1BWP40               | 0.113 | 0.098 |   0.846 |    2.387 | 
     | sb_wide/U380                               |                | OAI211D1BWP40              | 0.113 | 0.000 |   0.846 |    2.387 | 
     | sb_wide/U380                               | C ^ -> ZN v    | OAI211D1BWP40              | 0.192 | 0.173 |   1.019 |    2.560 | 
     | sb_wide                                    | read_data[0] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   1.019 |    2.560 | 
     | U606                                       |                | AOI22D0BWP40               | 0.192 | 0.000 |   1.019 |    2.560 | 
     | U606                                       | B2 v -> ZN ^   | AOI22D0BWP40               | 0.221 | 0.223 |   1.242 |    2.782 | 
     | U611                                       |                | ND4D2BWP40                 | 0.221 | 0.000 |   1.242 |    2.783 | 
     | U611                                       | A3 ^ -> ZN v   | ND4D2BWP40                 | 0.216 | 0.215 |   1.457 |    2.998 | 
     |                                            |                | pe_tile_new_unq1           | 0.216 | 0.002 |   1.459 |    3.000 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Late External Delay Assertion 
Endpoint:   read_data[4]                     (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_2_id1_bar_reg_4_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    3.000
+ CPPR Adjustment               0.000
= Required Time                 3.000
- Arrival Time                  1.423
= Slack Time                    1.577
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                            |                |                            |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+----------------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^       |                            | 0.070 |       |  -0.125 |    1.452 | 
     | CTS_ccl_a_buf_00011                        |                | CKBD20BWP40                | 0.070 | 0.002 |  -0.123 |    1.453 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^     | CKBD20BWP40                | 0.052 | 0.066 |  -0.058 |    1.519 | 
     | sb_wide/clk_gate_out_0_2_id1_bar_reg/latch |                | CKLNQD3BWP40               | 0.053 | 0.005 |  -0.053 |    1.524 | 
     | sb_wide/clk_gate_out_0_2_id1_bar_reg/latch | CP ^ -> Q ^    | CKLNQD3BWP40               | 0.079 | 0.083 |   0.030 |    1.607 | 
     | sb_wide/out_0_2_id1_bar_reg_4_             |                | DFQD0BWP40                 | 0.079 | 0.001 |   0.030 |    1.607 | 
     | sb_wide/out_0_2_id1_bar_reg_4_             | CP ^ -> Q ^    | DFQD0BWP40                 | 0.141 | 0.194 |   0.224 |    1.801 | 
     | sb_wide/U353                               |                | OAI22D0BWP40               | 0.141 | 0.000 |   0.225 |    1.801 | 
     | sb_wide/U353                               | B1 ^ -> ZN v   | OAI22D0BWP40               | 0.138 | 0.135 |   0.359 |    1.936 | 
     | sb_wide/U355                               |                | NR4D1BWP40                 | 0.138 | 0.000 |   0.359 |    1.936 | 
     | sb_wide/U355                               | A3 v -> ZN ^   | NR4D1BWP40                 | 0.271 | 0.272 |   0.631 |    2.208 | 
     | sb_wide/U361                               |                | ND2D0BWP40                 | 0.271 | 0.000 |   0.631 |    2.208 | 
     | sb_wide/U361                               | A1 ^ -> ZN v   | ND2D0BWP40                 | 0.180 | 0.180 |   0.812 |    2.388 | 
     | sb_wide/U362                               |                | OAI31D1BWP40               | 0.180 | 0.001 |   0.812 |    2.389 | 
     | sb_wide/U362                               | A3 v -> ZN ^   | OAI31D1BWP40               | 0.116 | 0.109 |   0.921 |    2.498 | 
     | sb_wide/U363                               |                | OAI211D1BWP40              | 0.116 | 0.000 |   0.921 |    2.498 | 
     | sb_wide/U363                               | C ^ -> ZN v    | OAI211D1BWP40              | 0.112 | 0.082 |   1.004 |    2.580 | 
     | sb_wide                                    | read_data[4] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   1.004 |    2.580 | 
     | U602                                       |                | AOI21D1BWP40               | 0.112 | 0.000 |   1.004 |    2.580 | 
     | U602                                       | A1 v -> ZN ^   | AOI21D1BWP40               | 0.310 | 0.237 |   1.241 |    2.818 | 
     | U603                                       |                | ND3D1BWP40                 | 0.310 | 0.001 |   1.242 |    2.819 | 
     | U603                                       | A3 ^ -> ZN v   | ND3D1BWP40                 | 0.152 | 0.181 |   1.423 |    3.000 | 
     |                                            |                | pe_tile_new_unq1           | 0.152 | 0.000 |   1.423 |    3.000 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Late External Delay Assertion 
Endpoint:   read_data[13]                     (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_2_id1_bar_reg_13_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    3.000
+ CPPR Adjustment               0.000
= Required Time                 3.000
- Arrival Time                  1.400
= Slack Time                    1.600
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                            |                 |                            |       |       |  Time   |   Time   | 
     |--------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^        |                            | 0.070 |       |  -0.125 |    1.475 | 
     | CTS_ccl_a_buf_00011                        |                 | CKBD20BWP40                | 0.070 | 0.002 |  -0.123 |    1.477 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^      | CKBD20BWP40                | 0.052 | 0.066 |  -0.058 |    1.543 | 
     | sb_wide/clk_gate_out_2_2_id1_bar_reg/latch |                 | CKLNQD2BWP40               | 0.052 | 0.002 |  -0.056 |    1.544 | 
     | sb_wide/clk_gate_out_2_2_id1_bar_reg/latch | CP ^ -> Q ^     | CKLNQD2BWP40               | 0.099 | 0.087 |   0.031 |    1.632 | 
     | sb_wide/out_2_2_id1_bar_reg_13_            |                 | DFQD0BWP40                 | 0.099 | 0.001 |   0.032 |    1.632 | 
     | sb_wide/out_2_2_id1_bar_reg_13_            | CP ^ -> Q ^     | DFQD0BWP40                 | 0.127 | 0.196 |   0.228 |    1.828 | 
     | sb_wide/U137                               |                 | OAI22D1BWP40               | 0.127 | 0.000 |   0.228 |    1.829 | 
     | sb_wide/U137                               | B1 ^ -> ZN v    | OAI22D1BWP40               | 0.144 | 0.128 |   0.356 |    1.956 | 
     | sb_wide/U139                               |                 | NR4D1BWP40                 | 0.144 | 0.001 |   0.357 |    1.957 | 
     | sb_wide/U139                               | A3 v -> ZN ^    | NR4D1BWP40                 | 0.265 | 0.268 |   0.625 |    2.225 | 
     | sb_wide/U140                               |                 | ND2D0BWP40                 | 0.265 | 0.001 |   0.626 |    2.226 | 
     | sb_wide/U140                               | A2 ^ -> ZN v    | ND2D0BWP40                 | 0.139 | 0.176 |   0.802 |    2.402 | 
     | sb_wide/U141                               |                 | OAI31D1BWP40               | 0.139 | 0.000 |   0.802 |    2.402 | 
     | sb_wide/U141                               | A3 v -> ZN ^    | OAI31D1BWP40               | 0.103 | 0.100 |   0.901 |    2.502 | 
     | sb_wide/U142                               |                 | OAI211D1BWP40              | 0.103 | 0.000 |   0.901 |    2.502 | 
     | sb_wide/U142                               | C ^ -> ZN v     | OAI211D1BWP40              | 0.172 | 0.137 |   1.039 |    2.639 | 
     | sb_wide                                    | read_data[13] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   1.039 |    2.640 | 
     | U511                                       |                 | AOI21D1BWP40               | 0.172 | 0.001 |   1.039 |    2.640 | 
     | U511                                       | A1 v -> ZN ^    | AOI21D1BWP40               | 0.239 | 0.190 |   1.229 |    2.829 | 
     | U512                                       |                 | ND3D1BWP40                 | 0.239 | 0.001 |   1.230 |    2.831 | 
     | U512                                       | A3 ^ -> ZN v    | ND3D1BWP40                 | 0.164 | 0.169 |   1.399 |    2.999 | 
     |                                            |                 | pe_tile_new_unq1           | 0.164 | 0.001 |   1.400 |    3.000 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Late External Delay Assertion 
Endpoint:   read_data[9]                     (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_2_id1_bar_reg_9_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    3.000
+ CPPR Adjustment               0.000
= Required Time                 3.000
- Arrival Time                  1.392
= Slack Time                    1.608
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                            |                |                            |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+----------------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^       |                            | 0.070 |       |  -0.125 |    1.483 | 
     | CTS_ccl_a_buf_00011                        |                | CKBD20BWP40                | 0.070 | 0.002 |  -0.123 |    1.484 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^     | CKBD20BWP40                | 0.052 | 0.066 |  -0.058 |    1.550 | 
     | sb_wide/clk_gate_out_0_2_id1_bar_reg/latch |                | CKLNQD3BWP40               | 0.053 | 0.005 |  -0.053 |    1.555 | 
     | sb_wide/clk_gate_out_0_2_id1_bar_reg/latch | CP ^ -> Q ^    | CKLNQD3BWP40               | 0.079 | 0.083 |   0.030 |    1.638 | 
     | sb_wide/out_0_2_id1_bar_reg_9_             |                | DFQD0BWP40                 | 0.079 | 0.001 |   0.031 |    1.638 | 
     | sb_wide/out_0_2_id1_bar_reg_9_             | CP ^ -> Q ^    | DFQD0BWP40                 | 0.147 | 0.199 |   0.230 |    1.838 | 
     | sb_wide/U217                               |                | OAI22D0BWP40               | 0.147 | 0.000 |   0.230 |    1.838 | 
     | sb_wide/U217                               | B1 ^ -> ZN v   | OAI22D0BWP40               | 0.156 | 0.160 |   0.390 |    1.998 | 
     | sb_wide/U219                               |                | NR4D1BWP40                 | 0.156 | 0.000 |   0.390 |    1.998 | 
     | sb_wide/U219                               | A3 v -> ZN ^   | NR4D1BWP40                 | 0.235 | 0.248 |   0.638 |    2.246 | 
     | sb_wide/U225                               |                | ND2D0BWP40                 | 0.235 | 0.000 |   0.638 |    2.246 | 
     | sb_wide/U225                               | A1 ^ -> ZN v   | ND2D0BWP40                 | 0.198 | 0.203 |   0.842 |    2.449 | 
     | sb_wide/U226                               |                | OAI31D0BWP40               | 0.198 | 0.001 |   0.843 |    2.450 | 
     | sb_wide/U226                               | A3 v -> ZN ^   | OAI31D0BWP40               | 0.131 | 0.121 |   0.963 |    2.571 | 
     | sb_wide/U227                               |                | OAI211D1BWP40              | 0.131 | 0.000 |   0.963 |    2.571 | 
     | sb_wide/U227                               | C ^ -> ZN v    | OAI211D1BWP40              | 0.100 | 0.075 |   1.038 |    2.646 | 
     | sb_wide                                    | read_data[9] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   1.038 |    2.646 | 
     | U546                                       |                | AOI21D1BWP40               | 0.100 | 0.000 |   1.038 |    2.646 | 
     | U546                                       | A1 v -> ZN ^   | AOI21D1BWP40               | 0.245 | 0.176 |   1.214 |    2.822 | 
     | U547                                       |                | ND3D1BWP40                 | 0.245 | 0.001 |   1.215 |    2.823 | 
     | U547                                       | A3 ^ -> ZN v   | ND3D1BWP40                 | 0.179 | 0.177 |   1.392 |    3.000 | 
     |                                            |                | pe_tile_new_unq1           | 0.179 | 0.000 |   1.392 |    3.000 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Late External Delay Assertion 
Endpoint:   read_data[6]                     (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_2_id1_bar_reg_6_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    3.000
+ CPPR Adjustment               0.000
= Required Time                 3.000
- Arrival Time                  1.335
= Slack Time                    1.665
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                            |                |                            |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+----------------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^       |                            | 0.070 |       |  -0.125 |    1.539 | 
     | CTS_ccl_a_buf_00011                        |                | CKBD20BWP40                | 0.070 | 0.002 |  -0.123 |    1.541 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^     | CKBD20BWP40                | 0.052 | 0.066 |  -0.058 |    1.607 | 
     | sb_wide/clk_gate_out_0_2_id1_bar_reg/latch |                | CKLNQD3BWP40               | 0.053 | 0.005 |  -0.053 |    1.612 | 
     | sb_wide/clk_gate_out_0_2_id1_bar_reg/latch | CP ^ -> Q ^    | CKLNQD3BWP40               | 0.079 | 0.083 |   0.030 |    1.695 | 
     | sb_wide/out_0_2_id1_bar_reg_6_             |                | DFQD0BWP40                 | 0.079 | 0.001 |   0.030 |    1.695 | 
     | sb_wide/out_0_2_id1_bar_reg_6_             | CP ^ -> Q ^    | DFQD0BWP40                 | 0.148 | 0.206 |   0.236 |    1.901 | 
     | sb_wide/U268                               |                | OAI22D0BWP40               | 0.148 | 0.000 |   0.236 |    1.901 | 
     | sb_wide/U268                               | B1 ^ -> ZN v   | OAI22D0BWP40               | 0.142 | 0.147 |   0.383 |    2.048 | 
     | sb_wide/U270                               |                | NR4D1BWP40                 | 0.142 | 0.000 |   0.383 |    2.048 | 
     | sb_wide/U270                               | A3 v -> ZN ^   | NR4D1BWP40                 | 0.246 | 0.224 |   0.607 |    2.271 | 
     | sb_wide/U276                               |                | ND2D0BWP40                 | 0.246 | 0.001 |   0.607 |    2.272 | 
     | sb_wide/U276                               | A1 ^ -> ZN v   | ND2D0BWP40                 | 0.193 | 0.212 |   0.819 |    2.484 | 
     | sb_wide/U277                               |                | OAI31D1BWP40               | 0.193 | 0.000 |   0.819 |    2.484 | 
     | sb_wide/U277                               | A3 v -> ZN ^   | OAI31D1BWP40               | 0.106 | 0.099 |   0.918 |    2.583 | 
     | sb_wide/U278                               |                | OAI211D1BWP40              | 0.106 | 0.000 |   0.918 |    2.583 | 
     | sb_wide/U278                               | C ^ -> ZN v    | OAI211D1BWP40              | 0.098 | 0.067 |   0.986 |    2.651 | 
     | sb_wide                                    | read_data[6] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.986 |    2.651 | 
     | U567                                       |                | AOI21D1BWP40               | 0.098 | 0.000 |   0.986 |    2.651 | 
     | U567                                       | A1 v -> ZN ^   | AOI21D1BWP40               | 0.247 | 0.191 |   1.177 |    2.842 | 
     | U568                                       |                | ND3D1BWP40                 | 0.247 | 0.001 |   1.178 |    2.843 | 
     | U568                                       | A3 ^ -> ZN v   | ND3D1BWP40                 | 0.158 | 0.157 |   1.335 |    2.999 | 
     |                                            |                | pe_tile_new_unq1           | 0.158 | 0.001 |   1.335 |    3.000 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Late External Delay Assertion 
Endpoint:   read_data[20]             (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/inp_code_reg_4_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    3.000
+ CPPR Adjustment               0.000
= Required Time                 3.000
- Arrival Time                  1.109
= Slack Time                    1.891
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc       |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |                 |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+-----------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^        |                                 | 0.070 |       |  -0.125 |    1.766 | 
     | CTS_ccl_a_buf_00011                |                 | CKBD20BWP40                     | 0.070 | 0.002 |  -0.123 |    1.768 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^      | CKBD20BWP40                     | 0.052 | 0.066 |  -0.058 |    1.834 | 
     | test_pe                            | clk ^           | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.053 |    1.838 | 
     | test_pe/clk_gate_op_code_reg/latch |                 | CKLNQD10BWP40                   | 0.053 | 0.004 |  -0.053 |    1.838 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^     | CKLNQD10BWP40                   | 0.058 | 0.084 |   0.031 |    1.922 | 
     | test_pe/inp_code_reg_4_            |                 | DFCNQD1BWP40                    | 0.058 | 0.002 |   0.032 |    1.924 | 
     | test_pe/inp_code_reg_4_            | CP ^ -> Q v     | DFCNQD1BWP40                    | 0.064 | 0.180 |   0.213 |    2.104 | 
     | test_pe/U105                       |                 | INR2D1BWP40                     | 0.064 | 0.000 |   0.213 |    2.104 | 
     | test_pe/U105                       | A1 v -> ZN v    | INR2D1BWP40                     | 0.052 | 0.055 |   0.268 |    2.159 | 
     | test_pe                            | read_data[20] v | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.268 |    2.159 | 
     | U486                               |                 | AOI22D0BWP40                    | 0.052 | 0.000 |   0.268 |    2.159 | 
     | U486                               | A2 v -> ZN ^    | AOI22D0BWP40                    | 0.147 | 0.092 |   0.360 |    2.252 | 
     | U487                               |                 | ND2D0BWP40                      | 0.147 | 0.000 |   0.360 |    2.252 | 
     | U487                               | A2 ^ -> ZN v    | ND2D0BWP40                      | 0.095 | 0.093 |   0.454 |    2.345 | 
     | U488                               |                 | AOI21D0BWP40                    | 0.095 | 0.000 |   0.454 |    2.345 | 
     | U488                               | B v -> ZN ^     | AOI21D0BWP40                    | 0.201 | 0.160 |   0.614 |    2.505 | 
     | FE_PDC0_n592                       |                 | BUFFD1BWP40                     | 0.201 | 0.000 |   0.614 |    2.505 | 
     | FE_PDC0_n592                       | I ^ -> Z ^      | BUFFD1BWP40                     | 0.216 | 0.253 |   0.867 |    2.759 | 
     | U489                               |                 | ND3D0BWP40                      | 0.217 | 0.004 |   0.871 |    2.762 | 
     | U489                               | A3 ^ -> ZN v    | ND3D0BWP40                      | 0.234 | 0.238 |   1.109 |    3.000 | 
     |                                    |                 | pe_tile_new_unq1                | 0.234 | 0.000 |   1.109 |    3.000 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Late External Delay Assertion 
Endpoint:   read_data[24]             (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/inp_code_reg_8_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    3.000
+ CPPR Adjustment               0.000
= Required Time                 3.000
- Arrival Time                  1.048
= Slack Time                    1.952
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc       |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |                 |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+-----------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^        |                                 | 0.070 |       |  -0.125 |    1.827 | 
     | CTS_ccl_a_buf_00011                |                 | CKBD20BWP40                     | 0.070 | 0.002 |  -0.123 |    1.829 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^      | CKBD20BWP40                     | 0.052 | 0.066 |  -0.058 |    1.895 | 
     | test_pe                            | clk ^           | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.053 |    1.899 | 
     | test_pe/clk_gate_op_code_reg/latch |                 | CKLNQD10BWP40                   | 0.053 | 0.004 |  -0.053 |    1.899 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^     | CKLNQD10BWP40                   | 0.058 | 0.084 |   0.031 |    1.983 | 
     | test_pe/inp_code_reg_8_            |                 | DFCNQD1BWP40                    | 0.058 | 0.002 |   0.032 |    1.985 | 
     | test_pe/inp_code_reg_8_            | CP ^ -> Q v     | DFCNQD1BWP40                    | 0.033 | 0.162 |   0.194 |    2.147 | 
     | test_pe/U96                        |                 | INR2D1BWP40                     | 0.033 | 0.000 |   0.195 |    2.147 | 
     | test_pe/U96                        | A1 v -> ZN v    | INR2D1BWP40                     | 0.059 | 0.049 |   0.244 |    2.196 | 
     | test_pe                            | read_data[24] v | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.244 |    2.196 | 
     | U430                               |                 | AOI22D0BWP40                    | 0.059 | 0.000 |   0.244 |    2.196 | 
     | U430                               | A2 v -> ZN ^    | AOI22D0BWP40                    | 0.121 | 0.069 |   0.313 |    2.265 | 
     | U431                               |                 | ND2D0BWP40                      | 0.121 | 0.000 |   0.313 |    2.265 | 
     | U431                               | A2 ^ -> ZN v    | ND2D0BWP40                      | 0.118 | 0.116 |   0.429 |    2.381 | 
     | U432                               |                 | AOI21D1BWP40                    | 0.118 | 0.000 |   0.429 |    2.381 | 
     | U432                               | B v -> ZN ^     | AOI21D1BWP40                    | 0.201 | 0.202 |   0.631 |    2.583 | 
     | FE_PDC0_n535                       |                 | BUFFD1BWP40                     | 0.201 | 0.000 |   0.631 |    2.583 | 
     | FE_PDC0_n535                       | I ^ -> Z ^      | BUFFD1BWP40                     | 0.192 | 0.269 |   0.900 |    2.853 | 
     | U433                               |                 | ND3D1BWP40                      | 0.192 | 0.002 |   0.903 |    2.855 | 
     | U433                               | A3 ^ -> ZN v    | ND3D1BWP40                      | 0.148 | 0.145 |   1.048 |    3.000 | 
     |                                    |                 | pe_tile_new_unq1                | 0.148 | 0.000 |   1.048 |    3.000 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Late External Delay Assertion 
Endpoint:   read_data[29]              (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/inp_code_reg_13_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    3.000
+ CPPR Adjustment               0.000
= Required Time                 3.000
- Arrival Time                  0.985
= Slack Time                    2.015
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc       |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |                 |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+-----------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^        |                                 | 0.070 |       |  -0.125 |    1.890 | 
     | CTS_ccl_a_buf_00011                |                 | CKBD20BWP40                     | 0.070 | 0.002 |  -0.123 |    1.892 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^      | CKBD20BWP40                     | 0.052 | 0.066 |  -0.058 |    1.958 | 
     | test_pe                            | clk ^           | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.053 |    1.962 | 
     | test_pe/clk_gate_op_code_reg/latch |                 | CKLNQD10BWP40                   | 0.053 | 0.004 |  -0.053 |    1.962 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^     | CKLNQD10BWP40                   | 0.058 | 0.084 |   0.031 |    2.046 | 
     | test_pe/inp_code_reg_13_           |                 | DFCNQD1BWP40                    | 0.058 | 0.002 |   0.033 |    2.048 | 
     | test_pe/inp_code_reg_13_           | CP ^ -> Q v     | DFCNQD1BWP40                    | 0.035 | 0.163 |   0.196 |    2.211 | 
     | test_pe/U102                       |                 | INR2D0BWP40                     | 0.035 | 0.000 |   0.196 |    2.211 | 
     | test_pe/U102                       | A1 v -> ZN v    | INR2D0BWP40                     | 0.059 | 0.047 |   0.243 |    2.258 | 
     | test_pe                            | read_data[29] v | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.243 |    2.258 | 
     | U465                               |                 | AOI22D0BWP40                    | 0.059 | 0.000 |   0.243 |    2.258 | 
     | U465                               | A2 v -> ZN ^    | AOI22D0BWP40                    | 0.119 | 0.068 |   0.311 |    2.326 | 
     | U466                               |                 | ND2D0BWP40                      | 0.119 | 0.000 |   0.311 |    2.326 | 
     | U466                               | A2 ^ -> ZN v    | ND2D0BWP40                      | 0.120 | 0.100 |   0.411 |    2.426 | 
     | U467                               |                 | AOI21D0BWP40                    | 0.120 | 0.000 |   0.411 |    2.426 | 
     | U467                               | B v -> ZN ^     | AOI21D0BWP40                    | 0.164 | 0.140 |   0.552 |    2.567 | 
     | FE_PDC2_n565                       |                 | BUFFD1BWP40                     | 0.164 | 0.000 |   0.552 |    2.567 | 
     | FE_PDC2_n565                       | I ^ -> Z ^      | BUFFD1BWP40                     | 0.219 | 0.288 |   0.839 |    2.854 | 
     | U468                               |                 | ND3D1BWP40                      | 0.220 | 0.004 |   0.843 |    2.858 | 
     | U468                               | A3 ^ -> ZN v    | ND3D1BWP40                      | 0.143 | 0.141 |   0.984 |    3.000 | 
     |                                    |                 | pe_tile_new_unq1                | 0.143 | 0.001 |   0.985 |    3.000 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Late External Delay Assertion 
Endpoint:   read_data[23]             (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/inp_code_reg_7_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    3.000
+ CPPR Adjustment               0.000
= Required Time                 3.000
- Arrival Time                  0.980
= Slack Time                    2.020
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc       |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |                 |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+-----------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^        |                                 | 0.070 |       |  -0.125 |    1.895 | 
     | CTS_ccl_a_buf_00011                |                 | CKBD20BWP40                     | 0.070 | 0.002 |  -0.123 |    1.896 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^      | CKBD20BWP40                     | 0.052 | 0.066 |  -0.058 |    1.962 | 
     | test_pe                            | clk ^           | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.053 |    1.966 | 
     | test_pe/clk_gate_op_code_reg/latch |                 | CKLNQD10BWP40                   | 0.053 | 0.004 |  -0.053 |    1.966 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^     | CKLNQD10BWP40                   | 0.058 | 0.084 |   0.031 |    2.051 | 
     | test_pe/inp_code_reg_7_            |                 | DFCNQD1BWP40                    | 0.058 | 0.002 |   0.032 |    2.052 | 
     | test_pe/inp_code_reg_7_            | CP ^ -> Q v     | DFCNQD1BWP40                    | 0.017 | 0.150 |   0.182 |    2.202 | 
     | test_pe/U90                        |                 | AN2D1BWP40                      | 0.017 | 0.000 |   0.182 |    2.202 | 
     | test_pe/U90                        | A1 v -> Z v     | AN2D1BWP40                      | 0.021 | 0.036 |   0.218 |    2.237 | 
     | test_pe                            | read_data[23] v | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.218 |    2.237 | 
     | U388                               |                 | AOI22D0BWP40                    | 0.021 | 0.000 |   0.218 |    2.237 | 
     | U388                               | A2 v -> ZN ^    | AOI22D0BWP40                    | 0.162 | 0.108 |   0.325 |    2.345 | 
     | U389                               |                 | ND2D0BWP40                      | 0.162 | 0.000 |   0.326 |    2.345 | 
     | U389                               | A2 ^ -> ZN v    | ND2D0BWP40                      | 0.106 | 0.115 |   0.440 |    2.460 | 
     | U390                               |                 | AOI21D0BWP40                    | 0.106 | 0.000 |   0.440 |    2.460 | 
     | U390                               | B v -> ZN ^     | AOI21D0BWP40                    | 0.202 | 0.155 |   0.596 |    2.615 | 
     | FE_PDC1_n499                       |                 | BUFFD1BWP40                     | 0.202 | 0.000 |   0.596 |    2.616 | 
     | FE_PDC1_n499                       | I ^ -> Z ^      | BUFFD1BWP40                     | 0.229 | 0.235 |   0.832 |    2.851 | 
     | U391                               |                 | ND3D1BWP40                      | 0.230 | 0.003 |   0.835 |    2.855 | 
     | U391                               | A3 ^ -> ZN v    | ND3D1BWP40                      | 0.148 | 0.145 |   0.980 |    2.999 | 
     |                                    |                 | pe_tile_new_unq1                | 0.148 | 0.001 |   0.980 |    3.000 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Late External Delay Assertion 
Endpoint:   read_data[28]              (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/inp_code_reg_12_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    3.000
+ CPPR Adjustment               0.000
= Required Time                 3.000
- Arrival Time                  0.960
= Slack Time                    2.040
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc       |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |                 |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+-----------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^        |                                 | 0.070 |       |  -0.125 |    1.915 | 
     | CTS_ccl_a_buf_00011                |                 | CKBD20BWP40                     | 0.070 | 0.002 |  -0.123 |    1.916 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^      | CKBD20BWP40                     | 0.052 | 0.066 |  -0.058 |    1.982 | 
     | test_pe                            | clk ^           | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.053 |    1.987 | 
     | test_pe/clk_gate_op_code_reg/latch |                 | CKLNQD10BWP40                   | 0.053 | 0.004 |  -0.053 |    1.987 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^     | CKLNQD10BWP40                   | 0.058 | 0.084 |   0.031 |    2.071 | 
     | test_pe/inp_code_reg_12_           |                 | DFCNQD1BWP40                    | 0.058 | 0.002 |   0.033 |    2.072 | 
     | test_pe/inp_code_reg_12_           | CP ^ -> Q v     | DFCNQD1BWP40                    | 0.027 | 0.158 |   0.190 |    2.230 | 
     | test_pe/U94                        |                 | INR2D0BWP40                     | 0.027 | 0.000 |   0.190 |    2.230 | 
     | test_pe/U94                        | A1 v -> ZN v    | INR2D0BWP40                     | 0.074 | 0.053 |   0.244 |    2.283 | 
     | test_pe                            | read_data[28] v | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.244 |    2.283 | 
     | U416                               |                 | AOI22D0BWP40                    | 0.074 | 0.000 |   0.244 |    2.283 | 
     | U416                               | A2 v -> ZN ^    | AOI22D0BWP40                    | 0.121 | 0.073 |   0.317 |    2.357 | 
     | U417                               |                 | ND2D0BWP40                      | 0.121 | 0.000 |   0.317 |    2.357 | 
     | U417                               | A2 ^ -> ZN v    | ND2D0BWP40                      | 0.148 | 0.136 |   0.453 |    2.493 | 
     | U418                               |                 | AOI21D1BWP40                    | 0.148 | 0.000 |   0.453 |    2.493 | 
     | U418                               | B v -> ZN ^     | AOI21D1BWP40                    | 0.161 | 0.145 |   0.598 |    2.638 | 
     | FE_PDC1_n523                       |                 | BUFFD1BWP40                     | 0.161 | 0.000 |   0.599 |    2.638 | 
     | FE_PDC1_n523                       | I ^ -> Z ^      | BUFFD1BWP40                     | 0.215 | 0.212 |   0.810 |    2.850 | 
     | U419                               |                 | ND3D1BWP40                      | 0.216 | 0.003 |   0.814 |    2.853 | 
     | U419                               | A3 ^ -> ZN v    | ND3D1BWP40                      | 0.140 | 0.146 |   0.960 |    2.999 | 
     |                                    |                 | pe_tile_new_unq1                | 0.140 | 0.001 |   0.960 |    3.000 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Late External Delay Assertion 
Endpoint:   read_data[21]             (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/inp_code_reg_5_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    3.000
+ CPPR Adjustment               0.000
= Required Time                 3.000
- Arrival Time                  0.955
= Slack Time                    2.045
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc       |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |                 |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+-----------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^        |                                 | 0.070 |       |  -0.125 |    1.920 | 
     | CTS_ccl_a_buf_00011                |                 | CKBD20BWP40                     | 0.070 | 0.002 |  -0.123 |    1.922 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^      | CKBD20BWP40                     | 0.052 | 0.066 |  -0.058 |    1.987 | 
     | test_pe                            | clk ^           | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.053 |    1.992 | 
     | test_pe/clk_gate_op_code_reg/latch |                 | CKLNQD10BWP40                   | 0.053 | 0.004 |  -0.053 |    1.992 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^     | CKLNQD10BWP40                   | 0.058 | 0.084 |   0.031 |    2.076 | 
     | test_pe/inp_code_reg_5_            |                 | DFCNQD1BWP40                    | 0.058 | 0.002 |   0.032 |    2.077 | 
     | test_pe/inp_code_reg_5_            | CP ^ -> Q v     | DFCNQD1BWP40                    | 0.019 | 0.152 |   0.184 |    2.229 | 
     | test_pe/U92                        |                 | AN2D1BWP40                      | 0.019 | 0.000 |   0.184 |    2.229 | 
     | test_pe/U92                        | A1 v -> Z v     | AN2D1BWP40                      | 0.025 | 0.040 |   0.225 |    2.269 | 
     | test_pe                            | read_data[21] v | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.225 |    2.269 | 
     | U402                               |                 | AOI22D0BWP40                    | 0.025 | 0.000 |   0.225 |    2.269 | 
     | U402                               | A2 v -> ZN ^    | AOI22D0BWP40                    | 0.137 | 0.068 |   0.292 |    2.337 | 
     | U403                               |                 | ND2D0BWP40                      | 0.137 | 0.000 |   0.292 |    2.337 | 
     | U403                               | A2 ^ -> ZN v    | ND2D0BWP40                      | 0.122 | 0.134 |   0.426 |    2.471 | 
     | U404                               |                 | AOI21D1BWP40                    | 0.122 | 0.000 |   0.426 |    2.471 | 
     | U404                               | B v -> ZN ^     | AOI21D1BWP40                    | 0.298 | 0.324 |   0.751 |    2.796 | 
     | U405                               |                 | ND3D1BWP40                      | 0.298 | 0.001 |   0.752 |    2.797 | 
     | U405                               | A3 ^ -> ZN v    | ND3D1BWP40                      | 0.170 | 0.203 |   0.955 |    3.000 | 
     |                                    |                 | pe_tile_new_unq1                | 0.170 | 0.000 |   0.955 |    3.000 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Late External Delay Assertion 
Endpoint:   read_data[19]             (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/inp_code_reg_3_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    3.000
+ CPPR Adjustment               0.000
= Required Time                 3.000
- Arrival Time                  0.954
= Slack Time                    2.046
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc       |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |                 |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+-----------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^        |                                 | 0.070 |       |  -0.125 |    1.921 | 
     | CTS_ccl_a_buf_00011                |                 | CKBD20BWP40                     | 0.070 | 0.002 |  -0.123 |    1.922 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^      | CKBD20BWP40                     | 0.052 | 0.066 |  -0.058 |    1.988 | 
     | test_pe                            | clk ^           | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.053 |    1.993 | 
     | test_pe/clk_gate_op_code_reg/latch |                 | CKLNQD10BWP40                   | 0.053 | 0.004 |  -0.053 |    1.993 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^     | CKLNQD10BWP40                   | 0.058 | 0.084 |   0.031 |    2.077 | 
     | test_pe/inp_code_reg_3_            |                 | DFCNQD1BWP40                    | 0.058 | 0.001 |   0.032 |    2.078 | 
     | test_pe/inp_code_reg_3_            | CP ^ -> Q v     | DFCNQD1BWP40                    | 0.030 | 0.160 |   0.192 |    2.238 | 
     | test_pe/U98                        |                 | CKND1BWP40                      | 0.030 | 0.000 |   0.192 |    2.238 | 
     | test_pe/U98                        | I v -> ZN ^     | CKND1BWP40                      | 0.025 | 0.028 |   0.220 |    2.266 | 
     | test_pe/U99                        |                 | NR2D0BWP40                      | 0.025 | 0.000 |   0.220 |    2.266 | 
     | test_pe/U99                        | A2 ^ -> ZN v    | NR2D0BWP40                      | 0.067 | 0.029 |   0.249 |    2.295 | 
     | test_pe                            | read_data[19] v | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.249 |    2.295 | 
     | U444                               |                 | AOI22D0BWP40                    | 0.067 | 0.000 |   0.249 |    2.295 | 
     | U444                               | A2 v -> ZN ^    | AOI22D0BWP40                    | 0.130 | 0.090 |   0.338 |    2.384 | 
     | U445                               |                 | ND2D0BWP40                      | 0.130 | 0.000 |   0.339 |    2.384 | 
     | U445                               | A2 ^ -> ZN v    | ND2D0BWP40                      | 0.088 | 0.089 |   0.428 |    2.474 | 
     | U446                               |                 | AOI21D1BWP40                    | 0.088 | 0.000 |   0.428 |    2.474 | 
     | U446                               | B v -> ZN ^     | AOI21D1BWP40                    | 0.265 | 0.220 |   0.647 |    2.693 | 
     | U447                               |                 | ND3D0BWP40                      | 0.265 | 0.001 |   0.649 |    2.694 | 
     | U447                               | A3 ^ -> ZN v    | ND3D0BWP40                      | 0.290 | 0.306 |   0.954 |    3.000 | 
     |                                    |                 | pe_tile_new_unq1                | 0.290 | 0.000 |   0.954 |    3.000 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Late External Delay Assertion 
Endpoint:   read_data[31]              (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/inp_code_reg_15_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    3.000
+ CPPR Adjustment               0.000
= Required Time                 3.000
- Arrival Time                  0.948
= Slack Time                    2.052
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc       |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |                 |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+-----------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^        |                                 | 0.070 |       |  -0.125 |    1.927 | 
     | CTS_ccl_a_buf_00011                |                 | CKBD20BWP40                     | 0.070 | 0.002 |  -0.123 |    1.928 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^      | CKBD20BWP40                     | 0.052 | 0.066 |  -0.058 |    1.994 | 
     | test_pe                            | clk ^           | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.053 |    1.998 | 
     | test_pe/clk_gate_op_code_reg/latch |                 | CKLNQD10BWP40                   | 0.053 | 0.004 |  -0.053 |    1.998 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^     | CKLNQD10BWP40                   | 0.058 | 0.084 |   0.031 |    2.083 | 
     | test_pe/inp_code_reg_15_           |                 | DFCNQD1BWP40                    | 0.058 | 0.002 |   0.033 |    2.084 | 
     | test_pe/inp_code_reg_15_           | CP ^ -> Q v     | DFCNQD1BWP40                    | 0.021 | 0.153 |   0.186 |    2.237 | 
     | test_pe/U89                        |                 | AN2D1BWP40                      | 0.021 | 0.000 |   0.186 |    2.238 | 
     | test_pe/U89                        | A1 v -> Z v     | AN2D1BWP40                      | 0.024 | 0.040 |   0.226 |    2.278 | 
     | test_pe                            | read_data[31] v | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.226 |    2.278 | 
     | U381                               |                 | AOI22D0BWP40                    | 0.024 | 0.000 |   0.226 |    2.278 | 
     | U381                               | A2 v -> ZN ^    | AOI22D0BWP40                    | 0.148 | 0.075 |   0.301 |    2.352 | 
     | U382                               |                 | ND2D0BWP40                      | 0.148 | 0.000 |   0.301 |    2.353 | 
     | U382                               | A2 ^ -> ZN v    | ND2D0BWP40                      | 0.156 | 0.206 |   0.507 |    2.559 | 
     | U383                               |                 | AOI21D1BWP40                    | 0.156 | 0.001 |   0.508 |    2.559 | 
     | U383                               | B v -> ZN ^     | AOI21D1BWP40                    | 0.284 | 0.283 |   0.790 |    2.842 | 
     | U384                               |                 | ND3D1BWP40                      | 0.284 | 0.001 |   0.792 |    2.843 | 
     | U384                               | A3 ^ -> ZN v    | ND3D1BWP40                      | 0.155 | 0.156 |   0.948 |    3.000 | 
     |                                    |                 | pe_tile_new_unq1                | 0.155 | 0.001 |   0.948 |    3.000 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Late External Delay Assertion 
Endpoint:   read_data[25]             (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/inp_code_reg_9_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    3.000
+ CPPR Adjustment               0.000
= Required Time                 3.000
- Arrival Time                  0.930
= Slack Time                    2.070
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc       |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |                 |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+-----------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^        |                                 | 0.070 |       |  -0.125 |    1.945 | 
     | CTS_ccl_a_buf_00011                |                 | CKBD20BWP40                     | 0.070 | 0.002 |  -0.123 |    1.947 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^      | CKBD20BWP40                     | 0.052 | 0.066 |  -0.058 |    2.012 | 
     | test_pe                            | clk ^           | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.053 |    2.017 | 
     | test_pe/clk_gate_op_code_reg/latch |                 | CKLNQD10BWP40                   | 0.053 | 0.004 |  -0.053 |    2.017 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^     | CKLNQD10BWP40                   | 0.058 | 0.084 |   0.031 |    2.101 | 
     | test_pe/inp_code_reg_9_            |                 | DFCNQD1BWP40                    | 0.058 | 0.001 |   0.032 |    2.102 | 
     | test_pe/inp_code_reg_9_            | CP ^ -> Q v     | DFCNQD1BWP40                    | 0.040 | 0.169 |   0.201 |    2.271 | 
     | test_pe/U101                       |                 | INR2D0BWP40                     | 0.040 | 0.000 |   0.201 |    2.271 | 
     | test_pe/U101                       | A1 v -> ZN v    | INR2D0BWP40                     | 0.077 | 0.061 |   0.262 |    2.332 | 
     | test_pe                            | read_data[25] v | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.262 |    2.332 | 
     | U458                               |                 | AOI22D0BWP40                    | 0.077 | 0.000 |   0.262 |    2.332 | 
     | U458                               | A2 v -> ZN ^    | AOI22D0BWP40                    | 0.135 | 0.090 |   0.352 |    2.422 | 
     | U459                               |                 | ND2D0BWP40                      | 0.135 | 0.000 |   0.352 |    2.422 | 
     | U459                               | A2 ^ -> ZN v    | ND2D0BWP40                      | 0.080 | 0.084 |   0.436 |    2.506 | 
     | U460                               |                 | AOI21D1BWP40                    | 0.080 | 0.000 |   0.436 |    2.506 | 
     | U460                               | B v -> ZN ^     | AOI21D1BWP40                    | 0.319 | 0.287 |   0.723 |    2.793 | 
     | U461                               |                 | ND3D1BWP40                      | 0.319 | 0.002 |   0.725 |    2.795 | 
     | U461                               | A3 ^ -> ZN v    | ND3D1BWP40                      | 0.169 | 0.205 |   0.930 |    3.000 | 
     |                                    |                 | pe_tile_new_unq1                | 0.169 | 0.000 |   0.930 |    3.000 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Late External Delay Assertion 
Endpoint:   read_data[30]              (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/inp_code_reg_14_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    3.000
+ CPPR Adjustment               0.000
= Required Time                 3.000
- Arrival Time                  0.916
= Slack Time                    2.084
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc       |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |                 |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+-----------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^        |                                 | 0.070 |       |  -0.125 |    1.959 | 
     | CTS_ccl_a_buf_00011                |                 | CKBD20BWP40                     | 0.070 | 0.002 |  -0.123 |    1.961 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^      | CKBD20BWP40                     | 0.052 | 0.066 |  -0.058 |    2.027 | 
     | test_pe                            | clk ^           | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.053 |    2.031 | 
     | test_pe/clk_gate_op_code_reg/latch |                 | CKLNQD10BWP40                   | 0.053 | 0.004 |  -0.053 |    2.031 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^     | CKLNQD10BWP40                   | 0.058 | 0.084 |   0.031 |    2.115 | 
     | test_pe/inp_code_reg_14_           |                 | DFCNQD1BWP40                    | 0.058 | 0.002 |   0.033 |    2.117 | 
     | test_pe/inp_code_reg_14_           | CP ^ -> Q v     | DFCNQD1BWP40                    | 0.015 | 0.148 |   0.181 |    2.265 | 
     | test_pe/U93                        |                 | AN2D1BWP40                      | 0.015 | 0.000 |   0.181 |    2.265 | 
     | test_pe/U93                        | A1 v -> Z v     | AN2D1BWP40                      | 0.023 | 0.036 |   0.217 |    2.302 | 
     | test_pe                            | read_data[30] v | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.217 |    2.302 | 
     | U409                               |                 | AOI22D0BWP40                    | 0.023 | 0.000 |   0.217 |    2.302 | 
     | U409                               | A2 v -> ZN ^    | AOI22D0BWP40                    | 0.164 | 0.106 |   0.323 |    2.408 | 
     | U410                               |                 | ND2D0BWP40                      | 0.164 | 0.000 |   0.324 |    2.408 | 
     | U410                               | A2 ^ -> ZN v    | ND2D0BWP40                      | 0.132 | 0.154 |   0.478 |    2.562 | 
     | U411                               |                 | AOI21D1BWP40                    | 0.132 | 0.000 |   0.478 |    2.562 | 
     | U411                               | B v -> ZN ^     | AOI21D1BWP40                    | 0.269 | 0.262 |   0.740 |    2.824 | 
     | U412                               |                 | ND3D1BWP40                      | 0.269 | 0.001 |   0.741 |    2.825 | 
     | U412                               | A3 ^ -> ZN v    | ND3D1BWP40                      | 0.169 | 0.174 |   0.915 |    2.999 | 
     |                                    |                 | pe_tile_new_unq1                | 0.169 | 0.001 |   0.916 |    3.000 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Late External Delay Assertion 
Endpoint:   read_data[26]              (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/inp_code_reg_10_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    3.000
+ CPPR Adjustment               0.000
= Required Time                 3.000
- Arrival Time                  0.844
= Slack Time                    2.156
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc       |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |                 |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+-----------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^        |                                 | 0.070 |       |  -0.125 |    2.031 | 
     | CTS_ccl_a_buf_00011                |                 | CKBD20BWP40                     | 0.070 | 0.002 |  -0.123 |    2.032 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^      | CKBD20BWP40                     | 0.052 | 0.066 |  -0.058 |    2.098 | 
     | test_pe                            | clk ^           | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.053 |    2.103 | 
     | test_pe/clk_gate_op_code_reg/latch |                 | CKLNQD10BWP40                   | 0.053 | 0.004 |  -0.053 |    2.103 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^     | CKLNQD10BWP40                   | 0.058 | 0.084 |   0.031 |    2.187 | 
     | test_pe/inp_code_reg_10_           |                 | DFCNQD1BWP40                    | 0.058 | 0.001 |   0.032 |    2.188 | 
     | test_pe/inp_code_reg_10_           | CP ^ -> Q v     | DFCNQD1BWP40                    | 0.030 | 0.160 |   0.192 |    2.348 | 
     | test_pe/U95                        |                 | INR2D0BWP40                     | 0.030 | 0.000 |   0.192 |    2.348 | 
     | test_pe/U95                        | A1 v -> ZN v    | INR2D0BWP40                     | 0.062 | 0.047 |   0.239 |    2.395 | 
     | test_pe                            | read_data[26] v | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.239 |    2.395 | 
     | U423                               |                 | AOI22D0BWP40                    | 0.062 | 0.000 |   0.239 |    2.395 | 
     | U423                               | A2 v -> ZN ^    | AOI22D0BWP40                    | 0.124 | 0.072 |   0.312 |    2.467 | 
     | U424                               |                 | ND2D0BWP40                      | 0.124 | 0.000 |   0.312 |    2.467 | 
     | U424                               | A2 ^ -> ZN v    | ND2D0BWP40                      | 0.093 | 0.113 |   0.425 |    2.581 | 
     | U425                               |                 | AOI21D1BWP40                    | 0.093 | 0.000 |   0.425 |    2.581 | 
     | U425                               | B v -> ZN ^     | AOI21D1BWP40                    | 0.238 | 0.233 |   0.658 |    2.814 | 
     | U426                               |                 | ND3D1BWP40                      | 0.238 | 0.000 |   0.658 |    2.814 | 
     | U426                               | A3 ^ -> ZN v    | ND3D1BWP40                      | 0.178 | 0.186 |   0.844 |    3.000 | 
     |                                    |                 | pe_tile_new_unq1                | 0.178 | 0.000 |   0.844 |    3.000 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Late External Delay Assertion 
Endpoint:   read_data[22]             (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/inp_code_reg_6_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    3.000
+ CPPR Adjustment               0.000
= Required Time                 3.000
- Arrival Time                  0.839
= Slack Time                    2.161
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc       |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |                 |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+-----------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^        |                                 | 0.070 |       |  -0.125 |    2.036 | 
     | CTS_ccl_a_buf_00011                |                 | CKBD20BWP40                     | 0.070 | 0.002 |  -0.123 |    2.038 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^      | CKBD20BWP40                     | 0.052 | 0.066 |  -0.058 |    2.104 | 
     | test_pe                            | clk ^           | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.053 |    2.108 | 
     | test_pe/clk_gate_op_code_reg/latch |                 | CKLNQD10BWP40                   | 0.053 | 0.004 |  -0.053 |    2.108 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^     | CKLNQD10BWP40                   | 0.058 | 0.084 |   0.031 |    2.192 | 
     | test_pe/inp_code_reg_6_            |                 | DFCNQD1BWP40                    | 0.058 | 0.002 |   0.032 |    2.194 | 
     | test_pe/inp_code_reg_6_            | CP ^ -> Q v     | DFCNQD1BWP40                    | 0.016 | 0.149 |   0.181 |    2.343 | 
     | test_pe/U91                        |                 | AN2D1BWP40                      | 0.016 | 0.000 |   0.181 |    2.343 | 
     | test_pe/U91                        | A1 v -> Z v     | AN2D1BWP40                      | 0.023 | 0.037 |   0.219 |    2.380 | 
     | test_pe                            | read_data[22] v | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.219 |    2.380 | 
     | U395                               |                 | AOI22D0BWP40                    | 0.023 | 0.000 |   0.219 |    2.380 | 
     | U395                               | A2 v -> ZN ^    | AOI22D0BWP40                    | 0.131 | 0.062 |   0.281 |    2.443 | 
     | U396                               |                 | ND2D0BWP40                      | 0.131 | 0.000 |   0.281 |    2.443 | 
     | U396                               | A2 ^ -> ZN v    | ND2D0BWP40                      | 0.108 | 0.116 |   0.397 |    2.559 | 
     | U397                               |                 | AOI21D1BWP40                    | 0.108 | 0.000 |   0.397 |    2.559 | 
     | U397                               | B v -> ZN ^     | AOI21D1BWP40                    | 0.275 | 0.263 |   0.660 |    2.822 | 
     | U398                               |                 | ND3D1BWP40                      | 0.275 | 0.001 |   0.661 |    2.822 | 
     | U398                               | A3 ^ -> ZN v    | ND3D1BWP40                      | 0.160 | 0.178 |   0.839 |    3.000 | 
     |                                    |                 | pe_tile_new_unq1                | 0.160 | 0.000 |   0.839 |    3.000 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Late External Delay Assertion 
Endpoint:   read_data[18]             (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/inp_code_reg_2_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    3.000
+ CPPR Adjustment               0.000
= Required Time                 3.000
- Arrival Time                  0.832
= Slack Time                    2.168
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc       |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |                 |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+-----------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^        |                                 | 0.070 |       |  -0.125 |    2.043 | 
     | CTS_ccl_a_buf_00011                |                 | CKBD20BWP40                     | 0.070 | 0.002 |  -0.123 |    2.044 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^      | CKBD20BWP40                     | 0.052 | 0.066 |  -0.058 |    2.110 | 
     | test_pe                            | clk ^           | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.053 |    2.114 | 
     | test_pe/clk_gate_op_code_reg/latch |                 | CKLNQD10BWP40                   | 0.053 | 0.004 |  -0.053 |    2.114 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^     | CKLNQD10BWP40                   | 0.058 | 0.084 |   0.031 |    2.199 | 
     | test_pe/inp_code_reg_2_            |                 | DFCNQD1BWP40                    | 0.058 | 0.002 |   0.032 |    2.200 | 
     | test_pe/inp_code_reg_2_            | CP ^ -> Q v     | DFCNQD1BWP40                    | 0.030 | 0.161 |   0.193 |    2.361 | 
     | test_pe/U104                       |                 | INR2D1BWP40                     | 0.030 | 0.000 |   0.194 |    2.361 | 
     | test_pe/U104                       | A1 v -> ZN v    | INR2D1BWP40                     | 0.049 | 0.043 |   0.237 |    2.404 | 
     | test_pe                            | read_data[18] v | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.237 |    2.404 | 
     | U479                               |                 | AOI22D0BWP40                    | 0.049 | 0.000 |   0.237 |    2.404 | 
     | U479                               | A2 v -> ZN ^    | AOI22D0BWP40                    | 0.138 | 0.081 |   0.318 |    2.486 | 
     | U480                               |                 | ND2D0BWP40                      | 0.138 | 0.000 |   0.318 |    2.486 | 
     | U480                               | A2 ^ -> ZN v    | ND2D0BWP40                      | 0.110 | 0.106 |   0.424 |    2.591 | 
     | U481                               |                 | AOI21D1BWP40                    | 0.110 | 0.000 |   0.424 |    2.592 | 
     | U481                               | B v -> ZN ^     | AOI21D1BWP40                    | 0.250 | 0.231 |   0.655 |    2.823 | 
     | U482                               |                 | ND3D1BWP40                      | 0.250 | 0.001 |   0.657 |    2.824 | 
     | U482                               | A3 ^ -> ZN v    | ND3D1BWP40                      | 0.167 | 0.175 |   0.832 |    2.999 | 
     |                                    |                 | pe_tile_new_unq1                | 0.167 | 0.001 |   0.832 |    3.000 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 

