
PassCode_FSMV0.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000519c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000210  0800532c  0800532c  0001532c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800553c  0800553c  00020138  2**0
                  CONTENTS
  4 .ARM          00000008  0800553c  0800553c  0001553c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005544  08005544  00020138  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005544  08005544  00015544  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005548  08005548  00015548  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000138  20000000  0800554c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000168  20000138  08005684  00020138  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002a0  08005684  000202a0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020138  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013c4f  00000000  00000000  00020168  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000027a2  00000000  00000000  00033db7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001078  00000000  00000000  00036560  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000f80  00000000  00000000  000375d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022b9c  00000000  00000000  00038558  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011c9c  00000000  00000000  0005b0f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ce706  00000000  00000000  0006cd90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0013b496  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004e00  00000000  00000000  0013b4ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000138 	.word	0x20000138
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08005314 	.word	0x08005314

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000013c 	.word	0x2000013c
 80001cc:	08005314 	.word	0x08005314

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b96e 	b.w	8000574 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468c      	mov	ip, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	f040 8083 	bne.w	80003c6 <__udivmoddi4+0x116>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d947      	bls.n	8000356 <__udivmoddi4+0xa6>
 80002c6:	fab2 f282 	clz	r2, r2
 80002ca:	b142      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002cc:	f1c2 0020 	rsb	r0, r2, #32
 80002d0:	fa24 f000 	lsr.w	r0, r4, r0
 80002d4:	4091      	lsls	r1, r2
 80002d6:	4097      	lsls	r7, r2
 80002d8:	ea40 0c01 	orr.w	ip, r0, r1
 80002dc:	4094      	lsls	r4, r2
 80002de:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002e2:	0c23      	lsrs	r3, r4, #16
 80002e4:	fbbc f6f8 	udiv	r6, ip, r8
 80002e8:	fa1f fe87 	uxth.w	lr, r7
 80002ec:	fb08 c116 	mls	r1, r8, r6, ip
 80002f0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f4:	fb06 f10e 	mul.w	r1, r6, lr
 80002f8:	4299      	cmp	r1, r3
 80002fa:	d909      	bls.n	8000310 <__udivmoddi4+0x60>
 80002fc:	18fb      	adds	r3, r7, r3
 80002fe:	f106 30ff 	add.w	r0, r6, #4294967295
 8000302:	f080 8119 	bcs.w	8000538 <__udivmoddi4+0x288>
 8000306:	4299      	cmp	r1, r3
 8000308:	f240 8116 	bls.w	8000538 <__udivmoddi4+0x288>
 800030c:	3e02      	subs	r6, #2
 800030e:	443b      	add	r3, r7
 8000310:	1a5b      	subs	r3, r3, r1
 8000312:	b2a4      	uxth	r4, r4
 8000314:	fbb3 f0f8 	udiv	r0, r3, r8
 8000318:	fb08 3310 	mls	r3, r8, r0, r3
 800031c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000320:	fb00 fe0e 	mul.w	lr, r0, lr
 8000324:	45a6      	cmp	lr, r4
 8000326:	d909      	bls.n	800033c <__udivmoddi4+0x8c>
 8000328:	193c      	adds	r4, r7, r4
 800032a:	f100 33ff 	add.w	r3, r0, #4294967295
 800032e:	f080 8105 	bcs.w	800053c <__udivmoddi4+0x28c>
 8000332:	45a6      	cmp	lr, r4
 8000334:	f240 8102 	bls.w	800053c <__udivmoddi4+0x28c>
 8000338:	3802      	subs	r0, #2
 800033a:	443c      	add	r4, r7
 800033c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000340:	eba4 040e 	sub.w	r4, r4, lr
 8000344:	2600      	movs	r6, #0
 8000346:	b11d      	cbz	r5, 8000350 <__udivmoddi4+0xa0>
 8000348:	40d4      	lsrs	r4, r2
 800034a:	2300      	movs	r3, #0
 800034c:	e9c5 4300 	strd	r4, r3, [r5]
 8000350:	4631      	mov	r1, r6
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	b902      	cbnz	r2, 800035a <__udivmoddi4+0xaa>
 8000358:	deff      	udf	#255	; 0xff
 800035a:	fab2 f282 	clz	r2, r2
 800035e:	2a00      	cmp	r2, #0
 8000360:	d150      	bne.n	8000404 <__udivmoddi4+0x154>
 8000362:	1bcb      	subs	r3, r1, r7
 8000364:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000368:	fa1f f887 	uxth.w	r8, r7
 800036c:	2601      	movs	r6, #1
 800036e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000372:	0c21      	lsrs	r1, r4, #16
 8000374:	fb0e 331c 	mls	r3, lr, ip, r3
 8000378:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800037c:	fb08 f30c 	mul.w	r3, r8, ip
 8000380:	428b      	cmp	r3, r1
 8000382:	d907      	bls.n	8000394 <__udivmoddi4+0xe4>
 8000384:	1879      	adds	r1, r7, r1
 8000386:	f10c 30ff 	add.w	r0, ip, #4294967295
 800038a:	d202      	bcs.n	8000392 <__udivmoddi4+0xe2>
 800038c:	428b      	cmp	r3, r1
 800038e:	f200 80e9 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 8000392:	4684      	mov	ip, r0
 8000394:	1ac9      	subs	r1, r1, r3
 8000396:	b2a3      	uxth	r3, r4
 8000398:	fbb1 f0fe 	udiv	r0, r1, lr
 800039c:	fb0e 1110 	mls	r1, lr, r0, r1
 80003a0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003a4:	fb08 f800 	mul.w	r8, r8, r0
 80003a8:	45a0      	cmp	r8, r4
 80003aa:	d907      	bls.n	80003bc <__udivmoddi4+0x10c>
 80003ac:	193c      	adds	r4, r7, r4
 80003ae:	f100 33ff 	add.w	r3, r0, #4294967295
 80003b2:	d202      	bcs.n	80003ba <__udivmoddi4+0x10a>
 80003b4:	45a0      	cmp	r8, r4
 80003b6:	f200 80d9 	bhi.w	800056c <__udivmoddi4+0x2bc>
 80003ba:	4618      	mov	r0, r3
 80003bc:	eba4 0408 	sub.w	r4, r4, r8
 80003c0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003c4:	e7bf      	b.n	8000346 <__udivmoddi4+0x96>
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d909      	bls.n	80003de <__udivmoddi4+0x12e>
 80003ca:	2d00      	cmp	r5, #0
 80003cc:	f000 80b1 	beq.w	8000532 <__udivmoddi4+0x282>
 80003d0:	2600      	movs	r6, #0
 80003d2:	e9c5 0100 	strd	r0, r1, [r5]
 80003d6:	4630      	mov	r0, r6
 80003d8:	4631      	mov	r1, r6
 80003da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003de:	fab3 f683 	clz	r6, r3
 80003e2:	2e00      	cmp	r6, #0
 80003e4:	d14a      	bne.n	800047c <__udivmoddi4+0x1cc>
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d302      	bcc.n	80003f0 <__udivmoddi4+0x140>
 80003ea:	4282      	cmp	r2, r0
 80003ec:	f200 80b8 	bhi.w	8000560 <__udivmoddi4+0x2b0>
 80003f0:	1a84      	subs	r4, r0, r2
 80003f2:	eb61 0103 	sbc.w	r1, r1, r3
 80003f6:	2001      	movs	r0, #1
 80003f8:	468c      	mov	ip, r1
 80003fa:	2d00      	cmp	r5, #0
 80003fc:	d0a8      	beq.n	8000350 <__udivmoddi4+0xa0>
 80003fe:	e9c5 4c00 	strd	r4, ip, [r5]
 8000402:	e7a5      	b.n	8000350 <__udivmoddi4+0xa0>
 8000404:	f1c2 0320 	rsb	r3, r2, #32
 8000408:	fa20 f603 	lsr.w	r6, r0, r3
 800040c:	4097      	lsls	r7, r2
 800040e:	fa01 f002 	lsl.w	r0, r1, r2
 8000412:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000416:	40d9      	lsrs	r1, r3
 8000418:	4330      	orrs	r0, r6
 800041a:	0c03      	lsrs	r3, r0, #16
 800041c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000420:	fa1f f887 	uxth.w	r8, r7
 8000424:	fb0e 1116 	mls	r1, lr, r6, r1
 8000428:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042c:	fb06 f108 	mul.w	r1, r6, r8
 8000430:	4299      	cmp	r1, r3
 8000432:	fa04 f402 	lsl.w	r4, r4, r2
 8000436:	d909      	bls.n	800044c <__udivmoddi4+0x19c>
 8000438:	18fb      	adds	r3, r7, r3
 800043a:	f106 3cff 	add.w	ip, r6, #4294967295
 800043e:	f080 808d 	bcs.w	800055c <__udivmoddi4+0x2ac>
 8000442:	4299      	cmp	r1, r3
 8000444:	f240 808a 	bls.w	800055c <__udivmoddi4+0x2ac>
 8000448:	3e02      	subs	r6, #2
 800044a:	443b      	add	r3, r7
 800044c:	1a5b      	subs	r3, r3, r1
 800044e:	b281      	uxth	r1, r0
 8000450:	fbb3 f0fe 	udiv	r0, r3, lr
 8000454:	fb0e 3310 	mls	r3, lr, r0, r3
 8000458:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045c:	fb00 f308 	mul.w	r3, r0, r8
 8000460:	428b      	cmp	r3, r1
 8000462:	d907      	bls.n	8000474 <__udivmoddi4+0x1c4>
 8000464:	1879      	adds	r1, r7, r1
 8000466:	f100 3cff 	add.w	ip, r0, #4294967295
 800046a:	d273      	bcs.n	8000554 <__udivmoddi4+0x2a4>
 800046c:	428b      	cmp	r3, r1
 800046e:	d971      	bls.n	8000554 <__udivmoddi4+0x2a4>
 8000470:	3802      	subs	r0, #2
 8000472:	4439      	add	r1, r7
 8000474:	1acb      	subs	r3, r1, r3
 8000476:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800047a:	e778      	b.n	800036e <__udivmoddi4+0xbe>
 800047c:	f1c6 0c20 	rsb	ip, r6, #32
 8000480:	fa03 f406 	lsl.w	r4, r3, r6
 8000484:	fa22 f30c 	lsr.w	r3, r2, ip
 8000488:	431c      	orrs	r4, r3
 800048a:	fa20 f70c 	lsr.w	r7, r0, ip
 800048e:	fa01 f306 	lsl.w	r3, r1, r6
 8000492:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000496:	fa21 f10c 	lsr.w	r1, r1, ip
 800049a:	431f      	orrs	r7, r3
 800049c:	0c3b      	lsrs	r3, r7, #16
 800049e:	fbb1 f9fe 	udiv	r9, r1, lr
 80004a2:	fa1f f884 	uxth.w	r8, r4
 80004a6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004aa:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004ae:	fb09 fa08 	mul.w	sl, r9, r8
 80004b2:	458a      	cmp	sl, r1
 80004b4:	fa02 f206 	lsl.w	r2, r2, r6
 80004b8:	fa00 f306 	lsl.w	r3, r0, r6
 80004bc:	d908      	bls.n	80004d0 <__udivmoddi4+0x220>
 80004be:	1861      	adds	r1, r4, r1
 80004c0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004c4:	d248      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 80004c6:	458a      	cmp	sl, r1
 80004c8:	d946      	bls.n	8000558 <__udivmoddi4+0x2a8>
 80004ca:	f1a9 0902 	sub.w	r9, r9, #2
 80004ce:	4421      	add	r1, r4
 80004d0:	eba1 010a 	sub.w	r1, r1, sl
 80004d4:	b2bf      	uxth	r7, r7
 80004d6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004da:	fb0e 1110 	mls	r1, lr, r0, r1
 80004de:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004e2:	fb00 f808 	mul.w	r8, r0, r8
 80004e6:	45b8      	cmp	r8, r7
 80004e8:	d907      	bls.n	80004fa <__udivmoddi4+0x24a>
 80004ea:	19e7      	adds	r7, r4, r7
 80004ec:	f100 31ff 	add.w	r1, r0, #4294967295
 80004f0:	d22e      	bcs.n	8000550 <__udivmoddi4+0x2a0>
 80004f2:	45b8      	cmp	r8, r7
 80004f4:	d92c      	bls.n	8000550 <__udivmoddi4+0x2a0>
 80004f6:	3802      	subs	r0, #2
 80004f8:	4427      	add	r7, r4
 80004fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004fe:	eba7 0708 	sub.w	r7, r7, r8
 8000502:	fba0 8902 	umull	r8, r9, r0, r2
 8000506:	454f      	cmp	r7, r9
 8000508:	46c6      	mov	lr, r8
 800050a:	4649      	mov	r1, r9
 800050c:	d31a      	bcc.n	8000544 <__udivmoddi4+0x294>
 800050e:	d017      	beq.n	8000540 <__udivmoddi4+0x290>
 8000510:	b15d      	cbz	r5, 800052a <__udivmoddi4+0x27a>
 8000512:	ebb3 020e 	subs.w	r2, r3, lr
 8000516:	eb67 0701 	sbc.w	r7, r7, r1
 800051a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800051e:	40f2      	lsrs	r2, r6
 8000520:	ea4c 0202 	orr.w	r2, ip, r2
 8000524:	40f7      	lsrs	r7, r6
 8000526:	e9c5 2700 	strd	r2, r7, [r5]
 800052a:	2600      	movs	r6, #0
 800052c:	4631      	mov	r1, r6
 800052e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000532:	462e      	mov	r6, r5
 8000534:	4628      	mov	r0, r5
 8000536:	e70b      	b.n	8000350 <__udivmoddi4+0xa0>
 8000538:	4606      	mov	r6, r0
 800053a:	e6e9      	b.n	8000310 <__udivmoddi4+0x60>
 800053c:	4618      	mov	r0, r3
 800053e:	e6fd      	b.n	800033c <__udivmoddi4+0x8c>
 8000540:	4543      	cmp	r3, r8
 8000542:	d2e5      	bcs.n	8000510 <__udivmoddi4+0x260>
 8000544:	ebb8 0e02 	subs.w	lr, r8, r2
 8000548:	eb69 0104 	sbc.w	r1, r9, r4
 800054c:	3801      	subs	r0, #1
 800054e:	e7df      	b.n	8000510 <__udivmoddi4+0x260>
 8000550:	4608      	mov	r0, r1
 8000552:	e7d2      	b.n	80004fa <__udivmoddi4+0x24a>
 8000554:	4660      	mov	r0, ip
 8000556:	e78d      	b.n	8000474 <__udivmoddi4+0x1c4>
 8000558:	4681      	mov	r9, r0
 800055a:	e7b9      	b.n	80004d0 <__udivmoddi4+0x220>
 800055c:	4666      	mov	r6, ip
 800055e:	e775      	b.n	800044c <__udivmoddi4+0x19c>
 8000560:	4630      	mov	r0, r6
 8000562:	e74a      	b.n	80003fa <__udivmoddi4+0x14a>
 8000564:	f1ac 0c02 	sub.w	ip, ip, #2
 8000568:	4439      	add	r1, r7
 800056a:	e713      	b.n	8000394 <__udivmoddi4+0xe4>
 800056c:	3802      	subs	r0, #2
 800056e:	443c      	add	r4, r7
 8000570:	e724      	b.n	80003bc <__udivmoddi4+0x10c>
 8000572:	bf00      	nop

08000574 <__aeabi_idiv0>:
 8000574:	4770      	bx	lr
 8000576:	bf00      	nop

08000578 <Lcd_create>:
 */
Lcd_HandleTypeDef Lcd_create(
		Lcd_PortType port[], Lcd_PinType pin[],
		Lcd_PortType rs_port, Lcd_PinType rs_pin,
		Lcd_PortType en_port, Lcd_PinType en_pin, Lcd_ModeTypeDef mode)
{
 8000578:	b5b0      	push	{r4, r5, r7, lr}
 800057a:	b08a      	sub	sp, #40	; 0x28
 800057c:	af00      	add	r7, sp, #0
 800057e:	60f8      	str	r0, [r7, #12]
 8000580:	60b9      	str	r1, [r7, #8]
 8000582:	607a      	str	r2, [r7, #4]
 8000584:	603b      	str	r3, [r7, #0]
	Lcd_HandleTypeDef lcd;

	lcd.mode = mode;
 8000586:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 800058a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

	lcd.en_pin = en_pin;
 800058e:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8000592:	84bb      	strh	r3, [r7, #36]	; 0x24
	lcd.en_port = en_port;
 8000594:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000596:	623b      	str	r3, [r7, #32]

	lcd.rs_pin = rs_pin;
 8000598:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800059a:	83bb      	strh	r3, [r7, #28]
	lcd.rs_port = rs_port;
 800059c:	683b      	ldr	r3, [r7, #0]
 800059e:	61bb      	str	r3, [r7, #24]

	lcd.data_pin = pin;
 80005a0:	687b      	ldr	r3, [r7, #4]
 80005a2:	617b      	str	r3, [r7, #20]
	lcd.data_port = port;
 80005a4:	68bb      	ldr	r3, [r7, #8]
 80005a6:	613b      	str	r3, [r7, #16]

	Lcd_init(&lcd);
 80005a8:	f107 0310 	add.w	r3, r7, #16
 80005ac:	4618      	mov	r0, r3
 80005ae:	f000 f80e 	bl	80005ce <Lcd_init>

	return lcd;
 80005b2:	68fb      	ldr	r3, [r7, #12]
 80005b4:	461d      	mov	r5, r3
 80005b6:	f107 0410 	add.w	r4, r7, #16
 80005ba:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80005bc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80005be:	e894 0003 	ldmia.w	r4, {r0, r1}
 80005c2:	e885 0003 	stmia.w	r5, {r0, r1}
}
 80005c6:	68f8      	ldr	r0, [r7, #12]
 80005c8:	3728      	adds	r7, #40	; 0x28
 80005ca:	46bd      	mov	sp, r7
 80005cc:	bdb0      	pop	{r4, r5, r7, pc}

080005ce <Lcd_init>:

/**
 * Initialize 16x2-lcd without cursor
 */
void Lcd_init(Lcd_HandleTypeDef * lcd)
{
 80005ce:	b580      	push	{r7, lr}
 80005d0:	b082      	sub	sp, #8
 80005d2:	af00      	add	r7, sp, #0
 80005d4:	6078      	str	r0, [r7, #4]
	if(lcd->mode == LCD_4_BIT_MODE)
 80005d6:	687b      	ldr	r3, [r7, #4]
 80005d8:	7d9b      	ldrb	r3, [r3, #22]
 80005da:	2b00      	cmp	r3, #0
 80005dc:	d10c      	bne.n	80005f8 <Lcd_init+0x2a>
	{
			lcd_write_command(lcd, 0x33);
 80005de:	2133      	movs	r1, #51	; 0x33
 80005e0:	6878      	ldr	r0, [r7, #4]
 80005e2:	f000 f863 	bl	80006ac <lcd_write_command>
			lcd_write_command(lcd, 0x32);
 80005e6:	2132      	movs	r1, #50	; 0x32
 80005e8:	6878      	ldr	r0, [r7, #4]
 80005ea:	f000 f85f 	bl	80006ac <lcd_write_command>
			lcd_write_command(lcd, FUNCTION_SET | OPT_N);				// 4-bit mode
 80005ee:	2128      	movs	r1, #40	; 0x28
 80005f0:	6878      	ldr	r0, [r7, #4]
 80005f2:	f000 f85b 	bl	80006ac <lcd_write_command>
 80005f6:	e003      	b.n	8000600 <Lcd_init+0x32>
	}
	else
		lcd_write_command(lcd, FUNCTION_SET | OPT_DL | OPT_N);
 80005f8:	2138      	movs	r1, #56	; 0x38
 80005fa:	6878      	ldr	r0, [r7, #4]
 80005fc:	f000 f856 	bl	80006ac <lcd_write_command>


	lcd_write_command(lcd, CLEAR_DISPLAY);						// Clear screen
 8000600:	2101      	movs	r1, #1
 8000602:	6878      	ldr	r0, [r7, #4]
 8000604:	f000 f852 	bl	80006ac <lcd_write_command>
	lcd_write_command(lcd, DISPLAY_ON_OFF_CONTROL | OPT_D);		// Lcd-on, cursor-off, no-blink
 8000608:	210c      	movs	r1, #12
 800060a:	6878      	ldr	r0, [r7, #4]
 800060c:	f000 f84e 	bl	80006ac <lcd_write_command>
	lcd_write_command(lcd, ENTRY_MODE_SET | OPT_INC);			// Increment cursor
 8000610:	2106      	movs	r1, #6
 8000612:	6878      	ldr	r0, [r7, #4]
 8000614:	f000 f84a 	bl	80006ac <lcd_write_command>
}
 8000618:	bf00      	nop
 800061a:	3708      	adds	r7, #8
 800061c:	46bd      	mov	sp, r7
 800061e:	bd80      	pop	{r7, pc}

08000620 <Lcd_string>:

/**
 * Write a string on the current position
 */
void Lcd_string(Lcd_HandleTypeDef * lcd, char * string)
{
 8000620:	b590      	push	{r4, r7, lr}
 8000622:	b085      	sub	sp, #20
 8000624:	af00      	add	r7, sp, #0
 8000626:	6078      	str	r0, [r7, #4]
 8000628:	6039      	str	r1, [r7, #0]
	for(uint8_t i = 0; i < strlen(string); i++)
 800062a:	2300      	movs	r3, #0
 800062c:	73fb      	strb	r3, [r7, #15]
 800062e:	e00a      	b.n	8000646 <Lcd_string+0x26>
	{
		lcd_write_data(lcd, string[i]);
 8000630:	7bfb      	ldrb	r3, [r7, #15]
 8000632:	683a      	ldr	r2, [r7, #0]
 8000634:	4413      	add	r3, r2
 8000636:	781b      	ldrb	r3, [r3, #0]
 8000638:	4619      	mov	r1, r3
 800063a:	6878      	ldr	r0, [r7, #4]
 800063c:	f000 f864 	bl	8000708 <lcd_write_data>
	for(uint8_t i = 0; i < strlen(string); i++)
 8000640:	7bfb      	ldrb	r3, [r7, #15]
 8000642:	3301      	adds	r3, #1
 8000644:	73fb      	strb	r3, [r7, #15]
 8000646:	7bfc      	ldrb	r4, [r7, #15]
 8000648:	6838      	ldr	r0, [r7, #0]
 800064a:	f7ff fdc1 	bl	80001d0 <strlen>
 800064e:	4603      	mov	r3, r0
 8000650:	429c      	cmp	r4, r3
 8000652:	d3ed      	bcc.n	8000630 <Lcd_string+0x10>
	}
}
 8000654:	bf00      	nop
 8000656:	bf00      	nop
 8000658:	3714      	adds	r7, #20
 800065a:	46bd      	mov	sp, r7
 800065c:	bd90      	pop	{r4, r7, pc}
	...

08000660 <Lcd_cursor>:

/**
 * Set the cursor position
 */
void Lcd_cursor(Lcd_HandleTypeDef * lcd, uint8_t row, uint8_t col)
{
 8000660:	b580      	push	{r7, lr}
 8000662:	b082      	sub	sp, #8
 8000664:	af00      	add	r7, sp, #0
 8000666:	6078      	str	r0, [r7, #4]
 8000668:	460b      	mov	r3, r1
 800066a:	70fb      	strb	r3, [r7, #3]
 800066c:	4613      	mov	r3, r2
 800066e:	70bb      	strb	r3, [r7, #2]
	#ifdef LCD20xN
	lcd_write_command(lcd, SET_DDRAM_ADDR + ROW_20[row] + col);
	#endif

	#ifdef LCD16xN
	lcd_write_command(lcd, SET_DDRAM_ADDR + ROW_16[row] + col);
 8000670:	78fb      	ldrb	r3, [r7, #3]
 8000672:	4a07      	ldr	r2, [pc, #28]	; (8000690 <Lcd_cursor+0x30>)
 8000674:	5cd2      	ldrb	r2, [r2, r3]
 8000676:	78bb      	ldrb	r3, [r7, #2]
 8000678:	4413      	add	r3, r2
 800067a:	b2db      	uxtb	r3, r3
 800067c:	3b80      	subs	r3, #128	; 0x80
 800067e:	b2db      	uxtb	r3, r3
 8000680:	4619      	mov	r1, r3
 8000682:	6878      	ldr	r0, [r7, #4]
 8000684:	f000 f812 	bl	80006ac <lcd_write_command>
	#endif
}
 8000688:	bf00      	nop
 800068a:	3708      	adds	r7, #8
 800068c:	46bd      	mov	sp, r7
 800068e:	bd80      	pop	{r7, pc}
 8000690:	08005458 	.word	0x08005458

08000694 <Lcd_clear>:

/**
 * Clear the screen
 */
void Lcd_clear(Lcd_HandleTypeDef * lcd) {
 8000694:	b580      	push	{r7, lr}
 8000696:	b082      	sub	sp, #8
 8000698:	af00      	add	r7, sp, #0
 800069a:	6078      	str	r0, [r7, #4]
	lcd_write_command(lcd, CLEAR_DISPLAY);
 800069c:	2101      	movs	r1, #1
 800069e:	6878      	ldr	r0, [r7, #4]
 80006a0:	f000 f804 	bl	80006ac <lcd_write_command>
}
 80006a4:	bf00      	nop
 80006a6:	3708      	adds	r7, #8
 80006a8:	46bd      	mov	sp, r7
 80006aa:	bd80      	pop	{r7, pc}

080006ac <lcd_write_command>:

/**
 * Write a byte to the command register
 */
void lcd_write_command(Lcd_HandleTypeDef * lcd, uint8_t command)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	b082      	sub	sp, #8
 80006b0:	af00      	add	r7, sp, #0
 80006b2:	6078      	str	r0, [r7, #4]
 80006b4:	460b      	mov	r3, r1
 80006b6:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(lcd->rs_port, lcd->rs_pin, LCD_COMMAND_REG);		// Write to command register
 80006b8:	687b      	ldr	r3, [r7, #4]
 80006ba:	6898      	ldr	r0, [r3, #8]
 80006bc:	687b      	ldr	r3, [r7, #4]
 80006be:	899b      	ldrh	r3, [r3, #12]
 80006c0:	2200      	movs	r2, #0
 80006c2:	4619      	mov	r1, r3
 80006c4:	f001 fbb4 	bl	8001e30 <HAL_GPIO_WritePin>

	if(lcd->mode == LCD_4_BIT_MODE)
 80006c8:	687b      	ldr	r3, [r7, #4]
 80006ca:	7d9b      	ldrb	r3, [r3, #22]
 80006cc:	2b00      	cmp	r3, #0
 80006ce:	d111      	bne.n	80006f4 <lcd_write_command+0x48>
	{
		lcd_write(lcd, (command >> 4), LCD_NIB);
 80006d0:	78fb      	ldrb	r3, [r7, #3]
 80006d2:	091b      	lsrs	r3, r3, #4
 80006d4:	b2db      	uxtb	r3, r3
 80006d6:	2204      	movs	r2, #4
 80006d8:	4619      	mov	r1, r3
 80006da:	6878      	ldr	r0, [r7, #4]
 80006dc:	f000 f842 	bl	8000764 <lcd_write>
		lcd_write(lcd, command & 0x0F, LCD_NIB);
 80006e0:	78fb      	ldrb	r3, [r7, #3]
 80006e2:	f003 030f 	and.w	r3, r3, #15
 80006e6:	b2db      	uxtb	r3, r3
 80006e8:	2204      	movs	r2, #4
 80006ea:	4619      	mov	r1, r3
 80006ec:	6878      	ldr	r0, [r7, #4]
 80006ee:	f000 f839 	bl	8000764 <lcd_write>
	else
	{
		lcd_write(lcd, command, LCD_BYTE);
	}

}
 80006f2:	e005      	b.n	8000700 <lcd_write_command+0x54>
		lcd_write(lcd, command, LCD_BYTE);
 80006f4:	78fb      	ldrb	r3, [r7, #3]
 80006f6:	2208      	movs	r2, #8
 80006f8:	4619      	mov	r1, r3
 80006fa:	6878      	ldr	r0, [r7, #4]
 80006fc:	f000 f832 	bl	8000764 <lcd_write>
}
 8000700:	bf00      	nop
 8000702:	3708      	adds	r7, #8
 8000704:	46bd      	mov	sp, r7
 8000706:	bd80      	pop	{r7, pc}

08000708 <lcd_write_data>:

/**
 * Write a byte to the data register
 */
void lcd_write_data(Lcd_HandleTypeDef * lcd, uint8_t data)
{
 8000708:	b580      	push	{r7, lr}
 800070a:	b082      	sub	sp, #8
 800070c:	af00      	add	r7, sp, #0
 800070e:	6078      	str	r0, [r7, #4]
 8000710:	460b      	mov	r3, r1
 8000712:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(lcd->rs_port, lcd->rs_pin, LCD_DATA_REG);			// Write to data register
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	6898      	ldr	r0, [r3, #8]
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	899b      	ldrh	r3, [r3, #12]
 800071c:	2201      	movs	r2, #1
 800071e:	4619      	mov	r1, r3
 8000720:	f001 fb86 	bl	8001e30 <HAL_GPIO_WritePin>

	if(lcd->mode == LCD_4_BIT_MODE)
 8000724:	687b      	ldr	r3, [r7, #4]
 8000726:	7d9b      	ldrb	r3, [r3, #22]
 8000728:	2b00      	cmp	r3, #0
 800072a:	d111      	bne.n	8000750 <lcd_write_data+0x48>
	{
		lcd_write(lcd, data >> 4, LCD_NIB);
 800072c:	78fb      	ldrb	r3, [r7, #3]
 800072e:	091b      	lsrs	r3, r3, #4
 8000730:	b2db      	uxtb	r3, r3
 8000732:	2204      	movs	r2, #4
 8000734:	4619      	mov	r1, r3
 8000736:	6878      	ldr	r0, [r7, #4]
 8000738:	f000 f814 	bl	8000764 <lcd_write>
		lcd_write(lcd, data & 0x0F, LCD_NIB);
 800073c:	78fb      	ldrb	r3, [r7, #3]
 800073e:	f003 030f 	and.w	r3, r3, #15
 8000742:	b2db      	uxtb	r3, r3
 8000744:	2204      	movs	r2, #4
 8000746:	4619      	mov	r1, r3
 8000748:	6878      	ldr	r0, [r7, #4]
 800074a:	f000 f80b 	bl	8000764 <lcd_write>
	else
	{
		lcd_write(lcd, data, LCD_BYTE);
	}

}
 800074e:	e005      	b.n	800075c <lcd_write_data+0x54>
		lcd_write(lcd, data, LCD_BYTE);
 8000750:	78fb      	ldrb	r3, [r7, #3]
 8000752:	2208      	movs	r2, #8
 8000754:	4619      	mov	r1, r3
 8000756:	6878      	ldr	r0, [r7, #4]
 8000758:	f000 f804 	bl	8000764 <lcd_write>
}
 800075c:	bf00      	nop
 800075e:	3708      	adds	r7, #8
 8000760:	46bd      	mov	sp, r7
 8000762:	bd80      	pop	{r7, pc}

08000764 <lcd_write>:

/**
 * Set len bits on the bus and toggle the enable line
 */
void lcd_write(Lcd_HandleTypeDef * lcd, uint8_t data, uint8_t len)
{
 8000764:	b580      	push	{r7, lr}
 8000766:	b084      	sub	sp, #16
 8000768:	af00      	add	r7, sp, #0
 800076a:	6078      	str	r0, [r7, #4]
 800076c:	460b      	mov	r3, r1
 800076e:	70fb      	strb	r3, [r7, #3]
 8000770:	4613      	mov	r3, r2
 8000772:	70bb      	strb	r3, [r7, #2]
	for(uint8_t i = 0; i < len; i++)
 8000774:	2300      	movs	r3, #0
 8000776:	73fb      	strb	r3, [r7, #15]
 8000778:	e019      	b.n	80007ae <lcd_write+0x4a>
	{
		HAL_GPIO_WritePin(lcd->data_port[i], lcd->data_pin[i], (data >> i) & 0x01);
 800077a:	687b      	ldr	r3, [r7, #4]
 800077c:	681a      	ldr	r2, [r3, #0]
 800077e:	7bfb      	ldrb	r3, [r7, #15]
 8000780:	009b      	lsls	r3, r3, #2
 8000782:	4413      	add	r3, r2
 8000784:	6818      	ldr	r0, [r3, #0]
 8000786:	687b      	ldr	r3, [r7, #4]
 8000788:	685a      	ldr	r2, [r3, #4]
 800078a:	7bfb      	ldrb	r3, [r7, #15]
 800078c:	005b      	lsls	r3, r3, #1
 800078e:	4413      	add	r3, r2
 8000790:	8819      	ldrh	r1, [r3, #0]
 8000792:	78fa      	ldrb	r2, [r7, #3]
 8000794:	7bfb      	ldrb	r3, [r7, #15]
 8000796:	fa42 f303 	asr.w	r3, r2, r3
 800079a:	b2db      	uxtb	r3, r3
 800079c:	f003 0301 	and.w	r3, r3, #1
 80007a0:	b2db      	uxtb	r3, r3
 80007a2:	461a      	mov	r2, r3
 80007a4:	f001 fb44 	bl	8001e30 <HAL_GPIO_WritePin>
	for(uint8_t i = 0; i < len; i++)
 80007a8:	7bfb      	ldrb	r3, [r7, #15]
 80007aa:	3301      	adds	r3, #1
 80007ac:	73fb      	strb	r3, [r7, #15]
 80007ae:	7bfa      	ldrb	r2, [r7, #15]
 80007b0:	78bb      	ldrb	r3, [r7, #2]
 80007b2:	429a      	cmp	r2, r3
 80007b4:	d3e1      	bcc.n	800077a <lcd_write+0x16>
	}

	HAL_GPIO_WritePin(lcd->en_port, lcd->en_pin, 1);
 80007b6:	687b      	ldr	r3, [r7, #4]
 80007b8:	6918      	ldr	r0, [r3, #16]
 80007ba:	687b      	ldr	r3, [r7, #4]
 80007bc:	8a9b      	ldrh	r3, [r3, #20]
 80007be:	2201      	movs	r2, #1
 80007c0:	4619      	mov	r1, r3
 80007c2:	f001 fb35 	bl	8001e30 <HAL_GPIO_WritePin>
	DELAY(1);
 80007c6:	2001      	movs	r0, #1
 80007c8:	f000 fdee 	bl	80013a8 <HAL_Delay>
	HAL_GPIO_WritePin(lcd->en_port, lcd->en_pin, 0); 		// Data receive on falling edge
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	6918      	ldr	r0, [r3, #16]
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	8a9b      	ldrh	r3, [r3, #20]
 80007d4:	2200      	movs	r2, #0
 80007d6:	4619      	mov	r1, r3
 80007d8:	f001 fb2a 	bl	8001e30 <HAL_GPIO_WritePin>
}
 80007dc:	bf00      	nop
 80007de:	3710      	adds	r7, #16
 80007e0:	46bd      	mov	sp, r7
 80007e2:	bd80      	pop	{r7, pc}

080007e4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80007e4:	b5b0      	push	{r4, r5, r7, lr}
 80007e6:	b0a0      	sub	sp, #128	; 0x80
 80007e8:	af04      	add	r7, sp, #16
	/* USER CODE BEGIN 1 */

	// GPIO Ports for LCD
	Lcd_PortType ports[] = {
 80007ea:	4b94      	ldr	r3, [pc, #592]	; (8000a3c <main+0x258>)
 80007ec:	f107 0448 	add.w	r4, r7, #72	; 0x48
 80007f0:	461d      	mov	r5, r3
 80007f2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80007f4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80007f6:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80007fa:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		D0_GPIO_Port, D1_GPIO_Port, D2_GPIO_Port, D3_GPIO_Port,
		D4_GPIO_Port, D5_GPIO_Port, D6_GPIO_Port, D7_GPIO_Port
	 };
	// GPIO Pins for LCD
	Lcd_PinType pins[] = {D0_Pin, D1_Pin, D2_Pin, D3_Pin,
 80007fe:	4b90      	ldr	r3, [pc, #576]	; (8000a40 <main+0x25c>)
 8000800:	f107 0438 	add.w	r4, r7, #56	; 0x38
 8000804:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000806:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			{"0006", "Visitor6"},
			{"0007", "Visitor7"},
			{"0008", "Visitor8"}
	};
	// Initial setup for fsm
	STATE_T state = RECEIVING_PASS;	//Initiate in state 0
 800080a:	2300      	movs	r3, #0
 800080c:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	uint8_t n = 0;					//Index of input character
 8000810:	2300      	movs	r3, #0
 8000812:	f887 306e 	strb.w	r3, [r7, #110]	; 0x6e
	int16_t ch;						//Input character
	uint8_t cPass = 0;				//Index of checked passcode
 8000816:	2300      	movs	r3, #0
 8000818:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b
	COMPARISON result = NOT_EQUAL;	//Result of comparing 2 strings
 800081c:	2301      	movs	r3, #1
 800081e:	f887 306a 	strb.w	r3, [r7, #106]	; 0x6a
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000822:	f000 fd4c 	bl	80012be <HAL_Init>
	/* Configure the system clock */
	SystemClock_Config();
 8000826:	f000 f94b 	bl	8000ac0 <SystemClock_Config>
	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800082a:	f000 fa87 	bl	8000d3c <MX_GPIO_Init>
	MX_DMA_Init();
 800082e:	f000 fa67 	bl	8000d00 <MX_DMA_Init>
	MX_DAC1_Init();
 8000832:	f000 f9b7 	bl	8000ba4 <MX_DAC1_Init>
	MX_USART2_UART_Init();
 8000836:	f000 fa33 	bl	8000ca0 <MX_USART2_UART_Init>
	MX_TIM2_Init();
 800083a:	f000 f9e5 	bl	8000c08 <MX_TIM2_Init>

	// Create handler for the LCD
	Lcd_HandleTypeDef lcd;
	lcd = Lcd_create(ports, pins,
 800083e:	4638      	mov	r0, r7
 8000840:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8000844:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8000848:	2301      	movs	r3, #1
 800084a:	9303      	str	r3, [sp, #12]
 800084c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000850:	9302      	str	r3, [sp, #8]
 8000852:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000856:	9301      	str	r3, [sp, #4]
 8000858:	f44f 7300 	mov.w	r3, #512	; 0x200
 800085c:	9300      	str	r3, [sp, #0]
 800085e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000862:	f7ff fe89 	bl	8000578 <Lcd_create>
 8000866:	f107 041c 	add.w	r4, r7, #28
 800086a:	463d      	mov	r5, r7
 800086c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800086e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000870:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000874:	e884 0003 	stmia.w	r4, {r0, r1}
				  RS_GPIO_Port, RS_Pin,
				  EN_GPIO_Port, EN_Pin,
				  LCD_8_BIT_MODE);
	/* USER CODE BEGIN 2 */
	printf("Hello User!\r\n");
 8000878:	4872      	ldr	r0, [pc, #456]	; (8000a44 <main+0x260>)
 800087a:	f003 fcd5 	bl	8004228 <puts>
	/* USER CODE END 2 */
	Lcd_clear(&lcd);
 800087e:	f107 031c 	add.w	r3, r7, #28
 8000882:	4618      	mov	r0, r3
 8000884:	f7ff ff06 	bl	8000694 <Lcd_clear>
	Lcd_cursor(&lcd, 0,3);
 8000888:	f107 031c 	add.w	r3, r7, #28
 800088c:	2203      	movs	r2, #3
 800088e:	2100      	movs	r1, #0
 8000890:	4618      	mov	r0, r3
 8000892:	f7ff fee5 	bl	8000660 <Lcd_cursor>
	Lcd_string(&lcd, "Pass Code");
 8000896:	f107 031c 	add.w	r3, r7, #28
 800089a:	496b      	ldr	r1, [pc, #428]	; (8000a48 <main+0x264>)
 800089c:	4618      	mov	r0, r3
 800089e:	f7ff febf 	bl	8000620 <Lcd_string>
	Lcd_cursor(&lcd, 1,0);
 80008a2:	f107 031c 	add.w	r3, r7, #28
 80008a6:	2200      	movs	r2, #0
 80008a8:	2101      	movs	r1, #1
 80008aa:	4618      	mov	r0, r3
 80008ac:	f7ff fed8 	bl	8000660 <Lcd_cursor>
	Lcd_string(&lcd, "by David Calles!");
 80008b0:	f107 031c 	add.w	r3, r7, #28
 80008b4:	4965      	ldr	r1, [pc, #404]	; (8000a4c <main+0x268>)
 80008b6:	4618      	mov	r0, r3
 80008b8:	f7ff feb2 	bl	8000620 <Lcd_string>
	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
	{
		switch(state){
 80008bc:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80008c0:	2b03      	cmp	r3, #3
 80008c2:	f200 80b7 	bhi.w	8000a34 <main+0x250>
 80008c6:	a201      	add	r2, pc, #4	; (adr r2, 80008cc <main+0xe8>)
 80008c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80008cc:	080008dd 	.word	0x080008dd
 80008d0:	08000911 	.word	0x08000911
 80008d4:	08000985 	.word	0x08000985
 80008d8:	080009d1 	.word	0x080009d1
			// State 0
			case RECEIVING_PASS:{
				// Pass within correct size
				if(n < (MAX_PASS_SIZE+1)){
 80008dc:	f897 306e 	ldrb.w	r3, [r7, #110]	; 0x6e
 80008e0:	2b04      	cmp	r3, #4
 80008e2:	d808      	bhi.n	80008f6 <main+0x112>
					ch = getchar();	// Get character
 80008e4:	f003 fbdc 	bl	80040a0 <getchar>
 80008e8:	4603      	mov	r3, r0
 80008ea:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
					state = CHECKING_PASS;
 80008ee:	2301      	movs	r3, #1
 80008f0:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
				else{
					printf("Input is too long, Try again!: %c \r\n",ch);
					n = 0;
					state = RECEIVING_PASS;
				}
				break;
 80008f4:	e0a1      	b.n	8000a3a <main+0x256>
					printf("Input is too long, Try again!: %c \r\n",ch);
 80008f6:	f9b7 306c 	ldrsh.w	r3, [r7, #108]	; 0x6c
 80008fa:	4619      	mov	r1, r3
 80008fc:	4854      	ldr	r0, [pc, #336]	; (8000a50 <main+0x26c>)
 80008fe:	f003 fc0d 	bl	800411c <iprintf>
					n = 0;
 8000902:	2300      	movs	r3, #0
 8000904:	f887 306e 	strb.w	r3, [r7, #110]	; 0x6e
					state = RECEIVING_PASS;
 8000908:	2300      	movs	r3, #0
 800090a:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
				break;
 800090e:	e094      	b.n	8000a3a <main+0x256>
			}// State 0

			// State 1
			case CHECKING_PASS:{
				// Normal character received
				if( ch != MY_EOF ){
 8000910:	f9b7 306c 	ldrsh.w	r3, [r7, #108]	; 0x6c
 8000914:	2b0d      	cmp	r3, #13
 8000916:	d012      	beq.n	800093e <main+0x15a>
					myPass[n] = (uint8_t)ch;
 8000918:	f897 306e 	ldrb.w	r3, [r7, #110]	; 0x6e
 800091c:	f8b7 206c 	ldrh.w	r2, [r7, #108]	; 0x6c
 8000920:	b2d2      	uxtb	r2, r2
 8000922:	f107 0170 	add.w	r1, r7, #112	; 0x70
 8000926:	440b      	add	r3, r1
 8000928:	f803 2c3c 	strb.w	r2, [r3, #-60]
					++n;
 800092c:	f897 306e 	ldrb.w	r3, [r7, #110]	; 0x6e
 8000930:	3301      	adds	r3, #1
 8000932:	f887 306e 	strb.w	r3, [r7, #110]	; 0x6e
					state = RECEIVING_PASS;
 8000936:	2300      	movs	r3, #0
 8000938:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
				else{
					printf("Input is too short, Try again! \r\n");
					n = 0;
					state = RECEIVING_PASS;
				}
				break;
 800093c:	e07d      	b.n	8000a3a <main+0x256>
				else if( (ch == MY_EOF) && (n == (MAX_PASS_SIZE)) ){
 800093e:	f9b7 306c 	ldrsh.w	r3, [r7, #108]	; 0x6c
 8000942:	2b0d      	cmp	r3, #13
 8000944:	d114      	bne.n	8000970 <main+0x18c>
 8000946:	f897 306e 	ldrb.w	r3, [r7, #110]	; 0x6e
 800094a:	2b04      	cmp	r3, #4
 800094c:	d110      	bne.n	8000970 <main+0x18c>
					cPass = 0;
 800094e:	2300      	movs	r3, #0
 8000950:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b
					printf("Input is: %s \r\n", myPass);
 8000954:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000958:	4619      	mov	r1, r3
 800095a:	483e      	ldr	r0, [pc, #248]	; (8000a54 <main+0x270>)
 800095c:	f003 fbde 	bl	800411c <iprintf>
					printf("Elements: %d \r\n", sizeof(myPass));
 8000960:	2104      	movs	r1, #4
 8000962:	483d      	ldr	r0, [pc, #244]	; (8000a58 <main+0x274>)
 8000964:	f003 fbda 	bl	800411c <iprintf>
					state = COMPARING_PASS;
 8000968:	2302      	movs	r3, #2
 800096a:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
				break;
 800096e:	e064      	b.n	8000a3a <main+0x256>
					printf("Input is too short, Try again! \r\n");
 8000970:	483a      	ldr	r0, [pc, #232]	; (8000a5c <main+0x278>)
 8000972:	f003 fc59 	bl	8004228 <puts>
					n = 0;
 8000976:	2300      	movs	r3, #0
 8000978:	f887 306e 	strb.w	r3, [r7, #110]	; 0x6e
					state = RECEIVING_PASS;
 800097c:	2300      	movs	r3, #0
 800097e:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
				break;
 8000982:	e05a      	b.n	8000a3a <main+0x256>
			}// State 1

			// State 2
			case COMPARING_PASS:{
				// Not all passwords have been checked
				if( cPass < NUM_PASSCODES ){
 8000984:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 8000988:	2b09      	cmp	r3, #9
 800098a:	d814      	bhi.n	80009b6 <main+0x1d2>
					// Compare strings
					result = StringCompare(myPass, db[cPass].pass, MAX_PASS_SIZE);
 800098c:	f897 206b 	ldrb.w	r2, [r7, #107]	; 0x6b
 8000990:	4613      	mov	r3, r2
 8000992:	009b      	lsls	r3, r3, #2
 8000994:	4413      	add	r3, r2
 8000996:	009b      	lsls	r3, r3, #2
 8000998:	4a31      	ldr	r2, [pc, #196]	; (8000a60 <main+0x27c>)
 800099a:	1899      	adds	r1, r3, r2
 800099c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80009a0:	2204      	movs	r2, #4
 80009a2:	4618      	mov	r0, r3
 80009a4:	f000 f866 	bl	8000a74 <StringCompare>
 80009a8:	4603      	mov	r3, r0
 80009aa:	f887 306a 	strb.w	r3, [r7, #106]	; 0x6a
					state = GIVING_ACCESS;
 80009ae:	2303      	movs	r3, #3
 80009b0:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
					//RED signal
					cPass = 0;
					n = 0;
					state = RECEIVING_PASS;
				}
				break;
 80009b4:	e041      	b.n	8000a3a <main+0x256>
					printf("Pass-code Incorrect! \r\n");
 80009b6:	482b      	ldr	r0, [pc, #172]	; (8000a64 <main+0x280>)
 80009b8:	f003 fc36 	bl	8004228 <puts>
					cPass = 0;
 80009bc:	2300      	movs	r3, #0
 80009be:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b
					n = 0;
 80009c2:	2300      	movs	r3, #0
 80009c4:	f887 306e 	strb.w	r3, [r7, #110]	; 0x6e
					state = RECEIVING_PASS;
 80009c8:	2300      	movs	r3, #0
 80009ca:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
				break;
 80009ce:	e034      	b.n	8000a3a <main+0x256>
			}// State 2

			// State 3
			case GIVING_ACCESS:{
				// Pass-codes are not equal
				if(result == NOT_EQUAL){
 80009d0:	f897 306a 	ldrb.w	r3, [r7, #106]	; 0x6a
 80009d4:	2b01      	cmp	r3, #1
 80009d6:	d108      	bne.n	80009ea <main+0x206>
					++cPass;
 80009d8:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 80009dc:	3301      	adds	r3, #1
 80009de:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b
					state = COMPARING_PASS;
 80009e2:	2302      	movs	r3, #2
 80009e4:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
					n = 0;
					cPass = 0;
					result = NOT_EQUAL;
					state = RECEIVING_PASS;
				}
				break;
 80009e8:	e027      	b.n	8000a3a <main+0x256>
					printf("Pass Accepted, Hello %s! \r\n", db[cPass].name);
 80009ea:	f897 206b 	ldrb.w	r2, [r7, #107]	; 0x6b
 80009ee:	4613      	mov	r3, r2
 80009f0:	009b      	lsls	r3, r3, #2
 80009f2:	4413      	add	r3, r2
 80009f4:	009b      	lsls	r3, r3, #2
 80009f6:	4a1a      	ldr	r2, [pc, #104]	; (8000a60 <main+0x27c>)
 80009f8:	4413      	add	r3, r2
 80009fa:	3304      	adds	r3, #4
 80009fc:	4619      	mov	r1, r3
 80009fe:	481a      	ldr	r0, [pc, #104]	; (8000a68 <main+0x284>)
 8000a00:	f003 fb8c 	bl	800411c <iprintf>
					printf("Press any key to reset. \r\n");
 8000a04:	4819      	ldr	r0, [pc, #100]	; (8000a6c <main+0x288>)
 8000a06:	f003 fc0f 	bl	8004228 <puts>
					ch = getchar();
 8000a0a:	f003 fb49 	bl	80040a0 <getchar>
 8000a0e:	4603      	mov	r3, r0
 8000a10:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
					printf("Hello User!. \r\n");
 8000a14:	4816      	ldr	r0, [pc, #88]	; (8000a70 <main+0x28c>)
 8000a16:	f003 fc07 	bl	8004228 <puts>
					n = 0;
 8000a1a:	2300      	movs	r3, #0
 8000a1c:	f887 306e 	strb.w	r3, [r7, #110]	; 0x6e
					cPass = 0;
 8000a20:	2300      	movs	r3, #0
 8000a22:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b
					result = NOT_EQUAL;
 8000a26:	2301      	movs	r3, #1
 8000a28:	f887 306a 	strb.w	r3, [r7, #106]	; 0x6a
					state = RECEIVING_PASS;
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
				break;
 8000a32:	e002      	b.n	8000a3a <main+0x256>
			}// State 3

			// Default: Go to state 0
			default:
				state = RECEIVING_PASS;
 8000a34:	2300      	movs	r3, #0
 8000a36:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		switch(state){
 8000a3a:	e73f      	b.n	80008bc <main+0xd8>
 8000a3c:	08005428 	.word	0x08005428
 8000a40:	08005448 	.word	0x08005448
 8000a44:	0800532c 	.word	0x0800532c
 8000a48:	0800533c 	.word	0x0800533c
 8000a4c:	08005348 	.word	0x08005348
 8000a50:	0800535c 	.word	0x0800535c
 8000a54:	08005384 	.word	0x08005384
 8000a58:	08005394 	.word	0x08005394
 8000a5c:	080053a4 	.word	0x080053a4
 8000a60:	20000000 	.word	0x20000000
 8000a64:	080053c8 	.word	0x080053c8
 8000a68:	080053e0 	.word	0x080053e0
 8000a6c:	080053fc 	.word	0x080053fc
 8000a70:	08005418 	.word	0x08005418

08000a74 <StringCompare>:
}
/*
 *
 * Compare strings
 * */
COMPARISON StringCompare(char *a, char *b, uint8_t n){
 8000a74:	b480      	push	{r7}
 8000a76:	b087      	sub	sp, #28
 8000a78:	af00      	add	r7, sp, #0
 8000a7a:	60f8      	str	r0, [r7, #12]
 8000a7c:	60b9      	str	r1, [r7, #8]
 8000a7e:	4613      	mov	r3, r2
 8000a80:	71fb      	strb	r3, [r7, #7]
	COMPARISON c = EQUAL;
 8000a82:	2300      	movs	r3, #0
 8000a84:	75fb      	strb	r3, [r7, #23]
	for (int i=0; i<n; i++){
 8000a86:	2300      	movs	r3, #0
 8000a88:	613b      	str	r3, [r7, #16]
 8000a8a:	e00e      	b.n	8000aaa <StringCompare+0x36>
		if(a[i] != b[i]){
 8000a8c:	693b      	ldr	r3, [r7, #16]
 8000a8e:	68fa      	ldr	r2, [r7, #12]
 8000a90:	4413      	add	r3, r2
 8000a92:	781a      	ldrb	r2, [r3, #0]
 8000a94:	693b      	ldr	r3, [r7, #16]
 8000a96:	68b9      	ldr	r1, [r7, #8]
 8000a98:	440b      	add	r3, r1
 8000a9a:	781b      	ldrb	r3, [r3, #0]
 8000a9c:	429a      	cmp	r2, r3
 8000a9e:	d001      	beq.n	8000aa4 <StringCompare+0x30>
			c = NOT_EQUAL;
 8000aa0:	2301      	movs	r3, #1
 8000aa2:	75fb      	strb	r3, [r7, #23]
	for (int i=0; i<n; i++){
 8000aa4:	693b      	ldr	r3, [r7, #16]
 8000aa6:	3301      	adds	r3, #1
 8000aa8:	613b      	str	r3, [r7, #16]
 8000aaa:	79fb      	ldrb	r3, [r7, #7]
 8000aac:	693a      	ldr	r2, [r7, #16]
 8000aae:	429a      	cmp	r2, r3
 8000ab0:	dbec      	blt.n	8000a8c <StringCompare+0x18>
		}
	}
	return c;
 8000ab2:	7dfb      	ldrb	r3, [r7, #23]
}
 8000ab4:	4618      	mov	r0, r3
 8000ab6:	371c      	adds	r7, #28
 8000ab8:	46bd      	mov	sp, r7
 8000aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000abe:	4770      	bx	lr

08000ac0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	b0ac      	sub	sp, #176	; 0xb0
 8000ac4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ac6:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8000aca:	2244      	movs	r2, #68	; 0x44
 8000acc:	2100      	movs	r1, #0
 8000ace:	4618      	mov	r0, r3
 8000ad0:	f003 fb1c 	bl	800410c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ad4:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000ad8:	2200      	movs	r2, #0
 8000ada:	601a      	str	r2, [r3, #0]
 8000adc:	605a      	str	r2, [r3, #4]
 8000ade:	609a      	str	r2, [r3, #8]
 8000ae0:	60da      	str	r2, [r3, #12]
 8000ae2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000ae4:	1d3b      	adds	r3, r7, #4
 8000ae6:	2254      	movs	r2, #84	; 0x54
 8000ae8:	2100      	movs	r1, #0
 8000aea:	4618      	mov	r0, r3
 8000aec:	f003 fb0e 	bl	800410c <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000af0:	2310      	movs	r3, #16
 8000af2:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000af4:	2301      	movs	r3, #1
 8000af6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000afa:	2300      	movs	r3, #0
 8000afc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000b00:	2360      	movs	r3, #96	; 0x60
 8000b02:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b06:	2302      	movs	r3, #2
 8000b08:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000b0c:	2301      	movs	r3, #1
 8000b0e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000b12:	2301      	movs	r3, #1
 8000b14:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.PLL.PLLN = 16;
 8000b18:	2310      	movs	r3, #16
 8000b1a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000b1e:	2307      	movs	r3, #7
 8000b20:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000b24:	2302      	movs	r3, #2
 8000b26:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000b2a:	2302      	movs	r3, #2
 8000b2c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b30:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8000b34:	4618      	mov	r0, r3
 8000b36:	f001 f9f7 	bl	8001f28 <HAL_RCC_OscConfig>
 8000b3a:	4603      	mov	r3, r0
 8000b3c:	2b00      	cmp	r3, #0
 8000b3e:	d001      	beq.n	8000b44 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8000b40:	f000 f97a 	bl	8000e38 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b44:	230f      	movs	r3, #15
 8000b46:	65bb      	str	r3, [r7, #88]	; 0x58
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b48:	2303      	movs	r3, #3
 8000b4a:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b4c:	2300      	movs	r3, #0
 8000b4e:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000b50:	2300      	movs	r3, #0
 8000b52:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b54:	2300      	movs	r3, #0
 8000b56:	66bb      	str	r3, [r7, #104]	; 0x68

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000b58:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000b5c:	2101      	movs	r1, #1
 8000b5e:	4618      	mov	r0, r3
 8000b60:	f001 fe02 	bl	8002768 <HAL_RCC_ClockConfig>
 8000b64:	4603      	mov	r3, r0
 8000b66:	2b00      	cmp	r3, #0
 8000b68:	d001      	beq.n	8000b6e <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000b6a:	f000 f965 	bl	8000e38 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000b6e:	2302      	movs	r3, #2
 8000b70:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000b72:	2300      	movs	r3, #0
 8000b74:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b76:	1d3b      	adds	r3, r7, #4
 8000b78:	4618      	mov	r0, r3
 8000b7a:	f001 fffb 	bl	8002b74 <HAL_RCCEx_PeriphCLKConfig>
 8000b7e:	4603      	mov	r3, r0
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	d001      	beq.n	8000b88 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8000b84:	f000 f958 	bl	8000e38 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000b88:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000b8c:	f001 f976 	bl	8001e7c <HAL_PWREx_ControlVoltageScaling>
 8000b90:	4603      	mov	r3, r0
 8000b92:	2b00      	cmp	r3, #0
 8000b94:	d001      	beq.n	8000b9a <SystemClock_Config+0xda>
  {
    Error_Handler();
 8000b96:	f000 f94f 	bl	8000e38 <Error_Handler>
  }
}
 8000b9a:	bf00      	nop
 8000b9c:	37b0      	adds	r7, #176	; 0xb0
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	bd80      	pop	{r7, pc}
	...

08000ba4 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	b08a      	sub	sp, #40	; 0x28
 8000ba8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000baa:	1d3b      	adds	r3, r7, #4
 8000bac:	2224      	movs	r2, #36	; 0x24
 8000bae:	2100      	movs	r1, #0
 8000bb0:	4618      	mov	r0, r3
 8000bb2:	f003 faab 	bl	800410c <memset>
  /* USER CODE BEGIN DAC1_Init 1 */

  /* USER CODE END DAC1_Init 1 */
  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8000bb6:	4b12      	ldr	r3, [pc, #72]	; (8000c00 <MX_DAC1_Init+0x5c>)
 8000bb8:	4a12      	ldr	r2, [pc, #72]	; (8000c04 <MX_DAC1_Init+0x60>)
 8000bba:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8000bbc:	4810      	ldr	r0, [pc, #64]	; (8000c00 <MX_DAC1_Init+0x5c>)
 8000bbe:	f000 fd28 	bl	8001612 <HAL_DAC_Init>
 8000bc2:	4603      	mov	r3, r0
 8000bc4:	2b00      	cmp	r3, #0
 8000bc6:	d001      	beq.n	8000bcc <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8000bc8:	f000 f936 	bl	8000e38 <Error_Handler>
  }
  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8000bcc:	2300      	movs	r3, #0
 8000bce:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 8000bd0:	2324      	movs	r3, #36	; 0x24
 8000bd2:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000bd4:	2300      	movs	r3, #0
 8000bd6:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8000bd8:	2300      	movs	r3, #0
 8000bda:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8000bdc:	2300      	movs	r3, #0
 8000bde:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000be0:	1d3b      	adds	r3, r7, #4
 8000be2:	2200      	movs	r2, #0
 8000be4:	4619      	mov	r1, r3
 8000be6:	4806      	ldr	r0, [pc, #24]	; (8000c00 <MX_DAC1_Init+0x5c>)
 8000be8:	f000 fd35 	bl	8001656 <HAL_DAC_ConfigChannel>
 8000bec:	4603      	mov	r3, r0
 8000bee:	2b00      	cmp	r3, #0
 8000bf0:	d001      	beq.n	8000bf6 <MX_DAC1_Init+0x52>
  {
    Error_Handler();
 8000bf2:	f000 f921 	bl	8000e38 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8000bf6:	bf00      	nop
 8000bf8:	3728      	adds	r7, #40	; 0x28
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	bd80      	pop	{r7, pc}
 8000bfe:	bf00      	nop
 8000c00:	20000160 	.word	0x20000160
 8000c04:	40007400 	.word	0x40007400

08000c08 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	b088      	sub	sp, #32
 8000c0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000c0e:	f107 0310 	add.w	r3, r7, #16
 8000c12:	2200      	movs	r2, #0
 8000c14:	601a      	str	r2, [r3, #0]
 8000c16:	605a      	str	r2, [r3, #4]
 8000c18:	609a      	str	r2, [r3, #8]
 8000c1a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c1c:	1d3b      	adds	r3, r7, #4
 8000c1e:	2200      	movs	r2, #0
 8000c20:	601a      	str	r2, [r3, #0]
 8000c22:	605a      	str	r2, [r3, #4]
 8000c24:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000c26:	4b1d      	ldr	r3, [pc, #116]	; (8000c9c <MX_TIM2_Init+0x94>)
 8000c28:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000c2c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 32;
 8000c2e:	4b1b      	ldr	r3, [pc, #108]	; (8000c9c <MX_TIM2_Init+0x94>)
 8000c30:	2220      	movs	r2, #32
 8000c32:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c34:	4b19      	ldr	r3, [pc, #100]	; (8000c9c <MX_TIM2_Init+0x94>)
 8000c36:	2200      	movs	r2, #0
 8000c38:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100;
 8000c3a:	4b18      	ldr	r3, [pc, #96]	; (8000c9c <MX_TIM2_Init+0x94>)
 8000c3c:	2264      	movs	r2, #100	; 0x64
 8000c3e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c40:	4b16      	ldr	r3, [pc, #88]	; (8000c9c <MX_TIM2_Init+0x94>)
 8000c42:	2200      	movs	r2, #0
 8000c44:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c46:	4b15      	ldr	r3, [pc, #84]	; (8000c9c <MX_TIM2_Init+0x94>)
 8000c48:	2200      	movs	r2, #0
 8000c4a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000c4c:	4813      	ldr	r0, [pc, #76]	; (8000c9c <MX_TIM2_Init+0x94>)
 8000c4e:	f002 fa77 	bl	8003140 <HAL_TIM_Base_Init>
 8000c52:	4603      	mov	r3, r0
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d001      	beq.n	8000c5c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000c58:	f000 f8ee 	bl	8000e38 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000c5c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000c60:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000c62:	f107 0310 	add.w	r3, r7, #16
 8000c66:	4619      	mov	r1, r3
 8000c68:	480c      	ldr	r0, [pc, #48]	; (8000c9c <MX_TIM2_Init+0x94>)
 8000c6a:	f002 fac0 	bl	80031ee <HAL_TIM_ConfigClockSource>
 8000c6e:	4603      	mov	r3, r0
 8000c70:	2b00      	cmp	r3, #0
 8000c72:	d001      	beq.n	8000c78 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000c74:	f000 f8e0 	bl	8000e38 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000c78:	2320      	movs	r3, #32
 8000c7a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000c80:	1d3b      	adds	r3, r7, #4
 8000c82:	4619      	mov	r1, r3
 8000c84:	4805      	ldr	r0, [pc, #20]	; (8000c9c <MX_TIM2_Init+0x94>)
 8000c86:	f002 fc77 	bl	8003578 <HAL_TIMEx_MasterConfigSynchronization>
 8000c8a:	4603      	mov	r3, r0
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	d001      	beq.n	8000c94 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000c90:	f000 f8d2 	bl	8000e38 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000c94:	bf00      	nop
 8000c96:	3720      	adds	r7, #32
 8000c98:	46bd      	mov	sp, r7
 8000c9a:	bd80      	pop	{r7, pc}
 8000c9c:	200001bc 	.word	0x200001bc

08000ca0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000ca4:	4b14      	ldr	r3, [pc, #80]	; (8000cf8 <MX_USART2_UART_Init+0x58>)
 8000ca6:	4a15      	ldr	r2, [pc, #84]	; (8000cfc <MX_USART2_UART_Init+0x5c>)
 8000ca8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000caa:	4b13      	ldr	r3, [pc, #76]	; (8000cf8 <MX_USART2_UART_Init+0x58>)
 8000cac:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000cb0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000cb2:	4b11      	ldr	r3, [pc, #68]	; (8000cf8 <MX_USART2_UART_Init+0x58>)
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000cb8:	4b0f      	ldr	r3, [pc, #60]	; (8000cf8 <MX_USART2_UART_Init+0x58>)
 8000cba:	2200      	movs	r2, #0
 8000cbc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000cbe:	4b0e      	ldr	r3, [pc, #56]	; (8000cf8 <MX_USART2_UART_Init+0x58>)
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000cc4:	4b0c      	ldr	r3, [pc, #48]	; (8000cf8 <MX_USART2_UART_Init+0x58>)
 8000cc6:	220c      	movs	r2, #12
 8000cc8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000cca:	4b0b      	ldr	r3, [pc, #44]	; (8000cf8 <MX_USART2_UART_Init+0x58>)
 8000ccc:	2200      	movs	r2, #0
 8000cce:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000cd0:	4b09      	ldr	r3, [pc, #36]	; (8000cf8 <MX_USART2_UART_Init+0x58>)
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000cd6:	4b08      	ldr	r3, [pc, #32]	; (8000cf8 <MX_USART2_UART_Init+0x58>)
 8000cd8:	2200      	movs	r2, #0
 8000cda:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000cdc:	4b06      	ldr	r3, [pc, #24]	; (8000cf8 <MX_USART2_UART_Init+0x58>)
 8000cde:	2200      	movs	r2, #0
 8000ce0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000ce2:	4805      	ldr	r0, [pc, #20]	; (8000cf8 <MX_USART2_UART_Init+0x58>)
 8000ce4:	f002 fcae 	bl	8003644 <HAL_UART_Init>
 8000ce8:	4603      	mov	r3, r0
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	d001      	beq.n	8000cf2 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000cee:	f000 f8a3 	bl	8000e38 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000cf2:	bf00      	nop
 8000cf4:	bd80      	pop	{r7, pc}
 8000cf6:	bf00      	nop
 8000cf8:	20000208 	.word	0x20000208
 8000cfc:	40004400 	.word	0x40004400

08000d00 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000d00:	b580      	push	{r7, lr}
 8000d02:	b082      	sub	sp, #8
 8000d04:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000d06:	4b0c      	ldr	r3, [pc, #48]	; (8000d38 <MX_DMA_Init+0x38>)
 8000d08:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000d0a:	4a0b      	ldr	r2, [pc, #44]	; (8000d38 <MX_DMA_Init+0x38>)
 8000d0c:	f043 0301 	orr.w	r3, r3, #1
 8000d10:	6493      	str	r3, [r2, #72]	; 0x48
 8000d12:	4b09      	ldr	r3, [pc, #36]	; (8000d38 <MX_DMA_Init+0x38>)
 8000d14:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000d16:	f003 0301 	and.w	r3, r3, #1
 8000d1a:	607b      	str	r3, [r7, #4]
 8000d1c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8000d1e:	2200      	movs	r2, #0
 8000d20:	2100      	movs	r1, #0
 8000d22:	200d      	movs	r0, #13
 8000d24:	f000 fc3f 	bl	80015a6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8000d28:	200d      	movs	r0, #13
 8000d2a:	f000 fc58 	bl	80015de <HAL_NVIC_EnableIRQ>

}
 8000d2e:	bf00      	nop
 8000d30:	3708      	adds	r7, #8
 8000d32:	46bd      	mov	sp, r7
 8000d34:	bd80      	pop	{r7, pc}
 8000d36:	bf00      	nop
 8000d38:	40021000 	.word	0x40021000

08000d3c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	b088      	sub	sp, #32
 8000d40:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d42:	f107 030c 	add.w	r3, r7, #12
 8000d46:	2200      	movs	r2, #0
 8000d48:	601a      	str	r2, [r3, #0]
 8000d4a:	605a      	str	r2, [r3, #4]
 8000d4c:	609a      	str	r2, [r3, #8]
 8000d4e:	60da      	str	r2, [r3, #12]
 8000d50:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000d52:	4b37      	ldr	r3, [pc, #220]	; (8000e30 <MX_GPIO_Init+0xf4>)
 8000d54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d56:	4a36      	ldr	r2, [pc, #216]	; (8000e30 <MX_GPIO_Init+0xf4>)
 8000d58:	f043 0304 	orr.w	r3, r3, #4
 8000d5c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000d5e:	4b34      	ldr	r3, [pc, #208]	; (8000e30 <MX_GPIO_Init+0xf4>)
 8000d60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d62:	f003 0304 	and.w	r3, r3, #4
 8000d66:	60bb      	str	r3, [r7, #8]
 8000d68:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000d6a:	4b31      	ldr	r3, [pc, #196]	; (8000e30 <MX_GPIO_Init+0xf4>)
 8000d6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d6e:	4a30      	ldr	r2, [pc, #192]	; (8000e30 <MX_GPIO_Init+0xf4>)
 8000d70:	f043 0301 	orr.w	r3, r3, #1
 8000d74:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000d76:	4b2e      	ldr	r3, [pc, #184]	; (8000e30 <MX_GPIO_Init+0xf4>)
 8000d78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d7a:	f003 0301 	and.w	r3, r3, #1
 8000d7e:	607b      	str	r3, [r7, #4]
 8000d80:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000d82:	4b2b      	ldr	r3, [pc, #172]	; (8000e30 <MX_GPIO_Init+0xf4>)
 8000d84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d86:	4a2a      	ldr	r2, [pc, #168]	; (8000e30 <MX_GPIO_Init+0xf4>)
 8000d88:	f043 0302 	orr.w	r3, r3, #2
 8000d8c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000d8e:	4b28      	ldr	r3, [pc, #160]	; (8000e30 <MX_GPIO_Init+0xf4>)
 8000d90:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d92:	f003 0302 	and.w	r3, r3, #2
 8000d96:	603b      	str	r3, [r7, #0]
 8000d98:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|LD3_Pin|GPIO_PIN_4
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	21fb      	movs	r1, #251	; 0xfb
 8000d9e:	4825      	ldr	r0, [pc, #148]	; (8000e34 <MX_GPIO_Init+0xf8>)
 8000da0:	f001 f846 	bl	8001e30 <HAL_GPIO_WritePin>
						  |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8000da4:	2200      	movs	r2, #0
 8000da6:	f44f 51f8 	mov.w	r1, #7936	; 0x1f00
 8000daa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000dae:	f001 f83f 	bl	8001e30 <HAL_GPIO_WritePin>
						  |GPIO_PIN_12, GPIO_PIN_RESET);

	/*Configure LED Output level*/
	HAL_GPIO_WritePin(LED_GPIO, LED_PIN, GPIO_PIN_RESET);
 8000db2:	2200      	movs	r2, #0
 8000db4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000db8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000dbc:	f001 f838 	bl	8001e30 <HAL_GPIO_WritePin>
	GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
	HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);*/

	/*Configure GPIO pins : PB0 PB1 LD3_Pin PB4
						   PB5 PB6 PB7 */
	GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|LD3_Pin|GPIO_PIN_4
 8000dc0:	23fb      	movs	r3, #251	; 0xfb
 8000dc2:	60fb      	str	r3, [r7, #12]
						  |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
	if(LED_GPIO == GPIOB) // Add Led pin if part of GPIOB
	  GPIO_InitStruct.Pin |= LED_PIN;

	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dc4:	2301      	movs	r3, #1
 8000dc6:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dc8:	2300      	movs	r3, #0
 8000dca:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dcc:	2300      	movs	r3, #0
 8000dce:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000dd0:	f107 030c 	add.w	r3, r7, #12
 8000dd4:	4619      	mov	r1, r3
 8000dd6:	4817      	ldr	r0, [pc, #92]	; (8000e34 <MX_GPIO_Init+0xf8>)
 8000dd8:	f000 fec0 	bl	8001b5c <HAL_GPIO_Init>

	/*Configure GPIO pins : PA8 PA9 PA10 PA11
						   PA12 */
	GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8000ddc:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8000de0:	60fb      	str	r3, [r7, #12]
						  |GPIO_PIN_12;
	if(LED_GPIO == GPIOA)// Add Led pin if part of GPIOA
	  GPIO_InitStruct.Pin |= LED_PIN;
 8000de2:	68fb      	ldr	r3, [r7, #12]
 8000de4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000de8:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dea:	2301      	movs	r3, #1
 8000dec:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dee:	2300      	movs	r3, #0
 8000df0:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000df2:	2300      	movs	r3, #0
 8000df4:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000df6:	f107 030c 	add.w	r3, r7, #12
 8000dfa:	4619      	mov	r1, r3
 8000dfc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e00:	f000 feac 	bl	8001b5c <HAL_GPIO_Init>

	/*Configure GPIO pin : VCP_RX_Pin */
	GPIO_InitStruct.Pin = VCP_RX_Pin;
 8000e04:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000e08:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e0a:	2302      	movs	r3, #2
 8000e0c:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e0e:	2300      	movs	r3, #0
 8000e10:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e12:	2303      	movs	r3, #3
 8000e14:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 8000e16:	2303      	movs	r3, #3
 8000e18:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8000e1a:	f107 030c 	add.w	r3, r7, #12
 8000e1e:	4619      	mov	r1, r3
 8000e20:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e24:	f000 fe9a 	bl	8001b5c <HAL_GPIO_Init>
}
 8000e28:	bf00      	nop
 8000e2a:	3720      	adds	r7, #32
 8000e2c:	46bd      	mov	sp, r7
 8000e2e:	bd80      	pop	{r7, pc}
 8000e30:	40021000 	.word	0x40021000
 8000e34:	48000400 	.word	0x48000400

08000e38 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e38:	b480      	push	{r7}
 8000e3a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e3c:	b672      	cpsid	i
}
 8000e3e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e40:	e7fe      	b.n	8000e40 <Error_Handler+0x8>
	...

08000e44 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e44:	b480      	push	{r7}
 8000e46:	b083      	sub	sp, #12
 8000e48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e4a:	4b0f      	ldr	r3, [pc, #60]	; (8000e88 <HAL_MspInit+0x44>)
 8000e4c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000e4e:	4a0e      	ldr	r2, [pc, #56]	; (8000e88 <HAL_MspInit+0x44>)
 8000e50:	f043 0301 	orr.w	r3, r3, #1
 8000e54:	6613      	str	r3, [r2, #96]	; 0x60
 8000e56:	4b0c      	ldr	r3, [pc, #48]	; (8000e88 <HAL_MspInit+0x44>)
 8000e58:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000e5a:	f003 0301 	and.w	r3, r3, #1
 8000e5e:	607b      	str	r3, [r7, #4]
 8000e60:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e62:	4b09      	ldr	r3, [pc, #36]	; (8000e88 <HAL_MspInit+0x44>)
 8000e64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000e66:	4a08      	ldr	r2, [pc, #32]	; (8000e88 <HAL_MspInit+0x44>)
 8000e68:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e6c:	6593      	str	r3, [r2, #88]	; 0x58
 8000e6e:	4b06      	ldr	r3, [pc, #24]	; (8000e88 <HAL_MspInit+0x44>)
 8000e70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000e72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e76:	603b      	str	r3, [r7, #0]
 8000e78:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e7a:	bf00      	nop
 8000e7c:	370c      	adds	r7, #12
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e84:	4770      	bx	lr
 8000e86:	bf00      	nop
 8000e88:	40021000 	.word	0x40021000

08000e8c <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	b08a      	sub	sp, #40	; 0x28
 8000e90:	af00      	add	r7, sp, #0
 8000e92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e94:	f107 0314 	add.w	r3, r7, #20
 8000e98:	2200      	movs	r2, #0
 8000e9a:	601a      	str	r2, [r3, #0]
 8000e9c:	605a      	str	r2, [r3, #4]
 8000e9e:	609a      	str	r2, [r3, #8]
 8000ea0:	60da      	str	r2, [r3, #12]
 8000ea2:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	4a2b      	ldr	r2, [pc, #172]	; (8000f58 <HAL_DAC_MspInit+0xcc>)
 8000eaa:	4293      	cmp	r3, r2
 8000eac:	d14f      	bne.n	8000f4e <HAL_DAC_MspInit+0xc2>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8000eae:	4b2b      	ldr	r3, [pc, #172]	; (8000f5c <HAL_DAC_MspInit+0xd0>)
 8000eb0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000eb2:	4a2a      	ldr	r2, [pc, #168]	; (8000f5c <HAL_DAC_MspInit+0xd0>)
 8000eb4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8000eb8:	6593      	str	r3, [r2, #88]	; 0x58
 8000eba:	4b28      	ldr	r3, [pc, #160]	; (8000f5c <HAL_DAC_MspInit+0xd0>)
 8000ebc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000ebe:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8000ec2:	613b      	str	r3, [r7, #16]
 8000ec4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ec6:	4b25      	ldr	r3, [pc, #148]	; (8000f5c <HAL_DAC_MspInit+0xd0>)
 8000ec8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000eca:	4a24      	ldr	r2, [pc, #144]	; (8000f5c <HAL_DAC_MspInit+0xd0>)
 8000ecc:	f043 0301 	orr.w	r3, r3, #1
 8000ed0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000ed2:	4b22      	ldr	r3, [pc, #136]	; (8000f5c <HAL_DAC_MspInit+0xd0>)
 8000ed4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ed6:	f003 0301 	and.w	r3, r3, #1
 8000eda:	60fb      	str	r3, [r7, #12]
 8000edc:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000ede:	2310      	movs	r3, #16
 8000ee0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000ee2:	2303      	movs	r3, #3
 8000ee4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000eea:	f107 0314 	add.w	r3, r7, #20
 8000eee:	4619      	mov	r1, r3
 8000ef0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ef4:	f000 fe32 	bl	8001b5c <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC_CH1 Init */
    hdma_dac_ch1.Instance = DMA1_Channel3;
 8000ef8:	4b19      	ldr	r3, [pc, #100]	; (8000f60 <HAL_DAC_MspInit+0xd4>)
 8000efa:	4a1a      	ldr	r2, [pc, #104]	; (8000f64 <HAL_DAC_MspInit+0xd8>)
 8000efc:	601a      	str	r2, [r3, #0]
    hdma_dac_ch1.Init.Request = DMA_REQUEST_6;
 8000efe:	4b18      	ldr	r3, [pc, #96]	; (8000f60 <HAL_DAC_MspInit+0xd4>)
 8000f00:	2206      	movs	r2, #6
 8000f02:	605a      	str	r2, [r3, #4]
    hdma_dac_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000f04:	4b16      	ldr	r3, [pc, #88]	; (8000f60 <HAL_DAC_MspInit+0xd4>)
 8000f06:	2210      	movs	r2, #16
 8000f08:	609a      	str	r2, [r3, #8]
    hdma_dac_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000f0a:	4b15      	ldr	r3, [pc, #84]	; (8000f60 <HAL_DAC_MspInit+0xd4>)
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	60da      	str	r2, [r3, #12]
    hdma_dac_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8000f10:	4b13      	ldr	r3, [pc, #76]	; (8000f60 <HAL_DAC_MspInit+0xd4>)
 8000f12:	2280      	movs	r2, #128	; 0x80
 8000f14:	611a      	str	r2, [r3, #16]
    hdma_dac_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000f16:	4b12      	ldr	r3, [pc, #72]	; (8000f60 <HAL_DAC_MspInit+0xd4>)
 8000f18:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000f1c:	615a      	str	r2, [r3, #20]
    hdma_dac_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000f1e:	4b10      	ldr	r3, [pc, #64]	; (8000f60 <HAL_DAC_MspInit+0xd4>)
 8000f20:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000f24:	619a      	str	r2, [r3, #24]
    hdma_dac_ch1.Init.Mode = DMA_CIRCULAR;
 8000f26:	4b0e      	ldr	r3, [pc, #56]	; (8000f60 <HAL_DAC_MspInit+0xd4>)
 8000f28:	2220      	movs	r2, #32
 8000f2a:	61da      	str	r2, [r3, #28]
    hdma_dac_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8000f2c:	4b0c      	ldr	r3, [pc, #48]	; (8000f60 <HAL_DAC_MspInit+0xd4>)
 8000f2e:	2200      	movs	r2, #0
 8000f30:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac_ch1) != HAL_OK)
 8000f32:	480b      	ldr	r0, [pc, #44]	; (8000f60 <HAL_DAC_MspInit+0xd4>)
 8000f34:	f000 fcaa 	bl	800188c <HAL_DMA_Init>
 8000f38:	4603      	mov	r3, r0
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d001      	beq.n	8000f42 <HAL_DAC_MspInit+0xb6>
    {
      Error_Handler();
 8000f3e:	f7ff ff7b 	bl	8000e38 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac_ch1);
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	4a06      	ldr	r2, [pc, #24]	; (8000f60 <HAL_DAC_MspInit+0xd4>)
 8000f46:	609a      	str	r2, [r3, #8]
 8000f48:	4a05      	ldr	r2, [pc, #20]	; (8000f60 <HAL_DAC_MspInit+0xd4>)
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 8000f4e:	bf00      	nop
 8000f50:	3728      	adds	r7, #40	; 0x28
 8000f52:	46bd      	mov	sp, r7
 8000f54:	bd80      	pop	{r7, pc}
 8000f56:	bf00      	nop
 8000f58:	40007400 	.word	0x40007400
 8000f5c:	40021000 	.word	0x40021000
 8000f60:	20000174 	.word	0x20000174
 8000f64:	40020030 	.word	0x40020030

08000f68 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000f68:	b480      	push	{r7}
 8000f6a:	b085      	sub	sp, #20
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000f78:	d10b      	bne.n	8000f92 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000f7a:	4b09      	ldr	r3, [pc, #36]	; (8000fa0 <HAL_TIM_Base_MspInit+0x38>)
 8000f7c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000f7e:	4a08      	ldr	r2, [pc, #32]	; (8000fa0 <HAL_TIM_Base_MspInit+0x38>)
 8000f80:	f043 0301 	orr.w	r3, r3, #1
 8000f84:	6593      	str	r3, [r2, #88]	; 0x58
 8000f86:	4b06      	ldr	r3, [pc, #24]	; (8000fa0 <HAL_TIM_Base_MspInit+0x38>)
 8000f88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000f8a:	f003 0301 	and.w	r3, r3, #1
 8000f8e:	60fb      	str	r3, [r7, #12]
 8000f90:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000f92:	bf00      	nop
 8000f94:	3714      	adds	r7, #20
 8000f96:	46bd      	mov	sp, r7
 8000f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9c:	4770      	bx	lr
 8000f9e:	bf00      	nop
 8000fa0:	40021000 	.word	0x40021000

08000fa4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b08a      	sub	sp, #40	; 0x28
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fac:	f107 0314 	add.w	r3, r7, #20
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	601a      	str	r2, [r3, #0]
 8000fb4:	605a      	str	r2, [r3, #4]
 8000fb6:	609a      	str	r2, [r3, #8]
 8000fb8:	60da      	str	r2, [r3, #12]
 8000fba:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	4a20      	ldr	r2, [pc, #128]	; (8001044 <HAL_UART_MspInit+0xa0>)
 8000fc2:	4293      	cmp	r3, r2
 8000fc4:	d13a      	bne.n	800103c <HAL_UART_MspInit+0x98>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000fc6:	4b20      	ldr	r3, [pc, #128]	; (8001048 <HAL_UART_MspInit+0xa4>)
 8000fc8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000fca:	4a1f      	ldr	r2, [pc, #124]	; (8001048 <HAL_UART_MspInit+0xa4>)
 8000fcc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000fd0:	6593      	str	r3, [r2, #88]	; 0x58
 8000fd2:	4b1d      	ldr	r3, [pc, #116]	; (8001048 <HAL_UART_MspInit+0xa4>)
 8000fd4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000fd6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000fda:	613b      	str	r3, [r7, #16]
 8000fdc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fde:	4b1a      	ldr	r3, [pc, #104]	; (8001048 <HAL_UART_MspInit+0xa4>)
 8000fe0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fe2:	4a19      	ldr	r2, [pc, #100]	; (8001048 <HAL_UART_MspInit+0xa4>)
 8000fe4:	f043 0301 	orr.w	r3, r3, #1
 8000fe8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000fea:	4b17      	ldr	r3, [pc, #92]	; (8001048 <HAL_UART_MspInit+0xa4>)
 8000fec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fee:	f003 0301 	and.w	r3, r3, #1
 8000ff2:	60fb      	str	r3, [r7, #12]
 8000ff4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15 (JTDI)     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000ff6:	2304      	movs	r3, #4
 8000ff8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ffa:	2302      	movs	r3, #2
 8000ffc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ffe:	2300      	movs	r3, #0
 8001000:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001002:	2303      	movs	r3, #3
 8001004:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001006:	2307      	movs	r3, #7
 8001008:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800100a:	f107 0314 	add.w	r3, r7, #20
 800100e:	4619      	mov	r1, r3
 8001010:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001014:	f000 fda2 	bl	8001b5c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VCP_RX_Pin;
 8001018:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800101c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800101e:	2302      	movs	r3, #2
 8001020:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001022:	2300      	movs	r3, #0
 8001024:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001026:	2303      	movs	r3, #3
 8001028:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 800102a:	2303      	movs	r3, #3
 800102c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 800102e:	f107 0314 	add.w	r3, r7, #20
 8001032:	4619      	mov	r1, r3
 8001034:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001038:	f000 fd90 	bl	8001b5c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800103c:	bf00      	nop
 800103e:	3728      	adds	r7, #40	; 0x28
 8001040:	46bd      	mov	sp, r7
 8001042:	bd80      	pop	{r7, pc}
 8001044:	40004400 	.word	0x40004400
 8001048:	40021000 	.word	0x40021000

0800104c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800104c:	b480      	push	{r7}
 800104e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001050:	e7fe      	b.n	8001050 <NMI_Handler+0x4>

08001052 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001052:	b480      	push	{r7}
 8001054:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001056:	e7fe      	b.n	8001056 <HardFault_Handler+0x4>

08001058 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001058:	b480      	push	{r7}
 800105a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800105c:	e7fe      	b.n	800105c <MemManage_Handler+0x4>

0800105e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800105e:	b480      	push	{r7}
 8001060:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001062:	e7fe      	b.n	8001062 <BusFault_Handler+0x4>

08001064 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001064:	b480      	push	{r7}
 8001066:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001068:	e7fe      	b.n	8001068 <UsageFault_Handler+0x4>

0800106a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800106a:	b480      	push	{r7}
 800106c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800106e:	bf00      	nop
 8001070:	46bd      	mov	sp, r7
 8001072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001076:	4770      	bx	lr

08001078 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001078:	b480      	push	{r7}
 800107a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800107c:	bf00      	nop
 800107e:	46bd      	mov	sp, r7
 8001080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001084:	4770      	bx	lr

08001086 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001086:	b480      	push	{r7}
 8001088:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800108a:	bf00      	nop
 800108c:	46bd      	mov	sp, r7
 800108e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001092:	4770      	bx	lr

08001094 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001098:	f000 f966 	bl	8001368 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800109c:	bf00      	nop
 800109e:	bd80      	pop	{r7, pc}

080010a0 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac_ch1);
 80010a4:	4802      	ldr	r0, [pc, #8]	; (80010b0 <DMA1_Channel3_IRQHandler+0x10>)
 80010a6:	f000 fca9 	bl	80019fc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 80010aa:	bf00      	nop
 80010ac:	bd80      	pop	{r7, pc}
 80010ae:	bf00      	nop
 80010b0:	20000174 	.word	0x20000174

080010b4 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

int _read (int file, char *ptr, int len)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b084      	sub	sp, #16
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	60f8      	str	r0, [r7, #12]
 80010bc:	60b9      	str	r1, [r7, #8]
 80010be:	607a      	str	r2, [r7, #4]
//	}

	// Conestoga College implemented change to cause VCP to be used for stdin
	extern UART_HandleTypeDef huart2;

	len = 1;						// over ride the read and only get 1 char
 80010c0:	2301      	movs	r3, #1
 80010c2:	607b      	str	r3, [r7, #4]
	if( HAL_UART_Receive(&huart2, (uint8_t *)ptr, len, HAL_MAX_DELAY) != HAL_OK )
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	b29a      	uxth	r2, r3
 80010c8:	f04f 33ff 	mov.w	r3, #4294967295
 80010cc:	68b9      	ldr	r1, [r7, #8]
 80010ce:	4807      	ldr	r0, [pc, #28]	; (80010ec <_read+0x38>)
 80010d0:	f002 fb9a 	bl	8003808 <HAL_UART_Receive>
 80010d4:	4603      	mov	r3, r0
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d002      	beq.n	80010e0 <_read+0x2c>
		len = EOF;					// signal an issue with stream
 80010da:	f04f 33ff 	mov.w	r3, #4294967295
 80010de:	607b      	str	r3, [r7, #4]

	return len;
 80010e0:	687b      	ldr	r3, [r7, #4]
}
 80010e2:	4618      	mov	r0, r3
 80010e4:	3710      	adds	r7, #16
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd80      	pop	{r7, pc}
 80010ea:	bf00      	nop
 80010ec:	20000208 	.word	0x20000208

080010f0 <_write>:

int _write(int file, char *ptr, int len)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b086      	sub	sp, #24
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	60f8      	str	r0, [r7, #12]
 80010f8:	60b9      	str	r1, [r7, #8]
 80010fa:	607a      	str	r2, [r7, #4]

	// Conestoga College implemented change to cause VCP to be used for stdin

	extern UART_HandleTypeDef huart2;

	HAL_StatusTypeDef result = HAL_OK;
 80010fc:	2300      	movs	r3, #0
 80010fe:	75fb      	strb	r3, [r7, #23]

	result = HAL_UART_Transmit(&huart2, (uint8_t *)ptr, len, HAL_MAX_DELAY);
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	b29a      	uxth	r2, r3
 8001104:	f04f 33ff 	mov.w	r3, #4294967295
 8001108:	68b9      	ldr	r1, [r7, #8]
 800110a:	4809      	ldr	r0, [pc, #36]	; (8001130 <_write+0x40>)
 800110c:	f002 fae8 	bl	80036e0 <HAL_UART_Transmit>
 8001110:	4603      	mov	r3, r0
 8001112:	75fb      	strb	r3, [r7, #23]
	if(result == HAL_ERROR || result == HAL_BUSY)
 8001114:	7dfb      	ldrb	r3, [r7, #23]
 8001116:	2b01      	cmp	r3, #1
 8001118:	d002      	beq.n	8001120 <_write+0x30>
 800111a:	7dfb      	ldrb	r3, [r7, #23]
 800111c:	2b02      	cmp	r3, #2
 800111e:	d101      	bne.n	8001124 <_write+0x34>
	{
		Error_Handler();
 8001120:	f7ff fe8a 	bl	8000e38 <Error_Handler>
	}

	return len;
 8001124:	687b      	ldr	r3, [r7, #4]
}
 8001126:	4618      	mov	r0, r3
 8001128:	3718      	adds	r7, #24
 800112a:	46bd      	mov	sp, r7
 800112c:	bd80      	pop	{r7, pc}
 800112e:	bf00      	nop
 8001130:	20000208 	.word	0x20000208

08001134 <_close>:



int _close(int file)
{
 8001134:	b480      	push	{r7}
 8001136:	b083      	sub	sp, #12
 8001138:	af00      	add	r7, sp, #0
 800113a:	6078      	str	r0, [r7, #4]
	return -1;
 800113c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001140:	4618      	mov	r0, r3
 8001142:	370c      	adds	r7, #12
 8001144:	46bd      	mov	sp, r7
 8001146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114a:	4770      	bx	lr

0800114c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800114c:	b480      	push	{r7}
 800114e:	b083      	sub	sp, #12
 8001150:	af00      	add	r7, sp, #0
 8001152:	6078      	str	r0, [r7, #4]
 8001154:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001156:	683b      	ldr	r3, [r7, #0]
 8001158:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800115c:	605a      	str	r2, [r3, #4]
	return 0;
 800115e:	2300      	movs	r3, #0
}
 8001160:	4618      	mov	r0, r3
 8001162:	370c      	adds	r7, #12
 8001164:	46bd      	mov	sp, r7
 8001166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116a:	4770      	bx	lr

0800116c <_isatty>:

int _isatty(int file)
{
 800116c:	b480      	push	{r7}
 800116e:	b083      	sub	sp, #12
 8001170:	af00      	add	r7, sp, #0
 8001172:	6078      	str	r0, [r7, #4]
	return 1;
 8001174:	2301      	movs	r3, #1
}
 8001176:	4618      	mov	r0, r3
 8001178:	370c      	adds	r7, #12
 800117a:	46bd      	mov	sp, r7
 800117c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001180:	4770      	bx	lr

08001182 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001182:	b480      	push	{r7}
 8001184:	b085      	sub	sp, #20
 8001186:	af00      	add	r7, sp, #0
 8001188:	60f8      	str	r0, [r7, #12]
 800118a:	60b9      	str	r1, [r7, #8]
 800118c:	607a      	str	r2, [r7, #4]
	return 0;
 800118e:	2300      	movs	r3, #0
}
 8001190:	4618      	mov	r0, r3
 8001192:	3714      	adds	r7, #20
 8001194:	46bd      	mov	sp, r7
 8001196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800119a:	4770      	bx	lr

0800119c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	b086      	sub	sp, #24
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80011a4:	4a14      	ldr	r2, [pc, #80]	; (80011f8 <_sbrk+0x5c>)
 80011a6:	4b15      	ldr	r3, [pc, #84]	; (80011fc <_sbrk+0x60>)
 80011a8:	1ad3      	subs	r3, r2, r3
 80011aa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80011ac:	697b      	ldr	r3, [r7, #20]
 80011ae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80011b0:	4b13      	ldr	r3, [pc, #76]	; (8001200 <_sbrk+0x64>)
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d102      	bne.n	80011be <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80011b8:	4b11      	ldr	r3, [pc, #68]	; (8001200 <_sbrk+0x64>)
 80011ba:	4a12      	ldr	r2, [pc, #72]	; (8001204 <_sbrk+0x68>)
 80011bc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80011be:	4b10      	ldr	r3, [pc, #64]	; (8001200 <_sbrk+0x64>)
 80011c0:	681a      	ldr	r2, [r3, #0]
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	4413      	add	r3, r2
 80011c6:	693a      	ldr	r2, [r7, #16]
 80011c8:	429a      	cmp	r2, r3
 80011ca:	d207      	bcs.n	80011dc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80011cc:	f002 ff62 	bl	8004094 <__errno>
 80011d0:	4603      	mov	r3, r0
 80011d2:	220c      	movs	r2, #12
 80011d4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80011d6:	f04f 33ff 	mov.w	r3, #4294967295
 80011da:	e009      	b.n	80011f0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80011dc:	4b08      	ldr	r3, [pc, #32]	; (8001200 <_sbrk+0x64>)
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80011e2:	4b07      	ldr	r3, [pc, #28]	; (8001200 <_sbrk+0x64>)
 80011e4:	681a      	ldr	r2, [r3, #0]
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	4413      	add	r3, r2
 80011ea:	4a05      	ldr	r2, [pc, #20]	; (8001200 <_sbrk+0x64>)
 80011ec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80011ee:	68fb      	ldr	r3, [r7, #12]
}
 80011f0:	4618      	mov	r0, r3
 80011f2:	3718      	adds	r7, #24
 80011f4:	46bd      	mov	sp, r7
 80011f6:	bd80      	pop	{r7, pc}
 80011f8:	20010000 	.word	0x20010000
 80011fc:	00000400 	.word	0x00000400
 8001200:	20000154 	.word	0x20000154
 8001204:	200002a0 	.word	0x200002a0

08001208 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001208:	b480      	push	{r7}
 800120a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800120c:	4b15      	ldr	r3, [pc, #84]	; (8001264 <SystemInit+0x5c>)
 800120e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001212:	4a14      	ldr	r2, [pc, #80]	; (8001264 <SystemInit+0x5c>)
 8001214:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001218:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 800121c:	4b12      	ldr	r3, [pc, #72]	; (8001268 <SystemInit+0x60>)
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	4a11      	ldr	r2, [pc, #68]	; (8001268 <SystemInit+0x60>)
 8001222:	f043 0301 	orr.w	r3, r3, #1
 8001226:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8001228:	4b0f      	ldr	r3, [pc, #60]	; (8001268 <SystemInit+0x60>)
 800122a:	2200      	movs	r2, #0
 800122c:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 800122e:	4b0e      	ldr	r3, [pc, #56]	; (8001268 <SystemInit+0x60>)
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	4a0d      	ldr	r2, [pc, #52]	; (8001268 <SystemInit+0x60>)
 8001234:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8001238:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 800123c:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 800123e:	4b0a      	ldr	r3, [pc, #40]	; (8001268 <SystemInit+0x60>)
 8001240:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001244:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001246:	4b08      	ldr	r3, [pc, #32]	; (8001268 <SystemInit+0x60>)
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	4a07      	ldr	r2, [pc, #28]	; (8001268 <SystemInit+0x60>)
 800124c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001250:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8001252:	4b05      	ldr	r3, [pc, #20]	; (8001268 <SystemInit+0x60>)
 8001254:	2200      	movs	r2, #0
 8001256:	619a      	str	r2, [r3, #24]
}
 8001258:	bf00      	nop
 800125a:	46bd      	mov	sp, r7
 800125c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001260:	4770      	bx	lr
 8001262:	bf00      	nop
 8001264:	e000ed00 	.word	0xe000ed00
 8001268:	40021000 	.word	0x40021000

0800126c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800126c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80012a4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001270:	f7ff ffca 	bl	8001208 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8001274:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8001276:	e003      	b.n	8001280 <LoopCopyDataInit>

08001278 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001278:	4b0b      	ldr	r3, [pc, #44]	; (80012a8 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800127a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 800127c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800127e:	3104      	adds	r1, #4

08001280 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001280:	480a      	ldr	r0, [pc, #40]	; (80012ac <LoopForever+0xa>)
	ldr	r3, =_edata
 8001282:	4b0b      	ldr	r3, [pc, #44]	; (80012b0 <LoopForever+0xe>)
	adds	r2, r0, r1
 8001284:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8001286:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001288:	d3f6      	bcc.n	8001278 <CopyDataInit>
	ldr	r2, =_sbss
 800128a:	4a0a      	ldr	r2, [pc, #40]	; (80012b4 <LoopForever+0x12>)
	b	LoopFillZerobss
 800128c:	e002      	b.n	8001294 <LoopFillZerobss>

0800128e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800128e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001290:	f842 3b04 	str.w	r3, [r2], #4

08001294 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8001294:	4b08      	ldr	r3, [pc, #32]	; (80012b8 <LoopForever+0x16>)
	cmp	r2, r3
 8001296:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001298:	d3f9      	bcc.n	800128e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800129a:	f002 ff13 	bl	80040c4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800129e:	f7ff faa1 	bl	80007e4 <main>

080012a2 <LoopForever>:

LoopForever:
    b LoopForever
 80012a2:	e7fe      	b.n	80012a2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80012a4:	20010000 	.word	0x20010000
	ldr	r3, =_sidata
 80012a8:	0800554c 	.word	0x0800554c
	ldr	r0, =_sdata
 80012ac:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80012b0:	20000138 	.word	0x20000138
	ldr	r2, =_sbss
 80012b4:	20000138 	.word	0x20000138
	ldr	r3, = _ebss
 80012b8:	200002a0 	.word	0x200002a0

080012bc <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80012bc:	e7fe      	b.n	80012bc <ADC1_IRQHandler>

080012be <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80012be:	b580      	push	{r7, lr}
 80012c0:	b082      	sub	sp, #8
 80012c2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80012c4:	2300      	movs	r3, #0
 80012c6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80012c8:	2003      	movs	r0, #3
 80012ca:	f000 f961 	bl	8001590 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80012ce:	2000      	movs	r0, #0
 80012d0:	f000 f80e 	bl	80012f0 <HAL_InitTick>
 80012d4:	4603      	mov	r3, r0
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d002      	beq.n	80012e0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80012da:	2301      	movs	r3, #1
 80012dc:	71fb      	strb	r3, [r7, #7]
 80012de:	e001      	b.n	80012e4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80012e0:	f7ff fdb0 	bl	8000e44 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80012e4:	79fb      	ldrb	r3, [r7, #7]
}
 80012e6:	4618      	mov	r0, r3
 80012e8:	3708      	adds	r7, #8
 80012ea:	46bd      	mov	sp, r7
 80012ec:	bd80      	pop	{r7, pc}
	...

080012f0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b084      	sub	sp, #16
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80012f8:	2300      	movs	r3, #0
 80012fa:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80012fc:	4b17      	ldr	r3, [pc, #92]	; (800135c <HAL_InitTick+0x6c>)
 80012fe:	781b      	ldrb	r3, [r3, #0]
 8001300:	2b00      	cmp	r3, #0
 8001302:	d023      	beq.n	800134c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001304:	4b16      	ldr	r3, [pc, #88]	; (8001360 <HAL_InitTick+0x70>)
 8001306:	681a      	ldr	r2, [r3, #0]
 8001308:	4b14      	ldr	r3, [pc, #80]	; (800135c <HAL_InitTick+0x6c>)
 800130a:	781b      	ldrb	r3, [r3, #0]
 800130c:	4619      	mov	r1, r3
 800130e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001312:	fbb3 f3f1 	udiv	r3, r3, r1
 8001316:	fbb2 f3f3 	udiv	r3, r2, r3
 800131a:	4618      	mov	r0, r3
 800131c:	f000 f96d 	bl	80015fa <HAL_SYSTICK_Config>
 8001320:	4603      	mov	r3, r0
 8001322:	2b00      	cmp	r3, #0
 8001324:	d10f      	bne.n	8001346 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	2b0f      	cmp	r3, #15
 800132a:	d809      	bhi.n	8001340 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800132c:	2200      	movs	r2, #0
 800132e:	6879      	ldr	r1, [r7, #4]
 8001330:	f04f 30ff 	mov.w	r0, #4294967295
 8001334:	f000 f937 	bl	80015a6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001338:	4a0a      	ldr	r2, [pc, #40]	; (8001364 <HAL_InitTick+0x74>)
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	6013      	str	r3, [r2, #0]
 800133e:	e007      	b.n	8001350 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001340:	2301      	movs	r3, #1
 8001342:	73fb      	strb	r3, [r7, #15]
 8001344:	e004      	b.n	8001350 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001346:	2301      	movs	r3, #1
 8001348:	73fb      	strb	r3, [r7, #15]
 800134a:	e001      	b.n	8001350 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 800134c:	2301      	movs	r3, #1
 800134e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001350:	7bfb      	ldrb	r3, [r7, #15]
}
 8001352:	4618      	mov	r0, r3
 8001354:	3710      	adds	r7, #16
 8001356:	46bd      	mov	sp, r7
 8001358:	bd80      	pop	{r7, pc}
 800135a:	bf00      	nop
 800135c:	200000d0 	.word	0x200000d0
 8001360:	200000c8 	.word	0x200000c8
 8001364:	200000cc 	.word	0x200000cc

08001368 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001368:	b480      	push	{r7}
 800136a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800136c:	4b06      	ldr	r3, [pc, #24]	; (8001388 <HAL_IncTick+0x20>)
 800136e:	781b      	ldrb	r3, [r3, #0]
 8001370:	461a      	mov	r2, r3
 8001372:	4b06      	ldr	r3, [pc, #24]	; (800138c <HAL_IncTick+0x24>)
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	4413      	add	r3, r2
 8001378:	4a04      	ldr	r2, [pc, #16]	; (800138c <HAL_IncTick+0x24>)
 800137a:	6013      	str	r3, [r2, #0]
}
 800137c:	bf00      	nop
 800137e:	46bd      	mov	sp, r7
 8001380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001384:	4770      	bx	lr
 8001386:	bf00      	nop
 8001388:	200000d0 	.word	0x200000d0
 800138c:	2000028c 	.word	0x2000028c

08001390 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001390:	b480      	push	{r7}
 8001392:	af00      	add	r7, sp, #0
  return uwTick;
 8001394:	4b03      	ldr	r3, [pc, #12]	; (80013a4 <HAL_GetTick+0x14>)
 8001396:	681b      	ldr	r3, [r3, #0]
}
 8001398:	4618      	mov	r0, r3
 800139a:	46bd      	mov	sp, r7
 800139c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a0:	4770      	bx	lr
 80013a2:	bf00      	nop
 80013a4:	2000028c 	.word	0x2000028c

080013a8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b084      	sub	sp, #16
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80013b0:	f7ff ffee 	bl	8001390 <HAL_GetTick>
 80013b4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80013ba:	68fb      	ldr	r3, [r7, #12]
 80013bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80013c0:	d005      	beq.n	80013ce <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80013c2:	4b0a      	ldr	r3, [pc, #40]	; (80013ec <HAL_Delay+0x44>)
 80013c4:	781b      	ldrb	r3, [r3, #0]
 80013c6:	461a      	mov	r2, r3
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	4413      	add	r3, r2
 80013cc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80013ce:	bf00      	nop
 80013d0:	f7ff ffde 	bl	8001390 <HAL_GetTick>
 80013d4:	4602      	mov	r2, r0
 80013d6:	68bb      	ldr	r3, [r7, #8]
 80013d8:	1ad3      	subs	r3, r2, r3
 80013da:	68fa      	ldr	r2, [r7, #12]
 80013dc:	429a      	cmp	r2, r3
 80013de:	d8f7      	bhi.n	80013d0 <HAL_Delay+0x28>
  {
  }
}
 80013e0:	bf00      	nop
 80013e2:	bf00      	nop
 80013e4:	3710      	adds	r7, #16
 80013e6:	46bd      	mov	sp, r7
 80013e8:	bd80      	pop	{r7, pc}
 80013ea:	bf00      	nop
 80013ec:	200000d0 	.word	0x200000d0

080013f0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013f0:	b480      	push	{r7}
 80013f2:	b085      	sub	sp, #20
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	f003 0307 	and.w	r3, r3, #7
 80013fe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001400:	4b0c      	ldr	r3, [pc, #48]	; (8001434 <__NVIC_SetPriorityGrouping+0x44>)
 8001402:	68db      	ldr	r3, [r3, #12]
 8001404:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001406:	68ba      	ldr	r2, [r7, #8]
 8001408:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800140c:	4013      	ands	r3, r2
 800140e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001410:	68fb      	ldr	r3, [r7, #12]
 8001412:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001414:	68bb      	ldr	r3, [r7, #8]
 8001416:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001418:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800141c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001420:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001422:	4a04      	ldr	r2, [pc, #16]	; (8001434 <__NVIC_SetPriorityGrouping+0x44>)
 8001424:	68bb      	ldr	r3, [r7, #8]
 8001426:	60d3      	str	r3, [r2, #12]
}
 8001428:	bf00      	nop
 800142a:	3714      	adds	r7, #20
 800142c:	46bd      	mov	sp, r7
 800142e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001432:	4770      	bx	lr
 8001434:	e000ed00 	.word	0xe000ed00

08001438 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001438:	b480      	push	{r7}
 800143a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800143c:	4b04      	ldr	r3, [pc, #16]	; (8001450 <__NVIC_GetPriorityGrouping+0x18>)
 800143e:	68db      	ldr	r3, [r3, #12]
 8001440:	0a1b      	lsrs	r3, r3, #8
 8001442:	f003 0307 	and.w	r3, r3, #7
}
 8001446:	4618      	mov	r0, r3
 8001448:	46bd      	mov	sp, r7
 800144a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800144e:	4770      	bx	lr
 8001450:	e000ed00 	.word	0xe000ed00

08001454 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001454:	b480      	push	{r7}
 8001456:	b083      	sub	sp, #12
 8001458:	af00      	add	r7, sp, #0
 800145a:	4603      	mov	r3, r0
 800145c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800145e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001462:	2b00      	cmp	r3, #0
 8001464:	db0b      	blt.n	800147e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001466:	79fb      	ldrb	r3, [r7, #7]
 8001468:	f003 021f 	and.w	r2, r3, #31
 800146c:	4907      	ldr	r1, [pc, #28]	; (800148c <__NVIC_EnableIRQ+0x38>)
 800146e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001472:	095b      	lsrs	r3, r3, #5
 8001474:	2001      	movs	r0, #1
 8001476:	fa00 f202 	lsl.w	r2, r0, r2
 800147a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800147e:	bf00      	nop
 8001480:	370c      	adds	r7, #12
 8001482:	46bd      	mov	sp, r7
 8001484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001488:	4770      	bx	lr
 800148a:	bf00      	nop
 800148c:	e000e100 	.word	0xe000e100

08001490 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001490:	b480      	push	{r7}
 8001492:	b083      	sub	sp, #12
 8001494:	af00      	add	r7, sp, #0
 8001496:	4603      	mov	r3, r0
 8001498:	6039      	str	r1, [r7, #0]
 800149a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800149c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	db0a      	blt.n	80014ba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014a4:	683b      	ldr	r3, [r7, #0]
 80014a6:	b2da      	uxtb	r2, r3
 80014a8:	490c      	ldr	r1, [pc, #48]	; (80014dc <__NVIC_SetPriority+0x4c>)
 80014aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014ae:	0112      	lsls	r2, r2, #4
 80014b0:	b2d2      	uxtb	r2, r2
 80014b2:	440b      	add	r3, r1
 80014b4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80014b8:	e00a      	b.n	80014d0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014ba:	683b      	ldr	r3, [r7, #0]
 80014bc:	b2da      	uxtb	r2, r3
 80014be:	4908      	ldr	r1, [pc, #32]	; (80014e0 <__NVIC_SetPriority+0x50>)
 80014c0:	79fb      	ldrb	r3, [r7, #7]
 80014c2:	f003 030f 	and.w	r3, r3, #15
 80014c6:	3b04      	subs	r3, #4
 80014c8:	0112      	lsls	r2, r2, #4
 80014ca:	b2d2      	uxtb	r2, r2
 80014cc:	440b      	add	r3, r1
 80014ce:	761a      	strb	r2, [r3, #24]
}
 80014d0:	bf00      	nop
 80014d2:	370c      	adds	r7, #12
 80014d4:	46bd      	mov	sp, r7
 80014d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014da:	4770      	bx	lr
 80014dc:	e000e100 	.word	0xe000e100
 80014e0:	e000ed00 	.word	0xe000ed00

080014e4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80014e4:	b480      	push	{r7}
 80014e6:	b089      	sub	sp, #36	; 0x24
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	60f8      	str	r0, [r7, #12]
 80014ec:	60b9      	str	r1, [r7, #8]
 80014ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80014f0:	68fb      	ldr	r3, [r7, #12]
 80014f2:	f003 0307 	and.w	r3, r3, #7
 80014f6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80014f8:	69fb      	ldr	r3, [r7, #28]
 80014fa:	f1c3 0307 	rsb	r3, r3, #7
 80014fe:	2b04      	cmp	r3, #4
 8001500:	bf28      	it	cs
 8001502:	2304      	movcs	r3, #4
 8001504:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001506:	69fb      	ldr	r3, [r7, #28]
 8001508:	3304      	adds	r3, #4
 800150a:	2b06      	cmp	r3, #6
 800150c:	d902      	bls.n	8001514 <NVIC_EncodePriority+0x30>
 800150e:	69fb      	ldr	r3, [r7, #28]
 8001510:	3b03      	subs	r3, #3
 8001512:	e000      	b.n	8001516 <NVIC_EncodePriority+0x32>
 8001514:	2300      	movs	r3, #0
 8001516:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001518:	f04f 32ff 	mov.w	r2, #4294967295
 800151c:	69bb      	ldr	r3, [r7, #24]
 800151e:	fa02 f303 	lsl.w	r3, r2, r3
 8001522:	43da      	mvns	r2, r3
 8001524:	68bb      	ldr	r3, [r7, #8]
 8001526:	401a      	ands	r2, r3
 8001528:	697b      	ldr	r3, [r7, #20]
 800152a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800152c:	f04f 31ff 	mov.w	r1, #4294967295
 8001530:	697b      	ldr	r3, [r7, #20]
 8001532:	fa01 f303 	lsl.w	r3, r1, r3
 8001536:	43d9      	mvns	r1, r3
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800153c:	4313      	orrs	r3, r2
         );
}
 800153e:	4618      	mov	r0, r3
 8001540:	3724      	adds	r7, #36	; 0x24
 8001542:	46bd      	mov	sp, r7
 8001544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001548:	4770      	bx	lr
	...

0800154c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	b082      	sub	sp, #8
 8001550:	af00      	add	r7, sp, #0
 8001552:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	3b01      	subs	r3, #1
 8001558:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800155c:	d301      	bcc.n	8001562 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800155e:	2301      	movs	r3, #1
 8001560:	e00f      	b.n	8001582 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001562:	4a0a      	ldr	r2, [pc, #40]	; (800158c <SysTick_Config+0x40>)
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	3b01      	subs	r3, #1
 8001568:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800156a:	210f      	movs	r1, #15
 800156c:	f04f 30ff 	mov.w	r0, #4294967295
 8001570:	f7ff ff8e 	bl	8001490 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001574:	4b05      	ldr	r3, [pc, #20]	; (800158c <SysTick_Config+0x40>)
 8001576:	2200      	movs	r2, #0
 8001578:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800157a:	4b04      	ldr	r3, [pc, #16]	; (800158c <SysTick_Config+0x40>)
 800157c:	2207      	movs	r2, #7
 800157e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001580:	2300      	movs	r3, #0
}
 8001582:	4618      	mov	r0, r3
 8001584:	3708      	adds	r7, #8
 8001586:	46bd      	mov	sp, r7
 8001588:	bd80      	pop	{r7, pc}
 800158a:	bf00      	nop
 800158c:	e000e010 	.word	0xe000e010

08001590 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	b082      	sub	sp, #8
 8001594:	af00      	add	r7, sp, #0
 8001596:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001598:	6878      	ldr	r0, [r7, #4]
 800159a:	f7ff ff29 	bl	80013f0 <__NVIC_SetPriorityGrouping>
}
 800159e:	bf00      	nop
 80015a0:	3708      	adds	r7, #8
 80015a2:	46bd      	mov	sp, r7
 80015a4:	bd80      	pop	{r7, pc}

080015a6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80015a6:	b580      	push	{r7, lr}
 80015a8:	b086      	sub	sp, #24
 80015aa:	af00      	add	r7, sp, #0
 80015ac:	4603      	mov	r3, r0
 80015ae:	60b9      	str	r1, [r7, #8]
 80015b0:	607a      	str	r2, [r7, #4]
 80015b2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80015b4:	2300      	movs	r3, #0
 80015b6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80015b8:	f7ff ff3e 	bl	8001438 <__NVIC_GetPriorityGrouping>
 80015bc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80015be:	687a      	ldr	r2, [r7, #4]
 80015c0:	68b9      	ldr	r1, [r7, #8]
 80015c2:	6978      	ldr	r0, [r7, #20]
 80015c4:	f7ff ff8e 	bl	80014e4 <NVIC_EncodePriority>
 80015c8:	4602      	mov	r2, r0
 80015ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80015ce:	4611      	mov	r1, r2
 80015d0:	4618      	mov	r0, r3
 80015d2:	f7ff ff5d 	bl	8001490 <__NVIC_SetPriority>
}
 80015d6:	bf00      	nop
 80015d8:	3718      	adds	r7, #24
 80015da:	46bd      	mov	sp, r7
 80015dc:	bd80      	pop	{r7, pc}

080015de <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015de:	b580      	push	{r7, lr}
 80015e0:	b082      	sub	sp, #8
 80015e2:	af00      	add	r7, sp, #0
 80015e4:	4603      	mov	r3, r0
 80015e6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80015e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015ec:	4618      	mov	r0, r3
 80015ee:	f7ff ff31 	bl	8001454 <__NVIC_EnableIRQ>
}
 80015f2:	bf00      	nop
 80015f4:	3708      	adds	r7, #8
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bd80      	pop	{r7, pc}

080015fa <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80015fa:	b580      	push	{r7, lr}
 80015fc:	b082      	sub	sp, #8
 80015fe:	af00      	add	r7, sp, #0
 8001600:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001602:	6878      	ldr	r0, [r7, #4]
 8001604:	f7ff ffa2 	bl	800154c <SysTick_Config>
 8001608:	4603      	mov	r3, r0
}
 800160a:	4618      	mov	r0, r3
 800160c:	3708      	adds	r7, #8
 800160e:	46bd      	mov	sp, r7
 8001610:	bd80      	pop	{r7, pc}

08001612 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8001612:	b580      	push	{r7, lr}
 8001614:	b082      	sub	sp, #8
 8001616:	af00      	add	r7, sp, #0
 8001618:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	2b00      	cmp	r3, #0
 800161e:	d101      	bne.n	8001624 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8001620:	2301      	movs	r3, #1
 8001622:	e014      	b.n	800164e <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	791b      	ldrb	r3, [r3, #4]
 8001628:	b2db      	uxtb	r3, r3
 800162a:	2b00      	cmp	r3, #0
 800162c:	d105      	bne.n	800163a <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	2200      	movs	r2, #0
 8001632:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8001634:	6878      	ldr	r0, [r7, #4]
 8001636:	f7ff fc29 	bl	8000e8c <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	2202      	movs	r2, #2
 800163e:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	2200      	movs	r2, #0
 8001644:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	2201      	movs	r2, #1
 800164a:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 800164c:	2300      	movs	r3, #0
}
 800164e:	4618      	mov	r0, r3
 8001650:	3708      	adds	r7, #8
 8001652:	46bd      	mov	sp, r7
 8001654:	bd80      	pop	{r7, pc}

08001656 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (Whenever present)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8001656:	b580      	push	{r7, lr}
 8001658:	b088      	sub	sp, #32
 800165a:	af00      	add	r7, sp, #0
 800165c:	60f8      	str	r0, [r7, #12]
 800165e:	60b9      	str	r1, [r7, #8]
 8001660:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 8001662:	2300      	movs	r3, #0
 8001664:	61fb      	str	r3, [r7, #28]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8001666:	68fb      	ldr	r3, [r7, #12]
 8001668:	795b      	ldrb	r3, [r3, #5]
 800166a:	2b01      	cmp	r3, #1
 800166c:	d101      	bne.n	8001672 <HAL_DAC_ConfigChannel+0x1c>
 800166e:	2302      	movs	r3, #2
 8001670:	e107      	b.n	8001882 <HAL_DAC_ConfigChannel+0x22c>
 8001672:	68fb      	ldr	r3, [r7, #12]
 8001674:	2201      	movs	r2, #1
 8001676:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8001678:	68fb      	ldr	r3, [r7, #12]
 800167a:	2202      	movs	r2, #2
 800167c:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 800167e:	68bb      	ldr	r3, [r7, #8]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	2b04      	cmp	r3, #4
 8001684:	d174      	bne.n	8001770 <HAL_DAC_ConfigChannel+0x11a>
  /* Sample on old configuration */
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8001686:	f7ff fe83 	bl	8001390 <HAL_GetTick>
 800168a:	61f8      	str	r0, [r7, #28]

    if (Channel == DAC_CHANNEL_1)
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	2b00      	cmp	r3, #0
 8001690:	d134      	bne.n	80016fc <HAL_DAC_ConfigChannel+0xa6>
    {

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8001692:	e011      	b.n	80016b8 <HAL_DAC_ConfigChannel+0x62>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8001694:	f7ff fe7c 	bl	8001390 <HAL_GetTick>
 8001698:	4602      	mov	r2, r0
 800169a:	69fb      	ldr	r3, [r7, #28]
 800169c:	1ad3      	subs	r3, r2, r3
 800169e:	2b01      	cmp	r3, #1
 80016a0:	d90a      	bls.n	80016b8 <HAL_DAC_ConfigChannel+0x62>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80016a2:	68fb      	ldr	r3, [r7, #12]
 80016a4:	691b      	ldr	r3, [r3, #16]
 80016a6:	f043 0208 	orr.w	r2, r3, #8
 80016aa:	68fb      	ldr	r3, [r7, #12]
 80016ac:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 80016ae:	68fb      	ldr	r3, [r7, #12]
 80016b0:	2203      	movs	r2, #3
 80016b2:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 80016b4:	2303      	movs	r3, #3
 80016b6:	e0e4      	b.n	8001882 <HAL_DAC_ConfigChannel+0x22c>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80016b8:	68fb      	ldr	r3, [r7, #12]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80016be:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d1e6      	bne.n	8001694 <HAL_DAC_ConfigChannel+0x3e>
        }
      }
      HAL_Delay(1);
 80016c6:	2001      	movs	r0, #1
 80016c8:	f7ff fe6e 	bl	80013a8 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	68ba      	ldr	r2, [r7, #8]
 80016d2:	6992      	ldr	r2, [r2, #24]
 80016d4:	641a      	str	r2, [r3, #64]	; 0x40
 80016d6:	e01e      	b.n	8001716 <HAL_DAC_ConfigChannel+0xc0>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80016d8:	f7ff fe5a 	bl	8001390 <HAL_GetTick>
 80016dc:	4602      	mov	r2, r0
 80016de:	69fb      	ldr	r3, [r7, #28]
 80016e0:	1ad3      	subs	r3, r2, r3
 80016e2:	2b01      	cmp	r3, #1
 80016e4:	d90a      	bls.n	80016fc <HAL_DAC_ConfigChannel+0xa6>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80016e6:	68fb      	ldr	r3, [r7, #12]
 80016e8:	691b      	ldr	r3, [r3, #16]
 80016ea:	f043 0208 	orr.w	r2, r3, #8
 80016ee:	68fb      	ldr	r3, [r7, #12]
 80016f0:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 80016f2:	68fb      	ldr	r3, [r7, #12]
 80016f4:	2203      	movs	r2, #3
 80016f6:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 80016f8:	2303      	movs	r3, #3
 80016fa:	e0c2      	b.n	8001882 <HAL_DAC_ConfigChannel+0x22c>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80016fc:	68fb      	ldr	r3, [r7, #12]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001702:	2b00      	cmp	r3, #0
 8001704:	dbe8      	blt.n	80016d8 <HAL_DAC_ConfigChannel+0x82>
        }
      }
      HAL_Delay(1U);
 8001706:	2001      	movs	r0, #1
 8001708:	f7ff fe4e 	bl	80013a8 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	68ba      	ldr	r2, [r7, #8]
 8001712:	6992      	ldr	r2, [r2, #24]
 8001714:	645a      	str	r2, [r3, #68]	; 0x44
    }
#endif /* STM32L451xx STM32L452xx STM32L462xx */

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 8001716:	68fb      	ldr	r3, [r7, #12]
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	f003 0310 	and.w	r3, r3, #16
 8001722:	f240 31ff 	movw	r1, #1023	; 0x3ff
 8001726:	fa01 f303 	lsl.w	r3, r1, r3
 800172a:	43db      	mvns	r3, r3
 800172c:	ea02 0103 	and.w	r1, r2, r3
 8001730:	68bb      	ldr	r3, [r7, #8]
 8001732:	69da      	ldr	r2, [r3, #28]
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	f003 0310 	and.w	r3, r3, #16
 800173a:	409a      	lsls	r2, r3
 800173c:	68fb      	ldr	r3, [r7, #12]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	430a      	orrs	r2, r1
 8001742:	649a      	str	r2, [r3, #72]	; 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 8001744:	68fb      	ldr	r3, [r7, #12]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	f003 0310 	and.w	r3, r3, #16
 8001750:	21ff      	movs	r1, #255	; 0xff
 8001752:	fa01 f303 	lsl.w	r3, r1, r3
 8001756:	43db      	mvns	r3, r3
 8001758:	ea02 0103 	and.w	r1, r2, r3
 800175c:	68bb      	ldr	r3, [r7, #8]
 800175e:	6a1a      	ldr	r2, [r3, #32]
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	f003 0310 	and.w	r3, r3, #16
 8001766:	409a      	lsls	r2, r3
 8001768:	68fb      	ldr	r3, [r7, #12]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	430a      	orrs	r2, r1
 800176e:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8001770:	68bb      	ldr	r3, [r7, #8]
 8001772:	691b      	ldr	r3, [r3, #16]
 8001774:	2b01      	cmp	r3, #1
 8001776:	d11d      	bne.n	80017b4 <HAL_DAC_ConfigChannel+0x15e>
  /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8001778:	68fb      	ldr	r3, [r7, #12]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800177e:	61bb      	str	r3, [r7, #24]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	f003 0310 	and.w	r3, r3, #16
 8001786:	221f      	movs	r2, #31
 8001788:	fa02 f303 	lsl.w	r3, r2, r3
 800178c:	43db      	mvns	r3, r3
 800178e:	69ba      	ldr	r2, [r7, #24]
 8001790:	4013      	ands	r3, r2
 8001792:	61bb      	str	r3, [r7, #24]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8001794:	68bb      	ldr	r3, [r7, #8]
 8001796:	695b      	ldr	r3, [r3, #20]
 8001798:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	f003 0310 	and.w	r3, r3, #16
 80017a0:	697a      	ldr	r2, [r7, #20]
 80017a2:	fa02 f303 	lsl.w	r3, r2, r3
 80017a6:	69ba      	ldr	r2, [r7, #24]
 80017a8:	4313      	orrs	r3, r2
 80017aa:	61bb      	str	r3, [r7, #24]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 80017ac:	68fb      	ldr	r3, [r7, #12]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	69ba      	ldr	r2, [r7, #24]
 80017b2:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 80017b4:	68fb      	ldr	r3, [r7, #12]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80017ba:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	f003 0310 	and.w	r3, r3, #16
 80017c2:	2207      	movs	r2, #7
 80017c4:	fa02 f303 	lsl.w	r3, r2, r3
 80017c8:	43db      	mvns	r3, r3
 80017ca:	69ba      	ldr	r2, [r7, #24]
 80017cc:	4013      	ands	r3, r2
 80017ce:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 80017d0:	68bb      	ldr	r3, [r7, #8]
 80017d2:	681a      	ldr	r2, [r3, #0]
 80017d4:	68bb      	ldr	r3, [r7, #8]
 80017d6:	689b      	ldr	r3, [r3, #8]
 80017d8:	431a      	orrs	r2, r3
 80017da:	68bb      	ldr	r3, [r7, #8]
 80017dc:	68db      	ldr	r3, [r3, #12]
 80017de:	4313      	orrs	r3, r2
 80017e0:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	f003 0310 	and.w	r3, r3, #16
 80017e8:	697a      	ldr	r2, [r7, #20]
 80017ea:	fa02 f303 	lsl.w	r3, r2, r3
 80017ee:	69ba      	ldr	r2, [r7, #24]
 80017f0:	4313      	orrs	r3, r2
 80017f2:	61bb      	str	r3, [r7, #24]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 80017f4:	68fb      	ldr	r3, [r7, #12]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	69ba      	ldr	r2, [r7, #24]
 80017fa:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 80017fc:	68fb      	ldr	r3, [r7, #12]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	6819      	ldr	r1, [r3, #0]
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	f003 0310 	and.w	r3, r3, #16
 8001808:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800180c:	fa02 f303 	lsl.w	r3, r2, r3
 8001810:	43da      	mvns	r2, r3
 8001812:	68fb      	ldr	r3, [r7, #12]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	400a      	ands	r2, r1
 8001818:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 800181a:	68fb      	ldr	r3, [r7, #12]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	61bb      	str	r3, [r7, #24]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	f003 0310 	and.w	r3, r3, #16
 8001828:	f640 72fc 	movw	r2, #4092	; 0xffc
 800182c:	fa02 f303 	lsl.w	r3, r2, r3
 8001830:	43db      	mvns	r3, r3
 8001832:	69ba      	ldr	r2, [r7, #24]
 8001834:	4013      	ands	r3, r2
 8001836:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8001838:	68bb      	ldr	r3, [r7, #8]
 800183a:	685b      	ldr	r3, [r3, #4]
 800183c:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	f003 0310 	and.w	r3, r3, #16
 8001844:	697a      	ldr	r2, [r7, #20]
 8001846:	fa02 f303 	lsl.w	r3, r2, r3
 800184a:	69ba      	ldr	r2, [r7, #24]
 800184c:	4313      	orrs	r3, r2
 800184e:	61bb      	str	r3, [r7, #24]
  }

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx */

  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8001850:	68fb      	ldr	r3, [r7, #12]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	69ba      	ldr	r2, [r7, #24]
 8001856:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	6819      	ldr	r1, [r3, #0]
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	f003 0310 	and.w	r3, r3, #16
 8001864:	22c0      	movs	r2, #192	; 0xc0
 8001866:	fa02 f303 	lsl.w	r3, r2, r3
 800186a:	43da      	mvns	r2, r3
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	400a      	ands	r2, r1
 8001872:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	2201      	movs	r2, #1
 8001878:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800187a:	68fb      	ldr	r3, [r7, #12]
 800187c:	2200      	movs	r2, #0
 800187e:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8001880:	2300      	movs	r3, #0
}
 8001882:	4618      	mov	r0, r3
 8001884:	3720      	adds	r7, #32
 8001886:	46bd      	mov	sp, r7
 8001888:	bd80      	pop	{r7, pc}
	...

0800188c <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800188c:	b480      	push	{r7}
 800188e:	b085      	sub	sp, #20
 8001890:	af00      	add	r7, sp, #0
 8001892:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	2b00      	cmp	r3, #0
 8001898:	d101      	bne.n	800189e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800189a:	2301      	movs	r3, #1
 800189c:	e098      	b.n	80019d0 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	461a      	mov	r2, r3
 80018a4:	4b4d      	ldr	r3, [pc, #308]	; (80019dc <HAL_DMA_Init+0x150>)
 80018a6:	429a      	cmp	r2, r3
 80018a8:	d80f      	bhi.n	80018ca <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	461a      	mov	r2, r3
 80018b0:	4b4b      	ldr	r3, [pc, #300]	; (80019e0 <HAL_DMA_Init+0x154>)
 80018b2:	4413      	add	r3, r2
 80018b4:	4a4b      	ldr	r2, [pc, #300]	; (80019e4 <HAL_DMA_Init+0x158>)
 80018b6:	fba2 2303 	umull	r2, r3, r2, r3
 80018ba:	091b      	lsrs	r3, r3, #4
 80018bc:	009a      	lsls	r2, r3, #2
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	4a48      	ldr	r2, [pc, #288]	; (80019e8 <HAL_DMA_Init+0x15c>)
 80018c6:	641a      	str	r2, [r3, #64]	; 0x40
 80018c8:	e00e      	b.n	80018e8 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	461a      	mov	r2, r3
 80018d0:	4b46      	ldr	r3, [pc, #280]	; (80019ec <HAL_DMA_Init+0x160>)
 80018d2:	4413      	add	r3, r2
 80018d4:	4a43      	ldr	r2, [pc, #268]	; (80019e4 <HAL_DMA_Init+0x158>)
 80018d6:	fba2 2303 	umull	r2, r3, r2, r3
 80018da:	091b      	lsrs	r3, r3, #4
 80018dc:	009a      	lsls	r2, r3, #2
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	4a42      	ldr	r2, [pc, #264]	; (80019f0 <HAL_DMA_Init+0x164>)
 80018e6:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	2202      	movs	r2, #2
 80018ec:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80018f8:	68fb      	ldr	r3, [r7, #12]
 80018fa:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80018fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001902:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800190c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	691b      	ldr	r3, [r3, #16]
 8001912:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001918:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	699b      	ldr	r3, [r3, #24]
 800191e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001924:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	6a1b      	ldr	r3, [r3, #32]
 800192a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800192c:	68fa      	ldr	r2, [r7, #12]
 800192e:	4313      	orrs	r3, r2
 8001930:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	68fa      	ldr	r2, [r7, #12]
 8001938:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	689b      	ldr	r3, [r3, #8]
 800193e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001942:	d039      	beq.n	80019b8 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001948:	4a27      	ldr	r2, [pc, #156]	; (80019e8 <HAL_DMA_Init+0x15c>)
 800194a:	4293      	cmp	r3, r2
 800194c:	d11a      	bne.n	8001984 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800194e:	4b29      	ldr	r3, [pc, #164]	; (80019f4 <HAL_DMA_Init+0x168>)
 8001950:	681a      	ldr	r2, [r3, #0]
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001956:	f003 031c 	and.w	r3, r3, #28
 800195a:	210f      	movs	r1, #15
 800195c:	fa01 f303 	lsl.w	r3, r1, r3
 8001960:	43db      	mvns	r3, r3
 8001962:	4924      	ldr	r1, [pc, #144]	; (80019f4 <HAL_DMA_Init+0x168>)
 8001964:	4013      	ands	r3, r2
 8001966:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8001968:	4b22      	ldr	r3, [pc, #136]	; (80019f4 <HAL_DMA_Init+0x168>)
 800196a:	681a      	ldr	r2, [r3, #0]
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	6859      	ldr	r1, [r3, #4]
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001974:	f003 031c 	and.w	r3, r3, #28
 8001978:	fa01 f303 	lsl.w	r3, r1, r3
 800197c:	491d      	ldr	r1, [pc, #116]	; (80019f4 <HAL_DMA_Init+0x168>)
 800197e:	4313      	orrs	r3, r2
 8001980:	600b      	str	r3, [r1, #0]
 8001982:	e019      	b.n	80019b8 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8001984:	4b1c      	ldr	r3, [pc, #112]	; (80019f8 <HAL_DMA_Init+0x16c>)
 8001986:	681a      	ldr	r2, [r3, #0]
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800198c:	f003 031c 	and.w	r3, r3, #28
 8001990:	210f      	movs	r1, #15
 8001992:	fa01 f303 	lsl.w	r3, r1, r3
 8001996:	43db      	mvns	r3, r3
 8001998:	4917      	ldr	r1, [pc, #92]	; (80019f8 <HAL_DMA_Init+0x16c>)
 800199a:	4013      	ands	r3, r2
 800199c:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800199e:	4b16      	ldr	r3, [pc, #88]	; (80019f8 <HAL_DMA_Init+0x16c>)
 80019a0:	681a      	ldr	r2, [r3, #0]
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	6859      	ldr	r1, [r3, #4]
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019aa:	f003 031c 	and.w	r3, r3, #28
 80019ae:	fa01 f303 	lsl.w	r3, r1, r3
 80019b2:	4911      	ldr	r1, [pc, #68]	; (80019f8 <HAL_DMA_Init+0x16c>)
 80019b4:	4313      	orrs	r3, r2
 80019b6:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	2200      	movs	r2, #0
 80019bc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	2201      	movs	r2, #1
 80019c2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	2200      	movs	r2, #0
 80019ca:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80019ce:	2300      	movs	r3, #0
}
 80019d0:	4618      	mov	r0, r3
 80019d2:	3714      	adds	r7, #20
 80019d4:	46bd      	mov	sp, r7
 80019d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019da:	4770      	bx	lr
 80019dc:	40020407 	.word	0x40020407
 80019e0:	bffdfff8 	.word	0xbffdfff8
 80019e4:	cccccccd 	.word	0xcccccccd
 80019e8:	40020000 	.word	0x40020000
 80019ec:	bffdfbf8 	.word	0xbffdfbf8
 80019f0:	40020400 	.word	0x40020400
 80019f4:	400200a8 	.word	0x400200a8
 80019f8:	400204a8 	.word	0x400204a8

080019fc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b084      	sub	sp, #16
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a18:	f003 031c 	and.w	r3, r3, #28
 8001a1c:	2204      	movs	r2, #4
 8001a1e:	409a      	lsls	r2, r3
 8001a20:	68fb      	ldr	r3, [r7, #12]
 8001a22:	4013      	ands	r3, r2
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d026      	beq.n	8001a76 <HAL_DMA_IRQHandler+0x7a>
 8001a28:	68bb      	ldr	r3, [r7, #8]
 8001a2a:	f003 0304 	and.w	r3, r3, #4
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d021      	beq.n	8001a76 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	f003 0320 	and.w	r3, r3, #32
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d107      	bne.n	8001a50 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	681a      	ldr	r2, [r3, #0]
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	f022 0204 	bic.w	r2, r2, #4
 8001a4e:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a54:	f003 021c 	and.w	r2, r3, #28
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a5c:	2104      	movs	r1, #4
 8001a5e:	fa01 f202 	lsl.w	r2, r1, r2
 8001a62:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d071      	beq.n	8001b50 <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a70:	6878      	ldr	r0, [r7, #4]
 8001a72:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8001a74:	e06c      	b.n	8001b50 <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a7a:	f003 031c 	and.w	r3, r3, #28
 8001a7e:	2202      	movs	r2, #2
 8001a80:	409a      	lsls	r2, r3
 8001a82:	68fb      	ldr	r3, [r7, #12]
 8001a84:	4013      	ands	r3, r2
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d02e      	beq.n	8001ae8 <HAL_DMA_IRQHandler+0xec>
 8001a8a:	68bb      	ldr	r3, [r7, #8]
 8001a8c:	f003 0302 	and.w	r3, r3, #2
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d029      	beq.n	8001ae8 <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	f003 0320 	and.w	r3, r3, #32
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d10b      	bne.n	8001aba <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	681a      	ldr	r2, [r3, #0]
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	f022 020a 	bic.w	r2, r2, #10
 8001ab0:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	2201      	movs	r2, #1
 8001ab6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001abe:	f003 021c 	and.w	r2, r3, #28
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ac6:	2102      	movs	r1, #2
 8001ac8:	fa01 f202 	lsl.w	r2, r1, r2
 8001acc:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d038      	beq.n	8001b50 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ae2:	6878      	ldr	r0, [r7, #4]
 8001ae4:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001ae6:	e033      	b.n	8001b50 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001aec:	f003 031c 	and.w	r3, r3, #28
 8001af0:	2208      	movs	r2, #8
 8001af2:	409a      	lsls	r2, r3
 8001af4:	68fb      	ldr	r3, [r7, #12]
 8001af6:	4013      	ands	r3, r2
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d02a      	beq.n	8001b52 <HAL_DMA_IRQHandler+0x156>
 8001afc:	68bb      	ldr	r3, [r7, #8]
 8001afe:	f003 0308 	and.w	r3, r3, #8
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d025      	beq.n	8001b52 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	681a      	ldr	r2, [r3, #0]
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	f022 020e 	bic.w	r2, r2, #14
 8001b14:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b1a:	f003 021c 	and.w	r2, r3, #28
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b22:	2101      	movs	r1, #1
 8001b24:	fa01 f202 	lsl.w	r2, r1, r2
 8001b28:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	2201      	movs	r2, #1
 8001b2e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	2201      	movs	r2, #1
 8001b34:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d004      	beq.n	8001b52 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001b4c:	6878      	ldr	r0, [r7, #4]
 8001b4e:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8001b50:	bf00      	nop
 8001b52:	bf00      	nop
}
 8001b54:	3710      	adds	r7, #16
 8001b56:	46bd      	mov	sp, r7
 8001b58:	bd80      	pop	{r7, pc}
	...

08001b5c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b5c:	b480      	push	{r7}
 8001b5e:	b087      	sub	sp, #28
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
 8001b64:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001b66:	2300      	movs	r3, #0
 8001b68:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b6a:	e148      	b.n	8001dfe <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001b6c:	683b      	ldr	r3, [r7, #0]
 8001b6e:	681a      	ldr	r2, [r3, #0]
 8001b70:	2101      	movs	r1, #1
 8001b72:	697b      	ldr	r3, [r7, #20]
 8001b74:	fa01 f303 	lsl.w	r3, r1, r3
 8001b78:	4013      	ands	r3, r2
 8001b7a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	f000 813a 	beq.w	8001df8 <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001b84:	683b      	ldr	r3, [r7, #0]
 8001b86:	685b      	ldr	r3, [r3, #4]
 8001b88:	2b01      	cmp	r3, #1
 8001b8a:	d00b      	beq.n	8001ba4 <HAL_GPIO_Init+0x48>
 8001b8c:	683b      	ldr	r3, [r7, #0]
 8001b8e:	685b      	ldr	r3, [r3, #4]
 8001b90:	2b02      	cmp	r3, #2
 8001b92:	d007      	beq.n	8001ba4 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001b94:	683b      	ldr	r3, [r7, #0]
 8001b96:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001b98:	2b11      	cmp	r3, #17
 8001b9a:	d003      	beq.n	8001ba4 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001b9c:	683b      	ldr	r3, [r7, #0]
 8001b9e:	685b      	ldr	r3, [r3, #4]
 8001ba0:	2b12      	cmp	r3, #18
 8001ba2:	d130      	bne.n	8001c06 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	689b      	ldr	r3, [r3, #8]
 8001ba8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001baa:	697b      	ldr	r3, [r7, #20]
 8001bac:	005b      	lsls	r3, r3, #1
 8001bae:	2203      	movs	r2, #3
 8001bb0:	fa02 f303 	lsl.w	r3, r2, r3
 8001bb4:	43db      	mvns	r3, r3
 8001bb6:	693a      	ldr	r2, [r7, #16]
 8001bb8:	4013      	ands	r3, r2
 8001bba:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001bbc:	683b      	ldr	r3, [r7, #0]
 8001bbe:	68da      	ldr	r2, [r3, #12]
 8001bc0:	697b      	ldr	r3, [r7, #20]
 8001bc2:	005b      	lsls	r3, r3, #1
 8001bc4:	fa02 f303 	lsl.w	r3, r2, r3
 8001bc8:	693a      	ldr	r2, [r7, #16]
 8001bca:	4313      	orrs	r3, r2
 8001bcc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	693a      	ldr	r2, [r7, #16]
 8001bd2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	685b      	ldr	r3, [r3, #4]
 8001bd8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001bda:	2201      	movs	r2, #1
 8001bdc:	697b      	ldr	r3, [r7, #20]
 8001bde:	fa02 f303 	lsl.w	r3, r2, r3
 8001be2:	43db      	mvns	r3, r3
 8001be4:	693a      	ldr	r2, [r7, #16]
 8001be6:	4013      	ands	r3, r2
 8001be8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8001bea:	683b      	ldr	r3, [r7, #0]
 8001bec:	685b      	ldr	r3, [r3, #4]
 8001bee:	091b      	lsrs	r3, r3, #4
 8001bf0:	f003 0201 	and.w	r2, r3, #1
 8001bf4:	697b      	ldr	r3, [r7, #20]
 8001bf6:	fa02 f303 	lsl.w	r3, r2, r3
 8001bfa:	693a      	ldr	r2, [r7, #16]
 8001bfc:	4313      	orrs	r3, r2
 8001bfe:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	693a      	ldr	r2, [r7, #16]
 8001c04:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	68db      	ldr	r3, [r3, #12]
 8001c0a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001c0c:	697b      	ldr	r3, [r7, #20]
 8001c0e:	005b      	lsls	r3, r3, #1
 8001c10:	2203      	movs	r2, #3
 8001c12:	fa02 f303 	lsl.w	r3, r2, r3
 8001c16:	43db      	mvns	r3, r3
 8001c18:	693a      	ldr	r2, [r7, #16]
 8001c1a:	4013      	ands	r3, r2
 8001c1c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001c1e:	683b      	ldr	r3, [r7, #0]
 8001c20:	689a      	ldr	r2, [r3, #8]
 8001c22:	697b      	ldr	r3, [r7, #20]
 8001c24:	005b      	lsls	r3, r3, #1
 8001c26:	fa02 f303 	lsl.w	r3, r2, r3
 8001c2a:	693a      	ldr	r2, [r7, #16]
 8001c2c:	4313      	orrs	r3, r2
 8001c2e:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	693a      	ldr	r2, [r7, #16]
 8001c34:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001c36:	683b      	ldr	r3, [r7, #0]
 8001c38:	685b      	ldr	r3, [r3, #4]
 8001c3a:	2b02      	cmp	r3, #2
 8001c3c:	d003      	beq.n	8001c46 <HAL_GPIO_Init+0xea>
 8001c3e:	683b      	ldr	r3, [r7, #0]
 8001c40:	685b      	ldr	r3, [r3, #4]
 8001c42:	2b12      	cmp	r3, #18
 8001c44:	d123      	bne.n	8001c8e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001c46:	697b      	ldr	r3, [r7, #20]
 8001c48:	08da      	lsrs	r2, r3, #3
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	3208      	adds	r2, #8
 8001c4e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001c52:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001c54:	697b      	ldr	r3, [r7, #20]
 8001c56:	f003 0307 	and.w	r3, r3, #7
 8001c5a:	009b      	lsls	r3, r3, #2
 8001c5c:	220f      	movs	r2, #15
 8001c5e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c62:	43db      	mvns	r3, r3
 8001c64:	693a      	ldr	r2, [r7, #16]
 8001c66:	4013      	ands	r3, r2
 8001c68:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001c6a:	683b      	ldr	r3, [r7, #0]
 8001c6c:	691a      	ldr	r2, [r3, #16]
 8001c6e:	697b      	ldr	r3, [r7, #20]
 8001c70:	f003 0307 	and.w	r3, r3, #7
 8001c74:	009b      	lsls	r3, r3, #2
 8001c76:	fa02 f303 	lsl.w	r3, r2, r3
 8001c7a:	693a      	ldr	r2, [r7, #16]
 8001c7c:	4313      	orrs	r3, r2
 8001c7e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001c80:	697b      	ldr	r3, [r7, #20]
 8001c82:	08da      	lsrs	r2, r3, #3
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	3208      	adds	r2, #8
 8001c88:	6939      	ldr	r1, [r7, #16]
 8001c8a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001c94:	697b      	ldr	r3, [r7, #20]
 8001c96:	005b      	lsls	r3, r3, #1
 8001c98:	2203      	movs	r2, #3
 8001c9a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c9e:	43db      	mvns	r3, r3
 8001ca0:	693a      	ldr	r2, [r7, #16]
 8001ca2:	4013      	ands	r3, r2
 8001ca4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001ca6:	683b      	ldr	r3, [r7, #0]
 8001ca8:	685b      	ldr	r3, [r3, #4]
 8001caa:	f003 0203 	and.w	r2, r3, #3
 8001cae:	697b      	ldr	r3, [r7, #20]
 8001cb0:	005b      	lsls	r3, r3, #1
 8001cb2:	fa02 f303 	lsl.w	r3, r2, r3
 8001cb6:	693a      	ldr	r2, [r7, #16]
 8001cb8:	4313      	orrs	r3, r2
 8001cba:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	693a      	ldr	r2, [r7, #16]
 8001cc0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001cc2:	683b      	ldr	r3, [r7, #0]
 8001cc4:	685b      	ldr	r3, [r3, #4]
 8001cc6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	f000 8094 	beq.w	8001df8 <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001cd0:	4b52      	ldr	r3, [pc, #328]	; (8001e1c <HAL_GPIO_Init+0x2c0>)
 8001cd2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001cd4:	4a51      	ldr	r2, [pc, #324]	; (8001e1c <HAL_GPIO_Init+0x2c0>)
 8001cd6:	f043 0301 	orr.w	r3, r3, #1
 8001cda:	6613      	str	r3, [r2, #96]	; 0x60
 8001cdc:	4b4f      	ldr	r3, [pc, #316]	; (8001e1c <HAL_GPIO_Init+0x2c0>)
 8001cde:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001ce0:	f003 0301 	and.w	r3, r3, #1
 8001ce4:	60bb      	str	r3, [r7, #8]
 8001ce6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001ce8:	4a4d      	ldr	r2, [pc, #308]	; (8001e20 <HAL_GPIO_Init+0x2c4>)
 8001cea:	697b      	ldr	r3, [r7, #20]
 8001cec:	089b      	lsrs	r3, r3, #2
 8001cee:	3302      	adds	r3, #2
 8001cf0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001cf4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001cf6:	697b      	ldr	r3, [r7, #20]
 8001cf8:	f003 0303 	and.w	r3, r3, #3
 8001cfc:	009b      	lsls	r3, r3, #2
 8001cfe:	220f      	movs	r2, #15
 8001d00:	fa02 f303 	lsl.w	r3, r2, r3
 8001d04:	43db      	mvns	r3, r3
 8001d06:	693a      	ldr	r2, [r7, #16]
 8001d08:	4013      	ands	r3, r2
 8001d0a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001d12:	d00d      	beq.n	8001d30 <HAL_GPIO_Init+0x1d4>
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	4a43      	ldr	r2, [pc, #268]	; (8001e24 <HAL_GPIO_Init+0x2c8>)
 8001d18:	4293      	cmp	r3, r2
 8001d1a:	d007      	beq.n	8001d2c <HAL_GPIO_Init+0x1d0>
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	4a42      	ldr	r2, [pc, #264]	; (8001e28 <HAL_GPIO_Init+0x2cc>)
 8001d20:	4293      	cmp	r3, r2
 8001d22:	d101      	bne.n	8001d28 <HAL_GPIO_Init+0x1cc>
 8001d24:	2302      	movs	r3, #2
 8001d26:	e004      	b.n	8001d32 <HAL_GPIO_Init+0x1d6>
 8001d28:	2307      	movs	r3, #7
 8001d2a:	e002      	b.n	8001d32 <HAL_GPIO_Init+0x1d6>
 8001d2c:	2301      	movs	r3, #1
 8001d2e:	e000      	b.n	8001d32 <HAL_GPIO_Init+0x1d6>
 8001d30:	2300      	movs	r3, #0
 8001d32:	697a      	ldr	r2, [r7, #20]
 8001d34:	f002 0203 	and.w	r2, r2, #3
 8001d38:	0092      	lsls	r2, r2, #2
 8001d3a:	4093      	lsls	r3, r2
 8001d3c:	693a      	ldr	r2, [r7, #16]
 8001d3e:	4313      	orrs	r3, r2
 8001d40:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001d42:	4937      	ldr	r1, [pc, #220]	; (8001e20 <HAL_GPIO_Init+0x2c4>)
 8001d44:	697b      	ldr	r3, [r7, #20]
 8001d46:	089b      	lsrs	r3, r3, #2
 8001d48:	3302      	adds	r3, #2
 8001d4a:	693a      	ldr	r2, [r7, #16]
 8001d4c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001d50:	4b36      	ldr	r3, [pc, #216]	; (8001e2c <HAL_GPIO_Init+0x2d0>)
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	43db      	mvns	r3, r3
 8001d5a:	693a      	ldr	r2, [r7, #16]
 8001d5c:	4013      	ands	r3, r2
 8001d5e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001d60:	683b      	ldr	r3, [r7, #0]
 8001d62:	685b      	ldr	r3, [r3, #4]
 8001d64:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d003      	beq.n	8001d74 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8001d6c:	693a      	ldr	r2, [r7, #16]
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	4313      	orrs	r3, r2
 8001d72:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001d74:	4a2d      	ldr	r2, [pc, #180]	; (8001e2c <HAL_GPIO_Init+0x2d0>)
 8001d76:	693b      	ldr	r3, [r7, #16]
 8001d78:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8001d7a:	4b2c      	ldr	r3, [pc, #176]	; (8001e2c <HAL_GPIO_Init+0x2d0>)
 8001d7c:	685b      	ldr	r3, [r3, #4]
 8001d7e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	43db      	mvns	r3, r3
 8001d84:	693a      	ldr	r2, [r7, #16]
 8001d86:	4013      	ands	r3, r2
 8001d88:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001d8a:	683b      	ldr	r3, [r7, #0]
 8001d8c:	685b      	ldr	r3, [r3, #4]
 8001d8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d003      	beq.n	8001d9e <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8001d96:	693a      	ldr	r2, [r7, #16]
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	4313      	orrs	r3, r2
 8001d9c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001d9e:	4a23      	ldr	r2, [pc, #140]	; (8001e2c <HAL_GPIO_Init+0x2d0>)
 8001da0:	693b      	ldr	r3, [r7, #16]
 8001da2:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001da4:	4b21      	ldr	r3, [pc, #132]	; (8001e2c <HAL_GPIO_Init+0x2d0>)
 8001da6:	689b      	ldr	r3, [r3, #8]
 8001da8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001daa:	68fb      	ldr	r3, [r7, #12]
 8001dac:	43db      	mvns	r3, r3
 8001dae:	693a      	ldr	r2, [r7, #16]
 8001db0:	4013      	ands	r3, r2
 8001db2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001db4:	683b      	ldr	r3, [r7, #0]
 8001db6:	685b      	ldr	r3, [r3, #4]
 8001db8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d003      	beq.n	8001dc8 <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 8001dc0:	693a      	ldr	r2, [r7, #16]
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	4313      	orrs	r3, r2
 8001dc6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001dc8:	4a18      	ldr	r2, [pc, #96]	; (8001e2c <HAL_GPIO_Init+0x2d0>)
 8001dca:	693b      	ldr	r3, [r7, #16]
 8001dcc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001dce:	4b17      	ldr	r3, [pc, #92]	; (8001e2c <HAL_GPIO_Init+0x2d0>)
 8001dd0:	68db      	ldr	r3, [r3, #12]
 8001dd2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	43db      	mvns	r3, r3
 8001dd8:	693a      	ldr	r2, [r7, #16]
 8001dda:	4013      	ands	r3, r2
 8001ddc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001dde:	683b      	ldr	r3, [r7, #0]
 8001de0:	685b      	ldr	r3, [r3, #4]
 8001de2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d003      	beq.n	8001df2 <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 8001dea:	693a      	ldr	r2, [r7, #16]
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	4313      	orrs	r3, r2
 8001df0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001df2:	4a0e      	ldr	r2, [pc, #56]	; (8001e2c <HAL_GPIO_Init+0x2d0>)
 8001df4:	693b      	ldr	r3, [r7, #16]
 8001df6:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8001df8:	697b      	ldr	r3, [r7, #20]
 8001dfa:	3301      	adds	r3, #1
 8001dfc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001dfe:	683b      	ldr	r3, [r7, #0]
 8001e00:	681a      	ldr	r2, [r3, #0]
 8001e02:	697b      	ldr	r3, [r7, #20]
 8001e04:	fa22 f303 	lsr.w	r3, r2, r3
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	f47f aeaf 	bne.w	8001b6c <HAL_GPIO_Init+0x10>
  }
}
 8001e0e:	bf00      	nop
 8001e10:	bf00      	nop
 8001e12:	371c      	adds	r7, #28
 8001e14:	46bd      	mov	sp, r7
 8001e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1a:	4770      	bx	lr
 8001e1c:	40021000 	.word	0x40021000
 8001e20:	40010000 	.word	0x40010000
 8001e24:	48000400 	.word	0x48000400
 8001e28:	48000800 	.word	0x48000800
 8001e2c:	40010400 	.word	0x40010400

08001e30 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e30:	b480      	push	{r7}
 8001e32:	b083      	sub	sp, #12
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]
 8001e38:	460b      	mov	r3, r1
 8001e3a:	807b      	strh	r3, [r7, #2]
 8001e3c:	4613      	mov	r3, r2
 8001e3e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001e40:	787b      	ldrb	r3, [r7, #1]
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d003      	beq.n	8001e4e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001e46:	887a      	ldrh	r2, [r7, #2]
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001e4c:	e002      	b.n	8001e54 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001e4e:	887a      	ldrh	r2, [r7, #2]
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001e54:	bf00      	nop
 8001e56:	370c      	adds	r7, #12
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5e:	4770      	bx	lr

08001e60 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001e60:	b480      	push	{r7}
 8001e62:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001e64:	4b04      	ldr	r3, [pc, #16]	; (8001e78 <HAL_PWREx_GetVoltageRange+0x18>)
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8001e6c:	4618      	mov	r0, r3
 8001e6e:	46bd      	mov	sp, r7
 8001e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e74:	4770      	bx	lr
 8001e76:	bf00      	nop
 8001e78:	40007000 	.word	0x40007000

08001e7c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001e7c:	b480      	push	{r7}
 8001e7e:	b085      	sub	sp, #20
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001e8a:	d130      	bne.n	8001eee <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001e8c:	4b23      	ldr	r3, [pc, #140]	; (8001f1c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001e94:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001e98:	d038      	beq.n	8001f0c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001e9a:	4b20      	ldr	r3, [pc, #128]	; (8001f1c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001ea2:	4a1e      	ldr	r2, [pc, #120]	; (8001f1c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001ea4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001ea8:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001eaa:	4b1d      	ldr	r3, [pc, #116]	; (8001f20 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	2232      	movs	r2, #50	; 0x32
 8001eb0:	fb02 f303 	mul.w	r3, r2, r3
 8001eb4:	4a1b      	ldr	r2, [pc, #108]	; (8001f24 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001eb6:	fba2 2303 	umull	r2, r3, r2, r3
 8001eba:	0c9b      	lsrs	r3, r3, #18
 8001ebc:	3301      	adds	r3, #1
 8001ebe:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001ec0:	e002      	b.n	8001ec8 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	3b01      	subs	r3, #1
 8001ec6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001ec8:	4b14      	ldr	r3, [pc, #80]	; (8001f1c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001eca:	695b      	ldr	r3, [r3, #20]
 8001ecc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001ed0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001ed4:	d102      	bne.n	8001edc <HAL_PWREx_ControlVoltageScaling+0x60>
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d1f2      	bne.n	8001ec2 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001edc:	4b0f      	ldr	r3, [pc, #60]	; (8001f1c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001ede:	695b      	ldr	r3, [r3, #20]
 8001ee0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001ee4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001ee8:	d110      	bne.n	8001f0c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001eea:	2303      	movs	r3, #3
 8001eec:	e00f      	b.n	8001f0e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001eee:	4b0b      	ldr	r3, [pc, #44]	; (8001f1c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001ef6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001efa:	d007      	beq.n	8001f0c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001efc:	4b07      	ldr	r3, [pc, #28]	; (8001f1c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001f04:	4a05      	ldr	r2, [pc, #20]	; (8001f1c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001f06:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001f0a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001f0c:	2300      	movs	r3, #0
}
 8001f0e:	4618      	mov	r0, r3
 8001f10:	3714      	adds	r7, #20
 8001f12:	46bd      	mov	sp, r7
 8001f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f18:	4770      	bx	lr
 8001f1a:	bf00      	nop
 8001f1c:	40007000 	.word	0x40007000
 8001f20:	200000c8 	.word	0x200000c8
 8001f24:	431bde83 	.word	0x431bde83

08001f28 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b088      	sub	sp, #32
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d102      	bne.n	8001f3c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001f36:	2301      	movs	r3, #1
 8001f38:	f000 bc11 	b.w	800275e <HAL_RCC_OscConfig+0x836>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001f3c:	4ba0      	ldr	r3, [pc, #640]	; (80021c0 <HAL_RCC_OscConfig+0x298>)
 8001f3e:	689b      	ldr	r3, [r3, #8]
 8001f40:	f003 030c 	and.w	r3, r3, #12
 8001f44:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001f46:	4b9e      	ldr	r3, [pc, #632]	; (80021c0 <HAL_RCC_OscConfig+0x298>)
 8001f48:	68db      	ldr	r3, [r3, #12]
 8001f4a:	f003 0303 	and.w	r3, r3, #3
 8001f4e:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	f003 0310 	and.w	r3, r3, #16
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	f000 80e4 	beq.w	8002126 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001f5e:	69bb      	ldr	r3, [r7, #24]
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d007      	beq.n	8001f74 <HAL_RCC_OscConfig+0x4c>
 8001f64:	69bb      	ldr	r3, [r7, #24]
 8001f66:	2b0c      	cmp	r3, #12
 8001f68:	f040 808b 	bne.w	8002082 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001f6c:	697b      	ldr	r3, [r7, #20]
 8001f6e:	2b01      	cmp	r3, #1
 8001f70:	f040 8087 	bne.w	8002082 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001f74:	4b92      	ldr	r3, [pc, #584]	; (80021c0 <HAL_RCC_OscConfig+0x298>)
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	f003 0302 	and.w	r3, r3, #2
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d005      	beq.n	8001f8c <HAL_RCC_OscConfig+0x64>
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	699b      	ldr	r3, [r3, #24]
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d101      	bne.n	8001f8c <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8001f88:	2301      	movs	r3, #1
 8001f8a:	e3e8      	b.n	800275e <HAL_RCC_OscConfig+0x836>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	6a1a      	ldr	r2, [r3, #32]
 8001f90:	4b8b      	ldr	r3, [pc, #556]	; (80021c0 <HAL_RCC_OscConfig+0x298>)
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	f003 0308 	and.w	r3, r3, #8
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d004      	beq.n	8001fa6 <HAL_RCC_OscConfig+0x7e>
 8001f9c:	4b88      	ldr	r3, [pc, #544]	; (80021c0 <HAL_RCC_OscConfig+0x298>)
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001fa4:	e005      	b.n	8001fb2 <HAL_RCC_OscConfig+0x8a>
 8001fa6:	4b86      	ldr	r3, [pc, #536]	; (80021c0 <HAL_RCC_OscConfig+0x298>)
 8001fa8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001fac:	091b      	lsrs	r3, r3, #4
 8001fae:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001fb2:	4293      	cmp	r3, r2
 8001fb4:	d223      	bcs.n	8001ffe <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	6a1b      	ldr	r3, [r3, #32]
 8001fba:	4618      	mov	r0, r3
 8001fbc:	f000 fd7a 	bl	8002ab4 <RCC_SetFlashLatencyFromMSIRange>
 8001fc0:	4603      	mov	r3, r0
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d001      	beq.n	8001fca <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8001fc6:	2301      	movs	r3, #1
 8001fc8:	e3c9      	b.n	800275e <HAL_RCC_OscConfig+0x836>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001fca:	4b7d      	ldr	r3, [pc, #500]	; (80021c0 <HAL_RCC_OscConfig+0x298>)
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	4a7c      	ldr	r2, [pc, #496]	; (80021c0 <HAL_RCC_OscConfig+0x298>)
 8001fd0:	f043 0308 	orr.w	r3, r3, #8
 8001fd4:	6013      	str	r3, [r2, #0]
 8001fd6:	4b7a      	ldr	r3, [pc, #488]	; (80021c0 <HAL_RCC_OscConfig+0x298>)
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	6a1b      	ldr	r3, [r3, #32]
 8001fe2:	4977      	ldr	r1, [pc, #476]	; (80021c0 <HAL_RCC_OscConfig+0x298>)
 8001fe4:	4313      	orrs	r3, r2
 8001fe6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001fe8:	4b75      	ldr	r3, [pc, #468]	; (80021c0 <HAL_RCC_OscConfig+0x298>)
 8001fea:	685b      	ldr	r3, [r3, #4]
 8001fec:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	69db      	ldr	r3, [r3, #28]
 8001ff4:	021b      	lsls	r3, r3, #8
 8001ff6:	4972      	ldr	r1, [pc, #456]	; (80021c0 <HAL_RCC_OscConfig+0x298>)
 8001ff8:	4313      	orrs	r3, r2
 8001ffa:	604b      	str	r3, [r1, #4]
 8001ffc:	e025      	b.n	800204a <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001ffe:	4b70      	ldr	r3, [pc, #448]	; (80021c0 <HAL_RCC_OscConfig+0x298>)
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	4a6f      	ldr	r2, [pc, #444]	; (80021c0 <HAL_RCC_OscConfig+0x298>)
 8002004:	f043 0308 	orr.w	r3, r3, #8
 8002008:	6013      	str	r3, [r2, #0]
 800200a:	4b6d      	ldr	r3, [pc, #436]	; (80021c0 <HAL_RCC_OscConfig+0x298>)
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	6a1b      	ldr	r3, [r3, #32]
 8002016:	496a      	ldr	r1, [pc, #424]	; (80021c0 <HAL_RCC_OscConfig+0x298>)
 8002018:	4313      	orrs	r3, r2
 800201a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800201c:	4b68      	ldr	r3, [pc, #416]	; (80021c0 <HAL_RCC_OscConfig+0x298>)
 800201e:	685b      	ldr	r3, [r3, #4]
 8002020:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	69db      	ldr	r3, [r3, #28]
 8002028:	021b      	lsls	r3, r3, #8
 800202a:	4965      	ldr	r1, [pc, #404]	; (80021c0 <HAL_RCC_OscConfig+0x298>)
 800202c:	4313      	orrs	r3, r2
 800202e:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002030:	69bb      	ldr	r3, [r7, #24]
 8002032:	2b00      	cmp	r3, #0
 8002034:	d109      	bne.n	800204a <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	6a1b      	ldr	r3, [r3, #32]
 800203a:	4618      	mov	r0, r3
 800203c:	f000 fd3a 	bl	8002ab4 <RCC_SetFlashLatencyFromMSIRange>
 8002040:	4603      	mov	r3, r0
 8002042:	2b00      	cmp	r3, #0
 8002044:	d001      	beq.n	800204a <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8002046:	2301      	movs	r3, #1
 8002048:	e389      	b.n	800275e <HAL_RCC_OscConfig+0x836>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800204a:	f000 fc6f 	bl	800292c <HAL_RCC_GetSysClockFreq>
 800204e:	4602      	mov	r2, r0
 8002050:	4b5b      	ldr	r3, [pc, #364]	; (80021c0 <HAL_RCC_OscConfig+0x298>)
 8002052:	689b      	ldr	r3, [r3, #8]
 8002054:	091b      	lsrs	r3, r3, #4
 8002056:	f003 030f 	and.w	r3, r3, #15
 800205a:	495a      	ldr	r1, [pc, #360]	; (80021c4 <HAL_RCC_OscConfig+0x29c>)
 800205c:	5ccb      	ldrb	r3, [r1, r3]
 800205e:	f003 031f 	and.w	r3, r3, #31
 8002062:	fa22 f303 	lsr.w	r3, r2, r3
 8002066:	4a58      	ldr	r2, [pc, #352]	; (80021c8 <HAL_RCC_OscConfig+0x2a0>)
 8002068:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800206a:	4b58      	ldr	r3, [pc, #352]	; (80021cc <HAL_RCC_OscConfig+0x2a4>)
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	4618      	mov	r0, r3
 8002070:	f7ff f93e 	bl	80012f0 <HAL_InitTick>
 8002074:	4603      	mov	r3, r0
 8002076:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002078:	7bfb      	ldrb	r3, [r7, #15]
 800207a:	2b00      	cmp	r3, #0
 800207c:	d052      	beq.n	8002124 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800207e:	7bfb      	ldrb	r3, [r7, #15]
 8002080:	e36d      	b.n	800275e <HAL_RCC_OscConfig+0x836>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	699b      	ldr	r3, [r3, #24]
 8002086:	2b00      	cmp	r3, #0
 8002088:	d032      	beq.n	80020f0 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800208a:	4b4d      	ldr	r3, [pc, #308]	; (80021c0 <HAL_RCC_OscConfig+0x298>)
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	4a4c      	ldr	r2, [pc, #304]	; (80021c0 <HAL_RCC_OscConfig+0x298>)
 8002090:	f043 0301 	orr.w	r3, r3, #1
 8002094:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002096:	f7ff f97b 	bl	8001390 <HAL_GetTick>
 800209a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800209c:	e008      	b.n	80020b0 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800209e:	f7ff f977 	bl	8001390 <HAL_GetTick>
 80020a2:	4602      	mov	r2, r0
 80020a4:	693b      	ldr	r3, [r7, #16]
 80020a6:	1ad3      	subs	r3, r2, r3
 80020a8:	2b02      	cmp	r3, #2
 80020aa:	d901      	bls.n	80020b0 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80020ac:	2303      	movs	r3, #3
 80020ae:	e356      	b.n	800275e <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80020b0:	4b43      	ldr	r3, [pc, #268]	; (80021c0 <HAL_RCC_OscConfig+0x298>)
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	f003 0302 	and.w	r3, r3, #2
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d0f0      	beq.n	800209e <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80020bc:	4b40      	ldr	r3, [pc, #256]	; (80021c0 <HAL_RCC_OscConfig+0x298>)
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	4a3f      	ldr	r2, [pc, #252]	; (80021c0 <HAL_RCC_OscConfig+0x298>)
 80020c2:	f043 0308 	orr.w	r3, r3, #8
 80020c6:	6013      	str	r3, [r2, #0]
 80020c8:	4b3d      	ldr	r3, [pc, #244]	; (80021c0 <HAL_RCC_OscConfig+0x298>)
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	6a1b      	ldr	r3, [r3, #32]
 80020d4:	493a      	ldr	r1, [pc, #232]	; (80021c0 <HAL_RCC_OscConfig+0x298>)
 80020d6:	4313      	orrs	r3, r2
 80020d8:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80020da:	4b39      	ldr	r3, [pc, #228]	; (80021c0 <HAL_RCC_OscConfig+0x298>)
 80020dc:	685b      	ldr	r3, [r3, #4]
 80020de:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	69db      	ldr	r3, [r3, #28]
 80020e6:	021b      	lsls	r3, r3, #8
 80020e8:	4935      	ldr	r1, [pc, #212]	; (80021c0 <HAL_RCC_OscConfig+0x298>)
 80020ea:	4313      	orrs	r3, r2
 80020ec:	604b      	str	r3, [r1, #4]
 80020ee:	e01a      	b.n	8002126 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80020f0:	4b33      	ldr	r3, [pc, #204]	; (80021c0 <HAL_RCC_OscConfig+0x298>)
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	4a32      	ldr	r2, [pc, #200]	; (80021c0 <HAL_RCC_OscConfig+0x298>)
 80020f6:	f023 0301 	bic.w	r3, r3, #1
 80020fa:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80020fc:	f7ff f948 	bl	8001390 <HAL_GetTick>
 8002100:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002102:	e008      	b.n	8002116 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002104:	f7ff f944 	bl	8001390 <HAL_GetTick>
 8002108:	4602      	mov	r2, r0
 800210a:	693b      	ldr	r3, [r7, #16]
 800210c:	1ad3      	subs	r3, r2, r3
 800210e:	2b02      	cmp	r3, #2
 8002110:	d901      	bls.n	8002116 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8002112:	2303      	movs	r3, #3
 8002114:	e323      	b.n	800275e <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002116:	4b2a      	ldr	r3, [pc, #168]	; (80021c0 <HAL_RCC_OscConfig+0x298>)
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	f003 0302 	and.w	r3, r3, #2
 800211e:	2b00      	cmp	r3, #0
 8002120:	d1f0      	bne.n	8002104 <HAL_RCC_OscConfig+0x1dc>
 8002122:	e000      	b.n	8002126 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002124:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	f003 0301 	and.w	r3, r3, #1
 800212e:	2b00      	cmp	r3, #0
 8002130:	d073      	beq.n	800221a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002132:	69bb      	ldr	r3, [r7, #24]
 8002134:	2b08      	cmp	r3, #8
 8002136:	d005      	beq.n	8002144 <HAL_RCC_OscConfig+0x21c>
 8002138:	69bb      	ldr	r3, [r7, #24]
 800213a:	2b0c      	cmp	r3, #12
 800213c:	d10e      	bne.n	800215c <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800213e:	697b      	ldr	r3, [r7, #20]
 8002140:	2b03      	cmp	r3, #3
 8002142:	d10b      	bne.n	800215c <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002144:	4b1e      	ldr	r3, [pc, #120]	; (80021c0 <HAL_RCC_OscConfig+0x298>)
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800214c:	2b00      	cmp	r3, #0
 800214e:	d063      	beq.n	8002218 <HAL_RCC_OscConfig+0x2f0>
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	685b      	ldr	r3, [r3, #4]
 8002154:	2b00      	cmp	r3, #0
 8002156:	d15f      	bne.n	8002218 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002158:	2301      	movs	r3, #1
 800215a:	e300      	b.n	800275e <HAL_RCC_OscConfig+0x836>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	685b      	ldr	r3, [r3, #4]
 8002160:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002164:	d106      	bne.n	8002174 <HAL_RCC_OscConfig+0x24c>
 8002166:	4b16      	ldr	r3, [pc, #88]	; (80021c0 <HAL_RCC_OscConfig+0x298>)
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	4a15      	ldr	r2, [pc, #84]	; (80021c0 <HAL_RCC_OscConfig+0x298>)
 800216c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002170:	6013      	str	r3, [r2, #0]
 8002172:	e01d      	b.n	80021b0 <HAL_RCC_OscConfig+0x288>
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	685b      	ldr	r3, [r3, #4]
 8002178:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800217c:	d10c      	bne.n	8002198 <HAL_RCC_OscConfig+0x270>
 800217e:	4b10      	ldr	r3, [pc, #64]	; (80021c0 <HAL_RCC_OscConfig+0x298>)
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	4a0f      	ldr	r2, [pc, #60]	; (80021c0 <HAL_RCC_OscConfig+0x298>)
 8002184:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002188:	6013      	str	r3, [r2, #0]
 800218a:	4b0d      	ldr	r3, [pc, #52]	; (80021c0 <HAL_RCC_OscConfig+0x298>)
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	4a0c      	ldr	r2, [pc, #48]	; (80021c0 <HAL_RCC_OscConfig+0x298>)
 8002190:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002194:	6013      	str	r3, [r2, #0]
 8002196:	e00b      	b.n	80021b0 <HAL_RCC_OscConfig+0x288>
 8002198:	4b09      	ldr	r3, [pc, #36]	; (80021c0 <HAL_RCC_OscConfig+0x298>)
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	4a08      	ldr	r2, [pc, #32]	; (80021c0 <HAL_RCC_OscConfig+0x298>)
 800219e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80021a2:	6013      	str	r3, [r2, #0]
 80021a4:	4b06      	ldr	r3, [pc, #24]	; (80021c0 <HAL_RCC_OscConfig+0x298>)
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	4a05      	ldr	r2, [pc, #20]	; (80021c0 <HAL_RCC_OscConfig+0x298>)
 80021aa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80021ae:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	685b      	ldr	r3, [r3, #4]
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d01b      	beq.n	80021f0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021b8:	f7ff f8ea 	bl	8001390 <HAL_GetTick>
 80021bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80021be:	e010      	b.n	80021e2 <HAL_RCC_OscConfig+0x2ba>
 80021c0:	40021000 	.word	0x40021000
 80021c4:	0800545c 	.word	0x0800545c
 80021c8:	200000c8 	.word	0x200000c8
 80021cc:	200000cc 	.word	0x200000cc
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80021d0:	f7ff f8de 	bl	8001390 <HAL_GetTick>
 80021d4:	4602      	mov	r2, r0
 80021d6:	693b      	ldr	r3, [r7, #16]
 80021d8:	1ad3      	subs	r3, r2, r3
 80021da:	2b64      	cmp	r3, #100	; 0x64
 80021dc:	d901      	bls.n	80021e2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80021de:	2303      	movs	r3, #3
 80021e0:	e2bd      	b.n	800275e <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80021e2:	4baf      	ldr	r3, [pc, #700]	; (80024a0 <HAL_RCC_OscConfig+0x578>)
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d0f0      	beq.n	80021d0 <HAL_RCC_OscConfig+0x2a8>
 80021ee:	e014      	b.n	800221a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021f0:	f7ff f8ce 	bl	8001390 <HAL_GetTick>
 80021f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80021f6:	e008      	b.n	800220a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80021f8:	f7ff f8ca 	bl	8001390 <HAL_GetTick>
 80021fc:	4602      	mov	r2, r0
 80021fe:	693b      	ldr	r3, [r7, #16]
 8002200:	1ad3      	subs	r3, r2, r3
 8002202:	2b64      	cmp	r3, #100	; 0x64
 8002204:	d901      	bls.n	800220a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002206:	2303      	movs	r3, #3
 8002208:	e2a9      	b.n	800275e <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800220a:	4ba5      	ldr	r3, [pc, #660]	; (80024a0 <HAL_RCC_OscConfig+0x578>)
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002212:	2b00      	cmp	r3, #0
 8002214:	d1f0      	bne.n	80021f8 <HAL_RCC_OscConfig+0x2d0>
 8002216:	e000      	b.n	800221a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002218:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	f003 0302 	and.w	r3, r3, #2
 8002222:	2b00      	cmp	r3, #0
 8002224:	d060      	beq.n	80022e8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002226:	69bb      	ldr	r3, [r7, #24]
 8002228:	2b04      	cmp	r3, #4
 800222a:	d005      	beq.n	8002238 <HAL_RCC_OscConfig+0x310>
 800222c:	69bb      	ldr	r3, [r7, #24]
 800222e:	2b0c      	cmp	r3, #12
 8002230:	d119      	bne.n	8002266 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002232:	697b      	ldr	r3, [r7, #20]
 8002234:	2b02      	cmp	r3, #2
 8002236:	d116      	bne.n	8002266 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002238:	4b99      	ldr	r3, [pc, #612]	; (80024a0 <HAL_RCC_OscConfig+0x578>)
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002240:	2b00      	cmp	r3, #0
 8002242:	d005      	beq.n	8002250 <HAL_RCC_OscConfig+0x328>
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	68db      	ldr	r3, [r3, #12]
 8002248:	2b00      	cmp	r3, #0
 800224a:	d101      	bne.n	8002250 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800224c:	2301      	movs	r3, #1
 800224e:	e286      	b.n	800275e <HAL_RCC_OscConfig+0x836>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002250:	4b93      	ldr	r3, [pc, #588]	; (80024a0 <HAL_RCC_OscConfig+0x578>)
 8002252:	685b      	ldr	r3, [r3, #4]
 8002254:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	691b      	ldr	r3, [r3, #16]
 800225c:	061b      	lsls	r3, r3, #24
 800225e:	4990      	ldr	r1, [pc, #576]	; (80024a0 <HAL_RCC_OscConfig+0x578>)
 8002260:	4313      	orrs	r3, r2
 8002262:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002264:	e040      	b.n	80022e8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	68db      	ldr	r3, [r3, #12]
 800226a:	2b00      	cmp	r3, #0
 800226c:	d023      	beq.n	80022b6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800226e:	4b8c      	ldr	r3, [pc, #560]	; (80024a0 <HAL_RCC_OscConfig+0x578>)
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	4a8b      	ldr	r2, [pc, #556]	; (80024a0 <HAL_RCC_OscConfig+0x578>)
 8002274:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002278:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800227a:	f7ff f889 	bl	8001390 <HAL_GetTick>
 800227e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002280:	e008      	b.n	8002294 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002282:	f7ff f885 	bl	8001390 <HAL_GetTick>
 8002286:	4602      	mov	r2, r0
 8002288:	693b      	ldr	r3, [r7, #16]
 800228a:	1ad3      	subs	r3, r2, r3
 800228c:	2b02      	cmp	r3, #2
 800228e:	d901      	bls.n	8002294 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002290:	2303      	movs	r3, #3
 8002292:	e264      	b.n	800275e <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002294:	4b82      	ldr	r3, [pc, #520]	; (80024a0 <HAL_RCC_OscConfig+0x578>)
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800229c:	2b00      	cmp	r3, #0
 800229e:	d0f0      	beq.n	8002282 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022a0:	4b7f      	ldr	r3, [pc, #508]	; (80024a0 <HAL_RCC_OscConfig+0x578>)
 80022a2:	685b      	ldr	r3, [r3, #4]
 80022a4:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	691b      	ldr	r3, [r3, #16]
 80022ac:	061b      	lsls	r3, r3, #24
 80022ae:	497c      	ldr	r1, [pc, #496]	; (80024a0 <HAL_RCC_OscConfig+0x578>)
 80022b0:	4313      	orrs	r3, r2
 80022b2:	604b      	str	r3, [r1, #4]
 80022b4:	e018      	b.n	80022e8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80022b6:	4b7a      	ldr	r3, [pc, #488]	; (80024a0 <HAL_RCC_OscConfig+0x578>)
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	4a79      	ldr	r2, [pc, #484]	; (80024a0 <HAL_RCC_OscConfig+0x578>)
 80022bc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80022c0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022c2:	f7ff f865 	bl	8001390 <HAL_GetTick>
 80022c6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80022c8:	e008      	b.n	80022dc <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80022ca:	f7ff f861 	bl	8001390 <HAL_GetTick>
 80022ce:	4602      	mov	r2, r0
 80022d0:	693b      	ldr	r3, [r7, #16]
 80022d2:	1ad3      	subs	r3, r2, r3
 80022d4:	2b02      	cmp	r3, #2
 80022d6:	d901      	bls.n	80022dc <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80022d8:	2303      	movs	r3, #3
 80022da:	e240      	b.n	800275e <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80022dc:	4b70      	ldr	r3, [pc, #448]	; (80024a0 <HAL_RCC_OscConfig+0x578>)
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d1f0      	bne.n	80022ca <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	f003 0308 	and.w	r3, r3, #8
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d03c      	beq.n	800236e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	695b      	ldr	r3, [r3, #20]
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d01c      	beq.n	8002336 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80022fc:	4b68      	ldr	r3, [pc, #416]	; (80024a0 <HAL_RCC_OscConfig+0x578>)
 80022fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002302:	4a67      	ldr	r2, [pc, #412]	; (80024a0 <HAL_RCC_OscConfig+0x578>)
 8002304:	f043 0301 	orr.w	r3, r3, #1
 8002308:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800230c:	f7ff f840 	bl	8001390 <HAL_GetTick>
 8002310:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002312:	e008      	b.n	8002326 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002314:	f7ff f83c 	bl	8001390 <HAL_GetTick>
 8002318:	4602      	mov	r2, r0
 800231a:	693b      	ldr	r3, [r7, #16]
 800231c:	1ad3      	subs	r3, r2, r3
 800231e:	2b02      	cmp	r3, #2
 8002320:	d901      	bls.n	8002326 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002322:	2303      	movs	r3, #3
 8002324:	e21b      	b.n	800275e <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002326:	4b5e      	ldr	r3, [pc, #376]	; (80024a0 <HAL_RCC_OscConfig+0x578>)
 8002328:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800232c:	f003 0302 	and.w	r3, r3, #2
 8002330:	2b00      	cmp	r3, #0
 8002332:	d0ef      	beq.n	8002314 <HAL_RCC_OscConfig+0x3ec>
 8002334:	e01b      	b.n	800236e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002336:	4b5a      	ldr	r3, [pc, #360]	; (80024a0 <HAL_RCC_OscConfig+0x578>)
 8002338:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800233c:	4a58      	ldr	r2, [pc, #352]	; (80024a0 <HAL_RCC_OscConfig+0x578>)
 800233e:	f023 0301 	bic.w	r3, r3, #1
 8002342:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002346:	f7ff f823 	bl	8001390 <HAL_GetTick>
 800234a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800234c:	e008      	b.n	8002360 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800234e:	f7ff f81f 	bl	8001390 <HAL_GetTick>
 8002352:	4602      	mov	r2, r0
 8002354:	693b      	ldr	r3, [r7, #16]
 8002356:	1ad3      	subs	r3, r2, r3
 8002358:	2b02      	cmp	r3, #2
 800235a:	d901      	bls.n	8002360 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800235c:	2303      	movs	r3, #3
 800235e:	e1fe      	b.n	800275e <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002360:	4b4f      	ldr	r3, [pc, #316]	; (80024a0 <HAL_RCC_OscConfig+0x578>)
 8002362:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002366:	f003 0302 	and.w	r3, r3, #2
 800236a:	2b00      	cmp	r3, #0
 800236c:	d1ef      	bne.n	800234e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	f003 0304 	and.w	r3, r3, #4
 8002376:	2b00      	cmp	r3, #0
 8002378:	f000 80a6 	beq.w	80024c8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800237c:	2300      	movs	r3, #0
 800237e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002380:	4b47      	ldr	r3, [pc, #284]	; (80024a0 <HAL_RCC_OscConfig+0x578>)
 8002382:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002384:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002388:	2b00      	cmp	r3, #0
 800238a:	d10d      	bne.n	80023a8 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800238c:	4b44      	ldr	r3, [pc, #272]	; (80024a0 <HAL_RCC_OscConfig+0x578>)
 800238e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002390:	4a43      	ldr	r2, [pc, #268]	; (80024a0 <HAL_RCC_OscConfig+0x578>)
 8002392:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002396:	6593      	str	r3, [r2, #88]	; 0x58
 8002398:	4b41      	ldr	r3, [pc, #260]	; (80024a0 <HAL_RCC_OscConfig+0x578>)
 800239a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800239c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023a0:	60bb      	str	r3, [r7, #8]
 80023a2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80023a4:	2301      	movs	r3, #1
 80023a6:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80023a8:	4b3e      	ldr	r3, [pc, #248]	; (80024a4 <HAL_RCC_OscConfig+0x57c>)
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d118      	bne.n	80023e6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80023b4:	4b3b      	ldr	r3, [pc, #236]	; (80024a4 <HAL_RCC_OscConfig+0x57c>)
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	4a3a      	ldr	r2, [pc, #232]	; (80024a4 <HAL_RCC_OscConfig+0x57c>)
 80023ba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80023be:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80023c0:	f7fe ffe6 	bl	8001390 <HAL_GetTick>
 80023c4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80023c6:	e008      	b.n	80023da <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80023c8:	f7fe ffe2 	bl	8001390 <HAL_GetTick>
 80023cc:	4602      	mov	r2, r0
 80023ce:	693b      	ldr	r3, [r7, #16]
 80023d0:	1ad3      	subs	r3, r2, r3
 80023d2:	2b02      	cmp	r3, #2
 80023d4:	d901      	bls.n	80023da <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80023d6:	2303      	movs	r3, #3
 80023d8:	e1c1      	b.n	800275e <HAL_RCC_OscConfig+0x836>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80023da:	4b32      	ldr	r3, [pc, #200]	; (80024a4 <HAL_RCC_OscConfig+0x57c>)
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d0f0      	beq.n	80023c8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	689b      	ldr	r3, [r3, #8]
 80023ea:	2b01      	cmp	r3, #1
 80023ec:	d108      	bne.n	8002400 <HAL_RCC_OscConfig+0x4d8>
 80023ee:	4b2c      	ldr	r3, [pc, #176]	; (80024a0 <HAL_RCC_OscConfig+0x578>)
 80023f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80023f4:	4a2a      	ldr	r2, [pc, #168]	; (80024a0 <HAL_RCC_OscConfig+0x578>)
 80023f6:	f043 0301 	orr.w	r3, r3, #1
 80023fa:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80023fe:	e024      	b.n	800244a <HAL_RCC_OscConfig+0x522>
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	689b      	ldr	r3, [r3, #8]
 8002404:	2b05      	cmp	r3, #5
 8002406:	d110      	bne.n	800242a <HAL_RCC_OscConfig+0x502>
 8002408:	4b25      	ldr	r3, [pc, #148]	; (80024a0 <HAL_RCC_OscConfig+0x578>)
 800240a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800240e:	4a24      	ldr	r2, [pc, #144]	; (80024a0 <HAL_RCC_OscConfig+0x578>)
 8002410:	f043 0304 	orr.w	r3, r3, #4
 8002414:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002418:	4b21      	ldr	r3, [pc, #132]	; (80024a0 <HAL_RCC_OscConfig+0x578>)
 800241a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800241e:	4a20      	ldr	r2, [pc, #128]	; (80024a0 <HAL_RCC_OscConfig+0x578>)
 8002420:	f043 0301 	orr.w	r3, r3, #1
 8002424:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002428:	e00f      	b.n	800244a <HAL_RCC_OscConfig+0x522>
 800242a:	4b1d      	ldr	r3, [pc, #116]	; (80024a0 <HAL_RCC_OscConfig+0x578>)
 800242c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002430:	4a1b      	ldr	r2, [pc, #108]	; (80024a0 <HAL_RCC_OscConfig+0x578>)
 8002432:	f023 0301 	bic.w	r3, r3, #1
 8002436:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800243a:	4b19      	ldr	r3, [pc, #100]	; (80024a0 <HAL_RCC_OscConfig+0x578>)
 800243c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002440:	4a17      	ldr	r2, [pc, #92]	; (80024a0 <HAL_RCC_OscConfig+0x578>)
 8002442:	f023 0304 	bic.w	r3, r3, #4
 8002446:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	689b      	ldr	r3, [r3, #8]
 800244e:	2b00      	cmp	r3, #0
 8002450:	d016      	beq.n	8002480 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002452:	f7fe ff9d 	bl	8001390 <HAL_GetTick>
 8002456:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002458:	e00a      	b.n	8002470 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800245a:	f7fe ff99 	bl	8001390 <HAL_GetTick>
 800245e:	4602      	mov	r2, r0
 8002460:	693b      	ldr	r3, [r7, #16]
 8002462:	1ad3      	subs	r3, r2, r3
 8002464:	f241 3288 	movw	r2, #5000	; 0x1388
 8002468:	4293      	cmp	r3, r2
 800246a:	d901      	bls.n	8002470 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 800246c:	2303      	movs	r3, #3
 800246e:	e176      	b.n	800275e <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002470:	4b0b      	ldr	r3, [pc, #44]	; (80024a0 <HAL_RCC_OscConfig+0x578>)
 8002472:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002476:	f003 0302 	and.w	r3, r3, #2
 800247a:	2b00      	cmp	r3, #0
 800247c:	d0ed      	beq.n	800245a <HAL_RCC_OscConfig+0x532>
 800247e:	e01a      	b.n	80024b6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002480:	f7fe ff86 	bl	8001390 <HAL_GetTick>
 8002484:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002486:	e00f      	b.n	80024a8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002488:	f7fe ff82 	bl	8001390 <HAL_GetTick>
 800248c:	4602      	mov	r2, r0
 800248e:	693b      	ldr	r3, [r7, #16]
 8002490:	1ad3      	subs	r3, r2, r3
 8002492:	f241 3288 	movw	r2, #5000	; 0x1388
 8002496:	4293      	cmp	r3, r2
 8002498:	d906      	bls.n	80024a8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800249a:	2303      	movs	r3, #3
 800249c:	e15f      	b.n	800275e <HAL_RCC_OscConfig+0x836>
 800249e:	bf00      	nop
 80024a0:	40021000 	.word	0x40021000
 80024a4:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80024a8:	4baa      	ldr	r3, [pc, #680]	; (8002754 <HAL_RCC_OscConfig+0x82c>)
 80024aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80024ae:	f003 0302 	and.w	r3, r3, #2
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d1e8      	bne.n	8002488 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80024b6:	7ffb      	ldrb	r3, [r7, #31]
 80024b8:	2b01      	cmp	r3, #1
 80024ba:	d105      	bne.n	80024c8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80024bc:	4ba5      	ldr	r3, [pc, #660]	; (8002754 <HAL_RCC_OscConfig+0x82c>)
 80024be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024c0:	4aa4      	ldr	r2, [pc, #656]	; (8002754 <HAL_RCC_OscConfig+0x82c>)
 80024c2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80024c6:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	f003 0320 	and.w	r3, r3, #32
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d03c      	beq.n	800254e <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d01c      	beq.n	8002516 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80024dc:	4b9d      	ldr	r3, [pc, #628]	; (8002754 <HAL_RCC_OscConfig+0x82c>)
 80024de:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80024e2:	4a9c      	ldr	r2, [pc, #624]	; (8002754 <HAL_RCC_OscConfig+0x82c>)
 80024e4:	f043 0301 	orr.w	r3, r3, #1
 80024e8:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024ec:	f7fe ff50 	bl	8001390 <HAL_GetTick>
 80024f0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80024f2:	e008      	b.n	8002506 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80024f4:	f7fe ff4c 	bl	8001390 <HAL_GetTick>
 80024f8:	4602      	mov	r2, r0
 80024fa:	693b      	ldr	r3, [r7, #16]
 80024fc:	1ad3      	subs	r3, r2, r3
 80024fe:	2b02      	cmp	r3, #2
 8002500:	d901      	bls.n	8002506 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8002502:	2303      	movs	r3, #3
 8002504:	e12b      	b.n	800275e <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002506:	4b93      	ldr	r3, [pc, #588]	; (8002754 <HAL_RCC_OscConfig+0x82c>)
 8002508:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800250c:	f003 0302 	and.w	r3, r3, #2
 8002510:	2b00      	cmp	r3, #0
 8002512:	d0ef      	beq.n	80024f4 <HAL_RCC_OscConfig+0x5cc>
 8002514:	e01b      	b.n	800254e <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002516:	4b8f      	ldr	r3, [pc, #572]	; (8002754 <HAL_RCC_OscConfig+0x82c>)
 8002518:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800251c:	4a8d      	ldr	r2, [pc, #564]	; (8002754 <HAL_RCC_OscConfig+0x82c>)
 800251e:	f023 0301 	bic.w	r3, r3, #1
 8002522:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002526:	f7fe ff33 	bl	8001390 <HAL_GetTick>
 800252a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800252c:	e008      	b.n	8002540 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800252e:	f7fe ff2f 	bl	8001390 <HAL_GetTick>
 8002532:	4602      	mov	r2, r0
 8002534:	693b      	ldr	r3, [r7, #16]
 8002536:	1ad3      	subs	r3, r2, r3
 8002538:	2b02      	cmp	r3, #2
 800253a:	d901      	bls.n	8002540 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 800253c:	2303      	movs	r3, #3
 800253e:	e10e      	b.n	800275e <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002540:	4b84      	ldr	r3, [pc, #528]	; (8002754 <HAL_RCC_OscConfig+0x82c>)
 8002542:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002546:	f003 0302 	and.w	r3, r3, #2
 800254a:	2b00      	cmp	r3, #0
 800254c:	d1ef      	bne.n	800252e <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002552:	2b00      	cmp	r3, #0
 8002554:	f000 8102 	beq.w	800275c <HAL_RCC_OscConfig+0x834>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800255c:	2b02      	cmp	r3, #2
 800255e:	f040 80c5 	bne.w	80026ec <HAL_RCC_OscConfig+0x7c4>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002562:	4b7c      	ldr	r3, [pc, #496]	; (8002754 <HAL_RCC_OscConfig+0x82c>)
 8002564:	68db      	ldr	r3, [r3, #12]
 8002566:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002568:	697b      	ldr	r3, [r7, #20]
 800256a:	f003 0203 	and.w	r2, r3, #3
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002572:	429a      	cmp	r2, r3
 8002574:	d12c      	bne.n	80025d0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002576:	697b      	ldr	r3, [r7, #20]
 8002578:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002580:	3b01      	subs	r3, #1
 8002582:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002584:	429a      	cmp	r2, r3
 8002586:	d123      	bne.n	80025d0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002588:	697b      	ldr	r3, [r7, #20]
 800258a:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002592:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002594:	429a      	cmp	r2, r3
 8002596:	d11b      	bne.n	80025d0 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002598:	697b      	ldr	r3, [r7, #20]
 800259a:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80025a2:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80025a4:	429a      	cmp	r2, r3
 80025a6:	d113      	bne.n	80025d0 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80025a8:	697b      	ldr	r3, [r7, #20]
 80025aa:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80025b2:	085b      	lsrs	r3, r3, #1
 80025b4:	3b01      	subs	r3, #1
 80025b6:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80025b8:	429a      	cmp	r2, r3
 80025ba:	d109      	bne.n	80025d0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80025bc:	697b      	ldr	r3, [r7, #20]
 80025be:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025c6:	085b      	lsrs	r3, r3, #1
 80025c8:	3b01      	subs	r3, #1
 80025ca:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80025cc:	429a      	cmp	r2, r3
 80025ce:	d067      	beq.n	80026a0 <HAL_RCC_OscConfig+0x778>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80025d0:	69bb      	ldr	r3, [r7, #24]
 80025d2:	2b0c      	cmp	r3, #12
 80025d4:	d062      	beq.n	800269c <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80025d6:	4b5f      	ldr	r3, [pc, #380]	; (8002754 <HAL_RCC_OscConfig+0x82c>)
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d001      	beq.n	80025e6 <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 80025e2:	2301      	movs	r3, #1
 80025e4:	e0bb      	b.n	800275e <HAL_RCC_OscConfig+0x836>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80025e6:	4b5b      	ldr	r3, [pc, #364]	; (8002754 <HAL_RCC_OscConfig+0x82c>)
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	4a5a      	ldr	r2, [pc, #360]	; (8002754 <HAL_RCC_OscConfig+0x82c>)
 80025ec:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80025f0:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80025f2:	f7fe fecd 	bl	8001390 <HAL_GetTick>
 80025f6:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80025f8:	e008      	b.n	800260c <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025fa:	f7fe fec9 	bl	8001390 <HAL_GetTick>
 80025fe:	4602      	mov	r2, r0
 8002600:	693b      	ldr	r3, [r7, #16]
 8002602:	1ad3      	subs	r3, r2, r3
 8002604:	2b02      	cmp	r3, #2
 8002606:	d901      	bls.n	800260c <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8002608:	2303      	movs	r3, #3
 800260a:	e0a8      	b.n	800275e <HAL_RCC_OscConfig+0x836>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800260c:	4b51      	ldr	r3, [pc, #324]	; (8002754 <HAL_RCC_OscConfig+0x82c>)
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002614:	2b00      	cmp	r3, #0
 8002616:	d1f0      	bne.n	80025fa <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002618:	4b4e      	ldr	r3, [pc, #312]	; (8002754 <HAL_RCC_OscConfig+0x82c>)
 800261a:	68da      	ldr	r2, [r3, #12]
 800261c:	4b4e      	ldr	r3, [pc, #312]	; (8002758 <HAL_RCC_OscConfig+0x830>)
 800261e:	4013      	ands	r3, r2
 8002620:	687a      	ldr	r2, [r7, #4]
 8002622:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002624:	687a      	ldr	r2, [r7, #4]
 8002626:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002628:	3a01      	subs	r2, #1
 800262a:	0112      	lsls	r2, r2, #4
 800262c:	4311      	orrs	r1, r2
 800262e:	687a      	ldr	r2, [r7, #4]
 8002630:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002632:	0212      	lsls	r2, r2, #8
 8002634:	4311      	orrs	r1, r2
 8002636:	687a      	ldr	r2, [r7, #4]
 8002638:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800263a:	0852      	lsrs	r2, r2, #1
 800263c:	3a01      	subs	r2, #1
 800263e:	0552      	lsls	r2, r2, #21
 8002640:	4311      	orrs	r1, r2
 8002642:	687a      	ldr	r2, [r7, #4]
 8002644:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002646:	0852      	lsrs	r2, r2, #1
 8002648:	3a01      	subs	r2, #1
 800264a:	0652      	lsls	r2, r2, #25
 800264c:	4311      	orrs	r1, r2
 800264e:	687a      	ldr	r2, [r7, #4]
 8002650:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002652:	06d2      	lsls	r2, r2, #27
 8002654:	430a      	orrs	r2, r1
 8002656:	493f      	ldr	r1, [pc, #252]	; (8002754 <HAL_RCC_OscConfig+0x82c>)
 8002658:	4313      	orrs	r3, r2
 800265a:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800265c:	4b3d      	ldr	r3, [pc, #244]	; (8002754 <HAL_RCC_OscConfig+0x82c>)
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	4a3c      	ldr	r2, [pc, #240]	; (8002754 <HAL_RCC_OscConfig+0x82c>)
 8002662:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002666:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002668:	4b3a      	ldr	r3, [pc, #232]	; (8002754 <HAL_RCC_OscConfig+0x82c>)
 800266a:	68db      	ldr	r3, [r3, #12]
 800266c:	4a39      	ldr	r2, [pc, #228]	; (8002754 <HAL_RCC_OscConfig+0x82c>)
 800266e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002672:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002674:	f7fe fe8c 	bl	8001390 <HAL_GetTick>
 8002678:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800267a:	e008      	b.n	800268e <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800267c:	f7fe fe88 	bl	8001390 <HAL_GetTick>
 8002680:	4602      	mov	r2, r0
 8002682:	693b      	ldr	r3, [r7, #16]
 8002684:	1ad3      	subs	r3, r2, r3
 8002686:	2b02      	cmp	r3, #2
 8002688:	d901      	bls.n	800268e <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 800268a:	2303      	movs	r3, #3
 800268c:	e067      	b.n	800275e <HAL_RCC_OscConfig+0x836>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800268e:	4b31      	ldr	r3, [pc, #196]	; (8002754 <HAL_RCC_OscConfig+0x82c>)
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002696:	2b00      	cmp	r3, #0
 8002698:	d0f0      	beq.n	800267c <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800269a:	e05f      	b.n	800275c <HAL_RCC_OscConfig+0x834>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800269c:	2301      	movs	r3, #1
 800269e:	e05e      	b.n	800275e <HAL_RCC_OscConfig+0x836>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80026a0:	4b2c      	ldr	r3, [pc, #176]	; (8002754 <HAL_RCC_OscConfig+0x82c>)
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d157      	bne.n	800275c <HAL_RCC_OscConfig+0x834>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80026ac:	4b29      	ldr	r3, [pc, #164]	; (8002754 <HAL_RCC_OscConfig+0x82c>)
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	4a28      	ldr	r2, [pc, #160]	; (8002754 <HAL_RCC_OscConfig+0x82c>)
 80026b2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80026b6:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80026b8:	4b26      	ldr	r3, [pc, #152]	; (8002754 <HAL_RCC_OscConfig+0x82c>)
 80026ba:	68db      	ldr	r3, [r3, #12]
 80026bc:	4a25      	ldr	r2, [pc, #148]	; (8002754 <HAL_RCC_OscConfig+0x82c>)
 80026be:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80026c2:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80026c4:	f7fe fe64 	bl	8001390 <HAL_GetTick>
 80026c8:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80026ca:	e008      	b.n	80026de <HAL_RCC_OscConfig+0x7b6>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026cc:	f7fe fe60 	bl	8001390 <HAL_GetTick>
 80026d0:	4602      	mov	r2, r0
 80026d2:	693b      	ldr	r3, [r7, #16]
 80026d4:	1ad3      	subs	r3, r2, r3
 80026d6:	2b02      	cmp	r3, #2
 80026d8:	d901      	bls.n	80026de <HAL_RCC_OscConfig+0x7b6>
            {
              return HAL_TIMEOUT;
 80026da:	2303      	movs	r3, #3
 80026dc:	e03f      	b.n	800275e <HAL_RCC_OscConfig+0x836>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80026de:	4b1d      	ldr	r3, [pc, #116]	; (8002754 <HAL_RCC_OscConfig+0x82c>)
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d0f0      	beq.n	80026cc <HAL_RCC_OscConfig+0x7a4>
 80026ea:	e037      	b.n	800275c <HAL_RCC_OscConfig+0x834>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80026ec:	69bb      	ldr	r3, [r7, #24]
 80026ee:	2b0c      	cmp	r3, #12
 80026f0:	d02d      	beq.n	800274e <HAL_RCC_OscConfig+0x826>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80026f2:	4b18      	ldr	r3, [pc, #96]	; (8002754 <HAL_RCC_OscConfig+0x82c>)
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	4a17      	ldr	r2, [pc, #92]	; (8002754 <HAL_RCC_OscConfig+0x82c>)
 80026f8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80026fc:	6013      	str	r3, [r2, #0]
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
        }
#elif defined(RCC_PLLSAI1_SUPPORT)
        if(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80026fe:	4b15      	ldr	r3, [pc, #84]	; (8002754 <HAL_RCC_OscConfig+0x82c>)
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002706:	2b00      	cmp	r3, #0
 8002708:	d105      	bne.n	8002716 <HAL_RCC_OscConfig+0x7ee>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800270a:	4b12      	ldr	r3, [pc, #72]	; (8002754 <HAL_RCC_OscConfig+0x82c>)
 800270c:	68db      	ldr	r3, [r3, #12]
 800270e:	4a11      	ldr	r2, [pc, #68]	; (8002754 <HAL_RCC_OscConfig+0x82c>)
 8002710:	f023 0303 	bic.w	r3, r3, #3
 8002714:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8002716:	4b0f      	ldr	r3, [pc, #60]	; (8002754 <HAL_RCC_OscConfig+0x82c>)
 8002718:	68db      	ldr	r3, [r3, #12]
 800271a:	4a0e      	ldr	r2, [pc, #56]	; (8002754 <HAL_RCC_OscConfig+0x82c>)
 800271c:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8002720:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002724:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002726:	f7fe fe33 	bl	8001390 <HAL_GetTick>
 800272a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800272c:	e008      	b.n	8002740 <HAL_RCC_OscConfig+0x818>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800272e:	f7fe fe2f 	bl	8001390 <HAL_GetTick>
 8002732:	4602      	mov	r2, r0
 8002734:	693b      	ldr	r3, [r7, #16]
 8002736:	1ad3      	subs	r3, r2, r3
 8002738:	2b02      	cmp	r3, #2
 800273a:	d901      	bls.n	8002740 <HAL_RCC_OscConfig+0x818>
          {
            return HAL_TIMEOUT;
 800273c:	2303      	movs	r3, #3
 800273e:	e00e      	b.n	800275e <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002740:	4b04      	ldr	r3, [pc, #16]	; (8002754 <HAL_RCC_OscConfig+0x82c>)
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002748:	2b00      	cmp	r3, #0
 800274a:	d1f0      	bne.n	800272e <HAL_RCC_OscConfig+0x806>
 800274c:	e006      	b.n	800275c <HAL_RCC_OscConfig+0x834>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800274e:	2301      	movs	r3, #1
 8002750:	e005      	b.n	800275e <HAL_RCC_OscConfig+0x836>
 8002752:	bf00      	nop
 8002754:	40021000 	.word	0x40021000
 8002758:	019d808c 	.word	0x019d808c
      }
    }
  }
  return HAL_OK;
 800275c:	2300      	movs	r3, #0
}
 800275e:	4618      	mov	r0, r3
 8002760:	3720      	adds	r7, #32
 8002762:	46bd      	mov	sp, r7
 8002764:	bd80      	pop	{r7, pc}
 8002766:	bf00      	nop

08002768 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002768:	b580      	push	{r7, lr}
 800276a:	b084      	sub	sp, #16
 800276c:	af00      	add	r7, sp, #0
 800276e:	6078      	str	r0, [r7, #4]
 8002770:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	2b00      	cmp	r3, #0
 8002776:	d101      	bne.n	800277c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002778:	2301      	movs	r3, #1
 800277a:	e0c8      	b.n	800290e <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800277c:	4b66      	ldr	r3, [pc, #408]	; (8002918 <HAL_RCC_ClockConfig+0x1b0>)
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	f003 0307 	and.w	r3, r3, #7
 8002784:	683a      	ldr	r2, [r7, #0]
 8002786:	429a      	cmp	r2, r3
 8002788:	d910      	bls.n	80027ac <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800278a:	4b63      	ldr	r3, [pc, #396]	; (8002918 <HAL_RCC_ClockConfig+0x1b0>)
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	f023 0207 	bic.w	r2, r3, #7
 8002792:	4961      	ldr	r1, [pc, #388]	; (8002918 <HAL_RCC_ClockConfig+0x1b0>)
 8002794:	683b      	ldr	r3, [r7, #0]
 8002796:	4313      	orrs	r3, r2
 8002798:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800279a:	4b5f      	ldr	r3, [pc, #380]	; (8002918 <HAL_RCC_ClockConfig+0x1b0>)
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	f003 0307 	and.w	r3, r3, #7
 80027a2:	683a      	ldr	r2, [r7, #0]
 80027a4:	429a      	cmp	r2, r3
 80027a6:	d001      	beq.n	80027ac <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80027a8:	2301      	movs	r3, #1
 80027aa:	e0b0      	b.n	800290e <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	f003 0301 	and.w	r3, r3, #1
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d04c      	beq.n	8002852 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	685b      	ldr	r3, [r3, #4]
 80027bc:	2b03      	cmp	r3, #3
 80027be:	d107      	bne.n	80027d0 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80027c0:	4b56      	ldr	r3, [pc, #344]	; (800291c <HAL_RCC_ClockConfig+0x1b4>)
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d121      	bne.n	8002810 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 80027cc:	2301      	movs	r3, #1
 80027ce:	e09e      	b.n	800290e <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	685b      	ldr	r3, [r3, #4]
 80027d4:	2b02      	cmp	r3, #2
 80027d6:	d107      	bne.n	80027e8 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80027d8:	4b50      	ldr	r3, [pc, #320]	; (800291c <HAL_RCC_ClockConfig+0x1b4>)
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d115      	bne.n	8002810 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80027e4:	2301      	movs	r3, #1
 80027e6:	e092      	b.n	800290e <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	685b      	ldr	r3, [r3, #4]
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d107      	bne.n	8002800 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80027f0:	4b4a      	ldr	r3, [pc, #296]	; (800291c <HAL_RCC_ClockConfig+0x1b4>)
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	f003 0302 	and.w	r3, r3, #2
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d109      	bne.n	8002810 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80027fc:	2301      	movs	r3, #1
 80027fe:	e086      	b.n	800290e <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002800:	4b46      	ldr	r3, [pc, #280]	; (800291c <HAL_RCC_ClockConfig+0x1b4>)
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002808:	2b00      	cmp	r3, #0
 800280a:	d101      	bne.n	8002810 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 800280c:	2301      	movs	r3, #1
 800280e:	e07e      	b.n	800290e <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002810:	4b42      	ldr	r3, [pc, #264]	; (800291c <HAL_RCC_ClockConfig+0x1b4>)
 8002812:	689b      	ldr	r3, [r3, #8]
 8002814:	f023 0203 	bic.w	r2, r3, #3
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	685b      	ldr	r3, [r3, #4]
 800281c:	493f      	ldr	r1, [pc, #252]	; (800291c <HAL_RCC_ClockConfig+0x1b4>)
 800281e:	4313      	orrs	r3, r2
 8002820:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002822:	f7fe fdb5 	bl	8001390 <HAL_GetTick>
 8002826:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002828:	e00a      	b.n	8002840 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800282a:	f7fe fdb1 	bl	8001390 <HAL_GetTick>
 800282e:	4602      	mov	r2, r0
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	1ad3      	subs	r3, r2, r3
 8002834:	f241 3288 	movw	r2, #5000	; 0x1388
 8002838:	4293      	cmp	r3, r2
 800283a:	d901      	bls.n	8002840 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 800283c:	2303      	movs	r3, #3
 800283e:	e066      	b.n	800290e <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002840:	4b36      	ldr	r3, [pc, #216]	; (800291c <HAL_RCC_ClockConfig+0x1b4>)
 8002842:	689b      	ldr	r3, [r3, #8]
 8002844:	f003 020c 	and.w	r2, r3, #12
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	685b      	ldr	r3, [r3, #4]
 800284c:	009b      	lsls	r3, r3, #2
 800284e:	429a      	cmp	r2, r3
 8002850:	d1eb      	bne.n	800282a <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	f003 0302 	and.w	r3, r3, #2
 800285a:	2b00      	cmp	r3, #0
 800285c:	d008      	beq.n	8002870 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800285e:	4b2f      	ldr	r3, [pc, #188]	; (800291c <HAL_RCC_ClockConfig+0x1b4>)
 8002860:	689b      	ldr	r3, [r3, #8]
 8002862:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	689b      	ldr	r3, [r3, #8]
 800286a:	492c      	ldr	r1, [pc, #176]	; (800291c <HAL_RCC_ClockConfig+0x1b4>)
 800286c:	4313      	orrs	r3, r2
 800286e:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002870:	4b29      	ldr	r3, [pc, #164]	; (8002918 <HAL_RCC_ClockConfig+0x1b0>)
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	f003 0307 	and.w	r3, r3, #7
 8002878:	683a      	ldr	r2, [r7, #0]
 800287a:	429a      	cmp	r2, r3
 800287c:	d210      	bcs.n	80028a0 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800287e:	4b26      	ldr	r3, [pc, #152]	; (8002918 <HAL_RCC_ClockConfig+0x1b0>)
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	f023 0207 	bic.w	r2, r3, #7
 8002886:	4924      	ldr	r1, [pc, #144]	; (8002918 <HAL_RCC_ClockConfig+0x1b0>)
 8002888:	683b      	ldr	r3, [r7, #0]
 800288a:	4313      	orrs	r3, r2
 800288c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800288e:	4b22      	ldr	r3, [pc, #136]	; (8002918 <HAL_RCC_ClockConfig+0x1b0>)
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	f003 0307 	and.w	r3, r3, #7
 8002896:	683a      	ldr	r2, [r7, #0]
 8002898:	429a      	cmp	r2, r3
 800289a:	d001      	beq.n	80028a0 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 800289c:	2301      	movs	r3, #1
 800289e:	e036      	b.n	800290e <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	f003 0304 	and.w	r3, r3, #4
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d008      	beq.n	80028be <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80028ac:	4b1b      	ldr	r3, [pc, #108]	; (800291c <HAL_RCC_ClockConfig+0x1b4>)
 80028ae:	689b      	ldr	r3, [r3, #8]
 80028b0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	68db      	ldr	r3, [r3, #12]
 80028b8:	4918      	ldr	r1, [pc, #96]	; (800291c <HAL_RCC_ClockConfig+0x1b4>)
 80028ba:	4313      	orrs	r3, r2
 80028bc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	f003 0308 	and.w	r3, r3, #8
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d009      	beq.n	80028de <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80028ca:	4b14      	ldr	r3, [pc, #80]	; (800291c <HAL_RCC_ClockConfig+0x1b4>)
 80028cc:	689b      	ldr	r3, [r3, #8]
 80028ce:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	691b      	ldr	r3, [r3, #16]
 80028d6:	00db      	lsls	r3, r3, #3
 80028d8:	4910      	ldr	r1, [pc, #64]	; (800291c <HAL_RCC_ClockConfig+0x1b4>)
 80028da:	4313      	orrs	r3, r2
 80028dc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80028de:	f000 f825 	bl	800292c <HAL_RCC_GetSysClockFreq>
 80028e2:	4602      	mov	r2, r0
 80028e4:	4b0d      	ldr	r3, [pc, #52]	; (800291c <HAL_RCC_ClockConfig+0x1b4>)
 80028e6:	689b      	ldr	r3, [r3, #8]
 80028e8:	091b      	lsrs	r3, r3, #4
 80028ea:	f003 030f 	and.w	r3, r3, #15
 80028ee:	490c      	ldr	r1, [pc, #48]	; (8002920 <HAL_RCC_ClockConfig+0x1b8>)
 80028f0:	5ccb      	ldrb	r3, [r1, r3]
 80028f2:	f003 031f 	and.w	r3, r3, #31
 80028f6:	fa22 f303 	lsr.w	r3, r2, r3
 80028fa:	4a0a      	ldr	r2, [pc, #40]	; (8002924 <HAL_RCC_ClockConfig+0x1bc>)
 80028fc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80028fe:	4b0a      	ldr	r3, [pc, #40]	; (8002928 <HAL_RCC_ClockConfig+0x1c0>)
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	4618      	mov	r0, r3
 8002904:	f7fe fcf4 	bl	80012f0 <HAL_InitTick>
 8002908:	4603      	mov	r3, r0
 800290a:	72fb      	strb	r3, [r7, #11]

  return status;
 800290c:	7afb      	ldrb	r3, [r7, #11]
}
 800290e:	4618      	mov	r0, r3
 8002910:	3710      	adds	r7, #16
 8002912:	46bd      	mov	sp, r7
 8002914:	bd80      	pop	{r7, pc}
 8002916:	bf00      	nop
 8002918:	40022000 	.word	0x40022000
 800291c:	40021000 	.word	0x40021000
 8002920:	0800545c 	.word	0x0800545c
 8002924:	200000c8 	.word	0x200000c8
 8002928:	200000cc 	.word	0x200000cc

0800292c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800292c:	b480      	push	{r7}
 800292e:	b089      	sub	sp, #36	; 0x24
 8002930:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002932:	2300      	movs	r3, #0
 8002934:	61fb      	str	r3, [r7, #28]
 8002936:	2300      	movs	r3, #0
 8002938:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800293a:	4b3e      	ldr	r3, [pc, #248]	; (8002a34 <HAL_RCC_GetSysClockFreq+0x108>)
 800293c:	689b      	ldr	r3, [r3, #8]
 800293e:	f003 030c 	and.w	r3, r3, #12
 8002942:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002944:	4b3b      	ldr	r3, [pc, #236]	; (8002a34 <HAL_RCC_GetSysClockFreq+0x108>)
 8002946:	68db      	ldr	r3, [r3, #12]
 8002948:	f003 0303 	and.w	r3, r3, #3
 800294c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800294e:	693b      	ldr	r3, [r7, #16]
 8002950:	2b00      	cmp	r3, #0
 8002952:	d005      	beq.n	8002960 <HAL_RCC_GetSysClockFreq+0x34>
 8002954:	693b      	ldr	r3, [r7, #16]
 8002956:	2b0c      	cmp	r3, #12
 8002958:	d121      	bne.n	800299e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	2b01      	cmp	r3, #1
 800295e:	d11e      	bne.n	800299e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002960:	4b34      	ldr	r3, [pc, #208]	; (8002a34 <HAL_RCC_GetSysClockFreq+0x108>)
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	f003 0308 	and.w	r3, r3, #8
 8002968:	2b00      	cmp	r3, #0
 800296a:	d107      	bne.n	800297c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800296c:	4b31      	ldr	r3, [pc, #196]	; (8002a34 <HAL_RCC_GetSysClockFreq+0x108>)
 800296e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002972:	0a1b      	lsrs	r3, r3, #8
 8002974:	f003 030f 	and.w	r3, r3, #15
 8002978:	61fb      	str	r3, [r7, #28]
 800297a:	e005      	b.n	8002988 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800297c:	4b2d      	ldr	r3, [pc, #180]	; (8002a34 <HAL_RCC_GetSysClockFreq+0x108>)
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	091b      	lsrs	r3, r3, #4
 8002982:	f003 030f 	and.w	r3, r3, #15
 8002986:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002988:	4a2b      	ldr	r2, [pc, #172]	; (8002a38 <HAL_RCC_GetSysClockFreq+0x10c>)
 800298a:	69fb      	ldr	r3, [r7, #28]
 800298c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002990:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002992:	693b      	ldr	r3, [r7, #16]
 8002994:	2b00      	cmp	r3, #0
 8002996:	d10d      	bne.n	80029b4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002998:	69fb      	ldr	r3, [r7, #28]
 800299a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800299c:	e00a      	b.n	80029b4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800299e:	693b      	ldr	r3, [r7, #16]
 80029a0:	2b04      	cmp	r3, #4
 80029a2:	d102      	bne.n	80029aa <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80029a4:	4b25      	ldr	r3, [pc, #148]	; (8002a3c <HAL_RCC_GetSysClockFreq+0x110>)
 80029a6:	61bb      	str	r3, [r7, #24]
 80029a8:	e004      	b.n	80029b4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80029aa:	693b      	ldr	r3, [r7, #16]
 80029ac:	2b08      	cmp	r3, #8
 80029ae:	d101      	bne.n	80029b4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80029b0:	4b23      	ldr	r3, [pc, #140]	; (8002a40 <HAL_RCC_GetSysClockFreq+0x114>)
 80029b2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80029b4:	693b      	ldr	r3, [r7, #16]
 80029b6:	2b0c      	cmp	r3, #12
 80029b8:	d134      	bne.n	8002a24 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80029ba:	4b1e      	ldr	r3, [pc, #120]	; (8002a34 <HAL_RCC_GetSysClockFreq+0x108>)
 80029bc:	68db      	ldr	r3, [r3, #12]
 80029be:	f003 0303 	and.w	r3, r3, #3
 80029c2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80029c4:	68bb      	ldr	r3, [r7, #8]
 80029c6:	2b02      	cmp	r3, #2
 80029c8:	d003      	beq.n	80029d2 <HAL_RCC_GetSysClockFreq+0xa6>
 80029ca:	68bb      	ldr	r3, [r7, #8]
 80029cc:	2b03      	cmp	r3, #3
 80029ce:	d003      	beq.n	80029d8 <HAL_RCC_GetSysClockFreq+0xac>
 80029d0:	e005      	b.n	80029de <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80029d2:	4b1a      	ldr	r3, [pc, #104]	; (8002a3c <HAL_RCC_GetSysClockFreq+0x110>)
 80029d4:	617b      	str	r3, [r7, #20]
      break;
 80029d6:	e005      	b.n	80029e4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80029d8:	4b19      	ldr	r3, [pc, #100]	; (8002a40 <HAL_RCC_GetSysClockFreq+0x114>)
 80029da:	617b      	str	r3, [r7, #20]
      break;
 80029dc:	e002      	b.n	80029e4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80029de:	69fb      	ldr	r3, [r7, #28]
 80029e0:	617b      	str	r3, [r7, #20]
      break;
 80029e2:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80029e4:	4b13      	ldr	r3, [pc, #76]	; (8002a34 <HAL_RCC_GetSysClockFreq+0x108>)
 80029e6:	68db      	ldr	r3, [r3, #12]
 80029e8:	091b      	lsrs	r3, r3, #4
 80029ea:	f003 0307 	and.w	r3, r3, #7
 80029ee:	3301      	adds	r3, #1
 80029f0:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80029f2:	4b10      	ldr	r3, [pc, #64]	; (8002a34 <HAL_RCC_GetSysClockFreq+0x108>)
 80029f4:	68db      	ldr	r3, [r3, #12]
 80029f6:	0a1b      	lsrs	r3, r3, #8
 80029f8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80029fc:	697a      	ldr	r2, [r7, #20]
 80029fe:	fb02 f203 	mul.w	r2, r2, r3
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a08:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002a0a:	4b0a      	ldr	r3, [pc, #40]	; (8002a34 <HAL_RCC_GetSysClockFreq+0x108>)
 8002a0c:	68db      	ldr	r3, [r3, #12]
 8002a0e:	0e5b      	lsrs	r3, r3, #25
 8002a10:	f003 0303 	and.w	r3, r3, #3
 8002a14:	3301      	adds	r3, #1
 8002a16:	005b      	lsls	r3, r3, #1
 8002a18:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002a1a:	697a      	ldr	r2, [r7, #20]
 8002a1c:	683b      	ldr	r3, [r7, #0]
 8002a1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a22:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002a24:	69bb      	ldr	r3, [r7, #24]
}
 8002a26:	4618      	mov	r0, r3
 8002a28:	3724      	adds	r7, #36	; 0x24
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a30:	4770      	bx	lr
 8002a32:	bf00      	nop
 8002a34:	40021000 	.word	0x40021000
 8002a38:	08005474 	.word	0x08005474
 8002a3c:	00f42400 	.word	0x00f42400
 8002a40:	007a1200 	.word	0x007a1200

08002a44 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002a44:	b480      	push	{r7}
 8002a46:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002a48:	4b03      	ldr	r3, [pc, #12]	; (8002a58 <HAL_RCC_GetHCLKFreq+0x14>)
 8002a4a:	681b      	ldr	r3, [r3, #0]
}
 8002a4c:	4618      	mov	r0, r3
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a54:	4770      	bx	lr
 8002a56:	bf00      	nop
 8002a58:	200000c8 	.word	0x200000c8

08002a5c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002a60:	f7ff fff0 	bl	8002a44 <HAL_RCC_GetHCLKFreq>
 8002a64:	4602      	mov	r2, r0
 8002a66:	4b06      	ldr	r3, [pc, #24]	; (8002a80 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002a68:	689b      	ldr	r3, [r3, #8]
 8002a6a:	0a1b      	lsrs	r3, r3, #8
 8002a6c:	f003 0307 	and.w	r3, r3, #7
 8002a70:	4904      	ldr	r1, [pc, #16]	; (8002a84 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002a72:	5ccb      	ldrb	r3, [r1, r3]
 8002a74:	f003 031f 	and.w	r3, r3, #31
 8002a78:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002a7c:	4618      	mov	r0, r3
 8002a7e:	bd80      	pop	{r7, pc}
 8002a80:	40021000 	.word	0x40021000
 8002a84:	0800546c 	.word	0x0800546c

08002a88 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002a8c:	f7ff ffda 	bl	8002a44 <HAL_RCC_GetHCLKFreq>
 8002a90:	4602      	mov	r2, r0
 8002a92:	4b06      	ldr	r3, [pc, #24]	; (8002aac <HAL_RCC_GetPCLK2Freq+0x24>)
 8002a94:	689b      	ldr	r3, [r3, #8]
 8002a96:	0adb      	lsrs	r3, r3, #11
 8002a98:	f003 0307 	and.w	r3, r3, #7
 8002a9c:	4904      	ldr	r1, [pc, #16]	; (8002ab0 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002a9e:	5ccb      	ldrb	r3, [r1, r3]
 8002aa0:	f003 031f 	and.w	r3, r3, #31
 8002aa4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002aa8:	4618      	mov	r0, r3
 8002aaa:	bd80      	pop	{r7, pc}
 8002aac:	40021000 	.word	0x40021000
 8002ab0:	0800546c 	.word	0x0800546c

08002ab4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002ab4:	b580      	push	{r7, lr}
 8002ab6:	b086      	sub	sp, #24
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002abc:	2300      	movs	r3, #0
 8002abe:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002ac0:	4b2a      	ldr	r3, [pc, #168]	; (8002b6c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002ac2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ac4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d003      	beq.n	8002ad4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002acc:	f7ff f9c8 	bl	8001e60 <HAL_PWREx_GetVoltageRange>
 8002ad0:	6178      	str	r0, [r7, #20]
 8002ad2:	e014      	b.n	8002afe <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002ad4:	4b25      	ldr	r3, [pc, #148]	; (8002b6c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002ad6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ad8:	4a24      	ldr	r2, [pc, #144]	; (8002b6c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002ada:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002ade:	6593      	str	r3, [r2, #88]	; 0x58
 8002ae0:	4b22      	ldr	r3, [pc, #136]	; (8002b6c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002ae2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ae4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ae8:	60fb      	str	r3, [r7, #12]
 8002aea:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002aec:	f7ff f9b8 	bl	8001e60 <HAL_PWREx_GetVoltageRange>
 8002af0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002af2:	4b1e      	ldr	r3, [pc, #120]	; (8002b6c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002af4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002af6:	4a1d      	ldr	r2, [pc, #116]	; (8002b6c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002af8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002afc:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002afe:	697b      	ldr	r3, [r7, #20]
 8002b00:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002b04:	d10b      	bne.n	8002b1e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	2b80      	cmp	r3, #128	; 0x80
 8002b0a:	d919      	bls.n	8002b40 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	2ba0      	cmp	r3, #160	; 0xa0
 8002b10:	d902      	bls.n	8002b18 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002b12:	2302      	movs	r3, #2
 8002b14:	613b      	str	r3, [r7, #16]
 8002b16:	e013      	b.n	8002b40 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002b18:	2301      	movs	r3, #1
 8002b1a:	613b      	str	r3, [r7, #16]
 8002b1c:	e010      	b.n	8002b40 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	2b80      	cmp	r3, #128	; 0x80
 8002b22:	d902      	bls.n	8002b2a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002b24:	2303      	movs	r3, #3
 8002b26:	613b      	str	r3, [r7, #16]
 8002b28:	e00a      	b.n	8002b40 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	2b80      	cmp	r3, #128	; 0x80
 8002b2e:	d102      	bne.n	8002b36 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002b30:	2302      	movs	r3, #2
 8002b32:	613b      	str	r3, [r7, #16]
 8002b34:	e004      	b.n	8002b40 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	2b70      	cmp	r3, #112	; 0x70
 8002b3a:	d101      	bne.n	8002b40 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002b3c:	2301      	movs	r3, #1
 8002b3e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002b40:	4b0b      	ldr	r3, [pc, #44]	; (8002b70 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	f023 0207 	bic.w	r2, r3, #7
 8002b48:	4909      	ldr	r1, [pc, #36]	; (8002b70 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002b4a:	693b      	ldr	r3, [r7, #16]
 8002b4c:	4313      	orrs	r3, r2
 8002b4e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002b50:	4b07      	ldr	r3, [pc, #28]	; (8002b70 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	f003 0307 	and.w	r3, r3, #7
 8002b58:	693a      	ldr	r2, [r7, #16]
 8002b5a:	429a      	cmp	r2, r3
 8002b5c:	d001      	beq.n	8002b62 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002b5e:	2301      	movs	r3, #1
 8002b60:	e000      	b.n	8002b64 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002b62:	2300      	movs	r3, #0
}
 8002b64:	4618      	mov	r0, r3
 8002b66:	3718      	adds	r7, #24
 8002b68:	46bd      	mov	sp, r7
 8002b6a:	bd80      	pop	{r7, pc}
 8002b6c:	40021000 	.word	0x40021000
 8002b70:	40022000 	.word	0x40022000

08002b74 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002b74:	b580      	push	{r7, lr}
 8002b76:	b086      	sub	sp, #24
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002b7c:	2300      	movs	r3, #0
 8002b7e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002b80:	2300      	movs	r3, #0
 8002b82:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d031      	beq.n	8002bf4 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b94:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002b98:	d01a      	beq.n	8002bd0 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8002b9a:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002b9e:	d814      	bhi.n	8002bca <HAL_RCCEx_PeriphCLKConfig+0x56>
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d009      	beq.n	8002bb8 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002ba4:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002ba8:	d10f      	bne.n	8002bca <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8002baa:	4bac      	ldr	r3, [pc, #688]	; (8002e5c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002bac:	68db      	ldr	r3, [r3, #12]
 8002bae:	4aab      	ldr	r2, [pc, #684]	; (8002e5c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002bb0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002bb4:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002bb6:	e00c      	b.n	8002bd2 <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	3304      	adds	r3, #4
 8002bbc:	2100      	movs	r1, #0
 8002bbe:	4618      	mov	r0, r3
 8002bc0:	f000 f9cc 	bl	8002f5c <RCCEx_PLLSAI1_Config>
 8002bc4:	4603      	mov	r3, r0
 8002bc6:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002bc8:	e003      	b.n	8002bd2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002bca:	2301      	movs	r3, #1
 8002bcc:	74fb      	strb	r3, [r7, #19]
      break;
 8002bce:	e000      	b.n	8002bd2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8002bd0:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002bd2:	7cfb      	ldrb	r3, [r7, #19]
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d10b      	bne.n	8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002bd8:	4ba0      	ldr	r3, [pc, #640]	; (8002e5c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002bda:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002bde:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002be6:	499d      	ldr	r1, [pc, #628]	; (8002e5c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002be8:	4313      	orrs	r3, r2
 8002bea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002bee:	e001      	b.n	8002bf4 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002bf0:	7cfb      	ldrb	r3, [r7, #19]
 8002bf2:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	f000 8099 	beq.w	8002d34 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002c02:	2300      	movs	r3, #0
 8002c04:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002c06:	4b95      	ldr	r3, [pc, #596]	; (8002e5c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002c08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c0a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d101      	bne.n	8002c16 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8002c12:	2301      	movs	r3, #1
 8002c14:	e000      	b.n	8002c18 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8002c16:	2300      	movs	r3, #0
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d00d      	beq.n	8002c38 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c1c:	4b8f      	ldr	r3, [pc, #572]	; (8002e5c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002c1e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c20:	4a8e      	ldr	r2, [pc, #568]	; (8002e5c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002c22:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c26:	6593      	str	r3, [r2, #88]	; 0x58
 8002c28:	4b8c      	ldr	r3, [pc, #560]	; (8002e5c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002c2a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c2c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c30:	60bb      	str	r3, [r7, #8]
 8002c32:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002c34:	2301      	movs	r3, #1
 8002c36:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002c38:	4b89      	ldr	r3, [pc, #548]	; (8002e60 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	4a88      	ldr	r2, [pc, #544]	; (8002e60 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8002c3e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c42:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002c44:	f7fe fba4 	bl	8001390 <HAL_GetTick>
 8002c48:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002c4a:	e009      	b.n	8002c60 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c4c:	f7fe fba0 	bl	8001390 <HAL_GetTick>
 8002c50:	4602      	mov	r2, r0
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	1ad3      	subs	r3, r2, r3
 8002c56:	2b02      	cmp	r3, #2
 8002c58:	d902      	bls.n	8002c60 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8002c5a:	2303      	movs	r3, #3
 8002c5c:	74fb      	strb	r3, [r7, #19]
        break;
 8002c5e:	e005      	b.n	8002c6c <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002c60:	4b7f      	ldr	r3, [pc, #508]	; (8002e60 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d0ef      	beq.n	8002c4c <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8002c6c:	7cfb      	ldrb	r3, [r7, #19]
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d155      	bne.n	8002d1e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002c72:	4b7a      	ldr	r3, [pc, #488]	; (8002e5c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002c74:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c78:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002c7c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002c7e:	697b      	ldr	r3, [r7, #20]
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d01e      	beq.n	8002cc2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002c88:	697a      	ldr	r2, [r7, #20]
 8002c8a:	429a      	cmp	r2, r3
 8002c8c:	d019      	beq.n	8002cc2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002c8e:	4b73      	ldr	r3, [pc, #460]	; (8002e5c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002c90:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c94:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002c98:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002c9a:	4b70      	ldr	r3, [pc, #448]	; (8002e5c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002c9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ca0:	4a6e      	ldr	r2, [pc, #440]	; (8002e5c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002ca2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ca6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002caa:	4b6c      	ldr	r3, [pc, #432]	; (8002e5c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002cac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002cb0:	4a6a      	ldr	r2, [pc, #424]	; (8002e5c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002cb2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002cb6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002cba:	4a68      	ldr	r2, [pc, #416]	; (8002e5c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002cbc:	697b      	ldr	r3, [r7, #20]
 8002cbe:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002cc2:	697b      	ldr	r3, [r7, #20]
 8002cc4:	f003 0301 	and.w	r3, r3, #1
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d016      	beq.n	8002cfa <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ccc:	f7fe fb60 	bl	8001390 <HAL_GetTick>
 8002cd0:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002cd2:	e00b      	b.n	8002cec <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002cd4:	f7fe fb5c 	bl	8001390 <HAL_GetTick>
 8002cd8:	4602      	mov	r2, r0
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	1ad3      	subs	r3, r2, r3
 8002cde:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ce2:	4293      	cmp	r3, r2
 8002ce4:	d902      	bls.n	8002cec <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 8002ce6:	2303      	movs	r3, #3
 8002ce8:	74fb      	strb	r3, [r7, #19]
            break;
 8002cea:	e006      	b.n	8002cfa <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002cec:	4b5b      	ldr	r3, [pc, #364]	; (8002e5c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002cee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002cf2:	f003 0302 	and.w	r3, r3, #2
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d0ec      	beq.n	8002cd4 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 8002cfa:	7cfb      	ldrb	r3, [r7, #19]
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d10b      	bne.n	8002d18 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002d00:	4b56      	ldr	r3, [pc, #344]	; (8002e5c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002d02:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d06:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002d0e:	4953      	ldr	r1, [pc, #332]	; (8002e5c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002d10:	4313      	orrs	r3, r2
 8002d12:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002d16:	e004      	b.n	8002d22 <HAL_RCCEx_PeriphCLKConfig+0x1ae>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002d18:	7cfb      	ldrb	r3, [r7, #19]
 8002d1a:	74bb      	strb	r3, [r7, #18]
 8002d1c:	e001      	b.n	8002d22 <HAL_RCCEx_PeriphCLKConfig+0x1ae>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002d1e:	7cfb      	ldrb	r3, [r7, #19]
 8002d20:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002d22:	7c7b      	ldrb	r3, [r7, #17]
 8002d24:	2b01      	cmp	r3, #1
 8002d26:	d105      	bne.n	8002d34 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002d28:	4b4c      	ldr	r3, [pc, #304]	; (8002e5c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002d2a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d2c:	4a4b      	ldr	r2, [pc, #300]	; (8002e5c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002d2e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002d32:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	f003 0301 	and.w	r3, r3, #1
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d00a      	beq.n	8002d56 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002d40:	4b46      	ldr	r3, [pc, #280]	; (8002e5c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002d42:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d46:	f023 0203 	bic.w	r2, r3, #3
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	6a1b      	ldr	r3, [r3, #32]
 8002d4e:	4943      	ldr	r1, [pc, #268]	; (8002e5c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002d50:	4313      	orrs	r3, r2
 8002d52:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	f003 0302 	and.w	r3, r3, #2
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d00a      	beq.n	8002d78 <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002d62:	4b3e      	ldr	r3, [pc, #248]	; (8002e5c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002d64:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d68:	f023 020c 	bic.w	r2, r3, #12
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d70:	493a      	ldr	r1, [pc, #232]	; (8002e5c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002d72:	4313      	orrs	r3, r2
 8002d74:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	f003 0320 	and.w	r3, r3, #32
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d00a      	beq.n	8002d9a <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002d84:	4b35      	ldr	r3, [pc, #212]	; (8002e5c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002d86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d8a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d92:	4932      	ldr	r1, [pc, #200]	; (8002e5c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002d94:	4313      	orrs	r3, r2
 8002d96:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d00a      	beq.n	8002dbc <HAL_RCCEx_PeriphCLKConfig+0x248>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002da6:	4b2d      	ldr	r3, [pc, #180]	; (8002e5c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002da8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002dac:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002db4:	4929      	ldr	r1, [pc, #164]	; (8002e5c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002db6:	4313      	orrs	r3, r2
 8002db8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d00a      	beq.n	8002dde <HAL_RCCEx_PeriphCLKConfig+0x26a>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002dc8:	4b24      	ldr	r3, [pc, #144]	; (8002e5c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002dca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002dce:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002dd6:	4921      	ldr	r1, [pc, #132]	; (8002e5c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002dd8:	4313      	orrs	r3, r2
 8002dda:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d00a      	beq.n	8002e00 <HAL_RCCEx_PeriphCLKConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002dea:	4b1c      	ldr	r3, [pc, #112]	; (8002e5c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002dec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002df0:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002df8:	4918      	ldr	r1, [pc, #96]	; (8002e5c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002dfa:	4313      	orrs	r3, r2
 8002dfc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d00a      	beq.n	8002e22 <HAL_RCCEx_PeriphCLKConfig+0x2ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002e0c:	4b13      	ldr	r3, [pc, #76]	; (8002e5c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002e0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e12:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e1a:	4910      	ldr	r1, [pc, #64]	; (8002e5c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002e1c:	4313      	orrs	r3, r2
 8002e1e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d02c      	beq.n	8002e88 <HAL_RCCEx_PeriphCLKConfig+0x314>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002e2e:	4b0b      	ldr	r3, [pc, #44]	; (8002e5c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002e30:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e34:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e3c:	4907      	ldr	r1, [pc, #28]	; (8002e5c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002e3e:	4313      	orrs	r3, r2
 8002e40:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e48:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002e4c:	d10a      	bne.n	8002e64 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002e4e:	4b03      	ldr	r3, [pc, #12]	; (8002e5c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002e50:	68db      	ldr	r3, [r3, #12]
 8002e52:	4a02      	ldr	r2, [pc, #8]	; (8002e5c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002e54:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002e58:	60d3      	str	r3, [r2, #12]
 8002e5a:	e015      	b.n	8002e88 <HAL_RCCEx_PeriphCLKConfig+0x314>
 8002e5c:	40021000 	.word	0x40021000
 8002e60:	40007000 	.word	0x40007000
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e68:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002e6c:	d10c      	bne.n	8002e88 <HAL_RCCEx_PeriphCLKConfig+0x314>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	3304      	adds	r3, #4
 8002e72:	2101      	movs	r1, #1
 8002e74:	4618      	mov	r0, r3
 8002e76:	f000 f871 	bl	8002f5c <RCCEx_PLLSAI1_Config>
 8002e7a:	4603      	mov	r3, r0
 8002e7c:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002e7e:	7cfb      	ldrb	r3, [r7, #19]
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d001      	beq.n	8002e88 <HAL_RCCEx_PeriphCLKConfig+0x314>
        {
          /* set overall return value */
          status = ret;
 8002e84:	7cfb      	ldrb	r3, [r7, #19]
 8002e86:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d028      	beq.n	8002ee6 <HAL_RCCEx_PeriphCLKConfig+0x372>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002e94:	4b30      	ldr	r3, [pc, #192]	; (8002f58 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002e96:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e9a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ea2:	492d      	ldr	r1, [pc, #180]	; (8002f58 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002ea4:	4313      	orrs	r3, r2
 8002ea6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002eae:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002eb2:	d106      	bne.n	8002ec2 <HAL_RCCEx_PeriphCLKConfig+0x34e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002eb4:	4b28      	ldr	r3, [pc, #160]	; (8002f58 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002eb6:	68db      	ldr	r3, [r3, #12]
 8002eb8:	4a27      	ldr	r2, [pc, #156]	; (8002f58 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002eba:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002ebe:	60d3      	str	r3, [r2, #12]
 8002ec0:	e011      	b.n	8002ee6 <HAL_RCCEx_PeriphCLKConfig+0x372>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ec6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002eca:	d10c      	bne.n	8002ee6 <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	3304      	adds	r3, #4
 8002ed0:	2101      	movs	r1, #1
 8002ed2:	4618      	mov	r0, r3
 8002ed4:	f000 f842 	bl	8002f5c <RCCEx_PLLSAI1_Config>
 8002ed8:	4603      	mov	r3, r0
 8002eda:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002edc:	7cfb      	ldrb	r3, [r7, #19]
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d001      	beq.n	8002ee6 <HAL_RCCEx_PeriphCLKConfig+0x372>
      {
        /* set overall return value */
        status = ret;
 8002ee2:	7cfb      	ldrb	r3, [r7, #19]
 8002ee4:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d01c      	beq.n	8002f2c <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002ef2:	4b19      	ldr	r3, [pc, #100]	; (8002f58 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002ef4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ef8:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002f00:	4915      	ldr	r1, [pc, #84]	; (8002f58 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002f02:	4313      	orrs	r3, r2
 8002f04:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002f0c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002f10:	d10c      	bne.n	8002f2c <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	3304      	adds	r3, #4
 8002f16:	2102      	movs	r1, #2
 8002f18:	4618      	mov	r0, r3
 8002f1a:	f000 f81f 	bl	8002f5c <RCCEx_PLLSAI1_Config>
 8002f1e:	4603      	mov	r3, r0
 8002f20:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002f22:	7cfb      	ldrb	r3, [r7, #19]
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d001      	beq.n	8002f2c <HAL_RCCEx_PeriphCLKConfig+0x3b8>
      {
        /* set overall return value */
        status = ret;
 8002f28:	7cfb      	ldrb	r3, [r7, #19]
 8002f2a:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d00a      	beq.n	8002f4e <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002f38:	4b07      	ldr	r3, [pc, #28]	; (8002f58 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002f3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f3e:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f46:	4904      	ldr	r1, [pc, #16]	; (8002f58 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002f48:	4313      	orrs	r3, r2
 8002f4a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002f4e:	7cbb      	ldrb	r3, [r7, #18]
}
 8002f50:	4618      	mov	r0, r3
 8002f52:	3718      	adds	r7, #24
 8002f54:	46bd      	mov	sp, r7
 8002f56:	bd80      	pop	{r7, pc}
 8002f58:	40021000 	.word	0x40021000

08002f5c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002f5c:	b580      	push	{r7, lr}
 8002f5e:	b084      	sub	sp, #16
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	6078      	str	r0, [r7, #4]
 8002f64:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002f66:	2300      	movs	r3, #0
 8002f68:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002f6a:	4b74      	ldr	r3, [pc, #464]	; (800313c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002f6c:	68db      	ldr	r3, [r3, #12]
 8002f6e:	f003 0303 	and.w	r3, r3, #3
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d018      	beq.n	8002fa8 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002f76:	4b71      	ldr	r3, [pc, #452]	; (800313c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002f78:	68db      	ldr	r3, [r3, #12]
 8002f7a:	f003 0203 	and.w	r2, r3, #3
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	429a      	cmp	r2, r3
 8002f84:	d10d      	bne.n	8002fa2 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
       ||
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d009      	beq.n	8002fa2 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002f8e:	4b6b      	ldr	r3, [pc, #428]	; (800313c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002f90:	68db      	ldr	r3, [r3, #12]
 8002f92:	091b      	lsrs	r3, r3, #4
 8002f94:	f003 0307 	and.w	r3, r3, #7
 8002f98:	1c5a      	adds	r2, r3, #1
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	685b      	ldr	r3, [r3, #4]
       ||
 8002f9e:	429a      	cmp	r2, r3
 8002fa0:	d047      	beq.n	8003032 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002fa2:	2301      	movs	r3, #1
 8002fa4:	73fb      	strb	r3, [r7, #15]
 8002fa6:	e044      	b.n	8003032 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	2b03      	cmp	r3, #3
 8002fae:	d018      	beq.n	8002fe2 <RCCEx_PLLSAI1_Config+0x86>
 8002fb0:	2b03      	cmp	r3, #3
 8002fb2:	d825      	bhi.n	8003000 <RCCEx_PLLSAI1_Config+0xa4>
 8002fb4:	2b01      	cmp	r3, #1
 8002fb6:	d002      	beq.n	8002fbe <RCCEx_PLLSAI1_Config+0x62>
 8002fb8:	2b02      	cmp	r3, #2
 8002fba:	d009      	beq.n	8002fd0 <RCCEx_PLLSAI1_Config+0x74>
 8002fbc:	e020      	b.n	8003000 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002fbe:	4b5f      	ldr	r3, [pc, #380]	; (800313c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	f003 0302 	and.w	r3, r3, #2
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d11d      	bne.n	8003006 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8002fca:	2301      	movs	r3, #1
 8002fcc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002fce:	e01a      	b.n	8003006 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002fd0:	4b5a      	ldr	r3, [pc, #360]	; (800313c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d116      	bne.n	800300a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8002fdc:	2301      	movs	r3, #1
 8002fde:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002fe0:	e013      	b.n	800300a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002fe2:	4b56      	ldr	r3, [pc, #344]	; (800313c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d10f      	bne.n	800300e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002fee:	4b53      	ldr	r3, [pc, #332]	; (800313c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d109      	bne.n	800300e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8002ffa:	2301      	movs	r3, #1
 8002ffc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002ffe:	e006      	b.n	800300e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003000:	2301      	movs	r3, #1
 8003002:	73fb      	strb	r3, [r7, #15]
      break;
 8003004:	e004      	b.n	8003010 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003006:	bf00      	nop
 8003008:	e002      	b.n	8003010 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800300a:	bf00      	nop
 800300c:	e000      	b.n	8003010 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800300e:	bf00      	nop
    }

    if(status == HAL_OK)
 8003010:	7bfb      	ldrb	r3, [r7, #15]
 8003012:	2b00      	cmp	r3, #0
 8003014:	d10d      	bne.n	8003032 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003016:	4b49      	ldr	r3, [pc, #292]	; (800313c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003018:	68db      	ldr	r3, [r3, #12]
 800301a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	6819      	ldr	r1, [r3, #0]
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	685b      	ldr	r3, [r3, #4]
 8003026:	3b01      	subs	r3, #1
 8003028:	011b      	lsls	r3, r3, #4
 800302a:	430b      	orrs	r3, r1
 800302c:	4943      	ldr	r1, [pc, #268]	; (800313c <RCCEx_PLLSAI1_Config+0x1e0>)
 800302e:	4313      	orrs	r3, r2
 8003030:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003032:	7bfb      	ldrb	r3, [r7, #15]
 8003034:	2b00      	cmp	r3, #0
 8003036:	d17c      	bne.n	8003132 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003038:	4b40      	ldr	r3, [pc, #256]	; (800313c <RCCEx_PLLSAI1_Config+0x1e0>)
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	4a3f      	ldr	r2, [pc, #252]	; (800313c <RCCEx_PLLSAI1_Config+0x1e0>)
 800303e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003042:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003044:	f7fe f9a4 	bl	8001390 <HAL_GetTick>
 8003048:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800304a:	e009      	b.n	8003060 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800304c:	f7fe f9a0 	bl	8001390 <HAL_GetTick>
 8003050:	4602      	mov	r2, r0
 8003052:	68bb      	ldr	r3, [r7, #8]
 8003054:	1ad3      	subs	r3, r2, r3
 8003056:	2b02      	cmp	r3, #2
 8003058:	d902      	bls.n	8003060 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800305a:	2303      	movs	r3, #3
 800305c:	73fb      	strb	r3, [r7, #15]
        break;
 800305e:	e005      	b.n	800306c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003060:	4b36      	ldr	r3, [pc, #216]	; (800313c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003068:	2b00      	cmp	r3, #0
 800306a:	d1ef      	bne.n	800304c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800306c:	7bfb      	ldrb	r3, [r7, #15]
 800306e:	2b00      	cmp	r3, #0
 8003070:	d15f      	bne.n	8003132 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003072:	683b      	ldr	r3, [r7, #0]
 8003074:	2b00      	cmp	r3, #0
 8003076:	d110      	bne.n	800309a <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003078:	4b30      	ldr	r3, [pc, #192]	; (800313c <RCCEx_PLLSAI1_Config+0x1e0>)
 800307a:	691b      	ldr	r3, [r3, #16]
 800307c:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8003080:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003084:	687a      	ldr	r2, [r7, #4]
 8003086:	6892      	ldr	r2, [r2, #8]
 8003088:	0211      	lsls	r1, r2, #8
 800308a:	687a      	ldr	r2, [r7, #4]
 800308c:	68d2      	ldr	r2, [r2, #12]
 800308e:	06d2      	lsls	r2, r2, #27
 8003090:	430a      	orrs	r2, r1
 8003092:	492a      	ldr	r1, [pc, #168]	; (800313c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003094:	4313      	orrs	r3, r2
 8003096:	610b      	str	r3, [r1, #16]
 8003098:	e027      	b.n	80030ea <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800309a:	683b      	ldr	r3, [r7, #0]
 800309c:	2b01      	cmp	r3, #1
 800309e:	d112      	bne.n	80030c6 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80030a0:	4b26      	ldr	r3, [pc, #152]	; (800313c <RCCEx_PLLSAI1_Config+0x1e0>)
 80030a2:	691b      	ldr	r3, [r3, #16]
 80030a4:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80030a8:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80030ac:	687a      	ldr	r2, [r7, #4]
 80030ae:	6892      	ldr	r2, [r2, #8]
 80030b0:	0211      	lsls	r1, r2, #8
 80030b2:	687a      	ldr	r2, [r7, #4]
 80030b4:	6912      	ldr	r2, [r2, #16]
 80030b6:	0852      	lsrs	r2, r2, #1
 80030b8:	3a01      	subs	r2, #1
 80030ba:	0552      	lsls	r2, r2, #21
 80030bc:	430a      	orrs	r2, r1
 80030be:	491f      	ldr	r1, [pc, #124]	; (800313c <RCCEx_PLLSAI1_Config+0x1e0>)
 80030c0:	4313      	orrs	r3, r2
 80030c2:	610b      	str	r3, [r1, #16]
 80030c4:	e011      	b.n	80030ea <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80030c6:	4b1d      	ldr	r3, [pc, #116]	; (800313c <RCCEx_PLLSAI1_Config+0x1e0>)
 80030c8:	691b      	ldr	r3, [r3, #16]
 80030ca:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80030ce:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80030d2:	687a      	ldr	r2, [r7, #4]
 80030d4:	6892      	ldr	r2, [r2, #8]
 80030d6:	0211      	lsls	r1, r2, #8
 80030d8:	687a      	ldr	r2, [r7, #4]
 80030da:	6952      	ldr	r2, [r2, #20]
 80030dc:	0852      	lsrs	r2, r2, #1
 80030de:	3a01      	subs	r2, #1
 80030e0:	0652      	lsls	r2, r2, #25
 80030e2:	430a      	orrs	r2, r1
 80030e4:	4915      	ldr	r1, [pc, #84]	; (800313c <RCCEx_PLLSAI1_Config+0x1e0>)
 80030e6:	4313      	orrs	r3, r2
 80030e8:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80030ea:	4b14      	ldr	r3, [pc, #80]	; (800313c <RCCEx_PLLSAI1_Config+0x1e0>)
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	4a13      	ldr	r2, [pc, #76]	; (800313c <RCCEx_PLLSAI1_Config+0x1e0>)
 80030f0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80030f4:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030f6:	f7fe f94b 	bl	8001390 <HAL_GetTick>
 80030fa:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80030fc:	e009      	b.n	8003112 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80030fe:	f7fe f947 	bl	8001390 <HAL_GetTick>
 8003102:	4602      	mov	r2, r0
 8003104:	68bb      	ldr	r3, [r7, #8]
 8003106:	1ad3      	subs	r3, r2, r3
 8003108:	2b02      	cmp	r3, #2
 800310a:	d902      	bls.n	8003112 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 800310c:	2303      	movs	r3, #3
 800310e:	73fb      	strb	r3, [r7, #15]
          break;
 8003110:	e005      	b.n	800311e <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003112:	4b0a      	ldr	r3, [pc, #40]	; (800313c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800311a:	2b00      	cmp	r3, #0
 800311c:	d0ef      	beq.n	80030fe <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 800311e:	7bfb      	ldrb	r3, [r7, #15]
 8003120:	2b00      	cmp	r3, #0
 8003122:	d106      	bne.n	8003132 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003124:	4b05      	ldr	r3, [pc, #20]	; (800313c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003126:	691a      	ldr	r2, [r3, #16]
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	699b      	ldr	r3, [r3, #24]
 800312c:	4903      	ldr	r1, [pc, #12]	; (800313c <RCCEx_PLLSAI1_Config+0x1e0>)
 800312e:	4313      	orrs	r3, r2
 8003130:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003132:	7bfb      	ldrb	r3, [r7, #15]
}
 8003134:	4618      	mov	r0, r3
 8003136:	3710      	adds	r7, #16
 8003138:	46bd      	mov	sp, r7
 800313a:	bd80      	pop	{r7, pc}
 800313c:	40021000 	.word	0x40021000

08003140 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003140:	b580      	push	{r7, lr}
 8003142:	b082      	sub	sp, #8
 8003144:	af00      	add	r7, sp, #0
 8003146:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	2b00      	cmp	r3, #0
 800314c:	d101      	bne.n	8003152 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800314e:	2301      	movs	r3, #1
 8003150:	e049      	b.n	80031e6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003158:	b2db      	uxtb	r3, r3
 800315a:	2b00      	cmp	r3, #0
 800315c:	d106      	bne.n	800316c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	2200      	movs	r2, #0
 8003162:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003166:	6878      	ldr	r0, [r7, #4]
 8003168:	f7fd fefe 	bl	8000f68 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	2202      	movs	r2, #2
 8003170:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681a      	ldr	r2, [r3, #0]
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	3304      	adds	r3, #4
 800317c:	4619      	mov	r1, r3
 800317e:	4610      	mov	r0, r2
 8003180:	f000 f8fc 	bl	800337c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	2201      	movs	r2, #1
 8003188:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	2201      	movs	r2, #1
 8003190:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	2201      	movs	r2, #1
 8003198:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	2201      	movs	r2, #1
 80031a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	2201      	movs	r2, #1
 80031a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	2201      	movs	r2, #1
 80031b0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	2201      	movs	r2, #1
 80031b8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	2201      	movs	r2, #1
 80031c0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	2201      	movs	r2, #1
 80031c8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	2201      	movs	r2, #1
 80031d0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	2201      	movs	r2, #1
 80031d8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	2201      	movs	r2, #1
 80031e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80031e4:	2300      	movs	r3, #0
}
 80031e6:	4618      	mov	r0, r3
 80031e8:	3708      	adds	r7, #8
 80031ea:	46bd      	mov	sp, r7
 80031ec:	bd80      	pop	{r7, pc}

080031ee <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80031ee:	b580      	push	{r7, lr}
 80031f0:	b084      	sub	sp, #16
 80031f2:	af00      	add	r7, sp, #0
 80031f4:	6078      	str	r0, [r7, #4]
 80031f6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80031fe:	2b01      	cmp	r3, #1
 8003200:	d101      	bne.n	8003206 <HAL_TIM_ConfigClockSource+0x18>
 8003202:	2302      	movs	r3, #2
 8003204:	e0b5      	b.n	8003372 <HAL_TIM_ConfigClockSource+0x184>
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	2201      	movs	r2, #1
 800320a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	2202      	movs	r2, #2
 8003212:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	689b      	ldr	r3, [r3, #8]
 800321c:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003224:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003228:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003230:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	68fa      	ldr	r2, [r7, #12]
 8003238:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800323a:	683b      	ldr	r3, [r7, #0]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003242:	d03e      	beq.n	80032c2 <HAL_TIM_ConfigClockSource+0xd4>
 8003244:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003248:	f200 8087 	bhi.w	800335a <HAL_TIM_ConfigClockSource+0x16c>
 800324c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003250:	f000 8085 	beq.w	800335e <HAL_TIM_ConfigClockSource+0x170>
 8003254:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003258:	d87f      	bhi.n	800335a <HAL_TIM_ConfigClockSource+0x16c>
 800325a:	2b70      	cmp	r3, #112	; 0x70
 800325c:	d01a      	beq.n	8003294 <HAL_TIM_ConfigClockSource+0xa6>
 800325e:	2b70      	cmp	r3, #112	; 0x70
 8003260:	d87b      	bhi.n	800335a <HAL_TIM_ConfigClockSource+0x16c>
 8003262:	2b60      	cmp	r3, #96	; 0x60
 8003264:	d050      	beq.n	8003308 <HAL_TIM_ConfigClockSource+0x11a>
 8003266:	2b60      	cmp	r3, #96	; 0x60
 8003268:	d877      	bhi.n	800335a <HAL_TIM_ConfigClockSource+0x16c>
 800326a:	2b50      	cmp	r3, #80	; 0x50
 800326c:	d03c      	beq.n	80032e8 <HAL_TIM_ConfigClockSource+0xfa>
 800326e:	2b50      	cmp	r3, #80	; 0x50
 8003270:	d873      	bhi.n	800335a <HAL_TIM_ConfigClockSource+0x16c>
 8003272:	2b40      	cmp	r3, #64	; 0x40
 8003274:	d058      	beq.n	8003328 <HAL_TIM_ConfigClockSource+0x13a>
 8003276:	2b40      	cmp	r3, #64	; 0x40
 8003278:	d86f      	bhi.n	800335a <HAL_TIM_ConfigClockSource+0x16c>
 800327a:	2b30      	cmp	r3, #48	; 0x30
 800327c:	d064      	beq.n	8003348 <HAL_TIM_ConfigClockSource+0x15a>
 800327e:	2b30      	cmp	r3, #48	; 0x30
 8003280:	d86b      	bhi.n	800335a <HAL_TIM_ConfigClockSource+0x16c>
 8003282:	2b20      	cmp	r3, #32
 8003284:	d060      	beq.n	8003348 <HAL_TIM_ConfigClockSource+0x15a>
 8003286:	2b20      	cmp	r3, #32
 8003288:	d867      	bhi.n	800335a <HAL_TIM_ConfigClockSource+0x16c>
 800328a:	2b00      	cmp	r3, #0
 800328c:	d05c      	beq.n	8003348 <HAL_TIM_ConfigClockSource+0x15a>
 800328e:	2b10      	cmp	r3, #16
 8003290:	d05a      	beq.n	8003348 <HAL_TIM_ConfigClockSource+0x15a>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8003292:	e062      	b.n	800335a <HAL_TIM_ConfigClockSource+0x16c>
      TIM_ETR_SetConfig(htim->Instance,
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	6818      	ldr	r0, [r3, #0]
 8003298:	683b      	ldr	r3, [r7, #0]
 800329a:	6899      	ldr	r1, [r3, #8]
 800329c:	683b      	ldr	r3, [r7, #0]
 800329e:	685a      	ldr	r2, [r3, #4]
 80032a0:	683b      	ldr	r3, [r7, #0]
 80032a2:	68db      	ldr	r3, [r3, #12]
 80032a4:	f000 f948 	bl	8003538 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	689b      	ldr	r3, [r3, #8]
 80032ae:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80032b6:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	68fa      	ldr	r2, [r7, #12]
 80032be:	609a      	str	r2, [r3, #8]
      break;
 80032c0:	e04e      	b.n	8003360 <HAL_TIM_ConfigClockSource+0x172>
      TIM_ETR_SetConfig(htim->Instance,
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	6818      	ldr	r0, [r3, #0]
 80032c6:	683b      	ldr	r3, [r7, #0]
 80032c8:	6899      	ldr	r1, [r3, #8]
 80032ca:	683b      	ldr	r3, [r7, #0]
 80032cc:	685a      	ldr	r2, [r3, #4]
 80032ce:	683b      	ldr	r3, [r7, #0]
 80032d0:	68db      	ldr	r3, [r3, #12]
 80032d2:	f000 f931 	bl	8003538 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	689a      	ldr	r2, [r3, #8]
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80032e4:	609a      	str	r2, [r3, #8]
      break;
 80032e6:	e03b      	b.n	8003360 <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	6818      	ldr	r0, [r3, #0]
 80032ec:	683b      	ldr	r3, [r7, #0]
 80032ee:	6859      	ldr	r1, [r3, #4]
 80032f0:	683b      	ldr	r3, [r7, #0]
 80032f2:	68db      	ldr	r3, [r3, #12]
 80032f4:	461a      	mov	r2, r3
 80032f6:	f000 f8a5 	bl	8003444 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	2150      	movs	r1, #80	; 0x50
 8003300:	4618      	mov	r0, r3
 8003302:	f000 f8fe 	bl	8003502 <TIM_ITRx_SetConfig>
      break;
 8003306:	e02b      	b.n	8003360 <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	6818      	ldr	r0, [r3, #0]
 800330c:	683b      	ldr	r3, [r7, #0]
 800330e:	6859      	ldr	r1, [r3, #4]
 8003310:	683b      	ldr	r3, [r7, #0]
 8003312:	68db      	ldr	r3, [r3, #12]
 8003314:	461a      	mov	r2, r3
 8003316:	f000 f8c4 	bl	80034a2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	2160      	movs	r1, #96	; 0x60
 8003320:	4618      	mov	r0, r3
 8003322:	f000 f8ee 	bl	8003502 <TIM_ITRx_SetConfig>
      break;
 8003326:	e01b      	b.n	8003360 <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	6818      	ldr	r0, [r3, #0]
 800332c:	683b      	ldr	r3, [r7, #0]
 800332e:	6859      	ldr	r1, [r3, #4]
 8003330:	683b      	ldr	r3, [r7, #0]
 8003332:	68db      	ldr	r3, [r3, #12]
 8003334:	461a      	mov	r2, r3
 8003336:	f000 f885 	bl	8003444 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	2140      	movs	r1, #64	; 0x40
 8003340:	4618      	mov	r0, r3
 8003342:	f000 f8de 	bl	8003502 <TIM_ITRx_SetConfig>
      break;
 8003346:	e00b      	b.n	8003360 <HAL_TIM_ConfigClockSource+0x172>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681a      	ldr	r2, [r3, #0]
 800334c:	683b      	ldr	r3, [r7, #0]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	4619      	mov	r1, r3
 8003352:	4610      	mov	r0, r2
 8003354:	f000 f8d5 	bl	8003502 <TIM_ITRx_SetConfig>
        break;
 8003358:	e002      	b.n	8003360 <HAL_TIM_ConfigClockSource+0x172>
      break;
 800335a:	bf00      	nop
 800335c:	e000      	b.n	8003360 <HAL_TIM_ConfigClockSource+0x172>
      break;
 800335e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	2201      	movs	r2, #1
 8003364:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	2200      	movs	r2, #0
 800336c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003370:	2300      	movs	r3, #0
}
 8003372:	4618      	mov	r0, r3
 8003374:	3710      	adds	r7, #16
 8003376:	46bd      	mov	sp, r7
 8003378:	bd80      	pop	{r7, pc}
	...

0800337c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800337c:	b480      	push	{r7}
 800337e:	b085      	sub	sp, #20
 8003380:	af00      	add	r7, sp, #0
 8003382:	6078      	str	r0, [r7, #4]
 8003384:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	4a2a      	ldr	r2, [pc, #168]	; (8003438 <TIM_Base_SetConfig+0xbc>)
 8003390:	4293      	cmp	r3, r2
 8003392:	d003      	beq.n	800339c <TIM_Base_SetConfig+0x20>
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800339a:	d108      	bne.n	80033ae <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80033a2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80033a4:	683b      	ldr	r3, [r7, #0]
 80033a6:	685b      	ldr	r3, [r3, #4]
 80033a8:	68fa      	ldr	r2, [r7, #12]
 80033aa:	4313      	orrs	r3, r2
 80033ac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	4a21      	ldr	r2, [pc, #132]	; (8003438 <TIM_Base_SetConfig+0xbc>)
 80033b2:	4293      	cmp	r3, r2
 80033b4:	d00b      	beq.n	80033ce <TIM_Base_SetConfig+0x52>
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80033bc:	d007      	beq.n	80033ce <TIM_Base_SetConfig+0x52>
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	4a1e      	ldr	r2, [pc, #120]	; (800343c <TIM_Base_SetConfig+0xc0>)
 80033c2:	4293      	cmp	r3, r2
 80033c4:	d003      	beq.n	80033ce <TIM_Base_SetConfig+0x52>
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	4a1d      	ldr	r2, [pc, #116]	; (8003440 <TIM_Base_SetConfig+0xc4>)
 80033ca:	4293      	cmp	r3, r2
 80033cc:	d108      	bne.n	80033e0 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80033d4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80033d6:	683b      	ldr	r3, [r7, #0]
 80033d8:	68db      	ldr	r3, [r3, #12]
 80033da:	68fa      	ldr	r2, [r7, #12]
 80033dc:	4313      	orrs	r3, r2
 80033de:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80033e6:	683b      	ldr	r3, [r7, #0]
 80033e8:	695b      	ldr	r3, [r3, #20]
 80033ea:	4313      	orrs	r3, r2
 80033ec:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	68fa      	ldr	r2, [r7, #12]
 80033f2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80033f4:	683b      	ldr	r3, [r7, #0]
 80033f6:	689a      	ldr	r2, [r3, #8]
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80033fc:	683b      	ldr	r3, [r7, #0]
 80033fe:	681a      	ldr	r2, [r3, #0]
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	4a0c      	ldr	r2, [pc, #48]	; (8003438 <TIM_Base_SetConfig+0xbc>)
 8003408:	4293      	cmp	r3, r2
 800340a:	d007      	beq.n	800341c <TIM_Base_SetConfig+0xa0>
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	4a0b      	ldr	r2, [pc, #44]	; (800343c <TIM_Base_SetConfig+0xc0>)
 8003410:	4293      	cmp	r3, r2
 8003412:	d003      	beq.n	800341c <TIM_Base_SetConfig+0xa0>
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	4a0a      	ldr	r2, [pc, #40]	; (8003440 <TIM_Base_SetConfig+0xc4>)
 8003418:	4293      	cmp	r3, r2
 800341a:	d103      	bne.n	8003424 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800341c:	683b      	ldr	r3, [r7, #0]
 800341e:	691a      	ldr	r2, [r3, #16]
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	2201      	movs	r2, #1
 8003428:	615a      	str	r2, [r3, #20]
}
 800342a:	bf00      	nop
 800342c:	3714      	adds	r7, #20
 800342e:	46bd      	mov	sp, r7
 8003430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003434:	4770      	bx	lr
 8003436:	bf00      	nop
 8003438:	40012c00 	.word	0x40012c00
 800343c:	40014000 	.word	0x40014000
 8003440:	40014400 	.word	0x40014400

08003444 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003444:	b480      	push	{r7}
 8003446:	b087      	sub	sp, #28
 8003448:	af00      	add	r7, sp, #0
 800344a:	60f8      	str	r0, [r7, #12]
 800344c:	60b9      	str	r1, [r7, #8]
 800344e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	6a1b      	ldr	r3, [r3, #32]
 8003454:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	6a1b      	ldr	r3, [r3, #32]
 800345a:	f023 0201 	bic.w	r2, r3, #1
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	699b      	ldr	r3, [r3, #24]
 8003466:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003468:	693b      	ldr	r3, [r7, #16]
 800346a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800346e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	011b      	lsls	r3, r3, #4
 8003474:	693a      	ldr	r2, [r7, #16]
 8003476:	4313      	orrs	r3, r2
 8003478:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800347a:	697b      	ldr	r3, [r7, #20]
 800347c:	f023 030a 	bic.w	r3, r3, #10
 8003480:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003482:	697a      	ldr	r2, [r7, #20]
 8003484:	68bb      	ldr	r3, [r7, #8]
 8003486:	4313      	orrs	r3, r2
 8003488:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	693a      	ldr	r2, [r7, #16]
 800348e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	697a      	ldr	r2, [r7, #20]
 8003494:	621a      	str	r2, [r3, #32]
}
 8003496:	bf00      	nop
 8003498:	371c      	adds	r7, #28
 800349a:	46bd      	mov	sp, r7
 800349c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a0:	4770      	bx	lr

080034a2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80034a2:	b480      	push	{r7}
 80034a4:	b087      	sub	sp, #28
 80034a6:	af00      	add	r7, sp, #0
 80034a8:	60f8      	str	r0, [r7, #12]
 80034aa:	60b9      	str	r1, [r7, #8]
 80034ac:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	6a1b      	ldr	r3, [r3, #32]
 80034b2:	f023 0210 	bic.w	r2, r3, #16
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	699b      	ldr	r3, [r3, #24]
 80034be:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	6a1b      	ldr	r3, [r3, #32]
 80034c4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80034c6:	697b      	ldr	r3, [r7, #20]
 80034c8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80034cc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	031b      	lsls	r3, r3, #12
 80034d2:	697a      	ldr	r2, [r7, #20]
 80034d4:	4313      	orrs	r3, r2
 80034d6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80034d8:	693b      	ldr	r3, [r7, #16]
 80034da:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80034de:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80034e0:	68bb      	ldr	r3, [r7, #8]
 80034e2:	011b      	lsls	r3, r3, #4
 80034e4:	693a      	ldr	r2, [r7, #16]
 80034e6:	4313      	orrs	r3, r2
 80034e8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	697a      	ldr	r2, [r7, #20]
 80034ee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	693a      	ldr	r2, [r7, #16]
 80034f4:	621a      	str	r2, [r3, #32]
}
 80034f6:	bf00      	nop
 80034f8:	371c      	adds	r7, #28
 80034fa:	46bd      	mov	sp, r7
 80034fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003500:	4770      	bx	lr

08003502 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003502:	b480      	push	{r7}
 8003504:	b085      	sub	sp, #20
 8003506:	af00      	add	r7, sp, #0
 8003508:	6078      	str	r0, [r7, #4]
 800350a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	689b      	ldr	r3, [r3, #8]
 8003510:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003518:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800351a:	683a      	ldr	r2, [r7, #0]
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	4313      	orrs	r3, r2
 8003520:	f043 0307 	orr.w	r3, r3, #7
 8003524:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	68fa      	ldr	r2, [r7, #12]
 800352a:	609a      	str	r2, [r3, #8]
}
 800352c:	bf00      	nop
 800352e:	3714      	adds	r7, #20
 8003530:	46bd      	mov	sp, r7
 8003532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003536:	4770      	bx	lr

08003538 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003538:	b480      	push	{r7}
 800353a:	b087      	sub	sp, #28
 800353c:	af00      	add	r7, sp, #0
 800353e:	60f8      	str	r0, [r7, #12]
 8003540:	60b9      	str	r1, [r7, #8]
 8003542:	607a      	str	r2, [r7, #4]
 8003544:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	689b      	ldr	r3, [r3, #8]
 800354a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800354c:	697b      	ldr	r3, [r7, #20]
 800354e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003552:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003554:	683b      	ldr	r3, [r7, #0]
 8003556:	021a      	lsls	r2, r3, #8
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	431a      	orrs	r2, r3
 800355c:	68bb      	ldr	r3, [r7, #8]
 800355e:	4313      	orrs	r3, r2
 8003560:	697a      	ldr	r2, [r7, #20]
 8003562:	4313      	orrs	r3, r2
 8003564:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	697a      	ldr	r2, [r7, #20]
 800356a:	609a      	str	r2, [r3, #8]
}
 800356c:	bf00      	nop
 800356e:	371c      	adds	r7, #28
 8003570:	46bd      	mov	sp, r7
 8003572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003576:	4770      	bx	lr

08003578 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003578:	b480      	push	{r7}
 800357a:	b085      	sub	sp, #20
 800357c:	af00      	add	r7, sp, #0
 800357e:	6078      	str	r0, [r7, #4]
 8003580:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003588:	2b01      	cmp	r3, #1
 800358a:	d101      	bne.n	8003590 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800358c:	2302      	movs	r3, #2
 800358e:	e04f      	b.n	8003630 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	2201      	movs	r2, #1
 8003594:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	2202      	movs	r2, #2
 800359c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	685b      	ldr	r3, [r3, #4]
 80035a6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	689b      	ldr	r3, [r3, #8]
 80035ae:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	4a21      	ldr	r2, [pc, #132]	; (800363c <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80035b6:	4293      	cmp	r3, r2
 80035b8:	d108      	bne.n	80035cc <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80035c0:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80035c2:	683b      	ldr	r3, [r7, #0]
 80035c4:	685b      	ldr	r3, [r3, #4]
 80035c6:	68fa      	ldr	r2, [r7, #12]
 80035c8:	4313      	orrs	r3, r2
 80035ca:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80035d2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80035d4:	683b      	ldr	r3, [r7, #0]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	68fa      	ldr	r2, [r7, #12]
 80035da:	4313      	orrs	r3, r2
 80035dc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	68fa      	ldr	r2, [r7, #12]
 80035e4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	4a14      	ldr	r2, [pc, #80]	; (800363c <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80035ec:	4293      	cmp	r3, r2
 80035ee:	d009      	beq.n	8003604 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80035f8:	d004      	beq.n	8003604 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	4a10      	ldr	r2, [pc, #64]	; (8003640 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8003600:	4293      	cmp	r3, r2
 8003602:	d10c      	bne.n	800361e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003604:	68bb      	ldr	r3, [r7, #8]
 8003606:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800360a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800360c:	683b      	ldr	r3, [r7, #0]
 800360e:	689b      	ldr	r3, [r3, #8]
 8003610:	68ba      	ldr	r2, [r7, #8]
 8003612:	4313      	orrs	r3, r2
 8003614:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	68ba      	ldr	r2, [r7, #8]
 800361c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	2201      	movs	r2, #1
 8003622:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	2200      	movs	r2, #0
 800362a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800362e:	2300      	movs	r3, #0
}
 8003630:	4618      	mov	r0, r3
 8003632:	3714      	adds	r7, #20
 8003634:	46bd      	mov	sp, r7
 8003636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800363a:	4770      	bx	lr
 800363c:	40012c00 	.word	0x40012c00
 8003640:	40014000 	.word	0x40014000

08003644 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003644:	b580      	push	{r7, lr}
 8003646:	b082      	sub	sp, #8
 8003648:	af00      	add	r7, sp, #0
 800364a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	2b00      	cmp	r3, #0
 8003650:	d101      	bne.n	8003656 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003652:	2301      	movs	r3, #1
 8003654:	e040      	b.n	80036d8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800365a:	2b00      	cmp	r3, #0
 800365c:	d106      	bne.n	800366c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	2200      	movs	r2, #0
 8003662:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003666:	6878      	ldr	r0, [r7, #4]
 8003668:	f7fd fc9c 	bl	8000fa4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	2224      	movs	r2, #36	; 0x24
 8003670:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	681a      	ldr	r2, [r3, #0]
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	f022 0201 	bic.w	r2, r2, #1
 8003680:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003682:	6878      	ldr	r0, [r7, #4]
 8003684:	f000 f992 	bl	80039ac <UART_SetConfig>
 8003688:	4603      	mov	r3, r0
 800368a:	2b01      	cmp	r3, #1
 800368c:	d101      	bne.n	8003692 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800368e:	2301      	movs	r3, #1
 8003690:	e022      	b.n	80036d8 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003696:	2b00      	cmp	r3, #0
 8003698:	d002      	beq.n	80036a0 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800369a:	6878      	ldr	r0, [r7, #4]
 800369c:	f000 fb92 	bl	8003dc4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	685a      	ldr	r2, [r3, #4]
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80036ae:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	689a      	ldr	r2, [r3, #8]
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80036be:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	681a      	ldr	r2, [r3, #0]
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	f042 0201 	orr.w	r2, r2, #1
 80036ce:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80036d0:	6878      	ldr	r0, [r7, #4]
 80036d2:	f000 fc19 	bl	8003f08 <UART_CheckIdleState>
 80036d6:	4603      	mov	r3, r0
}
 80036d8:	4618      	mov	r0, r3
 80036da:	3708      	adds	r7, #8
 80036dc:	46bd      	mov	sp, r7
 80036de:	bd80      	pop	{r7, pc}

080036e0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80036e0:	b580      	push	{r7, lr}
 80036e2:	b08a      	sub	sp, #40	; 0x28
 80036e4:	af02      	add	r7, sp, #8
 80036e6:	60f8      	str	r0, [r7, #12]
 80036e8:	60b9      	str	r1, [r7, #8]
 80036ea:	603b      	str	r3, [r7, #0]
 80036ec:	4613      	mov	r3, r2
 80036ee:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80036f4:	2b20      	cmp	r3, #32
 80036f6:	f040 8082 	bne.w	80037fe <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 80036fa:	68bb      	ldr	r3, [r7, #8]
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d002      	beq.n	8003706 <HAL_UART_Transmit+0x26>
 8003700:	88fb      	ldrh	r3, [r7, #6]
 8003702:	2b00      	cmp	r3, #0
 8003704:	d101      	bne.n	800370a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8003706:	2301      	movs	r3, #1
 8003708:	e07a      	b.n	8003800 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8003710:	2b01      	cmp	r3, #1
 8003712:	d101      	bne.n	8003718 <HAL_UART_Transmit+0x38>
 8003714:	2302      	movs	r3, #2
 8003716:	e073      	b.n	8003800 <HAL_UART_Transmit+0x120>
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	2201      	movs	r2, #1
 800371c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	2200      	movs	r2, #0
 8003724:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	2221      	movs	r2, #33	; 0x21
 800372c:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800372e:	f7fd fe2f 	bl	8001390 <HAL_GetTick>
 8003732:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	88fa      	ldrh	r2, [r7, #6]
 8003738:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	88fa      	ldrh	r2, [r7, #6]
 8003740:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	689b      	ldr	r3, [r3, #8]
 8003748:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800374c:	d108      	bne.n	8003760 <HAL_UART_Transmit+0x80>
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	691b      	ldr	r3, [r3, #16]
 8003752:	2b00      	cmp	r3, #0
 8003754:	d104      	bne.n	8003760 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8003756:	2300      	movs	r3, #0
 8003758:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800375a:	68bb      	ldr	r3, [r7, #8]
 800375c:	61bb      	str	r3, [r7, #24]
 800375e:	e003      	b.n	8003768 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8003760:	68bb      	ldr	r3, [r7, #8]
 8003762:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003764:	2300      	movs	r3, #0
 8003766:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	2200      	movs	r2, #0
 800376c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8003770:	e02d      	b.n	80037ce <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003772:	683b      	ldr	r3, [r7, #0]
 8003774:	9300      	str	r3, [sp, #0]
 8003776:	697b      	ldr	r3, [r7, #20]
 8003778:	2200      	movs	r2, #0
 800377a:	2180      	movs	r1, #128	; 0x80
 800377c:	68f8      	ldr	r0, [r7, #12]
 800377e:	f000 fc0c 	bl	8003f9a <UART_WaitOnFlagUntilTimeout>
 8003782:	4603      	mov	r3, r0
 8003784:	2b00      	cmp	r3, #0
 8003786:	d001      	beq.n	800378c <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8003788:	2303      	movs	r3, #3
 800378a:	e039      	b.n	8003800 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 800378c:	69fb      	ldr	r3, [r7, #28]
 800378e:	2b00      	cmp	r3, #0
 8003790:	d10b      	bne.n	80037aa <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003792:	69bb      	ldr	r3, [r7, #24]
 8003794:	881a      	ldrh	r2, [r3, #0]
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800379e:	b292      	uxth	r2, r2
 80037a0:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80037a2:	69bb      	ldr	r3, [r7, #24]
 80037a4:	3302      	adds	r3, #2
 80037a6:	61bb      	str	r3, [r7, #24]
 80037a8:	e008      	b.n	80037bc <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80037aa:	69fb      	ldr	r3, [r7, #28]
 80037ac:	781a      	ldrb	r2, [r3, #0]
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	b292      	uxth	r2, r2
 80037b4:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80037b6:	69fb      	ldr	r3, [r7, #28]
 80037b8:	3301      	adds	r3, #1
 80037ba:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80037c2:	b29b      	uxth	r3, r3
 80037c4:	3b01      	subs	r3, #1
 80037c6:	b29a      	uxth	r2, r3
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80037d4:	b29b      	uxth	r3, r3
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d1cb      	bne.n	8003772 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80037da:	683b      	ldr	r3, [r7, #0]
 80037dc:	9300      	str	r3, [sp, #0]
 80037de:	697b      	ldr	r3, [r7, #20]
 80037e0:	2200      	movs	r2, #0
 80037e2:	2140      	movs	r1, #64	; 0x40
 80037e4:	68f8      	ldr	r0, [r7, #12]
 80037e6:	f000 fbd8 	bl	8003f9a <UART_WaitOnFlagUntilTimeout>
 80037ea:	4603      	mov	r3, r0
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d001      	beq.n	80037f4 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 80037f0:	2303      	movs	r3, #3
 80037f2:	e005      	b.n	8003800 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	2220      	movs	r2, #32
 80037f8:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 80037fa:	2300      	movs	r3, #0
 80037fc:	e000      	b.n	8003800 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 80037fe:	2302      	movs	r3, #2
  }
}
 8003800:	4618      	mov	r0, r3
 8003802:	3720      	adds	r7, #32
 8003804:	46bd      	mov	sp, r7
 8003806:	bd80      	pop	{r7, pc}

08003808 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003808:	b580      	push	{r7, lr}
 800380a:	b08a      	sub	sp, #40	; 0x28
 800380c:	af02      	add	r7, sp, #8
 800380e:	60f8      	str	r0, [r7, #12]
 8003810:	60b9      	str	r1, [r7, #8]
 8003812:	603b      	str	r3, [r7, #0]
 8003814:	4613      	mov	r3, r2
 8003816:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800381c:	2b20      	cmp	r3, #32
 800381e:	f040 80bf 	bne.w	80039a0 <HAL_UART_Receive+0x198>
  {
    if ((pData == NULL) || (Size == 0U))
 8003822:	68bb      	ldr	r3, [r7, #8]
 8003824:	2b00      	cmp	r3, #0
 8003826:	d002      	beq.n	800382e <HAL_UART_Receive+0x26>
 8003828:	88fb      	ldrh	r3, [r7, #6]
 800382a:	2b00      	cmp	r3, #0
 800382c:	d101      	bne.n	8003832 <HAL_UART_Receive+0x2a>
    {
      return  HAL_ERROR;
 800382e:	2301      	movs	r3, #1
 8003830:	e0b7      	b.n	80039a2 <HAL_UART_Receive+0x19a>
    }

    __HAL_LOCK(huart);
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8003838:	2b01      	cmp	r3, #1
 800383a:	d101      	bne.n	8003840 <HAL_UART_Receive+0x38>
 800383c:	2302      	movs	r3, #2
 800383e:	e0b0      	b.n	80039a2 <HAL_UART_Receive+0x19a>
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	2201      	movs	r2, #1
 8003844:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	2200      	movs	r2, #0
 800384c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	2222      	movs	r2, #34	; 0x22
 8003854:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	2200      	movs	r2, #0
 800385a:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800385c:	f7fd fd98 	bl	8001390 <HAL_GetTick>
 8003860:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	88fa      	ldrh	r2, [r7, #6]
 8003866:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	88fa      	ldrh	r2, [r7, #6]
 800386e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	689b      	ldr	r3, [r3, #8]
 8003876:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800387a:	d10e      	bne.n	800389a <HAL_UART_Receive+0x92>
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	691b      	ldr	r3, [r3, #16]
 8003880:	2b00      	cmp	r3, #0
 8003882:	d105      	bne.n	8003890 <HAL_UART_Receive+0x88>
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	f240 12ff 	movw	r2, #511	; 0x1ff
 800388a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800388e:	e02d      	b.n	80038ec <HAL_UART_Receive+0xe4>
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	22ff      	movs	r2, #255	; 0xff
 8003894:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003898:	e028      	b.n	80038ec <HAL_UART_Receive+0xe4>
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	689b      	ldr	r3, [r3, #8]
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d10d      	bne.n	80038be <HAL_UART_Receive+0xb6>
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	691b      	ldr	r3, [r3, #16]
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d104      	bne.n	80038b4 <HAL_UART_Receive+0xac>
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	22ff      	movs	r2, #255	; 0xff
 80038ae:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80038b2:	e01b      	b.n	80038ec <HAL_UART_Receive+0xe4>
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	227f      	movs	r2, #127	; 0x7f
 80038b8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80038bc:	e016      	b.n	80038ec <HAL_UART_Receive+0xe4>
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	689b      	ldr	r3, [r3, #8]
 80038c2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80038c6:	d10d      	bne.n	80038e4 <HAL_UART_Receive+0xdc>
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	691b      	ldr	r3, [r3, #16]
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d104      	bne.n	80038da <HAL_UART_Receive+0xd2>
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	227f      	movs	r2, #127	; 0x7f
 80038d4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80038d8:	e008      	b.n	80038ec <HAL_UART_Receive+0xe4>
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	223f      	movs	r2, #63	; 0x3f
 80038de:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80038e2:	e003      	b.n	80038ec <HAL_UART_Receive+0xe4>
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	2200      	movs	r2, #0
 80038e8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80038f2:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	689b      	ldr	r3, [r3, #8]
 80038f8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80038fc:	d108      	bne.n	8003910 <HAL_UART_Receive+0x108>
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	691b      	ldr	r3, [r3, #16]
 8003902:	2b00      	cmp	r3, #0
 8003904:	d104      	bne.n	8003910 <HAL_UART_Receive+0x108>
    {
      pdata8bits  = NULL;
 8003906:	2300      	movs	r3, #0
 8003908:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800390a:	68bb      	ldr	r3, [r7, #8]
 800390c:	61bb      	str	r3, [r7, #24]
 800390e:	e003      	b.n	8003918 <HAL_UART_Receive+0x110>
    }
    else
    {
      pdata8bits  = pData;
 8003910:	68bb      	ldr	r3, [r7, #8]
 8003912:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003914:	2300      	movs	r3, #0
 8003916:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	2200      	movs	r2, #0
 800391c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8003920:	e033      	b.n	800398a <HAL_UART_Receive+0x182>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8003922:	683b      	ldr	r3, [r7, #0]
 8003924:	9300      	str	r3, [sp, #0]
 8003926:	697b      	ldr	r3, [r7, #20]
 8003928:	2200      	movs	r2, #0
 800392a:	2120      	movs	r1, #32
 800392c:	68f8      	ldr	r0, [r7, #12]
 800392e:	f000 fb34 	bl	8003f9a <UART_WaitOnFlagUntilTimeout>
 8003932:	4603      	mov	r3, r0
 8003934:	2b00      	cmp	r3, #0
 8003936:	d001      	beq.n	800393c <HAL_UART_Receive+0x134>
      {
        return HAL_TIMEOUT;
 8003938:	2303      	movs	r3, #3
 800393a:	e032      	b.n	80039a2 <HAL_UART_Receive+0x19a>
      }
      if (pdata8bits == NULL)
 800393c:	69fb      	ldr	r3, [r7, #28]
 800393e:	2b00      	cmp	r3, #0
 8003940:	d10c      	bne.n	800395c <HAL_UART_Receive+0x154>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8003948:	b29a      	uxth	r2, r3
 800394a:	8a7b      	ldrh	r3, [r7, #18]
 800394c:	4013      	ands	r3, r2
 800394e:	b29a      	uxth	r2, r3
 8003950:	69bb      	ldr	r3, [r7, #24]
 8003952:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8003954:	69bb      	ldr	r3, [r7, #24]
 8003956:	3302      	adds	r3, #2
 8003958:	61bb      	str	r3, [r7, #24]
 800395a:	e00d      	b.n	8003978 <HAL_UART_Receive+0x170>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8003962:	b29b      	uxth	r3, r3
 8003964:	b2da      	uxtb	r2, r3
 8003966:	8a7b      	ldrh	r3, [r7, #18]
 8003968:	b2db      	uxtb	r3, r3
 800396a:	4013      	ands	r3, r2
 800396c:	b2da      	uxtb	r2, r3
 800396e:	69fb      	ldr	r3, [r7, #28]
 8003970:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8003972:	69fb      	ldr	r3, [r7, #28]
 8003974:	3301      	adds	r3, #1
 8003976:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800397e:	b29b      	uxth	r3, r3
 8003980:	3b01      	subs	r3, #1
 8003982:	b29a      	uxth	r2, r3
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003990:	b29b      	uxth	r3, r3
 8003992:	2b00      	cmp	r3, #0
 8003994:	d1c5      	bne.n	8003922 <HAL_UART_Receive+0x11a>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	2220      	movs	r2, #32
 800399a:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 800399c:	2300      	movs	r3, #0
 800399e:	e000      	b.n	80039a2 <HAL_UART_Receive+0x19a>
  }
  else
  {
    return HAL_BUSY;
 80039a0:	2302      	movs	r3, #2
  }
}
 80039a2:	4618      	mov	r0, r3
 80039a4:	3720      	adds	r7, #32
 80039a6:	46bd      	mov	sp, r7
 80039a8:	bd80      	pop	{r7, pc}
	...

080039ac <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80039ac:	b5b0      	push	{r4, r5, r7, lr}
 80039ae:	b088      	sub	sp, #32
 80039b0:	af00      	add	r7, sp, #0
 80039b2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80039b4:	2300      	movs	r3, #0
 80039b6:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	689a      	ldr	r2, [r3, #8]
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	691b      	ldr	r3, [r3, #16]
 80039c0:	431a      	orrs	r2, r3
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	695b      	ldr	r3, [r3, #20]
 80039c6:	431a      	orrs	r2, r3
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	69db      	ldr	r3, [r3, #28]
 80039cc:	4313      	orrs	r3, r2
 80039ce:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	681a      	ldr	r2, [r3, #0]
 80039d6:	4baf      	ldr	r3, [pc, #700]	; (8003c94 <UART_SetConfig+0x2e8>)
 80039d8:	4013      	ands	r3, r2
 80039da:	687a      	ldr	r2, [r7, #4]
 80039dc:	6812      	ldr	r2, [r2, #0]
 80039de:	69f9      	ldr	r1, [r7, #28]
 80039e0:	430b      	orrs	r3, r1
 80039e2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	685b      	ldr	r3, [r3, #4]
 80039ea:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	68da      	ldr	r2, [r3, #12]
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	430a      	orrs	r2, r1
 80039f8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	699b      	ldr	r3, [r3, #24]
 80039fe:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	4aa4      	ldr	r2, [pc, #656]	; (8003c98 <UART_SetConfig+0x2ec>)
 8003a06:	4293      	cmp	r3, r2
 8003a08:	d004      	beq.n	8003a14 <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	6a1b      	ldr	r3, [r3, #32]
 8003a0e:	69fa      	ldr	r2, [r7, #28]
 8003a10:	4313      	orrs	r3, r2
 8003a12:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	689b      	ldr	r3, [r3, #8]
 8003a1a:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	69fa      	ldr	r2, [r7, #28]
 8003a24:	430a      	orrs	r2, r1
 8003a26:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	4a9b      	ldr	r2, [pc, #620]	; (8003c9c <UART_SetConfig+0x2f0>)
 8003a2e:	4293      	cmp	r3, r2
 8003a30:	d121      	bne.n	8003a76 <UART_SetConfig+0xca>
 8003a32:	4b9b      	ldr	r3, [pc, #620]	; (8003ca0 <UART_SetConfig+0x2f4>)
 8003a34:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a38:	f003 0303 	and.w	r3, r3, #3
 8003a3c:	2b03      	cmp	r3, #3
 8003a3e:	d817      	bhi.n	8003a70 <UART_SetConfig+0xc4>
 8003a40:	a201      	add	r2, pc, #4	; (adr r2, 8003a48 <UART_SetConfig+0x9c>)
 8003a42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a46:	bf00      	nop
 8003a48:	08003a59 	.word	0x08003a59
 8003a4c:	08003a65 	.word	0x08003a65
 8003a50:	08003a5f 	.word	0x08003a5f
 8003a54:	08003a6b 	.word	0x08003a6b
 8003a58:	2301      	movs	r3, #1
 8003a5a:	76fb      	strb	r3, [r7, #27]
 8003a5c:	e070      	b.n	8003b40 <UART_SetConfig+0x194>
 8003a5e:	2302      	movs	r3, #2
 8003a60:	76fb      	strb	r3, [r7, #27]
 8003a62:	e06d      	b.n	8003b40 <UART_SetConfig+0x194>
 8003a64:	2304      	movs	r3, #4
 8003a66:	76fb      	strb	r3, [r7, #27]
 8003a68:	e06a      	b.n	8003b40 <UART_SetConfig+0x194>
 8003a6a:	2308      	movs	r3, #8
 8003a6c:	76fb      	strb	r3, [r7, #27]
 8003a6e:	e067      	b.n	8003b40 <UART_SetConfig+0x194>
 8003a70:	2310      	movs	r3, #16
 8003a72:	76fb      	strb	r3, [r7, #27]
 8003a74:	e064      	b.n	8003b40 <UART_SetConfig+0x194>
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	4a8a      	ldr	r2, [pc, #552]	; (8003ca4 <UART_SetConfig+0x2f8>)
 8003a7c:	4293      	cmp	r3, r2
 8003a7e:	d132      	bne.n	8003ae6 <UART_SetConfig+0x13a>
 8003a80:	4b87      	ldr	r3, [pc, #540]	; (8003ca0 <UART_SetConfig+0x2f4>)
 8003a82:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a86:	f003 030c 	and.w	r3, r3, #12
 8003a8a:	2b0c      	cmp	r3, #12
 8003a8c:	d828      	bhi.n	8003ae0 <UART_SetConfig+0x134>
 8003a8e:	a201      	add	r2, pc, #4	; (adr r2, 8003a94 <UART_SetConfig+0xe8>)
 8003a90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a94:	08003ac9 	.word	0x08003ac9
 8003a98:	08003ae1 	.word	0x08003ae1
 8003a9c:	08003ae1 	.word	0x08003ae1
 8003aa0:	08003ae1 	.word	0x08003ae1
 8003aa4:	08003ad5 	.word	0x08003ad5
 8003aa8:	08003ae1 	.word	0x08003ae1
 8003aac:	08003ae1 	.word	0x08003ae1
 8003ab0:	08003ae1 	.word	0x08003ae1
 8003ab4:	08003acf 	.word	0x08003acf
 8003ab8:	08003ae1 	.word	0x08003ae1
 8003abc:	08003ae1 	.word	0x08003ae1
 8003ac0:	08003ae1 	.word	0x08003ae1
 8003ac4:	08003adb 	.word	0x08003adb
 8003ac8:	2300      	movs	r3, #0
 8003aca:	76fb      	strb	r3, [r7, #27]
 8003acc:	e038      	b.n	8003b40 <UART_SetConfig+0x194>
 8003ace:	2302      	movs	r3, #2
 8003ad0:	76fb      	strb	r3, [r7, #27]
 8003ad2:	e035      	b.n	8003b40 <UART_SetConfig+0x194>
 8003ad4:	2304      	movs	r3, #4
 8003ad6:	76fb      	strb	r3, [r7, #27]
 8003ad8:	e032      	b.n	8003b40 <UART_SetConfig+0x194>
 8003ada:	2308      	movs	r3, #8
 8003adc:	76fb      	strb	r3, [r7, #27]
 8003ade:	e02f      	b.n	8003b40 <UART_SetConfig+0x194>
 8003ae0:	2310      	movs	r3, #16
 8003ae2:	76fb      	strb	r3, [r7, #27]
 8003ae4:	e02c      	b.n	8003b40 <UART_SetConfig+0x194>
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	4a6b      	ldr	r2, [pc, #428]	; (8003c98 <UART_SetConfig+0x2ec>)
 8003aec:	4293      	cmp	r3, r2
 8003aee:	d125      	bne.n	8003b3c <UART_SetConfig+0x190>
 8003af0:	4b6b      	ldr	r3, [pc, #428]	; (8003ca0 <UART_SetConfig+0x2f4>)
 8003af2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003af6:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003afa:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003afe:	d017      	beq.n	8003b30 <UART_SetConfig+0x184>
 8003b00:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003b04:	d817      	bhi.n	8003b36 <UART_SetConfig+0x18a>
 8003b06:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003b0a:	d00b      	beq.n	8003b24 <UART_SetConfig+0x178>
 8003b0c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003b10:	d811      	bhi.n	8003b36 <UART_SetConfig+0x18a>
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d003      	beq.n	8003b1e <UART_SetConfig+0x172>
 8003b16:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003b1a:	d006      	beq.n	8003b2a <UART_SetConfig+0x17e>
 8003b1c:	e00b      	b.n	8003b36 <UART_SetConfig+0x18a>
 8003b1e:	2300      	movs	r3, #0
 8003b20:	76fb      	strb	r3, [r7, #27]
 8003b22:	e00d      	b.n	8003b40 <UART_SetConfig+0x194>
 8003b24:	2302      	movs	r3, #2
 8003b26:	76fb      	strb	r3, [r7, #27]
 8003b28:	e00a      	b.n	8003b40 <UART_SetConfig+0x194>
 8003b2a:	2304      	movs	r3, #4
 8003b2c:	76fb      	strb	r3, [r7, #27]
 8003b2e:	e007      	b.n	8003b40 <UART_SetConfig+0x194>
 8003b30:	2308      	movs	r3, #8
 8003b32:	76fb      	strb	r3, [r7, #27]
 8003b34:	e004      	b.n	8003b40 <UART_SetConfig+0x194>
 8003b36:	2310      	movs	r3, #16
 8003b38:	76fb      	strb	r3, [r7, #27]
 8003b3a:	e001      	b.n	8003b40 <UART_SetConfig+0x194>
 8003b3c:	2310      	movs	r3, #16
 8003b3e:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	4a54      	ldr	r2, [pc, #336]	; (8003c98 <UART_SetConfig+0x2ec>)
 8003b46:	4293      	cmp	r3, r2
 8003b48:	d173      	bne.n	8003c32 <UART_SetConfig+0x286>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003b4a:	7efb      	ldrb	r3, [r7, #27]
 8003b4c:	2b08      	cmp	r3, #8
 8003b4e:	d824      	bhi.n	8003b9a <UART_SetConfig+0x1ee>
 8003b50:	a201      	add	r2, pc, #4	; (adr r2, 8003b58 <UART_SetConfig+0x1ac>)
 8003b52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b56:	bf00      	nop
 8003b58:	08003b7d 	.word	0x08003b7d
 8003b5c:	08003b9b 	.word	0x08003b9b
 8003b60:	08003b85 	.word	0x08003b85
 8003b64:	08003b9b 	.word	0x08003b9b
 8003b68:	08003b8b 	.word	0x08003b8b
 8003b6c:	08003b9b 	.word	0x08003b9b
 8003b70:	08003b9b 	.word	0x08003b9b
 8003b74:	08003b9b 	.word	0x08003b9b
 8003b78:	08003b93 	.word	0x08003b93
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003b7c:	f7fe ff6e 	bl	8002a5c <HAL_RCC_GetPCLK1Freq>
 8003b80:	6178      	str	r0, [r7, #20]
        break;
 8003b82:	e00f      	b.n	8003ba4 <UART_SetConfig+0x1f8>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003b84:	4b48      	ldr	r3, [pc, #288]	; (8003ca8 <UART_SetConfig+0x2fc>)
 8003b86:	617b      	str	r3, [r7, #20]
        break;
 8003b88:	e00c      	b.n	8003ba4 <UART_SetConfig+0x1f8>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003b8a:	f7fe fecf 	bl	800292c <HAL_RCC_GetSysClockFreq>
 8003b8e:	6178      	str	r0, [r7, #20]
        break;
 8003b90:	e008      	b.n	8003ba4 <UART_SetConfig+0x1f8>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003b92:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003b96:	617b      	str	r3, [r7, #20]
        break;
 8003b98:	e004      	b.n	8003ba4 <UART_SetConfig+0x1f8>
      default:
        pclk = 0U;
 8003b9a:	2300      	movs	r3, #0
 8003b9c:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8003b9e:	2301      	movs	r3, #1
 8003ba0:	76bb      	strb	r3, [r7, #26]
        break;
 8003ba2:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003ba4:	697b      	ldr	r3, [r7, #20]
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	f000 80fe 	beq.w	8003da8 <UART_SetConfig+0x3fc>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	685a      	ldr	r2, [r3, #4]
 8003bb0:	4613      	mov	r3, r2
 8003bb2:	005b      	lsls	r3, r3, #1
 8003bb4:	4413      	add	r3, r2
 8003bb6:	697a      	ldr	r2, [r7, #20]
 8003bb8:	429a      	cmp	r2, r3
 8003bba:	d305      	bcc.n	8003bc8 <UART_SetConfig+0x21c>
          (pclk > (4096U * huart->Init.BaudRate)))
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	685b      	ldr	r3, [r3, #4]
 8003bc0:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003bc2:	697a      	ldr	r2, [r7, #20]
 8003bc4:	429a      	cmp	r2, r3
 8003bc6:	d902      	bls.n	8003bce <UART_SetConfig+0x222>
      {
        ret = HAL_ERROR;
 8003bc8:	2301      	movs	r3, #1
 8003bca:	76bb      	strb	r3, [r7, #26]
 8003bcc:	e0ec      	b.n	8003da8 <UART_SetConfig+0x3fc>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8003bce:	697b      	ldr	r3, [r7, #20]
 8003bd0:	4618      	mov	r0, r3
 8003bd2:	f04f 0100 	mov.w	r1, #0
 8003bd6:	f04f 0200 	mov.w	r2, #0
 8003bda:	f04f 0300 	mov.w	r3, #0
 8003bde:	020b      	lsls	r3, r1, #8
 8003be0:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8003be4:	0202      	lsls	r2, r0, #8
 8003be6:	6879      	ldr	r1, [r7, #4]
 8003be8:	6849      	ldr	r1, [r1, #4]
 8003bea:	0849      	lsrs	r1, r1, #1
 8003bec:	4608      	mov	r0, r1
 8003bee:	f04f 0100 	mov.w	r1, #0
 8003bf2:	1814      	adds	r4, r2, r0
 8003bf4:	eb43 0501 	adc.w	r5, r3, r1
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	685b      	ldr	r3, [r3, #4]
 8003bfc:	461a      	mov	r2, r3
 8003bfe:	f04f 0300 	mov.w	r3, #0
 8003c02:	4620      	mov	r0, r4
 8003c04:	4629      	mov	r1, r5
 8003c06:	f7fc fb3b 	bl	8000280 <__aeabi_uldivmod>
 8003c0a:	4602      	mov	r2, r0
 8003c0c:	460b      	mov	r3, r1
 8003c0e:	4613      	mov	r3, r2
 8003c10:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003c12:	693b      	ldr	r3, [r7, #16]
 8003c14:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003c18:	d308      	bcc.n	8003c2c <UART_SetConfig+0x280>
 8003c1a:	693b      	ldr	r3, [r7, #16]
 8003c1c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003c20:	d204      	bcs.n	8003c2c <UART_SetConfig+0x280>
        {
          huart->Instance->BRR = usartdiv;
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	693a      	ldr	r2, [r7, #16]
 8003c28:	60da      	str	r2, [r3, #12]
 8003c2a:	e0bd      	b.n	8003da8 <UART_SetConfig+0x3fc>
        }
        else
        {
          ret = HAL_ERROR;
 8003c2c:	2301      	movs	r3, #1
 8003c2e:	76bb      	strb	r3, [r7, #26]
 8003c30:	e0ba      	b.n	8003da8 <UART_SetConfig+0x3fc>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	69db      	ldr	r3, [r3, #28]
 8003c36:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003c3a:	d168      	bne.n	8003d0e <UART_SetConfig+0x362>
  {
    switch (clocksource)
 8003c3c:	7efb      	ldrb	r3, [r7, #27]
 8003c3e:	2b08      	cmp	r3, #8
 8003c40:	d834      	bhi.n	8003cac <UART_SetConfig+0x300>
 8003c42:	a201      	add	r2, pc, #4	; (adr r2, 8003c48 <UART_SetConfig+0x29c>)
 8003c44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c48:	08003c6d 	.word	0x08003c6d
 8003c4c:	08003c75 	.word	0x08003c75
 8003c50:	08003c7d 	.word	0x08003c7d
 8003c54:	08003cad 	.word	0x08003cad
 8003c58:	08003c83 	.word	0x08003c83
 8003c5c:	08003cad 	.word	0x08003cad
 8003c60:	08003cad 	.word	0x08003cad
 8003c64:	08003cad 	.word	0x08003cad
 8003c68:	08003c8b 	.word	0x08003c8b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003c6c:	f7fe fef6 	bl	8002a5c <HAL_RCC_GetPCLK1Freq>
 8003c70:	6178      	str	r0, [r7, #20]
        break;
 8003c72:	e020      	b.n	8003cb6 <UART_SetConfig+0x30a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003c74:	f7fe ff08 	bl	8002a88 <HAL_RCC_GetPCLK2Freq>
 8003c78:	6178      	str	r0, [r7, #20]
        break;
 8003c7a:	e01c      	b.n	8003cb6 <UART_SetConfig+0x30a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003c7c:	4b0a      	ldr	r3, [pc, #40]	; (8003ca8 <UART_SetConfig+0x2fc>)
 8003c7e:	617b      	str	r3, [r7, #20]
        break;
 8003c80:	e019      	b.n	8003cb6 <UART_SetConfig+0x30a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003c82:	f7fe fe53 	bl	800292c <HAL_RCC_GetSysClockFreq>
 8003c86:	6178      	str	r0, [r7, #20]
        break;
 8003c88:	e015      	b.n	8003cb6 <UART_SetConfig+0x30a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003c8a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003c8e:	617b      	str	r3, [r7, #20]
        break;
 8003c90:	e011      	b.n	8003cb6 <UART_SetConfig+0x30a>
 8003c92:	bf00      	nop
 8003c94:	efff69f3 	.word	0xefff69f3
 8003c98:	40008000 	.word	0x40008000
 8003c9c:	40013800 	.word	0x40013800
 8003ca0:	40021000 	.word	0x40021000
 8003ca4:	40004400 	.word	0x40004400
 8003ca8:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8003cac:	2300      	movs	r3, #0
 8003cae:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8003cb0:	2301      	movs	r3, #1
 8003cb2:	76bb      	strb	r3, [r7, #26]
        break;
 8003cb4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003cb6:	697b      	ldr	r3, [r7, #20]
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d075      	beq.n	8003da8 <UART_SetConfig+0x3fc>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003cbc:	697b      	ldr	r3, [r7, #20]
 8003cbe:	005a      	lsls	r2, r3, #1
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	685b      	ldr	r3, [r3, #4]
 8003cc4:	085b      	lsrs	r3, r3, #1
 8003cc6:	441a      	add	r2, r3
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	685b      	ldr	r3, [r3, #4]
 8003ccc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cd0:	b29b      	uxth	r3, r3
 8003cd2:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003cd4:	693b      	ldr	r3, [r7, #16]
 8003cd6:	2b0f      	cmp	r3, #15
 8003cd8:	d916      	bls.n	8003d08 <UART_SetConfig+0x35c>
 8003cda:	693b      	ldr	r3, [r7, #16]
 8003cdc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ce0:	d212      	bcs.n	8003d08 <UART_SetConfig+0x35c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003ce2:	693b      	ldr	r3, [r7, #16]
 8003ce4:	b29b      	uxth	r3, r3
 8003ce6:	f023 030f 	bic.w	r3, r3, #15
 8003cea:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003cec:	693b      	ldr	r3, [r7, #16]
 8003cee:	085b      	lsrs	r3, r3, #1
 8003cf0:	b29b      	uxth	r3, r3
 8003cf2:	f003 0307 	and.w	r3, r3, #7
 8003cf6:	b29a      	uxth	r2, r3
 8003cf8:	89fb      	ldrh	r3, [r7, #14]
 8003cfa:	4313      	orrs	r3, r2
 8003cfc:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	89fa      	ldrh	r2, [r7, #14]
 8003d04:	60da      	str	r2, [r3, #12]
 8003d06:	e04f      	b.n	8003da8 <UART_SetConfig+0x3fc>
      }
      else
      {
        ret = HAL_ERROR;
 8003d08:	2301      	movs	r3, #1
 8003d0a:	76bb      	strb	r3, [r7, #26]
 8003d0c:	e04c      	b.n	8003da8 <UART_SetConfig+0x3fc>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003d0e:	7efb      	ldrb	r3, [r7, #27]
 8003d10:	2b08      	cmp	r3, #8
 8003d12:	d828      	bhi.n	8003d66 <UART_SetConfig+0x3ba>
 8003d14:	a201      	add	r2, pc, #4	; (adr r2, 8003d1c <UART_SetConfig+0x370>)
 8003d16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d1a:	bf00      	nop
 8003d1c:	08003d41 	.word	0x08003d41
 8003d20:	08003d49 	.word	0x08003d49
 8003d24:	08003d51 	.word	0x08003d51
 8003d28:	08003d67 	.word	0x08003d67
 8003d2c:	08003d57 	.word	0x08003d57
 8003d30:	08003d67 	.word	0x08003d67
 8003d34:	08003d67 	.word	0x08003d67
 8003d38:	08003d67 	.word	0x08003d67
 8003d3c:	08003d5f 	.word	0x08003d5f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003d40:	f7fe fe8c 	bl	8002a5c <HAL_RCC_GetPCLK1Freq>
 8003d44:	6178      	str	r0, [r7, #20]
        break;
 8003d46:	e013      	b.n	8003d70 <UART_SetConfig+0x3c4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003d48:	f7fe fe9e 	bl	8002a88 <HAL_RCC_GetPCLK2Freq>
 8003d4c:	6178      	str	r0, [r7, #20]
        break;
 8003d4e:	e00f      	b.n	8003d70 <UART_SetConfig+0x3c4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003d50:	4b1b      	ldr	r3, [pc, #108]	; (8003dc0 <UART_SetConfig+0x414>)
 8003d52:	617b      	str	r3, [r7, #20]
        break;
 8003d54:	e00c      	b.n	8003d70 <UART_SetConfig+0x3c4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003d56:	f7fe fde9 	bl	800292c <HAL_RCC_GetSysClockFreq>
 8003d5a:	6178      	str	r0, [r7, #20]
        break;
 8003d5c:	e008      	b.n	8003d70 <UART_SetConfig+0x3c4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003d5e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003d62:	617b      	str	r3, [r7, #20]
        break;
 8003d64:	e004      	b.n	8003d70 <UART_SetConfig+0x3c4>
      default:
        pclk = 0U;
 8003d66:	2300      	movs	r3, #0
 8003d68:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8003d6a:	2301      	movs	r3, #1
 8003d6c:	76bb      	strb	r3, [r7, #26]
        break;
 8003d6e:	bf00      	nop
    }

    if (pclk != 0U)
 8003d70:	697b      	ldr	r3, [r7, #20]
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d018      	beq.n	8003da8 <UART_SetConfig+0x3fc>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	685b      	ldr	r3, [r3, #4]
 8003d7a:	085a      	lsrs	r2, r3, #1
 8003d7c:	697b      	ldr	r3, [r7, #20]
 8003d7e:	441a      	add	r2, r3
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	685b      	ldr	r3, [r3, #4]
 8003d84:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d88:	b29b      	uxth	r3, r3
 8003d8a:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003d8c:	693b      	ldr	r3, [r7, #16]
 8003d8e:	2b0f      	cmp	r3, #15
 8003d90:	d908      	bls.n	8003da4 <UART_SetConfig+0x3f8>
 8003d92:	693b      	ldr	r3, [r7, #16]
 8003d94:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003d98:	d204      	bcs.n	8003da4 <UART_SetConfig+0x3f8>
      {
        huart->Instance->BRR = usartdiv;
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	693a      	ldr	r2, [r7, #16]
 8003da0:	60da      	str	r2, [r3, #12]
 8003da2:	e001      	b.n	8003da8 <UART_SetConfig+0x3fc>
      }
      else
      {
        ret = HAL_ERROR;
 8003da4:	2301      	movs	r3, #1
 8003da6:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	2200      	movs	r2, #0
 8003dac:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	2200      	movs	r2, #0
 8003db2:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8003db4:	7ebb      	ldrb	r3, [r7, #26]
}
 8003db6:	4618      	mov	r0, r3
 8003db8:	3720      	adds	r7, #32
 8003dba:	46bd      	mov	sp, r7
 8003dbc:	bdb0      	pop	{r4, r5, r7, pc}
 8003dbe:	bf00      	nop
 8003dc0:	00f42400 	.word	0x00f42400

08003dc4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003dc4:	b480      	push	{r7}
 8003dc6:	b083      	sub	sp, #12
 8003dc8:	af00      	add	r7, sp, #0
 8003dca:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dd0:	f003 0301 	and.w	r3, r3, #1
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d00a      	beq.n	8003dee <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	685b      	ldr	r3, [r3, #4]
 8003dde:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	430a      	orrs	r2, r1
 8003dec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003df2:	f003 0302 	and.w	r3, r3, #2
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d00a      	beq.n	8003e10 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	685b      	ldr	r3, [r3, #4]
 8003e00:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	430a      	orrs	r2, r1
 8003e0e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e14:	f003 0304 	and.w	r3, r3, #4
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d00a      	beq.n	8003e32 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	685b      	ldr	r3, [r3, #4]
 8003e22:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	430a      	orrs	r2, r1
 8003e30:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e36:	f003 0308 	and.w	r3, r3, #8
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d00a      	beq.n	8003e54 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	685b      	ldr	r3, [r3, #4]
 8003e44:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	430a      	orrs	r2, r1
 8003e52:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e58:	f003 0310 	and.w	r3, r3, #16
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d00a      	beq.n	8003e76 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	689b      	ldr	r3, [r3, #8]
 8003e66:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	430a      	orrs	r2, r1
 8003e74:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e7a:	f003 0320 	and.w	r3, r3, #32
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d00a      	beq.n	8003e98 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	689b      	ldr	r3, [r3, #8]
 8003e88:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	430a      	orrs	r2, r1
 8003e96:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d01a      	beq.n	8003eda <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	685b      	ldr	r3, [r3, #4]
 8003eaa:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	430a      	orrs	r2, r1
 8003eb8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ebe:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003ec2:	d10a      	bne.n	8003eda <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	685b      	ldr	r3, [r3, #4]
 8003eca:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	430a      	orrs	r2, r1
 8003ed8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ede:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d00a      	beq.n	8003efc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	685b      	ldr	r3, [r3, #4]
 8003eec:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	430a      	orrs	r2, r1
 8003efa:	605a      	str	r2, [r3, #4]
  }
}
 8003efc:	bf00      	nop
 8003efe:	370c      	adds	r7, #12
 8003f00:	46bd      	mov	sp, r7
 8003f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f06:	4770      	bx	lr

08003f08 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003f08:	b580      	push	{r7, lr}
 8003f0a:	b086      	sub	sp, #24
 8003f0c:	af02      	add	r7, sp, #8
 8003f0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	2200      	movs	r2, #0
 8003f14:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003f18:	f7fd fa3a 	bl	8001390 <HAL_GetTick>
 8003f1c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	f003 0308 	and.w	r3, r3, #8
 8003f28:	2b08      	cmp	r3, #8
 8003f2a:	d10e      	bne.n	8003f4a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003f2c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003f30:	9300      	str	r3, [sp, #0]
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	2200      	movs	r2, #0
 8003f36:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003f3a:	6878      	ldr	r0, [r7, #4]
 8003f3c:	f000 f82d 	bl	8003f9a <UART_WaitOnFlagUntilTimeout>
 8003f40:	4603      	mov	r3, r0
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d001      	beq.n	8003f4a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003f46:	2303      	movs	r3, #3
 8003f48:	e023      	b.n	8003f92 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	f003 0304 	and.w	r3, r3, #4
 8003f54:	2b04      	cmp	r3, #4
 8003f56:	d10e      	bne.n	8003f76 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003f58:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003f5c:	9300      	str	r3, [sp, #0]
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	2200      	movs	r2, #0
 8003f62:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003f66:	6878      	ldr	r0, [r7, #4]
 8003f68:	f000 f817 	bl	8003f9a <UART_WaitOnFlagUntilTimeout>
 8003f6c:	4603      	mov	r3, r0
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d001      	beq.n	8003f76 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003f72:	2303      	movs	r3, #3
 8003f74:	e00d      	b.n	8003f92 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	2220      	movs	r2, #32
 8003f7a:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	2220      	movs	r2, #32
 8003f80:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	2200      	movs	r2, #0
 8003f86:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	2200      	movs	r2, #0
 8003f8c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8003f90:	2300      	movs	r3, #0
}
 8003f92:	4618      	mov	r0, r3
 8003f94:	3710      	adds	r7, #16
 8003f96:	46bd      	mov	sp, r7
 8003f98:	bd80      	pop	{r7, pc}

08003f9a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003f9a:	b580      	push	{r7, lr}
 8003f9c:	b084      	sub	sp, #16
 8003f9e:	af00      	add	r7, sp, #0
 8003fa0:	60f8      	str	r0, [r7, #12]
 8003fa2:	60b9      	str	r1, [r7, #8]
 8003fa4:	603b      	str	r3, [r7, #0]
 8003fa6:	4613      	mov	r3, r2
 8003fa8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003faa:	e05e      	b.n	800406a <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003fac:	69bb      	ldr	r3, [r7, #24]
 8003fae:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fb2:	d05a      	beq.n	800406a <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003fb4:	f7fd f9ec 	bl	8001390 <HAL_GetTick>
 8003fb8:	4602      	mov	r2, r0
 8003fba:	683b      	ldr	r3, [r7, #0]
 8003fbc:	1ad3      	subs	r3, r2, r3
 8003fbe:	69ba      	ldr	r2, [r7, #24]
 8003fc0:	429a      	cmp	r2, r3
 8003fc2:	d302      	bcc.n	8003fca <UART_WaitOnFlagUntilTimeout+0x30>
 8003fc4:	69bb      	ldr	r3, [r7, #24]
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d11b      	bne.n	8004002 <UART_WaitOnFlagUntilTimeout+0x68>
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	681a      	ldr	r2, [r3, #0]
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003fd8:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	689a      	ldr	r2, [r3, #8]
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	f022 0201 	bic.w	r2, r2, #1
 8003fe8:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	2220      	movs	r2, #32
 8003fee:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	2220      	movs	r2, #32
 8003ff4:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	2200      	movs	r2, #0
 8003ffa:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8003ffe:	2303      	movs	r3, #3
 8004000:	e043      	b.n	800408a <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	f003 0304 	and.w	r3, r3, #4
 800400c:	2b00      	cmp	r3, #0
 800400e:	d02c      	beq.n	800406a <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	69db      	ldr	r3, [r3, #28]
 8004016:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800401a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800401e:	d124      	bne.n	800406a <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004028:	621a      	str	r2, [r3, #32]
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	681a      	ldr	r2, [r3, #0]
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004038:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	689a      	ldr	r2, [r3, #8]
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	f022 0201 	bic.w	r2, r2, #1
 8004048:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	2220      	movs	r2, #32
 800404e:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	2220      	movs	r2, #32
 8004054:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	2220      	movs	r2, #32
 800405a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	2200      	movs	r2, #0
 8004062:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8004066:	2303      	movs	r3, #3
 8004068:	e00f      	b.n	800408a <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	69da      	ldr	r2, [r3, #28]
 8004070:	68bb      	ldr	r3, [r7, #8]
 8004072:	4013      	ands	r3, r2
 8004074:	68ba      	ldr	r2, [r7, #8]
 8004076:	429a      	cmp	r2, r3
 8004078:	bf0c      	ite	eq
 800407a:	2301      	moveq	r3, #1
 800407c:	2300      	movne	r3, #0
 800407e:	b2db      	uxtb	r3, r3
 8004080:	461a      	mov	r2, r3
 8004082:	79fb      	ldrb	r3, [r7, #7]
 8004084:	429a      	cmp	r2, r3
 8004086:	d091      	beq.n	8003fac <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004088:	2300      	movs	r3, #0
}
 800408a:	4618      	mov	r0, r3
 800408c:	3710      	adds	r7, #16
 800408e:	46bd      	mov	sp, r7
 8004090:	bd80      	pop	{r7, pc}
	...

08004094 <__errno>:
 8004094:	4b01      	ldr	r3, [pc, #4]	; (800409c <__errno+0x8>)
 8004096:	6818      	ldr	r0, [r3, #0]
 8004098:	4770      	bx	lr
 800409a:	bf00      	nop
 800409c:	200000d4 	.word	0x200000d4

080040a0 <getchar>:
 80040a0:	4b07      	ldr	r3, [pc, #28]	; (80040c0 <getchar+0x20>)
 80040a2:	b510      	push	{r4, lr}
 80040a4:	681c      	ldr	r4, [r3, #0]
 80040a6:	b124      	cbz	r4, 80040b2 <getchar+0x12>
 80040a8:	69a3      	ldr	r3, [r4, #24]
 80040aa:	b913      	cbnz	r3, 80040b2 <getchar+0x12>
 80040ac:	4620      	mov	r0, r4
 80040ae:	f000 faaf 	bl	8004610 <__sinit>
 80040b2:	6861      	ldr	r1, [r4, #4]
 80040b4:	4620      	mov	r0, r4
 80040b6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80040ba:	f000 bb63 	b.w	8004784 <_getc_r>
 80040be:	bf00      	nop
 80040c0:	200000d4 	.word	0x200000d4

080040c4 <__libc_init_array>:
 80040c4:	b570      	push	{r4, r5, r6, lr}
 80040c6:	4d0d      	ldr	r5, [pc, #52]	; (80040fc <__libc_init_array+0x38>)
 80040c8:	4c0d      	ldr	r4, [pc, #52]	; (8004100 <__libc_init_array+0x3c>)
 80040ca:	1b64      	subs	r4, r4, r5
 80040cc:	10a4      	asrs	r4, r4, #2
 80040ce:	2600      	movs	r6, #0
 80040d0:	42a6      	cmp	r6, r4
 80040d2:	d109      	bne.n	80040e8 <__libc_init_array+0x24>
 80040d4:	4d0b      	ldr	r5, [pc, #44]	; (8004104 <__libc_init_array+0x40>)
 80040d6:	4c0c      	ldr	r4, [pc, #48]	; (8004108 <__libc_init_array+0x44>)
 80040d8:	f001 f91c 	bl	8005314 <_init>
 80040dc:	1b64      	subs	r4, r4, r5
 80040de:	10a4      	asrs	r4, r4, #2
 80040e0:	2600      	movs	r6, #0
 80040e2:	42a6      	cmp	r6, r4
 80040e4:	d105      	bne.n	80040f2 <__libc_init_array+0x2e>
 80040e6:	bd70      	pop	{r4, r5, r6, pc}
 80040e8:	f855 3b04 	ldr.w	r3, [r5], #4
 80040ec:	4798      	blx	r3
 80040ee:	3601      	adds	r6, #1
 80040f0:	e7ee      	b.n	80040d0 <__libc_init_array+0xc>
 80040f2:	f855 3b04 	ldr.w	r3, [r5], #4
 80040f6:	4798      	blx	r3
 80040f8:	3601      	adds	r6, #1
 80040fa:	e7f2      	b.n	80040e2 <__libc_init_array+0x1e>
 80040fc:	08005544 	.word	0x08005544
 8004100:	08005544 	.word	0x08005544
 8004104:	08005544 	.word	0x08005544
 8004108:	08005548 	.word	0x08005548

0800410c <memset>:
 800410c:	4402      	add	r2, r0
 800410e:	4603      	mov	r3, r0
 8004110:	4293      	cmp	r3, r2
 8004112:	d100      	bne.n	8004116 <memset+0xa>
 8004114:	4770      	bx	lr
 8004116:	f803 1b01 	strb.w	r1, [r3], #1
 800411a:	e7f9      	b.n	8004110 <memset+0x4>

0800411c <iprintf>:
 800411c:	b40f      	push	{r0, r1, r2, r3}
 800411e:	4b0a      	ldr	r3, [pc, #40]	; (8004148 <iprintf+0x2c>)
 8004120:	b513      	push	{r0, r1, r4, lr}
 8004122:	681c      	ldr	r4, [r3, #0]
 8004124:	b124      	cbz	r4, 8004130 <iprintf+0x14>
 8004126:	69a3      	ldr	r3, [r4, #24]
 8004128:	b913      	cbnz	r3, 8004130 <iprintf+0x14>
 800412a:	4620      	mov	r0, r4
 800412c:	f000 fa70 	bl	8004610 <__sinit>
 8004130:	ab05      	add	r3, sp, #20
 8004132:	9a04      	ldr	r2, [sp, #16]
 8004134:	68a1      	ldr	r1, [r4, #8]
 8004136:	9301      	str	r3, [sp, #4]
 8004138:	4620      	mov	r0, r4
 800413a:	f000 fc9f 	bl	8004a7c <_vfiprintf_r>
 800413e:	b002      	add	sp, #8
 8004140:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004144:	b004      	add	sp, #16
 8004146:	4770      	bx	lr
 8004148:	200000d4 	.word	0x200000d4

0800414c <_puts_r>:
 800414c:	b570      	push	{r4, r5, r6, lr}
 800414e:	460e      	mov	r6, r1
 8004150:	4605      	mov	r5, r0
 8004152:	b118      	cbz	r0, 800415c <_puts_r+0x10>
 8004154:	6983      	ldr	r3, [r0, #24]
 8004156:	b90b      	cbnz	r3, 800415c <_puts_r+0x10>
 8004158:	f000 fa5a 	bl	8004610 <__sinit>
 800415c:	69ab      	ldr	r3, [r5, #24]
 800415e:	68ac      	ldr	r4, [r5, #8]
 8004160:	b913      	cbnz	r3, 8004168 <_puts_r+0x1c>
 8004162:	4628      	mov	r0, r5
 8004164:	f000 fa54 	bl	8004610 <__sinit>
 8004168:	4b2c      	ldr	r3, [pc, #176]	; (800421c <_puts_r+0xd0>)
 800416a:	429c      	cmp	r4, r3
 800416c:	d120      	bne.n	80041b0 <_puts_r+0x64>
 800416e:	686c      	ldr	r4, [r5, #4]
 8004170:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004172:	07db      	lsls	r3, r3, #31
 8004174:	d405      	bmi.n	8004182 <_puts_r+0x36>
 8004176:	89a3      	ldrh	r3, [r4, #12]
 8004178:	0598      	lsls	r0, r3, #22
 800417a:	d402      	bmi.n	8004182 <_puts_r+0x36>
 800417c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800417e:	f000 fb42 	bl	8004806 <__retarget_lock_acquire_recursive>
 8004182:	89a3      	ldrh	r3, [r4, #12]
 8004184:	0719      	lsls	r1, r3, #28
 8004186:	d51d      	bpl.n	80041c4 <_puts_r+0x78>
 8004188:	6923      	ldr	r3, [r4, #16]
 800418a:	b1db      	cbz	r3, 80041c4 <_puts_r+0x78>
 800418c:	3e01      	subs	r6, #1
 800418e:	68a3      	ldr	r3, [r4, #8]
 8004190:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8004194:	3b01      	subs	r3, #1
 8004196:	60a3      	str	r3, [r4, #8]
 8004198:	bb39      	cbnz	r1, 80041ea <_puts_r+0x9e>
 800419a:	2b00      	cmp	r3, #0
 800419c:	da38      	bge.n	8004210 <_puts_r+0xc4>
 800419e:	4622      	mov	r2, r4
 80041a0:	210a      	movs	r1, #10
 80041a2:	4628      	mov	r0, r5
 80041a4:	f000 f848 	bl	8004238 <__swbuf_r>
 80041a8:	3001      	adds	r0, #1
 80041aa:	d011      	beq.n	80041d0 <_puts_r+0x84>
 80041ac:	250a      	movs	r5, #10
 80041ae:	e011      	b.n	80041d4 <_puts_r+0x88>
 80041b0:	4b1b      	ldr	r3, [pc, #108]	; (8004220 <_puts_r+0xd4>)
 80041b2:	429c      	cmp	r4, r3
 80041b4:	d101      	bne.n	80041ba <_puts_r+0x6e>
 80041b6:	68ac      	ldr	r4, [r5, #8]
 80041b8:	e7da      	b.n	8004170 <_puts_r+0x24>
 80041ba:	4b1a      	ldr	r3, [pc, #104]	; (8004224 <_puts_r+0xd8>)
 80041bc:	429c      	cmp	r4, r3
 80041be:	bf08      	it	eq
 80041c0:	68ec      	ldreq	r4, [r5, #12]
 80041c2:	e7d5      	b.n	8004170 <_puts_r+0x24>
 80041c4:	4621      	mov	r1, r4
 80041c6:	4628      	mov	r0, r5
 80041c8:	f000 f888 	bl	80042dc <__swsetup_r>
 80041cc:	2800      	cmp	r0, #0
 80041ce:	d0dd      	beq.n	800418c <_puts_r+0x40>
 80041d0:	f04f 35ff 	mov.w	r5, #4294967295
 80041d4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80041d6:	07da      	lsls	r2, r3, #31
 80041d8:	d405      	bmi.n	80041e6 <_puts_r+0x9a>
 80041da:	89a3      	ldrh	r3, [r4, #12]
 80041dc:	059b      	lsls	r3, r3, #22
 80041de:	d402      	bmi.n	80041e6 <_puts_r+0x9a>
 80041e0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80041e2:	f000 fb11 	bl	8004808 <__retarget_lock_release_recursive>
 80041e6:	4628      	mov	r0, r5
 80041e8:	bd70      	pop	{r4, r5, r6, pc}
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	da04      	bge.n	80041f8 <_puts_r+0xac>
 80041ee:	69a2      	ldr	r2, [r4, #24]
 80041f0:	429a      	cmp	r2, r3
 80041f2:	dc06      	bgt.n	8004202 <_puts_r+0xb6>
 80041f4:	290a      	cmp	r1, #10
 80041f6:	d004      	beq.n	8004202 <_puts_r+0xb6>
 80041f8:	6823      	ldr	r3, [r4, #0]
 80041fa:	1c5a      	adds	r2, r3, #1
 80041fc:	6022      	str	r2, [r4, #0]
 80041fe:	7019      	strb	r1, [r3, #0]
 8004200:	e7c5      	b.n	800418e <_puts_r+0x42>
 8004202:	4622      	mov	r2, r4
 8004204:	4628      	mov	r0, r5
 8004206:	f000 f817 	bl	8004238 <__swbuf_r>
 800420a:	3001      	adds	r0, #1
 800420c:	d1bf      	bne.n	800418e <_puts_r+0x42>
 800420e:	e7df      	b.n	80041d0 <_puts_r+0x84>
 8004210:	6823      	ldr	r3, [r4, #0]
 8004212:	250a      	movs	r5, #10
 8004214:	1c5a      	adds	r2, r3, #1
 8004216:	6022      	str	r2, [r4, #0]
 8004218:	701d      	strb	r5, [r3, #0]
 800421a:	e7db      	b.n	80041d4 <_puts_r+0x88>
 800421c:	080054c8 	.word	0x080054c8
 8004220:	080054e8 	.word	0x080054e8
 8004224:	080054a8 	.word	0x080054a8

08004228 <puts>:
 8004228:	4b02      	ldr	r3, [pc, #8]	; (8004234 <puts+0xc>)
 800422a:	4601      	mov	r1, r0
 800422c:	6818      	ldr	r0, [r3, #0]
 800422e:	f7ff bf8d 	b.w	800414c <_puts_r>
 8004232:	bf00      	nop
 8004234:	200000d4 	.word	0x200000d4

08004238 <__swbuf_r>:
 8004238:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800423a:	460e      	mov	r6, r1
 800423c:	4614      	mov	r4, r2
 800423e:	4605      	mov	r5, r0
 8004240:	b118      	cbz	r0, 800424a <__swbuf_r+0x12>
 8004242:	6983      	ldr	r3, [r0, #24]
 8004244:	b90b      	cbnz	r3, 800424a <__swbuf_r+0x12>
 8004246:	f000 f9e3 	bl	8004610 <__sinit>
 800424a:	4b21      	ldr	r3, [pc, #132]	; (80042d0 <__swbuf_r+0x98>)
 800424c:	429c      	cmp	r4, r3
 800424e:	d12b      	bne.n	80042a8 <__swbuf_r+0x70>
 8004250:	686c      	ldr	r4, [r5, #4]
 8004252:	69a3      	ldr	r3, [r4, #24]
 8004254:	60a3      	str	r3, [r4, #8]
 8004256:	89a3      	ldrh	r3, [r4, #12]
 8004258:	071a      	lsls	r2, r3, #28
 800425a:	d52f      	bpl.n	80042bc <__swbuf_r+0x84>
 800425c:	6923      	ldr	r3, [r4, #16]
 800425e:	b36b      	cbz	r3, 80042bc <__swbuf_r+0x84>
 8004260:	6923      	ldr	r3, [r4, #16]
 8004262:	6820      	ldr	r0, [r4, #0]
 8004264:	1ac0      	subs	r0, r0, r3
 8004266:	6963      	ldr	r3, [r4, #20]
 8004268:	b2f6      	uxtb	r6, r6
 800426a:	4283      	cmp	r3, r0
 800426c:	4637      	mov	r7, r6
 800426e:	dc04      	bgt.n	800427a <__swbuf_r+0x42>
 8004270:	4621      	mov	r1, r4
 8004272:	4628      	mov	r0, r5
 8004274:	f000 f926 	bl	80044c4 <_fflush_r>
 8004278:	bb30      	cbnz	r0, 80042c8 <__swbuf_r+0x90>
 800427a:	68a3      	ldr	r3, [r4, #8]
 800427c:	3b01      	subs	r3, #1
 800427e:	60a3      	str	r3, [r4, #8]
 8004280:	6823      	ldr	r3, [r4, #0]
 8004282:	1c5a      	adds	r2, r3, #1
 8004284:	6022      	str	r2, [r4, #0]
 8004286:	701e      	strb	r6, [r3, #0]
 8004288:	6963      	ldr	r3, [r4, #20]
 800428a:	3001      	adds	r0, #1
 800428c:	4283      	cmp	r3, r0
 800428e:	d004      	beq.n	800429a <__swbuf_r+0x62>
 8004290:	89a3      	ldrh	r3, [r4, #12]
 8004292:	07db      	lsls	r3, r3, #31
 8004294:	d506      	bpl.n	80042a4 <__swbuf_r+0x6c>
 8004296:	2e0a      	cmp	r6, #10
 8004298:	d104      	bne.n	80042a4 <__swbuf_r+0x6c>
 800429a:	4621      	mov	r1, r4
 800429c:	4628      	mov	r0, r5
 800429e:	f000 f911 	bl	80044c4 <_fflush_r>
 80042a2:	b988      	cbnz	r0, 80042c8 <__swbuf_r+0x90>
 80042a4:	4638      	mov	r0, r7
 80042a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80042a8:	4b0a      	ldr	r3, [pc, #40]	; (80042d4 <__swbuf_r+0x9c>)
 80042aa:	429c      	cmp	r4, r3
 80042ac:	d101      	bne.n	80042b2 <__swbuf_r+0x7a>
 80042ae:	68ac      	ldr	r4, [r5, #8]
 80042b0:	e7cf      	b.n	8004252 <__swbuf_r+0x1a>
 80042b2:	4b09      	ldr	r3, [pc, #36]	; (80042d8 <__swbuf_r+0xa0>)
 80042b4:	429c      	cmp	r4, r3
 80042b6:	bf08      	it	eq
 80042b8:	68ec      	ldreq	r4, [r5, #12]
 80042ba:	e7ca      	b.n	8004252 <__swbuf_r+0x1a>
 80042bc:	4621      	mov	r1, r4
 80042be:	4628      	mov	r0, r5
 80042c0:	f000 f80c 	bl	80042dc <__swsetup_r>
 80042c4:	2800      	cmp	r0, #0
 80042c6:	d0cb      	beq.n	8004260 <__swbuf_r+0x28>
 80042c8:	f04f 37ff 	mov.w	r7, #4294967295
 80042cc:	e7ea      	b.n	80042a4 <__swbuf_r+0x6c>
 80042ce:	bf00      	nop
 80042d0:	080054c8 	.word	0x080054c8
 80042d4:	080054e8 	.word	0x080054e8
 80042d8:	080054a8 	.word	0x080054a8

080042dc <__swsetup_r>:
 80042dc:	4b32      	ldr	r3, [pc, #200]	; (80043a8 <__swsetup_r+0xcc>)
 80042de:	b570      	push	{r4, r5, r6, lr}
 80042e0:	681d      	ldr	r5, [r3, #0]
 80042e2:	4606      	mov	r6, r0
 80042e4:	460c      	mov	r4, r1
 80042e6:	b125      	cbz	r5, 80042f2 <__swsetup_r+0x16>
 80042e8:	69ab      	ldr	r3, [r5, #24]
 80042ea:	b913      	cbnz	r3, 80042f2 <__swsetup_r+0x16>
 80042ec:	4628      	mov	r0, r5
 80042ee:	f000 f98f 	bl	8004610 <__sinit>
 80042f2:	4b2e      	ldr	r3, [pc, #184]	; (80043ac <__swsetup_r+0xd0>)
 80042f4:	429c      	cmp	r4, r3
 80042f6:	d10f      	bne.n	8004318 <__swsetup_r+0x3c>
 80042f8:	686c      	ldr	r4, [r5, #4]
 80042fa:	89a3      	ldrh	r3, [r4, #12]
 80042fc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004300:	0719      	lsls	r1, r3, #28
 8004302:	d42c      	bmi.n	800435e <__swsetup_r+0x82>
 8004304:	06dd      	lsls	r5, r3, #27
 8004306:	d411      	bmi.n	800432c <__swsetup_r+0x50>
 8004308:	2309      	movs	r3, #9
 800430a:	6033      	str	r3, [r6, #0]
 800430c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8004310:	81a3      	strh	r3, [r4, #12]
 8004312:	f04f 30ff 	mov.w	r0, #4294967295
 8004316:	e03e      	b.n	8004396 <__swsetup_r+0xba>
 8004318:	4b25      	ldr	r3, [pc, #148]	; (80043b0 <__swsetup_r+0xd4>)
 800431a:	429c      	cmp	r4, r3
 800431c:	d101      	bne.n	8004322 <__swsetup_r+0x46>
 800431e:	68ac      	ldr	r4, [r5, #8]
 8004320:	e7eb      	b.n	80042fa <__swsetup_r+0x1e>
 8004322:	4b24      	ldr	r3, [pc, #144]	; (80043b4 <__swsetup_r+0xd8>)
 8004324:	429c      	cmp	r4, r3
 8004326:	bf08      	it	eq
 8004328:	68ec      	ldreq	r4, [r5, #12]
 800432a:	e7e6      	b.n	80042fa <__swsetup_r+0x1e>
 800432c:	0758      	lsls	r0, r3, #29
 800432e:	d512      	bpl.n	8004356 <__swsetup_r+0x7a>
 8004330:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004332:	b141      	cbz	r1, 8004346 <__swsetup_r+0x6a>
 8004334:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004338:	4299      	cmp	r1, r3
 800433a:	d002      	beq.n	8004342 <__swsetup_r+0x66>
 800433c:	4630      	mov	r0, r6
 800433e:	f000 fac9 	bl	80048d4 <_free_r>
 8004342:	2300      	movs	r3, #0
 8004344:	6363      	str	r3, [r4, #52]	; 0x34
 8004346:	89a3      	ldrh	r3, [r4, #12]
 8004348:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800434c:	81a3      	strh	r3, [r4, #12]
 800434e:	2300      	movs	r3, #0
 8004350:	6063      	str	r3, [r4, #4]
 8004352:	6923      	ldr	r3, [r4, #16]
 8004354:	6023      	str	r3, [r4, #0]
 8004356:	89a3      	ldrh	r3, [r4, #12]
 8004358:	f043 0308 	orr.w	r3, r3, #8
 800435c:	81a3      	strh	r3, [r4, #12]
 800435e:	6923      	ldr	r3, [r4, #16]
 8004360:	b94b      	cbnz	r3, 8004376 <__swsetup_r+0x9a>
 8004362:	89a3      	ldrh	r3, [r4, #12]
 8004364:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8004368:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800436c:	d003      	beq.n	8004376 <__swsetup_r+0x9a>
 800436e:	4621      	mov	r1, r4
 8004370:	4630      	mov	r0, r6
 8004372:	f000 fa6f 	bl	8004854 <__smakebuf_r>
 8004376:	89a0      	ldrh	r0, [r4, #12]
 8004378:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800437c:	f010 0301 	ands.w	r3, r0, #1
 8004380:	d00a      	beq.n	8004398 <__swsetup_r+0xbc>
 8004382:	2300      	movs	r3, #0
 8004384:	60a3      	str	r3, [r4, #8]
 8004386:	6963      	ldr	r3, [r4, #20]
 8004388:	425b      	negs	r3, r3
 800438a:	61a3      	str	r3, [r4, #24]
 800438c:	6923      	ldr	r3, [r4, #16]
 800438e:	b943      	cbnz	r3, 80043a2 <__swsetup_r+0xc6>
 8004390:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8004394:	d1ba      	bne.n	800430c <__swsetup_r+0x30>
 8004396:	bd70      	pop	{r4, r5, r6, pc}
 8004398:	0781      	lsls	r1, r0, #30
 800439a:	bf58      	it	pl
 800439c:	6963      	ldrpl	r3, [r4, #20]
 800439e:	60a3      	str	r3, [r4, #8]
 80043a0:	e7f4      	b.n	800438c <__swsetup_r+0xb0>
 80043a2:	2000      	movs	r0, #0
 80043a4:	e7f7      	b.n	8004396 <__swsetup_r+0xba>
 80043a6:	bf00      	nop
 80043a8:	200000d4 	.word	0x200000d4
 80043ac:	080054c8 	.word	0x080054c8
 80043b0:	080054e8 	.word	0x080054e8
 80043b4:	080054a8 	.word	0x080054a8

080043b8 <__sflush_r>:
 80043b8:	898a      	ldrh	r2, [r1, #12]
 80043ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80043be:	4605      	mov	r5, r0
 80043c0:	0710      	lsls	r0, r2, #28
 80043c2:	460c      	mov	r4, r1
 80043c4:	d458      	bmi.n	8004478 <__sflush_r+0xc0>
 80043c6:	684b      	ldr	r3, [r1, #4]
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	dc05      	bgt.n	80043d8 <__sflush_r+0x20>
 80043cc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	dc02      	bgt.n	80043d8 <__sflush_r+0x20>
 80043d2:	2000      	movs	r0, #0
 80043d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80043d8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80043da:	2e00      	cmp	r6, #0
 80043dc:	d0f9      	beq.n	80043d2 <__sflush_r+0x1a>
 80043de:	2300      	movs	r3, #0
 80043e0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80043e4:	682f      	ldr	r7, [r5, #0]
 80043e6:	602b      	str	r3, [r5, #0]
 80043e8:	d032      	beq.n	8004450 <__sflush_r+0x98>
 80043ea:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80043ec:	89a3      	ldrh	r3, [r4, #12]
 80043ee:	075a      	lsls	r2, r3, #29
 80043f0:	d505      	bpl.n	80043fe <__sflush_r+0x46>
 80043f2:	6863      	ldr	r3, [r4, #4]
 80043f4:	1ac0      	subs	r0, r0, r3
 80043f6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80043f8:	b10b      	cbz	r3, 80043fe <__sflush_r+0x46>
 80043fa:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80043fc:	1ac0      	subs	r0, r0, r3
 80043fe:	2300      	movs	r3, #0
 8004400:	4602      	mov	r2, r0
 8004402:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004404:	6a21      	ldr	r1, [r4, #32]
 8004406:	4628      	mov	r0, r5
 8004408:	47b0      	blx	r6
 800440a:	1c43      	adds	r3, r0, #1
 800440c:	89a3      	ldrh	r3, [r4, #12]
 800440e:	d106      	bne.n	800441e <__sflush_r+0x66>
 8004410:	6829      	ldr	r1, [r5, #0]
 8004412:	291d      	cmp	r1, #29
 8004414:	d82c      	bhi.n	8004470 <__sflush_r+0xb8>
 8004416:	4a2a      	ldr	r2, [pc, #168]	; (80044c0 <__sflush_r+0x108>)
 8004418:	40ca      	lsrs	r2, r1
 800441a:	07d6      	lsls	r6, r2, #31
 800441c:	d528      	bpl.n	8004470 <__sflush_r+0xb8>
 800441e:	2200      	movs	r2, #0
 8004420:	6062      	str	r2, [r4, #4]
 8004422:	04d9      	lsls	r1, r3, #19
 8004424:	6922      	ldr	r2, [r4, #16]
 8004426:	6022      	str	r2, [r4, #0]
 8004428:	d504      	bpl.n	8004434 <__sflush_r+0x7c>
 800442a:	1c42      	adds	r2, r0, #1
 800442c:	d101      	bne.n	8004432 <__sflush_r+0x7a>
 800442e:	682b      	ldr	r3, [r5, #0]
 8004430:	b903      	cbnz	r3, 8004434 <__sflush_r+0x7c>
 8004432:	6560      	str	r0, [r4, #84]	; 0x54
 8004434:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004436:	602f      	str	r7, [r5, #0]
 8004438:	2900      	cmp	r1, #0
 800443a:	d0ca      	beq.n	80043d2 <__sflush_r+0x1a>
 800443c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004440:	4299      	cmp	r1, r3
 8004442:	d002      	beq.n	800444a <__sflush_r+0x92>
 8004444:	4628      	mov	r0, r5
 8004446:	f000 fa45 	bl	80048d4 <_free_r>
 800444a:	2000      	movs	r0, #0
 800444c:	6360      	str	r0, [r4, #52]	; 0x34
 800444e:	e7c1      	b.n	80043d4 <__sflush_r+0x1c>
 8004450:	6a21      	ldr	r1, [r4, #32]
 8004452:	2301      	movs	r3, #1
 8004454:	4628      	mov	r0, r5
 8004456:	47b0      	blx	r6
 8004458:	1c41      	adds	r1, r0, #1
 800445a:	d1c7      	bne.n	80043ec <__sflush_r+0x34>
 800445c:	682b      	ldr	r3, [r5, #0]
 800445e:	2b00      	cmp	r3, #0
 8004460:	d0c4      	beq.n	80043ec <__sflush_r+0x34>
 8004462:	2b1d      	cmp	r3, #29
 8004464:	d001      	beq.n	800446a <__sflush_r+0xb2>
 8004466:	2b16      	cmp	r3, #22
 8004468:	d101      	bne.n	800446e <__sflush_r+0xb6>
 800446a:	602f      	str	r7, [r5, #0]
 800446c:	e7b1      	b.n	80043d2 <__sflush_r+0x1a>
 800446e:	89a3      	ldrh	r3, [r4, #12]
 8004470:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004474:	81a3      	strh	r3, [r4, #12]
 8004476:	e7ad      	b.n	80043d4 <__sflush_r+0x1c>
 8004478:	690f      	ldr	r7, [r1, #16]
 800447a:	2f00      	cmp	r7, #0
 800447c:	d0a9      	beq.n	80043d2 <__sflush_r+0x1a>
 800447e:	0793      	lsls	r3, r2, #30
 8004480:	680e      	ldr	r6, [r1, #0]
 8004482:	bf08      	it	eq
 8004484:	694b      	ldreq	r3, [r1, #20]
 8004486:	600f      	str	r7, [r1, #0]
 8004488:	bf18      	it	ne
 800448a:	2300      	movne	r3, #0
 800448c:	eba6 0807 	sub.w	r8, r6, r7
 8004490:	608b      	str	r3, [r1, #8]
 8004492:	f1b8 0f00 	cmp.w	r8, #0
 8004496:	dd9c      	ble.n	80043d2 <__sflush_r+0x1a>
 8004498:	6a21      	ldr	r1, [r4, #32]
 800449a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800449c:	4643      	mov	r3, r8
 800449e:	463a      	mov	r2, r7
 80044a0:	4628      	mov	r0, r5
 80044a2:	47b0      	blx	r6
 80044a4:	2800      	cmp	r0, #0
 80044a6:	dc06      	bgt.n	80044b6 <__sflush_r+0xfe>
 80044a8:	89a3      	ldrh	r3, [r4, #12]
 80044aa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80044ae:	81a3      	strh	r3, [r4, #12]
 80044b0:	f04f 30ff 	mov.w	r0, #4294967295
 80044b4:	e78e      	b.n	80043d4 <__sflush_r+0x1c>
 80044b6:	4407      	add	r7, r0
 80044b8:	eba8 0800 	sub.w	r8, r8, r0
 80044bc:	e7e9      	b.n	8004492 <__sflush_r+0xda>
 80044be:	bf00      	nop
 80044c0:	20400001 	.word	0x20400001

080044c4 <_fflush_r>:
 80044c4:	b538      	push	{r3, r4, r5, lr}
 80044c6:	690b      	ldr	r3, [r1, #16]
 80044c8:	4605      	mov	r5, r0
 80044ca:	460c      	mov	r4, r1
 80044cc:	b913      	cbnz	r3, 80044d4 <_fflush_r+0x10>
 80044ce:	2500      	movs	r5, #0
 80044d0:	4628      	mov	r0, r5
 80044d2:	bd38      	pop	{r3, r4, r5, pc}
 80044d4:	b118      	cbz	r0, 80044de <_fflush_r+0x1a>
 80044d6:	6983      	ldr	r3, [r0, #24]
 80044d8:	b90b      	cbnz	r3, 80044de <_fflush_r+0x1a>
 80044da:	f000 f899 	bl	8004610 <__sinit>
 80044de:	4b14      	ldr	r3, [pc, #80]	; (8004530 <_fflush_r+0x6c>)
 80044e0:	429c      	cmp	r4, r3
 80044e2:	d11b      	bne.n	800451c <_fflush_r+0x58>
 80044e4:	686c      	ldr	r4, [r5, #4]
 80044e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d0ef      	beq.n	80044ce <_fflush_r+0xa>
 80044ee:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80044f0:	07d0      	lsls	r0, r2, #31
 80044f2:	d404      	bmi.n	80044fe <_fflush_r+0x3a>
 80044f4:	0599      	lsls	r1, r3, #22
 80044f6:	d402      	bmi.n	80044fe <_fflush_r+0x3a>
 80044f8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80044fa:	f000 f984 	bl	8004806 <__retarget_lock_acquire_recursive>
 80044fe:	4628      	mov	r0, r5
 8004500:	4621      	mov	r1, r4
 8004502:	f7ff ff59 	bl	80043b8 <__sflush_r>
 8004506:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004508:	07da      	lsls	r2, r3, #31
 800450a:	4605      	mov	r5, r0
 800450c:	d4e0      	bmi.n	80044d0 <_fflush_r+0xc>
 800450e:	89a3      	ldrh	r3, [r4, #12]
 8004510:	059b      	lsls	r3, r3, #22
 8004512:	d4dd      	bmi.n	80044d0 <_fflush_r+0xc>
 8004514:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004516:	f000 f977 	bl	8004808 <__retarget_lock_release_recursive>
 800451a:	e7d9      	b.n	80044d0 <_fflush_r+0xc>
 800451c:	4b05      	ldr	r3, [pc, #20]	; (8004534 <_fflush_r+0x70>)
 800451e:	429c      	cmp	r4, r3
 8004520:	d101      	bne.n	8004526 <_fflush_r+0x62>
 8004522:	68ac      	ldr	r4, [r5, #8]
 8004524:	e7df      	b.n	80044e6 <_fflush_r+0x22>
 8004526:	4b04      	ldr	r3, [pc, #16]	; (8004538 <_fflush_r+0x74>)
 8004528:	429c      	cmp	r4, r3
 800452a:	bf08      	it	eq
 800452c:	68ec      	ldreq	r4, [r5, #12]
 800452e:	e7da      	b.n	80044e6 <_fflush_r+0x22>
 8004530:	080054c8 	.word	0x080054c8
 8004534:	080054e8 	.word	0x080054e8
 8004538:	080054a8 	.word	0x080054a8

0800453c <fflush>:
 800453c:	4601      	mov	r1, r0
 800453e:	b920      	cbnz	r0, 800454a <fflush+0xe>
 8004540:	4b04      	ldr	r3, [pc, #16]	; (8004554 <fflush+0x18>)
 8004542:	4905      	ldr	r1, [pc, #20]	; (8004558 <fflush+0x1c>)
 8004544:	6818      	ldr	r0, [r3, #0]
 8004546:	f000 b8fe 	b.w	8004746 <_fwalk_reent>
 800454a:	4b04      	ldr	r3, [pc, #16]	; (800455c <fflush+0x20>)
 800454c:	6818      	ldr	r0, [r3, #0]
 800454e:	f7ff bfb9 	b.w	80044c4 <_fflush_r>
 8004552:	bf00      	nop
 8004554:	080054a4 	.word	0x080054a4
 8004558:	080044c5 	.word	0x080044c5
 800455c:	200000d4 	.word	0x200000d4

08004560 <std>:
 8004560:	2300      	movs	r3, #0
 8004562:	b510      	push	{r4, lr}
 8004564:	4604      	mov	r4, r0
 8004566:	e9c0 3300 	strd	r3, r3, [r0]
 800456a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800456e:	6083      	str	r3, [r0, #8]
 8004570:	8181      	strh	r1, [r0, #12]
 8004572:	6643      	str	r3, [r0, #100]	; 0x64
 8004574:	81c2      	strh	r2, [r0, #14]
 8004576:	6183      	str	r3, [r0, #24]
 8004578:	4619      	mov	r1, r3
 800457a:	2208      	movs	r2, #8
 800457c:	305c      	adds	r0, #92	; 0x5c
 800457e:	f7ff fdc5 	bl	800410c <memset>
 8004582:	4b05      	ldr	r3, [pc, #20]	; (8004598 <std+0x38>)
 8004584:	6263      	str	r3, [r4, #36]	; 0x24
 8004586:	4b05      	ldr	r3, [pc, #20]	; (800459c <std+0x3c>)
 8004588:	62a3      	str	r3, [r4, #40]	; 0x28
 800458a:	4b05      	ldr	r3, [pc, #20]	; (80045a0 <std+0x40>)
 800458c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800458e:	4b05      	ldr	r3, [pc, #20]	; (80045a4 <std+0x44>)
 8004590:	6224      	str	r4, [r4, #32]
 8004592:	6323      	str	r3, [r4, #48]	; 0x30
 8004594:	bd10      	pop	{r4, pc}
 8004596:	bf00      	nop
 8004598:	0800507d 	.word	0x0800507d
 800459c:	0800509f 	.word	0x0800509f
 80045a0:	080050d7 	.word	0x080050d7
 80045a4:	080050fb 	.word	0x080050fb

080045a8 <_cleanup_r>:
 80045a8:	4901      	ldr	r1, [pc, #4]	; (80045b0 <_cleanup_r+0x8>)
 80045aa:	f000 b8cc 	b.w	8004746 <_fwalk_reent>
 80045ae:	bf00      	nop
 80045b0:	080044c5 	.word	0x080044c5

080045b4 <__sfmoreglue>:
 80045b4:	b570      	push	{r4, r5, r6, lr}
 80045b6:	1e4a      	subs	r2, r1, #1
 80045b8:	2568      	movs	r5, #104	; 0x68
 80045ba:	4355      	muls	r5, r2
 80045bc:	460e      	mov	r6, r1
 80045be:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80045c2:	f000 f9d7 	bl	8004974 <_malloc_r>
 80045c6:	4604      	mov	r4, r0
 80045c8:	b140      	cbz	r0, 80045dc <__sfmoreglue+0x28>
 80045ca:	2100      	movs	r1, #0
 80045cc:	e9c0 1600 	strd	r1, r6, [r0]
 80045d0:	300c      	adds	r0, #12
 80045d2:	60a0      	str	r0, [r4, #8]
 80045d4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80045d8:	f7ff fd98 	bl	800410c <memset>
 80045dc:	4620      	mov	r0, r4
 80045de:	bd70      	pop	{r4, r5, r6, pc}

080045e0 <__sfp_lock_acquire>:
 80045e0:	4801      	ldr	r0, [pc, #4]	; (80045e8 <__sfp_lock_acquire+0x8>)
 80045e2:	f000 b910 	b.w	8004806 <__retarget_lock_acquire_recursive>
 80045e6:	bf00      	nop
 80045e8:	20000298 	.word	0x20000298

080045ec <__sfp_lock_release>:
 80045ec:	4801      	ldr	r0, [pc, #4]	; (80045f4 <__sfp_lock_release+0x8>)
 80045ee:	f000 b90b 	b.w	8004808 <__retarget_lock_release_recursive>
 80045f2:	bf00      	nop
 80045f4:	20000298 	.word	0x20000298

080045f8 <__sinit_lock_acquire>:
 80045f8:	4801      	ldr	r0, [pc, #4]	; (8004600 <__sinit_lock_acquire+0x8>)
 80045fa:	f000 b904 	b.w	8004806 <__retarget_lock_acquire_recursive>
 80045fe:	bf00      	nop
 8004600:	20000293 	.word	0x20000293

08004604 <__sinit_lock_release>:
 8004604:	4801      	ldr	r0, [pc, #4]	; (800460c <__sinit_lock_release+0x8>)
 8004606:	f000 b8ff 	b.w	8004808 <__retarget_lock_release_recursive>
 800460a:	bf00      	nop
 800460c:	20000293 	.word	0x20000293

08004610 <__sinit>:
 8004610:	b510      	push	{r4, lr}
 8004612:	4604      	mov	r4, r0
 8004614:	f7ff fff0 	bl	80045f8 <__sinit_lock_acquire>
 8004618:	69a3      	ldr	r3, [r4, #24]
 800461a:	b11b      	cbz	r3, 8004624 <__sinit+0x14>
 800461c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004620:	f7ff bff0 	b.w	8004604 <__sinit_lock_release>
 8004624:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8004628:	6523      	str	r3, [r4, #80]	; 0x50
 800462a:	4b13      	ldr	r3, [pc, #76]	; (8004678 <__sinit+0x68>)
 800462c:	4a13      	ldr	r2, [pc, #76]	; (800467c <__sinit+0x6c>)
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	62a2      	str	r2, [r4, #40]	; 0x28
 8004632:	42a3      	cmp	r3, r4
 8004634:	bf04      	itt	eq
 8004636:	2301      	moveq	r3, #1
 8004638:	61a3      	streq	r3, [r4, #24]
 800463a:	4620      	mov	r0, r4
 800463c:	f000 f820 	bl	8004680 <__sfp>
 8004640:	6060      	str	r0, [r4, #4]
 8004642:	4620      	mov	r0, r4
 8004644:	f000 f81c 	bl	8004680 <__sfp>
 8004648:	60a0      	str	r0, [r4, #8]
 800464a:	4620      	mov	r0, r4
 800464c:	f000 f818 	bl	8004680 <__sfp>
 8004650:	2200      	movs	r2, #0
 8004652:	60e0      	str	r0, [r4, #12]
 8004654:	2104      	movs	r1, #4
 8004656:	6860      	ldr	r0, [r4, #4]
 8004658:	f7ff ff82 	bl	8004560 <std>
 800465c:	68a0      	ldr	r0, [r4, #8]
 800465e:	2201      	movs	r2, #1
 8004660:	2109      	movs	r1, #9
 8004662:	f7ff ff7d 	bl	8004560 <std>
 8004666:	68e0      	ldr	r0, [r4, #12]
 8004668:	2202      	movs	r2, #2
 800466a:	2112      	movs	r1, #18
 800466c:	f7ff ff78 	bl	8004560 <std>
 8004670:	2301      	movs	r3, #1
 8004672:	61a3      	str	r3, [r4, #24]
 8004674:	e7d2      	b.n	800461c <__sinit+0xc>
 8004676:	bf00      	nop
 8004678:	080054a4 	.word	0x080054a4
 800467c:	080045a9 	.word	0x080045a9

08004680 <__sfp>:
 8004680:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004682:	4607      	mov	r7, r0
 8004684:	f7ff ffac 	bl	80045e0 <__sfp_lock_acquire>
 8004688:	4b1e      	ldr	r3, [pc, #120]	; (8004704 <__sfp+0x84>)
 800468a:	681e      	ldr	r6, [r3, #0]
 800468c:	69b3      	ldr	r3, [r6, #24]
 800468e:	b913      	cbnz	r3, 8004696 <__sfp+0x16>
 8004690:	4630      	mov	r0, r6
 8004692:	f7ff ffbd 	bl	8004610 <__sinit>
 8004696:	3648      	adds	r6, #72	; 0x48
 8004698:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800469c:	3b01      	subs	r3, #1
 800469e:	d503      	bpl.n	80046a8 <__sfp+0x28>
 80046a0:	6833      	ldr	r3, [r6, #0]
 80046a2:	b30b      	cbz	r3, 80046e8 <__sfp+0x68>
 80046a4:	6836      	ldr	r6, [r6, #0]
 80046a6:	e7f7      	b.n	8004698 <__sfp+0x18>
 80046a8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80046ac:	b9d5      	cbnz	r5, 80046e4 <__sfp+0x64>
 80046ae:	4b16      	ldr	r3, [pc, #88]	; (8004708 <__sfp+0x88>)
 80046b0:	60e3      	str	r3, [r4, #12]
 80046b2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80046b6:	6665      	str	r5, [r4, #100]	; 0x64
 80046b8:	f000 f8a4 	bl	8004804 <__retarget_lock_init_recursive>
 80046bc:	f7ff ff96 	bl	80045ec <__sfp_lock_release>
 80046c0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80046c4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80046c8:	6025      	str	r5, [r4, #0]
 80046ca:	61a5      	str	r5, [r4, #24]
 80046cc:	2208      	movs	r2, #8
 80046ce:	4629      	mov	r1, r5
 80046d0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80046d4:	f7ff fd1a 	bl	800410c <memset>
 80046d8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80046dc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80046e0:	4620      	mov	r0, r4
 80046e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80046e4:	3468      	adds	r4, #104	; 0x68
 80046e6:	e7d9      	b.n	800469c <__sfp+0x1c>
 80046e8:	2104      	movs	r1, #4
 80046ea:	4638      	mov	r0, r7
 80046ec:	f7ff ff62 	bl	80045b4 <__sfmoreglue>
 80046f0:	4604      	mov	r4, r0
 80046f2:	6030      	str	r0, [r6, #0]
 80046f4:	2800      	cmp	r0, #0
 80046f6:	d1d5      	bne.n	80046a4 <__sfp+0x24>
 80046f8:	f7ff ff78 	bl	80045ec <__sfp_lock_release>
 80046fc:	230c      	movs	r3, #12
 80046fe:	603b      	str	r3, [r7, #0]
 8004700:	e7ee      	b.n	80046e0 <__sfp+0x60>
 8004702:	bf00      	nop
 8004704:	080054a4 	.word	0x080054a4
 8004708:	ffff0001 	.word	0xffff0001

0800470c <_fwalk>:
 800470c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004710:	460f      	mov	r7, r1
 8004712:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8004716:	2600      	movs	r6, #0
 8004718:	e9d4 8501 	ldrd	r8, r5, [r4, #4]
 800471c:	f1b8 0801 	subs.w	r8, r8, #1
 8004720:	d505      	bpl.n	800472e <_fwalk+0x22>
 8004722:	6824      	ldr	r4, [r4, #0]
 8004724:	2c00      	cmp	r4, #0
 8004726:	d1f7      	bne.n	8004718 <_fwalk+0xc>
 8004728:	4630      	mov	r0, r6
 800472a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800472e:	89ab      	ldrh	r3, [r5, #12]
 8004730:	2b01      	cmp	r3, #1
 8004732:	d906      	bls.n	8004742 <_fwalk+0x36>
 8004734:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004738:	3301      	adds	r3, #1
 800473a:	d002      	beq.n	8004742 <_fwalk+0x36>
 800473c:	4628      	mov	r0, r5
 800473e:	47b8      	blx	r7
 8004740:	4306      	orrs	r6, r0
 8004742:	3568      	adds	r5, #104	; 0x68
 8004744:	e7ea      	b.n	800471c <_fwalk+0x10>

08004746 <_fwalk_reent>:
 8004746:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800474a:	4606      	mov	r6, r0
 800474c:	4688      	mov	r8, r1
 800474e:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8004752:	2700      	movs	r7, #0
 8004754:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004758:	f1b9 0901 	subs.w	r9, r9, #1
 800475c:	d505      	bpl.n	800476a <_fwalk_reent+0x24>
 800475e:	6824      	ldr	r4, [r4, #0]
 8004760:	2c00      	cmp	r4, #0
 8004762:	d1f7      	bne.n	8004754 <_fwalk_reent+0xe>
 8004764:	4638      	mov	r0, r7
 8004766:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800476a:	89ab      	ldrh	r3, [r5, #12]
 800476c:	2b01      	cmp	r3, #1
 800476e:	d907      	bls.n	8004780 <_fwalk_reent+0x3a>
 8004770:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004774:	3301      	adds	r3, #1
 8004776:	d003      	beq.n	8004780 <_fwalk_reent+0x3a>
 8004778:	4629      	mov	r1, r5
 800477a:	4630      	mov	r0, r6
 800477c:	47c0      	blx	r8
 800477e:	4307      	orrs	r7, r0
 8004780:	3568      	adds	r5, #104	; 0x68
 8004782:	e7e9      	b.n	8004758 <_fwalk_reent+0x12>

08004784 <_getc_r>:
 8004784:	b538      	push	{r3, r4, r5, lr}
 8004786:	460c      	mov	r4, r1
 8004788:	4605      	mov	r5, r0
 800478a:	b118      	cbz	r0, 8004794 <_getc_r+0x10>
 800478c:	6983      	ldr	r3, [r0, #24]
 800478e:	b90b      	cbnz	r3, 8004794 <_getc_r+0x10>
 8004790:	f7ff ff3e 	bl	8004610 <__sinit>
 8004794:	4b18      	ldr	r3, [pc, #96]	; (80047f8 <_getc_r+0x74>)
 8004796:	429c      	cmp	r4, r3
 8004798:	d11e      	bne.n	80047d8 <_getc_r+0x54>
 800479a:	686c      	ldr	r4, [r5, #4]
 800479c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800479e:	07d8      	lsls	r0, r3, #31
 80047a0:	d405      	bmi.n	80047ae <_getc_r+0x2a>
 80047a2:	89a3      	ldrh	r3, [r4, #12]
 80047a4:	0599      	lsls	r1, r3, #22
 80047a6:	d402      	bmi.n	80047ae <_getc_r+0x2a>
 80047a8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80047aa:	f000 f82c 	bl	8004806 <__retarget_lock_acquire_recursive>
 80047ae:	6863      	ldr	r3, [r4, #4]
 80047b0:	3b01      	subs	r3, #1
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	6063      	str	r3, [r4, #4]
 80047b6:	da19      	bge.n	80047ec <_getc_r+0x68>
 80047b8:	4628      	mov	r0, r5
 80047ba:	4621      	mov	r1, r4
 80047bc:	f000 fc22 	bl	8005004 <__srget_r>
 80047c0:	4605      	mov	r5, r0
 80047c2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80047c4:	07da      	lsls	r2, r3, #31
 80047c6:	d405      	bmi.n	80047d4 <_getc_r+0x50>
 80047c8:	89a3      	ldrh	r3, [r4, #12]
 80047ca:	059b      	lsls	r3, r3, #22
 80047cc:	d402      	bmi.n	80047d4 <_getc_r+0x50>
 80047ce:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80047d0:	f000 f81a 	bl	8004808 <__retarget_lock_release_recursive>
 80047d4:	4628      	mov	r0, r5
 80047d6:	bd38      	pop	{r3, r4, r5, pc}
 80047d8:	4b08      	ldr	r3, [pc, #32]	; (80047fc <_getc_r+0x78>)
 80047da:	429c      	cmp	r4, r3
 80047dc:	d101      	bne.n	80047e2 <_getc_r+0x5e>
 80047de:	68ac      	ldr	r4, [r5, #8]
 80047e0:	e7dc      	b.n	800479c <_getc_r+0x18>
 80047e2:	4b07      	ldr	r3, [pc, #28]	; (8004800 <_getc_r+0x7c>)
 80047e4:	429c      	cmp	r4, r3
 80047e6:	bf08      	it	eq
 80047e8:	68ec      	ldreq	r4, [r5, #12]
 80047ea:	e7d7      	b.n	800479c <_getc_r+0x18>
 80047ec:	6823      	ldr	r3, [r4, #0]
 80047ee:	1c5a      	adds	r2, r3, #1
 80047f0:	6022      	str	r2, [r4, #0]
 80047f2:	781d      	ldrb	r5, [r3, #0]
 80047f4:	e7e5      	b.n	80047c2 <_getc_r+0x3e>
 80047f6:	bf00      	nop
 80047f8:	080054c8 	.word	0x080054c8
 80047fc:	080054e8 	.word	0x080054e8
 8004800:	080054a8 	.word	0x080054a8

08004804 <__retarget_lock_init_recursive>:
 8004804:	4770      	bx	lr

08004806 <__retarget_lock_acquire_recursive>:
 8004806:	4770      	bx	lr

08004808 <__retarget_lock_release_recursive>:
 8004808:	4770      	bx	lr

0800480a <__swhatbuf_r>:
 800480a:	b570      	push	{r4, r5, r6, lr}
 800480c:	460e      	mov	r6, r1
 800480e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004812:	2900      	cmp	r1, #0
 8004814:	b096      	sub	sp, #88	; 0x58
 8004816:	4614      	mov	r4, r2
 8004818:	461d      	mov	r5, r3
 800481a:	da07      	bge.n	800482c <__swhatbuf_r+0x22>
 800481c:	2300      	movs	r3, #0
 800481e:	602b      	str	r3, [r5, #0]
 8004820:	89b3      	ldrh	r3, [r6, #12]
 8004822:	061a      	lsls	r2, r3, #24
 8004824:	d410      	bmi.n	8004848 <__swhatbuf_r+0x3e>
 8004826:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800482a:	e00e      	b.n	800484a <__swhatbuf_r+0x40>
 800482c:	466a      	mov	r2, sp
 800482e:	f000 fc8b 	bl	8005148 <_fstat_r>
 8004832:	2800      	cmp	r0, #0
 8004834:	dbf2      	blt.n	800481c <__swhatbuf_r+0x12>
 8004836:	9a01      	ldr	r2, [sp, #4]
 8004838:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800483c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8004840:	425a      	negs	r2, r3
 8004842:	415a      	adcs	r2, r3
 8004844:	602a      	str	r2, [r5, #0]
 8004846:	e7ee      	b.n	8004826 <__swhatbuf_r+0x1c>
 8004848:	2340      	movs	r3, #64	; 0x40
 800484a:	2000      	movs	r0, #0
 800484c:	6023      	str	r3, [r4, #0]
 800484e:	b016      	add	sp, #88	; 0x58
 8004850:	bd70      	pop	{r4, r5, r6, pc}
	...

08004854 <__smakebuf_r>:
 8004854:	898b      	ldrh	r3, [r1, #12]
 8004856:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004858:	079d      	lsls	r5, r3, #30
 800485a:	4606      	mov	r6, r0
 800485c:	460c      	mov	r4, r1
 800485e:	d507      	bpl.n	8004870 <__smakebuf_r+0x1c>
 8004860:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8004864:	6023      	str	r3, [r4, #0]
 8004866:	6123      	str	r3, [r4, #16]
 8004868:	2301      	movs	r3, #1
 800486a:	6163      	str	r3, [r4, #20]
 800486c:	b002      	add	sp, #8
 800486e:	bd70      	pop	{r4, r5, r6, pc}
 8004870:	ab01      	add	r3, sp, #4
 8004872:	466a      	mov	r2, sp
 8004874:	f7ff ffc9 	bl	800480a <__swhatbuf_r>
 8004878:	9900      	ldr	r1, [sp, #0]
 800487a:	4605      	mov	r5, r0
 800487c:	4630      	mov	r0, r6
 800487e:	f000 f879 	bl	8004974 <_malloc_r>
 8004882:	b948      	cbnz	r0, 8004898 <__smakebuf_r+0x44>
 8004884:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004888:	059a      	lsls	r2, r3, #22
 800488a:	d4ef      	bmi.n	800486c <__smakebuf_r+0x18>
 800488c:	f023 0303 	bic.w	r3, r3, #3
 8004890:	f043 0302 	orr.w	r3, r3, #2
 8004894:	81a3      	strh	r3, [r4, #12]
 8004896:	e7e3      	b.n	8004860 <__smakebuf_r+0xc>
 8004898:	4b0d      	ldr	r3, [pc, #52]	; (80048d0 <__smakebuf_r+0x7c>)
 800489a:	62b3      	str	r3, [r6, #40]	; 0x28
 800489c:	89a3      	ldrh	r3, [r4, #12]
 800489e:	6020      	str	r0, [r4, #0]
 80048a0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80048a4:	81a3      	strh	r3, [r4, #12]
 80048a6:	9b00      	ldr	r3, [sp, #0]
 80048a8:	6163      	str	r3, [r4, #20]
 80048aa:	9b01      	ldr	r3, [sp, #4]
 80048ac:	6120      	str	r0, [r4, #16]
 80048ae:	b15b      	cbz	r3, 80048c8 <__smakebuf_r+0x74>
 80048b0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80048b4:	4630      	mov	r0, r6
 80048b6:	f000 fc59 	bl	800516c <_isatty_r>
 80048ba:	b128      	cbz	r0, 80048c8 <__smakebuf_r+0x74>
 80048bc:	89a3      	ldrh	r3, [r4, #12]
 80048be:	f023 0303 	bic.w	r3, r3, #3
 80048c2:	f043 0301 	orr.w	r3, r3, #1
 80048c6:	81a3      	strh	r3, [r4, #12]
 80048c8:	89a0      	ldrh	r0, [r4, #12]
 80048ca:	4305      	orrs	r5, r0
 80048cc:	81a5      	strh	r5, [r4, #12]
 80048ce:	e7cd      	b.n	800486c <__smakebuf_r+0x18>
 80048d0:	080045a9 	.word	0x080045a9

080048d4 <_free_r>:
 80048d4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80048d6:	2900      	cmp	r1, #0
 80048d8:	d048      	beq.n	800496c <_free_r+0x98>
 80048da:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80048de:	9001      	str	r0, [sp, #4]
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	f1a1 0404 	sub.w	r4, r1, #4
 80048e6:	bfb8      	it	lt
 80048e8:	18e4      	addlt	r4, r4, r3
 80048ea:	f000 fc61 	bl	80051b0 <__malloc_lock>
 80048ee:	4a20      	ldr	r2, [pc, #128]	; (8004970 <_free_r+0x9c>)
 80048f0:	9801      	ldr	r0, [sp, #4]
 80048f2:	6813      	ldr	r3, [r2, #0]
 80048f4:	4615      	mov	r5, r2
 80048f6:	b933      	cbnz	r3, 8004906 <_free_r+0x32>
 80048f8:	6063      	str	r3, [r4, #4]
 80048fa:	6014      	str	r4, [r2, #0]
 80048fc:	b003      	add	sp, #12
 80048fe:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004902:	f000 bc5b 	b.w	80051bc <__malloc_unlock>
 8004906:	42a3      	cmp	r3, r4
 8004908:	d90b      	bls.n	8004922 <_free_r+0x4e>
 800490a:	6821      	ldr	r1, [r4, #0]
 800490c:	1862      	adds	r2, r4, r1
 800490e:	4293      	cmp	r3, r2
 8004910:	bf04      	itt	eq
 8004912:	681a      	ldreq	r2, [r3, #0]
 8004914:	685b      	ldreq	r3, [r3, #4]
 8004916:	6063      	str	r3, [r4, #4]
 8004918:	bf04      	itt	eq
 800491a:	1852      	addeq	r2, r2, r1
 800491c:	6022      	streq	r2, [r4, #0]
 800491e:	602c      	str	r4, [r5, #0]
 8004920:	e7ec      	b.n	80048fc <_free_r+0x28>
 8004922:	461a      	mov	r2, r3
 8004924:	685b      	ldr	r3, [r3, #4]
 8004926:	b10b      	cbz	r3, 800492c <_free_r+0x58>
 8004928:	42a3      	cmp	r3, r4
 800492a:	d9fa      	bls.n	8004922 <_free_r+0x4e>
 800492c:	6811      	ldr	r1, [r2, #0]
 800492e:	1855      	adds	r5, r2, r1
 8004930:	42a5      	cmp	r5, r4
 8004932:	d10b      	bne.n	800494c <_free_r+0x78>
 8004934:	6824      	ldr	r4, [r4, #0]
 8004936:	4421      	add	r1, r4
 8004938:	1854      	adds	r4, r2, r1
 800493a:	42a3      	cmp	r3, r4
 800493c:	6011      	str	r1, [r2, #0]
 800493e:	d1dd      	bne.n	80048fc <_free_r+0x28>
 8004940:	681c      	ldr	r4, [r3, #0]
 8004942:	685b      	ldr	r3, [r3, #4]
 8004944:	6053      	str	r3, [r2, #4]
 8004946:	4421      	add	r1, r4
 8004948:	6011      	str	r1, [r2, #0]
 800494a:	e7d7      	b.n	80048fc <_free_r+0x28>
 800494c:	d902      	bls.n	8004954 <_free_r+0x80>
 800494e:	230c      	movs	r3, #12
 8004950:	6003      	str	r3, [r0, #0]
 8004952:	e7d3      	b.n	80048fc <_free_r+0x28>
 8004954:	6825      	ldr	r5, [r4, #0]
 8004956:	1961      	adds	r1, r4, r5
 8004958:	428b      	cmp	r3, r1
 800495a:	bf04      	itt	eq
 800495c:	6819      	ldreq	r1, [r3, #0]
 800495e:	685b      	ldreq	r3, [r3, #4]
 8004960:	6063      	str	r3, [r4, #4]
 8004962:	bf04      	itt	eq
 8004964:	1949      	addeq	r1, r1, r5
 8004966:	6021      	streq	r1, [r4, #0]
 8004968:	6054      	str	r4, [r2, #4]
 800496a:	e7c7      	b.n	80048fc <_free_r+0x28>
 800496c:	b003      	add	sp, #12
 800496e:	bd30      	pop	{r4, r5, pc}
 8004970:	20000158 	.word	0x20000158

08004974 <_malloc_r>:
 8004974:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004976:	1ccd      	adds	r5, r1, #3
 8004978:	f025 0503 	bic.w	r5, r5, #3
 800497c:	3508      	adds	r5, #8
 800497e:	2d0c      	cmp	r5, #12
 8004980:	bf38      	it	cc
 8004982:	250c      	movcc	r5, #12
 8004984:	2d00      	cmp	r5, #0
 8004986:	4606      	mov	r6, r0
 8004988:	db01      	blt.n	800498e <_malloc_r+0x1a>
 800498a:	42a9      	cmp	r1, r5
 800498c:	d903      	bls.n	8004996 <_malloc_r+0x22>
 800498e:	230c      	movs	r3, #12
 8004990:	6033      	str	r3, [r6, #0]
 8004992:	2000      	movs	r0, #0
 8004994:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004996:	f000 fc0b 	bl	80051b0 <__malloc_lock>
 800499a:	4921      	ldr	r1, [pc, #132]	; (8004a20 <_malloc_r+0xac>)
 800499c:	680a      	ldr	r2, [r1, #0]
 800499e:	4614      	mov	r4, r2
 80049a0:	b99c      	cbnz	r4, 80049ca <_malloc_r+0x56>
 80049a2:	4f20      	ldr	r7, [pc, #128]	; (8004a24 <_malloc_r+0xb0>)
 80049a4:	683b      	ldr	r3, [r7, #0]
 80049a6:	b923      	cbnz	r3, 80049b2 <_malloc_r+0x3e>
 80049a8:	4621      	mov	r1, r4
 80049aa:	4630      	mov	r0, r6
 80049ac:	f000 fb56 	bl	800505c <_sbrk_r>
 80049b0:	6038      	str	r0, [r7, #0]
 80049b2:	4629      	mov	r1, r5
 80049b4:	4630      	mov	r0, r6
 80049b6:	f000 fb51 	bl	800505c <_sbrk_r>
 80049ba:	1c43      	adds	r3, r0, #1
 80049bc:	d123      	bne.n	8004a06 <_malloc_r+0x92>
 80049be:	230c      	movs	r3, #12
 80049c0:	6033      	str	r3, [r6, #0]
 80049c2:	4630      	mov	r0, r6
 80049c4:	f000 fbfa 	bl	80051bc <__malloc_unlock>
 80049c8:	e7e3      	b.n	8004992 <_malloc_r+0x1e>
 80049ca:	6823      	ldr	r3, [r4, #0]
 80049cc:	1b5b      	subs	r3, r3, r5
 80049ce:	d417      	bmi.n	8004a00 <_malloc_r+0x8c>
 80049d0:	2b0b      	cmp	r3, #11
 80049d2:	d903      	bls.n	80049dc <_malloc_r+0x68>
 80049d4:	6023      	str	r3, [r4, #0]
 80049d6:	441c      	add	r4, r3
 80049d8:	6025      	str	r5, [r4, #0]
 80049da:	e004      	b.n	80049e6 <_malloc_r+0x72>
 80049dc:	6863      	ldr	r3, [r4, #4]
 80049de:	42a2      	cmp	r2, r4
 80049e0:	bf0c      	ite	eq
 80049e2:	600b      	streq	r3, [r1, #0]
 80049e4:	6053      	strne	r3, [r2, #4]
 80049e6:	4630      	mov	r0, r6
 80049e8:	f000 fbe8 	bl	80051bc <__malloc_unlock>
 80049ec:	f104 000b 	add.w	r0, r4, #11
 80049f0:	1d23      	adds	r3, r4, #4
 80049f2:	f020 0007 	bic.w	r0, r0, #7
 80049f6:	1ac2      	subs	r2, r0, r3
 80049f8:	d0cc      	beq.n	8004994 <_malloc_r+0x20>
 80049fa:	1a1b      	subs	r3, r3, r0
 80049fc:	50a3      	str	r3, [r4, r2]
 80049fe:	e7c9      	b.n	8004994 <_malloc_r+0x20>
 8004a00:	4622      	mov	r2, r4
 8004a02:	6864      	ldr	r4, [r4, #4]
 8004a04:	e7cc      	b.n	80049a0 <_malloc_r+0x2c>
 8004a06:	1cc4      	adds	r4, r0, #3
 8004a08:	f024 0403 	bic.w	r4, r4, #3
 8004a0c:	42a0      	cmp	r0, r4
 8004a0e:	d0e3      	beq.n	80049d8 <_malloc_r+0x64>
 8004a10:	1a21      	subs	r1, r4, r0
 8004a12:	4630      	mov	r0, r6
 8004a14:	f000 fb22 	bl	800505c <_sbrk_r>
 8004a18:	3001      	adds	r0, #1
 8004a1a:	d1dd      	bne.n	80049d8 <_malloc_r+0x64>
 8004a1c:	e7cf      	b.n	80049be <_malloc_r+0x4a>
 8004a1e:	bf00      	nop
 8004a20:	20000158 	.word	0x20000158
 8004a24:	2000015c 	.word	0x2000015c

08004a28 <__sfputc_r>:
 8004a28:	6893      	ldr	r3, [r2, #8]
 8004a2a:	3b01      	subs	r3, #1
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	b410      	push	{r4}
 8004a30:	6093      	str	r3, [r2, #8]
 8004a32:	da08      	bge.n	8004a46 <__sfputc_r+0x1e>
 8004a34:	6994      	ldr	r4, [r2, #24]
 8004a36:	42a3      	cmp	r3, r4
 8004a38:	db01      	blt.n	8004a3e <__sfputc_r+0x16>
 8004a3a:	290a      	cmp	r1, #10
 8004a3c:	d103      	bne.n	8004a46 <__sfputc_r+0x1e>
 8004a3e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004a42:	f7ff bbf9 	b.w	8004238 <__swbuf_r>
 8004a46:	6813      	ldr	r3, [r2, #0]
 8004a48:	1c58      	adds	r0, r3, #1
 8004a4a:	6010      	str	r0, [r2, #0]
 8004a4c:	7019      	strb	r1, [r3, #0]
 8004a4e:	4608      	mov	r0, r1
 8004a50:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004a54:	4770      	bx	lr

08004a56 <__sfputs_r>:
 8004a56:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a58:	4606      	mov	r6, r0
 8004a5a:	460f      	mov	r7, r1
 8004a5c:	4614      	mov	r4, r2
 8004a5e:	18d5      	adds	r5, r2, r3
 8004a60:	42ac      	cmp	r4, r5
 8004a62:	d101      	bne.n	8004a68 <__sfputs_r+0x12>
 8004a64:	2000      	movs	r0, #0
 8004a66:	e007      	b.n	8004a78 <__sfputs_r+0x22>
 8004a68:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004a6c:	463a      	mov	r2, r7
 8004a6e:	4630      	mov	r0, r6
 8004a70:	f7ff ffda 	bl	8004a28 <__sfputc_r>
 8004a74:	1c43      	adds	r3, r0, #1
 8004a76:	d1f3      	bne.n	8004a60 <__sfputs_r+0xa>
 8004a78:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004a7c <_vfiprintf_r>:
 8004a7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a80:	460d      	mov	r5, r1
 8004a82:	b09d      	sub	sp, #116	; 0x74
 8004a84:	4614      	mov	r4, r2
 8004a86:	4698      	mov	r8, r3
 8004a88:	4606      	mov	r6, r0
 8004a8a:	b118      	cbz	r0, 8004a94 <_vfiprintf_r+0x18>
 8004a8c:	6983      	ldr	r3, [r0, #24]
 8004a8e:	b90b      	cbnz	r3, 8004a94 <_vfiprintf_r+0x18>
 8004a90:	f7ff fdbe 	bl	8004610 <__sinit>
 8004a94:	4b89      	ldr	r3, [pc, #548]	; (8004cbc <_vfiprintf_r+0x240>)
 8004a96:	429d      	cmp	r5, r3
 8004a98:	d11b      	bne.n	8004ad2 <_vfiprintf_r+0x56>
 8004a9a:	6875      	ldr	r5, [r6, #4]
 8004a9c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004a9e:	07d9      	lsls	r1, r3, #31
 8004aa0:	d405      	bmi.n	8004aae <_vfiprintf_r+0x32>
 8004aa2:	89ab      	ldrh	r3, [r5, #12]
 8004aa4:	059a      	lsls	r2, r3, #22
 8004aa6:	d402      	bmi.n	8004aae <_vfiprintf_r+0x32>
 8004aa8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004aaa:	f7ff feac 	bl	8004806 <__retarget_lock_acquire_recursive>
 8004aae:	89ab      	ldrh	r3, [r5, #12]
 8004ab0:	071b      	lsls	r3, r3, #28
 8004ab2:	d501      	bpl.n	8004ab8 <_vfiprintf_r+0x3c>
 8004ab4:	692b      	ldr	r3, [r5, #16]
 8004ab6:	b9eb      	cbnz	r3, 8004af4 <_vfiprintf_r+0x78>
 8004ab8:	4629      	mov	r1, r5
 8004aba:	4630      	mov	r0, r6
 8004abc:	f7ff fc0e 	bl	80042dc <__swsetup_r>
 8004ac0:	b1c0      	cbz	r0, 8004af4 <_vfiprintf_r+0x78>
 8004ac2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004ac4:	07dc      	lsls	r4, r3, #31
 8004ac6:	d50e      	bpl.n	8004ae6 <_vfiprintf_r+0x6a>
 8004ac8:	f04f 30ff 	mov.w	r0, #4294967295
 8004acc:	b01d      	add	sp, #116	; 0x74
 8004ace:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004ad2:	4b7b      	ldr	r3, [pc, #492]	; (8004cc0 <_vfiprintf_r+0x244>)
 8004ad4:	429d      	cmp	r5, r3
 8004ad6:	d101      	bne.n	8004adc <_vfiprintf_r+0x60>
 8004ad8:	68b5      	ldr	r5, [r6, #8]
 8004ada:	e7df      	b.n	8004a9c <_vfiprintf_r+0x20>
 8004adc:	4b79      	ldr	r3, [pc, #484]	; (8004cc4 <_vfiprintf_r+0x248>)
 8004ade:	429d      	cmp	r5, r3
 8004ae0:	bf08      	it	eq
 8004ae2:	68f5      	ldreq	r5, [r6, #12]
 8004ae4:	e7da      	b.n	8004a9c <_vfiprintf_r+0x20>
 8004ae6:	89ab      	ldrh	r3, [r5, #12]
 8004ae8:	0598      	lsls	r0, r3, #22
 8004aea:	d4ed      	bmi.n	8004ac8 <_vfiprintf_r+0x4c>
 8004aec:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004aee:	f7ff fe8b 	bl	8004808 <__retarget_lock_release_recursive>
 8004af2:	e7e9      	b.n	8004ac8 <_vfiprintf_r+0x4c>
 8004af4:	2300      	movs	r3, #0
 8004af6:	9309      	str	r3, [sp, #36]	; 0x24
 8004af8:	2320      	movs	r3, #32
 8004afa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004afe:	f8cd 800c 	str.w	r8, [sp, #12]
 8004b02:	2330      	movs	r3, #48	; 0x30
 8004b04:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8004cc8 <_vfiprintf_r+0x24c>
 8004b08:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004b0c:	f04f 0901 	mov.w	r9, #1
 8004b10:	4623      	mov	r3, r4
 8004b12:	469a      	mov	sl, r3
 8004b14:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004b18:	b10a      	cbz	r2, 8004b1e <_vfiprintf_r+0xa2>
 8004b1a:	2a25      	cmp	r2, #37	; 0x25
 8004b1c:	d1f9      	bne.n	8004b12 <_vfiprintf_r+0x96>
 8004b1e:	ebba 0b04 	subs.w	fp, sl, r4
 8004b22:	d00b      	beq.n	8004b3c <_vfiprintf_r+0xc0>
 8004b24:	465b      	mov	r3, fp
 8004b26:	4622      	mov	r2, r4
 8004b28:	4629      	mov	r1, r5
 8004b2a:	4630      	mov	r0, r6
 8004b2c:	f7ff ff93 	bl	8004a56 <__sfputs_r>
 8004b30:	3001      	adds	r0, #1
 8004b32:	f000 80aa 	beq.w	8004c8a <_vfiprintf_r+0x20e>
 8004b36:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004b38:	445a      	add	r2, fp
 8004b3a:	9209      	str	r2, [sp, #36]	; 0x24
 8004b3c:	f89a 3000 	ldrb.w	r3, [sl]
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	f000 80a2 	beq.w	8004c8a <_vfiprintf_r+0x20e>
 8004b46:	2300      	movs	r3, #0
 8004b48:	f04f 32ff 	mov.w	r2, #4294967295
 8004b4c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004b50:	f10a 0a01 	add.w	sl, sl, #1
 8004b54:	9304      	str	r3, [sp, #16]
 8004b56:	9307      	str	r3, [sp, #28]
 8004b58:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004b5c:	931a      	str	r3, [sp, #104]	; 0x68
 8004b5e:	4654      	mov	r4, sl
 8004b60:	2205      	movs	r2, #5
 8004b62:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004b66:	4858      	ldr	r0, [pc, #352]	; (8004cc8 <_vfiprintf_r+0x24c>)
 8004b68:	f7fb fb3a 	bl	80001e0 <memchr>
 8004b6c:	9a04      	ldr	r2, [sp, #16]
 8004b6e:	b9d8      	cbnz	r0, 8004ba8 <_vfiprintf_r+0x12c>
 8004b70:	06d1      	lsls	r1, r2, #27
 8004b72:	bf44      	itt	mi
 8004b74:	2320      	movmi	r3, #32
 8004b76:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004b7a:	0713      	lsls	r3, r2, #28
 8004b7c:	bf44      	itt	mi
 8004b7e:	232b      	movmi	r3, #43	; 0x2b
 8004b80:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004b84:	f89a 3000 	ldrb.w	r3, [sl]
 8004b88:	2b2a      	cmp	r3, #42	; 0x2a
 8004b8a:	d015      	beq.n	8004bb8 <_vfiprintf_r+0x13c>
 8004b8c:	9a07      	ldr	r2, [sp, #28]
 8004b8e:	4654      	mov	r4, sl
 8004b90:	2000      	movs	r0, #0
 8004b92:	f04f 0c0a 	mov.w	ip, #10
 8004b96:	4621      	mov	r1, r4
 8004b98:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004b9c:	3b30      	subs	r3, #48	; 0x30
 8004b9e:	2b09      	cmp	r3, #9
 8004ba0:	d94e      	bls.n	8004c40 <_vfiprintf_r+0x1c4>
 8004ba2:	b1b0      	cbz	r0, 8004bd2 <_vfiprintf_r+0x156>
 8004ba4:	9207      	str	r2, [sp, #28]
 8004ba6:	e014      	b.n	8004bd2 <_vfiprintf_r+0x156>
 8004ba8:	eba0 0308 	sub.w	r3, r0, r8
 8004bac:	fa09 f303 	lsl.w	r3, r9, r3
 8004bb0:	4313      	orrs	r3, r2
 8004bb2:	9304      	str	r3, [sp, #16]
 8004bb4:	46a2      	mov	sl, r4
 8004bb6:	e7d2      	b.n	8004b5e <_vfiprintf_r+0xe2>
 8004bb8:	9b03      	ldr	r3, [sp, #12]
 8004bba:	1d19      	adds	r1, r3, #4
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	9103      	str	r1, [sp, #12]
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	bfbb      	ittet	lt
 8004bc4:	425b      	neglt	r3, r3
 8004bc6:	f042 0202 	orrlt.w	r2, r2, #2
 8004bca:	9307      	strge	r3, [sp, #28]
 8004bcc:	9307      	strlt	r3, [sp, #28]
 8004bce:	bfb8      	it	lt
 8004bd0:	9204      	strlt	r2, [sp, #16]
 8004bd2:	7823      	ldrb	r3, [r4, #0]
 8004bd4:	2b2e      	cmp	r3, #46	; 0x2e
 8004bd6:	d10c      	bne.n	8004bf2 <_vfiprintf_r+0x176>
 8004bd8:	7863      	ldrb	r3, [r4, #1]
 8004bda:	2b2a      	cmp	r3, #42	; 0x2a
 8004bdc:	d135      	bne.n	8004c4a <_vfiprintf_r+0x1ce>
 8004bde:	9b03      	ldr	r3, [sp, #12]
 8004be0:	1d1a      	adds	r2, r3, #4
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	9203      	str	r2, [sp, #12]
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	bfb8      	it	lt
 8004bea:	f04f 33ff 	movlt.w	r3, #4294967295
 8004bee:	3402      	adds	r4, #2
 8004bf0:	9305      	str	r3, [sp, #20]
 8004bf2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8004cd8 <_vfiprintf_r+0x25c>
 8004bf6:	7821      	ldrb	r1, [r4, #0]
 8004bf8:	2203      	movs	r2, #3
 8004bfa:	4650      	mov	r0, sl
 8004bfc:	f7fb faf0 	bl	80001e0 <memchr>
 8004c00:	b140      	cbz	r0, 8004c14 <_vfiprintf_r+0x198>
 8004c02:	2340      	movs	r3, #64	; 0x40
 8004c04:	eba0 000a 	sub.w	r0, r0, sl
 8004c08:	fa03 f000 	lsl.w	r0, r3, r0
 8004c0c:	9b04      	ldr	r3, [sp, #16]
 8004c0e:	4303      	orrs	r3, r0
 8004c10:	3401      	adds	r4, #1
 8004c12:	9304      	str	r3, [sp, #16]
 8004c14:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004c18:	482c      	ldr	r0, [pc, #176]	; (8004ccc <_vfiprintf_r+0x250>)
 8004c1a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004c1e:	2206      	movs	r2, #6
 8004c20:	f7fb fade 	bl	80001e0 <memchr>
 8004c24:	2800      	cmp	r0, #0
 8004c26:	d03f      	beq.n	8004ca8 <_vfiprintf_r+0x22c>
 8004c28:	4b29      	ldr	r3, [pc, #164]	; (8004cd0 <_vfiprintf_r+0x254>)
 8004c2a:	bb1b      	cbnz	r3, 8004c74 <_vfiprintf_r+0x1f8>
 8004c2c:	9b03      	ldr	r3, [sp, #12]
 8004c2e:	3307      	adds	r3, #7
 8004c30:	f023 0307 	bic.w	r3, r3, #7
 8004c34:	3308      	adds	r3, #8
 8004c36:	9303      	str	r3, [sp, #12]
 8004c38:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004c3a:	443b      	add	r3, r7
 8004c3c:	9309      	str	r3, [sp, #36]	; 0x24
 8004c3e:	e767      	b.n	8004b10 <_vfiprintf_r+0x94>
 8004c40:	fb0c 3202 	mla	r2, ip, r2, r3
 8004c44:	460c      	mov	r4, r1
 8004c46:	2001      	movs	r0, #1
 8004c48:	e7a5      	b.n	8004b96 <_vfiprintf_r+0x11a>
 8004c4a:	2300      	movs	r3, #0
 8004c4c:	3401      	adds	r4, #1
 8004c4e:	9305      	str	r3, [sp, #20]
 8004c50:	4619      	mov	r1, r3
 8004c52:	f04f 0c0a 	mov.w	ip, #10
 8004c56:	4620      	mov	r0, r4
 8004c58:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004c5c:	3a30      	subs	r2, #48	; 0x30
 8004c5e:	2a09      	cmp	r2, #9
 8004c60:	d903      	bls.n	8004c6a <_vfiprintf_r+0x1ee>
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d0c5      	beq.n	8004bf2 <_vfiprintf_r+0x176>
 8004c66:	9105      	str	r1, [sp, #20]
 8004c68:	e7c3      	b.n	8004bf2 <_vfiprintf_r+0x176>
 8004c6a:	fb0c 2101 	mla	r1, ip, r1, r2
 8004c6e:	4604      	mov	r4, r0
 8004c70:	2301      	movs	r3, #1
 8004c72:	e7f0      	b.n	8004c56 <_vfiprintf_r+0x1da>
 8004c74:	ab03      	add	r3, sp, #12
 8004c76:	9300      	str	r3, [sp, #0]
 8004c78:	462a      	mov	r2, r5
 8004c7a:	4b16      	ldr	r3, [pc, #88]	; (8004cd4 <_vfiprintf_r+0x258>)
 8004c7c:	a904      	add	r1, sp, #16
 8004c7e:	4630      	mov	r0, r6
 8004c80:	f3af 8000 	nop.w
 8004c84:	4607      	mov	r7, r0
 8004c86:	1c78      	adds	r0, r7, #1
 8004c88:	d1d6      	bne.n	8004c38 <_vfiprintf_r+0x1bc>
 8004c8a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004c8c:	07d9      	lsls	r1, r3, #31
 8004c8e:	d405      	bmi.n	8004c9c <_vfiprintf_r+0x220>
 8004c90:	89ab      	ldrh	r3, [r5, #12]
 8004c92:	059a      	lsls	r2, r3, #22
 8004c94:	d402      	bmi.n	8004c9c <_vfiprintf_r+0x220>
 8004c96:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004c98:	f7ff fdb6 	bl	8004808 <__retarget_lock_release_recursive>
 8004c9c:	89ab      	ldrh	r3, [r5, #12]
 8004c9e:	065b      	lsls	r3, r3, #25
 8004ca0:	f53f af12 	bmi.w	8004ac8 <_vfiprintf_r+0x4c>
 8004ca4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004ca6:	e711      	b.n	8004acc <_vfiprintf_r+0x50>
 8004ca8:	ab03      	add	r3, sp, #12
 8004caa:	9300      	str	r3, [sp, #0]
 8004cac:	462a      	mov	r2, r5
 8004cae:	4b09      	ldr	r3, [pc, #36]	; (8004cd4 <_vfiprintf_r+0x258>)
 8004cb0:	a904      	add	r1, sp, #16
 8004cb2:	4630      	mov	r0, r6
 8004cb4:	f000 f880 	bl	8004db8 <_printf_i>
 8004cb8:	e7e4      	b.n	8004c84 <_vfiprintf_r+0x208>
 8004cba:	bf00      	nop
 8004cbc:	080054c8 	.word	0x080054c8
 8004cc0:	080054e8 	.word	0x080054e8
 8004cc4:	080054a8 	.word	0x080054a8
 8004cc8:	08005508 	.word	0x08005508
 8004ccc:	08005512 	.word	0x08005512
 8004cd0:	00000000 	.word	0x00000000
 8004cd4:	08004a57 	.word	0x08004a57
 8004cd8:	0800550e 	.word	0x0800550e

08004cdc <_printf_common>:
 8004cdc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004ce0:	4616      	mov	r6, r2
 8004ce2:	4699      	mov	r9, r3
 8004ce4:	688a      	ldr	r2, [r1, #8]
 8004ce6:	690b      	ldr	r3, [r1, #16]
 8004ce8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004cec:	4293      	cmp	r3, r2
 8004cee:	bfb8      	it	lt
 8004cf0:	4613      	movlt	r3, r2
 8004cf2:	6033      	str	r3, [r6, #0]
 8004cf4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004cf8:	4607      	mov	r7, r0
 8004cfa:	460c      	mov	r4, r1
 8004cfc:	b10a      	cbz	r2, 8004d02 <_printf_common+0x26>
 8004cfe:	3301      	adds	r3, #1
 8004d00:	6033      	str	r3, [r6, #0]
 8004d02:	6823      	ldr	r3, [r4, #0]
 8004d04:	0699      	lsls	r1, r3, #26
 8004d06:	bf42      	ittt	mi
 8004d08:	6833      	ldrmi	r3, [r6, #0]
 8004d0a:	3302      	addmi	r3, #2
 8004d0c:	6033      	strmi	r3, [r6, #0]
 8004d0e:	6825      	ldr	r5, [r4, #0]
 8004d10:	f015 0506 	ands.w	r5, r5, #6
 8004d14:	d106      	bne.n	8004d24 <_printf_common+0x48>
 8004d16:	f104 0a19 	add.w	sl, r4, #25
 8004d1a:	68e3      	ldr	r3, [r4, #12]
 8004d1c:	6832      	ldr	r2, [r6, #0]
 8004d1e:	1a9b      	subs	r3, r3, r2
 8004d20:	42ab      	cmp	r3, r5
 8004d22:	dc26      	bgt.n	8004d72 <_printf_common+0x96>
 8004d24:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004d28:	1e13      	subs	r3, r2, #0
 8004d2a:	6822      	ldr	r2, [r4, #0]
 8004d2c:	bf18      	it	ne
 8004d2e:	2301      	movne	r3, #1
 8004d30:	0692      	lsls	r2, r2, #26
 8004d32:	d42b      	bmi.n	8004d8c <_printf_common+0xb0>
 8004d34:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004d38:	4649      	mov	r1, r9
 8004d3a:	4638      	mov	r0, r7
 8004d3c:	47c0      	blx	r8
 8004d3e:	3001      	adds	r0, #1
 8004d40:	d01e      	beq.n	8004d80 <_printf_common+0xa4>
 8004d42:	6823      	ldr	r3, [r4, #0]
 8004d44:	68e5      	ldr	r5, [r4, #12]
 8004d46:	6832      	ldr	r2, [r6, #0]
 8004d48:	f003 0306 	and.w	r3, r3, #6
 8004d4c:	2b04      	cmp	r3, #4
 8004d4e:	bf08      	it	eq
 8004d50:	1aad      	subeq	r5, r5, r2
 8004d52:	68a3      	ldr	r3, [r4, #8]
 8004d54:	6922      	ldr	r2, [r4, #16]
 8004d56:	bf0c      	ite	eq
 8004d58:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004d5c:	2500      	movne	r5, #0
 8004d5e:	4293      	cmp	r3, r2
 8004d60:	bfc4      	itt	gt
 8004d62:	1a9b      	subgt	r3, r3, r2
 8004d64:	18ed      	addgt	r5, r5, r3
 8004d66:	2600      	movs	r6, #0
 8004d68:	341a      	adds	r4, #26
 8004d6a:	42b5      	cmp	r5, r6
 8004d6c:	d11a      	bne.n	8004da4 <_printf_common+0xc8>
 8004d6e:	2000      	movs	r0, #0
 8004d70:	e008      	b.n	8004d84 <_printf_common+0xa8>
 8004d72:	2301      	movs	r3, #1
 8004d74:	4652      	mov	r2, sl
 8004d76:	4649      	mov	r1, r9
 8004d78:	4638      	mov	r0, r7
 8004d7a:	47c0      	blx	r8
 8004d7c:	3001      	adds	r0, #1
 8004d7e:	d103      	bne.n	8004d88 <_printf_common+0xac>
 8004d80:	f04f 30ff 	mov.w	r0, #4294967295
 8004d84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004d88:	3501      	adds	r5, #1
 8004d8a:	e7c6      	b.n	8004d1a <_printf_common+0x3e>
 8004d8c:	18e1      	adds	r1, r4, r3
 8004d8e:	1c5a      	adds	r2, r3, #1
 8004d90:	2030      	movs	r0, #48	; 0x30
 8004d92:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004d96:	4422      	add	r2, r4
 8004d98:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004d9c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004da0:	3302      	adds	r3, #2
 8004da2:	e7c7      	b.n	8004d34 <_printf_common+0x58>
 8004da4:	2301      	movs	r3, #1
 8004da6:	4622      	mov	r2, r4
 8004da8:	4649      	mov	r1, r9
 8004daa:	4638      	mov	r0, r7
 8004dac:	47c0      	blx	r8
 8004dae:	3001      	adds	r0, #1
 8004db0:	d0e6      	beq.n	8004d80 <_printf_common+0xa4>
 8004db2:	3601      	adds	r6, #1
 8004db4:	e7d9      	b.n	8004d6a <_printf_common+0x8e>
	...

08004db8 <_printf_i>:
 8004db8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004dbc:	460c      	mov	r4, r1
 8004dbe:	4691      	mov	r9, r2
 8004dc0:	7e27      	ldrb	r7, [r4, #24]
 8004dc2:	990c      	ldr	r1, [sp, #48]	; 0x30
 8004dc4:	2f78      	cmp	r7, #120	; 0x78
 8004dc6:	4680      	mov	r8, r0
 8004dc8:	469a      	mov	sl, r3
 8004dca:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004dce:	d807      	bhi.n	8004de0 <_printf_i+0x28>
 8004dd0:	2f62      	cmp	r7, #98	; 0x62
 8004dd2:	d80a      	bhi.n	8004dea <_printf_i+0x32>
 8004dd4:	2f00      	cmp	r7, #0
 8004dd6:	f000 80d8 	beq.w	8004f8a <_printf_i+0x1d2>
 8004dda:	2f58      	cmp	r7, #88	; 0x58
 8004ddc:	f000 80a3 	beq.w	8004f26 <_printf_i+0x16e>
 8004de0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004de4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004de8:	e03a      	b.n	8004e60 <_printf_i+0xa8>
 8004dea:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004dee:	2b15      	cmp	r3, #21
 8004df0:	d8f6      	bhi.n	8004de0 <_printf_i+0x28>
 8004df2:	a001      	add	r0, pc, #4	; (adr r0, 8004df8 <_printf_i+0x40>)
 8004df4:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8004df8:	08004e51 	.word	0x08004e51
 8004dfc:	08004e65 	.word	0x08004e65
 8004e00:	08004de1 	.word	0x08004de1
 8004e04:	08004de1 	.word	0x08004de1
 8004e08:	08004de1 	.word	0x08004de1
 8004e0c:	08004de1 	.word	0x08004de1
 8004e10:	08004e65 	.word	0x08004e65
 8004e14:	08004de1 	.word	0x08004de1
 8004e18:	08004de1 	.word	0x08004de1
 8004e1c:	08004de1 	.word	0x08004de1
 8004e20:	08004de1 	.word	0x08004de1
 8004e24:	08004f71 	.word	0x08004f71
 8004e28:	08004e95 	.word	0x08004e95
 8004e2c:	08004f53 	.word	0x08004f53
 8004e30:	08004de1 	.word	0x08004de1
 8004e34:	08004de1 	.word	0x08004de1
 8004e38:	08004f93 	.word	0x08004f93
 8004e3c:	08004de1 	.word	0x08004de1
 8004e40:	08004e95 	.word	0x08004e95
 8004e44:	08004de1 	.word	0x08004de1
 8004e48:	08004de1 	.word	0x08004de1
 8004e4c:	08004f5b 	.word	0x08004f5b
 8004e50:	680b      	ldr	r3, [r1, #0]
 8004e52:	1d1a      	adds	r2, r3, #4
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	600a      	str	r2, [r1, #0]
 8004e58:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004e5c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004e60:	2301      	movs	r3, #1
 8004e62:	e0a3      	b.n	8004fac <_printf_i+0x1f4>
 8004e64:	6825      	ldr	r5, [r4, #0]
 8004e66:	6808      	ldr	r0, [r1, #0]
 8004e68:	062e      	lsls	r6, r5, #24
 8004e6a:	f100 0304 	add.w	r3, r0, #4
 8004e6e:	d50a      	bpl.n	8004e86 <_printf_i+0xce>
 8004e70:	6805      	ldr	r5, [r0, #0]
 8004e72:	600b      	str	r3, [r1, #0]
 8004e74:	2d00      	cmp	r5, #0
 8004e76:	da03      	bge.n	8004e80 <_printf_i+0xc8>
 8004e78:	232d      	movs	r3, #45	; 0x2d
 8004e7a:	426d      	negs	r5, r5
 8004e7c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004e80:	485e      	ldr	r0, [pc, #376]	; (8004ffc <_printf_i+0x244>)
 8004e82:	230a      	movs	r3, #10
 8004e84:	e019      	b.n	8004eba <_printf_i+0x102>
 8004e86:	f015 0f40 	tst.w	r5, #64	; 0x40
 8004e8a:	6805      	ldr	r5, [r0, #0]
 8004e8c:	600b      	str	r3, [r1, #0]
 8004e8e:	bf18      	it	ne
 8004e90:	b22d      	sxthne	r5, r5
 8004e92:	e7ef      	b.n	8004e74 <_printf_i+0xbc>
 8004e94:	680b      	ldr	r3, [r1, #0]
 8004e96:	6825      	ldr	r5, [r4, #0]
 8004e98:	1d18      	adds	r0, r3, #4
 8004e9a:	6008      	str	r0, [r1, #0]
 8004e9c:	0628      	lsls	r0, r5, #24
 8004e9e:	d501      	bpl.n	8004ea4 <_printf_i+0xec>
 8004ea0:	681d      	ldr	r5, [r3, #0]
 8004ea2:	e002      	b.n	8004eaa <_printf_i+0xf2>
 8004ea4:	0669      	lsls	r1, r5, #25
 8004ea6:	d5fb      	bpl.n	8004ea0 <_printf_i+0xe8>
 8004ea8:	881d      	ldrh	r5, [r3, #0]
 8004eaa:	4854      	ldr	r0, [pc, #336]	; (8004ffc <_printf_i+0x244>)
 8004eac:	2f6f      	cmp	r7, #111	; 0x6f
 8004eae:	bf0c      	ite	eq
 8004eb0:	2308      	moveq	r3, #8
 8004eb2:	230a      	movne	r3, #10
 8004eb4:	2100      	movs	r1, #0
 8004eb6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004eba:	6866      	ldr	r6, [r4, #4]
 8004ebc:	60a6      	str	r6, [r4, #8]
 8004ebe:	2e00      	cmp	r6, #0
 8004ec0:	bfa2      	ittt	ge
 8004ec2:	6821      	ldrge	r1, [r4, #0]
 8004ec4:	f021 0104 	bicge.w	r1, r1, #4
 8004ec8:	6021      	strge	r1, [r4, #0]
 8004eca:	b90d      	cbnz	r5, 8004ed0 <_printf_i+0x118>
 8004ecc:	2e00      	cmp	r6, #0
 8004ece:	d04d      	beq.n	8004f6c <_printf_i+0x1b4>
 8004ed0:	4616      	mov	r6, r2
 8004ed2:	fbb5 f1f3 	udiv	r1, r5, r3
 8004ed6:	fb03 5711 	mls	r7, r3, r1, r5
 8004eda:	5dc7      	ldrb	r7, [r0, r7]
 8004edc:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004ee0:	462f      	mov	r7, r5
 8004ee2:	42bb      	cmp	r3, r7
 8004ee4:	460d      	mov	r5, r1
 8004ee6:	d9f4      	bls.n	8004ed2 <_printf_i+0x11a>
 8004ee8:	2b08      	cmp	r3, #8
 8004eea:	d10b      	bne.n	8004f04 <_printf_i+0x14c>
 8004eec:	6823      	ldr	r3, [r4, #0]
 8004eee:	07df      	lsls	r7, r3, #31
 8004ef0:	d508      	bpl.n	8004f04 <_printf_i+0x14c>
 8004ef2:	6923      	ldr	r3, [r4, #16]
 8004ef4:	6861      	ldr	r1, [r4, #4]
 8004ef6:	4299      	cmp	r1, r3
 8004ef8:	bfde      	ittt	le
 8004efa:	2330      	movle	r3, #48	; 0x30
 8004efc:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004f00:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004f04:	1b92      	subs	r2, r2, r6
 8004f06:	6122      	str	r2, [r4, #16]
 8004f08:	f8cd a000 	str.w	sl, [sp]
 8004f0c:	464b      	mov	r3, r9
 8004f0e:	aa03      	add	r2, sp, #12
 8004f10:	4621      	mov	r1, r4
 8004f12:	4640      	mov	r0, r8
 8004f14:	f7ff fee2 	bl	8004cdc <_printf_common>
 8004f18:	3001      	adds	r0, #1
 8004f1a:	d14c      	bne.n	8004fb6 <_printf_i+0x1fe>
 8004f1c:	f04f 30ff 	mov.w	r0, #4294967295
 8004f20:	b004      	add	sp, #16
 8004f22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004f26:	4835      	ldr	r0, [pc, #212]	; (8004ffc <_printf_i+0x244>)
 8004f28:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8004f2c:	6823      	ldr	r3, [r4, #0]
 8004f2e:	680e      	ldr	r6, [r1, #0]
 8004f30:	061f      	lsls	r7, r3, #24
 8004f32:	f856 5b04 	ldr.w	r5, [r6], #4
 8004f36:	600e      	str	r6, [r1, #0]
 8004f38:	d514      	bpl.n	8004f64 <_printf_i+0x1ac>
 8004f3a:	07d9      	lsls	r1, r3, #31
 8004f3c:	bf44      	itt	mi
 8004f3e:	f043 0320 	orrmi.w	r3, r3, #32
 8004f42:	6023      	strmi	r3, [r4, #0]
 8004f44:	b91d      	cbnz	r5, 8004f4e <_printf_i+0x196>
 8004f46:	6823      	ldr	r3, [r4, #0]
 8004f48:	f023 0320 	bic.w	r3, r3, #32
 8004f4c:	6023      	str	r3, [r4, #0]
 8004f4e:	2310      	movs	r3, #16
 8004f50:	e7b0      	b.n	8004eb4 <_printf_i+0xfc>
 8004f52:	6823      	ldr	r3, [r4, #0]
 8004f54:	f043 0320 	orr.w	r3, r3, #32
 8004f58:	6023      	str	r3, [r4, #0]
 8004f5a:	2378      	movs	r3, #120	; 0x78
 8004f5c:	4828      	ldr	r0, [pc, #160]	; (8005000 <_printf_i+0x248>)
 8004f5e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004f62:	e7e3      	b.n	8004f2c <_printf_i+0x174>
 8004f64:	065e      	lsls	r6, r3, #25
 8004f66:	bf48      	it	mi
 8004f68:	b2ad      	uxthmi	r5, r5
 8004f6a:	e7e6      	b.n	8004f3a <_printf_i+0x182>
 8004f6c:	4616      	mov	r6, r2
 8004f6e:	e7bb      	b.n	8004ee8 <_printf_i+0x130>
 8004f70:	680b      	ldr	r3, [r1, #0]
 8004f72:	6826      	ldr	r6, [r4, #0]
 8004f74:	6960      	ldr	r0, [r4, #20]
 8004f76:	1d1d      	adds	r5, r3, #4
 8004f78:	600d      	str	r5, [r1, #0]
 8004f7a:	0635      	lsls	r5, r6, #24
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	d501      	bpl.n	8004f84 <_printf_i+0x1cc>
 8004f80:	6018      	str	r0, [r3, #0]
 8004f82:	e002      	b.n	8004f8a <_printf_i+0x1d2>
 8004f84:	0671      	lsls	r1, r6, #25
 8004f86:	d5fb      	bpl.n	8004f80 <_printf_i+0x1c8>
 8004f88:	8018      	strh	r0, [r3, #0]
 8004f8a:	2300      	movs	r3, #0
 8004f8c:	6123      	str	r3, [r4, #16]
 8004f8e:	4616      	mov	r6, r2
 8004f90:	e7ba      	b.n	8004f08 <_printf_i+0x150>
 8004f92:	680b      	ldr	r3, [r1, #0]
 8004f94:	1d1a      	adds	r2, r3, #4
 8004f96:	600a      	str	r2, [r1, #0]
 8004f98:	681e      	ldr	r6, [r3, #0]
 8004f9a:	6862      	ldr	r2, [r4, #4]
 8004f9c:	2100      	movs	r1, #0
 8004f9e:	4630      	mov	r0, r6
 8004fa0:	f7fb f91e 	bl	80001e0 <memchr>
 8004fa4:	b108      	cbz	r0, 8004faa <_printf_i+0x1f2>
 8004fa6:	1b80      	subs	r0, r0, r6
 8004fa8:	6060      	str	r0, [r4, #4]
 8004faa:	6863      	ldr	r3, [r4, #4]
 8004fac:	6123      	str	r3, [r4, #16]
 8004fae:	2300      	movs	r3, #0
 8004fb0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004fb4:	e7a8      	b.n	8004f08 <_printf_i+0x150>
 8004fb6:	6923      	ldr	r3, [r4, #16]
 8004fb8:	4632      	mov	r2, r6
 8004fba:	4649      	mov	r1, r9
 8004fbc:	4640      	mov	r0, r8
 8004fbe:	47d0      	blx	sl
 8004fc0:	3001      	adds	r0, #1
 8004fc2:	d0ab      	beq.n	8004f1c <_printf_i+0x164>
 8004fc4:	6823      	ldr	r3, [r4, #0]
 8004fc6:	079b      	lsls	r3, r3, #30
 8004fc8:	d413      	bmi.n	8004ff2 <_printf_i+0x23a>
 8004fca:	68e0      	ldr	r0, [r4, #12]
 8004fcc:	9b03      	ldr	r3, [sp, #12]
 8004fce:	4298      	cmp	r0, r3
 8004fd0:	bfb8      	it	lt
 8004fd2:	4618      	movlt	r0, r3
 8004fd4:	e7a4      	b.n	8004f20 <_printf_i+0x168>
 8004fd6:	2301      	movs	r3, #1
 8004fd8:	4632      	mov	r2, r6
 8004fda:	4649      	mov	r1, r9
 8004fdc:	4640      	mov	r0, r8
 8004fde:	47d0      	blx	sl
 8004fe0:	3001      	adds	r0, #1
 8004fe2:	d09b      	beq.n	8004f1c <_printf_i+0x164>
 8004fe4:	3501      	adds	r5, #1
 8004fe6:	68e3      	ldr	r3, [r4, #12]
 8004fe8:	9903      	ldr	r1, [sp, #12]
 8004fea:	1a5b      	subs	r3, r3, r1
 8004fec:	42ab      	cmp	r3, r5
 8004fee:	dcf2      	bgt.n	8004fd6 <_printf_i+0x21e>
 8004ff0:	e7eb      	b.n	8004fca <_printf_i+0x212>
 8004ff2:	2500      	movs	r5, #0
 8004ff4:	f104 0619 	add.w	r6, r4, #25
 8004ff8:	e7f5      	b.n	8004fe6 <_printf_i+0x22e>
 8004ffa:	bf00      	nop
 8004ffc:	08005519 	.word	0x08005519
 8005000:	0800552a 	.word	0x0800552a

08005004 <__srget_r>:
 8005004:	b538      	push	{r3, r4, r5, lr}
 8005006:	460c      	mov	r4, r1
 8005008:	4605      	mov	r5, r0
 800500a:	b118      	cbz	r0, 8005014 <__srget_r+0x10>
 800500c:	6983      	ldr	r3, [r0, #24]
 800500e:	b90b      	cbnz	r3, 8005014 <__srget_r+0x10>
 8005010:	f7ff fafe 	bl	8004610 <__sinit>
 8005014:	4b0e      	ldr	r3, [pc, #56]	; (8005050 <__srget_r+0x4c>)
 8005016:	429c      	cmp	r4, r3
 8005018:	d10d      	bne.n	8005036 <__srget_r+0x32>
 800501a:	686c      	ldr	r4, [r5, #4]
 800501c:	4621      	mov	r1, r4
 800501e:	4628      	mov	r0, r5
 8005020:	f000 f8ee 	bl	8005200 <__srefill_r>
 8005024:	b988      	cbnz	r0, 800504a <__srget_r+0x46>
 8005026:	6863      	ldr	r3, [r4, #4]
 8005028:	3b01      	subs	r3, #1
 800502a:	6063      	str	r3, [r4, #4]
 800502c:	6823      	ldr	r3, [r4, #0]
 800502e:	1c5a      	adds	r2, r3, #1
 8005030:	6022      	str	r2, [r4, #0]
 8005032:	7818      	ldrb	r0, [r3, #0]
 8005034:	bd38      	pop	{r3, r4, r5, pc}
 8005036:	4b07      	ldr	r3, [pc, #28]	; (8005054 <__srget_r+0x50>)
 8005038:	429c      	cmp	r4, r3
 800503a:	d101      	bne.n	8005040 <__srget_r+0x3c>
 800503c:	68ac      	ldr	r4, [r5, #8]
 800503e:	e7ed      	b.n	800501c <__srget_r+0x18>
 8005040:	4b05      	ldr	r3, [pc, #20]	; (8005058 <__srget_r+0x54>)
 8005042:	429c      	cmp	r4, r3
 8005044:	bf08      	it	eq
 8005046:	68ec      	ldreq	r4, [r5, #12]
 8005048:	e7e8      	b.n	800501c <__srget_r+0x18>
 800504a:	f04f 30ff 	mov.w	r0, #4294967295
 800504e:	e7f1      	b.n	8005034 <__srget_r+0x30>
 8005050:	080054c8 	.word	0x080054c8
 8005054:	080054e8 	.word	0x080054e8
 8005058:	080054a8 	.word	0x080054a8

0800505c <_sbrk_r>:
 800505c:	b538      	push	{r3, r4, r5, lr}
 800505e:	4d06      	ldr	r5, [pc, #24]	; (8005078 <_sbrk_r+0x1c>)
 8005060:	2300      	movs	r3, #0
 8005062:	4604      	mov	r4, r0
 8005064:	4608      	mov	r0, r1
 8005066:	602b      	str	r3, [r5, #0]
 8005068:	f7fc f898 	bl	800119c <_sbrk>
 800506c:	1c43      	adds	r3, r0, #1
 800506e:	d102      	bne.n	8005076 <_sbrk_r+0x1a>
 8005070:	682b      	ldr	r3, [r5, #0]
 8005072:	b103      	cbz	r3, 8005076 <_sbrk_r+0x1a>
 8005074:	6023      	str	r3, [r4, #0]
 8005076:	bd38      	pop	{r3, r4, r5, pc}
 8005078:	2000029c 	.word	0x2000029c

0800507c <__sread>:
 800507c:	b510      	push	{r4, lr}
 800507e:	460c      	mov	r4, r1
 8005080:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005084:	f000 f8a0 	bl	80051c8 <_read_r>
 8005088:	2800      	cmp	r0, #0
 800508a:	bfab      	itete	ge
 800508c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800508e:	89a3      	ldrhlt	r3, [r4, #12]
 8005090:	181b      	addge	r3, r3, r0
 8005092:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005096:	bfac      	ite	ge
 8005098:	6563      	strge	r3, [r4, #84]	; 0x54
 800509a:	81a3      	strhlt	r3, [r4, #12]
 800509c:	bd10      	pop	{r4, pc}

0800509e <__swrite>:
 800509e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80050a2:	461f      	mov	r7, r3
 80050a4:	898b      	ldrh	r3, [r1, #12]
 80050a6:	05db      	lsls	r3, r3, #23
 80050a8:	4605      	mov	r5, r0
 80050aa:	460c      	mov	r4, r1
 80050ac:	4616      	mov	r6, r2
 80050ae:	d505      	bpl.n	80050bc <__swrite+0x1e>
 80050b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80050b4:	2302      	movs	r3, #2
 80050b6:	2200      	movs	r2, #0
 80050b8:	f000 f868 	bl	800518c <_lseek_r>
 80050bc:	89a3      	ldrh	r3, [r4, #12]
 80050be:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80050c2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80050c6:	81a3      	strh	r3, [r4, #12]
 80050c8:	4632      	mov	r2, r6
 80050ca:	463b      	mov	r3, r7
 80050cc:	4628      	mov	r0, r5
 80050ce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80050d2:	f000 b817 	b.w	8005104 <_write_r>

080050d6 <__sseek>:
 80050d6:	b510      	push	{r4, lr}
 80050d8:	460c      	mov	r4, r1
 80050da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80050de:	f000 f855 	bl	800518c <_lseek_r>
 80050e2:	1c43      	adds	r3, r0, #1
 80050e4:	89a3      	ldrh	r3, [r4, #12]
 80050e6:	bf15      	itete	ne
 80050e8:	6560      	strne	r0, [r4, #84]	; 0x54
 80050ea:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80050ee:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80050f2:	81a3      	strheq	r3, [r4, #12]
 80050f4:	bf18      	it	ne
 80050f6:	81a3      	strhne	r3, [r4, #12]
 80050f8:	bd10      	pop	{r4, pc}

080050fa <__sclose>:
 80050fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80050fe:	f000 b813 	b.w	8005128 <_close_r>
	...

08005104 <_write_r>:
 8005104:	b538      	push	{r3, r4, r5, lr}
 8005106:	4d07      	ldr	r5, [pc, #28]	; (8005124 <_write_r+0x20>)
 8005108:	4604      	mov	r4, r0
 800510a:	4608      	mov	r0, r1
 800510c:	4611      	mov	r1, r2
 800510e:	2200      	movs	r2, #0
 8005110:	602a      	str	r2, [r5, #0]
 8005112:	461a      	mov	r2, r3
 8005114:	f7fb ffec 	bl	80010f0 <_write>
 8005118:	1c43      	adds	r3, r0, #1
 800511a:	d102      	bne.n	8005122 <_write_r+0x1e>
 800511c:	682b      	ldr	r3, [r5, #0]
 800511e:	b103      	cbz	r3, 8005122 <_write_r+0x1e>
 8005120:	6023      	str	r3, [r4, #0]
 8005122:	bd38      	pop	{r3, r4, r5, pc}
 8005124:	2000029c 	.word	0x2000029c

08005128 <_close_r>:
 8005128:	b538      	push	{r3, r4, r5, lr}
 800512a:	4d06      	ldr	r5, [pc, #24]	; (8005144 <_close_r+0x1c>)
 800512c:	2300      	movs	r3, #0
 800512e:	4604      	mov	r4, r0
 8005130:	4608      	mov	r0, r1
 8005132:	602b      	str	r3, [r5, #0]
 8005134:	f7fb fffe 	bl	8001134 <_close>
 8005138:	1c43      	adds	r3, r0, #1
 800513a:	d102      	bne.n	8005142 <_close_r+0x1a>
 800513c:	682b      	ldr	r3, [r5, #0]
 800513e:	b103      	cbz	r3, 8005142 <_close_r+0x1a>
 8005140:	6023      	str	r3, [r4, #0]
 8005142:	bd38      	pop	{r3, r4, r5, pc}
 8005144:	2000029c 	.word	0x2000029c

08005148 <_fstat_r>:
 8005148:	b538      	push	{r3, r4, r5, lr}
 800514a:	4d07      	ldr	r5, [pc, #28]	; (8005168 <_fstat_r+0x20>)
 800514c:	2300      	movs	r3, #0
 800514e:	4604      	mov	r4, r0
 8005150:	4608      	mov	r0, r1
 8005152:	4611      	mov	r1, r2
 8005154:	602b      	str	r3, [r5, #0]
 8005156:	f7fb fff9 	bl	800114c <_fstat>
 800515a:	1c43      	adds	r3, r0, #1
 800515c:	d102      	bne.n	8005164 <_fstat_r+0x1c>
 800515e:	682b      	ldr	r3, [r5, #0]
 8005160:	b103      	cbz	r3, 8005164 <_fstat_r+0x1c>
 8005162:	6023      	str	r3, [r4, #0]
 8005164:	bd38      	pop	{r3, r4, r5, pc}
 8005166:	bf00      	nop
 8005168:	2000029c 	.word	0x2000029c

0800516c <_isatty_r>:
 800516c:	b538      	push	{r3, r4, r5, lr}
 800516e:	4d06      	ldr	r5, [pc, #24]	; (8005188 <_isatty_r+0x1c>)
 8005170:	2300      	movs	r3, #0
 8005172:	4604      	mov	r4, r0
 8005174:	4608      	mov	r0, r1
 8005176:	602b      	str	r3, [r5, #0]
 8005178:	f7fb fff8 	bl	800116c <_isatty>
 800517c:	1c43      	adds	r3, r0, #1
 800517e:	d102      	bne.n	8005186 <_isatty_r+0x1a>
 8005180:	682b      	ldr	r3, [r5, #0]
 8005182:	b103      	cbz	r3, 8005186 <_isatty_r+0x1a>
 8005184:	6023      	str	r3, [r4, #0]
 8005186:	bd38      	pop	{r3, r4, r5, pc}
 8005188:	2000029c 	.word	0x2000029c

0800518c <_lseek_r>:
 800518c:	b538      	push	{r3, r4, r5, lr}
 800518e:	4d07      	ldr	r5, [pc, #28]	; (80051ac <_lseek_r+0x20>)
 8005190:	4604      	mov	r4, r0
 8005192:	4608      	mov	r0, r1
 8005194:	4611      	mov	r1, r2
 8005196:	2200      	movs	r2, #0
 8005198:	602a      	str	r2, [r5, #0]
 800519a:	461a      	mov	r2, r3
 800519c:	f7fb fff1 	bl	8001182 <_lseek>
 80051a0:	1c43      	adds	r3, r0, #1
 80051a2:	d102      	bne.n	80051aa <_lseek_r+0x1e>
 80051a4:	682b      	ldr	r3, [r5, #0]
 80051a6:	b103      	cbz	r3, 80051aa <_lseek_r+0x1e>
 80051a8:	6023      	str	r3, [r4, #0]
 80051aa:	bd38      	pop	{r3, r4, r5, pc}
 80051ac:	2000029c 	.word	0x2000029c

080051b0 <__malloc_lock>:
 80051b0:	4801      	ldr	r0, [pc, #4]	; (80051b8 <__malloc_lock+0x8>)
 80051b2:	f7ff bb28 	b.w	8004806 <__retarget_lock_acquire_recursive>
 80051b6:	bf00      	nop
 80051b8:	20000294 	.word	0x20000294

080051bc <__malloc_unlock>:
 80051bc:	4801      	ldr	r0, [pc, #4]	; (80051c4 <__malloc_unlock+0x8>)
 80051be:	f7ff bb23 	b.w	8004808 <__retarget_lock_release_recursive>
 80051c2:	bf00      	nop
 80051c4:	20000294 	.word	0x20000294

080051c8 <_read_r>:
 80051c8:	b538      	push	{r3, r4, r5, lr}
 80051ca:	4d07      	ldr	r5, [pc, #28]	; (80051e8 <_read_r+0x20>)
 80051cc:	4604      	mov	r4, r0
 80051ce:	4608      	mov	r0, r1
 80051d0:	4611      	mov	r1, r2
 80051d2:	2200      	movs	r2, #0
 80051d4:	602a      	str	r2, [r5, #0]
 80051d6:	461a      	mov	r2, r3
 80051d8:	f7fb ff6c 	bl	80010b4 <_read>
 80051dc:	1c43      	adds	r3, r0, #1
 80051de:	d102      	bne.n	80051e6 <_read_r+0x1e>
 80051e0:	682b      	ldr	r3, [r5, #0]
 80051e2:	b103      	cbz	r3, 80051e6 <_read_r+0x1e>
 80051e4:	6023      	str	r3, [r4, #0]
 80051e6:	bd38      	pop	{r3, r4, r5, pc}
 80051e8:	2000029c 	.word	0x2000029c

080051ec <lflush>:
 80051ec:	8983      	ldrh	r3, [r0, #12]
 80051ee:	f003 0309 	and.w	r3, r3, #9
 80051f2:	2b09      	cmp	r3, #9
 80051f4:	d101      	bne.n	80051fa <lflush+0xe>
 80051f6:	f7ff b9a1 	b.w	800453c <fflush>
 80051fa:	2000      	movs	r0, #0
 80051fc:	4770      	bx	lr
	...

08005200 <__srefill_r>:
 8005200:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005202:	460c      	mov	r4, r1
 8005204:	4605      	mov	r5, r0
 8005206:	b118      	cbz	r0, 8005210 <__srefill_r+0x10>
 8005208:	6983      	ldr	r3, [r0, #24]
 800520a:	b90b      	cbnz	r3, 8005210 <__srefill_r+0x10>
 800520c:	f7ff fa00 	bl	8004610 <__sinit>
 8005210:	4b3b      	ldr	r3, [pc, #236]	; (8005300 <__srefill_r+0x100>)
 8005212:	429c      	cmp	r4, r3
 8005214:	d10a      	bne.n	800522c <__srefill_r+0x2c>
 8005216:	686c      	ldr	r4, [r5, #4]
 8005218:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800521c:	2300      	movs	r3, #0
 800521e:	6063      	str	r3, [r4, #4]
 8005220:	89a3      	ldrh	r3, [r4, #12]
 8005222:	069e      	lsls	r6, r3, #26
 8005224:	d50c      	bpl.n	8005240 <__srefill_r+0x40>
 8005226:	f04f 30ff 	mov.w	r0, #4294967295
 800522a:	e066      	b.n	80052fa <__srefill_r+0xfa>
 800522c:	4b35      	ldr	r3, [pc, #212]	; (8005304 <__srefill_r+0x104>)
 800522e:	429c      	cmp	r4, r3
 8005230:	d101      	bne.n	8005236 <__srefill_r+0x36>
 8005232:	68ac      	ldr	r4, [r5, #8]
 8005234:	e7f0      	b.n	8005218 <__srefill_r+0x18>
 8005236:	4b34      	ldr	r3, [pc, #208]	; (8005308 <__srefill_r+0x108>)
 8005238:	429c      	cmp	r4, r3
 800523a:	bf08      	it	eq
 800523c:	68ec      	ldreq	r4, [r5, #12]
 800523e:	e7eb      	b.n	8005218 <__srefill_r+0x18>
 8005240:	0758      	lsls	r0, r3, #29
 8005242:	d448      	bmi.n	80052d6 <__srefill_r+0xd6>
 8005244:	06d9      	lsls	r1, r3, #27
 8005246:	d405      	bmi.n	8005254 <__srefill_r+0x54>
 8005248:	2309      	movs	r3, #9
 800524a:	602b      	str	r3, [r5, #0]
 800524c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005250:	81a3      	strh	r3, [r4, #12]
 8005252:	e7e8      	b.n	8005226 <__srefill_r+0x26>
 8005254:	071a      	lsls	r2, r3, #28
 8005256:	d50b      	bpl.n	8005270 <__srefill_r+0x70>
 8005258:	4621      	mov	r1, r4
 800525a:	4628      	mov	r0, r5
 800525c:	f7ff f932 	bl	80044c4 <_fflush_r>
 8005260:	2800      	cmp	r0, #0
 8005262:	d1e0      	bne.n	8005226 <__srefill_r+0x26>
 8005264:	89a3      	ldrh	r3, [r4, #12]
 8005266:	60a0      	str	r0, [r4, #8]
 8005268:	f023 0308 	bic.w	r3, r3, #8
 800526c:	81a3      	strh	r3, [r4, #12]
 800526e:	61a0      	str	r0, [r4, #24]
 8005270:	89a3      	ldrh	r3, [r4, #12]
 8005272:	f043 0304 	orr.w	r3, r3, #4
 8005276:	81a3      	strh	r3, [r4, #12]
 8005278:	6923      	ldr	r3, [r4, #16]
 800527a:	b91b      	cbnz	r3, 8005284 <__srefill_r+0x84>
 800527c:	4621      	mov	r1, r4
 800527e:	4628      	mov	r0, r5
 8005280:	f7ff fae8 	bl	8004854 <__smakebuf_r>
 8005284:	89a6      	ldrh	r6, [r4, #12]
 8005286:	f9b4 700c 	ldrsh.w	r7, [r4, #12]
 800528a:	07b3      	lsls	r3, r6, #30
 800528c:	d00f      	beq.n	80052ae <__srefill_r+0xae>
 800528e:	2301      	movs	r3, #1
 8005290:	81a3      	strh	r3, [r4, #12]
 8005292:	4b1e      	ldr	r3, [pc, #120]	; (800530c <__srefill_r+0x10c>)
 8005294:	491e      	ldr	r1, [pc, #120]	; (8005310 <__srefill_r+0x110>)
 8005296:	6818      	ldr	r0, [r3, #0]
 8005298:	f006 0609 	and.w	r6, r6, #9
 800529c:	f7ff fa36 	bl	800470c <_fwalk>
 80052a0:	2e09      	cmp	r6, #9
 80052a2:	81a7      	strh	r7, [r4, #12]
 80052a4:	d103      	bne.n	80052ae <__srefill_r+0xae>
 80052a6:	4621      	mov	r1, r4
 80052a8:	4628      	mov	r0, r5
 80052aa:	f7ff f885 	bl	80043b8 <__sflush_r>
 80052ae:	6922      	ldr	r2, [r4, #16]
 80052b0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80052b2:	6963      	ldr	r3, [r4, #20]
 80052b4:	6a21      	ldr	r1, [r4, #32]
 80052b6:	6022      	str	r2, [r4, #0]
 80052b8:	4628      	mov	r0, r5
 80052ba:	47b0      	blx	r6
 80052bc:	2800      	cmp	r0, #0
 80052be:	6060      	str	r0, [r4, #4]
 80052c0:	dc1c      	bgt.n	80052fc <__srefill_r+0xfc>
 80052c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80052c6:	bf17      	itett	ne
 80052c8:	2200      	movne	r2, #0
 80052ca:	f043 0320 	orreq.w	r3, r3, #32
 80052ce:	6062      	strne	r2, [r4, #4]
 80052d0:	f043 0340 	orrne.w	r3, r3, #64	; 0x40
 80052d4:	e7bc      	b.n	8005250 <__srefill_r+0x50>
 80052d6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80052d8:	2900      	cmp	r1, #0
 80052da:	d0cd      	beq.n	8005278 <__srefill_r+0x78>
 80052dc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80052e0:	4299      	cmp	r1, r3
 80052e2:	d002      	beq.n	80052ea <__srefill_r+0xea>
 80052e4:	4628      	mov	r0, r5
 80052e6:	f7ff faf5 	bl	80048d4 <_free_r>
 80052ea:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80052ec:	6063      	str	r3, [r4, #4]
 80052ee:	2000      	movs	r0, #0
 80052f0:	6360      	str	r0, [r4, #52]	; 0x34
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d0c0      	beq.n	8005278 <__srefill_r+0x78>
 80052f6:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80052f8:	6023      	str	r3, [r4, #0]
 80052fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80052fc:	2000      	movs	r0, #0
 80052fe:	e7fc      	b.n	80052fa <__srefill_r+0xfa>
 8005300:	080054c8 	.word	0x080054c8
 8005304:	080054e8 	.word	0x080054e8
 8005308:	080054a8 	.word	0x080054a8
 800530c:	080054a4 	.word	0x080054a4
 8005310:	080051ed 	.word	0x080051ed

08005314 <_init>:
 8005314:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005316:	bf00      	nop
 8005318:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800531a:	bc08      	pop	{r3}
 800531c:	469e      	mov	lr, r3
 800531e:	4770      	bx	lr

08005320 <_fini>:
 8005320:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005322:	bf00      	nop
 8005324:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005326:	bc08      	pop	{r3}
 8005328:	469e      	mov	lr, r3
 800532a:	4770      	bx	lr
