// Seed: 1594776792
module module_0 (
    input supply0 id_0,
    output tri id_1,
    input supply1 id_2
);
  supply0 id_4 = -1 - id_4;
endmodule
module module_1 (
    input  wand id_0,
    output tri1 id_1
);
  wire id_3;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_0
  );
endmodule
module module_2 (
    input wand id_0,
    input tri id_1,
    input supply0 id_2,
    input wire id_3
);
  assign id_5 = id_2;
  wire id_6;
  logic [7:0] id_7, id_8, id_9, id_10, id_11, id_12;
  assign id_12[1] = id_0;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_3
  );
  assign modCall_1.id_0 = 0;
  wire id_13;
endmodule
