###############################################################
#  Generated by:      Cadence Innovus 16.10-p004_1
#  OS:                Linux x86_64(Host ID kriti)
#  Generated on:      Tue Nov 28 12:33:44 2017
#  Design:            PIF2WB
#  Command:           report_timing -late > /home/vlsi2_g05/VLSI2/pif2wb/src/PIF2WB.pos_physical/place_late.rpt
###############################################################
Path 1: MET (3.754 ns) Setup Check with Pin Counter_Burst_Transfer_ADR_REG_reg[30]/CP->D 
             View: view_NOMINAL
            Group: CLK
       Startpoint: (R) Counter_Burst_Transfer_ADR_REG_reg[2]/CP
            Clock: (R) CLK
         Endpoint: (F) Counter_Burst_Transfer_ADR_REG_reg[30]/D
            Clock: (R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.200              0.000
 
            Setup:-          0.061
    Required Time:=          5.139
     Launch Clock:-          0.000
        Data Path:-          1.385
            Slack:=          3.754

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                        Flags  Arc     Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                                    (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  Counter_Burst_Transfer_ADR_REG_reg[2]/CP            -      CP      R     (arrival)            47  0.000       -    0.000  
  Counter_Burst_Transfer_ADR_REG_reg[2]/Q             -      CP->Q   R     HS65_GS_DFPRQX9       4      -   0.072    0.072  
  Counter_Burst_Transfer_add_69_28_g945_730256179/CO  -      B0->CO  R     HS65_GS_HA1X4         1  0.043   0.051    0.123  
  Counter_Burst_Transfer_add_69_28_g944_730256179/CO  -      B0->CO  R     HS65_GS_HA1X4         1  0.023   0.043    0.166  
  Counter_Burst_Transfer_add_69_28_g943_730256179/CO  -      B0->CO  R     HS65_GS_HA1X4         1  0.022   0.041    0.206  
  Counter_Burst_Transfer_add_69_28_g942_730256179/CO  -      B0->CO  R     HS65_GS_HA1X4         1  0.019   0.040    0.246  
  Counter_Burst_Transfer_add_69_28_g941_730256179/CO  -      B0->CO  R     HS65_GS_HA1X4         1  0.020   0.041    0.287  
  Counter_Burst_Transfer_add_69_28_g940_730256179/CO  -      B0->CO  R     HS65_GS_HA1X4         1  0.021   0.042    0.330  
  Counter_Burst_Transfer_add_69_28_g939_730256179/CO  -      B0->CO  R     HS65_GS_HA1X4         1  0.023   0.045    0.375  
  Counter_Burst_Transfer_add_69_28_g938_730256179/CO  -      B0->CO  R     HS65_GS_HA1X4         1  0.026   0.048    0.423  
  Counter_Burst_Transfer_add_69_28_g937_730256179/CO  -      B0->CO  R     HS65_GS_HA1X4         1  0.028   0.049    0.472  
  Counter_Burst_Transfer_add_69_28_g936_730256179/CO  -      B0->CO  R     HS65_GS_HA1X4         1  0.028   0.045    0.516  
  Counter_Burst_Transfer_add_69_28_g935_730256179/CO  -      B0->CO  R     HS65_GS_HA1X4         1  0.022   0.043    0.559  
  Counter_Burst_Transfer_add_69_28_g934_730256179/CO  -      B0->CO  R     HS65_GS_HA1X4         1  0.023   0.041    0.600  
  Counter_Burst_Transfer_add_69_28_g933_730256179/CO  -      B0->CO  R     HS65_GS_HA1X4         1  0.019   0.040    0.640  
  Counter_Burst_Transfer_add_69_28_g932_730256179/CO  -      B0->CO  R     HS65_GS_HA1X4         1  0.021   0.042    0.682  
  Counter_Burst_Transfer_add_69_28_g931_730256179/CO  -      B0->CO  R     HS65_GS_HA1X4         1  0.022   0.043    0.726  
  Counter_Burst_Transfer_add_69_28_g930_730256179/CO  -      B0->CO  R     HS65_GS_HA1X4         1  0.023   0.044    0.769  
  Counter_Burst_Transfer_add_69_28_g929_730256179/CO  -      B0->CO  R     HS65_GS_HA1X4         1  0.023   0.042    0.811  
  Counter_Burst_Transfer_add_69_28_g928_730256179/CO  -      B0->CO  R     HS65_GS_HA1X4         1  0.020   0.043    0.854  
  Counter_Burst_Transfer_add_69_28_g927_730256179/CO  -      B0->CO  R     HS65_GS_HA1X4         1  0.023   0.045    0.899  
  Counter_Burst_Transfer_add_69_28_g926_730256179/CO  -      B0->CO  R     HS65_GS_HA1X4         1  0.025   0.045    0.944  
  Counter_Burst_Transfer_add_69_28_g925_730256179/CO  -      B0->CO  R     HS65_GS_HA1X4         1  0.024   0.041    0.985  
  Counter_Burst_Transfer_add_69_28_g924_730256179/CO  -      B0->CO  R     HS65_GS_HA1X4         1  0.019   0.043    1.028  
  Counter_Burst_Transfer_add_69_28_g923_730256179/CO  -      B0->CO  R     HS65_GS_HA1X4         1  0.025   0.046    1.074  
  Counter_Burst_Transfer_add_69_28_g922_730256179/CO  -      B0->CO  R     HS65_GS_HA1X4         1  0.025   0.043    1.117  
  Counter_Burst_Transfer_add_69_28_g921_730256179/CO  -      B0->CO  R     HS65_GS_HA1X4         1  0.022   0.042    1.160  
  Counter_Burst_Transfer_add_69_28_g920_730256179/CO  -      B0->CO  R     HS65_GS_HA1X4         1  0.022   0.043    1.203  
  Counter_Burst_Transfer_add_69_28_g919_730256179/CO  -      B0->CO  R     HS65_GS_HA1X4         1  0.023   0.041    1.244  
  Counter_Burst_Transfer_add_69_28_g918_730256179/S0  -      B0->S0  F     HS65_GS_HA1X4         1  0.020   0.061    1.304  
  g2407_730256179/Z                                   -      D->Z    F     HS65_GS_AO222X4       1  0.017   0.080    1.385  
  Counter_Burst_Transfer_ADR_REG_reg[30]/D            -      D       F     HS65_GS_DFPRQX9       1  0.033   0.000    1.385  
#-------------------------------------------------------------------------------------------------------------------------

