-- seven_seg_decoder.vhdl
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity seven_seg_decoder is
port (
	clk : in std_logic;
	bcd : in	std_logic_vector (3 downto 0);
	ledsegment : out std_logic_vector(6 downto 0)
);
end entity;
architecture rtl of seven_seg_decoder is
begin
-- this process is a LUT which will drive the appropriate ledsegment bits
-- based on the contents of the intermediate bcd signal
-- (i.e. it is a BCD to 7seg decoder)
-- inputs: bcd
-- outputs: ledsegment
	disp_decode_fn: process(bcd)
	begin
		case bcd is 
			when "0000" =>
				ledsegment <= "0111111"; --0 
			when "0001" => 
				ledsegment <= "0000110"; --1
			when "0010" =>
				ledsegment <= "1011011"; --2
			when "0011" =>
				ledsegment <= "1001111"; --3
			when "0100" =>
				ledsegment <= "1100110"; --4
			when "0101" =>
				ledsegment <= "1101101"; --5
			when "0110" =>
				ledsegment <= "1111101"; --6
			when "0111" =>
				ledsegment <= "0000111"; --7
			when "1000" =>
				ledsegment <= "1111111"; --8
			when "1001" =>
				ledsegment <= "1101111"; --9
			when "1010"=>
				ledsegment <= "1110111";--A
			when "1011"=>
				ledsegment <= "1111100";--b
			when "1100"=>
				ledsegment <= "0111001";--C
			when "1101"=>
				ledsegment <= "1011110";--d
			when "1110"=>
				ledsegment <= "1111001";--E
			when "1111"=>
				ledsegment <= "1110001";--F
			end case;	
	end process;
end architecture;