#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000179c3096940 .scope module, "tb_seq_detect_mealy" "tb_seq_detect_mealy" 2 2;
 .timescale -9 -12;
v00000179c30a3240_0 .var "clk", 0 0;
v00000179c30a32e0_0 .var "din", 0 0;
v00000179c30a3380_0 .var "rst", 0 0;
v00000179c30a3420_0 .net "y", 0 0, v00000179c319e7a0_0;  1 drivers
S_00000179c3096ad0 .scope module, "dut" "seq_detect_mealy" 2 7, 3 1 0, S_00000179c3096940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "din";
    .port_info 3 /OUTPUT 1 "y";
P_00000179c319be40 .param/l "S0" 1 3 9, C4<00>;
P_00000179c319be78 .param/l "S1" 1 3 10, C4<01>;
P_00000179c319beb0 .param/l "S2" 1 3 11, C4<10>;
P_00000179c319bee8 .param/l "S3" 1 3 12, C4<11>;
v00000179c319e520_0 .net "clk", 0 0, v00000179c30a3240_0;  1 drivers
v00000179c3072bf0_0 .net "din", 0 0, v00000179c30a32e0_0;  1 drivers
v00000179c319e5c0_0 .var "next_state", 1 0;
v00000179c319e660_0 .net "rst", 0 0, v00000179c30a3380_0;  1 drivers
v00000179c319e700_0 .var "state", 1 0;
v00000179c319e7a0_0 .var "y", 0 0;
E_00000179c3095620 .event anyedge, v00000179c319e700_0, v00000179c3072bf0_0;
E_00000179c3094a20 .event posedge, v00000179c319e520_0;
S_00000179c30a30b0 .scope task, "send_bits" "send_bits" 2 35, 2 35 0, S_00000179c3096940;
 .timescale -9 -12;
v00000179c319e840_0 .var "data", 31 0;
v00000179c319e8e0_0 .var/i "i", 31 0;
TD_tb_seq_detect_mealy.send_bits ;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v00000179c319e8e0_0, 0, 32;
T_0.0 ;
    %load/vec4 v00000179c319e8e0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_0.1, 5;
    %load/vec4 v00000179c319e840_0;
    %load/vec4 v00000179c319e8e0_0;
    %part/s 1;
    %store/vec4 v00000179c30a32e0_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v00000179c319e8e0_0;
    %subi 1, 0, 32;
    %store/vec4 v00000179c319e8e0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .scope S_00000179c3096ad0;
T_1 ;
    %wait E_00000179c3094a20;
    %load/vec4 v00000179c319e660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000179c319e700_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000179c319e5c0_0;
    %assign/vec4 v00000179c319e700_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000179c3096ad0;
T_2 ;
    %wait E_00000179c3095620;
    %load/vec4 v00000179c319e700_0;
    %store/vec4 v00000179c319e5c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000179c319e7a0_0, 0, 1;
    %load/vec4 v00000179c319e700_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000179c319e5c0_0, 0, 2;
    %jmp T_2.5;
T_2.0 ;
    %load/vec4 v00000179c3072bf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.6, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.7, 8;
T_2.6 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.7, 8;
 ; End of false expr.
    %blend;
T_2.7;
    %store/vec4 v00000179c319e5c0_0, 0, 2;
    %jmp T_2.5;
T_2.1 ;
    %load/vec4 v00000179c3072bf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.8, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_2.9, 8;
T_2.8 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.9, 8;
 ; End of false expr.
    %blend;
T_2.9;
    %store/vec4 v00000179c319e5c0_0, 0, 2;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v00000179c3072bf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.10, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_2.11, 8;
T_2.10 ; End of true expr.
    %pushi/vec4 3, 0, 2;
    %jmp/0 T_2.11, 8;
 ; End of false expr.
    %blend;
T_2.11;
    %store/vec4 v00000179c319e5c0_0, 0, 2;
    %jmp T_2.5;
T_2.3 ;
    %load/vec4 v00000179c3072bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.12, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000179c319e5c0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000179c319e7a0_0, 0, 1;
    %jmp T_2.13;
T_2.12 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000179c319e5c0_0, 0, 2;
T_2.13 ;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000179c3096940;
T_3 ;
    %delay 5000, 0;
    %load/vec4 v00000179c30a3240_0;
    %inv;
    %store/vec4 v00000179c30a3240_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_00000179c3096940;
T_4 ;
    %vpi_call 2 19 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 20 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000179c3096940 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000179c30a3240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000179c30a3380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000179c30a32e0_0, 0, 1;
    %delay 12000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000179c30a3380_0, 0, 1;
    %pushi/vec4 1757, 0, 32;
    %store/vec4 v00000179c319e840_0, 0, 32;
    %fork TD_tb_seq_detect_mealy.send_bits, S_00000179c30a30b0;
    %join;
    %delay 50000, 0;
    %vpi_call 2 31 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_00000179c3096940;
T_5 ;
    %vpi_call 2 47 "$monitor", "T=%0t din=%b y=%b state=%b", $time, v00000179c30a32e0_0, v00000179c30a3420_0, v00000179c319e700_0 {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_seq_detect_mealy.v";
    "seq_detect_mealy.v";
