Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Dec  8 22:43:35 2019
| Host         : LAPTOP-9CDK2BBH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[0].inst/b_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[0].inst/b_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[0].inst/b_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[0].inst/b_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[0].inst/g_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[0].inst/g_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[0].inst/g_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[0].inst/g_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[0].inst/max_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[0].inst/max_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[0].inst/max_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[0].inst/max_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[0].inst/r_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[0].inst/r_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[0].inst/r_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[0].inst/r_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[10].inst/b_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[10].inst/b_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[10].inst/b_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[10].inst/b_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[10].inst/g_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[10].inst/g_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[10].inst/g_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[10].inst/g_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[10].inst/max_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[10].inst/max_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[10].inst/max_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[10].inst/max_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[10].inst/r_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[10].inst/r_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[10].inst/r_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[10].inst/r_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[11].inst/b_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[11].inst/b_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[11].inst/b_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[11].inst/b_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[11].inst/g_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[11].inst/g_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[11].inst/g_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[11].inst/g_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[11].inst/max_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[11].inst/max_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[11].inst/max_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[11].inst/max_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[11].inst/r_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[11].inst/r_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[11].inst/r_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[11].inst/r_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[12].inst/b_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[12].inst/b_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[12].inst/b_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[12].inst/b_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[12].inst/g_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[12].inst/g_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[12].inst/g_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[12].inst/g_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[12].inst/max_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[12].inst/max_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[12].inst/max_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[12].inst/max_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[12].inst/r_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[12].inst/r_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[12].inst/r_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[12].inst/r_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[13].inst/b_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[13].inst/b_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[13].inst/b_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[13].inst/b_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[13].inst/g_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[13].inst/g_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[13].inst/g_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[13].inst/g_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[13].inst/max_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[13].inst/max_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[13].inst/max_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[13].inst/max_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[13].inst/r_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[13].inst/r_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[13].inst/r_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[13].inst/r_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[14].inst/b_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[14].inst/b_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[14].inst/b_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[14].inst/b_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[14].inst/g_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[14].inst/g_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[14].inst/g_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[14].inst/g_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[14].inst/max_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[14].inst/max_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[14].inst/max_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[14].inst/max_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[14].inst/r_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[14].inst/r_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[14].inst/r_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[14].inst/r_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[15].inst/b_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[15].inst/b_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[15].inst/b_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[15].inst/b_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[15].inst/g_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[15].inst/g_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[15].inst/g_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[15].inst/g_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[15].inst/max_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[15].inst/max_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[15].inst/max_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[15].inst/max_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[15].inst/r_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[15].inst/r_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[15].inst/r_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[15].inst/r_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[16].inst/b_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[16].inst/b_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[16].inst/b_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[16].inst/b_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[16].inst/g_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[16].inst/g_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[16].inst/g_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[16].inst/g_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[16].inst/max_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[16].inst/max_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[16].inst/max_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[16].inst/max_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[16].inst/r_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[16].inst/r_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[16].inst/r_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[16].inst/r_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[17].inst/b_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[17].inst/b_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[17].inst/b_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[17].inst/b_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[17].inst/g_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[17].inst/g_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[17].inst/g_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[17].inst/g_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[17].inst/max_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[17].inst/max_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[17].inst/max_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[17].inst/max_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[17].inst/r_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[17].inst/r_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[17].inst/r_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[17].inst/r_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[18].inst/b_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[18].inst/b_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[18].inst/b_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[18].inst/b_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[18].inst/g_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[18].inst/g_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[18].inst/g_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[18].inst/g_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[18].inst/max_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[18].inst/max_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[18].inst/max_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[18].inst/max_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[18].inst/r_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[18].inst/r_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[18].inst/r_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[18].inst/r_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[1].inst/b_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[1].inst/b_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[1].inst/b_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[1].inst/b_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[1].inst/g_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[1].inst/g_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[1].inst/g_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[1].inst/g_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[1].inst/max_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[1].inst/max_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[1].inst/max_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[1].inst/max_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[1].inst/r_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[1].inst/r_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[1].inst/r_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[1].inst/r_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[2].inst/b_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[2].inst/b_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[2].inst/b_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[2].inst/b_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[2].inst/g_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[2].inst/g_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[2].inst/g_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[2].inst/g_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[2].inst/max_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[2].inst/max_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[2].inst/max_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[2].inst/max_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[2].inst/r_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[2].inst/r_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[2].inst/r_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[2].inst/r_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[3].inst/b_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[3].inst/b_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[3].inst/b_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[3].inst/b_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[3].inst/g_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[3].inst/g_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[3].inst/g_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[3].inst/g_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[3].inst/max_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[3].inst/max_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[3].inst/max_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[3].inst/max_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[3].inst/r_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[3].inst/r_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[3].inst/r_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[3].inst/r_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[4].inst/b_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[4].inst/b_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[4].inst/b_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[4].inst/b_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[4].inst/g_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[4].inst/g_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[4].inst/g_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[4].inst/g_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[4].inst/max_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[4].inst/max_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[4].inst/max_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[4].inst/max_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[4].inst/r_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[4].inst/r_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[4].inst/r_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[4].inst/r_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[5].inst/b_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[5].inst/b_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[5].inst/b_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[5].inst/b_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[5].inst/g_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[5].inst/g_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[5].inst/g_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[5].inst/g_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[5].inst/max_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[5].inst/max_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[5].inst/max_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[5].inst/max_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[5].inst/r_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[5].inst/r_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[5].inst/r_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[5].inst/r_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[6].inst/b_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[6].inst/b_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[6].inst/b_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[6].inst/b_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[6].inst/g_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[6].inst/g_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[6].inst/g_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[6].inst/g_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[6].inst/max_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[6].inst/max_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[6].inst/max_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[6].inst/max_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[6].inst/r_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[6].inst/r_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[6].inst/r_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[6].inst/r_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[7].inst/b_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[7].inst/b_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[7].inst/b_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[7].inst/b_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[7].inst/g_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[7].inst/g_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[7].inst/g_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[7].inst/g_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[7].inst/max_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[7].inst/max_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[7].inst/max_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[7].inst/max_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[7].inst/r_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[7].inst/r_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[7].inst/r_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[7].inst/r_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[8].inst/b_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[8].inst/b_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[8].inst/b_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[8].inst/b_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[8].inst/g_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[8].inst/g_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[8].inst/g_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[8].inst/g_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[8].inst/max_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[8].inst/max_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[8].inst/max_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[8].inst/max_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[8].inst/r_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[8].inst/r_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[8].inst/r_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[8].inst/r_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[9].inst/b_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[9].inst/b_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[9].inst/b_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[9].inst/b_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[9].inst/g_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[9].inst/g_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[9].inst/g_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[9].inst/g_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[9].inst/max_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[9].inst/max_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[9].inst/max_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[9].inst/max_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[9].inst/r_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[9].inst/r_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[9].inst/r_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[9].inst/r_reg[7]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: pclk_in_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: state_reg[0]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: state_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1536 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 5926 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     27.013        0.000                      0                13916        0.054        0.000                      0                13916        3.000        0.000                       0                  5913  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk_100mhz              {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100mhz                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         27.013        0.000                      0                13916        0.152        0.000                      0                13916       19.230        0.000                       0                  5909  
  clkfbout_clk_wiz_0                                                                                                                                                      8.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       27.016        0.000                      0                13916        0.152        0.000                      0                13916       19.230        0.000                       0                  5909  
  clkfbout_clk_wiz_0_1                                                                                                                                                    8.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         27.013        0.000                      0                13916        0.054        0.000                      0                13916  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       27.013        0.000                      0                13916        0.054        0.000                      0                13916  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       27.013ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.013ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[8].inst/min_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.720ns  (logic 1.816ns (14.277%)  route 10.904ns (85.723%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 39.253 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.215ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        1.402    -0.215    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clkb
    RAMB36_X1Y2          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.635     0.420 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           1.214     1.634    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8[1]
    SLICE_X65Y22         LUT6 (Prop_lut6_I0_O)        0.097     1.731 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.731    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_7_n_0
    SLICE_X65Y22         MUXF7 (Prop_muxf7_I1_O)      0.167     1.898 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_3/O
                         net (fo=1, routed)           1.494     3.392    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_3_n_0
    SLICE_X65Y50         LUT5 (Prop_lut5_I4_O)        0.229     3.621 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=285, routed)         7.424    11.045    bin_maze_filt/genblk1[8].inst/doutb[4]
    SLICE_X15Y51         LUT4 (Prop_lut4_I1_O)        0.097    11.142 r  bin_maze_filt/genblk1[8].inst/min[7]_i_11__8/O
                         net (fo=1, routed)           0.000    11.142    bin_maze_filt/genblk1[8].inst/min[7]_i_11__8_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    11.484 r  bin_maze_filt/genblk1[8].inst/min_reg[7]_i_4/CO[1]
                         net (fo=4, routed)           0.772    12.256    bin_maze_filt/genblk1[8].inst/min22_in
    SLICE_X14Y50         LUT6 (Prop_lut6_I3_O)        0.249    12.505 r  bin_maze_filt/genblk1[8].inst/min[4]_i_1__7/O
                         net (fo=1, routed)           0.000    12.505    bin_maze_filt/genblk1[8].inst/min[4]_i_1__7_n_0
    SLICE_X14Y50         FDRE                                         r  bin_maze_filt/genblk1[8].inst/min_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        1.157    39.253    bin_maze_filt/genblk1[8].inst/clk_out1
    SLICE_X14Y50         FDRE                                         r  bin_maze_filt/genblk1[8].inst/min_reg[4]/C
                         clock pessimism              0.293    39.546    
                         clock uncertainty           -0.098    39.448    
    SLICE_X14Y50         FDRE (Setup_fdre_C_D)        0.069    39.517    bin_maze_filt/genblk1[8].inst/min_reg[4]
  -------------------------------------------------------------------
                         required time                         39.517    
                         arrival time                         -12.505    
  -------------------------------------------------------------------
                         slack                                 27.013    

Slack (MET) :             27.020ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[8].inst/min_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.716ns  (logic 1.816ns (14.281%)  route 10.900ns (85.719%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 39.253 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.215ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        1.402    -0.215    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clkb
    RAMB36_X1Y2          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.635     0.420 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           1.214     1.634    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8[1]
    SLICE_X65Y22         LUT6 (Prop_lut6_I0_O)        0.097     1.731 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.731    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_7_n_0
    SLICE_X65Y22         MUXF7 (Prop_muxf7_I1_O)      0.167     1.898 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_3/O
                         net (fo=1, routed)           1.494     3.392    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_3_n_0
    SLICE_X65Y50         LUT5 (Prop_lut5_I4_O)        0.229     3.621 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=285, routed)         7.424    11.045    bin_maze_filt/genblk1[8].inst/doutb[4]
    SLICE_X15Y51         LUT4 (Prop_lut4_I1_O)        0.097    11.142 r  bin_maze_filt/genblk1[8].inst/min[7]_i_11__8/O
                         net (fo=1, routed)           0.000    11.142    bin_maze_filt/genblk1[8].inst/min[7]_i_11__8_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    11.484 r  bin_maze_filt/genblk1[8].inst/min_reg[7]_i_4/CO[1]
                         net (fo=4, routed)           0.768    12.252    bin_maze_filt/genblk1[8].inst/min22_in
    SLICE_X14Y50         LUT6 (Prop_lut6_I3_O)        0.249    12.501 r  bin_maze_filt/genblk1[8].inst/min[5]_i_1__7/O
                         net (fo=1, routed)           0.000    12.501    bin_maze_filt/genblk1[8].inst/min[5]_i_1__7_n_0
    SLICE_X14Y50         FDRE                                         r  bin_maze_filt/genblk1[8].inst/min_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        1.157    39.253    bin_maze_filt/genblk1[8].inst/clk_out1
    SLICE_X14Y50         FDRE                                         r  bin_maze_filt/genblk1[8].inst/min_reg[5]/C
                         clock pessimism              0.293    39.546    
                         clock uncertainty           -0.098    39.448    
    SLICE_X14Y50         FDRE (Setup_fdre_C_D)        0.072    39.520    bin_maze_filt/genblk1[8].inst/min_reg[5]
  -------------------------------------------------------------------
                         required time                         39.520    
                         arrival time                         -12.501    
  -------------------------------------------------------------------
                         slack                                 27.020    

Slack (MET) :             27.087ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[8].inst/min_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.647ns  (logic 1.816ns (14.359%)  route 10.831ns (85.641%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 39.253 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.215ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        1.402    -0.215    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clkb
    RAMB36_X1Y2          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.635     0.420 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           1.214     1.634    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8[1]
    SLICE_X65Y22         LUT6 (Prop_lut6_I0_O)        0.097     1.731 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.731    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_7_n_0
    SLICE_X65Y22         MUXF7 (Prop_muxf7_I1_O)      0.167     1.898 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_3/O
                         net (fo=1, routed)           1.494     3.392    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_3_n_0
    SLICE_X65Y50         LUT5 (Prop_lut5_I4_O)        0.229     3.621 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=285, routed)         7.424    11.045    bin_maze_filt/genblk1[8].inst/doutb[4]
    SLICE_X15Y51         LUT4 (Prop_lut4_I1_O)        0.097    11.142 r  bin_maze_filt/genblk1[8].inst/min[7]_i_11__8/O
                         net (fo=1, routed)           0.000    11.142    bin_maze_filt/genblk1[8].inst/min[7]_i_11__8_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    11.484 r  bin_maze_filt/genblk1[8].inst/min_reg[7]_i_4/CO[1]
                         net (fo=4, routed)           0.698    12.183    bin_maze_filt/genblk1[8].inst/min22_in
    SLICE_X14Y50         LUT6 (Prop_lut6_I3_O)        0.249    12.432 r  bin_maze_filt/genblk1[8].inst/min[7]_i_2__7/O
                         net (fo=1, routed)           0.000    12.432    bin_maze_filt/genblk1[8].inst/min[7]_i_2__7_n_0
    SLICE_X14Y50         FDRE                                         r  bin_maze_filt/genblk1[8].inst/min_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        1.157    39.253    bin_maze_filt/genblk1[8].inst/clk_out1
    SLICE_X14Y50         FDRE                                         r  bin_maze_filt/genblk1[8].inst/min_reg[7]/C
                         clock pessimism              0.293    39.546    
                         clock uncertainty           -0.098    39.448    
    SLICE_X14Y50         FDRE (Setup_fdre_C_D)        0.070    39.518    bin_maze_filt/genblk1[8].inst/min_reg[7]
  -------------------------------------------------------------------
                         required time                         39.518    
                         arrival time                         -12.432    
  -------------------------------------------------------------------
                         slack                                 27.087    

Slack (MET) :             27.268ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[8].inst/min_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.466ns  (logic 1.816ns (14.568%)  route 10.650ns (85.432%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 39.253 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.215ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        1.402    -0.215    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clkb
    RAMB36_X1Y2          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.635     0.420 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           1.214     1.634    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8[1]
    SLICE_X65Y22         LUT6 (Prop_lut6_I0_O)        0.097     1.731 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.731    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_7_n_0
    SLICE_X65Y22         MUXF7 (Prop_muxf7_I1_O)      0.167     1.898 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_3/O
                         net (fo=1, routed)           1.494     3.392    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_3_n_0
    SLICE_X65Y50         LUT5 (Prop_lut5_I4_O)        0.229     3.621 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=285, routed)         7.424    11.045    bin_maze_filt/genblk1[8].inst/doutb[4]
    SLICE_X15Y51         LUT4 (Prop_lut4_I1_O)        0.097    11.142 r  bin_maze_filt/genblk1[8].inst/min[7]_i_11__8/O
                         net (fo=1, routed)           0.000    11.142    bin_maze_filt/genblk1[8].inst/min[7]_i_11__8_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    11.484 r  bin_maze_filt/genblk1[8].inst/min_reg[7]_i_4/CO[1]
                         net (fo=4, routed)           0.517    12.002    bin_maze_filt/genblk1[8].inst/min22_in
    SLICE_X14Y50         LUT6 (Prop_lut6_I3_O)        0.249    12.251 r  bin_maze_filt/genblk1[8].inst/min[6]_i_1__7/O
                         net (fo=1, routed)           0.000    12.251    bin_maze_filt/genblk1[8].inst/min[6]_i_1__7_n_0
    SLICE_X14Y50         FDRE                                         r  bin_maze_filt/genblk1[8].inst/min_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        1.157    39.253    bin_maze_filt/genblk1[8].inst/clk_out1
    SLICE_X14Y50         FDRE                                         r  bin_maze_filt/genblk1[8].inst/min_reg[6]/C
                         clock pessimism              0.293    39.546    
                         clock uncertainty           -0.098    39.448    
    SLICE_X14Y50         FDRE (Setup_fdre_C_D)        0.070    39.518    bin_maze_filt/genblk1[8].inst/min_reg[6]
  -------------------------------------------------------------------
                         required time                         39.518    
                         arrival time                         -12.251    
  -------------------------------------------------------------------
                         slack                                 27.268    

Slack (MET) :             27.325ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[0].inst/max_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.367ns  (logic 1.934ns (15.638%)  route 10.433ns (84.362%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 39.244 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.183ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        1.434    -0.183    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X2Y6          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.635     0.452 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.269     1.721    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5[7]
    SLICE_X64Y23         LUT6 (Prop_lut6_I1_O)        0.097     1.818 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     1.818    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_6_n_0
    SLICE_X64Y23         MUXF7 (Prop_muxf7_I0_O)      0.163     1.981 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_3/O
                         net (fo=1, routed)           1.488     3.470    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_3_n_0
    SLICE_X64Y50         LUT5 (Prop_lut5_I4_O)        0.229     3.699 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=285, routed)         6.848    10.546    bin_maze_filt/genblk1[0].inst/doutb[10]
    SLICE_X28Y86         LUT4 (Prop_lut4_I0_O)        0.097    10.643 r  bin_maze_filt/genblk1[0].inst/max[7]_i_17/O
                         net (fo=1, routed)           0.000    10.643    bin_maze_filt/genblk1[0].inst/max[7]_i_17_n_0
    SLICE_X28Y86         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    11.010 r  bin_maze_filt/genblk1[0].inst/max_reg[7]_i_5/CO[1]
                         net (fo=1, routed)           0.313    11.323    bin_maze_filt/genblk1[0].inst/max28_in
    SLICE_X31Y86         LUT2 (Prop_lut2_I0_O)        0.249    11.572 r  bin_maze_filt/genblk1[0].inst/max[7]_i_2/O
                         net (fo=4, routed)           0.515    12.087    bin_maze_filt/genblk1[0].inst/max19_out
    SLICE_X30Y86         LUT6 (Prop_lut6_I1_O)        0.097    12.184 r  bin_maze_filt/genblk1[0].inst/max[7]_i_1/O
                         net (fo=1, routed)           0.000    12.184    bin_maze_filt/genblk1[0].inst/max[7]_i_1_n_0
    SLICE_X30Y86         FDRE                                         r  bin_maze_filt/genblk1[0].inst/max_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        1.148    39.244    bin_maze_filt/genblk1[0].inst/clk_out1
    SLICE_X30Y86         FDRE                                         r  bin_maze_filt/genblk1[0].inst/max_reg[7]/C
                         clock pessimism              0.293    39.537    
                         clock uncertainty           -0.098    39.439    
    SLICE_X30Y86         FDRE (Setup_fdre_C_D)        0.070    39.509    bin_maze_filt/genblk1[0].inst/max_reg[7]
  -------------------------------------------------------------------
                         required time                         39.509    
                         arrival time                         -12.184    
  -------------------------------------------------------------------
                         slack                                 27.325    

Slack (MET) :             27.328ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[4].inst/max_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.362ns  (logic 1.818ns (14.707%)  route 10.544ns (85.293%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.751ns = ( 39.249 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.215ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        1.402    -0.215    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clkb
    RAMB36_X1Y2          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.635     0.420 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           1.214     1.634    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8[1]
    SLICE_X65Y22         LUT6 (Prop_lut6_I0_O)        0.097     1.731 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.731    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_7_n_0
    SLICE_X65Y22         MUXF7 (Prop_muxf7_I1_O)      0.167     1.898 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_3/O
                         net (fo=1, routed)           1.494     3.392    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_3_n_0
    SLICE_X65Y50         LUT5 (Prop_lut5_I4_O)        0.229     3.621 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=285, routed)         7.097    10.719    bin_maze_filt/genblk1[4].inst/doutb[4]
    SLICE_X14Y64         LUT4 (Prop_lut4_I0_O)        0.097    10.816 r  bin_maze_filt/genblk1[4].inst/max[7]_i_10__3/O
                         net (fo=1, routed)           0.000    10.816    bin_maze_filt/genblk1[4].inst/max[7]_i_10__3_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    11.158 r  bin_maze_filt/genblk1[4].inst/max_reg[7]_i_3/CO[1]
                         net (fo=4, routed)           0.738    11.896    bin_maze_filt/genblk1[4].inst/max26_in
    SLICE_X13Y63         LUT6 (Prop_lut6_I3_O)        0.251    12.147 r  bin_maze_filt/genblk1[4].inst/max[5]_i_1__3/O
                         net (fo=1, routed)           0.000    12.147    bin_maze_filt/genblk1[4].inst/max[5]_i_1__3_n_0
    SLICE_X13Y63         FDRE                                         r  bin_maze_filt/genblk1[4].inst/max_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        1.153    39.249    bin_maze_filt/genblk1[4].inst/clk_out1
    SLICE_X13Y63         FDRE                                         r  bin_maze_filt/genblk1[4].inst/max_reg[5]/C
                         clock pessimism              0.293    39.542    
                         clock uncertainty           -0.098    39.444    
    SLICE_X13Y63         FDRE (Setup_fdre_C_D)        0.030    39.474    bin_maze_filt/genblk1[4].inst/max_reg[5]
  -------------------------------------------------------------------
                         required time                         39.474    
                         arrival time                         -12.147    
  -------------------------------------------------------------------
                         slack                                 27.328    

Slack (MET) :             27.331ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[4].inst/max_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.361ns  (logic 1.818ns (14.708%)  route 10.543ns (85.292%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.751ns = ( 39.249 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.215ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        1.402    -0.215    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clkb
    RAMB36_X1Y2          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.635     0.420 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           1.214     1.634    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8[1]
    SLICE_X65Y22         LUT6 (Prop_lut6_I0_O)        0.097     1.731 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.731    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_7_n_0
    SLICE_X65Y22         MUXF7 (Prop_muxf7_I1_O)      0.167     1.898 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_3/O
                         net (fo=1, routed)           1.494     3.392    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_3_n_0
    SLICE_X65Y50         LUT5 (Prop_lut5_I4_O)        0.229     3.621 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=285, routed)         7.097    10.719    bin_maze_filt/genblk1[4].inst/doutb[4]
    SLICE_X14Y64         LUT4 (Prop_lut4_I0_O)        0.097    10.816 r  bin_maze_filt/genblk1[4].inst/max[7]_i_10__3/O
                         net (fo=1, routed)           0.000    10.816    bin_maze_filt/genblk1[4].inst/max[7]_i_10__3_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    11.158 r  bin_maze_filt/genblk1[4].inst/max_reg[7]_i_3/CO[1]
                         net (fo=4, routed)           0.737    11.895    bin_maze_filt/genblk1[4].inst/max26_in
    SLICE_X13Y63         LUT6 (Prop_lut6_I3_O)        0.251    12.146 r  bin_maze_filt/genblk1[4].inst/max[6]_i_1__3/O
                         net (fo=1, routed)           0.000    12.146    bin_maze_filt/genblk1[4].inst/max[6]_i_1__3_n_0
    SLICE_X13Y63         FDRE                                         r  bin_maze_filt/genblk1[4].inst/max_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        1.153    39.249    bin_maze_filt/genblk1[4].inst/clk_out1
    SLICE_X13Y63         FDRE                                         r  bin_maze_filt/genblk1[4].inst/max_reg[6]/C
                         clock pessimism              0.293    39.542    
                         clock uncertainty           -0.098    39.444    
    SLICE_X13Y63         FDRE (Setup_fdre_C_D)        0.032    39.476    bin_maze_filt/genblk1[4].inst/max_reg[6]
  -------------------------------------------------------------------
                         required time                         39.476    
                         arrival time                         -12.146    
  -------------------------------------------------------------------
                         slack                                 27.331    

Slack (MET) :             27.384ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[0].inst/max_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.311ns  (logic 1.934ns (15.710%)  route 10.377ns (84.290%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 39.244 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.183ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        1.434    -0.183    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X2Y6          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.635     0.452 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.269     1.721    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5[7]
    SLICE_X64Y23         LUT6 (Prop_lut6_I1_O)        0.097     1.818 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     1.818    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_6_n_0
    SLICE_X64Y23         MUXF7 (Prop_muxf7_I0_O)      0.163     1.981 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_3/O
                         net (fo=1, routed)           1.488     3.470    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_3_n_0
    SLICE_X64Y50         LUT5 (Prop_lut5_I4_O)        0.229     3.699 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=285, routed)         6.848    10.546    bin_maze_filt/genblk1[0].inst/doutb[10]
    SLICE_X28Y86         LUT4 (Prop_lut4_I0_O)        0.097    10.643 r  bin_maze_filt/genblk1[0].inst/max[7]_i_17/O
                         net (fo=1, routed)           0.000    10.643    bin_maze_filt/genblk1[0].inst/max[7]_i_17_n_0
    SLICE_X28Y86         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    11.010 r  bin_maze_filt/genblk1[0].inst/max_reg[7]_i_5/CO[1]
                         net (fo=1, routed)           0.313    11.323    bin_maze_filt/genblk1[0].inst/max28_in
    SLICE_X31Y86         LUT2 (Prop_lut2_I0_O)        0.249    11.572 r  bin_maze_filt/genblk1[0].inst/max[7]_i_2/O
                         net (fo=4, routed)           0.458    12.031    bin_maze_filt/genblk1[0].inst/max19_out
    SLICE_X30Y86         LUT6 (Prop_lut6_I1_O)        0.097    12.128 r  bin_maze_filt/genblk1[0].inst/max[6]_i_1/O
                         net (fo=1, routed)           0.000    12.128    bin_maze_filt/genblk1[0].inst/max[6]_i_1_n_0
    SLICE_X30Y86         FDRE                                         r  bin_maze_filt/genblk1[0].inst/max_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        1.148    39.244    bin_maze_filt/genblk1[0].inst/clk_out1
    SLICE_X30Y86         FDRE                                         r  bin_maze_filt/genblk1[0].inst/max_reg[6]/C
                         clock pessimism              0.293    39.537    
                         clock uncertainty           -0.098    39.439    
    SLICE_X30Y86         FDRE (Setup_fdre_C_D)        0.072    39.511    bin_maze_filt/genblk1[0].inst/max_reg[6]
  -------------------------------------------------------------------
                         required time                         39.511    
                         arrival time                         -12.128    
  -------------------------------------------------------------------
                         slack                                 27.384    

Slack (MET) :             27.445ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[0].inst/max_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.209ns  (logic 1.934ns (15.841%)  route 10.275ns (84.159%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.755ns = ( 39.245 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.183ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        1.434    -0.183    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X2Y6          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.635     0.452 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.269     1.721    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5[7]
    SLICE_X64Y23         LUT6 (Prop_lut6_I1_O)        0.097     1.818 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     1.818    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_6_n_0
    SLICE_X64Y23         MUXF7 (Prop_muxf7_I0_O)      0.163     1.981 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_3/O
                         net (fo=1, routed)           1.488     3.470    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_3_n_0
    SLICE_X64Y50         LUT5 (Prop_lut5_I4_O)        0.229     3.699 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=285, routed)         6.848    10.546    bin_maze_filt/genblk1[0].inst/doutb[10]
    SLICE_X28Y86         LUT4 (Prop_lut4_I0_O)        0.097    10.643 r  bin_maze_filt/genblk1[0].inst/max[7]_i_17/O
                         net (fo=1, routed)           0.000    10.643    bin_maze_filt/genblk1[0].inst/max[7]_i_17_n_0
    SLICE_X28Y86         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    11.010 r  bin_maze_filt/genblk1[0].inst/max_reg[7]_i_5/CO[1]
                         net (fo=1, routed)           0.313    11.323    bin_maze_filt/genblk1[0].inst/max28_in
    SLICE_X31Y86         LUT2 (Prop_lut2_I0_O)        0.249    11.572 r  bin_maze_filt/genblk1[0].inst/max[7]_i_2/O
                         net (fo=4, routed)           0.356    11.929    bin_maze_filt/genblk1[0].inst/max19_out
    SLICE_X29Y86         LUT6 (Prop_lut6_I1_O)        0.097    12.026 r  bin_maze_filt/genblk1[0].inst/max[4]_i_1/O
                         net (fo=1, routed)           0.000    12.026    bin_maze_filt/genblk1[0].inst/max[4]_i_1_n_0
    SLICE_X29Y86         FDRE                                         r  bin_maze_filt/genblk1[0].inst/max_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        1.149    39.245    bin_maze_filt/genblk1[0].inst/clk_out1
    SLICE_X29Y86         FDRE                                         r  bin_maze_filt/genblk1[0].inst/max_reg[4]/C
                         clock pessimism              0.293    39.538    
                         clock uncertainty           -0.098    39.440    
    SLICE_X29Y86         FDRE (Setup_fdre_C_D)        0.030    39.470    bin_maze_filt/genblk1[0].inst/max_reg[4]
  -------------------------------------------------------------------
                         required time                         39.470    
                         arrival time                         -12.026    
  -------------------------------------------------------------------
                         slack                                 27.445    

Slack (MET) :             27.527ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[0].inst/max_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.165ns  (logic 1.934ns (15.899%)  route 10.231ns (84.101%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 39.244 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.183ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        1.434    -0.183    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X2Y6          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.635     0.452 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.269     1.721    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5[7]
    SLICE_X64Y23         LUT6 (Prop_lut6_I1_O)        0.097     1.818 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     1.818    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_6_n_0
    SLICE_X64Y23         MUXF7 (Prop_muxf7_I0_O)      0.163     1.981 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_3/O
                         net (fo=1, routed)           1.488     3.470    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_3_n_0
    SLICE_X64Y50         LUT5 (Prop_lut5_I4_O)        0.229     3.699 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=285, routed)         6.848    10.546    bin_maze_filt/genblk1[0].inst/doutb[10]
    SLICE_X28Y86         LUT4 (Prop_lut4_I0_O)        0.097    10.643 r  bin_maze_filt/genblk1[0].inst/max[7]_i_17/O
                         net (fo=1, routed)           0.000    10.643    bin_maze_filt/genblk1[0].inst/max[7]_i_17_n_0
    SLICE_X28Y86         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    11.010 r  bin_maze_filt/genblk1[0].inst/max_reg[7]_i_5/CO[1]
                         net (fo=1, routed)           0.313    11.323    bin_maze_filt/genblk1[0].inst/max28_in
    SLICE_X31Y86         LUT2 (Prop_lut2_I0_O)        0.249    11.572 r  bin_maze_filt/genblk1[0].inst/max[7]_i_2/O
                         net (fo=4, routed)           0.312    11.884    bin_maze_filt/genblk1[0].inst/max19_out
    SLICE_X30Y86         LUT6 (Prop_lut6_I1_O)        0.097    11.981 r  bin_maze_filt/genblk1[0].inst/max[5]_i_1/O
                         net (fo=1, routed)           0.000    11.981    bin_maze_filt/genblk1[0].inst/max[5]_i_1_n_0
    SLICE_X30Y86         FDRE                                         r  bin_maze_filt/genblk1[0].inst/max_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        1.148    39.244    bin_maze_filt/genblk1[0].inst/clk_out1
    SLICE_X30Y86         FDRE                                         r  bin_maze_filt/genblk1[0].inst/max_reg[5]/C
                         clock pessimism              0.293    39.537    
                         clock uncertainty           -0.098    39.439    
    SLICE_X30Y86         FDRE (Setup_fdre_C_D)        0.069    39.508    bin_maze_filt/genblk1[0].inst/max_reg[5]
  -------------------------------------------------------------------
                         required time                         39.508    
                         arrival time                         -11.981    
  -------------------------------------------------------------------
                         slack                                 27.527    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[9].inst/h_div1/divider_copy_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[9].inst/h_div1/dividend_copy_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.327ns (67.296%)  route 0.159ns (32.704%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        0.635    -0.529    bin_maze_filt/genblk1[9].inst/h_div1/clk_out1
    SLICE_X71Y49         FDRE                                         r  bin_maze_filt/genblk1[9].inst/h_div1/divider_copy_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.388 f  bin_maze_filt/genblk1[9].inst/h_div1/divider_copy_reg[6]/Q
                         net (fo=4, routed)           0.158    -0.229    bin_maze_filt/genblk1[9].inst/divider_copy[6]
    SLICE_X70Y49         LUT2 (Prop_lut2_I0_O)        0.049    -0.180 r  bin_maze_filt/genblk1[9].inst/dividend_copy[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.180    bin_maze_filt/genblk1[9].inst/dividend_copy[7]_i_3_n_0
    SLICE_X70Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084    -0.096 r  bin_maze_filt/genblk1[9].inst/dividend_copy_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.096    bin_maze_filt/genblk1[9].inst/dividend_copy_reg[7]_i_1_n_0
    SLICE_X70Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.043 r  bin_maze_filt/genblk1[9].inst/dividend_copy_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.043    bin_maze_filt/genblk1[9].inst/h_div1/out[8]
    SLICE_X70Y50         FDRE                                         r  bin_maze_filt/genblk1[9].inst/h_div1/dividend_copy_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        0.841    -0.832    bin_maze_filt/genblk1[9].inst/h_div1/clk_out1
    SLICE_X70Y50         FDRE                                         r  bin_maze_filt/genblk1[9].inst/h_div1/dividend_copy_reg[8]/C
                         clock pessimism              0.504    -0.328    
    SLICE_X70Y50         FDRE (Hold_fdre_C_D)         0.134    -0.194    bin_maze_filt/genblk1[9].inst/h_div1/dividend_copy_reg[8]
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                          -0.043    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 bin_maze_filt/yellow_erosion/center_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/yellow_erosion/center_y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (71.003%)  route 0.076ns (28.997%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        0.569    -0.595    bin_maze_filt/yellow_erosion/clk_out1
    SLICE_X69Y97         FDRE                                         r  bin_maze_filt/yellow_erosion/center_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  bin_maze_filt/yellow_erosion/center_y_reg[4]/Q
                         net (fo=7, routed)           0.076    -0.378    bin_maze_filt/yellow_erosion/center_y_reg_n_0_[4]
    SLICE_X68Y97         LUT6 (Prop_lut6_I1_O)        0.045    -0.333 r  bin_maze_filt/yellow_erosion/center_y[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.333    bin_maze_filt/yellow_erosion/center_y[6]_i_1__0_n_0
    SLICE_X68Y97         FDRE                                         r  bin_maze_filt/yellow_erosion/center_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        0.841    -0.832    bin_maze_filt/yellow_erosion/clk_out1
    SLICE_X68Y97         FDRE                                         r  bin_maze_filt/yellow_erosion/center_y_reg[6]/C
                         clock pessimism              0.250    -0.582    
    SLICE_X68Y97         FDRE (Hold_fdre_C_D)         0.092    -0.490    bin_maze_filt/yellow_erosion/center_y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[18].inst/v_div1/quotient_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[18].inst/v_div1/quotient_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.935%)  route 0.055ns (25.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        0.568    -0.596    bin_maze_filt/genblk1[18].inst/v_div1/clk_out1
    SLICE_X70Y93         FDRE                                         r  bin_maze_filt/genblk1[18].inst/v_div1/quotient_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  bin_maze_filt/genblk1[18].inst/v_div1/quotient_reg[5]/Q
                         net (fo=2, routed)           0.055    -0.377    bin_maze_filt/genblk1[18].inst/v_div1/hsv_buffer[18]_18[5]
    SLICE_X70Y93         FDRE                                         r  bin_maze_filt/genblk1[18].inst/v_div1/quotient_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        0.840    -0.833    bin_maze_filt/genblk1[18].inst/v_div1/clk_out1
    SLICE_X70Y93         FDRE                                         r  bin_maze_filt/genblk1[18].inst/v_div1/quotient_reg[6]/C
                         clock pessimism              0.237    -0.596    
    SLICE_X70Y93         FDRE (Hold_fdre_C_D)         0.060    -0.536    bin_maze_filt/genblk1[18].inst/v_div1/quotient_reg[6]
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.377    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[8].inst/h_div1/bit_n_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[8].inst/h_div1/del_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.433%)  route 0.107ns (36.567%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        0.670    -0.494    bin_maze_filt/genblk1[8].inst/h_div1/clk_out1
    SLICE_X7Y49          FDRE                                         r  bin_maze_filt/genblk1[8].inst/h_div1/bit_n_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.353 f  bin_maze_filt/genblk1[8].inst/h_div1/bit_n_reg[2]/Q
                         net (fo=6, routed)           0.107    -0.245    bin_maze_filt/genblk1[8].inst/h_div1/bit_n_reg__0[2]
    SLICE_X6Y49          LUT6 (Prop_lut6_I5_O)        0.045    -0.200 r  bin_maze_filt/genblk1[8].inst/h_div1/del_ready_i_1__7/O
                         net (fo=1, routed)           0.000    -0.200    bin_maze_filt/genblk1[8].inst/h_div1/del_ready0
    SLICE_X6Y49          FDRE                                         r  bin_maze_filt/genblk1[8].inst/h_div1/del_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        0.947    -0.726    bin_maze_filt/genblk1[8].inst/h_div1/clk_out1
    SLICE_X6Y49          FDRE                                         r  bin_maze_filt/genblk1[8].inst/h_div1/del_ready_reg/C
                         clock pessimism              0.246    -0.481    
    SLICE_X6Y49          FDRE (Hold_fdre_C_D)         0.120    -0.361    bin_maze_filt/genblk1[8].inst/h_div1/del_ready_reg
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[6].inst/h_div1/quotient_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[6].inst/h0/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.852%)  route 0.196ns (58.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        0.558    -0.606    bin_maze_filt/genblk1[6].inst/h_div1/clk_out1
    SLICE_X59Y80         FDRE                                         r  bin_maze_filt/genblk1[6].inst/h_div1/quotient_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  bin_maze_filt/genblk1[6].inst/h_div1/quotient_temp_reg[1]/Q
                         net (fo=2, routed)           0.196    -0.269    bin_maze_filt/genblk1[6].inst/p_0_in1_in[2]
    DSP48_X1Y32          DSP48E1                                      r  bin_maze_filt/genblk1[6].inst/h0/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        0.901    -0.771    bin_maze_filt/genblk1[6].inst/clk_out1
    DSP48_X1Y32          DSP48E1                                      r  bin_maze_filt/genblk1[6].inst/h0/CLK
                         clock pessimism              0.275    -0.496    
    DSP48_X1Y32          DSP48E1 (Hold_dsp48e1_CLK_A[2])
                                                      0.066    -0.430    bin_maze_filt/genblk1[6].inst/h0
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1_r_1135/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[16].inst/v_div1/quotient_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.225%)  route 0.108ns (36.775%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        0.595    -0.569    bin_maze_filt/clk_out1
    SLICE_X73Y93         FDRE                                         r  bin_maze_filt/genblk1_r_1135/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  bin_maze_filt/genblk1_r_1135/Q
                         net (fo=1, routed)           0.108    -0.320    bin_maze_filt/genblk1_r_1135_n_0
    SLICE_X75Y93         LUT2 (Prop_lut2_I1_O)        0.045    -0.275 r  bin_maze_filt/genblk1_gate__31/O
                         net (fo=1, routed)           0.000    -0.275    bin_maze_filt/genblk1[16].inst/v_div1/quotient_reg[4]_bin_maze_filt_genblk1_r_1135_0
    SLICE_X75Y93         FDRE                                         r  bin_maze_filt/genblk1[16].inst/v_div1/quotient_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        0.870    -0.803    bin_maze_filt/genblk1[16].inst/v_div1/clk_out1
    SLICE_X75Y93         FDRE                                         r  bin_maze_filt/genblk1[16].inst/v_div1/quotient_reg[5]/C
                         clock pessimism              0.275    -0.528    
    SLICE_X75Y93         FDRE (Hold_fdre_C_D)         0.092    -0.436    bin_maze_filt/genblk1[16].inst/v_div1/quotient_reg[5]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[10].inst/v_div1/bit_n_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[10].inst/v_div1/bit_n_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.865%)  route 0.110ns (37.135%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        0.565    -0.599    bin_maze_filt/genblk1[10].inst/v_div1/clk_out1
    SLICE_X51Y53         FDRE                                         r  bin_maze_filt/genblk1[10].inst/v_div1/bit_n_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  bin_maze_filt/genblk1[10].inst/v_div1/bit_n_reg[0]/Q
                         net (fo=7, routed)           0.110    -0.348    bin_maze_filt/genblk1[10].inst/v_div1/bit_n_reg__0[0]
    SLICE_X50Y53         LUT5 (Prop_lut5_I2_O)        0.045    -0.303 r  bin_maze_filt/genblk1[10].inst/v_div1/bit_n[4]_i_1__31/O
                         net (fo=1, routed)           0.000    -0.303    bin_maze_filt/genblk1[10].inst/v_div1/bit_n0__1[4]
    SLICE_X50Y53         FDSE                                         r  bin_maze_filt/genblk1[10].inst/v_div1/bit_n_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        0.835    -0.838    bin_maze_filt/genblk1[10].inst/v_div1/clk_out1
    SLICE_X50Y53         FDSE                                         r  bin_maze_filt/genblk1[10].inst/v_div1/bit_n_reg[4]/C
                         clock pessimism              0.252    -0.586    
    SLICE_X50Y53         FDSE (Hold_fdse_C_D)         0.121    -0.465    bin_maze_filt/genblk1[10].inst/v_div1/bit_n_reg[4]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[14].inst/v_div1/bit_n_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[14].inst/v_div1/bit_n_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.865%)  route 0.110ns (37.135%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        0.564    -0.600    bin_maze_filt/genblk1[14].inst/v_div1/clk_out1
    SLICE_X71Y63         FDRE                                         r  bin_maze_filt/genblk1[14].inst/v_div1/bit_n_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  bin_maze_filt/genblk1[14].inst/v_div1/bit_n_reg[0]/Q
                         net (fo=7, routed)           0.110    -0.349    bin_maze_filt/genblk1[14].inst/v_div1/bit_n_reg__0[0]
    SLICE_X70Y63         LUT5 (Prop_lut5_I2_O)        0.045    -0.304 r  bin_maze_filt/genblk1[14].inst/v_div1/bit_n[4]_i_1__43/O
                         net (fo=1, routed)           0.000    -0.304    bin_maze_filt/genblk1[14].inst/v_div1/bit_n0__1[4]
    SLICE_X70Y63         FDSE                                         r  bin_maze_filt/genblk1[14].inst/v_div1/bit_n_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        0.835    -0.838    bin_maze_filt/genblk1[14].inst/v_div1/clk_out1
    SLICE_X70Y63         FDSE                                         r  bin_maze_filt/genblk1[14].inst/v_div1/bit_n_reg[4]/C
                         clock pessimism              0.251    -0.587    
    SLICE_X70Y63         FDSE (Hold_fdse_C_D)         0.121    -0.466    bin_maze_filt/genblk1[14].inst/v_div1/bit_n_reg[4]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[17].inst/v_div1/bit_n_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[17].inst/v_div1/bit_n_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.865%)  route 0.110ns (37.135%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        0.602    -0.562    bin_maze_filt/genblk1[17].inst/v_div1/clk_out1
    SLICE_X81Y94         FDRE                                         r  bin_maze_filt/genblk1[17].inst/v_div1/bit_n_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  bin_maze_filt/genblk1[17].inst/v_div1/bit_n_reg[0]/Q
                         net (fo=7, routed)           0.110    -0.311    bin_maze_filt/genblk1[17].inst/v_div1/bit_n_reg__0[0]
    SLICE_X80Y94         LUT5 (Prop_lut5_I2_O)        0.045    -0.266 r  bin_maze_filt/genblk1[17].inst/v_div1/bit_n[4]_i_1__52/O
                         net (fo=1, routed)           0.000    -0.266    bin_maze_filt/genblk1[17].inst/v_div1/bit_n0__1[4]
    SLICE_X80Y94         FDSE                                         r  bin_maze_filt/genblk1[17].inst/v_div1/bit_n_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        0.874    -0.799    bin_maze_filt/genblk1[17].inst/v_div1/clk_out1
    SLICE_X80Y94         FDSE                                         r  bin_maze_filt/genblk1[17].inst/v_div1/bit_n_reg[4]/C
                         clock pessimism              0.250    -0.549    
    SLICE_X80Y94         FDSE (Hold_fdse_C_D)         0.121    -0.428    bin_maze_filt/genblk1[17].inst/v_div1/bit_n_reg[4]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[2].inst/s_div1/bit_n_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[2].inst/s_div1/bit_n_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.865%)  route 0.110ns (37.135%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        0.565    -0.599    bin_maze_filt/genblk1[2].inst/s_div1/clk_out1
    SLICE_X57Y94         FDRE                                         r  bin_maze_filt/genblk1[2].inst/s_div1/bit_n_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  bin_maze_filt/genblk1[2].inst/s_div1/bit_n_reg[0]/Q
                         net (fo=7, routed)           0.110    -0.348    bin_maze_filt/genblk1[2].inst/s_div1/bit_n_reg__0[0]
    SLICE_X56Y94         LUT5 (Prop_lut5_I2_O)        0.045    -0.303 r  bin_maze_filt/genblk1[2].inst/s_div1/bit_n[4]_i_1__6/O
                         net (fo=1, routed)           0.000    -0.303    bin_maze_filt/genblk1[2].inst/s_div1/bit_n0__0[4]
    SLICE_X56Y94         FDSE                                         r  bin_maze_filt/genblk1[2].inst/s_div1/bit_n_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        0.835    -0.838    bin_maze_filt/genblk1[2].inst/s_div1/clk_out1
    SLICE_X56Y94         FDSE                                         r  bin_maze_filt/genblk1[2].inst/s_div1/bit_n_reg[4]/C
                         clock pessimism              0.252    -0.586    
    SLICE_X56Y94         FDSE (Hold_fdse_C_D)         0.121    -0.465    bin_maze_filt/genblk1[2].inst/s_div1/bit_n_reg[4]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.162    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X1Y6      cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X1Y7      cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X0Y10     cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X0Y11     cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y21     end_color_map/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y21     end_color_map/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y22     end_color_map/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y22     end_color_map/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         40.000      37.859     RAMB36_X1Y23     skel_maze/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X1Y23     skel_maze/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X58Y107    bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[100]_srl32___bin_dilation_pixel_buffer_reg_r_94/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X56Y106    bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[1188]_srl32___bin_dilation_pixel_buffer_reg_r_222/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X56Y106    bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[1220]_srl32___bin_dilation_pixel_buffer_reg_r_254/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X56Y106    bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[1252]_srl32___bin_dilation_pixel_buffer_reg_r_286/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X56Y106    bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[1278]_srl26___bin_dilation_pixel_buffer_reg_r_312/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X58Y107    bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[132]_srl32___bin_dilation_pixel_buffer_reg_r_126/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X58Y107    bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[164]_srl32___bin_dilation_pixel_buffer_reg_r_158/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X58Y107    bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[196]_srl32___bin_dilation_pixel_buffer_reg_r_190/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X60Y107    bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[228]_srl32___bin_dilation_pixel_buffer_reg_r_222/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X60Y107    bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[260]_srl32___bin_dilation_pixel_buffer_reg_r_254/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X60Y103    bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[356]_srl32___bin_dilation_pixel_buffer_reg_r_30/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X60Y103    bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[388]_srl32___bin_dilation_pixel_buffer_reg_r_62/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X60Y104    bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[420]_srl32___bin_dilation_pixel_buffer_reg_r_94/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X60Y104    bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[452]_srl32___bin_dilation_pixel_buffer_reg_r_126/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X60Y104    bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[484]_srl32___bin_dilation_pixel_buffer_reg_r_158/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X60Y104    bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[516]_srl32___bin_dilation_pixel_buffer_reg_r_190/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X58Y104    bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[548]_srl32___bin_dilation_pixel_buffer_reg_r_222/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X58Y104    bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[580]_srl32___bin_dilation_pixel_buffer_reg_r_254/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X58Y104    bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[612]_srl32___bin_dilation_pixel_buffer_reg_r_286/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X58Y104    bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[638]_srl26___bin_dilation_pixel_buffer_reg_r_312/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17   clkdivider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       27.016ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.016ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[8].inst/min_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.720ns  (logic 1.816ns (14.277%)  route 10.904ns (85.723%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 39.253 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.215ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        1.402    -0.215    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clkb
    RAMB36_X1Y2          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.635     0.420 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           1.214     1.634    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8[1]
    SLICE_X65Y22         LUT6 (Prop_lut6_I0_O)        0.097     1.731 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.731    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_7_n_0
    SLICE_X65Y22         MUXF7 (Prop_muxf7_I1_O)      0.167     1.898 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_3/O
                         net (fo=1, routed)           1.494     3.392    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_3_n_0
    SLICE_X65Y50         LUT5 (Prop_lut5_I4_O)        0.229     3.621 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=285, routed)         7.424    11.045    bin_maze_filt/genblk1[8].inst/doutb[4]
    SLICE_X15Y51         LUT4 (Prop_lut4_I1_O)        0.097    11.142 r  bin_maze_filt/genblk1[8].inst/min[7]_i_11__8/O
                         net (fo=1, routed)           0.000    11.142    bin_maze_filt/genblk1[8].inst/min[7]_i_11__8_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    11.484 r  bin_maze_filt/genblk1[8].inst/min_reg[7]_i_4/CO[1]
                         net (fo=4, routed)           0.772    12.256    bin_maze_filt/genblk1[8].inst/min22_in
    SLICE_X14Y50         LUT6 (Prop_lut6_I3_O)        0.249    12.505 r  bin_maze_filt/genblk1[8].inst/min[4]_i_1__7/O
                         net (fo=1, routed)           0.000    12.505    bin_maze_filt/genblk1[8].inst/min[4]_i_1__7_n_0
    SLICE_X14Y50         FDRE                                         r  bin_maze_filt/genblk1[8].inst/min_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        1.157    39.253    bin_maze_filt/genblk1[8].inst/clk_out1
    SLICE_X14Y50         FDRE                                         r  bin_maze_filt/genblk1[8].inst/min_reg[4]/C
                         clock pessimism              0.293    39.546    
                         clock uncertainty           -0.094    39.452    
    SLICE_X14Y50         FDRE (Setup_fdre_C_D)        0.069    39.521    bin_maze_filt/genblk1[8].inst/min_reg[4]
  -------------------------------------------------------------------
                         required time                         39.521    
                         arrival time                         -12.505    
  -------------------------------------------------------------------
                         slack                                 27.016    

Slack (MET) :             27.023ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[8].inst/min_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.716ns  (logic 1.816ns (14.281%)  route 10.900ns (85.719%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 39.253 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.215ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        1.402    -0.215    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clkb
    RAMB36_X1Y2          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.635     0.420 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           1.214     1.634    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8[1]
    SLICE_X65Y22         LUT6 (Prop_lut6_I0_O)        0.097     1.731 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.731    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_7_n_0
    SLICE_X65Y22         MUXF7 (Prop_muxf7_I1_O)      0.167     1.898 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_3/O
                         net (fo=1, routed)           1.494     3.392    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_3_n_0
    SLICE_X65Y50         LUT5 (Prop_lut5_I4_O)        0.229     3.621 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=285, routed)         7.424    11.045    bin_maze_filt/genblk1[8].inst/doutb[4]
    SLICE_X15Y51         LUT4 (Prop_lut4_I1_O)        0.097    11.142 r  bin_maze_filt/genblk1[8].inst/min[7]_i_11__8/O
                         net (fo=1, routed)           0.000    11.142    bin_maze_filt/genblk1[8].inst/min[7]_i_11__8_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    11.484 r  bin_maze_filt/genblk1[8].inst/min_reg[7]_i_4/CO[1]
                         net (fo=4, routed)           0.768    12.252    bin_maze_filt/genblk1[8].inst/min22_in
    SLICE_X14Y50         LUT6 (Prop_lut6_I3_O)        0.249    12.501 r  bin_maze_filt/genblk1[8].inst/min[5]_i_1__7/O
                         net (fo=1, routed)           0.000    12.501    bin_maze_filt/genblk1[8].inst/min[5]_i_1__7_n_0
    SLICE_X14Y50         FDRE                                         r  bin_maze_filt/genblk1[8].inst/min_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        1.157    39.253    bin_maze_filt/genblk1[8].inst/clk_out1
    SLICE_X14Y50         FDRE                                         r  bin_maze_filt/genblk1[8].inst/min_reg[5]/C
                         clock pessimism              0.293    39.546    
                         clock uncertainty           -0.094    39.452    
    SLICE_X14Y50         FDRE (Setup_fdre_C_D)        0.072    39.524    bin_maze_filt/genblk1[8].inst/min_reg[5]
  -------------------------------------------------------------------
                         required time                         39.524    
                         arrival time                         -12.501    
  -------------------------------------------------------------------
                         slack                                 27.023    

Slack (MET) :             27.090ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[8].inst/min_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.647ns  (logic 1.816ns (14.359%)  route 10.831ns (85.641%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 39.253 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.215ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        1.402    -0.215    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clkb
    RAMB36_X1Y2          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.635     0.420 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           1.214     1.634    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8[1]
    SLICE_X65Y22         LUT6 (Prop_lut6_I0_O)        0.097     1.731 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.731    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_7_n_0
    SLICE_X65Y22         MUXF7 (Prop_muxf7_I1_O)      0.167     1.898 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_3/O
                         net (fo=1, routed)           1.494     3.392    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_3_n_0
    SLICE_X65Y50         LUT5 (Prop_lut5_I4_O)        0.229     3.621 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=285, routed)         7.424    11.045    bin_maze_filt/genblk1[8].inst/doutb[4]
    SLICE_X15Y51         LUT4 (Prop_lut4_I1_O)        0.097    11.142 r  bin_maze_filt/genblk1[8].inst/min[7]_i_11__8/O
                         net (fo=1, routed)           0.000    11.142    bin_maze_filt/genblk1[8].inst/min[7]_i_11__8_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    11.484 r  bin_maze_filt/genblk1[8].inst/min_reg[7]_i_4/CO[1]
                         net (fo=4, routed)           0.698    12.183    bin_maze_filt/genblk1[8].inst/min22_in
    SLICE_X14Y50         LUT6 (Prop_lut6_I3_O)        0.249    12.432 r  bin_maze_filt/genblk1[8].inst/min[7]_i_2__7/O
                         net (fo=1, routed)           0.000    12.432    bin_maze_filt/genblk1[8].inst/min[7]_i_2__7_n_0
    SLICE_X14Y50         FDRE                                         r  bin_maze_filt/genblk1[8].inst/min_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        1.157    39.253    bin_maze_filt/genblk1[8].inst/clk_out1
    SLICE_X14Y50         FDRE                                         r  bin_maze_filt/genblk1[8].inst/min_reg[7]/C
                         clock pessimism              0.293    39.546    
                         clock uncertainty           -0.094    39.452    
    SLICE_X14Y50         FDRE (Setup_fdre_C_D)        0.070    39.522    bin_maze_filt/genblk1[8].inst/min_reg[7]
  -------------------------------------------------------------------
                         required time                         39.522    
                         arrival time                         -12.432    
  -------------------------------------------------------------------
                         slack                                 27.090    

Slack (MET) :             27.271ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[8].inst/min_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.466ns  (logic 1.816ns (14.568%)  route 10.650ns (85.432%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 39.253 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.215ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        1.402    -0.215    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clkb
    RAMB36_X1Y2          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.635     0.420 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           1.214     1.634    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8[1]
    SLICE_X65Y22         LUT6 (Prop_lut6_I0_O)        0.097     1.731 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.731    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_7_n_0
    SLICE_X65Y22         MUXF7 (Prop_muxf7_I1_O)      0.167     1.898 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_3/O
                         net (fo=1, routed)           1.494     3.392    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_3_n_0
    SLICE_X65Y50         LUT5 (Prop_lut5_I4_O)        0.229     3.621 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=285, routed)         7.424    11.045    bin_maze_filt/genblk1[8].inst/doutb[4]
    SLICE_X15Y51         LUT4 (Prop_lut4_I1_O)        0.097    11.142 r  bin_maze_filt/genblk1[8].inst/min[7]_i_11__8/O
                         net (fo=1, routed)           0.000    11.142    bin_maze_filt/genblk1[8].inst/min[7]_i_11__8_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    11.484 r  bin_maze_filt/genblk1[8].inst/min_reg[7]_i_4/CO[1]
                         net (fo=4, routed)           0.517    12.002    bin_maze_filt/genblk1[8].inst/min22_in
    SLICE_X14Y50         LUT6 (Prop_lut6_I3_O)        0.249    12.251 r  bin_maze_filt/genblk1[8].inst/min[6]_i_1__7/O
                         net (fo=1, routed)           0.000    12.251    bin_maze_filt/genblk1[8].inst/min[6]_i_1__7_n_0
    SLICE_X14Y50         FDRE                                         r  bin_maze_filt/genblk1[8].inst/min_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        1.157    39.253    bin_maze_filt/genblk1[8].inst/clk_out1
    SLICE_X14Y50         FDRE                                         r  bin_maze_filt/genblk1[8].inst/min_reg[6]/C
                         clock pessimism              0.293    39.546    
                         clock uncertainty           -0.094    39.452    
    SLICE_X14Y50         FDRE (Setup_fdre_C_D)        0.070    39.522    bin_maze_filt/genblk1[8].inst/min_reg[6]
  -------------------------------------------------------------------
                         required time                         39.522    
                         arrival time                         -12.251    
  -------------------------------------------------------------------
                         slack                                 27.271    

Slack (MET) :             27.328ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[0].inst/max_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.367ns  (logic 1.934ns (15.638%)  route 10.433ns (84.362%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 39.244 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.183ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        1.434    -0.183    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X2Y6          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.635     0.452 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.269     1.721    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5[7]
    SLICE_X64Y23         LUT6 (Prop_lut6_I1_O)        0.097     1.818 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     1.818    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_6_n_0
    SLICE_X64Y23         MUXF7 (Prop_muxf7_I0_O)      0.163     1.981 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_3/O
                         net (fo=1, routed)           1.488     3.470    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_3_n_0
    SLICE_X64Y50         LUT5 (Prop_lut5_I4_O)        0.229     3.699 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=285, routed)         6.848    10.546    bin_maze_filt/genblk1[0].inst/doutb[10]
    SLICE_X28Y86         LUT4 (Prop_lut4_I0_O)        0.097    10.643 r  bin_maze_filt/genblk1[0].inst/max[7]_i_17/O
                         net (fo=1, routed)           0.000    10.643    bin_maze_filt/genblk1[0].inst/max[7]_i_17_n_0
    SLICE_X28Y86         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    11.010 r  bin_maze_filt/genblk1[0].inst/max_reg[7]_i_5/CO[1]
                         net (fo=1, routed)           0.313    11.323    bin_maze_filt/genblk1[0].inst/max28_in
    SLICE_X31Y86         LUT2 (Prop_lut2_I0_O)        0.249    11.572 r  bin_maze_filt/genblk1[0].inst/max[7]_i_2/O
                         net (fo=4, routed)           0.515    12.087    bin_maze_filt/genblk1[0].inst/max19_out
    SLICE_X30Y86         LUT6 (Prop_lut6_I1_O)        0.097    12.184 r  bin_maze_filt/genblk1[0].inst/max[7]_i_1/O
                         net (fo=1, routed)           0.000    12.184    bin_maze_filt/genblk1[0].inst/max[7]_i_1_n_0
    SLICE_X30Y86         FDRE                                         r  bin_maze_filt/genblk1[0].inst/max_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        1.148    39.244    bin_maze_filt/genblk1[0].inst/clk_out1
    SLICE_X30Y86         FDRE                                         r  bin_maze_filt/genblk1[0].inst/max_reg[7]/C
                         clock pessimism              0.293    39.537    
                         clock uncertainty           -0.094    39.443    
    SLICE_X30Y86         FDRE (Setup_fdre_C_D)        0.070    39.513    bin_maze_filt/genblk1[0].inst/max_reg[7]
  -------------------------------------------------------------------
                         required time                         39.513    
                         arrival time                         -12.184    
  -------------------------------------------------------------------
                         slack                                 27.328    

Slack (MET) :             27.331ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[4].inst/max_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.362ns  (logic 1.818ns (14.707%)  route 10.544ns (85.293%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.751ns = ( 39.249 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.215ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        1.402    -0.215    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clkb
    RAMB36_X1Y2          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.635     0.420 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           1.214     1.634    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8[1]
    SLICE_X65Y22         LUT6 (Prop_lut6_I0_O)        0.097     1.731 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.731    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_7_n_0
    SLICE_X65Y22         MUXF7 (Prop_muxf7_I1_O)      0.167     1.898 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_3/O
                         net (fo=1, routed)           1.494     3.392    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_3_n_0
    SLICE_X65Y50         LUT5 (Prop_lut5_I4_O)        0.229     3.621 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=285, routed)         7.097    10.719    bin_maze_filt/genblk1[4].inst/doutb[4]
    SLICE_X14Y64         LUT4 (Prop_lut4_I0_O)        0.097    10.816 r  bin_maze_filt/genblk1[4].inst/max[7]_i_10__3/O
                         net (fo=1, routed)           0.000    10.816    bin_maze_filt/genblk1[4].inst/max[7]_i_10__3_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    11.158 r  bin_maze_filt/genblk1[4].inst/max_reg[7]_i_3/CO[1]
                         net (fo=4, routed)           0.738    11.896    bin_maze_filt/genblk1[4].inst/max26_in
    SLICE_X13Y63         LUT6 (Prop_lut6_I3_O)        0.251    12.147 r  bin_maze_filt/genblk1[4].inst/max[5]_i_1__3/O
                         net (fo=1, routed)           0.000    12.147    bin_maze_filt/genblk1[4].inst/max[5]_i_1__3_n_0
    SLICE_X13Y63         FDRE                                         r  bin_maze_filt/genblk1[4].inst/max_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        1.153    39.249    bin_maze_filt/genblk1[4].inst/clk_out1
    SLICE_X13Y63         FDRE                                         r  bin_maze_filt/genblk1[4].inst/max_reg[5]/C
                         clock pessimism              0.293    39.542    
                         clock uncertainty           -0.094    39.448    
    SLICE_X13Y63         FDRE (Setup_fdre_C_D)        0.030    39.478    bin_maze_filt/genblk1[4].inst/max_reg[5]
  -------------------------------------------------------------------
                         required time                         39.478    
                         arrival time                         -12.147    
  -------------------------------------------------------------------
                         slack                                 27.331    

Slack (MET) :             27.334ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[4].inst/max_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.361ns  (logic 1.818ns (14.708%)  route 10.543ns (85.292%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.751ns = ( 39.249 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.215ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        1.402    -0.215    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clkb
    RAMB36_X1Y2          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.635     0.420 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           1.214     1.634    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8[1]
    SLICE_X65Y22         LUT6 (Prop_lut6_I0_O)        0.097     1.731 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.731    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_7_n_0
    SLICE_X65Y22         MUXF7 (Prop_muxf7_I1_O)      0.167     1.898 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_3/O
                         net (fo=1, routed)           1.494     3.392    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_3_n_0
    SLICE_X65Y50         LUT5 (Prop_lut5_I4_O)        0.229     3.621 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=285, routed)         7.097    10.719    bin_maze_filt/genblk1[4].inst/doutb[4]
    SLICE_X14Y64         LUT4 (Prop_lut4_I0_O)        0.097    10.816 r  bin_maze_filt/genblk1[4].inst/max[7]_i_10__3/O
                         net (fo=1, routed)           0.000    10.816    bin_maze_filt/genblk1[4].inst/max[7]_i_10__3_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    11.158 r  bin_maze_filt/genblk1[4].inst/max_reg[7]_i_3/CO[1]
                         net (fo=4, routed)           0.737    11.895    bin_maze_filt/genblk1[4].inst/max26_in
    SLICE_X13Y63         LUT6 (Prop_lut6_I3_O)        0.251    12.146 r  bin_maze_filt/genblk1[4].inst/max[6]_i_1__3/O
                         net (fo=1, routed)           0.000    12.146    bin_maze_filt/genblk1[4].inst/max[6]_i_1__3_n_0
    SLICE_X13Y63         FDRE                                         r  bin_maze_filt/genblk1[4].inst/max_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        1.153    39.249    bin_maze_filt/genblk1[4].inst/clk_out1
    SLICE_X13Y63         FDRE                                         r  bin_maze_filt/genblk1[4].inst/max_reg[6]/C
                         clock pessimism              0.293    39.542    
                         clock uncertainty           -0.094    39.448    
    SLICE_X13Y63         FDRE (Setup_fdre_C_D)        0.032    39.480    bin_maze_filt/genblk1[4].inst/max_reg[6]
  -------------------------------------------------------------------
                         required time                         39.480    
                         arrival time                         -12.146    
  -------------------------------------------------------------------
                         slack                                 27.334    

Slack (MET) :             27.387ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[0].inst/max_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.311ns  (logic 1.934ns (15.710%)  route 10.377ns (84.290%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 39.244 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.183ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        1.434    -0.183    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X2Y6          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.635     0.452 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.269     1.721    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5[7]
    SLICE_X64Y23         LUT6 (Prop_lut6_I1_O)        0.097     1.818 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     1.818    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_6_n_0
    SLICE_X64Y23         MUXF7 (Prop_muxf7_I0_O)      0.163     1.981 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_3/O
                         net (fo=1, routed)           1.488     3.470    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_3_n_0
    SLICE_X64Y50         LUT5 (Prop_lut5_I4_O)        0.229     3.699 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=285, routed)         6.848    10.546    bin_maze_filt/genblk1[0].inst/doutb[10]
    SLICE_X28Y86         LUT4 (Prop_lut4_I0_O)        0.097    10.643 r  bin_maze_filt/genblk1[0].inst/max[7]_i_17/O
                         net (fo=1, routed)           0.000    10.643    bin_maze_filt/genblk1[0].inst/max[7]_i_17_n_0
    SLICE_X28Y86         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    11.010 r  bin_maze_filt/genblk1[0].inst/max_reg[7]_i_5/CO[1]
                         net (fo=1, routed)           0.313    11.323    bin_maze_filt/genblk1[0].inst/max28_in
    SLICE_X31Y86         LUT2 (Prop_lut2_I0_O)        0.249    11.572 r  bin_maze_filt/genblk1[0].inst/max[7]_i_2/O
                         net (fo=4, routed)           0.458    12.031    bin_maze_filt/genblk1[0].inst/max19_out
    SLICE_X30Y86         LUT6 (Prop_lut6_I1_O)        0.097    12.128 r  bin_maze_filt/genblk1[0].inst/max[6]_i_1/O
                         net (fo=1, routed)           0.000    12.128    bin_maze_filt/genblk1[0].inst/max[6]_i_1_n_0
    SLICE_X30Y86         FDRE                                         r  bin_maze_filt/genblk1[0].inst/max_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        1.148    39.244    bin_maze_filt/genblk1[0].inst/clk_out1
    SLICE_X30Y86         FDRE                                         r  bin_maze_filt/genblk1[0].inst/max_reg[6]/C
                         clock pessimism              0.293    39.537    
                         clock uncertainty           -0.094    39.443    
    SLICE_X30Y86         FDRE (Setup_fdre_C_D)        0.072    39.515    bin_maze_filt/genblk1[0].inst/max_reg[6]
  -------------------------------------------------------------------
                         required time                         39.515    
                         arrival time                         -12.128    
  -------------------------------------------------------------------
                         slack                                 27.387    

Slack (MET) :             27.448ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[0].inst/max_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.209ns  (logic 1.934ns (15.841%)  route 10.275ns (84.159%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.755ns = ( 39.245 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.183ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        1.434    -0.183    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X2Y6          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.635     0.452 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.269     1.721    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5[7]
    SLICE_X64Y23         LUT6 (Prop_lut6_I1_O)        0.097     1.818 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     1.818    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_6_n_0
    SLICE_X64Y23         MUXF7 (Prop_muxf7_I0_O)      0.163     1.981 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_3/O
                         net (fo=1, routed)           1.488     3.470    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_3_n_0
    SLICE_X64Y50         LUT5 (Prop_lut5_I4_O)        0.229     3.699 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=285, routed)         6.848    10.546    bin_maze_filt/genblk1[0].inst/doutb[10]
    SLICE_X28Y86         LUT4 (Prop_lut4_I0_O)        0.097    10.643 r  bin_maze_filt/genblk1[0].inst/max[7]_i_17/O
                         net (fo=1, routed)           0.000    10.643    bin_maze_filt/genblk1[0].inst/max[7]_i_17_n_0
    SLICE_X28Y86         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    11.010 r  bin_maze_filt/genblk1[0].inst/max_reg[7]_i_5/CO[1]
                         net (fo=1, routed)           0.313    11.323    bin_maze_filt/genblk1[0].inst/max28_in
    SLICE_X31Y86         LUT2 (Prop_lut2_I0_O)        0.249    11.572 r  bin_maze_filt/genblk1[0].inst/max[7]_i_2/O
                         net (fo=4, routed)           0.356    11.929    bin_maze_filt/genblk1[0].inst/max19_out
    SLICE_X29Y86         LUT6 (Prop_lut6_I1_O)        0.097    12.026 r  bin_maze_filt/genblk1[0].inst/max[4]_i_1/O
                         net (fo=1, routed)           0.000    12.026    bin_maze_filt/genblk1[0].inst/max[4]_i_1_n_0
    SLICE_X29Y86         FDRE                                         r  bin_maze_filt/genblk1[0].inst/max_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        1.149    39.245    bin_maze_filt/genblk1[0].inst/clk_out1
    SLICE_X29Y86         FDRE                                         r  bin_maze_filt/genblk1[0].inst/max_reg[4]/C
                         clock pessimism              0.293    39.538    
                         clock uncertainty           -0.094    39.444    
    SLICE_X29Y86         FDRE (Setup_fdre_C_D)        0.030    39.474    bin_maze_filt/genblk1[0].inst/max_reg[4]
  -------------------------------------------------------------------
                         required time                         39.474    
                         arrival time                         -12.026    
  -------------------------------------------------------------------
                         slack                                 27.448    

Slack (MET) :             27.530ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[0].inst/max_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.165ns  (logic 1.934ns (15.899%)  route 10.231ns (84.101%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 39.244 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.183ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        1.434    -0.183    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X2Y6          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.635     0.452 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.269     1.721    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5[7]
    SLICE_X64Y23         LUT6 (Prop_lut6_I1_O)        0.097     1.818 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     1.818    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_6_n_0
    SLICE_X64Y23         MUXF7 (Prop_muxf7_I0_O)      0.163     1.981 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_3/O
                         net (fo=1, routed)           1.488     3.470    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_3_n_0
    SLICE_X64Y50         LUT5 (Prop_lut5_I4_O)        0.229     3.699 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=285, routed)         6.848    10.546    bin_maze_filt/genblk1[0].inst/doutb[10]
    SLICE_X28Y86         LUT4 (Prop_lut4_I0_O)        0.097    10.643 r  bin_maze_filt/genblk1[0].inst/max[7]_i_17/O
                         net (fo=1, routed)           0.000    10.643    bin_maze_filt/genblk1[0].inst/max[7]_i_17_n_0
    SLICE_X28Y86         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    11.010 r  bin_maze_filt/genblk1[0].inst/max_reg[7]_i_5/CO[1]
                         net (fo=1, routed)           0.313    11.323    bin_maze_filt/genblk1[0].inst/max28_in
    SLICE_X31Y86         LUT2 (Prop_lut2_I0_O)        0.249    11.572 r  bin_maze_filt/genblk1[0].inst/max[7]_i_2/O
                         net (fo=4, routed)           0.312    11.884    bin_maze_filt/genblk1[0].inst/max19_out
    SLICE_X30Y86         LUT6 (Prop_lut6_I1_O)        0.097    11.981 r  bin_maze_filt/genblk1[0].inst/max[5]_i_1/O
                         net (fo=1, routed)           0.000    11.981    bin_maze_filt/genblk1[0].inst/max[5]_i_1_n_0
    SLICE_X30Y86         FDRE                                         r  bin_maze_filt/genblk1[0].inst/max_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        1.148    39.244    bin_maze_filt/genblk1[0].inst/clk_out1
    SLICE_X30Y86         FDRE                                         r  bin_maze_filt/genblk1[0].inst/max_reg[5]/C
                         clock pessimism              0.293    39.537    
                         clock uncertainty           -0.094    39.443    
    SLICE_X30Y86         FDRE (Setup_fdre_C_D)        0.069    39.512    bin_maze_filt/genblk1[0].inst/max_reg[5]
  -------------------------------------------------------------------
                         required time                         39.512    
                         arrival time                         -11.981    
  -------------------------------------------------------------------
                         slack                                 27.530    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[9].inst/h_div1/divider_copy_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[9].inst/h_div1/dividend_copy_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.327ns (67.296%)  route 0.159ns (32.704%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        0.635    -0.529    bin_maze_filt/genblk1[9].inst/h_div1/clk_out1
    SLICE_X71Y49         FDRE                                         r  bin_maze_filt/genblk1[9].inst/h_div1/divider_copy_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.388 f  bin_maze_filt/genblk1[9].inst/h_div1/divider_copy_reg[6]/Q
                         net (fo=4, routed)           0.158    -0.229    bin_maze_filt/genblk1[9].inst/divider_copy[6]
    SLICE_X70Y49         LUT2 (Prop_lut2_I0_O)        0.049    -0.180 r  bin_maze_filt/genblk1[9].inst/dividend_copy[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.180    bin_maze_filt/genblk1[9].inst/dividend_copy[7]_i_3_n_0
    SLICE_X70Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084    -0.096 r  bin_maze_filt/genblk1[9].inst/dividend_copy_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.096    bin_maze_filt/genblk1[9].inst/dividend_copy_reg[7]_i_1_n_0
    SLICE_X70Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.043 r  bin_maze_filt/genblk1[9].inst/dividend_copy_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.043    bin_maze_filt/genblk1[9].inst/h_div1/out[8]
    SLICE_X70Y50         FDRE                                         r  bin_maze_filt/genblk1[9].inst/h_div1/dividend_copy_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        0.841    -0.832    bin_maze_filt/genblk1[9].inst/h_div1/clk_out1
    SLICE_X70Y50         FDRE                                         r  bin_maze_filt/genblk1[9].inst/h_div1/dividend_copy_reg[8]/C
                         clock pessimism              0.504    -0.328    
    SLICE_X70Y50         FDRE (Hold_fdre_C_D)         0.134    -0.194    bin_maze_filt/genblk1[9].inst/h_div1/dividend_copy_reg[8]
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                          -0.043    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 bin_maze_filt/yellow_erosion/center_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/yellow_erosion/center_y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (71.003%)  route 0.076ns (28.997%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        0.569    -0.595    bin_maze_filt/yellow_erosion/clk_out1
    SLICE_X69Y97         FDRE                                         r  bin_maze_filt/yellow_erosion/center_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  bin_maze_filt/yellow_erosion/center_y_reg[4]/Q
                         net (fo=7, routed)           0.076    -0.378    bin_maze_filt/yellow_erosion/center_y_reg_n_0_[4]
    SLICE_X68Y97         LUT6 (Prop_lut6_I1_O)        0.045    -0.333 r  bin_maze_filt/yellow_erosion/center_y[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.333    bin_maze_filt/yellow_erosion/center_y[6]_i_1__0_n_0
    SLICE_X68Y97         FDRE                                         r  bin_maze_filt/yellow_erosion/center_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        0.841    -0.832    bin_maze_filt/yellow_erosion/clk_out1
    SLICE_X68Y97         FDRE                                         r  bin_maze_filt/yellow_erosion/center_y_reg[6]/C
                         clock pessimism              0.250    -0.582    
    SLICE_X68Y97         FDRE (Hold_fdre_C_D)         0.092    -0.490    bin_maze_filt/yellow_erosion/center_y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[18].inst/v_div1/quotient_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[18].inst/v_div1/quotient_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.935%)  route 0.055ns (25.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        0.568    -0.596    bin_maze_filt/genblk1[18].inst/v_div1/clk_out1
    SLICE_X70Y93         FDRE                                         r  bin_maze_filt/genblk1[18].inst/v_div1/quotient_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  bin_maze_filt/genblk1[18].inst/v_div1/quotient_reg[5]/Q
                         net (fo=2, routed)           0.055    -0.377    bin_maze_filt/genblk1[18].inst/v_div1/hsv_buffer[18]_18[5]
    SLICE_X70Y93         FDRE                                         r  bin_maze_filt/genblk1[18].inst/v_div1/quotient_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        0.840    -0.833    bin_maze_filt/genblk1[18].inst/v_div1/clk_out1
    SLICE_X70Y93         FDRE                                         r  bin_maze_filt/genblk1[18].inst/v_div1/quotient_reg[6]/C
                         clock pessimism              0.237    -0.596    
    SLICE_X70Y93         FDRE (Hold_fdre_C_D)         0.060    -0.536    bin_maze_filt/genblk1[18].inst/v_div1/quotient_reg[6]
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.377    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[8].inst/h_div1/bit_n_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[8].inst/h_div1/del_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.433%)  route 0.107ns (36.567%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        0.670    -0.494    bin_maze_filt/genblk1[8].inst/h_div1/clk_out1
    SLICE_X7Y49          FDRE                                         r  bin_maze_filt/genblk1[8].inst/h_div1/bit_n_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.353 f  bin_maze_filt/genblk1[8].inst/h_div1/bit_n_reg[2]/Q
                         net (fo=6, routed)           0.107    -0.245    bin_maze_filt/genblk1[8].inst/h_div1/bit_n_reg__0[2]
    SLICE_X6Y49          LUT6 (Prop_lut6_I5_O)        0.045    -0.200 r  bin_maze_filt/genblk1[8].inst/h_div1/del_ready_i_1__7/O
                         net (fo=1, routed)           0.000    -0.200    bin_maze_filt/genblk1[8].inst/h_div1/del_ready0
    SLICE_X6Y49          FDRE                                         r  bin_maze_filt/genblk1[8].inst/h_div1/del_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        0.947    -0.726    bin_maze_filt/genblk1[8].inst/h_div1/clk_out1
    SLICE_X6Y49          FDRE                                         r  bin_maze_filt/genblk1[8].inst/h_div1/del_ready_reg/C
                         clock pessimism              0.246    -0.481    
    SLICE_X6Y49          FDRE (Hold_fdre_C_D)         0.120    -0.361    bin_maze_filt/genblk1[8].inst/h_div1/del_ready_reg
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[6].inst/h_div1/quotient_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[6].inst/h0/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.852%)  route 0.196ns (58.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        0.558    -0.606    bin_maze_filt/genblk1[6].inst/h_div1/clk_out1
    SLICE_X59Y80         FDRE                                         r  bin_maze_filt/genblk1[6].inst/h_div1/quotient_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  bin_maze_filt/genblk1[6].inst/h_div1/quotient_temp_reg[1]/Q
                         net (fo=2, routed)           0.196    -0.269    bin_maze_filt/genblk1[6].inst/p_0_in1_in[2]
    DSP48_X1Y32          DSP48E1                                      r  bin_maze_filt/genblk1[6].inst/h0/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        0.901    -0.771    bin_maze_filt/genblk1[6].inst/clk_out1
    DSP48_X1Y32          DSP48E1                                      r  bin_maze_filt/genblk1[6].inst/h0/CLK
                         clock pessimism              0.275    -0.496    
    DSP48_X1Y32          DSP48E1 (Hold_dsp48e1_CLK_A[2])
                                                      0.066    -0.430    bin_maze_filt/genblk1[6].inst/h0
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1_r_1135/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[16].inst/v_div1/quotient_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.225%)  route 0.108ns (36.775%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        0.595    -0.569    bin_maze_filt/clk_out1
    SLICE_X73Y93         FDRE                                         r  bin_maze_filt/genblk1_r_1135/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  bin_maze_filt/genblk1_r_1135/Q
                         net (fo=1, routed)           0.108    -0.320    bin_maze_filt/genblk1_r_1135_n_0
    SLICE_X75Y93         LUT2 (Prop_lut2_I1_O)        0.045    -0.275 r  bin_maze_filt/genblk1_gate__31/O
                         net (fo=1, routed)           0.000    -0.275    bin_maze_filt/genblk1[16].inst/v_div1/quotient_reg[4]_bin_maze_filt_genblk1_r_1135_0
    SLICE_X75Y93         FDRE                                         r  bin_maze_filt/genblk1[16].inst/v_div1/quotient_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        0.870    -0.803    bin_maze_filt/genblk1[16].inst/v_div1/clk_out1
    SLICE_X75Y93         FDRE                                         r  bin_maze_filt/genblk1[16].inst/v_div1/quotient_reg[5]/C
                         clock pessimism              0.275    -0.528    
    SLICE_X75Y93         FDRE (Hold_fdre_C_D)         0.092    -0.436    bin_maze_filt/genblk1[16].inst/v_div1/quotient_reg[5]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[10].inst/v_div1/bit_n_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[10].inst/v_div1/bit_n_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.865%)  route 0.110ns (37.135%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        0.565    -0.599    bin_maze_filt/genblk1[10].inst/v_div1/clk_out1
    SLICE_X51Y53         FDRE                                         r  bin_maze_filt/genblk1[10].inst/v_div1/bit_n_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  bin_maze_filt/genblk1[10].inst/v_div1/bit_n_reg[0]/Q
                         net (fo=7, routed)           0.110    -0.348    bin_maze_filt/genblk1[10].inst/v_div1/bit_n_reg__0[0]
    SLICE_X50Y53         LUT5 (Prop_lut5_I2_O)        0.045    -0.303 r  bin_maze_filt/genblk1[10].inst/v_div1/bit_n[4]_i_1__31/O
                         net (fo=1, routed)           0.000    -0.303    bin_maze_filt/genblk1[10].inst/v_div1/bit_n0__1[4]
    SLICE_X50Y53         FDSE                                         r  bin_maze_filt/genblk1[10].inst/v_div1/bit_n_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        0.835    -0.838    bin_maze_filt/genblk1[10].inst/v_div1/clk_out1
    SLICE_X50Y53         FDSE                                         r  bin_maze_filt/genblk1[10].inst/v_div1/bit_n_reg[4]/C
                         clock pessimism              0.252    -0.586    
    SLICE_X50Y53         FDSE (Hold_fdse_C_D)         0.121    -0.465    bin_maze_filt/genblk1[10].inst/v_div1/bit_n_reg[4]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[14].inst/v_div1/bit_n_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[14].inst/v_div1/bit_n_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.865%)  route 0.110ns (37.135%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        0.564    -0.600    bin_maze_filt/genblk1[14].inst/v_div1/clk_out1
    SLICE_X71Y63         FDRE                                         r  bin_maze_filt/genblk1[14].inst/v_div1/bit_n_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  bin_maze_filt/genblk1[14].inst/v_div1/bit_n_reg[0]/Q
                         net (fo=7, routed)           0.110    -0.349    bin_maze_filt/genblk1[14].inst/v_div1/bit_n_reg__0[0]
    SLICE_X70Y63         LUT5 (Prop_lut5_I2_O)        0.045    -0.304 r  bin_maze_filt/genblk1[14].inst/v_div1/bit_n[4]_i_1__43/O
                         net (fo=1, routed)           0.000    -0.304    bin_maze_filt/genblk1[14].inst/v_div1/bit_n0__1[4]
    SLICE_X70Y63         FDSE                                         r  bin_maze_filt/genblk1[14].inst/v_div1/bit_n_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        0.835    -0.838    bin_maze_filt/genblk1[14].inst/v_div1/clk_out1
    SLICE_X70Y63         FDSE                                         r  bin_maze_filt/genblk1[14].inst/v_div1/bit_n_reg[4]/C
                         clock pessimism              0.251    -0.587    
    SLICE_X70Y63         FDSE (Hold_fdse_C_D)         0.121    -0.466    bin_maze_filt/genblk1[14].inst/v_div1/bit_n_reg[4]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[17].inst/v_div1/bit_n_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[17].inst/v_div1/bit_n_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.865%)  route 0.110ns (37.135%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        0.602    -0.562    bin_maze_filt/genblk1[17].inst/v_div1/clk_out1
    SLICE_X81Y94         FDRE                                         r  bin_maze_filt/genblk1[17].inst/v_div1/bit_n_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  bin_maze_filt/genblk1[17].inst/v_div1/bit_n_reg[0]/Q
                         net (fo=7, routed)           0.110    -0.311    bin_maze_filt/genblk1[17].inst/v_div1/bit_n_reg__0[0]
    SLICE_X80Y94         LUT5 (Prop_lut5_I2_O)        0.045    -0.266 r  bin_maze_filt/genblk1[17].inst/v_div1/bit_n[4]_i_1__52/O
                         net (fo=1, routed)           0.000    -0.266    bin_maze_filt/genblk1[17].inst/v_div1/bit_n0__1[4]
    SLICE_X80Y94         FDSE                                         r  bin_maze_filt/genblk1[17].inst/v_div1/bit_n_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        0.874    -0.799    bin_maze_filt/genblk1[17].inst/v_div1/clk_out1
    SLICE_X80Y94         FDSE                                         r  bin_maze_filt/genblk1[17].inst/v_div1/bit_n_reg[4]/C
                         clock pessimism              0.250    -0.549    
    SLICE_X80Y94         FDSE (Hold_fdse_C_D)         0.121    -0.428    bin_maze_filt/genblk1[17].inst/v_div1/bit_n_reg[4]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[2].inst/s_div1/bit_n_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[2].inst/s_div1/bit_n_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.865%)  route 0.110ns (37.135%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        0.565    -0.599    bin_maze_filt/genblk1[2].inst/s_div1/clk_out1
    SLICE_X57Y94         FDRE                                         r  bin_maze_filt/genblk1[2].inst/s_div1/bit_n_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  bin_maze_filt/genblk1[2].inst/s_div1/bit_n_reg[0]/Q
                         net (fo=7, routed)           0.110    -0.348    bin_maze_filt/genblk1[2].inst/s_div1/bit_n_reg__0[0]
    SLICE_X56Y94         LUT5 (Prop_lut5_I2_O)        0.045    -0.303 r  bin_maze_filt/genblk1[2].inst/s_div1/bit_n[4]_i_1__6/O
                         net (fo=1, routed)           0.000    -0.303    bin_maze_filt/genblk1[2].inst/s_div1/bit_n0__0[4]
    SLICE_X56Y94         FDSE                                         r  bin_maze_filt/genblk1[2].inst/s_div1/bit_n_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        0.835    -0.838    bin_maze_filt/genblk1[2].inst/s_div1/clk_out1
    SLICE_X56Y94         FDSE                                         r  bin_maze_filt/genblk1[2].inst/s_div1/bit_n_reg[4]/C
                         clock pessimism              0.252    -0.586    
    SLICE_X56Y94         FDSE (Hold_fdse_C_D)         0.121    -0.465    bin_maze_filt/genblk1[2].inst/s_div1/bit_n_reg[4]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.162    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X1Y6      cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X1Y7      cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X0Y10     cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X0Y11     cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y21     end_color_map/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y21     end_color_map/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y22     end_color_map/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y22     end_color_map/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         40.000      37.859     RAMB36_X1Y23     skel_maze/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X1Y23     skel_maze/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X58Y107    bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[100]_srl32___bin_dilation_pixel_buffer_reg_r_94/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X56Y106    bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[1188]_srl32___bin_dilation_pixel_buffer_reg_r_222/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X56Y106    bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[1220]_srl32___bin_dilation_pixel_buffer_reg_r_254/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X56Y106    bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[1252]_srl32___bin_dilation_pixel_buffer_reg_r_286/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X56Y106    bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[1278]_srl26___bin_dilation_pixel_buffer_reg_r_312/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X58Y107    bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[132]_srl32___bin_dilation_pixel_buffer_reg_r_126/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X58Y107    bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[164]_srl32___bin_dilation_pixel_buffer_reg_r_158/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X58Y107    bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[196]_srl32___bin_dilation_pixel_buffer_reg_r_190/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X60Y107    bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[228]_srl32___bin_dilation_pixel_buffer_reg_r_222/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X60Y107    bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[260]_srl32___bin_dilation_pixel_buffer_reg_r_254/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X60Y103    bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[356]_srl32___bin_dilation_pixel_buffer_reg_r_30/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X60Y103    bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[388]_srl32___bin_dilation_pixel_buffer_reg_r_62/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X60Y104    bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[420]_srl32___bin_dilation_pixel_buffer_reg_r_94/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X60Y104    bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[452]_srl32___bin_dilation_pixel_buffer_reg_r_126/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X60Y104    bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[484]_srl32___bin_dilation_pixel_buffer_reg_r_158/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X60Y104    bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[516]_srl32___bin_dilation_pixel_buffer_reg_r_190/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X58Y104    bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[548]_srl32___bin_dilation_pixel_buffer_reg_r_222/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X58Y104    bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[580]_srl32___bin_dilation_pixel_buffer_reg_r_254/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X58Y104    bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[612]_srl32___bin_dilation_pixel_buffer_reg_r_286/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X58Y104    bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[638]_srl26___bin_dilation_pixel_buffer_reg_r_312/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17   clkdivider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       27.013ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.013ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[8].inst/min_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.720ns  (logic 1.816ns (14.277%)  route 10.904ns (85.723%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 39.253 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.215ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        1.402    -0.215    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clkb
    RAMB36_X1Y2          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.635     0.420 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           1.214     1.634    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8[1]
    SLICE_X65Y22         LUT6 (Prop_lut6_I0_O)        0.097     1.731 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.731    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_7_n_0
    SLICE_X65Y22         MUXF7 (Prop_muxf7_I1_O)      0.167     1.898 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_3/O
                         net (fo=1, routed)           1.494     3.392    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_3_n_0
    SLICE_X65Y50         LUT5 (Prop_lut5_I4_O)        0.229     3.621 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=285, routed)         7.424    11.045    bin_maze_filt/genblk1[8].inst/doutb[4]
    SLICE_X15Y51         LUT4 (Prop_lut4_I1_O)        0.097    11.142 r  bin_maze_filt/genblk1[8].inst/min[7]_i_11__8/O
                         net (fo=1, routed)           0.000    11.142    bin_maze_filt/genblk1[8].inst/min[7]_i_11__8_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    11.484 r  bin_maze_filt/genblk1[8].inst/min_reg[7]_i_4/CO[1]
                         net (fo=4, routed)           0.772    12.256    bin_maze_filt/genblk1[8].inst/min22_in
    SLICE_X14Y50         LUT6 (Prop_lut6_I3_O)        0.249    12.505 r  bin_maze_filt/genblk1[8].inst/min[4]_i_1__7/O
                         net (fo=1, routed)           0.000    12.505    bin_maze_filt/genblk1[8].inst/min[4]_i_1__7_n_0
    SLICE_X14Y50         FDRE                                         r  bin_maze_filt/genblk1[8].inst/min_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        1.157    39.253    bin_maze_filt/genblk1[8].inst/clk_out1
    SLICE_X14Y50         FDRE                                         r  bin_maze_filt/genblk1[8].inst/min_reg[4]/C
                         clock pessimism              0.293    39.546    
                         clock uncertainty           -0.098    39.448    
    SLICE_X14Y50         FDRE (Setup_fdre_C_D)        0.069    39.517    bin_maze_filt/genblk1[8].inst/min_reg[4]
  -------------------------------------------------------------------
                         required time                         39.517    
                         arrival time                         -12.505    
  -------------------------------------------------------------------
                         slack                                 27.013    

Slack (MET) :             27.020ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[8].inst/min_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.716ns  (logic 1.816ns (14.281%)  route 10.900ns (85.719%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 39.253 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.215ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        1.402    -0.215    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clkb
    RAMB36_X1Y2          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.635     0.420 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           1.214     1.634    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8[1]
    SLICE_X65Y22         LUT6 (Prop_lut6_I0_O)        0.097     1.731 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.731    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_7_n_0
    SLICE_X65Y22         MUXF7 (Prop_muxf7_I1_O)      0.167     1.898 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_3/O
                         net (fo=1, routed)           1.494     3.392    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_3_n_0
    SLICE_X65Y50         LUT5 (Prop_lut5_I4_O)        0.229     3.621 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=285, routed)         7.424    11.045    bin_maze_filt/genblk1[8].inst/doutb[4]
    SLICE_X15Y51         LUT4 (Prop_lut4_I1_O)        0.097    11.142 r  bin_maze_filt/genblk1[8].inst/min[7]_i_11__8/O
                         net (fo=1, routed)           0.000    11.142    bin_maze_filt/genblk1[8].inst/min[7]_i_11__8_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    11.484 r  bin_maze_filt/genblk1[8].inst/min_reg[7]_i_4/CO[1]
                         net (fo=4, routed)           0.768    12.252    bin_maze_filt/genblk1[8].inst/min22_in
    SLICE_X14Y50         LUT6 (Prop_lut6_I3_O)        0.249    12.501 r  bin_maze_filt/genblk1[8].inst/min[5]_i_1__7/O
                         net (fo=1, routed)           0.000    12.501    bin_maze_filt/genblk1[8].inst/min[5]_i_1__7_n_0
    SLICE_X14Y50         FDRE                                         r  bin_maze_filt/genblk1[8].inst/min_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        1.157    39.253    bin_maze_filt/genblk1[8].inst/clk_out1
    SLICE_X14Y50         FDRE                                         r  bin_maze_filt/genblk1[8].inst/min_reg[5]/C
                         clock pessimism              0.293    39.546    
                         clock uncertainty           -0.098    39.448    
    SLICE_X14Y50         FDRE (Setup_fdre_C_D)        0.072    39.520    bin_maze_filt/genblk1[8].inst/min_reg[5]
  -------------------------------------------------------------------
                         required time                         39.520    
                         arrival time                         -12.501    
  -------------------------------------------------------------------
                         slack                                 27.020    

Slack (MET) :             27.087ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[8].inst/min_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.647ns  (logic 1.816ns (14.359%)  route 10.831ns (85.641%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 39.253 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.215ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        1.402    -0.215    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clkb
    RAMB36_X1Y2          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.635     0.420 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           1.214     1.634    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8[1]
    SLICE_X65Y22         LUT6 (Prop_lut6_I0_O)        0.097     1.731 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.731    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_7_n_0
    SLICE_X65Y22         MUXF7 (Prop_muxf7_I1_O)      0.167     1.898 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_3/O
                         net (fo=1, routed)           1.494     3.392    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_3_n_0
    SLICE_X65Y50         LUT5 (Prop_lut5_I4_O)        0.229     3.621 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=285, routed)         7.424    11.045    bin_maze_filt/genblk1[8].inst/doutb[4]
    SLICE_X15Y51         LUT4 (Prop_lut4_I1_O)        0.097    11.142 r  bin_maze_filt/genblk1[8].inst/min[7]_i_11__8/O
                         net (fo=1, routed)           0.000    11.142    bin_maze_filt/genblk1[8].inst/min[7]_i_11__8_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    11.484 r  bin_maze_filt/genblk1[8].inst/min_reg[7]_i_4/CO[1]
                         net (fo=4, routed)           0.698    12.183    bin_maze_filt/genblk1[8].inst/min22_in
    SLICE_X14Y50         LUT6 (Prop_lut6_I3_O)        0.249    12.432 r  bin_maze_filt/genblk1[8].inst/min[7]_i_2__7/O
                         net (fo=1, routed)           0.000    12.432    bin_maze_filt/genblk1[8].inst/min[7]_i_2__7_n_0
    SLICE_X14Y50         FDRE                                         r  bin_maze_filt/genblk1[8].inst/min_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        1.157    39.253    bin_maze_filt/genblk1[8].inst/clk_out1
    SLICE_X14Y50         FDRE                                         r  bin_maze_filt/genblk1[8].inst/min_reg[7]/C
                         clock pessimism              0.293    39.546    
                         clock uncertainty           -0.098    39.448    
    SLICE_X14Y50         FDRE (Setup_fdre_C_D)        0.070    39.518    bin_maze_filt/genblk1[8].inst/min_reg[7]
  -------------------------------------------------------------------
                         required time                         39.518    
                         arrival time                         -12.432    
  -------------------------------------------------------------------
                         slack                                 27.087    

Slack (MET) :             27.268ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[8].inst/min_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.466ns  (logic 1.816ns (14.568%)  route 10.650ns (85.432%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 39.253 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.215ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        1.402    -0.215    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clkb
    RAMB36_X1Y2          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.635     0.420 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           1.214     1.634    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8[1]
    SLICE_X65Y22         LUT6 (Prop_lut6_I0_O)        0.097     1.731 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.731    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_7_n_0
    SLICE_X65Y22         MUXF7 (Prop_muxf7_I1_O)      0.167     1.898 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_3/O
                         net (fo=1, routed)           1.494     3.392    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_3_n_0
    SLICE_X65Y50         LUT5 (Prop_lut5_I4_O)        0.229     3.621 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=285, routed)         7.424    11.045    bin_maze_filt/genblk1[8].inst/doutb[4]
    SLICE_X15Y51         LUT4 (Prop_lut4_I1_O)        0.097    11.142 r  bin_maze_filt/genblk1[8].inst/min[7]_i_11__8/O
                         net (fo=1, routed)           0.000    11.142    bin_maze_filt/genblk1[8].inst/min[7]_i_11__8_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    11.484 r  bin_maze_filt/genblk1[8].inst/min_reg[7]_i_4/CO[1]
                         net (fo=4, routed)           0.517    12.002    bin_maze_filt/genblk1[8].inst/min22_in
    SLICE_X14Y50         LUT6 (Prop_lut6_I3_O)        0.249    12.251 r  bin_maze_filt/genblk1[8].inst/min[6]_i_1__7/O
                         net (fo=1, routed)           0.000    12.251    bin_maze_filt/genblk1[8].inst/min[6]_i_1__7_n_0
    SLICE_X14Y50         FDRE                                         r  bin_maze_filt/genblk1[8].inst/min_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        1.157    39.253    bin_maze_filt/genblk1[8].inst/clk_out1
    SLICE_X14Y50         FDRE                                         r  bin_maze_filt/genblk1[8].inst/min_reg[6]/C
                         clock pessimism              0.293    39.546    
                         clock uncertainty           -0.098    39.448    
    SLICE_X14Y50         FDRE (Setup_fdre_C_D)        0.070    39.518    bin_maze_filt/genblk1[8].inst/min_reg[6]
  -------------------------------------------------------------------
                         required time                         39.518    
                         arrival time                         -12.251    
  -------------------------------------------------------------------
                         slack                                 27.268    

Slack (MET) :             27.325ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[0].inst/max_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.367ns  (logic 1.934ns (15.638%)  route 10.433ns (84.362%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 39.244 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.183ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        1.434    -0.183    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X2Y6          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.635     0.452 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.269     1.721    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5[7]
    SLICE_X64Y23         LUT6 (Prop_lut6_I1_O)        0.097     1.818 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     1.818    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_6_n_0
    SLICE_X64Y23         MUXF7 (Prop_muxf7_I0_O)      0.163     1.981 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_3/O
                         net (fo=1, routed)           1.488     3.470    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_3_n_0
    SLICE_X64Y50         LUT5 (Prop_lut5_I4_O)        0.229     3.699 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=285, routed)         6.848    10.546    bin_maze_filt/genblk1[0].inst/doutb[10]
    SLICE_X28Y86         LUT4 (Prop_lut4_I0_O)        0.097    10.643 r  bin_maze_filt/genblk1[0].inst/max[7]_i_17/O
                         net (fo=1, routed)           0.000    10.643    bin_maze_filt/genblk1[0].inst/max[7]_i_17_n_0
    SLICE_X28Y86         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    11.010 r  bin_maze_filt/genblk1[0].inst/max_reg[7]_i_5/CO[1]
                         net (fo=1, routed)           0.313    11.323    bin_maze_filt/genblk1[0].inst/max28_in
    SLICE_X31Y86         LUT2 (Prop_lut2_I0_O)        0.249    11.572 r  bin_maze_filt/genblk1[0].inst/max[7]_i_2/O
                         net (fo=4, routed)           0.515    12.087    bin_maze_filt/genblk1[0].inst/max19_out
    SLICE_X30Y86         LUT6 (Prop_lut6_I1_O)        0.097    12.184 r  bin_maze_filt/genblk1[0].inst/max[7]_i_1/O
                         net (fo=1, routed)           0.000    12.184    bin_maze_filt/genblk1[0].inst/max[7]_i_1_n_0
    SLICE_X30Y86         FDRE                                         r  bin_maze_filt/genblk1[0].inst/max_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        1.148    39.244    bin_maze_filt/genblk1[0].inst/clk_out1
    SLICE_X30Y86         FDRE                                         r  bin_maze_filt/genblk1[0].inst/max_reg[7]/C
                         clock pessimism              0.293    39.537    
                         clock uncertainty           -0.098    39.439    
    SLICE_X30Y86         FDRE (Setup_fdre_C_D)        0.070    39.509    bin_maze_filt/genblk1[0].inst/max_reg[7]
  -------------------------------------------------------------------
                         required time                         39.509    
                         arrival time                         -12.184    
  -------------------------------------------------------------------
                         slack                                 27.325    

Slack (MET) :             27.328ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[4].inst/max_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.362ns  (logic 1.818ns (14.707%)  route 10.544ns (85.293%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.751ns = ( 39.249 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.215ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        1.402    -0.215    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clkb
    RAMB36_X1Y2          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.635     0.420 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           1.214     1.634    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8[1]
    SLICE_X65Y22         LUT6 (Prop_lut6_I0_O)        0.097     1.731 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.731    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_7_n_0
    SLICE_X65Y22         MUXF7 (Prop_muxf7_I1_O)      0.167     1.898 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_3/O
                         net (fo=1, routed)           1.494     3.392    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_3_n_0
    SLICE_X65Y50         LUT5 (Prop_lut5_I4_O)        0.229     3.621 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=285, routed)         7.097    10.719    bin_maze_filt/genblk1[4].inst/doutb[4]
    SLICE_X14Y64         LUT4 (Prop_lut4_I0_O)        0.097    10.816 r  bin_maze_filt/genblk1[4].inst/max[7]_i_10__3/O
                         net (fo=1, routed)           0.000    10.816    bin_maze_filt/genblk1[4].inst/max[7]_i_10__3_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    11.158 r  bin_maze_filt/genblk1[4].inst/max_reg[7]_i_3/CO[1]
                         net (fo=4, routed)           0.738    11.896    bin_maze_filt/genblk1[4].inst/max26_in
    SLICE_X13Y63         LUT6 (Prop_lut6_I3_O)        0.251    12.147 r  bin_maze_filt/genblk1[4].inst/max[5]_i_1__3/O
                         net (fo=1, routed)           0.000    12.147    bin_maze_filt/genblk1[4].inst/max[5]_i_1__3_n_0
    SLICE_X13Y63         FDRE                                         r  bin_maze_filt/genblk1[4].inst/max_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        1.153    39.249    bin_maze_filt/genblk1[4].inst/clk_out1
    SLICE_X13Y63         FDRE                                         r  bin_maze_filt/genblk1[4].inst/max_reg[5]/C
                         clock pessimism              0.293    39.542    
                         clock uncertainty           -0.098    39.444    
    SLICE_X13Y63         FDRE (Setup_fdre_C_D)        0.030    39.474    bin_maze_filt/genblk1[4].inst/max_reg[5]
  -------------------------------------------------------------------
                         required time                         39.474    
                         arrival time                         -12.147    
  -------------------------------------------------------------------
                         slack                                 27.328    

Slack (MET) :             27.331ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[4].inst/max_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.361ns  (logic 1.818ns (14.708%)  route 10.543ns (85.292%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.751ns = ( 39.249 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.215ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        1.402    -0.215    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clkb
    RAMB36_X1Y2          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.635     0.420 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           1.214     1.634    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8[1]
    SLICE_X65Y22         LUT6 (Prop_lut6_I0_O)        0.097     1.731 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.731    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_7_n_0
    SLICE_X65Y22         MUXF7 (Prop_muxf7_I1_O)      0.167     1.898 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_3/O
                         net (fo=1, routed)           1.494     3.392    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_3_n_0
    SLICE_X65Y50         LUT5 (Prop_lut5_I4_O)        0.229     3.621 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=285, routed)         7.097    10.719    bin_maze_filt/genblk1[4].inst/doutb[4]
    SLICE_X14Y64         LUT4 (Prop_lut4_I0_O)        0.097    10.816 r  bin_maze_filt/genblk1[4].inst/max[7]_i_10__3/O
                         net (fo=1, routed)           0.000    10.816    bin_maze_filt/genblk1[4].inst/max[7]_i_10__3_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    11.158 r  bin_maze_filt/genblk1[4].inst/max_reg[7]_i_3/CO[1]
                         net (fo=4, routed)           0.737    11.895    bin_maze_filt/genblk1[4].inst/max26_in
    SLICE_X13Y63         LUT6 (Prop_lut6_I3_O)        0.251    12.146 r  bin_maze_filt/genblk1[4].inst/max[6]_i_1__3/O
                         net (fo=1, routed)           0.000    12.146    bin_maze_filt/genblk1[4].inst/max[6]_i_1__3_n_0
    SLICE_X13Y63         FDRE                                         r  bin_maze_filt/genblk1[4].inst/max_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        1.153    39.249    bin_maze_filt/genblk1[4].inst/clk_out1
    SLICE_X13Y63         FDRE                                         r  bin_maze_filt/genblk1[4].inst/max_reg[6]/C
                         clock pessimism              0.293    39.542    
                         clock uncertainty           -0.098    39.444    
    SLICE_X13Y63         FDRE (Setup_fdre_C_D)        0.032    39.476    bin_maze_filt/genblk1[4].inst/max_reg[6]
  -------------------------------------------------------------------
                         required time                         39.476    
                         arrival time                         -12.146    
  -------------------------------------------------------------------
                         slack                                 27.331    

Slack (MET) :             27.384ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[0].inst/max_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.311ns  (logic 1.934ns (15.710%)  route 10.377ns (84.290%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 39.244 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.183ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        1.434    -0.183    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X2Y6          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.635     0.452 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.269     1.721    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5[7]
    SLICE_X64Y23         LUT6 (Prop_lut6_I1_O)        0.097     1.818 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     1.818    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_6_n_0
    SLICE_X64Y23         MUXF7 (Prop_muxf7_I0_O)      0.163     1.981 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_3/O
                         net (fo=1, routed)           1.488     3.470    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_3_n_0
    SLICE_X64Y50         LUT5 (Prop_lut5_I4_O)        0.229     3.699 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=285, routed)         6.848    10.546    bin_maze_filt/genblk1[0].inst/doutb[10]
    SLICE_X28Y86         LUT4 (Prop_lut4_I0_O)        0.097    10.643 r  bin_maze_filt/genblk1[0].inst/max[7]_i_17/O
                         net (fo=1, routed)           0.000    10.643    bin_maze_filt/genblk1[0].inst/max[7]_i_17_n_0
    SLICE_X28Y86         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    11.010 r  bin_maze_filt/genblk1[0].inst/max_reg[7]_i_5/CO[1]
                         net (fo=1, routed)           0.313    11.323    bin_maze_filt/genblk1[0].inst/max28_in
    SLICE_X31Y86         LUT2 (Prop_lut2_I0_O)        0.249    11.572 r  bin_maze_filt/genblk1[0].inst/max[7]_i_2/O
                         net (fo=4, routed)           0.458    12.031    bin_maze_filt/genblk1[0].inst/max19_out
    SLICE_X30Y86         LUT6 (Prop_lut6_I1_O)        0.097    12.128 r  bin_maze_filt/genblk1[0].inst/max[6]_i_1/O
                         net (fo=1, routed)           0.000    12.128    bin_maze_filt/genblk1[0].inst/max[6]_i_1_n_0
    SLICE_X30Y86         FDRE                                         r  bin_maze_filt/genblk1[0].inst/max_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        1.148    39.244    bin_maze_filt/genblk1[0].inst/clk_out1
    SLICE_X30Y86         FDRE                                         r  bin_maze_filt/genblk1[0].inst/max_reg[6]/C
                         clock pessimism              0.293    39.537    
                         clock uncertainty           -0.098    39.439    
    SLICE_X30Y86         FDRE (Setup_fdre_C_D)        0.072    39.511    bin_maze_filt/genblk1[0].inst/max_reg[6]
  -------------------------------------------------------------------
                         required time                         39.511    
                         arrival time                         -12.128    
  -------------------------------------------------------------------
                         slack                                 27.384    

Slack (MET) :             27.445ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[0].inst/max_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.209ns  (logic 1.934ns (15.841%)  route 10.275ns (84.159%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.755ns = ( 39.245 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.183ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        1.434    -0.183    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X2Y6          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.635     0.452 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.269     1.721    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5[7]
    SLICE_X64Y23         LUT6 (Prop_lut6_I1_O)        0.097     1.818 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     1.818    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_6_n_0
    SLICE_X64Y23         MUXF7 (Prop_muxf7_I0_O)      0.163     1.981 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_3/O
                         net (fo=1, routed)           1.488     3.470    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_3_n_0
    SLICE_X64Y50         LUT5 (Prop_lut5_I4_O)        0.229     3.699 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=285, routed)         6.848    10.546    bin_maze_filt/genblk1[0].inst/doutb[10]
    SLICE_X28Y86         LUT4 (Prop_lut4_I0_O)        0.097    10.643 r  bin_maze_filt/genblk1[0].inst/max[7]_i_17/O
                         net (fo=1, routed)           0.000    10.643    bin_maze_filt/genblk1[0].inst/max[7]_i_17_n_0
    SLICE_X28Y86         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    11.010 r  bin_maze_filt/genblk1[0].inst/max_reg[7]_i_5/CO[1]
                         net (fo=1, routed)           0.313    11.323    bin_maze_filt/genblk1[0].inst/max28_in
    SLICE_X31Y86         LUT2 (Prop_lut2_I0_O)        0.249    11.572 r  bin_maze_filt/genblk1[0].inst/max[7]_i_2/O
                         net (fo=4, routed)           0.356    11.929    bin_maze_filt/genblk1[0].inst/max19_out
    SLICE_X29Y86         LUT6 (Prop_lut6_I1_O)        0.097    12.026 r  bin_maze_filt/genblk1[0].inst/max[4]_i_1/O
                         net (fo=1, routed)           0.000    12.026    bin_maze_filt/genblk1[0].inst/max[4]_i_1_n_0
    SLICE_X29Y86         FDRE                                         r  bin_maze_filt/genblk1[0].inst/max_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        1.149    39.245    bin_maze_filt/genblk1[0].inst/clk_out1
    SLICE_X29Y86         FDRE                                         r  bin_maze_filt/genblk1[0].inst/max_reg[4]/C
                         clock pessimism              0.293    39.538    
                         clock uncertainty           -0.098    39.440    
    SLICE_X29Y86         FDRE (Setup_fdre_C_D)        0.030    39.470    bin_maze_filt/genblk1[0].inst/max_reg[4]
  -------------------------------------------------------------------
                         required time                         39.470    
                         arrival time                         -12.026    
  -------------------------------------------------------------------
                         slack                                 27.445    

Slack (MET) :             27.527ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[0].inst/max_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.165ns  (logic 1.934ns (15.899%)  route 10.231ns (84.101%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 39.244 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.183ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        1.434    -0.183    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X2Y6          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.635     0.452 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.269     1.721    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5[7]
    SLICE_X64Y23         LUT6 (Prop_lut6_I1_O)        0.097     1.818 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     1.818    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_6_n_0
    SLICE_X64Y23         MUXF7 (Prop_muxf7_I0_O)      0.163     1.981 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_3/O
                         net (fo=1, routed)           1.488     3.470    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_3_n_0
    SLICE_X64Y50         LUT5 (Prop_lut5_I4_O)        0.229     3.699 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=285, routed)         6.848    10.546    bin_maze_filt/genblk1[0].inst/doutb[10]
    SLICE_X28Y86         LUT4 (Prop_lut4_I0_O)        0.097    10.643 r  bin_maze_filt/genblk1[0].inst/max[7]_i_17/O
                         net (fo=1, routed)           0.000    10.643    bin_maze_filt/genblk1[0].inst/max[7]_i_17_n_0
    SLICE_X28Y86         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    11.010 r  bin_maze_filt/genblk1[0].inst/max_reg[7]_i_5/CO[1]
                         net (fo=1, routed)           0.313    11.323    bin_maze_filt/genblk1[0].inst/max28_in
    SLICE_X31Y86         LUT2 (Prop_lut2_I0_O)        0.249    11.572 r  bin_maze_filt/genblk1[0].inst/max[7]_i_2/O
                         net (fo=4, routed)           0.312    11.884    bin_maze_filt/genblk1[0].inst/max19_out
    SLICE_X30Y86         LUT6 (Prop_lut6_I1_O)        0.097    11.981 r  bin_maze_filt/genblk1[0].inst/max[5]_i_1/O
                         net (fo=1, routed)           0.000    11.981    bin_maze_filt/genblk1[0].inst/max[5]_i_1_n_0
    SLICE_X30Y86         FDRE                                         r  bin_maze_filt/genblk1[0].inst/max_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        1.148    39.244    bin_maze_filt/genblk1[0].inst/clk_out1
    SLICE_X30Y86         FDRE                                         r  bin_maze_filt/genblk1[0].inst/max_reg[5]/C
                         clock pessimism              0.293    39.537    
                         clock uncertainty           -0.098    39.439    
    SLICE_X30Y86         FDRE (Setup_fdre_C_D)        0.069    39.508    bin_maze_filt/genblk1[0].inst/max_reg[5]
  -------------------------------------------------------------------
                         required time                         39.508    
                         arrival time                         -11.981    
  -------------------------------------------------------------------
                         slack                                 27.527    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[9].inst/h_div1/divider_copy_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[9].inst/h_div1/dividend_copy_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.327ns (67.296%)  route 0.159ns (32.704%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        0.635    -0.529    bin_maze_filt/genblk1[9].inst/h_div1/clk_out1
    SLICE_X71Y49         FDRE                                         r  bin_maze_filt/genblk1[9].inst/h_div1/divider_copy_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.388 f  bin_maze_filt/genblk1[9].inst/h_div1/divider_copy_reg[6]/Q
                         net (fo=4, routed)           0.158    -0.229    bin_maze_filt/genblk1[9].inst/divider_copy[6]
    SLICE_X70Y49         LUT2 (Prop_lut2_I0_O)        0.049    -0.180 r  bin_maze_filt/genblk1[9].inst/dividend_copy[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.180    bin_maze_filt/genblk1[9].inst/dividend_copy[7]_i_3_n_0
    SLICE_X70Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084    -0.096 r  bin_maze_filt/genblk1[9].inst/dividend_copy_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.096    bin_maze_filt/genblk1[9].inst/dividend_copy_reg[7]_i_1_n_0
    SLICE_X70Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.043 r  bin_maze_filt/genblk1[9].inst/dividend_copy_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.043    bin_maze_filt/genblk1[9].inst/h_div1/out[8]
    SLICE_X70Y50         FDRE                                         r  bin_maze_filt/genblk1[9].inst/h_div1/dividend_copy_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        0.841    -0.832    bin_maze_filt/genblk1[9].inst/h_div1/clk_out1
    SLICE_X70Y50         FDRE                                         r  bin_maze_filt/genblk1[9].inst/h_div1/dividend_copy_reg[8]/C
                         clock pessimism              0.504    -0.328    
                         clock uncertainty            0.098    -0.231    
    SLICE_X70Y50         FDRE (Hold_fdre_C_D)         0.134    -0.097    bin_maze_filt/genblk1[9].inst/h_div1/dividend_copy_reg[8]
  -------------------------------------------------------------------
                         required time                          0.097    
                         arrival time                          -0.043    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 bin_maze_filt/yellow_erosion/center_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/yellow_erosion/center_y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (71.003%)  route 0.076ns (28.997%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        0.569    -0.595    bin_maze_filt/yellow_erosion/clk_out1
    SLICE_X69Y97         FDRE                                         r  bin_maze_filt/yellow_erosion/center_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  bin_maze_filt/yellow_erosion/center_y_reg[4]/Q
                         net (fo=7, routed)           0.076    -0.378    bin_maze_filt/yellow_erosion/center_y_reg_n_0_[4]
    SLICE_X68Y97         LUT6 (Prop_lut6_I1_O)        0.045    -0.333 r  bin_maze_filt/yellow_erosion/center_y[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.333    bin_maze_filt/yellow_erosion/center_y[6]_i_1__0_n_0
    SLICE_X68Y97         FDRE                                         r  bin_maze_filt/yellow_erosion/center_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        0.841    -0.832    bin_maze_filt/yellow_erosion/clk_out1
    SLICE_X68Y97         FDRE                                         r  bin_maze_filt/yellow_erosion/center_y_reg[6]/C
                         clock pessimism              0.250    -0.582    
                         clock uncertainty            0.098    -0.485    
    SLICE_X68Y97         FDRE (Hold_fdre_C_D)         0.092    -0.393    bin_maze_filt/yellow_erosion/center_y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[18].inst/v_div1/quotient_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[18].inst/v_div1/quotient_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.935%)  route 0.055ns (25.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        0.568    -0.596    bin_maze_filt/genblk1[18].inst/v_div1/clk_out1
    SLICE_X70Y93         FDRE                                         r  bin_maze_filt/genblk1[18].inst/v_div1/quotient_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  bin_maze_filt/genblk1[18].inst/v_div1/quotient_reg[5]/Q
                         net (fo=2, routed)           0.055    -0.377    bin_maze_filt/genblk1[18].inst/v_div1/hsv_buffer[18]_18[5]
    SLICE_X70Y93         FDRE                                         r  bin_maze_filt/genblk1[18].inst/v_div1/quotient_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        0.840    -0.833    bin_maze_filt/genblk1[18].inst/v_div1/clk_out1
    SLICE_X70Y93         FDRE                                         r  bin_maze_filt/genblk1[18].inst/v_div1/quotient_reg[6]/C
                         clock pessimism              0.237    -0.596    
                         clock uncertainty            0.098    -0.499    
    SLICE_X70Y93         FDRE (Hold_fdre_C_D)         0.060    -0.439    bin_maze_filt/genblk1[18].inst/v_div1/quotient_reg[6]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.377    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[8].inst/h_div1/bit_n_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[8].inst/h_div1/del_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.433%)  route 0.107ns (36.567%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        0.670    -0.494    bin_maze_filt/genblk1[8].inst/h_div1/clk_out1
    SLICE_X7Y49          FDRE                                         r  bin_maze_filt/genblk1[8].inst/h_div1/bit_n_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.353 f  bin_maze_filt/genblk1[8].inst/h_div1/bit_n_reg[2]/Q
                         net (fo=6, routed)           0.107    -0.245    bin_maze_filt/genblk1[8].inst/h_div1/bit_n_reg__0[2]
    SLICE_X6Y49          LUT6 (Prop_lut6_I5_O)        0.045    -0.200 r  bin_maze_filt/genblk1[8].inst/h_div1/del_ready_i_1__7/O
                         net (fo=1, routed)           0.000    -0.200    bin_maze_filt/genblk1[8].inst/h_div1/del_ready0
    SLICE_X6Y49          FDRE                                         r  bin_maze_filt/genblk1[8].inst/h_div1/del_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        0.947    -0.726    bin_maze_filt/genblk1[8].inst/h_div1/clk_out1
    SLICE_X6Y49          FDRE                                         r  bin_maze_filt/genblk1[8].inst/h_div1/del_ready_reg/C
                         clock pessimism              0.246    -0.481    
                         clock uncertainty            0.098    -0.383    
    SLICE_X6Y49          FDRE (Hold_fdre_C_D)         0.120    -0.263    bin_maze_filt/genblk1[8].inst/h_div1/del_ready_reg
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[6].inst/h_div1/quotient_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[6].inst/h0/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.852%)  route 0.196ns (58.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        0.558    -0.606    bin_maze_filt/genblk1[6].inst/h_div1/clk_out1
    SLICE_X59Y80         FDRE                                         r  bin_maze_filt/genblk1[6].inst/h_div1/quotient_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  bin_maze_filt/genblk1[6].inst/h_div1/quotient_temp_reg[1]/Q
                         net (fo=2, routed)           0.196    -0.269    bin_maze_filt/genblk1[6].inst/p_0_in1_in[2]
    DSP48_X1Y32          DSP48E1                                      r  bin_maze_filt/genblk1[6].inst/h0/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        0.901    -0.771    bin_maze_filt/genblk1[6].inst/clk_out1
    DSP48_X1Y32          DSP48E1                                      r  bin_maze_filt/genblk1[6].inst/h0/CLK
                         clock pessimism              0.275    -0.496    
                         clock uncertainty            0.098    -0.399    
    DSP48_X1Y32          DSP48E1 (Hold_dsp48e1_CLK_A[2])
                                                      0.066    -0.333    bin_maze_filt/genblk1[6].inst/h0
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1_r_1135/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[16].inst/v_div1/quotient_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.225%)  route 0.108ns (36.775%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        0.595    -0.569    bin_maze_filt/clk_out1
    SLICE_X73Y93         FDRE                                         r  bin_maze_filt/genblk1_r_1135/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  bin_maze_filt/genblk1_r_1135/Q
                         net (fo=1, routed)           0.108    -0.320    bin_maze_filt/genblk1_r_1135_n_0
    SLICE_X75Y93         LUT2 (Prop_lut2_I1_O)        0.045    -0.275 r  bin_maze_filt/genblk1_gate__31/O
                         net (fo=1, routed)           0.000    -0.275    bin_maze_filt/genblk1[16].inst/v_div1/quotient_reg[4]_bin_maze_filt_genblk1_r_1135_0
    SLICE_X75Y93         FDRE                                         r  bin_maze_filt/genblk1[16].inst/v_div1/quotient_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        0.870    -0.803    bin_maze_filt/genblk1[16].inst/v_div1/clk_out1
    SLICE_X75Y93         FDRE                                         r  bin_maze_filt/genblk1[16].inst/v_div1/quotient_reg[5]/C
                         clock pessimism              0.275    -0.528    
                         clock uncertainty            0.098    -0.431    
    SLICE_X75Y93         FDRE (Hold_fdre_C_D)         0.092    -0.339    bin_maze_filt/genblk1[16].inst/v_div1/quotient_reg[5]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[10].inst/v_div1/bit_n_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[10].inst/v_div1/bit_n_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.865%)  route 0.110ns (37.135%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        0.565    -0.599    bin_maze_filt/genblk1[10].inst/v_div1/clk_out1
    SLICE_X51Y53         FDRE                                         r  bin_maze_filt/genblk1[10].inst/v_div1/bit_n_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  bin_maze_filt/genblk1[10].inst/v_div1/bit_n_reg[0]/Q
                         net (fo=7, routed)           0.110    -0.348    bin_maze_filt/genblk1[10].inst/v_div1/bit_n_reg__0[0]
    SLICE_X50Y53         LUT5 (Prop_lut5_I2_O)        0.045    -0.303 r  bin_maze_filt/genblk1[10].inst/v_div1/bit_n[4]_i_1__31/O
                         net (fo=1, routed)           0.000    -0.303    bin_maze_filt/genblk1[10].inst/v_div1/bit_n0__1[4]
    SLICE_X50Y53         FDSE                                         r  bin_maze_filt/genblk1[10].inst/v_div1/bit_n_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        0.835    -0.838    bin_maze_filt/genblk1[10].inst/v_div1/clk_out1
    SLICE_X50Y53         FDSE                                         r  bin_maze_filt/genblk1[10].inst/v_div1/bit_n_reg[4]/C
                         clock pessimism              0.252    -0.586    
                         clock uncertainty            0.098    -0.489    
    SLICE_X50Y53         FDSE (Hold_fdse_C_D)         0.121    -0.368    bin_maze_filt/genblk1[10].inst/v_div1/bit_n_reg[4]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[14].inst/v_div1/bit_n_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[14].inst/v_div1/bit_n_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.865%)  route 0.110ns (37.135%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        0.564    -0.600    bin_maze_filt/genblk1[14].inst/v_div1/clk_out1
    SLICE_X71Y63         FDRE                                         r  bin_maze_filt/genblk1[14].inst/v_div1/bit_n_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  bin_maze_filt/genblk1[14].inst/v_div1/bit_n_reg[0]/Q
                         net (fo=7, routed)           0.110    -0.349    bin_maze_filt/genblk1[14].inst/v_div1/bit_n_reg__0[0]
    SLICE_X70Y63         LUT5 (Prop_lut5_I2_O)        0.045    -0.304 r  bin_maze_filt/genblk1[14].inst/v_div1/bit_n[4]_i_1__43/O
                         net (fo=1, routed)           0.000    -0.304    bin_maze_filt/genblk1[14].inst/v_div1/bit_n0__1[4]
    SLICE_X70Y63         FDSE                                         r  bin_maze_filt/genblk1[14].inst/v_div1/bit_n_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        0.835    -0.838    bin_maze_filt/genblk1[14].inst/v_div1/clk_out1
    SLICE_X70Y63         FDSE                                         r  bin_maze_filt/genblk1[14].inst/v_div1/bit_n_reg[4]/C
                         clock pessimism              0.251    -0.587    
                         clock uncertainty            0.098    -0.490    
    SLICE_X70Y63         FDSE (Hold_fdse_C_D)         0.121    -0.369    bin_maze_filt/genblk1[14].inst/v_div1/bit_n_reg[4]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[17].inst/v_div1/bit_n_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[17].inst/v_div1/bit_n_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.865%)  route 0.110ns (37.135%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        0.602    -0.562    bin_maze_filt/genblk1[17].inst/v_div1/clk_out1
    SLICE_X81Y94         FDRE                                         r  bin_maze_filt/genblk1[17].inst/v_div1/bit_n_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  bin_maze_filt/genblk1[17].inst/v_div1/bit_n_reg[0]/Q
                         net (fo=7, routed)           0.110    -0.311    bin_maze_filt/genblk1[17].inst/v_div1/bit_n_reg__0[0]
    SLICE_X80Y94         LUT5 (Prop_lut5_I2_O)        0.045    -0.266 r  bin_maze_filt/genblk1[17].inst/v_div1/bit_n[4]_i_1__52/O
                         net (fo=1, routed)           0.000    -0.266    bin_maze_filt/genblk1[17].inst/v_div1/bit_n0__1[4]
    SLICE_X80Y94         FDSE                                         r  bin_maze_filt/genblk1[17].inst/v_div1/bit_n_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        0.874    -0.799    bin_maze_filt/genblk1[17].inst/v_div1/clk_out1
    SLICE_X80Y94         FDSE                                         r  bin_maze_filt/genblk1[17].inst/v_div1/bit_n_reg[4]/C
                         clock pessimism              0.250    -0.549    
                         clock uncertainty            0.098    -0.452    
    SLICE_X80Y94         FDSE (Hold_fdse_C_D)         0.121    -0.331    bin_maze_filt/genblk1[17].inst/v_div1/bit_n_reg[4]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[2].inst/s_div1/bit_n_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[2].inst/s_div1/bit_n_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.865%)  route 0.110ns (37.135%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        0.565    -0.599    bin_maze_filt/genblk1[2].inst/s_div1/clk_out1
    SLICE_X57Y94         FDRE                                         r  bin_maze_filt/genblk1[2].inst/s_div1/bit_n_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  bin_maze_filt/genblk1[2].inst/s_div1/bit_n_reg[0]/Q
                         net (fo=7, routed)           0.110    -0.348    bin_maze_filt/genblk1[2].inst/s_div1/bit_n_reg__0[0]
    SLICE_X56Y94         LUT5 (Prop_lut5_I2_O)        0.045    -0.303 r  bin_maze_filt/genblk1[2].inst/s_div1/bit_n[4]_i_1__6/O
                         net (fo=1, routed)           0.000    -0.303    bin_maze_filt/genblk1[2].inst/s_div1/bit_n0__0[4]
    SLICE_X56Y94         FDSE                                         r  bin_maze_filt/genblk1[2].inst/s_div1/bit_n_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        0.835    -0.838    bin_maze_filt/genblk1[2].inst/s_div1/clk_out1
    SLICE_X56Y94         FDSE                                         r  bin_maze_filt/genblk1[2].inst/s_div1/bit_n_reg[4]/C
                         clock pessimism              0.252    -0.586    
                         clock uncertainty            0.098    -0.489    
    SLICE_X56Y94         FDSE (Hold_fdse_C_D)         0.121    -0.368    bin_maze_filt/genblk1[2].inst/s_div1/bit_n_reg[4]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.064    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       27.013ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.013ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[8].inst/min_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.720ns  (logic 1.816ns (14.277%)  route 10.904ns (85.723%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 39.253 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.215ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        1.402    -0.215    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clkb
    RAMB36_X1Y2          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.635     0.420 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           1.214     1.634    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8[1]
    SLICE_X65Y22         LUT6 (Prop_lut6_I0_O)        0.097     1.731 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.731    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_7_n_0
    SLICE_X65Y22         MUXF7 (Prop_muxf7_I1_O)      0.167     1.898 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_3/O
                         net (fo=1, routed)           1.494     3.392    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_3_n_0
    SLICE_X65Y50         LUT5 (Prop_lut5_I4_O)        0.229     3.621 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=285, routed)         7.424    11.045    bin_maze_filt/genblk1[8].inst/doutb[4]
    SLICE_X15Y51         LUT4 (Prop_lut4_I1_O)        0.097    11.142 r  bin_maze_filt/genblk1[8].inst/min[7]_i_11__8/O
                         net (fo=1, routed)           0.000    11.142    bin_maze_filt/genblk1[8].inst/min[7]_i_11__8_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    11.484 r  bin_maze_filt/genblk1[8].inst/min_reg[7]_i_4/CO[1]
                         net (fo=4, routed)           0.772    12.256    bin_maze_filt/genblk1[8].inst/min22_in
    SLICE_X14Y50         LUT6 (Prop_lut6_I3_O)        0.249    12.505 r  bin_maze_filt/genblk1[8].inst/min[4]_i_1__7/O
                         net (fo=1, routed)           0.000    12.505    bin_maze_filt/genblk1[8].inst/min[4]_i_1__7_n_0
    SLICE_X14Y50         FDRE                                         r  bin_maze_filt/genblk1[8].inst/min_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        1.157    39.253    bin_maze_filt/genblk1[8].inst/clk_out1
    SLICE_X14Y50         FDRE                                         r  bin_maze_filt/genblk1[8].inst/min_reg[4]/C
                         clock pessimism              0.293    39.546    
                         clock uncertainty           -0.098    39.448    
    SLICE_X14Y50         FDRE (Setup_fdre_C_D)        0.069    39.517    bin_maze_filt/genblk1[8].inst/min_reg[4]
  -------------------------------------------------------------------
                         required time                         39.517    
                         arrival time                         -12.505    
  -------------------------------------------------------------------
                         slack                                 27.013    

Slack (MET) :             27.020ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[8].inst/min_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.716ns  (logic 1.816ns (14.281%)  route 10.900ns (85.719%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 39.253 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.215ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        1.402    -0.215    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clkb
    RAMB36_X1Y2          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.635     0.420 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           1.214     1.634    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8[1]
    SLICE_X65Y22         LUT6 (Prop_lut6_I0_O)        0.097     1.731 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.731    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_7_n_0
    SLICE_X65Y22         MUXF7 (Prop_muxf7_I1_O)      0.167     1.898 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_3/O
                         net (fo=1, routed)           1.494     3.392    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_3_n_0
    SLICE_X65Y50         LUT5 (Prop_lut5_I4_O)        0.229     3.621 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=285, routed)         7.424    11.045    bin_maze_filt/genblk1[8].inst/doutb[4]
    SLICE_X15Y51         LUT4 (Prop_lut4_I1_O)        0.097    11.142 r  bin_maze_filt/genblk1[8].inst/min[7]_i_11__8/O
                         net (fo=1, routed)           0.000    11.142    bin_maze_filt/genblk1[8].inst/min[7]_i_11__8_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    11.484 r  bin_maze_filt/genblk1[8].inst/min_reg[7]_i_4/CO[1]
                         net (fo=4, routed)           0.768    12.252    bin_maze_filt/genblk1[8].inst/min22_in
    SLICE_X14Y50         LUT6 (Prop_lut6_I3_O)        0.249    12.501 r  bin_maze_filt/genblk1[8].inst/min[5]_i_1__7/O
                         net (fo=1, routed)           0.000    12.501    bin_maze_filt/genblk1[8].inst/min[5]_i_1__7_n_0
    SLICE_X14Y50         FDRE                                         r  bin_maze_filt/genblk1[8].inst/min_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        1.157    39.253    bin_maze_filt/genblk1[8].inst/clk_out1
    SLICE_X14Y50         FDRE                                         r  bin_maze_filt/genblk1[8].inst/min_reg[5]/C
                         clock pessimism              0.293    39.546    
                         clock uncertainty           -0.098    39.448    
    SLICE_X14Y50         FDRE (Setup_fdre_C_D)        0.072    39.520    bin_maze_filt/genblk1[8].inst/min_reg[5]
  -------------------------------------------------------------------
                         required time                         39.520    
                         arrival time                         -12.501    
  -------------------------------------------------------------------
                         slack                                 27.020    

Slack (MET) :             27.087ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[8].inst/min_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.647ns  (logic 1.816ns (14.359%)  route 10.831ns (85.641%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 39.253 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.215ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        1.402    -0.215    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clkb
    RAMB36_X1Y2          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.635     0.420 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           1.214     1.634    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8[1]
    SLICE_X65Y22         LUT6 (Prop_lut6_I0_O)        0.097     1.731 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.731    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_7_n_0
    SLICE_X65Y22         MUXF7 (Prop_muxf7_I1_O)      0.167     1.898 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_3/O
                         net (fo=1, routed)           1.494     3.392    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_3_n_0
    SLICE_X65Y50         LUT5 (Prop_lut5_I4_O)        0.229     3.621 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=285, routed)         7.424    11.045    bin_maze_filt/genblk1[8].inst/doutb[4]
    SLICE_X15Y51         LUT4 (Prop_lut4_I1_O)        0.097    11.142 r  bin_maze_filt/genblk1[8].inst/min[7]_i_11__8/O
                         net (fo=1, routed)           0.000    11.142    bin_maze_filt/genblk1[8].inst/min[7]_i_11__8_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    11.484 r  bin_maze_filt/genblk1[8].inst/min_reg[7]_i_4/CO[1]
                         net (fo=4, routed)           0.698    12.183    bin_maze_filt/genblk1[8].inst/min22_in
    SLICE_X14Y50         LUT6 (Prop_lut6_I3_O)        0.249    12.432 r  bin_maze_filt/genblk1[8].inst/min[7]_i_2__7/O
                         net (fo=1, routed)           0.000    12.432    bin_maze_filt/genblk1[8].inst/min[7]_i_2__7_n_0
    SLICE_X14Y50         FDRE                                         r  bin_maze_filt/genblk1[8].inst/min_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        1.157    39.253    bin_maze_filt/genblk1[8].inst/clk_out1
    SLICE_X14Y50         FDRE                                         r  bin_maze_filt/genblk1[8].inst/min_reg[7]/C
                         clock pessimism              0.293    39.546    
                         clock uncertainty           -0.098    39.448    
    SLICE_X14Y50         FDRE (Setup_fdre_C_D)        0.070    39.518    bin_maze_filt/genblk1[8].inst/min_reg[7]
  -------------------------------------------------------------------
                         required time                         39.518    
                         arrival time                         -12.432    
  -------------------------------------------------------------------
                         slack                                 27.087    

Slack (MET) :             27.268ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[8].inst/min_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.466ns  (logic 1.816ns (14.568%)  route 10.650ns (85.432%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 39.253 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.215ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        1.402    -0.215    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clkb
    RAMB36_X1Y2          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.635     0.420 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           1.214     1.634    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8[1]
    SLICE_X65Y22         LUT6 (Prop_lut6_I0_O)        0.097     1.731 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.731    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_7_n_0
    SLICE_X65Y22         MUXF7 (Prop_muxf7_I1_O)      0.167     1.898 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_3/O
                         net (fo=1, routed)           1.494     3.392    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_3_n_0
    SLICE_X65Y50         LUT5 (Prop_lut5_I4_O)        0.229     3.621 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=285, routed)         7.424    11.045    bin_maze_filt/genblk1[8].inst/doutb[4]
    SLICE_X15Y51         LUT4 (Prop_lut4_I1_O)        0.097    11.142 r  bin_maze_filt/genblk1[8].inst/min[7]_i_11__8/O
                         net (fo=1, routed)           0.000    11.142    bin_maze_filt/genblk1[8].inst/min[7]_i_11__8_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    11.484 r  bin_maze_filt/genblk1[8].inst/min_reg[7]_i_4/CO[1]
                         net (fo=4, routed)           0.517    12.002    bin_maze_filt/genblk1[8].inst/min22_in
    SLICE_X14Y50         LUT6 (Prop_lut6_I3_O)        0.249    12.251 r  bin_maze_filt/genblk1[8].inst/min[6]_i_1__7/O
                         net (fo=1, routed)           0.000    12.251    bin_maze_filt/genblk1[8].inst/min[6]_i_1__7_n_0
    SLICE_X14Y50         FDRE                                         r  bin_maze_filt/genblk1[8].inst/min_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        1.157    39.253    bin_maze_filt/genblk1[8].inst/clk_out1
    SLICE_X14Y50         FDRE                                         r  bin_maze_filt/genblk1[8].inst/min_reg[6]/C
                         clock pessimism              0.293    39.546    
                         clock uncertainty           -0.098    39.448    
    SLICE_X14Y50         FDRE (Setup_fdre_C_D)        0.070    39.518    bin_maze_filt/genblk1[8].inst/min_reg[6]
  -------------------------------------------------------------------
                         required time                         39.518    
                         arrival time                         -12.251    
  -------------------------------------------------------------------
                         slack                                 27.268    

Slack (MET) :             27.325ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[0].inst/max_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.367ns  (logic 1.934ns (15.638%)  route 10.433ns (84.362%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 39.244 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.183ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        1.434    -0.183    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X2Y6          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.635     0.452 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.269     1.721    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5[7]
    SLICE_X64Y23         LUT6 (Prop_lut6_I1_O)        0.097     1.818 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     1.818    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_6_n_0
    SLICE_X64Y23         MUXF7 (Prop_muxf7_I0_O)      0.163     1.981 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_3/O
                         net (fo=1, routed)           1.488     3.470    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_3_n_0
    SLICE_X64Y50         LUT5 (Prop_lut5_I4_O)        0.229     3.699 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=285, routed)         6.848    10.546    bin_maze_filt/genblk1[0].inst/doutb[10]
    SLICE_X28Y86         LUT4 (Prop_lut4_I0_O)        0.097    10.643 r  bin_maze_filt/genblk1[0].inst/max[7]_i_17/O
                         net (fo=1, routed)           0.000    10.643    bin_maze_filt/genblk1[0].inst/max[7]_i_17_n_0
    SLICE_X28Y86         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    11.010 r  bin_maze_filt/genblk1[0].inst/max_reg[7]_i_5/CO[1]
                         net (fo=1, routed)           0.313    11.323    bin_maze_filt/genblk1[0].inst/max28_in
    SLICE_X31Y86         LUT2 (Prop_lut2_I0_O)        0.249    11.572 r  bin_maze_filt/genblk1[0].inst/max[7]_i_2/O
                         net (fo=4, routed)           0.515    12.087    bin_maze_filt/genblk1[0].inst/max19_out
    SLICE_X30Y86         LUT6 (Prop_lut6_I1_O)        0.097    12.184 r  bin_maze_filt/genblk1[0].inst/max[7]_i_1/O
                         net (fo=1, routed)           0.000    12.184    bin_maze_filt/genblk1[0].inst/max[7]_i_1_n_0
    SLICE_X30Y86         FDRE                                         r  bin_maze_filt/genblk1[0].inst/max_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        1.148    39.244    bin_maze_filt/genblk1[0].inst/clk_out1
    SLICE_X30Y86         FDRE                                         r  bin_maze_filt/genblk1[0].inst/max_reg[7]/C
                         clock pessimism              0.293    39.537    
                         clock uncertainty           -0.098    39.439    
    SLICE_X30Y86         FDRE (Setup_fdre_C_D)        0.070    39.509    bin_maze_filt/genblk1[0].inst/max_reg[7]
  -------------------------------------------------------------------
                         required time                         39.509    
                         arrival time                         -12.184    
  -------------------------------------------------------------------
                         slack                                 27.325    

Slack (MET) :             27.328ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[4].inst/max_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.362ns  (logic 1.818ns (14.707%)  route 10.544ns (85.293%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.751ns = ( 39.249 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.215ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        1.402    -0.215    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clkb
    RAMB36_X1Y2          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.635     0.420 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           1.214     1.634    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8[1]
    SLICE_X65Y22         LUT6 (Prop_lut6_I0_O)        0.097     1.731 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.731    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_7_n_0
    SLICE_X65Y22         MUXF7 (Prop_muxf7_I1_O)      0.167     1.898 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_3/O
                         net (fo=1, routed)           1.494     3.392    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_3_n_0
    SLICE_X65Y50         LUT5 (Prop_lut5_I4_O)        0.229     3.621 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=285, routed)         7.097    10.719    bin_maze_filt/genblk1[4].inst/doutb[4]
    SLICE_X14Y64         LUT4 (Prop_lut4_I0_O)        0.097    10.816 r  bin_maze_filt/genblk1[4].inst/max[7]_i_10__3/O
                         net (fo=1, routed)           0.000    10.816    bin_maze_filt/genblk1[4].inst/max[7]_i_10__3_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    11.158 r  bin_maze_filt/genblk1[4].inst/max_reg[7]_i_3/CO[1]
                         net (fo=4, routed)           0.738    11.896    bin_maze_filt/genblk1[4].inst/max26_in
    SLICE_X13Y63         LUT6 (Prop_lut6_I3_O)        0.251    12.147 r  bin_maze_filt/genblk1[4].inst/max[5]_i_1__3/O
                         net (fo=1, routed)           0.000    12.147    bin_maze_filt/genblk1[4].inst/max[5]_i_1__3_n_0
    SLICE_X13Y63         FDRE                                         r  bin_maze_filt/genblk1[4].inst/max_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        1.153    39.249    bin_maze_filt/genblk1[4].inst/clk_out1
    SLICE_X13Y63         FDRE                                         r  bin_maze_filt/genblk1[4].inst/max_reg[5]/C
                         clock pessimism              0.293    39.542    
                         clock uncertainty           -0.098    39.444    
    SLICE_X13Y63         FDRE (Setup_fdre_C_D)        0.030    39.474    bin_maze_filt/genblk1[4].inst/max_reg[5]
  -------------------------------------------------------------------
                         required time                         39.474    
                         arrival time                         -12.147    
  -------------------------------------------------------------------
                         slack                                 27.328    

Slack (MET) :             27.331ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[4].inst/max_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.361ns  (logic 1.818ns (14.708%)  route 10.543ns (85.292%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.751ns = ( 39.249 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.215ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        1.402    -0.215    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clkb
    RAMB36_X1Y2          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.635     0.420 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           1.214     1.634    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8[1]
    SLICE_X65Y22         LUT6 (Prop_lut6_I0_O)        0.097     1.731 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.731    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_7_n_0
    SLICE_X65Y22         MUXF7 (Prop_muxf7_I1_O)      0.167     1.898 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_3/O
                         net (fo=1, routed)           1.494     3.392    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_3_n_0
    SLICE_X65Y50         LUT5 (Prop_lut5_I4_O)        0.229     3.621 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=285, routed)         7.097    10.719    bin_maze_filt/genblk1[4].inst/doutb[4]
    SLICE_X14Y64         LUT4 (Prop_lut4_I0_O)        0.097    10.816 r  bin_maze_filt/genblk1[4].inst/max[7]_i_10__3/O
                         net (fo=1, routed)           0.000    10.816    bin_maze_filt/genblk1[4].inst/max[7]_i_10__3_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    11.158 r  bin_maze_filt/genblk1[4].inst/max_reg[7]_i_3/CO[1]
                         net (fo=4, routed)           0.737    11.895    bin_maze_filt/genblk1[4].inst/max26_in
    SLICE_X13Y63         LUT6 (Prop_lut6_I3_O)        0.251    12.146 r  bin_maze_filt/genblk1[4].inst/max[6]_i_1__3/O
                         net (fo=1, routed)           0.000    12.146    bin_maze_filt/genblk1[4].inst/max[6]_i_1__3_n_0
    SLICE_X13Y63         FDRE                                         r  bin_maze_filt/genblk1[4].inst/max_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        1.153    39.249    bin_maze_filt/genblk1[4].inst/clk_out1
    SLICE_X13Y63         FDRE                                         r  bin_maze_filt/genblk1[4].inst/max_reg[6]/C
                         clock pessimism              0.293    39.542    
                         clock uncertainty           -0.098    39.444    
    SLICE_X13Y63         FDRE (Setup_fdre_C_D)        0.032    39.476    bin_maze_filt/genblk1[4].inst/max_reg[6]
  -------------------------------------------------------------------
                         required time                         39.476    
                         arrival time                         -12.146    
  -------------------------------------------------------------------
                         slack                                 27.331    

Slack (MET) :             27.384ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[0].inst/max_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.311ns  (logic 1.934ns (15.710%)  route 10.377ns (84.290%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 39.244 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.183ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        1.434    -0.183    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X2Y6          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.635     0.452 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.269     1.721    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5[7]
    SLICE_X64Y23         LUT6 (Prop_lut6_I1_O)        0.097     1.818 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     1.818    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_6_n_0
    SLICE_X64Y23         MUXF7 (Prop_muxf7_I0_O)      0.163     1.981 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_3/O
                         net (fo=1, routed)           1.488     3.470    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_3_n_0
    SLICE_X64Y50         LUT5 (Prop_lut5_I4_O)        0.229     3.699 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=285, routed)         6.848    10.546    bin_maze_filt/genblk1[0].inst/doutb[10]
    SLICE_X28Y86         LUT4 (Prop_lut4_I0_O)        0.097    10.643 r  bin_maze_filt/genblk1[0].inst/max[7]_i_17/O
                         net (fo=1, routed)           0.000    10.643    bin_maze_filt/genblk1[0].inst/max[7]_i_17_n_0
    SLICE_X28Y86         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    11.010 r  bin_maze_filt/genblk1[0].inst/max_reg[7]_i_5/CO[1]
                         net (fo=1, routed)           0.313    11.323    bin_maze_filt/genblk1[0].inst/max28_in
    SLICE_X31Y86         LUT2 (Prop_lut2_I0_O)        0.249    11.572 r  bin_maze_filt/genblk1[0].inst/max[7]_i_2/O
                         net (fo=4, routed)           0.458    12.031    bin_maze_filt/genblk1[0].inst/max19_out
    SLICE_X30Y86         LUT6 (Prop_lut6_I1_O)        0.097    12.128 r  bin_maze_filt/genblk1[0].inst/max[6]_i_1/O
                         net (fo=1, routed)           0.000    12.128    bin_maze_filt/genblk1[0].inst/max[6]_i_1_n_0
    SLICE_X30Y86         FDRE                                         r  bin_maze_filt/genblk1[0].inst/max_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        1.148    39.244    bin_maze_filt/genblk1[0].inst/clk_out1
    SLICE_X30Y86         FDRE                                         r  bin_maze_filt/genblk1[0].inst/max_reg[6]/C
                         clock pessimism              0.293    39.537    
                         clock uncertainty           -0.098    39.439    
    SLICE_X30Y86         FDRE (Setup_fdre_C_D)        0.072    39.511    bin_maze_filt/genblk1[0].inst/max_reg[6]
  -------------------------------------------------------------------
                         required time                         39.511    
                         arrival time                         -12.128    
  -------------------------------------------------------------------
                         slack                                 27.384    

Slack (MET) :             27.445ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[0].inst/max_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.209ns  (logic 1.934ns (15.841%)  route 10.275ns (84.159%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.755ns = ( 39.245 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.183ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        1.434    -0.183    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X2Y6          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.635     0.452 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.269     1.721    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5[7]
    SLICE_X64Y23         LUT6 (Prop_lut6_I1_O)        0.097     1.818 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     1.818    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_6_n_0
    SLICE_X64Y23         MUXF7 (Prop_muxf7_I0_O)      0.163     1.981 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_3/O
                         net (fo=1, routed)           1.488     3.470    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_3_n_0
    SLICE_X64Y50         LUT5 (Prop_lut5_I4_O)        0.229     3.699 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=285, routed)         6.848    10.546    bin_maze_filt/genblk1[0].inst/doutb[10]
    SLICE_X28Y86         LUT4 (Prop_lut4_I0_O)        0.097    10.643 r  bin_maze_filt/genblk1[0].inst/max[7]_i_17/O
                         net (fo=1, routed)           0.000    10.643    bin_maze_filt/genblk1[0].inst/max[7]_i_17_n_0
    SLICE_X28Y86         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    11.010 r  bin_maze_filt/genblk1[0].inst/max_reg[7]_i_5/CO[1]
                         net (fo=1, routed)           0.313    11.323    bin_maze_filt/genblk1[0].inst/max28_in
    SLICE_X31Y86         LUT2 (Prop_lut2_I0_O)        0.249    11.572 r  bin_maze_filt/genblk1[0].inst/max[7]_i_2/O
                         net (fo=4, routed)           0.356    11.929    bin_maze_filt/genblk1[0].inst/max19_out
    SLICE_X29Y86         LUT6 (Prop_lut6_I1_O)        0.097    12.026 r  bin_maze_filt/genblk1[0].inst/max[4]_i_1/O
                         net (fo=1, routed)           0.000    12.026    bin_maze_filt/genblk1[0].inst/max[4]_i_1_n_0
    SLICE_X29Y86         FDRE                                         r  bin_maze_filt/genblk1[0].inst/max_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        1.149    39.245    bin_maze_filt/genblk1[0].inst/clk_out1
    SLICE_X29Y86         FDRE                                         r  bin_maze_filt/genblk1[0].inst/max_reg[4]/C
                         clock pessimism              0.293    39.538    
                         clock uncertainty           -0.098    39.440    
    SLICE_X29Y86         FDRE (Setup_fdre_C_D)        0.030    39.470    bin_maze_filt/genblk1[0].inst/max_reg[4]
  -------------------------------------------------------------------
                         required time                         39.470    
                         arrival time                         -12.026    
  -------------------------------------------------------------------
                         slack                                 27.445    

Slack (MET) :             27.527ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[0].inst/max_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.165ns  (logic 1.934ns (15.899%)  route 10.231ns (84.101%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 39.244 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.183ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        1.434    -0.183    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X2Y6          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.635     0.452 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.269     1.721    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5[7]
    SLICE_X64Y23         LUT6 (Prop_lut6_I1_O)        0.097     1.818 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     1.818    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_6_n_0
    SLICE_X64Y23         MUXF7 (Prop_muxf7_I0_O)      0.163     1.981 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_3/O
                         net (fo=1, routed)           1.488     3.470    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_3_n_0
    SLICE_X64Y50         LUT5 (Prop_lut5_I4_O)        0.229     3.699 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=285, routed)         6.848    10.546    bin_maze_filt/genblk1[0].inst/doutb[10]
    SLICE_X28Y86         LUT4 (Prop_lut4_I0_O)        0.097    10.643 r  bin_maze_filt/genblk1[0].inst/max[7]_i_17/O
                         net (fo=1, routed)           0.000    10.643    bin_maze_filt/genblk1[0].inst/max[7]_i_17_n_0
    SLICE_X28Y86         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    11.010 r  bin_maze_filt/genblk1[0].inst/max_reg[7]_i_5/CO[1]
                         net (fo=1, routed)           0.313    11.323    bin_maze_filt/genblk1[0].inst/max28_in
    SLICE_X31Y86         LUT2 (Prop_lut2_I0_O)        0.249    11.572 r  bin_maze_filt/genblk1[0].inst/max[7]_i_2/O
                         net (fo=4, routed)           0.312    11.884    bin_maze_filt/genblk1[0].inst/max19_out
    SLICE_X30Y86         LUT6 (Prop_lut6_I1_O)        0.097    11.981 r  bin_maze_filt/genblk1[0].inst/max[5]_i_1/O
                         net (fo=1, routed)           0.000    11.981    bin_maze_filt/genblk1[0].inst/max[5]_i_1_n_0
    SLICE_X30Y86         FDRE                                         r  bin_maze_filt/genblk1[0].inst/max_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        1.148    39.244    bin_maze_filt/genblk1[0].inst/clk_out1
    SLICE_X30Y86         FDRE                                         r  bin_maze_filt/genblk1[0].inst/max_reg[5]/C
                         clock pessimism              0.293    39.537    
                         clock uncertainty           -0.098    39.439    
    SLICE_X30Y86         FDRE (Setup_fdre_C_D)        0.069    39.508    bin_maze_filt/genblk1[0].inst/max_reg[5]
  -------------------------------------------------------------------
                         required time                         39.508    
                         arrival time                         -11.981    
  -------------------------------------------------------------------
                         slack                                 27.527    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[9].inst/h_div1/divider_copy_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[9].inst/h_div1/dividend_copy_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.327ns (67.296%)  route 0.159ns (32.704%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        0.635    -0.529    bin_maze_filt/genblk1[9].inst/h_div1/clk_out1
    SLICE_X71Y49         FDRE                                         r  bin_maze_filt/genblk1[9].inst/h_div1/divider_copy_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.388 f  bin_maze_filt/genblk1[9].inst/h_div1/divider_copy_reg[6]/Q
                         net (fo=4, routed)           0.158    -0.229    bin_maze_filt/genblk1[9].inst/divider_copy[6]
    SLICE_X70Y49         LUT2 (Prop_lut2_I0_O)        0.049    -0.180 r  bin_maze_filt/genblk1[9].inst/dividend_copy[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.180    bin_maze_filt/genblk1[9].inst/dividend_copy[7]_i_3_n_0
    SLICE_X70Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084    -0.096 r  bin_maze_filt/genblk1[9].inst/dividend_copy_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.096    bin_maze_filt/genblk1[9].inst/dividend_copy_reg[7]_i_1_n_0
    SLICE_X70Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.043 r  bin_maze_filt/genblk1[9].inst/dividend_copy_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.043    bin_maze_filt/genblk1[9].inst/h_div1/out[8]
    SLICE_X70Y50         FDRE                                         r  bin_maze_filt/genblk1[9].inst/h_div1/dividend_copy_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        0.841    -0.832    bin_maze_filt/genblk1[9].inst/h_div1/clk_out1
    SLICE_X70Y50         FDRE                                         r  bin_maze_filt/genblk1[9].inst/h_div1/dividend_copy_reg[8]/C
                         clock pessimism              0.504    -0.328    
                         clock uncertainty            0.098    -0.231    
    SLICE_X70Y50         FDRE (Hold_fdre_C_D)         0.134    -0.097    bin_maze_filt/genblk1[9].inst/h_div1/dividend_copy_reg[8]
  -------------------------------------------------------------------
                         required time                          0.097    
                         arrival time                          -0.043    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 bin_maze_filt/yellow_erosion/center_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/yellow_erosion/center_y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (71.003%)  route 0.076ns (28.997%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        0.569    -0.595    bin_maze_filt/yellow_erosion/clk_out1
    SLICE_X69Y97         FDRE                                         r  bin_maze_filt/yellow_erosion/center_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  bin_maze_filt/yellow_erosion/center_y_reg[4]/Q
                         net (fo=7, routed)           0.076    -0.378    bin_maze_filt/yellow_erosion/center_y_reg_n_0_[4]
    SLICE_X68Y97         LUT6 (Prop_lut6_I1_O)        0.045    -0.333 r  bin_maze_filt/yellow_erosion/center_y[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.333    bin_maze_filt/yellow_erosion/center_y[6]_i_1__0_n_0
    SLICE_X68Y97         FDRE                                         r  bin_maze_filt/yellow_erosion/center_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        0.841    -0.832    bin_maze_filt/yellow_erosion/clk_out1
    SLICE_X68Y97         FDRE                                         r  bin_maze_filt/yellow_erosion/center_y_reg[6]/C
                         clock pessimism              0.250    -0.582    
                         clock uncertainty            0.098    -0.485    
    SLICE_X68Y97         FDRE (Hold_fdre_C_D)         0.092    -0.393    bin_maze_filt/yellow_erosion/center_y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[18].inst/v_div1/quotient_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[18].inst/v_div1/quotient_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.935%)  route 0.055ns (25.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        0.568    -0.596    bin_maze_filt/genblk1[18].inst/v_div1/clk_out1
    SLICE_X70Y93         FDRE                                         r  bin_maze_filt/genblk1[18].inst/v_div1/quotient_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  bin_maze_filt/genblk1[18].inst/v_div1/quotient_reg[5]/Q
                         net (fo=2, routed)           0.055    -0.377    bin_maze_filt/genblk1[18].inst/v_div1/hsv_buffer[18]_18[5]
    SLICE_X70Y93         FDRE                                         r  bin_maze_filt/genblk1[18].inst/v_div1/quotient_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        0.840    -0.833    bin_maze_filt/genblk1[18].inst/v_div1/clk_out1
    SLICE_X70Y93         FDRE                                         r  bin_maze_filt/genblk1[18].inst/v_div1/quotient_reg[6]/C
                         clock pessimism              0.237    -0.596    
                         clock uncertainty            0.098    -0.499    
    SLICE_X70Y93         FDRE (Hold_fdre_C_D)         0.060    -0.439    bin_maze_filt/genblk1[18].inst/v_div1/quotient_reg[6]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.377    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[8].inst/h_div1/bit_n_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[8].inst/h_div1/del_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.433%)  route 0.107ns (36.567%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        0.670    -0.494    bin_maze_filt/genblk1[8].inst/h_div1/clk_out1
    SLICE_X7Y49          FDRE                                         r  bin_maze_filt/genblk1[8].inst/h_div1/bit_n_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.353 f  bin_maze_filt/genblk1[8].inst/h_div1/bit_n_reg[2]/Q
                         net (fo=6, routed)           0.107    -0.245    bin_maze_filt/genblk1[8].inst/h_div1/bit_n_reg__0[2]
    SLICE_X6Y49          LUT6 (Prop_lut6_I5_O)        0.045    -0.200 r  bin_maze_filt/genblk1[8].inst/h_div1/del_ready_i_1__7/O
                         net (fo=1, routed)           0.000    -0.200    bin_maze_filt/genblk1[8].inst/h_div1/del_ready0
    SLICE_X6Y49          FDRE                                         r  bin_maze_filt/genblk1[8].inst/h_div1/del_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        0.947    -0.726    bin_maze_filt/genblk1[8].inst/h_div1/clk_out1
    SLICE_X6Y49          FDRE                                         r  bin_maze_filt/genblk1[8].inst/h_div1/del_ready_reg/C
                         clock pessimism              0.246    -0.481    
                         clock uncertainty            0.098    -0.383    
    SLICE_X6Y49          FDRE (Hold_fdre_C_D)         0.120    -0.263    bin_maze_filt/genblk1[8].inst/h_div1/del_ready_reg
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[6].inst/h_div1/quotient_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[6].inst/h0/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.852%)  route 0.196ns (58.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        0.558    -0.606    bin_maze_filt/genblk1[6].inst/h_div1/clk_out1
    SLICE_X59Y80         FDRE                                         r  bin_maze_filt/genblk1[6].inst/h_div1/quotient_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  bin_maze_filt/genblk1[6].inst/h_div1/quotient_temp_reg[1]/Q
                         net (fo=2, routed)           0.196    -0.269    bin_maze_filt/genblk1[6].inst/p_0_in1_in[2]
    DSP48_X1Y32          DSP48E1                                      r  bin_maze_filt/genblk1[6].inst/h0/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        0.901    -0.771    bin_maze_filt/genblk1[6].inst/clk_out1
    DSP48_X1Y32          DSP48E1                                      r  bin_maze_filt/genblk1[6].inst/h0/CLK
                         clock pessimism              0.275    -0.496    
                         clock uncertainty            0.098    -0.399    
    DSP48_X1Y32          DSP48E1 (Hold_dsp48e1_CLK_A[2])
                                                      0.066    -0.333    bin_maze_filt/genblk1[6].inst/h0
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1_r_1135/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[16].inst/v_div1/quotient_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.225%)  route 0.108ns (36.775%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        0.595    -0.569    bin_maze_filt/clk_out1
    SLICE_X73Y93         FDRE                                         r  bin_maze_filt/genblk1_r_1135/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  bin_maze_filt/genblk1_r_1135/Q
                         net (fo=1, routed)           0.108    -0.320    bin_maze_filt/genblk1_r_1135_n_0
    SLICE_X75Y93         LUT2 (Prop_lut2_I1_O)        0.045    -0.275 r  bin_maze_filt/genblk1_gate__31/O
                         net (fo=1, routed)           0.000    -0.275    bin_maze_filt/genblk1[16].inst/v_div1/quotient_reg[4]_bin_maze_filt_genblk1_r_1135_0
    SLICE_X75Y93         FDRE                                         r  bin_maze_filt/genblk1[16].inst/v_div1/quotient_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        0.870    -0.803    bin_maze_filt/genblk1[16].inst/v_div1/clk_out1
    SLICE_X75Y93         FDRE                                         r  bin_maze_filt/genblk1[16].inst/v_div1/quotient_reg[5]/C
                         clock pessimism              0.275    -0.528    
                         clock uncertainty            0.098    -0.431    
    SLICE_X75Y93         FDRE (Hold_fdre_C_D)         0.092    -0.339    bin_maze_filt/genblk1[16].inst/v_div1/quotient_reg[5]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[10].inst/v_div1/bit_n_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[10].inst/v_div1/bit_n_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.865%)  route 0.110ns (37.135%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        0.565    -0.599    bin_maze_filt/genblk1[10].inst/v_div1/clk_out1
    SLICE_X51Y53         FDRE                                         r  bin_maze_filt/genblk1[10].inst/v_div1/bit_n_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  bin_maze_filt/genblk1[10].inst/v_div1/bit_n_reg[0]/Q
                         net (fo=7, routed)           0.110    -0.348    bin_maze_filt/genblk1[10].inst/v_div1/bit_n_reg__0[0]
    SLICE_X50Y53         LUT5 (Prop_lut5_I2_O)        0.045    -0.303 r  bin_maze_filt/genblk1[10].inst/v_div1/bit_n[4]_i_1__31/O
                         net (fo=1, routed)           0.000    -0.303    bin_maze_filt/genblk1[10].inst/v_div1/bit_n0__1[4]
    SLICE_X50Y53         FDSE                                         r  bin_maze_filt/genblk1[10].inst/v_div1/bit_n_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        0.835    -0.838    bin_maze_filt/genblk1[10].inst/v_div1/clk_out1
    SLICE_X50Y53         FDSE                                         r  bin_maze_filt/genblk1[10].inst/v_div1/bit_n_reg[4]/C
                         clock pessimism              0.252    -0.586    
                         clock uncertainty            0.098    -0.489    
    SLICE_X50Y53         FDSE (Hold_fdse_C_D)         0.121    -0.368    bin_maze_filt/genblk1[10].inst/v_div1/bit_n_reg[4]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[14].inst/v_div1/bit_n_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[14].inst/v_div1/bit_n_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.865%)  route 0.110ns (37.135%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        0.564    -0.600    bin_maze_filt/genblk1[14].inst/v_div1/clk_out1
    SLICE_X71Y63         FDRE                                         r  bin_maze_filt/genblk1[14].inst/v_div1/bit_n_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  bin_maze_filt/genblk1[14].inst/v_div1/bit_n_reg[0]/Q
                         net (fo=7, routed)           0.110    -0.349    bin_maze_filt/genblk1[14].inst/v_div1/bit_n_reg__0[0]
    SLICE_X70Y63         LUT5 (Prop_lut5_I2_O)        0.045    -0.304 r  bin_maze_filt/genblk1[14].inst/v_div1/bit_n[4]_i_1__43/O
                         net (fo=1, routed)           0.000    -0.304    bin_maze_filt/genblk1[14].inst/v_div1/bit_n0__1[4]
    SLICE_X70Y63         FDSE                                         r  bin_maze_filt/genblk1[14].inst/v_div1/bit_n_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        0.835    -0.838    bin_maze_filt/genblk1[14].inst/v_div1/clk_out1
    SLICE_X70Y63         FDSE                                         r  bin_maze_filt/genblk1[14].inst/v_div1/bit_n_reg[4]/C
                         clock pessimism              0.251    -0.587    
                         clock uncertainty            0.098    -0.490    
    SLICE_X70Y63         FDSE (Hold_fdse_C_D)         0.121    -0.369    bin_maze_filt/genblk1[14].inst/v_div1/bit_n_reg[4]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[17].inst/v_div1/bit_n_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[17].inst/v_div1/bit_n_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.865%)  route 0.110ns (37.135%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        0.602    -0.562    bin_maze_filt/genblk1[17].inst/v_div1/clk_out1
    SLICE_X81Y94         FDRE                                         r  bin_maze_filt/genblk1[17].inst/v_div1/bit_n_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  bin_maze_filt/genblk1[17].inst/v_div1/bit_n_reg[0]/Q
                         net (fo=7, routed)           0.110    -0.311    bin_maze_filt/genblk1[17].inst/v_div1/bit_n_reg__0[0]
    SLICE_X80Y94         LUT5 (Prop_lut5_I2_O)        0.045    -0.266 r  bin_maze_filt/genblk1[17].inst/v_div1/bit_n[4]_i_1__52/O
                         net (fo=1, routed)           0.000    -0.266    bin_maze_filt/genblk1[17].inst/v_div1/bit_n0__1[4]
    SLICE_X80Y94         FDSE                                         r  bin_maze_filt/genblk1[17].inst/v_div1/bit_n_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        0.874    -0.799    bin_maze_filt/genblk1[17].inst/v_div1/clk_out1
    SLICE_X80Y94         FDSE                                         r  bin_maze_filt/genblk1[17].inst/v_div1/bit_n_reg[4]/C
                         clock pessimism              0.250    -0.549    
                         clock uncertainty            0.098    -0.452    
    SLICE_X80Y94         FDSE (Hold_fdse_C_D)         0.121    -0.331    bin_maze_filt/genblk1[17].inst/v_div1/bit_n_reg[4]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[2].inst/s_div1/bit_n_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[2].inst/s_div1/bit_n_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.865%)  route 0.110ns (37.135%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        0.565    -0.599    bin_maze_filt/genblk1[2].inst/s_div1/clk_out1
    SLICE_X57Y94         FDRE                                         r  bin_maze_filt/genblk1[2].inst/s_div1/bit_n_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  bin_maze_filt/genblk1[2].inst/s_div1/bit_n_reg[0]/Q
                         net (fo=7, routed)           0.110    -0.348    bin_maze_filt/genblk1[2].inst/s_div1/bit_n_reg__0[0]
    SLICE_X56Y94         LUT5 (Prop_lut5_I2_O)        0.045    -0.303 r  bin_maze_filt/genblk1[2].inst/s_div1/bit_n[4]_i_1__6/O
                         net (fo=1, routed)           0.000    -0.303    bin_maze_filt/genblk1[2].inst/s_div1/bit_n0__0[4]
    SLICE_X56Y94         FDSE                                         r  bin_maze_filt/genblk1[2].inst/s_div1/bit_n_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5928, routed)        0.835    -0.838    bin_maze_filt/genblk1[2].inst/s_div1/clk_out1
    SLICE_X56Y94         FDSE                                         r  bin_maze_filt/genblk1[2].inst/s_div1/bit_n_reg[4]/C
                         clock pessimism              0.252    -0.586    
                         clock uncertainty            0.098    -0.489    
    SLICE_X56Y94         FDSE (Hold_fdse_C_D)         0.121    -0.368    bin_maze_filt/genblk1[2].inst/s_div1/bit_n_reg[4]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.064    





