{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1633212874302 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633212874308 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 03 06:14:34 2021 " "Processing started: Sun Oct 03 06:14:34 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1633212874308 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633212874308 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off regfile -c regfile " "Command: quartus_map --read_settings_files=on --write_settings_files=off regfile -c regfile" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633212874308 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1633212874525 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1633212874525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_5.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_5 " "Found entity 1: decoder_5" {  } { { "decoder_5.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/decoder_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633212881405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633212881405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_3.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_3 " "Found entity 1: decoder_3" {  } { { "decoder_3.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/decoder_3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633212881407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633212881407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_2.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_2 " "Found entity 1: decoder_2" {  } { { "decoder_2.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/decoder_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633212881408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633212881408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile_tb " "Found entity 1: regfile_tb" {  } { { "regfile_tb.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/regfile_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633212881409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633212881409 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "regfile regfile.v(7) " "Verilog Module Declaration warning at regfile.v(7): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"regfile\"" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/regfile.v" 7 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633212881411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633212881411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633212881411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dffe_ref.v 1 1 " "Found 1 design units, including 1 entities, in source file dffe_ref.v" { { "Info" "ISGN_ENTITY_NAME" "1 dffe_ref " "Found entity 1: dffe_ref" {  } { { "dffe_ref.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/dffe_ref.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633212881413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633212881413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633212881414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633212881414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile_imp.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile_imp.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile_imp " "Found entity 1: regfile_imp" {  } { { "regfile_imp.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/regfile_imp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633212881415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633212881415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate.v 1 1 " "Found 1 design units, including 1 entities, in source file tristate.v" { { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "tristate.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/tristate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633212881417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633212881417 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "regfile " "Elaborating entity \"regfile\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1633212881439 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "buffer_A regfile.v(45) " "Verilog HDL warning at regfile.v(45): object buffer_A used but never assigned" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/regfile.v" 45 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1633212881442 "|regfile"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "buffer_B regfile.v(46) " "Verilog HDL warning at regfile.v(46): object buffer_B used but never assigned" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/regfile.v" 46 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1633212881442 "|regfile"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "buffer_A 0 regfile.v(45) " "Net \"buffer_A\" at regfile.v(45) has no driver or initial value, using a default initial value '0'" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/regfile.v" 45 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1633212881449 "|regfile"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "buffer_B 0 regfile.v(46) " "Net \"buffer_B\" at regfile.v(46) has no driver or initial value, using a default initial value '0'" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/regfile.v" 46 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1633212881449 "|regfile"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_5 decoder_5:dWrite " "Elaborating entity \"decoder_5\" for hierarchy \"decoder_5:dWrite\"" {  } { { "regfile.v" "dWrite" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/regfile.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633212881491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_2 decoder_5:dWrite\|decoder_2:d2 " "Elaborating entity \"decoder_2\" for hierarchy \"decoder_5:dWrite\|decoder_2:d2\"" {  } { { "decoder_5.v" "d2" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/decoder_5.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633212881492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_3 decoder_5:dWrite\|decoder_3:d3 " "Elaborating entity \"decoder_3\" for hierarchy \"decoder_5:dWrite\|decoder_3:d3\"" {  } { { "decoder_5.v" "d3" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/decoder_5.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633212881493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:reg0 " "Elaborating entity \"register\" for hierarchy \"register:reg0\"" {  } { { "regfile.v" "reg0" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/regfile.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633212881494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffe_ref register:reg0\|dffe_ref:description\[0\].DFF1 " "Elaborating entity \"dffe_ref\" for hierarchy \"register:reg0\|dffe_ref:description\[0\].DFF1\"" {  } { { "register.v" "description\[0\].DFF1" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/register.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633212881496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate tristate:read_out\[0\].T1 " "Elaborating entity \"tristate\" for hierarchy \"tristate:read_out\[0\].T1\"" {  } { { "regfile.v" "read_out\[0\].T1" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/regfile.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633212881615 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "32 " "32 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1633212882359 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "data_readRegA\[31\] GND pin " "The pin \"data_readRegA\[31\]\" is fed by GND" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/regfile.v" 13 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1633212882381 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1633212882381 ""}
{ "Error" "EMLS_OPT_TRI_BUS_MULTIPLE_DRIVERS" "pin data_readRegA\[31\] always-enabled I/O buffer \"data_readRegB\[0\]\" " "The pin \"data_readRegA\[31\]\" has multiple drivers due to the always-enabled I/O buffer \"data_readRegB\[0\]\"" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/regfile.v" 13 -1 0 } }  } 0 13076 "The %1!s! \"%2!s!\" has multiple drivers due to the %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1633212882382 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 9 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4958 " "Peak virtual memory: 4958 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1633212882496 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Oct 03 06:14:42 2021 " "Processing ended: Sun Oct 03 06:14:42 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1633212882496 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1633212882496 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1633212882496 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1633212882496 ""}
