#ifndef		__LC1813_H
#define		__LC1813_H

#include "../inc/define.h"
#include "../inc/macro.h"
#include    "common.h"

//DDR memory
#define  MEMCTL_BASE		0x00000000

//for ap
#define DEBUG_APB_BASE          0x80000000
#define AP_SEC_RAM_BASE         0x9FF80000
#define AP_DMAG_BASE            0xA0000000
#define AUDIO_DMAS_BASE         0xA0002000
#define AP_DMAS_BASE            0xA0003000
#define AP_DMAC_BASE            0xA0004000 
#define LCDC_BASE              0xA0008000
#define M0_IRAM_BASE            0x00000000
#define M0_RAM_BASE             0xA0040000
#define CTL_BASE                0xA0060000
#define NFC_BASE                0xA0061000
#define HDMI_BASE               0xA00A0000
#define HPI_REG_BASE            0xA00B0000
#define HPI_MEM_BASE            0xA00C0000
//#define RTC_BASE		0xA0108400
#define TRACKBALL_BASE          0xA0108800
#define WDT_BASE                0xA0108C00
#define TIMER_BASE              0xA0109000
#define I2C1_BASE               0xA0109800
#define I2C0_BASE               0xA0109C00
#define I2C3_BASE               0xA010A000
#define PWM_BASE                0xA010A400
#define AP_PWR_BASE             0xA010A800
#define MIPI_DSI_BASE           0xA0110000
#define I2S0_BASE               0xA0140000
#define I2S1_BASE               0xA0140800
#define SSI0_BASE               0xA0145000
#define SSI1_BASE               0xA0146000
#define SSI3_BASE               0xA0146800
#define UART0_BASE              0xA0147000
#define UART1_BASE              0xA0148000
#define UART2_BASE              0xA0149000
#define ISP_BASE				0xA0200000
#define USB_OTG_BASE            0xA0300000
#define USB_HOST_BASE           0xA0340000
#define USB_HSIC_BASE           0xA0380000
#define ON2_DEC_BASE            0xA2000000
#define ON2_ENC0_BASE           0xA2001000
#define ON2_ENC1_BASE           0xA2001800
#define GPU_BASE				0xA2010000
#define I2C2_BASE               0xA3000000
#define KBS_BASE                0xA3001000
#define SSI2_BASE               0xA3002000
#define BP147_BASE              0xA3003000
#define SDMMC0_BASE             0xA3004000
#define SDMMC1_BASE             0xA3005000
#define SDMMC2_BASE             0xA3006000
#define SDMMC3_BASE             0xA3007000
#define SDMMC_BASE              SDMMC2_BASE
#define TF_BASE					SDMMC0_BASE
#define TPZCTL_BASE             0xA3008000
#define CIPHER_BASE             0xA4000000
#define SECURITY_BASE           0xA4002000
#define DDR_AXI_GPV_BASE        0xA4100000
#define PERI_AXI_GPV_BASE       0xA4200000
#define	A9_PRIVATE_CPUCORE		0xA6000000
#define	A9_PRIVATE_L2C_CTRL		0xA6002000
#define ROM_BASE                0xFFFF0000

//for cp
#define CP_SHRAM0			0x81000000
#define CP_SHRAM1			0x81030000
#define MAILBOX_BASE		0x84000000
#define ZSP0_RAM_BASE		0x84080000
#define ZSP1_RAM_BASE		0x840C0000
#define TDIF_BASE			0x84100000
#define GSMIF0_BASE			0x84102000
#define GSMIF1_BASE			0x84103000
#define CP_DMAC_BASE		0x84104000
#define CP_DMAS_BASE		0x84104800
#define CP_DMAD_BASE		0x84105000
#define CP_ICTL0_BASE       0x84106000
#define CP_ICTL1_BASE       0x84106400
#define CP_ICTL2_BASE       0x84106800
#define SNOW_3G_BASE		0x84107000
#define A5_0_BASE			0x84108000
#define A5_1_BASE			0x84108400
#define GEA_BASE			0x84108800
#define DTC3_0_BASE			0x84110000
#define DTC3_1_BASE			0x84118000
#define SIM0_BASE			0x84120000
#define SIM1_BASE			0x84120400
#define CP_TIMER_BASE		0x84121000
#define CP_WDT_BASE			0x84121400
#define CP_PWR_BASE         0x84122000
#define CP_RTC_BASE         0x84123000
#define THD_BASE			0x84200000
#define THM_BASE			0x84380000  
#define THU_BASE			0x843C0000

//for com_apb
#define CTRL_DDR_BASE			0xA1000000
#define COM_I2C_BASE            0xA1001000
#define PCM_BASE                0xA1002000
#define PCM1_BASE               0xA1002800
#define MUX_PIN_BASE            0xA1003000
#define PHY_DDR_BASE            0xA1004000
#define DDR_PWR_BASE            0xA1005000
#define COM_UART_BASE           0xA1006000
#define GPIO0_BASE              0xA1007000
#define GPIO1_BASE              0xA1007800

//-----------------------------------------
//  a9 internal register map
//-----------------------------------------
#define	ICDDCR_BASEADDR			(A9_PRIVATE_CPUCORE + 0x1000)
#define	ICCICR_BASEADDR			(A9_PRIVATE_CPUCORE + 0x2000)
#define	PRITIMERWDT_BASEADDR	(A9_PRIVATE_CPUCORE + 0x600)
#define	ICDDCR			((volatile unsigned  *)( ICDDCR_BASEADDR + 0x00 ))			
#define	ICDICTR			((volatile unsigned  *)( ICDDCR_BASEADDR + 0x04 ))
#define	ICDIIDR			((volatile unsigned  *)( ICDDCR_BASEADDR + 0x08 ))
#define	ICDISR			((volatile unsigned  *)( ICDDCR_BASEADDR + 0x80 ))
#define	ICDISR0			((volatile unsigned  *)( ICDDCR_BASEADDR + 0x80 ))
#define	ICDISR1			((volatile unsigned  *)( ICDDCR_BASEADDR + 0x84 ))
#define	ICDISR2			((volatile unsigned  *)( ICDDCR_BASEADDR + 0x88 ))
#define	ICDISER			((volatile unsigned  *)( ICDDCR_BASEADDR + 0x100 ))
#define	ICDISER0		((volatile unsigned  *)( ICDDCR_BASEADDR + 0x100 ))
#define	ICDISER1		((volatile unsigned  *)( ICDDCR_BASEADDR + 0x104 ))
#define	ICDISER2		((volatile unsigned  *)( ICDDCR_BASEADDR + 0x108 ))
#define	ICDICER			((volatile unsigned  *)( ICDDCR_BASEADDR + 0x180 ))
#define	ICDICER0		((volatile unsigned  *)( ICDDCR_BASEADDR + 0x180 ))
#define	ICDICER1		((volatile unsigned  *)( ICDDCR_BASEADDR + 0x184 ))
#define	ICDICER2		((volatile unsigned  *)( ICDDCR_BASEADDR + 0x188 ))
#define	ICDISPR			((volatile unsigned  *)( ICDDCR_BASEADDR + 0x200 ))
#define	ICDISPR0		((volatile unsigned  *)( ICDDCR_BASEADDR + 0x200 ))
#define	ICDISPR1		((volatile unsigned  *)( ICDDCR_BASEADDR + 0x204 ))
#define	ICDISPR2		((volatile unsigned  *)( ICDDCR_BASEADDR + 0x208 ))
#define	ICDICPR			((volatile unsigned  *)( ICDDCR_BASEADDR + 0x280 ))
#define	ICDICPR0		((volatile unsigned  *)( ICDDCR_BASEADDR + 0x280 ))
#define	ICDICPR1		((volatile unsigned  *)( ICDDCR_BASEADDR + 0x284 ))
#define	ICDICPR2		((volatile unsigned  *)( ICDDCR_BASEADDR + 0x288 ))
#define	ICDABR			((volatile unsigned  *)( ICDDCR_BASEADDR + 0x300 ))
#define	ICDABR0			((volatile unsigned  *)( ICDDCR_BASEADDR + 0x300 ))
#define	ICDABR1			((volatile unsigned  *)( ICDDCR_BASEADDR + 0x304 ))
#define	ICDABR2			((volatile unsigned  *)( ICDDCR_BASEADDR + 0x308 ))
#define	ICDIPR			((volatile unsigned  *)( ICDDCR_BASEADDR + 0x400 ))
#define	ICDIPR0			((volatile unsigned  *)( ICDDCR_BASEADDR + 0x400 ))
#define	ICDIPR1			((volatile unsigned  *)( ICDDCR_BASEADDR + 0x404 ))
#define	ICDIPR2			((volatile unsigned  *)( ICDDCR_BASEADDR + 0x408 ))
#define	ICDIPR3			((volatile unsigned  *)( ICDDCR_BASEADDR + 0x40C ))
#define	ICDIPR4			((volatile unsigned  *)( ICDDCR_BASEADDR + 0x410 ))
#define	ICDIPR5			((volatile unsigned  *)( ICDDCR_BASEADDR + 0x414 ))
#define	ICDIPR6			((volatile unsigned  *)( ICDDCR_BASEADDR + 0x418 ))
#define	ICDIPR7			((volatile unsigned  *)( ICDDCR_BASEADDR + 0x41C ))
#define	ICDIPR8			((volatile unsigned  *)( ICDDCR_BASEADDR + 0x420 ))
#define	ICDIPR9			((volatile unsigned  *)( ICDDCR_BASEADDR + 0x424 ))
#define	ICDIPR10		((volatile unsigned  *)( ICDDCR_BASEADDR + 0x428 ))
#define	ICDIPR11		((volatile unsigned  *)( ICDDCR_BASEADDR + 0x42C ))
#define	ICDIPR12		((volatile unsigned  *)( ICDDCR_BASEADDR + 0x430 ))
#define	ICDIPR13		((volatile unsigned  *)( ICDDCR_BASEADDR + 0x434 ))
#define	ICDIPR14		((volatile unsigned  *)( ICDDCR_BASEADDR + 0x438 ))
#define	ICDIPR15		((volatile unsigned  *)( ICDDCR_BASEADDR + 0x43C ))
#define	ICDIPR16		((volatile unsigned  *)( ICDDCR_BASEADDR + 0x440 ))
#define	ICDIPR17		((volatile unsigned  *)( ICDDCR_BASEADDR + 0x444 ))
#define	ICDIPR18		((volatile unsigned  *)( ICDDCR_BASEADDR + 0x448 ))
#define	ICDIPR19		((volatile unsigned  *)( ICDDCR_BASEADDR + 0x44C ))
#define	ICDIPR20		((volatile unsigned  *)( ICDDCR_BASEADDR + 0x450 ))
#define	ICDIPR21		((volatile unsigned  *)( ICDDCR_BASEADDR + 0x454 ))
#define	ICDIPR22		((volatile unsigned  *)( ICDDCR_BASEADDR + 0x458 ))
#define	ICDIPTR			((volatile unsigned  *)( ICDDCR_BASEADDR + 0x800 ))
#define	ICDIPTR0		((volatile unsigned  *)( ICDDCR_BASEADDR + 0x800 ))
#define	ICDIPTR1		((volatile unsigned  *)( ICDDCR_BASEADDR + 0x804 ))
#define	ICDIPTR2		((volatile unsigned  *)( ICDDCR_BASEADDR + 0x808 ))
#define	ICDIPTR3		((volatile unsigned  *)( ICDDCR_BASEADDR + 0x80c ))
#define	ICDIPTR4		((volatile unsigned  *)( ICDDCR_BASEADDR + 0x810 ))
#define	ICDIPTR5		((volatile unsigned  *)( ICDDCR_BASEADDR + 0x814 ))
#define	ICDIPTR6		((volatile unsigned  *)( ICDDCR_BASEADDR + 0x818 ))
#define	ICDIPTR7		((volatile unsigned  *)( ICDDCR_BASEADDR + 0x81c ))
#define	ICDIPTR8		((volatile unsigned  *)( ICDDCR_BASEADDR + 0x820 ))
#define	ICDIPTR9		((volatile unsigned  *)( ICDDCR_BASEADDR + 0x824 ))
#define	ICDIPTR10		((volatile unsigned  *)( ICDDCR_BASEADDR + 0x828 ))
#define	ICDIPTR11		((volatile unsigned  *)( ICDDCR_BASEADDR + 0x82c ))
#define	ICDIPTR12		((volatile unsigned  *)( ICDDCR_BASEADDR + 0x830 ))
#define	ICDIPTR13		((volatile unsigned  *)( ICDDCR_BASEADDR + 0x834 ))
#define	ICDIPTR14		((volatile unsigned  *)( ICDDCR_BASEADDR + 0x838 ))
#define	ICDIPTR15		((volatile unsigned  *)( ICDDCR_BASEADDR + 0x83c ))
#define	ICDIPTR16		((volatile unsigned  *)( ICDDCR_BASEADDR + 0x840 ))
#define	ICDIPTR17		((volatile unsigned  *)( ICDDCR_BASEADDR + 0x844 ))
#define	ICDIPTR18		((volatile unsigned  *)( ICDDCR_BASEADDR + 0x848 ))
#define	ICDIPTR19		((volatile unsigned  *)( ICDDCR_BASEADDR + 0x84c ))
#define	ICDIPTR20		((volatile unsigned  *)( ICDDCR_BASEADDR + 0x850 ))
#define	ICDIPTR21		((volatile unsigned  *)( ICDDCR_BASEADDR + 0x854 ))
#define	ICDIPTR22		((volatile unsigned  *)( ICDDCR_BASEADDR + 0x858 ))
#define	ICDICFR			((volatile unsigned  *)( ICDDCR_BASEADDR + 0xC00 ))
#define	ICDICFR0		((volatile unsigned  *)( ICDDCR_BASEADDR + 0xC00 ))
#define	ICDICFR1		((volatile unsigned  *)( ICDDCR_BASEADDR + 0xC04 ))
#define	ICDICFR2		((volatile unsigned  *)( ICDDCR_BASEADDR + 0xC08 ))
#define	ICDICFR3		((volatile unsigned  *)( ICDDCR_BASEADDR + 0xC0c ))
#define	ICDICFR4		((volatile unsigned  *)( ICDDCR_BASEADDR + 0xc10 ))
#define	ICDICFR5		((volatile unsigned  *)( ICDDCR_BASEADDR + 0xc14 ))
#define	ICDSGIR			((volatile unsigned  *)( ICDDCR_BASEADDR + 0xF00 ))

#define		GICD_CPENDSGIR0				((volatile unsigned  int*)( ICDDCR_BASEADDR + 0xf10 ))
#define		GICD_CPENDSGIR1				((volatile unsigned  int*)( ICDDCR_BASEADDR + 0xf14 ))
#define		GICD_CPENDSGIR2				((volatile unsigned  int*)( ICDDCR_BASEADDR + 0xf18 ))
#define		GICD_CPENDSGIR3				((volatile unsigned  int*)( ICDDCR_BASEADDR + 0xf1c ))

#define	ICCICR			((volatile unsigned  *)( ICCICR_BASEADDR + 0x00 ))		
#define	ICCPMR			((volatile unsigned  *)( ICCICR_BASEADDR + 0x04 ))
#define	ICCBPR			((volatile unsigned  *)( ICCICR_BASEADDR + 0x08 ))
#define	ICCIAR			((volatile unsigned  *)( ICCICR_BASEADDR + 0x0c ))
#define	ICCEOIR			((volatile unsigned  *)( ICCICR_BASEADDR + 0x10 ))
#define	ICCRPR			((volatile unsigned  *)( ICCICR_BASEADDR + 0x14 ))
#define	ICCHPIR			((volatile unsigned  *)( ICCICR_BASEADDR + 0x18 ))
#define	ICCABPR			((volatile unsigned  *)( ICCICR_BASEADDR + 0x1c ))
#define	ICCIIDR			((volatile unsigned  *)( ICCICR_BASEADDR + 0xFC ))
#define	PRITIMERLOAD	((volatile unsigned  *)( PRITIMERWDT_BASEADDR + 0x00 ))			
#define	PRITIMERCNT		((volatile unsigned  *)( PRITIMERWDT_BASEADDR + 0x04 ))
#define	PRITIMERCTL		((volatile unsigned  *)( PRITIMERWDT_BASEADDR + 0x08 ))
#define	PRITIMERINTSTATUS	((volatile unsigned  *)( PRITIMERWDT_BASEADDR + 0x0c ))
#define	PRIWDTLOAD		((volatile unsigned  *)( PRITIMERWDT_BASEADDR + 0x20 ))
#define	PRIWDTCNT		((volatile unsigned  *)( PRITIMERWDT_BASEADDR + 0x24 ))
#define	PRIWDTCTL		((volatile unsigned  *)( PRITIMERWDT_BASEADDR + 0x28 ))
#define	PRIWDTINTSTATUS	((volatile unsigned  *)( PRITIMERWDT_BASEADDR + 0x2c ))
#define	PRIWDTRSTSTATUS	((volatile unsigned  *)( PRITIMERWDT_BASEADDR + 0x30 ))
#define	PRIWDTDISABLE	((volatile unsigned  *)( PRITIMERWDT_BASEADDR + 0x34 ))

///////////////////////////////////
///////////  for AP  //////////////
///////////////////////////////////
//-----------------------------------------
//  DEBUG_APB register map
//-----------------------------------------

//-----------------------------------------
//  AP_DMAG register map
//-----------------------------------------
#define AP_DMAG_CH_STATUS             ((volatile unsigned *)( AP_DMAG_BASE+0x0) )
#define AP_DMAG_CH03_PRIOR            ((volatile unsigned *)( AP_DMAG_BASE+0x04))
#define AP_DMAG_CH_INTR_EN_A9         ((volatile unsigned *)( AP_DMAG_BASE+0x0C))
#define AP_DMAG_CH_INTR_STATUS_A9     ((volatile unsigned *)( AP_DMAG_BASE+0x10))
#define AP_DMAG_CH_INTR_EN_M0         ((volatile unsigned *)( AP_DMAG_BASE+0x14))
#define AP_DMAG_CH_INTR_STATUS_M0     ((volatile unsigned *)( AP_DMAG_BASE+0x18))
#define AP_DMAG_CH_INTR_MASK_A9       ((volatile unsigned *)( AP_DMAG_BASE+0x1C))
#define AP_DMAG_CH_INTR_MASK_M0       ((volatile unsigned *)( AP_DMAG_BASE+0x24))
#define AP_DMAG_CH_LP_EN			  ((volatile unsigned *)( AP_DMAG_BASE+0x4C))
#define AP_DMAG_AHB_LP_EN			  ((volatile unsigned *)( AP_DMAG_BASE+0x50))
//CH0                            
#define AP_DMAG_CH00_CTL              ((volatile unsigned *)( AP_DMAG_BASE+0x100))
#define AP_DMAG_CH00_SIZE			  ((volatile unsigned *)( AP_DMAG_BASE+0x104))
#define AP_DMAG_CH00_PARA             ((volatile unsigned *)( AP_DMAG_BASE+0x108))
#define AP_DMAG_CH00_SRC_ADDR         ((volatile unsigned *)( AP_DMAG_BASE+0x10C))
#define AP_DMAG_CH00_DST_ADDR         ((volatile unsigned *)( AP_DMAG_BASE+0x110))
#define AP_DMAG_CH00_INTR_EN          ((volatile unsigned *)( AP_DMAG_BASE+0x114))
#define AP_DMAG_CH00_INTR_STATUS      ((volatile unsigned *)( AP_DMAG_BASE+0x118))
#define AP_DMAG_CH00_INTR_RAW         ((volatile unsigned *)( AP_DMAG_BASE+0x11C))
#define AP_DMAG_CH00_CUR_SRC_ADDR     ((volatile unsigned *)( AP_DMAG_BASE+0x120))
#define AP_DMAG_CH00_CUR_DST_ADDR     ((volatile unsigned *)( AP_DMAG_BASE+0x124))
#define AP_DMAG_CH00_SPACE	          ((volatile unsigned *)( AP_DMAG_BASE+0x128))
//CH1                                                         
#define AP_DMAG_CH01_CTL              ((volatile unsigned *)( AP_DMAG_BASE+0x140))
#define AP_DMAG_CH01_SIZE	          ((volatile unsigned *)( AP_DMAG_BASE+0x144)
#define AP_DMAG_CH01_PARA             ((volatile unsigned *)( AP_DMAG_BASE+0x148))
#define AP_DMAG_CH01_SRC_ADDR         ((volatile unsigned *)( AP_DMAG_BASE+0x14C))
#define AP_DMAG_CH01_DST_ADDR         ((volatile unsigned *)( AP_DMAG_BASE+0x150))
#define AP_DMAG_CH01_INTR_EN          ((volatile unsigned *)( AP_DMAG_BASE+0x154))
#define AP_DMAG_CH01_INTR_STATUS      ((volatile unsigned *)( AP_DMAG_BASE+0x158))
#define AP_DMAG_CH01_INTR_RAW         ((volatile unsigned *)( AP_DMAG_BASE+0x15C))
#define AP_DMAG_CH01_CUR_SRC_ADDR     ((volatile unsigned *)( AP_DMAG_BASE+0x160))
#define AP_DMAG_CH01_CUR_DST_ADDR     ((volatile unsigned *)( AP_DMAG_BASE+0x164))
#define AP_DMAG_CH01_SPACE	          ((volatile unsigned *)( AP_DMAG_BASE+0x168))
//CH2                                                         
#define AP_DMAG_CH02_CTL              ((volatile unsigned *)( AP_DMAG_BASE+0x180))
#define AP_DMAG_CH02_SIZE	          ((volatile unsigned *)( AP_DMAG_BASE+0x184))
#define AP_DMAG_CH02_PARA             ((volatile unsigned *)( AP_DMAG_BASE+0x188))
#define AP_DMAG_CH02_SRC_ADDR         ((volatile unsigned *)( AP_DMAG_BASE+0x18C))
#define AP_DMAG_CH02_DST_ADDR         ((volatile unsigned *)( AP_DMAG_BASE+0x190))
#define AP_DMAG_CH02_INTR_EN          ((volatile unsigned *)( AP_DMAG_BASE+0x194))
#define AP_DMAG_CH02_INTR_STATUS      ((volatile unsigned *)( AP_DMAG_BASE+0x198))
#define AP_DMAG_CH02_INTR_RAW         ((volatile unsigned *)( AP_DMAG_BASE+0x19C))
#define AP_DMAG_CH02_CUR_SRC_ADDR     ((volatile unsigned *)( AP_DMAG_BASE+0x1A0))
#define AP_DMAG_CH02_CUR_DST_ADDR     ((volatile unsigned *)( AP_DMAG_BASE+0x1A4))
#define AP_DMAG_CH02_SPACE	          ((volatile unsigned *)( AP_DMAG_BASE+0x1A8))
//CH3                                                         
#define AP_DMAG_CH03_CTL              ((volatile unsigned *)( AP_DMAG_BASE+0x1C0)) 
#define AP_DMAG_CH03_SIZE	          ((volatile unsigned *)( AP_DMAG_BASE+0x1C4))
#define AP_DMAG_CH03_PARA             ((volatile unsigned *)( AP_DMAG_BASE+0x1C8))
#define AP_DMAG_CH03_SRC_ADDR         ((volatile unsigned *)( AP_DMAG_BASE+0x1CC))
#define AP_DMAG_CH03_DST_ADDR         ((volatile unsigned *)( AP_DMAG_BASE+0x1D0))
#define AP_DMAG_CH03_INTR_EN          ((volatile unsigned *)( AP_DMAG_BASE+0x1D4))
#define AP_DMAG_CH03_INTR_STATUS      ((volatile unsigned *)( AP_DMAG_BASE+0x1D8))
#define AP_DMAG_CH03_INTR_RAW         ((volatile unsigned *)( AP_DMAG_BASE+0x1DC))
#define AP_DMAG_CH03_CUR_SRC_ADDR     ((volatile unsigned *)( AP_DMAG_BASE+0x1E0))
#define AP_DMAG_CH03_CUR_DST_ADDR     ((volatile unsigned *)( AP_DMAG_BASE+0x1E4))
#define AP_DMAG_CH03_SPACE	          ((volatile unsigned *)( AP_DMAG_BASE+0x1E8))
#define AP_DMAG_RAM_DATA              ((volatile unsigned *)( AP_DMAG_BASE+0x1000))
                                                              
//-----------------------------------------                   
//   AUDIO_DMAS register map
//-----------------------------------------
#define AUDIO_DMAS_EN                ((volatile unsigned  *)( AUDIO_DMAS_BASE + 0x00 ))
#define AUDIO_DMAS_CLR               ((volatile unsigned  *)( AUDIO_DMAS_BASE + 0x04 ))
#define AUDIO_DMAS_STA               ((volatile unsigned  *)( AUDIO_DMAS_BASE + 0x08 ))
#define AUDIO_DMAS_INT_RAW           ((volatile unsigned  *)( AUDIO_DMAS_BASE + 0x0C ))
#define AUDIO_DMAS_INT_EN0           ((volatile unsigned  *)( AUDIO_DMAS_BASE + 0x10 ))
#define AUDIO_DMAS_INT_EN1           ((volatile unsigned  *)( AUDIO_DMAS_BASE + 0x14 ))
#define AUDIO_DMAS_INT_EN2           ((volatile unsigned  *)( AUDIO_DMAS_BASE + 0x18 ))
#define AUDIO_DMAS_INT0              ((volatile unsigned  *)( AUDIO_DMAS_BASE + 0x1C ))
#define AUDIO_DMAS_INT1              ((volatile unsigned  *)( AUDIO_DMAS_BASE + 0x20 ))
#define AUDIO_DMAS_INT2              ((volatile unsigned  *)( AUDIO_DMAS_BASE + 0x24 ))
#define AUDIO_DMAS_INT_CLR           ((volatile unsigned  *)( AUDIO_DMAS_BASE + 0x28 ))
#define AUDIO_DMAS_INTV_UNIT         ((volatile unsigned  *)( AUDIO_DMAS_BASE + 0x2C ))
#define AUDIO_DMAS_CH0_SAR           ((volatile unsigned  *)( AUDIO_DMAS_BASE + 0x40 ))
#define AUDIO_DMAS_CH0_DAR           ((volatile unsigned  *)( AUDIO_DMAS_BASE + 0x44 ))
#define AUDIO_DMAS_CH0_CTL0          ((volatile unsigned  *)( AUDIO_DMAS_BASE + 0x48 ))
#define AUDIO_DMAS_CH0_CTL1          ((volatile unsigned  *)( AUDIO_DMAS_BASE + 0x4C ))
#define AUDIO_DMAS_CH0_CA            ((volatile unsigned  *)( AUDIO_DMAS_BASE + 0x50 ))
#define AUDIO_DMAS_CH1_SAR           ((volatile unsigned  *)( AUDIO_DMAS_BASE + 0x60 ))
#define AUDIO_DMAS_CH1_DAR           ((volatile unsigned  *)( AUDIO_DMAS_BASE + 0x64 ))
#define AUDIO_DMAS_CH1_CTL0          ((volatile unsigned  *)( AUDIO_DMAS_BASE + 0x68 ))
#define AUDIO_DMAS_CH1_CTL1          ((volatile unsigned  *)( AUDIO_DMAS_BASE + 0x6C ))
#define AUDIO_DMAS_CH1_CA            ((volatile unsigned  *)( AUDIO_DMAS_BASE + 0x70 ))
#define AUDIO_DMAS_CH2_SAR           ((volatile unsigned  *)( AUDIO_DMAS_BASE + 0x80 ))
#define AUDIO_DMAS_CH2_DAR           ((volatile unsigned  *)( AUDIO_DMAS_BASE + 0x84 ))
#define AUDIO_DMAS_CH2_CTL0          ((volatile unsigned  *)( AUDIO_DMAS_BASE + 0x88 ))
#define AUDIO_DMAS_CH2_CTL1          ((volatile unsigned  *)( AUDIO_DMAS_BASE + 0x8C ))
#define AUDIO_DMAS_CH2_CA            ((volatile unsigned  *)( AUDIO_DMAS_BASE + 0x90 ))
#define AUDIO_DMAS_CH8_SAR           ((volatile unsigned  *)( AUDIO_DMAS_BASE + 0x140 ))
#define AUDIO_DMAS_CH8_DAR           ((volatile unsigned  *)( AUDIO_DMAS_BASE + 0x144 ))
#define AUDIO_DMAS_CH8_CTL0          ((volatile unsigned  *)( AUDIO_DMAS_BASE + 0x148 ))
#define AUDIO_DMAS_CH8_CTL1          ((volatile unsigned  *)( AUDIO_DMAS_BASE + 0x14C ))
#define AUDIO_DMAS_CH8_CA            ((volatile unsigned  *)( AUDIO_DMAS_BASE + 0x150 ))
#define AUDIO_DMAS_CH9_SAR           ((volatile unsigned  *)( AUDIO_DMAS_BASE + 0x160 ))
#define AUDIO_DMAS_CH9_DAR           ((volatile unsigned  *)( AUDIO_DMAS_BASE + 0x164 ))
#define AUDIO_DMAS_CH9_CTL0          ((volatile unsigned  *)( AUDIO_DMAS_BASE + 0x168 ))
#define AUDIO_DMAS_CH9_CTL1          ((volatile unsigned  *)( AUDIO_DMAS_BASE + 0x16C ))
#define AUDIO_DMAS_CH9_CA            ((volatile unsigned  *)( AUDIO_DMAS_BASE + 0x170 ))
#define AUDIO_DMAS_CH10_SAR          ((volatile unsigned  *)( AUDIO_DMAS_BASE + 0x180 ))
#define AUDIO_DMAS_CH10_DAR          ((volatile unsigned  *)( AUDIO_DMAS_BASE + 0x184 ))
#define AUDIO_DMAS_CH10_CTL0         ((volatile unsigned  *)( AUDIO_DMAS_BASE + 0x188 ))
#define AUDIO_DMAS_CH10_CTL1         ((volatile unsigned  *)( AUDIO_DMAS_BASE + 0x18C ))
#define AUDIO_DMAS_CH10_CA           ((volatile unsigned  *)( AUDIO_DMAS_BASE + 0x190 ))
#define AUDIO_DMAS_CH0_WD            ((volatile unsigned  *)( AUDIO_DMAS_BASE + 0x240 ))
#define AUDIO_DMAS_CH1_WD            ((volatile unsigned  *)( AUDIO_DMAS_BASE + 0x244 ))
#define AUDIO_DMAS_CH2_WD            ((volatile unsigned  *)( AUDIO_DMAS_BASE + 0x248 ))
#define AUDIO_DMAS_LP_CTL            ((volatile unsigned  *)( AUDIO_DMAS_BASE + 0x3FC ))

//--------------------------------------------------------------------------
//    AP_DMAS register map
//--------------------------------------------------------------------------
#define AP_DMAS_EN              ((volatile unsigned  *)( AP_DMAS_BASE + 0x00 ))
#define AP_DMAS_CLR             ((volatile unsigned  *)( AP_DMAS_BASE + 0x04 ))
#define AP_DMAS_STA             ((volatile unsigned  *)( AP_DMAS_BASE + 0x08 ))
#define AP_DMAS_INT_RAW         ((volatile unsigned  *)( AP_DMAS_BASE + 0x0C ))
#define AP_DMAS_INT_EN0         ((volatile unsigned  *)( AP_DMAS_BASE + 0x10 ))
#define AP_DMAS_INT_EN1         ((volatile unsigned  *)( AP_DMAS_BASE + 0x14 ))
#define AP_DMAS_INT_EN2         ((volatile unsigned  *)( AP_DMAS_BASE + 0x18 ))
#define AP_DMAS_INT0            ((volatile unsigned  *)( AP_DMAS_BASE + 0x1C ))
#define AP_DMAS_INT1            ((volatile unsigned  *)( AP_DMAS_BASE + 0x20 ))
#define AP_DMAS_INT2            ((volatile unsigned  *)( AP_DMAS_BASE + 0x24 ))
#define AP_DMAS_INT_CLR         ((volatile unsigned  *)( AP_DMAS_BASE + 0x28 ))
#define AP_DMAS_INTV_UNIT       ((volatile unsigned  *)( AP_DMAS_BASE + 0x2C ))
#define AP_DMAS_CH0_SAR         ((volatile unsigned  *)( AP_DMAS_BASE + 0x40 ))
#define AP_DMAS_CH0_DAR         ((volatile unsigned  *)( AP_DMAS_BASE + 0x44 ))
#define AP_DMAS_CH0_CTL0        ((volatile unsigned  *)( AP_DMAS_BASE + 0x48 ))
#define AP_DMAS_CH0_CTL1        ((volatile unsigned  *)( AP_DMAS_BASE + 0x4C ))
#define AP_DMAS_CH0_CA          ((volatile unsigned  *)( AP_DMAS_BASE + 0x50 ))
#define AP_DMAS_CH1_SAR         ((volatile unsigned  *)( AP_DMAS_BASE + 0x60 ))
#define AP_DMAS_CH1_DAR         ((volatile unsigned  *)( AP_DMAS_BASE + 0x64 ))
#define AP_DMAS_CH1_CTL0        ((volatile unsigned  *)( AP_DMAS_BASE + 0x68 ))
#define AP_DMAS_CH1_CTL1        ((volatile unsigned  *)( AP_DMAS_BASE + 0x6C ))
#define AP_DMAS_CH1_CA          ((volatile unsigned  *)( AP_DMAS_BASE + 0x70 ))
#define AP_DMAS_CH2_SAR         ((volatile unsigned  *)( AP_DMAS_BASE + 0x80 ))
#define AP_DMAS_CH2_DAR         ((volatile unsigned  *)( AP_DMAS_BASE + 0x84 ))
#define AP_DMAS_CH2_CTL0        ((volatile unsigned  *)( AP_DMAS_BASE + 0x88 ))
#define AP_DMAS_CH2_CTL1        ((volatile unsigned  *)( AP_DMAS_BASE + 0x8C ))
#define AP_DMAS_CH2_CA          ((volatile unsigned  *)( AP_DMAS_BASE + 0x90 ))
#define AP_DMAS_CH3_SAR         ((volatile unsigned  *)( AP_DMAS_BASE + 0xA0 ))
#define AP_DMAS_CH3_DAR         ((volatile unsigned  *)( AP_DMAS_BASE + 0xA4 ))
#define AP_DMAS_CH3_CTL0        ((volatile unsigned  *)( AP_DMAS_BASE + 0xA8 ))
#define AP_DMAS_CH3_CTL1        ((volatile unsigned  *)( AP_DMAS_BASE + 0xAC ))
#define AP_DMAS_CH3_CA          ((volatile unsigned  *)( AP_DMAS_BASE + 0xB0 ))
#define AP_DMAS_CH4_SAR         ((volatile unsigned  *)( AP_DMAS_BASE + 0xC0 ))
#define AP_DMAS_CH4_DAR         ((volatile unsigned  *)( AP_DMAS_BASE + 0xC4 ))
#define AP_DMAS_CH4_CTL0        ((volatile unsigned  *)( AP_DMAS_BASE + 0xC8 ))
#define AP_DMAS_CH4_CTL1        ((volatile unsigned  *)( AP_DMAS_BASE + 0xCC ))
#define AP_DMAS_CH4_CA          ((volatile unsigned  *)( AP_DMAS_BASE + 0xD0 ))
#define AP_DMAS_CH5_SAR         ((volatile unsigned  *)( AP_DMAS_BASE + 0xE0 ))
#define AP_DMAS_CH5_DAR         ((volatile unsigned  *)( AP_DMAS_BASE + 0xE4 ))
#define AP_DMAS_CH5_CTL0        ((volatile unsigned  *)( AP_DMAS_BASE + 0xE8 ))
#define AP_DMAS_CH5_CTL1        ((volatile unsigned  *)( AP_DMAS_BASE + 0xEC ))
#define AP_DMAS_CH5_CA          ((volatile unsigned  *)( AP_DMAS_BASE + 0xF0 ))
#define AP_DMAS_CH6_SAR         ((volatile unsigned  *)( AP_DMAS_BASE + 0x100 ))
#define AP_DMAS_CH6_DAR         ((volatile unsigned  *)( AP_DMAS_BASE + 0x104 ))
#define AP_DMAS_CH6_CTL0        ((volatile unsigned  *)( AP_DMAS_BASE + 0x108 ))
#define AP_DMAS_CH6_CTL1        ((volatile unsigned  *)( AP_DMAS_BASE + 0x10C ))
#define AP_DMAS_CH6_CA          ((volatile unsigned  *)( AP_DMAS_BASE + 0x110 ))
#define AP_DMAS_CH7_SAR         ((volatile unsigned  *)( AP_DMAS_BASE + 0x120 ))
#define AP_DMAS_CH7_DAR         ((volatile unsigned  *)( AP_DMAS_BASE + 0x124 ))
#define AP_DMAS_CH7_CTL0        ((volatile unsigned  *)( AP_DMAS_BASE + 0x128 ))
#define AP_DMAS_CH7_CTL1        ((volatile unsigned  *)( AP_DMAS_BASE + 0x12C ))
#define AP_DMAS_CH7_CA          ((volatile unsigned  *)( AP_DMAS_BASE + 0x130 ))
#define AP_DMAS_CH8_SAR         ((volatile unsigned  *)( AP_DMAS_BASE + 0x140 ))
#define AP_DMAS_CH8_DAR         ((volatile unsigned  *)( AP_DMAS_BASE + 0x144 ))
#define AP_DMAS_CH8_CTL0        ((volatile unsigned  *)( AP_DMAS_BASE + 0x148 ))
#define AP_DMAS_CH8_CTL1        ((volatile unsigned  *)( AP_DMAS_BASE + 0x14C ))
#define AP_DMAS_CH8_CA          ((volatile unsigned  *)( AP_DMAS_BASE + 0x150 ))
#define AP_DMAS_CH9_SAR         ((volatile unsigned  *)( AP_DMAS_BASE + 0x160 ))
#define AP_DMAS_CH9_DAR         ((volatile unsigned  *)( AP_DMAS_BASE + 0x164 ))
#define AP_DMAS_CH9_CTL0        ((volatile unsigned  *)( AP_DMAS_BASE + 0x168 ))
#define AP_DMAS_CH9_CTL1        ((volatile unsigned  *)( AP_DMAS_BASE + 0x16C ))
#define AP_DMAS_CH9_CA          ((volatile unsigned  *)( AP_DMAS_BASE + 0x170 ))
#define AP_DMAS_CH10_SAR        ((volatile unsigned  *)( AP_DMAS_BASE + 0x180 ))
#define AP_DMAS_CH10_DAR        ((volatile unsigned  *)( AP_DMAS_BASE + 0x184 ))
#define AP_DMAS_CH10_CTL0       ((volatile unsigned  *)( AP_DMAS_BASE + 0x188 ))
#define AP_DMAS_CH10_CTL1       ((volatile unsigned  *)( AP_DMAS_BASE + 0x18C ))
#define AP_DMAS_CH10_CA         ((volatile unsigned  *)( AP_DMAS_BASE + 0x190 ))
#define AP_DMAS_CH11_SAR        ((volatile unsigned  *)( AP_DMAS_BASE + 0x1A0 ))
#define AP_DMAS_CH11_DAR        ((volatile unsigned  *)( AP_DMAS_BASE + 0x1A4 ))
#define AP_DMAS_CH11_CTL0       ((volatile unsigned  *)( AP_DMAS_BASE + 0x1A8 ))
#define AP_DMAS_CH11_CTL1       ((volatile unsigned  *)( AP_DMAS_BASE + 0x1AC ))
#define AP_DMAS_CH11_CA         ((volatile unsigned  *)( AP_DMAS_BASE + 0x1B0 ))
#define AP_DMAS_CH12_SAR        ((volatile unsigned  *)( AP_DMAS_BASE + 0x1C0 ))
#define AP_DMAS_CH12_DAR        ((volatile unsigned  *)( AP_DMAS_BASE + 0x1C4 ))
#define AP_DMAS_CH12_CTL0       ((volatile unsigned  *)( AP_DMAS_BASE + 0x1C8 ))
#define AP_DMAS_CH12_CTL1       ((volatile unsigned  *)( AP_DMAS_BASE + 0x1CC ))
#define AP_DMAS_CH12_CA         ((volatile unsigned  *)( AP_DMAS_BASE + 0x1D0 ))
#define AP_DMAS_CH13_SAR        ((volatile unsigned  *)( AP_DMAS_BASE + 0x1E0 ))
#define AP_DMAS_CH13_DAR        ((volatile unsigned  *)( AP_DMAS_BASE + 0x1E4 ))
#define AP_DMAS_CH13_CTL0       ((volatile unsigned  *)( AP_DMAS_BASE + 0x1E8 ))
#define AP_DMAS_CH13_CTL1       ((volatile unsigned  *)( AP_DMAS_BASE + 0x1EC ))
#define AP_DMAS_CH13_CA         ((volatile unsigned  *)( AP_DMAS_BASE + 0x1F0 ))
#define AP_DMAS_CH14_SAR        ((volatile unsigned  *)( AP_DMAS_BASE + 0x200 ))
#define AP_DMAS_CH14_DAR        ((volatile unsigned  *)( AP_DMAS_BASE + 0x204 ))
#define AP_DMAS_CH14_CTL0       ((volatile unsigned  *)( AP_DMAS_BASE + 0x208 ))
#define AP_DMAS_CH14_CTL1       ((volatile unsigned  *)( AP_DMAS_BASE + 0x20C ))
#define AP_DMAS_CH14_CA         ((volatile unsigned  *)( AP_DMAS_BASE + 0x210 ))
#define AP_DMAS_CH15_SAR        ((volatile unsigned  *)( AP_DMAS_BASE + 0x220 ))
#define AP_DMAS_CH15_DAR        ((volatile unsigned  *)( AP_DMAS_BASE + 0x224 ))
#define AP_DMAS_CH15_CTL0       ((volatile unsigned  *)( AP_DMAS_BASE + 0x228 ))
#define AP_DMAS_CH15_CTL1       ((volatile unsigned  *)( AP_DMAS_BASE + 0x22C ))
#define AP_DMAS_CH15_CA         ((volatile unsigned  *)( AP_DMAS_BASE + 0x230 ))
#define AP_DMAS_CH0_WD          ((volatile unsigned  *)( AP_DMAS_BASE + 0x240 ))
#define AP_DMAS_CH1_WD          ((volatile unsigned  *)( AP_DMAS_BASE + 0x244 ))
#define AP_DMAS_CH2_WD          ((volatile unsigned  *)( AP_DMAS_BASE + 0x248 ))
#define AP_DMAS_CH3_WD          ((volatile unsigned  *)( AP_DMAS_BASE + 0x24C ))
#define AP_DMAS_CH4_WD          ((volatile unsigned  *)( AP_DMAS_BASE + 0x250 ))
#define AP_DMAS_CH5_WD          ((volatile unsigned  *)( AP_DMAS_BASE + 0x254 ))
#define AP_DMAS_CH6_WD          ((volatile unsigned  *)( AP_DMAS_BASE + 0x258 ))
#define AP_DMAS_CH7_WD          ((volatile unsigned  *)( AP_DMAS_BASE + 0x25C ))
#define AP_DMAS_LP_CTL          ((volatile unsigned  *)( AP_DMAS_BASE + 0x3FC ))

//-----------------------------------------
//  AP_DMAC register map
//-----------------------------------------
//AP_DMAC channel 0
#define AP_DMAC_SAR0                     ((volatile unsigned  *)( AP_DMAC_BASE + 0x00  ))
#define AP_DMAC_DAR0                     ((volatile unsigned  *)( AP_DMAC_BASE + 0x08  ))
#define AP_DMAC_LLP0                     ((volatile unsigned  *)( AP_DMAC_BASE + 0x010 ))
#define AP_DMAC_CTL0_L                   ((volatile unsigned  *)( AP_DMAC_BASE + 0x018 ))
#define AP_DMAC_CTL0_H                   ((volatile unsigned  *)( AP_DMAC_BASE + 0x01C ))
#define AP_DMAC_CFG0_L                   ((volatile unsigned  *)( AP_DMAC_BASE + 0x040 ))
#define AP_DMAC_CFG0_H                   ((volatile unsigned  *)( AP_DMAC_BASE + 0x044 ))
#define AP_DMAC_SGR0                     ((volatile unsigned  *)( AP_DMAC_BASE + 0x048 ))
#define AP_DMAC_DSR0                     ((volatile unsigned  *)( AP_DMAC_BASE + 0x050 ))
//AP_DMAC channe 1
#define AP_DMAC_SAR1                     ((volatile unsigned  *)( AP_DMAC_BASE + 0x058 ))
#define AP_DMAC_DAR1                     ((volatile unsigned  *)( AP_DMAC_BASE + 0x060 ))
#define AP_DMAC_LLP1                     ((volatile unsigned  *)( AP_DMAC_BASE + 0x068 ))
#define AP_DMAC_CTL1_L                   ((volatile unsigned  *)( AP_DMAC_BASE + 0x070 ))
#define AP_DMAC_CTL1_H                   ((volatile unsigned  *)( AP_DMAC_BASE + 0x074 ))
#define AP_DMAC_CFG1_L                   ((volatile unsigned  *)( AP_DMAC_BASE + 0x098 ))
#define AP_DMAC_CFG1_H                   ((volatile unsigned  *)( AP_DMAC_BASE + 0x09C ))
#define AP_DMAC_SGR1                     ((volatile unsigned  *)( AP_DMAC_BASE + 0x0A0 ))
#define AP_DMAC_DSR1                     ((volatile unsigned  *)( AP_DMAC_BASE + 0x0A8 ))
//AP_DMAC interrupt Raw Status Register
#define AP_DMAC_RAWTFR                   ((volatile unsigned  *)( AP_DMAC_BASE + 0x2C0 ))
#define AP_DMAC_RAWBLOCK                 ((volatile unsigned  *)( AP_DMAC_BASE + 0x2C8 ))
#define AP_DMAC_RAWSRCTRAN               ((volatile unsigned  *)( AP_DMAC_BASE + 0x2D0 ))
#define AP_DMAC_RAWDSTTRAN               ((volatile unsigned  *)( AP_DMAC_BASE + 0x2D8 ))
#define AP_DMAC_RAWERR                   ((volatile unsigned  *)( AP_DMAC_BASE + 0x2E0 ))
//AP_DMAC interrupt  Status Register
#define AP_DMAC_STATUSTFR                ((volatile unsigned  *)( AP_DMAC_BASE + 0x2E8 ))
#define AP_DMAC_STATUSBLOCK              ((volatile unsigned  *)( AP_DMAC_BASE + 0x2F0 ))
#define AP_DMAC_STATUSSRCTRAN            ((volatile unsigned  *)( AP_DMAC_BASE + 0x2F8 ))
#define AP_DMAC_STATUSDSTTRAN            ((volatile unsigned  *)( AP_DMAC_BASE + 0x300 ))
#define AP_DMAC_STATUSERR                ((volatile unsigned  *)( AP_DMAC_BASE + 0x308 ))
//AP_DMAC interrupt ENABLE Register
#define AP_DMAC_ENTFR                    ((volatile unsigned  *)( AP_DMAC_BASE + 0x310 ))
#define AP_DMAC_ENBLOCK                  ((volatile unsigned  *)( AP_DMAC_BASE + 0x318 ))
#define AP_DMAC_ENSRCTRAN                ((volatile unsigned  *)( AP_DMAC_BASE + 0x320 ))
#define AP_DMAC_ENDSTTRAN                ((volatile unsigned  *)( AP_DMAC_BASE + 0x328 ))
#define AP_DMAC_ENERR                    ((volatile unsigned  *)( AP_DMAC_BASE + 0x330 ))
//AP_DMAC interrupt Clear Register
#define AP_DMAC_CLEARTFR                 ((volatile unsigned  *)( AP_DMAC_BASE + 0x338 ))
#define AP_DMAC_CLEARBLOCK               ((volatile unsigned  *)( AP_DMAC_BASE + 0x340 ))
#define AP_DMAC_CLEARSRCTRAN             ((volatile unsigned  *)( AP_DMAC_BASE + 0x348 ))
#define AP_DMAC_CLEARDSTTRAN             ((volatile unsigned  *)( AP_DMAC_BASE + 0x350 ))
#define AP_DMAC_CLEARERR                 ((volatile unsigned  *)( AP_DMAC_BASE + 0x358 ))
//AP_DMAC commined intterupt status register
#define AP_DMAC_STATUSINT                ((volatile unsigned  *)( AP_DMAC_BASE + 0x360 ))
//AP_DMAC handshaking  regsiter
#define AP_DMAC_REQSRCREG                ((volatile unsigned  *)( AP_DMAC_BASE + 0x368 ))
#define AP_DMAC_REQDSTREG                ((volatile unsigned  *)( AP_DMAC_BASE + 0x370 ))
#define AP_DMAC_SGLREQSRCREG             ((volatile unsigned  *)( AP_DMAC_BASE + 0x378 ))
#define AP_DMAC_SGLREQDSTREG             ((volatile unsigned  *)( AP_DMAC_BASE + 0x380 ))
//AP_DMAC miscellaneous registers                                                   
#define AP_DMAC_DMACFGREG                ((volatile unsigned  *)( AP_DMAC_BASE + 0x398 ))
#define AP_DMAC_CHENREG                  ((volatile unsigned  *)( AP_DMAC_BASE + 0x3A0 ))


//-----------------------------------------
//  LCDC register map
//-----------------------------------------
#define LCDC_MODE      		((volatile unsigned  *)( LCDC_BASE + 0x00)) 
#define LCDC_CDR       		((volatile unsigned  *)( LCDC_BASE + 0x204))
#define LCDC_INTC      		((volatile unsigned  *)( LCDC_BASE + 0x14))
#define LCDC_INTF      		((volatile unsigned  *)( LCDC_BASE + 0x18))
#define LCDC_INTE      		((volatile unsigned  *)( LCDC_BASE + 0x1c))
#define LCDC_TIME1000US   		((volatile unsigned  *)( LCDC_BASE + 0x28))
#define LCDC_HV_CTL    		((volatile unsigned  *)( LCDC_BASE + 0x30))
#define LCDC_HV_P      		((volatile unsigned  *)( LCDC_BASE + 0x34))
#define LCDC_HV_HCTL   		((volatile unsigned  *)( LCDC_BASE + 0x3c))
#define LCDC_HV_VCTL0  		((volatile unsigned  *)( LCDC_BASE + 0x40))
#define LCDC_HV_VCTL1  		((volatile unsigned  *)( LCDC_BASE + 0x44))
#define LCDC_HV_HS     		((volatile unsigned  *)( LCDC_BASE + 0x48))
#define LCDC_HV_VS     		((volatile unsigned  *)( LCDC_BASE + 0x4c))
#define LCDC_HV_VINT 			((volatile unsigned  *)( LCDC_BASE + 0x54))
#define LCDC_MWIN_SIZE         ((volatile unsigned  *)( LCDC_BASE + 0x74))
#define LCDC_DISP_CTRL         ((volatile unsigned  *)( LCDC_BASE + 0x7c))
#define LCDC_L0_WIN_CTRL       ((volatile unsigned  *)( LCDC_BASE + 0x94))
#define LCDC_L0_SA0            ((volatile unsigned  *)( LCDC_BASE + 0x98))
#define LCDC_L0_KEY_COLOR      ((volatile unsigned  *)( LCDC_BASE + 0x9c))
#define LCDC_L0_WIN_SIZE       ((volatile unsigned  *)( LCDC_BASE + 0xA0))
#define LCDC_L0_WIN_OFS        ((volatile unsigned  *)( LCDC_BASE + 0xA4))
#define LCDC_L0_SRC_WID        ((volatile unsigned  *)( LCDC_BASE + 0xA8))
#define LCDC_L1_WIN_CTRL       ((volatile unsigned  *)( LCDC_BASE + 0xAC))
#define LCDC_L1_SA0            ((volatile unsigned  *)( LCDC_BASE + 0xB0))
#define LCDC_L1_KEY_COLOR      ((volatile unsigned  *)( LCDC_BASE + 0xB4))
#define LCDC_L1_WIN_SIZE       ((volatile unsigned  *)( LCDC_BASE + 0xB8))
#define LCDC_L1_WIN_OFS        ((volatile unsigned  *)( LCDC_BASE + 0xBC))
#define LCDC_L1_SRC_WID        ((volatile unsigned  *)( LCDC_BASE + 0xC0))
#define LCDC_L2_WIN_CTRL       ((volatile unsigned  *)( LCDC_BASE + 0xC4))
#define LCDC_L2_SA0            ((volatile unsigned  *)( LCDC_BASE + 0xC8))
#define LCDC_L2_KEY_COLOR      ((volatile unsigned  *)( LCDC_BASE + 0xCC))
#define LCDC_L2_WIN_SIZE       ((volatile unsigned  *)( LCDC_BASE + 0xD0))
#define LCDC_L2_WIN_OFS        ((volatile unsigned  *)( LCDC_BASE + 0xD4))
#define LCDC_L2_SRC_WID        ((volatile unsigned  *)( LCDC_BASE + 0xD8))
#define LCDC_DMA_STA           ((volatile unsigned  *)( LCDC_BASE + 0x128))
#define LCDC_L0DMA_CTA         ((volatile unsigned  *)( LCDC_BASE + 0x12c))
#define LCDC_L1DMA_CTA         ((volatile unsigned  *)( LCDC_BASE + 0x130))
#define LCDC_L2DMA_CTA         ((volatile unsigned  *)( LCDC_BASE + 0x134))
#define LCDC_FIFO_STATUS  		((volatile unsigned  *)( LCDC_BASE + 0x148))
#define LCDC_HC_PER       		((volatile unsigned  *)( LCDC_BASE + 0x150))
#define LCDC_RF_PER       		((volatile unsigned  *)( LCDC_BASE + 0x154))
#define LCDC_L0_SA1       		((volatile unsigned  *)( LCDC_BASE + 0x160))
#define LCDC_L1_SA1       		((volatile unsigned  *)( LCDC_BASE + 0x164))
#define LCDC_L2_SA1       		((volatile unsigned  *)( LCDC_BASE + 0x168))
#define LCDC_CURSOR_CTRL   	((volatile unsigned  *)( LCDC_BASE + 0x1A0))
#define LCDC_CURSOR_COLOR0 	((volatile unsigned  *)( LCDC_BASE + 0x1A8))
#define LCDC_CURSOR_COLOR1 	((volatile unsigned  *)( LCDC_BASE + 0x1AC))
#define LCDC_CURSOR_OFS    	((volatile unsigned  *)( LCDC_BASE + 0x1B0))
#define LCDC_CURSOR_SIZE  		((volatile unsigned  *)( LCDC_BASE + 0x1B4))
#define LCDC_LP_CTRL        	((volatile unsigned  *)( LCDC_BASE + 0x1C0))
#define LCDC_MIPI_IF_MODE   	((volatile unsigned  *)( LCDC_BASE + 0x1D0))
#define LCDC_MIPI_DSI_CTRL  	((volatile unsigned  *)( LCDC_BASE + 0x1D8))
#define LCDC_AXIDMA_PRIOR   	((volatile unsigned  *)( LCDC_BASE + 0x1F0))
#define LCDC_CUSOR_RAM     	((volatile unsigned  *)( LCDC_BASE + 0x400))
#define LCDC_CUSOR_RAM_END     ((volatile unsigned  *)( LCDC_BASE + 0x7FC))


//-----------------------------------------                          
//  CTL register map
//-----------------------------------------
#define CTL_ARM2A9_INTR_EN                       ((volatile unsigned *)(CTL_BASE + 0x20))
#define CTL_ARM2A9_INTR_STA                      ((volatile unsigned *)(CTL_BASE + 0x24))
#define CTL_CP2AP_INTR_STA_RAW                   ((volatile unsigned *)(CTL_BASE + 0x28))
#define CTL_CP2AP_INTR_STA_RAW1                  ((volatile unsigned *)(CTL_BASE + 0x2c))
#define CTL_ARM2A9_INTR_ALL_EN                   ((volatile unsigned *)(CTL_BASE + 0x38))
#define CTL_AP2ARM926_INTR_SET                   ((volatile unsigned *)(CTL_BASE + 0x40))
#define CTL_AP2ARM926_INTR_SET_STA               ((volatile unsigned *)(CTL_BASE + 0x44))
#define CTL_ISP_ICM_PRIOR                        ((volatile unsigned *)(CTL_BASE + 0x50))
#define CTL_LCDC_ICM_PRIOR                       ((volatile unsigned *)(CTL_BASE + 0x54))
#define CTL_DATA_APB_ICM_PRIOR                   ((volatile unsigned *)(CTL_BASE + 0x58))
#define CTL_TOPBRG_ICM_PRIOR                     ((volatile unsigned *)(CTL_BASE + 0x5c))
#define CTL_NFC_ICM_PRIOR                        ((volatile unsigned *)(CTL_BASE + 0x60))
#define CTL_M0_IRAM_ICM_PRIOR                    ((volatile unsigned *)(CTL_BASE + 0x64))
#define CTL_ICM_PRIOR                            ((volatile unsigned *)(CTL_BASE + 0x68))
#define CTL_AP_DMA_ICM_PRIOR                     ((volatile unsigned *)(CTL_BASE + 0x6c))
#define CTL_CTL_APB_ICM_PRIOR                    ((volatile unsigned *)(CTL_BASE + 0x70))
#define CTL_ACP_MH2X0_ICM_PRIOR                  ((volatile unsigned *)(CTL_BASE + 0x74))
#define CTL_ACP_MH2X2_ICM_PRIOR                  ((volatile unsigned *)(CTL_BASE + 0x78))
#define CTL_ACP_MH2X3_ICM_PRIOR                  ((volatile unsigned *)(CTL_BASE + 0x7c))
#define CTL_ACP_MH2X_CH_PRIOR                    ((volatile unsigned *)(CTL_BASE + 0x84))
#define CTL_LP_MODE_CTRL                         ((volatile unsigned *)(CTL_BASE + 0x8c))
#define CTL_ARBITER_EN                           ((volatile unsigned *)(CTL_BASE + 0x90))
#define CTL_CPU0_ARBITER_REQ                     ((volatile unsigned *)(CTL_BASE + 0x94))
#define CTL_CPU1_ARBITER_REQ                     ((volatile unsigned *)(CTL_BASE + 0x98))
#define CTL_CPU0_ARBITER_ACK                     ((volatile unsigned *)(CTL_BASE + 0x9c))
#define CTL_CPU1_ARBITER_ACK                     ((volatile unsigned *)(CTL_BASE + 0xa0))
#define CTL_RAM_EMA_CTRL                         ((volatile unsigned *)(CTL_BASE + 0x124))
#define CTL_MH2X_CH_TRANS_ERR_INTR_EN            ((volatile unsigned *)(CTL_BASE + 0x128))
#define CTL_MH2X_CH_TRANS_ERR_INTR_STA           ((volatile unsigned *)(CTL_BASE + 0x12c))
#define CTL_MH2X_CH_TRANS_ERR_INTR_STA_RAW       ((volatile unsigned *)(CTL_BASE + 0x130))
#define CTL_MH2X_CH_LP_EN                        ((volatile unsigned *)(CTL_BASE + 0x134))
#define CTL_AP_DMAC_LP_EN                        ((volatile unsigned *)(CTL_BASE + 0x138))
#define CTL_USB_OTG_PHY_RST_CTRL                 ((volatile unsigned *)(CTL_BASE + 0x150))
#define CTL_USB_OTG_PHY_SUSPEND                  ((volatile unsigned *)(CTL_BASE + 0x154))
#define CTL_USB_OTG_PHY_STA                      ((volatile unsigned *)(CTL_BASE + 0x158))
#define CTL_USB_OTG_WKUP_INTRAW                  ((volatile unsigned *)(CTL_BASE + 0x15c))
#define CTL_USB_OTG_WKUP_INTR_STA                ((volatile unsigned *)(CTL_BASE + 0x160))
#define CTL_USB_OTG_WKUP_INTR_EN                 ((volatile unsigned *)(CTL_BASE + 0x164))
#define CTL_A7_CORE1_CBOOT_JUMP_ADDR             ((volatile unsigned *)(CTL_BASE + 0x1b0))
#define CTL_A7_CORE1_WBOOT_JUMP_ADDR             ((volatile unsigned *)(CTL_BASE + 0x1b4))
#define CTL_A7_CORE0_WBOOT_JUMP_ADDR             ((volatile unsigned *)(CTL_BASE + 0x1b8))
#define CTL_CLK32K_GLITCH_BYPASS                 ((volatile unsigned *)(CTL_BASE + 0x224))
#define CTL_SSI0_PROTOCOL_CTRL                   ((volatile unsigned *)(CTL_BASE + 0x230))
#define CTL_SSI1_PROTOCOL_CTRL                   ((volatile unsigned *)(CTL_BASE + 0x234))
#define CTL_SSI2_PROTOCOL_CTRL                   ((volatile unsigned *)(CTL_BASE + 0x238))
#define CTL_SSI3_PROTOCOL_CTRL                   ((volatile unsigned *)(CTL_BASE + 0x23c))
#define CTL_CPHY0_ERROR_STAT                     ((volatile unsigned *)(CTL_BASE + 0x260))
#define CTL_CPHY0_STAT                           ((volatile unsigned *)(CTL_BASE + 0x268))
#define CTL_CPHY0_RSTZ                           ((volatile unsigned *)(CTL_BASE + 0x270))
#define CTL_CPHY0_CTRL0                          ((volatile unsigned *)(CTL_BASE + 0x278))
#define CTL_CPHY0_CTRL1                          ((volatile unsigned *)(CTL_BASE + 0x27c))
#define CTL_CPHY0_MODE                           ((volatile unsigned *)(CTL_BASE + 0x288))
#define CTL_A7_WBOOT_JUMP_ADDR1                  ((volatile unsigned *)(CTL_BASE + 0x290))
#define CTL_A7_WBOOT_JUMP_ADDR2                  ((volatile unsigned *)(CTL_BASE + 0x294))
#define CTL_A7_INTR_STA                          ((volatile unsigned *)(CTL_BASE + 0x298))
#define CTL_A7_INTR_STA1                         ((volatile unsigned *)(CTL_BASE + 0x29c))
#define CTL_A7_CORE2_CBOOT_JUMP_ADDR             ((volatile unsigned *)(CTL_BASE + 0x2b0))
#define CTL_A7_CORE2_WBOOT_JUMP_ADDR             ((volatile unsigned *)(CTL_BASE + 0x2b4))
#define CTL_A7_CORE3_CBOOT_JUMP_ADDR             ((volatile unsigned *)(CTL_BASE + 0x2b8))
#define CTL_A7_CORE3_WBOOT_JUMP_ADDR             ((volatile unsigned *)(CTL_BASE + 0x2bc))
#define CTL_ISP_HIGH_ADDR                        ((volatile unsigned *)(CTL_BASE + 0x2d0))
#define CTL_CP_FUNCTION_TEST                     ((volatile unsigned *)(CTL_BASE + 0x2fc))
//-----------------------------------------
//  NFC register map
//-----------------------------------------
#define NFC_CTRLR                 ((volatile unsigned  *)( NFC_BASE + 0x00 ))  
#define NFC_TIMR0                 ((volatile unsigned  *)( NFC_BASE + 0x04 ))
#define NFC_TIMR1                 ((volatile unsigned  *)( NFC_BASE + 0x08 ))
#define NFC_TX_BUF                ((volatile unsigned  *)( NFC_BASE + 0x0C ))
#define NFC_RX_BUF                ((volatile unsigned  *)( NFC_BASE + 0x10 ))
#define NFC_STA_SEQ               ((volatile unsigned  *)( NFC_BASE + 0x14 ))
#define NFC_INTR_EN               ((volatile unsigned  *)( NFC_BASE + 0x18 ))
#define NFC_INTR_STAT             ((volatile unsigned  *)( NFC_BASE + 0x1C ))
#define NFC_INTR_RAW_STAT         ((volatile unsigned  *)( NFC_BASE + 0x20 ))
#define NFC_ECC_CODE0             ((volatile unsigned  *)( NFC_BASE + 0x24 ))
#define NFC_ECC_CODE1             ((volatile unsigned  *)( NFC_BASE + 0x28 ))
#define NFC_ECC_CODE2             ((volatile unsigned  *)( NFC_BASE + 0x2C ))
#define NFC_ECC_CODE3             ((volatile unsigned  *)( NFC_BASE + 0x30 ))
#define NFC_CS                    ((volatile unsigned  *)( NFC_BASE + 0x38 ))
#define NFC_CMD                   ((volatile unsigned  *)( NFC_BASE + 0x3C ))
#define NFC_CMD_STA               ((volatile unsigned  *)( NFC_BASE + 0x40 ))
#define NFC_ADDR32                ((volatile unsigned  *)( NFC_BASE + 0x44 ))
#define NFC_ADDR8                 ((volatile unsigned  *)( NFC_BASE + 0x48 ))
#define NFC_WLEN                  ((volatile unsigned  *)( NFC_BASE + 0x4C ))
#define NFC_RLEN                  ((volatile unsigned  *)( NFC_BASE + 0x50 ))
#define NFC_NOP                   ((volatile unsigned  *)( NFC_BASE + 0x54 ))
#define NFC_ADDR_NUM              ((volatile unsigned  *)( NFC_BASE + 0x58 ))
#define NFC_RB_STATUS             ((volatile unsigned  *)( NFC_BASE + 0x5C ))
#define NFC_PARITY_EN             ((volatile unsigned  *)( NFC_BASE + 0x60 ))
#define NFC_BCH_CFG               ((volatile unsigned  *)( NFC_BASE + 0x64 ))
#define NFC_BCH_ERR_MODE          ((volatile unsigned  *)( NFC_BASE + 0x68 ))
#define NFC_BCH_RST               ((volatile unsigned  *)( NFC_BASE + 0x6C ))
#define NFC_LP_CTRL               ((volatile unsigned  *)( NFC_BASE + 0x70 ))
#define NFC_NOP_INTVAL            ((volatile unsigned  *)( NFC_BASE + 0x74 ))
#define NFC_AUTO_EC_BASE_ADDR     ((volatile unsigned  *)( NFC_BASE + 0x78 ))
#define NFC_SEC_ADDR_32           ((volatile unsigned  *)( NFC_BASE + 0x7C ))
#define NFC_SEC_ADDR_8            ((volatile unsigned  *)( NFC_BASE + 0x80 ))
#define NFC_SEC_ADDR_MASK_32      ((volatile unsigned  *)( NFC_BASE + 0x84 ))
#define NFC_SEC_ADDR_MASK_8       ((volatile unsigned  *)( NFC_BASE + 0x88 ))
#define NFC_SEC_EN				  ((volatile unsigned  *)( NFC_BASE + 0x8C ))
#define NFC_BCH_RAM               ((volatile unsigned  *)( NFC_BASE + 0x200))

//-----------------------------------------
//  HDMI register map  (8bits register)
//-----------------------------------------
//in hdmi_arm.h
                                        
//-----------------------------------------
//  HPI Reg register map                
//-----------------------------------------
#define HPI_MOD_VALUE            	((volatile unsigned  *)( HPI_REG_BASE + 0x00 ))   
#define HPI_STD_TIM_VALUE       	((volatile unsigned  *)( HPI_REG_BASE + 0x08 ))   
#define HPI_MUXED_WR_TIM_VALUE   	((volatile unsigned  *)( HPI_REG_BASE + 0x10 ))   
#define HPI_MUXED_RD_TIM_VALUE   	((volatile unsigned  *)( HPI_REG_BASE + 0x14 ))   
#define HPI_LP_CTRL_VALUE        	((volatile unsigned  *)( HPI_REG_BASE + 0x18 ))   

//-----------------------------------------
//  TRACKBALL register map
//-----------------------------------------
#define TRACKBALL_CTL                         ((volatile unsigned  *)( TRACKBALL_BASE + 0x00 ))
#define TRACKBALL_SEN                         ((volatile unsigned  *)( TRACKBALL_BASE + 0x04 ))
#define TRACKBALL_PUSH_SET                    ((volatile unsigned  *)( TRACKBALL_BASE + 0x08 ))
#define TRACKBALL_PUSH_TIME1                  ((volatile unsigned  *)( TRACKBALL_BASE + 0x0C ))
#define TRACKBALL_PUSH_TIME2                  ((volatile unsigned  *)( TRACKBALL_BASE + 0x10 ))
#define TRACKBALL_MVALUE_SET                  ((volatile unsigned  *)( TRACKBALL_BASE + 0x14 ))
#define TRACKBALL_INTR_EN                     ((volatile unsigned  *)( TRACKBALL_BASE + 0x20 ))	
#define TRACKBALL_INTR_ST                     ((volatile unsigned  *)( TRACKBALL_BASE + 0x24 ))	
#define TRACKBALL_INTR_RAW                    ((volatile unsigned  *)( TRACKBALL_BASE + 0x28 ))		
#define TRACKBALL_EDGE_INTR_EN                ((volatile unsigned  *)( TRACKBALL_BASE + 0x30 ))	
#define TRACKBALL_EDGE_INTR_ST                ((volatile unsigned  *)( TRACKBALL_BASE + 0x34 ))	
#define TRACKBALL_EDGE_INTR_RAW	              ((volatile unsigned  *)( TRACKBALL_BASE + 0x38 ))	
#define TRACKBALL_DIRECTION                   ((volatile unsigned  *)( TRACKBALL_BASE + 0x40 ))	
#define TRACKBALL_PUSH_CNT                    ((volatile unsigned  *)( TRACKBALL_BASE + 0x44 ))
#define TRACKBALL_UP_DOWN_CNT                 ((volatile unsigned  *)( TRACKBALL_BASE + 0x48 ))
#define TRACKBALL_LEFT_RIGHT_CNT              ((volatile unsigned  *)( TRACKBALL_BASE + 0x4C ))
#define TRACKBALL_DEFAULT                     ((volatile unsigned  *)( TRACKBALL_BASE + 0x5C ))

//-----------------------------------------
//  WDT register map
//-----------------------------------------
#define WDT0_BASE                0xA0108000
#define WDT1_BASE                0xA0108400
#define WDT2_BASE                0xA0108800
#define WDT3_BASE                 0xA0108C00

#define WDT0_CR                       ((volatile unsigned  *)( WDT0_BASE + 0x00 ))
#define WDT0_TORR                     ((volatile unsigned  *)( WDT0_BASE + 0x04 ))
#define WDT0_CCVR                     ((volatile unsigned  *)( WDT0_BASE + 0x08 ))
#define WDT0_CRR                      ((volatile unsigned  *)( WDT0_BASE + 0x0C ))
#define WDT0_STAT                     ((volatile unsigned  *)( WDT0_BASE + 0x10 ))
#define WDT0_ICR                      ((volatile unsigned  *)( WDT0_BASE + 0x14 ))

#define WDT1_CR                       ((volatile unsigned  *)( WDT1_BASE + 0x00 ))
#define WDT1_TORR                     ((volatile unsigned  *)( WDT1_BASE + 0x04 ))
#define WDT1_CCVR                     ((volatile unsigned  *)( WDT1_BASE + 0x08 ))
#define WDT1_CRR                      ((volatile unsigned  *)( WDT1_BASE + 0x0C ))
#define WDT1_STAT                     ((volatile unsigned  *)( WDT1_BASE + 0x10 ))
#define WDT1_ICR                      ((volatile unsigned  *)( WDT1_BASE + 0x14 ))

#define WDT2_CR                       ((volatile unsigned  *)( WDT2_BASE + 0x00 ))
#define WDT2_TORR                     ((volatile unsigned  *)( WDT2_BASE + 0x04 ))
#define WDT2_CCVR                     ((volatile unsigned  *)( WDT2_BASE + 0x08 ))
#define WDT2_CRR                      ((volatile unsigned  *)( WDT2_BASE + 0x0C ))
#define WDT2_STAT                     ((volatile unsigned  *)( WDT2_BASE + 0x10 ))
#define WDT2_ICR                      ((volatile unsigned  *)( WDT2_BASE + 0x14 ))

#define WDT3_CR                        ((volatile unsigned  *)( WDT3_BASE + 0x00 ))             
#define WDT3_TORR                      ((volatile unsigned  *)( WDT3_BASE + 0x04 ))             
#define WDT3_CCVR                      ((volatile unsigned  *)( WDT3_BASE + 0x08 ))             
#define WDT3_CRR                       ((volatile unsigned  *)( WDT3_BASE + 0x0C ))             
#define WDT3_STAT                      ((volatile unsigned  *)( WDT3_BASE + 0x10 ))             
#define WDT3_ICR                       ((volatile unsigned  *)( WDT3_BASE + 0x14 )) 

//-----------------------------------------
//  TIMER register map
//-----------------------------------------
#define TIMER0_TLC            ((volatile unsigned  *)( TIMER_BASE + 0x0000 ))
#define TIMER0_TCV            ((volatile unsigned  *)( TIMER_BASE + 0x0004 ))
#define TIMER0_TCR            ((volatile unsigned  *)( TIMER_BASE + 0x0008 ))
#define TIMER0_TIC            ((volatile unsigned  *)( TIMER_BASE + 0x000c ))
#define TIMER0_TIS            ((volatile unsigned  *)( TIMER_BASE + 0x0010 ))
#define TIMER1_TLC            ((volatile unsigned  *)( TIMER_BASE + 0x0014 ))
#define TIMER1_TCV            ((volatile unsigned  *)( TIMER_BASE + 0x0018 ))
#define TIMER1_TCR            ((volatile unsigned  *)( TIMER_BASE + 0x001C ))
#define TIMER1_TIC            ((volatile unsigned  *)( TIMER_BASE + 0x0020 ))
#define TIMER1_TIS            ((volatile unsigned  *)( TIMER_BASE + 0x0024 ))
#define TIMER2_TLC            ((volatile unsigned  *)( TIMER_BASE + 0x0028 ))
#define TIMER2_TCV            ((volatile unsigned  *)( TIMER_BASE + 0x002C ))
#define TIMER2_TCR            ((volatile unsigned  *)( TIMER_BASE + 0x0030 ))
#define TIMER2_TIC            ((volatile unsigned  *)( TIMER_BASE + 0x0034 ))
#define TIMER2_TIS            ((volatile unsigned  *)( TIMER_BASE + 0x0038 ))
#define TIMER3_TLC            ((volatile unsigned  *)( TIMER_BASE + 0x003C ))
#define TIMER3_TCV            ((volatile unsigned  *)( TIMER_BASE + 0x0040 ))
#define TIMER3_TCR            ((volatile unsigned  *)( TIMER_BASE + 0x0044 ))
#define TIMER3_TIC            ((volatile unsigned  *)( TIMER_BASE + 0x0048 ))
#define TIMER3_TIS            ((volatile unsigned  *)( TIMER_BASE + 0x004C ))
#define TIMER4_TLC            ((volatile unsigned  *)( TIMER_BASE + 0x0050 ))
#define TIMER4_TCV            ((volatile unsigned  *)( TIMER_BASE + 0x0054 ))
#define TIMER4_TCR            ((volatile unsigned  *)( TIMER_BASE + 0x0058 ))
#define TIMER4_TIC            ((volatile unsigned  *)( TIMER_BASE + 0x005C ))
#define TIMER4_TIS            ((volatile unsigned  *)( TIMER_BASE + 0x0060 ))
#define TIMER5_TLC            ((volatile unsigned  *)( TIMER_BASE + 0x0064 ))
#define TIMER5_TCV            ((volatile unsigned  *)( TIMER_BASE + 0x0068 ))
#define TIMER5_TCR            ((volatile unsigned  *)( TIMER_BASE + 0x006C ))
#define TIMER5_TIC            ((volatile unsigned  *)( TIMER_BASE + 0x0070 ))
#define TIMER5_TIS            ((volatile unsigned  *)( TIMER_BASE + 0x0074 ))
#define TIMER6_TLC            ((volatile unsigned  *)( TIMER_BASE + 0x0078 ))
#define TIMER6_TCV            ((volatile unsigned  *)( TIMER_BASE + 0x007C ))
#define TIMER6_TCR            ((volatile unsigned  *)( TIMER_BASE + 0x0080 ))
#define TIMER6_TIC            ((volatile unsigned  *)( TIMER_BASE + 0x0084 ))
#define TIMER6_TIS            ((volatile unsigned  *)( TIMER_BASE + 0x0088 ))

#define TIMER_TIS             ((volatile unsigned  *)( TIMER_BASE + 0x00A0 ))
#define TIMER_TIC             ((volatile unsigned  *)( TIMER_BASE + 0x00A4 ))
#define TIMER_RTIS            ((volatile unsigned  *)( TIMER_BASE + 0x00A8 ))

//-----------------------------------------
//  I2C1 register map
//-----------------------------------------
#define I2C1_CON                            ((volatile unsigned *)( I2C1_BASE + 0x00 ))
#define I2C1_TAR                            ((volatile unsigned *)( I2C1_BASE + 0x04 ))
#define I2C1_HS_MADDR                       ((volatile unsigned *)( I2C1_BASE + 0x0C ))
#define I2C1_DATA_CMD                       ((volatile unsigned *)( I2C1_BASE + 0x10 ))           
#define I2C1_SS_SCL_HCNT                    ((volatile unsigned *)( I2C1_BASE + 0x14 ))
#define I2C1_SS_SCL_LCNT                    ((volatile unsigned *)( I2C1_BASE + 0x18 ))
#define I2C1_FS_SCL_HCNT                    ((volatile unsigned *)( I2C1_BASE + 0x1c ))
#define I2C1_FS_SCL_LCNT                    ((volatile unsigned *)( I2C1_BASE + 0x20 ))
#define I2C1_HS_SCL_HCNT                    ((volatile unsigned *)( I2C1_BASE + 0x24 ))
#define I2C1_HS_SCL_LCNT                    ((volatile unsigned *)( I2C1_BASE + 0x28 ))
#define I2C1_INTR_STAT                      ((volatile unsigned *)( I2C1_BASE + 0x2c ))
#define I2C1_INTR_EN                        ((volatile unsigned *)( I2C1_BASE + 0x30 ))
#define I2C1_RAW_INTR_STAT                  ((volatile unsigned *)( I2C1_BASE + 0x34 ))
#define I2C1_RX_TL                          ((volatile unsigned *)( I2C1_BASE + 0x38 ))
#define I2C1_TX_TL                          ((volatile unsigned *)( I2C1_BASE + 0x3c ))
#define I2C1_CLR_INTR                       ((volatile unsigned *)( I2C1_BASE + 0x40 ))
#define I2C1_CLR_RX_UNDER                   ((volatile unsigned *)( I2C1_BASE + 0x44 ))
#define I2C1_CLR_RX_OVER                    ((volatile unsigned *)( I2C1_BASE + 0x48 ))
#define I2C1_CLR_TX_OVER                    ((volatile unsigned *)( I2C1_BASE + 0x4c ))
#define I2C1_CLR_TX_ABRT                    ((volatile unsigned *)( I2C1_BASE + 0x54 ))
#define I2C1_CLR_ACTIVITY                   ((volatile unsigned *)( I2C1_BASE + 0x5c ))
#define I2C1_CLR_STOP_DET                   ((volatile unsigned *)( I2C1_BASE + 0x60 ))
#define I2C1_CLR_START_DET                  ((volatile unsigned *)( I2C1_BASE + 0x64 ))
#define I2C1_CLR_GEN_CALL                   ((volatile unsigned *)( I2C1_BASE + 0x68 ))
#define I2C1_ENABLE                         ((volatile unsigned *)( I2C1_BASE + 0x6c ))
#define I2C1_STATUS                         ((volatile unsigned *)( I2C1_BASE + 0x70 ))
#define I2C1_TXFLR                          ((volatile unsigned *)( I2C1_BASE + 0x74 ))
#define I2C1_RXFLR                          ((volatile unsigned *)( I2C1_BASE + 0x78 ))
#define I2C1_SDA_HOLD                       ((volatile unsigned *)( I2C1_BASE + 0x7c ))
#define I2C1_TX_ABRT_SOURCE                 ((volatile unsigned *)( I2C1_BASE + 0x80 ))

//-----------------------------------------
//  I2C0 register map
//-----------------------------------------
#define I2C0_CON                            ((volatile unsigned *)( I2C0_BASE + 0x00 ))
#define I2C0_TAR                            ((volatile unsigned *)( I2C0_BASE + 0x04 ))
#define I2C0_HS_MADDR                       ((volatile unsigned *)( I2C0_BASE + 0x0C ))
#define I2C0_DATA_CMD                       ((volatile unsigned *)( I2C0_BASE + 0x10 ))           
#define I2C0_SS_SCL_HCNT                    ((volatile unsigned *)( I2C0_BASE + 0x14 ))
#define I2C0_SS_SCL_LCNT                    ((volatile unsigned *)( I2C0_BASE + 0x18 ))
#define I2C0_FS_SCL_HCNT                    ((volatile unsigned *)( I2C0_BASE + 0x1c ))
#define I2C0_FS_SCL_LCNT                    ((volatile unsigned *)( I2C0_BASE + 0x20 ))
#define I2C0_HS_SCL_HCNT                    ((volatile unsigned *)( I2C0_BASE + 0x24 ))
#define I2C0_HS_SCL_LCNT                    ((volatile unsigned *)( I2C0_BASE + 0x28 ))
#define I2C0_INTR_STAT                      ((volatile unsigned *)( I2C0_BASE + 0x2c ))
#define I2C0_INTR_EN                        ((volatile unsigned *)( I2C0_BASE + 0x30 ))
#define I2C0_RAW_INTR_STAT                  ((volatile unsigned *)( I2C0_BASE + 0x34 ))
#define I2C0_RX_TL                          ((volatile unsigned *)( I2C0_BASE + 0x38 ))
#define I2C0_TX_TL                          ((volatile unsigned *)( I2C0_BASE + 0x3c ))
#define I2C0_CLR_INTR                       ((volatile unsigned *)( I2C0_BASE + 0x40 ))
#define I2C0_CLR_RX_UNDER                   ((volatile unsigned *)( I2C0_BASE + 0x44 ))
#define I2C0_CLR_RX_OVER                    ((volatile unsigned *)( I2C0_BASE + 0x48 ))
#define I2C0_CLR_TX_OVER                    ((volatile unsigned *)( I2C0_BASE + 0x4c ))
#define I2C0_CLR_TX_ABRT                    ((volatile unsigned *)( I2C0_BASE + 0x54 ))
#define I2C0_CLR_ACTIVITY                   ((volatile unsigned *)( I2C0_BASE + 0x5c ))
#define I2C0_CLR_STOP_DET                   ((volatile unsigned *)( I2C0_BASE + 0x60 ))
#define I2C0_CLR_START_DET                  ((volatile unsigned *)( I2C0_BASE + 0x64 ))
#define I2C0_CLR_GEN_CALL                   ((volatile unsigned *)( I2C0_BASE + 0x68 ))
#define I2C0_ENABLE                         ((volatile unsigned *)( I2C0_BASE + 0x6c ))
#define I2C0_STATUS                         ((volatile unsigned *)( I2C0_BASE + 0x70 ))
#define I2C0_TXFLR                          ((volatile unsigned *)( I2C0_BASE + 0x74 ))
#define I2C0_RXFLR                          ((volatile unsigned *)( I2C0_BASE + 0x78 ))
#define I2C0_SDA_HOLD                       ((volatile unsigned *)( I2C0_BASE + 0x7c ))
#define I2C0_TX_ABRT_SOURCE                 ((volatile unsigned *)( I2C0_BASE + 0x80 ))

//-----------------------------------------
//  I2C3 register map
//-----------------------------------------
#define I2C3_CON                            ((volatile unsigned *)( I2C3_BASE + 0x00 ))
#define I2C3_TAR                            ((volatile unsigned *)( I2C3_BASE + 0x04 ))
#define I2C3_HS_MADDR                       ((volatile unsigned *)( I2C3_BASE + 0x0C ))
#define I2C3_DATA_CMD                       ((volatile unsigned *)( I2C3_BASE + 0x10 ))           
#define I2C3_SS_SCL_HCNT                    ((volatile unsigned *)( I2C3_BASE + 0x14 ))
#define I2C3_SS_SCL_LCNT                    ((volatile unsigned *)( I2C3_BASE + 0x18 ))
#define I2C3_FS_SCL_HCNT                    ((volatile unsigned *)( I2C3_BASE + 0x1c ))
#define I2C3_FS_SCL_LCNT                    ((volatile unsigned *)( I2C3_BASE + 0x20 ))
#define I2C3_HS_SCL_HCNT                    ((volatile unsigned *)( I2C3_BASE + 0x24 ))
#define I2C3_HS_SCL_LCNT                    ((volatile unsigned *)( I2C3_BASE + 0x28 ))
#define I2C3_INTR_STAT                      ((volatile unsigned *)( I2C3_BASE + 0x2c ))
#define I2C3_INTR_EN                        ((volatile unsigned *)( I2C3_BASE + 0x30 ))
#define I2C3_RAW_INTR_STAT                  ((volatile unsigned *)( I2C3_BASE + 0x34 ))
#define I2C3_RX_TL                          ((volatile unsigned *)( I2C3_BASE + 0x38 ))
#define I2C3_TX_TL                          ((volatile unsigned *)( I2C3_BASE + 0x3c ))
#define I2C3_CLR_INTR                       ((volatile unsigned *)( I2C3_BASE + 0x40 ))
#define I2C3_CLR_RX_UNDER                   ((volatile unsigned *)( I2C3_BASE + 0x44 ))
#define I2C3_CLR_RX_OVER                    ((volatile unsigned *)( I2C3_BASE + 0x48 ))
#define I2C3_CLR_TX_OVER                    ((volatile unsigned *)( I2C3_BASE + 0x4c ))
#define I2C3_CLR_TX_ABRT                    ((volatile unsigned *)( I2C3_BASE + 0x54 ))
#define I2C3_CLR_ACTIVITY                   ((volatile unsigned *)( I2C3_BASE + 0x5c ))
#define I2C3_CLR_STOP_DET                   ((volatile unsigned *)( I2C3_BASE + 0x60 ))
#define I2C3_CLR_START_DET                  ((volatile unsigned *)( I2C3_BASE + 0x64 ))
#define I2C3_CLR_GEN_CALL                   ((volatile unsigned *)( I2C3_BASE + 0x68 ))
#define I2C3_ENABLE                         ((volatile unsigned *)( I2C3_BASE + 0x6c ))
#define I2C3_STATUS                         ((volatile unsigned *)( I2C3_BASE + 0x70 ))
#define I2C3_TXFLR                          ((volatile unsigned *)( I2C3_BASE + 0x74 ))
#define I2C3_RXFLR                          ((volatile unsigned *)( I2C3_BASE + 0x78 ))
#define I2C3_SDA_HOLD                       ((volatile unsigned *)( I2C3_BASE + 0x7c ))
#define I2C3_TX_ABRT_SOURCE                 ((volatile unsigned *)( I2C3_BASE + 0x80 ))


//-----------------------------------------
//  PWM register map
//-----------------------------------------
#define PWM0_EN		        		((volatile unsigned  *)( PWM_BASE + 0x00 ))
#define PWM0_UP		        		((volatile unsigned  *)( PWM_BASE + 0x04 ))
#define PWM0_RST		        	((volatile unsigned  *)( PWM_BASE + 0x08 ))
#define PWM0_P		        		((volatile unsigned  *)( PWM_BASE + 0x0C ))
#define PWM0_OCPY		        	((volatile unsigned  *)( PWM_BASE + 0x10 ))
#define PWM1_EN		        		((volatile unsigned  *)( PWM_BASE + 0x40 ))
#define PWM1_UP		        		((volatile unsigned  *)( PWM_BASE + 0x44 ))
#define PWM1_RST		        	((volatile unsigned  *)( PWM_BASE + 0x48 ))
#define PWM1_P		        		((volatile unsigned  *)( PWM_BASE + 0x4C ))
#define PWM1_OCPY		        	((volatile unsigned  *)( PWM_BASE + 0x50 ))

//-----------------------------------------
//  AP_PWR register map
//-----------------------------------------
#define AP_PWR_SLPCTL0				((volatile unsigned  *)( AP_PWR_BASE + 0x00 ))
#define AP_PWR_SLPCTL1				((volatile unsigned  *)( AP_PWR_BASE + 0x04 ))
#define AP_PWR_SLPCNT_LIMIT			((volatile unsigned  *)( AP_PWR_BASE + 0x08 ))
#define AP_PWR_SLPST				((volatile unsigned  *)( AP_PWR_BASE + 0x0C ))
#define AP_PWR_PLLCR				((volatile unsigned  *)( AP_PWR_BASE + 0x10 ))
#define AP_PWR_SLPFSM_ST			((volatile unsigned  *)( AP_PWR_BASE + 0x14 ))
#define AP_PWR_PLL0CFG_CTL			((volatile unsigned  *)( AP_PWR_BASE + 0x30 ))
#define AP_PWR_PLL1CFG_CTL			((volatile unsigned  *)( AP_PWR_BASE + 0x34 ))
#define AP_PWR_PLL2CFG_CTL			((volatile unsigned  *)( AP_PWR_BASE + 0x38 ))
#define AP_PWR_PLL2_CTL				((volatile unsigned  *)( AP_PWR_BASE + 0x3C ))
#define AP_PWR_A9_CLK_CTL			((volatile unsigned  *)( AP_PWR_BASE + 0x44 ))
#define AP_PWR_SYSCLK_CTL			((volatile unsigned  *)( AP_PWR_BASE + 0x50 ))
#define AP_PWR_SYSCLK_EN0			((volatile unsigned  *)( AP_PWR_BASE + 0x54 ))
#define AP_PWR_SYSCLK_EN1			((volatile unsigned  *)( AP_PWR_BASE + 0x58 ))
#define AP_PWR_SYSCLK_EN2			((volatile unsigned  *)( AP_PWR_BASE + 0x5C ))
#define AP_PWR_CTLPCLK_CTL			((volatile unsigned  *)( AP_PWR_BASE + 0x64 ))
#define AP_PWR_DATAPCLK_CTL			((volatile unsigned  *)( AP_PWR_BASE + 0x58 ))
#define AP_PWR_SECPCLK_CTL			((volatile unsigned  *)( AP_PWR_BASE + 0x6C ))
#define AP_PWR_GPU_CLK_CTL			((volatile unsigned  *)( AP_PWR_BASE + 0x74 ))
#define AP_PWR_ON2CLK_CTL			((volatile unsigned  *)( AP_PWR_BASE + 0x78 ))
#define AP_PWR_ON2_CLK_EN			((volatile unsigned  *)( AP_PWR_BASE + 0x7C ))
#define AP_PWR_DDRAXICLK_CTL		((volatile unsigned  *)( AP_PWR_BASE + 0x80 ))
#define AP_PWR_NFCCLK_CTL			((volatile unsigned  *)( AP_PWR_BASE + 0x88 ))
#define AP_PWR_NFCCLK_EN			((volatile unsigned  *)( AP_PWR_BASE + 0x8C ))
#define AP_PWR_USBCLKDIV_CTL		((volatile unsigned  *)( AP_PWR_BASE + 0x90 ))
#define AP_PWR_USBCLK_EN			((volatile unsigned  *)( AP_PWR_BASE + 0x94 ))
#define AP_PWR_LCDCAXICLK_CTL		((volatile unsigned  *)( AP_PWR_BASE + 0x9C ))
#define AP_PWR_LCDCCLK_CTL			((volatile unsigned  *)( AP_PWR_BASE + 0xA0 ))
#define AP_PWR_HDMIPIXCLK_CTL		((volatile unsigned  *)( AP_PWR_BASE + 0xA4 ))
#define AP_PWR_DISPCLK_EN			((volatile unsigned  *)( AP_PWR_BASE + 0xA8 ))
#define AP_PWR_ISPCLK_CTL0			((volatile unsigned  *)( AP_PWR_BASE + 0xAC ))
#define AP_PWR_ISPCLK_CTL1			((volatile unsigned  *)( AP_PWR_BASE + 0xB0 ))
#define AP_PWR_CTLPCLK_EN			((volatile unsigned  *)( AP_PWR_BASE + 0xB4 ))
#define AP_PWR_DATAPCLK_EN			((volatile unsigned  *)( AP_PWR_BASE + 0xB8 ))
#define AP_PWR_SECPCLK_EN			((volatile unsigned  *)( AP_PWR_BASE + 0xBC ))
#define AP_PWR_CTLAPBMCLK_EN		((volatile unsigned  *)( AP_PWR_BASE + 0xC4 ))
#define AP_PWR_TIMER0CLKCTL			((volatile unsigned  *)( AP_PWR_BASE + 0xC8 ))
#define AP_PWR_TIMER1CLKCTL			((volatile unsigned  *)( AP_PWR_BASE + 0xCC ))
#define AP_PWR_TIMER2CLKCTL			((volatile unsigned  *)( AP_PWR_BASE + 0xD0 ))
#define AP_PWR_TIMER3CLKCTL			((volatile unsigned  *)( AP_PWR_BASE + 0xD4 ))
#define AP_PWR_PWMCLKDIV_CTL		((volatile unsigned  *)( AP_PWR_BASE + 0xD8 ))
#define AP_PWR_I2SCLKGR_CTL			((volatile unsigned  *)( AP_PWR_BASE + 0xDC ))
#define AP_PWR_I2S0CLK_CTL			((volatile unsigned  *)( AP_PWR_BASE + 0xE0 ))
#define AP_PWR_I2S1CLK_CTL			((volatile unsigned  *)( AP_PWR_BASE + 0xE4 ))
#define AP_PWR_SSICLKGR_CTL			((volatile unsigned  *)( AP_PWR_BASE + 0xE8 ))
#define AP_PWR_SSICLKDIV_CTL		((volatile unsigned  *)( AP_PWR_BASE + 0xEC ))
#define AP_PWR_UARTCLKGR_CTL		((volatile unsigned  *)( AP_PWR_BASE + 0xF0 ))
#define AP_PWR_UART0CLK_CTL			((volatile unsigned  *)( AP_PWR_BASE + 0xF4 ))
#define AP_PWR_UART1CLK_CTL			((volatile unsigned  *)( AP_PWR_BASE + 0xF8 ))
#define AP_PWR_UART2CLK_CTL			((volatile unsigned  *)( AP_PWR_BASE + 0xFC ))
#define AP_PWR_I2CCLK_CTL			((volatile unsigned  *)( AP_PWR_BASE + 0x100 ))
#define AP_PWR_SECAPBMCLK_EN		((volatile unsigned  *)( AP_PWR_BASE + 0x108 ))
#define AP_PWR_SDMMCCLKGR_CTL		((volatile unsigned  *)( AP_PWR_BASE + 0x10C ))
#define AP_PWR_SDMMC0CLKCTL			((volatile unsigned  *)( AP_PWR_BASE + 0x110 ))
#define AP_PWR_SDMMC1CLKCTL			((volatile unsigned  *)( AP_PWR_BASE + 0x114 ))
#define AP_PWR_SDMMC2CLKCTL			((volatile unsigned  *)( AP_PWR_BASE + 0x118 ))
#define AP_PWR_SDMMC3CLKCTL			((volatile unsigned  *)( AP_PWR_BASE + 0x11C ))
#define AP_PWR_ATBCLK_CTL			((volatile unsigned  *)( AP_PWR_BASE + 0x128 ))
#define AP_PWR_A9DBGPCLK_CTL		((volatile unsigned  *)( AP_PWR_BASE + 0x12C ))
#define AP_PWR_CSCFGCLK_CTL			((volatile unsigned  *)( AP_PWR_BASE + 0x130 ))
#define AP_PWR_CSCTMCLK_CTL			((volatile unsigned  *)( AP_PWR_BASE + 0x134 ))
#define AP_PWR_CSARM0CTICLK_CTL		((volatile unsigned  *)( AP_PWR_BASE + 0x138 ))
#define AP_PWR_CSM0CTICLK_CTL		((volatile unsigned  *)( AP_PWR_BASE + 0x13C ))
#define AP_PWR_CLKOUTSEL			((volatile unsigned  *)( AP_PWR_BASE + 0x148 ))
#define AP_PWR_CLKOUT0CTL			((volatile unsigned  *)( AP_PWR_BASE + 0x14C ))
#define AP_PWR_CLKOUT1CTL			((volatile unsigned  *)( AP_PWR_BASE + 0x150 ))
#define AP_PWR_CLKOUT2CTL			((volatile unsigned  *)( AP_PWR_BASE + 0x154 ))
#define AP_PWR_CPCLK_CTL			((volatile unsigned  *)( AP_PWR_BASE + 0x178 ))
#define AP_PWR_SFRST_CTL			((volatile unsigned  *)( AP_PWR_BASE + 0x180 ))
#define AP_PWR_A9_RSTCTL			((volatile unsigned  *)( AP_PWR_BASE + 0x184 ))
#define AP_PWR_M0_RSTCTL			((volatile unsigned  *)( AP_PWR_BASE + 0x188 ))
#define AP_PWR_GPU_RSTCTL			((volatile unsigned  *)( AP_PWR_BASE + 0x18C ))
#define AP_PWR_ON2_RSTCTL			((volatile unsigned  *)( AP_PWR_BASE + 0x190 ))
#define AP_PWR_ISP_RSTCTL			((volatile unsigned  *)( AP_PWR_BASE + 0x194 ))
#define AP_PWR_DISPLAY_RSTCTL		((volatile unsigned  *)( AP_PWR_BASE + 0x198 ))
#define AP_PWR_CP_RSTCTL			((volatile unsigned  *)( AP_PWR_BASE + 0x1A0 ))
#define AP_PWR_MOD_RSTCTL0			((volatile unsigned  *)( AP_PWR_BASE + 0x1A4 ))
#define AP_PWR_MOD_RSTCTL1			((volatile unsigned  *)( AP_PWR_BASE + 0x1A8 ))
#define AP_PWR_MOD_RSTCTL2			((volatile unsigned  *)( AP_PWR_BASE + 0x1AC ))
#define AP_PWR_MOD_RSTCTL3			((volatile unsigned  *)( AP_PWR_BASE + 0x1B0 ))
#define AP_PWR_MOD_RSTCTL4			((volatile unsigned  *)( AP_PWR_BASE + 0x1B4 ))
#define AP_PWR_CS_RSTCTL			((volatile unsigned  *)( AP_PWR_BASE + 0x1B8 ))
#define AP_PWR_CHIPRSTN_CTL			((volatile unsigned  *)( AP_PWR_BASE + 0x1BC ))
#define AP_PWR_A9INTIN_MK0			((volatile unsigned  *)( AP_PWR_BASE + 0x1E0 ))
#define AP_PWR_A9INTIN_MK1			((volatile unsigned  *)( AP_PWR_BASE + 0x1E4 ))
#define AP_PWR_M0INTIN_MK			((volatile unsigned  *)( AP_PWR_BASE + 0x1E8 ))
#define AP_PWR_INT_RAW				((volatile unsigned  *)( AP_PWR_BASE + 0x1F0 ))
#define AP_PWR_INTST_A7				((volatile unsigned  *)( AP_PWR_BASE + 0x1F4 ))
#define AP_PWR_INTEN_A7				((volatile unsigned  *)( AP_PWR_BASE + 0x1F8 ))
#define AP_PWR_INTST_M0				((volatile unsigned  *)( AP_PWR_BASE + 0x200 ))
#define AP_PWR_INTEN_M0				((volatile unsigned  *)( AP_PWR_BASE + 0x204 ))
#define AP_PWR_INT_CTL				((volatile unsigned  *)( AP_PWR_BASE + 0x20C ))
#define AP_PWR_A9_PD_CTL			((volatile unsigned  *)( AP_PWR_BASE + 0x220 ))
#define AP_PWR_A9_PD_CNT1			((volatile unsigned  *)( AP_PWR_BASE + 0x224 ))
#define AP_PWR_A9_PD_CNT2			((volatile unsigned  *)( AP_PWR_BASE + 0x228 ))
#define AP_PWR_A9_PD_CNT3			((volatile unsigned  *)( AP_PWR_BASE + 0x22C ))
#define AP_PWR_NEON0_PD_CTL			((volatile unsigned  *)( AP_PWR_BASE + 0x230 ))
#define AP_PWR_NEON0_PD_CNT1		((volatile unsigned  *)( AP_PWR_BASE + 0x234 ))
#define AP_PWR_NEON0_PD_CNT2		((volatile unsigned  *)( AP_PWR_BASE + 0x238 ))
#define AP_PWR_NEON0_PD_CNT3		((volatile unsigned  *)( AP_PWR_BASE + 0x23C ))
#define AP_PWR_NEON1_PD_CTL			((volatile unsigned  *)( AP_PWR_BASE + 0x240 ))
#define AP_PWR_NEON1_PD_CNT1		((volatile unsigned  *)( AP_PWR_BASE + 0x244 ))
#define AP_PWR_NEON1_PD_CNT2		((volatile unsigned  *)( AP_PWR_BASE + 0x248 ))
#define AP_PWR_NEON1_PD_CNT3		((volatile unsigned  *)( AP_PWR_BASE + 0x24C ))
#define AP_PWR_PTM_PD_CTL			((volatile unsigned  *)( AP_PWR_BASE + 0x250 ))
#define AP_PWR_PTM_PD_CNT1			((volatile unsigned  *)( AP_PWR_BASE + 0x254 ))
#define AP_PWR_PTM_PD_CNT2			((volatile unsigned  *)( AP_PWR_BASE + 0x258 ))
#define AP_PWR_PTM_PD_CNT3			((volatile unsigned  *)( AP_PWR_BASE + 0x25C ))
#define AP_PWR_ON2_PD_CTL			((volatile unsigned  *)( AP_PWR_BASE + 0x260 ))
#define AP_PWR_ON2_PD_CNT1			((volatile unsigned  *)( AP_PWR_BASE + 0x264 ))
#define AP_PWR_ON2_PD_CNT2			((volatile unsigned  *)( AP_PWR_BASE + 0x268 ))
#define AP_PWR_ON2_PD_CNT3			((volatile unsigned  *)( AP_PWR_BASE + 0x26C ))
#define AP_PWR_ISP_PD_CTL			((volatile unsigned  *)( AP_PWR_BASE + 0x270 ))
#define AP_PWR_ISP_PD_CNT1			((volatile unsigned  *)( AP_PWR_BASE + 0x274 ))
#define AP_PWR_ISP_PD_CNT2			((volatile unsigned  *)( AP_PWR_BASE + 0x278 ))
#define AP_PWR_ISP_PD_CNT3			((volatile unsigned  *)( AP_PWR_BASE + 0x27C ))
#define AP_PWR_HDMI_PD_CTL			((volatile unsigned  *)( AP_PWR_BASE + 0x280 ))
#define AP_PWR_HDMI_PD_CNT1			((volatile unsigned  *)( AP_PWR_BASE + 0x284 ))
#define AP_PWR_HDMI_PD_CNT2			((volatile unsigned  *)( AP_PWR_BASE + 0x288 ))
#define AP_PWR_HDMI_PD_CNT3			((volatile unsigned  *)( AP_PWR_BASE + 0x28C ))
#define AP_PWR_A9DV_CTL				((volatile unsigned  *)( AP_PWR_BASE + 0x2A0 ))
#define AP_PWR_A9PWRCTI_CTL			((volatile unsigned  *)( AP_PWR_BASE + 0x2A4 ))
#define AP_PWR_PWEN_CTL				((volatile unsigned  *)( AP_PWR_BASE + 0x2A8 ))
#define AP_PWR_RESERVED_REG			((volatile unsigned  *)( AP_PWR_BASE + 0x2D0 ))
#define AP_PWR_BOOTCTL				((volatile unsigned  *)( AP_PWR_BASE + 0x2E0 ))
#define AP_PWR_LP_CTL				((volatile unsigned  *)( AP_PWR_BASE + 0x2E4 ))
#define AP_PWR_APB_DF_CTL			((volatile unsigned  *)( AP_PWR_BASE + 0x2EC ))
#define AP_PWR_DDRAXI_DF_CTL		((volatile unsigned  *)( AP_PWR_BASE + 0x2F0 ))
#define AP_PWR_A9TSP_CTL			((volatile unsigned  *)( AP_PWR_BASE + 0x2F4 ))
#define AP_PWR_TM_CTL				((volatile unsigned  *)( AP_PWR_BASE + 0x300 ))
#define AP_PWR_TM_INIT_VAL			((volatile unsigned  *)( AP_PWR_BASE + 0x304 ))
#define AP_PWR_TM_CUR_VAL			((volatile unsigned  *)( AP_PWR_BASE + 0x308 ))

//--------------------------------------
//   DSI register map
//--------------------------------------
#define DSI_VERSION					    ((volatile unsigned  *)(MIPI_DSI_BASE + 0x0))
#define DSI_PWR_UP						((volatile unsigned  *)(MIPI_DSI_BASE + 0x4))
#define DSI_CLKMGR_CFG					((volatile unsigned  *)(MIPI_DSI_BASE + 0x8))
#define DSI_DPI_VCID					((volatile unsigned  *)(MIPI_DSI_BASE + 0xC))
#define DSI_DPI_COLOR_CODING			((volatile unsigned  *)(MIPI_DSI_BASE + 0x10))
#define DSI_DPI_CFG_POL				    ((volatile unsigned  *)(MIPI_DSI_BASE + 0x14))
#define DSI_DPI_LP_CMD_TIM				((volatile unsigned  *)(MIPI_DSI_BASE + 0x18))
#define DSI_PCKHDL_CFG					((volatile unsigned  *)(MIPI_DSI_BASE + 0x2c))
#define DSI_GEN_VCID					((volatile unsigned  *)(MIPI_DSI_BASE + 0x30))
#define DSI_MODE_CFG					((volatile unsigned  *)(MIPI_DSI_BASE + 0x34))
#define DSI_VID_MODE_CFG				((volatile unsigned  *)(MIPI_DSI_BASE + 0x38))
#define DSI_VID_PKG_SIZE				((volatile unsigned  *)(MIPI_DSI_BASE + 0x3c))
#define DSI_VID_NUM_CHUNKS				((volatile unsigned  *)(MIPI_DSI_BASE + 0x40))
#define DSI_VID_NULL_SIZE				((volatile unsigned  *)(MIPI_DSI_BASE + 0x44))
#define DSI_VID_HSA_TIME				((volatile unsigned  *)(MIPI_DSI_BASE + 0x48))
#define DSI_VID_HBP_TIME				((volatile unsigned  *)(MIPI_DSI_BASE + 0x4c))
#define DSI_VID_HLINE_TIME				((volatile unsigned  *)(MIPI_DSI_BASE + 0x50))
#define DSI_VID_VSA_LINES				((volatile unsigned  *)(MIPI_DSI_BASE + 0x54))
#define DSI_VID_VBP_LINES				((volatile unsigned  *)(MIPI_DSI_BASE + 0x58))
#define DSI_VID_VFP_LINES				((volatile unsigned  *)(MIPI_DSI_BASE + 0x5c))
#define DSI_VID_VACT_LINES				((volatile unsigned  *)(MIPI_DSI_BASE + 0x60))
#define DSI_EDPI_CMD_SIZE				((volatile unsigned  *)(MIPI_DSI_BASE + 0x64))
#define DSI_CMD_MODE_CFG				((volatile unsigned  *)(MIPI_DSI_BASE + 0x68))
#define DSI_GEN_HDR					    ((volatile unsigned  *)(MIPI_DSI_BASE + 0x6c))
#define DSI_GEN_PLD_DATA				((volatile unsigned  *)(MIPI_DSI_BASE + 0x70))
#define DSI_CMD_PKT_STATUS				((volatile unsigned  *)(MIPI_DSI_BASE + 0x74))
#define DSI_TO_CNT_CFG					((volatile unsigned  *)(MIPI_DSI_BASE + 0x78))
#define DSI_HS_RD_TO_CNT				((volatile unsigned  *)(MIPI_DSI_BASE + 0x7c))
#define DSI_LP_RD_TO_CNT				((volatile unsigned  *)(MIPI_DSI_BASE + 0x80))
#define DSI_HS_WR_TO_CNT				((volatile unsigned  *)(MIPI_DSI_BASE + 0x84))
#define DSI_LP_WR_TO_CNT				((volatile unsigned  *)(MIPI_DSI_BASE + 0x88))
#define DSI_BTA_TO_CNT					((volatile unsigned  *)(MIPI_DSI_BASE + 0x8c))
#define DSI_SDF_3D						((volatile unsigned  *)(MIPI_DSI_BASE + 0x90))
#define DSI_LPCLK_CTRL					((volatile unsigned  *)(MIPI_DSI_BASE + 0x94))
#define DSI_PHY_TMR_LPCLK_CFG			((volatile unsigned  *)(MIPI_DSI_BASE + 0x98))
#define DSI_PHY_TMR_CFG				    ((volatile unsigned  *)(MIPI_DSI_BASE + 0x9c))
#define DSI_PHY_RSTZ					((volatile unsigned  *)(MIPI_DSI_BASE + 0xa0))
#define DSI_PHY_IF_CFG				    ((volatile unsigned  *)(MIPI_DSI_BASE + 0xa4))
#define DSI_PHY_ULPS_CTRL				((volatile unsigned  *)(MIPI_DSI_BASE + 0xa8))
#define DSI_PHY_TX_TRIGGERS			    ((volatile unsigned  *)(MIPI_DSI_BASE + 0xac))
#define DSI_PHY_STATUS					((volatile unsigned  *)(MIPI_DSI_BASE + 0xb0))
#define DSI_PHY_TST_CTRL0			    ((volatile unsigned  *)(MIPI_DSI_BASE + 0xb4))
#define DSI_PHY_TST_CTRL1			    ((volatile unsigned  *)(MIPI_DSI_BASE + 0xb8))
#define DSI_ERROR_ST0					((volatile unsigned  *)(MIPI_DSI_BASE + 0xbc))
#define DSI_ERROR_ST1					((volatile unsigned  *)(MIPI_DSI_BASE + 0xc0))
#define DSI_ERROR_MSK0					((volatile unsigned  *)(MIPI_DSI_BASE + 0xc4))
#define DSI_ERROR_MSK1				    ((volatile unsigned  *)(MIPI_DSI_BASE + 0xc8))
                                                                  
//--------------------------------------
//   I2S0 register map
//--------------------------------------
#define I2S0_SCLK_CFG                   ((volatile unsigned  *)( I2S0_BASE + 0x00 ))
#define I2S0_WS_CFG                     ((volatile unsigned  *)( I2S0_BASE + 0x04 ))
#define I2S0_INTC                       ((volatile unsigned  *)( I2S0_BASE + 0x08 ))
#define I2S0_MODE                       ((volatile unsigned  *)( I2S0_BASE + 0x10 ))
#define I2S0_REC_FIFO                   ((volatile unsigned  *)( I2S0_BASE + 0x14 ))
#define I2S0_TRAN_FIFO                  ((volatile unsigned  *)( I2S0_BASE + 0x18 ))

//--------------------------------------
//   I2S1 register map
//--------------------------------------
#define I2S1_SCLK_CFG                   ((volatile unsigned  *)( I2S1_BASE + 0x00 ))
#define I2S1_WS_CFG                     ((volatile unsigned  *)( I2S1_BASE + 0x04 ))
#define I2S1_INTC                       ((volatile unsigned  *)( I2S1_BASE + 0x08 ))
#define I2S1_MODE                       ((volatile unsigned  *)( I2S1_BASE + 0x10 ))
#define I2S1_REC_FIFO                   ((volatile unsigned  *)( I2S1_BASE + 0x14 ))
#define I2S1_TRAN_FIFO                  ((volatile unsigned  *)( I2S1_BASE + 0x18 ))

//--------------------------------------
//   SSI0 register map
//--------------------------------------
#define	SSI0_CTRLR0				((volatile unsigned  * )( SSI0_BASE + 0x00 ))
#define	SSI0_CTRLR1				((volatile unsigned  * )( SSI0_BASE + 0x04 ))
#define	SSI0_SSIENR				((volatile unsigned  * )( SSI0_BASE + 0x08 ))
#define	SSI0_MWCR				((volatile unsigned  * )( SSI0_BASE + 0x0C ))
#define	SSI0_SER				((volatile unsigned  * )( SSI0_BASE + 0x10 ))
#define	SSI0_BAUDR				((volatile unsigned  * )( SSI0_BASE + 0x14 ))
#define	SSI0_TXFTLR				((volatile unsigned  * )( SSI0_BASE + 0x18 ))
#define	SSI0_RXFTLR				((volatile unsigned  * )( SSI0_BASE + 0x1C ))
#define	SSI0_TXFLR				((volatile unsigned  * )( SSI0_BASE + 0x20 ))
#define	SSI0_RXFLR				((volatile unsigned  * )( SSI0_BASE + 0x24 ))
#define	SSI0_SR					((volatile unsigned  * )( SSI0_BASE + 0x28 ))
#define	SSI0_IMR				((volatile unsigned  * )( SSI0_BASE + 0x2C ))
#define	SSI0_ISR				((volatile unsigned  * )( SSI0_BASE + 0x30 ))
#define	SSI0_RISR				((volatile unsigned  * )( SSI0_BASE + 0x34 ))
#define	SSI0_TXOICR				((volatile unsigned  * )( SSI0_BASE + 0x38 ))
#define	SSI0_RXOICR				((volatile unsigned  * )( SSI0_BASE + 0x3C ))
#define	SSI0_RXUICR				((volatile unsigned  * )( SSI0_BASE + 0x40 ))
#define	SSI0_MSTICR				((volatile unsigned  * )( SSI0_BASE + 0x44 ))
#define	SSI0_ICR				((volatile unsigned  * )( SSI0_BASE + 0x48 ))
#define	SSI0_DMACR				((volatile unsigned  * )( SSI0_BASE + 0x4C ))
#define	SSI0_DMATDLR			((volatile unsigned  * )( SSI0_BASE + 0x50 ))
#define	SSI0_DMARDLR			((volatile unsigned  * )( SSI0_BASE + 0x54 ))
#define	SSI0_IDR				((volatile unsigned  * )( SSI0_BASE + 0x58 ))
#define	SSI0_SSI_COMP_VERSION	((volatile unsigned  * )( SSI0_BASE + 0x5C ))
#define	SSI0_DR					((volatile unsigned  * )( SSI0_BASE + 0x60 ))
#define	SSI0_RX_SAMPLE_DLY		((volatile unsigned  * )( SSI0_BASE + 0xF0 ))

//--------------------------------------
//   SSI1 register map
//--------------------------------------
#define	SSI1_CTRLR0				((volatile unsigned  * )( SSI1_BASE + 0x00 ))
#define	SSI1_CTRLR1				((volatile unsigned  * )( SSI1_BASE + 0x04 ))
#define	SSI1_SSIENR				((volatile unsigned  * )( SSI1_BASE + 0x08 ))
#define	SSI1_MWCR				((volatile unsigned  * )( SSI1_BASE + 0x0C ))
#define	SSI1_SER				((volatile unsigned  * )( SSI1_BASE + 0x10 ))
#define	SSI1_BAUDR				((volatile unsigned  * )( SSI1_BASE + 0x14 ))
#define	SSI1_TXFTLR				((volatile unsigned  * )( SSI1_BASE + 0x18 ))
#define	SSI1_RXFTLR				((volatile unsigned  * )( SSI1_BASE + 0x1C ))
#define	SSI1_TXFLR				((volatile unsigned  * )( SSI1_BASE + 0x20 ))
#define	SSI1_RXFLR				((volatile unsigned  * )( SSI1_BASE + 0x24 ))
#define	SSI1_SR					((volatile unsigned  * )( SSI1_BASE + 0x28 ))
#define	SSI1_IMR				((volatile unsigned  * )( SSI1_BASE + 0x2C ))
#define	SSI1_ISR				((volatile unsigned  * )( SSI1_BASE + 0x30 ))
#define	SSI1_RISR				((volatile unsigned  * )( SSI1_BASE + 0x34 ))
#define	SSI1_TXOICR				((volatile unsigned  * )( SSI1_BASE + 0x38 ))
#define	SSI1_RXOICR				((volatile unsigned  * )( SSI1_BASE + 0x3C ))
#define	SSI1_RXUICR				((volatile unsigned  * )( SSI1_BASE + 0x40 ))
#define	SSI1_MSTICR				((volatile unsigned  * )( SSI1_BASE + 0x44 ))
#define	SSI1_ICR				((volatile unsigned  * )( SSI1_BASE + 0x48 ))
#define	SSI1_DMACR				((volatile unsigned  * )( SSI1_BASE + 0x4C ))
#define	SSI1_DMATDLR			((volatile unsigned  * )( SSI1_BASE + 0x50 ))
#define	SSI1_DMARDLR			((volatile unsigned  * )( SSI1_BASE + 0x54 ))
#define	SSI1_IDR				((volatile unsigned  * )( SSI1_BASE + 0x58 ))
#define	SSI1_SSI_COMP_VERSION	((volatile unsigned  * )( SSI1_BASE + 0x5C ))
#define	SSI1_DR					((volatile unsigned  * )( SSI1_BASE + 0x60 ))
#define	SSI1_RX_SAMPLE_DLY		((volatile unsigned  * )( SSI1_BASE + 0xF0 ))

//--------------------------------------
//   SSI3 register map
//--------------------------------------
#define	SSI3_CTRLR0				((volatile unsigned  * )( SSI3_BASE + 0x00 ))
#define	SSI3_CTRLR1				((volatile unsigned  * )( SSI3_BASE + 0x04 ))
#define	SSI3_SSIENR				((volatile unsigned  * )( SSI3_BASE + 0x08 ))
#define	SSI3_MWCR				((volatile unsigned  * )( SSI3_BASE + 0x0C ))
#define	SSI3_SER				((volatile unsigned  * )( SSI3_BASE + 0x10 ))
#define	SSI3_BAUDR				((volatile unsigned  * )( SSI3_BASE + 0x14 ))
#define	SSI3_TXFTLR				((volatile unsigned  * )( SSI3_BASE + 0x18 ))
#define	SSI3_RXFTLR				((volatile unsigned  * )( SSI3_BASE + 0x1C ))
#define	SSI3_TXFLR				((volatile unsigned  * )( SSI3_BASE + 0x20 ))
#define	SSI3_RXFLR				((volatile unsigned  * )( SSI3_BASE + 0x24 ))
#define	SSI3_SR					((volatile unsigned  * )( SSI3_BASE + 0x28 ))
#define	SSI3_IMR				((volatile unsigned  * )( SSI3_BASE + 0x2C ))
#define	SSI3_ISR				((volatile unsigned  * )( SSI3_BASE + 0x30 ))
#define	SSI3_RISR				((volatile unsigned  * )( SSI3_BASE + 0x34 ))
#define	SSI3_TXOICR				((volatile unsigned  * )( SSI3_BASE + 0x38 ))
#define	SSI3_RXOICR				((volatile unsigned  * )( SSI3_BASE + 0x3C ))
#define	SSI3_RXUICR				((volatile unsigned  * )( SSI3_BASE + 0x40 ))
#define	SSI3_MSTICR				((volatile unsigned  * )( SSI3_BASE + 0x44 ))
#define	SSI3_ICR				((volatile unsigned  * )( SSI3_BASE + 0x48 ))
#define	SSI3_DMACR				((volatile unsigned  * )( SSI3_BASE + 0x4C ))
#define	SSI3_DMATDLR			((volatile unsigned  * )( SSI3_BASE + 0x50 ))
#define	SSI3_DMARDLR			((volatile unsigned  * )( SSI3_BASE + 0x54 ))
#define	SSI3_IDR				((volatile unsigned  * )( SSI3_BASE + 0x58 ))
#define	SSI3_SSI_COMP_VERSION	((volatile unsigned  * )( SSI3_BASE + 0x5C ))
#define	SSI3_DR					((volatile unsigned  * )( SSI3_BASE + 0x60 ))
#define	SSI3_RX_SAMPLE_DLY		((volatile unsigned  * )( SSI3_BASE + 0xF0 ))

//--------------------------------------
//   UART0 register map
//--------------------------------------
#define UART0_RBR                      ((volatile unsigned  *)( UART0_BASE + 0x00 ))
#define UART0_THR                      ((volatile unsigned  *)( UART0_BASE + 0x00 ))
#define UART0_DLL                      ((volatile unsigned  *)( UART0_BASE + 0x00 ))
#define UART0_IER                      ((volatile unsigned  *)( UART0_BASE + 0x04 ))
#define UART0_DLH                      ((volatile unsigned  *)( UART0_BASE + 0x04 ))
#define UART0_IIR                      ((volatile unsigned  *)( UART0_BASE + 0x08 ))
#define UART0_FCR                      ((volatile unsigned  *)( UART0_BASE + 0x08 ))
#define UART0_TCR                      ((volatile unsigned  *)( UART0_BASE + 0x0c ))
#define UART0_MCR                      ((volatile unsigned  *)( UART0_BASE + 0x10 ))
#define UART0_TSR                      ((volatile unsigned  *)( UART0_BASE + 0x14 ))
#define UART0_MSR                      ((volatile unsigned  *)( UART0_BASE + 0x18 ))
#define UART0_USR                      ((volatile unsigned  *)( UART0_BASE + 0x7c ))

//--------------------------------------
//   UART1 register map
//--------------------------------------
#define UART1_RBR                      ((volatile unsigned  *)( UART1_BASE + 0x00 ))
#define UART1_THR                      ((volatile unsigned  *)( UART1_BASE + 0x00 ))
#define UART1_DLL                      ((volatile unsigned  *)( UART1_BASE + 0x00 ))
#define UART1_IER                      ((volatile unsigned  *)( UART1_BASE + 0x04 ))
#define UART1_DLH                      ((volatile unsigned  *)( UART1_BASE + 0x04 ))
#define UART1_IIR                      ((volatile unsigned  *)( UART1_BASE + 0x08 ))
#define UART1_FCR                      ((volatile unsigned  *)( UART1_BASE + 0x08 ))
#define UART1_TCR                      ((volatile unsigned  *)( UART1_BASE + 0x0c ))
#define UART1_MCR                      ((volatile unsigned  *)( UART1_BASE + 0x10 ))
#define UART1_TSR                      ((volatile unsigned  *)( UART1_BASE + 0x14 ))
#define UART1_MSR                      ((volatile unsigned  *)( UART1_BASE + 0x18 ))
#define UART1_USR                      ((volatile unsigned  *)( UART1_BASE + 0x7c ))

//--------------------------------------
//   UART2 register map
//--------------------------------------
#define UART2_RBR                      ((volatile unsigned  *)( UART2_BASE + 0x00 ))
#define UART2_THR                      ((volatile unsigned  *)( UART2_BASE + 0x00 ))
#define UART2_DLL                      ((volatile unsigned  *)( UART2_BASE + 0x00 ))
#define UART2_IER                      ((volatile unsigned  *)( UART2_BASE + 0x04 ))
#define UART2_DLH                      ((volatile unsigned  *)( UART2_BASE + 0x04 ))
#define UART2_IIR                      ((volatile unsigned  *)( UART2_BASE + 0x08 ))
#define UART2_FCR                      ((volatile unsigned  *)( UART2_BASE + 0x08 ))
#define UART2_TCR                      ((volatile unsigned  *)( UART2_BASE + 0x0c ))
#define UART2_MCR                      ((volatile unsigned  *)( UART2_BASE + 0x10 ))
#define UART2_TSR                      ((volatile unsigned  *)( UART2_BASE + 0x14 ))
#define UART2_MSR                      ((volatile unsigned  *)( UART2_BASE + 0x18 ))
#define UART2_USR                      ((volatile unsigned  *)( UART2_BASE + 0x7c ))

//--------------------------------------
//   ISP register map
//--------------------------------------
//in isp_arm.h

//--------------------------------------
//   USB_OTG register map
//--------------------------------------
//GLOBAL register
#define USB_OTG_GOTGCTL                  ((volatile unsigned  *)(USB_OTG_BASE + 0x000))
#define USB_OTG_GOTGINT                  ((volatile unsigned  *)(USB_OTG_BASE + 0x004))
#define USB_OTG_GAHBCFG                  ((volatile unsigned  *)(USB_OTG_BASE + 0x008))
#define USB_OTG_GUSBCFG                  ((volatile unsigned  *)(USB_OTG_BASE + 0x00C))
#define USB_OTG_GRSTCTL                  ((volatile unsigned  *)(USB_OTG_BASE + 0x010))
#define USB_OTG_GINTSTS                  ((volatile unsigned  *)(USB_OTG_BASE + 0x014))
#define USB_OTG_GINTMSK                  ((volatile unsigned  *)(USB_OTG_BASE + 0x018))
#define USB_OTG_GRXSTSR                  ((volatile unsigned  *)(USB_OTG_BASE + 0x01C))
#define USB_OTG_GRXSTSP                  ((volatile unsigned  *)(USB_OTG_BASE + 0x020))
#define USB_OTG_GRXFSIZ                  ((volatile unsigned  *)(USB_OTG_BASE + 0x024))
#define USB_OTG_GNPTXFSIZ                ((volatile unsigned  *)(USB_OTG_BASE + 0x028))
#define USB_OTG_GNPTXSTS                 ((volatile unsigned  *)(USB_OTG_BASE + 0x02C))
#define USB_OTG_GI2CCTL                  ((volatile unsigned  *)(USB_OTG_BASE + 0x030))
#define USB_OTG_GPVNDCTL                 ((volatile unsigned  *)(USB_OTG_BASE + 0x034))
#define USB_OTG_GGPIO                    ((volatile unsigned  *)(USB_OTG_BASE + 0x038))
#define USB_OTG_GUID                     ((volatile unsigned  *)(USB_OTG_BASE + 0x03C))
#define USB_OTG_GSNPSID                  ((volatile unsigned  *)(USB_OTG_BASE + 0x040))
#define USB_OTG_GHWCFG1                  ((volatile unsigned  *)(USB_OTG_BASE + 0x044))
#define USB_OTG_GHWCFG2                  ((volatile unsigned  *)(USB_OTG_BASE + 0x048))
#define USB_OTG_GHWCFG3                  ((volatile unsigned  *)(USB_OTG_BASE + 0x04C))
#define USB_OTG_GHWCFG4                  ((volatile unsigned  *)(USB_OTG_BASE + 0x050))

#define USB_OTG_HPTXFSIZ             	 ((volatile unsigned  *)(USB_OTG_BASE + 0x100))
#define USB_OTG_DPTXFSIZ1                ((volatile unsigned  *)(USB_OTG_BASE + 0x104))
#define USB_OTG_DPTXFSIZ2                ((volatile unsigned  *)(USB_OTG_BASE + 0x108))
#define USB_OTG_DPTXFSIZ3                ((volatile unsigned  *)(USB_OTG_BASE + 0x10c))
#define USB_OTG_DPTXFSIZ4                ((volatile unsigned  *)(USB_OTG_BASE + 0x110))
#define USB_OTG_DPTXFSIZ5                ((volatile unsigned  *)(USB_OTG_BASE + 0x114))
#define USB_OTG_DPTXFSIZ6                ((volatile unsigned  *)(USB_OTG_BASE + 0x118))
#define USB_OTG_DPTXFSIZ7                ((volatile unsigned  *)(USB_OTG_BASE + 0x11c))
#define USB_OTG_DPTXFSIZ8                ((volatile unsigned  *)(USB_OTG_BASE + 0x120))
#define USB_OTG_DPTXFSIZ9                ((volatile unsigned  *)(USB_OTG_BASE + 0x124))
#define USB_OTG_DPTXFSIZ10               ((volatile unsigned  *)(USB_OTG_BASE + 0x128))
#define USB_OTG_DPTXFSIZ11               ((volatile unsigned  *)(USB_OTG_BASE + 0x12c))
#define USB_OTG_DPTXFSIZ12               ((volatile unsigned  *)(USB_OTG_BASE + 0x130))
#define USB_OTG_DPTXFSIZ13               ((volatile unsigned  *)(USB_OTG_BASE + 0x134))
#define USB_OTG_DPTXFSIZ14               ((volatile unsigned  *)(USB_OTG_BASE + 0x138))
#define USB_OTG_DPTXFSIZ15               ((volatile unsigned  *)(USB_OTG_BASE + 0x13c))
//HOST
#define USB_OTG_HCFG                     ((volatile unsigned  *)(USB_OTG_BASE + 0x400))
#define USB_OTG_HFIR                     ((volatile unsigned  *)(USB_OTG_BASE + 0x404))
#define USB_OTG_HFNUM                    ((volatile unsigned  *)(USB_OTG_BASE + 0x408))
#define USB_OTG_HPTXSTS                  ((volatile unsigned  *)(USB_OTG_BASE + 0x410))
#define USB_OTG_HAINT                    ((volatile unsigned  *)(USB_OTG_BASE + 0x414))
#define USB_OTG_HAINTMSK                 ((volatile unsigned  *)(USB_OTG_BASE + 0x418))
#define USB_OTG_HPRT0                    ((volatile unsigned  *)(USB_OTG_BASE + 0x440))
#define USB_OTG_HCCHAR0                  ((volatile unsigned  *)(USB_OTG_BASE + 0x500))
#define USB_OTG_HCSPLT0                  ((volatile unsigned  *)(USB_OTG_BASE + 0x504))
#define USB_OTG_HCINT0                   ((volatile unsigned  *)(USB_OTG_BASE + 0x508))
#define USB_OTG_HCINTMSK0                ((volatile unsigned  *)(USB_OTG_BASE + 0x50C))
#define USB_OTG_HCTSIZ0                  ((volatile unsigned  *)(USB_OTG_BASE + 0x510))
#define USB_OTG_HCDMA0                   ((volatile unsigned  *)(USB_OTG_BASE + 0x514))
#define USB_OTG_HCCHAR1                  ((volatile unsigned  *)(USB_OTG_BASE + 0x520))
#define USB_OTG_HCSPLT1                  ((volatile unsigned  *)(USB_OTG_BASE + 0x524))
#define USB_OTG_HCINT1                   ((volatile unsigned  *)(USB_OTG_BASE + 0x528))
#define USB_OTG_HCINTMSK1                ((volatile unsigned  *)(USB_OTG_BASE + 0x52C))
#define USB_OTG_HCTSIZ1                  ((volatile unsigned  *)(USB_OTG_BASE + 0x530))
#define USB_OTG_HCDMA1                   ((volatile unsigned  *)(USB_OTG_BASE + 0x534))
#define USB_OTG_HCCHAR2                  ((volatile unsigned  *)(USB_OTG_BASE + 0x540))
#define USB_OTG_HCSPLT2                  ((volatile unsigned  *)(USB_OTG_BASE + 0x544))
#define USB_OTG_HCINT2                   ((volatile unsigned  *)(USB_OTG_BASE + 0x548))
#define USB_OTG_HCINTMSK2                ((volatile unsigned  *)(USB_OTG_BASE + 0x54C))
#define USB_OTG_HCTSIZ2                  ((volatile unsigned  *)(USB_OTG_BASE + 0x550))
#define USB_OTG_HCDMA2                   ((volatile unsigned  *)(USB_OTG_BASE + 0x554))
#define USB_OTG_HCCHAR3                  ((volatile unsigned  *)(USB_OTG_BASE + 0x560))
#define USB_OTG_HCSPLT3                  ((volatile unsigned  *)(USB_OTG_BASE + 0x564))
#define USB_OTG_HCINT3                   ((volatile unsigned  *)(USB_OTG_BASE + 0x568))
#define USB_OTG_HCINTMSK3                ((volatile unsigned  *)(USB_OTG_BASE + 0x56C))
#define USB_OTG_HCTSIZ3                  ((volatile unsigned  *)(USB_OTG_BASE + 0x570))
#define USB_OTG_HCDMA3                   ((volatile unsigned  *)(USB_OTG_BASE + 0x574))
#define USB_OTG_HCCHAR4                  ((volatile unsigned  *)(USB_OTG_BASE + 0x580))
#define USB_OTG_HCSPLT4                  ((volatile unsigned  *)(USB_OTG_BASE + 0x584))
#define USB_OTG_HCINT4                   ((volatile unsigned  *)(USB_OTG_BASE + 0x588))
#define USB_OTG_HCINTMSK4                ((volatile unsigned  *)(USB_OTG_BASE + 0x58C))
#define USB_OTG_HCTSIZ4                  ((volatile unsigned  *)(USB_OTG_BASE + 0x590))
#define USB_OTG_HCDMA4                   ((volatile unsigned  *)(USB_OTG_BASE + 0x594))
#define USB_OTG_HCCHAR5                  ((volatile unsigned  *)(USB_OTG_BASE + 0x5A0))
#define USB_OTG_HCSPLT5                  ((volatile unsigned  *)(USB_OTG_BASE + 0x5A4))
#define USB_OTG_HCINT5                   ((volatile unsigned  *)(USB_OTG_BASE + 0x5A8))
#define USB_OTG_HCINTMSK5                ((volatile unsigned  *)(USB_OTG_BASE + 0x5AC))
#define USB_OTG_HCTSIZ5                  ((volatile unsigned  *)(USB_OTG_BASE + 0x5B0))
#define USB_OTG_HCDMA5                   ((volatile unsigned  *)(USB_OTG_BASE + 0x5B4))
#define USB_OTG_HCCHAR6                  ((volatile unsigned  *)(USB_OTG_BASE + 0x5C0))
#define USB_OTG_HCSPLT6                  ((volatile unsigned  *)(USB_OTG_BASE + 0x5C4))
#define USB_OTG_HCINT6                   ((volatile unsigned  *)(USB_OTG_BASE + 0x5C8))
#define USB_OTG_HCINTMSK6                ((volatile unsigned  *)(USB_OTG_BASE + 0x5CC))
#define USB_OTG_HCTSIZ6                  ((volatile unsigned  *)(USB_OTG_BASE + 0x5D0))
#define USB_OTG_HCDMA6                   ((volatile unsigned  *)(USB_OTG_BASE + 0x5D4))
#define USB_OTG_HCCHAR7                  ((volatile unsigned  *)(USB_OTG_BASE + 0x5E0))
#define USB_OTG_HCSPLT7                  ((volatile unsigned  *)(USB_OTG_BASE + 0x5E4))
#define USB_OTG_HCINT7                   ((volatile unsigned  *)(USB_OTG_BASE + 0x5E8))
#define USB_OTG_HCINTMSK7                ((volatile unsigned  *)(USB_OTG_BASE + 0x5EC))
#define USB_OTG_HCTSIZ7                  ((volatile unsigned  *)(USB_OTG_BASE + 0x5F0))
#define USB_OTG_HCDMA7                   ((volatile unsigned  *)(USB_OTG_BASE + 0x5F4))
#define USB_OTG_HCCHAR8                  ((volatile unsigned  *)(USB_OTG_BASE + 0x600))
#define USB_OTG_HCSPLT8                  ((volatile unsigned  *)(USB_OTG_BASE + 0x604))
#define USB_OTG_HCINT8                   ((volatile unsigned  *)(USB_OTG_BASE + 0x608))
#define USB_OTG_HCINTMSK8                ((volatile unsigned  *)(USB_OTG_BASE + 0x60C))
#define USB_OTG_HCTSIZ8                  ((volatile unsigned  *)(USB_OTG_BASE + 0x610))
#define USB_OTG_HCDMA8                   ((volatile unsigned  *)(USB_OTG_BASE + 0x614))
#define USB_OTG_HCCHAR9                  ((volatile unsigned  *)(USB_OTG_BASE + 0x620))
#define USB_OTG_HCSPLT9                  ((volatile unsigned  *)(USB_OTG_BASE + 0x624))
#define USB_OTG_HCINT9                   ((volatile unsigned  *)(USB_OTG_BASE + 0x628))
#define USB_OTG_HCINTMSK9                ((volatile unsigned  *)(USB_OTG_BASE + 0x62C))
#define USB_OTG_HCTSIZ9                  ((volatile unsigned  *)(USB_OTG_BASE + 0x630))
#define USB_OTG_HCDMA9                   ((volatile unsigned  *)(USB_OTG_BASE + 0x634))
#define USB_OTG_HCCHAR10                 ((volatile unsigned  *)(USB_OTG_BASE + 0x640))
#define USB_OTG_HCSPLT10                 ((volatile unsigned  *)(USB_OTG_BASE + 0x644))
#define USB_OTG_HCINT10                  ((volatile unsigned  *)(USB_OTG_BASE + 0x648))
#define USB_OTG_HCINTMSK10               ((volatile unsigned  *)(USB_OTG_BASE + 0x64C))
#define USB_OTG_HCTSIZ10                 ((volatile unsigned  *)(USB_OTG_BASE + 0x650))
#define USB_OTG_HCDMA10                  ((volatile unsigned  *)(USB_OTG_BASE + 0x654))
#define USB_OTG_HCCHAR11                 ((volatile unsigned  *)(USB_OTG_BASE + 0x660))
#define USB_OTG_HCSPLT11                 ((volatile unsigned  *)(USB_OTG_BASE + 0x664))
#define USB_OTG_HCINT11                  ((volatile unsigned  *)(USB_OTG_BASE + 0x668))
#define USB_OTG_HCINTMSK11               ((volatile unsigned  *)(USB_OTG_BASE + 0x66C))
#define USB_OTG_HCTSIZ11                 ((volatile unsigned  *)(USB_OTG_BASE + 0x670))
#define USB_OTG_HCDMA11                  ((volatile unsigned  *)(USB_OTG_BASE + 0x674))
#define USB_OTG_HCCHAR12                 ((volatile unsigned  *)(USB_OTG_BASE + 0x680))
#define USB_OTG_HCSPLT12                 ((volatile unsigned  *)(USB_OTG_BASE + 0x684))
#define USB_OTG_HCINT12                  ((volatile unsigned  *)(USB_OTG_BASE + 0x688))
#define USB_OTG_HCINTMSK12               ((volatile unsigned  *)(USB_OTG_BASE + 0x68C))
#define USB_OTG_HCTSIZ12                 ((volatile unsigned  *)(USB_OTG_BASE + 0x690))
#define USB_OTG_HCDMA12                  ((volatile unsigned  *)(USB_OTG_BASE + 0x694))
#define USB_OTG_HCCHAR13                 ((volatile unsigned  *)(USB_OTG_BASE + 0x6A0))
#define USB_OTG_HCSPLT13                 ((volatile unsigned  *)(USB_OTG_BASE + 0x6A4))
#define USB_OTG_HCINT13                  ((volatile unsigned  *)(USB_OTG_BASE + 0x6A8))
#define USB_OTG_HCINTMSK13               ((volatile unsigned  *)(USB_OTG_BASE + 0x6AC))
#define USB_OTG_HCTSIZ13                 ((volatile unsigned  *)(USB_OTG_BASE + 0x6B0))
#define USB_OTG_HCDMA13                  ((volatile unsigned  *)(USB_OTG_BASE + 0x6B4))
#define USB_OTG_HCCHAR14                 ((volatile unsigned  *)(USB_OTG_BASE + 0x6C0))
#define USB_OTG_HCSPLT14                 ((volatile unsigned  *)(USB_OTG_BASE + 0x6C4))
#define USB_OTG_HCINT14                  ((volatile unsigned  *)(USB_OTG_BASE + 0x6C8))
#define USB_OTG_HCINTMSK14               ((volatile unsigned  *)(USB_OTG_BASE + 0x6CC))
#define USB_OTG_HCTSIZ14                 ((volatile unsigned  *)(USB_OTG_BASE + 0x6D0))
#define USB_OTG_HCDMA14                  ((volatile unsigned  *)(USB_OTG_BASE + 0x6D4))
#define USB_OTG_HCCHAR15                 ((volatile unsigned  *)(USB_OTG_BASE + 0x6E0))
#define USB_OTG_HCSPLT15                 ((volatile unsigned  *)(USB_OTG_BASE + 0x6E4))
#define USB_OTG_HCINT15                  ((volatile unsigned  *)(USB_OTG_BASE + 0x6E8))
#define USB_OTG_HCINTMSK15               ((volatile unsigned  *)(USB_OTG_BASE + 0x6EC))
#define USB_OTG_HCTSIZ15                 ((volatile unsigned  *)(USB_OTG_BASE + 0x6F0))
#define USB_OTG_HCDMA15                  ((volatile unsigned  *)(USB_OTG_BASE + 0x6F4))

#define USB_OTG_DCFG                      ((volatile unsigned  *)(USB_OTG_BASE + 0x800))
#define USB_OTG_DCTL                      ((volatile unsigned  *)(USB_OTG_BASE + 0x804))
#define USB_OTG_DSTS                      ((volatile unsigned  *)(USB_OTG_BASE + 0x808))
#define USB_OTG_DIEPMSK                   ((volatile unsigned  *)(USB_OTG_BASE + 0x810))
#define USB_OTG_DOEPMSK                   ((volatile unsigned  *)(USB_OTG_BASE + 0x814))
#define USB_OTG_DAINT                     ((volatile unsigned  *)(USB_OTG_BASE + 0x818))
#define USB_OTG_DAINTMSK                  ((volatile unsigned  *)(USB_OTG_BASE + 0x81C))
#define USB_OTG_DBBUSDIS                  ((volatile unsigned  *)(USB_OTG_BASE + 0x828))
#define USB_OTG_DBBUSPULSE                ((volatile unsigned  *)(USB_OTG_BASE + 0x82C))
#define USB_OTG_DTHRCTL                   ((volatile unsigned  *)(USB_OTG_BASE + 0x830))
#define USB_OTG_DIEPEMPMSK                ((volatile unsigned  *)(USB_OTG_BASE + 0x834))
#define USB_OTG_DIEPCTL0                  ((volatile unsigned  *)(USB_OTG_BASE + 0x900  ))
#define USB_OTG_DIEPINT0                  ((volatile unsigned  *)(USB_OTG_BASE + 0x908  ))
#define USB_OTG_DIEPTSIZ0                 ((volatile unsigned  *)(USB_OTG_BASE + 0x910  ))
#define USB_OTG_DIEPDMA0                  ((volatile unsigned  *)(USB_OTG_BASE + 0x914  ))
#define USB_OTG_DTXFSTS0                  ((volatile unsigned  *)(USB_OTG_BASE + 0x918  ))                      
#define USB_OTG_DIEPDMAB0                 ((volatile unsigned  *)(USB_OTG_BASE + 0x91c  ))                      
#define USB_OTG_DIEPCTL1                  ((volatile unsigned  *)(USB_OTG_BASE + 0x920  ))
#define USB_OTG_DIEPINT1                  ((volatile unsigned  *)(USB_OTG_BASE + 0x928  ))
#define USB_OTG_DIEPTSIZ1                 ((volatile unsigned  *)(USB_OTG_BASE + 0x930  ))
#define USB_OTG_DIEPDMA1                  ((volatile unsigned  *)(USB_OTG_BASE + 0x934  ))
#define USB_OTG_DTXFSTS1                  ((volatile unsigned  *)(USB_OTG_BASE + 0x938  ))                      
#define USB_OTG_DIEPDMAB1                 ((volatile unsigned  *)(USB_OTG_BASE + 0x93c  )) 
#define USB_OTG_DIEPCTL2                  ((volatile unsigned  *)(USB_OTG_BASE + 0x940  ))
#define USB_OTG_DIEPINT2                  ((volatile unsigned  *)(USB_OTG_BASE + 0x948  ))
#define USB_OTG_DIEPTSIZ2                 ((volatile unsigned  *)(USB_OTG_BASE + 0x950  ))
#define USB_OTG_DIEPDMA2                  ((volatile unsigned  *)(USB_OTG_BASE + 0x954  ))
#define USB_OTG_DTXFSTS2                  ((volatile unsigned  *)(USB_OTG_BASE + 0x958  ))                      
#define USB_OTG_DIEPDMAB2                 ((volatile unsigned  *)(USB_OTG_BASE + 0x95c  )) 
#define USB_OTG_DIEPCTL3                  ((volatile unsigned  *)(USB_OTG_BASE + 0x960  ))
#define USB_OTG_DIEPINT3                  ((volatile unsigned  *)(USB_OTG_BASE + 0x968  ))
#define USB_OTG_DIEPTSIZ3                 ((volatile unsigned  *)(USB_OTG_BASE + 0x970  ))
#define USB_OTG_DIEPDMA3                  ((volatile unsigned  *)(USB_OTG_BASE + 0x974  ))
#define USB_OTG_DTXFSTS3                  ((volatile unsigned  *)(USB_OTG_BASE + 0x978  ))                      
#define USB_OTG_DIEPDMAB3                 ((volatile unsigned  *)(USB_OTG_BASE + 0x97C  )) 
#define USB_OTG_DIEPCTL4                  ((volatile unsigned  *)(USB_OTG_BASE + 0x980  ))
#define USB_OTG_DIEPINT4                  ((volatile unsigned  *)(USB_OTG_BASE + 0x988  ))
#define USB_OTG_DIEPTSIZ4                 ((volatile unsigned  *)(USB_OTG_BASE + 0x990  ))
#define USB_OTG_DIEPDMA4                  ((volatile unsigned  *)(USB_OTG_BASE + 0x994  ))
#define USB_OTG_DTXFSTS4                  ((volatile unsigned  *)(USB_OTG_BASE + 0x998  ))                      
#define USB_OTG_DIEPDMAB4                 ((volatile unsigned  *)(USB_OTG_BASE + 0x99C  )) 
#define USB_OTG_DIEPCTL5                  ((volatile unsigned  *)(USB_OTG_BASE + 0x9A0  ))
#define USB_OTG_DIEPINT5                  ((volatile unsigned  *)(USB_OTG_BASE + 0x9A8  ))
#define USB_OTG_DIEPTSIZ5                 ((volatile unsigned  *)(USB_OTG_BASE + 0x9B0  ))
#define USB_OTG_DIEPDMA5                  ((volatile unsigned  *)(USB_OTG_BASE + 0x9B4  ))
#define USB_OTG_DTXFSTS5                  ((volatile unsigned  *)(USB_OTG_BASE + 0x9B8  ))                      
#define USB_OTG_DIEPDMAB5                 ((volatile unsigned  *)(USB_OTG_BASE + 0x9BC  )) 
#define USB_OTG_DIEPCTL6                  ((volatile unsigned  *)(USB_OTG_BASE + 0x9C0  ))
#define USB_OTG_DIEPINT6                  ((volatile unsigned  *)(USB_OTG_BASE + 0x9C8  ))
#define USB_OTG_DIEPTSIZ6                 ((volatile unsigned  *)(USB_OTG_BASE + 0x9D0  ))
#define USB_OTG_DIEPDMA6                  ((volatile unsigned  *)(USB_OTG_BASE + 0x9D4  ))
#define USB_OTG_DTXFSTS6                  ((volatile unsigned  *)(USB_OTG_BASE + 0x9D8  ))                      
#define USB_OTG_DIEPDMAB6                 ((volatile unsigned  *)(USB_OTG_BASE + 0x9DC  )) 
#define USB_OTG_DIEPCTL7                  ((volatile unsigned  *)(USB_OTG_BASE + 0x9E0  ))
#define USB_OTG_DIEPINT7                  ((volatile unsigned  *)(USB_OTG_BASE + 0x9E8  ))
#define USB_OTG_DIEPTSIZ7                 ((volatile unsigned  *)(USB_OTG_BASE + 0x9F0  ))
#define USB_OTG_DIEPDMA7                  ((volatile unsigned  *)(USB_OTG_BASE + 0x9F4  ))
#define USB_OTG_DTXFSTS7                  ((volatile unsigned  *)(USB_OTG_BASE + 0x9F8  ))                      
#define USB_OTG_DIEPDMAB7                 ((volatile unsigned  *)(USB_OTG_BASE + 0x9Fc  )) 
#define USB_OTG_DOEPCTL0                  ((volatile unsigned  *)(USB_OTG_BASE + 0xB00 ))
#define USB_OTG_DOEPFN0                   ((volatile unsigned  *)(USB_OTG_BASE + 0xB04 ))
#define USB_OTG_DOEPINT0                  ((volatile unsigned  *)(USB_OTG_BASE + 0xB08 ))
#define USB_OTG_DOEPTSIZ0                 ((volatile unsigned  *)(USB_OTG_BASE + 0xB10 ))
#define USB_OTG_DOEPDMA0                  ((volatile unsigned  *)(USB_OTG_BASE + 0xB14 ))
#define USB_OTG_DOEPDMAB0                 ((volatile unsigned  *)(USB_OTG_BASE + 0xB1C ))
#define USB_OTG_DOEPCTL8                  ((volatile unsigned  *)(USB_OTG_BASE + 0xC00 ))
#define USB_OTG_DOEPFN8                   ((volatile unsigned  *)(USB_OTG_BASE + 0xC04 ))
#define USB_OTG_DOEPINT8                  ((volatile unsigned  *)(USB_OTG_BASE + 0xC08 ))
#define USB_OTG_DOEPTSIZ8                 ((volatile unsigned  *)(USB_OTG_BASE + 0xC10 ))
#define USB_OTG_DOEPDMA8                  ((volatile unsigned  *)(USB_OTG_BASE + 0xC14 ))
#define USB_OTG_DOEPDMAB8                 ((volatile unsigned  *)(USB_OTG_BASE + 0xC1C ))
#define USB_OTG_DOEPCTL9                  ((volatile unsigned  *)(USB_OTG_BASE + 0xC20 ))
#define USB_OTG_DOEPFN9                   ((volatile unsigned  *)(USB_OTG_BASE + 0xC24 ))
#define USB_OTG_DOEPINT9                  ((volatile unsigned  *)(USB_OTG_BASE + 0xC28 ))
#define USB_OTG_DOEPTSIZ9                 ((volatile unsigned  *)(USB_OTG_BASE + 0xC30 ))
#define USB_OTG_DOEPDMA9                  ((volatile unsigned  *)(USB_OTG_BASE + 0xC34 ))
#define USB_OTG_DOEPDMAB9                 ((volatile unsigned  *)(USB_OTG_BASE + 0xC3C ))
#define USB_OTG_DOEPCTL10                 ((volatile unsigned  *)(USB_OTG_BASE + 0xC40 ))
#define USB_OTG_DOEPFN10                  ((volatile unsigned  *)(USB_OTG_BASE + 0xC44 ))
#define USB_OTG_DOEPINT10                 ((volatile unsigned  *)(USB_OTG_BASE + 0xC48 ))
#define USB_OTG_DOEPTSIZ10                ((volatile unsigned  *)(USB_OTG_BASE + 0xC50 ))
#define USB_OTG_DOEPDMA10                 ((volatile unsigned  *)(USB_OTG_BASE + 0xC54 ))
#define USB_OTG_DOEPDMAB10                ((volatile unsigned  *)(USB_OTG_BASE + 0xC5C ))
#define USB_OTG_DOEPCTL11                 ((volatile unsigned  *)(USB_OTG_BASE + 0xC60 ))
#define USB_OTG_DOEPFN11                  ((volatile unsigned  *)(USB_OTG_BASE + 0xC64 ))
#define USB_OTG_DOEPINT11                 ((volatile unsigned  *)(USB_OTG_BASE + 0xC68 ))
#define USB_OTG_DOEPTSIZ11                ((volatile unsigned  *)(USB_OTG_BASE + 0xC70 ))
#define USB_OTG_DOEPDMA11                 ((volatile unsigned  *)(USB_OTG_BASE + 0xC74 ))
#define USB_OTG_DOEPDMAB11                ((volatile unsigned  *)(USB_OTG_BASE + 0xC7C ))
#define USB_OTG_DOEPCTL12                 ((volatile unsigned  *)(USB_OTG_BASE + 0xC80 ))
#define USB_OTG_DOEPFN12                  ((volatile unsigned  *)(USB_OTG_BASE + 0xC84 ))
#define USB_OTG_DOEPINT12                 ((volatile unsigned  *)(USB_OTG_BASE + 0xC88 ))
#define USB_OTG_DOEPTSIZ12                ((volatile unsigned  *)(USB_OTG_BASE + 0xC90 ))
#define USB_OTG_DOEPDMA12                 ((volatile unsigned  *)(USB_OTG_BASE + 0xC94 ))
#define USB_OTG_DOEPDMAB12                ((volatile unsigned  *)(USB_OTG_BASE + 0xC9C ))
#define USB_OTG_DOEPCTL13                 ((volatile unsigned  *)(USB_OTG_BASE + 0xCA0 ))
#define USB_OTG_DOEPFN13                  ((volatile unsigned  *)(USB_OTG_BASE + 0xCA4 ))
#define USB_OTG_DOEPINT13                 ((volatile unsigned  *)(USB_OTG_BASE + 0xCA8 ))
#define USB_OTG_DOEPTSIZ13                ((volatile unsigned  *)(USB_OTG_BASE + 0xCB0 ))
#define USB_OTG_DOEPDMA13                 ((volatile unsigned  *)(USB_OTG_BASE + 0xCB4 ))
#define USB_OTG_DOEPDMAB13                ((volatile unsigned  *)(USB_OTG_BASE + 0xCBC ))
#define USB_OTG_DOEPCTL14                 ((volatile unsigned  *)(USB_OTG_BASE + 0xCC0 ))
#define USB_OTG_DOEPFN14                  ((volatile unsigned  *)(USB_OTG_BASE + 0xCC4 ))
#define USB_OTG_DOEPINT14                 ((volatile unsigned  *)(USB_OTG_BASE + 0xCC8 ))
#define USB_OTG_DOEPTSIZ14                ((volatile unsigned  *)(USB_OTG_BASE + 0xCD0 ))
#define USB_OTG_DOEPDMA14                 ((volatile unsigned  *)(USB_OTG_BASE + 0xCD4 ))
#define USB_OTG_DOEPDMAB14                ((volatile unsigned  *)(USB_OTG_BASE + 0xCDC ))

//--------------------------------------
//   USB_HOST register map
//--------------------------------------
#define USB_HOST_GOTGCTL                      ( (volatile unsigned *)( USB_HOST_BASE + 0x000 ))
#define USB_HOST_GOTGINT                      ( (volatile unsigned *)( USB_HOST_BASE + 0x004 ))
#define USB_HOST_GAHBCFG                      ( (volatile unsigned *)( USB_HOST_BASE + 0x008 ))
#define USB_HOST_GUSBCFG                      ( (volatile unsigned *)( USB_HOST_BASE + 0x00C ))
#define USB_HOST_GRSTCTL                      ( (volatile unsigned *)( USB_HOST_BASE + 0x010 ))
#define USB_HOST_GINTSTS                      ( (volatile unsigned *)( USB_HOST_BASE + 0x014 ))
#define USB_HOST_GINTMSK                      ( (volatile unsigned *)( USB_HOST_BASE + 0x018 ))
#define USB_HOST_GRXSTSR                      ( (volatile unsigned *)( USB_HOST_BASE + 0x01C ))
#define USB_HOST_GRXSTSP                      ( (volatile unsigned *)( USB_HOST_BASE + 0x020 ))
#define USB_HOST_GRXFSIZ                      ( (volatile unsigned *)( USB_HOST_BASE + 0x024 ))
#define USB_HOST_GNPTXFSIZ                    ( (volatile unsigned *)( USB_HOST_BASE + 0x028 ))
#define USB_HOST_GNPTXSTS                     ( (volatile unsigned *)( USB_HOST_BASE + 0x02C ))
#define USB_HOST_GI2CCTL                      ( (volatile unsigned *)( USB_HOST_BASE + 0x030 ))
#define USB_HOST_GPVNDCTL                     ( (volatile unsigned *)( USB_HOST_BASE + 0x034 ))
#define USB_HOST_GGPIO                        ( (volatile unsigned *)( USB_HOST_BASE + 0x038 ))
#define USB_HOST_GUID                         ( (volatile unsigned *)( USB_HOST_BASE + 0x03C ))
#define USB_HOST_GSNPSID                      ( (volatile unsigned *)( USB_HOST_BASE + 0x040 ))
#define USB_HOST_GHWCFG1                      ( (volatile unsigned *)( USB_HOST_BASE + 0x044 ))
#define USB_HOST_GHWCFG2                      ( (volatile unsigned *)( USB_HOST_BASE + 0x048 ))
#define USB_HOST_GHWCFG3                      ( (volatile unsigned *)( USB_HOST_BASE + 0x04C ))
#define USB_HOST_GHWCFG4                      ( (volatile unsigned *)( USB_HOST_BASE + 0x050 ))
//usb_host host part registers                                                     
#define USB_HOST_HPTXFSIZ             	 	 ( (volatile unsigned *)( USB_HOST_BASE + 0x100 ))
#define USB_HOST_HCFG            			 ( (volatile unsigned *)( USB_HOST_BASE + 0x400  ))
#define USB_HOST_HFIR             			 ( (volatile unsigned *)( USB_HOST_BASE + 0x404  ))
#define USB_HOST_HFNUM                 		 ( (volatile unsigned *)( USB_HOST_BASE + 0x408  ))
#define USB_HOST_HPTXSTS              		 ( (volatile unsigned *)( USB_HOST_BASE + 0x410  ))
#define USB_HOST_HAINT           			 ( (volatile unsigned *)( USB_HOST_BASE + 0x414  ))
#define USB_HOST_HAINTMSK            		 ( (volatile unsigned *)( USB_HOST_BASE + 0x418  ))
#define USB_HOST_HPRT0          	  		 ( (volatile unsigned *)( USB_HOST_BASE + 0x440  ))
#define USB_HOST_HCCHAR0            		 ( (volatile unsigned *)( USB_HOST_BASE + 0x500 ))
#define USB_HOST_HCSPLT0              		 ( (volatile unsigned *)( USB_HOST_BASE + 0x504 ))
#define USB_HOST_HCINT0                 	 ( (volatile unsigned *)( USB_HOST_BASE + 0x508 ))
#define USB_HOST_HCINTMSK0                 	 ( (volatile unsigned *)( USB_HOST_BASE + 0x50C ))
#define USB_HOST_HCTSIZ0               	 	 ( (volatile unsigned *)( USB_HOST_BASE + 0x510 ))
#define USB_HOST_HCDMA0               		 ( (volatile unsigned *)( USB_HOST_BASE + 0x514 ))
#define USB_HOST_HCCHAR1            		 ( (volatile unsigned *)( USB_HOST_BASE + 0x520 ))
#define USB_HOST_HCSPLT1              		 ( (volatile unsigned *)( USB_HOST_BASE + 0x524 ))
#define USB_HOST_HCINT1                 	 ( (volatile unsigned *)( USB_HOST_BASE + 0x528 ))
#define USB_HOST_HCINTMSK1                 	 ( (volatile unsigned *)( USB_HOST_BASE + 0x52C ))
#define USB_HOST_HCTSIZ1               		 ( (volatile unsigned *)( USB_HOST_BASE + 0x530 ))
#define USB_HOST_HCDMA1               		 ( (volatile unsigned *)( USB_HOST_BASE + 0x534 ))
#define USB_HOST_HCCHAR2            		 ( (volatile unsigned *)( USB_HOST_BASE + 0x540 ))
#define USB_HOST_HCSPLT2            	  	 ( (volatile unsigned *)( USB_HOST_BASE + 0x544 ))
#define USB_HOST_HCINT2                 	 ( (volatile unsigned *)( USB_HOST_BASE + 0x548 ))
#define USB_HOST_HCINTMSK2                   ( (volatile unsigned *)( USB_HOST_BASE + 0x54C ))
#define USB_HOST_HCTSIZ2               		 ( (volatile unsigned *)( USB_HOST_BASE + 0x550 ))
#define USB_HOST_HCDMA2               		 ( (volatile unsigned *)( USB_HOST_BASE + 0x554 ))
#define USB_HOST_HCCHAR3            		 ( (volatile unsigned *)( USB_HOST_BASE + 0x560 ))
#define USB_HOST_HCSPLT3              		 ( (volatile unsigned *)( USB_HOST_BASE + 0x564 ))
#define USB_HOST_HCINT3                 	 ( (volatile unsigned *)( USB_HOST_BASE + 0x568 ))
#define USB_HOST_HCINTMSK3                   ( (volatile unsigned *)( USB_HOST_BASE + 0x56C ))
#define USB_HOST_HCTSIZ3               		 ( (volatile unsigned *)( USB_HOST_BASE + 0x570 ))
#define USB_HOST_HCDMA3               		 ( (volatile unsigned *)( USB_HOST_BASE + 0x574 ))
#define USB_HOST_HCCHAR4            		 ( (volatile unsigned *)( USB_HOST_BASE + 0x580 ))
#define USB_HOST_HCSPLT4              		 ( (volatile unsigned *)( USB_HOST_BASE + 0x584 ))
#define USB_HOST_HCINT4                 	 ( (volatile unsigned *)( USB_HOST_BASE + 0x588 ))
#define USB_HOST_HCINTMSK4                   ( (volatile unsigned *)( USB_HOST_BASE + 0x58C ))
#define USB_HOST_HCTSIZ4               		 ( (volatile unsigned *)( USB_HOST_BASE + 0x590 ))
#define USB_HOST_HCDMA4               		 ( (volatile unsigned *)( USB_HOST_BASE + 0x594 ))
#define USB_HOST_HCCHAR5            		 ( (volatile unsigned *)( USB_HOST_BASE + 0x5A0 ))
#define USB_HOST_HCSPLT5              		 ( (volatile unsigned *)( USB_HOST_BASE + 0x5A4 ))
#define USB_HOST_HCINT5                 	 ( (volatile unsigned *)( USB_HOST_BASE + 0x5A8 ))
#define USB_HOST_HCINTMSK5                   ( (volatile unsigned *)( USB_HOST_BASE + 0x5AC ))
#define USB_HOST_HCTSIZ5               		 ( (volatile unsigned *)( USB_HOST_BASE + 0x5B0 ))
#define USB_HOST_HCDMA5               		 ( (volatile unsigned *)( USB_HOST_BASE + 0x5B4 ))
#define USB_HOST_HCCHAR6            		 ( (volatile unsigned *)( USB_HOST_BASE + 0x5C0 ))
#define USB_HOST_HCSPLT6              		 ( (volatile unsigned *)( USB_HOST_BASE + 0x5C4 ))
#define USB_HOST_HCINT6                 	 ( (volatile unsigned *)( USB_HOST_BASE + 0x5C8 ))
#define USB_HOST_HCINTMSK6                   ( (volatile unsigned *)( USB_HOST_BASE + 0x5CC ))
#define USB_HOST_HCTSIZ6               		 ( (volatile unsigned *)( USB_HOST_BASE + 0x5D0 ))
#define USB_HOST_HCDMA6               		 ( (volatile unsigned *)( USB_HOST_BASE + 0x5D4 ))
#define USB_HOST_HCCHAR7            		 ( (volatile unsigned *)( USB_HOST_BASE + 0x5E0 ))
#define USB_HOST_HCSPLT7              		 ( (volatile unsigned *)( USB_HOST_BASE + 0x5E4 ))
#define USB_HOST_HCINT7                 	 ( (volatile unsigned *)( USB_HOST_BASE + 0x5E8 ))
#define USB_HOST_HCINTMSK7                   ( (volatile unsigned *)( USB_HOST_BASE + 0x5EC ))
#define USB_HOST_HCTSIZ7               		 ( (volatile unsigned *)( USB_HOST_BASE + 0x5F0 ))
#define USB_HOST_HCDMA7               		 ( (volatile unsigned *)( USB_HOST_BASE + 0x5F4 ))
#define USB_HOST_HCCHAR8            		 ( (volatile unsigned *)( USB_HOST_BASE + 0x600 ))
#define USB_HOST_HCSPLT8              		 ( (volatile unsigned *)( USB_HOST_BASE + 0x604 ))
#define USB_HOST_HCINT8                 	 ( (volatile unsigned *)( USB_HOST_BASE + 0x608 ))
#define USB_HOST_HCINTMSK8                   ( (volatile unsigned *)( USB_HOST_BASE + 0x60C ))
#define USB_HOST_HCTSIZ8               		 ( (volatile unsigned *)( USB_HOST_BASE + 0x610 ))
#define USB_HOST_HCDMA8                		 ( (volatile unsigned *)( USB_HOST_BASE + 0x614 ))
#define USB_HOST_HCCHAR9            		 ( (volatile unsigned *)( USB_HOST_BASE + 0x620 ))
#define USB_HOST_HCSPLT9              		 ( (volatile unsigned *)( USB_HOST_BASE + 0x624 ))
#define USB_HOST_HCINT9                 	 ( (volatile unsigned *)( USB_HOST_BASE + 0x628 ))
#define USB_HOST_HCINTMSK9                   ( (volatile unsigned *)( USB_HOST_BASE + 0x62C ))
#define USB_HOST_HCTSIZ9               		 ( (volatile unsigned *)( USB_HOST_BASE + 0x630 ))
#define USB_HOST_HCDMA9               		 ( (volatile unsigned *)( USB_HOST_BASE + 0x634 ))
#define USB_HOST_HCCHAR10          			 ( (volatile unsigned *)( USB_HOST_BASE + 0x640 ))
#define USB_HOST_HCSPLT10           		 ( (volatile unsigned *)( USB_HOST_BASE + 0x644 ))
#define USB_HOST_HCINT10               		 ( (volatile unsigned *)( USB_HOST_BASE + 0x648 ))
#define USB_HOST_HCINTMSK10                  ( (volatile unsigned *)( USB_HOST_BASE + 0x64C ))
#define USB_HOST_HCTSIZ10             		 ( (volatile unsigned *)( USB_HOST_BASE + 0x650 ))
#define USB_HOST_HCDMA10             		 ( (volatile unsigned *)( USB_HOST_BASE + 0x654 ))
#define USB_HOST_HCCHAR11          			 ( (volatile unsigned *)( USB_HOST_BASE + 0x660 ))
#define USB_HOST_HCSPLT11            		 ( (volatile unsigned *)( USB_HOST_BASE + 0x664 ))
#define USB_HOST_HCINT11               		 ( (volatile unsigned *)( USB_HOST_BASE + 0x668 ))
#define USB_HOST_HCINTMSK11                  ( (volatile unsigned *)( USB_HOST_BASE + 0x66C ))
#define USB_HOST_HCTSIZ11             		 ( (volatile unsigned *)( USB_HOST_BASE + 0x670 ))
#define USB_HOST_HCDMA11             		 ( (volatile unsigned *)( USB_HOST_BASE + 0x674 ))
#define USB_HOST_HCCHAR12          			 ( (volatile unsigned *)( USB_HOST_BASE + 0x680 ))
#define USB_HOST_HCSPLT12           		 ( (volatile unsigned *)( USB_HOST_BASE + 0x684 ))
#define USB_HOST_HCINT12               		 ( (volatile unsigned *)( USB_HOST_BASE + 0x688 ))
#define USB_HOST_HCINTMSK12                  ( (volatile unsigned *)( USB_HOST_BASE + 0x68C ))
#define USB_HOST_HCTSIZ12             		 ( (volatile unsigned *)( USB_HOST_BASE + 0x690 ))
#define USB_HOST_HCDMA12             		 ( (volatile unsigned *)( USB_HOST_BASE + 0x694 ))
#define USB_HOST_HCCHAR13          			 ( (volatile unsigned *)( USB_HOST_BASE + 0x6A0 ))
#define USB_HOST_HCSPLT13           		 ( (volatile unsigned *)( USB_HOST_BASE + 0x6A4 ))
#define USB_HOST_HCINT13                	 ( (volatile unsigned *)( USB_HOST_BASE + 0x6A8 ))
#define USB_HOST_HCINTMSK13                  ( (volatile unsigned *)( USB_HOST_BASE + 0x6AC ))
#define USB_HOST_HCTSIZ13             		 ( (volatile unsigned *)( USB_HOST_BASE + 0x6B0 ))
#define USB_HOST_HCDMA13             		 ( (volatile unsigned *)( USB_HOST_BASE + 0x6B4 ))
#define USB_HOST_HCSPLT14           		 ( (volatile unsigned *)( USB_HOST_BASE + 0x6C4 ))
#define USB_HOST_HCINT14               		 ( (volatile unsigned *)( USB_HOST_BASE + 0x6C8 ))
#define USB_HOST_HCINTMSK14                  ( (volatile unsigned *)( USB_HOST_BASE + 0x6CC ))
#define USB_HOST_HCTSIZ14             		 ( (volatile unsigned *)( USB_HOST_BASE + 0x6D0 ))
#define USB_HOST_HCDMA14             		 ( (volatile unsigned *)( USB_HOST_BASE + 0x6D4 ))
#define USB_HOST_HCCHAR15          			 ( (volatile unsigned *)( USB_HOST_BASE + 0x6E0 ))
#define USB_HOST_HCSPLT15           		 ( (volatile unsigned *)( USB_HOST_BASE + 0x6E4 ))
#define USB_HOST_HCINT15               		 ( (volatile unsigned *)( USB_HOST_BASE + 0x6E8 ))
#define USB_HOST_HCINTMSK15                  ( (volatile unsigned *)( USB_HOST_BASE + 0x6EC ))
#define USB_HOST_HCTSIZ15             		 ( (volatile unsigned *)( USB_HOST_BASE + 0x6F0 ))
#define USB_HOST_HCDMA15             		 ( (volatile unsigned *)( USB_HOST_BASE + 0x6F4 ))

//--------------------------------------
//   USB_HSIC register map
//--------------------------------------
#define USB_HSIC_GOTGCTL		( (volatile unsigned *)	( USB_HSIC_BASE + 0x0000 ))
#define USB_HSIC_GOTGINT		( (volatile unsigned *)	( USB_HSIC_BASE + 0x0004 ))
#define USB_HSIC_GAHBCFG		( (volatile unsigned *)	( USB_HSIC_BASE + 0x0008 ))
#define USB_HSIC_GUSBCFG		( (volatile unsigned *)	( USB_HSIC_BASE + 0x000C ))
#define USB_HSIC_GRSTCTL		( (volatile unsigned *)	( USB_HSIC_BASE + 0x0010 ))
#define USB_HSIC_GINTSTS		( (volatile unsigned *)	( USB_HSIC_BASE + 0x0014 ))
#define USB_HSIC_GINTMSK		( (volatile unsigned *)	( USB_HSIC_BASE + 0x0018 ))
#define USB_HSIC_GRXSTSR		( (volatile unsigned *)	( USB_HSIC_BASE + 0x001C ))
#define USB_HSIC_GRXSTSP		( (volatile unsigned *)	( USB_HSIC_BASE + 0x0020 ))
#define USB_HSIC_GRXFSIZ		( (volatile unsigned *)	( USB_HSIC_BASE + 0x0024 ))
#define USB_HSIC_GNPTXFSIZ		( (volatile unsigned *) ( USB_HSIC_BASE + 0x0028 ))
#define USB_HSIC_GNPTXSTS		( (volatile unsigned *)	( USB_HSIC_BASE + 0x002C ))
#define USB_HSIC_GI2CCTL		( (volatile unsigned *)	( USB_HSIC_BASE + 0x0030 ))
#define USB_HSIC_GPVNDCTL		( (volatile unsigned *)	( USB_HSIC_BASE + 0x0034 ))
#define USB_HSIC_GGPIO			( (volatile unsigned *)	( USB_HSIC_BASE + 0x0038 ))
#define USB_HSIC_GUID			( (volatile unsigned *)	( USB_HSIC_BASE + 0x003C ))
#define USB_HSIC_GSNPSID		( (volatile unsigned *)	( USB_HSIC_BASE + 0x0040 ))
#define USB_HSIC_GHWCFG1		( (volatile unsigned *)	( USB_HSIC_BASE + 0x0044 ))
#define USB_HSIC_GHWCFG2		( (volatile unsigned *)	( USB_HSIC_BASE + 0x0048 ))
#define USB_HSIC_GHWCFG3		( (volatile unsigned *)	( USB_HSIC_BASE + 0x004C ))
#define USB_HSIC_GHWCFG4		( (volatile unsigned *)	( USB_HSIC_BASE + 0x0050 ))
#define USB_HSIC_GLPMCFG		( (volatile unsigned *)	( USB_HSIC_BASE + 0x0054 ))
#define USB_HSIC_HPTXFSIZ		( (volatile unsigned *)	( USB_HSIC_BASE + 0x0100 ))
#define USB_HSIC_HCFG		    ( (volatile unsigned *)	( USB_HSIC_BASE + 0x0400 ))
#define USB_HSIC_HFIR		    ( (volatile unsigned *)	( USB_HSIC_BASE + 0x0404 ))
#define USB_HSIC_HFNUM		    ( (volatile unsigned *)	( USB_HSIC_BASE + 0x0408 ))
#define USB_HSIC_HPTXSTS		( (volatile unsigned *)	( USB_HSIC_BASE + 0x0410 ))
#define USB_HSIC_HAINT		    ( (volatile unsigned *)	( USB_HSIC_BASE + 0x0414 ))
#define USB_HSIC_HAINTMSK		( (volatile unsigned *) ( USB_HSIC_BASE + 0x0418 ))
#define USB_HSIC_HPRT0		    ( (volatile unsigned *)	( USB_HSIC_BASE + 0x0440 ))
#define USB_HSIC_HCCHAR0		( (volatile unsigned *)	( USB_HSIC_BASE + 0x0500 ))
#define USB_HSIC_HCSPLT0		( (volatile unsigned *)	( USB_HSIC_BASE + 0x0504 ))
#define USB_HSIC_HCINT0		    ( (volatile unsigned *)	( USB_HSIC_BASE + 0x0508 ))
#define USB_HSIC_HCINTMSK0 		( (volatile unsigned *)	( USB_HSIC_BASE + 0x050C ))
#define USB_HSIC_HCTSIZ0		( (volatile unsigned *)	( USB_HSIC_BASE + 0x0510 ))
#define USB_HSIC_HCDMA0		    ( (volatile unsigned *)	( USB_HSIC_BASE + 0x0514 ))
#define USB_HSIC_HCDMAB0	    ( (volatile unsigned *)	( USB_HSIC_BASE + 0x051C ))
#define USB_HSIC_HCCHAR1		( (volatile unsigned *)	( USB_HSIC_BASE + 0x0520 ))
#define USB_HSIC_HCSPLT1		( (volatile unsigned *)	( USB_HSIC_BASE + 0x0524 ))
#define USB_HSIC_HCINT1		    ( (volatile unsigned *)	( USB_HSIC_BASE + 0x0528 ))
#define USB_HSIC_HCINTMSK1		( (volatile unsigned *) ( USB_HSIC_BASE + 0x052C ))
#define USB_HSIC_HCTSIZ1		( (volatile unsigned *)	( USB_HSIC_BASE + 0x0530 ))
#define USB_HSIC_HCDMA1		    ( (volatile unsigned *)	( USB_HSIC_BASE + 0x0534 ))
#define USB_HSIC_HCDMAB1	    ( (volatile unsigned *)	( USB_HSIC_BASE + 0x053C ))
#define USB_HSIC_HCCHAR2		( (volatile unsigned *)	( USB_HSIC_BASE + 0x0540 ))
#define USB_HSIC_HCSPLT2		( (volatile unsigned *)	( USB_HSIC_BASE + 0x0544 ))
#define USB_HSIC_HCINT2		    ( (volatile unsigned *)	( USB_HSIC_BASE + 0x0548 ))
#define USB_HSIC_HCINTMSK2		( (volatile unsigned *)	( USB_HSIC_BASE + 0x054C ))
#define USB_HSIC_HCTSIZ2		( (volatile unsigned *)	( USB_HSIC_BASE + 0x0550 ))
#define USB_HSIC_HCDMA2		    ( (volatile unsigned *)	( USB_HSIC_BASE + 0x0554 ))
#define USB_HSIC_HCDMAB2	    ( (volatile unsigned *)	( USB_HSIC_BASE + 0x055C ))
#define USB_HSIC_HCCHAR3		( (volatile unsigned *)	( USB_HSIC_BASE + 0x0560 ))
#define USB_HSIC_HCSPLT3		( (volatile unsigned *)	( USB_HSIC_BASE + 0x0564 ))
#define USB_HSIC_HCINT3			( (volatile unsigned *)	( USB_HSIC_BASE + 0x0568 ))
#define USB_HSIC_HCINTMSK3		( (volatile unsigned *) ( USB_HSIC_BASE + 0x056C ))
#define USB_HSIC_HCTSIZ3		( (volatile unsigned *)	( USB_HSIC_BASE + 0x0570 ))
#define USB_HSIC_HCDMA3			( (volatile unsigned *)	( USB_HSIC_BASE + 0x0574 ))
#define USB_HSIC_HCDMAB3	    ( (volatile unsigned *)	( USB_HSIC_BASE + 0x057C ))
#define USB_HSIC_HCCHAR4		( (volatile unsigned *)	( USB_HSIC_BASE + 0x0580 ))
#define USB_HSIC_HCSPLT4		( (volatile unsigned *)	( USB_HSIC_BASE + 0x0584 ))
#define USB_HSIC_HCINT4			( (volatile unsigned *)	( USB_HSIC_BASE + 0x0588 ))
#define USB_HSIC_HCINTMSK4		( (volatile unsigned *)	( USB_HSIC_BASE + 0x058C ))
#define USB_HSIC_HCTSIZ4	    ( (volatile unsigned *)	( USB_HSIC_BASE + 0x0590 ))
#define USB_HSIC_HCDMA4			( (volatile unsigned *)	( USB_HSIC_BASE + 0x0594 ))
#define USB_HSIC_HCDMAB4	    ( (volatile unsigned *)	( USB_HSIC_BASE + 0x059C ))
#define USB_HSIC_HCCHAR5		( (volatile unsigned *)	( USB_HSIC_BASE + 0x05A0 ))
#define USB_HSIC_HCSPLT5		( (volatile unsigned *)	( USB_HSIC_BASE + 0x05A4 ))
#define USB_HSIC_HCINT5			( (volatile unsigned *)	( USB_HSIC_BASE + 0x05A8 ))
#define USB_HSIC_HCINTMSK5		( (volatile unsigned *)	( USB_HSIC_BASE + 0x05AC ))
#define USB_HSIC_HCTSIZ5		( (volatile unsigned *)	( USB_HSIC_BASE + 0x05B0 ))
#define USB_HSIC_HCDMA5		    ( (volatile unsigned *)	( USB_HSIC_BASE + 0x05B4 ))
#define USB_HSIC_HCDMAB5	    ( (volatile unsigned *)	( USB_HSIC_BASE + 0x05BC ))
#define USB_HSIC_HCCHAR6		( (volatile unsigned *)	( USB_HSIC_BASE + 0x05C0 ))
#define USB_HSIC_HCSPLT6		( (volatile unsigned *)	( USB_HSIC_BASE + 0x05C4 ))
#define USB_HSIC_HCINT6		    ( (volatile unsigned *)	( USB_HSIC_BASE + 0x05C8 ))
#define USB_HSIC_HCINTMSK6 		( (volatile unsigned *)	( USB_HSIC_BASE + 0x05CC ))
#define USB_HSIC_HCTSIZ6		( (volatile unsigned *)	( USB_HSIC_BASE + 0x05D0 ))
#define USB_HSIC_HCDMA6		    ( (volatile unsigned *)	( USB_HSIC_BASE + 0x05D4 ))
#define USB_HSIC_HCDMAB6	    ( (volatile unsigned *)	( USB_HSIC_BASE + 0x05DC ))
#define USB_HSIC_HCCHAR7		( (volatile unsigned *)	( USB_HSIC_BASE + 0x05E0 ))
#define USB_HSIC_HCSPLT7		( (volatile unsigned *)	( USB_HSIC_BASE + 0x05E4 ))
#define USB_HSIC_HCINT7		    ( (volatile unsigned *)	( USB_HSIC_BASE + 0x05E8 ))
#define USB_HSIC_HCINTMSK7		( (volatile unsigned *)	( USB_HSIC_BASE + 0x05EC ))
#define USB_HSIC_HCTSIZ7		( (volatile unsigned *)	( USB_HSIC_BASE + 0x05F0 ))
#define USB_HSIC_HCDMA7		    ( (volatile unsigned *)	( USB_HSIC_BASE + 0x05F4 ))
#define USB_HSIC_HCDMAB7	    ( (volatile unsigned *)	( USB_HSIC_BASE + 0x05FC ))
#define USB_HSIC_HCCHAR8		( (volatile unsigned *)	( USB_HSIC_BASE + 0x0600 ))
#define USB_HSIC_HCSPLT8		( (volatile unsigned *)	( USB_HSIC_BASE + 0x0604 ))
#define USB_HSIC_HCINT8		    ( (volatile unsigned *)	( USB_HSIC_BASE + 0x0608 ))
#define USB_HSIC_HCINTMSK8		( (volatile unsigned *)	( USB_HSIC_BASE + 0x060C ))
#define USB_HSIC_HCTSIZ8		( (volatile unsigned *)	( USB_HSIC_BASE + 0x0610 ))
#define USB_HSIC_HCDMA8		    ( (volatile unsigned *)	( USB_HSIC_BASE + 0x0614 ))
#define USB_HSIC_HCDMAB8	    ( (volatile unsigned *)	( USB_HSIC_BASE + 0x061C ))
#define USB_HSIC_HCCHAR9		( (volatile unsigned *)	( USB_HSIC_BASE + 0x0620 ))
#define USB_HSIC_HCSPLT9		( (volatile unsigned *)	( USB_HSIC_BASE + 0x0624 ))
#define USB_HSIC_HCINT9		    ( (volatile unsigned *)	( USB_HSIC_BASE + 0x0628 ))
#define USB_HSIC_HCINTMSK9		( (volatile unsigned *)	( USB_HSIC_BASE + 0x062C ))
#define USB_HSIC_HCTSIZ9		( (volatile unsigned *)	( USB_HSIC_BASE + 0x0630 ))
#define USB_HSIC_HCDMA9		    ( (volatile unsigned *)	( USB_HSIC_BASE + 0x0634 ))
#define USB_HSIC_HCDMAB9	    ( (volatile unsigned *)	( USB_HSIC_BASE + 0x063C ))
#define USB_HSIC_HCCHAR10		( (volatile unsigned *)	( USB_HSIC_BASE + 0x0640 ))
#define USB_HSIC_HCSPLT10		( (volatile unsigned *)	( USB_HSIC_BASE + 0x0644 ))
#define USB_HSIC_HCINT10	    ( (volatile unsigned *)	( USB_HSIC_BASE + 0x0648 ))
#define USB_HSIC_HCINTMSK10		( (volatile unsigned *)	( USB_HSIC_BASE + 0x064C ))
#define USB_HSIC_HCTSIZ10		( (volatile unsigned *)	( USB_HSIC_BASE + 0x0650 ))
#define USB_HSIC_HCDMA10	    ( (volatile unsigned *)	( USB_HSIC_BASE + 0x0654 ))
#define USB_HSIC_HCDMAB10	    ( (volatile unsigned *)	( USB_HSIC_BASE + 0x065C ))
#define USB_HSIC_HCCHAR11		( (volatile unsigned *)	( USB_HSIC_BASE + 0x0660 ))
#define USB_HSIC_HCSPLT11		( (volatile unsigned *)	( USB_HSIC_BASE + 0x0664 ))
#define USB_HSIC_HCINT11	    ( (volatile unsigned *)	( USB_HSIC_BASE + 0x0668 ))
#define USB_HSIC_HCINTMSK11		( (volatile unsigned *)	( USB_HSIC_BASE + 0x066C ))
#define USB_HSIC_HCTSIZ11		( (volatile unsigned *)	( USB_HSIC_BASE + 0x0670 ))
#define USB_HSIC_HCDMA11	    ( (volatile unsigned *)	( USB_HSIC_BASE + 0x0674 ))
#define USB_HSIC_HCDMAB11	    ( (volatile unsigned *)	( USB_HSIC_BASE + 0x067C ))
#define USB_HSIC_HCCHAR12		( (volatile unsigned *)	( USB_HSIC_BASE + 0x0680 ))
#define USB_HSIC_HCSPLT12		( (volatile unsigned *)	( USB_HSIC_BASE + 0x0684 ))
#define USB_HSIC_HCINT12	    ( (volatile unsigned *)	( USB_HSIC_BASE + 0x0688 ))
#define USB_HSIC_HCINTMSK12		( (volatile unsigned *)	( USB_HSIC_BASE + 0x068C ))
#define USB_HSIC_HCTSIZ12		( (volatile unsigned *)	( USB_HSIC_BASE + 0x0690 ))
#define USB_HSIC_HCDMA12	    ( (volatile unsigned *)	( USB_HSIC_BASE + 0x0694 ))
#define USB_HSIC_HCDMAB12	    ( (volatile unsigned *)	( USB_HSIC_BASE + 0x069C ))
#define USB_HSIC_HCCHAR13		( (volatile unsigned *)	( USB_HSIC_BASE + 0x06A0 ))
#define USB_HSIC_HCSPLT13		( (volatile unsigned *)	( USB_HSIC_BASE + 0x06A4 ))
#define USB_HSIC_HCINT13	    ( (volatile unsigned *)	( USB_HSIC_BASE + 0x06A8 ))
#define USB_HSIC_HCINTMSK13		( (volatile unsigned *)	( USB_HSIC_BASE + 0x06AC ))
#define USB_HSIC_HCTSIZ13		( (volatile unsigned *)	( USB_HSIC_BASE + 0x06B0 ))
#define USB_HSIC_HCDMA13	    ( (volatile unsigned *)	( USB_HSIC_BASE + 0x06B4 ))
#define USB_HSIC_HCDMAB13	    ( (volatile unsigned *)	( USB_HSIC_BASE + 0x06BC ))
#define USB_HSIC_HCCHAR14		( (volatile unsigned *)	( USB_HSIC_BASE + 0x06C0 ))
#define USB_HSIC_HCSPLT14		( (volatile unsigned *)	( USB_HSIC_BASE + 0x06C4 ))
#define USB_HSIC_HCINT14	    ( (volatile unsigned *)	( USB_HSIC_BASE + 0x06C8 ))
#define USB_HSIC_HCINTMSK14		( (volatile unsigned *)	( USB_HSIC_BASE + 0x06CC ))
#define USB_HSIC_HCTSIZ14		( (volatile unsigned *)	( USB_HSIC_BASE + 0x06D0 ))
#define USB_HSIC_HCDMA14	    ( (volatile unsigned *)	( USB_HSIC_BASE + 0x06D4 ))
#define USB_HSIC_HCDMAB14	    ( (volatile unsigned *)	( USB_HSIC_BASE + 0x06DC ))
#define USB_HSIC_HCCHAR15		( (volatile unsigned *)	( USB_HSIC_BASE + 0x06E0 ))
#define USB_HSIC_HCSPLT15		( (volatile unsigned *)	( USB_HSIC_BASE + 0x06E4 ))
#define USB_HSIC_HCINT15	    ( (volatile unsigned *)	( USB_HSIC_BASE + 0x06E8 ))
#define USB_HSIC_HCINTMSK15		( (volatile unsigned *)	( USB_HSIC_BASE + 0x06EC ))
#define USB_HSIC_HCTSIZ15		( (volatile unsigned *)	( USB_HSIC_BASE + 0x06F0 ))
#define USB_HSIC_HCDMA15	    ( (volatile unsigned *)	( USB_HSIC_BASE + 0x06F4 ))
#define USB_HSIC_HCDMAB15	    ( (volatile unsigned *)	( USB_HSIC_BASE + 0x06FC ))
#define USB_HSIC_PCGCCTL        ( (volatile unsigned *) ( USB_HSIC_BASE + 0x0E00 )) 
//internal data fifo 
#define USB_HSIC_RXFIFO_CH0        	((volatile unsigned *)( USB_HSIC_BASE + 0x1000 ))
#define USB_HSIC_PTXFIFO_CH0        ((volatile unsigned *)( USB_HSIC_BASE + 0x1000 ))
#define USB_HSIC_NPTXFIFO_CH0       ((volatile unsigned *)( USB_HSIC_BASE + 0x1000 ))
#define USB_HSIC_RXFIFO_CH1        	((volatile unsigned *)( USB_HSIC_BASE + 0x2000 ))
#define USB_HSIC_PTXFIFO_CH1        ((volatile unsigned *)( USB_HSIC_BASE + 0x2000 ))
#define USB_HSIC_NPTXFIFO_CH1       ((volatile unsigned *)( USB_HSIC_BASE + 0x2000 ))
#define USB_HSIC_RXFIFO_CH2        	((volatile unsigned *)( USB_HSIC_BASE + 0x3000 ))
#define USB_HSIC_PTXFIFO_CH2        ((volatile unsigned *)( USB_HSIC_BASE + 0x3000 ))
#define USB_HSIC_NPTXFIFO_CH2       ((volatile unsigned *)( USB_HSIC_BASE + 0x3000 ))
#define USB_HSIC_RXFIFO_CH3        	((volatile unsigned *)( USB_HSIC_BASE + 0x4000 ))
#define USB_HSIC_PTXFIFO_CH3        ((volatile unsigned *)( USB_HSIC_BASE + 0x4000 ))
#define USB_HSIC_NPTXFIFO_CH3       ((volatile unsigned *)( USB_HSIC_BASE + 0x4000 ))
#define USB_HSIC_RXFIFO_CH4        	((volatile unsigned *)( USB_HSIC_BASE + 0x5000 ))
#define USB_HSIC_PTXFIFO_CH4        ((volatile unsigned *)( USB_HSIC_BASE + 0x5000 ))
#define USB_HSIC_NPTXFIFO_CH4       ((volatile unsigned *)( USB_HSIC_BASE + 0x5000 ))
#define USB_HSIC_RXFIFO_CH5        	((volatile unsigned *)( USB_HSIC_BASE + 0x6000 ))
#define USB_HSIC_PTXFIFO_CH5        ((volatile unsigned *)( USB_HSIC_BASE + 0x6000 ))
#define USB_HSIC_NPTXFIFO_CH5       ((volatile unsigned *)( USB_HSIC_BASE + 0x6000 ))
#define USB_HSIC_RXFIFO_CH6        	((volatile unsigned *)( USB_HSIC_BASE + 0x7000 ))
#define USB_HSIC_PTXFIFO_CH6        ((volatile unsigned *)( USB_HSIC_BASE + 0x7000 ))
#define USB_HSIC_NPTXFIFO_CH6       ((volatile unsigned *)( USB_HSIC_BASE + 0x7000 ))
#define USB_HSIC_RXFIFO_CH7        	((volatile unsigned *)( USB_HSIC_BASE + 0x8000 ))
#define USB_HSIC_PTXFIFO_CH7        ((volatile unsigned *)( USB_HSIC_BASE + 0x8000 ))
#define USB_HSIC_NPTXFIFO_CH7       ((volatile unsigned *)( USB_HSIC_BASE + 0x8000 ))
#define USB_HSIC_RXFIFO_CH8        	((volatile unsigned *)( USB_HSIC_BASE + 0x9000 ))
#define USB_HSIC_PTXFIFO_CH8        ((volatile unsigned *)( USB_HSIC_BASE + 0x9000 ))
#define USB_HSIC_NPTXFIFO_CH8       ((volatile unsigned *)( USB_HSIC_BASE + 0x9000 ))
#define USB_HSIC_RXFIFO_CH9        	((volatile unsigned *)( USB_HSIC_BASE + 0xa000 ))
#define USB_HSIC_PTXFIFO_CH9        ((volatile unsigned *)( USB_HSIC_BASE + 0xa000 ))
#define USB_HSIC_NPTXFIFO_CH9       ((volatile unsigned *)( USB_HSIC_BASE + 0xa000 ))
#define USB_HSIC_RXFIFO_CH10        ((volatile unsigned *)( USB_HSIC_BASE + 0xb000 ))
#define USB_HSIC_PTXFIFO_CH10       ((volatile unsigned *)( USB_HSIC_BASE + 0xb000 ))
#define USB_HSIC_NPTXFIFO_CH10      ((volatile unsigned *)( USB_HSIC_BASE + 0xb000 ))
#define USB_HSIC_RXFIFO_CH11        ((volatile unsigned *)( USB_HSIC_BASE + 0xc000 ))
#define USB_HSIC_PTXFIFO_CH11       ((volatile unsigned *)( USB_HSIC_BASE + 0xc000 ))
#define USB_HSIC_NPTXFIFO_CH11      ((volatile unsigned *)( USB_HSIC_BASE + 0xc000 ))
#define USB_HSIC_RXFIFO_CH12        ((volatile unsigned *)( USB_HSIC_BASE + 0xd000 ))
#define USB_HSIC_PTXFIFO_CH12       ((volatile unsigned *)( USB_HSIC_BASE + 0xd000 ))
#define USB_HSIC_NPTXFIFO_CH12      ((volatile unsigned *)( USB_HSIC_BASE + 0xd000 ))
#define USB_HSIC_RXFIFO_CH13        ((volatile unsigned *)( USB_HSIC_BASE + 0xe000 ))
#define USB_HSIC_PTXFIFO_CH13       ((volatile unsigned *)( USB_HSIC_BASE + 0xe000 ))
#define USB_HSIC_NPTXFIFO_CH13      ((volatile unsigned *)( USB_HSIC_BASE + 0xe000 ))
#define USB_HSIC_RXFIFO_CH14        ((volatile unsigned *)( USB_HSIC_BASE + 0xf000 ))
#define USB_HSIC_PTXFIFO_CH14       ((volatile unsigned *)( USB_HSIC_BASE + 0xf000 ))
#define USB_HSIC_NPTXFIFO_CH14      ((volatile unsigned *)( USB_HSIC_BASE + 0xf000 ))
#define USB_HSIC_RXFIFO_CH15        ((volatile unsigned *)( USB_HSIC_BASE + 0x10000))
#define USB_HSIC_PTXFIFO_CH15       ((volatile unsigned *)( USB_HSIC_BASE + 0x10000))
#define USB_HSIC_NPTXFIFO_CH15      ((volatile unsigned *)( USB_HSIC_BASE + 0x10000))
 
//--------------------------------------
//   ON2_DEC register map
//--------------------------------------
#define	ON2_DEC_SWREG0		((volatile unsigned  *)(ON2_DEC_BASE + 0x00))
#define	ON2_DEC_SWREG1		((volatile unsigned  *)(ON2_DEC_BASE + 0x04))
#define	ON2_DEC_SWREG2		((volatile unsigned  *)(ON2_DEC_BASE + 0x08))
#define	ON2_DEC_SWREG3		((volatile unsigned  *)(ON2_DEC_BASE + 0x0C))
#define	ON2_DEC_SWREG4		((volatile unsigned  *)(ON2_DEC_BASE + 0x10))
#define	ON2_DEC_SWREG5		((volatile unsigned  *)(ON2_DEC_BASE + 0x14))
#define	ON2_DEC_SWREG6		((volatile unsigned  *)(ON2_DEC_BASE + 0x18))
#define	ON2_DEC_SWREG7		((volatile unsigned  *)(ON2_DEC_BASE + 0x1C))
#define	ON2_DEC_SWREG8		((volatile unsigned  *)(ON2_DEC_BASE + 0x20))
#define	ON2_DEC_SWREG9		((volatile unsigned  *)(ON2_DEC_BASE + 0x24))
#define	ON2_DEC_SWREG10		((volatile unsigned  *)(ON2_DEC_BASE + 0x28))
#define	ON2_DEC_SWREG11		((volatile unsigned  *)(ON2_DEC_BASE + 0x2C))
#define	ON2_DEC_SWREG12		((volatile unsigned  *)(ON2_DEC_BASE + 0x30))
#define	ON2_DEC_SWREG13		((volatile unsigned  *)(ON2_DEC_BASE + 0x34))
#define	ON2_DEC_SWREG14		((volatile unsigned  *)(ON2_DEC_BASE + 0x38))
#define	ON2_DEC_SWREG15		((volatile unsigned  *)(ON2_DEC_BASE + 0x3C))
#define	ON2_DEC_SWREG16		((volatile unsigned  *)(ON2_DEC_BASE + 0x40))
#define	ON2_DEC_SWREG17		((volatile unsigned  *)(ON2_DEC_BASE + 0x44))
#define	ON2_DEC_SWREG18		((volatile unsigned  *)(ON2_DEC_BASE + 0x48))
#define	ON2_DEC_SWREG19		((volatile unsigned  *)(ON2_DEC_BASE + 0x4C))
#define	ON2_DEC_SWREG20		((volatile unsigned  *)(ON2_DEC_BASE + 0x50))
#define	ON2_DEC_SWREG21		((volatile unsigned  *)(ON2_DEC_BASE + 0x54))
#define	ON2_DEC_SWREG22		((volatile unsigned  *)(ON2_DEC_BASE + 0x58))
#define	ON2_DEC_SWREG23		((volatile unsigned  *)(ON2_DEC_BASE + 0x5C))
#define	ON2_DEC_SWREG24		((volatile unsigned  *)(ON2_DEC_BASE + 0x60))
#define	ON2_DEC_SWREG25		((volatile unsigned  *)(ON2_DEC_BASE + 0x64))
#define	ON2_DEC_SWREG26		((volatile unsigned  *)(ON2_DEC_BASE + 0x68))
#define	ON2_DEC_SWREG27		((volatile unsigned  *)(ON2_DEC_BASE + 0x6C))
#define	ON2_DEC_SWREG28		((volatile unsigned  *)(ON2_DEC_BASE + 0x70))
#define	ON2_DEC_SWREG29		((volatile unsigned  *)(ON2_DEC_BASE + 0x74))
#define	ON2_DEC_SWREG30		((volatile unsigned  *)(ON2_DEC_BASE + 0x78))
#define	ON2_DEC_SWREG31		((volatile unsigned  *)(ON2_DEC_BASE + 0x7C))
#define	ON2_DEC_SWREG32		((volatile unsigned  *)(ON2_DEC_BASE + 0x80))
#define	ON2_DEC_SWREG33		((volatile unsigned  *)(ON2_DEC_BASE + 0x84))
#define	ON2_DEC_SWREG34		((volatile unsigned  *)(ON2_DEC_BASE + 0x88))
#define	ON2_DEC_SWREG35		((volatile unsigned  *)(ON2_DEC_BASE + 0x8C))
#define	ON2_DEC_SWREG36		((volatile unsigned  *)(ON2_DEC_BASE + 0x90))
#define	ON2_DEC_SWREG37		((volatile unsigned  *)(ON2_DEC_BASE + 0x94))
#define	ON2_DEC_SWREG38		((volatile unsigned  *)(ON2_DEC_BASE + 0x98))
#define	ON2_DEC_SWREG39		((volatile unsigned  *)(ON2_DEC_BASE + 0x9C))
#define	ON2_DEC_SWREG40		((volatile unsigned  *)(ON2_DEC_BASE + 0xA0))
#define	ON2_DEC_SWREG41		((volatile unsigned  *)(ON2_DEC_BASE + 0xA4))
#define	ON2_DEC_SWREG42		((volatile unsigned  *)(ON2_DEC_BASE + 0xA8))
#define	ON2_DEC_SWREG43		((volatile unsigned  *)(ON2_DEC_BASE + 0xAC))
#define	ON2_DEC_SWREG44		((volatile unsigned  *)(ON2_DEC_BASE + 0xB0))
#define	ON2_DEC_SWREG45		((volatile unsigned  *)(ON2_DEC_BASE + 0xB4))
#define	ON2_DEC_SWREG46		((volatile unsigned  *)(ON2_DEC_BASE + 0xB8))
#define	ON2_DEC_SWREG47		((volatile unsigned  *)(ON2_DEC_BASE + 0xBC))
#define	ON2_DEC_SWREG48		((volatile unsigned  *)(ON2_DEC_BASE + 0xC0))
#define	ON2_DEC_SWREG49		((volatile unsigned  *)(ON2_DEC_BASE + 0xC4))
#define	ON2_DEC_SWREG50		((volatile unsigned  *)(ON2_DEC_BASE + 0xC8))
#define	ON2_DEC_SWREG51		((volatile unsigned  *)(ON2_DEC_BASE + 0xCC))
#define	ON2_DEC_SWREG52		((volatile unsigned  *)(ON2_DEC_BASE + 0xD0))
#define	ON2_DEC_SWREG53		((volatile unsigned  *)(ON2_DEC_BASE + 0xD4))
#define	ON2_DEC_SWREG54		((volatile unsigned  *)(ON2_DEC_BASE + 0xD8))
#define	ON2_DEC_SWREG55		((volatile unsigned  *)(ON2_DEC_BASE + 0xDC))
#define	ON2_DEC_SWREG56		((volatile unsigned  *)(ON2_DEC_BASE + 0xE0))
#define	ON2_DEC_SWREG57		((volatile unsigned  *)(ON2_DEC_BASE + 0xE4))
#define	ON2_DEC_SWREG58		((volatile unsigned  *)(ON2_DEC_BASE + 0xE8))
#define	ON2_DEC_SWREG59		((volatile unsigned  *)(ON2_DEC_BASE + 0xEC))
#define	ON2_DEC_SWREG60		((volatile unsigned  *)(ON2_DEC_BASE + 0xF0))
#define	ON2_DEC_SWREG61		((volatile unsigned  *)(ON2_DEC_BASE + 0xF4))
#define	ON2_DEC_SWREG62		((volatile unsigned  *)(ON2_DEC_BASE + 0xF8))
#define	ON2_DEC_SWREG63		((volatile unsigned  *)(ON2_DEC_BASE + 0xFC))
#define	ON2_DEC_SWREG64		((volatile unsigned  *)(ON2_DEC_BASE + 0x100))
#define	ON2_DEC_SWREG65		((volatile unsigned  *)(ON2_DEC_BASE + 0x104))
#define	ON2_DEC_SWREG66		((volatile unsigned  *)(ON2_DEC_BASE + 0x108))
#define	ON2_DEC_SWREG67		((volatile unsigned  *)(ON2_DEC_BASE + 0x10C))
#define	ON2_DEC_SWREG68		((volatile unsigned  *)(ON2_DEC_BASE + 0x110))
#define	ON2_DEC_SWREG69		((volatile unsigned  *)(ON2_DEC_BASE + 0x114))
#define	ON2_DEC_SWREG70		((volatile unsigned  *)(ON2_DEC_BASE + 0x118))
#define	ON2_DEC_SWREG71		((volatile unsigned  *)(ON2_DEC_BASE + 0x11C))
#define	ON2_DEC_SWREG72		((volatile unsigned  *)(ON2_DEC_BASE + 0x120))
#define	ON2_DEC_SWREG73		((volatile unsigned  *)(ON2_DEC_BASE + 0x124))
#define	ON2_DEC_SWREG74		((volatile unsigned  *)(ON2_DEC_BASE + 0x128))
#define	ON2_DEC_SWREG75		((volatile unsigned  *)(ON2_DEC_BASE + 0x12C))
#define	ON2_DEC_SWREG76		((volatile unsigned  *)(ON2_DEC_BASE + 0x130))
#define	ON2_DEC_SWREG77		((volatile unsigned  *)(ON2_DEC_BASE + 0x134))
#define	ON2_DEC_SWREG78		((volatile unsigned  *)(ON2_DEC_BASE + 0x138))
#define	ON2_DEC_SWREG79		((volatile unsigned  *)(ON2_DEC_BASE + 0x13C))
#define	ON2_DEC_SWREG80		((volatile unsigned  *)(ON2_DEC_BASE + 0x140))
#define	ON2_DEC_SWREG81		((volatile unsigned  *)(ON2_DEC_BASE + 0x144))
#define	ON2_DEC_SWREG82		((volatile unsigned  *)(ON2_DEC_BASE + 0x148))
#define	ON2_DEC_SWREG83		((volatile unsigned  *)(ON2_DEC_BASE + 0x14C))
#define	ON2_DEC_SWREG84		((volatile unsigned  *)(ON2_DEC_BASE + 0x150))
#define	ON2_DEC_SWREG85		((volatile unsigned  *)(ON2_DEC_BASE + 0x154))
#define	ON2_DEC_SWREG86		((volatile unsigned  *)(ON2_DEC_BASE + 0x158))
#define	ON2_DEC_SWREG87		((volatile unsigned  *)(ON2_DEC_BASE + 0x15C))
#define	ON2_DEC_SWREG88		((volatile unsigned  *)(ON2_DEC_BASE + 0x160))
#define	ON2_DEC_SWREG89		((volatile unsigned  *)(ON2_DEC_BASE + 0x164))
#define	ON2_DEC_SWREG90		((volatile unsigned  *)(ON2_DEC_BASE + 0x168))
#define	ON2_DEC_SWREG91		((volatile unsigned  *)(ON2_DEC_BASE + 0x16C))
#define	ON2_DEC_SWREG92		((volatile unsigned  *)(ON2_DEC_BASE + 0x170))
#define	ON2_DEC_SWREG93		((volatile unsigned  *)(ON2_DEC_BASE + 0x174))
#define	ON2_DEC_SWREG94		((volatile unsigned  *)(ON2_DEC_BASE + 0x178))
#define	ON2_DEC_SWREG95		((volatile unsigned  *)(ON2_DEC_BASE + 0x17C))
#define	ON2_DEC_SWREG96		((volatile unsigned  *)(ON2_DEC_BASE + 0x180))
#define	ON2_DEC_SWREG97		((volatile unsigned  *)(ON2_DEC_BASE + 0x184))
#define	ON2_DEC_SWREG98		((volatile unsigned  *)(ON2_DEC_BASE + 0x188))
#define	ON2_DEC_SWREG99		((volatile unsigned  *)(ON2_DEC_BASE + 0x18C))
#define	ON2_DEC_SWREG100	((volatile unsigned  *)(ON2_DEC_BASE + 0x190))

//--------------------------------------
//   ON2_ENC0 register map
//--------------------------------------
#define	ON2_ENC0_SWREG0		((volatile unsigned  *)(ON2_ENC0_BASE + 0x00))
#define	ON2_ENC0_SWREG1		((volatile unsigned  *)(ON2_ENC0_BASE + 0x04))
#define	ON2_ENC0_SWREG2		((volatile unsigned  *)(ON2_ENC0_BASE + 0x08))
#define	ON2_ENC0_SWREG3		((volatile unsigned  *)(ON2_ENC0_BASE + 0x0C))
#define	ON2_ENC0_SWREG4		((volatile unsigned  *)(ON2_ENC0_BASE + 0x10))
#define	ON2_ENC0_SWREG5		((volatile unsigned  *)(ON2_ENC0_BASE + 0x14))
#define	ON2_ENC0_SWREG6		((volatile unsigned  *)(ON2_ENC0_BASE + 0x18))
#define	ON2_ENC0_SWREG7		((volatile unsigned  *)(ON2_ENC0_BASE + 0x1C))
#define	ON2_ENC0_SWREG8		((volatile unsigned  *)(ON2_ENC0_BASE + 0x20))
#define	ON2_ENC0_SWREG9		((volatile unsigned  *)(ON2_ENC0_BASE + 0x24))
#define	ON2_ENC0_SWREG10	((volatile unsigned  *)(ON2_ENC0_BASE + 0x28))
#define	ON2_ENC0_SWREG11	((volatile unsigned  *)(ON2_ENC0_BASE + 0x2C))
#define	ON2_ENC0_SWREG12	((volatile unsigned  *)(ON2_ENC0_BASE + 0x30))
#define	ON2_ENC0_SWREG13	((volatile unsigned  *)(ON2_ENC0_BASE + 0x34))
#define	ON2_ENC0_SWREG14	((volatile unsigned  *)(ON2_ENC0_BASE + 0x38))
#define	ON2_ENC0_SWREG15	((volatile unsigned  *)(ON2_ENC0_BASE + 0x3C))
#define	ON2_ENC0_SWREG16	((volatile unsigned  *)(ON2_ENC0_BASE + 0x40))
#define	ON2_ENC0_SWREG17	((volatile unsigned  *)(ON2_ENC0_BASE + 0x44))
#define	ON2_ENC0_SWREG18	((volatile unsigned  *)(ON2_ENC0_BASE + 0x48))
#define	ON2_ENC0_SWREG19	((volatile unsigned  *)(ON2_ENC0_BASE + 0x4C))
#define	ON2_ENC0_SWREG20	((volatile unsigned  *)(ON2_ENC0_BASE + 0x50))
#define	ON2_ENC0_SWREG21	((volatile unsigned  *)(ON2_ENC0_BASE + 0x54))
#define	ON2_ENC0_SWREG22	((volatile unsigned  *)(ON2_ENC0_BASE + 0x58))
#define	ON2_ENC0_SWREG23	((volatile unsigned  *)(ON2_ENC0_BASE + 0x5C))
#define	ON2_ENC0_SWREG24	((volatile unsigned  *)(ON2_ENC0_BASE + 0x60))
#define	ON2_ENC0_SWREG25	((volatile unsigned  *)(ON2_ENC0_BASE + 0x64))
#define	ON2_ENC0_SWREG26	((volatile unsigned  *)(ON2_ENC0_BASE + 0x68))
#define	ON2_ENC0_SWREG27	((volatile unsigned  *)(ON2_ENC0_BASE + 0x6C))
#define	ON2_ENC0_SWREG28	((volatile unsigned  *)(ON2_ENC0_BASE + 0x70))
#define	ON2_ENC0_SWREG29	((volatile unsigned  *)(ON2_ENC0_BASE + 0x74))
#define	ON2_ENC0_SWREG30	((volatile unsigned  *)(ON2_ENC0_BASE + 0x78))
#define	ON2_ENC0_SWREG31	((volatile unsigned  *)(ON2_ENC0_BASE + 0x7C))
#define	ON2_ENC0_SWREG32	((volatile unsigned  *)(ON2_ENC0_BASE + 0x80))
#define	ON2_ENC0_SWREG33	((volatile unsigned  *)(ON2_ENC0_BASE + 0x84))
#define	ON2_ENC0_SWREG34	((volatile unsigned  *)(ON2_ENC0_BASE + 0x88))
#define	ON2_ENC0_SWREG35	((volatile unsigned  *)(ON2_ENC0_BASE + 0x8C))
#define	ON2_ENC0_SWREG36	((volatile unsigned  *)(ON2_ENC0_BASE + 0x90))
#define	ON2_ENC0_SWREG37	((volatile unsigned  *)(ON2_ENC0_BASE + 0x94))
#define	ON2_ENC0_SWREG38	((volatile unsigned  *)(ON2_ENC0_BASE + 0x98))
#define	ON2_ENC0_SWREG39	((volatile unsigned  *)(ON2_ENC0_BASE + 0x9C))
#define	ON2_ENC0_SWREG40	((volatile unsigned  *)(ON2_ENC0_BASE + 0xA0))
#define	ON2_ENC0_SWREG41	((volatile unsigned  *)(ON2_ENC0_BASE + 0xA4))
#define	ON2_ENC0_SWREG42	((volatile unsigned  *)(ON2_ENC0_BASE + 0xA8))
#define	ON2_ENC0_SWREG43	((volatile unsigned  *)(ON2_ENC0_BASE + 0xAC))
#define	ON2_ENC0_SWREG44	((volatile unsigned  *)(ON2_ENC0_BASE + 0xB0))
#define	ON2_ENC0_SWREG45	((volatile unsigned  *)(ON2_ENC0_BASE + 0xB4))
#define	ON2_ENC0_SWREG46	((volatile unsigned  *)(ON2_ENC0_BASE + 0xB8))
#define	ON2_ENC0_SWREG47	((volatile unsigned  *)(ON2_ENC0_BASE + 0xBC))
#define	ON2_ENC0_SWREG48	((volatile unsigned  *)(ON2_ENC0_BASE + 0xC0))
#define	ON2_ENC0_SWREG49	((volatile unsigned  *)(ON2_ENC0_BASE + 0xC4))
#define	ON2_ENC0_SWREG50	((volatile unsigned  *)(ON2_ENC0_BASE + 0xC8))
#define	ON2_ENC0_SWREG51	((volatile unsigned  *)(ON2_ENC0_BASE + 0xCC))
#define	ON2_ENC0_SWREG52	((volatile unsigned  *)(ON2_ENC0_BASE + 0xD0))
#define	ON2_ENC0_SWREG53	((volatile unsigned  *)(ON2_ENC0_BASE + 0xD4))
#define	ON2_ENC0_SWREG54	((volatile unsigned  *)(ON2_ENC0_BASE + 0xD8))
#define	ON2_ENC0_SWREG55	((volatile unsigned  *)(ON2_ENC0_BASE + 0xDC))
#define	ON2_ENC0_SWREG56	((volatile unsigned  *)(ON2_ENC0_BASE + 0xE0))
#define	ON2_ENC0_SWREG57	((volatile unsigned  *)(ON2_ENC0_BASE + 0xE4))
#define	ON2_ENC0_SWREG58	((volatile unsigned  *)(ON2_ENC0_BASE + 0xE8))
#define	ON2_ENC0_SWREG59	((volatile unsigned  *)(ON2_ENC0_BASE + 0xEC))
#define	ON2_ENC0_SWREG60	((volatile unsigned  *)(ON2_ENC0_BASE + 0xF0))
#define	ON2_ENC0_SWREG61	((volatile unsigned  *)(ON2_ENC0_BASE + 0xF4))
#define	ON2_ENC0_SWREG62	((volatile unsigned  *)(ON2_ENC0_BASE + 0xF8))
#define	ON2_ENC0_SWREG63	((volatile unsigned  *)(ON2_ENC0_BASE + 0xFC))
#define	ON2_ENC0_SWREG64	((volatile unsigned  *)(ON2_ENC0_BASE + 0x100))
#define	ON2_ENC0_SWREG65	((volatile unsigned  *)(ON2_ENC0_BASE + 0x104))
#define	ON2_ENC0_SWREG66	((volatile unsigned  *)(ON2_ENC0_BASE + 0x108))
#define	ON2_ENC0_SWREG67	((volatile unsigned  *)(ON2_ENC0_BASE + 0x10C))
#define	ON2_ENC0_SWREG68	((volatile unsigned  *)(ON2_ENC0_BASE + 0x110))
#define	ON2_ENC0_SWREG69	((volatile unsigned  *)(ON2_ENC0_BASE + 0x114))
#define	ON2_ENC0_SWREG70	((volatile unsigned  *)(ON2_ENC0_BASE + 0x118))
#define	ON2_ENC0_SWREG71	((volatile unsigned  *)(ON2_ENC0_BASE + 0x11C))
#define	ON2_ENC0_SWREG72	((volatile unsigned  *)(ON2_ENC0_BASE + 0x120))
#define	ON2_ENC0_SWREG73	((volatile unsigned  *)(ON2_ENC0_BASE + 0x124))
#define	ON2_ENC0_SWREG74	((volatile unsigned  *)(ON2_ENC0_BASE + 0x128))
#define	ON2_ENC0_SWREG75	((volatile unsigned  *)(ON2_ENC0_BASE + 0x12C))
#define	ON2_ENC0_SWREG76	((volatile unsigned  *)(ON2_ENC0_BASE + 0x130))
#define	ON2_ENC0_SWREG77	((volatile unsigned  *)(ON2_ENC0_BASE + 0x134))
#define	ON2_ENC0_SWREG78	((volatile unsigned  *)(ON2_ENC0_BASE + 0x138))
#define	ON2_ENC0_SWREG79	((volatile unsigned  *)(ON2_ENC0_BASE + 0x13C))
#define	ON2_ENC0_SWREG80	((volatile unsigned  *)(ON2_ENC0_BASE + 0x140))
#define	ON2_ENC0_SWREG81	((volatile unsigned  *)(ON2_ENC0_BASE + 0x144))
#define	ON2_ENC0_SWREG82	((volatile unsigned  *)(ON2_ENC0_BASE + 0x148))
#define	ON2_ENC0_SWREG83	((volatile unsigned  *)(ON2_ENC0_BASE + 0x14C))
#define	ON2_ENC0_SWREG84	((volatile unsigned  *)(ON2_ENC0_BASE + 0x150))
#define	ON2_ENC0_SWREG85	((volatile unsigned  *)(ON2_ENC0_BASE + 0x154))
#define	ON2_ENC0_SWREG86	((volatile unsigned  *)(ON2_ENC0_BASE + 0x158))
#define	ON2_ENC0_SWREG87	((volatile unsigned  *)(ON2_ENC0_BASE + 0x15C))
#define	ON2_ENC0_SWREG88	((volatile unsigned  *)(ON2_ENC0_BASE + 0x160))
#define	ON2_ENC0_SWREG89	((volatile unsigned  *)(ON2_ENC0_BASE + 0x164))
#define	ON2_ENC0_SWREG90	((volatile unsigned  *)(ON2_ENC0_BASE + 0x168))
#define	ON2_ENC0_SWREG91	((volatile unsigned  *)(ON2_ENC0_BASE + 0x16C))
#define	ON2_ENC0_SWREG92	((volatile unsigned  *)(ON2_ENC0_BASE + 0x170))
#define	ON2_ENC0_SWREG93	((volatile unsigned  *)(ON2_ENC0_BASE + 0x174))
#define	ON2_ENC0_SWREG94	((volatile unsigned  *)(ON2_ENC0_BASE + 0x178))
#define	ON2_ENC0_SWREG95	((volatile unsigned  *)(ON2_ENC0_BASE + 0x17C))
#define	ON2_ENC0_SWREG96	((volatile unsigned  *)(ON2_ENC0_BASE + 0x180))
#define	ON2_ENC0_SWREG97	((volatile unsigned  *)(ON2_ENC0_BASE + 0x184))
#define	ON2_ENC0_SWREG98	((volatile unsigned  *)(ON2_ENC0_BASE + 0x188))
#define	ON2_ENC0_SWREG99	((volatile unsigned  *)(ON2_ENC0_BASE + 0x18C))
#define	ON2_ENC0_SWREG100	((volatile unsigned  *)(ON2_ENC0_BASE + 0x190))

//--------------------------------------
//   ON2_ENC1 register map
//--------------------------------------
#define	ON2_ENC1_SWREG0		((volatile unsigned  *)(ON2_ENC1_BASE + 0x00))
#define	ON2_ENC1_SWREG1		((volatile unsigned  *)(ON2_ENC1_BASE + 0x04))
#define	ON2_ENC1_SWREG2		((volatile unsigned  *)(ON2_ENC1_BASE + 0x08))
#define	ON2_ENC1_SWREG3		((volatile unsigned  *)(ON2_ENC1_BASE + 0x0C))
#define	ON2_ENC1_SWREG4		((volatile unsigned  *)(ON2_ENC1_BASE + 0x10))
#define	ON2_ENC1_SWREG5		((volatile unsigned  *)(ON2_ENC1_BASE + 0x14))
#define	ON2_ENC1_SWREG6		((volatile unsigned  *)(ON2_ENC1_BASE + 0x18))
#define	ON2_ENC1_SWREG7		((volatile unsigned  *)(ON2_ENC1_BASE + 0x1C))
#define	ON2_ENC1_SWREG8		((volatile unsigned  *)(ON2_ENC1_BASE + 0x20))
#define	ON2_ENC1_SWREG9		((volatile unsigned  *)(ON2_ENC1_BASE + 0x24))
#define	ON2_ENC1_SWREG10	((volatile unsigned  *)(ON2_ENC1_BASE + 0x28))
#define	ON2_ENC1_SWREG11	((volatile unsigned  *)(ON2_ENC1_BASE + 0x2C))
#define	ON2_ENC1_SWREG12	((volatile unsigned  *)(ON2_ENC1_BASE + 0x30))
#define	ON2_ENC1_SWREG13	((volatile unsigned  *)(ON2_ENC1_BASE + 0x34))
#define	ON2_ENC1_SWREG14	((volatile unsigned  *)(ON2_ENC1_BASE + 0x38))
#define	ON2_ENC1_SWREG15	((volatile unsigned  *)(ON2_ENC1_BASE + 0x3C))
#define	ON2_ENC1_SWREG16	((volatile unsigned  *)(ON2_ENC1_BASE + 0x40))
#define	ON2_ENC1_SWREG17	((volatile unsigned  *)(ON2_ENC1_BASE + 0x44))
#define	ON2_ENC1_SWREG18	((volatile unsigned  *)(ON2_ENC1_BASE + 0x48))
#define	ON2_ENC1_SWREG19	((volatile unsigned  *)(ON2_ENC1_BASE + 0x4C))
#define	ON2_ENC1_SWREG20	((volatile unsigned  *)(ON2_ENC1_BASE + 0x50))
#define	ON2_ENC1_SWREG21	((volatile unsigned  *)(ON2_ENC1_BASE + 0x54))
#define	ON2_ENC1_SWREG22	((volatile unsigned  *)(ON2_ENC1_BASE + 0x58))
#define	ON2_ENC1_SWREG23	((volatile unsigned  *)(ON2_ENC1_BASE + 0x5C))
#define	ON2_ENC1_SWREG24	((volatile unsigned  *)(ON2_ENC1_BASE + 0x60))
#define	ON2_ENC1_SWREG25	((volatile unsigned  *)(ON2_ENC1_BASE + 0x64))
#define	ON2_ENC1_SWREG26	((volatile unsigned  *)(ON2_ENC1_BASE + 0x68))
#define	ON2_ENC1_SWREG27	((volatile unsigned  *)(ON2_ENC1_BASE + 0x6C))
#define	ON2_ENC1_SWREG28	((volatile unsigned  *)(ON2_ENC1_BASE + 0x70))
#define	ON2_ENC1_SWREG29	((volatile unsigned  *)(ON2_ENC1_BASE + 0x74))
#define	ON2_ENC1_SWREG30	((volatile unsigned  *)(ON2_ENC1_BASE + 0x78))
#define	ON2_ENC1_SWREG31	((volatile unsigned  *)(ON2_ENC1_BASE + 0x7C))
#define	ON2_ENC1_SWREG32	((volatile unsigned  *)(ON2_ENC1_BASE + 0x80))
#define	ON2_ENC1_SWREG33	((volatile unsigned  *)(ON2_ENC1_BASE + 0x84))
#define	ON2_ENC1_SWREG34	((volatile unsigned  *)(ON2_ENC1_BASE + 0x88))
#define	ON2_ENC1_SWREG35	((volatile unsigned  *)(ON2_ENC1_BASE + 0x8C))
#define	ON2_ENC1_SWREG36	((volatile unsigned  *)(ON2_ENC1_BASE + 0x90))
#define	ON2_ENC1_SWREG37	((volatile unsigned  *)(ON2_ENC1_BASE + 0x94))
#define	ON2_ENC1_SWREG38	((volatile unsigned  *)(ON2_ENC1_BASE + 0x98))
#define	ON2_ENC1_SWREG39	((volatile unsigned  *)(ON2_ENC1_BASE + 0x9C))
#define	ON2_ENC1_SWREG40	((volatile unsigned  *)(ON2_ENC1_BASE + 0xA0))
#define	ON2_ENC1_SWREG41	((volatile unsigned  *)(ON2_ENC1_BASE + 0xA4))
#define	ON2_ENC1_SWREG42	((volatile unsigned  *)(ON2_ENC1_BASE + 0xA8))
#define	ON2_ENC1_SWREG43	((volatile unsigned  *)(ON2_ENC1_BASE + 0xAC))
#define	ON2_ENC1_SWREG44	((volatile unsigned  *)(ON2_ENC1_BASE + 0xB0))
#define	ON2_ENC1_SWREG45	((volatile unsigned  *)(ON2_ENC1_BASE + 0xB4))
#define	ON2_ENC1_SWREG46	((volatile unsigned  *)(ON2_ENC1_BASE + 0xB8))
#define	ON2_ENC1_SWREG47	((volatile unsigned  *)(ON2_ENC1_BASE + 0xBC))
#define	ON2_ENC1_SWREG48	((volatile unsigned  *)(ON2_ENC1_BASE + 0xC0))
#define	ON2_ENC1_SWREG49	((volatile unsigned  *)(ON2_ENC1_BASE + 0xC4))
#define	ON2_ENC1_SWREG50	((volatile unsigned  *)(ON2_ENC1_BASE + 0xC8))
#define	ON2_ENC1_SWREG51	((volatile unsigned  *)(ON2_ENC1_BASE + 0xCC))
#define	ON2_ENC1_SWREG52	((volatile unsigned  *)(ON2_ENC1_BASE + 0xD0))
#define	ON2_ENC1_SWREG53	((volatile unsigned  *)(ON2_ENC1_BASE + 0xD4))
#define	ON2_ENC1_SWREG54	((volatile unsigned  *)(ON2_ENC1_BASE + 0xD8))
#define	ON2_ENC1_SWREG55	((volatile unsigned  *)(ON2_ENC1_BASE + 0xDC))
#define	ON2_ENC1_SWREG56	((volatile unsigned  *)(ON2_ENC1_BASE + 0xE0))
#define	ON2_ENC1_SWREG57	((volatile unsigned  *)(ON2_ENC1_BASE + 0xE4))
#define	ON2_ENC1_SWREG58	((volatile unsigned  *)(ON2_ENC1_BASE + 0xE8))
#define	ON2_ENC1_SWREG59	((volatile unsigned  *)(ON2_ENC1_BASE + 0xEC))
#define	ON2_ENC1_SWREG60	((volatile unsigned  *)(ON2_ENC1_BASE + 0xF0))
#define	ON2_ENC1_SWREG61	((volatile unsigned  *)(ON2_ENC1_BASE + 0xF4))
#define	ON2_ENC1_SWREG62	((volatile unsigned  *)(ON2_ENC1_BASE + 0xF8))
#define	ON2_ENC1_SWREG63	((volatile unsigned  *)(ON2_ENC1_BASE + 0xFC))
#define	ON2_ENC1_SWREG64	((volatile unsigned  *)(ON2_ENC1_BASE + 0x100))
#define	ON2_ENC1_SWREG65	((volatile unsigned  *)(ON2_ENC1_BASE + 0x104))
#define	ON2_ENC1_SWREG66	((volatile unsigned  *)(ON2_ENC1_BASE + 0x108))
#define	ON2_ENC1_SWREG67	((volatile unsigned  *)(ON2_ENC1_BASE + 0x10C))
#define	ON2_ENC1_SWREG68	((volatile unsigned  *)(ON2_ENC1_BASE + 0x110))
#define	ON2_ENC1_SWREG69	((volatile unsigned  *)(ON2_ENC1_BASE + 0x114))
#define	ON2_ENC1_SWREG70	((volatile unsigned  *)(ON2_ENC1_BASE + 0x118))
#define	ON2_ENC1_SWREG71	((volatile unsigned  *)(ON2_ENC1_BASE + 0x11C))
#define	ON2_ENC1_SWREG72	((volatile unsigned  *)(ON2_ENC1_BASE + 0x120))
#define	ON2_ENC1_SWREG73	((volatile unsigned  *)(ON2_ENC1_BASE + 0x124))
#define	ON2_ENC1_SWREG74	((volatile unsigned  *)(ON2_ENC1_BASE + 0x128))
#define	ON2_ENC1_SWREG75	((volatile unsigned  *)(ON2_ENC1_BASE + 0x12C))
#define	ON2_ENC1_SWREG76	((volatile unsigned  *)(ON2_ENC1_BASE + 0x130))
#define	ON2_ENC1_SWREG77	((volatile unsigned  *)(ON2_ENC1_BASE + 0x134))
#define	ON2_ENC1_SWREG78	((volatile unsigned  *)(ON2_ENC1_BASE + 0x138))
#define	ON2_ENC1_SWREG79	((volatile unsigned  *)(ON2_ENC1_BASE + 0x13C))
#define	ON2_ENC1_SWREG80	((volatile unsigned  *)(ON2_ENC1_BASE + 0x140))
#define	ON2_ENC1_SWREG81	((volatile unsigned  *)(ON2_ENC1_BASE + 0x144))
#define	ON2_ENC1_SWREG82	((volatile unsigned  *)(ON2_ENC1_BASE + 0x148))
#define	ON2_ENC1_SWREG83	((volatile unsigned  *)(ON2_ENC1_BASE + 0x14C))
#define	ON2_ENC1_SWREG84	((volatile unsigned  *)(ON2_ENC1_BASE + 0x150))
#define	ON2_ENC1_SWREG85	((volatile unsigned  *)(ON2_ENC1_BASE + 0x154))
#define	ON2_ENC1_SWREG86	((volatile unsigned  *)(ON2_ENC1_BASE + 0x158))
#define	ON2_ENC1_SWREG87	((volatile unsigned  *)(ON2_ENC1_BASE + 0x15C))
#define	ON2_ENC1_SWREG88	((volatile unsigned  *)(ON2_ENC1_BASE + 0x160))
#define	ON2_ENC1_SWREG89	((volatile unsigned  *)(ON2_ENC1_BASE + 0x164))
#define	ON2_ENC1_SWREG90	((volatile unsigned  *)(ON2_ENC1_BASE + 0x168))
#define	ON2_ENC1_SWREG91	((volatile unsigned  *)(ON2_ENC1_BASE + 0x16C))
#define	ON2_ENC1_SWREG92	((volatile unsigned  *)(ON2_ENC1_BASE + 0x170))
#define	ON2_ENC1_SWREG93	((volatile unsigned  *)(ON2_ENC1_BASE + 0x174))
#define	ON2_ENC1_SWREG94	((volatile unsigned  *)(ON2_ENC1_BASE + 0x178))
#define	ON2_ENC1_SWREG95	((volatile unsigned  *)(ON2_ENC1_BASE + 0x17C))
#define	ON2_ENC1_SWREG96	((volatile unsigned  *)(ON2_ENC1_BASE + 0x180))
#define	ON2_ENC1_SWREG97	((volatile unsigned  *)(ON2_ENC1_BASE + 0x184))
#define	ON2_ENC1_SWREG98	((volatile unsigned  *)(ON2_ENC1_BASE + 0x188))
#define	ON2_ENC1_SWREG99	((volatile unsigned  *)(ON2_ENC1_BASE + 0x18C))
#define	ON2_ENC1_SWREG100	((volatile unsigned  *)(ON2_ENC1_BASE + 0x190))
#define	ON2_ENC1_SWREG101	((volatile unsigned  *)(ON2_ENC1_BASE + 0x194))
#define	ON2_ENC1_SWREG102	((volatile unsigned  *)(ON2_ENC1_BASE + 0x198))
#define	ON2_ENC1_SWREG103	((volatile unsigned  *)(ON2_ENC1_BASE + 0x19C))
#define	ON2_ENC1_SWREG104	((volatile unsigned  *)(ON2_ENC1_BASE + 0x1A0))
#define	ON2_ENC1_SWREG105	((volatile unsigned  *)(ON2_ENC1_BASE + 0x1A4))
#define	ON2_ENC1_SWREG106	((volatile unsigned  *)(ON2_ENC1_BASE + 0x1A8))
#define	ON2_ENC1_SWREG107	((volatile unsigned  *)(ON2_ENC1_BASE + 0x1AC))
#define	ON2_ENC1_SWREG108	((volatile unsigned  *)(ON2_ENC1_BASE + 0x1B0))
#define	ON2_ENC1_SWREG109	((volatile unsigned  *)(ON2_ENC1_BASE + 0x1B4))
#define	ON2_ENC1_SWREG110	((volatile unsigned  *)(ON2_ENC1_BASE + 0x1B8))
#define	ON2_ENC1_SWREG111	((volatile unsigned  *)(ON2_ENC1_BASE + 0x1BC))
#define	ON2_ENC1_SWREG112	((volatile unsigned  *)(ON2_ENC1_BASE + 0x1C0))
#define	ON2_ENC1_SWREG113	((volatile unsigned  *)(ON2_ENC1_BASE + 0x1C4))
#define	ON2_ENC1_SWREG114	((volatile unsigned  *)(ON2_ENC1_BASE + 0x1C8))
#define	ON2_ENC1_SWREG115	((volatile unsigned  *)(ON2_ENC1_BASE + 0x1CC))
#define	ON2_ENC1_SWREG116	((volatile unsigned  *)(ON2_ENC1_BASE + 0x1D0))
#define	ON2_ENC1_SWREG117	((volatile unsigned  *)(ON2_ENC1_BASE + 0x1D4))
#define	ON2_ENC1_SWREG118	((volatile unsigned  *)(ON2_ENC1_BASE + 0x1D8))
#define	ON2_ENC1_SWREG119	((volatile unsigned  *)(ON2_ENC1_BASE + 0x1DC))
#define	ON2_ENC1_SWREG120	((volatile unsigned  *)(ON2_ENC1_BASE + 0x1E0))
#define	ON2_ENC1_SWREG121	((volatile unsigned  *)(ON2_ENC1_BASE + 0x1E4))
#define	ON2_ENC1_SWREG122	((volatile unsigned  *)(ON2_ENC1_BASE + 0x1E8))
#define	ON2_ENC1_SWREG123	((volatile unsigned  *)(ON2_ENC1_BASE + 0x1EC))
#define	ON2_ENC1_SWREG124	((volatile unsigned  *)(ON2_ENC1_BASE + 0x1F0))
#define	ON2_ENC1_SWREG125	((volatile unsigned  *)(ON2_ENC1_BASE + 0x1F4))
#define	ON2_ENC1_SWREG126	((volatile unsigned  *)(ON2_ENC1_BASE + 0x1F8))
#define	ON2_ENC1_SWREG127	((volatile unsigned  *)(ON2_ENC1_BASE + 0x1FC))
#define	ON2_ENC1_SWREG128	((volatile unsigned  *)(ON2_ENC1_BASE + 0x200))
#define	ON2_ENC1_SWREG129	((volatile unsigned  *)(ON2_ENC1_BASE + 0x204))
#define	ON2_ENC1_SWREG130	((volatile unsigned  *)(ON2_ENC1_BASE + 0x208))
#define	ON2_ENC1_SWREG131	((volatile unsigned  *)(ON2_ENC1_BASE + 0x20C))
#define	ON2_ENC1_SWREG132	((volatile unsigned  *)(ON2_ENC1_BASE + 0x210))
#define	ON2_ENC1_SWREG133	((volatile unsigned  *)(ON2_ENC1_BASE + 0x214))
#define	ON2_ENC1_SWREG134	((volatile unsigned  *)(ON2_ENC1_BASE + 0x218))
#define	ON2_ENC1_SWREG135	((volatile unsigned  *)(ON2_ENC1_BASE + 0x21C))
#define	ON2_ENC1_SWREG136	((volatile unsigned  *)(ON2_ENC1_BASE + 0x220))
#define	ON2_ENC1_SWREG137	((volatile unsigned  *)(ON2_ENC1_BASE + 0x224))
#define	ON2_ENC1_SWREG138	((volatile unsigned  *)(ON2_ENC1_BASE + 0x228))
#define	ON2_ENC1_SWREG139	((volatile unsigned  *)(ON2_ENC1_BASE + 0x22C))
#define	ON2_ENC1_SWREG140	((volatile unsigned  *)(ON2_ENC1_BASE + 0x230))
#define	ON2_ENC1_SWREG141	((volatile unsigned  *)(ON2_ENC1_BASE + 0x234))
#define	ON2_ENC1_SWREG142	((volatile unsigned  *)(ON2_ENC1_BASE + 0x238))
#define	ON2_ENC1_SWREG143	((volatile unsigned  *)(ON2_ENC1_BASE + 0x23C))
#define	ON2_ENC1_SWREG144	((volatile unsigned  *)(ON2_ENC1_BASE + 0x240))
#define	ON2_ENC1_SWREG145	((volatile unsigned  *)(ON2_ENC1_BASE + 0x244))
#define	ON2_ENC1_SWREG146	((volatile unsigned  *)(ON2_ENC1_BASE + 0x248))
#define	ON2_ENC1_SWREG147	((volatile unsigned  *)(ON2_ENC1_BASE + 0x24C))
#define	ON2_ENC1_SWREG148	((volatile unsigned  *)(ON2_ENC1_BASE + 0x250))
#define	ON2_ENC1_SWREG149	((volatile unsigned  *)(ON2_ENC1_BASE + 0x254))
#define	ON2_ENC1_SWREG150	((volatile unsigned  *)(ON2_ENC1_BASE + 0x258))
#define	ON2_ENC1_SWREG151	((volatile unsigned  *)(ON2_ENC1_BASE + 0x25C))
#define	ON2_ENC1_SWREG152	((volatile unsigned  *)(ON2_ENC1_BASE + 0x260))
#define	ON2_ENC1_SWREG153	((volatile unsigned  *)(ON2_ENC1_BASE + 0x264))
#define	ON2_ENC1_SWREG154	((volatile unsigned  *)(ON2_ENC1_BASE + 0x268))
#define	ON2_ENC1_SWREG155	((volatile unsigned  *)(ON2_ENC1_BASE + 0x26C))
#define	ON2_ENC1_SWREG156	((volatile unsigned  *)(ON2_ENC1_BASE + 0x270))
#define	ON2_ENC1_SWREG157	((volatile unsigned  *)(ON2_ENC1_BASE + 0x274))
#define	ON2_ENC1_SWREG158	((volatile unsigned  *)(ON2_ENC1_BASE + 0x278))
#define	ON2_ENC1_SWREG159	((volatile unsigned  *)(ON2_ENC1_BASE + 0x27C))
#define	ON2_ENC1_SWREG160	((volatile unsigned  *)(ON2_ENC1_BASE + 0x280))
#define	ON2_ENC1_SWREG161	((volatile unsigned  *)(ON2_ENC1_BASE + 0x284))
#define	ON2_ENC1_SWREG162	((volatile unsigned  *)(ON2_ENC1_BASE + 0x288))
#define	ON2_ENC1_SWREG163	((volatile unsigned  *)(ON2_ENC1_BASE + 0x28C))
#define	ON2_ENC1_SWREG164	((volatile unsigned  *)(ON2_ENC1_BASE + 0x290))
#define	ON2_ENC1_SWREG165	((volatile unsigned  *)(ON2_ENC1_BASE + 0x294))
#define	ON2_ENC1_SWREG166	((volatile unsigned  *)(ON2_ENC1_BASE + 0x298))
#define	ON2_ENC1_SWREG167	((volatile unsigned  *)(ON2_ENC1_BASE + 0x29C))
#define	ON2_ENC1_SWREG168	((volatile unsigned  *)(ON2_ENC1_BASE + 0x2A0))
#define	ON2_ENC1_SWREG169	((volatile unsigned  *)(ON2_ENC1_BASE + 0x2A4))
#define	ON2_ENC1_SWREG170	((volatile unsigned  *)(ON2_ENC1_BASE + 0x2A8))

//--------------------------------------
//   GPU register map
//--------------------------------------

//--------------------------------------
//   I2C2 register map
//--------------------------------------
#define I2C2_CON                            ((volatile unsigned *)( I2C2_BASE + 0x00 ))
#define I2C2_TAR                            ((volatile unsigned *)( I2C2_BASE + 0x04 ))
#define I2C2_HS_MADDR                       ((volatile unsigned *)( I2C2_BASE + 0x0C ))
#define I2C2_DATA_CMD                       ((volatile unsigned *)( I2C2_BASE + 0x10 ))           
#define I2C2_SS_SCL_HCNT                    ((volatile unsigned *)( I2C2_BASE + 0x14 ))
#define I2C2_SS_SCL_LCNT                    ((volatile unsigned *)( I2C2_BASE + 0x18 ))
#define I2C2_FS_SCL_HCNT                    ((volatile unsigned *)( I2C2_BASE + 0x1c ))
#define I2C2_FS_SCL_LCNT                    ((volatile unsigned *)( I2C2_BASE + 0x20 ))
#define I2C2_HS_SCL_HCNT                    ((volatile unsigned *)( I2C2_BASE + 0x24 ))
#define I2C2_HS_SCL_LCNT                    ((volatile unsigned *)( I2C2_BASE + 0x28 ))
#define I2C2_INTR_STAT                      ((volatile unsigned *)( I2C2_BASE + 0x2c ))
#define I2C2_INTR_EN                        ((volatile unsigned *)( I2C2_BASE + 0x30 ))
#define I2C2_RAW_INTR_STAT                  ((volatile unsigned *)( I2C2_BASE + 0x34 ))
#define I2C2_RX_TL                          ((volatile unsigned *)( I2C2_BASE + 0x38 ))
#define I2C2_TX_TL                          ((volatile unsigned *)( I2C2_BASE + 0x3c ))
#define I2C2_CLR_INTR                       ((volatile unsigned *)( I2C2_BASE + 0x40 ))
#define I2C2_CLR_RX_UNDER                   ((volatile unsigned *)( I2C2_BASE + 0x44 ))
#define I2C2_CLR_RX_OVER                    ((volatile unsigned *)( I2C2_BASE + 0x48 ))
#define I2C2_CLR_TX_OVER                    ((volatile unsigned *)( I2C2_BASE + 0x4c ))
#define I2C2_CLR_TX_ABRT                    ((volatile unsigned *)( I2C2_BASE + 0x54 ))
#define I2C2_CLR_ACTIVITY                   ((volatile unsigned *)( I2C2_BASE + 0x5c ))
#define I2C2_CLR_STOP_DET                   ((volatile unsigned *)( I2C2_BASE + 0x60 ))
#define I2C2_CLR_START_DET                  ((volatile unsigned *)( I2C2_BASE + 0x64 ))
#define I2C2_CLR_GEN_CALL                   ((volatile unsigned *)( I2C2_BASE + 0x68 ))
#define I2C2_ENABLE                         ((volatile unsigned *)( I2C2_BASE + 0x6c ))
#define I2C2_STATUS                         ((volatile unsigned *)( I2C2_BASE + 0x70 ))
#define I2C2_TXFLR                          ((volatile unsigned *)( I2C2_BASE + 0x74 ))
#define I2C2_RXFLR                          ((volatile unsigned *)( I2C2_BASE + 0x78 ))
#define I2C2_SDA_HOLD                       ((volatile unsigned *)( I2C2_BASE + 0x7c ))
#define I2C2_TX_ABRT_SOURCE                 ((volatile unsigned *)( I2C2_BASE + 0x80 ))

//--------------------------------------
//   KBS register map
//--------------------------------------
#define KBS_CTL                  ((volatile unsigned  * )( KBS_BASE + 0x00 ))
#define KBS_DIRKEY_CTL           ((volatile unsigned  * )( KBS_BASE + 0x04 ))
#define KBS_MASK                 ((volatile unsigned  * )( KBS_BASE + 0x08 ))
#define KBS_DETECT_INTVAL        ((volatile unsigned  * )( KBS_BASE + 0x0C ))
#define KBS_DBC_INTVAL           ((volatile unsigned  * )( KBS_BASE + 0x10 ))
#define KBS_LPRS_INTVAL          ((volatile unsigned  * )( KBS_BASE + 0x14 ))
#define KBS_ROTARY0              ((volatile unsigned  * )( KBS_BASE + 0x18 ))
#define KBS_ROTARY1              ((volatile unsigned  * )( KBS_BASE + 0x1C ))
#define KBS_MTXKEY_MANUAL_ROWOUT ((volatile unsigned  * )( KBS_BASE + 0x20 ))
#define KBS_MTXKEY_MANUAL_COLIN  ((volatile unsigned  * )( KBS_BASE + 0x24 ))
#define KBS_MTXKEY_FIFO          ((volatile unsigned  * )( KBS_BASE + 0x28 ))
#define KBS_MTXKEY_ASREG0        ((volatile unsigned  * )( KBS_BASE + 0x2C ))
#define KBS_MTXKEY_ASREG1        ((volatile unsigned  * )( KBS_BASE + 0x30 ))
#define KBS_DIRKEY_INT           ((volatile unsigned  * )( KBS_BASE + 0x34 ))
#define KBS_MTXROT_INT           ((volatile unsigned  * )( KBS_BASE + 0x38 ))
#define KBS_DIRKEY_INT_RAW       ((volatile unsigned  * )( KBS_BASE + 0x3C ))
#define KBS_MTXROT_INT_RAW       ((volatile unsigned  * )( KBS_BASE + 0x40 ))
#define KBS_DIRKEY_INT_EN        ((volatile unsigned  * )( KBS_BASE + 0x44 ))
#define KBS_MTXROT_INT_EN        ((volatile unsigned  * )( KBS_BASE + 0x48 ))

//--------------------------------------
//   SSI2 register map
//--------------------------------------
#define	SSI2_CTRLR0				((volatile unsigned  * )( SSI2_BASE + 0x00 ))
#define	SSI2_CTRLR1				((volatile unsigned  * )( SSI2_BASE + 0x04 ))
#define	SSI2_SSIENR				((volatile unsigned  * )( SSI2_BASE + 0x08 ))
#define	SSI2_MWCR				((volatile unsigned  * )( SSI2_BASE + 0x0C ))
#define	SSI2_SER				((volatile unsigned  * )( SSI2_BASE + 0x10 ))
#define	SSI2_BAUDR				((volatile unsigned  * )( SSI2_BASE + 0x14 ))
#define	SSI2_TXFTLR				((volatile unsigned  * )( SSI2_BASE + 0x18 ))
#define	SSI2_RXFTLR				((volatile unsigned  * )( SSI2_BASE + 0x1C ))
#define	SSI2_TXFLR				((volatile unsigned  * )( SSI2_BASE + 0x20 ))
#define	SSI2_RXFLR				((volatile unsigned  * )( SSI2_BASE + 0x24 ))
#define	SSI2_SR					((volatile unsigned  * )( SSI2_BASE + 0x28 ))
#define	SSI2_IMR				((volatile unsigned  * )( SSI2_BASE + 0x2C ))
#define	SSI2_ISR				((volatile unsigned  * )( SSI2_BASE + 0x30 ))
#define	SSI2_RISR				((volatile unsigned  * )( SSI2_BASE + 0x34 ))
#define	SSI2_TXOICR				((volatile unsigned  * )( SSI2_BASE + 0x38 ))
#define	SSI2_RXOICR				((volatile unsigned  * )( SSI2_BASE + 0x3C ))
#define	SSI2_RXUICR				((volatile unsigned  * )( SSI2_BASE + 0x40 ))
#define	SSI2_MSTICR				((volatile unsigned  * )( SSI2_BASE + 0x44 ))
#define	SSI2_ICR				((volatile unsigned  * )( SSI2_BASE + 0x48 ))
#define	SSI2_DMACR				((volatile unsigned  * )( SSI2_BASE + 0x4C ))
#define	SSI2_DMATDLR			((volatile unsigned  * )( SSI2_BASE + 0x50 ))
#define	SSI2_DMARDLR			((volatile unsigned  * )( SSI2_BASE + 0x54 ))
#define	SSI2_IDR				((volatile unsigned  * )( SSI2_BASE + 0x58 ))
#define	SSI2_SSI_COMP_VERSION	((volatile unsigned  * )( SSI2_BASE + 0x5C ))
#define	SSI2_DR					((volatile unsigned  * )( SSI2_BASE + 0x60 ))
#define	SSI2_RX_SAMPLE_DLY		((volatile unsigned  * )( SSI2_BASE + 0xF0 ))

//--------------------------------------
//   BP147 register map
//--------------------------------------
#define	BP147_SR_SIZE			((volatile unsigned  * )( BP147_BASE + 0x000))
#define	BP147_LCDC_SE_STAT      ((volatile unsigned  * )( BP147_BASE + 0x800))
#define	BP147_LCDC_SE_SET       ((volatile unsigned  * )( BP147_BASE + 0x804))
#define	BP147_LCDC_SE_CLR       ((volatile unsigned  * )( BP147_BASE + 0x808))
#define	BP147_LCDC_LOCK_STAT    ((volatile unsigned  * )( BP147_BASE + 0x80C))
#define	BP147_LCDC_LOCK_SET     ((volatile unsigned  * )( BP147_BASE + 0x810))
#define	BP147_LCDC_LOCK_CLR     ((volatile unsigned  * )( BP147_BASE + 0x814))
#define	BP147_DMAG_STAT         ((volatile unsigned  * )( BP147_BASE + 0x818))
#define	BP147_DMAG_SET          ((volatile unsigned  * )( BP147_BASE + 0x81C))
#define	BP147_DMAG_CLR          ((volatile unsigned  * )( BP147_BASE + 0x820))

//--------------------------------------                 
//   SDMMC register map
//--------------------------------------
#define SDMMC_CTRL                                ((volatile unsigned  *)( SDMMC_BASE + 0x00 ))
#define SDMMC_PWREN                               ((volatile unsigned  *)( SDMMC_BASE + 0x04 ))
#define SDMMC_CLKDIV                              ((volatile unsigned  *)( SDMMC_BASE + 0x08 ))
#define SDMMC_CLKSRC                              ((volatile unsigned  *)( SDMMC_BASE + 0x0c ))
#define SDMMC_CLKENA                              ((volatile unsigned  *)( SDMMC_BASE + 0x10 ))
#define SDMMC_TMOUT                               ((volatile unsigned  *)( SDMMC_BASE + 0x14 ))
#define SDMMC_CTYPE                               ((volatile unsigned  *)( SDMMC_BASE + 0x18 ))
#define SDMMC_BLKSIZ                              ((volatile unsigned  *)( SDMMC_BASE + 0x1c ))
#define SDMMC_BYTCNT                              ((volatile unsigned  *)( SDMMC_BASE + 0x20 ))
#define SDMMC_INTEN                               ((volatile unsigned  *)( SDMMC_BASE + 0x24 ))
#define SDMMC_CMDARG                              ((volatile unsigned  *)( SDMMC_BASE + 0x28 ))
#define SDMMC_CMD                                 ((volatile unsigned  *)( SDMMC_BASE + 0x2c ))
#define SDMMC_RESP0                               ((volatile unsigned  *)( SDMMC_BASE + 0x30 ))
#define SDMMC_RESP1                               ((volatile unsigned  *)( SDMMC_BASE + 0x34 ))
#define SDMMC_RESP2                               ((volatile unsigned  *)( SDMMC_BASE + 0x38 ))
#define SDMMC_RESP3                               ((volatile unsigned  *)( SDMMC_BASE + 0x3c ))
#define SDMMC_MINTSTS                             ((volatile unsigned  *)( SDMMC_BASE + 0x40 ))
#define SDMMC_RINTSTS                             ((volatile unsigned  *)( SDMMC_BASE + 0x44 ))
#define SDMMC_STATUS                              ((volatile unsigned  *)( SDMMC_BASE + 0x48 ))
#define SDMMC_FIFOTH                              ((volatile unsigned  *)( SDMMC_BASE + 0x4c ))
#define SDMMC_CDETECT                             ((volatile unsigned  *)( SDMMC_BASE + 0x50 ))
#define SDMMC_WRTPRT                              ((volatile unsigned  *)( SDMMC_BASE + 0x54 ))
#define SDMMC_GPIO                                ((volatile unsigned  *)( SDMMC_BASE + 0x58 ))
#define SDMMC_TCBCNT                              ((volatile unsigned  *)( SDMMC_BASE + 0x5c ))
#define SDMMC_TBBCNT                              ((volatile unsigned  *)( SDMMC_BASE + 0x60 ))
#define SDMMC_DEBNCE                              ((volatile unsigned  *)( SDMMC_BASE + 0x64 ))
#define SDMMC_USRID                               ((volatile unsigned  *)( SDMMC_BASE + 0x68 ))
#define SDMMC_VERID                               ((volatile unsigned  *)( SDMMC_BASE + 0x6c ))
#define SDMMC_HCON                                ((volatile unsigned  *)( SDMMC_BASE + 0x70 ))
#define SDMMC_UHSREG                              ((volatile unsigned  *)( SDMMC_BASE + 0x74 ))
#define SDMMC_RST_n                               ((volatile unsigned  *)( SDMMC_BASE + 0x78 ))
#define SDMMC_BMOD                                ((volatile unsigned  *)( SDMMC_BASE + 0x80 ))
#define SDMMC_PLDMND                              ((volatile unsigned  *)( SDMMC_BASE + 0x84 ))
#define SDMMC_DBADDR                              ((volatile unsigned  *)( SDMMC_BASE + 0x88 ))
#define SDMMC_IDSTS                               ((volatile unsigned  *)( SDMMC_BASE + 0x8c ))
#define SDMMC_IDINTEN                             ((volatile unsigned  *)( SDMMC_BASE + 0x90 ))
#define SDMMC_DSCADDR                             ((volatile unsigned  *)( SDMMC_BASE + 0x94 ))
#define SDMMC_BUFADDR                             ((volatile unsigned  *)( SDMMC_BASE + 0x98 ))
#define SDMMC_CARDTHRCTL                          ((volatile unsigned  *)( SDMMC_BASE + 0x100))
#define SDMMC_BACK_END_POWER                      ((volatile unsigned  *)( SDMMC_BASE + 0x104))
#define SDMMC_FIFO                                ((volatile unsigned  *)( SDMMC_BASE + 0x200))

//--------------------------------------
//   SDMMC0 register map
//--------------------------------------
#define TF_CTRL                                ((volatile unsigned  *)( TF_BASE + 0x00 ))
#define TF_PWREN                               ((volatile unsigned  *)( TF_BASE + 0x04 ))
#define TF_CLKDIV                              ((volatile unsigned  *)( TF_BASE + 0x08 ))
#define TF_CLKSRC                              ((volatile unsigned  *)( TF_BASE + 0x0c ))
#define TF_CLKENA                              ((volatile unsigned  *)( TF_BASE + 0x10 ))
#define TF_TMOUT                               ((volatile unsigned  *)( TF_BASE + 0x14 ))
#define TF_CTYPE                               ((volatile unsigned  *)( TF_BASE + 0x18 ))
#define TF_BLKSIZ                              ((volatile unsigned  *)( TF_BASE + 0x1c ))
#define TF_BYTCNT                              ((volatile unsigned  *)( TF_BASE + 0x20 ))
#define TF_INTMASK                             ((volatile unsigned  *)( TF_BASE + 0x24 ))
#define TF_CMDARG                              ((volatile unsigned  *)( TF_BASE + 0x28 ))
#define TF_CMD                                 ((volatile unsigned  *)( TF_BASE + 0x2c ))
#define TF_RESP0                               ((volatile unsigned  *)( TF_BASE + 0x30 ))
#define TF_RESP1                               ((volatile unsigned  *)( TF_BASE + 0x34 ))
#define TF_RESP2                               ((volatile unsigned  *)( TF_BASE + 0x38 ))
#define TF_RESP3                               ((volatile unsigned  *)( TF_BASE + 0x3c ))
#define TF_MINTSTS                             ((volatile unsigned  *)( TF_BASE + 0x40 ))
#define TF_RINTSTS                             ((volatile unsigned  *)( TF_BASE + 0x44 ))
#define TF_STATUS                              ((volatile unsigned  *)( TF_BASE + 0x48 ))
#define TF_FIFOTH                              ((volatile unsigned  *)( TF_BASE + 0x4c ))
#define TF_CDETECT                             ((volatile unsigned  *)( TF_BASE + 0x50 ))
#define TF_WRTPRT                              ((volatile unsigned  *)( TF_BASE + 0x54 ))
#define TF_GPIO                                ((volatile unsigned  *)( TF_BASE + 0x58 ))
#define TF_TCBCNT                              ((volatile unsigned  *)( TF_BASE + 0x5c ))
#define TF_TBBCNT                              ((volatile unsigned  *)( TF_BASE + 0x60 ))
#define TF_DEBNCE                              ((volatile unsigned  *)( TF_BASE + 0x64 ))
#define TF_USRID                               ((volatile unsigned  *)( TF_BASE + 0x68 ))
#define TF_VERID                               ((volatile unsigned  *)( TF_BASE + 0x6c ))
#define TF_HCON                                ((volatile unsigned  *)( TF_BASE + 0x70 ))
#define TF_UHSREG                              ((volatile unsigned  *)( TF_BASE + 0x74 ))
#define TF_RST_n                               ((volatile unsigned  *)( TF_BASE + 0x78 ))
#define TF_BMOD                                ((volatile unsigned  *)( TF_BASE + 0x80 ))
#define TF_PLDMND                              ((volatile unsigned  *)( TF_BASE + 0x84 ))
#define TF_DBADDR                              ((volatile unsigned  *)( TF_BASE + 0x88 ))
#define TF_IDSTS                               ((volatile unsigned  *)( TF_BASE + 0x8c ))
#define TF_IDINTEN                             ((volatile unsigned  *)( TF_BASE + 0x90 ))
#define TF_DSCADDR                             ((volatile unsigned  *)( TF_BASE + 0x94 ))
#define TF_BUFADDR                             ((volatile unsigned  *)( TF_BASE + 0x98 ))
#define TF_CARDTHRCTL                          ((volatile unsigned  *)( TF_BASE + 0x100))
#define TF_BACK_END_POWER                      ((volatile unsigned  *)( TF_BASE + 0x104))
#define TF_FIFO                                ((volatile unsigned  *)( TF_BASE + 0x200))
//--------------------------------------
//   SDMMC0 register map
//--------------------------------------
#define SDMMC0_CTRL                                ((volatile unsigned  *)( SDMMC0_BASE + 0x00 ))
#define SDMMC0_PWREN                               ((volatile unsigned  *)( SDMMC0_BASE + 0x04 ))
#define SDMMC0_CLKDIV                              ((volatile unsigned  *)( SDMMC0_BASE + 0x08 ))
#define SDMMC0_CLKSRC                              ((volatile unsigned  *)( SDMMC0_BASE + 0x0c ))
#define SDMMC0_CLKENA                              ((volatile unsigned  *)( SDMMC0_BASE + 0x10 ))
#define SDMMC0_TMOUT                               ((volatile unsigned  *)( SDMMC0_BASE + 0x14 ))
#define SDMMC0_CTYPE                               ((volatile unsigned  *)( SDMMC0_BASE + 0x18 ))
#define SDMMC0_BLKSIZ                              ((volatile unsigned  *)( SDMMC0_BASE + 0x1c ))
#define SDMMC0_BYTCNT                              ((volatile unsigned  *)( SDMMC0_BASE + 0x20 ))
#define SDMMC0_INTMASK                             ((volatile unsigned  *)( SDMMC0_BASE + 0x24 ))
#define SDMMC0_CMDARG                              ((volatile unsigned  *)( SDMMC0_BASE + 0x28 ))
#define SDMMC0_CMD                                 ((volatile unsigned  *)( SDMMC0_BASE + 0x2c ))
#define SDMMC0_RESP0                               ((volatile unsigned  *)( SDMMC0_BASE + 0x30 ))
#define SDMMC0_RESP1                               ((volatile unsigned  *)( SDMMC0_BASE + 0x34 ))
#define SDMMC0_RESP2                               ((volatile unsigned  *)( SDMMC0_BASE + 0x38 ))
#define SDMMC0_RESP3                               ((volatile unsigned  *)( SDMMC0_BASE + 0x3c ))
#define SDMMC0_MINTSTS                             ((volatile unsigned  *)( SDMMC0_BASE + 0x40 ))
#define SDMMC0_RINTSTS                             ((volatile unsigned  *)( SDMMC0_BASE + 0x44 ))
#define SDMMC0_STATUS                              ((volatile unsigned  *)( SDMMC0_BASE + 0x48 ))
#define SDMMC0_FIFOTH                              ((volatile unsigned  *)( SDMMC0_BASE + 0x4c ))
#define SDMMC0_CDETECT                             ((volatile unsigned  *)( SDMMC0_BASE + 0x50 ))
#define SDMMC0_WRTPRT                              ((volatile unsigned  *)( SDMMC0_BASE + 0x54 ))
#define SDMMC0_GPIO                                ((volatile unsigned  *)( SDMMC0_BASE + 0x58 ))
#define SDMMC0_TCBCNT                              ((volatile unsigned  *)( SDMMC0_BASE + 0x5c ))
#define SDMMC0_TBBCNT                              ((volatile unsigned  *)( SDMMC0_BASE + 0x60 ))
#define SDMMC0_DEBNCE                              ((volatile unsigned  *)( SDMMC0_BASE + 0x64 ))
#define SDMMC0_USRID                               ((volatile unsigned  *)( SDMMC0_BASE + 0x68 ))
#define SDMMC0_VERID                               ((volatile unsigned  *)( SDMMC0_BASE + 0x6c ))
#define SDMMC0_HCON                                ((volatile unsigned  *)( SDMMC0_BASE + 0x70 ))
#define SDMMC0_UHSREG                              ((volatile unsigned  *)( SDMMC0_BASE + 0x74 ))
#define SDMMC0_RST_n                               ((volatile unsigned  *)( SDMMC0_BASE + 0x78 ))
#define SDMMC0_BMOD                                ((volatile unsigned  *)( SDMMC0_BASE + 0x80 ))
#define SDMMC0_PLDMND                              ((volatile unsigned  *)( SDMMC0_BASE + 0x84 ))
#define SDMMC0_DBADDR                              ((volatile unsigned  *)( SDMMC0_BASE + 0x88 ))
#define SDMMC0_IDSTS                               ((volatile unsigned  *)( SDMMC0_BASE + 0x8c ))
#define SDMMC0_IDINTEN                             ((volatile unsigned  *)( SDMMC0_BASE + 0x90 ))
#define SDMMC0_DSCADDR                             ((volatile unsigned  *)( SDMMC0_BASE + 0x94 ))
#define SDMMC0_BUFADDR                             ((volatile unsigned  *)( SDMMC0_BASE + 0x98 ))
#define SDMMC0_CARDTHRCTL                          ((volatile unsigned  *)( SDMMC0_BASE + 0x100))
#define SDMMC0_BACK_END_POWER                      ((volatile unsigned  *)( SDMMC0_BASE + 0x104))
#define SDMMC0_FIFO                                ((volatile unsigned  *)( SDMMC0_BASE + 0x200))

//--------------------------------------
//   SDMMC1 register map
//--------------------------------------
#define SDMMC1_CTRL                                ((volatile unsigned  *)( SDMMC1_BASE + 0x00 ))
#define SDMMC1_PWREN                               ((volatile unsigned  *)( SDMMC1_BASE + 0x04 ))
#define SDMMC1_CLKDIV                              ((volatile unsigned  *)( SDMMC1_BASE + 0x08 ))
#define SDMMC1_CLKSRC                              ((volatile unsigned  *)( SDMMC1_BASE + 0x0c ))
#define SDMMC1_CLKENA                              ((volatile unsigned  *)( SDMMC1_BASE + 0x10 ))
#define SDMMC1_TMOUT                               ((volatile unsigned  *)( SDMMC1_BASE + 0x14 ))
#define SDMMC1_CTYPE                               ((volatile unsigned  *)( SDMMC1_BASE + 0x18 ))
#define SDMMC1_BLKSIZ                              ((volatile unsigned  *)( SDMMC1_BASE + 0x1c ))
#define SDMMC1_BYTCNT                              ((volatile unsigned  *)( SDMMC1_BASE + 0x20 ))
#define SDMMC1_INTMASK                             ((volatile unsigned  *)( SDMMC1_BASE + 0x24 ))
#define SDMMC1_CMDARG                              ((volatile unsigned  *)( SDMMC1_BASE + 0x28 ))
#define SDMMC1_CMD                                 ((volatile unsigned  *)( SDMMC1_BASE + 0x2c ))
#define SDMMC1_RESP0                               ((volatile unsigned  *)( SDMMC1_BASE + 0x30 ))
#define SDMMC1_RESP1                               ((volatile unsigned  *)( SDMMC1_BASE + 0x34 ))
#define SDMMC1_RESP2                               ((volatile unsigned  *)( SDMMC1_BASE + 0x38 ))
#define SDMMC1_RESP3                               ((volatile unsigned  *)( SDMMC1_BASE + 0x3c ))
#define SDMMC1_MINTSTS                             ((volatile unsigned  *)( SDMMC1_BASE + 0x40 ))
#define SDMMC1_RINTSTS                             ((volatile unsigned  *)( SDMMC1_BASE + 0x44 ))
#define SDMMC1_STATUS                              ((volatile unsigned  *)( SDMMC1_BASE + 0x48 ))
#define SDMMC1_FIFOTH                              ((volatile unsigned  *)( SDMMC1_BASE + 0x4c ))
#define SDMMC1_CDETECT                             ((volatile unsigned  *)( SDMMC1_BASE + 0x50 ))
#define SDMMC1_WRTPRT                              ((volatile unsigned  *)( SDMMC1_BASE + 0x54 ))
#define SDMMC1_GPIO                                ((volatile unsigned  *)( SDMMC1_BASE + 0x58 ))
#define SDMMC1_TCBCNT                              ((volatile unsigned  *)( SDMMC1_BASE + 0x5c ))
#define SDMMC1_TBBCNT                              ((volatile unsigned  *)( SDMMC1_BASE + 0x60 ))
#define SDMMC1_DEBNCE                              ((volatile unsigned  *)( SDMMC1_BASE + 0x64 ))
#define SDMMC1_USRID                               ((volatile unsigned  *)( SDMMC1_BASE + 0x68 ))
#define SDMMC1_VERID                               ((volatile unsigned  *)( SDMMC1_BASE + 0x6c ))
#define SDMMC1_HCON                                ((volatile unsigned  *)( SDMMC1_BASE + 0x70 ))
#define SDMMC1_UHSREG                              ((volatile unsigned  *)( SDMMC1_BASE + 0x74 ))
#define SDMMC1_RST_n                               ((volatile unsigned  *)( SDMMC1_BASE + 0x78 ))
#define SDMMC1_BMOD                                ((volatile unsigned  *)( SDMMC1_BASE + 0x80 ))
#define SDMMC1_PLDMND                              ((volatile unsigned  *)( SDMMC1_BASE + 0x84 ))
#define SDMMC1_DBADDR                              ((volatile unsigned  *)( SDMMC1_BASE + 0x88 ))
#define SDMMC1_IDSTS                               ((volatile unsigned  *)( SDMMC1_BASE + 0x8c ))
#define SDMMC1_IDINTEN                             ((volatile unsigned  *)( SDMMC1_BASE + 0x90 ))
#define SDMMC1_DSCADDR                             ((volatile unsigned  *)( SDMMC1_BASE + 0x94 ))
#define SDMMC1_BUFADDR                             ((volatile unsigned  *)( SDMMC1_BASE + 0x98 ))
#define SDMMC1_CARDTHRCTL                          ((volatile unsigned  *)( SDMMC1_BASE + 0x100))
#define SDMMC1_BACK_END_POWER                      ((volatile unsigned  *)( SDMMC1_BASE + 0x104))
#define SDMMC1_FIFO                                ((volatile unsigned  *)( SDMMC1_BASE + 0x200))

//--------------------------------------
//   SDMMC2 register map
//--------------------------------------
#define SDMMC2_CTRL                                ((volatile unsigned  *)( SDMMC2_BASE + 0x00 ))
#define SDMMC2_PWREN                               ((volatile unsigned  *)( SDMMC2_BASE + 0x04 ))
#define SDMMC2_CLKDIV                              ((volatile unsigned  *)( SDMMC2_BASE + 0x08 ))
#define SDMMC2_CLKSRC                              ((volatile unsigned  *)( SDMMC2_BASE + 0x0c ))
#define SDMMC2_CLKENA                              ((volatile unsigned  *)( SDMMC2_BASE + 0x10 ))
#define SDMMC2_TMOUT                               ((volatile unsigned  *)( SDMMC2_BASE + 0x14 ))
#define SDMMC2_CTYPE                               ((volatile unsigned  *)( SDMMC2_BASE + 0x18 ))
#define SDMMC2_BLKSIZ                              ((volatile unsigned  *)( SDMMC2_BASE + 0x1c ))
#define SDMMC2_BYTCNT                              ((volatile unsigned  *)( SDMMC2_BASE + 0x20 ))
#define SDMMC2_INTMASK                             ((volatile unsigned  *)( SDMMC2_BASE + 0x24 ))
#define SDMMC2_CMDARG                              ((volatile unsigned  *)( SDMMC2_BASE + 0x28 ))
#define SDMMC2_CMD                                 ((volatile unsigned  *)( SDMMC2_BASE + 0x2c ))
#define SDMMC2_RESP0                               ((volatile unsigned  *)( SDMMC2_BASE + 0x30 ))
#define SDMMC2_RESP1                               ((volatile unsigned  *)( SDMMC2_BASE + 0x34 ))
#define SDMMC2_RESP2                               ((volatile unsigned  *)( SDMMC2_BASE + 0x38 ))
#define SDMMC2_RESP3                               ((volatile unsigned  *)( SDMMC2_BASE + 0x3c ))
#define SDMMC2_MINTSTS                             ((volatile unsigned  *)( SDMMC2_BASE + 0x40 ))
#define SDMMC2_RINTSTS                             ((volatile unsigned  *)( SDMMC2_BASE + 0x44 ))
#define SDMMC2_STATUS                              ((volatile unsigned  *)( SDMMC2_BASE + 0x48 ))
#define SDMMC2_FIFOTH                              ((volatile unsigned  *)( SDMMC2_BASE + 0x4c ))
#define SDMMC2_CDETECT                             ((volatile unsigned  *)( SDMMC2_BASE + 0x50 ))
#define SDMMC2_WRTPRT                              ((volatile unsigned  *)( SDMMC2_BASE + 0x54 ))
#define SDMMC2_GPIO                                ((volatile unsigned  *)( SDMMC2_BASE + 0x58 ))
#define SDMMC2_TCBCNT                              ((volatile unsigned  *)( SDMMC2_BASE + 0x5c ))
#define SDMMC2_TBBCNT                              ((volatile unsigned  *)( SDMMC2_BASE + 0x60 ))
#define SDMMC2_DEBNCE                              ((volatile unsigned  *)( SDMMC2_BASE + 0x64 ))
#define SDMMC2_USRID                               ((volatile unsigned  *)( SDMMC2_BASE + 0x68 ))
#define SDMMC2_VERID                               ((volatile unsigned  *)( SDMMC2_BASE + 0x6c ))
#define SDMMC2_HCON                                ((volatile unsigned  *)( SDMMC2_BASE + 0x70 ))
#define SDMMC2_UHSREG                              ((volatile unsigned  *)( SDMMC2_BASE + 0x74 ))
#define SDMMC2_RST_n                               ((volatile unsigned  *)( SDMMC2_BASE + 0x78 ))
#define SDMMC2_BMOD                                ((volatile unsigned  *)( SDMMC2_BASE + 0x80 ))
#define SDMMC2_PLDMND                              ((volatile unsigned  *)( SDMMC2_BASE + 0x84 ))
#define SDMMC2_DBADDR                              ((volatile unsigned  *)( SDMMC2_BASE + 0x88 ))
#define SDMMC2_IDSTS                               ((volatile unsigned  *)( SDMMC2_BASE + 0x8c ))
#define SDMMC2_IDINTEN                             ((volatile unsigned  *)( SDMMC2_BASE + 0x90 ))
#define SDMMC2_DSCADDR                             ((volatile unsigned  *)( SDMMC2_BASE + 0x94 ))
#define SDMMC2_BUFADDR                             ((volatile unsigned  *)( SDMMC2_BASE + 0x98 ))
#define SDMMC2_CARDTHRCTL                          ((volatile unsigned  *)( SDMMC2_BASE + 0x100))
#define SDMMC2_BACK_END_POWER                      ((volatile unsigned  *)( SDMMC2_BASE + 0x104))
#define SDMMC2_FIFO                                ((volatile unsigned  *)( SDMMC2_BASE + 0x200))


//--------------------------------------
//   SDMMC3 register map
//--------------------------------------
#define SDMMC3_CTRL                                ((volatile unsigned  *)( SDMMC3_BASE + 0x00 ))
#define SDMMC3_PWREN                               ((volatile unsigned  *)( SDMMC3_BASE + 0x04 ))
#define SDMMC3_CLKDIV                              ((volatile unsigned  *)( SDMMC3_BASE + 0x08 ))
#define SDMMC3_CLKSRC                              ((volatile unsigned  *)( SDMMC3_BASE + 0x0c ))
#define SDMMC3_CLKENA                              ((volatile unsigned  *)( SDMMC3_BASE + 0x10 ))
#define SDMMC3_TMOUT                               ((volatile unsigned  *)( SDMMC3_BASE + 0x14 ))
#define SDMMC3_CTYPE                               ((volatile unsigned  *)( SDMMC3_BASE + 0x18 ))
#define SDMMC3_BLKSIZ                              ((volatile unsigned  *)( SDMMC3_BASE + 0x1c ))
#define SDMMC3_BYTCNT                              ((volatile unsigned  *)( SDMMC3_BASE + 0x20 ))
#define SDMMC3_INTMASK                             ((volatile unsigned  *)( SDMMC3_BASE + 0x24 ))
#define SDMMC3_CMDARG                              ((volatile unsigned  *)( SDMMC3_BASE + 0x28 ))
#define SDMMC3_CMD                                 ((volatile unsigned  *)( SDMMC3_BASE + 0x2c ))
#define SDMMC3_RESP0                               ((volatile unsigned  *)( SDMMC3_BASE + 0x30 ))
#define SDMMC3_RESP1                               ((volatile unsigned  *)( SDMMC3_BASE + 0x34 ))
#define SDMMC3_RESP2                               ((volatile unsigned  *)( SDMMC3_BASE + 0x38 ))
#define SDMMC3_RESP3                               ((volatile unsigned  *)( SDMMC3_BASE + 0x3c ))
#define SDMMC3_MINTSTS                             ((volatile unsigned  *)( SDMMC3_BASE + 0x40 ))
#define SDMMC3_RINTSTS                             ((volatile unsigned  *)( SDMMC3_BASE + 0x44 ))
#define SDMMC3_STATUS                              ((volatile unsigned  *)( SDMMC3_BASE + 0x48 ))
#define SDMMC3_FIFOTH                              ((volatile unsigned  *)( SDMMC3_BASE + 0x4c ))
#define SDMMC3_CDETECT                             ((volatile unsigned  *)( SDMMC3_BASE + 0x50 ))
#define SDMMC3_WRTPRT                              ((volatile unsigned  *)( SDMMC3_BASE + 0x54 ))
#define SDMMC3_GPIO                                ((volatile unsigned  *)( SDMMC3_BASE + 0x58 ))
#define SDMMC3_TCBCNT                              ((volatile unsigned  *)( SDMMC3_BASE + 0x5c ))
#define SDMMC3_TBBCNT                              ((volatile unsigned  *)( SDMMC3_BASE + 0x60 ))
#define SDMMC3_DEBNCE                              ((volatile unsigned  *)( SDMMC3_BASE + 0x64 ))
#define SDMMC3_USRID                               ((volatile unsigned  *)( SDMMC3_BASE + 0x68 ))
#define SDMMC3_VERID                               ((volatile unsigned  *)( SDMMC3_BASE + 0x6c ))
#define SDMMC3_HCON                                ((volatile unsigned  *)( SDMMC3_BASE + 0x70 ))
#define SDMMC3_UHSREG                             ((volatile unsigned  *)( SDMMC3_BASE + 0x74 ))
#define SDMMC3_RST_n                               ((volatile unsigned  *)( SDMMC3_BASE + 0x78 ))
#define SDMMC3_BMOD                                ((volatile unsigned  *)( SDMMC3_BASE + 0x80 ))
#define SDMMC3_PLDMND                              ((volatile unsigned  *)( SDMMC3_BASE + 0x84 ))
#define SDMMC3_DBADDR                              ((volatile unsigned  *)( SDMMC3_BASE + 0x88 ))
#define SDMMC3_IDSTS                               ((volatile unsigned  *)( SDMMC3_BASE + 0x8c ))
#define SDMMC3_IDINTEN                             ((volatile unsigned  *)( SDMMC3_BASE + 0x90 ))
#define SDMMC3_DSCADDR                             ((volatile unsigned  *)( SDMMC3_BASE + 0x94 ))
#define SDMMC3_BUFADDR                             ((volatile unsigned  *)( SDMMC3_BASE + 0x98 ))
#define SDMMC3_CARDTHRCTL                          ((volatile unsigned  *)( SDMMC3_BASE + 0x100))
#define SDMMC3_BACK_END_POWER                      ((volatile unsigned  *)( SDMMC3_BASE + 0x104))
#define SDMMC3_FIFO                                ((volatile unsigned  *)( SDMMC3_BASE + 0x200))

//--------------------------------------
//   TPZCTL register map
//--------------------------------------
#define TPZCTL_CP_TPZ_CFG       	((volatile unsigned  *)(TPZCTL_BASE + 0x00))
#define TPZCTL_CP_RGN_EN        	((volatile unsigned  *)(TPZCTL_BASE + 0x04))
#define TPZCTL_CP_RGN_UPDT      	((volatile unsigned  *)(TPZCTL_BASE + 0x08))
#define TPZCTL_CP_TPZ_DADDR     	((volatile unsigned  *)(TPZCTL_BASE + 0x0C))
#define TPZCTL_AP_TPZ_CFG0      	((volatile unsigned  *)(TPZCTL_BASE + 0x10))
#define TPZCTL_AP_RGN0_EN       	((volatile unsigned  *)(TPZCTL_BASE + 0x14))
#define TPZCTL_AP_RGN0_UPDT     	((volatile unsigned  *)(TPZCTL_BASE + 0x18))
#define TPZCTL_AP_TPZ_CFG1      	((volatile unsigned  *)(TPZCTL_BASE + 0x1c))
#define TPZCTL_AP_RGN1_EN       	((volatile unsigned  *)(TPZCTL_BASE + 0x20))
#define TPZCTL_AP_RGN1_UPDT     	((volatile unsigned  *)(TPZCTL_BASE + 0x24))
#define TPZCTL_AP_TPZ_CFG2      	((volatile unsigned  *)(TPZCTL_BASE + 0x28))
#define TPZCTL_AP_RGN2_EN       	((volatile unsigned  *)(TPZCTL_BASE + 0x2C))
#define TPZCTL_AP_RGN2_UPDT     	((volatile unsigned  *)(TPZCTL_BASE + 0x30))
#define TPZCTL_AP_TPZ_CFG3      	((volatile unsigned  *)(TPZCTL_BASE + 0x34))
#define TPZCTL_AP_RGN3_EN       	((volatile unsigned  *)(TPZCTL_BASE + 0x38))
#define TPZCTL_AP_RGN3_UPDT     	((volatile unsigned  *)(TPZCTL_BASE + 0x3C))
#define TPZCTL_AP_TPZ_DADDR     	((volatile unsigned  *)(TPZCTL_BASE + 0x40))
#define TPZCTL_INTRAW     			((volatile unsigned  *)(TPZCTL_BASE + 0x44))
#define TPZCTL_INTE       			((volatile unsigned  *)(TPZCTL_BASE + 0x48))
#define TPZCTL_INTS       			((volatile unsigned  *)(TPZCTL_BASE + 0x4C))
#define TPZCTL_RANDOM_NUM       	((volatile unsigned  *)(TPZCTL_BASE + 0x50))
#define TPZCTL_M0_RAM_SEC       	((volatile unsigned  *)(TPZCTL_BASE + 0x54))

//--------------------------------------
//   CIPHER register map
//--------------------------------------
#define AES_BASE                ( CIPHER_BASE + 0x0   )
#define SHA_BASE                ( CIPHER_BASE + 0x800 )
//AES 
#define AES_START        	((volatile unsigned  * )( AES_BASE + 0x00 ))
#define AES_CTL          	((volatile unsigned  * )( AES_BASE + 0x04 )) 
#define AES_INTR         	((volatile unsigned  * )( AES_BASE + 0x08 )) 
#define AES_INTE         	((volatile unsigned  * )( AES_BASE + 0x0C ))
#define AES_INTS         	((volatile unsigned  * )( AES_BASE + 0x10 ))
#define AES_KEY_LEN      	((volatile unsigned  * )( AES_BASE + 0x14 )) 
#define AES_KEY_UPDATE   	((volatile unsigned  * )( AES_BASE + 0x18 )) 
#define AES_BLK_NUM      	((volatile unsigned  * )( AES_BASE + 0x1C ))
#define AES_SADDR        	((volatile unsigned  * )( AES_BASE + 0x20 ))
#define AES_CUR_SAR      	((volatile unsigned  * )( AES_BASE + 0x24 )) 
#define AES_TADDR        	((volatile unsigned  * )( AES_BASE + 0x30 )) 
#define AES_CUR_TAR      	((volatile unsigned  * )( AES_BASE + 0x34 ))
#define AES_IN0          	((volatile unsigned  * )( AES_BASE + 0x40 ))
#define AES_IN1          	((volatile unsigned  * )( AES_BASE + 0x44 )) 
#define AES_IN2          	((volatile unsigned  * )( AES_BASE + 0x48 )) 
#define AES_IN3          	((volatile unsigned  * )( AES_BASE + 0x4C ))
#define AES_OUT0         	((volatile unsigned  * )( AES_BASE + 0x50 ))
#define AES_OUT1         	((volatile unsigned  * )( AES_BASE + 0x54 )) 
#define AES_OUT2         	((volatile unsigned  * )( AES_BASE + 0x58 )) 
#define AES_OUT3         	((volatile unsigned  * )( AES_BASE + 0x5C ))
#define AES_KEY0         	((volatile unsigned  * )( AES_BASE + 0x60 ))
#define AES_KEY1         	((volatile unsigned  * )( AES_BASE + 0x64 )) 
#define AES_KEY2         	((volatile unsigned  * )( AES_BASE + 0x68 )) 
#define AES_KEY3         	((volatile unsigned  * )( AES_BASE + 0x6C ))
#define AES_KEY4         	((volatile unsigned  * )( AES_BASE + 0x70 ))
#define AES_KEY5         	((volatile unsigned  * )( AES_BASE + 0x74 )) 
#define AES_KEY6         	((volatile unsigned  * )( AES_BASE + 0x78 )) 
#define AES_KEY7         	((volatile unsigned  * )( AES_BASE + 0x7C ))
#define AES_KEY_MASK0    	((volatile unsigned  * )( AES_BASE + 0x80 ))
#define AES_KEY_MASK1    	((volatile unsigned  * )( AES_BASE + 0x84 )) 
#define AES_KEY_MASK2    	((volatile unsigned  * )( AES_BASE + 0x88 )) 
#define AES_KEY_MASK3    	((volatile unsigned  * )( AES_BASE + 0x8C ))
#define AES_KEY_MASK4    	((volatile unsigned  * )( AES_BASE + 0x90 ))
#define AES_KEY_MASK5    	((volatile unsigned  * )( AES_BASE + 0x94 )) 
#define AES_KEY_MASK6     	((volatile unsigned  * )( AES_BASE + 0x98 )) 
#define AES_KEY_MASK7     	((volatile unsigned  * )( AES_BASE + 0x9C ))
#define AES_LP_CTRL         ((volatile unsigned  * )( AES_BASE + 0xA0 ))
//SHA                                
#define SHA_CTL          	((volatile unsigned  * )( SHA_BASE + 0x00 ))
#define SHA_IN_TYPE      	((volatile unsigned  * )( SHA_BASE + 0x04 ))
#define SHA_MOD          	((volatile unsigned  * )( SHA_BASE + 0x08 ))
#define SHA_INTR         	((volatile unsigned  * )( SHA_BASE + 0x0C ))
#define SHA_INTE         	((volatile unsigned  * )( SHA_BASE + 0x10 ))
#define SHA_INTS         	((volatile unsigned  * )( SHA_BASE + 0x14 ))
#define SHA_SADDR        	((volatile unsigned  * )( SHA_BASE + 0x18 ))
#define SHA_CUR_SAR      	((volatile unsigned  * )( SHA_BASE + 0x1C ))
#define SHA_LINE_NUM     	((volatile unsigned  * )( SHA_BASE + 0x20 ))
#define SHA_W0           	((volatile unsigned  * )( SHA_BASE + 0x24 ))
#define SHA_W1           	((volatile unsigned  * )( SHA_BASE + 0x28 ))
#define SHA_W2           	((volatile unsigned  * )( SHA_BASE + 0x2C ))
#define SHA_W3           	((volatile unsigned  * )( SHA_BASE + 0x30 ))
#define SHA_W4           	((volatile unsigned  * )( SHA_BASE + 0x34 ))
#define SHA_W5           	((volatile unsigned  * )( SHA_BASE + 0x38 ))
#define SHA_W6           	((volatile unsigned  * )( SHA_BASE + 0x3C ))
#define SHA_W7           	((volatile unsigned  * )( SHA_BASE + 0x40 ))
#define SHA_W8           	((volatile unsigned  * )( SHA_BASE + 0x44 ))
#define SHA_W9           	((volatile unsigned  * )( SHA_BASE + 0x48 ))
#define SHA_W10          	((volatile unsigned  * )( SHA_BASE + 0x4C ))
#define SHA_W11          	((volatile unsigned  * )( SHA_BASE + 0x50 ))
#define SHA_W12          	((volatile unsigned  * )( SHA_BASE + 0x54 ))
#define SHA_W13          	((volatile unsigned  * )( SHA_BASE + 0x58 ))
#define SHA_W14          	((volatile unsigned  * )( SHA_BASE + 0x5C ))
#define SHA_W15          	((volatile unsigned  * )( SHA_BASE + 0x60 ))
#define SHA_H0           	((volatile unsigned  * )( SHA_BASE + 0x64 ))
#define SHA_H1           	((volatile unsigned  * )( SHA_BASE + 0x68 ))
#define SHA_H2           	((volatile unsigned  * )( SHA_BASE + 0x6C ))
#define SHA_H3           	((volatile unsigned  * )( SHA_BASE + 0x70 ))
#define SHA_H4           	((volatile unsigned  * )( SHA_BASE + 0x74 ))
#define SHA_H5           	((volatile unsigned  * )( SHA_BASE + 0x78 ))
#define SHA_H6           	((volatile unsigned  * )( SHA_BASE + 0x7C ))
#define SHA_H7           	((volatile unsigned  * )( SHA_BASE + 0x80 ))
#define SHA_LP_CTRL         ((volatile unsigned  * )( SHA_BASE + 0x84 ))
                                
//--------------------------------------
//   SECURITY register map      
//--------------------------------------
#define SEC_CF				((volatile unsigned  * )( SECURITY_BASE + 0x00))
#define SEC_EFUSE_CTRL		((volatile unsigned  * )( SECURITY_BASE + 0x04))
#define SEC_MODE			((volatile unsigned  * )( SECURITY_BASE + 0x08))
#define SEC_CONV_S0_CTR		((volatile unsigned  * )( SECURITY_BASE + 0x0C))
#define SEC_CONV_S1_CTR		((volatile unsigned  * )( SECURITY_BASE + 0x10))
#define SEC_LPC_CTRL		((volatile unsigned  * )( SECURITY_BASE + 0x14))
#define SEC_INTRAW			((volatile unsigned  * )( SECURITY_BASE + 0x18))
#define SEC_INTE			((volatile unsigned  * )( SECURITY_BASE + 0x1C))
#define SEC_INTS			((volatile unsigned  * )( SECURITY_BASE + 0x20))
#define SEC_DBG_ACC			((volatile unsigned  * )( SECURITY_BASE + 0x24))
#define SEC_REP_RAM_STATE	((volatile unsigned  * )( SECURITY_BASE + 0x28))
#define SEC_APPWR_PROTECT	((volatile unsigned  * )( SECURITY_BASE + 0x2C))
#define SEC_KEY4_0			((volatile unsigned  * )( SECURITY_BASE + 0x70))
#define SEC_KEY4_1			((volatile unsigned  * )( SECURITY_BASE + 0x74))
#define SEC_KEY4_2			((volatile unsigned  * )( SECURITY_BASE + 0x78))
#define SEC_KEY4_3			((volatile unsigned  * )( SECURITY_BASE + 0x7C))
#define SEC_CHIP_ID			((volatile unsigned  * )( SECURITY_BASE + 0x80))
#define SEC_KEY0_0			((volatile unsigned  * )( SECURITY_BASE + 0x90))
#define SEC_KEY0_1			((volatile unsigned  * )( SECURITY_BASE + 0x94))
#define SEC_KEY0_2			((volatile unsigned  * )( SECURITY_BASE + 0x98))
#define SEC_KEY0_3			((volatile unsigned  * )( SECURITY_BASE + 0x9C))
#define SEC_KEY1_0			((volatile unsigned  * )( SECURITY_BASE + 0xA0))
#define SEC_KEY1_1			((volatile unsigned  * )( SECURITY_BASE + 0xA4))
#define SEC_KEY1_2			((volatile unsigned  * )( SECURITY_BASE + 0xA8))
#define SEC_KEY1_3			((volatile unsigned  * )( SECURITY_BASE + 0xAC))
#define SEC_KEY2_0			((volatile unsigned  * )( SECURITY_BASE + 0xB0))
#define SEC_KEY2_1			((volatile unsigned  * )( SECURITY_BASE + 0xB4))
#define SEC_KEY2_2			((volatile unsigned  * )( SECURITY_BASE + 0xB8))
#define SEC_KEY2_3			((volatile unsigned  * )( SECURITY_BASE + 0xBC))
#define SEC_KEY3_0			((volatile unsigned  * )( SECURITY_BASE + 0xC0))
#define SEC_KEY3_1			((volatile unsigned  * )( SECURITY_BASE + 0xC4))
#define SEC_KEY3_2			((volatile unsigned  * )( SECURITY_BASE + 0xC8))
#define SEC_KEY3_3			((volatile unsigned  * )( SECURITY_BASE + 0xCC))
#define SEC_FF				((volatile unsigned  * )( SECURITY_BASE + 0xD0))
#define SEC_ECC_CTRL		((volatile unsigned  * )( SECURITY_BASE + 0xD4))
#define SEC_ECC_RAW			((volatile unsigned  * )( SECURITY_BASE + 0xD8))
#define SEC_ECC_CAL			((volatile unsigned  * )( SECURITY_BASE + 0xDC))
#define SEC_ECC_RES			((volatile unsigned  * )( SECURITY_BASE + 0xE0))
#define SEC_ECC_RAM_RAW		((volatile unsigned  * )( SECURITY_BASE + 0xE4))
#define SEC_ECC_RAM_CAL		((volatile unsigned  * )( SECURITY_BASE + 0xE8))
#define SEC_ECC_RAM_RES		((volatile unsigned  * )( SECURITY_BASE + 0xEC))
#define SEC_SHRAM0_RAM0_REP	((volatile unsigned  * )( SECURITY_BASE + 0x100))
#define SEC_SHRAM0_RAM1_REP	((volatile unsigned  * )( SECURITY_BASE + 0x104))
#define SEC_SHRAM0_RAM2_REP	((volatile unsigned  * )( SECURITY_BASE + 0x108))
#define SEC_SEC_RAM0_REP	((volatile unsigned  * )( SECURITY_BASE + 0x10C))
#define SEC_SEC_RAM1_REP	((volatile unsigned  * )( SECURITY_BASE + 0x110))
#define SEC_SEC_RAM2_REP	((volatile unsigned  * )( SECURITY_BASE + 0x114))
#define SEC_SEC_RAM3_REP	((volatile unsigned  * )( SECURITY_BASE + 0x118))
#define SEC_M0_RAM0_REP		((volatile unsigned  * )( SECURITY_BASE + 0x11C))
#define SEC_M0_RAM1_REP		((volatile unsigned  * )( SECURITY_BASE + 0x120))
#define SEC_M0_RAM2_REP		((volatile unsigned  * )( SECURITY_BASE + 0x124))
#define SEC_M0_RAM3_REP		((volatile unsigned  * )( SECURITY_BASE + 0x128))
//HDMI_KEYx x=0~288
#define SEC_HDMI_KEY_BASE  	((volatile unsigned  * )( SECURITY_BASE + 0x200))
#define SEC_HDMI_KEY_END  	((volatile unsigned  * )( SECURITY_BASE + 0x680))

//--------------------------------------
//   DDR_AXI_GPV register map
//--------------------------------------

//--------------------------------------
//   PERI_AXI_GPV register map
//--------------------------------------




///////////////////////////////////
///////////  for CP  //////////////
///////////////////////////////////
//----------------------------------------
//   MAILBOX register map
//----------------------------------------
#define MAILBOX_ARM2ZSP0_INTR_SET		         ((volatile unsigned *)(MAILBOX_BASE + 0x00))
#define MAILBOX_ARM2ZSP0_INTR_EN                 ((volatile unsigned *)(MAILBOX_BASE + 0x04))
#define MAILBOX_ARM2ZSP0_INTR_STA                ((volatile unsigned *)(MAILBOX_BASE + 0x08))
#define MAILBOX_ARM2ZSP0_INTR_STA_RAW            ((volatile unsigned *)(MAILBOX_BASE + 0x0c))
#define MAILBOX_ZSP02ARM_INTR_SET		         ((volatile unsigned *)(MAILBOX_BASE + 0x20))
#define MAILBOX_ZSP02ARM_INTR_EN                 ((volatile unsigned *)(MAILBOX_BASE + 0x24))
#define MAILBOX_ZSP02ARM_INTR_STA                ((volatile unsigned *)(MAILBOX_BASE + 0x28))
#define MAILBOX_ZSP02ARM_INTR_STA_RAW            ((volatile unsigned *)(MAILBOX_BASE + 0x2c))
#define MAILBOX_AP2ARM_INTR_EN                   ((volatile unsigned *)(MAILBOX_BASE + 0x60))
#define MAILBOX_AP2ARM_INTR_STA                  ((volatile unsigned *)(MAILBOX_BASE + 0x64))
#define MAILBOX_AP2ARM_INTR_STA_RAW              ((volatile unsigned *)(MAILBOX_BASE + 0x68))
#define MAILBOX_AP2ARM_INTR_STA_RAW1             ((volatile unsigned *)(MAILBOX_BASE + 0x6c))
#define MAILBOX_CP2AP_INTR_SET   		         ((volatile unsigned *)(MAILBOX_BASE + 0x70))
#define MAILBOX_CP2AP_INTR_SET_STA		         ((volatile unsigned *)(MAILBOX_BASE + 0x74))
#define MAILBOX_AP2ARM_INTR_ALL_EN               ((volatile unsigned *)(MAILBOX_BASE + 0x7c))
#define MAILBOX_ZSP0_SVTADDR                     ((volatile unsigned *)(MAILBOX_BASE + 0x80))
#define MAILBOX_ZSP0_INTR_EN                     ((volatile unsigned *)(MAILBOX_BASE + 0x88))
#define MAILBOX_ZSP0_INTR_MASK                   ((volatile unsigned *)(MAILBOX_BASE + 0x90))
#define MAILBOX_ZSP0_CTRL                        ((volatile unsigned *)(MAILBOX_BASE + 0x98))
#define MAILBOX_DMAC2ARM_INTR_EN                 ((volatile unsigned *)(MAILBOX_BASE + 0xb0))
#define MAILBOX_DMAC2ARM_INTR_STA                ((volatile unsigned *)(MAILBOX_BASE + 0xb4))
#define MAILBOX_DMAC2ZSP0_INTR_EN                ((volatile unsigned *)(MAILBOX_BASE + 0xb8))
#define MAILBOX_DMAC2ZSP0_INTR_STA               ((volatile unsigned *)(MAILBOX_BASE + 0xbc))
#define MAILBOX_LP_MODE_CTRL                     ((volatile unsigned *)(MAILBOX_BASE + 0xd0))
#define MAILBOX_RFIF_ICM_PRIOR                   ((volatile unsigned *)(MAILBOX_BASE + 0xe0))
#define MAILBOX_DTC3_ICM_PRIOR                   ((volatile unsigned *)(MAILBOX_BASE + 0xe4))
#define MAILBOX_THD_ICM_PRIOR                    ((volatile unsigned *)(MAILBOX_BASE + 0xe8))
#define MAILBOX_THMU_ICM_PRIOR                   ((volatile unsigned *)(MAILBOX_BASE + 0xec))
#define MAILBOX_ICM_PRIOR                        ((volatile unsigned *)(MAILBOX_BASE + 0xf0))
#define MAILBOX_DMA_ICM_PRIOR                    ((volatile unsigned *)(MAILBOX_BASE + 0xf4))
#define MAILBOX_DDR_CH6_ICM_PRIOR                ((volatile unsigned *)(MAILBOX_BASE + 0xf8))
#define MAILBOX_DDR_CH7_ICM_PRIOR                ((volatile unsigned *)(MAILBOX_BASE + 0xfc))
#define MAILBOX_TOP_BR_ICM_PRIOR                 ((volatile unsigned *)(MAILBOX_BASE + 0x100))
#define MAILBOX_APB_ICM_PRIOR                    ((volatile unsigned *)(MAILBOX_BASE + 0x104))
#define MAILBOX_SHRAM0_ICM_PRIOR                 ((volatile unsigned *)(MAILBOX_BASE + 0x108))
#define MAILBOX_SHRAM1_ICM_PRIOR0                ((volatile unsigned *)(MAILBOX_BASE + 0x10c))
#define MAILBOX_SHRAM1_ICM_PRIOR1                ((volatile unsigned *)(MAILBOX_BASE + 0x110))
#define MAILBOX_ZSP0RAM_ICM_PRIOR0               ((volatile unsigned *)(MAILBOX_BASE + 0x114))
#define MAILBOX_ZSP0RAM_ICM_PRIOR1               ((volatile unsigned *)(MAILBOX_BASE + 0x118))
#define MAILBOX_THD_EH2H_ICM_PRIOR               ((volatile unsigned *)(MAILBOX_BASE + 0x124))
#define MAILBOX_THMU_EH2H_ICM_PRIOR              ((volatile unsigned *)(MAILBOX_BASE + 0x128))
#define MAILBOX_SHRAM0_ICM_PRIOR1                ((volatile unsigned *)(MAILBOX_BASE + 0x12c))
#define MAILBOX_BUS_LP_EN                        ((volatile unsigned *)(MAILBOX_BASE + 0x130))
#define MAILBOX_ICM_LP_EN                        ((volatile unsigned *)(MAILBOX_BASE + 0x134))
#define MAILBOX_DMAC_LP_EN                       ((volatile unsigned *)(MAILBOX_BASE + 0x138))
#define MAILBOX_ICTL0_LP_EN                      ((volatile unsigned *)(MAILBOX_BASE + 0x13c))
#define MAILBOX_ICTL1_LP_EN                      ((volatile unsigned *)(MAILBOX_BASE + 0x140))
#define MAILBOX_SHRAM0_ICM_LP_EN                 ((volatile unsigned *)(MAILBOX_BASE + 0x144))
#define MAILBOX_SHRAM1_ICM_LP_EN                 ((volatile unsigned *)(MAILBOX_BASE + 0x148))
#define MAILBOX_DDR_BRG_LP_EN                    ((volatile unsigned *)(MAILBOX_BASE + 0x14c))
#define MAILBOX_CIPHER_MST_PRIOR                 ((volatile unsigned *)(MAILBOX_BASE + 0x160))
#define MAILBOX_DDR_BRG_MST_PRIOR                ((volatile unsigned *)(MAILBOX_BASE + 0x164))
#define MAILBOX_ZSP0_PCJM_CTRL_SEL               ((volatile unsigned *)(MAILBOX_BASE + 0x170))
#define MAILBOX_ZSP0_PCJM_CTRL                   ((volatile unsigned *)(MAILBOX_BASE + 0x174))
#define MAILBOX_ZSP0_PCJM_STA                    ((volatile unsigned *)(MAILBOX_BASE + 0x178))
#define MAILBOX_ZSP0_PCJUMP_INTVAL               ((volatile unsigned *)(MAILBOX_BASE + 0x17c))
#define MAILBOX_ZSP0_PC_RAM_ADDR                 ((volatile unsigned *)(MAILBOX_BASE + 0x180))
#define MAILBOX_ZSP0_PC_RAM_DOUT                 ((volatile unsigned *)(MAILBOX_BASE + 0x184))
#define MAILBOX_ZSP0_PC_JUMP_CNT                 ((volatile unsigned *)(MAILBOX_BASE + 0x188))
#define MAILBOX_ZSP0_CUR_PC                      ((volatile unsigned *)(MAILBOX_BASE + 0x1b0))
#define MAILBOX_ARBITER_EN                       ((volatile unsigned *)(MAILBOX_BASE + 0x1c0))
#define MAILBOX_CPU0_ARBITER_REQ                 ((volatile unsigned *)(MAILBOX_BASE + 0x1c4))
#define MAILBOX_CPU1_ARBITER_REQ                 ((volatile unsigned *)(MAILBOX_BASE + 0x1c8))
#define MAILBOX_CPU2_ARBITER_REQ                 ((volatile unsigned *)(MAILBOX_BASE + 0x1cc))
#define MAILBOX_CPU0_ARBITER_ACK                 ((volatile unsigned *)(MAILBOX_BASE + 0x1d0))
#define MAILBOX_CPU1_ARBITER_ACK                 ((volatile unsigned *)(MAILBOX_BASE + 0x1d4))
#define MAILBOX_CPU2_ARBITER_ACK                 ((volatile unsigned *)(MAILBOX_BASE + 0x1d8))
#define MAILBOX_ARM0_WBOOT_ADDR0                 ((volatile unsigned *)(MAILBOX_BASE + 0x230))
#define MAILBOX_ARM0_WBOOT_ADDR1                 ((volatile unsigned *)(MAILBOX_BASE + 0x234))
#define MAILBOX_ARMD_INSP_ADDR                   ((volatile unsigned *)(MAILBOX_BASE + 0x240))
#define ARM926_D_INSPECT_ADDR_MASK               ((volatile unsigned *)(MAILBOX_BASE + 0x244))
#define MAILBOX_ARMD_INSP_WDATA                  ((volatile unsigned *)(MAILBOX_BASE + 0x248))
#define MAILBOX_ARMD_INSP_WDATA_MASK             ((volatile unsigned *)(MAILBOX_BASE + 0x24c))
#define MAILBOX_ARMD_INSP_RDATA                  ((volatile unsigned *)(MAILBOX_BASE + 0x250))
#define MAILBOX_ARMD_INSP_RDATA_MASK             ((volatile unsigned *)(MAILBOX_BASE + 0x254))
#define MAILBOX_ARMD_INSP_INT_EN                 ((volatile unsigned *)(MAILBOX_BASE + 0x258))
#define MAILBOX_ARMD_INSP_INT                    ((volatile unsigned *)(MAILBOX_BASE + 0x25c))
#define MAILBOX_ARMD_INSP_INT_RAW                ((volatile unsigned *)(MAILBOX_BASE + 0x260))
#define MAILBOX_ARMD_INSP_CTRL                   ((volatile unsigned *)(MAILBOX_BASE + 0x264))
#define MAILBOX_TRANS_ERR_INTR_EN                ((volatile unsigned *)(MAILBOX_BASE + 0x270))
#define MAILBOX_TRANS_ERR_INTR_STA               ((volatile unsigned *)(MAILBOX_BASE + 0x274))
#define MAILBOX_TRANS_ERR_INTR_STA_RAW           ((volatile unsigned *)(MAILBOX_BASE + 0x278))
#define MAILBOX_ARM0_IBUS_QOS                    ((volatile unsigned *)(MAILBOX_BASE + 0x280))
#define MAILBOX_ARM0_DBUS_QOS                    ((volatile unsigned *)(MAILBOX_BASE + 0x284))
#define MAILBOX_ZSP0_IBUS_QOS                    ((volatile unsigned *)(MAILBOX_BASE + 0x288))
#define MAILBOX_ZSP0_DBUS_QOS                    ((volatile unsigned *)(MAILBOX_BASE + 0x28c))
#define MAILBOX_AEC_QOS                          ((volatile unsigned *)(MAILBOX_BASE + 0x290))
#define MAILBOX_CH6_QOS                          ((volatile unsigned *)(MAILBOX_BASE + 0x298))
#define MAILBOX_CH7_QOS                          ((volatile unsigned *)(MAILBOX_BASE + 0x29c))
#define MAILBOX_CP_AC_DDR_QOS                    ((volatile unsigned *)(MAILBOX_BASE + 0x2a0))

//AEC REGISTERMAP(ARM)
#define AEC_FFT_BASE                             0x840C0000
#define FFT_CONFIG                               ((volatile unsigned *)(AEC_FFT_BASE + 0x00))
#define FFT_SRC_ADDR                             ((volatile unsigned *)(AEC_FFT_BASE + 0x04))
#define FFT_DST_ADDR                             ((volatile unsigned *)(AEC_FFT_BASE + 0x08))
#define FFT_START                                ((volatile unsigned *)(AEC_FFT_BASE + 0x0c))
#define FFT_INT_EN                               ((volatile unsigned *)(AEC_FFT_BASE + 0x10))
#define AEC_FFT_INT_STATUS                       ((volatile unsigned *)(AEC_FFT_BASE + 0x14))
#define AEC_FFT_INT_RAW_STATUS                   ((volatile unsigned *)(AEC_FFT_BASE + 0x18))


//----------------------------------------
//   TDIF register map
//----------------------------------------
#define TDIF_TIMER_PREG_REG              ((volatile unsigned  *)(TDIF_BASE + 0x000))
#define TDIF_TIMER_ADJ_REG               ((volatile unsigned  *)(TDIF_BASE + 0x004))
#define TDIF_TIMER_STATUS_REG            ((volatile unsigned  *)(TDIF_BASE + 0x008))
#define TDIF_TIMER_CTRL_REG              ((volatile unsigned  *)(TDIF_BASE + 0x00C))
#define TDIF_INT_EN_ZSP                  ((volatile unsigned  *)(TDIF_BASE + 0x010))
#define TDIF_INT_STATUS_ZSP              ((volatile unsigned  *)(TDIF_BASE + 0x014))
#define TDIF_INT_ORI_STATUS              ((volatile unsigned  *)(TDIF_BASE + 0x018))
#define TDIF_EVENT_CTRL_REG              ((volatile unsigned  *)(TDIF_BASE + 0x020))
#define TDIF_EVENT_STATUS_REG            ((volatile unsigned  *)(TDIF_BASE + 0x024))
#define TDIF_EVENT_INT_INDEX             ((volatile unsigned  *)(TDIF_BASE + 0x028))
#define TDIF_DATAPATH_OP                 ((volatile unsigned  *)(TDIF_BASE + 0x02C))
#define TDIF_FIR_RST                     ((volatile unsigned  *)(TDIF_BASE + 0x040))
#define TDIF_FIR_TX_FIFO                 ((volatile unsigned  *)(TDIF_BASE + 0x044))
#define TDIF_FIR_RX0_FIFO                ((volatile unsigned  *)(TDIF_BASE + 0x048))
#define TDIF_FIR_RX1_FIFO                ((volatile unsigned  *)(TDIF_BASE + 0x04C))
#define TDIF_FIR_CTRL_REG                ((volatile unsigned  *)(TDIF_BASE + 0x050))
#define TDIF_FIR_MAXDA_REG               ((volatile unsigned  *)(TDIF_BASE + 0x054))
#define TDIF_SPI_EN                      ((volatile unsigned  *)(TDIF_BASE + 0x060))
#define TDIF_SPI_CTRL                    ((volatile unsigned  *)(TDIF_BASE + 0x064))
#define TDIF_SPI_RX_CTRL                 ((volatile unsigned  *)(TDIF_BASE + 0x068))
#define TDIF_SPI_RST                     ((volatile unsigned  *)(TDIF_BASE + 0x06C))
#define TDIF_SPI_WAIT                    ((volatile unsigned  *)(TDIF_BASE + 0x070))
#define TDIF_SPI0_PARA                   ((volatile unsigned  *)(TDIF_BASE + 0x074))
#define TDIF_SPI1_PARA                   ((volatile unsigned  *)(TDIF_BASE + 0x078))
#define TDIF_SPI_REQ_STATUS              ((volatile unsigned  *)(TDIF_BASE + 0x080))
#define TDIF_LONG_TM0                    ((volatile unsigned  *)(TDIF_BASE + 0x088))
#define TDIF_LONG_TM1                    ((volatile unsigned  *)(TDIF_BASE + 0x08C))
#define TDIF_TM0                         ((volatile unsigned  *)(TDIF_BASE + 0x090))
#define TDIF_TM1                         ((volatile unsigned  *)(TDIF_BASE + 0x094))
#define TDIF_TIMER_STOP                  ((volatile unsigned  *)(TDIF_BASE + 0x098))
#define TDIF_EN_GSMTIMER                 ((volatile unsigned  *)(TDIF_BASE + 0x09C))
#define TDIF_STR_SPI                     ((volatile unsigned  *)(TDIF_BASE + 0x0A0))
#define TDIF_STR_ADJ                     ((volatile unsigned  *)(TDIF_BASE + 0x0A4))
#define TDIF_SET_GPO                     ((volatile unsigned  *)(TDIF_BASE + 0x0A8))
#define TDIF_FIR_PARA0                   ((volatile unsigned  *)(TDIF_BASE + 0x0B4))   
#define TDIF_FIR_PARA1                   ((volatile unsigned  *)(TDIF_BASE + 0x0B8))   
#define TDIF_FIR_PARA2                   ((volatile unsigned  *)(TDIF_BASE + 0x0BC))   
#define TDIF_FIR_PARA3                   ((volatile unsigned  *)(TDIF_BASE + 0x0C0))   
#define TDIF_FIR_PARA4                   ((volatile unsigned  *)(TDIF_BASE + 0x0C4))   
#define TDIF_FIR_PARA5                   ((volatile unsigned  *)(TDIF_BASE + 0x0C8))   
#define TDIF_FIR_PARA6                   ((volatile unsigned  *)(TDIF_BASE + 0x0CC))   
#define TDIF_FIR_PARA7                   ((volatile unsigned  *)(TDIF_BASE + 0x0D0))   
#define TDIF_FIR_PARA8                   ((volatile unsigned  *)(TDIF_BASE + 0x0D4))   
#define TDIF_FIR_PARA9                   ((volatile unsigned  *)(TDIF_BASE + 0x0D8))   
#define TDIF_FIR_PARA10                  ((volatile unsigned  *)(TDIF_BASE + 0x0DC))   
#define TDIF_FIR_PARA11                  ((volatile unsigned  *)(TDIF_BASE + 0x0E0))   
#define TDIF_FIR_PARA12                  ((volatile unsigned  *)(TDIF_BASE + 0x0E4))   
#define TDIF_FIR_PARA13                  ((volatile unsigned  *)(TDIF_BASE + 0x0E8))   
#define TDIF_FIR_PARA14                  ((volatile unsigned  *)(TDIF_BASE + 0x0EC))   
#define TDIF_FIR_PARA15                  ((volatile unsigned  *)(TDIF_BASE + 0x0F0))   
#define TDIF_FIR_PARA16                  ((volatile unsigned  *)(TDIF_BASE + 0x0F4))   
#define TDIF_EVENT0_DATA                 ((volatile unsigned  *)(TDIF_BASE + 0x100))  
#define TDIF_EVENT1_DATA                 ((volatile unsigned  *)(TDIF_BASE + 0x200))   
#define TDIF_LONG_TM0_VALID              ((volatile unsigned  *)(TDIF_BASE + 0x300))
#define TDIF_LONG_TM1_VALID              ((volatile unsigned  *)(TDIF_BASE + 0x304))
#define TDIF_TM0_VALID                   ((volatile unsigned  *)(TDIF_BASE + 0x308))
#define TDIF_TM1_VALID                   ((volatile unsigned  *)(TDIF_BASE + 0x30C))
#define TDIF_LONG_TM2                    ((volatile unsigned  *)(TDIF_BASE + 0x310))
#define TDIF_LONG_TM2_VALID              ((volatile unsigned  *)(TDIF_BASE + 0x314))
#define TDIF_TM2                         ((volatile unsigned  *)(TDIF_BASE + 0x318))
#define TDIF_TM2_VALID                   ((volatile unsigned  *)(TDIF_BASE + 0x31C))
#define TDIF_RD_TIMER                    ((volatile unsigned  *)(TDIF_BASE + 0x320))
#define TDIF_GSMIF_TIMER_CNT             ((volatile unsigned  *)(TDIF_BASE + 0x324))
#define TDIF_GSMIF_TIMER_FRAME           ((volatile unsigned  *)(TDIF_BASE + 0x328))
#define TDIF_DP_CTRL                     ((volatile unsigned  *)(TDIF_BASE + 0x330))
#define TDIF_GPO0_OP                     ((volatile unsigned  *)(TDIF_BASE + 0x340))
#define TDIF_GPO1_OP                     ((volatile unsigned  *)(TDIF_BASE + 0x344))
#define TDIF_GPO_MASK0                   ((volatile unsigned  *)(TDIF_BASE + 0x350))
#define TDIF_GPO_MASK1                   ((volatile unsigned  *)(TDIF_BASE + 0x354))
#define TDIF_GPO_MASK2                   ((volatile unsigned  *)(TDIF_BASE + 0x358))
#define TDIF_GPO_MASK3                   ((volatile unsigned  *)(TDIF_BASE + 0x35C))
#define TDIF_GPO_MASK4                   ((volatile unsigned  *)(TDIF_BASE + 0x360))
#define TDIF_LP_CTRL                     ((volatile unsigned  *)(TDIF_BASE + 0x370))
#define TDIF_LONG_TM3                    ((volatile unsigned  *)(TDIF_BASE + 0x380))
#define TDIF_LONG_TM3_VALID              ((volatile unsigned  *)(TDIF_BASE + 0x384))
#define TDIF_2EVENT_CTRL_REG             ((volatile unsigned  *)(TDIF_BASE + 0x390))
#define TDIF_2EVENT_STATUS_REG           ((volatile unsigned  *)(TDIF_BASE + 0x394))
#define TDIF_2EVENT_INT_INDEX            ((volatile unsigned  *)(TDIF_BASE + 0x398))
#define TDIF_2EVENT0_DATA                ((volatile unsigned  *)(TDIF_BASE + 0x400))
#define TDIF_2EVENT1_DATA                ((volatile unsigned  *)(TDIF_BASE + 0x500))  
#define TDIF_SPI0_RAM                    ((volatile unsigned  *)(TDIF_BASE + 0x800))  
#define TDIF_SPI1_RAM                    ((volatile unsigned  *)(TDIF_BASE + 0x1000)) 
#define TDIF_SPI_STATUS_RAM              ((volatile unsigned  *)(TDIF_BASE + 0x1800)) 
                                                                             
//----------------------------------------
//   GSMIF0 register map
//----------------------------------------
// timer and control registers
#define  GSMIF0_TIMER_PREG_REG			 ((volatile unsigned  *)(GSMIF0_BASE + 0x000))   
#define  GSMIF0_TIMER_ADJ_REG			 ((volatile unsigned  *)(GSMIF0_BASE + 0x004)) 
#define  GSMIF0_TIMER_VALUE_REG          ((volatile unsigned  *)(GSMIF0_BASE + 0x008)) 
#define  GSMIF0_TIMER_CTRL_REG 			 ((volatile unsigned  *)(GSMIF0_BASE + 0x00c)) 
#define  GSMIF0_INT_EN_ZSP 				 ((volatile unsigned  *)(GSMIF0_BASE + 0x010)) 
#define  GSMIF0_INT_STATUS_ZSP 	         ((volatile unsigned  *)(GSMIF0_BASE + 0x014))
#define  GSMIF0_INT_ORI_STATUS 	         ((volatile unsigned  *)(GSMIF0_BASE + 0x018))
#define  GSMIF0_EVENT_CTRL_REG 			 ((volatile unsigned  *)(GSMIF0_BASE + 0x020))
#define  GSMIF0_EVENT_STATUS_REG		 ((volatile unsigned  *)(GSMIF0_BASE + 0x024))
#define  GSMIF0_EVENT_INT_INDEX	         ((volatile unsigned  *)(GSMIF0_BASE + 0x028))
#define  GSMIF0_RX_FIFO    				 ((volatile unsigned  *)(GSMIF0_BASE + 0x030))
#define  GSMIF0_TX_FIFO    	 			 ((volatile unsigned  *)(GSMIF0_BASE + 0x034))
#define  GSMIF0_SPI_PARA                 ((volatile unsigned  *)(GSMIF0_BASE + 0x064))
#define  GSMIF0_SPI_REQ_STATUS           ((volatile unsigned  *)(GSMIF0_BASE + 0x068))
#define  GSMIF0_CNTL0                    ((volatile unsigned  *)(GSMIF0_BASE + 0x06C))
#define  GSMIF0_TX_DATA_NUM              ((volatile unsigned  *)(GSMIF0_BASE + 0x070))
#define  GSMIF0_PREAMBLE_CTL             ((volatile unsigned  *)(GSMIF0_BASE + 0x074))
#define  GSMIF0_PREAMBLE_DATA            ((volatile unsigned  *)(GSMIF0_BASE + 0x078))
#define  GSMIF0_POSTAMBLE_CTL            ((volatile unsigned  *)(GSMIF0_BASE + 0x07C))
#define  GSMIF0_POSTAMBLE_DATA           ((volatile unsigned  *)(GSMIF0_BASE + 0x080))
#define  GSMIF0_LONG_TM0                 ((volatile unsigned  *)(GSMIF0_BASE + 0x084))
#define  GSMIF0_TM0                      ((volatile unsigned  *)(GSMIF0_BASE + 0x088))
#define  GSMIF0_TM1                      ((volatile unsigned  *)(GSMIF0_BASE + 0x08C))
#define  GSMIF0_TIMER_STOP               ((volatile unsigned  *)(GSMIF0_BASE + 0x090))
#define  GSMIF0_EN_TDTIMER               ((volatile unsigned  *)(GSMIF0_BASE + 0x094))
#define  GSMIF0_STR_ADJ                  ((volatile unsigned  *)(GSMIF0_BASE + 0x098))
#define  GSMIF0_SET_GPO                  ((volatile unsigned  *)(GSMIF0_BASE + 0x09C))                               
#define  GSMIF0_DATAPATH_OP              ((volatile unsigned  *)(GSMIF0_BASE + 0x0A4))
#define  GSMIF0_LONG_TM0_VALID           ((volatile unsigned  *)(GSMIF0_BASE + 0x0AC))
#define  GSMIF0_TM0_VALID                ((volatile unsigned  *)(GSMIF0_BASE + 0x0B0))
#define  GSMIF0_TM1_VALID                ((volatile unsigned  *)(GSMIF0_BASE + 0x0B4))
#define  GSMIF0_TM2                      ((volatile unsigned  *)(GSMIF0_BASE + 0x0B8))
#define  GSMIF0_TM2_VALID                ((volatile unsigned  *)(GSMIF0_BASE + 0x0BC))
#define  GSMIF0_GPO0_OP                  ((volatile unsigned  *)(GSMIF0_BASE + 0x0C0))
#define  GSMIF0_GPO1_OP                  ((volatile unsigned  *)(GSMIF0_BASE + 0x0C4))
#define  GSMIF0_GPO_MASK0                ((volatile unsigned  *)(GSMIF0_BASE + 0x0C8))
#define  GSMIF0_GPO_MASK1                ((volatile unsigned  *)(GSMIF0_BASE + 0x0CC))
#define  GSMIF0_GPO_MASK2                ((volatile unsigned  *)(GSMIF0_BASE + 0x0D0))
#define  GSMIF0_GPO_MASK3                ((volatile unsigned  *)(GSMIF0_BASE + 0x0D4))
#define  GSMIF0_GPO_MASK4                ((volatile unsigned  *)(GSMIF0_BASE + 0x0D8))
#define  GSMIF0_LP_CTRL                  ((volatile unsigned  *)(GSMIF0_BASE + 0x0E0))                                 
#define  GSMIF0_EVENT0_DATA              ((volatile unsigned  *)(GSMIF0_BASE + 0x100))
#define  GSMIF0_EVENT1_DATA              ((volatile unsigned  *)(GSMIF0_BASE + 0x200))
#define  GSMIF0_SPI_RAM                  ((volatile unsigned  *)(GSMIF0_BASE + 0x800))

//----------------------------------------
//   GSMIF1 register map
//----------------------------------------
#define  GSMIF1_TIMER_PREG_REG			 ((volatile unsigned  *)(GSMIF1_BASE + 0x000))    
#define  GSMIF1_TIMER_ADJ_REG			 ((volatile unsigned  *)(GSMIF1_BASE + 0x004))
#define  GSMIF1_TIMER_VALUE_REG 		 ((volatile unsigned  *)(GSMIF1_BASE + 0x008))
#define  GSMIF1_TIMER_CTRL_REG 			 ((volatile unsigned  *)(GSMIF1_BASE + 0x00c))
#define  GSMIF1_INT_EN_ZSP 				 ((volatile unsigned  *)(GSMIF1_BASE + 0x010))
#define  GSMIF1_INT_STATUS_ZSP 	         ((volatile unsigned  *)(GSMIF1_BASE + 0x014))
#define  GSMIF1_INT_ORI_STATUS 	         ((volatile unsigned  *)(GSMIF1_BASE + 0x018))
#define  GSMIF1_EVENT_CTRL_REG 			 ((volatile unsigned  *)(GSMIF1_BASE + 0x020))
#define  GSMIF1_EVENT_STATUS_REG		 ((volatile unsigned  *)(GSMIF1_BASE + 0x024))
#define  GSMIF1_EVENT_INT_INDEX	         ((volatile unsigned  *)(GSMIF1_BASE + 0x028))
#define  GSMIF1_RX_FIFO    				 ((volatile unsigned  *)(GSMIF1_BASE + 0x030))
#define  GSMIF1_TX_FIFO    	 			 ((volatile unsigned  *)(GSMIF1_BASE + 0x034))
#define  GSMIF1_SPI_EN                   ((volatile unsigned  *)(GSMIF1_BASE + 0x050))
#define  GSMIF1_SPI_CTRL                 ((volatile unsigned  *)(GSMIF1_BASE + 0x054))
#define  GSMIF1_SPI_RX_CTRL              ((volatile unsigned  *)(GSMIF1_BASE + 0x058))
#define  GSMIF1_SPI_RST                  ((volatile unsigned  *)(GSMIF1_BASE + 0x05c))
#define  GSMIF1_SPI_WAIT                 ((volatile unsigned  *)(GSMIF1_BASE + 0x060))
#define  GSMIF1_SPI_PARA                 ((volatile unsigned  *)(GSMIF1_BASE + 0x064))
#define  GSMIF1_CNTL0                    ((volatile unsigned  *)(GSMIF1_BASE + 0x06C))
#define  GSMIF1_TX_DATA_NUM              ((volatile unsigned  *)(GSMIF1_BASE + 0x070))
#define  GSMIF1_PREAMBLE_CTL             ((volatile unsigned  *)(GSMIF1_BASE + 0x074))
#define  GSMIF1_PREAMBLE_DATA            ((volatile unsigned  *)(GSMIF1_BASE + 0x078))
#define  GSMIF1_POSTAMBLE_CTL            ((volatile unsigned  *)(GSMIF1_BASE + 0x07C))
#define  GSMIF1_POSTAMBLE_DATA           ((volatile unsigned  *)(GSMIF1_BASE + 0x080))
#define  GSMIF1_LONG_TM0                 ((volatile unsigned  *)(GSMIF1_BASE + 0x084))
#define  GSMIF1_TM0                      ((volatile unsigned  *)(GSMIF1_BASE + 0x088))
#define  GSMIF1_TM1                      ((volatile unsigned  *)(GSMIF1_BASE + 0x08C))
#define  GSMIF1_TIMER_STOP               ((volatile unsigned  *)(GSMIF1_BASE + 0x090))
#define  GSMIF1_STR_ADJ                  ((volatile unsigned  *)(GSMIF1_BASE + 0x098))
#define  GSMIF1_SET_GPO                  ((volatile unsigned  *)(GSMIF1_BASE + 0x09C)) 
#define  GSMIF1_DATAPATH_OP              ((volatile unsigned  *)(GSMIF1_BASE + 0x0A4))
#define  GSMIF1_LONG_TM0_VALID           ((volatile unsigned  *)(GSMIF1_BASE + 0x0AC))
#define  GSMIF1_TM0_VALID                ((volatile unsigned  *)(GSMIF1_BASE + 0x0B0))
#define  GSMIF1_TM1_VALID                ((volatile unsigned  *)(GSMIF1_BASE + 0x0B4))
#define  GSMIF1_TM2                      ((volatile unsigned  *)(GSMIF1_BASE + 0x0B8))
#define  GSMIF1_TM2_VALID                ((volatile unsigned  *)(GSMIF1_BASE + 0x0BC))
#define  GSMIF1_GPO0_OP                  ((volatile unsigned  *)(GSMIF1_BASE + 0x0C0))
#define  GSMIF1_GPO1_OP                  ((volatile unsigned  *)(GSMIF1_BASE + 0x0C4))
#define  GSMIF1_GPO_MASK0                ((volatile unsigned  *)(GSMIF1_BASE + 0x0C8))
#define  GSMIF1_GPO_MASK1                ((volatile unsigned  *)(GSMIF1_BASE + 0x0CC))
#define  GSMIF1_GPO_MASK2                ((volatile unsigned  *)(GSMIF1_BASE + 0x0D0))
#define  GSMIF1_GPO_MASK3                ((volatile unsigned  *)(GSMIF1_BASE + 0x0D4))
#define  GSMIF1_GPO_MASK4                ((volatile unsigned  *)(GSMIF1_BASE + 0x0D8))
#define  GSMIF1_LP_CTRL                  ((volatile unsigned  *)(GSMIF1_BASE + 0x0E0))                                 
#define  GSMIF1_EVENT0_DATA              ((volatile unsigned  *)(GSMIF1_BASE + 0x100))
#define  GSMIF1_EVENT1_DATA              ((volatile unsigned  *)(GSMIF1_BASE + 0x200))
#define  GSMIF1_SPI_RAM                  ((volatile unsigned  *)(GSMIF1_BASE + 0x800))

//----------------------------------------
//   CP_DMAC register map
//----------------------------------------
//CP_DMAC channel 0
#define CP_DMAC_SAR0                     ((volatile unsigned  *)( CP_DMAC_BASE + 0x00  ))
#define CP_DMAC_DAR0                     ((volatile unsigned  *)( CP_DMAC_BASE + 0x08  ))
#define CP_DMAC_LLP0                     ((volatile unsigned  *)( CP_DMAC_BASE + 0x010 ))
#define CP_DMAC_CTL0_L                   ((volatile unsigned  *)( CP_DMAC_BASE + 0x018 ))
#define CP_DMAC_CTL0_H                   ((volatile unsigned  *)( CP_DMAC_BASE + 0x01C ))
#define CP_DMAC_CFG0_L                   ((volatile unsigned  *)( CP_DMAC_BASE + 0x040 ))
#define CP_DMAC_CFG0_H                   ((volatile unsigned  *)( CP_DMAC_BASE + 0x044 ))
#define CP_DMAC_SGR0                     ((volatile unsigned  *)( CP_DMAC_BASE + 0x048 ))
#define CP_DMAC_DSR0                     ((volatile unsigned  *)( CP_DMAC_BASE + 0x050 ))
//CP_DMAC channe 1
#define CP_DMAC_SAR1                     ((volatile unsigned  *)( CP_DMAC_BASE + 0x058 ))
#define CP_DMAC_DAR1                     ((volatile unsigned  *)( CP_DMAC_BASE + 0x060 ))
#define CP_DMAC_LLP1                     ((volatile unsigned  *)( CP_DMAC_BASE + 0x068 ))
#define CP_DMAC_CTL1_L                   ((volatile unsigned  *)( CP_DMAC_BASE + 0x070 ))
#define CP_DMAC_CTL1_H                   ((volatile unsigned  *)( CP_DMAC_BASE + 0x074 ))
#define CP_DMAC_CFG1_L                   ((volatile unsigned  *)( CP_DMAC_BASE + 0x098 ))
#define CP_DMAC_CFG1_H                   ((volatile unsigned  *)( CP_DMAC_BASE + 0x09C ))
#define CP_DMAC_SGR1                     ((volatile unsigned  *)( CP_DMAC_BASE + 0x0A0 ))
#define CP_DMAC_DSR1                     ((volatile unsigned  *)( CP_DMAC_BASE + 0x0A8 ))
//CP_DMAC channe 2
#define CP_DMAC_SAR2                     ((volatile unsigned  *)( CP_DMAC_BASE + 0x0B0 ))
#define CP_DMAC_DAR2                     ((volatile unsigned  *)( CP_DMAC_BASE + 0x0B8 ))
#define CP_DMAC_LLP2                     ((volatile unsigned  *)( CP_DMAC_BASE + 0x0C0 ))
#define CP_DMAC_CTL2_L                   ((volatile unsigned  *)( CP_DMAC_BASE + 0x0C8 ))
#define CP_DMAC_CTL2_H                   ((volatile unsigned  *)( CP_DMAC_BASE + 0x0CC ))
#define CP_DMAC_CFG2_L                   ((volatile unsigned  *)( CP_DMAC_BASE + 0x0F0 ))
#define CP_DMAC_CFG2_H                   ((volatile unsigned  *)( CP_DMAC_BASE + 0x0F4 ))
#define CP_DMAC_SGR2                     ((volatile unsigned  *)( CP_DMAC_BASE + 0x0F8 ))
#define CP_DMAC_DSR2                     ((volatile unsigned  *)( CP_DMAC_BASE + 0x100 ))
//CP_DMAC interrupt Raw Status Register
#define CP_DMAC_RAWTFR                   ((volatile unsigned  *)( CP_DMAC_BASE + 0x2C0 ))
#define CP_DMAC_RAWBLOCK                 ((volatile unsigned  *)( CP_DMAC_BASE + 0x2C8 ))
#define CP_DMAC_RAWSRCTRAN               ((volatile unsigned  *)( CP_DMAC_BASE + 0x2D0 ))
#define CP_DMAC_RAWDSTTRAN               ((volatile unsigned  *)( CP_DMAC_BASE + 0x2D8 ))
#define CP_DMAC_RAWERR                   ((volatile unsigned  *)( CP_DMAC_BASE + 0x2E0 ))
//CP_DMAC interrupt  Status Register
#define CP_DMAC_STATUSTFR                ((volatile unsigned  *)( CP_DMAC_BASE + 0x2E8 ))
#define CP_DMAC_STATUSBLOCK              ((volatile unsigned  *)( CP_DMAC_BASE + 0x2F0 ))
#define CP_DMAC_STATUSSRCTRAN            ((volatile unsigned  *)( CP_DMAC_BASE + 0x2F8 ))
#define CP_DMAC_STATUSDSTTRAN            ((volatile unsigned  *)( CP_DMAC_BASE + 0x300 ))
#define CP_DMAC_STATUSERR                ((volatile unsigned  *)( CP_DMAC_BASE + 0x308 ))
//CP_DMAC interrupt ENABLE Register
#define CP_DMAC_ENTFR                    ((volatile unsigned  *)( CP_DMAC_BASE + 0x310 ))
#define CP_DMAC_ENBLOCK                  ((volatile unsigned  *)( CP_DMAC_BASE + 0x318 ))
#define CP_DMAC_ENSRCTRAN                ((volatile unsigned  *)( CP_DMAC_BASE + 0x320 ))
#define CP_DMAC_ENDSTTRAN                ((volatile unsigned  *)( CP_DMAC_BASE + 0x328 ))
#define CP_DMAC_ENERR                    ((volatile unsigned  *)( CP_DMAC_BASE + 0x330 ))
//CP_DMAC interrupt Clear Register
#define CP_DMAC_CLEARTFR                 ((volatile unsigned  *)( CP_DMAC_BASE + 0x338 ))
#define CP_DMAC_CLEARBLOCK               ((volatile unsigned  *)( CP_DMAC_BASE + 0x340 ))
#define CP_DMAC_CLEARSRCTRAN             ((volatile unsigned  *)( CP_DMAC_BASE + 0x348 ))
#define CP_DMAC_CLEARDSTTRAN             ((volatile unsigned  *)( CP_DMAC_BASE + 0x350 ))
#define CP_DMAC_CLEARERR                 ((volatile unsigned  *)( CP_DMAC_BASE + 0x358 ))
//CP_DMAC commined intterupt status register
#define CP_DMAC_STATUSINT                ((volatile unsigned  *)( CP_DMAC_BASE + 0x360 ))
//CP_DMAC handshaking  regsiter
#define CP_DMAC_REQSRCREG                ((volatile unsigned  *)( CP_DMAC_BASE + 0x368 ))
#define CP_DMAC_REQDSTREG                ((volatile unsigned  *)( CP_DMAC_BASE + 0x370 ))
#define CP_DMAC_SGLREQSRCREG             ((volatile unsigned  *)( CP_DMAC_BASE + 0x378 ))
#define CP_DMAC_SGLREQDSTREG             ((volatile unsigned  *)( CP_DMAC_BASE + 0x380 ))
//CP_DMAC miscellaneous registers                                                   
#define CP_DMAC_DMACFGREG                ((volatile unsigned  *)( CP_DMAC_BASE + 0x398 ))
#define CP_DMAC_CHENREG                  ((volatile unsigned  *)( CP_DMAC_BASE + 0x3A0 ))

//----------------------------------------
//   CP_DMAS register map
//----------------------------------------
#define CP_DMAS_EN              ((volatile unsigned  *)( CP_DMAS_BASE + 0x00 ))
#define CP_DMAS_CLR             ((volatile unsigned  *)( CP_DMAS_BASE + 0x04 ))
#define CP_DMAS_STA             ((volatile unsigned  *)( CP_DMAS_BASE + 0x08 ))
#define CP_DMAS_INT_RAW         ((volatile unsigned  *)( CP_DMAS_BASE + 0x0C ))
#define CP_DMAS_INT_EN0         ((volatile unsigned  *)( CP_DMAS_BASE + 0x10 ))
#define CP_DMAS_INT_EN1         ((volatile unsigned  *)( CP_DMAS_BASE + 0x14 ))
#define CP_DMAS_INT_EN2         ((volatile unsigned  *)( CP_DMAS_BASE + 0x18 ))
#define CP_DMAS_INT0            ((volatile unsigned  *)( CP_DMAS_BASE + 0x1C ))
#define CP_DMAS_INT1            ((volatile unsigned  *)( CP_DMAS_BASE + 0x20 ))
#define CP_DMAS_INT2            ((volatile unsigned  *)( CP_DMAS_BASE + 0x24 ))
#define CP_DMAS_INT_CLR         ((volatile unsigned  *)( CP_DMAS_BASE + 0x28 ))
#define CP_DMAS_INTV_UNIT       ((volatile unsigned  *)( CP_DMAS_BASE + 0x2C ))
#define CP_DMAS_CH0_SAR         ((volatile unsigned  *)( CP_DMAS_BASE + 0x40 ))
#define CP_DMAS_CH0_DAR         ((volatile unsigned  *)( CP_DMAS_BASE + 0x44 ))
#define CP_DMAS_CH0_CTL0        ((volatile unsigned  *)( CP_DMAS_BASE + 0x48 ))
#define CP_DMAS_CH0_CTL1        ((volatile unsigned  *)( CP_DMAS_BASE + 0x4C ))
#define CP_DMAS_CH0_CA          ((volatile unsigned  *)( CP_DMAS_BASE + 0x50 ))
#define CP_DMAS_CH1_SAR         ((volatile unsigned  *)( CP_DMAS_BASE + 0x60 ))
#define CP_DMAS_CH1_DAR         ((volatile unsigned  *)( CP_DMAS_BASE + 0x64 ))
#define CP_DMAS_CH1_CTL0        ((volatile unsigned  *)( CP_DMAS_BASE + 0x68 ))
#define CP_DMAS_CH1_CTL1        ((volatile unsigned  *)( CP_DMAS_BASE + 0x6C ))
#define CP_DMAS_CH1_CA          ((volatile unsigned  *)( CP_DMAS_BASE + 0x70 ))
#define CP_DMAS_CH8_SAR         ((volatile unsigned  *)( CP_DMAS_BASE + 0x140 ))
#define CP_DMAS_CH8_DAR         ((volatile unsigned  *)( CP_DMAS_BASE + 0x144 ))
#define CP_DMAS_CH8_CTL0        ((volatile unsigned  *)( CP_DMAS_BASE + 0x148 ))
#define CP_DMAS_CH8_CTL1        ((volatile unsigned  *)( CP_DMAS_BASE + 0x14C ))
#define CP_DMAS_CH8_CA          ((volatile unsigned  *)( CP_DMAS_BASE + 0x150 ))
#define CP_DMAS_CH9_SAR         ((volatile unsigned  *)( CP_DMAS_BASE + 0x160 ))
#define CP_DMAS_CH9_DAR         ((volatile unsigned  *)( CP_DMAS_BASE + 0x164 ))
#define CP_DMAS_CH9_CTL0        ((volatile unsigned  *)( CP_DMAS_BASE + 0x168 ))
#define CP_DMAS_CH9_CTL1        ((volatile unsigned  *)( CP_DMAS_BASE + 0x16C ))
#define CP_DMAS_CH9_CA          ((volatile unsigned  *)( CP_DMAS_BASE + 0x170 ))
#define CP_DMAS_CH0_WD          ((volatile unsigned  *)( CP_DMAS_BASE + 0x240 ))
#define CP_DMAS_CH1_WD          ((volatile unsigned  *)( CP_DMAS_BASE + 0x244 ))
#define CP_DMAS_LP_CTL          ((volatile unsigned  *)( CP_DMAS_BASE + 0x3FC ))

//----------------------------------------
//   CP_DMAD register map
//----------------------------------------
#define CP_DMAD_CH_STATUS              ((volatile unsigned  *)(CP_DMAD_BASE + 0x000))  
#define CP_DMAD_CH_INTR_EN0            ((volatile unsigned  *)(CP_DMAD_BASE + 0x004))  
#define CP_DMAD_CH_INTR_STAT0          ((volatile unsigned  *)(CP_DMAD_BASE + 0x008))  
#define CP_DMAD_CH_INTR_EN1            ((volatile unsigned  *)(CP_DMAD_BASE + 0x00C))  
#define CP_DMAD_CH_INTR_STAT1          ((volatile unsigned  *)(CP_DMAD_BASE + 0x010))  
#define CP_DMAD_INTR_TFR_STAT          ((volatile unsigned  *)(CP_DMAD_BASE + 0x014))  
#define CP_DMAD_INTR_BLOCK_STAT        ((volatile unsigned  *)(CP_DMAD_BASE + 0x018))
#define CP_DMAD_INTR_SRC_ERR_STAT      ((volatile unsigned  *)(CP_DMAD_BASE + 0x01C))  
#define CP_DMAD_INTR_DST_ERR_STAT      ((volatile unsigned  *)(CP_DMAD_BASE + 0x020))
#define CP_DMAD_CH_INTR_EN2            ((volatile unsigned  *)(CP_DMAD_BASE + 0x024))  
#define CP_DMAD_CH_INTR_STAT2          ((volatile unsigned  *)(CP_DMAD_BASE + 0x028))   
#define CP_DMAD_LP_CTRL                ((volatile unsigned  *)(CP_DMAD_BASE + 0x780))
#define CP_DMAD_RAM_DATA               ((volatile unsigned  *)(CP_DMAD_BASE + 0x800))
//CH0 for tdif rx0                           
#define CP_DMAD_CH0_CTL                ((volatile unsigned  *)(CP_DMAD_BASE + 0x040)) 
#define CP_DMAD_CH0_CFG                ((volatile unsigned  *)(CP_DMAD_BASE + 0x044))    
#define CP_DMAD_CH0_DAR                ((volatile unsigned  *)(CP_DMAD_BASE + 0x048))     
#define CP_DMAD_CH0_CUR_DAR            ((volatile unsigned  *)(CP_DMAD_BASE + 0x064)) 
#define CP_DMAD_CH0_INTR_EN            ((volatile unsigned  *)(CP_DMAD_BASE + 0x068)) 
#define CP_DMAD_CH0_INTR_STAT          ((volatile unsigned  *)(CP_DMAD_BASE + 0x06C)) 
#define CP_DMAD_CH0_INTR_RAW           ((volatile unsigned  *)(CP_DMAD_BASE + 0x070))
//CH1 for tdif tx                                         
#define CP_DMAD_CH1_CTL                ((volatile unsigned  *)(CP_DMAD_BASE + 0x080)) 
#define CP_DMAD_CH1_CFG                ((volatile unsigned  *)(CP_DMAD_BASE + 0x084))    
#define CP_DMAD_CH1_SAR                ((volatile unsigned  *)(CP_DMAD_BASE + 0x088))        
#define CP_DMAD_CH1_CUR_SAR            ((volatile unsigned  *)(CP_DMAD_BASE + 0x0A0))   
#define CP_DMAD_CH1_INTR_EN            ((volatile unsigned  *)(CP_DMAD_BASE + 0x0A8)) 
#define CP_DMAD_CH1_INTR_STAT          ((volatile unsigned  *)(CP_DMAD_BASE + 0x0AC)) 
#define CP_DMAD_CH1_INTR_RAW           ((volatile unsigned  *)(CP_DMAD_BASE + 0x0B0))
//CH2 for gsmiF0 rx                                       
#define CP_DMAD_CH2_CTL                ((volatile unsigned  *)(CP_DMAD_BASE + 0x0C0)) 
#define CP_DMAD_CH2_CFG                ((volatile unsigned  *)(CP_DMAD_BASE + 0x0C4))    
#define CP_DMAD_CH2_DAR                ((volatile unsigned  *)(CP_DMAD_BASE + 0x0C8))     
#define CP_DMAD_CH2_CUR_DAR            ((volatile unsigned  *)(CP_DMAD_BASE + 0x0E4)) 
#define CP_DMAD_CH2_INTR_EN            ((volatile unsigned  *)(CP_DMAD_BASE + 0x0E8)) 
#define CP_DMAD_CH2_INTR_STAT          ((volatile unsigned  *)(CP_DMAD_BASE + 0x0EC)) 
#define CP_DMAD_CH2_INTR_RAW           ((volatile unsigned  *)(CP_DMAD_BASE + 0x0F0))
//CH3 for gsmiF0 tx                                       
#define CP_DMAD_CH3_CTL                ((volatile unsigned  *)(CP_DMAD_BASE + 0x100)) 
#define CP_DMAD_CH3_CFG                ((volatile unsigned  *)(CP_DMAD_BASE + 0x104))    
#define CP_DMAD_CH3_SAR                ((volatile unsigned  *)(CP_DMAD_BASE + 0x108))        
#define CP_DMAD_CH3_CUR_SAR            ((volatile unsigned  *)(CP_DMAD_BASE + 0x120))   
#define CP_DMAD_CH3_INTR_EN            ((volatile unsigned  *)(CP_DMAD_BASE + 0x128)) 
#define CP_DMAD_CH3_INTR_STAT          ((volatile unsigned  *)(CP_DMAD_BASE + 0x12C)) 
#define CP_DMAD_CH3_INTR_RAW           ((volatile unsigned  *)(CP_DMAD_BASE + 0x130))
//CH4 for thd rx                            
#define CP_DMAD_CH4_CTL                ((volatile unsigned  *)(CP_DMAD_BASE + 0x140)) 
#define CP_DMAD_CH4_CFG                ((volatile unsigned  *)(CP_DMAD_BASE + 0x144))
#define CP_DMAD_CH4_SAR                ((volatile unsigned  *)(CP_DMAD_BASE + 0x148))    
#define CP_DMAD_CH4_DAR                ((volatile unsigned  *)(CP_DMAD_BASE + 0x14C))
#define CP_DMAD_CH4_CUR_SAR            ((volatile unsigned  *)(CP_DMAD_BASE + 0x160))     
#define CP_DMAD_CH4_CUR_DAR            ((volatile unsigned  *)(CP_DMAD_BASE + 0x164)) 
#define CP_DMAD_CH4_INTR_EN            ((volatile unsigned  *)(CP_DMAD_BASE + 0x168)) 
#define CP_DMAD_CH4_INTR_STAT          ((volatile unsigned  *)(CP_DMAD_BASE + 0x16C)) 
#define CP_DMAD_CH4_INTR_RAW           ((volatile unsigned  *)(CP_DMAD_BASE + 0x170))
#define CP_DMAD_CH4_FIFO_CTL           ((volatile unsigned  *)(CP_DMAD_BASE + 0x174))
//CH5 for thd tx                                          
#define CP_DMAD_CH5_CTL                ((volatile unsigned  *)(CP_DMAD_BASE + 0x180)) 
#define CP_DMAD_CH5_CFG                ((volatile unsigned  *)(CP_DMAD_BASE + 0x184))    
#define CP_DMAD_CH5_SAR                ((volatile unsigned  *)(CP_DMAD_BASE + 0x188))
#define CP_DMAD_CH5_DAR                ((volatile unsigned  *)(CP_DMAD_BASE + 0x18C))        
#define CP_DMAD_CH5_CUR_SAR            ((volatile unsigned  *)(CP_DMAD_BASE + 0x1A0))
#define CP_DMAD_CH5_CUR_DAR            ((volatile unsigned  *)(CP_DMAD_BASE + 0x1A4))   
#define CP_DMAD_CH5_INTR_EN            ((volatile unsigned  *)(CP_DMAD_BASE + 0x1A8)) 
#define CP_DMAD_CH5_INTR_STAT          ((volatile unsigned  *)(CP_DMAD_BASE + 0x1AC)) 
#define CP_DMAD_CH5_INTR_RAW           ((volatile unsigned  *)(CP_DMAD_BASE + 0x1B0))
#define CP_DMAD_CH5_FIFO_CTL           ((volatile unsigned  *)(CP_DMAD_BASE + 0x1B4))
//CH6 for dtc3_0 rx                                       
#define CP_DMAD_CH6_CTL                ((volatile unsigned  *)(CP_DMAD_BASE + 0x1C0)) 
#define CP_DMAD_CH6_CFG                ((volatile unsigned  *)(CP_DMAD_BASE + 0x1C4))  
#define CP_DMAD_CH6_DAR                ((volatile unsigned  *)(CP_DMAD_BASE + 0x1C8))
#define CP_DMAD_CH6_CUR_DAR            ((volatile unsigned  *)(CP_DMAD_BASE + 0x1E4)) 
#define CP_DMAD_CH6_INTR_EN            ((volatile unsigned  *)(CP_DMAD_BASE + 0x1E8)) 
#define CP_DMAD_CH6_INTR_STAT          ((volatile unsigned  *)(CP_DMAD_BASE + 0x1EC)) 
#define CP_DMAD_CH6_INTR_RAW           ((volatile unsigned  *)(CP_DMAD_BASE + 0x1F0))
#define CP_DMAD_CH6_FIFO_CTL           ((volatile unsigned  *)(CP_DMAD_BASE + 0x1F4))
//CH7 for dtc3_0 tx                         
#define CP_DMAD_CH7_CTL                ((volatile unsigned  *)(CP_DMAD_BASE + 0x200)) 
#define CP_DMAD_CH7_CFG                ((volatile unsigned  *)(CP_DMAD_BASE + 0x204))    
#define CP_DMAD_CH7_SAR                ((volatile unsigned  *)(CP_DMAD_BASE + 0x208))  
#define CP_DMAD_CH7_CUR_SAR            ((volatile unsigned  *)(CP_DMAD_BASE + 0x220))
#define CP_DMAD_CH7_INTR_EN            ((volatile unsigned  *)(CP_DMAD_BASE + 0x228)) 
#define CP_DMAD_CH7_INTR_STAT          ((volatile unsigned  *)(CP_DMAD_BASE + 0x22C)) 
#define CP_DMAD_CH7_INTR_RAW           ((volatile unsigned  *)(CP_DMAD_BASE + 0x230))
#define CP_DMAD_CH7_FIFO_CTL           ((volatile unsigned  *)(CP_DMAD_BASE + 0x234))
//CH8 for mem tran 0                                      
#define CP_DMAD_CH8_CTL                ((volatile unsigned  *)(CP_DMAD_BASE + 0x240)) 
#define CP_DMAD_CH8_CFG                ((volatile unsigned  *)(CP_DMAD_BASE + 0x244))    
#define CP_DMAD_CH8_SAR                ((volatile unsigned  *)(CP_DMAD_BASE + 0x248)) 
#define CP_DMAD_CH8_DAR                ((volatile unsigned  *)(CP_DMAD_BASE + 0x24C))
#define CP_DMAD_CH8_CUR_SAR            ((volatile unsigned  *)(CP_DMAD_BASE + 0x260)) 
#define CP_DMAD_CH8_CUR_DAR            ((volatile unsigned  *)(CP_DMAD_BASE + 0x264)) 
#define CP_DMAD_CH8_INTR_EN            ((volatile unsigned  *)(CP_DMAD_BASE + 0x268)) 
#define CP_DMAD_CH8_INTR_STAT          ((volatile unsigned  *)(CP_DMAD_BASE + 0x26C)) 
#define CP_DMAD_CH8_INTR_RAW           ((volatile unsigned  *)(CP_DMAD_BASE + 0x270))
#define CP_DMAD_CH8_FIFO_CTL           ((volatile unsigned  *)(CP_DMAD_BASE + 0x274))
//CH9 for mem tran 1                                     
#define CP_DMAD_CH9_CTL                ((volatile unsigned  *)(CP_DMAD_BASE + 0x280)) 
#define CP_DMAD_CH9_CFG                ((volatile unsigned  *)(CP_DMAD_BASE + 0x284))    
#define CP_DMAD_CH9_SAR                ((volatile unsigned  *)(CP_DMAD_BASE + 0x288)) 
#define CP_DMAD_CH9_DAR                ((volatile unsigned  *)(CP_DMAD_BASE + 0x28C))
#define CP_DMAD_CH9_CUR_SAR            ((volatile unsigned  *)(CP_DMAD_BASE + 0x2A0)) 
#define CP_DMAD_CH9_CUR_DAR            ((volatile unsigned  *)(CP_DMAD_BASE + 0x2A4)) 
#define CP_DMAD_CH9_INTR_EN            ((volatile unsigned  *)(CP_DMAD_BASE + 0x2A8)) 
#define CP_DMAD_CH9_INTR_STAT          ((volatile unsigned  *)(CP_DMAD_BASE + 0x2AC)) 
#define CP_DMAD_CH9_INTR_RAW           ((volatile unsigned  *)(CP_DMAD_BASE + 0x2B0))
#define CP_DMAD_CH9_FIFO_CTL           ((volatile unsigned  *)(CP_DMAD_BASE + 0x2B4))
//CH10 for thmu rx                            
#define CP_DMAD_CH10_CTL               ((volatile unsigned  *)(CP_DMAD_BASE + 0x2C0)) 
#define CP_DMAD_CH10_CFG               ((volatile unsigned  *)(CP_DMAD_BASE + 0x2C4))
#define CP_DMAD_CH10_SAR               ((volatile unsigned  *)(CP_DMAD_BASE + 0x2C8))    
#define CP_DMAD_CH10_DAR               ((volatile unsigned  *)(CP_DMAD_BASE + 0x2CC))
#define CP_DMAD_CH10_CUR_SAR           ((volatile unsigned  *)(CP_DMAD_BASE + 0x2E0))     
#define CP_DMAD_CH10_CUR_DAR           ((volatile unsigned  *)(CP_DMAD_BASE + 0x2E4)) 
#define CP_DMAD_CH10_INTR_EN           ((volatile unsigned  *)(CP_DMAD_BASE + 0x2E8)) 
#define CP_DMAD_CH10_INTR_STAT         ((volatile unsigned  *)(CP_DMAD_BASE + 0x2EC)) 
#define CP_DMAD_CH10_INTR_RAW          ((volatile unsigned  *)(CP_DMAD_BASE + 0x2F0))
#define CP_DMAD_CH10_FIFO_CTL          ((volatile unsigned  *)(CP_DMAD_BASE + 0x2F4))
//CH11 for thmu tx                            
#define CP_DMAD_CH11_CTL               ((volatile unsigned  *)(CP_DMAD_BASE + 0x300)) 
#define CP_DMAD_CH11_CFG               ((volatile unsigned  *)(CP_DMAD_BASE + 0x304))    
#define CP_DMAD_CH11_SAR               ((volatile unsigned  *)(CP_DMAD_BASE + 0x308))
#define CP_DMAD_CH11_DAR               ((volatile unsigned  *)(CP_DMAD_BASE + 0x30C))        
#define CP_DMAD_CH11_CUR_SAR           ((volatile unsigned  *)(CP_DMAD_BASE + 0x320))
#define CP_DMAD_CH11_CUR_DAR           ((volatile unsigned  *)(CP_DMAD_BASE + 0x324))   
#define CP_DMAD_CH11_INTR_EN           ((volatile unsigned  *)(CP_DMAD_BASE + 0x328)) 
#define CP_DMAD_CH11_INTR_STAT         ((volatile unsigned  *)(CP_DMAD_BASE + 0x32C)) 
#define CP_DMAD_CH11_INTR_RAW          ((volatile unsigned  *)(CP_DMAD_BASE + 0x330))
#define CP_DMAD_CH11_FIFO_CTL          ((volatile unsigned  *)(CP_DMAD_BASE + 0x334))
//CH12 for gsmif1 rx                          
#define CP_DMAD_CH12_CTL               ((volatile unsigned  *)(CP_DMAD_BASE + 0x340)) 
#define CP_DMAD_CH12_CFG               ((volatile unsigned  *)(CP_DMAD_BASE + 0x344))    
#define CP_DMAD_CH12_DAR               ((volatile unsigned  *)(CP_DMAD_BASE + 0x348))     
#define CP_DMAD_CH12_CUR_DAR           ((volatile unsigned  *)(CP_DMAD_BASE + 0x364)) 
#define CP_DMAD_CH12_INTR_EN           ((volatile unsigned  *)(CP_DMAD_BASE + 0x368)) 
#define CP_DMAD_CH12_INTR_STAT         ((volatile unsigned  *)(CP_DMAD_BASE + 0x36C)) 
#define CP_DMAD_CH12_INTR_RAW          ((volatile unsigned  *)(CP_DMAD_BASE + 0x370))
//CH13 for gsmif1 tx                          
#define CP_DMAD_CH13_CTL               ((volatile unsigned  *)(CP_DMAD_BASE + 0x380)) 
#define CP_DMAD_CH13_CFG               ((volatile unsigned  *)(CP_DMAD_BASE + 0x384))    
#define CP_DMAD_CH13_SAR               ((volatile unsigned  *)(CP_DMAD_BASE + 0x388))        
#define CP_DMAD_CH13_CUR_SAR           ((volatile unsigned  *)(CP_DMAD_BASE + 0x3A0))   
#define CP_DMAD_CH13_INTR_EN           ((volatile unsigned  *)(CP_DMAD_BASE + 0x3A8)) 
#define CP_DMAD_CH13_INTR_STAT         ((volatile unsigned  *)(CP_DMAD_BASE + 0x3AC)) 
#define CP_DMAD_CH13_INTR_RAW          ((volatile unsigned  *)(CP_DMAD_BASE + 0x3B0))
//CH14 for dtc3_1 rx                          
#define CP_DMAD_CH14_CTL               ((volatile unsigned  *)(CP_DMAD_BASE + 0x3C0)) 
#define CP_DMAD_CH14_CFG               ((volatile unsigned  *)(CP_DMAD_BASE + 0x3C4))  
#define CP_DMAD_CH14_DAR               ((volatile unsigned  *)(CP_DMAD_BASE + 0x3C8))
#define CP_DMAD_CH14_CUR_DAR           ((volatile unsigned  *)(CP_DMAD_BASE + 0x3E4)) 
#define CP_DMAD_CH14_INTR_EN           ((volatile unsigned  *)(CP_DMAD_BASE + 0x3E8)) 
#define CP_DMAD_CH14_INTR_STAT         ((volatile unsigned  *)(CP_DMAD_BASE + 0x3EC)) 
#define CP_DMAD_CH14_INTR_RAW          ((volatile unsigned  *)(CP_DMAD_BASE + 0x3F0))
#define CP_DMAD_CH14_FIFO_CTL          ((volatile unsigned  *)(CP_DMAD_BASE + 0x3F4))
//CH15 for dtc3_1 tx                         
#define CP_DMAD_CH15_CTL               ((volatile unsigned  *)(CP_DMAD_BASE + 0x400)) 
#define CP_DMAD_CH15_CFG               ((volatile unsigned  *)(CP_DMAD_BASE + 0x404))    
#define CP_DMAD_CH15_SAR               ((volatile unsigned  *)(CP_DMAD_BASE + 0x408))  
#define CP_DMAD_CH15_CUR_SAR           ((volatile unsigned  *)(CP_DMAD_BASE + 0x420))
#define CP_DMAD_CH15_INTR_EN           ((volatile unsigned  *)(CP_DMAD_BASE + 0x428)) 
#define CP_DMAD_CH15_INTR_STAT         ((volatile unsigned  *)(CP_DMAD_BASE + 0x42C)) 
#define CP_DMAD_CH15_INTR_RAW          ((volatile unsigned  *)(CP_DMAD_BASE + 0x430))
#define CP_DMAD_CH15_FIFO_CTL          ((volatile unsigned  *)(CP_DMAD_BASE + 0x434))
//CH16 for tdif rx1                          
#define CP_DMAD_CH16_CTL               ((volatile unsigned  *)(CP_DMAD_BASE + 0x440)) 
#define CP_DMAD_CH16_CFG               ((volatile unsigned  *)(CP_DMAD_BASE + 0x444))    
#define CP_DMAD_CH16_DAR               ((volatile unsigned  *)(CP_DMAD_BASE + 0x448))     
#define CP_DMAD_CH16_CUR_DAR           ((volatile unsigned  *)(CP_DMAD_BASE + 0x464)) 
#define CP_DMAD_CH16_INTR_EN           ((volatile unsigned  *)(CP_DMAD_BASE + 0x468)) 
#define CP_DMAD_CH16_INTR_STAT         ((volatile unsigned  *)(CP_DMAD_BASE + 0x46C)) 

//----------------------------------------
//   CP_ICTL0  register map  (only for ARM0)
//----------------------------------------
#define CP_ICTL0_IRQ_INTEN                                      ((volatile unsigned  *)( CP_ICTL0_BASE + 0x0000 ))
#define CP_ICTL0_IRQ_INTMASK                                    ((volatile unsigned  *)( CP_ICTL0_BASE + 0x0008 ))
#define CP_ICTL0_IRQ_INTFORCE                                   ((volatile unsigned  *)( CP_ICTL0_BASE + 0x0010 ))
#define CP_ICTL0_IRQ_RAWSTS                                     ((volatile unsigned  *)( CP_ICTL0_BASE + 0x0018 ))
#define CP_ICTL0_IRQ_STATUS                                     ((volatile unsigned  *)( CP_ICTL0_BASE + 0x0020 ))
#define CP_ICTL0_IRQ_MASKSTS                                    ((volatile unsigned  *)( CP_ICTL0_BASE + 0x0028 ))
#define CP_ICTL0_IRQ_FINALSTS                                   ((volatile unsigned  *)( CP_ICTL0_BASE + 0x0030 ))
#define CP_ICTL0_IRQ_VECTOR                                     ((volatile unsigned  *)( CP_ICTL0_BASE + 0x0038 ))
#define CP_ICTL0_IRQ_VECTOR_0                                   ((volatile unsigned  *)( CP_ICTL0_BASE + 0x0040 ))
#define CP_ICTL0_IRQ_VECTOR_1                                   ((volatile unsigned  *)( CP_ICTL0_BASE + 0x0048 ))
#define CP_ICTL0_IRQ_VECTOR_2                                   ((volatile unsigned  *)( CP_ICTL0_BASE + 0x0050 ))
#define CP_ICTL0_IRQ_VECTOR_3                                   ((volatile unsigned  *)( CP_ICTL0_BASE + 0x0058 ))
#define CP_ICTL0_IRQ_VECTOR_4                                   ((volatile unsigned  *)( CP_ICTL0_BASE + 0x0060 ))
#define CP_ICTL0_IRQ_VECTOR_5                                   ((volatile unsigned  *)( CP_ICTL0_BASE + 0x0068 ))
#define CP_ICTL0_IRQ_VECTOR_6                                   ((volatile unsigned  *)( CP_ICTL0_BASE + 0x0070 ))
#define CP_ICTL0_IRQ_VECTOR_7                                   ((volatile unsigned  *)( CP_ICTL0_BASE + 0x0078 ))
#define CP_ICTL0_IRQ_VECTOR_8                                   ((volatile unsigned  *)( CP_ICTL0_BASE + 0x0080 ))
#define CP_ICTL0_IRQ_VECTOR_9                                   ((volatile unsigned  *)( CP_ICTL0_BASE + 0x0088 ))
#define CP_ICTL0_IRQ_VECTOR_10                                  ((volatile unsigned  *)( CP_ICTL0_BASE + 0x0090 ))
#define CP_ICTL0_IRQ_VECTOR_11                                  ((volatile unsigned  *)( CP_ICTL0_BASE + 0x0098 ))
#define CP_ICTL0_IRQ_VECTOR_12                                  ((volatile unsigned  *)( CP_ICTL0_BASE + 0x00A0 ))
#define CP_ICTL0_IRQ_VECTOR_13                                  ((volatile unsigned  *)( CP_ICTL0_BASE + 0x00A8 ))
#define CP_ICTL0_IRQ_VECTOR_14                                  ((volatile unsigned  *)( CP_ICTL0_BASE + 0x00B0 ))
#define CP_ICTL0_IRQ_VECTOR_15                                  ((volatile unsigned  *)( CP_ICTL0_BASE + 0x00B8 ))
#define CP_ICTL0_FIQ_INTEN                                      ((volatile unsigned  *)( CP_ICTL0_BASE + 0x00C0 ))
#define CP_ICTL0_FIQ_INTMASK                                    ((volatile unsigned  *)( CP_ICTL0_BASE + 0x00C4 ))
#define CP_ICTL0_FIQ_INTFORCE                                   ((volatile unsigned  *)( CP_ICTL0_BASE + 0x00C8 ))
#define CP_ICTL0_FIQ_RAWSTS                                     ((volatile unsigned  *)( CP_ICTL0_BASE + 0x00CC ))
#define CP_ICTL0_FIQ_STATUS                                     ((volatile unsigned  *)( CP_ICTL0_BASE + 0x00D0 ))
#define CP_ICTL0_FIQ_FINALSTS                                   ((volatile unsigned  *)( CP_ICTL0_BASE + 0x00D4 ))
#define CP_ICTL0_IRQ_PLEVEL                                     ((volatile unsigned  *)( CP_ICTL0_BASE + 0x00D8 ))
#define CP_ICTL0_IRQ_PLEVEL_0                                   ((volatile unsigned  *)( CP_ICTL0_BASE + 0x00E8 ))
#define CP_ICTL0_IRQ_PLEVEL_1                                   ((volatile unsigned  *)( CP_ICTL0_BASE + 0x00EC ))
#define CP_ICTL0_IRQ_PLEVEL_2                                   ((volatile unsigned  *)( CP_ICTL0_BASE + 0x00F0 ))
#define CP_ICTL0_IRQ_PLEVEL_3                                   ((volatile unsigned  *)( CP_ICTL0_BASE + 0x00F4 ))
#define CP_ICTL0_IRQ_PLEVEL_4                                   ((volatile unsigned  *)( CP_ICTL0_BASE + 0x00F8 ))
#define CP_ICTL0_IRQ_PLEVEL_5                                   ((volatile unsigned  *)( CP_ICTL0_BASE + 0x00FC ))
#define CP_ICTL0_IRQ_PLEVEL_6                                   ((volatile unsigned  *)( CP_ICTL0_BASE + 0x0100 ))
#define CP_ICTL0_IRQ_PLEVEL_7                                   ((volatile unsigned  *)( CP_ICTL0_BASE + 0x0104 ))
#define CP_ICTL0_IRQ_PLEVEL_8                                   ((volatile unsigned  *)( CP_ICTL0_BASE + 0x0108 ))
#define CP_ICTL0_IRQ_PLEVEL_9                                   ((volatile unsigned  *)( CP_ICTL0_BASE + 0x010c ))
#define CP_ICTL0_IRQ_PLEVEL_10                                  ((volatile unsigned  *)( CP_ICTL0_BASE + 0x0110 ))
#define CP_ICTL0_IRQ_PLEVEL_11                                  ((volatile unsigned  *)( CP_ICTL0_BASE + 0x0114 ))
#define CP_ICTL0_IRQ_PLEVEL_12                                  ((volatile unsigned  *)( CP_ICTL0_BASE + 0x0118 ))
#define CP_ICTL0_IRQ_PLEVEL_13                                  ((volatile unsigned  *)( CP_ICTL0_BASE + 0x011c ))
#define CP_ICTL0_IRQ_PLEVEL_14                                  ((volatile unsigned  *)( CP_ICTL0_BASE + 0x0120 ))
#define CP_ICTL0_IRQ_PLEVEL_15                                  ((volatile unsigned  *)( CP_ICTL0_BASE + 0x0124 ))
#define CP_ICTL0_IRQ_PLEVEL_16                                  ((volatile unsigned  *)( CP_ICTL0_BASE + 0x0128 ))
#define CP_ICTL0_IRQ_PLEVEL_17                                  ((volatile unsigned  *)( CP_ICTL0_BASE + 0x012c ))
#define CP_ICTL0_IRQ_PLEVEL_18                                  ((volatile unsigned  *)( CP_ICTL0_BASE + 0x0130 ))
#define CP_ICTL0_IRQ_PLEVEL_19                                  ((volatile unsigned  *)( CP_ICTL0_BASE + 0x0134 ))
#define CP_ICTL0_IRQ_PLEVEL_20                                  ((volatile unsigned  *)( CP_ICTL0_BASE + 0x0138 ))
#define CP_ICTL0_IRQ_PLEVEL_21                                  ((volatile unsigned  *)( CP_ICTL0_BASE + 0x013c ))
#define CP_ICTL0_IRQ_PLEVEL_22                                  ((volatile unsigned  *)( CP_ICTL0_BASE + 0x0140 ))
#define CP_ICTL0_IRQ_PLEVEL_23                                  ((volatile unsigned  *)( CP_ICTL0_BASE + 0x0144 ))

//-----------------------------------------------
//   CP_ICTL1 register map  (only for ZSP0)
//-----------------------------------------------
#define CP_ICTL1_IRQ_INTEN                                      ((volatile unsigned  *)( CP_ICTL1_BASE + 0x0000 ))
#define CP_ICTL1_IRQ_INTMASK                                    ((volatile unsigned  *)( CP_ICTL1_BASE + 0x0008 ))
#define CP_ICTL1_IRQ_INTFORCE                                   ((volatile unsigned  *)( CP_ICTL1_BASE + 0x0010 ))
#define CP_ICTL1_IRQ_RAWSTS                                     ((volatile unsigned  *)( CP_ICTL1_BASE + 0x0018 ))
#define CP_ICTL1_IRQ_STATUS                                     ((volatile unsigned  *)( CP_ICTL1_BASE + 0x0020 ))
#define CP_ICTL1_IRQ_MASKSTS                                    ((volatile unsigned  *)( CP_ICTL1_BASE + 0x0028 ))
#define CP_ICTL1_IRQ_FINALSTS                                   ((volatile unsigned  *)( CP_ICTL1_BASE + 0x0030 ))
#define CP_ICTL1_IRQ_VECTOR                                     ((volatile unsigned  *)( CP_ICTL1_BASE + 0x0038 ))
#define CP_ICTL1_IRQ_VECTOR_0                                   ((volatile unsigned  *)( CP_ICTL1_BASE + 0x0040 ))
#define CP_ICTL1_IRQ_VECTOR_1                                   ((volatile unsigned  *)( CP_ICTL1_BASE + 0x0048 ))
#define CP_ICTL1_IRQ_VECTOR_2                                   ((volatile unsigned  *)( CP_ICTL1_BASE + 0x0050 ))
#define CP_ICTL1_IRQ_VECTOR_3                                   ((volatile unsigned  *)( CP_ICTL1_BASE + 0x0058 ))
#define CP_ICTL1_IRQ_VECTOR_4                                   ((volatile unsigned  *)( CP_ICTL1_BASE + 0x0060 ))
#define CP_ICTL1_IRQ_VECTOR_5                                   ((volatile unsigned  *)( CP_ICTL1_BASE + 0x0068 ))
#define CP_ICTL1_IRQ_VECTOR_6                                   ((volatile unsigned  *)( CP_ICTL1_BASE + 0x0070 ))
#define CP_ICTL1_IRQ_VECTOR_7                                   ((volatile unsigned  *)( CP_ICTL1_BASE + 0x0078 ))
#define CP_ICTL1_IRQ_VECTOR_8                                   ((volatile unsigned  *)( CP_ICTL1_BASE + 0x0080 ))
#define CP_ICTL1_IRQ_VECTOR_9                                   ((volatile unsigned  *)( CP_ICTL1_BASE + 0x0088 ))
#define CP_ICTL1_IRQ_VECTOR_10                                  ((volatile unsigned  *)( CP_ICTL1_BASE + 0x0090 ))
#define CP_ICTL1_IRQ_VECTOR_11                                  ((volatile unsigned  *)( CP_ICTL1_BASE + 0x0098 ))
#define CP_ICTL1_IRQ_VECTOR_12                                  ((volatile unsigned  *)( CP_ICTL1_BASE + 0x00A0 ))
#define CP_ICTL1_IRQ_VECTOR_13                                  ((volatile unsigned  *)( CP_ICTL1_BASE + 0x00A8 ))
#define CP_ICTL1_IRQ_VECTOR_14                                  ((volatile unsigned  *)( CP_ICTL1_BASE + 0x00B0 ))
#define CP_ICTL1_IRQ_VECTOR_15                                  ((volatile unsigned  *)( CP_ICTL1_BASE + 0x00B8 ))
#define CP_ICTL1_IRQ_PLEVEL                                     ((volatile unsigned  *)( CP_ICTL1_BASE + 0x00D8 ))
#define CP_ICTL1_IRQ_PLEVEL_0                                   ((volatile unsigned  *)( CP_ICTL1_BASE + 0x00E8 ))
#define CP_ICTL1_IRQ_PLEVEL_1                                   ((volatile unsigned  *)( CP_ICTL1_BASE + 0x00EC ))
#define CP_ICTL1_IRQ_PLEVEL_2                                   ((volatile unsigned  *)( CP_ICTL1_BASE + 0x00F0 ))
#define CP_ICTL1_IRQ_PLEVEL_3                                   ((volatile unsigned  *)( CP_ICTL1_BASE + 0x00F4 ))
#define CP_ICTL1_IRQ_PLEVEL_4                                   ((volatile unsigned  *)( CP_ICTL1_BASE + 0x00F8 ))
#define CP_ICTL1_IRQ_PLEVEL_5                                   ((volatile unsigned  *)( CP_ICTL1_BASE + 0x00FC ))
#define CP_ICTL1_IRQ_PLEVEL_6                                   ((volatile unsigned  *)( CP_ICTL1_BASE + 0x0100 ))
#define CP_ICTL1_IRQ_PLEVEL_7                                   ((volatile unsigned  *)( CP_ICTL1_BASE + 0x0104 ))
#define CP_ICTL1_IRQ_PLEVEL_8                                   ((volatile unsigned  *)( CP_ICTL1_BASE + 0x0108 ))
#define CP_ICTL1_IRQ_PLEVEL_9                                   ((volatile unsigned  *)( CP_ICTL1_BASE + 0x010c ))
#define CP_ICTL1_IRQ_PLEVEL_10                                  ((volatile unsigned  *)( CP_ICTL1_BASE + 0x0110 ))
#define CP_ICTL1_IRQ_PLEVEL_11                                  ((volatile unsigned  *)( CP_ICTL1_BASE + 0x0114 ))
#define CP_ICTL1_IRQ_PLEVEL_12                                  ((volatile unsigned  *)( CP_ICTL1_BASE + 0x0118 ))
#define CP_ICTL1_IRQ_PLEVEL_13				((volatile unsigned  *)( CP_ICTL1_BASE + 0x11c ))
#define CP_ICTL1_IRQ_PLEVEL_14				((volatile unsigned  *)( CP_ICTL1_BASE + 0x120 ))
#define CP_ICTL1_IRQ_PLEVEL_15				((volatile unsigned  *)( CP_ICTL1_BASE + 0x124 ))
#define CP_ICTL1_IRQ_PLEVEL_16				((volatile unsigned  *)( CP_ICTL1_BASE + 0x128 ))
#define CP_ICTL1_IRQ_PLEVEL_17				((volatile unsigned  *)( CP_ICTL1_BASE + 0x12c ))
#define CP_ICTL1_IRQ_PLEVEL_18				((volatile unsigned  *)( CP_ICTL1_BASE + 0x130 ))
#define CP_ICTL1_IRQ_PLEVEL_19				((volatile unsigned  *)( CP_ICTL1_BASE + 0x134 ))
#define CP_ICTL1_IRQ_PLEVEL_20				((volatile unsigned  *)( CP_ICTL1_BASE + 0x138 ))
#define CP_ICTL1_IRQ_PLEVEL_21				((volatile unsigned  *)( CP_ICTL1_BASE + 0x13c ))
#define CP_ICTL1_IRQ_PLEVEL_22				((volatile unsigned  *)( CP_ICTL1_BASE + 0x140 ))
#define CP_ICTL1_IRQ_PLEVEL_23				((volatile unsigned  *)( CP_ICTL1_BASE + 0x144 ))
#define CP_ICTL1_IRQ_PLEVEL_24		 		((volatile unsigned  *)( CP_ICTL1_BASE + 0x148 ))
#define CP_ICTL1_IRQ_PLEVEL_25		 		((volatile unsigned  *)( CP_ICTL1_BASE + 0x14c ))
#define CP_ICTL1_IRQ_PLEVEL_26		 		((volatile unsigned  *)( CP_ICTL1_BASE + 0x150 ))
#define CP_ICTL1_IRQ_PLEVEL_27		 		((volatile unsigned  *)( CP_ICTL1_BASE + 0x154 ))



//----------------------------------------
//   SNOW_3G register map
//----------------------------------------
//UCIA
#define SNOW_3G_UCIA_START               ((volatile unsigned  *)( SNOW_3G_BASE + 0x00 ))
#define SNOW_3G_UCIA_CTL                 ((volatile unsigned  *)( SNOW_3G_BASE + 0x04 ))
#define SNOW_3G_UCIA_KEY0                ((volatile unsigned  *)( SNOW_3G_BASE + 0x08 ))
#define SNOW_3G_UCIA_KEY1                ((volatile unsigned  *)( SNOW_3G_BASE + 0x0C ))
#define SNOW_3G_UCIA_KEY2                ((volatile unsigned  *)( SNOW_3G_BASE + 0x10 ))
#define SNOW_3G_UCIA_KEY3                ((volatile unsigned  *)( SNOW_3G_BASE + 0x14 ))
#define SNOW_3G_UCIA_COUNT               ((volatile unsigned  *)( SNOW_3G_BASE + 0x18 ))
#define SNOW_3G_UCIA_FRESH               ((volatile unsigned  *)( SNOW_3G_BASE + 0x1C ))
#define SNOW_3G_UCIA_BEARER              ((volatile unsigned  *)( SNOW_3G_BASE + 0x20 ))
#define SNOW_3G_UCIA_DIRECTION           ((volatile unsigned  *)( SNOW_3G_BASE + 0x24 ))
#define SNOW_3G_UCIA_LENGTH              ((volatile unsigned  *)( SNOW_3G_BASE + 0x28 ))
#define SNOW_3G_UCIA_MAC                 ((volatile unsigned  *)( SNOW_3G_BASE + 0x2C ))
//DCH
#define SNOW_3G_RDCH_START               ((volatile unsigned  *)( SNOW_3G_BASE + 0x100 ))
#define SNOW_3G_RDCH_BLK_SIZE            ((volatile unsigned  *)( SNOW_3G_BASE + 0x104 ))
#define SNOW_3G_RDCH_TRANS_ADDR          ((volatile unsigned  *)( SNOW_3G_BASE + 0x108 ))
#define SNOW_3G_WRCH_START               ((volatile unsigned  *)( SNOW_3G_BASE + 0x10C ))
#define SNOW_3G_WRCH_BLK_SIZE            ((volatile unsigned  *)( SNOW_3G_BASE + 0x110 ))
#define SNOW_3G_WRCH_TRANS_ADDR          ((volatile unsigned  *)( SNOW_3G_BASE + 0x114 ))
#define SNOW_3G_RD_FIFO_SRST             ((volatile unsigned  *)( SNOW_3G_BASE + 0x118 ))
#define SNOW_3G_WR_FIFO_SRST             ((volatile unsigned  *)( SNOW_3G_BASE + 0x11C ))
#define SNOW_3G_RDCH_STATE               ((volatile unsigned  *)( SNOW_3G_BASE + 0x120 ))
#define SNOW_3G_RDCH_CADDR               ((volatile unsigned  *)( SNOW_3G_BASE + 0x124 ))
#define SNOW_3G_WRCH_STATE               ((volatile unsigned  *)( SNOW_3G_BASE + 0x128 ))
#define SNOW_3G_WRCH_CADDR               ((volatile unsigned  *)( SNOW_3G_BASE + 0x12C ))
//INTR
#define SNOW_3G_INTRAW            		 ((volatile unsigned  *)( SNOW_3G_BASE + 0x200 ))
#define SNOW_3G_INTE              		 ((volatile unsigned  *)( SNOW_3G_BASE + 0x204 ))
#define SNOW_3G_INTS              		 ((volatile unsigned  *)( SNOW_3G_BASE + 0x208 ))
//LPC
#define SNOW_3G_LPC_CTL           		 ((volatile unsigned  *)( SNOW_3G_BASE + 0x300 ))

//----------------------------------------
//   A5_0 register map   (only for ZSP0)
//----------------------------------------
#define A5_0_CFG                ((volatile unsigned  *)( A5_0_BASE + 0x00 ))
#define A5_0_LN                 ((volatile unsigned  *)( A5_0_BASE + 0x04 ))
#define A5_0_FN0                ((volatile unsigned  *)( A5_0_BASE + 0x08 ))
#define A5_0_FN1                ((volatile unsigned  *)( A5_0_BASE + 0x0c ))
#define A5_0_UPDATE             ((volatile unsigned  *)( A5_0_BASE + 0x10 ))
#define A5_0_KEY0               ((volatile unsigned  *)( A5_0_BASE + 0x14 ))
#define A5_0_KEY1               ((volatile unsigned  *)( A5_0_BASE + 0x18 ))
#define A5_0_KEY2               ((volatile unsigned  *)( A5_0_BASE + 0x1c ))
#define A5_0_KEY3               ((volatile unsigned  *)( A5_0_BASE + 0x20 ))
#define A5_0_INTR_EN            ((volatile unsigned  *)( A5_0_BASE + 0x24 ))
#define A5_0_INTR_STATUS        ((volatile unsigned  *)( A5_0_BASE + 0x28 ))
#define A5_0_INTR_RAW           ((volatile unsigned  *)( A5_0_BASE + 0x2c ))
#define A5_0_DMA_TRANS_EN       ((volatile unsigned  *)( A5_0_BASE + 0x30 ))
#define A5_0_DMA_ADDR           ((volatile unsigned  *)( A5_0_BASE + 0x34 ))
#define A5_0_DOUT               ((volatile unsigned  *)( A5_0_BASE + 0x38 ))
#define A5_0_HADDR_M            ((volatile unsigned  *)( A5_0_BASE + 0x3c ))
#define A5_0_LP_EN              ((volatile unsigned  *)( A5_0_BASE + 0x40 ))
                                                                    
//----------------------------------------                          
//   A5_1 register map      (only for ZSP1)                                        
//----------------------------------------                          
#define A5_1_CFG          		((volatile unsigned  *)( A5_1_BASE + 0x00 ))
#define A5_1_LN           		((volatile unsigned  *)( A5_1_BASE + 0x04 ))
#define A5_1_FN0				((volatile unsigned  *)( A5_1_BASE + 0x08 ))
#define A5_1_FN1          		((volatile unsigned  *)( A5_1_BASE + 0x0c ))
#define A5_1_UPDATE             ((volatile unsigned  *)( A5_1_BASE + 0x10 ))
#define A5_1_KEY0               ((volatile unsigned  *)( A5_1_BASE + 0x14 ))
#define A5_1_KEY1               ((volatile unsigned  *)( A5_1_BASE + 0x18 ))
#define A5_1_KEY2               ((volatile unsigned  *)( A5_1_BASE + 0x1c ))
#define A5_1_KEY3               ((volatile unsigned  *)( A5_1_BASE + 0x20 ))
#define A5_1_INTR_EN            ((volatile unsigned  *)( A5_1_BASE + 0x24 ))
#define A5_1_INTR_STATUS        ((volatile unsigned  *)( A5_1_BASE + 0x28 ))
#define A5_1_INTR_RAW           ((volatile unsigned  *)( A5_1_BASE + 0x2c ))
#define A5_1_DMA_TRANS_EN       ((volatile unsigned  *)( A5_1_BASE + 0x30 ))
#define A5_1_DMA_ADDR           ((volatile unsigned  *)( A5_1_BASE + 0x34 ))
#define A5_1_DOUT               ((volatile unsigned  *)( A5_1_BASE + 0x38 ))
#define A5_1_HADDR_M        	((volatile unsigned  *)( A5_1_BASE + 0x3c ))
#define A5_1_LP_EN              ((volatile unsigned  *)( A5_1_BASE + 0x40 ))
                                                                    
//----------------------------------------                          
//   GEA register map      (only for ARM0)                                         
//----------------------------------------
#define GEA_CFG                 ((volatile unsigned  *)( GEA_BASE + 0x00 ))
#define GEA_LN                  ((volatile unsigned  *)( GEA_BASE + 0x04 ))
#define GEA_INITVEC_HIGH        ((volatile unsigned  *)( GEA_BASE + 0x08 ))
#define GEA_INITVEC_LOW         ((volatile unsigned  *)( GEA_BASE + 0x0c ))
#define GEA_STATUS              ((volatile unsigned  *)( GEA_BASE + 0x10 ))
#define GEA_UPDATE              ((volatile unsigned  *)( GEA_BASE + 0x14 ))
#define GEA_STATUS_UP           ((volatile unsigned  *)( GEA_BASE + 0x18 ))
#define GEA_KASUMI_CFG          ((volatile unsigned  *)( GEA_BASE + 0x1c ))
#define GEA_KASUMI_START        ((volatile unsigned  *)( GEA_BASE + 0x20 ))
#define GEA_KASUMI_IN_HIGH      ((volatile unsigned  *)( GEA_BASE + 0x24 ))
#define GEA_KASUMI_IN_LOW       ((volatile unsigned  *)( GEA_BASE + 0x28 ))
#define GEA_KASUMI_OUT_HIGH     ((volatile unsigned  *)( GEA_BASE + 0x2c ))
#define GEA_KASUMI_OUT_LOW      ((volatile unsigned  *)( GEA_BASE + 0x30 ))
#define GEA_KEY0                ((volatile unsigned  *)( GEA_BASE + 0x34 ))
#define GEA_KEY1                ((volatile unsigned  *)( GEA_BASE + 0x38 ))
#define GEA_KEY2                ((volatile unsigned  *)( GEA_BASE + 0x3c ))
#define GEA_KEY3                ((volatile unsigned  *)( GEA_BASE + 0x40 ))
#define GEA_INTR_EN             ((volatile unsigned  *)( GEA_BASE + 0x44 ))
#define GEA_INTR_STATUS         ((volatile unsigned  *)( GEA_BASE + 0x48 ))
#define GEA_INTR_RAW            ((volatile unsigned  *)( GEA_BASE + 0x4c ))
#define GEA_DMA_TRTANS_EN       ((volatile unsigned  *)( GEA_BASE + 0x50 ))
#define GEA_DMA_ADDR            ((volatile unsigned  *)( GEA_BASE + 0x54 ))
#define GEA_DOUT                ((volatile unsigned  *)( GEA_BASE + 0x58 ))
#define GEA_HADDR_M             ((volatile unsigned  *)( GEA_BASE + 0x5c ))
#define GEA_LP_EN               ((volatile unsigned  *)( GEA_BASE + 0x60 ))

//----------------------------------------
//   DTC3_0 register map        (only for ZSP0 and ZSP1)
//----------------------------------------
#define DTC3_0_DMA_IF_EN        ((volatile unsigned  *)( DTC3_0_BASE + 0x000 ))
#define DTC3_0_INTR             ((volatile unsigned  *)( DTC3_0_BASE + 0x004 ))
#define DTC3_0_INTS             ((volatile unsigned  *)( DTC3_0_BASE + 0x008 ))
#define DTC3_0_INTE             ((volatile unsigned  *)( DTC3_0_BASE + 0x00C ))
#define DTC3_0_SOFT_RST         ((volatile unsigned  *)( DTC3_0_BASE + 0x010 ))
#define DTC3_0_LP_CTRL          ((volatile unsigned  *)( DTC3_0_BASE + 0x014 ))
#define DTC3_0_VD_EN            ((volatile unsigned  *)( DTC3_0_BASE + 0x200 ))
#define DTC3_0_VD_DIN           ((volatile unsigned  *)( DTC3_0_BASE + 0x204 ))
#define DTC3_0_VD_DOUT          ((volatile unsigned  *)( DTC3_0_BASE + 0x208 ))
#define DTC3_0_VD_STATUS        ((volatile unsigned  *)( DTC3_0_BASE + 0x20C ))
#define DTC3_0_VD_INTR_EN       ((volatile unsigned  *)( DTC3_0_BASE + 0x210 ))
#define DTC3_0_VD_BLK_SIZE      ((volatile unsigned  *)( DTC3_0_BASE + 0x214 ))
#define DTC3_0_VD_DIN_SIZE      ((volatile unsigned  *)( DTC3_0_BASE + 0x218 ))
#define DTC3_0_VD_DOUT_SIZE     ((volatile unsigned  *)( DTC3_0_BASE + 0x21C ))
#define DTC3_0_VD_BLK_NUM       ((volatile unsigned  *)( DTC3_0_BASE + 0x220 ))
#define DTC3_0_VD_INITOFF       ((volatile unsigned  *)( DTC3_0_BASE + 0x224 ))
#define DTC3_0_VD_PM0           ((volatile unsigned  *)( DTC3_0_BASE + 0x230 ))
#define DTC3_0_EQ_EN            ((volatile unsigned  *)( DTC3_0_BASE + 0x244 ))
#define DTC3_0_EQ_STATUS        ((volatile unsigned  *)( DTC3_0_BASE + 0x248 ))
#define DTC3_0_EQ_INTR_EN       ((volatile unsigned  *)( DTC3_0_BASE + 0x24C ))
#define DTC3_0_EQ_T_FACTOR      ((volatile unsigned  *)( DTC3_0_BASE + 0x250 ))
#define DTC3_0_EQ_INIT_PH_H     ((volatile unsigned  *)( DTC3_0_BASE + 0x254 ))
#define DTC3_0_EQ_INIT_PH_L     ((volatile unsigned  *)( DTC3_0_BASE + 0x258 ))
#define DTC3_0_EQ_INIT_FREQ_H   ((volatile unsigned  *)( DTC3_0_BASE + 0x25C ))
#define DTC3_0_EQ_INIT_FREQ_L   ((volatile unsigned  *)( DTC3_0_BASE + 0x260 ))
#define DTC3_0_EQ_PLL_D1        ((volatile unsigned  *)( DTC3_0_BASE + 0x264 ))
#define DTC3_0_EQ_PLL_D2        ((volatile unsigned  *)( DTC3_0_BASE + 0x268 ))
#define DTC3_0_EQ_NOISE_REAL    ((volatile unsigned  *)( DTC3_0_BASE + 0x26C ))
#define DTC3_0_EQ_NOISE_IMG     ((volatile unsigned  *)( DTC3_0_BASE + 0x270 ))
#define DTC3_0_EQ_F_FACTOR      ((volatile unsigned  *)( DTC3_0_BASE + 0x274 ))
#define DTC3_0_EQ_T_SEQ_H       ((volatile unsigned  *)( DTC3_0_BASE + 0x278 ))
#define DTC3_0_EQ_T_SEQ_L       ((volatile unsigned  *)( DTC3_0_BASE + 0x27C ))
#define DTC3_0_EQ_POINTERS      ((volatile unsigned  *)( DTC3_0_BASE + 0x280 ))
#define DTC3_0_EQ_LAST_ADDR     ((volatile unsigned  *)( DTC3_0_BASE + 0x284 ))
#define DTC3_0_EQ_CH_ORDER      ((volatile unsigned  *)( DTC3_0_BASE + 0x288 ))
#define DTC3_0_EQ_MEM_REG       ((volatile unsigned  *)( DTC3_0_BASE + 0x290 ))
#define DTC3_0_EMI_STATUS       ((volatile unsigned  *)( DTC3_0_BASE + 0x2A4 ))
                                

//----------------------------------------
//   SIM0 register map
//----------------------------------------
#define SIM0_PORT            	((volatile unsigned  *)( SIM0_BASE + 0x0 ))
#define SIM0_CNTL             	((volatile unsigned  *)( SIM0_BASE + 0x4 ))
#define SIM0_ENABLE             ((volatile unsigned  *)( SIM0_BASE + 0xC ))
#define SIM0_INT_STAT           ((volatile unsigned  *)( SIM0_BASE + 0x10 ))
#define SIM0_INT_RAW_STAT       ((volatile unsigned  *)( SIM0_BASE + 0x14 ))
#define SIM0_INT_ENABLE         ((volatile unsigned  *)( SIM0_BASE + 0x18 ))
#define SIM0_XMT_BUF            ((volatile unsigned  *)( SIM0_BASE + 0x1C ))
#define SIM0_RCV_BUF            ((volatile unsigned  *)( SIM0_BASE + 0x20 ))
#define SIM0_XMT_TH             ((volatile unsigned  *)( SIM0_BASE + 0x24 ))
#define SIM0_GUARD              ((volatile unsigned  *)( SIM0_BASE + 0x28 ))
#define SIM0_SRES            	((volatile unsigned  *)( SIM0_BASE + 0x2C ))
#define SIM0_CH_WAIT            ((volatile unsigned  *)( SIM0_BASE + 0x30 ))
#define SIM0_GPCNT              ((volatile unsigned  *)( SIM0_BASE + 0x34 ))
#define SIM0_DIVISOR            ((volatile unsigned  *)( SIM0_BASE + 0x38 ))

//----------------------------------------
//   SIM1 register map
//----------------------------------------
#define SIM1_PORT            	((volatile unsigned  *)( SIM1_BASE + 0x0 ))
#define SIM1_CNTL             	((volatile unsigned  *)( SIM1_BASE + 0x4 ))
#define SIM1_ENABLE             ((volatile unsigned  *)( SIM1_BASE + 0xC ))
#define SIM1_INT_STAT           ((volatile unsigned  *)( SIM1_BASE + 0x10 ))
#define SIM1_INT_RAW_STAT       ((volatile unsigned  *)( SIM1_BASE + 0x14 ))
#define SIM1_INT_ENABLE         ((volatile unsigned  *)( SIM1_BASE + 0x18 ))
#define SIM1_XMT_BUF            ((volatile unsigned  *)( SIM1_BASE + 0x1C ))
#define SIM1_RCV_BUF            ((volatile unsigned  *)( SIM1_BASE + 0x20 ))
#define SIM1_XMT_TH             ((volatile unsigned  *)( SIM1_BASE + 0x24 ))
#define SIM1_GUARD              ((volatile unsigned  *)( SIM1_BASE + 0x28 ))
#define SIM1_SRES            	((volatile unsigned  *)( SIM1_BASE + 0x2C ))
#define SIM1_CH_WAIT            ((volatile unsigned  *)( SIM1_BASE + 0x30 ))
#define SIM1_GPCNT              ((volatile unsigned  *)( SIM1_BASE + 0x34 ))
#define SIM1_DIVISOR            ((volatile unsigned  *)( SIM1_BASE + 0x38 ))

//----------------------------------------
//   CP_TIMER register map
//----------------------------------------
#define CP_TIMER0_TLC            ((volatile unsigned  *)( CP_TIMER_BASE + 0x0000 ))
#define CP_TIMER0_TCV            ((volatile unsigned  *)( CP_TIMER_BASE + 0x0004 ))
#define CP_TIMER0_TCR            ((volatile unsigned  *)( CP_TIMER_BASE + 0x0008 ))
#define CP_TIMER0_TIC            ((volatile unsigned  *)( CP_TIMER_BASE + 0x000c ))
#define CP_TIMER0_TIS            ((volatile unsigned  *)( CP_TIMER_BASE + 0x0010 ))
#define CP_TIMER1_TLC            ((volatile unsigned  *)( CP_TIMER_BASE + 0x0014 ))
#define CP_TIMER1_TCV            ((volatile unsigned  *)( CP_TIMER_BASE + 0x0018 ))
#define CP_TIMER1_TCR            ((volatile unsigned  *)( CP_TIMER_BASE + 0x001C ))
#define CP_TIMER1_TIC            ((volatile unsigned  *)( CP_TIMER_BASE + 0x0020 ))
#define CP_TIMER1_TIS            ((volatile unsigned  *)( CP_TIMER_BASE + 0x0024 ))
#define CP_TIMER2_TLC            ((volatile unsigned  *)( CP_TIMER_BASE + 0x0028 ))
#define CP_TIMER2_TCV            ((volatile unsigned  *)( CP_TIMER_BASE + 0x002C ))
#define CP_TIMER2_TCR            ((volatile unsigned  *)( CP_TIMER_BASE + 0x0030 ))
#define CP_TIMER2_TIC            ((volatile unsigned  *)( CP_TIMER_BASE + 0x0034 ))
#define CP_TIMER2_TIS            ((volatile unsigned  *)( CP_TIMER_BASE + 0x0038 ))
#define CP_TIMER3_TLC            ((volatile unsigned  *)( CP_TIMER_BASE + 0x003C ))
#define CP_TIMER3_TCV            ((volatile unsigned  *)( CP_TIMER_BASE + 0x0040 ))
#define CP_TIMER3_TCR            ((volatile unsigned  *)( CP_TIMER_BASE + 0x0044 ))
#define CP_TIMER3_TIC            ((volatile unsigned  *)( CP_TIMER_BASE + 0x0048 ))
#define CP_TIMER3_TIS            ((volatile unsigned  *)( CP_TIMER_BASE + 0x004C ))
#define CP_TIMER_TIS             ((volatile unsigned  *)( CP_TIMER_BASE + 0x00A0 ))
#define CP_TIMER_TIC             ((volatile unsigned  *)( CP_TIMER_BASE + 0x00A4 ))
#define CP_TIMER_RTIS            ((volatile unsigned  *)( CP_TIMER_BASE + 0x00A8 ))

//----------------------------------------
//   CP_WDT register map
//----------------------------------------
#define CP_WDT_CR                       ((volatile unsigned  *)( CP_WDT_BASE + 0x00 ))             
#define CP_WDT_TORR                     ((volatile unsigned  *)( CP_WDT_BASE + 0x04 ))             
#define CP_WDT_CCVR                     ((volatile unsigned  *)( CP_WDT_BASE + 0x08 ))            
#define CP_WDT_CRR                      ((volatile unsigned  *)( CP_WDT_BASE + 0x0C ))             
#define CP_WDT_STAT                     ((volatile unsigned  *)( CP_WDT_BASE + 0x10 ))            
#define CP_WDT_ICR                      ((volatile unsigned  *)( CP_WDT_BASE + 0x14 )) 

//----------------------------------------
//   CP_PWR register map
//----------------------------------------
#define CP_PWR_SLEEPCTL                ((volatile unsigned  *)( CP_PWR_BASE + 0x000 ))
#define CP_PWR_PLL0CTL                 ((volatile unsigned  *)( CP_PWR_BASE + 0x004 ))
#define CP_PWR_PLL1CTL                 ((volatile unsigned  *)( CP_PWR_BASE + 0x008 ))
#define CP_PWR_PLLCR                   ((volatile unsigned  *)( CP_PWR_BASE + 0x010 ))
#define CP_PWR_SLPCNT_LIMIT            ((volatile unsigned  *)( CP_PWR_BASE + 0x014 ))
#define CP_PWR_TM_SLEEP_MK             ((volatile unsigned  *)( CP_PWR_BASE + 0x018 ))
#define CP_PWR_MTIMER0CLKCTL           ((volatile unsigned  *)( CP_PWR_BASE + 0x01c ))
#define CP_PWR_MTIMER1CLKCTL           ((volatile unsigned  *)( CP_PWR_BASE + 0x020 ))
#define CP_PWR_MTIMER2CLKCTL           ((volatile unsigned  *)( CP_PWR_BASE + 0x024 ))
#define CP_PWR_MTIMER3CLKCTL           ((volatile unsigned  *)( CP_PWR_BASE + 0x028 ))
#define CP_PWR_SLPFSM_ST               ((volatile unsigned  *)( CP_PWR_BASE + 0x02c ))
#define CP_PWR_SYS_PWR_CTL             ((volatile unsigned  *)( CP_PWR_BASE + 0x030 ))
#define CP_PWR_APB_DFCTL               ((volatile unsigned  *)( CP_PWR_BASE + 0x034 ))
#define CP_PWR_TDIFCLKDIVCTL           ((volatile unsigned  *)( CP_PWR_BASE + 0x038 ))
#define CP_PWR_TDIFCLKENCTL            ((volatile unsigned  *)( CP_PWR_BASE + 0x03c ))
#define CP_PWR_DTC2CLKDIVCTL           ((volatile unsigned  *)( CP_PWR_BASE + 0x054 ))
#define CP_PWR_DTC2CLKENCTL            ((volatile unsigned  *)( CP_PWR_BASE + 0x058 ))
#define CP_PWR_SIM_CLKDIVCTL           ((volatile unsigned  *)( CP_PWR_BASE + 0x060 ))
#define CP_PWR_SIM_CLKENCTL            ((volatile unsigned  *)( CP_PWR_BASE + 0x064 ))
#define CP_PWR_GSMCLKDIVCTL            ((volatile unsigned  *)( CP_PWR_BASE + 0x068 ))
#define CP_PWR_GSMCLKENCTL             ((volatile unsigned  *)( CP_PWR_BASE + 0x06c ))
#define CP_PWR_ARMCLKDIVCTL            ((volatile unsigned  *)( CP_PWR_BASE + 0x070 ))
#define CP_PWR_ARMCLKENCTL             ((volatile unsigned  *)( CP_PWR_BASE + 0x074 ))
#define CP_PWR_HCLKENCTL0              ((volatile unsigned  *)( CP_PWR_BASE + 0x078 ))
#define CP_PWR_PCLKENCTL               ((volatile unsigned  *)( CP_PWR_BASE + 0x07c ))
#define CP_PWR_HCLKENCTL1              ((volatile unsigned  *)( CP_PWR_BASE + 0x080 ))
#define CP_PWR_CALIB_CLKENCTL          ((volatile unsigned  *)( CP_PWR_BASE + 0x084 ))
#define CP_PWR_CALIBCTL                ((volatile unsigned  *)( CP_PWR_BASE + 0x088 ))
#define CP_PWR_CALIB0                  ((volatile unsigned  *)( CP_PWR_BASE + 0x08c ))
#define CP_PWR_CALIB1                  ((volatile unsigned  *)( CP_PWR_BASE + 0x090 ))
#define CP_PWR_TM0_WTC                 ((volatile unsigned  *)( CP_PWR_BASE + 0x094 ))
#define CP_PWR_TM0_WTI1                ((volatile unsigned  *)( CP_PWR_BASE + 0x098 ))
#define CP_PWR_TM0_WTI2                ((volatile unsigned  *)( CP_PWR_BASE + 0x09c ))
#define CP_PWR_TM0_WTI3                ((volatile unsigned  *)( CP_PWR_BASE + 0x0A0 ))
#define CP_PWR_TM0_WTI4                ((volatile unsigned  *)( CP_PWR_BASE + 0x0A4 ))
#define CP_PWR_TM0_WTI5                ((volatile unsigned  *)( CP_PWR_BASE + 0x0A8 ))
#define CP_PWR_TM0_WTI6                ((volatile unsigned  *)( CP_PWR_BASE + 0x0AC ))
#define CP_PWR_RST                     ((volatile unsigned  *)( CP_PWR_BASE + 0x0B0 ))
#define CP_PWR_OSC26M1CTL              ((volatile unsigned  *)( CP_PWR_BASE + 0x0B4 ))
#define CP_PWR_MIS                     ((volatile unsigned  *)( CP_PWR_BASE + 0x0B8 ))
#define CP_PWR_INT_RAW                 ((volatile unsigned  *)( CP_PWR_BASE + 0x0BC ))
#define CP_PWR_INTST_ARM0              ((volatile unsigned  *)( CP_PWR_BASE + 0x0C0 ))
#define CP_PWR_INTEN_ARM0              ((volatile unsigned  *)( CP_PWR_BASE + 0x0C4 ))
#define CP_PWR_INTST_ZSP0              ((volatile unsigned  *)( CP_PWR_BASE + 0x0CC ))
#define CP_PWR_INTEN_ZSP0              ((volatile unsigned  *)( CP_PWR_BASE + 0x0D0 ))
#define CP_PWR_INTST_ZSP1              ((volatile unsigned  *)( CP_PWR_BASE + 0x0D8 ))
#define CP_PWR_INTEN_ZSP1              ((volatile unsigned  *)( CP_PWR_BASE + 0x0DC ))
#define CP_PWR_THCLKDIVCTL             ((volatile unsigned  *)( CP_PWR_BASE + 0x0E4 ))
#define CP_PWR_THCLKENCTL              ((volatile unsigned  *)( CP_PWR_BASE + 0x0E8 ))
#define CP_PWR_COREST                  ((volatile unsigned  *)( CP_PWR_BASE + 0x0F0 ))
#define CP_PWR_SLPST                   ((volatile unsigned  *)( CP_PWR_BASE + 0x0F4 ))
#define CP_PWR_SLPRAMP_PDCTL           ((volatile unsigned  *)( CP_PWR_BASE + 0x0F8 ))
#define CP_PWR_SYS_SFRSTCTL            ((volatile unsigned  *)( CP_PWR_BASE + 0x120 ))
#define CP_PWR_APB_SFRSTCTL            ((volatile unsigned  *)( CP_PWR_BASE + 0x124 ))
#define CP_PWR_PLL_CLKDIVCTL           ((volatile unsigned  *)( CP_PWR_BASE + 0x128 ))
#define CP_PWR_TM1_WTC                 ((volatile unsigned  *)( CP_PWR_BASE + 0x134 ))
#define CP_PWR_TM1_WTI1                ((volatile unsigned  *)( CP_PWR_BASE + 0x138 ))
#define CP_PWR_TM1_WTI2                ((volatile unsigned  *)( CP_PWR_BASE + 0x13c ))
#define CP_PWR_TM1_WTI3                ((volatile unsigned  *)( CP_PWR_BASE + 0x140 ))
#define CP_PWR_TM1_WTI4                ((volatile unsigned  *)( CP_PWR_BASE + 0x144 ))
#define CP_PWR_TM1_WTI5                ((volatile unsigned  *)( CP_PWR_BASE + 0x148 ))
#define CP_PWR_TM1_WTI6                ((volatile unsigned  *)( CP_PWR_BASE + 0x14c ))
#define CP_PWR_COM_PD_CTL              ((volatile unsigned  *)( CP_PWR_BASE + 0x150 ))
#define CP_PWR_COM_PD_CNT1             ((volatile unsigned  *)( CP_PWR_BASE + 0x154 ))
#define CP_PWR_COM_PD_CNT2             ((volatile unsigned  *)( CP_PWR_BASE + 0x158 ))
#define CP_PWR_COM_PD_CNT3             ((volatile unsigned  *)( CP_PWR_BASE + 0x15c ))
#define CP_PWR_ZSP1_PD_CTL             ((volatile unsigned  *)( CP_PWR_BASE + 0x170 ))
#define CP_PWR_ZSP1_PD_CNT1            ((volatile unsigned  *)( CP_PWR_BASE + 0x174 ))
#define CP_PWR_ZSP1_PD_CNT2            ((volatile unsigned  *)( CP_PWR_BASE + 0x178 ))
#define CP_PWR_ZSP1_PD_CNT3            ((volatile unsigned  *)( CP_PWR_BASE + 0x17c ))
#define CP_PWR_TM_CTL                  ((volatile unsigned  *)( CP_PWR_BASE + 0x190 ))
#define CP_PWR_TM_INIT_VAL             ((volatile unsigned  *)( CP_PWR_BASE + 0x194 ))
#define CP_PWR_TM_CUR_VAL              ((volatile unsigned  *)( CP_PWR_BASE + 0x198 ))

//----------------------------------------
//   CP_RTC register map
//----------------------------------------
#define CP_RTC_CCVR                     ((volatile unsigned  *)( CP_RTC_BASE + 0x00 ))
#define CP_RTC_CLR                      ((volatile unsigned  *)( CP_RTC_BASE + 0x04 ))
#define CP_RTC_CMR_ONE                  ((volatile unsigned  *)( CP_RTC_BASE + 0x08 ))
#define CP_RTC_CMR_TWO                  ((volatile unsigned  *)( CP_RTC_BASE + 0x0C ))
#define CP_RTC_CMR_THREE                ((volatile unsigned  *)( CP_RTC_BASE + 0x10 ))
#define CP_RTC_ICR                      ((volatile unsigned  *)( CP_RTC_BASE + 0x14 ))
#define CP_RTC_ISR                      ((volatile unsigned  *)( CP_RTC_BASE + 0x18 ))
#define CP_RTC_EOI                      ((volatile unsigned  *)( CP_RTC_BASE + 0x18 ))
#define CP_RTC_WVR                      ((volatile unsigned  *)( CP_RTC_BASE + 0x1C ))
#define CP_RTC_WLR                      ((volatile unsigned  *)( CP_RTC_BASE + 0x20 ))
#define CP_RTC_RAW_LIMIT                ((volatile unsigned  *)( CP_RTC_BASE + 0x24 ))
#define CP_RTC_SECOND_LIMIT             ((volatile unsigned  *)( CP_RTC_BASE + 0x28 ))
#define CP_RTC_MINUTE_LIMIT             ((volatile unsigned  *)( CP_RTC_BASE + 0x2C ))
#define CP_RTC_HOUR_LIMIT               ((volatile unsigned  *)( CP_RTC_BASE + 0x30 ))
#define CP_RTC_ISR_RAW                  ((volatile unsigned  *)( CP_RTC_BASE + 0x34 )) 
#define CP_RTC_RVR                      ((volatile unsigned  *)( CP_RTC_BASE + 0x38 )) 
                                   
//////////////////////////////////////////////////////////////////
///////////////////  for  COM_APB    /////////////////////////////
//////////////////////////////////////////////////////////////////
//--------------------------------------------------------
//   CTRL_DDR register map
//--------------------------------------------------------
#define  CTRL_DDR_SCFG          ((volatile unsigned *)( CTRL_DDR_BASE + 0x000 ))
#define  CTRL_DDR_SCTL         	((volatile unsigned *)( CTRL_DDR_BASE + 0x004 ))
#define  CTRL_DDR_STAT         	((volatile unsigned *)( CTRL_DDR_BASE + 0x008 ))
#define  CTRL_DDR_INTRSTAT     	((volatile unsigned *)( CTRL_DDR_BASE + 0x00C ))
#define  CTRL_DDR_MCMD			((volatile unsigned *)( CTRL_DDR_BASE + 0x040 ))
#define  CTRL_DDR_POWCTL 		((volatile unsigned *)( CTRL_DDR_BASE + 0x044 ))
#define  CTRL_DDR_POWSTAT		((volatile unsigned *)( CTRL_DDR_BASE + 0x048 ))
#define  CTRL_DDR_CMDTSTAT		((volatile unsigned *)( CTRL_DDR_BASE + 0x04C ))
#define  CTRL_DDR_CMDTSTATEN 	((volatile unsigned *)( CTRL_DDR_BASE + 0x050 ))
#define  CTRL_DDR_MRRCFG0 		((volatile unsigned *)( CTRL_DDR_BASE + 0x060 ))
#define  CTRL_DDR_MRRSTAT0		((volatile unsigned *)( CTRL_DDR_BASE + 0x064 ))
#define  CTRL_DDR_MRRSTAT1 		((volatile unsigned *)( CTRL_DDR_BASE + 0x068 ))
#define  CTRL_DDR_MCFG1			((volatile unsigned *)( CTRL_DDR_BASE + 0x07C ))
#define  CTRL_DDR_MCFG			((volatile unsigned *)( CTRL_DDR_BASE + 0x080 ))
#define  CTRL_DDR_PPCFG			((volatile unsigned *)( CTRL_DDR_BASE + 0x084 ))
#define  CTRL_DDR_MSTAT 		((volatile unsigned *)( CTRL_DDR_BASE + 0x088 ))
#define  CTRL_DDR_LPDDR2ZQCFG	((volatile unsigned *)( CTRL_DDR_BASE + 0x08C ))
#define  CTRL_DDR_DTUPDES		((volatile unsigned *)( CTRL_DDR_BASE + 0x094 ))
#define  CTRL_DDR_DTUNA 		((volatile unsigned *)( CTRL_DDR_BASE + 0x098 ))
#define  CTRL_DDR_DTUNE 		((volatile unsigned *)( CTRL_DDR_BASE + 0x09C ))
#define  CTRL_DDR_DTUPRD0		((volatile unsigned *)( CTRL_DDR_BASE + 0x0A0 ))
#define  CTRL_DDR_DTUPRD1		((volatile unsigned *)( CTRL_DDR_BASE + 0x0A4 ))
#define  CTRL_DDR_DTUPRD2		((volatile unsigned *)( CTRL_DDR_BASE + 0x0A8 ))
#define  CTRL_DDR_DTUPRD3		((volatile unsigned *)( CTRL_DDR_BASE + 0x0AC ))
#define  CTRL_DDR_DTUAWDT		((volatile unsigned *)( CTRL_DDR_BASE + 0x0B0 ))
#define  CTRL_DDR_TOGCNT1U		((volatile unsigned *)( CTRL_DDR_BASE + 0x0C0 ))
#define  CTRL_DDR_TINIT			((volatile unsigned *)( CTRL_DDR_BASE + 0x0C4 ))
#define  CTRL_DDR_TRSTH 		((volatile unsigned *)( CTRL_DDR_BASE + 0x0C8 ))
#define  CTRL_DDR_TOGCNT100N 	((volatile unsigned *)( CTRL_DDR_BASE + 0x0CC ))
#define  CTRL_DDR_TREFI 		((volatile unsigned *)( CTRL_DDR_BASE + 0x0D0 ))
#define  CTRL_DDR_TMRD			((volatile unsigned *)( CTRL_DDR_BASE + 0x0D4 ))
#define  CTRL_DDR_TRFC 			((volatile unsigned *)( CTRL_DDR_BASE + 0x0D8 ))
#define  CTRL_DDR_TRP			((volatile unsigned *)( CTRL_DDR_BASE + 0x0DC ))
#define  CTRL_DDR_TRTW			((volatile unsigned *)( CTRL_DDR_BASE + 0x0E0 ))
#define  CTRL_DDR_TAL			((volatile unsigned *)( CTRL_DDR_BASE + 0x0E4 ))
#define  CTRL_DDR_TCL 			((volatile unsigned *)( CTRL_DDR_BASE + 0x0E8 ))
#define  CTRL_DDR_TCWL			((volatile unsigned *)( CTRL_DDR_BASE + 0x0EC ))
#define  CTRL_DDR_TRAS			((volatile unsigned *)( CTRL_DDR_BASE + 0x0F0 ))
#define  CTRL_DDR_TRC			((volatile unsigned *)( CTRL_DDR_BASE + 0x0F4 ))
#define  CTRL_DDR_TRCD			((volatile unsigned *)( CTRL_DDR_BASE + 0x0F8 ))
#define  CTRL_DDR_TRRD			((volatile unsigned *)( CTRL_DDR_BASE + 0x0FC ))
#define  CTRL_DDR_TRTP			((volatile unsigned *)( CTRL_DDR_BASE + 0x100 ))
#define  CTRL_DDR_TWR			((volatile unsigned *)( CTRL_DDR_BASE + 0x104 ))
#define  CTRL_DDR_TWTR			((volatile unsigned *)( CTRL_DDR_BASE + 0x108 ))
#define  CTRL_DDR_TEXSR			((volatile unsigned *)( CTRL_DDR_BASE + 0x10C ))
#define  CTRL_DDR_TXP			((volatile unsigned *)( CTRL_DDR_BASE + 0x110 ))
#define  CTRL_DDR_TXPDLL		((volatile unsigned *)( CTRL_DDR_BASE + 0x114 ))
#define  CTRL_DDR_TZQCS			((volatile unsigned *)( CTRL_DDR_BASE + 0x118 ))
#define  CTRL_DDR_TZQCSI		((volatile unsigned *)( CTRL_DDR_BASE + 0x11C ))
#define  CTRL_DDR_TDQS			((volatile unsigned *)( CTRL_DDR_BASE + 0x120 ))
#define  CTRL_DDR_TCKSRE		((volatile unsigned *)( CTRL_DDR_BASE + 0x124 ))
#define  CTRL_DDR_TCKSRX		((volatile unsigned *)( CTRL_DDR_BASE + 0x128 ))
#define  CTRL_DDR_TCKE 			((volatile unsigned *)( CTRL_DDR_BASE + 0x12C ))
#define  CTRL_DDR_TMOD			((volatile unsigned *)( CTRL_DDR_BASE + 0x130 ))
#define  CTRL_DDR_TRSTL			((volatile unsigned *)( CTRL_DDR_BASE + 0x134 ))
#define  CTRL_DDR_TZQCL 		((volatile unsigned *)( CTRL_DDR_BASE + 0x138 ))
#define  CTRL_DDR_TMRR			((volatile unsigned *)( CTRL_DDR_BASE + 0x13C ))
#define  CTRL_DDR_TCKESR		((volatile unsigned *)( CTRL_DDR_BASE + 0x140 ))
#define  CTRL_DDR_TDPD			((volatile unsigned *)( CTRL_DDR_BASE + 0x144 ))
#define  CTRL_DDR_ECCCFG		((volatile unsigned *)( CTRL_DDR_BASE + 0x180 ))
#define  CTRL_DDR_ECCTST		((volatile unsigned *)( CTRL_DDR_BASE + 0x184 ))
#define  CTRL_DDR_ECCCLR		((volatile unsigned *)( CTRL_DDR_BASE + 0x188 ))
#define  CTRL_DDR_ECCLOG 		((volatile unsigned *)( CTRL_DDR_BASE + 0x18C ))
#define  CTRL_DDR_DTUWACTL 		((volatile unsigned *)( CTRL_DDR_BASE + 0x200 ))
#define  CTRL_DDR_DTURACTL		((volatile unsigned *)( CTRL_DDR_BASE + 0x204 ))
#define  CTRL_DDR_DTUCFG		((volatile unsigned *)( CTRL_DDR_BASE + 0x208 ))
#define  CTRL_DDR_DTUECTL		((volatile unsigned *)( CTRL_DDR_BASE + 0x20C ))
#define  CTRL_DDR_DTUWD0		((volatile unsigned *)( CTRL_DDR_BASE + 0x210 ))
#define  CTRL_DDR_DTUWD1		((volatile unsigned *)( CTRL_DDR_BASE + 0x214 ))
#define  CTRL_DDR_DTUWD2		((volatile unsigned *)( CTRL_DDR_BASE + 0x218 ))
#define  CTRL_DDR_DTUWD3 		((volatile unsigned *)( CTRL_DDR_BASE + 0x21C ))
#define  CTRL_DDR_DTUWDM 		((volatile unsigned *)( CTRL_DDR_BASE + 0x220 ))
#define  CTRL_DDR_DTURD0		((volatile unsigned *)( CTRL_DDR_BASE + 0x224 ))
#define  CTRL_DDR_DTURD1		((volatile unsigned *)( CTRL_DDR_BASE + 0x228 ))
#define  CTRL_DDR_DTURD2		((volatile unsigned *)( CTRL_DDR_BASE + 0x22C ))
#define  CTRL_DDR_DTURD3		((volatile unsigned *)( CTRL_DDR_BASE + 0x230 ))
#define  CTRL_DDR_DTULFSRWD		((volatile unsigned *)( CTRL_DDR_BASE + 0x234 ))
#define  CTRL_DDR_DTULFSRRD		((volatile unsigned *)( CTRL_DDR_BASE + 0x238 ))
#define  CTRL_DDR_DTUEAF		((volatile unsigned *)( CTRL_DDR_BASE + 0x23C ))
#define  CTRL_DDR_DFITCTRLDELAY 	((volatile unsigned *)( CTRL_DDR_BASE + 0x240 ))
#define  CTRL_DDR_DFIODTCFG 		((volatile unsigned *)( CTRL_DDR_BASE + 0x244 ))
#define  CTRL_DDR_DFIODTCFG1 		((volatile unsigned *)( CTRL_DDR_BASE + 0x248 ))
#define  CTRL_DDR_DFIODTRANKMAP 	((volatile unsigned *)( CTRL_DDR_BASE + 0x24C ))
#define  CTRL_DDR_DFITPHYWRDATA 	((volatile unsigned *)( CTRL_DDR_BASE + 0x250 ))
#define  CTRL_DDR_DFITPHYWRLAT 		((volatile unsigned *)( CTRL_DDR_BASE + 0x254 ))
#define  CTRL_DDR_DFITRDDATAEN 		((volatile unsigned *)( CTRL_DDR_BASE + 0x260 ))
#define  CTRL_DDR_DFITPHYRDLAT 		((volatile unsigned *)( CTRL_DDR_BASE + 0x264 ))
#define  CTRL_DDR_DFITPHYUPDTYPE0	((volatile unsigned *)( CTRL_DDR_BASE + 0x270 ))
#define  CTRL_DDR_DFITPHYUPDTYPE1 	((volatile unsigned *)( CTRL_DDR_BASE + 0x274 ))
#define  CTRL_DDR_DFITPHYUPDTYPE2 	((volatile unsigned *)( CTRL_DDR_BASE + 0x278 ))
#define  CTRL_DDR_DFITPHYUPDTYPE3 	((volatile unsigned *)( CTRL_DDR_BASE + 0x27C ))
#define  CTRL_DDR_DFITCTRLUPDMIN 	((volatile unsigned *)( CTRL_DDR_BASE + 0x280 ))
#define  CTRL_DDR_DFITCTRLUPDMAX 	((volatile unsigned *)( CTRL_DDR_BASE + 0x284 ))
#define  CTRL_DDR_DFITCTRLUPDDLY 	((volatile unsigned *)( CTRL_DDR_BASE + 0x288 ))
#define  CTRL_DDR_DFIUPDCFG 		((volatile unsigned *)( CTRL_DDR_BASE + 0x290 ))
#define  CTRL_DDR_DFITREFMSKI 		((volatile unsigned *)( CTRL_DDR_BASE + 0x294 ))
#define  CTRL_DDR_DFITCTRLUPDI 		((volatile unsigned *)( CTRL_DDR_BASE + 0x298 ))
#define  CTRL_DDR_DFITRCFG0 		((volatile unsigned *)( CTRL_DDR_BASE + 0x2AC ))
#define  CTRL_DDR_DFITRSTAT0		((volatile unsigned *)( CTRL_DDR_BASE + 0x2B0 ))
#define  CTRL_DDR_DFITRWRLVLEN 		((volatile unsigned *)( CTRL_DDR_BASE + 0x2B4 ))
#define  CTRL_DDR_DFITRRDLVLEN 		((volatile unsigned *)( CTRL_DDR_BASE + 0x2B8 ))
#define  CTRL_DDR_DFITRRDLVLGATEEN 	((volatile unsigned *)( CTRL_DDR_BASE + 0x2BC ))
#define  CTRL_DDR_DFISTSTAT0		((volatile unsigned *)( CTRL_DDR_BASE + 0x2C0 ))
#define  CTRL_DDR_DFISTCFG0 		((volatile unsigned *)( CTRL_DDR_BASE + 0x2C4 ))
#define  CTRL_DDR_DFISTCFG1 		((volatile unsigned *)( CTRL_DDR_BASE + 0x2C8 ))
#define  CTRL_DDR_DFITDRAMCLKEN 	((volatile unsigned *)( CTRL_DDR_BASE + 0x2D0 ))
#define  CTRL_DDR_DFITDRAMCLKDIS 	((volatile unsigned *)( CTRL_DDR_BASE + 0x2D4 ))
#define  CTRL_DDR_DFISTCFG2 		((volatile unsigned *)( CTRL_DDR_BASE + 0x2D8 ))
#define  CTRL_DDR_DFISTPARCLR 		((volatile unsigned *)( CTRL_DDR_BASE + 0x2DC ))
#define  CTRL_DDR_DFISTPARLOG		((volatile unsigned *)( CTRL_DDR_BASE + 0x2E0 ))
#define  CTRL_DDR_DFILPCFG0 		((volatile unsigned *)( CTRL_DDR_BASE + 0x2F0 ))
#define  CTRL_DDR_DFITRWRLVLRESP0	((volatile unsigned *)( CTRL_DDR_BASE + 0x300 ))
#define  CTRL_DDR_DFITRWRLVLRESP1	((volatile unsigned *)( CTRL_DDR_BASE + 0x304 ))
#define  CTRL_DDR_DFITRWRLVLRESP2	((volatile unsigned *)( CTRL_DDR_BASE + 0x308 ))
#define  CTRL_DDR_DFITRRDLVLRESP0	((volatile unsigned *)( CTRL_DDR_BASE + 0x30C ))
#define  CTRL_DDR_DFITRRDLVLRESP1	((volatile unsigned *)( CTRL_DDR_BASE + 0x310 ))
#define  CTRL_DDR_DFITRRDLVLRESP2	((volatile unsigned *)( CTRL_DDR_BASE + 0x314 ))
#define  CTRL_DDR_DFITRWRLVLDELAY0 	((volatile unsigned *)( CTRL_DDR_BASE + 0x318 ))
#define  CTRL_DDR_DFITRWRLVLDELAY1 	((volatile unsigned *)( CTRL_DDR_BASE + 0x31C ))
#define  CTRL_DDR_DFITRWRLVLDELAY2 	((volatile unsigned *)( CTRL_DDR_BASE + 0x320 ))
#define  CTRL_DDR_DFITRRDLVLDELAY0 	((volatile unsigned *)( CTRL_DDR_BASE + 0x324 ))
#define  CTRL_DDR_DFITRRDLVLDELAY1 	((volatile unsigned *)( CTRL_DDR_BASE + 0x328 ))
#define  CTRL_DDR_DFITRRDLVLDELAY2 	((volatile unsigned *)( CTRL_DDR_BASE + 0x32C ))
#define  CTRL_DDR_DFITRRDLVLGATEDELAY0 	((volatile unsigned *)( CTRL_DDR_BASE + 0x330 ))
#define  CTRL_DDR_DFITRRDLVLGATEDELAY1 	((volatile unsigned *)( CTRL_DDR_BASE + 0x334 ))
#define  CTRL_DDR_DFITRRDLVLGATEDELAY2 	((volatile unsigned *)( CTRL_DDR_BASE + 0x338 ))
#define  CTRL_DDR_DFITRCMD 		((volatile unsigned *)( CTRL_DDR_BASE + 0x33C ))
#define  CTRL_DDR_IPVR			((volatile unsigned *)( CTRL_DDR_BASE + 0x3F8 ))
#define  CTRL_DDR_IPTR			((volatile unsigned *)( CTRL_DDR_BASE + 0x3FC ))
#define  CTRL_DDR_PCFG_0		((volatile unsigned *)( CTRL_DDR_BASE + 0x400 ))
#define  CTRL_DDR_PCFG_1		((volatile unsigned *)( CTRL_DDR_BASE + 0x404 ))
#define  CTRL_DDR_PCFG_2		((volatile unsigned *)( CTRL_DDR_BASE + 0x408 ))
#define  CTRL_DDR_PCFG_3		((volatile unsigned *)( CTRL_DDR_BASE + 0x40C ))
#define  CTRL_DDR_PCFG_4		((volatile unsigned *)( CTRL_DDR_BASE + 0x410 ))
#define  CTRL_DDR_PCFG_5		((volatile unsigned *)( CTRL_DDR_BASE + 0x414 ))
#define  CTRL_DDR_PCFG_6		((volatile unsigned *)( CTRL_DDR_BASE + 0x418 ))
#define  CTRL_DDR_PCFG_7		((volatile unsigned *)( CTRL_DDR_BASE + 0x41C ))
#define  CTRL_DDR_PCFG_8		((volatile unsigned *)( CTRL_DDR_BASE + 0x420 ))
#define  CTRL_DDR_PCFG_9		((volatile unsigned *)( CTRL_DDR_BASE + 0x424 ))
#define  CTRL_DDR_PCFG_10		((volatile unsigned *)( CTRL_DDR_BASE + 0x428 ))
#define  CTRL_DDR_PCFG_11		((volatile unsigned *)( CTRL_DDR_BASE + 0x42C ))
#define  CTRL_DDR_PCFG_12		((volatile unsigned *)( CTRL_DDR_BASE + 0x430 ))
#define  CTRL_DDR_PCFG_13		((volatile unsigned *)( CTRL_DDR_BASE + 0x434 ))
#define  CTRL_DDR_PCFG_14		((volatile unsigned *)( CTRL_DDR_BASE + 0x438 ))
#define  CTRL_DDR_PCFG_15		((volatile unsigned *)( CTRL_DDR_BASE + 0x43C ))
#define  CTRL_DDR_PCFG_16		((volatile unsigned *)( CTRL_DDR_BASE + 0x440 ))
#define  CTRL_DDR_PCFG_17		((volatile unsigned *)( CTRL_DDR_BASE + 0x444 ))
#define  CTRL_DDR_PCFG_18		((volatile unsigned *)( CTRL_DDR_BASE + 0x448 ))
#define  CTRL_DDR_PCFG_19		((volatile unsigned *)( CTRL_DDR_BASE + 0x44C ))
#define  CTRL_DDR_PCFG_20		((volatile unsigned *)( CTRL_DDR_BASE + 0x450 ))
#define  CTRL_DDR_PCFG_21		((volatile unsigned *)( CTRL_DDR_BASE + 0x454 ))
#define  CTRL_DDR_PCFG_22		((volatile unsigned *)( CTRL_DDR_BASE + 0x458 ))
#define  CTRL_DDR_PCFG_23		((volatile unsigned *)( CTRL_DDR_BASE + 0x45C ))
#define  CTRL_DDR_PCFG_24		((volatile unsigned *)( CTRL_DDR_BASE + 0x460 ))
#define  CTRL_DDR_PCFG_25		((volatile unsigned *)( CTRL_DDR_BASE + 0x464 ))
#define  CTRL_DDR_PCFG_26		((volatile unsigned *)( CTRL_DDR_BASE + 0x468 ))
#define  CTRL_DDR_PCFG_27		((volatile unsigned *)( CTRL_DDR_BASE + 0x46C ))
#define  CTRL_DDR_PCFG_28		((volatile unsigned *)( CTRL_DDR_BASE + 0x470 ))
#define  CTRL_DDR_PCFG_29		((volatile unsigned *)( CTRL_DDR_BASE + 0x474 ))
#define  CTRL_DDR_PCFG_30		((volatile unsigned *)( CTRL_DDR_BASE + 0x478 ))
#define  CTRL_DDR_PCFG_31		((volatile unsigned *)( CTRL_DDR_BASE + 0x47C ))
#define  CTRL_DDR_CCFG			((volatile unsigned *)( CTRL_DDR_BASE + 0x480 ))
#define  CTRL_DDR_DCFG			((volatile unsigned *)( CTRL_DDR_BASE + 0x484 ))
#define  CTRL_DDR_CSTAT 		((volatile unsigned *)( CTRL_DDR_BASE + 0x488 ))
#define  CTRL_DDR_CCFG1			((volatile unsigned *)( CTRL_DDR_BASE + 0x48C ))

//--------------------------------------------------------
//   COM_I2C register map
//--------------------------------------------------------
#define COM_I2C_CON                            ((volatile unsigned *)( COM_I2C_BASE + 0x00 ))
#define COM_I2C_TAR                            ((volatile unsigned *)( COM_I2C_BASE + 0x04 ))
#define COM_I2C_HS_MADDR                       ((volatile unsigned *)( COM_I2C_BASE + 0x0C ))
#define COM_I2C_DATA_CMD                       ((volatile unsigned *)( COM_I2C_BASE + 0x10 ))           
#define COM_I2C_SS_SCL_HCNT                    ((volatile unsigned *)( COM_I2C_BASE + 0x14 ))
#define COM_I2C_SS_SCL_LCNT                    ((volatile unsigned *)( COM_I2C_BASE + 0x18 ))
#define COM_I2C_FS_SCL_HCNT                    ((volatile unsigned *)( COM_I2C_BASE + 0x1c ))
#define COM_I2C_FS_SCL_LCNT                    ((volatile unsigned *)( COM_I2C_BASE + 0x20 ))
#define COM_I2C_HS_SCL_HCNT                    ((volatile unsigned *)( COM_I2C_BASE + 0x24 ))
#define COM_I2C_HS_SCL_LCNT                    ((volatile unsigned *)( COM_I2C_BASE + 0x28 ))
#define COM_I2C_INTR_STAT                      ((volatile unsigned *)( COM_I2C_BASE + 0x2c ))
#define COM_I2C_INTR_EN                        ((volatile unsigned *)( COM_I2C_BASE + 0x30 ))
#define COM_I2C_RAW_INTR_STAT                  ((volatile unsigned *)( COM_I2C_BASE + 0x34 ))
#define COM_I2C_RX_TL                          ((volatile unsigned *)( COM_I2C_BASE + 0x38 ))
#define COM_I2C_TX_TL                          ((volatile unsigned *)( COM_I2C_BASE + 0x3c ))
#define COM_I2C_CLR_INTR                       ((volatile unsigned *)( COM_I2C_BASE + 0x40 ))
#define COM_I2C_CLR_RX_UNDER                   ((volatile unsigned *)( COM_I2C_BASE + 0x44 ))
#define COM_I2C_CLR_RX_OVER                    ((volatile unsigned *)( COM_I2C_BASE + 0x48 ))
#define COM_I2C_CLR_TX_OVER                    ((volatile unsigned *)( COM_I2C_BASE + 0x4c ))
#define COM_I2C_CLR_TX_ABRT                    ((volatile unsigned *)( COM_I2C_BASE + 0x54 ))
#define COM_I2C_CLR_ACTIVITY                   ((volatile unsigned *)( COM_I2C_BASE + 0x5c ))
#define COM_I2C_CLR_STOP_DET                   ((volatile unsigned *)( COM_I2C_BASE + 0x60 ))
#define COM_I2C_CLR_START_DET                  ((volatile unsigned *)( COM_I2C_BASE + 0x64 ))
#define COM_I2C_CLR_GEN_CALL                   ((volatile unsigned *)( COM_I2C_BASE + 0x68 ))
#define COM_I2C_ENABLE                         ((volatile unsigned *)( COM_I2C_BASE + 0x6c ))
#define COM_I2C_STATUS                         ((volatile unsigned *)( COM_I2C_BASE + 0x70 ))
#define COM_I2C_TXFLR                          ((volatile unsigned *)( COM_I2C_BASE + 0x74 ))
#define COM_I2C_RXFLR                          ((volatile unsigned *)( COM_I2C_BASE + 0x78 ))
#define COM_I2C_SDA_HOLD                       ((volatile unsigned *)( COM_I2C_BASE + 0x7c ))
#define COM_I2C_TX_ABRT_SOURCE                 ((volatile unsigned *)( COM_I2C_BASE + 0x80 ))



//--------------------------------------------------------
//   PCM1 register map
//--------------------------------------------------------
#define PCM1_MODE               ((volatile unsigned  *)( PCM1_BASE + 0x00 )) 
#define PCM1_SCLK_CFG           ((volatile unsigned  *)( PCM1_BASE + 0x04 )) 
#define PCM1_SYNC_CFG           ((volatile unsigned  *)( PCM1_BASE + 0x08 )) 
#define PCM1_EN                 ((volatile unsigned  *)( PCM1_BASE + 0x0C )) 
#define PCM1_FIFO_STA           ((volatile unsigned  *)( PCM1_BASE + 0x10 )) 
#define PCM1_REC_FIFO           ((volatile unsigned  *)( PCM1_BASE + 0x14 )) 
#define PCM1_TRAN_FIFO          ((volatile unsigned  *)( PCM1_BASE + 0x18 )) 
#define PCM1_INTR_STA_RAW       ((volatile unsigned  *)( PCM1_BASE + 0x20 )) 
#define PCM1_INTR_STA           ((volatile unsigned  *)( PCM1_BASE + 0x24 )) 
#define PCM1_INTR_EN            ((volatile unsigned  *)( PCM1_BASE + 0x28 )) 

//--------------------------------------------------------
//   MUX_PIN register map
//--------------------------------------------------------
#define MUXPIN_MUX0                     ((volatile unsigned  *)( MUX_PIN_BASE + 0x00 ))//mux_ctrl[31:0]
#define MUXPIN_MUX1                     ((volatile unsigned  *)( MUX_PIN_BASE + 0x04 ))//mux_ctrl[63:32]
#define MUXPIN_MUX2                     ((volatile unsigned  *)( MUX_PIN_BASE + 0x08 ))//mux_ctrl[95:64]
#define MUXPIN_MUX3                     ((volatile unsigned  *)( MUX_PIN_BASE + 0x0c ))//mux_ctrl[127:96]
#define MUXPIN_MUX4                     ((volatile unsigned  *)( MUX_PIN_BASE + 0x10 ))//mux_ctrl[159:128]
#define MUXPIN_MUX5                     ((volatile unsigned  *)( MUX_PIN_BASE + 0x14 ))//mux_ctrl[191:160]
#define MUXPIN_MUX6                     ((volatile unsigned  *)( MUX_PIN_BASE + 0x18 ))//mux_ctrl[223:192]
#define MUXPIN_MUX7                     ((volatile unsigned  *)( MUX_PIN_BASE + 0x1c ))//mux_ctrl[255:224]
#define MUXPIN_MUX8                     ((volatile unsigned  *)( MUX_PIN_BASE + 0x20 ))//mux_ctrl[287:256]
#define MUXPIN_MUX9                     ((volatile unsigned  *)( MUX_PIN_BASE + 0x24 ))//mux_ctrl[319:288]
#define MUXPIN_MUX10                    ((volatile unsigned  *)( MUX_PIN_BASE + 0x28 ))//mux_ctrl[351:320]
#define MUXPIN_MUX11                    ((volatile unsigned  *)( MUX_PIN_BASE + 0x2c ))//mux_ctrl[383:352]
#define MUXPIN_MUX12                    ((volatile unsigned  *)( MUX_PIN_BASE + 0x30 ))//mux_ctrl[415:384]
#define MUXPIN_MUX13                    ((volatile unsigned  *)( MUX_PIN_BASE + 0x34 ))//mux_ctrl[447:416]
#define MUXPIN_MUX14                    ((volatile unsigned  *)( MUX_PIN_BASE + 0x38 ))//mux_ctrl[479:448]
#define MUXPIN_MUX15                    ((volatile unsigned  *)( MUX_PIN_BASE + 0x3c ))//mux_ctrl[511:480]
#define MUXPIN_TST_PIN_CTRL0            ((volatile unsigned  *)( MUX_PIN_BASE + 0x40 ))
#define MUXPIN_TST_PIN_CTRL1            ((volatile unsigned  *)( MUX_PIN_BASE + 0x44 ))
#define MUXPIN_TST_PIN_CTRL2            ((volatile unsigned  *)( MUX_PIN_BASE + 0x48 ))
#define MUXPIN_TST_PIN_CTRL3            ((volatile unsigned  *)( MUX_PIN_BASE + 0x4c ))
#define MUXPIN_TST_PIN_CTRL4            ((volatile unsigned  *)( MUX_PIN_BASE + 0x50 ))
#define MUXPIN_TST_PIN_CTRL5            ((volatile unsigned  *)( MUX_PIN_BASE + 0x54 ))
#define MUXPIN_TST_PIN_CTRL6            ((volatile unsigned  *)( MUX_PIN_BASE + 0x58 ))
#define MUXPIN_TST_PIN_CTRL7            ((volatile unsigned  *)( MUX_PIN_BASE + 0x5c ))
#define MUXPIN_TST_PIN_CTRL8            ((volatile unsigned  *)( MUX_PIN_BASE + 0x60 ))
#define MUXPIN_TST_PIN_CTRL9            ((volatile unsigned  *)( MUX_PIN_BASE + 0x64 ))
#define MUXPIN_PULL_EN0                 ((volatile unsigned  *)( MUX_PIN_BASE + 0x70 ))
#define MUXPIN_PULL_EN1                 ((volatile unsigned  *)( MUX_PIN_BASE + 0x74 ))
#define MUXPIN_PULL_EN2                 ((volatile unsigned  *)( MUX_PIN_BASE + 0x78 ))
#define MUXPIN_PULL_EN3                 ((volatile unsigned  *)( MUX_PIN_BASE + 0x7c ))
#define MUXPIN_PULL_EN4                 ((volatile unsigned  *)( MUX_PIN_BASE + 0x80 ))
#define MUXPIN_PULL_EN5                 ((volatile unsigned  *)( MUX_PIN_BASE + 0x84 ))
#define MUXPIN_PULL_EN6                 ((volatile unsigned  *)( MUX_PIN_BASE + 0x88 ))
#define MUXPIN_PULL_EN7                 ((volatile unsigned  *)( MUX_PIN_BASE + 0x8c ))
#define MUXPIN_SDMMC0_PAD_CTRL          ((volatile unsigned  *)( MUX_PIN_BASE + 0x90 ))
#define MUXPIN_SDMMC1_PAD_CTRL          ((volatile unsigned  *)( MUX_PIN_BASE + 0x94 ))
#define MUXPIN_SDMMC2_PAD_CTRL          ((volatile unsigned  *)( MUX_PIN_BASE + 0x98 ))
#define MUXPIN_SDMMC3_PAD_CTRL          ((volatile unsigned  *)( MUX_PIN_BASE + 0x9c ))
#define MUXPIN_SEC_PORT                 ((volatile unsigned  *)( MUX_PIN_BASE + 0x100))

//--------------------------------------------------------
//   PHY_DDR register map
//--------------------------------------------------------
#define  PHY_DDR_RIDR   			((volatile unsigned *)( PHY_DDR_BASE + 0x000 ) )
#define  PHY_DDR_PIR         		((volatile unsigned *)( PHY_DDR_BASE + 0x004 ) )
#define  PHY_DDR_PGCR        		((volatile unsigned *)( PHY_DDR_BASE + 0x008 ) )
#define  PHY_DDR_PGSR        		((volatile unsigned *)( PHY_DDR_BASE + 0x00C ) )
#define  PHY_DDR_DLLGCR      		((volatile unsigned *)( PHY_DDR_BASE + 0x010 ) )
#define  PHY_DDR_ACDLLCR     		((volatile unsigned *)( PHY_DDR_BASE + 0x014 ) )
#define  PHY_DDR_PTR0       		((volatile unsigned *)( PHY_DDR_BASE + 0x018 ) )
#define  PHY_DDR_PTR1       		((volatile unsigned *)( PHY_DDR_BASE + 0x01C ) )
#define  PHY_DDR_PTR2       		((volatile unsigned *)( PHY_DDR_BASE + 0x020 ) )
#define  PHY_DDR_ACIOCR      		((volatile unsigned *)( PHY_DDR_BASE + 0x024 ) )
#define  PHY_DDR_DXCCR       		((volatile unsigned *)( PHY_DDR_BASE + 0x028 ) )
#define  PHY_DDR_DSGCR       		((volatile unsigned *)( PHY_DDR_BASE + 0x02C ) )
#define  PHY_DDR_DCR         		((volatile unsigned *)( PHY_DDR_BASE + 0x030 ) )
#define  PHY_DDR_DTPR0       		((volatile unsigned *)( PHY_DDR_BASE + 0x034 ) )
#define  PHY_DDR_DTPR1       		((volatile unsigned *)( PHY_DDR_BASE + 0x038 ) )
#define  PHY_DDR_DTPR2       		((volatile unsigned *)( PHY_DDR_BASE + 0x03C ) )
#define  PHY_DDR_MR0         		((volatile unsigned *)( PHY_DDR_BASE + 0x040 ) )
#define  PHY_DDR_MR1         		((volatile unsigned *)( PHY_DDR_BASE + 0x044 ) )
#define  PHY_DDR_MR2         		((volatile unsigned *)( PHY_DDR_BASE + 0x048 ) )
#define  PHY_DDR_MR3         		((volatile unsigned *)( PHY_DDR_BASE + 0x04C ) )
#define  PHY_DDR_ODTCR       		((volatile unsigned *)( PHY_DDR_BASE + 0x050 ) )
#define  PHY_DDR_DTAR        		((volatile unsigned *)( PHY_DDR_BASE + 0x054 ) )
#define  PHY_DDR_DTDR0       		((volatile unsigned *)( PHY_DDR_BASE + 0x058 ) )
#define  PHY_DDR_DTDR1       		((volatile unsigned *)( PHY_DDR_BASE + 0x05C ) )
#define  PHY_DDR_DCUAR 				((volatile unsigned *)( PHY_DDR_BASE + 0x0C0 ) )
#define  PHY_DDR_DCUDR       		((volatile unsigned *)( PHY_DDR_BASE + 0x0C4 ) )
#define  PHY_DDR_DCURR              ((volatile unsigned *)( PHY_DDR_BASE + 0x0C8 ) )
#define  PHY_DDR_DCULR       		((volatile unsigned *)( PHY_DDR_BASE + 0x0CC ) )
#define  PHY_DDR_DCUGCR      		((volatile unsigned *)( PHY_DDR_BASE + 0x0D0 ) )
#define  PHY_DDR_DCUTPR      		((volatile unsigned *)( PHY_DDR_BASE + 0x0D4 ) )
#define  PHY_DDR_DCUSR0      		((volatile unsigned *)( PHY_DDR_BASE + 0x0D8 ) )
#define  PHY_DDR_DCUSR1      		((volatile unsigned *)( PHY_DDR_BASE + 0x0DC ) )
#define  PHY_DDR_BISTRR   	 		((volatile unsigned *)( PHY_DDR_BASE + 0x100 ) )
#define  PHY_DDR_BISTMSKR0   		((volatile unsigned *)( PHY_DDR_BASE + 0x104 ) )
#define  PHY_DDR_BISTMSKR1   		((volatile unsigned *)( PHY_DDR_BASE + 0x108 ) )
#define  PHY_DDR_BISTWCR     		((volatile unsigned *)( PHY_DDR_BASE + 0x10C ) )
#define  PHY_DDR_BISTLSR     		((volatile unsigned *)( PHY_DDR_BASE + 0x110 ) )
#define  PHY_DDR_BISTAR0     		((volatile unsigned *)( PHY_DDR_BASE + 0x114 ) )
#define  PHY_DDR_BISTAR1     		((volatile unsigned *)( PHY_DDR_BASE + 0x118 ) )
#define  PHY_DDR_BISTAR2     		((volatile unsigned *)( PHY_DDR_BASE + 0x11C ) )
#define  PHY_DDR_BISTUDPR    		((volatile unsigned *)( PHY_DDR_BASE + 0x120 ) )
#define  PHY_DDR_BISTGSR     		((volatile unsigned *)( PHY_DDR_BASE + 0x124 ) )
#define  PHY_DDR_BISTWER     		((volatile unsigned *)( PHY_DDR_BASE + 0x128 ) )
#define  PHY_DDR_BISTBER0    		((volatile unsigned *)( PHY_DDR_BASE + 0x12C ) )
#define  PHY_DDR_BISTBER1    		((volatile unsigned *)( PHY_DDR_BASE + 0x130 ) )
#define  PHY_DDR_BISTBER2    		((volatile unsigned *)( PHY_DDR_BASE + 0x134 ) )
#define  PHY_DDR_BISTWCSR    		((volatile unsigned *)( PHY_DDR_BASE + 0x138 ) )
#define  PHY_DDR_BISTFWR0    		((volatile unsigned *)( PHY_DDR_BASE + 0x13C ) )
#define  PHY_DDR_BISTFWR1    		((volatile unsigned *)( PHY_DDR_BASE + 0x140 ) )
#define  PHY_DDR_ZQ0CR0  			((volatile unsigned *)( PHY_DDR_BASE + 0x180 ) )
#define  PHY_DDR_ZQ0CR1      		((volatile unsigned *)( PHY_DDR_BASE + 0x184 ) )
#define  PHY_DDR_ZQ0SR0      		((volatile unsigned *)( PHY_DDR_BASE + 0x188 ) )
#define  PHY_DDR_ZQ0SR1      		((volatile unsigned *)( PHY_DDR_BASE + 0x18C ) )
#define  PHY_DDR_ZQ1CR0      		((volatile unsigned *)( PHY_DDR_BASE + 0x190 ) )
#define  PHY_DDR_ZQ1CR1      		((volatile unsigned *)( PHY_DDR_BASE + 0x194 ) )
#define  PHY_DDR_ZQ1SR0      		((volatile unsigned *)( PHY_DDR_BASE + 0x198 ) )
#define  PHY_DDR_ZQ1SR1      		((volatile unsigned *)( PHY_DDR_BASE + 0x19C ) )
#define  PHY_DDR_ZQ2CR0      		((volatile unsigned *)( PHY_DDR_BASE + 0x1A0 ) )
#define  PHY_DDR_ZQ2CR1      		((volatile unsigned *)( PHY_DDR_BASE + 0x1A4 ) )
#define  PHY_DDR_ZQ2SR0      		((volatile unsigned *)( PHY_DDR_BASE + 0x1A8 ) )
#define  PHY_DDR_ZQ2SR1      		((volatile unsigned *)( PHY_DDR_BASE + 0x1AC ) )
#define  PHY_DDR_ZQ3CR0      		((volatile unsigned *)( PHY_DDR_BASE + 0x1B0 ) )
#define  PHY_DDR_ZQ3CR1      		((volatile unsigned *)( PHY_DDR_BASE + 0x1B4 ) )
#define  PHY_DDR_ZQ3SR0      		((volatile unsigned *)( PHY_DDR_BASE + 0x1B8 ) )
#define  PHY_DDR_ZQ3SR1      		((volatile unsigned *)( PHY_DDR_BASE + 0x1BC ) )
#define  PHY_DDR_DX0GCR      		((volatile unsigned *)( PHY_DDR_BASE + 0x1C0 ) )
#define  PHY_DDR_DX0GSR0     		((volatile unsigned *)( PHY_DDR_BASE + 0x1C4 ) )
#define  PHY_DDR_DX0GSR1     		((volatile unsigned *)( PHY_DDR_BASE + 0x1C8 ) )
#define  PHY_DDR_DX0DLLCR    		((volatile unsigned *)( PHY_DDR_BASE + 0x1CC ) )
#define  PHY_DDR_DX0DQTR     		((volatile unsigned *)( PHY_DDR_BASE + 0x1D0 ) )
#define  PHY_DDR_DX0DQSTR    		((volatile unsigned *)( PHY_DDR_BASE + 0x1D4 ) )
#define  PHY_DDR_DX1GCR  			((volatile unsigned *)( PHY_DDR_BASE + 0x200 ) )
#define  PHY_DDR_DX1GSR0     		((volatile unsigned *)( PHY_DDR_BASE + 0x204 ) )
#define  PHY_DDR_DX1GSR1     		((volatile unsigned *)( PHY_DDR_BASE + 0x208 ) )
#define  PHY_DDR_DX1DLLCR    		((volatile unsigned *)( PHY_DDR_BASE + 0x20C ) )
#define  PHY_DDR_DX1DQTR     		((volatile unsigned *)( PHY_DDR_BASE + 0x210 ) )
#define  PHY_DDR_DX1DQSTR    		((volatile unsigned *)( PHY_DDR_BASE + 0x214 ) )
#define  PHY_DDR_DX2GCR  			((volatile unsigned *)( PHY_DDR_BASE + 0x240 ) )
#define  PHY_DDR_DX2GSR0     		((volatile unsigned *)( PHY_DDR_BASE + 0x244 ) )
#define  PHY_DDR_DX2GSR1     		((volatile unsigned *)( PHY_DDR_BASE + 0x248 ) )
#define  PHY_DDR_DX2DLLCR    		((volatile unsigned *)( PHY_DDR_BASE + 0x24C ) )
#define  PHY_DDR_DX2DQTR     		((volatile unsigned *)( PHY_DDR_BASE + 0x250 ) )
#define  PHY_DDR_DX2DQSTR    		((volatile unsigned *)( PHY_DDR_BASE + 0x254 ) )
#define  PHY_DDR_DX3GCR  			((volatile unsigned *)( PHY_DDR_BASE + 0x280 ) )
#define  PHY_DDR_DX3GSR0     		((volatile unsigned *)( PHY_DDR_BASE + 0x284 ) )
#define  PHY_DDR_DX3GSR1     		((volatile unsigned *)( PHY_DDR_BASE + 0x288 ) )
#define  PHY_DDR_DX3DLLCR    		((volatile unsigned *)( PHY_DDR_BASE + 0x28C ) )
#define  PHY_DDR_DX3DQTR     		((volatile unsigned *)( PHY_DDR_BASE + 0x290 ) )
#define  PHY_DDR_DX3DQSTR    		((volatile unsigned *)( PHY_DDR_BASE + 0x294 ) )
#define  PHY_DDR_DX4GCR  			((volatile unsigned *)( PHY_DDR_BASE + 0x2C0 ) )
#define  PHY_DDR_DX4GSR0     		((volatile unsigned *)( PHY_DDR_BASE + 0x2C4 ) )                            
#define  PHY_DDR_DX4GSR1     		((volatile unsigned *)( PHY_DDR_BASE + 0x2C8 ) )                            
#define  PHY_DDR_DX4DLLCR    		((volatile unsigned *)( PHY_DDR_BASE + 0x2CC ) )                            
#define  PHY_DDR_DX4DQTR     		((volatile unsigned *)( PHY_DDR_BASE + 0x2D0 ) )                            
#define  PHY_DDR_DX4DQSTR    		((volatile unsigned *)( PHY_DDR_BASE + 0x2D4 ) )                            
#define  PHY_DDR_DX5GCR  			((volatile unsigned *)( PHY_DDR_BASE + 0x300 ) )                            
#define  PHY_DDR_DX5GSR0     		((volatile unsigned *)( PHY_DDR_BASE + 0x304 ) )                            
#define  PHY_DDR_DX5GSR1     		((volatile unsigned *)( PHY_DDR_BASE + 0x308 ) )                            
#define  PHY_DDR_DX5DLLCR    		((volatile unsigned *)( PHY_DDR_BASE + 0x30C ) )                            
#define  PHY_DDR_DX5DQTR     		((volatile unsigned *)( PHY_DDR_BASE + 0x310 ) )                            
#define  PHY_DDR_DX5DQSTR    		((volatile unsigned *)( PHY_DDR_BASE + 0x314 ) )                            
#define  PHY_DDR_DX6GCR  			((volatile unsigned *)( PHY_DDR_BASE + 0x340 ) )                            
#define  PHY_DDR_DX6GSR0     		((volatile unsigned *)( PHY_DDR_BASE + 0x344 ) )                            
#define  PHY_DDR_DX6GSR1     		((volatile unsigned *)( PHY_DDR_BASE + 0x348 ) )                            
#define  PHY_DDR_DX6DLLCR    		((volatile unsigned *)( PHY_DDR_BASE + 0x34C ) )                            
#define  PHY_DDR_DX6DQTR     		((volatile unsigned *)( PHY_DDR_BASE + 0x350 ) )                            
#define  PHY_DDR_DX6DQSTR    		((volatile unsigned *)( PHY_DDR_BASE + 0x354 ) )                            
#define  PHY_DDR_DX7GCR  			((volatile unsigned *)( PHY_DDR_BASE + 0x380 ) )                            
#define  PHY_DDR_DX7GSR0     		((volatile unsigned *)( PHY_DDR_BASE + 0x384 ) )                            
#define  PHY_DDR_DX7GSR1     		((volatile unsigned *)( PHY_DDR_BASE + 0x388 ) )                            
#define  PHY_DDR_DX7DLLCR    		((volatile unsigned *)( PHY_DDR_BASE + 0x38C ) )                            
#define  PHY_DDR_DX7DQTR     		((volatile unsigned *)( PHY_DDR_BASE + 0x390 ) )                            
#define  PHY_DDR_DX7DQSTR    		((volatile unsigned *)( PHY_DDR_BASE + 0x394 ) )                            
#define  PHY_DDR_DX8GCR  			((volatile unsigned *)( PHY_DDR_BASE + 0x3C0 ) )                            
#define  PHY_DDR_DX8GSR0     		((volatile unsigned *)( PHY_DDR_BASE + 0x3C4 ) )                            
#define  PHY_DDR_DX8GSR1     		((volatile unsigned *)( PHY_DDR_BASE + 0x3C8 ) )                            
#define  PHY_DDR_DX8DLLCR    		((volatile unsigned *)( PHY_DDR_BASE + 0x3CC ) )                            
#define  PHY_DDR_DX8DQTR     		((volatile unsigned *)( PHY_DDR_BASE + 0x3D0 ) )                            
#define  PHY_DDR_DX8DQSTR    		((volatile unsigned *)( PHY_DDR_BASE + 0x3D4 ) )

//--------------------------------------------------------
//   DDR_PWR register map
//--------------------------------------------------------
#define  DDR_PWR_PLLCTL                     ((volatile unsigned  *)( DDR_PWR_BASE + 0x00 ))
#define  DDR_PWR_PLLCNT                     ((volatile unsigned  *)( DDR_PWR_BASE + 0x04 ))
#define  DDR_PWR_CTL                        ((volatile unsigned  *)( DDR_PWR_BASE + 0x08 ))
#define  DDR_PWR_DIVCLKCTL                  ((volatile unsigned  *)( DDR_PWR_BASE + 0x0c ))
#define  DDR_PWR_APBCLKCTL                  ((volatile unsigned  *)( DDR_PWR_BASE + 0x10 ))
#define  DDR_PWR_DDRCLKCTL                  ((volatile unsigned  *)( DDR_PWR_BASE + 0x14 ))
#define  DDR_PWR_I2CCLKCTL                  ((volatile unsigned  *)( DDR_PWR_BASE + 0x18 ))
#define  DDR_PWR_SSICLKCTL                  ((volatile unsigned  *)( DDR_PWR_BASE + 0x1c ))
#define  DDR_PWR_PCMCLKCTL                  ((volatile unsigned  *)( DDR_PWR_BASE + 0x20 ))
#define  DDR_PWR_PCM1CLKCTL                 ((volatile unsigned  *)( DDR_PWR_BASE + 0x24 ))
#define  DDR_PWR_COMUARTCLKCTL              ((volatile unsigned  *)( DDR_PWR_BASE + 0x28 ))
#define  DDR_PWR_CLKOUTCTL                  ((volatile unsigned  *)( DDR_PWR_BASE + 0x2c ))
#define  DDR_PWR_PCLKEN                     ((volatile unsigned  *)( DDR_PWR_BASE + 0x30 ))
#define  DDR_PWR_CLKEN                      ((volatile unsigned  *)( DDR_PWR_BASE + 0x34 ))
#define  DDR_PWR_RESET                      ((volatile unsigned  *)( DDR_PWR_BASE + 0x38 ))
#define  DDR_PWR_MEMCTL_STATE               ((volatile unsigned  *)( DDR_PWR_BASE + 0x3c ))
#define  DDR_PWR_ADDRCTL_CS0                ((volatile unsigned  *)( DDR_PWR_BASE + 0x40 ))
#define  DDR_PWR_ADDRCTL_CS1                ((volatile unsigned  *)( DDR_PWR_BASE + 0x44 ))
#define  DDR_PWR_ADDRCTL                    ((volatile unsigned  *)( DDR_PWR_BASE + 0x48 ))
#define  DDR_PWR_ADDRSEL0                   ((volatile unsigned  *)( DDR_PWR_BASE + 0x4c ))
#define  DDR_PWR_ADDRSEL1                   ((volatile unsigned  *)( DDR_PWR_BASE + 0x50 ))
#define  DDR_PWR_BWCALIDCTL0                ((volatile unsigned  *)( DDR_PWR_BASE + 0x54 ))
#define  DDR_PWR_BWCALIDCTL1                ((volatile unsigned  *)( DDR_PWR_BASE + 0x58 ))
#define  DDR_PWR_BWCALCNT0                  ((volatile unsigned  *)( DDR_PWR_BASE + 0x5c ))
#define  DDR_PWR_BWCALCNT1                  ((volatile unsigned  *)( DDR_PWR_BASE + 0x60 ))
#define  DDR_PWR_BWCALCTL                   ((volatile unsigned  *)( DDR_PWR_BASE + 0x64 ))
#define  DDR_PWR_BWCALNUM_CP                ((volatile unsigned  *)( DDR_PWR_BASE + 0x68 ))
#define  DDR_PWR_BWCALNUM_A9                ((volatile unsigned  *)( DDR_PWR_BASE + 0x6c ))
#define  DDR_PWR_BWCALNUM_LCDC              ((volatile unsigned  *)( DDR_PWR_BASE + 0x70 ))
#define  DDR_PWR_BWCALNUM_DDR_AXI           ((volatile unsigned  *)( DDR_PWR_BASE + 0x74 ))
#define  DDR_PWR_INTR_EN                    ((volatile unsigned  *)( DDR_PWR_BASE + 0x78 ))
#define  DDR_PWR_INTR_RAW                   ((volatile unsigned  *)( DDR_PWR_BASE + 0x80 ))
#define  DDR_PWR_INTR_ST                    ((volatile unsigned  *)( DDR_PWR_BASE + 0x84 ))
#define  DDR_PWR_INTR_CLR                   ((volatile unsigned  *)( DDR_PWR_BASE + 0x88 ))
#define  DDR_PWR_PCMCTL                     ((volatile unsigned  *)( DDR_PWR_BASE + 0x8c ))
#define  DDR_PWR_ICMCTL                     ((volatile unsigned  *)( DDR_PWR_BASE + 0x90 ))
#define  DDR_PWR_MEMCTL_DTOATOCTL           ((volatile unsigned  *)( DDR_PWR_BASE + 0x94 ))
#define  DDR_PWR_LPCTL                      ((volatile unsigned  *)( DDR_PWR_BASE + 0x98 ))
#define  DDR_PWR_GENERAL_REG_1              ((volatile unsigned  *)( DDR_PWR_BASE + 0xa0 ))
#define  DDR_PWR_GENERAL_REG_2              ((volatile unsigned  *)( DDR_PWR_BASE + 0xa4 ))
#define  DDR_PWR_GENERAL_REG_3              ((volatile unsigned  *)( DDR_PWR_BASE + 0xa8 ))
#define  DDR_PWR_GENERAL_REG_4              ((volatile unsigned  *)( DDR_PWR_BASE + 0xac ))
#define  DDR_PWR_CPU0_ARBIT_REQ             ((volatile unsigned  *)( DDR_PWR_BASE + 0xb0 ))
#define  DDR_PWR_CPU1_ARBIT_REQ             ((volatile unsigned  *)( DDR_PWR_BASE + 0xb4 ))
#define  DDR_PWR_CPU2_ARBIT_REQ             ((volatile unsigned  *)( DDR_PWR_BASE + 0xb8 ))
#define  DDR_PWR_CPU3_ARBIT_REQ             ((volatile unsigned  *)( DDR_PWR_BASE + 0xbc ))
#define  DDR_PWR_CPU4_ARBIT_REQ             ((volatile unsigned  *)( DDR_PWR_BASE + 0xc0 ))
#define  DDR_PWR_CPU_ARBIT_EN               ((volatile unsigned  *)( DDR_PWR_BASE + 0xc4 ))
#define  DDR_PWR_CPU0_ARBIT_ACK             ((volatile unsigned  *)( DDR_PWR_BASE + 0xc8 ))
#define  DDR_PWR_CPU1_ARBIT_ACK             ((volatile unsigned  *)( DDR_PWR_BASE + 0xcc ))
#define  DDR_PWR_CPU2_ARBIT_ACK             ((volatile unsigned  *)( DDR_PWR_BASE + 0xd0 ))
#define  DDR_PWR_CPU3_ARBIT_ACK             ((volatile unsigned  *)( DDR_PWR_BASE + 0xd4 ))
#define  DDR_PWR_CPU4_ARBIT_ACK             ((volatile unsigned  *)( DDR_PWR_BASE + 0xd8 ))
#define  DDR_PWR_GENERAL_REG_5              ((volatile unsigned  *)( DDR_PWR_BASE + 0xe0 ))
#define  DDR_PWR_GENERAL_REG_6              ((volatile unsigned  *)( DDR_PWR_BASE + 0xe4 ))
#define  DDR_PWR_GENERAL_REG_7              ((volatile unsigned  *)( DDR_PWR_BASE + 0xe8 ))
#define  DDR_PWR_GENERAL_REG_8              ((volatile unsigned  *)( DDR_PWR_BASE + 0xec ))
#define  DDR_PWR_MEMCTL_FREQ_ADJ              ((volatile unsigned  *)( DDR_PWR_BASE + 0xf0 ))
#define  DDR_PWR_CLKEN1              ((volatile unsigned  *)( DDR_PWR_BASE + 0xf4 ))
#define  DDR_PWR_MEMCTL_CTL              ((volatile unsigned  *)( DDR_PWR_BASE + 0xf8 ))
#define  DDR_PWR_BWCAL_CLKCTL              ((volatile unsigned  *)( DDR_PWR_BASE + 0xfc ))
#define  DDR_PWR_BWCAL_DR_NUM0              ((volatile unsigned  *)( DDR_PWR_BASE + 0x100 ))
#define  DDR_PWR_BWCAL_DR_NUM1              ((volatile unsigned  *)( DDR_PWR_BASE + 0x110 ))
#define  DDR_PWR_BWCAL_DR_NUM2              ((volatile unsigned  *)( DDR_PWR_BASE + 0x120 ))
#define  DDR_PWR_BWCAL_DR_NUM3              ((volatile unsigned  *)( DDR_PWR_BASE + 0x130 ))
#define  DDR_PWR_BWCAL_DW_NUM0              ((volatile unsigned  *)( DDR_PWR_BASE + 0x104 ))
#define  DDR_PWR_BWCAL_DW_NUM1              ((volatile unsigned  *)( DDR_PWR_BASE + 0x114 ))
#define  DDR_PWR_BWCAL_DW_NUM2              ((volatile unsigned  *)( DDR_PWR_BASE + 0x124 ))
#define  DDR_PWR_BWCAL_DW_NUM3              ((volatile unsigned  *)( DDR_PWR_BASE + 0x134 ))
#define  DDR_PWR_BWCAL_IR_NUM0              ((volatile unsigned  *)( DDR_PWR_BASE + 0x108 ))
#define  DDR_PWR_BWCAL_IR_NUM1              ((volatile unsigned  *)( DDR_PWR_BASE + 0x118 ))
#define  DDR_PWR_BWCAL_IR_NUM2              ((volatile unsigned  *)( DDR_PWR_BASE + 0x128 ))
#define  DDR_PWR_BWCAL_IR_NUM3              ((volatile unsigned  *)( DDR_PWR_BASE + 0x138 ))
#define  DDR_PWR_TM_CTL              ((volatile unsigned  *)( DDR_PWR_BASE + 0x140 ))
#define  DDR_PWR_TM_INIT_VAL              ((volatile unsigned  *)( DDR_PWR_BASE + 0x144 ))
#define  DDR_PWR_TM_CUR_VAL              ((volatile unsigned  *)( DDR_PWR_BASE + 0x148 ))
#define  DDR_PWR_A7EVENTI_SET              ((volatile unsigned  *)( DDR_PWR_BASE + 0x14C ))
#define  DDR_PWR_AXI0_CLK_CTL              ((volatile unsigned  *)( DDR_PWR_BASE + 0x150 ))
#define  DDR_PWR_AXI0_DF_CTL              ((volatile unsigned  *)( DDR_PWR_BASE + 0x154 ))
#define  DDR_PWR_MEMCTL_LPCTL1              ((volatile unsigned  *)( DDR_PWR_BASE + 0x160 ))
#define  DDR_PWR_MEMCTL_LPCTL2              ((volatile unsigned  *)( DDR_PWR_BASE + 0x164 ))
#define  DDR_PWR_DDRRW_IDSEL              ((volatile unsigned  *)( DDR_PWR_BASE + 0x170 ))
#define  DDR_PWR_DDRRW_ID0              ((volatile unsigned  *)( DDR_PWR_BASE + 0x174 ))
#define  DDR_PWR_DDRRW_ID1              ((volatile unsigned  *)( DDR_PWR_BASE + 0x178 ))
#define  DDR_PWR_CKO4L1CTL              ((volatile unsigned  *)( DDR_PWR_BASE + 0x180 ))
#define  DDR_PWR_CKO4L2CTL              ((volatile unsigned  *)( DDR_PWR_BASE + 0x184 ))
#define  DDR_PWR_CPDBG_CTL              ((volatile unsigned  *)( DDR_PWR_BASE + 0x190 ))
#define  DDR_PWR_CPOSC_CTL             ((volatile unsigned  *)( DDR_PWR_BASE + 0x194 ))
#define  DDR_PWR_APOSC_CTL             ((volatile unsigned  *)( DDR_PWR_BASE + 0x198 ))
#define  DDR_PWR_SLPFSM_ST              ((volatile unsigned  *)( DDR_PWR_BASE + 0x19C ))
#define  DDR_PWR_TSTPIN_CTL              ((volatile unsigned  *)( DDR_PWR_BASE + 0x1A0 ))



//--------------------------------------------------------
//   COM_UART register map
//--------------------------------------------------------
#define COM_UART_RBR                   ((volatile unsigned  *)( COM_UART_BASE + 0x00 ))
#define COM_UART_THR                   ((volatile unsigned  *)( COM_UART_BASE + 0x00 ))
#define COM_UART_DLL                   ((volatile unsigned  *)( COM_UART_BASE + 0x00 ))
#define COM_UART_IER                   ((volatile unsigned  *)( COM_UART_BASE + 0x04 ))
#define COM_UART_DLH                   ((volatile unsigned  *)( COM_UART_BASE + 0x04 ))
#define COM_UART_IIR                   ((volatile unsigned  *)( COM_UART_BASE + 0x08 ))
#define COM_UART_FCR                   ((volatile unsigned  *)( COM_UART_BASE + 0x08 ))
#define COM_UART_TCR                   ((volatile unsigned  *)( COM_UART_BASE + 0x0c ))
#define COM_UART_MCR                   ((volatile unsigned  *)( COM_UART_BASE + 0x10 ))
#define COM_UART_TSR                   ((volatile unsigned  *)( COM_UART_BASE + 0x14 ))
#define COM_UART_MSR                   ((volatile unsigned  *)( COM_UART_BASE + 0x18 ))
#define COM_UART_USR                   ((volatile unsigned  *)( COM_UART_BASE + 0x7c ))

//--------------------------------------------------------
//   GPIO0 register map
//--------------------------------------------------------
#define GPIO0_PORT_DR0          ((volatile unsigned  *)( GPIO0_BASE + 0x00 ) )
#define GPIO0_PORT_DR1          ((volatile unsigned  *)( GPIO0_BASE + 0x04 ) )
#define GPIO0_PORT_DR2          ((volatile unsigned  *)( GPIO0_BASE + 0x08 ) )
#define GPIO0_PORT_DR3          ((volatile unsigned  *)( GPIO0_BASE + 0x0c ) )
#define GPIO0_PORT_DR4          ((volatile unsigned  *)( GPIO0_BASE + 0x10 ) )
#define GPIO0_PORT_DR5          ((volatile unsigned  *)( GPIO0_BASE + 0x14 ) )
#define GPIO0_PORT_DR6          ((volatile unsigned  *)( GPIO0_BASE + 0x18 ) )
#define GPIO0_PORT_DR7          ((volatile unsigned  *)( GPIO0_BASE + 0x1c ) )
#define GPIO0_PORT_DDR0         ((volatile unsigned  *)( GPIO0_BASE + 0x20 ) )
#define GPIO0_PORT_DDR1         ((volatile unsigned  *)( GPIO0_BASE + 0x24 ) )
#define GPIO0_PORT_DDR2         ((volatile unsigned  *)( GPIO0_BASE + 0x28 ) )
#define GPIO0_PORT_DDR3         ((volatile unsigned  *)( GPIO0_BASE + 0x2c ) )
#define GPIO0_PORT_DDR4         ((volatile unsigned  *)( GPIO0_BASE + 0x30 ) )
#define GPIO0_PORT_DDR5         ((volatile unsigned  *)( GPIO0_BASE + 0x34 ) )
#define GPIO0_PORT_DDR6         ((volatile unsigned  *)( GPIO0_BASE + 0x38 ) )
#define GPIO0_PORT_DDR7         ((volatile unsigned  *)( GPIO0_BASE + 0x3c ) )
#define GPIO0_EXT_PORT0         ((volatile unsigned  *)( GPIO0_BASE + 0x40 ) )
#define GPIO0_EXT_PORT1         ((volatile unsigned  *)( GPIO0_BASE + 0x44 ) )
#define GPIO0_EXT_PORT2         ((volatile unsigned  *)( GPIO0_BASE + 0x48 ) )
#define GPIO0_EXT_PORT3         ((volatile unsigned  *)( GPIO0_BASE + 0x4c ) )
#define GPIO0_INTR_CTRL0        ((volatile unsigned  *)( GPIO0_BASE + 0x100 ))
#define GPIO0_INTR_CTRL1        ((volatile unsigned  *)( GPIO0_BASE + 0x104 ))
#define GPIO0_INTR_CTRL2        ((volatile unsigned  *)( GPIO0_BASE + 0x108 ))
#define GPIO0_INTR_CTRL3        ((volatile unsigned  *)( GPIO0_BASE + 0x10c ))
#define GPIO0_INTR_CTRL4        ((volatile unsigned  *)( GPIO0_BASE + 0x110 ))
#define GPIO0_INTR_CTRL5        ((volatile unsigned  *)( GPIO0_BASE + 0x114 ))
#define GPIO0_INTR_CTRL6        ((volatile unsigned  *)( GPIO0_BASE + 0x118 ))
#define GPIO0_INTR_CTRL7        ((volatile unsigned  *)( GPIO0_BASE + 0x11c ))
#define GPIO0_INTR_CTRL8        ((volatile unsigned  *)( GPIO0_BASE + 0x120 ))
#define GPIO0_INTR_CTRL9        ((volatile unsigned  *)( GPIO0_BASE + 0x124 ))
#define GPIO0_INTR_CTRL10       ((volatile unsigned  *)( GPIO0_BASE + 0x128 ))
#define GPIO0_INTR_CTRL11       ((volatile unsigned  *)( GPIO0_BASE + 0x12c ))
#define GPIO0_INTR_CTRL12       ((volatile unsigned  *)( GPIO0_BASE + 0x130 ))
#define GPIO0_INTR_CTRL13       ((volatile unsigned  *)( GPIO0_BASE + 0x134 ))
#define GPIO0_INTR_CTRL14       ((volatile unsigned  *)( GPIO0_BASE + 0x138 ))
#define GPIO0_INTR_CTRL15       ((volatile unsigned  *)( GPIO0_BASE + 0x13c ))
#define GPIO0_INTR_CTRL16       ((volatile unsigned  *)( GPIO0_BASE + 0x140 ))
#define GPIO0_INTR_CTRL17       ((volatile unsigned  *)( GPIO0_BASE + 0x144 ))
#define GPIO0_INTR_CTRL18       ((volatile unsigned  *)( GPIO0_BASE + 0x148 ))
#define GPIO0_INTR_CTRL19       ((volatile unsigned  *)( GPIO0_BASE + 0x14c ))
#define GPIO0_INTR_CTRL20       ((volatile unsigned  *)( GPIO0_BASE + 0x150 ))
#define GPIO0_INTR_CTRL21       ((volatile unsigned  *)( GPIO0_BASE + 0x154 ))
#define GPIO0_INTR_CTRL22       ((volatile unsigned  *)( GPIO0_BASE + 0x158 ))
#define GPIO0_INTR_CTRL23       ((volatile unsigned  *)( GPIO0_BASE + 0x15c ))
#define GPIO0_INTR_CTRL24       ((volatile unsigned  *)( GPIO0_BASE + 0x160 ))
#define GPIO0_INTR_CTRL25       ((volatile unsigned  *)( GPIO0_BASE + 0x164 ))
#define GPIO0_INTR_CTRL26       ((volatile unsigned  *)( GPIO0_BASE + 0x168 ))
#define GPIO0_INTR_CTRL27       ((volatile unsigned  *)( GPIO0_BASE + 0x16c ))
#define GPIO0_INTR_CTRL28       ((volatile unsigned  *)( GPIO0_BASE + 0x170 ))
#define GPIO0_INTR_CTRL29       ((volatile unsigned  *)( GPIO0_BASE + 0x174 ))
#define GPIO0_INTR_CTRL30       ((volatile unsigned  *)( GPIO0_BASE + 0x178 ))
#define GPIO0_INTR_CTRL31       ((volatile unsigned  *)( GPIO0_BASE + 0x17c ))
#define GPIO0_DEBOUNCE0         ((volatile unsigned  *)( GPIO0_BASE + 0x180 ))
#define GPIO0_DEBOUNCE1         ((volatile unsigned  *)( GPIO0_BASE + 0x184 ))
#define GPIO0_DEBOUNCE2         ((volatile unsigned  *)( GPIO0_BASE + 0x188 ))
#define GPIO0_DEBOUNCE3         ((volatile unsigned  *)( GPIO0_BASE + 0x18c ))
#define GPIO0_DEBOUNCE4         ((volatile unsigned  *)( GPIO0_BASE + 0x190 ))
#define GPIO0_DEBOUNCE5         ((volatile unsigned  *)( GPIO0_BASE + 0x194 ))
#define GPIO0_DEBOUNCE6         ((volatile unsigned  *)( GPIO0_BASE + 0x198 ))
#define GPIO0_DEBOUNCE7         ((volatile unsigned  *)( GPIO0_BASE + 0x19c ))
#define GPIO0_INTR_RAW0         ((volatile unsigned  *)( GPIO0_BASE + 0x1A0 ))
#define GPIO0_INTR_RAW1         ((volatile unsigned  *)( GPIO0_BASE + 0x1A4 ))
#define GPIO0_INTR_RAW2         ((volatile unsigned  *)( GPIO0_BASE + 0x1A8 ))
#define GPIO0_INTR_RAW3         ((volatile unsigned  *)( GPIO0_BASE + 0x1AC ))
#define GPIO0_INTR_CLR0         ((volatile unsigned  *)( GPIO0_BASE + 0x1B0 ))
#define GPIO0_INTR_CLR1         ((volatile unsigned  *)( GPIO0_BASE + 0x1B4 ))
#define GPIO0_INTR_CLR2         ((volatile unsigned  *)( GPIO0_BASE + 0x1B8 ))
#define GPIO0_INTR_CLR3         ((volatile unsigned  *)( GPIO0_BASE + 0x1BC ))
#define GPIO0_INTR_MASK_C00     ((volatile unsigned  *)( GPIO0_BASE + 0x200 ))
#define GPIO0_INTR_MASK_C01     ((volatile unsigned  *)( GPIO0_BASE + 0x204 ))
#define GPIO0_INTR_MASK_C02     ((volatile unsigned  *)( GPIO0_BASE + 0x208 ))
#define GPIO0_INTR_MASK_C03     ((volatile unsigned  *)( GPIO0_BASE + 0x20c ))
#define GPIO0_INTR_MASK_C04     ((volatile unsigned  *)( GPIO0_BASE + 0x210 ))
#define GPIO0_INTR_MASK_C05     ((volatile unsigned  *)( GPIO0_BASE + 0x214 ))
#define GPIO0_INTR_MASK_C06     ((volatile unsigned  *)( GPIO0_BASE + 0x218 ))
#define GPIO0_INTR_MASK_C07     ((volatile unsigned  *)( GPIO0_BASE + 0x21c ))
#define GPIO0_INTR_STATUS_C00   ((volatile unsigned  *)( GPIO0_BASE + 0x220 ))
#define GPIO0_INTR_STATUS_C01   ((volatile unsigned  *)( GPIO0_BASE + 0x224 ))
#define GPIO0_INTR_STATUS_C02   ((volatile unsigned  *)( GPIO0_BASE + 0x228 ))
#define GPIO0_INTR_STATUS_C03   ((volatile unsigned  *)( GPIO0_BASE + 0x22c ))
#define GPIO0_INTR_MASK_C10     ((volatile unsigned  *)( GPIO0_BASE + 0x240 ))
#define GPIO0_INTR_MASK_C11     ((volatile unsigned  *)( GPIO0_BASE + 0x244 ))
#define GPIO0_INTR_MASK_C12     ((volatile unsigned  *)( GPIO0_BASE + 0x248 ))
#define GPIO0_INTR_MASK_C13     ((volatile unsigned  *)( GPIO0_BASE + 0x24c ))
#define GPIO0_INTR_MASK_C14     ((volatile unsigned  *)( GPIO0_BASE + 0x250 ))
#define GPIO0_INTR_MASK_C15     ((volatile unsigned  *)( GPIO0_BASE + 0x254 ))
#define GPIO0_INTR_MASK_C16     ((volatile unsigned  *)( GPIO0_BASE + 0x258 ))
#define GPIO0_INTR_MASK_C17     ((volatile unsigned  *)( GPIO0_BASE + 0x25c ))
#define GPIO0_INTR_STATUS_C10   ((volatile unsigned  *)( GPIO0_BASE + 0x260 ))
#define GPIO0_INTR_STATUS_C11   ((volatile unsigned  *)( GPIO0_BASE + 0x264 ))
#define GPIO0_INTR_STATUS_C12   ((volatile unsigned  *)( GPIO0_BASE + 0x268 ))
#define GPIO0_INTR_STATUS_C13   ((volatile unsigned  *)( GPIO0_BASE + 0x26c ))
#define GPIO0_INTR_MASK_C20     ((volatile unsigned  *)( GPIO0_BASE + 0x280 ))
#define GPIO0_INTR_MASK_C21     ((volatile unsigned  *)( GPIO0_BASE + 0x284 ))
#define GPIO0_INTR_MASK_C22     ((volatile unsigned  *)( GPIO0_BASE + 0x288 ))
#define GPIO0_INTR_MASK_C23     ((volatile unsigned  *)( GPIO0_BASE + 0x28c ))
#define GPIO0_INTR_MASK_C24     ((volatile unsigned  *)( GPIO0_BASE + 0x290 ))
#define GPIO0_INTR_MASK_C25     ((volatile unsigned  *)( GPIO0_BASE + 0x294 ))
#define GPIO0_INTR_MASK_C26     ((volatile unsigned  *)( GPIO0_BASE + 0x298 ))
#define GPIO0_INTR_MASK_C27     ((volatile unsigned  *)( GPIO0_BASE + 0x29c ))
#define GPIO0_INTR_STATUS_C20   ((volatile unsigned  *)( GPIO0_BASE + 0x2A0 ))
#define GPIO0_INTR_STATUS_C21   ((volatile unsigned  *)( GPIO0_BASE + 0x2A4 ))
#define GPIO0_INTR_STATUS_C22   ((volatile unsigned  *)( GPIO0_BASE + 0x2A8 ))
#define GPIO0_INTR_STATUS_C23   ((volatile unsigned  *)( GPIO0_BASE + 0x2AC ))
#define GPIO0_INTR_MASK_C30     ((volatile unsigned  *)( GPIO0_BASE + 0x2C0 ))
#define GPIO0_INTR_MASK_C31     ((volatile unsigned  *)( GPIO0_BASE + 0x2C4 ))
#define GPIO0_INTR_MASK_C32     ((volatile unsigned  *)( GPIO0_BASE + 0x2C8 ))
#define GPIO0_INTR_MASK_C33     ((volatile unsigned  *)( GPIO0_BASE + 0x2CC ))
#define GPIO0_INTR_MASK_C34     ((volatile unsigned  *)( GPIO0_BASE + 0x2D0 ))
#define GPIO0_INTR_MASK_C35     ((volatile unsigned  *)( GPIO0_BASE + 0x2D4 ))
#define GPIO0_INTR_MASK_C36     ((volatile unsigned  *)( GPIO0_BASE + 0x2D8 ))
#define GPIO0_INTR_MASK_C37     ((volatile unsigned  *)( GPIO0_BASE + 0x2DC ))
#define GPIO0_INTR_STATUS_C30   ((volatile unsigned  *)( GPIO0_BASE + 0x2E0 ))
#define GPIO0_INTR_STATUS_C31   ((volatile unsigned  *)( GPIO0_BASE + 0x2E4 ))
#define GPIO0_INTR_STATUS_C32   ((volatile unsigned  *)( GPIO0_BASE + 0x2E8 ))
#define GPIO0_INTR_STATUS_C33   ((volatile unsigned  *)( GPIO0_BASE + 0x2EC ))
#define GPIO0_INTR_MASK_C40     ((volatile unsigned  *)( GPIO0_BASE + 0x300 ))
#define GPIO0_INTR_MASK_C41     ((volatile unsigned  *)( GPIO0_BASE + 0x304 ))
#define GPIO0_INTR_MASK_C42     ((volatile unsigned  *)( GPIO0_BASE + 0x308 ))
#define GPIO0_INTR_MASK_C43     ((volatile unsigned  *)( GPIO0_BASE + 0x30c ))
#define GPIO0_INTR_MASK_C44     ((volatile unsigned  *)( GPIO0_BASE + 0x310 ))
#define GPIO0_INTR_MASK_C45     ((volatile unsigned  *)( GPIO0_BASE + 0x314 ))
#define GPIO0_INTR_MASK_C46     ((volatile unsigned  *)( GPIO0_BASE + 0x318 ))
#define GPIO0_INTR_MASK_C47     ((volatile unsigned  *)( GPIO0_BASE + 0x31c ))
#define GPIO0_INTR_STATUS_C40   ((volatile unsigned  *)( GPIO0_BASE + 0x320 ))
#define GPIO0_INTR_STATUS_C41   ((volatile unsigned  *)( GPIO0_BASE + 0x324 ))
#define GPIO0_INTR_STATUS_C42   ((volatile unsigned  *)( GPIO0_BASE + 0x328 ))
#define GPIO0_INTR_STATUS_C43   ((volatile unsigned  *)( GPIO0_BASE + 0x32c ))

//--------------------------------------------------------
//  GPIO1 register map
//--------------------------------------------------------
#define GPIO1_PORT_DR0          ((volatile unsigned  *)( GPIO1_BASE + 0x00 ) )
#define GPIO1_PORT_DR1          ((volatile unsigned  *)( GPIO1_BASE + 0x04 ) )
#define GPIO1_PORT_DR2          ((volatile unsigned  *)( GPIO1_BASE + 0x08 ) )
#define GPIO1_PORT_DR3          ((volatile unsigned  *)( GPIO1_BASE + 0x0c ) )
#define GPIO1_PORT_DR4          ((volatile unsigned  *)( GPIO1_BASE + 0x10 ) )
#define GPIO1_PORT_DR5          ((volatile unsigned  *)( GPIO1_BASE + 0x14 ) )
#define GPIO1_PORT_DR6          ((volatile unsigned  *)( GPIO1_BASE + 0x18 ) )
#define GPIO1_PORT_DR7          ((volatile unsigned  *)( GPIO1_BASE + 0x1c ) )
#define GPIO1_PORT_DDR0         ((volatile unsigned  *)( GPIO1_BASE + 0x20 ) )
#define GPIO1_PORT_DDR1         ((volatile unsigned  *)( GPIO1_BASE + 0x24 ) )
#define GPIO1_PORT_DDR2         ((volatile unsigned  *)( GPIO1_BASE + 0x28 ) )
#define GPIO1_PORT_DDR3         ((volatile unsigned  *)( GPIO1_BASE + 0x2c ) )
#define GPIO1_PORT_DDR4         ((volatile unsigned  *)( GPIO1_BASE + 0x30 ) )
#define GPIO1_PORT_DDR5         ((volatile unsigned  *)( GPIO1_BASE + 0x34 ) )
#define GPIO1_PORT_DDR6         ((volatile unsigned  *)( GPIO1_BASE + 0x38 ) )
#define GPIO1_PORT_DDR7         ((volatile unsigned  *)( GPIO1_BASE + 0x3c ) )
#define GPIO1_EXT_PORT0         ((volatile unsigned  *)( GPIO1_BASE + 0x40 ) )
#define GPIO1_EXT_PORT1         ((volatile unsigned  *)( GPIO1_BASE + 0x44 ) )
#define GPIO1_EXT_PORT2         ((volatile unsigned  *)( GPIO1_BASE + 0x48 ) )
#define GPIO1_EXT_PORT3         ((volatile unsigned  *)( GPIO1_BASE + 0x4c ) )
#define GPIO1_INTR_CTRL0        ((volatile unsigned  *)( GPIO1_BASE + 0x100 ))
#define GPIO1_INTR_CTRL1        ((volatile unsigned  *)( GPIO1_BASE + 0x104 ))
#define GPIO1_INTR_CTRL2        ((volatile unsigned  *)( GPIO1_BASE + 0x108 ))
#define GPIO1_INTR_CTRL3        ((volatile unsigned  *)( GPIO1_BASE + 0x10c ))
#define GPIO1_INTR_CTRL4        ((volatile unsigned  *)( GPIO1_BASE + 0x110 ))
#define GPIO1_INTR_CTRL5        ((volatile unsigned  *)( GPIO1_BASE + 0x114 ))
#define GPIO1_INTR_CTRL6        ((volatile unsigned  *)( GPIO1_BASE + 0x118 ))
#define GPIO1_INTR_CTRL7        ((volatile unsigned  *)( GPIO1_BASE + 0x11c ))
#define GPIO1_INTR_CTRL8        ((volatile unsigned  *)( GPIO1_BASE + 0x120 ))
#define GPIO1_INTR_CTRL9        ((volatile unsigned  *)( GPIO1_BASE + 0x124 ))
#define GPIO1_INTR_CTRL10       ((volatile unsigned  *)( GPIO1_BASE + 0x128 ))
#define GPIO1_INTR_CTRL11       ((volatile unsigned  *)( GPIO1_BASE + 0x12c ))
#define GPIO1_INTR_CTRL12       ((volatile unsigned  *)( GPIO1_BASE + 0x130 ))
#define GPIO1_INTR_CTRL13       ((volatile unsigned  *)( GPIO1_BASE + 0x134 ))
#define GPIO1_INTR_CTRL14       ((volatile unsigned  *)( GPIO1_BASE + 0x138 ))
#define GPIO1_INTR_CTRL15       ((volatile unsigned  *)( GPIO1_BASE + 0x13c ))
#define GPIO1_INTR_CTRL16       ((volatile unsigned  *)( GPIO1_BASE + 0x140 ))
#define GPIO1_INTR_CTRL17       ((volatile unsigned  *)( GPIO1_BASE + 0x144 ))
#define GPIO1_INTR_CTRL18       ((volatile unsigned  *)( GPIO1_BASE + 0x148 ))
#define GPIO1_INTR_CTRL19       ((volatile unsigned  *)( GPIO1_BASE + 0x14c ))
#define GPIO1_INTR_CTRL20       ((volatile unsigned  *)( GPIO1_BASE + 0x150 ))
#define GPIO1_INTR_CTRL21       ((volatile unsigned  *)( GPIO1_BASE + 0x154 ))
#define GPIO1_INTR_CTRL22       ((volatile unsigned  *)( GPIO1_BASE + 0x158 ))
#define GPIO1_INTR_CTRL23       ((volatile unsigned  *)( GPIO1_BASE + 0x15c ))
#define GPIO1_INTR_CTRL24       ((volatile unsigned  *)( GPIO1_BASE + 0x160 ))
#define GPIO1_INTR_CTRL25       ((volatile unsigned  *)( GPIO1_BASE + 0x164 ))
#define GPIO1_INTR_CTRL26       ((volatile unsigned  *)( GPIO1_BASE + 0x168 ))
#define GPIO1_INTR_CTRL27       ((volatile unsigned  *)( GPIO1_BASE + 0x16c ))
#define GPIO1_INTR_CTRL28       ((volatile unsigned  *)( GPIO1_BASE + 0x170 ))
#define GPIO1_INTR_CTRL29       ((volatile unsigned  *)( GPIO1_BASE + 0x174 ))
#define GPIO1_INTR_CTRL30       ((volatile unsigned  *)( GPIO1_BASE + 0x178 ))
#define GPIO1_INTR_CTRL31       ((volatile unsigned  *)( GPIO1_BASE + 0x17c ))
#define GPIO1_DEBOUNCE0         ((volatile unsigned  *)( GPIO1_BASE + 0x180 ))
#define GPIO1_DEBOUNCE1         ((volatile unsigned  *)( GPIO1_BASE + 0x184 ))
#define GPIO1_DEBOUNCE2         ((volatile unsigned  *)( GPIO1_BASE + 0x188 ))
#define GPIO1_DEBOUNCE3         ((volatile unsigned  *)( GPIO1_BASE + 0x18c ))
#define GPIO1_DEBOUNCE4         ((volatile unsigned  *)( GPIO1_BASE + 0x190 ))
#define GPIO1_DEBOUNCE5         ((volatile unsigned  *)( GPIO1_BASE + 0x194 ))
#define GPIO1_DEBOUNCE6         ((volatile unsigned  *)( GPIO1_BASE + 0x198 ))
#define GPIO1_DEBOUNCE7         ((volatile unsigned  *)( GPIO1_BASE + 0x19c ))
#define GPIO1_INTR_RAW0         ((volatile unsigned  *)( GPIO1_BASE + 0x1A0 ))
#define GPIO1_INTR_RAW1         ((volatile unsigned  *)( GPIO1_BASE + 0x1A4 ))
#define GPIO1_INTR_RAW2         ((volatile unsigned  *)( GPIO1_BASE + 0x1A8 ))
#define GPIO1_INTR_RAW3         ((volatile unsigned  *)( GPIO1_BASE + 0x1AC ))
#define GPIO1_INTR_CLR0         ((volatile unsigned  *)( GPIO1_BASE + 0x1B0 ))
#define GPIO1_INTR_CLR1         ((volatile unsigned  *)( GPIO1_BASE + 0x1B4 ))
#define GPIO1_INTR_CLR2         ((volatile unsigned  *)( GPIO1_BASE + 0x1B8 ))
#define GPIO1_INTR_CLR3         ((volatile unsigned  *)( GPIO1_BASE + 0x1BC ))
#define GPIO1_INTR_MASK_C00     ((volatile unsigned  *)( GPIO1_BASE + 0x200 ))
#define GPIO1_INTR_MASK_C01     ((volatile unsigned  *)( GPIO1_BASE + 0x204 ))
#define GPIO1_INTR_MASK_C02     ((volatile unsigned  *)( GPIO1_BASE + 0x208 ))
#define GPIO1_INTR_MASK_C03     ((volatile unsigned  *)( GPIO1_BASE + 0x20c ))
#define GPIO1_INTR_MASK_C04     ((volatile unsigned  *)( GPIO1_BASE + 0x210 ))
#define GPIO1_INTR_MASK_C05     ((volatile unsigned  *)( GPIO1_BASE + 0x214 ))
#define GPIO1_INTR_MASK_C06     ((volatile unsigned  *)( GPIO1_BASE + 0x218 ))
#define GPIO1_INTR_MASK_C07     ((volatile unsigned  *)( GPIO1_BASE + 0x21c ))
#define GPIO1_INTR_STATUS_C00   ((volatile unsigned  *)( GPIO1_BASE + 0x220 ))
#define GPIO1_INTR_STATUS_C01   ((volatile unsigned  *)( GPIO1_BASE + 0x224 ))
#define GPIO1_INTR_STATUS_C02   ((volatile unsigned  *)( GPIO1_BASE + 0x228 ))
#define GPIO1_INTR_STATUS_C03   ((volatile unsigned  *)( GPIO1_BASE + 0x22c ))
#define GPIO1_INTR_MASK_C10     ((volatile unsigned  *)( GPIO1_BASE + 0x240 ))
#define GPIO1_INTR_MASK_C11     ((volatile unsigned  *)( GPIO1_BASE + 0x244 ))
#define GPIO1_INTR_MASK_C12     ((volatile unsigned  *)( GPIO1_BASE + 0x248 ))
#define GPIO1_INTR_MASK_C13     ((volatile unsigned  *)( GPIO1_BASE + 0x24c ))
#define GPIO1_INTR_MASK_C14     ((volatile unsigned  *)( GPIO1_BASE + 0x250 ))
#define GPIO1_INTR_MASK_C15     ((volatile unsigned  *)( GPIO1_BASE + 0x254 ))
#define GPIO1_INTR_MASK_C16     ((volatile unsigned  *)( GPIO1_BASE + 0x258 ))
#define GPIO1_INTR_MASK_C17     ((volatile unsigned  *)( GPIO1_BASE + 0x25c ))
#define GPIO1_INTR_STATUS_C10   ((volatile unsigned  *)( GPIO1_BASE + 0x260 ))
#define GPIO1_INTR_STATUS_C11   ((volatile unsigned  *)( GPIO1_BASE + 0x264 ))
#define GPIO1_INTR_STATUS_C12   ((volatile unsigned  *)( GPIO1_BASE + 0x268 ))
#define GPIO1_INTR_STATUS_C13   ((volatile unsigned  *)( GPIO1_BASE + 0x26c ))
#define GPIO1_INTR_MASK_C20     ((volatile unsigned  *)( GPIO1_BASE + 0x280 ))
#define GPIO1_INTR_MASK_C21     ((volatile unsigned  *)( GPIO1_BASE + 0x284 ))
#define GPIO1_INTR_MASK_C22     ((volatile unsigned  *)( GPIO1_BASE + 0x288 ))
#define GPIO1_INTR_MASK_C23     ((volatile unsigned  *)( GPIO1_BASE + 0x28c ))
#define GPIO1_INTR_MASK_C24     ((volatile unsigned  *)( GPIO1_BASE + 0x290 ))
#define GPIO1_INTR_MASK_C25     ((volatile unsigned  *)( GPIO1_BASE + 0x294 ))
#define GPIO1_INTR_MASK_C26     ((volatile unsigned  *)( GPIO1_BASE + 0x298 ))
#define GPIO1_INTR_MASK_C27     ((volatile unsigned  *)( GPIO1_BASE + 0x29c ))
#define GPIO1_INTR_STATUS_C20   ((volatile unsigned  *)( GPIO1_BASE + 0x2A0 ))
#define GPIO1_INTR_STATUS_C21   ((volatile unsigned  *)( GPIO1_BASE + 0x2A4 ))
#define GPIO1_INTR_STATUS_C22   ((volatile unsigned  *)( GPIO1_BASE + 0x2A8 ))
#define GPIO1_INTR_STATUS_C23   ((volatile unsigned  *)( GPIO1_BASE + 0x2AC ))
#define GPIO1_INTR_MASK_C30     ((volatile unsigned  *)( GPIO1_BASE + 0x2C0 ))
#define GPIO1_INTR_MASK_C31     ((volatile unsigned  *)( GPIO1_BASE + 0x2C4 ))
#define GPIO1_INTR_MASK_C32     ((volatile unsigned  *)( GPIO1_BASE + 0x2C8 ))
#define GPIO1_INTR_MASK_C33     ((volatile unsigned  *)( GPIO1_BASE + 0x2CC ))
#define GPIO1_INTR_MASK_C34     ((volatile unsigned  *)( GPIO1_BASE + 0x2D0 ))
#define GPIO1_INTR_MASK_C35     ((volatile unsigned  *)( GPIO1_BASE + 0x2D4 ))
#define GPIO1_INTR_MASK_C36     ((volatile unsigned  *)( GPIO1_BASE + 0x2D8 ))
#define GPIO1_INTR_MASK_C37     ((volatile unsigned  *)( GPIO1_BASE + 0x2DC ))
#define GPIO1_INTR_STATUS_C30   ((volatile unsigned  *)( GPIO1_BASE + 0x2E0 ))
#define GPIO1_INTR_STATUS_C31   ((volatile unsigned  *)( GPIO1_BASE + 0x2E4 ))
#define GPIO1_INTR_STATUS_C32   ((volatile unsigned  *)( GPIO1_BASE + 0x2E8 ))
#define GPIO1_INTR_STATUS_C33   ((volatile unsigned  *)( GPIO1_BASE + 0x2EC ))
#define GPIO1_INTR_MASK_C40     ((volatile unsigned  *)( GPIO1_BASE + 0x300 ))
#define GPIO1_INTR_MASK_C41     ((volatile unsigned  *)( GPIO1_BASE + 0x304 ))
#define GPIO1_INTR_MASK_C42     ((volatile unsigned  *)( GPIO1_BASE + 0x308 ))
#define GPIO1_INTR_MASK_C43     ((volatile unsigned  *)( GPIO1_BASE + 0x30c ))
#define GPIO1_INTR_MASK_C44     ((volatile unsigned  *)( GPIO1_BASE + 0x310 ))
#define GPIO1_INTR_MASK_C45     ((volatile unsigned  *)( GPIO1_BASE + 0x314 ))
#define GPIO1_INTR_MASK_C46     ((volatile unsigned  *)( GPIO1_BASE + 0x318 ))
#define GPIO1_INTR_MASK_C47     ((volatile unsigned  *)( GPIO1_BASE + 0x31c ))
#define GPIO1_INTR_STATUS_C40   ((volatile unsigned  *)( GPIO1_BASE + 0x320 ))
#define GPIO1_INTR_STATUS_C41   ((volatile unsigned  *)( GPIO1_BASE + 0x324 ))
#define GPIO1_INTR_STATUS_C42   ((volatile unsigned  *)( GPIO1_BASE + 0x328 ))
#define GPIO1_INTR_STATUS_C43   ((volatile unsigned  *)( GPIO1_BASE + 0x32c ))

//--------------------------------------------------------
//  PERI_AXI_GPV register map
//--------------------------------------------------------
#define PERI_AXI_GPV_SEC_CTL_SEC_APB  ((volatile unsigned *)( PERI_AXI_GPV_BASE+0x18))
#define PERI_AXI_GPV_SEC_CTL_SECURITY  ((volatile unsigned *)( PERI_AXI_GPV_BASE+0x20))
#define PERI_AXI_GPV_SEC_CTL_CIPHER ((volatile unsigned *)( PERI_AXI_GPV_BASE+0x28))
#define PERI_AXI_GPV_SEC_CTL_ROM ((volatile unsigned *)( PERI_AXI_GPV_BASE+0x2c))
#define PERI_AXI_GPV_PID4 ((volatile unsigned *)( PERI_AXI_GPV_BASE+0x1fd0))
#define PERI_AXI_GPV_PID0 ((volatile unsigned *)( PERI_AXI_GPV_BASE+0x1fe0))
#define PERI_AXI_GPV_PID1 ((volatile unsigned *)( PERI_AXI_GPV_BASE+0x1fe4))
#define PERI_AXI_GPV_PID2 ((volatile unsigned *)( PERI_AXI_GPV_BASE+0x1fe8))
#define PERI_AXI_GPV_PID3 ((volatile unsigned *)( PERI_AXI_GPV_BASE+0x1fec))
#define PERI_AXI_GPV_CID0 ((volatile unsigned *)( PERI_AXI_GPV_BASE+0x1ff0))
#define PERI_AXI_GPV_CID1 ((volatile unsigned *)( PERI_AXI_GPV_BASE+0x1ff4))
#define PERI_AXI_GPV_CID2 ((volatile unsigned *)( PERI_AXI_GPV_BASE+0x1ff8))
#define PERI_AXI_GPV_CID3 ((volatile unsigned *)( PERI_AXI_GPV_BASE+0x1ffc))
#define PERI_AXI_GPV_FN_MOD_BM_ISS_AXI_AHB ((volatile unsigned *)( PERI_AXI_GPV_BASE+0x4008))
#define PERI_AXI_GPV_AHB_CNTL_AXI_AHB ((volatile unsigned *)( PERI_AXI_GPV_BASE+0x4044))
#define PERI_AXI_GPV_FN_MOD_BM_ISS_DDR_AXI_GPV ((volatile unsigned *)( PERI_AXI_GPV_BASE+0x5008))
#define PERI_AXI_GPV_FN_MOD2_DDR_AXI_GPV ((volatile unsigned *)( PERI_AXI_GPV_BASE+0x5024))
#define PERI_AXI_GPV_FN_MOD_DDR_AXI_GPV ((volatile unsigned *)( PERI_AXI_GPV_BASE+0x5108))
#define PERI_AXI_GPV_FN_MOD_BM_ISS_SECURE_RAM ((volatile unsigned *)( PERI_AXI_GPV_BASE+0x7008))
#define PERI_AXI_GPV_FN_MOD_BM_ISS_SECURITY ((volatile unsigned *)( PERI_AXI_GPV_BASE+0x8008))
#define PERI_AXI_GPV_AHB_CNTL_SECURITY ((volatile unsigned *)( PERI_AXI_GPV_BASE+0x8044))
#define PERI_AXI_GPV_FN_MOD_BM_ISS_ON2_D ((volatile unsigned *)( PERI_AXI_GPV_BASE+0x9008))
#define PERI_AXI_GPV_AHB_CNTL_ON2_D ((volatile unsigned *)( PERI_AXI_GPV_BASE+0x9044))
#define PERI_AXI_GPV_FN_MOD_BM_ISS_CIPHER ((volatile unsigned *)( PERI_AXI_GPV_BASE+0xa008))
#define PERI_AXI_GPV_AHB_CNTL_CIPHER ((volatile unsigned *)( PERI_AXI_GPV_BASE+0xa044))
#define PERI_AXI_GPV_FN_MOD_BM_ISS_ROM ((volatile unsigned *)( PERI_AXI_GPV_BASE+0xb008))
#define PERI_AXI_GPV_AHB_CNTL_ROM ((volatile unsigned *)( PERI_AXI_GPV_BASE+0xb044))
#define PERI_AXI_GPV_FN_MOD_BM_ISS_ON2_E ((volatile unsigned *)( PERI_AXI_GPV_BASE+0xc008))
#define PERI_AXI_GPV_AHB_CNTL_ON2_E ((volatile unsigned *)( PERI_AXI_GPV_BASE+0xc044))
#define PERI_AXI_GPV_READ_QOS_DMA_AXI_S1 ((volatile unsigned *)( PERI_AXI_GPV_BASE+0x42100))
#define PERI_AXI_GPV_WRITE_QOS_DMA_AXI_S1 ((volatile unsigned *)( PERI_AXI_GPV_BASE+0x42104))
#define PERI_AXI_GPV_FN_MOD_DMA_AXI_S1 ((volatile unsigned *)( PERI_AXI_GPV_BASE+0x42108))
#define PERI_AXI_GPV_READ_QOS_A9_M0 ((volatile unsigned *)( PERI_AXI_GPV_BASE+0x43100))
#define PERI_AXI_GPV_WRITE_QOS_A9_M0 ((volatile unsigned *)( PERI_AXI_GPV_BASE+0x43104))
#define PERI_AXI_GPV_FN_MOD_A9_M0 ((volatile unsigned *)( PERI_AXI_GPV_BASE+0x43108))
#define PERI_AXI_GPV_FN_MOD_BM_ISS_IB0 ((volatile unsigned *)( PERI_AXI_GPV_BASE+0xc2008))
#define PERI_AXI_GPV_FN_MOD2_IB0 ((volatile unsigned *)( PERI_AXI_GPV_BASE+0xc2024))
#define PERI_AXI_GPV_FN_MOD_IB0 ((volatile unsigned *)( PERI_AXI_GPV_BASE+0xc2108))
#define PERI_AXI_GPV_FN_MOD_BM_ISS_IB1 ((volatile unsigned *)( PERI_AXI_GPV_BASE+0xc3008))
#define PERI_AXI_GPV_FN_MOD2_IB1 ((volatile unsigned *)( PERI_AXI_GPV_BASE+0xc3024))
#define PERI_AXI_GPV_FN_MOD_IB1 ((volatile unsigned *)( PERI_AXI_GPV_BASE+0xc3108))
#define PERI_AXI_GPV_FN_MOD_BM_ISS_IB2 ((volatile unsigned *)( PERI_AXI_GPV_BASE+0xc4008))
#define PERI_AXI_GPV_FN_MOD_IB2 ((volatile unsigned *)( PERI_AXI_GPV_BASE+0xc4108))

//--------------------------------------------------------
//  DDR_AXI_GPV register map
//--------------------------------------------------------
#define DDR_AXI_GPV_PID4 ((volatile unsigned *)( DDR_AXI_GPV_BASE+0x1fd0))
#define DDR_AXI_GPV_PID0 ((volatile unsigned *)( DDR_AXI_GPV_BASE+0x1fe0))
#define DDR_AXI_GPV_PID1 ((volatile unsigned *)( DDR_AXI_GPV_BASE+0x1fe4))
#define DDR_AXI_GPV_PID2 ((volatile unsigned *)( DDR_AXI_GPV_BASE+0x1fe8))
#define DDR_AXI_GPV_PID3 ((volatile unsigned *)( DDR_AXI_GPV_BASE+0x1fec))
#define DDR_AXI_GPV_CID0 ((volatile unsigned *)( DDR_AXI_GPV_BASE+0x1ff0))
#define DDR_AXI_GPV_CID1 ((volatile unsigned *)( DDR_AXI_GPV_BASE+0x1ff4))
#define DDR_AXI_GPV_CID2 ((volatile unsigned *)( DDR_AXI_GPV_BASE+0x1ff8))
#define DDR_AXI_GPV_CID3 ((volatile unsigned *)( DDR_AXI_GPV_BASE+0x1ffc))
#define DDR_AXI_GPV_FN_MOD_BM_ISS_MEMCTL ((volatile unsigned *)( DDR_AXI_GPV_BASE+0x2008))
#define DDR_AXI_GPV_READ_QOS_PERI_AXI_S3 ((volatile unsigned *)( DDR_AXI_GPV_BASE+0x42100))
#define DDR_AXI_GPV_WRITE_QOS_PERI_AXI_S3 ((volatile unsigned *)( DDR_AXI_GPV_BASE+0x42104))
#define DDR_AXI_GPV_FN_MOD_PERI_AXI_S3 ((volatile unsigned *)( DDR_AXI_GPV_BASE+0x42108))
#define DDR_AXI_GPV_READ_QOS_ON2_D ((volatile unsigned *)( DDR_AXI_GPV_BASE+0x43100))
#define DDR_AXI_GPV_WRITE_QOS_ON2_D ((volatile unsigned *)( DDR_AXI_GPV_BASE+0x43104))
#define DDR_AXI_GPV_FN_MOD_ON2_D ((volatile unsigned *)( DDR_AXI_GPV_BASE+0x43108))
#define DDR_AXI_GPV_QOS_CNTL_ON2_D ((volatile unsigned *)( DDR_AXI_GPV_BASE+0x4310c))
#define DDR_AXI_GPV_MAX_OT_ON2_D ((volatile unsigned *)( DDR_AXI_GPV_BASE+0x43110))
#define DDR_AXI_GPV_MAX_COMB_OT_ON2_D ((volatile unsigned *)( DDR_AXI_GPV_BASE+0x43114))
#define DDR_AXI_GPV_AW_P_ON2_D ((volatile unsigned *)( DDR_AXI_GPV_BASE+0x43118))
#define DDR_AXI_GPV_AW_B_ON2_D ((volatile unsigned *)( DDR_AXI_GPV_BASE+0x4311c))
#define DDR_AXI_GPV_AW_R_ON2_D ((volatile unsigned *)( DDR_AXI_GPV_BASE+0x43120))
#define DDR_AXI_GPV_AR_P_ON2_D ((volatile unsigned *)( DDR_AXI_GPV_BASE+0x43124))
#define DDR_AXI_GPV_AR_B_ON2_D ((volatile unsigned *)( DDR_AXI_GPV_BASE+0x43128))
#define DDR_AXI_GPV_AR_R_ON2_D ((volatile unsigned *)( DDR_AXI_GPV_BASE+0x4312c))
#define DDR_AXI_GPV_READ_QOS_ON2_E0 ((volatile unsigned *)( DDR_AXI_GPV_BASE+0x44100))
#define DDR_AXI_GPV_WRITE_QOS_ON2_E0 ((volatile unsigned *)( DDR_AXI_GPV_BASE+0x44104))
#define DDR_AXI_GPV_FN_MOD_ON2_E0 ((volatile unsigned *)( DDR_AXI_GPV_BASE+0x44108))
#define DDR_AXI_GPV_QOS_CNTL_ON2_E0 ((volatile unsigned *)( DDR_AXI_GPV_BASE+0x4410c))
#define DDR_AXI_GPV_MAX_OT_ON2_E0 ((volatile unsigned *)( DDR_AXI_GPV_BASE+0x44110))
#define DDR_AXI_GPV_MAX_COMB_OT_ON2_E0 ((volatile unsigned *)( DDR_AXI_GPV_BASE+0x44114))
#define DDR_AXI_GPV_AW_P_ON2_E0 ((volatile unsigned *)( DDR_AXI_GPV_BASE+0x44118))
#define DDR_AXI_GPV_AW_B_ON2_E0 ((volatile unsigned *)( DDR_AXI_GPV_BASE+0x4411c))
#define DDR_AXI_GPV_AW_R_ON2_E0 ((volatile unsigned *)( DDR_AXI_GPV_BASE+0x44120))
#define DDR_AXI_GPV_AR_P_ON2_E0 ((volatile unsigned *)( DDR_AXI_GPV_BASE+0x44124))
#define DDR_AXI_GPV_AR_B_ON2_E0 ((volatile unsigned *)( DDR_AXI_GPV_BASE+0x44128))
#define DDR_AXI_GPV_AR_R_ON2_E0 ((volatile unsigned *)( DDR_AXI_GPV_BASE+0x4412c))
#define DDR_AXI_GPV_READ_QOS_ON2_E1 ((volatile unsigned *)( DDR_AXI_GPV_BASE+0x45100))
#define DDR_AXI_GPV_WRITE_QOS_ON2_E1 ((volatile unsigned *)( DDR_AXI_GPV_BASE+0x45104))
#define DDR_AXI_GPV_FN_MOD_ON2_E1 ((volatile unsigned *)( DDR_AXI_GPV_BASE+0x45108))
#define DDR_AXI_GPV_QOS_CNTL_ON2_E1 ((volatile unsigned *)( DDR_AXI_GPV_BASE+0x4510c))
#define DDR_AXI_GPV_MAX_OT_ON2_E1 ((volatile unsigned *)( DDR_AXI_GPV_BASE+0x45110))
#define DDR_AXI_GPV_MAX_COMB_OT_ON2_E1 ((volatile unsigned *)( DDR_AXI_GPV_BASE+0x45114))
#define DDR_AXI_GPV_AW_P_ON2_E1 ((volatile unsigned *)( DDR_AXI_GPV_BASE+0x45118))
#define DDR_AXI_GPV_AW_B_ON2_E1 ((volatile unsigned *)( DDR_AXI_GPV_BASE+0x4511c))
#define DDR_AXI_GPV_AW_R_ON2_E1 ((volatile unsigned *)( DDR_AXI_GPV_BASE+0x45120))
#define DDR_AXI_GPV_AR_P_ON2_E1 ((volatile unsigned *)( DDR_AXI_GPV_BASE+0x45124))
#define DDR_AXI_GPV_AR_B_ON2_E1 ((volatile unsigned *)( DDR_AXI_GPV_BASE+0x45128))
#define DDR_AXI_GPV_AR_R_ON2_E1 ((volatile unsigned *)( DDR_AXI_GPV_BASE+0x4512c))
#define DDR_AXI_GPV_READ_QOS_GPU ((volatile unsigned *)( DDR_AXI_GPV_BASE+0x46100))
#define DDR_AXI_GPV_WRITE_QOS_GPU ((volatile unsigned *)( DDR_AXI_GPV_BASE+0x46104))
#define DDR_AXI_GPV_FN_MOD_GPU ((volatile unsigned *)( DDR_AXI_GPV_BASE+0x46108))
#define DDR_AXI_GPV_QOS_CNTL_GPU ((volatile unsigned *)( DDR_AXI_GPV_BASE+0x4610c))
#define DDR_AXI_GPV_MAX_OT_GPU ((volatile unsigned *)( DDR_AXI_GPV_BASE+0x46110))
#define DDR_AXI_GPV_MAX_COMB_OT_GPU ((volatile unsigned *)( DDR_AXI_GPV_BASE+0x46114))
#define DDR_AXI_GPV_AW_P_GPU ((volatile unsigned *)( DDR_AXI_GPV_BASE+0x46118))
#define DDR_AXI_GPV_AW_B_GPU ((volatile unsigned *)( DDR_AXI_GPV_BASE+0x4611c))
#define DDR_AXI_GPV_AW_R_GPU ((volatile unsigned *)( DDR_AXI_GPV_BASE+0x46120))
#define DDR_AXI_GPV_AR_P_GPU ((volatile unsigned *)( DDR_AXI_GPV_BASE+0x46124))
#define DDR_AXI_GPV_AR_B_GPU ((volatile unsigned *)( DDR_AXI_GPV_BASE+0x46128))
#define DDR_AXI_GPV_AR_R_GPU ((volatile unsigned *)( DDR_AXI_GPV_BASE+0x4612c))
#define DDR_AXI_GPV_READ_QOS_ISP ((volatile unsigned *)( DDR_AXI_GPV_BASE+0x47100))
#define DDR_AXI_GPV_WRITE_QOS_ISP ((volatile unsigned *)( DDR_AXI_GPV_BASE+0x47104))
#define DDR_AXI_GPV_FN_MOD_ISP ((volatile unsigned *)( DDR_AXI_GPV_BASE+0x47108))
#define DDR_AXI_GPV_READ_QOS_DMA_AXI_S0 ((volatile unsigned *)( DDR_AXI_GPV_BASE+0x48100))
#define DDR_AXI_GPV_WRITE_QOS_DMA_AXI_S0 ((volatile unsigned *)( DDR_AXI_GPV_BASE+0x48104))
#define DDR_AXI_GPV_FN_MOD_DMA_AXI_S0 ((volatile unsigned *)( DDR_AXI_GPV_BASE+0x48108))
#define DDR_AXI_GPV_FN_MOD_BM_ISS_IB0 ((volatile unsigned *)( DDR_AXI_GPV_BASE+0xc2008))
#define DDR_AXI_GPV_FN_MOD_IB0 ((volatile unsigned *)( DDR_AXI_GPV_BASE+0xc2108)) 

//-----------------------------------------
//  AP_PWR register map
//-----------------------------------------
#define AP_PWR_SLPCTL0				((volatile unsigned  *)( AP_PWR_BASE + 0x00 ))
#define AP_PWR_SLPCTL1				((volatile unsigned  *)( AP_PWR_BASE + 0x04 ))
#define AP_PWR_SLPCNT_LIMIT			((volatile unsigned  *)( AP_PWR_BASE + 0x08 ))
#define AP_PWR_SLPST				((volatile unsigned  *)( AP_PWR_BASE + 0x0C ))
#define AP_PWR_PLLCR				((volatile unsigned  *)( AP_PWR_BASE + 0x10 ))
#define AP_PWR_SLPFSM_ST			((volatile unsigned  *)( AP_PWR_BASE + 0x14 ))
#define AP_PWR_PLL0CFG_CTL			((volatile unsigned  *)( AP_PWR_BASE + 0x30 ))
#define AP_PWR_PLL1CFG_CTL			((volatile unsigned  *)( AP_PWR_BASE + 0x34 ))
#define AP_PWR_PLL2CFG_CTL			((volatile unsigned  *)( AP_PWR_BASE + 0x38 ))
#define AP_PWR_PLL2_CTL				((volatile unsigned  *)( AP_PWR_BASE + 0x3C ))
#define AP_PWR_A7_SYNC_CTL			((volatile unsigned  *)( AP_PWR_BASE + 0x40 ))
#define AP_PWR_A7_CLK_CTL			((volatile unsigned  *)( AP_PWR_BASE + 0x44 ))
#define AP_PWR_ADB_CLK_CTL          		((volatile unsigned  *)( AP_PWR_BASE + 0x48 ))
#define AP_PWR_A7AXI_MAINCLK_CTL   		((volatile unsigned  *)( AP_PWR_BASE + 0x4C ))
#define AP_PWR_SYSCLK_CTL			((volatile unsigned  *)( AP_PWR_BASE + 0x50 ))
#define AP_PWR_SYSCLK_EN0			((volatile unsigned  *)( AP_PWR_BASE + 0x54 ))
#define AP_PWR_SYSCLK_EN1			((volatile unsigned  *)( AP_PWR_BASE + 0x58 ))
#define AP_PWR_SYSCLK_EN2			((volatile unsigned  *)( AP_PWR_BASE + 0x5C ))
#define AP_PWR_CTLPCLK_CTL			((volatile unsigned  *)( AP_PWR_BASE + 0x64 ))
#define AP_PWR_DATAPCLK_CTL			((volatile unsigned  *)( AP_PWR_BASE + 0x58 ))
#define AP_PWR_SECPCLK_CTL			((volatile unsigned  *)( AP_PWR_BASE + 0x6C ))
#define AP_PWR_GPU_CLK_CTL			((volatile unsigned  *)( AP_PWR_BASE + 0x74 ))
#define AP_PWR_ON2CLK_CTL			((volatile unsigned  *)( AP_PWR_BASE + 0x78 ))
#define AP_PWR_ON2_CLK_EN			((volatile unsigned  *)( AP_PWR_BASE + 0x7C ))
#define AP_PWR_DDRAXICLK_CTL		((volatile unsigned  *)( AP_PWR_BASE + 0x80 ))
#define AP_PWR_NFCCLK_CTL			((volatile unsigned  *)( AP_PWR_BASE + 0x88 ))
#define AP_PWR_NFCCLK_EN			((volatile unsigned  *)( AP_PWR_BASE + 0x8C ))
#define AP_PWR_USBCLKDIV_CTL		((volatile unsigned  *)( AP_PWR_BASE + 0x90 ))
#define AP_PWR_USBCLK_EN			((volatile unsigned  *)( AP_PWR_BASE + 0x94 ))
#define AP_PWR_LCDCAXICLK_CTL		((volatile unsigned  *)( AP_PWR_BASE + 0x9C ))
#define AP_PWR_LCDC0CLK_CTL			((volatile unsigned  *)( AP_PWR_BASE + 0xA0 ))
#define AP_PWR_HDMIPIXCLK_CTL		((volatile unsigned  *)( AP_PWR_BASE + 0xA4 ))
#define AP_PWR_DISPCLK_EN			((volatile unsigned  *)( AP_PWR_BASE + 0xA8 ))
#define AP_PWR_ISPCLK_CTL0			((volatile unsigned  *)( AP_PWR_BASE + 0xAC ))
#define AP_PWR_ISPCLK_CTL1			((volatile unsigned  *)( AP_PWR_BASE + 0xB0 ))
#define AP_PWR_CTLPCLK_EN			((volatile unsigned  *)( AP_PWR_BASE + 0xB4 ))
#define AP_PWR_DATAPCLK_EN			((volatile unsigned  *)( AP_PWR_BASE + 0xB8 ))
#define AP_PWR_SECPCLK_EN			((volatile unsigned  *)( AP_PWR_BASE + 0xBC ))
#define AP_PWR_CTLAPBMCLK_EN		((volatile unsigned  *)( AP_PWR_BASE + 0xC4 ))
#define AP_PWR_TIMER0CLKCTL			((volatile unsigned  *)( AP_PWR_BASE + 0xC8 ))
#define AP_PWR_TIMER1CLKCTL			((volatile unsigned  *)( AP_PWR_BASE + 0xCC ))
#define AP_PWR_TIMER2CLKCTL			((volatile unsigned  *)( AP_PWR_BASE + 0xD0 ))
#define AP_PWR_TIMER3CLKCTL			((volatile unsigned  *)( AP_PWR_BASE + 0xD4 ))
#define AP_PWR_PWMCLKDIV_CTL		((volatile unsigned  *)( AP_PWR_BASE + 0xD8 ))
#define AP_PWR_I2SCLKGR_CTL			((volatile unsigned  *)( AP_PWR_BASE + 0xDC ))
#define AP_PWR_I2S0CLK_CTL			((volatile unsigned  *)( AP_PWR_BASE + 0xE0 ))
#define AP_PWR_I2S1CLK_CTL			((volatile unsigned  *)( AP_PWR_BASE + 0xE4 ))
#define AP_PWR_SSICLKGR_CTL			((volatile unsigned  *)( AP_PWR_BASE + 0xE8 ))
#define AP_PWR_SSICLKDIV_CTL		((volatile unsigned  *)( AP_PWR_BASE + 0xEC ))
#define AP_PWR_UARTCLKGR_CTL		((volatile unsigned  *)( AP_PWR_BASE + 0xF0 ))
#define AP_PWR_UART0CLK_CTL			((volatile unsigned  *)( AP_PWR_BASE + 0xF4 ))
#define AP_PWR_UART1CLK_CTL			((volatile unsigned  *)( AP_PWR_BASE + 0xF8 ))
#define AP_PWR_UART2CLK_CTL			((volatile unsigned  *)( AP_PWR_BASE + 0xFC ))
#define AP_PWR_I2CCLK_CTL			((volatile unsigned  *)( AP_PWR_BASE + 0x100 ))
#define AP_PWR_SECAPBMCLK_EN		((volatile unsigned  *)( AP_PWR_BASE + 0x108 ))
#define AP_PWR_SDMMCCLKGR_CTL		((volatile unsigned  *)( AP_PWR_BASE + 0x10C ))
#define AP_PWR_SDMMC0CLKCTL			((volatile unsigned  *)( AP_PWR_BASE + 0x110 ))
#define AP_PWR_SDMMC1CLKCTL			((volatile unsigned  *)( AP_PWR_BASE + 0x114 ))
#define AP_PWR_SDMMC2CLKCTL			((volatile unsigned  *)( AP_PWR_BASE + 0x118 ))
#define AP_PWR_SDMMC3CLKCTL			((volatile unsigned  *)( AP_PWR_BASE + 0x11C ))
#define AP_PWR_ATBCLK_CTL			((volatile unsigned  *)( AP_PWR_BASE + 0x128 ))
#define AP_PWR_A7DBGPCLK_CTL		((volatile unsigned  *)( AP_PWR_BASE + 0x12C ))
#define AP_PWR_CSCFGCLK_CTL			((volatile unsigned  *)( AP_PWR_BASE + 0x130 ))
#define AP_PWR_CSCTMCLK_CTL			((volatile unsigned  *)( AP_PWR_BASE + 0x134 ))
#define AP_PWR_CSARM926CTICLK_CTL		((volatile unsigned  *)( AP_PWR_BASE + 0x138 ))
#define AP_PWR_CSM0CTICLK_CTL		((volatile unsigned  *)( AP_PWR_BASE + 0x13C ))
#define AP_PWR_CLKOUTSEL			((volatile unsigned  *)( AP_PWR_BASE + 0x148 ))
#define AP_PWR_CLKOUT0CTL			((volatile unsigned  *)( AP_PWR_BASE + 0x14C ))
#define AP_PWR_CLKOUT1CTL			((volatile unsigned  *)( AP_PWR_BASE + 0x150 ))
#define AP_PWR_CLKOUT2CTL			((volatile unsigned  *)( AP_PWR_BASE + 0x154 ))
#define AP_PWR_TIMER4CLKCTL			((volatile unsigned  *)( AP_PWR_BASE + 0x158 ))
#define AP_PWR_TIMER5CLKCTL			((volatile unsigned  *)( AP_PWR_BASE + 0x15C ))
#define AP_PWR_TIMER6CLKCTL			((volatile unsigned  *)( AP_PWR_BASE + 0x160 ))
#define AP_PWR_CPCLK_CTL			((volatile unsigned  *)( AP_PWR_BASE + 0x178 ))
#define AP_PWR_SFRST_CTL			((volatile unsigned  *)( AP_PWR_BASE + 0x180 ))
#define AP_PWR_A7_RSTCTL0			((volatile unsigned  *)( AP_PWR_BASE + 0x184 ))
#define AP_PWR_GPU_RSTCTL			((volatile unsigned  *)( AP_PWR_BASE + 0x18C ))
#define AP_PWR_ON2_RSTCTL			((volatile unsigned  *)( AP_PWR_BASE + 0x190 ))
#define AP_PWR_ISP_RSTCTL			((volatile unsigned  *)( AP_PWR_BASE + 0x194 ))
#define AP_PWR_DISPLAY_RSTCTL			((volatile unsigned  *)( AP_PWR_BASE + 0x198 ))
#define AP_PWR_COM_RSTCTL			((volatile unsigned  *)( AP_PWR_BASE + 0x19C ))
#define AP_PWR_CP_RSTCTL			((volatile unsigned  *)( AP_PWR_BASE + 0x1A0 ))
#define AP_PWR_MOD_RSTCTL0			((volatile unsigned  *)( AP_PWR_BASE + 0x1A4 ))
#define AP_PWR_MOD_RSTCTL1			((volatile unsigned  *)( AP_PWR_BASE + 0x1A8 ))
#define AP_PWR_MOD_RSTCTL2			((volatile unsigned  *)( AP_PWR_BASE + 0x1AC ))
#define AP_PWR_MOD_RSTCTL3			((volatile unsigned  *)( AP_PWR_BASE + 0x1B0 ))
#define AP_PWR_MOD_RSTCTL4			((volatile unsigned  *)( AP_PWR_BASE + 0x1B4 ))
#define AP_PWR_CS_RSTCTL			((volatile unsigned  *)( AP_PWR_BASE + 0x1B8 ))
#define AP_PWR_CHIPRSTN_CTL			((volatile unsigned  *)( AP_PWR_BASE + 0x1BC ))
#define AP_PWR_A7_RSTCTL1			((volatile unsigned  *)( AP_PWR_BASE + 0x1C0 ))
#define AP_PWR_A7INTIN_MK0			((volatile unsigned  *)( AP_PWR_BASE + 0x1E0 ))
#define AP_PWR_A7INTIN_MK1			((volatile unsigned  *)( AP_PWR_BASE + 0x1E4 ))
#define AP_PWR_INT_RAW				((volatile unsigned  *)( AP_PWR_BASE + 0x1F0 ))
#define AP_PWR_INTST_A7				((volatile unsigned  *)( AP_PWR_BASE + 0x1F4 ))
#define AP_PWR_INTEN_A7				((volatile unsigned  *)( AP_PWR_BASE + 0x1F8 ))
#define AP_PWR_INT_CTL				((volatile unsigned  *)( AP_PWR_BASE + 0x20C ))
#define AP_PWR_A7_PD_CTL			((volatile unsigned  *)( AP_PWR_BASE + 0x220 ))
#define AP_PWR_A7_PD_CNT1			((volatile unsigned  *)( AP_PWR_BASE + 0x224 ))
#define AP_PWR_A7_PD_CNT2			((volatile unsigned  *)( AP_PWR_BASE + 0x228 ))
#define AP_PWR_A7_PD_CNT3			((volatile unsigned  *)( AP_PWR_BASE + 0x22C ))
#define AP_PWR_PDFSM_ST				((volatile unsigned  *)( AP_PWR_BASE + 0x230 ))
#define AP_PWR_A7C1_PD_CTL			((volatile unsigned  *)( AP_PWR_BASE + 0x234 ))
#define AP_PWR_A7C2_PD_CTL			((volatile unsigned  *)( AP_PWR_BASE + 0x238 ))
#define AP_PWR_A7C3_PD_CTL			((volatile unsigned  *)( AP_PWR_BASE + 0x23C ))
#define AP_PWR_A7C_PD_CNT1			((volatile unsigned  *)( AP_PWR_BASE + 0x240 ))
#define AP_PWR_A7C_PD_CNT2			((volatile unsigned  *)( AP_PWR_BASE + 0x244 ))
#define AP_PWR_A7C_PD_CNT3			((volatile unsigned  *)( AP_PWR_BASE + 0x248 ))
#define AP_PWR_A7_BOOT_FLAG			((volatile unsigned  *)( AP_PWR_BASE + 0x24C ))
#define AP_PWR_A7DBG_PD_CTL			((volatile unsigned  *)( AP_PWR_BASE + 0x250 ))
#define AP_PWR_A7DBG_PD_CNT1			((volatile unsigned  *)( AP_PWR_BASE + 0x254 ))
#define AP_PWR_A7DBG_PD_CNT2			((volatile unsigned  *)( AP_PWR_BASE + 0x258 ))
#define AP_PWR_A7DBG_PD_CNT3			((volatile unsigned  *)( AP_PWR_BASE + 0x25C ))
#define AP_PWR_ON2_PD_CTL			((volatile unsigned  *)( AP_PWR_BASE + 0x260 ))
#define AP_PWR_ON2_PD_CNT1			((volatile unsigned  *)( AP_PWR_BASE + 0x264 ))
#define AP_PWR_ON2_PD_CNT2			((volatile unsigned  *)( AP_PWR_BASE + 0x268 ))
#define AP_PWR_ON2_PD_CNT3			((volatile unsigned  *)( AP_PWR_BASE + 0x26C ))
#define AP_PWR_ISP_PD_CTL			((volatile unsigned  *)( AP_PWR_BASE + 0x270 ))
#define AP_PWR_ISP_PD_CNT1			((volatile unsigned  *)( AP_PWR_BASE + 0x274 ))
#define AP_PWR_ISP_PD_CNT2			((volatile unsigned  *)( AP_PWR_BASE + 0x278 ))
#define AP_PWR_ISP_PD_CNT3			((volatile unsigned  *)( AP_PWR_BASE + 0x27C ))
#define AP_PWR_HDMI_PD_CTL			((volatile unsigned  *)( AP_PWR_BASE + 0x280 ))
#define AP_PWR_HDMI_PD_CNT1			((volatile unsigned  *)( AP_PWR_BASE + 0x284 ))
#define AP_PWR_HDMI_PD_CNT2			((volatile unsigned  *)( AP_PWR_BASE + 0x288 ))
#define AP_PWR_HDMI_PD_CNT3			((volatile unsigned  *)( AP_PWR_BASE + 0x28C ))
#define AP_PWR_A7DV_CTL				((volatile unsigned  *)( AP_PWR_BASE + 0x2A0 ))
#define AP_PWR_A7PWRCTI_CTL			((volatile unsigned  *)( AP_PWR_BASE + 0x2A4 ))
#define AP_PWR_PWEN_CTL				((volatile unsigned  *)( AP_PWR_BASE + 0x2A8 ))
#define AP_PWR_A7PD_TMCTL			((volatile unsigned  *)( AP_PWR_BASE + 0x2B0 ))
#define AP_PWR_RESERVED_REG			((volatile unsigned  *)( AP_PWR_BASE + 0x2D0 ))
#define AP_PWR_BOOTCTL				((volatile unsigned  *)( AP_PWR_BASE + 0x2E0 ))
#define AP_PWR_LP_CTL				((volatile unsigned  *)( AP_PWR_BASE + 0x2E4 ))
#define AP_PWR_APB_DF_CTL			((volatile unsigned  *)( AP_PWR_BASE + 0x2EC ))
#define AP_PWR_DDRAXI_DF_CTL			((volatile unsigned  *)( AP_PWR_BASE + 0x2F0 ))
#define AP_PWR_A7TSP_CTL			((volatile unsigned  *)( AP_PWR_BASE + 0x2F4 ))
#define AP_PWR_A7_GTM_CTL			((volatile unsigned  *)( AP_PWR_BASE + 0x2F8 ))
#define AP_PWR_TM_CTL				((volatile unsigned  *)( AP_PWR_BASE + 0x300 ))
#define AP_PWR_TM_INIT_VAL			((volatile unsigned  *)( AP_PWR_BASE + 0x304 ))
#define AP_PWR_TM_CUR_VAL			((volatile unsigned  *)( AP_PWR_BASE + 0x308 ))
#define AP_PWR_BUS_LP_CTL0			((volatile unsigned  *)( AP_PWR_BASE + 0x310 ))
#define AP_PWR_BUS_LP_CTL1			((volatile unsigned  *)( AP_PWR_BASE + 0x314 ))
#define AP_PWR_BUS_LP_CTL2			((volatile unsigned  *)( AP_PWR_BASE + 0x318 ))
#define AP_PWR_BUS_LP_CTL3			((volatile unsigned  *)( AP_PWR_BASE + 0x31C ))
#define AP_PWR_BUS_LP_CTL4			((volatile unsigned  *)( AP_PWR_BASE + 0x320 ))
#define AP_PWR_DEVICE_ST			((volatile unsigned  *)( AP_PWR_BASE + 0x324 ))

//----------------------------------------
//   CP_PWR register map
//----------------------------------------
#define CP_PWR_SLEEPCTL                ((volatile unsigned  *)( CP_PWR_BASE + 0x000 ))
#define CP_PWR_PLL0CTL                 ((volatile unsigned  *)( CP_PWR_BASE + 0x004 ))
#define CP_PWR_PLL1CTL                 ((volatile unsigned  *)( CP_PWR_BASE + 0x008 ))
#define CP_PWR_PLLCR                   ((volatile unsigned  *)( CP_PWR_BASE + 0x010 ))
#define CP_PWR_SLPCNT_LIMIT            ((volatile unsigned  *)( CP_PWR_BASE + 0x014 ))
#define CP_PWR_TM_SLEEP_MK             ((volatile unsigned  *)( CP_PWR_BASE + 0x018 ))
#define CP_PWR_MTIMER0CLKCTL           ((volatile unsigned  *)( CP_PWR_BASE + 0x01c ))
#define CP_PWR_MTIMER1CLKCTL           ((volatile unsigned  *)( CP_PWR_BASE + 0x020 ))
#define CP_PWR_MTIMER2CLKCTL           ((volatile unsigned  *)( CP_PWR_BASE + 0x024 ))
#define CP_PWR_MTIMER3CLKCTL           ((volatile unsigned  *)( CP_PWR_BASE + 0x028 ))
#define CP_PWR_SLPFSM_ST               ((volatile unsigned  *)( CP_PWR_BASE + 0x02c ))
#define CP_PWR_SYS_PWR_CTL             ((volatile unsigned  *)( CP_PWR_BASE + 0x030 ))
#define CP_PWR_APB_DFCTL               ((volatile unsigned  *)( CP_PWR_BASE + 0x034 ))
#define CP_PWR_TDIFCLKDIVCTL           ((volatile unsigned  *)( CP_PWR_BASE + 0x038 ))
#define CP_PWR_TDIFCLKENCTL            ((volatile unsigned  *)( CP_PWR_BASE + 0x03c ))
#define CP_PWR_DTC2CLKDIVCTL           ((volatile unsigned  *)( CP_PWR_BASE + 0x054 ))
#define CP_PWR_DTC2CLKENCTL            ((volatile unsigned  *)( CP_PWR_BASE + 0x058 ))
#define CP_PWR_SIM_CLKDIVCTL           ((volatile unsigned  *)( CP_PWR_BASE + 0x060 ))
#define CP_PWR_SIM_CLKENCTL            ((volatile unsigned  *)( CP_PWR_BASE + 0x064 ))
#define CP_PWR_GSMCLKDIVCTL            ((volatile unsigned  *)( CP_PWR_BASE + 0x068 ))
#define CP_PWR_GSMCLKENCTL             ((volatile unsigned  *)( CP_PWR_BASE + 0x06c ))
#define CP_PWR_ARMCLKDIVCTL            ((volatile unsigned  *)( CP_PWR_BASE + 0x070 ))
#define CP_PWR_ARMCLKENCTL             ((volatile unsigned  *)( CP_PWR_BASE + 0x074 ))
#define CP_PWR_HCLKENCTL0              ((volatile unsigned  *)( CP_PWR_BASE + 0x078 ))
#define CP_PWR_PCLKENCTL               ((volatile unsigned  *)( CP_PWR_BASE + 0x07c ))
#define CP_PWR_HCLKENCTL1              ((volatile unsigned  *)( CP_PWR_BASE + 0x080 ))
#define CP_PWR_CALIB_CLKENCTL          ((volatile unsigned  *)( CP_PWR_BASE + 0x084 ))
#define CP_PWR_CALIBCTL                ((volatile unsigned  *)( CP_PWR_BASE + 0x088 ))
#define CP_PWR_CALIB0                  ((volatile unsigned  *)( CP_PWR_BASE + 0x08c ))
#define CP_PWR_CALIB1                  ((volatile unsigned  *)( CP_PWR_BASE + 0x090 ))
#define CP_PWR_TM0_WTC                 ((volatile unsigned  *)( CP_PWR_BASE + 0x094 ))
#define CP_PWR_TM0_WTI1                ((volatile unsigned  *)( CP_PWR_BASE + 0x098 ))
#define CP_PWR_TM0_WTI2                ((volatile unsigned  *)( CP_PWR_BASE + 0x09c ))
#define CP_PWR_TM0_WTI3                ((volatile unsigned  *)( CP_PWR_BASE + 0x0A0 ))
#define CP_PWR_TM0_WTI4                ((volatile unsigned  *)( CP_PWR_BASE + 0x0A4 ))
#define CP_PWR_TM0_WTI5                ((volatile unsigned  *)( CP_PWR_BASE + 0x0A8 ))
#define CP_PWR_TM0_WTI6                ((volatile unsigned  *)( CP_PWR_BASE + 0x0AC ))
#define CP_PWR_RST                     ((volatile unsigned  *)( CP_PWR_BASE + 0x0B0 ))
#define CP_PWR_OSC26M1CTL              ((volatile unsigned  *)( CP_PWR_BASE + 0x0B4 ))
#define CP_PWR_MIS                     ((volatile unsigned  *)( CP_PWR_BASE + 0x0B8 ))
#define CP_PWR_INT_RAW                 ((volatile unsigned  *)( CP_PWR_BASE + 0x0BC ))
#define CP_PWR_INTST_ARM0              ((volatile unsigned  *)( CP_PWR_BASE + 0x0C0 ))
#define CP_PWR_INTEN_ARM0              ((volatile unsigned  *)( CP_PWR_BASE + 0x0C4 ))
#define CP_PWR_INTST_ZSP0              ((volatile unsigned  *)( CP_PWR_BASE + 0x0CC ))
#define CP_PWR_INTEN_ZSP0              ((volatile unsigned  *)( CP_PWR_BASE + 0x0D0 ))
#define CP_PWR_INTST_ZSP1              ((volatile unsigned  *)( CP_PWR_BASE + 0x0D8 ))
#define CP_PWR_INTEN_ZSP1              ((volatile unsigned  *)( CP_PWR_BASE + 0x0DC ))
#define CP_PWR_THCLKDIVCTL             ((volatile unsigned  *)( CP_PWR_BASE + 0x0E4 ))
#define CP_PWR_THCLKENCTL              ((volatile unsigned  *)( CP_PWR_BASE + 0x0E8 ))
#define CP_PWR_COREST                  ((volatile unsigned  *)( CP_PWR_BASE + 0x0F0 ))
#define CP_PWR_SLPST                   ((volatile unsigned  *)( CP_PWR_BASE + 0x0F4 ))
#define CP_PWR_SLPRAMP_PDCTL           ((volatile unsigned  *)( CP_PWR_BASE + 0x0F8 ))
#define CP_PWR_ARM_PM		       ((volatile unsigned  *)( CP_PWR_BASE + 0x0FC ))
#define CP_PWR_ARM_BOOT_MODE	       ((volatile unsigned  *)( CP_PWR_BASE + 0x100 ))
#define CP_PWR_SYS_SFRSTCTL            ((volatile unsigned  *)( CP_PWR_BASE + 0x120 ))
#define CP_PWR_APB_SFRSTCTL            ((volatile unsigned  *)( CP_PWR_BASE + 0x124 ))
#define CP_PWR_PLL_CLKDIVCTL           ((volatile unsigned  *)( CP_PWR_BASE + 0x128 ))
#define CP_PWR_TM1_WTC                 ((volatile unsigned  *)( CP_PWR_BASE + 0x134 ))
#define CP_PWR_TM1_WTI1                ((volatile unsigned  *)( CP_PWR_BASE + 0x138 ))
#define CP_PWR_TM1_WTI2                ((volatile unsigned  *)( CP_PWR_BASE + 0x13c ))
#define CP_PWR_TM1_WTI3                ((volatile unsigned  *)( CP_PWR_BASE + 0x140 ))
#define CP_PWR_TM1_WTI4                ((volatile unsigned  *)( CP_PWR_BASE + 0x144 ))
#define CP_PWR_TM1_WTI5                ((volatile unsigned  *)( CP_PWR_BASE + 0x148 ))
#define CP_PWR_TM1_WTI6                ((volatile unsigned  *)( CP_PWR_BASE + 0x14c ))
#define CP_PWR_COM_PD_CTL              ((volatile unsigned  *)( CP_PWR_BASE + 0x150 ))
#define CP_PWR_COM_PD_CNT1             ((volatile unsigned  *)( CP_PWR_BASE + 0x154 ))
#define CP_PWR_COM_PD_CNT2             ((volatile unsigned  *)( CP_PWR_BASE + 0x158 ))
#define CP_PWR_COM_PD_CNT3             ((volatile unsigned  *)( CP_PWR_BASE + 0x15c ))
#define CP_PWR_ZSP1_PD_CTL             ((volatile unsigned  *)( CP_PWR_BASE + 0x170 ))
#define CP_PWR_ZSP1_PD_CNT1            ((volatile unsigned  *)( CP_PWR_BASE + 0x174 ))
#define CP_PWR_ZSP1_PD_CNT2            ((volatile unsigned  *)( CP_PWR_BASE + 0x178 ))
#define CP_PWR_ZSP1_PD_CNT3            ((volatile unsigned  *)( CP_PWR_BASE + 0x17c ))
#define CP_PWR_TM_CTL                  ((volatile unsigned  *)( CP_PWR_BASE + 0x190 ))
#define CP_PWR_TM_INIT_VAL             ((volatile unsigned  *)( CP_PWR_BASE + 0x194 ))
#define CP_PWR_TM_CUR_VAL              ((volatile unsigned  *)( CP_PWR_BASE + 0x198 ))
#define CP_PWR_CLKOUTSEL               ((volatile unsigned  *)( CP_PWR_BASE + 0x300 ))
#define CP_PWR_CLKOUTCTL               ((volatile unsigned  *)( CP_PWR_BASE + 0x304 ))



#endif
