# DPU Naming Information

| DPU        | Application   | HW Platform   | Quantization Method | Quantization Bitwidth | Design Target |
| ---------- | ------------- | ------------- | ------------------- | --------------------- | ------------- |
| Deep Learning Processing Unit | C: CNN <br> R: RNN| AD: Alveo DDR <br> AH: Alveo HBM <br> VD: Versal DDR with AIE & PL <br> ZD: Zynq DDR | X: DECENT <br> I: Integer threshold <br> F: Float threshold <br> R: RNN | 4: 4-bit <br> 8: 8-bit <br> 16: 16-bit <br> M: Mixed Precision | G: General purpose <br> H: High throughput <br> L: Low latency <br> C: Cost optimized |
