INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/endle/Desktop/VHDL/SLN/SR_LATCH_withTB/SR_LATCH_withTB.srcs/sources_1/new/SR_LATCH_withTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SR_Latch'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/endle/Desktop/VHDL/SLN/SR_LATCH_withTB/SR_LATCH_withTB.srcs/sim_1/new/SR_LATCH_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SR_Latch_tb'
