# Chapter 6.4: 8253/8254 Programmable Interval Timer

## ğŸ“š Chapter Overview

The 8253/8254 is a programmable interval timer/counter chip widely used for timing, counting, and waveform generation in microprocessor systems. This chapter covers its architecture, operating modes, and practical applications.

---

## ğŸ¯ Learning Objectives

After completing this chapter, you will be able to:
- Understand 8253/8254 architecture and pins
- Configure timer in different operating modes
- Calculate count values for required timing
- Generate various waveforms
- Program timer for real-time applications

---

## 1. 8253/8254 Introduction

### 1.1 Features

```
8253/8254 PIT Features:
â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”
â€¢ Three independent 16-bit down counters
â€¢ Six programmable operating modes
â€¢ Binary or BCD counting
â€¢ Maximum input frequency: 2 MHz (8253), 10 MHz (8254)
â€¢ Read/Write count value during operation (8254)
â€¢ Status read capability (8254)
â€¢ Compatible with 8085, 8086 microprocessors
â€¢ 24-pin DIP package
```

### 1.2 8254 vs 8253

| Feature | 8253 | 8254 |
|---------|------|------|
| Max Clock | 2 MHz | 10 MHz |
| Read-Back | No | Yes |
| Count Latch | Limited | Full |
| Status Read | No | Yes |
| DC Input | Not guaranteed | Guaranteed |

### 1.3 Block Diagram

```
                    8253/8254 BLOCK DIAGRAM
    â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
    
                    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
                    â”‚              8253/8254 PIT              â”‚
                    â”‚                                         â”‚
    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
    â”‚   Data    â”‚   â”‚   â”‚         Counter 0               â”‚  â”‚
    â”‚   Bus     â”‚â—„â”€â”€â”¼â”€â”€â”€â”¤  CLK0 â”€â”€â–ºâ”‚16-bitâ”‚â”€â”€â–º OUT0       â”‚â”€â”€â”¼â”€â”€â–º OUT0
    â”‚  Buffer   â”‚   â”‚   â”‚  GATE0â”€â”€â–ºâ”‚Counterâ”‚               â”‚  â”‚
    â”‚   D0-D7   â”‚   â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
    â”‚           â”‚   â”‚                                        â”‚
    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
         â–²          â”‚   â”‚         Counter 1               â”‚  â”‚
         â”‚          â”‚   â”‚  CLK1 â”€â”€â–ºâ”‚16-bitâ”‚â”€â”€â–º OUT1       â”‚â”€â”€â”¼â”€â”€â–º OUT1
    â”Œâ”€â”€â”€â”€â”´â”€â”€â”€â”€â”     â”‚   â”‚  GATE1â”€â”€â–ºâ”‚Counterâ”‚               â”‚  â”‚
    â”‚ Control â”‚     â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
    â”‚  Logic  â”‚â—„â”€â”€â”€â”€â”¤                                        â”‚
    â”‚         â”‚     â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
    â”‚ RD, WR  â”‚     â”‚   â”‚         Counter 2               â”‚  â”‚
    â”‚ A0, A1  â”‚     â”‚   â”‚  CLK2 â”€â”€â–ºâ”‚16-bitâ”‚â”€â”€â–º OUT2       â”‚â”€â”€â”¼â”€â”€â–º OUT2
    â”‚   CS    â”‚     â”‚   â”‚  GATE2â”€â”€â–ºâ”‚Counterâ”‚               â”‚  â”‚
    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜     â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
                    â”‚                                        â”‚
                    â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
                    â”‚  â”‚       Control Word Register       â”‚ â”‚
                    â”‚  â”‚  (Programs counters 0, 1, 2)     â”‚ â”‚
                    â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
                    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

    CLK  = Clock input (decrements counter)
    GATE = Gate input (enables/triggers counting)
    OUT  = Output (changes based on mode)
```

### 1.4 Pin Diagram

```
                    8253/8254 PIN DIAGRAM
                   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”
           D7  â”€â”€â”€â”¤ 1            24 â”œâ”€â”€â”€ Vcc
           D6  â”€â”€â”€â”¤ 2            23 â”œâ”€â”€â”€ WRÌ„
           D5  â”€â”€â”€â”¤ 3            22 â”œâ”€â”€â”€ RDÌ„
           D4  â”€â”€â”€â”¤ 4            21 â”œâ”€â”€â”€ CÌ„SÌ„
           D3  â”€â”€â”€â”¤ 5            20 â”œâ”€â”€â”€ A1
           D2  â”€â”€â”€â”¤ 6            19 â”œâ”€â”€â”€ A0
           D1  â”€â”€â”€â”¤ 7            18 â”œâ”€â”€â”€ CLK2
           D0  â”€â”€â”€â”¤ 8            17 â”œâ”€â”€â”€ OUT2
          CLK0 â”€â”€â”€â”¤ 9            16 â”œâ”€â”€â”€ GATE2
          OUT0 â”€â”€â”€â”¤ 10           15 â”œâ”€â”€â”€ CLK1
         GATE0 â”€â”€â”€â”¤ 11           14 â”œâ”€â”€â”€ GATE1
          GND  â”€â”€â”€â”¤ 12           13 â”œâ”€â”€â”€ OUT1
                   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

Pin Functions:
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Pin        â”‚ Function                                   â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ D0-D7      â”‚ Bidirectional data bus                     â”‚
â”‚ CLK0-2     â”‚ Clock inputs for counters 0, 1, 2          â”‚
â”‚ OUT0-2     â”‚ Outputs of counters 0, 1, 2                â”‚
â”‚ GATE0-2    â”‚ Gate inputs (enable/trigger)              â”‚
â”‚ A0, A1     â”‚ Counter/register select                    â”‚
â”‚ RDÌ„, WRÌ„     â”‚ Read/Write control                         â”‚
â”‚ CÌ„SÌ„         â”‚ Chip select                                â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### 1.5 Address Selection

```
Counter/Register Selection:
â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”

â”Œâ”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  A1  â”‚  A0  â”‚  Selected Register  â”‚
â”œâ”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚  0   â”‚  0   â”‚  Counter 0          â”‚
â”‚  0   â”‚  1   â”‚  Counter 1          â”‚
â”‚  1   â”‚  0   â”‚  Counter 2          â”‚
â”‚  1   â”‚  1   â”‚  Control Register   â”‚
â””â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

Example Addresses (base = 40H):
â€¢ Counter 0: 40H
â€¢ Counter 1: 41H
â€¢ Counter 2: 42H
â€¢ Control:   43H
```

---

## 2. Control Word Format

### 2.1 Mode Control Word

```
CONTROL WORD FORMAT
â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”

  D7   D6   D5   D4   D3   D2   D1   D0
â”Œâ”€â”€â”€â”€â”¬â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”
â”‚ SC1â”‚ SC0â”‚ RL1â”‚ RL0â”‚ M2 â”‚ M1 â”‚ M0 â”‚BCD â”‚
â””â”€â”€â”€â”€â”´â”€â”€â”€â”€â”´â”€â”€â”€â”€â”´â”€â”€â”€â”€â”´â”€â”€â”€â”€â”´â”€â”€â”€â”€â”´â”€â”€â”€â”€â”´â”€â”€â”€â”€â”˜
  â”‚    â”‚    â”‚    â”‚    â””â”€â”€â”¬â”€â”€â”€â”˜    â”‚
  â”‚    â”‚    â”‚    â”‚       â”‚        â””â”€â”€â”€ BCD/Binary
  â”‚    â”‚    â”‚    â”‚       â”‚             0 = Binary (16-bit)
  â”‚    â”‚    â”‚    â”‚       â”‚             1 = BCD (4 decades)
  â”‚    â”‚    â”‚    â”‚       â”‚
  â”‚    â”‚    â”‚    â”‚       â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€ Mode Selection
  â”‚    â”‚    â”‚    â”‚                     000 = Mode 0
  â”‚    â”‚    â”‚    â”‚                     001 = Mode 1
  â”‚    â”‚    â”‚    â”‚                     X10 = Mode 2
  â”‚    â”‚    â”‚    â”‚                     X11 = Mode 3
  â”‚    â”‚    â”‚    â”‚                     100 = Mode 4
  â”‚    â”‚    â”‚    â”‚                     101 = Mode 5
  â”‚    â”‚    â”‚    â”‚
  â”‚    â”‚    â””â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€ Read/Load
  â”‚    â”‚                              00 = Counter Latch
  â”‚    â”‚                              01 = R/W LSB only
  â”‚    â”‚                              10 = R/W MSB only
  â”‚    â”‚                              11 = R/W LSB then MSB
  â”‚    â”‚
  â””â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€ Select Counter
                                      00 = Counter 0
                                      01 = Counter 1
                                      10 = Counter 2
                                      11 = Read-Back (8254)
```

### 2.2 Control Word Examples

```
COMMON CONTROL WORD EXAMPLES
â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Configuration                â”‚ Binary   â”‚ Hex     â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ Counter 0, LSB/MSB, Mode 0   â”‚ 00110000 â”‚ 30H     â”‚
â”‚ Counter 0, LSB/MSB, Mode 2   â”‚ 00110100 â”‚ 34H     â”‚
â”‚ Counter 0, LSB/MSB, Mode 3   â”‚ 00110110 â”‚ 36H     â”‚
â”‚ Counter 1, LSB/MSB, Mode 2   â”‚ 01110100 â”‚ 74H     â”‚
â”‚ Counter 2, LSB/MSB, Mode 3   â”‚ 10110110 â”‚ B6H     â”‚
â”‚ Counter 0, LSB only, Mode 2  â”‚ 00010100 â”‚ 14H     â”‚
â”‚ Counter 0, MSB only, Mode 2  â”‚ 00100100 â”‚ 24H     â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### 2.3 Read-Back Command (8254 only)

```
READ-BACK COMMAND (8254)
â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”

  D7   D6   D5   D4   D3   D2   D1   D0
â”Œâ”€â”€â”€â”€â”¬â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”
â”‚ 1  â”‚ 1  â”‚CNTÌ„ â”‚STATâ”‚CNT2â”‚CNT1â”‚CNT0â”‚ 0  â”‚
â””â”€â”€â”€â”€â”´â”€â”€â”€â”€â”´â”€â”€â”€â”€â”´â”€â”€â”€â”€â”´â”€â”€â”€â”€â”´â”€â”€â”€â”€â”´â”€â”€â”€â”€â”´â”€â”€â”€â”€â”˜
             â”‚    â”‚    â”‚    â”‚    â”‚
             â”‚    â”‚    â””â”€â”€â”€â”€â”´â”€â”€â”€â”€â”´â”€â”€â”€ Counter select
             â”‚    â”‚                   (1 = include)
             â”‚    â”‚
             â”‚    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€ 0 = Latch status
             â”‚
             â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€ 0 = Latch count

Status Byte Format:
  D7   D6   D5   D4   D3   D2   D1   D0
â”Œâ”€â”€â”€â”€â”¬â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”
â”‚OUT â”‚NULLâ”‚ RL1â”‚ RL0â”‚ M2 â”‚ M1 â”‚ M0 â”‚BCD â”‚
â””â”€â”€â”€â”€â”´â”€â”€â”€â”€â”´â”€â”€â”€â”€â”´â”€â”€â”€â”€â”´â”€â”€â”€â”€â”´â”€â”€â”€â”€â”´â”€â”€â”€â”€â”´â”€â”€â”€â”€â”˜
  â”‚    â”‚
  â”‚    â””â”€â”€â”€ NULL count (1 = count not yet loaded)
  â”‚
  â””â”€â”€â”€â”€â”€â”€â”€â”€ Current state of OUT pin
```

---

## 3. Operating Modes

### 3.1 Mode 0 - Interrupt on Terminal Count

```
MODE 0: Interrupt on Terminal Count
â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”

â€¢ OUT goes LOW when count loaded
â€¢ OUT goes HIGH when count reaches 0
â€¢ GATE must be HIGH to count
â€¢ Non-retriggerable

Timing Diagram:
                                    Count reaches 0
                                          â”‚
CLK    â”€â” â”Œâ”€â” â”Œâ”€â” â”Œâ”€â” â”Œâ”€â” â”Œâ”€â” â”Œâ”€â” â”Œâ”€â” â”Œâ”€â” â”Œâ”€â” â”Œâ”€â” â”Œâ”€
        â””â”€â”˜ â””â”€â”˜ â””â”€â”˜ â””â”€â”˜ â””â”€â”˜ â””â”€â”˜ â””â”€â”˜ â””â”€â”˜ â””â”€â”˜ â””â”€â”˜ â””â”€â”˜

GATE   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
       (HIGH to enable counting)

Write  â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
Count     â””â”€â”€â”€â”˜

OUT    â”€â”€â”€â”€â”€â”€â”€â”€â”                              â”Œâ”€â”€â”€â”€â”€â”€
               â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
               â”‚                              â”‚
               â”‚â—„â”€â”€â”€â”€â”€â”€â”€â”€ N clock cycles â”€â”€â”€â”€â–ºâ”‚
               â”‚        (N = count value)     â”‚

Use: Single interrupt after delay, one-shot timer
```

### 3.2 Mode 1 - Programmable One-Shot

```
MODE 1: Hardware Retriggerable One-Shot
â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”

â€¢ OUT goes LOW on GATE rising edge
â€¢ OUT goes HIGH after count reaches 0
â€¢ Retriggerable by GATE rising edge

Timing Diagram:
                    Retrigger
                        â”‚
CLK    â”€â” â”Œâ”€â” â”Œâ”€â” â”Œâ”€â” â”Œâ”€â” â”Œâ”€â” â”Œâ”€â” â”Œâ”€â” â”Œâ”€â” â”Œâ”€â” â”Œâ”€â” â”Œâ”€
        â””â”€â”˜ â””â”€â”˜ â””â”€â”˜ â””â”€â”˜ â””â”€â”˜ â””â”€â”˜ â””â”€â”˜ â””â”€â”˜ â””â”€â”˜ â””â”€â”˜ â””â”€â”˜

GATE   â”€â”€â”€â”€â”€â”     â”Œâ”€â”€â”€â”€â”                    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€
            â””â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

OUT    â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”     â”Œâ”€â”€
                  â””â”€â”€â”€â”€â”˜                    â””â”€â”€â”€â”€â”€â”˜
                  â”‚â—„â”€Nâ”€â–ºâ”‚â—„â”€â”€â”€â”€â”€â”€ N â”€â”€â”€â”€â”€â”€â”€â”€â–ºâ”‚
                  
Restart counting on each GATE trigger

Use: Retriggerable monostable, debouncing
```

### 3.3 Mode 2 - Rate Generator

```
MODE 2: Rate Generator (Divide by N)
â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”

â€¢ OUT is HIGH for (N-1) clocks, LOW for 1 clock
â€¢ Continuous operation (auto-reload)
â€¢ GATE HIGH enables, LOW disables

Timing Diagram:

CLK    â”€â” â”Œâ”€â” â”Œâ”€â” â”Œâ”€â” â”Œâ”€â” â”Œâ”€â” â”Œâ”€â” â”Œâ”€â” â”Œâ”€â” â”Œâ”€â” â”Œâ”€â” â”Œâ”€
        â””â”€â”˜ â””â”€â”˜ â””â”€â”˜ â””â”€â”˜ â””â”€â”˜ â””â”€â”˜ â””â”€â”˜ â””â”€â”˜ â””â”€â”˜ â””â”€â”˜ â””â”€â”˜

GATE   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

OUT    â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”Œâ”€
                   â””â”€â”˜            â””â”€â”˜            â””â”€â”˜
       â”‚â—„â”€â”€â”€ N â”€â”€â”€â–ºâ”‚ â”‚â—„â”€â”€â”€ N â”€â”€â”€â–ºâ”‚ â”‚â—„â”€â”€â”€ N â”€â”€â”€â–ºâ”‚
       
Output frequency = Input frequency / N

Use: Real-time clock, baud rate generator, periodic interrupt
```

### 3.4 Mode 3 - Square Wave Generator

```
MODE 3: Square Wave Generator
â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”

â€¢ OUT is HIGH for N/2 clocks, LOW for N/2 clocks
â€¢ For odd N: HIGH for (N+1)/2, LOW for (N-1)/2
â€¢ Continuous operation

Timing Diagram (N=4):

CLK    â”€â” â”Œâ”€â” â”Œâ”€â” â”Œâ”€â” â”Œâ”€â” â”Œâ”€â” â”Œâ”€â” â”Œâ”€â” â”Œâ”€â” â”Œâ”€â” â”Œâ”€â” â”Œâ”€
        â””â”€â”˜ â””â”€â”˜ â””â”€â”˜ â””â”€â”˜ â””â”€â”˜ â””â”€â”˜ â””â”€â”˜ â””â”€â”˜ â””â”€â”˜ â””â”€â”˜ â””â”€â”˜

GATE   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

OUT    â”€â”€â”€â”€â”€â”€â”     â”Œâ”€â”€â”€â”€â”€â”     â”Œâ”€â”€â”€â”€â”€â”     â”Œâ”€â”€â”€â”€â”€â”
             â””â”€â”€â”€â”€â”€â”˜     â””â”€â”€â”€â”€â”€â”˜     â””â”€â”€â”€â”€â”€â”˜     â””â”€â”€â”€
       â”‚â—„â”€2â”€â”€â–ºâ”‚â—„â”€2â”€â–ºâ”‚â—„â”€2â”€â”€â–ºâ”‚â—„â”€2â”€â–ºâ”‚
       â”‚â—„â”€â”€â”€â”€ 4 â”€â”€â”€â”€â–ºâ”‚â—„â”€â”€â”€â”€ 4 â”€â”€â”€â”€â–ºâ”‚

50% duty cycle square wave
Output frequency = Input frequency / N

Use: Speaker tone, clock generation
```

### 3.5 Mode 4 - Software Triggered Strobe

```
MODE 4: Software Triggered Strobe
â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”

â€¢ OUT is HIGH after mode set
â€¢ OUT goes LOW for 1 clock after count = 0
â€¢ Non-retriggerable

Timing Diagram:

CLK    â”€â” â”Œâ”€â” â”Œâ”€â” â”Œâ”€â” â”Œâ”€â” â”Œâ”€â” â”Œâ”€â” â”Œâ”€â” â”Œâ”€â” â”Œâ”€â” â”Œâ”€â” â”Œâ”€
        â””â”€â”˜ â””â”€â”˜ â””â”€â”˜ â””â”€â”˜ â””â”€â”˜ â””â”€â”˜ â””â”€â”˜ â””â”€â”˜ â””â”€â”˜ â””â”€â”˜ â””â”€â”˜

Write  â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
Count     â””â”€â”€â”€â”˜

GATE   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

OUT    â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€
                                         â””â”€â”˜
       â”‚â—„â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€ N clocks â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–ºâ”‚

Use: Software triggered pulse, ADC strobe
```

### 3.6 Mode 5 - Hardware Triggered Strobe

```
MODE 5: Hardware Triggered Strobe
â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”

â€¢ OUT is HIGH after mode set
â€¢ Counting starts on GATE rising edge
â€¢ OUT goes LOW for 1 clock after count = 0
â€¢ Retriggerable

Timing Diagram:

CLK    â”€â” â”Œâ”€â” â”Œâ”€â” â”Œâ”€â” â”Œâ”€â” â”Œâ”€â” â”Œâ”€â” â”Œâ”€â” â”Œâ”€â” â”Œâ”€â” â”Œâ”€â” â”Œâ”€
        â””â”€â”˜ â””â”€â”˜ â””â”€â”˜ â””â”€â”˜ â””â”€â”˜ â””â”€â”˜ â””â”€â”˜ â””â”€â”˜ â””â”€â”˜ â””â”€â”˜ â””â”€â”˜

GATE   â”€â”€â”€â”€â”€â”          â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
            â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

OUT    â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€
                                         â””â”€â”˜
            â”‚â—„â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€ N clocks â”€â”€â”€â”€â”€â”€â–ºâ”‚

Use: Hardware triggered pulse, watchdog timer
```

### 3.7 Mode Summary

```
MODE COMPARISON TABLE
â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”

â”Œâ”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Mode â”‚ Name                         â”‚ Retriggerableâ”‚ Continuous â”‚
â”œâ”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚  0   â”‚ Interrupt on Terminal Count  â”‚     No      â”‚    No      â”‚
â”‚  1   â”‚ Programmable One-Shot        â”‚    Yes      â”‚    No      â”‚
â”‚  2   â”‚ Rate Generator               â”‚    Yes      â”‚   Yes      â”‚
â”‚  3   â”‚ Square Wave Generator        â”‚    Yes      â”‚   Yes      â”‚
â”‚  4   â”‚ Software Triggered Strobe    â”‚     No      â”‚    No      â”‚
â”‚  5   â”‚ Hardware Triggered Strobe    â”‚    Yes      â”‚    No      â”‚
â””â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 4. Programming Examples

### 4.1 Basic Timer Setup (8085)

```asm
;------------------------------------------------
; Configure Counter 0 for 1 second delay
; Input Clock: 1 MHz
; Required: 1 second = 1,000,000 counts
; (Need multiple counters - max count is 65535)
;------------------------------------------------

CNT0    EQU 40H
CNT1    EQU 41H
CNT2    EQU 42H
CTRL    EQU 43H

; Using Counter 0 and Counter 1 in cascade
; Counter 0: Divide by 10000 (output = 100 Hz)
; Counter 1: Divide by 100 (output = 1 Hz)

TIMER_INIT:
        ; Counter 0: Mode 3, LSB/MSB, Binary
        MVI A, 36H      ; 0011 0110
        OUT CTRL
        
        ; Load count value 10000 = 2710H
        MVI A, 10H      ; LSB first
        OUT CNT0
        MVI A, 27H      ; MSB
        OUT CNT0
        
        ; Counter 1: Mode 3, LSB/MSB, Binary
        MVI A, 76H      ; 0111 0110
        OUT CTRL
        
        ; Load count value 100 = 0064H
        MVI A, 64H      ; LSB
        OUT CNT1
        MVI A, 00H      ; MSB
        OUT CNT1
        
        RET
```

### 4.2 Frequency/Time Calculations

```
TIMER CALCULATIONS
â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”

Output Frequency:
    f_out = f_in / N
    
    where N = count value (1 to 65535)

Time Delay:
    Delay = N Ã— T_clk = N / f_in

Count Value:
    N = f_in / f_out
    N = Delay Ã— f_in

EXAMPLES:
â”€â”€â”€â”€â”€â”€â”€â”€â”€

1. Generate 1 kHz from 1 MHz clock:
   N = 1,000,000 / 1,000 = 1000 = 03E8H

2. Generate 50 Hz from 2 MHz clock:
   N = 2,000,000 / 50 = 40,000 = 9C40H

3. 10 ms delay from 1.5 MHz clock:
   N = 0.010 Ã— 1,500,000 = 15,000 = 3A98H

4. Baud rate 9600 from 1.8432 MHz:
   N = 1,843,200 / (16 Ã— 9600) = 12
   (16Ã— for UART timing)
```

### 4.3 Square Wave Generator (8086)

```asm
;------------------------------------------------
; Generate 1 kHz square wave on Counter 2
; Input clock: 1.19318 MHz (PC Timer)
;------------------------------------------------
.MODEL SMALL
.STACK 100H

.DATA
    CNT2    EQU 42H
    CTRL    EQU 43H
    
.CODE
MAIN PROC
    ; Configure Counter 2: Mode 3, LSB/MSB
    MOV AL, 0B6H        ; 1011 0110
    OUT CTRL, AL
    
    ; Calculate count: 1193180 / 1000 = 1193 = 04A9H
    MOV AX, 1193
    OUT CNT2, AL        ; LSB
    MOV AL, AH
    OUT CNT2, AL        ; MSB
    
    ; Enable speaker (for PC)
    IN  AL, 61H
    OR  AL, 03H         ; Set bits 0,1
    OUT 61H, AL
    
    ; Wait for keypress
    MOV AH, 00H
    INT 16H
    
    ; Disable speaker
    IN  AL, 61H
    AND AL, 0FCH        ; Clear bits 0,1
    OUT 61H, AL
    
    ; Exit
    MOV AH, 4CH
    INT 21H
MAIN ENDP
END MAIN
```

### 4.4 Reading Counter Value

```asm
;------------------------------------------------
; Read current count from Counter 0
;------------------------------------------------

READ_COUNTER:
        ; Latch Counter 0 (freeze count for reading)
        MVI A, 00H      ; 0000 0000 (Counter 0 latch)
        OUT CTRL
        
        ; Read LSB
        IN  CNT0
        MOV L, A
        
        ; Read MSB
        IN  CNT0
        MOV H, A
        
        ; HL now contains count value
        RET

; For 8254 with status (using Read-Back):
READ_STATUS_8254:
        ; Read-Back command for Counter 0
        MVI A, 0E2H     ; 1110 0010 (latch status+count, CNT0)
        OUT CTRL
        
        ; First read is status
        IN  CNT0        ; Status byte
        MOV B, A
        
        ; Then read count
        IN  CNT0        ; LSB
        MOV L, A
        IN  CNT0        ; MSB
        MOV H, A
        
        RET
```

### 4.5 PC Timer Application

```
PC TIMER CONFIGURATION (IBM PC)
â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”

PC uses 8254 at ports 40H-43H
Input Clock: 1.193182 MHz

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Counter  â”‚ Function                        â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚    0     â”‚ System timer (IRQ0 at 18.2 Hz)  â”‚
â”‚    1     â”‚ DRAM refresh                    â”‚
â”‚    2     â”‚ Speaker tone generation         â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

Counter 0 Configuration:
â€¢ Mode 3 (Square Wave)
â€¢ Count = 65536 (0000H)
â€¢ Frequency = 1193182 / 65536 â‰ˆ 18.2 Hz
â€¢ IRQ0 every 54.9 ms

To change tick rate (example: 100 Hz):
    Count = 1193182 / 100 = 11932 = 2E9CH
    
    MOV AL, 36H         ; Counter 0, Mode 3
    OUT 43H, AL
    MOV AL, 9CH         ; LSB
    OUT 40H, AL
    MOV AL, 2EH         ; MSB
    OUT 40H, AL
```

---

## 5. Interfacing Circuit

```
8253/8254 with 8085:
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

     8085                           8253/8254
    â”Œâ”€â”€â”€â”€â”€â”                        â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”
    â”‚     â”‚  D0-D7                 â”‚         â”‚
    â”‚ D0  â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤ D0      â”‚
    â”‚  .  â”‚                        â”‚  .      â”‚
    â”‚ D7  â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤ D7      â”‚
    â”‚     â”‚                        â”‚         â”‚
    â”‚ A0  â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤ A0      â”‚
    â”‚ A1  â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤ A1      â”‚
    â”‚     â”‚                        â”‚         â”‚
    â”‚ RDÌ„  â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤ RDÌ„      â”‚
    â”‚ WRÌ„  â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤ WRÌ„      â”‚
    â”‚     â”‚                        â”‚         â”‚
    â”‚     â”‚     â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”        â”‚         â”‚
    â”‚ A7  â”œâ”€â”€â”€â”€â”€â”¤ Address â”‚        â”‚         â”‚
    â”‚ A6  â”œâ”€â”€â”€â”€â”€â”¤ Decoder â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤ CÌ„SÌ„      â”‚
    â”‚IO/MÌ„ â”œâ”€â”€â”€â”€â”€â”¤         â”‚        â”‚         â”‚
    â”‚     â”‚     â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜        â”‚         â”‚
    â”‚     â”‚                        â”‚         â”‚
    â””â”€â”€â”€â”€â”€â”˜    CLK  â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–ºâ”‚ CLK0    â”‚
               1 MHz               â”‚ CLK1    â”‚
                   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–ºâ”‚ CLK2    â”‚
                                   â”‚         â”‚
               Vcc â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤ GATE0   â”‚
                   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤ GATE1   â”‚
                   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤ GATE2   â”‚
                                   â”‚         â”‚
                              OUT0 â”¤â”€â”€â”€â”€â”€â”€â–º IRQ
                              OUT1 â”¤â”€â”€â”€â”€â”€â”€â–º Baud
                              OUT2 â”¤â”€â”€â”€â”€â”€â”€â–º Speaker
                                   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ“‹ Summary Table

| Mode | Name | Use Case | OUT Behavior |
|------|------|----------|--------------|
| 0 | Terminal Count | One-shot delay | LOWâ†’HIGH at end |
| 1 | One-Shot | Retriggerable pulse | LOW for N clocks |
| 2 | Rate Generator | Periodic interrupt | LOW pulse every N |
| 3 | Square Wave | Tone generation | 50% duty cycle |
| 4 | SW Strobe | Delayed strobe | Single LOW pulse |
| 5 | HW Strobe | Triggered strobe | Single LOW pulse |

---

## â“ Quick Revision Questions

1. **What is the control word to configure Counter 2 for Mode 3, LSB/MSB, binary?**
   <details>
   <summary>Show Answer</summary>
   Control word = 1011 0110 = B6H.
   D7-D6=10 (Counter 2), D5-D4=11 (LSB/MSB), D3-D1=011 (Mode 3), D0=0 (Binary).
   </details>

2. **Calculate the count value to generate 50 Hz from a 1 MHz clock.**
   <details>
   <summary>Show Answer</summary>
   N = f_in / f_out = 1,000,000 / 50 = 20,000 = 4E20H.
   Load 20H first (LSB), then 4EH (MSB).
   </details>

3. **What is the difference between Mode 2 and Mode 3?**
   <details>
   <summary>Show Answer</summary>
   Mode 2 (Rate Generator): OUT is HIGH for (N-1) clocks, LOW for 1 clock. Creates a narrow pulse.
   Mode 3 (Square Wave): OUT is HIGH for N/2 clocks, LOW for N/2 clocks. Creates 50% duty cycle.
   Both are continuous and auto-reload.
   </details>

4. **Why must you write LSB before MSB when loading a count?**
   <details>
   <summary>Show Answer</summary>
   The 8253/8254 expects data in a specific order based on the RL1-RL0 bits in the control word. When RL1-RL0=11, it expects LSB first, then MSB. The internal logic toggles between expecting LSB and MSB on each write.
   </details>

5. **What is the purpose of the GATE input?**
   <details>
   <summary>Show Answer</summary>
   GATE controls counting:
   - Mode 0,2,3,4: GATE=HIGH enables counting, GATE=LOW disables
   - Mode 1,5: Rising edge of GATE triggers/restarts counting
   - In some modes, GATE going LOW freezes the count
   </details>

6. **How does the 8254 Read-Back command differ from 8253?**
   <details>
   <summary>Show Answer</summary>
   The 8254 has a Read-Back command (11XXXXXX) that 8253 lacks. It can:
   1. Latch count and/or status of multiple counters simultaneously
   2. Read counter status (current mode, OUT state, null count flag)
   3. Determine if count has been loaded
   This makes debugging and monitoring much easier.
   </details>

---

## ğŸ§­ Navigation

| Previous | Up | Next |
|----------|-----|------|
| [6.3 8255 PPI](03-8255-ppi.md) | [Unit 6 Index](README.md) | [6.5 8259 PIC](05-8259-pic.md) |

---

*[â† Previous: 8255 PPI](03-8255-ppi.md) | [Next: 8259 PIC â†’](05-8259-pic.md)*
