// Seed: 3748296632
module module_0 (
    input uwire id_0,
    input tri   id_1
);
  parameter id_3 = 1;
endmodule
module module_1 #(
    parameter id_12 = 32'd75,
    parameter id_15 = 32'd88
) (
    output uwire id_0,
    input  tri0  id_1,
    output tri0  id_2,
    input  wire  id_3,
    input  uwire id_4,
    output tri0  id_5,
    input  tri1  id_6,
    input  tri   id_7,
    output wire  id_8,
    input  tri   id_9,
    output tri0  id_10,
    output wand  id_11,
    input  tri0  _id_12,
    input  tri1  id_13,
    output wand  id_14,
    input  tri0  _id_15,
    output wire  id_16
);
  wire [id_15 : id_12] id_18;
  wire id_19;
  logic id_20;
  ;
  module_0 modCall_1 (
      id_4,
      id_9
  );
  assign modCall_1.id_1 = 0;
endmodule
