INFO: [VRFC 10-2263] Analyzing Verilog file "C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.gen/sources_1/ip/DFTBD_MEM7/sim/DFTBD_MEM7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFTBD_MEM7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.gen/sources_1/ip/DFTBD_MEM6/sim/DFTBD_MEM6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFTBD_MEM6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.gen/sources_1/ip/DFTBD_MEM5/sim/DFTBD_MEM5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFTBD_MEM5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.gen/sources_1/ip/DFTBD_MEM4/sim/DFTBD_MEM4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFTBD_MEM4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.gen/sources_1/ip/DFTBD_MEM3/sim/DFTBD_MEM3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFTBD_MEM3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.gen/sources_1/ip/DFTBD_MEM8/sim/DFTBD_MEM8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFTBD_MEM8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.gen/sources_1/ip/DFTBD_MEM2/sim/DFTBD_MEM2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFTBD_MEM2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.gen/sources_1/ip/DFTBD_MEM1/sim/DFTBD_MEM1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFTBD_MEM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.gen/sources_1/ip/dsp_macro_0/sim/dsp_macro_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dsp_macro_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/DFTBD_RAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DFTBD_RAM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/DFT_loop.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DFT_loop'
WARNING: [VRFC 10-3093] actual for formal port 'sclr' is neither a static name nor a globally static expression [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/DFT_loop.vhd:93]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sim_1/new/RAM_AND_DSP_TEST.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RAM_AND_DSP_TEST'
