
---------- Begin Simulation Statistics ----------
final_tick                               926051403575000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  27202                       # Simulator instruction rate (inst/s)
host_mem_usage                                 829852                       # Number of bytes of host memory used
host_op_rate                                    45767                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   367.62                       # Real time elapsed on the host
host_tick_rate                               32098736                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000009                       # Number of instructions simulated
sim_ops                                      16825012                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011800                       # Number of seconds simulated
sim_ticks                                 11800292500                       # Number of ticks simulated
system.cpu.Branches                                 3                       # Number of branches fetched
system.cpu.committedInsts                           9                       # Number of instructions committed
system.cpu.committedOps                            18                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           2                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          11                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_cc_register_reads                   15                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   8                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    18                       # Number of integer alu accesses
system.cpu.num_int_insts                           18                       # number of integer instructions
system.cpu.num_int_register_reads                  29                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 15                       # number of times the integer registers were written
system.cpu.num_load_insts                           2                       # Number of load instructions
system.cpu.num_mem_refs                             2                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        16     88.89%     88.89% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::MemRead                        2     11.11%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         18                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       231190                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        466948                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      5255371                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       584674                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      6380023                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      2995875                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      5255371                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      2259496                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         6403831                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS               2                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted       275012                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          16708610                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         12520130                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       584674                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2315914                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1008826                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     20857965                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16824994                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     20399023                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.824794                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.022578                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     16008739     78.48%     78.48% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1223749      6.00%     84.48% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       798909      3.92%     88.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       507664      2.49%     90.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       260779      1.28%     92.16% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       313979      1.54%     93.70% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       137830      0.68%     94.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       138548      0.68%     95.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1008826      4.95%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     20399023                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts              36688                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          16806537                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               1871375                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        18457      0.11%      0.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     14350129     85.29%     85.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        10952      0.07%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      1853031     11.01%     96.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       555737      3.30%     99.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead        18344      0.11%     99.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        18344      0.11%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16824994                       # Class of committed instruction
system.switch_cpus.commit.refs                2445456                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16824994                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.360056                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.360056                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      11717334                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       44925946                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          4030919                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           6585800                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         586274                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        677524                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3402260                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                370779                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1067212                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  3352                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             6403831                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           4886886                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              17821786                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        171769                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               30660414                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles         1172548                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.271342                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      5189796                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      2995877                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.299139                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     23597856                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.112626                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.152232                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         14726299     62.41%     62.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           725483      3.07%     65.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           914668      3.88%     69.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          1002159      4.25%     73.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           511638      2.17%     75.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           445404      1.89%     77.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1021620      4.33%     81.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           115818      0.49%     82.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          4134767     17.52%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     23597856                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads             18409                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes            18654                       # number of floating regfile writes
system.switch_cpus.idleCycles                    2709                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       659750                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3735075                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.383567                       # Inst execution rate
system.switch_cpus.iew.exec_refs              5155028                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1066090                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         3117660                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       4163592                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        66433                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1559667                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     37682994                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       4088938                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1298406                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      32652961                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          15134                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         586274                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles         21194                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       154619                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       131126                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         1552                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         2553                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      2292212                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       985586                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         2553                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       455613                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       204137                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          30833963                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              31363591                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.726449                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          22399301                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.328934                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               31498567                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         42721025                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        26528969                       # number of integer regfile writes
system.switch_cpus.ipc                       0.423719                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.423719                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       128203      0.38%      0.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      28410561     83.68%     84.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        13846      0.04%     84.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     84.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     84.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     84.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     84.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     84.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     84.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     84.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     84.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     84.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     84.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     84.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     84.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     84.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     84.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     84.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     84.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     84.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     84.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     84.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     84.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     84.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     84.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     84.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     84.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     84.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     84.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     84.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     84.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     84.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     84.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     84.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     84.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     84.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      4268486     12.57%     96.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1092421      3.22%     99.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead        19398      0.06%     99.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        18454      0.05%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       33951369                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses           38466                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads        76338                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses        36858                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes        49662                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              501611                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.014774                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          392502     78.25%     78.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     78.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     78.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     78.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     78.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     78.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     78.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     78.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     78.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     78.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     78.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     78.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     78.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     78.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     78.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     78.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     78.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     78.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     78.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     78.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     78.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     78.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     78.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     78.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     78.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     78.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     78.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     78.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     78.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     78.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     78.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     78.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     78.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     78.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     78.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     78.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     78.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     78.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     78.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     78.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     78.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     78.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     78.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     78.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     78.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         108230     21.58%     99.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           265      0.05%     99.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead          587      0.12%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite           27      0.01%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       34286311                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     92068645                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     31326733                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     58493531                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           37682994                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          33951369                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     20857958                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       142780                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     20682927                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     23597856                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.438748                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.128066                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     14231061     60.31%     60.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1339556      5.68%     65.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1760133      7.46%     73.44% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1637080      6.94%     80.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      1641364      6.96%     87.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1250359      5.30%     92.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       989363      4.19%     96.83% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       564642      2.39%     99.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       184298      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     23597856                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.438583                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             4886886                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     4                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       516381                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       600673                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      4163592                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1559667                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        13628197                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 23600565                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        11187550                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20843696                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         187388                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          4481718                       # Number of cycles rename is idle
system.switch_cpus.rename.ROBFullEvents        368254                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     103482787                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       42269496                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     52197122                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           6653918                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents            306                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         586274                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles        688391                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         31353351                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups        23029                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     59438752                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           2261843                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             57073156                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            78585491                       # The number of ROB writes
system.switch_cpus.timesIdled                      27                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       296472                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       216454                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       594022                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         216454                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 926051403575000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             235755                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         7788                       # Transaction distribution
system.membus.trans_dist::CleanEvict           223402                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 2                       # Transaction distribution
system.membus.trans_dist::ReadExResp                2                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        235756                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       702705                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       702705                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 702705                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     15586880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     15586880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                15586880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            235758                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  235758    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              235758                       # Request fanout histogram
system.membus.reqLayer2.occupancy           548458000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1272709000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.8                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  11800292500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 926051403575000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 926051403575000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 926051403575000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            296989                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        24281                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          511976                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              560                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             560                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            53                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       296937                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       891465                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                891571                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         3392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     20095296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               20098688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          239785                       # Total snoops (count)
system.tol2bus.snoopTraffic                    498432                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           537335                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.402829                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.490467                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 320881     59.72%     59.72% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 216454     40.28%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             537335                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          313502000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         446241000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             76500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 926051403575000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data        61792                       # number of demand (read+write) hits
system.l2.demand_hits::total                    61792                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data        61792                       # number of overall hits
system.l2.overall_hits::total                   61792                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           51                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       235703                       # number of demand (read+write) misses
system.l2.demand_misses::total                 235758                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           51                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       235703                       # number of overall misses
system.l2.overall_misses::total                235758                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      4002000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  21390428000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      21394430000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      4002000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  21390428000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     21394430000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           51                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       297495                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               297550                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           51                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       297495                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              297550                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.792292                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.792331                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.792292                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.792331                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 78470.588235                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 90751.615380                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90747.418964                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 78470.588235                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 90751.615380                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90747.418964                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                7788                       # number of writebacks
system.l2.writebacks::total                      7788                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           51                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       235703                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            235754                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           51                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       235703                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           235754                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      3492000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  19033408000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  19036900000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      3492000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  19033408000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  19036900000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.792292                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.792317                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.792292                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.792317                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 68470.588235                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 80751.657807                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80749.001077                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 68470.588235                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 80751.657807                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80749.001077                       # average overall mshr miss latency
system.l2.replacements                         239785                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        16493                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            16493                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        16493                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        16493                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       207860                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        207860                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data          558                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   558                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   2                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data       167000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        167000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data          560                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               560                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.003571                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.003571                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data        83500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        83500                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data       147000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       147000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.003571                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.003571                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data        73500                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        73500                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           51                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               53                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      4002000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      4002000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           51                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             53                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 78470.588235                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75509.433962                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           51                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           51                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      3492000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      3492000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.962264                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 68470.588235                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68470.588235                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        61234                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             61234                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       235701                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          235703                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  21390261000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  21390261000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       296935                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        296937                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.793780                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.793781                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 90751.676913                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90750.906862                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       235701                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       235701                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  19033261000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  19033261000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.793780                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.793774                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 80751.719339                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80751.719339                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 926051403575000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4045.769382                       # Cycle average of tags in use
system.l2.tags.total_refs                      349872                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    239785                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.459107                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              926039603283000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     441.630515                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.044712                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.402442                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     1.129181                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3602.562532                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.107820                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000098                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000276                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.879532                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.987737                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          264                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          358                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1114                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2342                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           18                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4996057                       # Number of tag accesses
system.l2.tags.data_accesses                  4996057                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 926051403575000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         3264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     15084992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           15088512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         3264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       498432                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          498432                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           51                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       235703                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              235758                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         7788                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               7788                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             10847                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             10847                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst       276603                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1278357464                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1278655762                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        10847                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       276603                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           287451                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       42238953                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             42238953                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       42238953                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            10847                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            10847                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       276603                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1278357464                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1320894715                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      7439.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        51.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    233879.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000425759250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          456                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          456                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              451050                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               6964                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      235754                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       7788                       # Number of write requests accepted
system.mem_ctrls.readBursts                    235754                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     7788                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1824                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   349                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             14001                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             13723                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             14726                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             14328                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             14916                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15402                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             16047                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             14167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             13600                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15090                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            14428                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            14565                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            14479                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            14754                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            14562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               417                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               401                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               427                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               415                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               414                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               478                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               430                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               510                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               350                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              464                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              508                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              519                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              579                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              428                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.98                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.79                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4941163000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1169650000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9327350500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     21122.40                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39872.40                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   118308                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    5702                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 50.57                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.65                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                235754                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 7788                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   86536                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   80863                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   49931                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   16598                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       117311                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    131.617052                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    97.763414                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   137.360737                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        77087     65.71%     65.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        23177     19.76%     85.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7836      6.68%     92.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4449      3.79%     95.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2533      2.16%     98.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1341      1.14%     99.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          539      0.46%     99.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          191      0.16%     99.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          158      0.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       117311                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          456                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     511.798246                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    462.901149                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    334.345881                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255            37      8.11%      8.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          238     52.19%     60.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          134     29.39%     89.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           34      7.46%     97.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           10      2.19%     99.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            1      0.22%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            1      0.22%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5888-6143            1      0.22%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           456                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          456                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.243421                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.231121                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.652940                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              397     87.06%     87.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               10      2.19%     89.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               46     10.09%     99.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                3      0.66%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           456                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               14971520                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  116736                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  474048                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                15088256                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               498432                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1268.74                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        40.17                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1278.63                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     42.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.23                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.91                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.31                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11800198500                       # Total gap between requests
system.mem_ctrls.avgGap                      48452.42                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         3264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     14968256                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       474048                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 276603.313011096965                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1268464828.308281421661                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 40172563.519082263112                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           51                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       235703                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         7788                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      1393000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   9325957500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 280565256000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     27313.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     39566.56                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  36025328.20                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    51.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            412570620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            219256125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           825705300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           20660760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     931179600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5039282790                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        287678400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7736333595                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        655.605240                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    704734250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    393900000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  10701648250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            425144160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            225939120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           844554900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           18003780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     931179600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5023622040                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        300867360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7769310960                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        658.399863                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    738991000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    393900000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10667391500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 926039603282500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    11800282500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 926051403575000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            9                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      4886800                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4886809                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            9                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      4886800                       # number of overall hits
system.cpu.icache.overall_hits::total         4886809                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           86                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             88                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           86                       # number of overall misses
system.cpu.icache.overall_misses::total            88                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      6273500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      6273500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      6273500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      6273500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           11                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      4886886                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4886897                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           11                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      4886886                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4886897                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.181818                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000018                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000018                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.181818                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000018                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000018                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 72947.674419                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 71289.772727                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 72947.674419                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 71289.772727                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           35                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           35                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           35                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           35                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           51                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           51                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      4079000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4079000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      4079000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4079000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 79980.392157                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79980.392157                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 79980.392157                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79980.392157                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            9                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      4886800                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4886809                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           86                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            88                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      6273500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      6273500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      4886886                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4886897                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.181818                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 72947.674419                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 71289.772727                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           35                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           35                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           51                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      4079000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4079000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 79980.392157                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79980.392157                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 926051403575000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.000657                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      926039603283000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000025                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.000632                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           49                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           9773847                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          9773847                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 926051403575000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 926051403575000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 926051403575000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 926051403575000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 926051403575000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 926051403575000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 926051403575000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data      3345563                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3345563                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3345563                       # number of overall hits
system.cpu.dcache.overall_hits::total         3345563                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       411608                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         411610                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       411608                       # number of overall misses
system.cpu.dcache.overall_misses::total        411610                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  27456993500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  27456993500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  27456993500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  27456993500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            2                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      3757171                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3757173                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            2                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3757171                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3757173                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.109553                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.109553                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.109553                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.109553                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 66706.656576                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66706.332451                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 66706.656576                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66706.332451                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      6935355                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         2487                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            164532                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              58                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    42.152013                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    42.879310                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        16493                       # number of writebacks
system.cpu.dcache.writebacks::total             16493                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       114113                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       114113                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       114113                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       114113                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       297495                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       297495                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       297495                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       297495                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  22494287000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  22494287000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  22494287000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  22494287000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.079181                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.079181                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.079181                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.079181                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 75612.319535                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75612.319535                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 75612.319535                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75612.319535                       # average overall mshr miss latency
system.cpu.dcache.replacements                 296472                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2771481                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2771481                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       411046                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        411048                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  27449525500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  27449525500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3182527                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3182529                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.129157                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.129158                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 66779.692540                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66779.367616                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       114110                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       114110                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       296936                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       296936                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  22487420500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  22487420500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.093302                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.093302                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 75731.539793                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75731.539793                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       574082                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         574082                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          562                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          562                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data      7468000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      7468000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       574644                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       574644                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000978                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000978                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 13288.256228                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 13288.256228                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          559                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          559                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data      6866500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      6866500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000973                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000973                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 12283.542039                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 12283.542039                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 926051403575000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.013004                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3634742                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            296472                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             12.259984                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      926039603283000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000000                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.013004                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000013                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000013                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          365                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          623                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           36                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7811842                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7811842                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               926121281598000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  34333                       # Simulator instruction rate (inst/s)
host_mem_usage                                 829988                       # Number of bytes of host memory used
host_op_rate                                    55735                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1165.07                       # Real time elapsed on the host
host_tick_rate                               59977749                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000009                       # Number of instructions simulated
sim_ops                                      64935286                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.069878                       # Number of seconds simulated
sim_ticks                                 69878023000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       866491                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1732992                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups     14296890                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      1586342                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted     15922015                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      7035099                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     14296890                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      7261791                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups        15992815                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS               4                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted       920981                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          46688608                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         33814114                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      1586342                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            5701002                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       2459411                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     52773232                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       48110274                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    131498620                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.365861                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.343884                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    117362480     89.25%     89.25% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      4254661      3.24%     92.49% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      3081039      2.34%     94.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      1695060      1.29%     96.12% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1225230      0.93%     97.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       752060      0.57%     97.62% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       408906      0.31%     97.93% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       259773      0.20%     98.13% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      2459411      1.87%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    131498620                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts              45712                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          47982685                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               5539103                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass       127589      0.27%      0.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     40505966     84.19%     84.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        27174      0.06%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      5516247     11.47%     95.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1887586      3.92%     99.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead        22856      0.05%     99.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        22856      0.05%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     48110274                       # Class of committed instruction
system.switch_cpus.commit.refs                7449545                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              48110274                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       4.658535                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 4.658535                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     111436608                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts      122351301                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          8586784                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles          15702916                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        1591313                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2437704                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             8945599                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                518640                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             3352582                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                469407                       # TLB misses on write requests
system.switch_cpus.fetch.Branches            15992815                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines          10641767                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             126597696                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        388129                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               86292507                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles         3182626                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.114434                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles     11566316                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      7035103                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.617451                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    139755325                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.974614                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.430821                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        116936880     83.67%     83.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          1801675      1.29%     84.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          1706959      1.22%     86.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          1939583      1.39%     87.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1391610      1.00%     88.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1075589      0.77%     89.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          2223155      1.59%     90.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           549200      0.39%     91.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         12130674      8.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    139755325                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads             23085                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes            23121                       # number of floating regfile writes
system.switch_cpus.idleCycles                     721                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      1929183                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          8846225                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.600474                       # Inst execution rate
system.switch_cpus.iew.exec_refs             13230135                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            3350874                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         7445970                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      11431971                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            3                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts       209102                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      4874357                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts    100883422                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       9879261                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      3635762                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      83919880                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          20366                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      10430450                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        1591313                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      10515603                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       229185                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       440100                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses        12101                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         7866                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      5892867                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      2963913                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         7866                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect      1391094                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       538089                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          86631201                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              81512171                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.678398                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          58770452                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.583246                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               81987791                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        115410721                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        69022043                       # number of integer regfile writes
system.switch_cpus.ipc                       0.214660                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.214660                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       821152      0.94%      0.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      72736302     83.07%     84.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        47352      0.05%     84.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     84.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     84.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     84.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     84.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     84.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     84.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     84.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     84.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     84.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     84.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     84.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     84.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     84.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     84.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     84.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     84.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     84.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     84.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     84.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     84.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     84.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     84.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     84.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     84.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     84.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     84.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     84.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     84.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     84.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     84.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     84.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     84.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     84.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     10423879     11.91%     95.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      3479706      3.97%     99.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead        24099      0.03%     99.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        23153      0.03%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       87555643                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses           48115                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads        95409                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses        46057                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes        59902                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1121731                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.012812                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          982040     87.55%     87.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     87.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     87.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     87.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     87.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     87.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     87.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     87.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     87.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     87.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     87.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     87.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     87.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     87.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     87.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     87.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     87.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     87.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     87.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     87.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     87.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     87.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     87.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     87.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     87.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     87.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     87.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     87.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     87.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     87.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     87.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     87.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     87.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     87.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     87.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     87.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     87.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     87.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     87.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     87.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     87.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     87.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     87.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         138246     12.32%     99.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           582      0.05%     99.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead          704      0.06%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite          159      0.01%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       87808107                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    316270606                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     81466114                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    153603786                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded          100883415                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          87555643                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded            7                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     52773141                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       377674                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     60148070                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    139755325                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.626492                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.590174                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    115235499     82.46%     82.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      4402022      3.15%     85.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      4759330      3.41%     89.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      3604526      2.58%     91.59% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      3517969      2.52%     94.11% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      3492863      2.50%     96.61% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2546675      1.82%     98.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1566386      1.12%     99.55% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       630055      0.45%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    139755325                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.626489                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses            10641768                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     1                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      1173944                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      1116506                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     11431971                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      4874357                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        33322759                       # number of misc regfile reads
system.switch_cpus.numCycles                139756046                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        33491262                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      62106114                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         283465                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          9975356                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents           2075                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        591399                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     286121366                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts      114720985                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    143952901                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles          16335790                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       76941823                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        1591313                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      78361604                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         81846759                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups        28960                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups    169107558                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           8642709                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            229922715                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           210119294                       # The number of ROB writes
system.switch_cpus.timesIdled                       5                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1001296                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       833371                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2002597                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         833373                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  69878023000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             437658                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       449483                       # Transaction distribution
system.membus.trans_dist::CleanEvict           417006                       # Transaction distribution
system.membus.trans_dist::ReadExReq            428846                       # Transaction distribution
system.membus.trans_dist::ReadExResp           428846                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        437657                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2599496                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2599496                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2599496                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     84223168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     84223168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                84223168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            866503                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  866503    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              866503                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3819195000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         4793766500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.9                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  69878023000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  69878023000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  69878023000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  69878023000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            516727                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       970748                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1334485                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           484575                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          484575                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             6                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       516720                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           12                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3003887                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3003899                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     97443904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               97444288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1303937                       # Total snoops (count)
system.tol2bus.snoopTraffic                  28766912                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2305238                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.361515                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.480441                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1471863     63.85%     63.85% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 833373     36.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2305238                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1522563500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1501944000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              9000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  69878023000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       134798                       # number of demand (read+write) hits
system.l2.demand_hits::total                   134798                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       134798                       # number of overall hits
system.l2.overall_hits::total                  134798                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst            6                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       866497                       # number of demand (read+write) misses
system.l2.demand_misses::total                 866503                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst            6                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       866497                       # number of overall misses
system.l2.overall_misses::total                866503                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst       574000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  84775901000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      84776475000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst       574000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  84775901000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     84776475000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst            6                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      1001295                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1001301                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst            6                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      1001295                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1001301                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.865376                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.865377                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.865376                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.865377                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 95666.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 97837.500880                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97837.485848                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 95666.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 97837.500880                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97837.485848                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              449483                       # number of writebacks
system.l2.writebacks::total                    449483                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst            6                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       866497                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            866503                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst            6                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       866497                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           866503                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst       514000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  76110921000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  76111435000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst       514000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  76110921000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  76111435000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.865376                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.865377                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.865376                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.865377                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 85666.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 87837.489339                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87837.474308                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 85666.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 87837.489339                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87837.474308                       # average overall mshr miss latency
system.l2.replacements                        1303937                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       521265                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           521265                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       521265                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       521265                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       395924                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        395924                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        55729                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 55729                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       428846                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              428846                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  42751492000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   42751492000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       484575                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            484575                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.884994                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.884994                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 99689.613521                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99689.613521                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       428846                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         428846                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  38463032000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  38463032000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.884994                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.884994                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 89689.613521                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89689.613521                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst            6                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                6                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst       574000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       574000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst            6                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              6                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 95666.666667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 95666.666667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst            6                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            6                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst       514000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       514000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 85666.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 85666.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        79069                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             79069                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       437651                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          437651                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  42024409000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  42024409000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       516720                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        516720                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.846979                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.846979                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 96022.650468                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 96022.650468                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       437651                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       437651                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  37647889000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  37647889000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.846979                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.846979                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 86022.627619                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86022.627619                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  69878023000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                     1642961                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1308033                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.256055                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    1593.256417                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.001996                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  2502.741587                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.388979                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.611021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          112                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          378                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          375                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1765                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1466                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  17324697                       # Number of tag accesses
system.l2.tags.data_accesses                 17324697                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  69878023000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst          384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     55455808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           55456192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst          384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     28766912                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        28766912                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       866497                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              866503                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       449483                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             449483                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst         5495                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    793608714                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             793614210                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst         5495                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             5495                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      411673238                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            411673238                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      411673238                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst         5495                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    793608714                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1205287448                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    449162.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples         6.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    864153.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000494372250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        27756                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        27756                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2066930                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             421865                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      866503                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     449483                       # Number of write requests accepted
system.mem_ctrls.readBursts                    866503                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   449483                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2344                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   321                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             53086                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             52273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             53533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             53472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             56479                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             56005                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             56906                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             55977                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             54040                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             51890                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            53927                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            53385                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            53166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            52773                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            53973                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            53274                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             27572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             27064                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             27926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             28026                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             29193                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             29198                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             29313                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             29313                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             27880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             27057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            28018                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            27761                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            27616                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            27614                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            27782                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            27834                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.47                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.67                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  24042267000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 4320795000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             40245248250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     27821.58                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                46571.58                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   165489                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   87077                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 19.15                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                19.39                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                866503                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               449483                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  574780                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  167641                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   86835                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   34901                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  23201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  27933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  28626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  28562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  28229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  28187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  28392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  28514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  28321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  28231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  28201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  28295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  28090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  27843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  27785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  27768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1060775                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     79.242290                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    72.122770                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    60.748305                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       920513     86.78%     86.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       119623     11.28%     98.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9518      0.90%     98.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         5024      0.47%     99.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2904      0.27%     99.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1483      0.14%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          773      0.07%     99.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          380      0.04%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          557      0.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1060775                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        27756                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      31.148653                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.663390                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     73.062610                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          26450     95.29%     95.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           70      0.25%     95.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191          285      1.03%     96.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255          344      1.24%     97.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319          165      0.59%     98.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383          120      0.43%     98.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447           83      0.30%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511           61      0.22%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575           48      0.17%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639           46      0.17%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703           29      0.10%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767           14      0.05%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831           18      0.06%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            4      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            9      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            4      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         27756                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        27756                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.182699                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.172373                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.601821                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            25044     90.23%     90.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              909      3.27%     93.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1280      4.61%     98.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              495      1.78%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               24      0.09%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         27756                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               55306176                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  150016                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                28746688                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                55456192                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             28766912                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       791.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       411.38                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    793.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    411.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.40                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.21                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   69877490000                       # Total gap between requests
system.mem_ctrls.avgGap                      53098.96                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst          384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     55305792                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     28746688                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 5495.289985522344                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 791461887.809848308563                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 411383819.487852454185                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst            6                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       866497                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       449483                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst       265250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  40244983000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1720861525500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     44208.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     46445.61                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3828535.28                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    19.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3736504800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1986025965                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          3044695920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1156553640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5516394000.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      31098720060                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        644765280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        47183659665                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        675.228887                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1413070250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2333500000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  66131452750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3837321600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2039615160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3125399340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1188098100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5516394000.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      31128495150                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        619691520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        47455014870                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        679.112156                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1346183250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2333500000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  66198339750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 926039603282500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    81678305500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 926121281598000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            9                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     15528559                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         15528568                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            9                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     15528559                       # number of overall hits
system.cpu.icache.overall_hits::total        15528568                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           94                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             96                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           94                       # number of overall misses
system.cpu.icache.overall_misses::total            96                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      7038000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      7038000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      7038000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      7038000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           11                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     15528653                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     15528664                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           11                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     15528653                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     15528664                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.181818                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.181818                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 74872.340426                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73312.500000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 74872.340426                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73312.500000                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           37                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           37                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           37                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           37                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           57                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           57                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      4662000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4662000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      4662000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4662000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 81789.473684                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 81789.473684                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 81789.473684                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 81789.473684                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            9                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     15528559                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        15528568                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           94                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            96                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      7038000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      7038000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     15528653                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     15528664                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.181818                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 74872.340426                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73312.500000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           37                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           37                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           57                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      4662000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4662000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 81789.473684                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 81789.473684                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 926121281598000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.004980                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            15528627                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                59                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          263197.067797                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      926039603283000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000176                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.004803                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000009                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000010                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           59                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           58                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.115234                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          31057387                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         31057387                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 926121281598000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 926121281598000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 926121281598000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 926121281598000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 926121281598000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 926121281598000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 926121281598000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data     12374876                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         12374876                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data     12374876                       # number of overall hits
system.cpu.dcache.overall_hits::total        12374876                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      1669346                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1669348                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      1669346                       # number of overall misses
system.cpu.dcache.overall_misses::total       1669348                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 128077592499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 128077592499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 128077592499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 128077592499                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            2                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     14044222                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     14044224                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            2                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     14044222                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     14044224                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.118864                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.118864                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.118864                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.118864                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 76723.215259                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76723.123339                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 76723.215259                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76723.123339                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     18656732                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         4674                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            411321                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             109                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    45.358083                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    42.880734                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       537758                       # number of writebacks
system.cpu.dcache.writebacks::total            537758                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       370556                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       370556                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       370556                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       370556                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1298790                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1298790                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1298790                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1298790                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 110425466499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 110425466499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 110425466499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 110425466499                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.092479                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.092479                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.092479                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.092479                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 85021.802215                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 85021.802215                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 85021.802215                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 85021.802215                       # average overall mshr miss latency
system.cpu.dcache.replacements                1297768                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     10374290                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10374290                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      1184204                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1184206                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  83302345000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  83302345000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     11558494                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     11558496                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.102453                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.102453                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 70344.590121                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70344.471317                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       370548                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       370548                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       813656                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       813656                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  66135462000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  66135462000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.070395                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.070395                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 81281.846382                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 81281.846382                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2000586                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2000586                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       485142                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       485142                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  44775247499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  44775247499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2485728                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2485728                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.195171                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.195171                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 92293.076046                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 92293.076046                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            8                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            8                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       485134                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       485134                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  44290004499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  44290004499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.195168                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.195168                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 91294.373305                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 91294.373305                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 926121281598000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.090266                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            13673668                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1298792                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             10.527989                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      926039603283000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000000                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.090266                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000088                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000088                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          133                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          723                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          164                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          29387240                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         29387240                       # Number of data accesses

---------- End Simulation Statistics   ----------
