// Seed: 349710365
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout logic [7:0] id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_7[-1 : 1] = -1;
endmodule
module module_1;
  logic [7:0] id_1;
  wire id_2;
  ;
  assign id_1 = id_2;
  assign id_1[1] = id_1;
  wire  id_3;
  logic id_4 = id_2;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3,
      id_3,
      id_4,
      id_1,
      id_2
  );
  logic id_5;
  logic id_6;
endmodule
