// Seed: 894157479
module module_0 (
    input wand id_0,
    output uwire id_1,
    output supply1 id_2,
    input tri0 id_3,
    input tri0 id_4
);
  assign id_2 = id_3;
  module_2 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_3,
      id_3,
      id_1,
      id_2
  );
endmodule
module module_1 #(
    parameter id_0 = 32'd23
) (
    input tri _id_0,
    output tri0 id_1
    , id_4,
    input supply1 id_2
);
  logic [id_0 : 1 'b0] id_5;
  ;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_2,
      id_2
  );
  assign modCall_1.id_1 = 0;
  assign id_5 = 1;
endmodule
module module_2 (
    output wire id_0,
    output tri0 id_1,
    output tri0 id_2,
    input supply1 id_3,
    input supply1 id_4,
    output supply0 id_5
    , id_8,
    output supply0 id_6
);
  assign id_8[(1)] = -1;
  assign id_5 = id_3;
  always @(*) release id_6;
endmodule
