
****** PlanAhead v14.1 (64-bit)
  **** Build 179419 by xbuild on Thu Apr 26 11:43:29 MDT 2012
    ** Copyright 1986-1999, 2001-2012 Xilinx, Inc. All Rights Reserved.

INFO: [Device-36] Loading parts and site information from C:/Xilinx/14.1/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.1/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.1/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
starting gui ...
source D:/Projetos/VHDL/L8/Ejector_Board/EJECTORS_V016/pa.fromNetlist.tcl
# create_project -name EJECTORS_V016 -dir "D:/Projetos/VHDL/L8/Ejector_Board/EJECTORS_V016/planAhead_run_1" -part xc3s200tq144-5
Parsing template File [C:/Xilinx/14.1/ISE_DS/ISE\data\projnav\templates\verilog.xml].
Finished parsing template File [C:/Xilinx/14.1/ISE_DS/ISE\data\projnav\templates\verilog.xml].
Parsing template File [C:/Xilinx/14.1/ISE_DS/ISE\data\projnav\templates\vhdl.xml].
Finished parsing template File [C:/Xilinx/14.1/ISE_DS/ISE\data\projnav\templates\vhdl.xml].
Parsing template File [C:/Xilinx/14.1/ISE_DS/ISE\data\projnav\templates\ucf.xml].
Finished parsing template File [C:/Xilinx/14.1/ISE_DS/ISE\data\projnav\templates\ucf.xml].
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "D:/Projetos/VHDL/L8/Ejector_Board/EJECTORS_V016/MAIN_VHDL.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {D:/Projetos/VHDL/L8/Ejector_Board/EJECTORS_V016} {ipcore_dir} }
# add_files [list {ipcore_dir/MEM_32x16.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/MEM_32x32.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/MEM_512x64.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/ontimeRAM.ncf}] -fileset [get_property constrset [current_run]]
# set_property target_constrs_file "main.ucf" [current_fileset -constrset]
Adding file 'D:\Projetos\VHDL\L8\Ejector_Board\EJECTORS_V016\main.ucf' to fileset 'constrs_1'
# add_files [list {main.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s200tq144-5
Release 14.1 - ngc2edif P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design MAIN_VHDL.ngc ...
WARNING:NetListWriters:298 - No output is written to MAIN_VHDL.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus Mcompar_s_cutoff_times_cmp_gt0000_lut<5
   : 0> on block MAIN_VHDL is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus
   i_LIMITER_WRAPPER/i_COUNT_CHOPPER/COUNT_o_mux0003<30 : 0> on block MAIN_VHDL
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   i_LIMITER_WRAPPER/i_COUNT_CHOPPER/Maddsub_COUNT_o_share0000_lut<30 : 0> on
   block MAIN_VHDL is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   i_LIMITER_WRAPPER/i_COUNT_CHOPPER/Mcompar_s_max_count_cmp_ge0000_lut<5 : 1>
   on block MAIN_VHDL is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   i_LIMITER_WRAPPER/i_COUNT_CHOPPER/Mcompar_s_min_count_cmp_le0000_lut<9 : 0>
   on block MAIN_VHDL is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   i_TUNE_PLAYER/i_INT_TUNE_PLAYER/s_cmd_state<6 : 4> on block MAIN_VHDL is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus s_valve_state<31 : 1> on block MAIN_VHDL
   is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file MAIN_VHDL.edif ...
ngc2edif: Total memory usage is 81224 kilobytes

Parsing EDIF File [.\planAhead_run_1\EJECTORS_V016.data\cache\MAIN_VHDL_ngc_b3fb0fc4.edif]
ERROR: 'rdi::source' was cancelled
exit
INFO: [Common-206] Exiting PlanAhead...
INFO: [Common-83] Releasing license: PlanAhead
