{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1555322534058 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1555322534059 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 15 11:02:13 2019 " "Processing started: Mon Apr 15 11:02:13 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1555322534059 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1555322534059 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_MiniProject -c FPGA_MiniProject --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_MiniProject -c FPGA_MiniProject --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1555322534059 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1555322534879 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1555322534879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgatb.v 1 1 " "Found 1 design units, including 1 entities, in source file vgatb.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGATest_tb " "Found entity 1: VGATest_tb" {  } { { "VGATB.v" "" { Text "M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGATB.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555322546071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555322546071 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "VGA_IP.v(89) " "Verilog HDL information at VGA_IP.v(89): always construct contains both blocking and non-blocking assignments" {  } { { "VGA_IP.v" "" { Text "M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGA_IP.v" 89 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1555322546080 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "VGA_IP.v(100) " "Verilog HDL information at VGA_IP.v(100): always construct contains both blocking and non-blocking assignments" {  } { { "VGA_IP.v" "" { Text "M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGA_IP.v" 100 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1555322546081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_drawPixel " "Found entity 1: VGA_drawPixel" {  } { { "VGA_IP.v" "" { Text "M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGA_IP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555322546082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555322546082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adda_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file adda_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADDA " "Found entity 1: ADDA" {  } { { "ADDA_IP.v" "" { Text "M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/ADDA_IP.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555322546091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555322546091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_miniproject.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_miniproject.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA_MiniProject " "Found entity 1: FPGA_MiniProject" {  } { { "FPGA_MiniProject.v" "" { Text "M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/FPGA_MiniProject.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555322546101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555322546101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file freqdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 clockDivider " "Found entity 1: clockDivider" {  } { { "FreqDiv.v" "" { Text "M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/FreqDiv.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555322546123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555322546123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgaclock.v 1 1 " "Found 1 design units, including 1 entities, in source file vgaclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_clock " "Found entity 1: VGA_clock" {  } { { "VGAClock.v" "" { Text "M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGAClock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555322546133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555322546133 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA_MiniProject " "Elaborating entity \"FPGA_MiniProject\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1555322546187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_clock VGA_clock:VGAClk " "Elaborating entity \"VGA_clock\" for hierarchy \"VGA_clock:VGAClk\"" {  } { { "FPGA_MiniProject.v" "VGAClk" { Text "M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/FPGA_MiniProject.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1555322546203 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 VGAClock.v(9) " "Verilog HDL assignment warning at VGAClock.v(9): truncated value with size 32 to match size of target (2)" {  } { { "VGAClock.v" "" { Text "M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGAClock.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1555322546211 "|FPGA_MiniProject|VGA_clock:VGAClk"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_drawPixel VGA_drawPixel:VGA " "Elaborating entity \"VGA_drawPixel\" for hierarchy \"VGA_drawPixel:VGA\"" {  } { { "FPGA_MiniProject.v" "VGA" { Text "M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/FPGA_MiniProject.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1555322546214 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "screenPosition VGA_IP.v(29) " "Verilog HDL or VHDL warning at VGA_IP.v(29): object \"screenPosition\" assigned a value but never read" {  } { { "VGA_IP.v" "" { Text "M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGA_IP.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1555322546215 "|FPGA_MiniProject|VGA_drawPixel:VGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "linePosition VGA_IP.v(30) " "Verilog HDL or VHDL warning at VGA_IP.v(30): object \"linePosition\" assigned a value but never read" {  } { { "VGA_IP.v" "" { Text "M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGA_IP.v" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1555322546215 "|FPGA_MiniProject|VGA_drawPixel:VGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HozPixel VGA_IP.v(54) " "Verilog HDL or VHDL warning at VGA_IP.v(54): object \"HozPixel\" assigned a value but never read" {  } { { "VGA_IP.v" "" { Text "M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGA_IP.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1555322546216 "|FPGA_MiniProject|VGA_drawPixel:VGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HozsigIndicator VGA_IP.v(57) " "Verilog HDL or VHDL warning at VGA_IP.v(57): object \"HozsigIndicator\" assigned a value but never read" {  } { { "VGA_IP.v" "" { Text "M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGA_IP.v" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1555322546216 "|FPGA_MiniProject|VGA_drawPixel:VGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VerSigIndicator VGA_IP.v(64) " "Verilog HDL or VHDL warning at VGA_IP.v(64): object \"VerSigIndicator\" assigned a value but never read" {  } { { "VGA_IP.v" "" { Text "M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGA_IP.v" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1555322546216 "|FPGA_MiniProject|VGA_drawPixel:VGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rstV VGA_IP.v(66) " "Verilog HDL or VHDL warning at VGA_IP.v(66): object \"rstV\" assigned a value but never read" {  } { { "VGA_IP.v" "" { Text "M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGA_IP.v" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1555322546216 "|FPGA_MiniProject|VGA_drawPixel:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_IP.v(81) " "Verilog HDL assignment warning at VGA_IP.v(81): truncated value with size 32 to match size of target (8)" {  } { { "VGA_IP.v" "" { Text "M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGA_IP.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1555322546216 "|FPGA_MiniProject|VGA_drawPixel:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_IP.v(82) " "Verilog HDL assignment warning at VGA_IP.v(82): truncated value with size 32 to match size of target (8)" {  } { { "VGA_IP.v" "" { Text "M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGA_IP.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1555322546216 "|FPGA_MiniProject|VGA_drawPixel:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_IP.v(83) " "Verilog HDL assignment warning at VGA_IP.v(83): truncated value with size 32 to match size of target (8)" {  } { { "VGA_IP.v" "" { Text "M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGA_IP.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1555322546217 "|FPGA_MiniProject|VGA_drawPixel:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_IP.v(84) " "Verilog HDL assignment warning at VGA_IP.v(84): truncated value with size 32 to match size of target (1)" {  } { { "VGA_IP.v" "" { Text "M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGA_IP.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1555322546217 "|FPGA_MiniProject|VGA_drawPixel:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_IP.v(85) " "Verilog HDL assignment warning at VGA_IP.v(85): truncated value with size 32 to match size of target (1)" {  } { { "VGA_IP.v" "" { Text "M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGA_IP.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1555322546218 "|FPGA_MiniProject|VGA_drawPixel:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_IP.v(90) " "Verilog HDL assignment warning at VGA_IP.v(90): truncated value with size 32 to match size of target (11)" {  } { { "VGA_IP.v" "" { Text "M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGA_IP.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1555322546218 "|FPGA_MiniProject|VGA_drawPixel:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_IP.v(94) " "Verilog HDL assignment warning at VGA_IP.v(94): truncated value with size 32 to match size of target (10)" {  } { { "VGA_IP.v" "" { Text "M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGA_IP.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1555322546218 "|FPGA_MiniProject|VGA_drawPixel:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_IP.v(103) " "Verilog HDL assignment warning at VGA_IP.v(103): truncated value with size 32 to match size of target (11)" {  } { { "VGA_IP.v" "" { Text "M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGA_IP.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1555322546218 "|FPGA_MiniProject|VGA_drawPixel:VGA"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1555322546439 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/output_files/FPGA_MiniProject.map.smsg " "Generated suppressed messages file M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/output_files/FPGA_MiniProject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1555322546491 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "630 " "Peak virtual memory: 630 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1555322546553 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 15 11:02:26 2019 " "Processing ended: Mon Apr 15 11:02:26 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1555322546553 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1555322546553 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1555322546553 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1555322546553 ""}
