--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml PRO.twx PRO.ncd -o PRO.twr PRO.pcf -ucf PRO.ucf

Design file:              PRO.ncd
Physical constraint file: PRO.pcf
Device,package,speed:     xc3s200,tq144,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock BS1
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
BS4         |    1.520(R)|    2.151(R)|BS1_BUFGP         |   0.000|
DIP<0>      |   -0.872(R)|    2.725(R)|BS1_BUFGP         |   0.000|
DIP<1>      |   -0.930(R)|    2.771(R)|BS1_BUFGP         |   0.000|
DIP<2>      |   -0.852(R)|    2.710(R)|BS1_BUFGP         |   0.000|
DIP<3>      |   -0.910(R)|    2.756(R)|BS1_BUFGP         |   0.000|
DIP<4>      |   -0.498(R)|    2.425(R)|BS1_BUFGP         |   0.000|
DIP<5>      |   -0.554(R)|    2.470(R)|BS1_BUFGP         |   0.000|
DIP<6>      |   -0.824(R)|    2.687(R)|BS1_BUFGP         |   0.000|
DIP<7>      |   -0.018(R)|    2.041(R)|BS1_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock BS2
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
DIP<0>      |   -0.837(R)|    2.700(R)|BS2_IBUF          |   0.000|
DIP<1>      |   -0.906(R)|    2.755(R)|BS2_IBUF          |   0.000|
DIP<2>      |   -0.860(R)|    2.719(R)|BS2_IBUF          |   0.000|
DIP<3>      |   -0.918(R)|    2.765(R)|BS2_IBUF          |   0.000|
DIP<4>      |   -0.845(R)|    2.707(R)|BS2_IBUF          |   0.000|
DIP<5>      |   -0.908(R)|    2.757(R)|BS2_IBUF          |   0.000|
DIP<6>      |   -0.832(R)|    2.697(R)|BS2_IBUF          |   0.000|
DIP<7>      |   -0.026(R)|    2.051(R)|BS2_IBUF          |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock BS3
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
BS4         |    1.879(R)|    2.216(R)|BS3_IBUF          |   0.000|
------------+------------+------------+------------------+--------+

Clock BS1 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Z<0>        |   27.833(R)|BS1_BUFGP         |   0.000|
Z<1>        |   28.273(R)|BS1_BUFGP         |   0.000|
Z<2>        |   27.807(R)|BS1_BUFGP         |   0.000|
Z<3>        |   27.270(R)|BS1_BUFGP         |   0.000|
Z<4>        |   26.643(R)|BS1_BUFGP         |   0.000|
Z<5>        |   27.393(R)|BS1_BUFGP         |   0.000|
Z<6>        |   27.821(R)|BS1_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Z<0>        |   13.959(R)|CLK_BUFGP         |   0.000|
Z<1>        |   14.399(R)|CLK_BUFGP         |   0.000|
Z<2>        |   14.114(R)|CLK_BUFGP         |   0.000|
Z<3>        |   13.396(R)|CLK_BUFGP         |   0.000|
Z<4>        |   13.461(R)|CLK_BUFGP         |   0.000|
Z<5>        |   13.621(R)|CLK_BUFGP         |   0.000|
Z<6>        |   13.947(R)|CLK_BUFGP         |   0.000|
digi<0>     |   11.491(R)|CLK_BUFGP         |   0.000|
digi<1>     |   11.055(R)|CLK_BUFGP         |   0.000|
digi<2>     |   12.651(R)|CLK_BUFGP         |   0.000|
digi<3>     |   11.872(R)|CLK_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock BS1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
BS1            |    3.036|         |         |         |
BS2            |    3.634|    1.180|         |         |
BS3            |    4.204|    1.993|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock BS3
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
BS1            |    4.731|         |         |         |
BS2            |    4.204|         |         |         |
BS3            |    3.077|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    3.019|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Dec 07 16:04:47 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 157 MB



