<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln9_fu_96_p2" SOURCE="test2/systolic.cpp:9" VARIABLE="icmp_ln9" MODULE="rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute" LOOP="PE_Compute" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="i_1_fu_102_p2" SOURCE="" VARIABLE="i_1" MODULE="rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute" LOOP="PE_Compute" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U7" SOURCE="test2/systolic.cpp:14" VARIABLE="mul_ln14" MODULE="rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute" LOOP="PE_Compute" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="sum_1_fu_120_p2" SOURCE="test2/systolic.cpp:14" VARIABLE="sum_1" MODULE="rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute" LOOP="PE_Compute" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln27_fu_131_p2" SOURCE="test2/systolic.cpp:27" VARIABLE="icmp_ln27" MODULE="rerArray_Loop_compute_col_proc2" LOOP="compute_col_compute_row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_fu_136_p2" SOURCE="test2/systolic.cpp:27" VARIABLE="add_ln27" MODULE="rerArray_Loop_compute_col_proc2" LOOP="compute_col_compute_row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln42_fu_69_p2" SOURCE="test2/systolic.cpp:42" VARIABLE="icmp_ln42" MODULE="rerArray_Loop_input_batch_proc3_Pipeline_input_property_VITIS_LOOP_45_1" LOOP="input_property_VITIS_LOOP_45_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_fu_74_p2" SOURCE="test2/systolic.cpp:42" VARIABLE="add_ln42" MODULE="rerArray_Loop_input_batch_proc3_Pipeline_input_property_VITIS_LOOP_45_1" LOOP="input_property_VITIS_LOOP_45_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln51_fu_69_p2" SOURCE="test2/systolic.cpp:51" VARIABLE="icmp_ln51" MODULE="rerArray_Loop_input_batch_proc3_Pipeline_input_weight_VITIS_LOOP_54_2" LOOP="input_weight_VITIS_LOOP_54_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_fu_74_p2" SOURCE="test2/systolic.cpp:51" VARIABLE="add_ln51" MODULE="rerArray_Loop_input_batch_proc3_Pipeline_input_weight_VITIS_LOOP_54_2" LOOP="input_weight_VITIS_LOOP_54_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln60_fu_104_p2" SOURCE="test2/systolic.cpp:60" VARIABLE="icmp_ln60" MODULE="rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_60_3_VITIS_LOOP_62_4" LOOP="VITIS_LOOP_60_3_VITIS_LOOP_62_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_1_fu_109_p2" SOURCE="test2/systolic.cpp:60" VARIABLE="add_ln60_1" MODULE="rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_60_3_VITIS_LOOP_62_4" LOOP="VITIS_LOOP_60_3_VITIS_LOOP_62_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_fu_126_p2" SOURCE="test2/systolic.cpp:60" VARIABLE="add_ln60" MODULE="rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_60_3_VITIS_LOOP_62_4" LOOP="VITIS_LOOP_60_3_VITIS_LOOP_62_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln62_fu_132_p2" SOURCE="test2/systolic.cpp:62" VARIABLE="icmp_ln62" MODULE="rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_60_3_VITIS_LOOP_62_4" LOOP="VITIS_LOOP_60_3_VITIS_LOOP_62_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln60_fu_138_p3" SOURCE="test2/systolic.cpp:60" VARIABLE="select_ln60" MODULE="rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_60_3_VITIS_LOOP_62_4" LOOP="VITIS_LOOP_60_3_VITIS_LOOP_62_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln60_1_fu_150_p3" SOURCE="test2/systolic.cpp:60" VARIABLE="select_ln60_1" MODULE="rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_60_3_VITIS_LOOP_62_4" LOOP="VITIS_LOOP_60_3_VITIS_LOOP_62_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_fu_170_p2" SOURCE="test2/systolic.cpp:64" VARIABLE="add_ln64" MODULE="rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_60_3_VITIS_LOOP_62_4" LOOP="VITIS_LOOP_60_3_VITIS_LOOP_62_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_fu_181_p2" SOURCE="test2/systolic.cpp:62" VARIABLE="add_ln62" MODULE="rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_60_3_VITIS_LOOP_62_4" LOOP="VITIS_LOOP_60_3_VITIS_LOOP_62_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_U" SOURCE="test2/systolic.cpp:25" VARIABLE="buff" MODULE="rerArray_Loop_input_batch_proc3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln24_fu_208_p2" SOURCE="test2/systolic.cpp:24" VARIABLE="sub_ln24" MODULE="rerArray_Loop_input_batch_proc3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln24_1_fu_246_p2" SOURCE="test2/systolic.cpp:24" VARIABLE="sub_ln24_1" MODULE="rerArray_Loop_input_batch_proc3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln24_fu_255_p3" SOURCE="test2/systolic.cpp:24" VARIABLE="select_ln24" MODULE="rerArray_Loop_input_batch_proc3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="empty_17_fu_262_p2" SOURCE="" VARIABLE="empty_17" MODULE="rerArray_Loop_input_batch_proc3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_1_fu_267_p2" SOURCE="test2/systolic.cpp:36" VARIABLE="add_ln36_1" MODULE="rerArray_Loop_input_batch_proc3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln36_fu_286_p2" SOURCE="test2/systolic.cpp:36" VARIABLE="icmp_ln36" MODULE="rerArray_Loop_input_batch_proc3" LOOP="input_batch" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_fu_291_p2" SOURCE="test2/systolic.cpp:36" VARIABLE="add_ln36" MODULE="rerArray_Loop_input_batch_proc3" LOOP="input_batch" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln39_fu_297_p2" SOURCE="test2/systolic.cpp:39" VARIABLE="icmp_ln39" MODULE="rerArray_Loop_input_batch_proc3" LOOP="input_turn" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_fu_302_p2" SOURCE="test2/systolic.cpp:39" VARIABLE="add_ln39" MODULE="rerArray_Loop_input_batch_proc3" LOOP="input_turn" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_19_fu_320_p2" SOURCE="test2/systolic.cpp:67" VARIABLE="empty_19" MODULE="rerArray_Loop_input_batch_proc3" LOOP="VITIS_LOOP_67_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln67_fu_330_p2" SOURCE="test2/systolic.cpp:67" VARIABLE="icmp_ln67" MODULE="rerArray_Loop_input_batch_proc3" LOOP="VITIS_LOOP_67_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_fu_336_p2" SOURCE="test2/systolic.cpp:67" VARIABLE="add_ln67" MODULE="rerArray_Loop_input_batch_proc3" LOOP="VITIS_LOOP_67_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="node_cnt_c_U" SOURCE="/home/ubuntu/VitisCodes/test2/solution1/directives.tcl:12" VARIABLE="node_cnt_c" MODULE="rerArray" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="output_size_c_U" SOURCE="/home/ubuntu/VitisCodes/test2/solution1/directives.tcl:12" VARIABLE="output_size_c" MODULE="rerArray" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="p_read1_c_U" SOURCE="/home/ubuntu/VitisCodes/test2/solution1/directives.tcl:12" VARIABLE="p_read1_c" MODULE="rerArray" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="featrue_length_c_U" SOURCE="/home/ubuntu/VitisCodes/test2/solution1/directives.tcl:12" VARIABLE="featrue_length_c" MODULE="rerArray" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="p_read_c_U" SOURCE="/home/ubuntu/VitisCodes/test2/solution1/directives.tcl:12" VARIABLE="p_read_c" MODULE="rerArray" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="property_input_U" SOURCE="test2/systolic.cpp:21" VARIABLE="property_input" MODULE="rerArray" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="weight_input_U" SOURCE="test2/systolic.cpp:22" VARIABLE="weight_input" MODULE="rerArray" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="output_U" SOURCE="test2/systolic.cpp:23" VARIABLE="output" MODULE="rerArray" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
</BindInfo>
