$date
	Mon Jan  1 15:55:36 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module freq_div_tb $end
$var wire 1 ! clk_out $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$scope module fd1 $end
$var wire 1 " clk $end
$var wire 1 ! clk_out $end
$var wire 1 # rst $end
$var reg 1 $ clk_temp $end
$var reg 2 % sel [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx %
0$
1#
0"
0!
$end
#10
b1 %
1"
#20
0"
#30
1"
#40
0"
#50
1"
#60
0"
#70
1"
#80
0"
#90
1"
#100
0"
#110
1"
#120
0"
0#
#130
b10 %
1"
#140
1!
1$
0"
#150
b11 %
1"
#160
0"
#170
0!
0$
b1 %
1"
#180
0"
#190
b10 %
1"
#200
1!
1$
0"
#210
b11 %
1"
#220
0"
#230
0!
0$
b1 %
1"
#240
0"
#250
b10 %
1"
#260
1!
1$
0"
#270
b11 %
1"
#280
0"
#290
0!
0$
b1 %
1"
#300
0"
#310
b10 %
1"
#320
1!
1$
0"
#330
b11 %
1"
#340
0"
#350
0!
0$
b1 %
1"
#360
0"
#370
b10 %
1"
#380
1!
1$
0"
#390
b11 %
1"
#400
0"
#410
0!
0$
b1 %
1"
#420
0"
#430
b10 %
1"
#440
1!
1$
0"
#450
b11 %
1"
#460
0"
#470
0!
0$
b1 %
1"
#480
0"
#490
b10 %
1"
#500
1!
1$
0"
#510
b11 %
1"
#520
0"
#530
0!
0$
b1 %
1"
#540
0"
#550
b10 %
1"
#560
1!
1$
0"
#570
b11 %
1"
#580
0"
#590
0!
0$
b1 %
1"
#600
0"
#610
b10 %
1"
#620
1!
1$
0"
#630
b11 %
1"
#640
0"
#650
0!
0$
b1 %
1"
#660
0"
#670
b10 %
1"
#680
1!
1$
0"
#690
b11 %
1"
#700
0"
#710
0!
0$
b1 %
1"
#720
0"
#730
b10 %
1"
#740
1!
1$
0"
#750
b11 %
1"
#760
0"
#770
0!
0$
b1 %
1"
#780
0"
#790
b10 %
1"
#800
1!
1$
0"
#810
b11 %
1"
#820
0"
#830
0!
0$
b1 %
1"
#840
0"
#850
b10 %
1"
#860
1!
1$
0"
#870
b11 %
1"
#880
0"
#890
0!
0$
b1 %
1"
#900
0"
#910
b10 %
1"
#920
1!
1$
0"
#930
b11 %
1"
#940
0"
#950
0!
0$
b1 %
1"
#960
0"
#970
b10 %
1"
#980
1!
1$
0"
#990
b11 %
1"
#1000
0"
#1010
0!
0$
b1 %
1"
#1020
0"
#1030
b10 %
1"
#1040
1!
1$
0"
#1050
b11 %
1"
#1060
0"
#1070
0!
0$
b1 %
1"
#1080
0"
#1090
b10 %
1"
#1100
1!
1$
0"
#1110
b11 %
1"
#1120
