<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01//EN"
   "http://www.w3.org/TR/html4/strict.dtd">
<!--
generated by Pygments <http://pygments.org>
Copyright 2006-2019 by the Pygments team.
Licensed under the BSD license, see LICENSE for details.
-->
<html>
<head>
  <title></title>
  <meta http-equiv="content-type" content="text/html; charset=None">
  <style type="text/css">
/*
generated by Pygments <http://pygments.org>
Copyright 2006-2019 by the Pygments team.
Licensed under the BSD license, see LICENSE for details.
*/
td.linenos { background-color: #f0f0f0; padding-right: 10px; }
span.lineno { background-color: #f0f0f0; padding: 0 5px 0 5px; }
pre { line-height: 125%; }
body .hll { background-color: #ffffcc }
body  { background: #f8f8f8; }
body .c { color: #408080; font-style: italic } /* Comment */
body .err { border: 1px solid #FF0000 } /* Error */
body .k { color: #008000; font-weight: bold } /* Keyword */
body .o { color: #666666 } /* Operator */
body .ch { color: #408080; font-style: italic } /* Comment.Hashbang */
body .cm { color: #408080; font-style: italic } /* Comment.Multiline */
body .cp { color: #BC7A00 } /* Comment.Preproc */
body .cpf { color: #408080; font-style: italic } /* Comment.PreprocFile */
body .c1 { color: #408080; font-style: italic } /* Comment.Single */
body .cs { color: #408080; font-style: italic } /* Comment.Special */
body .gd { color: #A00000 } /* Generic.Deleted */
body .ge { font-style: italic } /* Generic.Emph */
body .gr { color: #FF0000 } /* Generic.Error */
body .gh { color: #000080; font-weight: bold } /* Generic.Heading */
body .gi { color: #00A000 } /* Generic.Inserted */
body .go { color: #888888 } /* Generic.Output */
body .gp { color: #000080; font-weight: bold } /* Generic.Prompt */
body .gs { font-weight: bold } /* Generic.Strong */
body .gu { color: #800080; font-weight: bold } /* Generic.Subheading */
body .gt { color: #0044DD } /* Generic.Traceback */
body .kc { color: #008000; font-weight: bold } /* Keyword.Constant */
body .kd { color: #008000; font-weight: bold } /* Keyword.Declaration */
body .kn { color: #008000; font-weight: bold } /* Keyword.Namespace */
body .kp { color: #008000 } /* Keyword.Pseudo */
body .kr { color: #008000; font-weight: bold } /* Keyword.Reserved */
body .kt { color: #B00040 } /* Keyword.Type */
body .m { color: #666666 } /* Literal.Number */
body .s { color: #BA2121 } /* Literal.String */
body .na { color: #7D9029 } /* Name.Attribute */
body .nb { color: #008000 } /* Name.Builtin */
body .nc { color: #0000FF; font-weight: bold } /* Name.Class */
body .no { color: #880000 } /* Name.Constant */
body .nd { color: #AA22FF } /* Name.Decorator */
body .ni { color: #999999; font-weight: bold } /* Name.Entity */
body .ne { color: #D2413A; font-weight: bold } /* Name.Exception */
body .nf { color: #0000FF } /* Name.Function */
body .nl { color: #A0A000 } /* Name.Label */
body .nn { color: #0000FF; font-weight: bold } /* Name.Namespace */
body .nt { color: #008000; font-weight: bold } /* Name.Tag */
body .nv { color: #19177C } /* Name.Variable */
body .ow { color: #AA22FF; font-weight: bold } /* Operator.Word */
body .w { color: #bbbbbb } /* Text.Whitespace */
body .mb { color: #666666 } /* Literal.Number.Bin */
body .mf { color: #666666 } /* Literal.Number.Float */
body .mh { color: #666666 } /* Literal.Number.Hex */
body .mi { color: #666666 } /* Literal.Number.Integer */
body .mo { color: #666666 } /* Literal.Number.Oct */
body .sa { color: #BA2121 } /* Literal.String.Affix */
body .sb { color: #BA2121 } /* Literal.String.Backtick */
body .sc { color: #BA2121 } /* Literal.String.Char */
body .dl { color: #BA2121 } /* Literal.String.Delimiter */
body .sd { color: #BA2121; font-style: italic } /* Literal.String.Doc */
body .s2 { color: #BA2121 } /* Literal.String.Double */
body .se { color: #BB6622; font-weight: bold } /* Literal.String.Escape */
body .sh { color: #BA2121 } /* Literal.String.Heredoc */
body .si { color: #BB6688; font-weight: bold } /* Literal.String.Interpol */
body .sx { color: #008000 } /* Literal.String.Other */
body .sr { color: #BB6688 } /* Literal.String.Regex */
body .s1 { color: #BA2121 } /* Literal.String.Single */
body .ss { color: #19177C } /* Literal.String.Symbol */
body .bp { color: #008000 } /* Name.Builtin.Pseudo */
body .fm { color: #0000FF } /* Name.Function.Magic */
body .vc { color: #19177C } /* Name.Variable.Class */
body .vg { color: #19177C } /* Name.Variable.Global */
body .vi { color: #19177C } /* Name.Variable.Instance */
body .vm { color: #19177C } /* Name.Variable.Magic */
body .il { color: #666666 } /* Literal.Number.Integer.Long */

  </style>
</head>
<body>
<h2></h2>

<table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a href="#l-1">  1</a>
<a href="#l-2">  2</a>
<a href="#l-3">  3</a>
<a href="#l-4">  4</a>
<a href="#l-5">  5</a>
<a href="#l-6">  6</a>
<a href="#l-7">  7</a>
<a href="#l-8">  8</a>
<a href="#l-9">  9</a>
<a href="#l-10"> 10</a>
<a href="#l-11"> 11</a>
<a href="#l-12"> 12</a>
<a href="#l-13"> 13</a>
<a href="#l-14"> 14</a>
<a href="#l-15"> 15</a>
<a href="#l-16"> 16</a>
<a href="#l-17"> 17</a>
<a href="#l-18"> 18</a>
<a href="#l-19"> 19</a>
<a href="#l-20"> 20</a>
<a href="#l-21"> 21</a>
<a href="#l-22"> 22</a>
<a href="#l-23"> 23</a>
<a href="#l-24"> 24</a>
<a href="#l-25"> 25</a>
<a href="#l-26"> 26</a>
<a href="#l-27"> 27</a>
<a href="#l-28"> 28</a>
<a href="#l-29"> 29</a>
<a href="#l-30"> 30</a>
<a href="#l-31"> 31</a>
<a href="#l-32"> 32</a>
<a href="#l-33"> 33</a>
<a href="#l-34"> 34</a>
<a href="#l-35"> 35</a>
<a href="#l-36"> 36</a>
<a href="#l-37"> 37</a>
<a href="#l-38"> 38</a>
<a href="#l-39"> 39</a>
<a href="#l-40"> 40</a>
<a href="#l-41"> 41</a>
<a href="#l-42"> 42</a>
<a href="#l-43"> 43</a>
<a href="#l-44"> 44</a>
<a href="#l-45"> 45</a>
<a href="#l-46"> 46</a>
<a href="#l-47"> 47</a>
<a href="#l-48"> 48</a>
<a href="#l-49"> 49</a>
<a href="#l-50"> 50</a>
<a href="#l-51"> 51</a>
<a href="#l-52"> 52</a>
<a href="#l-53"> 53</a>
<a href="#l-54"> 54</a>
<a href="#l-55"> 55</a>
<a href="#l-56"> 56</a>
<a href="#l-57"> 57</a>
<a href="#l-58"> 58</a>
<a href="#l-59"> 59</a>
<a href="#l-60"> 60</a>
<a href="#l-61"> 61</a>
<a href="#l-62"> 62</a>
<a href="#l-63"> 63</a>
<a href="#l-64"> 64</a>
<a href="#l-65"> 65</a>
<a href="#l-66"> 66</a>
<a href="#l-67"> 67</a>
<a href="#l-68"> 68</a>
<a href="#l-69"> 69</a>
<a href="#l-70"> 70</a>
<a href="#l-71"> 71</a>
<a href="#l-72"> 72</a>
<a href="#l-73"> 73</a>
<a href="#l-74"> 74</a>
<a href="#l-75"> 75</a>
<a href="#l-76"> 76</a>
<a href="#l-77"> 77</a>
<a href="#l-78"> 78</a>
<a href="#l-79"> 79</a>
<a href="#l-80"> 80</a>
<a href="#l-81"> 81</a>
<a href="#l-82"> 82</a>
<a href="#l-83"> 83</a>
<a href="#l-84"> 84</a>
<a href="#l-85"> 85</a>
<a href="#l-86"> 86</a>
<a href="#l-87"> 87</a>
<a href="#l-88"> 88</a>
<a href="#l-89"> 89</a>
<a href="#l-90"> 90</a>
<a href="#l-91"> 91</a>
<a href="#l-92"> 92</a>
<a href="#l-93"> 93</a>
<a href="#l-94"> 94</a>
<a href="#l-95"> 95</a>
<a href="#l-96"> 96</a>
<a href="#l-97"> 97</a>
<a href="#l-98"> 98</a>
<a href="#l-99"> 99</a>
<a href="#l-100">100</a>
<a href="#l-101">101</a>
<a href="#l-102">102</a>
<a href="#l-103">103</a>
<a href="#l-104">104</a>
<a href="#l-105">105</a>
<a href="#l-106">106</a>
<a href="#l-107">107</a>
<a href="#l-108">108</a>
<a href="#l-109">109</a>
<a href="#l-110">110</a>
<a href="#l-111">111</a>
<a href="#l-112">112</a>
<a href="#l-113">113</a>
<a href="#l-114">114</a>
<a href="#l-115">115</a>
<a href="#l-116">116</a>
<a href="#l-117">117</a>
<a href="#l-118">118</a>
<a href="#l-119">119</a>
<a href="#l-120">120</a>
<a href="#l-121">121</a>
<a href="#l-122">122</a>
<a href="#l-123">123</a>
<a href="#l-124">124</a>
<a href="#l-125">125</a>
<a href="#l-126">126</a>
<a href="#l-127">127</a>
<a href="#l-128">128</a>
<a href="#l-129">129</a>
<a href="#l-130">130</a>
<a href="#l-131">131</a>
<a href="#l-132">132</a>
<a href="#l-133">133</a>
<a href="#l-134">134</a>
<a href="#l-135">135</a>
<a href="#l-136">136</a>
<a href="#l-137">137</a>
<a href="#l-138">138</a>
<a href="#l-139">139</a>
<a href="#l-140">140</a>
<a href="#l-141">141</a>
<a href="#l-142">142</a>
<a href="#l-143">143</a>
<a href="#l-144">144</a>
<a href="#l-145">145</a>
<a href="#l-146">146</a>
<a href="#l-147">147</a>
<a href="#l-148">148</a>
<a href="#l-149">149</a>
<a href="#l-150">150</a>
<a href="#l-151">151</a>
<a href="#l-152">152</a>
<a href="#l-153">153</a>
<a href="#l-154">154</a>
<a href="#l-155">155</a>
<a href="#l-156">156</a>
<a href="#l-157">157</a>
<a href="#l-158">158</a>
<a href="#l-159">159</a>
<a href="#l-160">160</a>
<a href="#l-161">161</a>
<a href="#l-162">162</a>
<a href="#l-163">163</a>
<a href="#l-164">164</a>
<a href="#l-165">165</a>
<a href="#l-166">166</a>
<a href="#l-167">167</a>
<a href="#l-168">168</a>
<a href="#l-169">169</a>
<a href="#l-170">170</a>
<a href="#l-171">171</a>
<a href="#l-172">172</a>
<a href="#l-173">173</a>
<a href="#l-174">174</a>
<a href="#l-175">175</a>
<a href="#l-176">176</a>
<a href="#l-177">177</a>
<a href="#l-178">178</a>
<a href="#l-179">179</a>
<a href="#l-180">180</a>
<a href="#l-181">181</a>
<a href="#l-182">182</a>
<a href="#l-183">183</a>
<a href="#l-184">184</a>
<a href="#l-185">185</a>
<a href="#l-186">186</a>
<a href="#l-187">187</a>
<a href="#l-188">188</a>
<a href="#l-189">189</a>
<a href="#l-190">190</a>
<a href="#l-191">191</a>
<a href="#l-192">192</a>
<a href="#l-193">193</a>
<a href="#l-194">194</a>
<a href="#l-195">195</a>
<a href="#l-196">196</a>
<a href="#l-197">197</a>
<a href="#l-198">198</a>
<a href="#l-199">199</a>
<a href="#l-200">200</a>
<a href="#l-201">201</a>
<a href="#l-202">202</a>
<a href="#l-203">203</a>
<a href="#l-204">204</a>
<a href="#l-205">205</a>
<a href="#l-206">206</a>
<a href="#l-207">207</a>
<a href="#l-208">208</a>
<a href="#l-209">209</a>
<a href="#l-210">210</a>
<a href="#l-211">211</a>
<a href="#l-212">212</a>
<a href="#l-213">213</a>
<a href="#l-214">214</a>
<a href="#l-215">215</a>
<a href="#l-216">216</a>
<a href="#l-217">217</a>
<a href="#l-218">218</a>
<a href="#l-219">219</a>
<a href="#l-220">220</a>
<a href="#l-221">221</a>
<a href="#l-222">222</a>
<a href="#l-223">223</a>
<a href="#l-224">224</a>
<a href="#l-225">225</a>
<a href="#l-226">226</a>
<a href="#l-227">227</a>
<a href="#l-228">228</a>
<a href="#l-229">229</a>
<a href="#l-230">230</a>
<a href="#l-231">231</a>
<a href="#l-232">232</a>
<a href="#l-233">233</a>
<a href="#l-234">234</a>
<a href="#l-235">235</a>
<a href="#l-236">236</a>
<a href="#l-237">237</a>
<a href="#l-238">238</a>
<a href="#l-239">239</a>
<a href="#l-240">240</a>
<a href="#l-241">241</a>
<a href="#l-242">242</a>
<a href="#l-243">243</a>
<a href="#l-244">244</a>
<a href="#l-245">245</a>
<a href="#l-246">246</a>
<a href="#l-247">247</a>
<a href="#l-248">248</a>
<a href="#l-249">249</a>
<a href="#l-250">250</a>
<a href="#l-251">251</a>
<a href="#l-252">252</a>
<a href="#l-253">253</a>
<a href="#l-254">254</a>
<a href="#l-255">255</a>
<a href="#l-256">256</a>
<a href="#l-257">257</a>
<a href="#l-258">258</a>
<a href="#l-259">259</a>
<a href="#l-260">260</a>
<a href="#l-261">261</a>
<a href="#l-262">262</a>
<a href="#l-263">263</a>
<a href="#l-264">264</a>
<a href="#l-265">265</a>
<a href="#l-266">266</a>
<a href="#l-267">267</a>
<a href="#l-268">268</a>
<a href="#l-269">269</a>
<a href="#l-270">270</a>
<a href="#l-271">271</a>
<a href="#l-272">272</a>
<a href="#l-273">273</a>
<a href="#l-274">274</a>
<a href="#l-275">275</a>
<a href="#l-276">276</a>
<a href="#l-277">277</a>
<a href="#l-278">278</a>
<a href="#l-279">279</a>
<a href="#l-280">280</a>
<a href="#l-281">281</a>
<a href="#l-282">282</a>
<a href="#l-283">283</a>
<a href="#l-284">284</a>
<a href="#l-285">285</a>
<a href="#l-286">286</a>
<a href="#l-287">287</a>
<a href="#l-288">288</a>
<a href="#l-289">289</a>
<a href="#l-290">290</a>
<a href="#l-291">291</a>
<a href="#l-292">292</a>
<a href="#l-293">293</a>
<a href="#l-294">294</a>
<a href="#l-295">295</a>
<a href="#l-296">296</a>
<a href="#l-297">297</a>
<a href="#l-298">298</a>
<a href="#l-299">299</a>
<a href="#l-300">300</a>
<a href="#l-301">301</a>
<a href="#l-302">302</a>
<a href="#l-303">303</a>
<a href="#l-304">304</a>
<a href="#l-305">305</a>
<a href="#l-306">306</a>
<a href="#l-307">307</a>
<a href="#l-308">308</a>
<a href="#l-309">309</a>
<a href="#l-310">310</a>
<a href="#l-311">311</a>
<a href="#l-312">312</a>
<a href="#l-313">313</a>
<a href="#l-314">314</a>
<a href="#l-315">315</a>
<a href="#l-316">316</a>
<a href="#l-317">317</a>
<a href="#l-318">318</a>
<a href="#l-319">319</a>
<a href="#l-320">320</a>
<a href="#l-321">321</a>
<a href="#l-322">322</a>
<a href="#l-323">323</a>
<a href="#l-324">324</a>
<a href="#l-325">325</a>
<a href="#l-326">326</a>
<a href="#l-327">327</a>
<a href="#l-328">328</a>
<a href="#l-329">329</a>
<a href="#l-330">330</a>
<a href="#l-331">331</a>
<a href="#l-332">332</a>
<a href="#l-333">333</a>
<a href="#l-334">334</a>
<a href="#l-335">335</a>
<a href="#l-336">336</a>
<a href="#l-337">337</a>
<a href="#l-338">338</a>
<a href="#l-339">339</a>
<a href="#l-340">340</a>
<a href="#l-341">341</a>
<a href="#l-342">342</a>
<a href="#l-343">343</a>
<a href="#l-344">344</a>
<a href="#l-345">345</a>
<a href="#l-346">346</a>
<a href="#l-347">347</a>
<a href="#l-348">348</a>
<a href="#l-349">349</a>
<a href="#l-350">350</a>
<a href="#l-351">351</a>
<a href="#l-352">352</a>
<a href="#l-353">353</a>
<a href="#l-354">354</a>
<a href="#l-355">355</a>
<a href="#l-356">356</a>
<a href="#l-357">357</a>
<a href="#l-358">358</a>
<a href="#l-359">359</a>
<a href="#l-360">360</a>
<a href="#l-361">361</a>
<a href="#l-362">362</a>
<a href="#l-363">363</a>
<a href="#l-364">364</a>
<a href="#l-365">365</a>
<a href="#l-366">366</a>
<a href="#l-367">367</a>
<a href="#l-368">368</a>
<a href="#l-369">369</a>
<a href="#l-370">370</a>
<a href="#l-371">371</a>
<a href="#l-372">372</a>
<a href="#l-373">373</a>
<a href="#l-374">374</a>
<a href="#l-375">375</a>
<a href="#l-376">376</a>
<a href="#l-377">377</a>
<a href="#l-378">378</a>
<a href="#l-379">379</a>
<a href="#l-380">380</a>
<a href="#l-381">381</a>
<a href="#l-382">382</a>
<a href="#l-383">383</a>
<a href="#l-384">384</a>
<a href="#l-385">385</a>
<a href="#l-386">386</a>
<a href="#l-387">387</a>
<a href="#l-388">388</a>
<a href="#l-389">389</a>
<a href="#l-390">390</a>
<a href="#l-391">391</a>
<a href="#l-392">392</a>
<a href="#l-393">393</a>
<a href="#l-394">394</a>
<a href="#l-395">395</a>
<a href="#l-396">396</a>
<a href="#l-397">397</a>
<a href="#l-398">398</a>
<a href="#l-399">399</a>
<a href="#l-400">400</a>
<a href="#l-401">401</a>
<a href="#l-402">402</a>
<a href="#l-403">403</a>
<a href="#l-404">404</a>
<a href="#l-405">405</a>
<a href="#l-406">406</a>
<a href="#l-407">407</a>
<a href="#l-408">408</a>
<a href="#l-409">409</a>
<a href="#l-410">410</a>
<a href="#l-411">411</a>
<a href="#l-412">412</a>
<a href="#l-413">413</a>
<a href="#l-414">414</a>
<a href="#l-415">415</a>
<a href="#l-416">416</a>
<a href="#l-417">417</a>
<a href="#l-418">418</a>
<a href="#l-419">419</a>
<a href="#l-420">420</a>
<a href="#l-421">421</a>
<a href="#l-422">422</a>
<a href="#l-423">423</a>
<a href="#l-424">424</a>
<a href="#l-425">425</a>
<a href="#l-426">426</a>
<a href="#l-427">427</a>
<a href="#l-428">428</a>
<a href="#l-429">429</a>
<a href="#l-430">430</a>
<a href="#l-431">431</a>
<a href="#l-432">432</a>
<a href="#l-433">433</a>
<a href="#l-434">434</a>
<a href="#l-435">435</a>
<a href="#l-436">436</a>
<a href="#l-437">437</a>
<a href="#l-438">438</a>
<a href="#l-439">439</a>
<a href="#l-440">440</a>
<a href="#l-441">441</a>
<a href="#l-442">442</a>
<a href="#l-443">443</a>
<a href="#l-444">444</a>
<a href="#l-445">445</a>
<a href="#l-446">446</a>
<a href="#l-447">447</a>
<a href="#l-448">448</a>
<a href="#l-449">449</a>
<a href="#l-450">450</a>
<a href="#l-451">451</a>
<a href="#l-452">452</a>
<a href="#l-453">453</a>
<a href="#l-454">454</a>
<a href="#l-455">455</a>
<a href="#l-456">456</a>
<a href="#l-457">457</a>
<a href="#l-458">458</a>
<a href="#l-459">459</a>
<a href="#l-460">460</a>
<a href="#l-461">461</a>
<a href="#l-462">462</a>
<a href="#l-463">463</a>
<a href="#l-464">464</a>
<a href="#l-465">465</a>
<a href="#l-466">466</a>
<a href="#l-467">467</a>
<a href="#l-468">468</a>
<a href="#l-469">469</a>
<a href="#l-470">470</a>
<a href="#l-471">471</a>
<a href="#l-472">472</a>
<a href="#l-473">473</a>
<a href="#l-474">474</a>
<a href="#l-475">475</a>
<a href="#l-476">476</a>
<a href="#l-477">477</a>
<a href="#l-478">478</a>
<a href="#l-479">479</a>
<a href="#l-480">480</a>
<a href="#l-481">481</a>
<a href="#l-482">482</a>
<a href="#l-483">483</a>
<a href="#l-484">484</a>
<a href="#l-485">485</a>
<a href="#l-486">486</a>
<a href="#l-487">487</a>
<a href="#l-488">488</a>
<a href="#l-489">489</a>
<a href="#l-490">490</a>
<a href="#l-491">491</a>
<a href="#l-492">492</a>
<a href="#l-493">493</a>
<a href="#l-494">494</a>
<a href="#l-495">495</a>
<a href="#l-496">496</a>
<a href="#l-497">497</a>
<a href="#l-498">498</a>
<a href="#l-499">499</a>
<a href="#l-500">500</a>
<a href="#l-501">501</a>
<a href="#l-502">502</a>
<a href="#l-503">503</a>
<a href="#l-504">504</a>
<a href="#l-505">505</a>
<a href="#l-506">506</a>
<a href="#l-507">507</a>
<a href="#l-508">508</a>
<a href="#l-509">509</a>
<a href="#l-510">510</a>
<a href="#l-511">511</a>
<a href="#l-512">512</a>
<a href="#l-513">513</a>
<a href="#l-514">514</a>
<a href="#l-515">515</a>
<a href="#l-516">516</a>
<a href="#l-517">517</a>
<a href="#l-518">518</a>
<a href="#l-519">519</a>
<a href="#l-520">520</a>
<a href="#l-521">521</a>
<a href="#l-522">522</a>
<a href="#l-523">523</a>
<a href="#l-524">524</a>
<a href="#l-525">525</a>
<a href="#l-526">526</a>
<a href="#l-527">527</a>
<a href="#l-528">528</a>
<a href="#l-529">529</a>
<a href="#l-530">530</a>
<a href="#l-531">531</a>
<a href="#l-532">532</a>
<a href="#l-533">533</a>
<a href="#l-534">534</a>
<a href="#l-535">535</a>
<a href="#l-536">536</a>
<a href="#l-537">537</a>
<a href="#l-538">538</a>
<a href="#l-539">539</a>
<a href="#l-540">540</a>
<a href="#l-541">541</a>
<a href="#l-542">542</a>
<a href="#l-543">543</a>
<a href="#l-544">544</a>
<a href="#l-545">545</a>
<a href="#l-546">546</a>
<a href="#l-547">547</a>
<a href="#l-548">548</a>
<a href="#l-549">549</a>
<a href="#l-550">550</a>
<a href="#l-551">551</a>
<a href="#l-552">552</a>
<a href="#l-553">553</a>
<a href="#l-554">554</a>
<a href="#l-555">555</a>
<a href="#l-556">556</a>
<a href="#l-557">557</a>
<a href="#l-558">558</a>
<a href="#l-559">559</a>
<a href="#l-560">560</a>
<a href="#l-561">561</a>
<a href="#l-562">562</a>
<a href="#l-563">563</a>
<a href="#l-564">564</a>
<a href="#l-565">565</a>
<a href="#l-566">566</a>
<a href="#l-567">567</a>
<a href="#l-568">568</a>
<a href="#l-569">569</a>
<a href="#l-570">570</a>
<a href="#l-571">571</a>
<a href="#l-572">572</a>
<a href="#l-573">573</a>
<a href="#l-574">574</a>
<a href="#l-575">575</a>
<a href="#l-576">576</a>
<a href="#l-577">577</a>
<a href="#l-578">578</a>
<a href="#l-579">579</a>
<a href="#l-580">580</a>
<a href="#l-581">581</a>
<a href="#l-582">582</a>
<a href="#l-583">583</a>
<a href="#l-584">584</a>
<a href="#l-585">585</a>
<a href="#l-586">586</a>
<a href="#l-587">587</a>
<a href="#l-588">588</a>
<a href="#l-589">589</a>
<a href="#l-590">590</a>
<a href="#l-591">591</a>
<a href="#l-592">592</a>
<a href="#l-593">593</a>
<a href="#l-594">594</a>
<a href="#l-595">595</a>
<a href="#l-596">596</a>
<a href="#l-597">597</a>
<a href="#l-598">598</a>
<a href="#l-599">599</a>
<a href="#l-600">600</a>
<a href="#l-601">601</a>
<a href="#l-602">602</a>
<a href="#l-603">603</a>
<a href="#l-604">604</a>
<a href="#l-605">605</a>
<a href="#l-606">606</a>
<a href="#l-607">607</a>
<a href="#l-608">608</a>
<a href="#l-609">609</a>
<a href="#l-610">610</a>
<a href="#l-611">611</a>
<a href="#l-612">612</a>
<a href="#l-613">613</a>
<a href="#l-614">614</a>
<a href="#l-615">615</a>
<a href="#l-616">616</a>
<a href="#l-617">617</a>
<a href="#l-618">618</a>
<a href="#l-619">619</a>
<a href="#l-620">620</a>
<a href="#l-621">621</a>
<a href="#l-622">622</a>
<a href="#l-623">623</a>
<a href="#l-624">624</a>
<a href="#l-625">625</a>
<a href="#l-626">626</a>
<a href="#l-627">627</a>
<a href="#l-628">628</a>
<a href="#l-629">629</a>
<a href="#l-630">630</a>
<a href="#l-631">631</a>
<a href="#l-632">632</a>
<a href="#l-633">633</a>
<a href="#l-634">634</a>
<a href="#l-635">635</a>
<a href="#l-636">636</a>
<a href="#l-637">637</a>
<a href="#l-638">638</a>
<a href="#l-639">639</a>
<a href="#l-640">640</a>
<a href="#l-641">641</a>
<a href="#l-642">642</a>
<a href="#l-643">643</a>
<a href="#l-644">644</a>
<a href="#l-645">645</a>
<a href="#l-646">646</a>
<a href="#l-647">647</a>
<a href="#l-648">648</a>
<a href="#l-649">649</a>
<a href="#l-650">650</a>
<a href="#l-651">651</a>
<a href="#l-652">652</a>
<a href="#l-653">653</a>
<a href="#l-654">654</a>
<a href="#l-655">655</a>
<a href="#l-656">656</a>
<a href="#l-657">657</a>
<a href="#l-658">658</a>
<a href="#l-659">659</a>
<a href="#l-660">660</a>
<a href="#l-661">661</a>
<a href="#l-662">662</a>
<a href="#l-663">663</a>
<a href="#l-664">664</a>
<a href="#l-665">665</a>
<a href="#l-666">666</a>
<a href="#l-667">667</a>
<a href="#l-668">668</a>
<a href="#l-669">669</a>
<a href="#l-670">670</a>
<a href="#l-671">671</a>
<a href="#l-672">672</a>
<a href="#l-673">673</a>
<a href="#l-674">674</a>
<a href="#l-675">675</a>
<a href="#l-676">676</a>
<a href="#l-677">677</a>
<a href="#l-678">678</a>
<a href="#l-679">679</a>
<a href="#l-680">680</a>
<a href="#l-681">681</a>
<a href="#l-682">682</a>
<a href="#l-683">683</a>
<a href="#l-684">684</a>
<a href="#l-685">685</a>
<a href="#l-686">686</a>
<a href="#l-687">687</a>
<a href="#l-688">688</a>
<a href="#l-689">689</a>
<a href="#l-690">690</a>
<a href="#l-691">691</a>
<a href="#l-692">692</a>
<a href="#l-693">693</a>
<a href="#l-694">694</a>
<a href="#l-695">695</a>
<a href="#l-696">696</a>
<a href="#l-697">697</a></pre></div></td><td class="code"><div class="highlight"><span class="filename">third_party/cores/swerv/design/dma_ctrl.sv</span><pre><span></span><a name="l-1"></a><span class="c1">// SPDX-License-Identifier: Apache-2.0</span>
<a name="l-2"></a><span class="c1">// Copyright 2019 Western Digital Corporation or its affiliates.</span>
<a name="l-3"></a><span class="c1">// </span>
<a name="l-4"></a><span class="c1">// Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);</span>
<a name="l-5"></a><span class="c1">// you may not use this file except in compliance with the License.</span>
<a name="l-6"></a><span class="c1">// You may obtain a copy of the License at</span>
<a name="l-7"></a><span class="c1">// </span>
<a name="l-8"></a><span class="c1">// http://www.apache.org/licenses/LICENSE-2.0</span>
<a name="l-9"></a><span class="c1">// </span>
<a name="l-10"></a><span class="c1">// Unless required by applicable law or agreed to in writing, software</span>
<a name="l-11"></a><span class="c1">// distributed under the License is distributed on an &quot;AS IS&quot; BASIS,</span>
<a name="l-12"></a><span class="c1">// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</span>
<a name="l-13"></a><span class="c1">// See the License for the specific language governing permissions and</span>
<a name="l-14"></a><span class="c1">// limitations under the License.</span>
<a name="l-15"></a>
<a name="l-16"></a><span class="c1">//********************************************************************************</span>
<a name="l-17"></a><span class="c1">// $Id$</span>
<a name="l-18"></a><span class="c1">//</span>
<a name="l-19"></a><span class="c1">// Function: Top level SWERV core file</span>
<a name="l-20"></a><span class="c1">// Comments: </span>
<a name="l-21"></a><span class="c1">//</span>
<a name="l-22"></a><span class="c1">//********************************************************************************</span>
<a name="l-23"></a>
<a name="l-24"></a><span class="k">module</span> <span class="n">dma_ctrl</span> <span class="p">(</span>
<a name="l-25"></a>   <span class="k">input</span> <span class="k">logic</span>         <span class="n">clk</span><span class="p">,</span>
<a name="l-26"></a>   <span class="k">input</span> <span class="k">logic</span>         <span class="n">free_clk</span><span class="p">,</span>
<a name="l-27"></a>   <span class="k">input</span> <span class="k">logic</span>         <span class="n">rst_l</span><span class="p">,</span>
<a name="l-28"></a>   <span class="k">input</span> <span class="k">logic</span>         <span class="n">dma_bus_clk_en</span><span class="p">,</span> <span class="c1">// slave bus clock enable</span>
<a name="l-29"></a>   <span class="k">input</span> <span class="k">logic</span>         <span class="n">clk_override</span><span class="p">,</span>
<a name="l-30"></a>
<a name="l-31"></a>   <span class="c1">// AXI signals               </span>
<a name="l-32"></a>   <span class="c1">// AXI Write Channels</span>
<a name="l-33"></a>   <span class="k">input</span>  <span class="k">logic</span>                         <span class="n">dma_axi_awvalid</span><span class="p">,</span>
<a name="l-34"></a>   <span class="k">output</span> <span class="k">logic</span>                         <span class="n">dma_axi_awready</span><span class="p">,</span>
<a name="l-35"></a>   <span class="k">input</span>  <span class="k">logic</span> <span class="p">[</span><span class="no">`RV_DMA_BUS_TAG</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>   <span class="n">dma_axi_awid</span><span class="p">,</span>
<a name="l-36"></a>   <span class="k">input</span>  <span class="k">logic</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                  <span class="n">dma_axi_awaddr</span><span class="p">,</span>
<a name="l-37"></a>   <span class="k">input</span>  <span class="k">logic</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                   <span class="n">dma_axi_awsize</span><span class="p">,</span>
<a name="l-38"></a>   <span class="k">input</span>  <span class="k">logic</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                   <span class="n">dma_axi_awprot</span><span class="p">,</span>
<a name="l-39"></a>   <span class="k">input</span>  <span class="k">logic</span> <span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                   <span class="n">dma_axi_awlen</span><span class="p">,</span>
<a name="l-40"></a>   <span class="k">input</span>  <span class="k">logic</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                   <span class="n">dma_axi_awburst</span><span class="p">,</span>
<a name="l-41"></a>
<a name="l-42"></a>   <span class="k">input</span>  <span class="k">logic</span>                         <span class="n">dma_axi_wvalid</span><span class="p">,</span>                                       
<a name="l-43"></a>   <span class="k">output</span> <span class="k">logic</span>                         <span class="n">dma_axi_wready</span><span class="p">,</span>
<a name="l-44"></a>   <span class="k">input</span>  <span class="k">logic</span> <span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                  <span class="n">dma_axi_wdata</span><span class="p">,</span>
<a name="l-45"></a>   <span class="k">input</span>  <span class="k">logic</span> <span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                   <span class="n">dma_axi_wstrb</span><span class="p">,</span>
<a name="l-46"></a>   <span class="k">input</span>  <span class="k">logic</span>                         <span class="n">dma_axi_wlast</span><span class="p">,</span>
<a name="l-47"></a>                                        
<a name="l-48"></a>   <span class="k">output</span> <span class="k">logic</span>                         <span class="n">dma_axi_bvalid</span><span class="p">,</span>
<a name="l-49"></a>   <span class="k">input</span>  <span class="k">logic</span>                         <span class="n">dma_axi_bready</span><span class="p">,</span>
<a name="l-50"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                   <span class="n">dma_axi_bresp</span><span class="p">,</span>
<a name="l-51"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="no">`RV_DMA_BUS_TAG</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>   <span class="n">dma_axi_bid</span><span class="p">,</span>
<a name="l-52"></a>
<a name="l-53"></a>   <span class="c1">// AXI Read Channels</span>
<a name="l-54"></a>   <span class="k">input</span>  <span class="k">logic</span>                         <span class="n">dma_axi_arvalid</span><span class="p">,</span>
<a name="l-55"></a>   <span class="k">output</span> <span class="k">logic</span>                         <span class="n">dma_axi_arready</span><span class="p">,</span>
<a name="l-56"></a>   <span class="k">input</span>  <span class="k">logic</span> <span class="p">[</span><span class="no">`RV_DMA_BUS_TAG</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>   <span class="n">dma_axi_arid</span><span class="p">,</span>
<a name="l-57"></a>   <span class="k">input</span>  <span class="k">logic</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                  <span class="n">dma_axi_araddr</span><span class="p">,</span>                                     
<a name="l-58"></a>   <span class="k">input</span>  <span class="k">logic</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                   <span class="n">dma_axi_arsize</span><span class="p">,</span>
<a name="l-59"></a>   <span class="k">input</span>  <span class="k">logic</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                   <span class="n">dma_axi_arprot</span><span class="p">,</span>
<a name="l-60"></a>   <span class="k">input</span>  <span class="k">logic</span> <span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                   <span class="n">dma_axi_arlen</span><span class="p">,</span>
<a name="l-61"></a>   <span class="k">input</span>  <span class="k">logic</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                   <span class="n">dma_axi_arburst</span><span class="p">,</span>
<a name="l-62"></a>
<a name="l-63"></a>   <span class="k">output</span> <span class="k">logic</span>                         <span class="n">dma_axi_rvalid</span><span class="p">,</span>
<a name="l-64"></a>   <span class="k">input</span>  <span class="k">logic</span>                         <span class="n">dma_axi_rready</span><span class="p">,</span>
<a name="l-65"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="no">`RV_DMA_BUS_TAG</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>   <span class="n">dma_axi_rid</span><span class="p">,</span>
<a name="l-66"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                  <span class="n">dma_axi_rdata</span><span class="p">,</span>
<a name="l-67"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                   <span class="n">dma_axi_rresp</span><span class="p">,</span>
<a name="l-68"></a>   <span class="k">output</span> <span class="k">logic</span>                         <span class="n">dma_axi_rlast</span><span class="p">,</span>
<a name="l-69"></a>
<a name="l-70"></a>   <span class="k">output</span> <span class="k">logic</span>                        <span class="n">dma_slv_algn_err</span><span class="p">,</span>                 
<a name="l-71"></a>   <span class="c1">// Debug signals</span>
<a name="l-72"></a>   <span class="k">input</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>  <span class="n">dbg_cmd_addr</span><span class="p">,</span>
<a name="l-73"></a>   <span class="k">input</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>  <span class="n">dbg_cmd_wrdata</span><span class="p">,</span>
<a name="l-74"></a>   <span class="k">input</span> <span class="k">logic</span>         <span class="n">dbg_cmd_valid</span><span class="p">,</span> 
<a name="l-75"></a>   <span class="k">input</span> <span class="k">logic</span>         <span class="n">dbg_cmd_write</span><span class="p">,</span> <span class="c1">// 1: write command, 0: read_command</span>
<a name="l-76"></a>   <span class="k">input</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>   <span class="n">dbg_cmd_type</span><span class="p">,</span> <span class="c1">// 0:gpr 1:csr 2: memory </span>
<a name="l-77"></a>   <span class="k">input</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>   <span class="n">dbg_cmd_size</span><span class="p">,</span> <span class="c1">// size of the abstract mem access debug command</span>
<a name="l-78"></a>
<a name="l-79"></a>   <span class="k">input</span>  <span class="k">logic</span>        <span class="n">dbg_dma_bubble</span><span class="p">,</span>   <span class="c1">// Debug needs a bubble to send a valid</span>
<a name="l-80"></a>   <span class="k">output</span> <span class="k">logic</span>        <span class="n">dma_dbg_ready</span><span class="p">,</span>    <span class="c1">// DMA is ready to accept debug request</span>
<a name="l-81"></a>
<a name="l-82"></a>   <span class="k">output</span> <span class="k">logic</span>        <span class="n">dma_dbg_cmd_done</span><span class="p">,</span>
<a name="l-83"></a>   <span class="k">output</span> <span class="k">logic</span>        <span class="n">dma_dbg_cmd_fail</span><span class="p">,</span>
<a name="l-84"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">dma_dbg_rddata</span><span class="p">,</span>
<a name="l-85"></a>                 
<a name="l-86"></a>   <span class="c1">// Core side signals</span>
<a name="l-87"></a>   <span class="k">output</span> <span class="k">logic</span>        <span class="n">dma_dccm_req</span><span class="p">,</span> <span class="c1">// DMA dccm request (only one of dccm/iccm will be set)</span>
<a name="l-88"></a>   <span class="k">output</span> <span class="k">logic</span>        <span class="n">dma_iccm_req</span><span class="p">,</span> <span class="c1">// DMA iccm request</span>
<a name="l-89"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">dma_mem_addr</span><span class="p">,</span> <span class="c1">// DMA request address</span>
<a name="l-90"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>  <span class="n">dma_mem_sz</span><span class="p">,</span> <span class="c1">// DMA request size</span>
<a name="l-91"></a>   <span class="k">output</span> <span class="k">logic</span>        <span class="n">dma_mem_write</span><span class="p">,</span> <span class="c1">// DMA write to dccm/iccm</span>
<a name="l-92"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">dma_mem_wdata</span><span class="p">,</span> <span class="c1">// DMA write data</span>
<a name="l-93"></a>
<a name="l-94"></a>   <span class="k">input</span> <span class="k">logic</span>         <span class="n">dccm_dma_rvalid</span><span class="p">,</span>    <span class="c1">// dccm data valid for DMA read</span>
<a name="l-95"></a>   <span class="k">input</span> <span class="k">logic</span>         <span class="n">dccm_dma_ecc_error</span><span class="p">,</span> <span class="c1">// ECC error on DMA read</span>
<a name="l-96"></a>   <span class="k">input</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>  <span class="n">dccm_dma_rdata</span><span class="p">,</span>     <span class="c1">// dccm data for DMA read</span>
<a name="l-97"></a>   <span class="k">input</span> <span class="k">logic</span>         <span class="n">iccm_dma_rvalid</span><span class="p">,</span>    <span class="c1">// iccm data valid for DMA read</span>
<a name="l-98"></a>   <span class="k">input</span> <span class="k">logic</span>         <span class="n">iccm_dma_ecc_error</span><span class="p">,</span> <span class="c1">// ECC error on DMA read</span>
<a name="l-99"></a>   <span class="k">input</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>  <span class="n">iccm_dma_rdata</span><span class="p">,</span>     <span class="c1">// iccm data for DMA read</span>
<a name="l-100"></a>
<a name="l-101"></a>   <span class="k">output</span> <span class="k">logic</span>        <span class="n">dma_dccm_stall_any</span><span class="p">,</span> <span class="c1">// stall dccm pipe (bubble) so that DMA can proceed</span>
<a name="l-102"></a>   <span class="k">output</span> <span class="k">logic</span>        <span class="n">dma_iccm_stall_any</span><span class="p">,</span> <span class="c1">// stall iccm pipe (bubble) so that DMA can proceed</span>
<a name="l-103"></a>   <span class="k">input</span> <span class="k">logic</span>         <span class="n">dccm_ready</span><span class="p">,</span> <span class="c1">// dccm ready to accept DMA request</span>
<a name="l-104"></a>   <span class="k">input</span> <span class="k">logic</span>         <span class="n">iccm_ready</span><span class="p">,</span> <span class="c1">// iccm ready to accept DMA request</span>
<a name="l-105"></a>   <span class="k">input</span> <span class="k">logic</span>         <span class="n">dec_tlu_stall_dma</span><span class="p">,</span> <span class="c1">// stall dma accesses, tlu is attempting to enter halt/debug mode</span>
<a name="l-106"></a>   <span class="k">input</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>   <span class="n">dec_tlu_dma_qos_prty</span><span class="p">,</span>    <span class="c1">// DMA QoS priority coming from MFDC [18:15]</span>
<a name="l-107"></a>                 
<a name="l-108"></a>   <span class="k">input</span> <span class="k">logic</span>         <span class="n">scan_mode</span>                 
<a name="l-109"></a><span class="p">);</span>
<a name="l-110"></a>
<a name="l-111"></a><span class="no">`include</span> <span class="s">&quot;global.h&quot;</span>
<a name="l-112"></a>   
<a name="l-113"></a>   <span class="k">localparam</span> <span class="no">DEPTH</span> <span class="o">=</span> <span class="no">DMA_BUF_DEPTH</span><span class="p">;</span>
<a name="l-114"></a>   <span class="k">localparam</span> <span class="no">DEPTH_PTR</span> <span class="o">=</span> <span class="n">$clog2</span><span class="p">(</span><span class="no">DEPTH</span><span class="p">);</span>
<a name="l-115"></a>   <span class="k">localparam</span> <span class="no">NACK_COUNT</span> <span class="o">=</span> <span class="mh">7</span><span class="p">;</span>
<a name="l-116"></a>   
<a name="l-117"></a>   <span class="k">logic</span> <span class="p">[</span><span class="no">DEPTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>        <span class="n">fifo_valid</span><span class="p">;</span>
<a name="l-118"></a>   <span class="k">logic</span> <span class="p">[</span><span class="no">DEPTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">][</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>   <span class="n">fifo_error</span><span class="p">;</span>
<a name="l-119"></a>   <span class="k">logic</span> <span class="p">[</span><span class="no">DEPTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>        <span class="n">fifo_dccm_valid</span><span class="p">;</span>
<a name="l-120"></a>   <span class="k">logic</span> <span class="p">[</span><span class="no">DEPTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>        <span class="n">fifo_iccm_valid</span><span class="p">;</span>
<a name="l-121"></a>   <span class="k">logic</span> <span class="p">[</span><span class="no">DEPTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>        <span class="n">fifo_data_valid</span><span class="p">;</span>
<a name="l-122"></a>   <span class="k">logic</span> <span class="p">[</span><span class="no">DEPTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>        <span class="n">fifo_data_bus_valid</span><span class="p">;</span>
<a name="l-123"></a>   <span class="k">logic</span> <span class="p">[</span><span class="no">DEPTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>        <span class="n">fifo_error_bus</span><span class="p">;</span>
<a name="l-124"></a>   <span class="k">logic</span> <span class="p">[</span><span class="no">DEPTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>        <span class="n">fifo_rpend</span><span class="p">;</span>
<a name="l-125"></a>   <span class="k">logic</span> <span class="p">[</span><span class="no">DEPTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>        <span class="n">fifo_done</span><span class="p">;</span>      <span class="c1">// DMA trxn is done in core</span>
<a name="l-126"></a>   <span class="k">logic</span> <span class="p">[</span><span class="no">DEPTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>        <span class="n">fifo_done_bus</span><span class="p">;</span>  <span class="c1">// DMA trxn is done in core synced to bus</span>
<a name="l-127"></a>   <span class="k">logic</span> <span class="p">[</span><span class="no">DEPTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>        <span class="n">fifo_rsp_done</span><span class="p">;</span>  <span class="c1">// DMA response sent to bus</span>
<a name="l-128"></a>   <span class="k">logic</span> <span class="p">[</span><span class="no">DEPTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">][</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>  <span class="n">fifo_addr</span><span class="p">;</span>
<a name="l-129"></a>   <span class="k">logic</span> <span class="p">[</span><span class="no">DEPTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">][</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>   <span class="n">fifo_sz</span><span class="p">;</span>
<a name="l-130"></a>   <span class="k">logic</span> <span class="p">[</span><span class="no">DEPTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>        <span class="n">fifo_write</span><span class="p">;</span>
<a name="l-131"></a>   <span class="k">logic</span> <span class="p">[</span><span class="no">DEPTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>        <span class="n">fifo_posted_write</span><span class="p">;</span>
<a name="l-132"></a>   <span class="k">logic</span> <span class="p">[</span><span class="no">DEPTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>        <span class="n">fifo_dbg</span><span class="p">;</span>
<a name="l-133"></a>   <span class="k">logic</span> <span class="p">[</span><span class="no">DEPTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">][</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>  <span class="n">fifo_data</span><span class="p">;</span>
<a name="l-134"></a>   <span class="k">logic</span> <span class="p">[</span><span class="no">DEPTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">][</span><span class="no">DMA_BUS_TAG</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>  <span class="n">fifo_tag</span><span class="p">;</span>
<a name="l-135"></a>   
<a name="l-136"></a>   <span class="k">logic</span> <span class="p">[</span><span class="no">DEPTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>        <span class="n">fifo_cmd_en</span><span class="p">;</span>
<a name="l-137"></a>   <span class="k">logic</span> <span class="p">[</span><span class="no">DEPTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>        <span class="n">fifo_valid_en</span><span class="p">;</span>
<a name="l-138"></a>   <span class="k">logic</span> <span class="p">[</span><span class="no">DEPTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>        <span class="n">fifo_data_en</span><span class="p">;</span>
<a name="l-139"></a>   <span class="k">logic</span> <span class="p">[</span><span class="no">DEPTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>        <span class="n">fifo_data_bus_en</span><span class="p">;</span>
<a name="l-140"></a>   <span class="k">logic</span> <span class="p">[</span><span class="no">DEPTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>        <span class="n">fifo_pend_en</span><span class="p">;</span>
<a name="l-141"></a>   <span class="k">logic</span> <span class="p">[</span><span class="no">DEPTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>        <span class="n">fifo_done_en</span><span class="p">;</span>
<a name="l-142"></a>   <span class="k">logic</span> <span class="p">[</span><span class="no">DEPTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>        <span class="n">fifo_done_bus_en</span><span class="p">;</span>
<a name="l-143"></a>   <span class="k">logic</span> <span class="p">[</span><span class="no">DEPTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>        <span class="n">fifo_error_en</span><span class="p">;</span>
<a name="l-144"></a>   <span class="k">logic</span> <span class="p">[</span><span class="no">DEPTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>        <span class="n">fifo_error_bus_en</span><span class="p">;</span>
<a name="l-145"></a>   <span class="c1">//logic [DEPTH-1:0]      fifo_rsp_done_en;</span>
<a name="l-146"></a>   <span class="k">logic</span> <span class="p">[</span><span class="no">DEPTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>        <span class="n">fifo_reset</span><span class="p">;</span>
<a name="l-147"></a>   <span class="k">logic</span> <span class="p">[</span><span class="no">DEPTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">][</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>   <span class="n">fifo_error_in</span><span class="p">;</span>
<a name="l-148"></a>   <span class="k">logic</span> <span class="p">[</span><span class="no">DEPTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">][</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>  <span class="n">fifo_data_in</span><span class="p">;</span>
<a name="l-149"></a>
<a name="l-150"></a>   <span class="k">logic</span>                    <span class="n">fifo_write_in</span><span class="p">;</span>
<a name="l-151"></a>   <span class="k">logic</span>                    <span class="n">fifo_posted_write_in</span><span class="p">;</span>
<a name="l-152"></a>   <span class="k">logic</span>                    <span class="n">fifo_dbg_in</span><span class="p">;</span>
<a name="l-153"></a>   <span class="k">logic</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>             <span class="n">fifo_addr_in</span><span class="p">;</span>
<a name="l-154"></a>   <span class="k">logic</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>              <span class="n">fifo_sz_in</span><span class="p">;</span>
<a name="l-155"></a>   
<a name="l-156"></a>   <span class="k">logic</span> <span class="p">[</span><span class="no">DEPTH_PTR</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>    <span class="n">RspPtr</span><span class="p">,</span> <span class="n">PrevRspPtr</span><span class="p">,</span> <span class="n">NxtRspPtr</span><span class="p">;</span>
<a name="l-157"></a>   <span class="k">logic</span> <span class="p">[</span><span class="no">DEPTH_PTR</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>    <span class="n">WrPtr</span><span class="p">,</span> <span class="n">NxtWrPtr</span><span class="p">;</span>
<a name="l-158"></a>   <span class="k">logic</span> <span class="p">[</span><span class="no">DEPTH_PTR</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>    <span class="n">RdPtr</span><span class="p">,</span> <span class="n">NxtRdPtr</span><span class="p">;</span>
<a name="l-159"></a>   <span class="k">logic</span> <span class="p">[</span><span class="no">DEPTH_PTR</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>    <span class="n">RdPtr_Q1</span><span class="p">,</span> <span class="n">RdPtr_Q2</span><span class="p">,</span> <span class="n">RdPtr_Q3</span><span class="p">;</span>
<a name="l-160"></a>   <span class="k">logic</span>                    <span class="n">WrPtrEn</span><span class="p">,</span> <span class="n">RdPtrEn</span><span class="p">,</span> <span class="n">RspPtrEn</span><span class="p">;</span>
<a name="l-161"></a>
<a name="l-162"></a>   <span class="k">logic</span>                    <span class="n">dma_dbg_cmd_error_in</span><span class="p">;</span>
<a name="l-163"></a>   <span class="k">logic</span>                    <span class="n">dma_dbg_cmd_done_q</span><span class="p">;</span>
<a name="l-164"></a>
<a name="l-165"></a>   <span class="k">logic</span>                    <span class="n">fifo_full</span><span class="p">,</span> <span class="n">fifo_full_spec</span><span class="p">,</span> <span class="n">fifo_empty</span><span class="p">;</span>
<a name="l-166"></a>   <span class="k">logic</span>                    <span class="n">dma_address_error</span><span class="p">,</span> <span class="n">dma_alignment_error</span><span class="p">;</span>
<a name="l-167"></a>   <span class="k">logic</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>              <span class="n">num_fifo_vld</span><span class="p">;</span>   
<a name="l-168"></a>   <span class="k">logic</span>                    <span class="n">dma_mem_req</span><span class="p">;</span>
<a name="l-169"></a>   <span class="k">logic</span>                    <span class="n">dma_addr_in_dccm</span><span class="p">;</span>
<a name="l-170"></a>   <span class="k">logic</span>                    <span class="n">dma_addr_in_iccm</span><span class="p">;</span>
<a name="l-171"></a>   <span class="k">logic</span>                    <span class="n">dma_addr_in_pic</span><span class="p">;</span>
<a name="l-172"></a>   <span class="k">logic</span>                    <span class="n">dma_addr_in_pic_region_nc</span><span class="p">;</span>
<a name="l-173"></a>   <span class="k">logic</span>                    <span class="n">dma_addr_in_dccm_region_nc</span><span class="p">;</span>
<a name="l-174"></a>   <span class="k">logic</span>                    <span class="n">dma_addr_in_iccm_region_nc</span><span class="p">;</span>
<a name="l-175"></a>   
<a name="l-176"></a>   <span class="k">logic</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>              <span class="n">dma_nack_count_csr</span><span class="p">;</span>
<a name="l-177"></a>   <span class="k">logic</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>              <span class="n">dma_nack_count</span><span class="p">,</span> <span class="n">dma_nack_count_d</span><span class="p">;</span>
<a name="l-178"></a>
<a name="l-179"></a>   <span class="k">logic</span>                    <span class="n">dma_buffer_c1_clken</span><span class="p">;</span>
<a name="l-180"></a>   <span class="k">logic</span>                    <span class="n">dma_free_clken</span><span class="p">;</span>
<a name="l-181"></a>   <span class="k">logic</span>                    <span class="n">dma_buffer_c1_clk</span><span class="p">;</span>
<a name="l-182"></a>   <span class="k">logic</span>                    <span class="n">dma_free_clk</span><span class="p">;</span>
<a name="l-183"></a>   <span class="k">logic</span>                    <span class="n">dma_bus_clk</span><span class="p">;</span>
<a name="l-184"></a>   
<a name="l-185"></a>
<a name="l-186"></a>   <span class="k">logic</span>                    <span class="n">wrbuf_en</span><span class="p">,</span> <span class="n">wrbuf_data_en</span><span class="p">;</span>
<a name="l-187"></a>   <span class="k">logic</span>                    <span class="n">wrbuf_cmd_sent</span><span class="p">,</span> <span class="n">wrbuf_rst</span><span class="p">,</span> <span class="n">wrbuf_data_rst</span><span class="p">;</span>
<a name="l-188"></a>   <span class="k">logic</span>                    <span class="n">wrbuf_vld</span><span class="p">;</span>
<a name="l-189"></a>   <span class="k">logic</span>                    <span class="n">wrbuf_data_vld</span><span class="p">;</span>
<a name="l-190"></a>   <span class="k">logic</span>                    <span class="n">wrbuf_posted</span><span class="p">;</span>
<a name="l-191"></a>   <span class="k">logic</span> <span class="p">[</span><span class="no">DMA_BUS_TAG</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>  <span class="n">wrbuf_tag</span><span class="p">;</span>
<a name="l-192"></a>   <span class="k">logic</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>              <span class="n">wrbuf_size</span><span class="p">;</span>
<a name="l-193"></a>   <span class="k">logic</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>             <span class="n">wrbuf_addr</span><span class="p">;</span>
<a name="l-194"></a>   <span class="k">logic</span> <span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>             <span class="n">wrbuf_data</span><span class="p">;</span>
<a name="l-195"></a>   <span class="k">logic</span> <span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>              <span class="n">wrbuf_byteen</span><span class="p">;</span>
<a name="l-196"></a>   
<a name="l-197"></a>   <span class="k">logic</span>                    <span class="n">rdbuf_en</span><span class="p">;</span>
<a name="l-198"></a>   <span class="k">logic</span>                    <span class="n">rdbuf_cmd_sent</span><span class="p">,</span> <span class="n">rdbuf_rst</span><span class="p">;</span>
<a name="l-199"></a>   <span class="k">logic</span>                    <span class="n">rdbuf_vld</span><span class="p">;</span>
<a name="l-200"></a>   <span class="k">logic</span> <span class="p">[</span><span class="no">DMA_BUS_TAG</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>  <span class="n">rdbuf_tag</span><span class="p">;</span>
<a name="l-201"></a>   <span class="k">logic</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>              <span class="n">rdbuf_size</span><span class="p">;</span>
<a name="l-202"></a>   <span class="k">logic</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>             <span class="n">rdbuf_addr</span><span class="p">;</span>
<a name="l-203"></a>
<a name="l-204"></a>
<a name="l-205"></a>   <span class="k">logic</span>                    <span class="n">axi_mstr_valid</span><span class="p">,</span> <span class="n">axi_mstr_valid_q</span><span class="p">;</span>
<a name="l-206"></a>   <span class="k">logic</span>                    <span class="n">axi_mstr_write</span><span class="p">;</span>
<a name="l-207"></a>   <span class="k">logic</span>                    <span class="n">axi_mstr_posted_write</span><span class="p">;</span>
<a name="l-208"></a>   <span class="k">logic</span> <span class="p">[</span><span class="no">DMA_BUS_TAG</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>  <span class="n">axi_mstr_tag</span><span class="p">;</span>
<a name="l-209"></a>   <span class="k">logic</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>             <span class="n">axi_mstr_addr</span><span class="p">;</span>
<a name="l-210"></a>   <span class="k">logic</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>              <span class="n">axi_mstr_size</span><span class="p">;</span>
<a name="l-211"></a>   <span class="k">logic</span> <span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>             <span class="n">axi_mstr_wdata</span><span class="p">;</span>
<a name="l-212"></a>   <span class="k">logic</span> <span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>              <span class="n">axi_mstr_wstrb</span><span class="p">;</span>
<a name="l-213"></a> 
<a name="l-214"></a>   <span class="k">logic</span>                    <span class="n">axi_mstr_prty_in</span><span class="p">,</span> <span class="n">axi_mstr_prty_en</span><span class="p">;</span>
<a name="l-215"></a>   <span class="k">logic</span>                    <span class="n">axi_mstr_priority</span><span class="p">;</span>
<a name="l-216"></a>   <span class="k">logic</span>                    <span class="n">axi_mstr_sel</span><span class="p">;</span>
<a name="l-217"></a>
<a name="l-218"></a>   <span class="k">logic</span>                    <span class="n">axi_slv_valid</span><span class="p">;</span>
<a name="l-219"></a>   <span class="k">logic</span>                    <span class="n">axi_slv_sent</span><span class="p">,</span> <span class="n">axi_slv_sent_q</span><span class="p">;</span>
<a name="l-220"></a>   <span class="k">logic</span>                    <span class="n">axi_slv_write</span><span class="p">;</span>
<a name="l-221"></a>   <span class="k">logic</span>                    <span class="n">axi_slv_posted_write</span><span class="p">;</span>
<a name="l-222"></a>   <span class="k">logic</span> <span class="p">[</span><span class="no">DMA_BUS_TAG</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>  <span class="n">axi_slv_tag</span><span class="p">;</span>
<a name="l-223"></a>   <span class="k">logic</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>              <span class="n">axi_slv_error</span><span class="p">;</span>
<a name="l-224"></a>   <span class="k">logic</span> <span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>             <span class="n">axi_slv_rdata</span><span class="p">;</span>
<a name="l-225"></a>   
<a name="l-226"></a>   <span class="k">logic</span>                    <span class="n">dma_bus_clk_en_q</span><span class="p">;</span>
<a name="l-227"></a>   <span class="k">logic</span>                    <span class="n">fifo_full_spec_bus</span><span class="p">;</span>
<a name="l-228"></a>   <span class="k">logic</span>                    <span class="n">dbg_dma_bubble_bus</span><span class="p">;</span>
<a name="l-229"></a>   <span class="k">logic</span>                    <span class="n">dec_tlu_stall_dma_bus</span><span class="p">;</span>
<a name="l-230"></a>   <span class="k">logic</span>                    <span class="n">dma_fifo_ready</span><span class="p">;</span>
<a name="l-231"></a>
<a name="l-232"></a>   <span class="c1">//------------------------LOGIC STARTS HERE---------------------------------</span>
<a name="l-233"></a>
<a name="l-234"></a>   <span class="c1">// FIFO inputs</span>
<a name="l-235"></a>   <span class="k">assign</span> <span class="n">fifo_addr_in</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>    <span class="o">=</span> <span class="n">dbg_cmd_valid</span> <span class="o">?</span> <span class="n">dbg_cmd_addr</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">:</span> <span class="n">axi_mstr_addr</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">];</span>
<a name="l-236"></a>   <span class="k">assign</span> <span class="n">fifo_sz_in</span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>       <span class="o">=</span> <span class="n">dbg_cmd_valid</span> <span class="o">?</span> <span class="p">{</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">,</span><span class="n">dbg_cmd_size</span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]}</span> <span class="o">:</span> <span class="n">axi_mstr_size</span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">];</span>
<a name="l-237"></a>   <span class="k">assign</span> <span class="n">fifo_write_in</span>         <span class="o">=</span> <span class="n">dbg_cmd_valid</span> <span class="o">?</span> <span class="n">dbg_cmd_write</span> <span class="o">:</span> <span class="n">axi_mstr_write</span><span class="p">;</span>
<a name="l-238"></a>   <span class="k">assign</span> <span class="n">fifo_posted_write_in</span>  <span class="o">=</span> <span class="n">axi_mstr_valid</span> <span class="o">&amp;</span> <span class="n">axi_mstr_posted_write</span><span class="p">;</span>
<a name="l-239"></a>   <span class="k">assign</span> <span class="n">fifo_dbg_in</span>           <span class="o">=</span> <span class="n">dbg_cmd_valid</span><span class="p">;</span>
<a name="l-240"></a>   <span class="c1">//assign fifo_error_in[1:0]    = dccm_dma_rvalid ? {1&#39;b0,dccm_dma_ecc_error} : iccm_dma_rvalid ? {1&#39;b0,iccm_dma_ecc_error} : {(dma_address_error | dma_alignment_error | dma_dbg_cmd_error_in), dma_alignment_error};</span>
<a name="l-241"></a>   <span class="c1">//assign fifo_data_in[63:0]    = dccm_dma_rvalid ? dccm_dma_rdata[63:0] : (iccm_dma_rvalid ? iccm_dma_rdata[63:0] : </span>
<a name="l-242"></a>   <span class="c1">//                                                                                     (dbg_cmd_valid ? {2{dbg_cmd_wrdata[31:0]}} : axi_mstr_wdata[63:0]));</span>
<a name="l-243"></a>
<a name="l-244"></a>   <span class="k">for</span> <span class="p">(</span><span class="k">genvar</span> <span class="n">i</span><span class="o">=</span><span class="mh">0</span> <span class="p">;</span><span class="n">i</span><span class="o">&lt;</span><span class="no">DEPTH</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="k">begin</span><span class="o">:</span> <span class="n">GenFifo</span>
<a name="l-245"></a>      <span class="k">assign</span> <span class="n">fifo_valid_en</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">axi_mstr_valid</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">i</span> <span class="o">==</span> <span class="n">WrPtr</span><span class="p">[</span><span class="no">DEPTH_PTR</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]);</span>
<a name="l-246"></a>      <span class="k">assign</span> <span class="n">fifo_cmd_en</span><span class="p">[</span><span class="n">i</span><span class="p">]</span>   <span class="o">=</span> <span class="p">((</span><span class="n">axi_mstr_valid</span> <span class="o">&amp;</span> <span class="n">dma_bus_clk_en</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">dbg_cmd_valid</span> <span class="o">&amp;</span> <span class="n">dbg_cmd_type</span><span class="p">[</span><span class="mh">1</span><span class="p">]))</span> <span class="o">&amp;</span> 
<a name="l-247"></a>                                <span class="p">(</span><span class="n">i</span> <span class="o">==</span> <span class="n">WrPtr</span><span class="p">[</span><span class="no">DEPTH_PTR</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]);</span>
<a name="l-248"></a>      <span class="k">assign</span> <span class="n">fifo_data_en</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="p">(((</span><span class="n">axi_mstr_valid</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">axi_mstr_write</span> <span class="o">|</span> <span class="n">dma_address_error</span> <span class="o">|</span> <span class="n">dma_alignment_error</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">dma_bus_clk_en</span><span class="p">)</span> <span class="o">|</span> 
<a name="l-249"></a>                                 <span class="p">(</span><span class="n">dbg_cmd_valid</span> <span class="o">&amp;</span> <span class="n">dbg_cmd_type</span><span class="p">[</span><span class="mh">1</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">dbg_cmd_write</span><span class="p">))</span>  <span class="o">&amp;</span> <span class="p">(</span><span class="n">i</span> <span class="o">==</span> <span class="n">WrPtr</span><span class="p">[</span><span class="no">DEPTH_PTR</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]))</span> <span class="o">|</span>
<a name="l-250"></a>                               <span class="p">((</span><span class="n">dccm_dma_rvalid</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">i</span> <span class="o">==</span> <span class="n">RdPtr_Q3</span><span class="p">[</span><span class="no">DEPTH_PTR</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]))</span><span class="o">|</span> <span class="p">(</span><span class="n">iccm_dma_rvalid</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">i</span> <span class="o">==</span> <span class="n">RdPtr_Q2</span><span class="p">[</span><span class="no">DEPTH_PTR</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">])));</span>
<a name="l-251"></a>      <span class="k">assign</span> <span class="n">fifo_data_bus_en</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">fifo_data_en</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">|</span> <span class="n">fifo_data_valid</span><span class="p">[</span><span class="n">i</span><span class="p">])</span> <span class="o">&amp;</span> <span class="n">dma_bus_clk_en</span><span class="p">;</span>
<a name="l-252"></a>      <span class="k">assign</span> <span class="n">fifo_pend_en</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">dma_dccm_req</span> <span class="o">|</span> <span class="n">dma_iccm_req</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">dma_mem_write</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">i</span> <span class="o">==</span> <span class="n">RdPtr</span><span class="p">[</span><span class="no">DEPTH_PTR</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]);</span>
<a name="l-253"></a>      <span class="k">assign</span> <span class="n">fifo_error_en</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">fifo_cmd_en</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">|</span> <span class="p">(((</span><span class="n">dccm_dma_rvalid</span> <span class="o">&amp;</span> <span class="n">dccm_dma_ecc_error</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">i</span> <span class="o">==</span> <span class="n">RdPtr_Q3</span><span class="p">[</span><span class="no">DEPTH_PTR</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]))</span> <span class="o">|</span> <span class="p">(</span><span class="n">iccm_dma_rvalid</span> <span class="o">&amp;</span> <span class="n">iccm_dma_ecc_error</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">i</span> <span class="o">==</span> <span class="n">RdPtr_Q2</span><span class="p">[</span><span class="no">DEPTH_PTR</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]))));</span>
<a name="l-254"></a>      <span class="k">assign</span> <span class="n">fifo_error_bus_en</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="p">(((</span><span class="o">|</span><span class="n">fifo_error_in</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">])</span> <span class="o">&amp;</span> <span class="n">fifo_error_en</span><span class="p">[</span><span class="n">i</span><span class="p">])</span> <span class="o">|</span> <span class="p">(</span><span class="o">|</span><span class="n">fifo_error</span><span class="p">[</span><span class="n">i</span><span class="p">]))</span> <span class="o">&amp;</span> <span class="n">dma_bus_clk_en</span><span class="p">;</span>
<a name="l-255"></a>      <span class="k">assign</span> <span class="n">fifo_done_en</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="p">(((</span><span class="o">|</span><span class="n">fifo_error</span><span class="p">[</span><span class="n">i</span><span class="p">])</span> <span class="o">|</span> <span class="p">((</span><span class="n">dma_dccm_req</span> <span class="o">|</span> <span class="n">dma_iccm_req</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">dma_mem_write</span><span class="p">))</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">i</span> <span class="o">==</span> <span class="n">RdPtr</span><span class="p">[</span><span class="no">DEPTH_PTR</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]))</span> <span class="o">|</span>
<a name="l-256"></a>                               <span class="p">((</span><span class="n">dccm_dma_rvalid</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">i</span> <span class="o">==</span> <span class="n">RdPtr_Q3</span><span class="p">[</span><span class="no">DEPTH_PTR</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]))</span> <span class="o">|</span> <span class="p">(</span><span class="n">iccm_dma_rvalid</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">i</span> <span class="o">==</span> <span class="n">RdPtr_Q2</span><span class="p">[</span><span class="no">DEPTH_PTR</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">])));</span>
<a name="l-257"></a>      <span class="k">assign</span> <span class="n">fifo_done_bus_en</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">fifo_done_en</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">|</span> <span class="n">fifo_done</span><span class="p">[</span><span class="n">i</span><span class="p">])</span> <span class="o">&amp;</span> <span class="n">dma_bus_clk_en</span><span class="p">;</span>
<a name="l-258"></a>      <span class="c1">//assign fifo_rsp_done_en[i] = fifo_valid[i] &amp; ((axi_slv_sent &amp; dma_bus_clk_en) | dma_dbg_cmd_done) &amp; (i == RspPtr[DEPTH_PTR-1:0]);</span>
<a name="l-259"></a>      <span class="c1">//assign fifo_reset[i]   = (fifo_done[i] | fifo_done_en[i]) &amp; (fifo_rsp_done[i] | fifo_rsp_done_en[i]);  </span>
<a name="l-260"></a>      <span class="k">assign</span> <span class="n">fifo_reset</span><span class="p">[</span><span class="n">i</span><span class="p">]</span>   <span class="o">=</span> <span class="p">((</span><span class="n">axi_slv_sent</span> <span class="o">&amp;</span> <span class="n">dma_bus_clk_en</span><span class="p">)</span> <span class="o">|</span> <span class="n">dma_dbg_cmd_done</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">i</span> <span class="o">==</span> <span class="n">RspPtr</span><span class="p">[</span><span class="no">DEPTH_PTR</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]);</span>  
<a name="l-261"></a>      <span class="k">assign</span> <span class="n">fifo_error_in</span><span class="p">[</span><span class="n">i</span><span class="p">]</span>  <span class="o">=</span> <span class="p">(</span><span class="n">dccm_dma_rvalid</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">i</span> <span class="o">==</span> <span class="n">RdPtr_Q3</span><span class="p">[</span><span class="no">DEPTH_PTR</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]))</span> <span class="o">?</span> <span class="p">{</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">,</span><span class="n">dccm_dma_ecc_error</span><span class="p">}</span> <span class="o">:</span> <span class="p">(</span><span class="n">iccm_dma_rvalid</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">i</span> <span class="o">==</span> <span class="n">RdPtr_Q2</span><span class="p">[</span><span class="no">DEPTH_PTR</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]))</span> <span class="o">?</span> <span class="p">{</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">,</span><span class="n">iccm_dma_ecc_error</span><span class="p">}</span>  <span class="o">:</span>
<a name="l-262"></a>                                                                                                                                                <span class="p">{(</span><span class="n">dma_address_error</span> <span class="o">|</span> <span class="n">dma_alignment_error</span> <span class="o">|</span> <span class="n">dma_dbg_cmd_error_in</span><span class="p">),</span> <span class="n">dma_alignment_error</span><span class="p">};</span>
<a name="l-263"></a>      <span class="k">assign</span> <span class="n">fifo_data_in</span><span class="p">[</span><span class="n">i</span><span class="p">]</span>   <span class="o">=</span> <span class="p">(</span><span class="n">fifo_error_en</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">&amp;</span> <span class="p">(</span><span class="o">|</span><span class="n">fifo_error_in</span><span class="p">[</span><span class="n">i</span><span class="p">]))</span> <span class="o">?</span> <span class="p">(</span><span class="n">fifo_cmd_en</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">?</span> <span class="p">{</span><span class="mh">32</span><span class="mb">&#39;b0</span><span class="p">,</span><span class="n">axi_mstr_addr</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]}</span> <span class="o">:</span> <span class="p">{</span><span class="mh">32</span><span class="mb">&#39;b0</span><span class="p">,</span><span class="n">fifo_addr</span><span class="p">[</span><span class="n">i</span><span class="p">]})</span> <span class="o">:</span> 
<a name="l-264"></a>                                                                            <span class="p">((</span><span class="n">dccm_dma_rvalid</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">i</span> <span class="o">==</span> <span class="n">RdPtr_Q3</span><span class="p">[</span><span class="no">DEPTH_PTR</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]))</span>  <span class="o">?</span> <span class="n">dccm_dma_rdata</span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">:</span> <span class="p">(</span><span class="n">iccm_dma_rvalid</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">i</span> <span class="o">==</span> <span class="n">RdPtr_Q2</span><span class="p">[</span><span class="no">DEPTH_PTR</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]))</span> <span class="o">?</span> <span class="n">iccm_dma_rdata</span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">:</span> 
<a name="l-265"></a>                                                                                                                                                       <span class="p">(</span><span class="n">dbg_cmd_valid</span> <span class="o">?</span> <span class="p">{</span><span class="mh">2</span><span class="p">{</span><span class="n">dbg_cmd_wrdata</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]}}</span> <span class="o">:</span> <span class="n">axi_mstr_wdata</span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]));</span>
<a name="l-266"></a>  
<a name="l-267"></a>      <span class="n">rvdffsc</span> <span class="p">#(</span><span class="mh">1</span><span class="p">)</span> <span class="n">fifo_valid_dff</span> <span class="p">(.</span><span class="n">din</span><span class="p">(</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">fifo_valid</span><span class="p">[</span><span class="n">i</span><span class="p">]),</span> <span class="p">.</span><span class="n">en</span><span class="p">(</span><span class="n">fifo_cmd_en</span><span class="p">[</span><span class="n">i</span><span class="p">]),</span> <span class="p">.</span><span class="n">clear</span><span class="p">(</span><span class="n">fifo_reset</span><span class="p">[</span><span class="n">i</span><span class="p">]),</span> <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">dma_free_clk</span><span class="p">),</span> <span class="p">.</span><span class="o">*</span><span class="p">);</span>
<a name="l-268"></a>      <span class="n">rvdffsc</span> <span class="p">#(</span><span class="mh">2</span><span class="p">)</span> <span class="n">fifo_error_dff</span> <span class="p">(.</span><span class="n">din</span><span class="p">(</span><span class="n">fifo_error_in</span><span class="p">[</span><span class="n">i</span><span class="p">]),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">fifo_error</span><span class="p">[</span><span class="n">i</span><span class="p">]),</span> <span class="p">.</span><span class="n">en</span><span class="p">(</span><span class="n">fifo_error_en</span><span class="p">[</span><span class="n">i</span><span class="p">]),</span> <span class="p">.</span><span class="n">clear</span><span class="p">(</span><span class="n">fifo_reset</span><span class="p">[</span><span class="n">i</span><span class="p">]),</span> <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">dma_free_clk</span><span class="p">),</span> <span class="p">.</span><span class="o">*</span><span class="p">);</span>
<a name="l-269"></a>      <span class="n">rvdffsc</span> <span class="p">#(</span><span class="mh">1</span><span class="p">)</span> <span class="n">fifo_error_bus_dff</span> <span class="p">(.</span><span class="n">din</span><span class="p">(</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">fifo_error_bus</span><span class="p">[</span><span class="n">i</span><span class="p">]),</span> <span class="p">.</span><span class="n">en</span><span class="p">(</span><span class="n">fifo_error_bus_en</span><span class="p">[</span><span class="n">i</span><span class="p">]),</span> <span class="p">.</span><span class="n">clear</span><span class="p">(</span><span class="n">fifo_reset</span><span class="p">[</span><span class="n">i</span><span class="p">]),</span> <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">dma_free_clk</span><span class="p">),</span> <span class="p">.</span><span class="o">*</span><span class="p">);</span>
<a name="l-270"></a>      <span class="n">rvdffs</span>  <span class="p">#(</span><span class="mh">1</span><span class="p">)</span> <span class="n">fifo_dccm_valid_dff</span> <span class="p">(.</span><span class="n">din</span><span class="p">((</span><span class="n">dma_addr_in_dccm</span> <span class="o">|</span> <span class="n">dma_addr_in_pic</span><span class="p">)),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">fifo_dccm_valid</span><span class="p">[</span><span class="n">i</span><span class="p">]),</span> <span class="p">.</span><span class="n">en</span><span class="p">(</span><span class="n">fifo_cmd_en</span><span class="p">[</span><span class="n">i</span><span class="p">]),</span> <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">dma_buffer_c1_clk</span><span class="p">),</span> <span class="p">.</span><span class="o">*</span><span class="p">);</span>
<a name="l-271"></a>      <span class="n">rvdffs</span>  <span class="p">#(</span><span class="mh">1</span><span class="p">)</span> <span class="n">fifo_iccm_valid_dff</span> <span class="p">(.</span><span class="n">din</span><span class="p">(</span><span class="n">dma_addr_in_iccm</span><span class="p">),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">fifo_iccm_valid</span><span class="p">[</span><span class="n">i</span><span class="p">]),</span> <span class="p">.</span><span class="n">en</span><span class="p">(</span><span class="n">fifo_cmd_en</span><span class="p">[</span><span class="n">i</span><span class="p">]),</span> <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">dma_buffer_c1_clk</span><span class="p">),</span> <span class="p">.</span><span class="o">*</span><span class="p">);</span>
<a name="l-272"></a>      <span class="n">rvdffsc</span> <span class="p">#(</span><span class="mh">1</span><span class="p">)</span> <span class="n">fifo_data_valid_dff</span> <span class="p">(.</span><span class="n">din</span><span class="p">(</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">fifo_data_valid</span><span class="p">[</span><span class="n">i</span><span class="p">]),</span> <span class="p">.</span><span class="n">en</span><span class="p">(</span><span class="n">fifo_data_en</span><span class="p">[</span><span class="n">i</span><span class="p">]),</span> <span class="p">.</span><span class="n">clear</span><span class="p">(</span><span class="n">fifo_reset</span><span class="p">[</span><span class="n">i</span><span class="p">]),</span> <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">dma_free_clk</span><span class="p">),</span> <span class="p">.</span><span class="o">*</span><span class="p">);</span>
<a name="l-273"></a>      <span class="n">rvdffsc</span> <span class="p">#(</span><span class="mh">1</span><span class="p">)</span> <span class="n">fifo_data_bus_valid_dff</span> <span class="p">(.</span><span class="n">din</span><span class="p">(</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">fifo_data_bus_valid</span><span class="p">[</span><span class="n">i</span><span class="p">]),</span> <span class="p">.</span><span class="n">en</span><span class="p">(</span><span class="n">fifo_data_bus_en</span><span class="p">[</span><span class="n">i</span><span class="p">]),</span> <span class="p">.</span><span class="n">clear</span><span class="p">(</span><span class="n">fifo_reset</span><span class="p">[</span><span class="n">i</span><span class="p">]),</span> <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">dma_free_clk</span><span class="p">),</span> <span class="p">.</span><span class="o">*</span><span class="p">);</span>
<a name="l-274"></a>      <span class="n">rvdffsc</span> <span class="p">#(</span><span class="mh">1</span><span class="p">)</span> <span class="n">fifo_rpend_dff</span> <span class="p">(.</span><span class="n">din</span><span class="p">(</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">fifo_rpend</span><span class="p">[</span><span class="n">i</span><span class="p">]),</span> <span class="p">.</span><span class="n">en</span><span class="p">(</span><span class="n">fifo_pend_en</span><span class="p">[</span><span class="n">i</span><span class="p">]),</span> <span class="p">.</span><span class="n">clear</span><span class="p">(</span><span class="n">fifo_reset</span><span class="p">[</span><span class="n">i</span><span class="p">]),</span> <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">dma_free_clk</span><span class="p">),</span> <span class="p">.</span><span class="o">*</span><span class="p">);</span>
<a name="l-275"></a>      <span class="n">rvdffsc</span> <span class="p">#(</span><span class="mh">1</span><span class="p">)</span> <span class="n">fifo_done_dff</span> <span class="p">(.</span><span class="n">din</span><span class="p">(</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">fifo_done</span><span class="p">[</span><span class="n">i</span><span class="p">]),</span> <span class="p">.</span><span class="n">en</span><span class="p">(</span><span class="n">fifo_done_en</span><span class="p">[</span><span class="n">i</span><span class="p">]),</span> <span class="p">.</span><span class="n">clear</span><span class="p">(</span><span class="n">fifo_reset</span><span class="p">[</span><span class="n">i</span><span class="p">]),</span> <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">dma_free_clk</span><span class="p">),</span> <span class="p">.</span><span class="o">*</span><span class="p">);</span>
<a name="l-276"></a>      <span class="n">rvdffsc</span> <span class="p">#(</span><span class="mh">1</span><span class="p">)</span> <span class="n">fifo_done_bus_dff</span> <span class="p">(.</span><span class="n">din</span><span class="p">(</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">fifo_done_bus</span><span class="p">[</span><span class="n">i</span><span class="p">]),</span> <span class="p">.</span><span class="n">en</span><span class="p">(</span><span class="n">fifo_done_bus_en</span><span class="p">[</span><span class="n">i</span><span class="p">]),</span> <span class="p">.</span><span class="n">clear</span><span class="p">(</span><span class="n">fifo_reset</span><span class="p">[</span><span class="n">i</span><span class="p">]),</span> <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">dma_free_clk</span><span class="p">),</span> <span class="p">.</span><span class="o">*</span><span class="p">);</span>
<a name="l-277"></a>      <span class="c1">//rvdffsc #(1) fifo_rsp_done_dff (.din(1&#39;b1), .dout(fifo_rsp_done[i]), .en(fifo_rsp_done_en[i]), .clear(fifo_reset[i]), .clk(dma_free_clk), .*);</span>
<a name="l-278"></a>      <span class="n">rvdffe</span>  <span class="p">#(</span><span class="mh">32</span><span class="p">)</span> <span class="n">fifo_addr_dff</span> <span class="p">(.</span><span class="n">din</span><span class="p">(</span><span class="n">fifo_addr_in</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">fifo_addr</span><span class="p">[</span><span class="n">i</span><span class="p">]),</span> <span class="p">.</span><span class="n">en</span><span class="p">(</span><span class="n">fifo_cmd_en</span><span class="p">[</span><span class="n">i</span><span class="p">]),</span> <span class="p">.</span><span class="o">*</span><span class="p">);</span>
<a name="l-279"></a>      <span class="n">rvdffs</span>  <span class="p">#(</span><span class="mh">3</span><span class="p">)</span> <span class="n">fifo_sz_dff</span> <span class="p">(.</span><span class="n">din</span><span class="p">(</span><span class="n">fifo_sz_in</span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">fifo_sz</span><span class="p">[</span><span class="n">i</span><span class="p">]),</span> <span class="p">.</span><span class="n">en</span><span class="p">(</span><span class="n">fifo_cmd_en</span><span class="p">[</span><span class="n">i</span><span class="p">]),</span> <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">dma_buffer_c1_clk</span><span class="p">),</span> <span class="p">.</span><span class="o">*</span><span class="p">);</span>
<a name="l-280"></a>      <span class="n">rvdffs</span>  <span class="p">#(</span><span class="mh">1</span><span class="p">)</span> <span class="n">fifo_write_dff</span> <span class="p">(.</span><span class="n">din</span><span class="p">(</span><span class="n">fifo_write_in</span><span class="p">),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">fifo_write</span><span class="p">[</span><span class="n">i</span><span class="p">]),</span> <span class="p">.</span><span class="n">en</span><span class="p">(</span><span class="n">fifo_cmd_en</span><span class="p">[</span><span class="n">i</span><span class="p">]),</span> <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">dma_buffer_c1_clk</span><span class="p">),</span> <span class="p">.</span><span class="o">*</span><span class="p">);</span>
<a name="l-281"></a>      <span class="n">rvdffs</span>  <span class="p">#(</span><span class="mh">1</span><span class="p">)</span> <span class="n">fifo_posted_write_dff</span> <span class="p">(.</span><span class="n">din</span><span class="p">(</span><span class="n">fifo_posted_write_in</span><span class="p">),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">fifo_posted_write</span><span class="p">[</span><span class="n">i</span><span class="p">]),</span> <span class="p">.</span><span class="n">en</span><span class="p">(</span><span class="n">fifo_cmd_en</span><span class="p">[</span><span class="n">i</span><span class="p">]),</span> <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">dma_buffer_c1_clk</span><span class="p">),</span> <span class="p">.</span><span class="o">*</span><span class="p">);</span>
<a name="l-282"></a>      <span class="n">rvdffs</span>  <span class="p">#(</span><span class="mh">1</span><span class="p">)</span> <span class="n">fifo_dbg_dff</span> <span class="p">(.</span><span class="n">din</span><span class="p">(</span><span class="n">fifo_dbg_in</span><span class="p">),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">fifo_dbg</span><span class="p">[</span><span class="n">i</span><span class="p">]),</span> <span class="p">.</span><span class="n">en</span><span class="p">(</span><span class="n">fifo_cmd_en</span><span class="p">[</span><span class="n">i</span><span class="p">]),</span> <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">dma_buffer_c1_clk</span><span class="p">),</span> <span class="p">.</span><span class="o">*</span><span class="p">);</span>
<a name="l-283"></a>      <span class="n">rvdffe</span>  <span class="p">#(</span><span class="mh">64</span><span class="p">)</span> <span class="n">fifo_data_dff</span> <span class="p">(.</span><span class="n">din</span><span class="p">(</span><span class="n">fifo_data_in</span><span class="p">[</span><span class="n">i</span><span class="p">]),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">fifo_data</span><span class="p">[</span><span class="n">i</span><span class="p">]),</span> <span class="p">.</span><span class="n">en</span><span class="p">(</span><span class="n">fifo_data_en</span><span class="p">[</span><span class="n">i</span><span class="p">]),</span> <span class="p">.</span><span class="o">*</span><span class="p">);</span>
<a name="l-284"></a>      <span class="n">rvdffs</span>  <span class="p">#(</span><span class="no">DMA_BUS_TAG</span><span class="p">)</span> <span class="n">fifo_tag_dff</span><span class="p">(.</span><span class="n">din</span><span class="p">(</span><span class="n">axi_mstr_tag</span><span class="p">[</span><span class="no">DMA_BUS_TAG</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">fifo_tag</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="no">DMA_BUS_TAG</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">en</span><span class="p">(</span><span class="n">fifo_cmd_en</span><span class="p">[</span><span class="n">i</span><span class="p">]),</span> <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">dma_buffer_c1_clk</span><span class="p">),</span> <span class="p">.</span><span class="o">*</span><span class="p">);</span>
<a name="l-285"></a>   <span class="k">end</span>
<a name="l-286"></a>
<a name="l-287"></a>   <span class="c1">// Pointer logic</span>
<a name="l-288"></a>   <span class="k">assign</span> <span class="n">NxtWrPtr</span><span class="p">[</span><span class="no">DEPTH_PTR</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">WrPtr</span><span class="p">[</span><span class="no">DEPTH_PTR</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">+</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<a name="l-289"></a>   <span class="k">assign</span> <span class="n">NxtRdPtr</span><span class="p">[</span><span class="no">DEPTH_PTR</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">RdPtr</span><span class="p">[</span><span class="no">DEPTH_PTR</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">+</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<a name="l-290"></a>   <span class="k">assign</span> <span class="n">NxtRspPtr</span><span class="p">[</span><span class="no">DEPTH_PTR</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">RspPtr</span><span class="p">[</span><span class="no">DEPTH_PTR</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">+</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<a name="l-291"></a>   
<a name="l-292"></a>   <span class="c1">// Don&#39;t increment the ptr for posted writes if 1)fifo error (it will increment only with response) 2) response done (this is the full case)</span>
<a name="l-293"></a>   <span class="c1">//assign RspPtr[DEPTH_PTR-1:0]   = (dma_dbg_cmd_done_q | axi_slv_sent_q) ? (PrevRspPtr[DEPTH_PTR-1:0] + 1&#39;b1) : PrevRspPtr[DEPTH_PTR-1:0];</span>
<a name="l-294"></a>   <span class="c1">//assign RspPtr[DEPTH_PTR-1:0]   = (dma_dbg_cmd_done_q | axi_slv_sent_q | </span>
<a name="l-295"></a>   <span class="c1">//                                  (fifo_valid[PrevRspPtr] &amp; fifo_write[PrevRspPtr] &amp; fifo_posted_write[PrevRspPtr] &amp; ~(|fifo_error[PrevRspPtr]) &amp; ~fifo_rsp_done[PrevRspPtr])) ? (PrevRspPtr[DEPTH_PTR-1:0] + 1&#39;b1) : PrevRspPtr[DEPTH_PTR-1:0];</span>
<a name="l-296"></a>   
<a name="l-297"></a>   <span class="k">assign</span> <span class="n">WrPtrEn</span> <span class="o">=</span> <span class="o">|</span><span class="n">fifo_cmd_en</span><span class="p">[</span><span class="no">DEPTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">];</span>
<a name="l-298"></a>   <span class="k">assign</span> <span class="n">RdPtrEn</span> <span class="o">=</span> <span class="p">(</span><span class="n">dma_dccm_req</span> <span class="o">|</span> <span class="n">dma_iccm_req</span><span class="p">)</span> <span class="o">|</span> <span class="p">((</span><span class="o">|</span><span class="n">fifo_error</span><span class="p">[</span><span class="n">RdPtr</span><span class="p">])</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">fifo_done</span><span class="p">[</span><span class="n">RdPtr</span><span class="p">]);</span>
<a name="l-299"></a>   <span class="c1">//assign RdPtrEn = |(fifo_done_en[DEPTH-1:0] &amp; ~fifo_done[DEPTH-1:0]);</span>
<a name="l-300"></a>   <span class="k">assign</span> <span class="n">RspPtrEn</span> <span class="o">=</span> <span class="p">(</span><span class="n">dma_dbg_cmd_done</span> <span class="o">|</span> <span class="p">(</span><span class="n">axi_slv_sent</span> <span class="o">&amp;</span> <span class="n">dma_bus_clk_en</span><span class="p">));</span>
<a name="l-301"></a>   <span class="c1">//assign RspPtrEn = dma_bus_clk_en | dma_dbg_cmd_done_q;</span>
<a name="l-302"></a>   
<a name="l-303"></a>   <span class="n">rvdffs</span> <span class="p">#(</span><span class="no">DEPTH_PTR</span><span class="p">)</span> <span class="n">WrPtr_dff</span><span class="p">(.</span><span class="n">din</span><span class="p">(</span><span class="n">NxtWrPtr</span><span class="p">[</span><span class="no">DEPTH_PTR</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">WrPtr</span><span class="p">[</span><span class="no">DEPTH_PTR</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">en</span><span class="p">(</span><span class="n">WrPtrEn</span><span class="p">),</span> <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">dma_free_clk</span><span class="p">),</span> <span class="p">.</span><span class="o">*</span><span class="p">);</span>
<a name="l-304"></a>   <span class="n">rvdffs</span> <span class="p">#(</span><span class="no">DEPTH_PTR</span><span class="p">)</span> <span class="n">RdPtr_dff</span><span class="p">(.</span><span class="n">din</span><span class="p">(</span><span class="n">NxtRdPtr</span><span class="p">[</span><span class="no">DEPTH_PTR</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">RdPtr</span><span class="p">[</span><span class="no">DEPTH_PTR</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">en</span><span class="p">(</span><span class="n">RdPtrEn</span><span class="p">),</span> <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">dma_free_clk</span><span class="p">),</span> <span class="p">.</span><span class="o">*</span><span class="p">);</span>
<a name="l-305"></a>   <span class="n">rvdffs</span> <span class="p">#(</span><span class="no">DEPTH_PTR</span><span class="p">)</span> <span class="n">RspPtr_dff</span><span class="p">(.</span><span class="n">din</span><span class="p">(</span><span class="n">NxtRspPtr</span><span class="p">[</span><span class="no">DEPTH_PTR</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">RspPtr</span><span class="p">[</span><span class="no">DEPTH_PTR</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">en</span><span class="p">(</span><span class="n">RspPtrEn</span><span class="p">),</span> <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">dma_free_clk</span><span class="p">),</span> <span class="p">.</span><span class="o">*</span><span class="p">);</span>
<a name="l-306"></a>   <span class="c1">//rvdffs #(DEPTH_PTR) RspPtr_dff(.din(RspPtr[DEPTH_PTR-1:0]), .dout(PrevRspPtr[DEPTH_PTR-1:0]), .en(RspPtrEn), .clk(dma_free_clk), .*);</span>
<a name="l-307"></a>
<a name="l-308"></a>   <span class="n">rvdff</span> <span class="p">#(</span><span class="no">DEPTH_PTR</span><span class="p">)</span> <span class="n">RdPtrQ1_dff</span><span class="p">(.</span><span class="n">din</span><span class="p">(</span><span class="n">RdPtr</span><span class="p">[</span><span class="no">DEPTH_PTR</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]),</span>    <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">RdPtr_Q1</span><span class="p">[</span><span class="no">DEPTH_PTR</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">dma_free_clk</span><span class="p">),</span> <span class="p">.</span><span class="o">*</span><span class="p">);</span>
<a name="l-309"></a>   <span class="n">rvdff</span> <span class="p">#(</span><span class="no">DEPTH_PTR</span><span class="p">)</span> <span class="n">RdPtrQ2_dff</span><span class="p">(.</span><span class="n">din</span><span class="p">(</span><span class="n">RdPtr_Q1</span><span class="p">[</span><span class="no">DEPTH_PTR</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">RdPtr_Q2</span><span class="p">[</span><span class="no">DEPTH_PTR</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">dma_free_clk</span><span class="p">),</span> <span class="p">.</span><span class="o">*</span><span class="p">);</span>
<a name="l-310"></a>   <span class="n">rvdff</span> <span class="p">#(</span><span class="no">DEPTH_PTR</span><span class="p">)</span> <span class="n">RdPtrQ3_dff</span><span class="p">(.</span><span class="n">din</span><span class="p">(</span><span class="n">RdPtr_Q2</span><span class="p">[</span><span class="no">DEPTH_PTR</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">RdPtr_Q3</span><span class="p">[</span><span class="no">DEPTH_PTR</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">dma_free_clk</span><span class="p">),</span> <span class="p">.</span><span class="o">*</span><span class="p">);</span>
<a name="l-311"></a>
<a name="l-312"></a>   <span class="c1">// Miscellaneous signals</span>
<a name="l-313"></a>   <span class="k">assign</span> <span class="n">fifo_full</span> <span class="o">=</span> <span class="n">fifo_full_spec_bus</span><span class="p">;</span>
<a name="l-314"></a> 
<a name="l-315"></a>   <span class="k">always_comb</span> <span class="k">begin</span>
<a name="l-316"></a>      <span class="n">num_fifo_vld</span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">=</span> <span class="mh">4</span><span class="mb">&#39;b0</span><span class="p">;</span>
<a name="l-317"></a>      <span class="k">for</span> <span class="p">(</span><span class="k">int</span> <span class="n">i</span><span class="o">=</span><span class="mh">0</span><span class="p">;</span> <span class="n">i</span><span class="o">&lt;</span><span class="no">DEPTH</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-318"></a>         <span class="n">num_fifo_vld</span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">+=</span> <span class="p">{</span><span class="mh">3</span><span class="mb">&#39;b0</span><span class="p">,(</span><span class="n">fifo_valid_en</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">|</span> <span class="n">fifo_valid</span><span class="p">[</span><span class="n">i</span><span class="p">])};</span>
<a name="l-319"></a>      <span class="k">end</span>
<a name="l-320"></a>   <span class="k">end</span>
<a name="l-321"></a>   <span class="k">assign</span> <span class="n">fifo_full_spec</span> <span class="o">=</span> <span class="p">((</span><span class="n">num_fifo_vld</span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">DEPTH</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="o">|</span><span class="n">fifo_reset</span><span class="p">[</span><span class="no">DEPTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]));</span>
<a name="l-322"></a>   
<a name="l-323"></a>   <span class="k">assign</span> <span class="n">dma_fifo_ready</span> <span class="o">=</span> <span class="o">~</span><span class="p">(</span><span class="n">fifo_full</span> <span class="o">|</span> <span class="n">dbg_dma_bubble_bus</span> <span class="o">|</span> <span class="n">dec_tlu_stall_dma_bus</span><span class="p">);</span>
<a name="l-324"></a>
<a name="l-325"></a>   <span class="c1">// Error logic</span>
<a name="l-326"></a>   <span class="k">assign</span> <span class="n">dma_address_error</span> <span class="o">=</span> <span class="n">axi_mstr_valid</span> <span class="o">&amp;</span> <span class="p">(</span><span class="o">~</span><span class="p">(</span><span class="n">dma_addr_in_dccm</span> <span class="o">|</span> <span class="n">dma_addr_in_iccm</span><span class="p">));</span>    <span class="c1">// request not for ICCM or DCCM</span>
<a name="l-327"></a>   <span class="k">assign</span> <span class="n">dma_alignment_error</span> <span class="o">=</span> <span class="n">axi_mstr_valid</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">dma_address_error</span> <span class="o">&amp;</span> 
<a name="l-328"></a>                                <span class="p">(((</span><span class="n">axi_mstr_size</span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">==</span> <span class="mh">3&#39;h1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">axi_mstr_addr</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span>      <span class="o">|</span> <span class="p">(</span><span class="n">axi_mstr_write</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">axi_mstr_wstrb</span><span class="p">[</span><span class="n">axi_mstr_addr</span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="o">+:</span><span class="mh">2</span><span class="p">]</span> <span class="o">!=</span> <span class="mh">2</span><span class="mb">&#39;b11</span><span class="p">))))</span>  <span class="o">|</span>    <span class="c1">// HW size but unaligned</span>
<a name="l-329"></a>                                 <span class="p">((</span><span class="n">axi_mstr_size</span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">==</span> <span class="mh">3&#39;h2</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">((</span><span class="o">|</span><span class="n">axi_mstr_addr</span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">])</span> <span class="o">|</span> <span class="p">(</span><span class="n">axi_mstr_write</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">axi_mstr_wstrb</span><span class="p">[</span><span class="n">axi_mstr_addr</span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="o">+:</span><span class="mh">4</span><span class="p">]</span> <span class="o">!=</span> <span class="mh">4&#39;hf</span><span class="p">))))</span>   <span class="o">|</span>    <span class="c1">// W size but unaligned</span>
<a name="l-330"></a>                                 <span class="p">((</span><span class="n">axi_mstr_size</span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">==</span> <span class="mh">3&#39;h3</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">((</span><span class="o">|</span><span class="n">axi_mstr_addr</span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">])</span> <span class="o">|</span> <span class="p">(</span><span class="n">axi_mstr_write</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">axi_mstr_wstrb</span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">!=</span> <span class="mh">8&#39;hff</span><span class="p">))))</span>                    <span class="o">|</span>    <span class="c1">// DW size but unaligned</span>
<a name="l-331"></a>                                 <span class="p">(</span><span class="n">dma_addr_in_iccm</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">((</span><span class="n">axi_mstr_size</span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">==</span> <span class="mh">2</span><span class="mb">&#39;b10</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">axi_mstr_size</span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">==</span> <span class="mh">2</span><span class="mb">&#39;b11</span><span class="p">)))</span>                                           <span class="o">|</span>    <span class="c1">// ICCM access not word size</span>
<a name="l-332"></a>                                 <span class="p">(</span><span class="n">dma_addr_in_dccm</span> <span class="o">&amp;</span> <span class="n">axi_mstr_write</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">((</span><span class="n">axi_mstr_size</span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">==</span> <span class="mh">2</span><span class="mb">&#39;b10</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">axi_mstr_size</span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">==</span> <span class="mh">2</span><span class="mb">&#39;b11</span><span class="p">))));</span>                             <span class="c1">// DCCM write not word size</span>
<a name="l-333"></a>
<a name="l-334"></a>   <span class="c1">//Dbg outputs</span>
<a name="l-335"></a>   <span class="k">assign</span> <span class="n">dma_dbg_ready</span>    <span class="o">=</span> <span class="n">fifo_empty</span> <span class="o">&amp;</span> <span class="n">dbg_dma_bubble</span><span class="p">;</span>
<a name="l-336"></a>   <span class="k">assign</span> <span class="n">dma_dbg_cmd_done</span> <span class="o">=</span> <span class="p">(</span><span class="n">fifo_valid</span><span class="p">[</span><span class="n">RspPtr</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">fifo_dbg</span><span class="p">[</span><span class="n">RspPtr</span><span class="p">]</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">fifo_write</span><span class="p">[</span><span class="n">RspPtr</span><span class="p">]</span> <span class="o">|</span> <span class="n">fifo_data_valid</span><span class="p">[</span><span class="n">RspPtr</span><span class="p">]</span> <span class="o">|</span> <span class="p">(</span><span class="o">|</span><span class="n">fifo_error</span><span class="p">[</span><span class="n">RspPtr</span><span class="p">])));</span>
<a name="l-337"></a>   <span class="k">assign</span> <span class="n">dma_dbg_rddata</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">fifo_addr</span><span class="p">[</span><span class="n">RspPtr</span><span class="p">][</span><span class="mh">2</span><span class="p">]</span> <span class="o">?</span> <span class="n">fifo_data</span><span class="p">[</span><span class="n">RspPtr</span><span class="p">][</span><span class="mh">63</span><span class="o">:</span><span class="mh">32</span><span class="p">]</span> <span class="o">:</span> <span class="n">fifo_data</span><span class="p">[</span><span class="n">RspPtr</span><span class="p">][</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">];</span>
<a name="l-338"></a>   <span class="k">assign</span> <span class="n">dma_dbg_cmd_fail</span>     <span class="o">=</span> <span class="o">|</span><span class="n">fifo_error</span><span class="p">[</span><span class="n">RspPtr</span><span class="p">];</span>
<a name="l-339"></a>
<a name="l-340"></a>   <span class="k">assign</span> <span class="n">dma_dbg_cmd_error_in</span> <span class="o">=</span> <span class="n">dbg_cmd_valid</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">dbg_cmd_type</span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">==</span> <span class="mh">2</span><span class="mb">&#39;b10</span><span class="p">)</span> <span class="o">&amp;</span> 
<a name="l-341"></a>                                 <span class="p">((</span><span class="o">~</span><span class="p">(</span><span class="n">dma_addr_in_dccm</span> <span class="o">|</span> <span class="n">dma_addr_in_iccm</span> <span class="o">|</span> <span class="n">dma_addr_in_pic</span><span class="p">))</span> <span class="o">|</span> <span class="p">(</span><span class="n">dbg_cmd_size</span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">!=</span> <span class="mh">2</span><span class="mb">&#39;b10</span><span class="p">));</span>  <span class="c1">// Only word accesses allowed </span>
<a name="l-342"></a>                                  <span class="c1">//(dma_addr_in_iccm &amp; ~((dbg_cmd_size[1:0] == 2&#39;b10) | (dbg_cmd_size[1:0] == 2&#39;b11))));</span>
<a name="l-343"></a>
<a name="l-344"></a>   
<a name="l-345"></a>   <span class="c1">// Block the decode if fifo full</span>
<a name="l-346"></a>   <span class="k">assign</span> <span class="n">dma_dccm_stall_any</span> <span class="o">=</span> <span class="n">dma_mem_req</span> <span class="o">&amp;</span> <span class="n">fifo_dccm_valid</span><span class="p">[</span><span class="n">RdPtr</span><span class="p">]</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">dma_nack_count</span> <span class="o">&gt;=</span> <span class="n">dma_nack_count_csr</span><span class="p">);</span>
<a name="l-347"></a>   <span class="k">assign</span> <span class="n">dma_iccm_stall_any</span> <span class="o">=</span> <span class="n">dma_mem_req</span> <span class="o">&amp;</span> <span class="n">fifo_iccm_valid</span><span class="p">[</span><span class="n">RdPtr</span><span class="p">]</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">dma_nack_count</span> <span class="o">&gt;=</span> <span class="n">dma_nack_count_csr</span><span class="p">);</span>
<a name="l-348"></a>
<a name="l-349"></a>   <span class="c1">// Used to indicate ready to debug</span>
<a name="l-350"></a>   <span class="k">assign</span> <span class="n">fifo_empty</span>     <span class="o">=</span> <span class="o">~</span><span class="p">(</span><span class="o">|</span><span class="p">(</span><span class="n">fifo_valid_en</span><span class="p">[</span><span class="no">DEPTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">|</span> <span class="n">fifo_valid</span><span class="p">[</span><span class="no">DEPTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">])</span> <span class="o">|</span> <span class="n">axi_mstr_valid</span> <span class="o">|</span> <span class="n">axi_slv_sent_q</span><span class="p">);</span>  <span class="c1">// We want RspPtr to settle before accepting debug command</span>
<a name="l-351"></a>   
<a name="l-352"></a>   <span class="c1">// Nack counter, stall the lsu pipe if 7 nacks</span>
<a name="l-353"></a>   <span class="k">assign</span> <span class="n">dma_nack_count_csr</span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">dec_tlu_dma_qos_prty</span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">];</span>
<a name="l-354"></a>   <span class="k">assign</span> <span class="n">dma_nack_count_d</span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">dma_nack_count</span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">&gt;=</span> <span class="n">dma_nack_count_csr</span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">])</span> <span class="o">?</span> <span class="p">({</span><span class="mh">3</span><span class="p">{</span><span class="o">~</span><span class="p">(</span><span class="n">dma_dccm_req</span> <span class="o">|</span> <span class="n">dma_iccm_req</span><span class="p">)}}</span> <span class="o">&amp;</span> <span class="n">dma_nack_count</span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">])</span> <span class="o">:</span>  
<a name="l-355"></a>                                                                                    <span class="p">(</span><span class="n">dma_mem_req</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="n">dma_dccm_req</span> <span class="o">|</span> <span class="n">dma_iccm_req</span><span class="p">))</span> <span class="o">?</span> <span class="p">(</span><span class="n">dma_nack_count</span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">+</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">)</span> <span class="o">:</span> <span class="mh">3</span><span class="mb">&#39;b0</span><span class="p">;</span>
<a name="l-356"></a>   
<a name="l-357"></a>   <span class="n">rvdffs</span> <span class="p">#(</span><span class="mh">3</span><span class="p">)</span> <span class="n">nack_count_dff</span><span class="p">(.</span><span class="n">din</span><span class="p">(</span><span class="n">dma_nack_count_d</span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">dma_nack_count</span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">en</span><span class="p">(</span><span class="n">dma_mem_req</span><span class="p">),</span> <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">dma_free_clk</span><span class="p">),</span> <span class="p">.</span><span class="o">*</span><span class="p">);</span>
<a name="l-358"></a>
<a name="l-359"></a>   <span class="c1">// Core outputs</span>
<a name="l-360"></a>   <span class="k">assign</span> <span class="n">dma_mem_req</span> <span class="o">=</span> <span class="n">fifo_valid</span><span class="p">[</span><span class="n">RdPtr</span><span class="p">]</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">fifo_rpend</span><span class="p">[</span><span class="n">RdPtr</span><span class="p">]</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">fifo_done</span><span class="p">[</span><span class="n">RdPtr</span><span class="p">]</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="o">|</span><span class="n">fifo_error</span><span class="p">[</span><span class="n">RdPtr</span><span class="p">])</span> <span class="o">&amp;</span> <span class="p">(</span><span class="o">~</span><span class="n">fifo_write</span><span class="p">[</span><span class="n">RdPtr</span><span class="p">]</span> <span class="o">|</span> <span class="n">fifo_data_valid</span><span class="p">[</span><span class="n">RdPtr</span><span class="p">]);</span>
<a name="l-361"></a>   <span class="k">assign</span> <span class="n">dma_dccm_req</span> <span class="o">=</span> <span class="n">dma_mem_req</span> <span class="o">&amp;</span> <span class="n">fifo_dccm_valid</span><span class="p">[</span><span class="n">RdPtr</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">dccm_ready</span><span class="p">;</span>
<a name="l-362"></a>   <span class="k">assign</span> <span class="n">dma_iccm_req</span> <span class="o">=</span> <span class="n">dma_mem_req</span> <span class="o">&amp;</span> <span class="n">fifo_iccm_valid</span><span class="p">[</span><span class="n">RdPtr</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">iccm_ready</span><span class="p">;</span>
<a name="l-363"></a>   <span class="k">assign</span> <span class="n">dma_mem_addr</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">fifo_addr</span><span class="p">[</span><span class="n">RdPtr</span><span class="p">];</span>
<a name="l-364"></a>   <span class="k">assign</span> <span class="n">dma_mem_sz</span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>    <span class="o">=</span> <span class="n">fifo_sz</span><span class="p">[</span><span class="n">RdPtr</span><span class="p">];</span>
<a name="l-365"></a>   <span class="k">assign</span> <span class="n">dma_mem_write</span>      <span class="o">=</span> <span class="n">fifo_write</span><span class="p">[</span><span class="n">RdPtr</span><span class="p">];</span>
<a name="l-366"></a>   <span class="k">assign</span> <span class="n">dma_mem_wdata</span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">fifo_data</span><span class="p">[</span><span class="n">RdPtr</span><span class="p">];</span>
<a name="l-367"></a>
<a name="l-368"></a>   <span class="c1">// Address check  dccm</span>
<a name="l-369"></a>   <span class="n">rvrangecheck</span> <span class="p">#(.</span><span class="no">CCM_SADR</span><span class="p">(</span><span class="no">`RV_DCCM_SADR</span><span class="p">),</span>
<a name="l-370"></a>                  <span class="p">.</span><span class="no">CCM_SIZE</span><span class="p">(</span><span class="no">`RV_DCCM_SIZE</span><span class="p">))</span> <span class="n">addr_dccm_rangecheck</span> <span class="p">(</span>
<a name="l-371"></a>      <span class="p">.</span><span class="n">addr</span><span class="p">(</span><span class="n">fifo_addr_in</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]),</span>
<a name="l-372"></a>      <span class="p">.</span><span class="n">in_range</span><span class="p">(</span><span class="n">dma_addr_in_dccm</span><span class="p">),</span>
<a name="l-373"></a>      <span class="p">.</span><span class="n">in_region</span><span class="p">(</span><span class="n">dma_addr_in_dccm_region_nc</span><span class="p">)</span>
<a name="l-374"></a>   <span class="p">);</span>
<a name="l-375"></a>   
<a name="l-376"></a>   <span class="c1">// Address check  iccm</span>
<a name="l-377"></a><span class="no">`ifdef</span> <span class="no">RV_ICCM_ENABLE</span>
<a name="l-378"></a>   <span class="n">rvrangecheck</span> <span class="p">#(.</span><span class="no">CCM_SADR</span><span class="p">(</span><span class="no">`RV_ICCM_SADR</span><span class="p">),</span>
<a name="l-379"></a>                  <span class="p">.</span><span class="no">CCM_SIZE</span><span class="p">(</span><span class="no">`RV_ICCM_SIZE</span><span class="p">))</span> <span class="n">addr_iccm_rangecheck</span> <span class="p">(</span>
<a name="l-380"></a>      <span class="p">.</span><span class="n">addr</span><span class="p">(</span><span class="n">fifo_addr_in</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]),</span>
<a name="l-381"></a>      <span class="p">.</span><span class="n">in_range</span><span class="p">(</span><span class="n">dma_addr_in_iccm</span><span class="p">),</span>
<a name="l-382"></a>      <span class="p">.</span><span class="n">in_region</span><span class="p">(</span><span class="n">dma_addr_in_iccm_region_nc</span><span class="p">)</span>
<a name="l-383"></a>   <span class="p">);</span>
<a name="l-384"></a><span class="no">`else</span>
<a name="l-385"></a>   <span class="k">assign</span> <span class="n">dma_addr_in_iccm</span> <span class="o">=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-386"></a>   <span class="k">assign</span> <span class="n">dma_addr_in_iccm_region_nc</span> <span class="o">=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-387"></a><span class="no">`endif</span>
<a name="l-388"></a>  
<a name="l-389"></a>   <span class="c1">// PIC memory address check</span>
<a name="l-390"></a>   <span class="n">rvrangecheck</span> <span class="p">#(.</span><span class="no">CCM_SADR</span><span class="p">(</span><span class="no">`RV_PIC_BASE_ADDR</span><span class="p">),</span>
<a name="l-391"></a>                  <span class="p">.</span><span class="no">CCM_SIZE</span><span class="p">(</span><span class="no">`RV_PIC_SIZE</span><span class="p">))</span> <span class="n">addr_pic_rangecheck</span> <span class="p">(</span>
<a name="l-392"></a>      <span class="p">.</span><span class="n">addr</span><span class="p">(</span><span class="n">fifo_addr_in</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]),</span>
<a name="l-393"></a>      <span class="p">.</span><span class="n">in_range</span><span class="p">(</span><span class="n">dma_addr_in_pic</span><span class="p">),</span>
<a name="l-394"></a>      <span class="p">.</span><span class="n">in_region</span><span class="p">(</span><span class="n">dma_addr_in_pic_region_nc</span><span class="p">)</span>
<a name="l-395"></a>    <span class="p">);</span>
<a name="l-396"></a>
<a name="l-397"></a>   <span class="c1">// Inputs</span>
<a name="l-398"></a>   <span class="n">rvdff</span> <span class="p">#(</span><span class="mh">1</span><span class="p">)</span>  <span class="n">ahbs_bus_clken_ff</span> <span class="p">(.</span><span class="n">din</span><span class="p">(</span><span class="n">dma_bus_clk_en</span><span class="p">),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">dma_bus_clk_en_q</span><span class="p">),</span> <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">free_clk</span><span class="p">),</span> <span class="p">.</span><span class="o">*</span><span class="p">);</span>
<a name="l-399"></a>   <span class="n">rvdff</span> <span class="p">#(</span><span class="mh">1</span><span class="p">)</span>  <span class="n">fifo_full_bus_ff</span> <span class="p">(.</span><span class="n">din</span><span class="p">(</span><span class="n">fifo_full_spec</span><span class="p">),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">fifo_full_spec_bus</span><span class="p">),</span> <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">dma_bus_clk</span><span class="p">),</span> <span class="p">.</span><span class="o">*</span><span class="p">);</span>
<a name="l-400"></a>   <span class="n">rvdff</span> <span class="p">#(</span><span class="mh">1</span><span class="p">)</span>  <span class="n">dbg_dma_bubble_ff</span> <span class="p">(.</span><span class="n">din</span><span class="p">(</span><span class="n">dbg_dma_bubble</span><span class="p">),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">dbg_dma_bubble_bus</span><span class="p">),</span> <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">dma_bus_clk</span><span class="p">),</span> <span class="p">.</span><span class="o">*</span><span class="p">);</span>
<a name="l-401"></a>   <span class="n">rvdff</span> <span class="p">#(</span><span class="mh">1</span><span class="p">)</span>  <span class="n">dec_tlu_stall_dma_ff</span> <span class="p">(.</span><span class="n">din</span><span class="p">(</span><span class="n">dec_tlu_stall_dma</span><span class="p">),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">dec_tlu_stall_dma_bus</span><span class="p">),</span> <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">dma_bus_clk</span><span class="p">),</span> <span class="p">.</span><span class="o">*</span><span class="p">);</span>
<a name="l-402"></a>   <span class="n">rvdff</span> <span class="p">#(</span><span class="mh">1</span><span class="p">)</span> <span class="n">dma_dbg_cmd_doneff</span> <span class="p">(.</span><span class="n">din</span><span class="p">(</span><span class="n">dma_dbg_cmd_done</span><span class="p">),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">dma_dbg_cmd_done_q</span><span class="p">),</span> <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">free_clk</span><span class="p">),</span> <span class="p">.</span><span class="o">*</span><span class="p">);</span>
<a name="l-403"></a>
<a name="l-404"></a>   <span class="c1">// Clock Gating logic</span>
<a name="l-405"></a>   <span class="k">assign</span> <span class="n">dma_buffer_c1_clken</span> <span class="o">=</span> <span class="p">(</span><span class="n">axi_mstr_valid</span> <span class="o">&amp;</span> <span class="n">dma_bus_clk_en</span><span class="p">)</span> <span class="o">|</span> <span class="n">dbg_cmd_valid</span> <span class="o">|</span> <span class="n">dec_tlu_stall_dma</span> <span class="o">|</span> <span class="n">clk_override</span><span class="p">;</span>
<a name="l-406"></a>   <span class="k">assign</span> <span class="n">dma_free_clken</span> <span class="o">=</span> <span class="p">(</span><span class="n">axi_mstr_valid</span> <span class="o">|</span> <span class="n">axi_mstr_valid_q</span> <span class="o">|</span> <span class="n">axi_slv_valid</span> <span class="o">|</span> <span class="n">axi_slv_sent_q</span> <span class="o">|</span> <span class="n">dbg_cmd_valid</span> <span class="o">|</span> <span class="n">dma_dbg_cmd_done</span> <span class="o">|</span> <span class="n">dma_dbg_cmd_done_q</span> <span class="o">|</span> <span class="p">(</span><span class="o">|</span><span class="n">fifo_valid</span><span class="p">[</span><span class="no">DEPTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">])</span> <span class="o">|</span> <span class="n">wrbuf_vld</span> <span class="o">|</span> <span class="n">rdbuf_vld</span> <span class="o">|</span> <span class="n">dec_tlu_stall_dma</span> <span class="o">|</span> <span class="n">clk_override</span><span class="p">);</span>
<a name="l-407"></a>
<a name="l-408"></a>   <span class="n">rvoclkhdr</span> <span class="n">dma_buffer_c1cgc</span> <span class="p">(</span> <span class="p">.</span><span class="n">en</span><span class="p">(</span><span class="n">dma_buffer_c1_clken</span><span class="p">),</span> <span class="p">.</span><span class="n">l1clk</span><span class="p">(</span><span class="n">dma_buffer_c1_clk</span><span class="p">),</span> <span class="p">.</span><span class="o">*</span> <span class="p">);</span>
<a name="l-409"></a>   <span class="n">rvoclkhdr</span> <span class="n">dma_free_cgc</span> <span class="p">(.</span><span class="n">en</span><span class="p">(</span><span class="n">dma_free_clken</span><span class="p">),</span> <span class="p">.</span><span class="n">l1clk</span><span class="p">(</span><span class="n">dma_free_clk</span><span class="p">),</span> <span class="p">.</span><span class="o">*</span><span class="p">);</span>
<a name="l-410"></a>   <span class="n">rvclkhdr</span> <span class="n">dma_bus_cgc</span> <span class="p">(.</span><span class="n">en</span><span class="p">(</span><span class="n">dma_bus_clk_en</span><span class="p">),</span> <span class="p">.</span><span class="n">l1clk</span><span class="p">(</span><span class="n">dma_bus_clk</span><span class="p">),</span> <span class="p">.</span><span class="o">*</span><span class="p">);</span>
<a name="l-411"></a>   
<a name="l-412"></a>   <span class="c1">// Write channel buffer</span>
<a name="l-413"></a>   <span class="k">assign</span> <span class="n">wrbuf_en</span>       <span class="o">=</span> <span class="n">dma_axi_awvalid</span> <span class="o">&amp;</span> <span class="n">dma_axi_awready</span><span class="p">;</span>
<a name="l-414"></a>   <span class="k">assign</span> <span class="n">wrbuf_data_en</span>  <span class="o">=</span> <span class="n">dma_axi_wvalid</span> <span class="o">&amp;</span> <span class="n">dma_axi_wready</span><span class="p">;</span>
<a name="l-415"></a>   <span class="k">assign</span> <span class="n">wrbuf_cmd_sent</span> <span class="o">=</span> <span class="n">axi_mstr_valid</span> <span class="o">&amp;</span> <span class="n">axi_mstr_write</span><span class="p">;</span>
<a name="l-416"></a>   <span class="k">assign</span> <span class="n">wrbuf_rst</span>      <span class="o">=</span> <span class="n">wrbuf_cmd_sent</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">wrbuf_en</span><span class="p">;</span>
<a name="l-417"></a>   <span class="k">assign</span> <span class="n">wrbuf_data_rst</span> <span class="o">=</span> <span class="n">wrbuf_cmd_sent</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">wrbuf_data_en</span><span class="p">;</span>
<a name="l-418"></a>   
<a name="l-419"></a>   <span class="n">rvdffsc</span>  <span class="p">#(.</span><span class="no">WIDTH</span><span class="p">(</span><span class="mh">1</span><span class="p">))</span>  <span class="n">wrbuf_vldff</span><span class="p">(.</span><span class="n">din</span><span class="p">(</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">wrbuf_vld</span><span class="p">),</span> <span class="p">.</span><span class="n">en</span><span class="p">(</span><span class="n">wrbuf_en</span><span class="p">),</span> <span class="p">.</span><span class="n">clear</span><span class="p">(</span><span class="n">wrbuf_rst</span><span class="p">),</span> <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">dma_bus_clk</span><span class="p">),</span> <span class="p">.</span><span class="o">*</span><span class="p">);</span>
<a name="l-420"></a>   <span class="n">rvdffsc</span>  <span class="p">#(.</span><span class="no">WIDTH</span><span class="p">(</span><span class="mh">1</span><span class="p">))</span>  <span class="n">wrbuf_data_vldff</span><span class="p">(.</span><span class="n">din</span><span class="p">(</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">wrbuf_data_vld</span><span class="p">),</span> <span class="p">.</span><span class="n">en</span><span class="p">(</span><span class="n">wrbuf_data_en</span><span class="p">),</span> <span class="p">.</span><span class="n">clear</span><span class="p">(</span><span class="n">wrbuf_data_rst</span><span class="p">),</span> <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">dma_bus_clk</span><span class="p">),</span> <span class="p">.</span><span class="o">*</span><span class="p">);</span>
<a name="l-421"></a>   <span class="n">rvdffs</span>   <span class="p">#(.</span><span class="no">WIDTH</span><span class="p">(</span><span class="mh">1</span><span class="p">))</span> <span class="n">wrbuf_postedff</span><span class="p">(.</span><span class="n">din</span><span class="p">(</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">wrbuf_posted</span><span class="p">),</span> <span class="p">.</span><span class="n">en</span><span class="p">(</span><span class="n">wrbuf_en</span><span class="p">),</span> <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">dma_bus_clk</span><span class="p">),</span> <span class="p">.</span><span class="o">*</span><span class="p">);</span>
<a name="l-422"></a>   <span class="n">rvdffs</span>   <span class="p">#(.</span><span class="no">WIDTH</span><span class="p">(</span><span class="no">DMA_BUS_TAG</span><span class="p">))</span> <span class="n">wrbuf_tagff</span><span class="p">(.</span><span class="n">din</span><span class="p">(</span><span class="n">dma_axi_awid</span><span class="p">[</span><span class="no">DMA_BUS_TAG</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">wrbuf_tag</span><span class="p">[</span><span class="no">DMA_BUS_TAG</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">en</span><span class="p">(</span><span class="n">wrbuf_en</span><span class="p">),</span> <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">dma_bus_clk</span><span class="p">),</span> <span class="p">.</span><span class="o">*</span><span class="p">);</span>
<a name="l-423"></a>   <span class="n">rvdffs</span>   <span class="p">#(.</span><span class="no">WIDTH</span><span class="p">(</span><span class="mh">3</span><span class="p">))</span> <span class="n">wrbuf_sizeff</span><span class="p">(.</span><span class="n">din</span><span class="p">(</span><span class="n">dma_axi_awsize</span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">wrbuf_size</span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">en</span><span class="p">(</span><span class="n">wrbuf_en</span><span class="p">),</span> <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">dma_bus_clk</span><span class="p">),</span> <span class="p">.</span><span class="o">*</span><span class="p">);</span>
<a name="l-424"></a>   <span class="n">rvdffe</span>   <span class="p">#(.</span><span class="no">WIDTH</span><span class="p">(</span><span class="mh">32</span><span class="p">))</span> <span class="n">wrbuf_addrff</span><span class="p">(.</span><span class="n">din</span><span class="p">(</span><span class="n">dma_axi_awaddr</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">wrbuf_addr</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">en</span><span class="p">(</span><span class="n">wrbuf_en</span> <span class="o">&amp;</span> <span class="n">dma_bus_clk_en</span><span class="p">),</span> <span class="p">.</span><span class="o">*</span><span class="p">);</span>
<a name="l-425"></a>   <span class="n">rvdffe</span>   <span class="p">#(.</span><span class="no">WIDTH</span><span class="p">(</span><span class="mh">64</span><span class="p">))</span> <span class="n">wrbuf_dataff</span><span class="p">(.</span><span class="n">din</span><span class="p">(</span><span class="n">dma_axi_wdata</span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">wrbuf_data</span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">en</span><span class="p">(</span><span class="n">wrbuf_data_en</span> <span class="o">&amp;</span> <span class="n">dma_bus_clk_en</span><span class="p">),</span> <span class="p">.</span><span class="o">*</span><span class="p">);</span>
<a name="l-426"></a>   <span class="n">rvdffs</span>   <span class="p">#(.</span><span class="no">WIDTH</span><span class="p">(</span><span class="mh">8</span><span class="p">))</span> <span class="n">wrbuf_byteenff</span><span class="p">(.</span><span class="n">din</span><span class="p">(</span><span class="n">dma_axi_wstrb</span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">wrbuf_byteen</span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">en</span><span class="p">(</span><span class="n">wrbuf_data_en</span><span class="p">),</span> <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">dma_bus_clk</span><span class="p">),</span> <span class="p">.</span><span class="o">*</span><span class="p">);</span>
<a name="l-427"></a>   <span class="c1">// Read channel buffer</span>
<a name="l-428"></a>   <span class="k">assign</span> <span class="n">rdbuf_en</span>    <span class="o">=</span> <span class="n">dma_axi_arvalid</span> <span class="o">&amp;</span> <span class="n">dma_axi_arready</span><span class="p">;</span>
<a name="l-429"></a>   <span class="k">assign</span> <span class="n">rdbuf_cmd_sent</span> <span class="o">=</span> <span class="n">axi_mstr_valid</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">axi_mstr_write</span> <span class="o">&amp;</span> <span class="n">dma_fifo_ready</span><span class="p">;</span>
<a name="l-430"></a>   <span class="k">assign</span> <span class="n">rdbuf_rst</span>   <span class="o">=</span> <span class="n">rdbuf_cmd_sent</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">rdbuf_en</span><span class="p">;</span>
<a name="l-431"></a>   
<a name="l-432"></a>   <span class="n">rvdffsc</span>  <span class="p">#(.</span><span class="no">WIDTH</span><span class="p">(</span><span class="mh">1</span><span class="p">))</span>  <span class="n">rdbuf_vldff</span><span class="p">(.</span><span class="n">din</span><span class="p">(</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">rdbuf_vld</span><span class="p">),</span> <span class="p">.</span><span class="n">en</span><span class="p">(</span><span class="n">rdbuf_en</span><span class="p">),</span> <span class="p">.</span><span class="n">clear</span><span class="p">(</span><span class="n">rdbuf_rst</span><span class="p">),</span> <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">dma_bus_clk</span><span class="p">),</span> <span class="p">.</span><span class="o">*</span><span class="p">);</span>
<a name="l-433"></a>   <span class="n">rvdffs</span>   <span class="p">#(.</span><span class="no">WIDTH</span><span class="p">(</span><span class="no">DMA_BUS_TAG</span><span class="p">))</span> <span class="n">rdbuf_tagff</span><span class="p">(.</span><span class="n">din</span><span class="p">(</span><span class="n">dma_axi_arid</span><span class="p">[</span><span class="no">DMA_BUS_TAG</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">rdbuf_tag</span><span class="p">[</span><span class="no">DMA_BUS_TAG</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">en</span><span class="p">(</span><span class="n">rdbuf_en</span><span class="p">),</span> <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">dma_bus_clk</span><span class="p">),</span> <span class="p">.</span><span class="o">*</span><span class="p">);</span>
<a name="l-434"></a>   <span class="n">rvdffs</span>   <span class="p">#(.</span><span class="no">WIDTH</span><span class="p">(</span><span class="mh">3</span><span class="p">))</span> <span class="n">rdbuf_sizeff</span><span class="p">(.</span><span class="n">din</span><span class="p">(</span><span class="n">dma_axi_arsize</span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">rdbuf_size</span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">en</span><span class="p">(</span><span class="n">rdbuf_en</span><span class="p">),</span> <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">dma_bus_clk</span><span class="p">),</span> <span class="p">.</span><span class="o">*</span><span class="p">);</span>
<a name="l-435"></a>   <span class="n">rvdffe</span>   <span class="p">#(.</span><span class="no">WIDTH</span><span class="p">(</span><span class="mh">32</span><span class="p">))</span> <span class="n">rdbuf_addrff</span><span class="p">(.</span><span class="n">din</span><span class="p">(</span><span class="n">dma_axi_araddr</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">rdbuf_addr</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">en</span><span class="p">(</span><span class="n">rdbuf_en</span> <span class="o">&amp;</span> <span class="n">dma_bus_clk_en</span><span class="p">),</span> <span class="p">.</span><span class="o">*</span><span class="p">);</span>
<a name="l-436"></a>   
<a name="l-437"></a>   <span class="k">assign</span> <span class="n">dma_axi_awready</span> <span class="o">=</span> <span class="o">~</span><span class="p">(</span><span class="n">wrbuf_vld</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">wrbuf_cmd_sent</span><span class="p">);</span>
<a name="l-438"></a>   <span class="k">assign</span> <span class="n">dma_axi_wready</span>  <span class="o">=</span> <span class="o">~</span><span class="p">(</span><span class="n">wrbuf_data_vld</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">wrbuf_cmd_sent</span><span class="p">);</span>
<a name="l-439"></a>   <span class="k">assign</span> <span class="n">dma_axi_arready</span> <span class="o">=</span> <span class="o">~</span><span class="p">(</span><span class="n">rdbuf_vld</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">rdbuf_cmd_sent</span><span class="p">);</span>   
<a name="l-440"></a>   
<a name="l-441"></a>   <span class="c1">//Generate a single request from read/write channel</span>
<a name="l-442"></a>   <span class="k">assign</span> <span class="n">axi_mstr_valid</span>                  <span class="o">=</span> <span class="p">((</span><span class="n">wrbuf_vld</span> <span class="o">&amp;</span> <span class="n">wrbuf_data_vld</span><span class="p">)</span> <span class="o">|</span> <span class="n">rdbuf_vld</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">dma_fifo_ready</span><span class="p">;</span>
<a name="l-443"></a>   <span class="k">assign</span> <span class="n">axi_mstr_tag</span><span class="p">[</span><span class="no">DMA_BUS_TAG</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>   <span class="o">=</span> <span class="n">axi_mstr_sel</span> <span class="o">?</span> <span class="n">wrbuf_tag</span><span class="p">[</span><span class="no">DMA_BUS_TAG</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">:</span> <span class="n">rdbuf_tag</span><span class="p">[</span><span class="no">DMA_BUS_TAG</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">];</span>
<a name="l-444"></a>   <span class="k">assign</span> <span class="n">axi_mstr_write</span>                  <span class="o">=</span> <span class="n">axi_mstr_sel</span><span class="p">;</span>
<a name="l-445"></a>   <span class="k">assign</span> <span class="n">axi_mstr_posted_write</span>           <span class="o">=</span> <span class="n">axi_mstr_sel</span> <span class="o">&amp;</span> <span class="n">wrbuf_posted</span><span class="p">;</span>
<a name="l-446"></a>   <span class="k">assign</span> <span class="n">axi_mstr_addr</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>             <span class="o">=</span> <span class="n">axi_mstr_sel</span> <span class="o">?</span> <span class="n">wrbuf_addr</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">:</span> <span class="n">rdbuf_addr</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">];</span>
<a name="l-447"></a>   <span class="k">assign</span> <span class="n">axi_mstr_size</span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>              <span class="o">=</span> <span class="n">axi_mstr_sel</span> <span class="o">?</span> <span class="n">wrbuf_size</span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">:</span> <span class="n">rdbuf_size</span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">];</span>
<a name="l-448"></a>   <span class="k">assign</span> <span class="n">axi_mstr_wdata</span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>            <span class="o">=</span> <span class="n">wrbuf_data</span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">];</span>
<a name="l-449"></a>   <span class="k">assign</span> <span class="n">axi_mstr_wstrb</span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>             <span class="o">=</span> <span class="n">wrbuf_byteen</span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">];</span> 
<a name="l-450"></a>
<a name="l-451"></a>   <span class="c1">// Sel=1 -&gt; write has higher priority</span>
<a name="l-452"></a>   <span class="k">assign</span> <span class="n">axi_mstr_sel</span>     <span class="o">=</span> <span class="p">(</span><span class="n">wrbuf_vld</span> <span class="o">&amp;</span> <span class="n">wrbuf_data_vld</span> <span class="o">&amp;</span> <span class="n">rdbuf_vld</span><span class="p">)</span> <span class="o">?</span> <span class="n">axi_mstr_priority</span> <span class="o">:</span> <span class="p">(</span><span class="n">wrbuf_vld</span> <span class="o">&amp;</span> <span class="n">wrbuf_data_vld</span><span class="p">);</span>
<a name="l-453"></a>   <span class="k">assign</span> <span class="n">axi_mstr_prty_in</span> <span class="o">=</span> <span class="o">~</span><span class="n">axi_mstr_priority</span><span class="p">;</span>
<a name="l-454"></a>   <span class="k">assign</span> <span class="n">axi_mstr_prty_en</span> <span class="o">=</span> <span class="n">axi_mstr_valid</span><span class="p">;</span>
<a name="l-455"></a>   <span class="n">rvdffs</span> <span class="p">#(.</span><span class="no">WIDTH</span><span class="p">(</span><span class="mh">1</span><span class="p">))</span> <span class="n">mstr_prtyff</span><span class="p">(.</span><span class="n">din</span><span class="p">(</span><span class="n">axi_mstr_prty_in</span><span class="p">),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">axi_mstr_priority</span><span class="p">),</span> <span class="p">.</span><span class="n">en</span><span class="p">(</span><span class="n">axi_mstr_prty_en</span><span class="p">),</span> <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">dma_bus_clk</span><span class="p">),</span> <span class="p">.</span><span class="o">*</span><span class="p">);</span>
<a name="l-456"></a>
<a name="l-457"></a>   <span class="n">rvdff</span> <span class="p">#(.</span><span class="no">WIDTH</span><span class="p">(</span><span class="mh">1</span><span class="p">))</span> <span class="n">axi_mstr_validff</span> <span class="p">(.</span><span class="n">din</span><span class="p">(</span><span class="n">axi_mstr_valid</span><span class="p">),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">axi_mstr_valid_q</span><span class="p">),</span> <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">dma_bus_clk</span><span class="p">),</span> <span class="p">.</span><span class="o">*</span><span class="p">);</span>
<a name="l-458"></a>   <span class="n">rvdff</span> <span class="p">#(.</span><span class="no">WIDTH</span><span class="p">(</span><span class="mh">1</span><span class="p">))</span> <span class="n">axi_slv_sentff</span> <span class="p">(.</span><span class="n">din</span><span class="p">(</span><span class="n">axi_slv_sent</span><span class="p">),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">axi_slv_sent_q</span><span class="p">),</span> <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">dma_bus_clk</span><span class="p">),</span> <span class="p">.</span><span class="o">*</span><span class="p">);</span>
<a name="l-459"></a>
<a name="l-460"></a>   <span class="c1">//assign axi_slv_valid                  = fifo_valid[RspPtr] &amp; ~fifo_rsp_done[RspPtr] &amp; ~fifo_dbg[RspPtr] &amp; </span>
<a name="l-461"></a>   <span class="c1">//                                        ((fifo_write[RspPtr] &amp; fifo_done_bus[RspPtr]) | (~fifo_write[RspPtr] &amp; fifo_data_bus_valid[RspPtr]) | fifo_error_bus[RspPtr]);</span>
<a name="l-462"></a>   <span class="k">assign</span> <span class="n">axi_slv_valid</span>                  <span class="o">=</span> <span class="n">fifo_valid</span><span class="p">[</span><span class="n">RspPtr</span><span class="p">]</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">fifo_dbg</span><span class="p">[</span><span class="n">RspPtr</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">fifo_done_bus</span><span class="p">[</span><span class="n">RspPtr</span><span class="p">];</span>
<a name="l-463"></a>   <span class="k">assign</span> <span class="n">axi_slv_tag</span><span class="p">[</span><span class="no">DMA_BUS_TAG</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>   <span class="o">=</span> <span class="n">fifo_tag</span><span class="p">[</span><span class="n">RspPtr</span><span class="p">];</span> 
<a name="l-464"></a>   <span class="c1">//assign axi_slv_rdata[63:0]            = (|fifo_error[RspPtr]) ? {32&#39;b0,fifo_addr[RspPtr]} : fifo_data[RspPtr];</span>
<a name="l-465"></a>   <span class="k">assign</span> <span class="n">axi_slv_rdata</span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>            <span class="o">=</span> <span class="n">fifo_data</span><span class="p">[</span><span class="n">RspPtr</span><span class="p">];</span>
<a name="l-466"></a>   <span class="k">assign</span> <span class="n">axi_slv_write</span>                  <span class="o">=</span> <span class="n">fifo_write</span><span class="p">[</span><span class="n">RspPtr</span><span class="p">];</span>
<a name="l-467"></a>   <span class="k">assign</span> <span class="n">axi_slv_posted_write</span>           <span class="o">=</span> <span class="n">axi_slv_write</span> <span class="o">&amp;</span> <span class="n">fifo_posted_write</span><span class="p">[</span><span class="n">RspPtr</span><span class="p">];</span>
<a name="l-468"></a>   <span class="k">assign</span> <span class="n">axi_slv_error</span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>             <span class="o">=</span> <span class="n">fifo_error</span><span class="p">[</span><span class="n">RspPtr</span><span class="p">][</span><span class="mh">0</span><span class="p">]</span> <span class="o">?</span> <span class="mh">2</span><span class="mb">&#39;b10</span> <span class="o">:</span> <span class="p">(</span><span class="n">fifo_error</span><span class="p">[</span><span class="n">RspPtr</span><span class="p">][</span><span class="mh">1</span><span class="p">]</span> <span class="o">?</span> <span class="mh">2</span><span class="mb">&#39;b11</span> <span class="o">:</span> <span class="mh">2</span><span class="mb">&#39;b0</span><span class="p">);</span>
<a name="l-469"></a>   
<a name="l-470"></a>   
<a name="l-471"></a>   <span class="c1">// AXI response channel signals</span>
<a name="l-472"></a>   <span class="k">assign</span> <span class="n">dma_axi_bvalid</span>                  <span class="o">=</span> <span class="n">axi_slv_valid</span> <span class="o">&amp;</span> <span class="n">axi_slv_write</span><span class="p">;</span>
<a name="l-473"></a>   <span class="k">assign</span> <span class="n">dma_axi_bresp</span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>              <span class="o">=</span> <span class="n">axi_slv_error</span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">];</span>
<a name="l-474"></a>   <span class="k">assign</span> <span class="n">dma_axi_bid</span><span class="p">[</span><span class="no">DMA_BUS_TAG</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>    <span class="o">=</span> <span class="n">axi_slv_tag</span><span class="p">[</span><span class="no">DMA_BUS_TAG</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">];</span>
<a name="l-475"></a> 
<a name="l-476"></a>   <span class="k">assign</span> <span class="n">dma_axi_rvalid</span>                  <span class="o">=</span> <span class="n">axi_slv_valid</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">axi_slv_write</span><span class="p">;</span>
<a name="l-477"></a>   <span class="k">assign</span> <span class="n">dma_axi_rresp</span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>              <span class="o">=</span> <span class="n">axi_slv_error</span><span class="p">;</span> 
<a name="l-478"></a>   <span class="k">assign</span> <span class="n">dma_axi_rid</span><span class="p">[</span><span class="no">DMA_BUS_TAG</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>    <span class="o">=</span> <span class="n">axi_slv_tag</span><span class="p">[</span><span class="no">DMA_BUS_TAG</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">];</span>
<a name="l-479"></a>   <span class="k">assign</span> <span class="n">dma_axi_rdata</span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>             <span class="o">=</span> <span class="n">axi_slv_rdata</span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">];</span>
<a name="l-480"></a>   <span class="k">assign</span> <span class="n">dma_axi_rlast</span>                   <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<a name="l-481"></a>   
<a name="l-482"></a>   <span class="k">assign</span> <span class="n">axi_slv_sent</span>       <span class="o">=</span> <span class="p">(</span><span class="n">dma_axi_bvalid</span> <span class="o">&amp;</span> <span class="n">dma_axi_bready</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">dma_axi_rvalid</span> <span class="o">&amp;</span> <span class="n">dma_axi_rready</span><span class="p">);</span>
<a name="l-483"></a>   <span class="k">assign</span> <span class="n">dma_slv_algn_err</span>   <span class="o">=</span> <span class="n">fifo_error</span><span class="p">[</span><span class="n">RspPtr</span><span class="p">][</span><span class="mh">1</span><span class="p">];</span>
<a name="l-484"></a><span class="no">`ifdef</span> <span class="no">ASSERT_ON</span>
<a name="l-485"></a>
<a name="l-486"></a>   <span class="c1">//assert_nack_count:   assert #0 (dma_nack_count[2:0] &lt; 3&#39;h4);  </span>
<a name="l-487"></a>
<a name="l-488"></a>   <span class="k">for</span> <span class="p">(</span><span class="k">genvar</span> <span class="n">i</span><span class="o">=</span><span class="mh">0</span><span class="p">;</span> <span class="n">i</span><span class="o">&lt;</span><span class="no">DEPTH</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-489"></a>      <span class="c1">//assert_picm_rspdone_and_novalid: assert #0 (~fifo_rsp_done[i] | fifo_valid[i]);</span>
<a name="l-490"></a>      <span class="nl">assert_done_and_novalid:</span> <span class="k">assert</span> <span class="p">#</span><span class="mh">0</span> <span class="p">(</span><span class="o">~</span><span class="n">fifo_done</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">|</span> <span class="n">fifo_valid</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
<a name="l-491"></a>   <span class="k">end</span>
<a name="l-492"></a>
<a name="l-493"></a>   <span class="c1">// Assertion to check AXI write address is aligned to size</span>
<a name="l-494"></a>   <span class="k">property</span> <span class="n">dma_axi_write_trxn_aligned</span><span class="p">;</span>
<a name="l-495"></a>     <span class="p">@(</span><span class="k">posedge</span> <span class="n">dma_bus_clk</span><span class="p">)</span> <span class="n">dma_axi_awvalid</span>  <span class="o">|-&gt;</span> <span class="p">((</span><span class="n">dma_axi_awsize</span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">==</span> <span class="mh">3&#39;h0</span><span class="p">)</span>                                  <span class="o">|</span>
<a name="l-496"></a>                                                  <span class="p">((</span><span class="n">dma_axi_awsize</span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">==</span> <span class="mh">3&#39;h1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">dma_axi_awaddr</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span> <span class="o">==</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">))</span>   <span class="o">|</span>
<a name="l-497"></a>                                                  <span class="p">((</span><span class="n">dma_axi_awsize</span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">==</span> <span class="mh">3&#39;h2</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">dma_axi_awaddr</span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">==</span> <span class="mh">2</span><span class="mb">&#39;b0</span><span class="p">))</span> <span class="o">|</span>
<a name="l-498"></a>                                                  <span class="p">((</span><span class="n">dma_axi_awsize</span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">==</span> <span class="mh">3&#39;h3</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">dma_axi_awaddr</span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">==</span> <span class="mh">3</span><span class="mb">&#39;b0</span><span class="p">)));</span>
<a name="l-499"></a>   <span class="k">endproperty</span>
<a name="l-500"></a>  <span class="c1">// assert_dma_write_trxn_aligned: assert property (dma_axi_write_trxn_aligned) else </span>
<a name="l-501"></a>  <span class="c1">//   $display(&quot;Assertion dma_axi_write_trxn_aligned failed: dma_axi_awvalid=1&#39;b%b, dma_axi_awsize=3&#39;h%h, dma_axi_awaddr=32&#39;h%h&quot;,dma_axi_awvalid, dma_axi_awsize[2:0], dma_axi_awaddr[31:0]);</span>
<a name="l-502"></a>   
<a name="l-503"></a>   <span class="c1">// Assertion to check AXI read address is aligned to size</span>
<a name="l-504"></a>   <span class="k">property</span> <span class="n">dma_axi_read_trxn_aligned</span><span class="p">;</span>
<a name="l-505"></a>     <span class="p">@(</span><span class="k">posedge</span> <span class="n">dma_bus_clk</span><span class="p">)</span> <span class="n">dma_axi_arvalid</span>  <span class="o">|-&gt;</span> <span class="p">((</span><span class="n">dma_axi_arsize</span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">==</span> <span class="mh">3&#39;h0</span><span class="p">)</span>                                  <span class="o">|</span>
<a name="l-506"></a>                                                  <span class="p">((</span><span class="n">dma_axi_arsize</span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">==</span> <span class="mh">3&#39;h1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">dma_axi_araddr</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span> <span class="o">==</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">))</span>   <span class="o">|</span>
<a name="l-507"></a>                                                  <span class="p">((</span><span class="n">dma_axi_arsize</span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">==</span> <span class="mh">3&#39;h2</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">dma_axi_araddr</span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">==</span> <span class="mh">2</span><span class="mb">&#39;b0</span><span class="p">))</span> <span class="o">|</span>
<a name="l-508"></a>                                                  <span class="p">((</span><span class="n">dma_axi_arsize</span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">==</span> <span class="mh">3&#39;h3</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">dma_axi_araddr</span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">==</span> <span class="mh">3</span><span class="mb">&#39;b0</span><span class="p">)));</span>
<a name="l-509"></a>   <span class="k">endproperty</span>
<a name="l-510"></a>  <span class="c1">// assert_dma_read_trxn_aligned: assert property (dma_axi_read_trxn_aligned) else </span>
<a name="l-511"></a>  <span class="c1">//   $display(&quot;Assertion dma_axi_read_trxn_aligned failed: dma_axi_arvalid=1&#39;b%b, dma_axi_arsize=3&#39;h%h, dma_axi_araddr=32&#39;h%h&quot;,dma_axi_arvalid, dma_axi_arsize[2:0], dma_axi_araddr[31:0]);</span>
<a name="l-512"></a>   
<a name="l-513"></a>   <span class="c1">// Assertion to check write size is 8 byte or less</span>
<a name="l-514"></a>   <span class="k">property</span> <span class="n">dma_axi_awsize_check</span><span class="p">;</span>
<a name="l-515"></a>     <span class="p">@(</span><span class="k">posedge</span> <span class="n">dma_bus_clk</span><span class="p">)</span> <span class="k">disable</span> <span class="k">iff</span><span class="p">(</span><span class="o">~</span><span class="n">rst_l</span><span class="p">)</span> <span class="p">(</span><span class="n">dma_axi_awvalid</span> <span class="o">&amp;</span> <span class="n">dma_axi_awready</span><span class="p">)</span> <span class="o">|-&gt;</span> <span class="p">(</span><span class="n">dma_axi_awsize</span><span class="p">[</span><span class="mh">2</span><span class="p">]</span> <span class="o">==</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">);</span>
<a name="l-516"></a>   <span class="k">endproperty</span>
<a name="l-517"></a>   <span class="nl">assert_dma_axi_awsize_check:</span> <span class="k">assert</span> <span class="k">property</span> <span class="p">(</span><span class="n">dma_axi_awsize_check</span><span class="p">)</span> <span class="k">else</span>
<a name="l-518"></a>      <span class="nb">$display</span><span class="p">(</span><span class="s">&quot;DMA AXI awsize is illegal. Size greater than 8B not supported&quot;</span><span class="p">);</span>
<a name="l-519"></a>   
<a name="l-520"></a>   <span class="c1">// Assertion to check there are no burst commands</span>
<a name="l-521"></a>   <span class="k">property</span> <span class="n">dma_axi_awlen_check</span><span class="p">;</span>
<a name="l-522"></a>     <span class="p">@(</span><span class="k">posedge</span> <span class="n">dma_bus_clk</span><span class="p">)</span> <span class="k">disable</span> <span class="k">iff</span><span class="p">(</span><span class="o">~</span><span class="n">rst_l</span><span class="p">)</span> <span class="p">(</span><span class="n">dma_axi_awvalid</span> <span class="o">&amp;</span> <span class="n">dma_axi_awready</span><span class="p">)</span> <span class="o">|-&gt;</span> <span class="p">(</span><span class="n">dma_axi_awlen</span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">==</span> <span class="mh">8</span><span class="mb">&#39;b0</span><span class="p">);</span>
<a name="l-523"></a>   <span class="k">endproperty</span>
<a name="l-524"></a>   <span class="nl">assert_dma_axi_awlen_check:</span> <span class="k">assert</span> <span class="k">property</span> <span class="p">(</span><span class="n">dma_axi_awlen_check</span><span class="p">)</span> <span class="k">else</span>
<a name="l-525"></a>      <span class="nb">$display</span><span class="p">(</span><span class="s">&quot;DMA AXI awlen is illegal. Length greater than 0 not supported&quot;</span><span class="p">);</span>
<a name="l-526"></a>   
<a name="l-527"></a>   <span class="c1">// Assertion to check write size is 8 byte or less</span>
<a name="l-528"></a>   <span class="k">property</span> <span class="n">dma_axi_arsize_check</span><span class="p">;</span>
<a name="l-529"></a>     <span class="p">@(</span><span class="k">posedge</span> <span class="n">dma_bus_clk</span><span class="p">)</span> <span class="k">disable</span> <span class="k">iff</span><span class="p">(</span><span class="o">~</span><span class="n">rst_l</span><span class="p">)</span> <span class="p">(</span><span class="n">dma_axi_arvalid</span> <span class="o">&amp;</span> <span class="n">dma_axi_arready</span><span class="p">)</span> <span class="o">|-&gt;</span> <span class="p">(</span><span class="n">dma_axi_arsize</span><span class="p">[</span><span class="mh">2</span><span class="p">]</span> <span class="o">==</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">);</span>
<a name="l-530"></a>   <span class="k">endproperty</span>
<a name="l-531"></a>   <span class="nl">assert_dma_axi_arsize_check:</span> <span class="k">assert</span> <span class="k">property</span> <span class="p">(</span><span class="n">dma_axi_arsize_check</span><span class="p">)</span> <span class="k">else</span>
<a name="l-532"></a>      <span class="nb">$display</span><span class="p">(</span><span class="s">&quot;DMA AXI arsize is illegal, Size bigger than 8B not supported&quot;</span><span class="p">);</span>
<a name="l-533"></a>   
<a name="l-534"></a>   <span class="c1">// Assertion to check there are no burst commands</span>
<a name="l-535"></a>   <span class="k">property</span> <span class="n">dma_axi_arlen_check</span><span class="p">;</span>
<a name="l-536"></a>     <span class="p">@(</span><span class="k">posedge</span> <span class="n">dma_bus_clk</span><span class="p">)</span> <span class="k">disable</span> <span class="k">iff</span><span class="p">(</span><span class="o">~</span><span class="n">rst_l</span><span class="p">)</span> <span class="p">(</span><span class="n">dma_axi_arvalid</span> <span class="o">&amp;</span> <span class="n">dma_axi_arready</span><span class="p">)</span> <span class="o">|-&gt;</span> <span class="p">(</span><span class="n">dma_axi_arlen</span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">==</span> <span class="mh">8</span><span class="mb">&#39;b0</span><span class="p">);</span>
<a name="l-537"></a>   <span class="k">endproperty</span>
<a name="l-538"></a>   <span class="nl">assert_dma_axi_arlen_check:</span> <span class="k">assert</span> <span class="k">property</span> <span class="p">(</span><span class="n">dma_axi_arlen_check</span><span class="p">)</span> <span class="k">else</span>
<a name="l-539"></a>      <span class="nb">$display</span><span class="p">(</span><span class="s">&quot;DMA AXI arlen greater than 0 not supported.&quot;</span><span class="p">);</span>
<a name="l-540"></a>   
<a name="l-541"></a>   <span class="c1">// Assertion to check cmd valid stays stable during entire bus clock</span>
<a name="l-542"></a>   <span class="k">property</span> <span class="n">dma_axi_awvalid_stable</span><span class="p">;</span>
<a name="l-543"></a>      <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk</span><span class="p">)</span> <span class="k">disable</span> <span class="k">iff</span><span class="p">(</span><span class="o">~</span><span class="n">rst_l</span><span class="p">)</span> <span class="p">(</span><span class="n">dma_axi_awvalid</span> <span class="o">!=</span> <span class="n">$past</span><span class="p">(</span><span class="n">dma_axi_awvalid</span><span class="p">))</span> <span class="o">|-&gt;</span> <span class="n">$past</span><span class="p">(</span><span class="n">dma_bus_clk_en</span><span class="p">);</span>
<a name="l-544"></a>   <span class="k">endproperty</span>
<a name="l-545"></a>   <span class="nl">assert_dma_axi_awvalid_stable:</span> <span class="k">assert</span> <span class="k">property</span> <span class="p">(</span><span class="n">dma_axi_awvalid_stable</span><span class="p">)</span> <span class="k">else</span>
<a name="l-546"></a>      <span class="nb">$display</span><span class="p">(</span><span class="s">&quot;DMA AXI  awvalid changed in middle of bus clock&quot;</span><span class="p">);</span>
<a name="l-547"></a>
<a name="l-548"></a>   <span class="c1">// Assertion to check cmd ready stays stable during entire bus clock</span>
<a name="l-549"></a>   <span class="k">property</span> <span class="n">dma_axi_awready_stable</span><span class="p">;</span>
<a name="l-550"></a>      <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk</span><span class="p">)</span> <span class="k">disable</span> <span class="k">iff</span><span class="p">(</span><span class="o">~</span><span class="n">rst_l</span><span class="p">)</span> <span class="p">(</span><span class="n">dma_axi_awready</span> <span class="o">!=</span> <span class="n">$past</span><span class="p">(</span><span class="n">dma_axi_awready</span><span class="p">))</span> <span class="o">|-&gt;</span> <span class="n">$past</span><span class="p">(</span><span class="n">dma_bus_clk_en</span><span class="p">);</span>
<a name="l-551"></a>   <span class="k">endproperty</span>
<a name="l-552"></a>   <span class="nl">assert_dma_axi_awready_stable:</span> <span class="k">assert</span> <span class="k">property</span> <span class="p">(</span><span class="n">dma_axi_awready_stable</span><span class="p">)</span> <span class="k">else</span>
<a name="l-553"></a>      <span class="nb">$display</span><span class="p">(</span><span class="s">&quot;DMA AXI  awready changed in middle of bus clock&quot;</span><span class="p">);</span>
<a name="l-554"></a>
<a name="l-555"></a>   <span class="c1">// Assertion to check cmd tag stays stable during entire bus clock</span>
<a name="l-556"></a>   <span class="k">property</span> <span class="n">dma_axi_awid_stable</span><span class="p">;</span>
<a name="l-557"></a>      <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk</span><span class="p">)</span> <span class="k">disable</span> <span class="k">iff</span><span class="p">(</span><span class="o">~</span><span class="n">rst_l</span><span class="p">)</span> <span class="p">(</span><span class="n">dma_axi_awvalid</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">dma_axi_awid</span><span class="p">[</span><span class="no">DMA_BUS_TAG</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">!=</span> <span class="n">$past</span><span class="p">(</span><span class="n">dma_axi_awid</span><span class="p">[</span><span class="no">DMA_BUS_TAG</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">])))</span> <span class="o">|-&gt;</span> <span class="n">$past</span><span class="p">(</span><span class="n">dma_bus_clk_en</span><span class="p">);</span>
<a name="l-558"></a>   <span class="k">endproperty</span>
<a name="l-559"></a>   <span class="nl">assert_dma_axi_awid_stable:</span> <span class="k">assert</span> <span class="k">property</span> <span class="p">(</span><span class="n">dma_axi_awid_stable</span><span class="p">)</span> <span class="k">else</span>
<a name="l-560"></a>      <span class="nb">$display</span><span class="p">(</span><span class="s">&quot;DMA AXI awid changed in middle of bus clock&quot;</span><span class="p">);</span>
<a name="l-561"></a>
<a name="l-562"></a>   <span class="c1">// Assertion to check cmd addr stays stable during entire bus clock</span>
<a name="l-563"></a>   <span class="k">property</span> <span class="n">dma_axi_awaddr_stable</span><span class="p">;</span>
<a name="l-564"></a>      <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk</span><span class="p">)</span> <span class="k">disable</span> <span class="k">iff</span><span class="p">(</span><span class="o">~</span><span class="n">rst_l</span><span class="p">)</span> <span class="p">(</span><span class="n">dma_axi_awvalid</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">dma_axi_awaddr</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">!=</span> <span class="n">$past</span><span class="p">(</span><span class="n">dma_axi_awaddr</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">])))</span> <span class="o">|-&gt;</span> <span class="n">$past</span><span class="p">(</span><span class="n">dma_bus_clk_en</span><span class="p">);</span>
<a name="l-565"></a>   <span class="k">endproperty</span>
<a name="l-566"></a>   <span class="nl">assert_dma_axi_awaddr_stable:</span> <span class="k">assert</span> <span class="k">property</span> <span class="p">(</span><span class="n">dma_axi_awaddr_stable</span><span class="p">)</span> <span class="k">else</span>
<a name="l-567"></a>      <span class="nb">$display</span><span class="p">(</span><span class="s">&quot;DMA AXI awaddr changed in middle of bus clock&quot;</span><span class="p">);</span>
<a name="l-568"></a>
<a name="l-569"></a>   <span class="c1">// Assertion to check cmd length stays stable during entire bus clock</span>
<a name="l-570"></a>   <span class="k">property</span> <span class="n">dma_axi_awsize_stable</span><span class="p">;</span>
<a name="l-571"></a>      <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk</span><span class="p">)</span> <span class="k">disable</span> <span class="k">iff</span><span class="p">(</span><span class="o">~</span><span class="n">rst_l</span><span class="p">)</span> <span class="p">(</span><span class="n">dma_axi_awvalid</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">dma_axi_awsize</span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">!=</span> <span class="n">$past</span><span class="p">(</span><span class="n">dma_axi_awsize</span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">])))</span> <span class="o">|-&gt;</span> <span class="n">$past</span><span class="p">(</span><span class="n">dma_bus_clk_en</span><span class="p">);</span>
<a name="l-572"></a>   <span class="k">endproperty</span>
<a name="l-573"></a>   <span class="nl">assert_dma_axi_awsize_stable:</span> <span class="k">assert</span> <span class="k">property</span> <span class="p">(</span><span class="n">dma_axi_awsize_stable</span><span class="p">)</span> <span class="k">else</span>
<a name="l-574"></a>      <span class="nb">$display</span><span class="p">(</span><span class="s">&quot;DMA AXI awsize changed in middle of bus clock&quot;</span><span class="p">);</span>
<a name="l-575"></a>
<a name="l-576"></a>   <span class="c1">// Assertion to check cmd valid stays stable during entire bus clock</span>
<a name="l-577"></a>   <span class="k">property</span> <span class="n">dma_axi_wvalid_stable</span><span class="p">;</span>
<a name="l-578"></a>      <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk</span><span class="p">)</span> <span class="k">disable</span> <span class="k">iff</span><span class="p">(</span><span class="o">~</span><span class="n">rst_l</span><span class="p">)</span> <span class="p">(</span><span class="n">dma_axi_wvalid</span> <span class="o">!=</span> <span class="n">$past</span><span class="p">(</span><span class="n">dma_axi_wvalid</span><span class="p">))</span> <span class="o">|-&gt;</span> <span class="n">$past</span><span class="p">(</span><span class="n">dma_bus_clk_en</span><span class="p">);</span>
<a name="l-579"></a>   <span class="k">endproperty</span>
<a name="l-580"></a>   <span class="nl">assert_dma_axi_wvalid_stable:</span> <span class="k">assert</span> <span class="k">property</span> <span class="p">(</span><span class="n">dma_axi_wvalid_stable</span><span class="p">)</span> <span class="k">else</span>
<a name="l-581"></a>      <span class="nb">$display</span><span class="p">(</span><span class="s">&quot;DMA AXI  wvalid changed in middle of bus clock&quot;</span><span class="p">);</span>
<a name="l-582"></a>
<a name="l-583"></a>   <span class="c1">// Assertion to check cmd ready stays stable during entire bus clock</span>
<a name="l-584"></a>   <span class="k">property</span> <span class="n">dma_axi_wready_stable</span><span class="p">;</span>
<a name="l-585"></a>      <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk</span><span class="p">)</span> <span class="k">disable</span> <span class="k">iff</span><span class="p">(</span><span class="o">~</span><span class="n">rst_l</span><span class="p">)</span> <span class="p">(</span><span class="n">dma_axi_wready</span> <span class="o">!=</span> <span class="n">$past</span><span class="p">(</span><span class="n">dma_axi_wready</span><span class="p">))</span> <span class="o">|-&gt;</span> <span class="n">$past</span><span class="p">(</span><span class="n">dma_bus_clk_en</span><span class="p">);</span>
<a name="l-586"></a>   <span class="k">endproperty</span>
<a name="l-587"></a>   <span class="nl">assert_dma_axi_wready_stable:</span> <span class="k">assert</span> <span class="k">property</span> <span class="p">(</span><span class="n">dma_axi_wready_stable</span><span class="p">)</span> <span class="k">else</span>
<a name="l-588"></a>      <span class="nb">$display</span><span class="p">(</span><span class="s">&quot;DMA AXI  wready changed in middle of bus clock&quot;</span><span class="p">);</span>
<a name="l-589"></a>
<a name="l-590"></a>   <span class="c1">// Assertion to check cmd wbe stays stable during entire bus clock</span>
<a name="l-591"></a>   <span class="k">property</span> <span class="n">dma_axi_wstrb_stable</span><span class="p">;</span>
<a name="l-592"></a>      <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk</span><span class="p">)</span> <span class="k">disable</span> <span class="k">iff</span><span class="p">(</span><span class="o">~</span><span class="n">rst_l</span><span class="p">)</span> <span class="p">(</span><span class="n">dma_axi_wvalid</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">dma_axi_wstrb</span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">!=</span> <span class="n">$past</span><span class="p">(</span><span class="n">dma_axi_wstrb</span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">])))</span> <span class="o">|-&gt;</span> <span class="n">$past</span><span class="p">(</span><span class="n">dma_bus_clk_en</span><span class="p">);</span>
<a name="l-593"></a>   <span class="k">endproperty</span>
<a name="l-594"></a>   <span class="nl">assert_dma_axi_wstrb_stable:</span> <span class="k">assert</span> <span class="k">property</span> <span class="p">(</span><span class="n">dma_axi_wstrb_stable</span><span class="p">)</span> <span class="k">else</span>
<a name="l-595"></a>      <span class="nb">$display</span><span class="p">(</span><span class="s">&quot;DMA AXI wstrb changed in middle of bus clock&quot;</span><span class="p">);</span>
<a name="l-596"></a>
<a name="l-597"></a>   <span class="c1">// Assertion to check cmd wdata stays stable during entire bus clock</span>
<a name="l-598"></a>   <span class="k">property</span> <span class="n">dma_axi_wdata_stable</span><span class="p">;</span>
<a name="l-599"></a>      <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk</span><span class="p">)</span> <span class="k">disable</span> <span class="k">iff</span><span class="p">(</span><span class="o">~</span><span class="n">rst_l</span><span class="p">)</span> <span class="p">(</span><span class="n">dma_axi_wvalid</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">dma_axi_wdata</span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">!=</span> <span class="n">$past</span><span class="p">(</span><span class="n">dma_axi_wdata</span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">])))</span> <span class="o">|-&gt;</span> <span class="n">$past</span><span class="p">(</span><span class="n">dma_bus_clk_en</span><span class="p">);</span>
<a name="l-600"></a>   <span class="k">endproperty</span>
<a name="l-601"></a>   <span class="nl">assert_dma_axi_wdata_stable:</span> <span class="k">assert</span> <span class="k">property</span> <span class="p">(</span><span class="n">dma_axi_wdata_stable</span><span class="p">)</span> <span class="k">else</span>
<a name="l-602"></a>      <span class="nb">$display</span><span class="p">(</span><span class="s">&quot;DMA AXI wdata changed in middle of bus clock&quot;</span><span class="p">);</span>
<a name="l-603"></a>
<a name="l-604"></a>   <span class="c1">// Assertion to check cmd valid stays stable during entire bus clock</span>
<a name="l-605"></a>   <span class="k">property</span> <span class="n">dma_axi_arvalid_stable</span><span class="p">;</span>
<a name="l-606"></a>      <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk</span><span class="p">)</span> <span class="k">disable</span> <span class="k">iff</span><span class="p">(</span><span class="o">~</span><span class="n">rst_l</span><span class="p">)</span> <span class="p">(</span><span class="n">dma_axi_arvalid</span> <span class="o">!=</span> <span class="n">$past</span><span class="p">(</span><span class="n">dma_axi_arvalid</span><span class="p">))</span> <span class="o">|-&gt;</span> <span class="n">$past</span><span class="p">(</span><span class="n">dma_bus_clk_en</span><span class="p">);</span>
<a name="l-607"></a>   <span class="k">endproperty</span>
<a name="l-608"></a>   <span class="nl">assert_dma_axi_arvalid_stable:</span> <span class="k">assert</span> <span class="k">property</span> <span class="p">(</span><span class="n">dma_axi_arvalid_stable</span><span class="p">)</span> <span class="k">else</span>
<a name="l-609"></a>      <span class="nb">$display</span><span class="p">(</span><span class="s">&quot;DMA AXI  arvalid changed in middle of bus clock&quot;</span><span class="p">);</span>
<a name="l-610"></a>
<a name="l-611"></a>   <span class="c1">// Assertion to check cmd ready stays stable during entire bus clock</span>
<a name="l-612"></a>   <span class="k">property</span> <span class="n">dma_axi_arready_stable</span><span class="p">;</span>
<a name="l-613"></a>      <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk</span><span class="p">)</span> <span class="k">disable</span> <span class="k">iff</span><span class="p">(</span><span class="o">~</span><span class="n">rst_l</span><span class="p">)</span> <span class="p">(</span><span class="n">dma_axi_arready</span> <span class="o">!=</span> <span class="n">$past</span><span class="p">(</span><span class="n">dma_axi_arready</span><span class="p">))</span> <span class="o">|-&gt;</span> <span class="n">$past</span><span class="p">(</span><span class="n">dma_bus_clk_en</span><span class="p">);</span>
<a name="l-614"></a>   <span class="k">endproperty</span>
<a name="l-615"></a>   <span class="nl">assert_dma_axi_arready_stable:</span> <span class="k">assert</span> <span class="k">property</span> <span class="p">(</span><span class="n">dma_axi_arready_stable</span><span class="p">)</span> <span class="k">else</span>
<a name="l-616"></a>      <span class="nb">$display</span><span class="p">(</span><span class="s">&quot;DMA AXI  arready changed in middle of bus clock&quot;</span><span class="p">);</span>
<a name="l-617"></a>
<a name="l-618"></a>   <span class="c1">// Assertion to check cmd tag stays stable during entire bus clock</span>
<a name="l-619"></a>   <span class="k">property</span> <span class="n">dma_axi_arid_stable</span><span class="p">;</span>
<a name="l-620"></a>      <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk</span><span class="p">)</span> <span class="k">disable</span> <span class="k">iff</span><span class="p">(</span><span class="o">~</span><span class="n">rst_l</span><span class="p">)</span> <span class="p">(</span><span class="n">dma_axi_arvalid</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">dma_axi_arid</span><span class="p">[</span><span class="no">DMA_BUS_TAG</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">!=</span> <span class="n">$past</span><span class="p">(</span><span class="n">dma_axi_arid</span><span class="p">[</span><span class="no">DMA_BUS_TAG</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">])))</span> <span class="o">|-&gt;</span> <span class="n">$past</span><span class="p">(</span><span class="n">dma_bus_clk_en</span><span class="p">);</span>
<a name="l-621"></a>   <span class="k">endproperty</span>
<a name="l-622"></a>   <span class="nl">assert_dma_axi_arid_stable:</span> <span class="k">assert</span> <span class="k">property</span> <span class="p">(</span><span class="n">dma_axi_arid_stable</span><span class="p">)</span> <span class="k">else</span>
<a name="l-623"></a>      <span class="nb">$display</span><span class="p">(</span><span class="s">&quot;DMA AXI arid changed in middle of bus clock&quot;</span><span class="p">);</span>
<a name="l-624"></a>
<a name="l-625"></a>   <span class="c1">// Assertion to check cmd addr stays stable during entire bus clock</span>
<a name="l-626"></a>   <span class="k">property</span> <span class="n">dma_axi_araddr_stable</span><span class="p">;</span>
<a name="l-627"></a>      <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk</span><span class="p">)</span> <span class="k">disable</span> <span class="k">iff</span><span class="p">(</span><span class="o">~</span><span class="n">rst_l</span><span class="p">)</span> <span class="p">(</span><span class="n">dma_axi_arvalid</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">dma_axi_araddr</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">!=</span> <span class="n">$past</span><span class="p">(</span><span class="n">dma_axi_araddr</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">])))</span> <span class="o">|-&gt;</span> <span class="n">$past</span><span class="p">(</span><span class="n">dma_bus_clk_en</span><span class="p">);</span>
<a name="l-628"></a>   <span class="k">endproperty</span>
<a name="l-629"></a>   <span class="nl">assert_dma_axi_araddr_stable:</span> <span class="k">assert</span> <span class="k">property</span> <span class="p">(</span><span class="n">dma_axi_araddr_stable</span><span class="p">)</span> <span class="k">else</span>
<a name="l-630"></a>      <span class="nb">$display</span><span class="p">(</span><span class="s">&quot;DMA AXI araddr changed in middle of bus clock&quot;</span><span class="p">);</span>
<a name="l-631"></a>
<a name="l-632"></a>   <span class="c1">// Assertion to check cmd length stays stable during entire bus clock</span>
<a name="l-633"></a>   <span class="k">property</span> <span class="n">dma_axi_arsize_stable</span><span class="p">;</span>
<a name="l-634"></a>      <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk</span><span class="p">)</span> <span class="k">disable</span> <span class="k">iff</span><span class="p">(</span><span class="o">~</span><span class="n">rst_l</span><span class="p">)</span> <span class="p">(</span><span class="n">dma_axi_arvalid</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">dma_axi_arsize</span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">!=</span> <span class="n">$past</span><span class="p">(</span><span class="n">dma_axi_arsize</span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">])))</span> <span class="o">|-&gt;</span> <span class="n">$past</span><span class="p">(</span><span class="n">dma_bus_clk_en</span><span class="p">);</span>
<a name="l-635"></a>   <span class="k">endproperty</span>
<a name="l-636"></a>   <span class="nl">assert_dma_axi_arsize_stable:</span> <span class="k">assert</span> <span class="k">property</span> <span class="p">(</span><span class="n">dma_axi_arsize_stable</span><span class="p">)</span> <span class="k">else</span>
<a name="l-637"></a>      <span class="nb">$display</span><span class="p">(</span><span class="s">&quot;DMA AXI arsize changed in middle of bus clock&quot;</span><span class="p">);</span>
<a name="l-638"></a>
<a name="l-639"></a>   <span class="c1">//Assertion to check write rsp valid stays stable during entire bus clock</span>
<a name="l-640"></a>   <span class="k">property</span> <span class="n">dma_axi_bvalid_stable</span><span class="p">;</span>
<a name="l-641"></a>      <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk</span><span class="p">)</span> <span class="k">disable</span> <span class="k">iff</span><span class="p">(</span><span class="o">~</span><span class="n">rst_l</span><span class="p">)</span> <span class="p">(</span><span class="n">dma_axi_bvalid</span> <span class="o">!=</span> <span class="n">$past</span><span class="p">(</span><span class="n">dma_axi_bvalid</span><span class="p">))</span> <span class="o">|-&gt;</span> <span class="n">$past</span><span class="p">(</span><span class="n">dma_bus_clk_en</span><span class="p">);</span>
<a name="l-642"></a>   <span class="k">endproperty</span>
<a name="l-643"></a>   <span class="nl">assert_dma_axi_bvalid_stable:</span> <span class="k">assert</span> <span class="k">property</span> <span class="p">(</span><span class="n">dma_axi_bvalid_stable</span><span class="p">)</span> <span class="k">else</span>
<a name="l-644"></a>      <span class="nb">$display</span><span class="p">(</span><span class="s">&quot;DMA AXI bvalid changed in middle of bus clock&quot;</span><span class="p">);</span>
<a name="l-645"></a>
<a name="l-646"></a>   <span class="c1">// //Assertion to check write rsp ready stays stable during entire bus clock</span>
<a name="l-647"></a>   <span class="c1">// property dma_axi_bready_stable;</span>
<a name="l-648"></a>   <span class="c1">//    @(posedge clk) (dma_axi_bready != $past(dma_axi_bready)) |-&gt; $past(dma_bus_clk_en);</span>
<a name="l-649"></a>   <span class="c1">// endproperty</span>
<a name="l-650"></a>   <span class="c1">// assert_dma_axi_bready_stable: assert property (dma_axi_bready_stable) else</span>
<a name="l-651"></a>   <span class="c1">//    $display(&quot;DMA AXI bready changed in middle of bus clock&quot;);</span>
<a name="l-652"></a>
<a name="l-653"></a>   <span class="c1">//Assertion to check write rsp stays stable during entire bus clock</span>
<a name="l-654"></a>   <span class="k">property</span> <span class="n">dma_axi_bresp_stable</span><span class="p">;</span>
<a name="l-655"></a>      <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk</span><span class="p">)</span> <span class="k">disable</span> <span class="k">iff</span><span class="p">(</span><span class="o">~</span><span class="n">rst_l</span><span class="p">)</span> <span class="p">(</span><span class="n">dma_axi_bvalid</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">dma_axi_bresp</span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">!=</span> <span class="n">$past</span><span class="p">(</span><span class="n">dma_axi_bresp</span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">])))</span> <span class="o">|-&gt;</span> <span class="n">$past</span><span class="p">(</span><span class="n">dma_bus_clk_en</span><span class="p">);</span>
<a name="l-656"></a>   <span class="k">endproperty</span>
<a name="l-657"></a>   <span class="nl">assert_dma_axi_bresp_stable:</span> <span class="k">assert</span> <span class="k">property</span> <span class="p">(</span><span class="n">dma_axi_bresp_stable</span><span class="p">)</span> <span class="k">else</span>
<a name="l-658"></a>      <span class="nb">$display</span><span class="p">(</span><span class="s">&quot;DMA AXI bvalid changed in middle of bus clock&quot;</span><span class="p">);</span>
<a name="l-659"></a>
<a name="l-660"></a>   <span class="c1">// Assertion to check write rsp tag stays stable during entire bus clock</span>
<a name="l-661"></a>   <span class="k">property</span> <span class="n">dma_axi_bid_stable</span><span class="p">;</span>
<a name="l-662"></a>      <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk</span><span class="p">)</span> <span class="k">disable</span> <span class="k">iff</span><span class="p">(</span><span class="o">~</span><span class="n">rst_l</span><span class="p">)</span> <span class="p">(</span><span class="n">dma_axi_bvalid</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">dma_axi_bid</span><span class="p">[</span><span class="no">DMA_BUS_TAG</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">!=</span> <span class="n">$past</span><span class="p">(</span><span class="n">dma_axi_bid</span><span class="p">[</span><span class="no">DMA_BUS_TAG</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">])))</span> <span class="o">|-&gt;</span> <span class="n">$past</span><span class="p">(</span><span class="n">dma_bus_clk_en</span><span class="p">);</span>
<a name="l-663"></a>   <span class="k">endproperty</span>
<a name="l-664"></a>   <span class="nl">assert_dma_axi_bid_stable:</span> <span class="k">assert</span> <span class="k">property</span> <span class="p">(</span><span class="n">dma_axi_bid_stable</span><span class="p">)</span> <span class="k">else</span>
<a name="l-665"></a>      <span class="nb">$display</span><span class="p">(</span><span class="s">&quot;DMA AXI bid changed in middle of bus clock&quot;</span><span class="p">);</span>
<a name="l-666"></a>
<a name="l-667"></a>   <span class="c1">//Assertion to check write rsp valid stays stable during entire bus clock</span>
<a name="l-668"></a>   <span class="k">property</span> <span class="n">dma_axi_rvalid_stable</span><span class="p">;</span>
<a name="l-669"></a>      <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk</span><span class="p">)</span> <span class="k">disable</span> <span class="k">iff</span><span class="p">(</span><span class="o">~</span><span class="n">rst_l</span><span class="p">)</span> <span class="p">(</span><span class="n">dma_axi_rvalid</span> <span class="o">!=</span> <span class="n">$past</span><span class="p">(</span><span class="n">dma_axi_rvalid</span><span class="p">))</span> <span class="o">|-&gt;</span> <span class="n">$past</span><span class="p">(</span><span class="n">dma_bus_clk_en</span><span class="p">);</span>
<a name="l-670"></a>   <span class="k">endproperty</span>
<a name="l-671"></a>   <span class="nl">assert_dma_axi_rvalid_stable:</span> <span class="k">assert</span> <span class="k">property</span> <span class="p">(</span><span class="n">dma_axi_rvalid_stable</span><span class="p">)</span> <span class="k">else</span>
<a name="l-672"></a>      <span class="nb">$display</span><span class="p">(</span><span class="s">&quot;DMA AXI bvalid changed in middle of bus clock&quot;</span><span class="p">);</span>
<a name="l-673"></a>
<a name="l-674"></a>   <span class="c1">// //Assertion to check write rsp ready stays stable during entire bus clock</span>
<a name="l-675"></a>   <span class="c1">// property dma_axi_rready_stable;</span>
<a name="l-676"></a>   <span class="c1">//    @(posedge clk) (dma_axi_rready != $past(dma_axi_rready)) |-&gt; $past(dma_bus_clk_en);</span>
<a name="l-677"></a>   <span class="c1">// endproperty</span>
<a name="l-678"></a>   <span class="c1">// assert_dma_axi_rready_stable: assert property (dma_axi_rready_stable) else</span>
<a name="l-679"></a>   <span class="c1">//    $display(&quot;DMA AXI bready changed in middle of bus clock&quot;);</span>
<a name="l-680"></a>
<a name="l-681"></a>   <span class="c1">//Assertion to check write rsp stays stable during entire bus clock</span>
<a name="l-682"></a>   <span class="k">property</span> <span class="n">dma_axi_rresp_stable</span><span class="p">;</span>
<a name="l-683"></a>      <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk</span><span class="p">)</span> <span class="k">disable</span> <span class="k">iff</span><span class="p">(</span><span class="o">~</span><span class="n">rst_l</span><span class="p">)</span> <span class="p">(</span><span class="n">dma_axi_rvalid</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">dma_axi_rresp</span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">!=</span> <span class="n">$past</span><span class="p">(</span><span class="n">dma_axi_rresp</span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">])))</span> <span class="o">|-&gt;</span> <span class="n">$past</span><span class="p">(</span><span class="n">dma_bus_clk_en</span><span class="p">);</span>
<a name="l-684"></a>   <span class="k">endproperty</span>
<a name="l-685"></a>   <span class="nl">assert_dma_axi_rresp_stable:</span> <span class="k">assert</span> <span class="k">property</span> <span class="p">(</span><span class="n">dma_axi_rresp_stable</span><span class="p">)</span> <span class="k">else</span>
<a name="l-686"></a>      <span class="nb">$display</span><span class="p">(</span><span class="s">&quot;DMA AXI bvalid changed in middle of bus clock&quot;</span><span class="p">);</span>
<a name="l-687"></a>
<a name="l-688"></a>   <span class="c1">// Assertion to check write rsp tag stays stable during entire bus clock</span>
<a name="l-689"></a>   <span class="k">property</span> <span class="n">dma_axi_rid_stable</span><span class="p">;</span>
<a name="l-690"></a>      <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk</span><span class="p">)</span> <span class="k">disable</span> <span class="k">iff</span><span class="p">(</span><span class="o">~</span><span class="n">rst_l</span><span class="p">)</span> <span class="p">(</span><span class="n">dma_axi_rvalid</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">dma_axi_rid</span><span class="p">[</span><span class="no">DMA_BUS_TAG</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">!=</span> <span class="n">$past</span><span class="p">(</span><span class="n">dma_axi_rid</span><span class="p">[</span><span class="no">DMA_BUS_TAG</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">])))</span> <span class="o">|-&gt;</span> <span class="n">$past</span><span class="p">(</span><span class="n">dma_bus_clk_en</span><span class="p">);</span>
<a name="l-691"></a>   <span class="k">endproperty</span>
<a name="l-692"></a>   <span class="nl">assert_dma_axi_rid_stable:</span> <span class="k">assert</span> <span class="k">property</span> <span class="p">(</span><span class="n">dma_axi_rid_stable</span><span class="p">)</span> <span class="k">else</span>
<a name="l-693"></a>      <span class="nb">$display</span><span class="p">(</span><span class="s">&quot;DMA AXI bid changed in middle of bus clock&quot;</span><span class="p">);</span>
<a name="l-694"></a>
<a name="l-695"></a><span class="no">`endif</span>   
<a name="l-696"></a>   
<a name="l-697"></a><span class="k">endmodule</span> <span class="c1">// dma_ctrl</span>
</pre></div>
</td></tr></table></body>
</html>
