{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1744557962664 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744557962665 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 13 17:26:02 2025 " "Processing started: Sun Apr 13 17:26:02 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744557962665 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744557962665 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off quadra -c quadra_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off quadra -c quadra_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744557962665 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1744557963120 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1744557963120 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "logic quadra.vh(6) " "Verilog HDL Declaration warning at quadra.vh(6): \"logic\" is SystemVerilog-2005 keyword" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 6 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1744557972597 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "logic quadra.vh(6) " "Verilog HDL Declaration error at quadra.vh(6): identifier \"logic\" is already declared in the present scope" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 6 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1744557972597 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"ck_t\";  expecting \";\" quadra.vh(6) " "Verilog HDL syntax error at quadra.vh(6) near text: \"ck_t\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 6 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1744557972597 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects quadra.vh(6) " "Verilog HDL error at quadra.vh(6): declaring global objects is a SystemVerilog feature" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 6 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1744557972597 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "logic quadra.vh(7) " "Verilog HDL Declaration warning at quadra.vh(7): \"logic\" is SystemVerilog-2005 keyword" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 7 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1744557972598 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "logic quadra.vh(7) " "Verilog HDL Declaration error at quadra.vh(7): identifier \"logic\" is already declared in the present scope" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 7 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1744557972598 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"rs_t\";  expecting \";\" quadra.vh(7) " "Verilog HDL syntax error at quadra.vh(7) near text: \"rs_t\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 7 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1744557972598 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects quadra.vh(7) " "Verilog HDL error at quadra.vh(7): declaring global objects is a SystemVerilog feature" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 7 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1744557972598 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "logic quadra.vh(8) " "Verilog HDL Declaration warning at quadra.vh(8): \"logic\" is SystemVerilog-2005 keyword" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 8 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1744557972598 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "logic quadra.vh(8) " "Verilog HDL Declaration error at quadra.vh(8): identifier \"logic\" is already declared in the present scope" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 8 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1744557972598 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"dv_t\";  expecting \";\" quadra.vh(8) " "Verilog HDL syntax error at quadra.vh(8) near text: \"dv_t\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 8 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1744557972598 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects quadra.vh(8) " "Verilog HDL error at quadra.vh(8): declaring global objects is a SystemVerilog feature" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 8 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1744557972598 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects quadra.vh(15) " "Verilog HDL error at quadra.vh(15): declaring global objects is a SystemVerilog feature" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 15 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1744557972598 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects quadra.vh(16) " "Verilog HDL error at quadra.vh(16): declaring global objects is a SystemVerilog feature" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 16 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1744557972598 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects quadra.vh(17) " "Verilog HDL error at quadra.vh(17): declaring global objects is a SystemVerilog feature" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 17 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1744557972598 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "logic quadra.vh(19) " "Verilog HDL Declaration warning at quadra.vh(19): \"logic\" is SystemVerilog-2005 keyword" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 19 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1744557972598 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "logic quadra.vh(19) " "Verilog HDL Declaration error at quadra.vh(19): identifier \"logic\" is already declared in the present scope" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 19 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1744557972598 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"x_t\";  expecting \";\" quadra.vh(19) " "Verilog HDL syntax error at quadra.vh(19) near text: \"x_t\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 19 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1744557972598 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects quadra.vh(19) " "Verilog HDL error at quadra.vh(19): declaring global objects is a SystemVerilog feature" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 19 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1744557972598 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects quadra.vh(22) " "Verilog HDL error at quadra.vh(22): declaring global objects is a SystemVerilog feature" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 22 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1744557972598 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects quadra.vh(23) " "Verilog HDL error at quadra.vh(23): declaring global objects is a SystemVerilog feature" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 23 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1744557972598 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects quadra.vh(24) " "Verilog HDL error at quadra.vh(24): declaring global objects is a SystemVerilog feature" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 24 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1744557972598 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "logic quadra.vh(26) " "Verilog HDL Declaration warning at quadra.vh(26): \"logic\" is SystemVerilog-2005 keyword" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 26 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1744557972598 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "logic quadra.vh(26) " "Verilog HDL Declaration error at quadra.vh(26): identifier \"logic\" is already declared in the present scope" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 26 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1744557972598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "square.vs 0 0 " "Found 0 design units, including 0 entities, in source file square.vs" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744557972599 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "logic quadra.vh(6) " "Verilog HDL Declaration warning at quadra.vh(6): \"logic\" is SystemVerilog-2005 keyword" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 6 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1744557972600 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "logic quadra.vh(6) " "Verilog HDL Declaration error at quadra.vh(6): identifier \"logic\" is already declared in the present scope" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 6 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1744557972600 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"ck_t\";  expecting \";\" quadra.vh(6) " "Verilog HDL syntax error at quadra.vh(6) near text: \"ck_t\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 6 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1744557972601 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects quadra.vh(6) " "Verilog HDL error at quadra.vh(6): declaring global objects is a SystemVerilog feature" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 6 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1744557972601 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "logic quadra.vh(7) " "Verilog HDL Declaration warning at quadra.vh(7): \"logic\" is SystemVerilog-2005 keyword" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 7 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1744557972601 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "logic quadra.vh(7) " "Verilog HDL Declaration error at quadra.vh(7): identifier \"logic\" is already declared in the present scope" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 7 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1744557972601 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"rs_t\";  expecting \";\" quadra.vh(7) " "Verilog HDL syntax error at quadra.vh(7) near text: \"rs_t\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 7 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1744557972601 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects quadra.vh(7) " "Verilog HDL error at quadra.vh(7): declaring global objects is a SystemVerilog feature" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 7 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1744557972601 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "logic quadra.vh(8) " "Verilog HDL Declaration warning at quadra.vh(8): \"logic\" is SystemVerilog-2005 keyword" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 8 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1744557972601 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "logic quadra.vh(8) " "Verilog HDL Declaration error at quadra.vh(8): identifier \"logic\" is already declared in the present scope" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 8 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1744557972601 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"dv_t\";  expecting \";\" quadra.vh(8) " "Verilog HDL syntax error at quadra.vh(8) near text: \"dv_t\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 8 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1744557972601 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects quadra.vh(8) " "Verilog HDL error at quadra.vh(8): declaring global objects is a SystemVerilog feature" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 8 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1744557972601 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "X_I quadra.vh(15) " "Verilog HDL Declaration error at quadra.vh(15): identifier \"X_I\" is already declared in the present scope" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 15 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1744557972601 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects quadra.vh(15) " "Verilog HDL error at quadra.vh(15): declaring global objects is a SystemVerilog feature" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 15 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1744557972601 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "X_F quadra.vh(16) " "Verilog HDL Declaration error at quadra.vh(16): identifier \"X_F\" is already declared in the present scope" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 16 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1744557972601 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects quadra.vh(16) " "Verilog HDL error at quadra.vh(16): declaring global objects is a SystemVerilog feature" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 16 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1744557972601 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "X_W quadra.vh(17) " "Verilog HDL Declaration error at quadra.vh(17): identifier \"X_W\" is already declared in the present scope" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 17 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1744557972601 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects quadra.vh(17) " "Verilog HDL error at quadra.vh(17): declaring global objects is a SystemVerilog feature" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 17 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1744557972601 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "logic quadra.vh(19) " "Verilog HDL Declaration warning at quadra.vh(19): \"logic\" is SystemVerilog-2005 keyword" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 19 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1744557972601 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "logic quadra.vh(19) " "Verilog HDL Declaration error at quadra.vh(19): identifier \"logic\" is already declared in the present scope" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 19 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1744557972601 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"x_t\";  expecting \";\" quadra.vh(19) " "Verilog HDL syntax error at quadra.vh(19) near text: \"x_t\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 19 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1744557972601 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects quadra.vh(19) " "Verilog HDL error at quadra.vh(19): declaring global objects is a SystemVerilog feature" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 19 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1744557972601 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "Y_I quadra.vh(22) " "Verilog HDL Declaration error at quadra.vh(22): identifier \"Y_I\" is already declared in the present scope" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 22 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1744557972601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lut.vs 0 0 " "Found 0 design units, including 0 entities, in source file lut.vs" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744557972602 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "logic quadra.vh(6) " "Verilog HDL Declaration warning at quadra.vh(6): \"logic\" is SystemVerilog-2005 keyword" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 6 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1744557972604 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "logic quadra.vh(6) " "Verilog HDL Declaration error at quadra.vh(6): identifier \"logic\" is already declared in the present scope" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 6 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1744557972604 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"ck_t\";  expecting \";\" quadra.vh(6) " "Verilog HDL syntax error at quadra.vh(6) near text: \"ck_t\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 6 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1744557972604 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects quadra.vh(6) " "Verilog HDL error at quadra.vh(6): declaring global objects is a SystemVerilog feature" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 6 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1744557972604 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "logic quadra.vh(7) " "Verilog HDL Declaration warning at quadra.vh(7): \"logic\" is SystemVerilog-2005 keyword" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 7 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1744557972604 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "logic quadra.vh(7) " "Verilog HDL Declaration error at quadra.vh(7): identifier \"logic\" is already declared in the present scope" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 7 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1744557972604 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"rs_t\";  expecting \";\" quadra.vh(7) " "Verilog HDL syntax error at quadra.vh(7) near text: \"rs_t\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 7 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1744557972604 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects quadra.vh(7) " "Verilog HDL error at quadra.vh(7): declaring global objects is a SystemVerilog feature" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 7 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1744557972604 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "logic quadra.vh(8) " "Verilog HDL Declaration warning at quadra.vh(8): \"logic\" is SystemVerilog-2005 keyword" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 8 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1744557972604 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "logic quadra.vh(8) " "Verilog HDL Declaration error at quadra.vh(8): identifier \"logic\" is already declared in the present scope" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 8 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1744557972604 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"dv_t\";  expecting \";\" quadra.vh(8) " "Verilog HDL syntax error at quadra.vh(8) near text: \"dv_t\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 8 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1744557972604 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects quadra.vh(8) " "Verilog HDL error at quadra.vh(8): declaring global objects is a SystemVerilog feature" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 8 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1744557972604 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "X_I quadra.vh(15) " "Verilog HDL Declaration error at quadra.vh(15): identifier \"X_I\" is already declared in the present scope" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 15 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1744557972604 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects quadra.vh(15) " "Verilog HDL error at quadra.vh(15): declaring global objects is a SystemVerilog feature" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 15 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1744557972604 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "X_F quadra.vh(16) " "Verilog HDL Declaration error at quadra.vh(16): identifier \"X_F\" is already declared in the present scope" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 16 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1744557972605 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects quadra.vh(16) " "Verilog HDL error at quadra.vh(16): declaring global objects is a SystemVerilog feature" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 16 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1744557972605 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "X_W quadra.vh(17) " "Verilog HDL Declaration error at quadra.vh(17): identifier \"X_W\" is already declared in the present scope" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 17 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1744557972605 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects quadra.vh(17) " "Verilog HDL error at quadra.vh(17): declaring global objects is a SystemVerilog feature" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 17 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1744557972605 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "logic quadra.vh(19) " "Verilog HDL Declaration warning at quadra.vh(19): \"logic\" is SystemVerilog-2005 keyword" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 19 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1744557972605 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "logic quadra.vh(19) " "Verilog HDL Declaration error at quadra.vh(19): identifier \"logic\" is already declared in the present scope" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 19 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1744557972605 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"x_t\";  expecting \";\" quadra.vh(19) " "Verilog HDL syntax error at quadra.vh(19) near text: \"x_t\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 19 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1744557972605 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects quadra.vh(19) " "Verilog HDL error at quadra.vh(19): declaring global objects is a SystemVerilog feature" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 19 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1744557972605 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "Y_I quadra.vh(22) " "Verilog HDL Declaration error at quadra.vh(22): identifier \"Y_I\" is already declared in the present scope" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 22 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1744557972605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quadra.vh 0 0 " "Found 0 design units, including 0 entities, in source file quadra.vh" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744557972605 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "logic quadra.vh(6) " "Verilog HDL Declaration warning at quadra.vh(6): \"logic\" is SystemVerilog-2005 keyword" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 6 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1744557972607 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "logic quadra.vh(6) " "Verilog HDL Declaration error at quadra.vh(6): identifier \"logic\" is already declared in the present scope" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 6 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1744557972607 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"ck_t\";  expecting \";\" quadra.vh(6) " "Verilog HDL syntax error at quadra.vh(6) near text: \"ck_t\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 6 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1744557972607 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects quadra.vh(6) " "Verilog HDL error at quadra.vh(6): declaring global objects is a SystemVerilog feature" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 6 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1744557972607 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "logic quadra.vh(7) " "Verilog HDL Declaration warning at quadra.vh(7): \"logic\" is SystemVerilog-2005 keyword" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 7 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1744557972607 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "logic quadra.vh(7) " "Verilog HDL Declaration error at quadra.vh(7): identifier \"logic\" is already declared in the present scope" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 7 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1744557972607 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"rs_t\";  expecting \";\" quadra.vh(7) " "Verilog HDL syntax error at quadra.vh(7) near text: \"rs_t\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 7 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1744557972608 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects quadra.vh(7) " "Verilog HDL error at quadra.vh(7): declaring global objects is a SystemVerilog feature" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 7 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1744557972608 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "logic quadra.vh(8) " "Verilog HDL Declaration warning at quadra.vh(8): \"logic\" is SystemVerilog-2005 keyword" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 8 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1744557972608 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "logic quadra.vh(8) " "Verilog HDL Declaration error at quadra.vh(8): identifier \"logic\" is already declared in the present scope" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 8 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1744557972608 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"dv_t\";  expecting \";\" quadra.vh(8) " "Verilog HDL syntax error at quadra.vh(8) near text: \"dv_t\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 8 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1744557972608 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects quadra.vh(8) " "Verilog HDL error at quadra.vh(8): declaring global objects is a SystemVerilog feature" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 8 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1744557972608 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "X_I quadra.vh(15) " "Verilog HDL Declaration error at quadra.vh(15): identifier \"X_I\" is already declared in the present scope" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 15 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1744557972608 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects quadra.vh(15) " "Verilog HDL error at quadra.vh(15): declaring global objects is a SystemVerilog feature" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 15 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1744557972608 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "X_F quadra.vh(16) " "Verilog HDL Declaration error at quadra.vh(16): identifier \"X_F\" is already declared in the present scope" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 16 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1744557972608 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects quadra.vh(16) " "Verilog HDL error at quadra.vh(16): declaring global objects is a SystemVerilog feature" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 16 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1744557972608 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "X_W quadra.vh(17) " "Verilog HDL Declaration error at quadra.vh(17): identifier \"X_W\" is already declared in the present scope" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 17 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1744557972608 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects quadra.vh(17) " "Verilog HDL error at quadra.vh(17): declaring global objects is a SystemVerilog feature" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 17 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1744557972608 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "logic quadra.vh(19) " "Verilog HDL Declaration warning at quadra.vh(19): \"logic\" is SystemVerilog-2005 keyword" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 19 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1744557972608 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "logic quadra.vh(19) " "Verilog HDL Declaration error at quadra.vh(19): identifier \"logic\" is already declared in the present scope" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 19 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1744557972608 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"x_t\";  expecting \";\" quadra.vh(19) " "Verilog HDL syntax error at quadra.vh(19) near text: \"x_t\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 19 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1744557972608 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects quadra.vh(19) " "Verilog HDL error at quadra.vh(19): declaring global objects is a SystemVerilog feature" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 19 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1744557972608 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "Y_I quadra.vh(22) " "Verilog HDL Declaration error at quadra.vh(22): identifier \"Y_I\" is already declared in the present scope" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 22 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1744557972608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quadra.vs 0 0 " "Found 0 design units, including 0 entities, in source file quadra.vs" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744557972611 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "logic quadra.vh(6) " "Verilog HDL Declaration warning at quadra.vh(6): \"logic\" is SystemVerilog-2005 keyword" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 6 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1744557972613 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "logic quadra.vh(6) " "Verilog HDL Declaration error at quadra.vh(6): identifier \"logic\" is already declared in the present scope" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 6 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1744557972614 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"ck_t\";  expecting \";\" quadra.vh(6) " "Verilog HDL syntax error at quadra.vh(6) near text: \"ck_t\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 6 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1744557972614 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects quadra.vh(6) " "Verilog HDL error at quadra.vh(6): declaring global objects is a SystemVerilog feature" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 6 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1744557972614 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "logic quadra.vh(7) " "Verilog HDL Declaration warning at quadra.vh(7): \"logic\" is SystemVerilog-2005 keyword" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 7 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1744557972614 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "logic quadra.vh(7) " "Verilog HDL Declaration error at quadra.vh(7): identifier \"logic\" is already declared in the present scope" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 7 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1744557972614 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"rs_t\";  expecting \";\" quadra.vh(7) " "Verilog HDL syntax error at quadra.vh(7) near text: \"rs_t\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 7 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1744557972614 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects quadra.vh(7) " "Verilog HDL error at quadra.vh(7): declaring global objects is a SystemVerilog feature" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 7 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1744557972614 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "logic quadra.vh(8) " "Verilog HDL Declaration warning at quadra.vh(8): \"logic\" is SystemVerilog-2005 keyword" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 8 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1744557972614 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "logic quadra.vh(8) " "Verilog HDL Declaration error at quadra.vh(8): identifier \"logic\" is already declared in the present scope" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 8 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1744557972614 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"dv_t\";  expecting \";\" quadra.vh(8) " "Verilog HDL syntax error at quadra.vh(8) near text: \"dv_t\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 8 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1744557972614 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects quadra.vh(8) " "Verilog HDL error at quadra.vh(8): declaring global objects is a SystemVerilog feature" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 8 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1744557972614 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "X_I quadra.vh(15) " "Verilog HDL Declaration error at quadra.vh(15): identifier \"X_I\" is already declared in the present scope" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 15 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1744557972614 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects quadra.vh(15) " "Verilog HDL error at quadra.vh(15): declaring global objects is a SystemVerilog feature" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 15 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1744557972614 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "X_F quadra.vh(16) " "Verilog HDL Declaration error at quadra.vh(16): identifier \"X_F\" is already declared in the present scope" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 16 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1744557972614 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects quadra.vh(16) " "Verilog HDL error at quadra.vh(16): declaring global objects is a SystemVerilog feature" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 16 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1744557972614 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "X_W quadra.vh(17) " "Verilog HDL Declaration error at quadra.vh(17): identifier \"X_W\" is already declared in the present scope" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 17 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1744557972614 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects quadra.vh(17) " "Verilog HDL error at quadra.vh(17): declaring global objects is a SystemVerilog feature" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 17 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1744557972614 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "logic quadra.vh(19) " "Verilog HDL Declaration warning at quadra.vh(19): \"logic\" is SystemVerilog-2005 keyword" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 19 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1744557972614 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "logic quadra.vh(19) " "Verilog HDL Declaration error at quadra.vh(19): identifier \"logic\" is already declared in the present scope" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 19 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1744557972614 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"x_t\";  expecting \";\" quadra.vh(19) " "Verilog HDL syntax error at quadra.vh(19) near text: \"x_t\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 19 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1744557972614 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects quadra.vh(19) " "Verilog HDL error at quadra.vh(19): declaring global objects is a SystemVerilog feature" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 19 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1744557972614 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "Y_I quadra.vh(22) " "Verilog HDL Declaration error at quadra.vh(22): identifier \"Y_I\" is already declared in the present scope" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 22 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1744557972614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quadra_tb.vs 0 0 " "Found 0 design units, including 0 entities, in source file quadra_tb.vs" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744557972615 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "logic quadra.vh(6) " "Verilog HDL Declaration warning at quadra.vh(6): \"logic\" is SystemVerilog-2005 keyword" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 6 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1744557972617 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "logic quadra.vh(6) " "Verilog HDL Declaration error at quadra.vh(6): identifier \"logic\" is already declared in the present scope" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 6 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1744557972617 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"ck_t\";  expecting \";\" quadra.vh(6) " "Verilog HDL syntax error at quadra.vh(6) near text: \"ck_t\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 6 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1744557972617 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects quadra.vh(6) " "Verilog HDL error at quadra.vh(6): declaring global objects is a SystemVerilog feature" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 6 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1744557972617 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "logic quadra.vh(7) " "Verilog HDL Declaration warning at quadra.vh(7): \"logic\" is SystemVerilog-2005 keyword" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 7 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1744557972617 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "logic quadra.vh(7) " "Verilog HDL Declaration error at quadra.vh(7): identifier \"logic\" is already declared in the present scope" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 7 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1744557972617 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"rs_t\";  expecting \";\" quadra.vh(7) " "Verilog HDL syntax error at quadra.vh(7) near text: \"rs_t\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 7 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1744557972617 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects quadra.vh(7) " "Verilog HDL error at quadra.vh(7): declaring global objects is a SystemVerilog feature" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 7 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1744557972617 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "logic quadra.vh(8) " "Verilog HDL Declaration warning at quadra.vh(8): \"logic\" is SystemVerilog-2005 keyword" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 8 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1744557972617 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "logic quadra.vh(8) " "Verilog HDL Declaration error at quadra.vh(8): identifier \"logic\" is already declared in the present scope" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 8 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1744557972618 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"dv_t\";  expecting \";\" quadra.vh(8) " "Verilog HDL syntax error at quadra.vh(8) near text: \"dv_t\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 8 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1744557972618 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects quadra.vh(8) " "Verilog HDL error at quadra.vh(8): declaring global objects is a SystemVerilog feature" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 8 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1744557972618 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "X_I quadra.vh(15) " "Verilog HDL Declaration error at quadra.vh(15): identifier \"X_I\" is already declared in the present scope" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 15 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1744557972618 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects quadra.vh(15) " "Verilog HDL error at quadra.vh(15): declaring global objects is a SystemVerilog feature" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 15 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1744557972618 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "X_F quadra.vh(16) " "Verilog HDL Declaration error at quadra.vh(16): identifier \"X_F\" is already declared in the present scope" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 16 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1744557972618 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects quadra.vh(16) " "Verilog HDL error at quadra.vh(16): declaring global objects is a SystemVerilog feature" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 16 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1744557972618 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "X_W quadra.vh(17) " "Verilog HDL Declaration error at quadra.vh(17): identifier \"X_W\" is already declared in the present scope" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 17 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1744557972618 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects quadra.vh(17) " "Verilog HDL error at quadra.vh(17): declaring global objects is a SystemVerilog feature" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 17 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1744557972618 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "logic quadra.vh(19) " "Verilog HDL Declaration warning at quadra.vh(19): \"logic\" is SystemVerilog-2005 keyword" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 19 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1744557972618 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "logic quadra.vh(19) " "Verilog HDL Declaration error at quadra.vh(19): identifier \"logic\" is already declared in the present scope" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 19 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1744557972618 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"x_t\";  expecting \";\" quadra.vh(19) " "Verilog HDL syntax error at quadra.vh(19) near text: \"x_t\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 19 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1744557972618 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects quadra.vh(19) " "Verilog HDL error at quadra.vh(19): declaring global objects is a SystemVerilog feature" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 19 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1744557972618 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "Y_I quadra.vh(22) " "Verilog HDL Declaration error at quadra.vh(22): identifier \"Y_I\" is already declared in the present scope" {  } { { "quadra.vh" "" { Text "C:/Users/User/Desktop/interview_task/rtl-model/quadra.vh" 22 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1744557972618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quadra_top.vs 0 0 " "Found 0 design units, including 0 entities, in source file quadra_top.vs" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744557972619 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 114 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 114 errors, 26 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4709 " "Peak virtual memory: 4709 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744557972702 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Apr 13 17:26:12 2025 " "Processing ended: Sun Apr 13 17:26:12 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744557972702 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744557972702 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744557972702 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1744557972702 ""}
