Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date              : Wed Sep 27 20:40:50 2023
| Host              : DESKTOP-TP7UKU9 running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file IIR_filter_timing_summary_routed.rpt -pb IIR_filter_timing_summary_routed.pb -rpx IIR_filter_timing_summary_routed.rpx -warn_on_violation
| Design            : IIR_filter
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     96.081        0.000                      0                   51        0.052        0.000                      0                   51       49.725        0.000                       0                    60  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                96.081        0.000                      0                   51        0.052        0.000                      0                   51       49.725        0.000                       0                    60  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       96.081ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.081ns  (required time - arrival time)
  Source:                 y_reg[-13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            y_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk rise@100.000ns - clk rise@0.000ns)
  Data Path Delay:        3.875ns  (logic 2.787ns (71.923%)  route 1.088ns (28.077%))
  Logic Levels:           12  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.278ns = ( 101.278 - 100.000 ) 
    Source Clock Delay      (SCD):    1.913ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.641ns (routing 0.010ns, distribution 0.631ns)
  Clock Net Delay (Destination): 0.552ns (routing 0.009ns, distribution 0.543ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=59, routed)          0.641     1.913    clk_IBUF_BUFG
    SLICE_X104Y331       FDCE                                         r  y_reg[-13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y331       FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     1.991 f  y_reg[-13]/Q
                         net (fo=3, routed)           0.281     2.272    y_mul_1/A[2]
    DSP48E2_X13Y132      DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[2]_A2_DATA[2])
                                                      0.192     2.464 r  y_mul_1/DSP_A_B_DATA_INST/A2_DATA[2]
                         net (fo=1, routed)           0.000     2.464    y_mul_1/DSP_A_B_DATA.A2_DATA<2>
    DSP48E2_X13Y132      DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[2]_A2A1[2])
                                                      0.076     2.540 r  y_mul_1/DSP_PREADD_DATA_INST/A2A1[2]
                         net (fo=1, routed)           0.000     2.540    y_mul_1/DSP_PREADD_DATA.A2A1<2>
    DSP48E2_X13Y132      DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[2]_U[6])
                                                      0.505     3.045 f  y_mul_1/DSP_MULTIPLIER_INST/U[6]
                         net (fo=1, routed)           0.000     3.045    y_mul_1/DSP_MULTIPLIER.U<6>
    DSP48E2_X13Y132      DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[6]_U_DATA[6])
                                                      0.047     3.092 r  y_mul_1/DSP_M_DATA_INST/U_DATA[6]
                         net (fo=1, routed)           0.000     3.092    y_mul_1/DSP_M_DATA.U_DATA<6>
    DSP48E2_X13Y132      DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[6]_ALU_OUT[6])
                                                      0.585     3.677 f  y_mul_1/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, routed)           0.000     3.677    y_mul_1/DSP_ALU.ALU_OUT<6>
    DSP48E2_X13Y132      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[6]_P[6])
                                                      0.109     3.786 r  y_mul_1/DSP_OUTPUT_INST/P[6]
                         net (fo=1, routed)           0.237     4.023    y_sum/C[6]
    DSP48E2_X13Y133      DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[6]_C_DATA[6])
                                                      0.105     4.128 r  y_sum/DSP_C_DATA_INST/C_DATA[6]
                         net (fo=2, routed)           0.000     4.128    y_sum/DSP_C_DATA.C_DATA<6>
    DSP48E2_X13Y133      DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[6]_ALU_OUT[11])
                                                      0.585     4.713 f  y_sum/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     4.713    y_sum/DSP_ALU.ALU_OUT<11>
    DSP48E2_X13Y133      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[11]_P[11])
                                                      0.109     4.822 r  y_sum/DSP_OUTPUT_INST/P[11]
                         net (fo=3, routed)           0.504     5.326    y_sum__0[11]
    SLICE_X104Y331       LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     5.450 r  y[-15]_i_8/O
                         net (fo=1, routed)           0.014     5.464    y[-15]_i_8_n_0
    SLICE_X104Y331       CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     5.620 r  y_reg[-15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.646    y_reg[-15]_i_1_n_0
    SLICE_X104Y332       CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.116     5.762 r  y_reg[-7]_i_1/O[7]
                         net (fo=1, routed)           0.026     5.788    p_0_in[15]
    SLICE_X104Y332       FDCE                                         r  y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      100.000   100.000 r  
    E4                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533   100.533 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   100.533    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   100.533 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   100.702    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   100.726 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=59, routed)          0.552   101.278    clk_IBUF_BUFG
    SLICE_X104Y332       FDCE                                         r  y_reg[0]/C
                         clock pessimism              0.602   101.880    
                         clock uncertainty           -0.035   101.844    
    SLICE_X104Y332       FDCE (Setup_HFF_SLICEM_C_D)
                                                      0.025   101.869    y_reg[0]
  -------------------------------------------------------------------
                         required time                        101.869    
                         arrival time                          -5.788    
  -------------------------------------------------------------------
                         slack                                 96.081    

Slack (MET) :             96.082ns  (required time - arrival time)
  Source:                 y_reg[-13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            y_reg[-2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk rise@100.000ns - clk rise@0.000ns)
  Data Path Delay:        3.874ns  (logic 2.787ns (71.941%)  route 1.087ns (28.059%))
  Logic Levels:           12  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.278ns = ( 101.278 - 100.000 ) 
    Source Clock Delay      (SCD):    1.913ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.641ns (routing 0.010ns, distribution 0.631ns)
  Clock Net Delay (Destination): 0.552ns (routing 0.009ns, distribution 0.543ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=59, routed)          0.641     1.913    clk_IBUF_BUFG
    SLICE_X104Y331       FDCE                                         r  y_reg[-13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y331       FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     1.991 f  y_reg[-13]/Q
                         net (fo=3, routed)           0.281     2.272    y_mul_1/A[2]
    DSP48E2_X13Y132      DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[2]_A2_DATA[2])
                                                      0.192     2.464 r  y_mul_1/DSP_A_B_DATA_INST/A2_DATA[2]
                         net (fo=1, routed)           0.000     2.464    y_mul_1/DSP_A_B_DATA.A2_DATA<2>
    DSP48E2_X13Y132      DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[2]_A2A1[2])
                                                      0.076     2.540 r  y_mul_1/DSP_PREADD_DATA_INST/A2A1[2]
                         net (fo=1, routed)           0.000     2.540    y_mul_1/DSP_PREADD_DATA.A2A1<2>
    DSP48E2_X13Y132      DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[2]_U[6])
                                                      0.505     3.045 f  y_mul_1/DSP_MULTIPLIER_INST/U[6]
                         net (fo=1, routed)           0.000     3.045    y_mul_1/DSP_MULTIPLIER.U<6>
    DSP48E2_X13Y132      DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[6]_U_DATA[6])
                                                      0.047     3.092 r  y_mul_1/DSP_M_DATA_INST/U_DATA[6]
                         net (fo=1, routed)           0.000     3.092    y_mul_1/DSP_M_DATA.U_DATA<6>
    DSP48E2_X13Y132      DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[6]_ALU_OUT[6])
                                                      0.585     3.677 f  y_mul_1/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, routed)           0.000     3.677    y_mul_1/DSP_ALU.ALU_OUT<6>
    DSP48E2_X13Y132      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[6]_P[6])
                                                      0.109     3.786 r  y_mul_1/DSP_OUTPUT_INST/P[6]
                         net (fo=1, routed)           0.237     4.023    y_sum/C[6]
    DSP48E2_X13Y133      DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[6]_C_DATA[6])
                                                      0.105     4.128 r  y_sum/DSP_C_DATA_INST/C_DATA[6]
                         net (fo=2, routed)           0.000     4.128    y_sum/DSP_C_DATA.C_DATA<6>
    DSP48E2_X13Y133      DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[6]_ALU_OUT[11])
                                                      0.585     4.713 f  y_sum/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     4.713    y_sum/DSP_ALU.ALU_OUT<11>
    DSP48E2_X13Y133      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[11]_P[11])
                                                      0.109     4.822 r  y_sum/DSP_OUTPUT_INST/P[11]
                         net (fo=3, routed)           0.504     5.326    y_sum__0[11]
    SLICE_X104Y331       LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     5.450 r  y[-15]_i_8/O
                         net (fo=1, routed)           0.014     5.464    y[-15]_i_8_n_0
    SLICE_X104Y331       CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     5.620 r  y_reg[-15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.646    y_reg[-15]_i_1_n_0
    SLICE_X104Y332       CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     5.762 r  y_reg[-7]_i_1/O[5]
                         net (fo=1, routed)           0.025     5.787    p_0_in[13]
    SLICE_X104Y332       FDCE                                         r  y_reg[-2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      100.000   100.000 r  
    E4                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533   100.533 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   100.533    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   100.533 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   100.702    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   100.726 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=59, routed)          0.552   101.278    clk_IBUF_BUFG
    SLICE_X104Y332       FDCE                                         r  y_reg[-2]/C
                         clock pessimism              0.602   101.880    
                         clock uncertainty           -0.035   101.844    
    SLICE_X104Y332       FDCE (Setup_FFF_SLICEM_C_D)
                                                      0.025   101.869    y_reg[-2]
  -------------------------------------------------------------------
                         required time                        101.869    
                         arrival time                          -5.787    
  -------------------------------------------------------------------
                         slack                                 96.082    

Slack (MET) :             96.094ns  (required time - arrival time)
  Source:                 y_reg[-13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            y_reg[-1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk rise@100.000ns - clk rise@0.000ns)
  Data Path Delay:        3.862ns  (logic 2.774ns (71.828%)  route 1.088ns (28.172%))
  Logic Levels:           12  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.278ns = ( 101.278 - 100.000 ) 
    Source Clock Delay      (SCD):    1.913ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.641ns (routing 0.010ns, distribution 0.631ns)
  Clock Net Delay (Destination): 0.552ns (routing 0.009ns, distribution 0.543ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=59, routed)          0.641     1.913    clk_IBUF_BUFG
    SLICE_X104Y331       FDCE                                         r  y_reg[-13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y331       FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     1.991 f  y_reg[-13]/Q
                         net (fo=3, routed)           0.281     2.272    y_mul_1/A[2]
    DSP48E2_X13Y132      DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[2]_A2_DATA[2])
                                                      0.192     2.464 r  y_mul_1/DSP_A_B_DATA_INST/A2_DATA[2]
                         net (fo=1, routed)           0.000     2.464    y_mul_1/DSP_A_B_DATA.A2_DATA<2>
    DSP48E2_X13Y132      DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[2]_A2A1[2])
                                                      0.076     2.540 r  y_mul_1/DSP_PREADD_DATA_INST/A2A1[2]
                         net (fo=1, routed)           0.000     2.540    y_mul_1/DSP_PREADD_DATA.A2A1<2>
    DSP48E2_X13Y132      DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[2]_U[6])
                                                      0.505     3.045 f  y_mul_1/DSP_MULTIPLIER_INST/U[6]
                         net (fo=1, routed)           0.000     3.045    y_mul_1/DSP_MULTIPLIER.U<6>
    DSP48E2_X13Y132      DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[6]_U_DATA[6])
                                                      0.047     3.092 r  y_mul_1/DSP_M_DATA_INST/U_DATA[6]
                         net (fo=1, routed)           0.000     3.092    y_mul_1/DSP_M_DATA.U_DATA<6>
    DSP48E2_X13Y132      DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[6]_ALU_OUT[6])
                                                      0.585     3.677 f  y_mul_1/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, routed)           0.000     3.677    y_mul_1/DSP_ALU.ALU_OUT<6>
    DSP48E2_X13Y132      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[6]_P[6])
                                                      0.109     3.786 r  y_mul_1/DSP_OUTPUT_INST/P[6]
                         net (fo=1, routed)           0.237     4.023    y_sum/C[6]
    DSP48E2_X13Y133      DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[6]_C_DATA[6])
                                                      0.105     4.128 r  y_sum/DSP_C_DATA_INST/C_DATA[6]
                         net (fo=2, routed)           0.000     4.128    y_sum/DSP_C_DATA.C_DATA<6>
    DSP48E2_X13Y133      DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[6]_ALU_OUT[11])
                                                      0.585     4.713 f  y_sum/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     4.713    y_sum/DSP_ALU.ALU_OUT<11>
    DSP48E2_X13Y133      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[11]_P[11])
                                                      0.109     4.822 r  y_sum/DSP_OUTPUT_INST/P[11]
                         net (fo=3, routed)           0.504     5.326    y_sum__0[11]
    SLICE_X104Y331       LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     5.450 r  y[-15]_i_8/O
                         net (fo=1, routed)           0.014     5.464    y[-15]_i_8_n_0
    SLICE_X104Y331       CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     5.620 r  y_reg[-15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.646    y_reg[-15]_i_1_n_0
    SLICE_X104Y332       CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.103     5.749 r  y_reg[-7]_i_1/O[6]
                         net (fo=1, routed)           0.026     5.775    p_0_in[14]
    SLICE_X104Y332       FDCE                                         r  y_reg[-1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      100.000   100.000 r  
    E4                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533   100.533 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   100.533    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   100.533 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   100.702    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   100.726 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=59, routed)          0.552   101.278    clk_IBUF_BUFG
    SLICE_X104Y332       FDCE                                         r  y_reg[-1]/C
                         clock pessimism              0.602   101.880    
                         clock uncertainty           -0.035   101.844    
    SLICE_X104Y332       FDCE (Setup_GFF_SLICEM_C_D)
                                                      0.025   101.869    y_reg[-1]
  -------------------------------------------------------------------
                         required time                        101.869    
                         arrival time                          -5.775    
  -------------------------------------------------------------------
                         slack                                 96.094    

Slack (MET) :             96.096ns  (required time - arrival time)
  Source:                 y_reg[-13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            y_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk rise@100.000ns - clk rise@0.000ns)
  Data Path Delay:        3.862ns  (logic 2.749ns (71.181%)  route 1.113ns (28.819%))
  Logic Levels:           13  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.280ns = ( 101.280 - 100.000 ) 
    Source Clock Delay      (SCD):    1.913ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.641ns (routing 0.010ns, distribution 0.631ns)
  Clock Net Delay (Destination): 0.554ns (routing 0.009ns, distribution 0.545ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=59, routed)          0.641     1.913    clk_IBUF_BUFG
    SLICE_X104Y331       FDCE                                         r  y_reg[-13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y331       FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     1.991 f  y_reg[-13]/Q
                         net (fo=3, routed)           0.281     2.272    y_mul_1/A[2]
    DSP48E2_X13Y132      DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[2]_A2_DATA[2])
                                                      0.192     2.464 r  y_mul_1/DSP_A_B_DATA_INST/A2_DATA[2]
                         net (fo=1, routed)           0.000     2.464    y_mul_1/DSP_A_B_DATA.A2_DATA<2>
    DSP48E2_X13Y132      DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[2]_A2A1[2])
                                                      0.076     2.540 r  y_mul_1/DSP_PREADD_DATA_INST/A2A1[2]
                         net (fo=1, routed)           0.000     2.540    y_mul_1/DSP_PREADD_DATA.A2A1<2>
    DSP48E2_X13Y132      DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[2]_U[6])
                                                      0.505     3.045 f  y_mul_1/DSP_MULTIPLIER_INST/U[6]
                         net (fo=1, routed)           0.000     3.045    y_mul_1/DSP_MULTIPLIER.U<6>
    DSP48E2_X13Y132      DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[6]_U_DATA[6])
                                                      0.047     3.092 r  y_mul_1/DSP_M_DATA_INST/U_DATA[6]
                         net (fo=1, routed)           0.000     3.092    y_mul_1/DSP_M_DATA.U_DATA<6>
    DSP48E2_X13Y132      DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[6]_ALU_OUT[6])
                                                      0.585     3.677 f  y_mul_1/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, routed)           0.000     3.677    y_mul_1/DSP_ALU.ALU_OUT<6>
    DSP48E2_X13Y132      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[6]_P[6])
                                                      0.109     3.786 r  y_mul_1/DSP_OUTPUT_INST/P[6]
                         net (fo=1, routed)           0.237     4.023    y_sum/C[6]
    DSP48E2_X13Y133      DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[6]_C_DATA[6])
                                                      0.105     4.128 r  y_sum/DSP_C_DATA_INST/C_DATA[6]
                         net (fo=2, routed)           0.000     4.128    y_sum/DSP_C_DATA.C_DATA<6>
    DSP48E2_X13Y133      DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[6]_ALU_OUT[11])
                                                      0.585     4.713 f  y_sum/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     4.713    y_sum/DSP_ALU.ALU_OUT<11>
    DSP48E2_X13Y133      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[11]_P[11])
                                                      0.109     4.822 r  y_sum/DSP_OUTPUT_INST/P[11]
                         net (fo=3, routed)           0.504     5.326    y_sum__0[11]
    SLICE_X104Y331       LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     5.450 r  y[-15]_i_8/O
                         net (fo=1, routed)           0.014     5.464    y[-15]_i_8_n_0
    SLICE_X104Y331       CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     5.620 r  y_reg[-15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.646    y_reg[-15]_i_1_n_0
    SLICE_X104Y332       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.661 r  y_reg[-7]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.687    y_reg[-7]_i_1_n_0
    SLICE_X104Y333       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.063     5.750 r  y_reg[1]_i_1/O[0]
                         net (fo=2, routed)           0.025     5.775    p_0_in[16]
    SLICE_X104Y333       FDCE                                         r  y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      100.000   100.000 r  
    E4                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533   100.533 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   100.533    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   100.533 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   100.702    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   100.726 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=59, routed)          0.554   101.280    clk_IBUF_BUFG
    SLICE_X104Y333       FDCE                                         r  y_reg[1]/C
                         clock pessimism              0.601   101.881    
                         clock uncertainty           -0.035   101.846    
    SLICE_X104Y333       FDCE (Setup_AFF_SLICEM_C_D)
                                                      0.025   101.871    y_reg[1]
  -------------------------------------------------------------------
                         required time                        101.871    
                         arrival time                          -5.775    
  -------------------------------------------------------------------
                         slack                                 96.096    

Slack (MET) :             96.096ns  (required time - arrival time)
  Source:                 y_reg[-13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            y_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk rise@100.000ns - clk rise@0.000ns)
  Data Path Delay:        3.862ns  (logic 2.749ns (71.181%)  route 1.113ns (28.819%))
  Logic Levels:           13  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.280ns = ( 101.280 - 100.000 ) 
    Source Clock Delay      (SCD):    1.913ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.641ns (routing 0.010ns, distribution 0.631ns)
  Clock Net Delay (Destination): 0.554ns (routing 0.009ns, distribution 0.545ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=59, routed)          0.641     1.913    clk_IBUF_BUFG
    SLICE_X104Y331       FDCE                                         r  y_reg[-13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y331       FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     1.991 f  y_reg[-13]/Q
                         net (fo=3, routed)           0.281     2.272    y_mul_1/A[2]
    DSP48E2_X13Y132      DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[2]_A2_DATA[2])
                                                      0.192     2.464 r  y_mul_1/DSP_A_B_DATA_INST/A2_DATA[2]
                         net (fo=1, routed)           0.000     2.464    y_mul_1/DSP_A_B_DATA.A2_DATA<2>
    DSP48E2_X13Y132      DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[2]_A2A1[2])
                                                      0.076     2.540 r  y_mul_1/DSP_PREADD_DATA_INST/A2A1[2]
                         net (fo=1, routed)           0.000     2.540    y_mul_1/DSP_PREADD_DATA.A2A1<2>
    DSP48E2_X13Y132      DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[2]_U[6])
                                                      0.505     3.045 f  y_mul_1/DSP_MULTIPLIER_INST/U[6]
                         net (fo=1, routed)           0.000     3.045    y_mul_1/DSP_MULTIPLIER.U<6>
    DSP48E2_X13Y132      DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[6]_U_DATA[6])
                                                      0.047     3.092 r  y_mul_1/DSP_M_DATA_INST/U_DATA[6]
                         net (fo=1, routed)           0.000     3.092    y_mul_1/DSP_M_DATA.U_DATA<6>
    DSP48E2_X13Y132      DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[6]_ALU_OUT[6])
                                                      0.585     3.677 f  y_mul_1/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, routed)           0.000     3.677    y_mul_1/DSP_ALU.ALU_OUT<6>
    DSP48E2_X13Y132      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[6]_P[6])
                                                      0.109     3.786 r  y_mul_1/DSP_OUTPUT_INST/P[6]
                         net (fo=1, routed)           0.237     4.023    y_sum/C[6]
    DSP48E2_X13Y133      DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[6]_C_DATA[6])
                                                      0.105     4.128 r  y_sum/DSP_C_DATA_INST/C_DATA[6]
                         net (fo=2, routed)           0.000     4.128    y_sum/DSP_C_DATA.C_DATA<6>
    DSP48E2_X13Y133      DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[6]_ALU_OUT[11])
                                                      0.585     4.713 f  y_sum/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     4.713    y_sum/DSP_ALU.ALU_OUT<11>
    DSP48E2_X13Y133      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[11]_P[11])
                                                      0.109     4.822 r  y_sum/DSP_OUTPUT_INST/P[11]
                         net (fo=3, routed)           0.504     5.326    y_sum__0[11]
    SLICE_X104Y331       LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     5.450 r  y[-15]_i_8/O
                         net (fo=1, routed)           0.014     5.464    y[-15]_i_8_n_0
    SLICE_X104Y331       CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     5.620 r  y_reg[-15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.646    y_reg[-15]_i_1_n_0
    SLICE_X104Y332       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.661 r  y_reg[-7]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.687    y_reg[-7]_i_1_n_0
    SLICE_X104Y333       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.063     5.750 r  y_reg[1]_i_1/O[0]
                         net (fo=2, routed)           0.025     5.775    p_0_in[16]
    SLICE_X104Y333       FDCE                                         r  y_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      100.000   100.000 r  
    E4                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533   100.533 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   100.533    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   100.533 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   100.702    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   100.726 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=59, routed)          0.554   101.280    clk_IBUF_BUFG
    SLICE_X104Y333       FDCE                                         r  y_reg[1]_lopt_replica/C
                         clock pessimism              0.601   101.881    
                         clock uncertainty           -0.035   101.846    
    SLICE_X104Y333       FDCE (Setup_AFF2_SLICEM_C_D)
                                                      0.025   101.871    y_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                        101.871    
                         arrival time                          -5.775    
  -------------------------------------------------------------------
                         slack                                 96.096    

Slack (MET) :             96.112ns  (required time - arrival time)
  Source:                 y_reg[-13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            y_reg[-3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk rise@100.000ns - clk rise@0.000ns)
  Data Path Delay:        3.844ns  (logic 2.757ns (71.722%)  route 1.087ns (28.278%))
  Logic Levels:           12  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.278ns = ( 101.278 - 100.000 ) 
    Source Clock Delay      (SCD):    1.913ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.641ns (routing 0.010ns, distribution 0.631ns)
  Clock Net Delay (Destination): 0.552ns (routing 0.009ns, distribution 0.543ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=59, routed)          0.641     1.913    clk_IBUF_BUFG
    SLICE_X104Y331       FDCE                                         r  y_reg[-13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y331       FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     1.991 f  y_reg[-13]/Q
                         net (fo=3, routed)           0.281     2.272    y_mul_1/A[2]
    DSP48E2_X13Y132      DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[2]_A2_DATA[2])
                                                      0.192     2.464 r  y_mul_1/DSP_A_B_DATA_INST/A2_DATA[2]
                         net (fo=1, routed)           0.000     2.464    y_mul_1/DSP_A_B_DATA.A2_DATA<2>
    DSP48E2_X13Y132      DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[2]_A2A1[2])
                                                      0.076     2.540 r  y_mul_1/DSP_PREADD_DATA_INST/A2A1[2]
                         net (fo=1, routed)           0.000     2.540    y_mul_1/DSP_PREADD_DATA.A2A1<2>
    DSP48E2_X13Y132      DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[2]_U[6])
                                                      0.505     3.045 f  y_mul_1/DSP_MULTIPLIER_INST/U[6]
                         net (fo=1, routed)           0.000     3.045    y_mul_1/DSP_MULTIPLIER.U<6>
    DSP48E2_X13Y132      DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[6]_U_DATA[6])
                                                      0.047     3.092 r  y_mul_1/DSP_M_DATA_INST/U_DATA[6]
                         net (fo=1, routed)           0.000     3.092    y_mul_1/DSP_M_DATA.U_DATA<6>
    DSP48E2_X13Y132      DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[6]_ALU_OUT[6])
                                                      0.585     3.677 f  y_mul_1/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, routed)           0.000     3.677    y_mul_1/DSP_ALU.ALU_OUT<6>
    DSP48E2_X13Y132      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[6]_P[6])
                                                      0.109     3.786 r  y_mul_1/DSP_OUTPUT_INST/P[6]
                         net (fo=1, routed)           0.237     4.023    y_sum/C[6]
    DSP48E2_X13Y133      DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[6]_C_DATA[6])
                                                      0.105     4.128 r  y_sum/DSP_C_DATA_INST/C_DATA[6]
                         net (fo=2, routed)           0.000     4.128    y_sum/DSP_C_DATA.C_DATA<6>
    DSP48E2_X13Y133      DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[6]_ALU_OUT[11])
                                                      0.585     4.713 f  y_sum/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     4.713    y_sum/DSP_ALU.ALU_OUT<11>
    DSP48E2_X13Y133      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[11]_P[11])
                                                      0.109     4.822 r  y_sum/DSP_OUTPUT_INST/P[11]
                         net (fo=3, routed)           0.504     5.326    y_sum__0[11]
    SLICE_X104Y331       LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     5.450 r  y[-15]_i_8/O
                         net (fo=1, routed)           0.014     5.464    y[-15]_i_8_n_0
    SLICE_X104Y331       CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     5.620 r  y_reg[-15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.646    y_reg[-15]_i_1_n_0
    SLICE_X104Y332       CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.086     5.732 r  y_reg[-7]_i_1/O[4]
                         net (fo=1, routed)           0.025     5.757    p_0_in[12]
    SLICE_X104Y332       FDCE                                         r  y_reg[-3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      100.000   100.000 r  
    E4                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533   100.533 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   100.533    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   100.533 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   100.702    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   100.726 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=59, routed)          0.552   101.278    clk_IBUF_BUFG
    SLICE_X104Y332       FDCE                                         r  y_reg[-3]/C
                         clock pessimism              0.602   101.880    
                         clock uncertainty           -0.035   101.844    
    SLICE_X104Y332       FDCE (Setup_EFF_SLICEM_C_D)
                                                      0.025   101.869    y_reg[-3]
  -------------------------------------------------------------------
                         required time                        101.869    
                         arrival time                          -5.757    
  -------------------------------------------------------------------
                         slack                                 96.112    

Slack (MET) :             96.116ns  (required time - arrival time)
  Source:                 y_reg[-13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            y_reg[-4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk rise@100.000ns - clk rise@0.000ns)
  Data Path Delay:        3.841ns  (logic 2.753ns (71.674%)  route 1.088ns (28.326%))
  Logic Levels:           12  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.279ns = ( 101.279 - 100.000 ) 
    Source Clock Delay      (SCD):    1.913ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.641ns (routing 0.010ns, distribution 0.631ns)
  Clock Net Delay (Destination): 0.553ns (routing 0.009ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=59, routed)          0.641     1.913    clk_IBUF_BUFG
    SLICE_X104Y331       FDCE                                         r  y_reg[-13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y331       FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     1.991 f  y_reg[-13]/Q
                         net (fo=3, routed)           0.281     2.272    y_mul_1/A[2]
    DSP48E2_X13Y132      DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[2]_A2_DATA[2])
                                                      0.192     2.464 r  y_mul_1/DSP_A_B_DATA_INST/A2_DATA[2]
                         net (fo=1, routed)           0.000     2.464    y_mul_1/DSP_A_B_DATA.A2_DATA<2>
    DSP48E2_X13Y132      DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[2]_A2A1[2])
                                                      0.076     2.540 r  y_mul_1/DSP_PREADD_DATA_INST/A2A1[2]
                         net (fo=1, routed)           0.000     2.540    y_mul_1/DSP_PREADD_DATA.A2A1<2>
    DSP48E2_X13Y132      DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[2]_U[6])
                                                      0.505     3.045 f  y_mul_1/DSP_MULTIPLIER_INST/U[6]
                         net (fo=1, routed)           0.000     3.045    y_mul_1/DSP_MULTIPLIER.U<6>
    DSP48E2_X13Y132      DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[6]_U_DATA[6])
                                                      0.047     3.092 r  y_mul_1/DSP_M_DATA_INST/U_DATA[6]
                         net (fo=1, routed)           0.000     3.092    y_mul_1/DSP_M_DATA.U_DATA<6>
    DSP48E2_X13Y132      DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[6]_ALU_OUT[6])
                                                      0.585     3.677 f  y_mul_1/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, routed)           0.000     3.677    y_mul_1/DSP_ALU.ALU_OUT<6>
    DSP48E2_X13Y132      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[6]_P[6])
                                                      0.109     3.786 r  y_mul_1/DSP_OUTPUT_INST/P[6]
                         net (fo=1, routed)           0.237     4.023    y_sum/C[6]
    DSP48E2_X13Y133      DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[6]_C_DATA[6])
                                                      0.105     4.128 r  y_sum/DSP_C_DATA_INST/C_DATA[6]
                         net (fo=2, routed)           0.000     4.128    y_sum/DSP_C_DATA.C_DATA<6>
    DSP48E2_X13Y133      DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[6]_ALU_OUT[11])
                                                      0.585     4.713 f  y_sum/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     4.713    y_sum/DSP_ALU.ALU_OUT<11>
    DSP48E2_X13Y133      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[11]_P[11])
                                                      0.109     4.822 r  y_sum/DSP_OUTPUT_INST/P[11]
                         net (fo=3, routed)           0.504     5.326    y_sum__0[11]
    SLICE_X104Y331       LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     5.450 r  y[-15]_i_8/O
                         net (fo=1, routed)           0.014     5.464    y[-15]_i_8_n_0
    SLICE_X104Y331       CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     5.620 r  y_reg[-15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.646    y_reg[-15]_i_1_n_0
    SLICE_X104Y332       CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.082     5.728 r  y_reg[-7]_i_1/O[3]
                         net (fo=1, routed)           0.026     5.754    p_0_in[11]
    SLICE_X104Y332       FDCE                                         r  y_reg[-4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      100.000   100.000 r  
    E4                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533   100.533 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   100.533    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   100.533 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   100.702    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   100.726 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=59, routed)          0.553   101.279    clk_IBUF_BUFG
    SLICE_X104Y332       FDCE                                         r  y_reg[-4]/C
                         clock pessimism              0.602   101.881    
                         clock uncertainty           -0.035   101.845    
    SLICE_X104Y332       FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025   101.870    y_reg[-4]
  -------------------------------------------------------------------
                         required time                        101.870    
                         arrival time                          -5.754    
  -------------------------------------------------------------------
                         slack                                 96.116    

Slack (MET) :             96.123ns  (required time - arrival time)
  Source:                 y_reg[-13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            y_reg[-6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk rise@100.000ns - clk rise@0.000ns)
  Data Path Delay:        3.834ns  (logic 2.747ns (71.648%)  route 1.087ns (28.352%))
  Logic Levels:           12  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.279ns = ( 101.279 - 100.000 ) 
    Source Clock Delay      (SCD):    1.913ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.641ns (routing 0.010ns, distribution 0.631ns)
  Clock Net Delay (Destination): 0.553ns (routing 0.009ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=59, routed)          0.641     1.913    clk_IBUF_BUFG
    SLICE_X104Y331       FDCE                                         r  y_reg[-13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y331       FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     1.991 f  y_reg[-13]/Q
                         net (fo=3, routed)           0.281     2.272    y_mul_1/A[2]
    DSP48E2_X13Y132      DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[2]_A2_DATA[2])
                                                      0.192     2.464 r  y_mul_1/DSP_A_B_DATA_INST/A2_DATA[2]
                         net (fo=1, routed)           0.000     2.464    y_mul_1/DSP_A_B_DATA.A2_DATA<2>
    DSP48E2_X13Y132      DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[2]_A2A1[2])
                                                      0.076     2.540 r  y_mul_1/DSP_PREADD_DATA_INST/A2A1[2]
                         net (fo=1, routed)           0.000     2.540    y_mul_1/DSP_PREADD_DATA.A2A1<2>
    DSP48E2_X13Y132      DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[2]_U[6])
                                                      0.505     3.045 f  y_mul_1/DSP_MULTIPLIER_INST/U[6]
                         net (fo=1, routed)           0.000     3.045    y_mul_1/DSP_MULTIPLIER.U<6>
    DSP48E2_X13Y132      DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[6]_U_DATA[6])
                                                      0.047     3.092 r  y_mul_1/DSP_M_DATA_INST/U_DATA[6]
                         net (fo=1, routed)           0.000     3.092    y_mul_1/DSP_M_DATA.U_DATA<6>
    DSP48E2_X13Y132      DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[6]_ALU_OUT[6])
                                                      0.585     3.677 f  y_mul_1/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, routed)           0.000     3.677    y_mul_1/DSP_ALU.ALU_OUT<6>
    DSP48E2_X13Y132      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[6]_P[6])
                                                      0.109     3.786 r  y_mul_1/DSP_OUTPUT_INST/P[6]
                         net (fo=1, routed)           0.237     4.023    y_sum/C[6]
    DSP48E2_X13Y133      DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[6]_C_DATA[6])
                                                      0.105     4.128 r  y_sum/DSP_C_DATA_INST/C_DATA[6]
                         net (fo=2, routed)           0.000     4.128    y_sum/DSP_C_DATA.C_DATA<6>
    DSP48E2_X13Y133      DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[6]_ALU_OUT[11])
                                                      0.585     4.713 f  y_sum/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     4.713    y_sum/DSP_ALU.ALU_OUT<11>
    DSP48E2_X13Y133      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[11]_P[11])
                                                      0.109     4.822 r  y_sum/DSP_OUTPUT_INST/P[11]
                         net (fo=3, routed)           0.504     5.326    y_sum__0[11]
    SLICE_X104Y331       LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     5.450 r  y[-15]_i_8/O
                         net (fo=1, routed)           0.014     5.464    y[-15]_i_8_n_0
    SLICE_X104Y331       CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     5.620 r  y_reg[-15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.646    y_reg[-15]_i_1_n_0
    SLICE_X104Y332       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     5.722 r  y_reg[-7]_i_1/O[1]
                         net (fo=1, routed)           0.025     5.747    p_0_in[9]
    SLICE_X104Y332       FDCE                                         r  y_reg[-6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      100.000   100.000 r  
    E4                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533   100.533 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   100.533    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   100.533 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   100.702    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   100.726 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=59, routed)          0.553   101.279    clk_IBUF_BUFG
    SLICE_X104Y332       FDCE                                         r  y_reg[-6]/C
                         clock pessimism              0.602   101.881    
                         clock uncertainty           -0.035   101.845    
    SLICE_X104Y332       FDCE (Setup_BFF_SLICEM_C_D)
                                                      0.025   101.870    y_reg[-6]
  -------------------------------------------------------------------
                         required time                        101.870    
                         arrival time                          -5.747    
  -------------------------------------------------------------------
                         slack                                 96.123    

Slack (MET) :             96.131ns  (required time - arrival time)
  Source:                 y_reg[-13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            y_reg[-5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk rise@100.000ns - clk rise@0.000ns)
  Data Path Delay:        3.826ns  (logic 2.738ns (71.563%)  route 1.088ns (28.437%))
  Logic Levels:           12  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.279ns = ( 101.279 - 100.000 ) 
    Source Clock Delay      (SCD):    1.913ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.641ns (routing 0.010ns, distribution 0.631ns)
  Clock Net Delay (Destination): 0.553ns (routing 0.009ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=59, routed)          0.641     1.913    clk_IBUF_BUFG
    SLICE_X104Y331       FDCE                                         r  y_reg[-13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y331       FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     1.991 f  y_reg[-13]/Q
                         net (fo=3, routed)           0.281     2.272    y_mul_1/A[2]
    DSP48E2_X13Y132      DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[2]_A2_DATA[2])
                                                      0.192     2.464 r  y_mul_1/DSP_A_B_DATA_INST/A2_DATA[2]
                         net (fo=1, routed)           0.000     2.464    y_mul_1/DSP_A_B_DATA.A2_DATA<2>
    DSP48E2_X13Y132      DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[2]_A2A1[2])
                                                      0.076     2.540 r  y_mul_1/DSP_PREADD_DATA_INST/A2A1[2]
                         net (fo=1, routed)           0.000     2.540    y_mul_1/DSP_PREADD_DATA.A2A1<2>
    DSP48E2_X13Y132      DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[2]_U[6])
                                                      0.505     3.045 f  y_mul_1/DSP_MULTIPLIER_INST/U[6]
                         net (fo=1, routed)           0.000     3.045    y_mul_1/DSP_MULTIPLIER.U<6>
    DSP48E2_X13Y132      DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[6]_U_DATA[6])
                                                      0.047     3.092 r  y_mul_1/DSP_M_DATA_INST/U_DATA[6]
                         net (fo=1, routed)           0.000     3.092    y_mul_1/DSP_M_DATA.U_DATA<6>
    DSP48E2_X13Y132      DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[6]_ALU_OUT[6])
                                                      0.585     3.677 f  y_mul_1/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, routed)           0.000     3.677    y_mul_1/DSP_ALU.ALU_OUT<6>
    DSP48E2_X13Y132      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[6]_P[6])
                                                      0.109     3.786 r  y_mul_1/DSP_OUTPUT_INST/P[6]
                         net (fo=1, routed)           0.237     4.023    y_sum/C[6]
    DSP48E2_X13Y133      DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[6]_C_DATA[6])
                                                      0.105     4.128 r  y_sum/DSP_C_DATA_INST/C_DATA[6]
                         net (fo=2, routed)           0.000     4.128    y_sum/DSP_C_DATA.C_DATA<6>
    DSP48E2_X13Y133      DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[6]_ALU_OUT[11])
                                                      0.585     4.713 f  y_sum/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     4.713    y_sum/DSP_ALU.ALU_OUT<11>
    DSP48E2_X13Y133      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[11]_P[11])
                                                      0.109     4.822 r  y_sum/DSP_OUTPUT_INST/P[11]
                         net (fo=3, routed)           0.504     5.326    y_sum__0[11]
    SLICE_X104Y331       LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     5.450 r  y[-15]_i_8/O
                         net (fo=1, routed)           0.014     5.464    y[-15]_i_8_n_0
    SLICE_X104Y331       CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     5.620 r  y_reg[-15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.646    y_reg[-15]_i_1_n_0
    SLICE_X104Y332       CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.067     5.713 r  y_reg[-7]_i_1/O[2]
                         net (fo=1, routed)           0.026     5.739    p_0_in[10]
    SLICE_X104Y332       FDCE                                         r  y_reg[-5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      100.000   100.000 r  
    E4                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533   100.533 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   100.533    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   100.533 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   100.702    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   100.726 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=59, routed)          0.553   101.279    clk_IBUF_BUFG
    SLICE_X104Y332       FDCE                                         r  y_reg[-5]/C
                         clock pessimism              0.602   101.881    
                         clock uncertainty           -0.035   101.845    
    SLICE_X104Y332       FDCE (Setup_CFF_SLICEM_C_D)
                                                      0.025   101.870    y_reg[-5]
  -------------------------------------------------------------------
                         required time                        101.870    
                         arrival time                          -5.739    
  -------------------------------------------------------------------
                         slack                                 96.131    

Slack (MET) :             96.143ns  (required time - arrival time)
  Source:                 y_reg[-13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            y_reg[-7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk rise@100.000ns - clk rise@0.000ns)
  Data Path Delay:        3.814ns  (logic 2.727ns (71.500%)  route 1.087ns (28.500%))
  Logic Levels:           12  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.279ns = ( 101.279 - 100.000 ) 
    Source Clock Delay      (SCD):    1.913ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.641ns (routing 0.010ns, distribution 0.631ns)
  Clock Net Delay (Destination): 0.553ns (routing 0.009ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=59, routed)          0.641     1.913    clk_IBUF_BUFG
    SLICE_X104Y331       FDCE                                         r  y_reg[-13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y331       FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     1.991 f  y_reg[-13]/Q
                         net (fo=3, routed)           0.281     2.272    y_mul_1/A[2]
    DSP48E2_X13Y132      DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[2]_A2_DATA[2])
                                                      0.192     2.464 r  y_mul_1/DSP_A_B_DATA_INST/A2_DATA[2]
                         net (fo=1, routed)           0.000     2.464    y_mul_1/DSP_A_B_DATA.A2_DATA<2>
    DSP48E2_X13Y132      DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[2]_A2A1[2])
                                                      0.076     2.540 r  y_mul_1/DSP_PREADD_DATA_INST/A2A1[2]
                         net (fo=1, routed)           0.000     2.540    y_mul_1/DSP_PREADD_DATA.A2A1<2>
    DSP48E2_X13Y132      DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[2]_U[6])
                                                      0.505     3.045 f  y_mul_1/DSP_MULTIPLIER_INST/U[6]
                         net (fo=1, routed)           0.000     3.045    y_mul_1/DSP_MULTIPLIER.U<6>
    DSP48E2_X13Y132      DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[6]_U_DATA[6])
                                                      0.047     3.092 r  y_mul_1/DSP_M_DATA_INST/U_DATA[6]
                         net (fo=1, routed)           0.000     3.092    y_mul_1/DSP_M_DATA.U_DATA<6>
    DSP48E2_X13Y132      DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[6]_ALU_OUT[6])
                                                      0.585     3.677 f  y_mul_1/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, routed)           0.000     3.677    y_mul_1/DSP_ALU.ALU_OUT<6>
    DSP48E2_X13Y132      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[6]_P[6])
                                                      0.109     3.786 r  y_mul_1/DSP_OUTPUT_INST/P[6]
                         net (fo=1, routed)           0.237     4.023    y_sum/C[6]
    DSP48E2_X13Y133      DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[6]_C_DATA[6])
                                                      0.105     4.128 r  y_sum/DSP_C_DATA_INST/C_DATA[6]
                         net (fo=2, routed)           0.000     4.128    y_sum/DSP_C_DATA.C_DATA<6>
    DSP48E2_X13Y133      DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[6]_ALU_OUT[11])
                                                      0.585     4.713 f  y_sum/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     4.713    y_sum/DSP_ALU.ALU_OUT<11>
    DSP48E2_X13Y133      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[11]_P[11])
                                                      0.109     4.822 r  y_sum/DSP_OUTPUT_INST/P[11]
                         net (fo=3, routed)           0.504     5.326    y_sum__0[11]
    SLICE_X104Y331       LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     5.450 r  y[-15]_i_8/O
                         net (fo=1, routed)           0.014     5.464    y[-15]_i_8_n_0
    SLICE_X104Y331       CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     5.620 r  y_reg[-15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.646    y_reg[-15]_i_1_n_0
    SLICE_X104Y332       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.702 r  y_reg[-7]_i_1/O[0]
                         net (fo=1, routed)           0.025     5.727    p_0_in[8]
    SLICE_X104Y332       FDCE                                         r  y_reg[-7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      100.000   100.000 r  
    E4                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533   100.533 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   100.533    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   100.533 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   100.702    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   100.726 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=59, routed)          0.553   101.279    clk_IBUF_BUFG
    SLICE_X104Y332       FDCE                                         r  y_reg[-7]/C
                         clock pessimism              0.602   101.881    
                         clock uncertainty           -0.035   101.845    
    SLICE_X104Y332       FDCE (Setup_AFF_SLICEM_C_D)
                                                      0.025   101.870    y_reg[-7]
  -------------------------------------------------------------------
                         required time                        101.870    
                         arrival time                          -5.727    
  -------------------------------------------------------------------
                         slack                                 96.143    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 y_reg[-6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            y2_reg[-6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.058ns (30.208%)  route 0.134ns (69.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.911ns
    Source Clock Delay      (SCD):    1.279ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Net Delay (Source):      0.553ns (routing 0.009ns, distribution 0.544ns)
  Clock Net Delay (Destination): 0.639ns (routing 0.010ns, distribution 0.629ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533     0.533 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.533    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.533 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.702    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.726 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=59, routed)          0.553     1.279    clk_IBUF_BUFG
    SLICE_X104Y332       FDCE                                         r  y_reg[-6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y332       FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     1.337 r  y_reg[-6]/Q
                         net (fo=3, routed)           0.134     1.471    data_out_OBUF[-6]
    SLICE_X103Y332       FDCE                                         r  y2_reg[-6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=59, routed)          0.639     1.911    clk_IBUF_BUFG
    SLICE_X103Y332       FDCE                                         r  y2_reg[-6]/C
                         clock pessimism             -0.554     1.357    
    SLICE_X103Y332       FDCE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     1.419    y2_reg[-6]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           1.471    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 y_reg[-8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            y2_reg[-8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.039ns (25.828%)  route 0.112ns (74.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.847ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Net Delay (Source):      0.365ns (routing 0.007ns, distribution 0.358ns)
  Clock Net Delay (Destination): 0.418ns (routing 0.008ns, distribution 0.410ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.374     0.374 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.374 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.465    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.482 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=59, routed)          0.365     0.847    clk_IBUF_BUFG
    SLICE_X104Y331       FDCE                                         r  y_reg[-8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y331       FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.886 r  y_reg[-8]/Q
                         net (fo=3, routed)           0.112     0.998    data_out_OBUF[-8]
    SLICE_X103Y332       FDCE                                         r  y2_reg[-8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.662     0.662 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.662    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.662 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.775    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.794 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=59, routed)          0.418     1.212    clk_IBUF_BUFG
    SLICE_X103Y332       FDCE                                         r  y2_reg[-8]/C
                         clock pessimism             -0.318     0.894    
    SLICE_X103Y332       FDCE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.941    y2_reg[-8]
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           0.998    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            y2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.038ns (32.759%)  route 0.078ns (67.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.849ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Net Delay (Source):      0.367ns (routing 0.007ns, distribution 0.360ns)
  Clock Net Delay (Destination): 0.418ns (routing 0.008ns, distribution 0.410ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.374     0.374 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.374 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.465    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.482 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=59, routed)          0.367     0.849    clk_IBUF_BUFG
    SLICE_X104Y333       FDCE                                         r  y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y333       FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.887 r  y_reg[1]/Q
                         net (fo=2, routed)           0.078     0.965    data_out_OBUF[1]
    SLICE_X104Y333       FDCE                                         r  y2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.662     0.662 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.662    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.662 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.775    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.794 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=59, routed)          0.418     1.212    clk_IBUF_BUFG
    SLICE_X104Y333       FDCE                                         r  y2_reg[1]/C
                         clock pessimism             -0.352     0.860    
    SLICE_X104Y333       FDCE (Hold_EFF_SLICEM_C_D)
                                                      0.046     0.906    y2_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.906    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 y_reg[-2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            y2_reg[-2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.037ns (24.342%)  route 0.115ns (75.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.848ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Net Delay (Source):      0.366ns (routing 0.007ns, distribution 0.359ns)
  Clock Net Delay (Destination): 0.418ns (routing 0.008ns, distribution 0.410ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.374     0.374 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.374 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.465    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.482 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=59, routed)          0.366     0.848    clk_IBUF_BUFG
    SLICE_X104Y332       FDCE                                         r  y_reg[-2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y332       FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.885 r  y_reg[-2]/Q
                         net (fo=3, routed)           0.115     1.000    data_out_OBUF[-2]
    SLICE_X103Y332       FDCE                                         r  y2_reg[-2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.662     0.662 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.662    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.662 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.775    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.794 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=59, routed)          0.418     1.212    clk_IBUF_BUFG
    SLICE_X103Y332       FDCE                                         r  y2_reg[-2]/C
                         clock pessimism             -0.318     0.894    
    SLICE_X103Y332       FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.941    y2_reg[-2]
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           1.000    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 x1_reg[-3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            x2_reg[-3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.039ns (30.469%)  route 0.089ns (69.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.847ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Net Delay (Source):      0.365ns (routing 0.007ns, distribution 0.358ns)
  Clock Net Delay (Destination): 0.417ns (routing 0.008ns, distribution 0.409ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.374     0.374 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.374 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.465    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.482 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=59, routed)          0.365     0.847    clk_IBUF_BUFG
    SLICE_X103Y325       FDCE                                         r  x1_reg[-3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y325       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.886 r  x1_reg[-3]/Q
                         net (fo=19, routed)          0.089     0.975    x1[-3]
    SLICE_X103Y326       FDCE                                         r  x2_reg[-3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.662     0.662 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.662    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.662 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.775    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.794 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=59, routed)          0.417     1.211    clk_IBUF_BUFG
    SLICE_X103Y326       FDCE                                         r  x2_reg[-3]/C
                         clock pessimism             -0.347     0.864    
    SLICE_X103Y326       FDCE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.911    x2_reg[-3]
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           0.975    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 y_reg[-4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            y2_reg[-4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.039ns (25.490%)  route 0.114ns (74.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.849ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Net Delay (Source):      0.367ns (routing 0.007ns, distribution 0.360ns)
  Clock Net Delay (Destination): 0.414ns (routing 0.008ns, distribution 0.406ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.374     0.374 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.374 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.465    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.482 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=59, routed)          0.367     0.849    clk_IBUF_BUFG
    SLICE_X104Y332       FDCE                                         r  y_reg[-4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y332       FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.888 r  y_reg[-4]/Q
                         net (fo=3, routed)           0.114     1.002    data_out_OBUF[-4]
    SLICE_X103Y332       FDCE                                         r  y2_reg[-4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.662     0.662 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.662    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.662 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.775    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.794 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=59, routed)          0.414     1.208    clk_IBUF_BUFG
    SLICE_X103Y332       FDCE                                         r  y2_reg[-4]/C
                         clock pessimism             -0.318     0.890    
    SLICE_X103Y332       FDCE (Hold_AFF_SLICEL_C_D)
                                                      0.046     0.936    y2_reg[-4]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 x0_reg[-6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            x1_reg[-6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.060ns (27.273%)  route 0.160ns (72.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.917ns
    Source Clock Delay      (SCD):    1.272ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Net Delay (Source):      0.546ns (routing 0.009ns, distribution 0.537ns)
  Clock Net Delay (Destination): 0.645ns (routing 0.010ns, distribution 0.635ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533     0.533 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.533    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.533 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.702    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.726 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=59, routed)          0.546     1.272    clk_IBUF_BUFG
    SLICE_X100Y326       FDCE                                         r  x0_reg[-6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y326       FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     1.332 r  x0_reg[-6]/Q
                         net (fo=13, routed)          0.160     1.492    x0[-6]
    SLICE_X103Y326       FDCE                                         r  x1_reg[-6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=59, routed)          0.645     1.917    clk_IBUF_BUFG
    SLICE_X103Y326       FDCE                                         r  x1_reg[-6]/C
                         clock pessimism             -0.554     1.363    
    SLICE_X103Y326       FDCE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     1.425    x1_reg[-6]
  -------------------------------------------------------------------
                         required time                         -1.425    
                         arrival time                           1.492    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 y_reg[-7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            y2_reg[-7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.038ns (23.899%)  route 0.121ns (76.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.849ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Net Delay (Source):      0.367ns (routing 0.007ns, distribution 0.360ns)
  Clock Net Delay (Destination): 0.418ns (routing 0.008ns, distribution 0.410ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.374     0.374 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.374 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.465    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.482 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=59, routed)          0.367     0.849    clk_IBUF_BUFG
    SLICE_X104Y332       FDCE                                         r  y_reg[-7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y332       FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.887 r  y_reg[-7]/Q
                         net (fo=3, routed)           0.121     1.008    data_out_OBUF[-7]
    SLICE_X103Y332       FDCE                                         r  y2_reg[-7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.662     0.662 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.662    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.662 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.775    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.794 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=59, routed)          0.418     1.212    clk_IBUF_BUFG
    SLICE_X103Y332       FDCE                                         r  y2_reg[-7]/C
                         clock pessimism             -0.318     0.894    
    SLICE_X103Y332       FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.046     0.940    y2_reg[-7]
  -------------------------------------------------------------------
                         required time                         -0.940    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 y_reg[-3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            y2_reg[-3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.038ns (22.892%)  route 0.128ns (77.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.848ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Net Delay (Source):      0.366ns (routing 0.007ns, distribution 0.359ns)
  Clock Net Delay (Destination): 0.418ns (routing 0.008ns, distribution 0.410ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.374     0.374 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.374 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.465    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.482 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=59, routed)          0.366     0.848    clk_IBUF_BUFG
    SLICE_X104Y332       FDCE                                         r  y_reg[-3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y332       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.886 r  y_reg[-3]/Q
                         net (fo=3, routed)           0.128     1.014    data_out_OBUF[-3]
    SLICE_X103Y332       FDCE                                         r  y2_reg[-3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.662     0.662 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.662    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.662 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.775    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.794 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=59, routed)          0.418     1.212    clk_IBUF_BUFG
    SLICE_X103Y332       FDCE                                         r  y2_reg[-3]/C
                         clock pessimism             -0.318     0.894    
    SLICE_X103Y332       FDCE (Hold_FFF_SLICEL_C_D)
                                                      0.046     0.940    y2_reg[-3]
  -------------------------------------------------------------------
                         required time                         -0.940    
                         arrival time                           1.014    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 x1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            x2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.039ns (29.323%)  route 0.094ns (70.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.850ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Net Delay (Source):      0.368ns (routing 0.007ns, distribution 0.361ns)
  Clock Net Delay (Destination): 0.417ns (routing 0.008ns, distribution 0.409ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.374     0.374 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.374 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.465    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.482 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=59, routed)          0.368     0.850    clk_IBUF_BUFG
    SLICE_X103Y326       FDCE                                         r  x1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y326       FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.889 r  x1_reg[0]/Q
                         net (fo=9, routed)           0.094     0.983    x1[0]
    SLICE_X103Y326       FDCE                                         r  x2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.662     0.662 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.662    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.662 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.775    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.794 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=59, routed)          0.417     1.211    clk_IBUF_BUFG
    SLICE_X103Y326       FDCE                                         r  x2_reg[0]/C
                         clock pessimism             -0.353     0.858    
    SLICE_X103Y326       FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.904    x2_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.079    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         100.000     98.710     BUFGCE_HDIO_X3Y2  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C    n/a            0.550         100.000     99.450     SLICE_X104Y331    y_reg[-10]/C
Min Period        n/a     FDCE/C    n/a            0.550         100.000     99.450     SLICE_X104Y331    y_reg[-11]/C
Min Period        n/a     FDCE/C    n/a            0.550         100.000     99.450     SLICE_X104Y331    y_reg[-12]/C
Min Period        n/a     FDCE/C    n/a            0.550         100.000     99.450     SLICE_X104Y331    y_reg[-13]/C
Min Period        n/a     FDCE/C    n/a            0.550         100.000     99.450     SLICE_X104Y331    y_reg[-14]/C
Min Period        n/a     FDCE/C    n/a            0.550         100.000     99.450     SLICE_X104Y331    y_reg[-15]/C
Min Period        n/a     FDCE/C    n/a            0.550         100.000     99.450     SLICE_X100Y325    x0_reg[-1]/C
Min Period        n/a     FDCE/C    n/a            0.550         100.000     99.450     SLICE_X100Y325    x0_reg[-2]/C
Min Period        n/a     FDCE/C    n/a            0.550         100.000     99.450     SLICE_X100Y325    x0_reg[-3]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         50.000      49.725     SLICE_X104Y331    y_reg[-12]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         50.000      49.725     SLICE_X104Y331    y_reg[-13]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         50.000      49.725     SLICE_X104Y331    y_reg[-14]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         50.000      49.725     SLICE_X104Y331    y_reg[-15]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         50.000      49.725     SLICE_X100Y326    x0_reg[-5]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         50.000      49.725     SLICE_X100Y326    x0_reg[-6]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         50.000      49.725     SLICE_X100Y326    x0_reg[1]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         50.000      49.725     SLICE_X103Y325    x1_reg[-3]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         50.000      49.725     SLICE_X103Y325    x1_reg[-4]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         50.000      49.725     SLICE_X103Y327    x2_reg[-4]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         50.000      49.725     SLICE_X104Y331    y_reg[-12]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         50.000      49.725     SLICE_X104Y331    y_reg[-13]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         50.000      49.725     SLICE_X104Y331    y_reg[-14]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         50.000      49.725     SLICE_X104Y331    y_reg[-15]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         50.000      49.725     SLICE_X103Y326    x1_reg[-1]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         50.000      49.725     SLICE_X103Y326    x1_reg[-2]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         50.000      49.725     SLICE_X103Y326    x1_reg[-5]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         50.000      49.725     SLICE_X103Y326    x1_reg[-6]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         50.000      49.725     SLICE_X103Y326    x1_reg[0]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         50.000      49.725     SLICE_X103Y326    x2_reg[1]/C



