
*** Running vivado
    with args -log mb_design_MD5HF_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mb_design_MD5HF_0_1.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source mb_design_MD5HF_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/catar/Desktop/git/md5-hardware/ip_repo/MD5HF_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/catar/Desktop/git/md5-hardware/ip_repo/Md5HashFunction_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top mb_design_MD5HF_0_1 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2152 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 838.699 ; gain = 234.313
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mb_design_MD5HF_0_1' [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ip/mb_design_MD5HF_0_1/synth/mb_design_MD5HF_0_1.vhd:89]
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'MD5HF_v1_0' declared at 'c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/1b48/hdl/MD5HF_v1_0.vhd:5' bound to instance 'U0' of component 'MD5HF_v1_0' [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ip/mb_design_MD5HF_0_1/synth/mb_design_MD5HF_0_1.vhd:173]
INFO: [Synth 8-638] synthesizing module 'MD5HF_v1_0' [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/1b48/hdl/MD5HF_v1_0.vhd:61]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'MD5HF_v1_0_S00_AXI' declared at 'c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/1b48/hdl/MD5HF_v1_0_S00_AXI.vhd:5' bound to instance 'MD5HF_v1_0_S00_AXI_inst' of component 'MD5HF_v1_0_S00_AXI' [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/1b48/hdl/MD5HF_v1_0.vhd:145]
INFO: [Synth 8-638] synthesizing module 'MD5HF_v1_0_S00_AXI' [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/1b48/hdl/MD5HF_v1_0_S00_AXI.vhd:88]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/1b48/hdl/MD5HF_v1_0_S00_AXI.vhd:238]
INFO: [Synth 8-226] default block is never used [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/1b48/hdl/MD5HF_v1_0_S00_AXI.vhd:404]
WARNING: [Synth 8-614] signal 'resRegister' is read in the process but is not in the sensitivity list [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/1b48/hdl/MD5HF_v1_0_S00_AXI.vhd:399]
WARNING: [Synth 8-614] signal 'done' is read in the process but is not in the sensitivity list [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/1b48/hdl/MD5HF_v1_0_S00_AXI.vhd:399]
WARNING: [Synth 8-6014] Unused sequential element slv_reg0_reg was removed.  [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/1b48/hdl/MD5HF_v1_0_S00_AXI.vhd:227]
WARNING: [Synth 8-6014] Unused sequential element slv_reg1_reg was removed.  [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/1b48/hdl/MD5HF_v1_0_S00_AXI.vhd:228]
WARNING: [Synth 8-6014] Unused sequential element slv_reg2_reg was removed.  [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/1b48/hdl/MD5HF_v1_0_S00_AXI.vhd:229]
WARNING: [Synth 8-6014] Unused sequential element slv_reg3_reg was removed.  [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/1b48/hdl/MD5HF_v1_0_S00_AXI.vhd:230]
WARNING: [Synth 8-6014] Unused sequential element slv_reg4_reg was removed.  [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/1b48/hdl/MD5HF_v1_0_S00_AXI.vhd:231]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/1b48/hdl/MD5HF_v1_0_S00_AXI.vhd:236]
INFO: [Synth 8-256] done synthesizing module 'MD5HF_v1_0_S00_AXI' (1#1) [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/1b48/hdl/MD5HF_v1_0_S00_AXI.vhd:88]
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'MD5HF_v1_0_S00_AXIS' declared at 'c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/1b48/hdl/MD5HF_v1_0_S00_AXIS.vhd:5' bound to instance 'MD5HF_v1_0_S00_AXIS_inst' of component 'MD5HF_v1_0_S00_AXIS' [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/1b48/hdl/MD5HF_v1_0.vhd:178]
INFO: [Synth 8-638] synthesizing module 'MD5HF_v1_0_S00_AXIS' [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/1b48/hdl/MD5HF_v1_0_S00_AXIS.vhd:42]
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter k bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'RegisterP' declared at 'c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/1b48/src/register.vhd:4' bound to instance 'register_last' of component 'RegisterP' [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/1b48/hdl/MD5HF_v1_0_S00_AXIS.vhd:80]
INFO: [Synth 8-638] synthesizing module 'RegisterP' [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/1b48/src/register.vhd:13]
	Parameter k bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RegisterP' (2#1) [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/1b48/src/register.vhd:13]
	Parameter k bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'RegisterP' declared at 'c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/1b48/src/register.vhd:4' bound to instance 'register_dataIn' of component 'RegisterP' [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/1b48/hdl/MD5HF_v1_0_S00_AXIS.vhd:99]
INFO: [Synth 8-638] synthesizing module 'RegisterP__parameterized1' [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/1b48/src/register.vhd:13]
	Parameter k bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RegisterP__parameterized1' (2#1) [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/1b48/src/register.vhd:13]
WARNING: [Synth 8-614] signal 'S_AXIS_TVALID' is read in the process but is not in the sensitivity list [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/1b48/hdl/MD5HF_v1_0_S00_AXIS.vhd:119]
WARNING: [Synth 8-614] signal 'S_AXIS_ARESETN' is read in the process but is not in the sensitivity list [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/1b48/hdl/MD5HF_v1_0_S00_AXIS.vhd:119]
WARNING: [Synth 8-614] signal 's_idle' is read in the process but is not in the sensitivity list [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/1b48/hdl/MD5HF_v1_0_S00_AXIS.vhd:119]
WARNING: [Synth 8-614] signal 's_tlastdelayed' is read in the process but is not in the sensitivity list [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/1b48/hdl/MD5HF_v1_0_S00_AXIS.vhd:119]
INFO: [Synth 8-256] done synthesizing module 'MD5HF_v1_0_S00_AXIS' (3#1) [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/1b48/hdl/MD5HF_v1_0_S00_AXIS.vhd:42]
INFO: [Synth 8-3491] module 'MD5' declared at 'c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/1b48/src/md5.vhd:7' bound to instance 'md5_comp' of component 'md5' [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/1b48/hdl/MD5HF_v1_0.vhd:202]
INFO: [Synth 8-638] synthesizing module 'MD5' [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/1b48/src/md5.vhd:18]
INFO: [Synth 8-226] default block is never used [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/1b48/src/md5.vhd:134]
WARNING: [Synth 8-614] signal 'enable' is read in the process but is not in the sensitivity list [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/1b48/src/md5.vhd:130]
INFO: [Synth 8-6054] Found Dynamic range expression with variable size [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/1b48/src/md5.vhd:229]
ERROR: [Synth 8-690] width mismatch in assignment; target has 128 bits, source has 32 bits [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/1b48/src/md5.vhd:277]
ERROR: [Synth 8-285] failed synthesizing module 'MD5' [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/1b48/src/md5.vhd:18]
ERROR: [Synth 8-285] failed synthesizing module 'MD5HF_v1_0' [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/1b48/hdl/MD5HF_v1_0.vhd:61]
ERROR: [Synth 8-285] failed synthesizing module 'mb_design_MD5HF_0_1' [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ip/mb_design_MD5HF_0_1/synth/mb_design_MD5HF_0_1.vhd:89]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 916.887 ; gain = 312.500
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 13 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Tue Jul  7 00:13:16 2020...
