// Seed: 2725860844
module module_0 (
    input wand id_0,
    input tri1 id_1,
    output supply0 id_2
);
  assign module_1.id_6 = 0;
  logic id_4;
  ;
  logic id_5;
  assign id_5 = 'b0 == (id_0);
endmodule
module module_1 #(
    parameter id_0 = 32'd58,
    parameter id_2 = 32'd57
) (
    input tri1 _id_0,
    input uwire id_1,
    input tri _id_2,
    output supply0 id_3,
    output tri0 id_4,
    input tri0 id_5,
    output uwire id_6,
    output uwire id_7
);
  assign id_4 = id_5;
  logic [id_2 : id_0  ==  -1] id_9;
  reg id_10;
  xnor primCall (id_6, id_5, id_1, id_10, id_9);
  module_0 modCall_1 (
      id_1,
      id_1,
      id_6
  );
  always @(posedge -1'b0 or posedge id_2) begin : LABEL_0
    id_10 <= -1;
  end
endmodule
