// Seed: 1841233123
module module_0 #(
    parameter id_2 = 32'd30,
    parameter id_4 = 32'd4
);
  logic [1 : -1] id_1, _id_2;
  logic id_3 = 1;
  logic _id_4;
  ;
  wire id_5;
  always disable id_6;
  logic [id_2 : id_4  ==  1 'b0] id_7;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input wor id_0,
    input supply0 id_1,
    input supply0 id_2,
    output wire id_3,
    input supply1 id_4,
    output wor id_5,
    output tri0 id_6,
    input uwire id_7,
    input supply1 id_8,
    input supply1 id_9,
    input wire id_10,
    input uwire id_11,
    input uwire id_12,
    output tri id_13,
    output tri id_14
);
  module_0 modCall_1 ();
endmodule
