
*** Running vivado
    with args -log lab8_2_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab8_2_1.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source lab8_2_1.tcl -notrace
Command: synth_design -top lab8_2_1 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7688 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 412.766 ; gain = 99.426
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lab8_2_1' [C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.srcs/sources_1/new/lab8_2_1.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.runs/synth_1/.Xil/Vivado-6308-YC/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.runs/synth_1/.Xil/Vivado-6308-YC/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'Counter0' [C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.srcs/sources_1/imports/new/Counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Counter0' (2#1) [C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.srcs/sources_1/imports/new/Counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'c_counter_binary_0' [C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.runs/synth_1/.Xil/Vivado-6308-YC/realtime/c_counter_binary_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'c_counter_binary_0' (3#1) [C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.runs/synth_1/.Xil/Vivado-6308-YC/realtime/c_counter_binary_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Counter1' [C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.srcs/sources_1/new/Counter2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Counter1' (4#1) [C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.srcs/sources_1/new/Counter2.v:23]
INFO: [Synth 8-6157] synthesizing module 'bcdto7segment_dataflow' [C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.srcs/sources_1/imports/new/bcdto7segment_dataflow.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bcdto7segment_dataflow' (5#1) [C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.srcs/sources_1/imports/new/bcdto7segment_dataflow.v:23]
INFO: [Synth 8-6155] done synthesizing module 'lab8_2_1' (6#1) [C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.srcs/sources_1/new/lab8_2_1.v:23]
WARNING: [Synth 8-3917] design lab8_2_1 has port an[7] driven by constant 1
WARNING: [Synth 8-3917] design lab8_2_1 has port an[6] driven by constant 1
WARNING: [Synth 8-3917] design lab8_2_1 has port an[5] driven by constant 1
WARNING: [Synth 8-3917] design lab8_2_1 has port an[4] driven by constant 1
WARNING: [Synth 8-3917] design lab8_2_1 has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design lab8_2_1 has port an[2] driven by constant 1
WARNING: [Synth 8-3331] design lab8_2_1 has unconnected port rst
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 467.352 ; gain = 154.012
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 467.352 ; gain = 154.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 467.352 ; gain = 154.012
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0/c_counter_binary_0_in_context.xdc] for cell 'nolabel_line29'
Finished Parsing XDC File [c:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0/c_counter_binary_0_in_context.xdc] for cell 'nolabel_line29'
Parsing XDC File [c:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0/c_counter_binary_0_in_context.xdc] for cell 'nolabel_line30'
Finished Parsing XDC File [c:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0/c_counter_binary_0_in_context.xdc] for cell 'nolabel_line30'
Parsing XDC File [c:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'nolabel_line27'
Finished Parsing XDC File [c:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'nolabel_line27'
Parsing XDC File [C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.srcs/constrs_1/imports/lab8/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.srcs/constrs_1/imports/lab8/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.srcs/constrs_1/imports/lab8/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab8_2_1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab8_2_1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 813.586 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 813.586 ; gain = 500.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 813.586 ; gain = 500.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  c:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  c:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for nolabel_line29. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line30. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line27. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 813.586 ; gain = 500.246
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "pulse" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 813.586 ; gain = 500.246
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module lab8_2_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module Counter0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "nolabel_line28/pulse" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design lab8_2_1 has port an[7] driven by constant 1
WARNING: [Synth 8-3917] design lab8_2_1 has port an[6] driven by constant 1
WARNING: [Synth 8-3917] design lab8_2_1 has port an[5] driven by constant 1
WARNING: [Synth 8-3917] design lab8_2_1 has port an[4] driven by constant 1
WARNING: [Synth 8-3917] design lab8_2_1 has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design lab8_2_1 has port an[2] driven by constant 1
WARNING: [Synth 8-3331] design lab8_2_1 has unconnected port rst
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 813.586 ; gain = 500.246
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'nolabel_line27/clk_out1' to pin 'nolabel_line27/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 813.586 ; gain = 500.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 833.320 ; gain = 519.980
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 833.320 ; gain = 519.980
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 833.320 ; gain = 519.980
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 833.320 ; gain = 519.980
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 833.320 ; gain = 519.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 833.320 ; gain = 519.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 833.320 ; gain = 519.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 833.320 ; gain = 519.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------+----------+
|      |BlackBox name      |Instances |
+------+-------------------+----------+
|1     |clk_wiz_0          |         1|
|2     |c_counter_binary_0 |         2|
+------+-------------------+----------+

Report Cell Usage: 
+------+----------------------+------+
|      |Cell                  |Count |
+------+----------------------+------+
|1     |c_counter_binary_0    |     1|
|2     |c_counter_binary_0__1 |     1|
|3     |clk_wiz_0             |     1|
|4     |CARRY4                |    12|
|5     |LUT1                  |     3|
|6     |LUT2                  |     2|
|7     |LUT3                  |     2|
|8     |LUT4                  |    15|
|9     |LUT5                  |     5|
|10    |LUT6                  |    38|
|11    |FDCE                  |    24|
|12    |FDRE                  |    24|
|13    |IBUF                  |     1|
|14    |OBUF                  |    15|
+------+----------------------+------+

Report Instance Areas: 
+------+-----------------+---------+------+
|      |Instance         |Module   |Cells |
+------+-----------------+---------+------+
|1     |top              |         |   152|
|2     |  nolabel_line28 |Counter0 |    66|
|3     |  nolabel_line31 |Counter1 |    51|
+------+-----------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 833.320 ; gain = 519.980
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 833.320 ; gain = 173.746
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 833.320 ; gain = 519.980
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 833.762 ; gain = 531.895
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.runs/synth_1/lab8_2_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lab8_2_1_utilization_synth.rpt -pb lab8_2_1_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 833.762 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Nov 22 22:32:13 2018...
