Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Apr 14 13:26:50 2021
| Host         : ALESI1009 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_01_timing_summary_routed.rpt -pb TOP_01_timing_summary_routed.pb -rpx TOP_01_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_01
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.416        0.000                      0                   26        0.191        0.000                      0                   26        4.500        0.000                       0                    35  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.416        0.000                      0                   26        0.191        0.000                      0                   26        4.500        0.000                       0                    35  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.416ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.416ns  (required time - arrival time)
  Source:                 DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.538ns  (logic 1.945ns (54.980%)  route 1.593ns (45.020%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.723     5.326    DISP7SEG8ON/PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X2Y90          FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDCE (Prop_fdce_C_Q)         0.518     5.844 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[0]/Q
                         net (fo=19, routed)          0.932     6.776    DISP7SEG8ON/PRESCALER_1kHz/COUNTER[0]
    SLICE_X4Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.356 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.356    DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.470 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.470    DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry__0_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.584 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.584    DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry__1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.897 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry__2/O[3]
                         net (fo=1, routed)           0.661     8.557    DISP7SEG8ON/PRESCALER_1kHz/data0[16]
    SLICE_X5Y91          LUT6 (Prop_lut6_I5_O)        0.306     8.863 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER[16]_i_1/O
                         net (fo=1, routed)           0.000     8.863    DISP7SEG8ON/PRESCALER_1kHz/COUNTER_0[16]
    SLICE_X5Y91          FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.602    15.025    DISP7SEG8ON/PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X5Y91          FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[16]/C
                         clock pessimism              0.259    15.284    
                         clock uncertainty           -0.035    15.248    
    SLICE_X5Y91          FDCE (Setup_fdce_C_D)        0.031    15.279    DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[16]
  -------------------------------------------------------------------
                         required time                         15.279    
                         arrival time                          -8.863    
  -------------------------------------------------------------------
                         slack                                  6.416    

Slack (MET) :             6.431ns  (required time - arrival time)
  Source:                 DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.520ns  (logic 1.735ns (49.288%)  route 1.785ns (50.712%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.723     5.326    DISP7SEG8ON/PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X2Y90          FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDCE (Prop_fdce_C_Q)         0.518     5.844 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[0]/Q
                         net (fo=19, routed)          0.932     6.776    DISP7SEG8ON/PRESCALER_1kHz/COUNTER[0]
    SLICE_X4Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.356 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.356    DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.690 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry__0/O[1]
                         net (fo=1, routed)           0.853     8.543    DISP7SEG8ON/PRESCALER_1kHz/data0[6]
    SLICE_X5Y89          LUT6 (Prop_lut6_I5_O)        0.303     8.846 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER[6]_i_1/O
                         net (fo=1, routed)           0.000     8.846    DISP7SEG8ON/PRESCALER_1kHz/COUNTER_0[6]
    SLICE_X5Y89          FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.601    15.024    DISP7SEG8ON/PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X5Y89          FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[6]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X5Y89          FDCE (Setup_fdce_C_D)        0.029    15.276    DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[6]
  -------------------------------------------------------------------
                         required time                         15.276    
                         arrival time                          -8.846    
  -------------------------------------------------------------------
                         slack                                  6.431    

Slack (MET) :             6.526ns  (required time - arrival time)
  Source:                 DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.426ns  (logic 1.847ns (53.917%)  route 1.579ns (46.083%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.723     5.326    DISP7SEG8ON/PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X2Y90          FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDCE (Prop_fdce_C_Q)         0.518     5.844 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[0]/Q
                         net (fo=19, routed)          0.932     6.776    DISP7SEG8ON/PRESCALER_1kHz/COUNTER[0]
    SLICE_X4Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.356 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.356    DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.470 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.470    DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry__0_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.584 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.584    DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry__1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.806 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry__2/O[0]
                         net (fo=1, routed)           0.647     8.452    DISP7SEG8ON/PRESCALER_1kHz/data0[13]
    SLICE_X5Y91          LUT6 (Prop_lut6_I5_O)        0.299     8.751 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER[13]_i_1/O
                         net (fo=1, routed)           0.000     8.751    DISP7SEG8ON/PRESCALER_1kHz/COUNTER_0[13]
    SLICE_X5Y91          FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.602    15.025    DISP7SEG8ON/PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X5Y91          FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[13]/C
                         clock pessimism              0.259    15.284    
                         clock uncertainty           -0.035    15.248    
    SLICE_X5Y91          FDCE (Setup_fdce_C_D)        0.029    15.277    DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[13]
  -------------------------------------------------------------------
                         required time                         15.277    
                         arrival time                          -8.751    
  -------------------------------------------------------------------
                         slack                                  6.526    

Slack (MET) :             6.589ns  (required time - arrival time)
  Source:                 DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.383ns  (logic 1.867ns (55.191%)  route 1.516ns (44.809%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.723     5.326    DISP7SEG8ON/PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X2Y90          FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDCE (Prop_fdce_C_Q)         0.518     5.844 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[0]/Q
                         net (fo=19, routed)          0.932     6.776    DISP7SEG8ON/PRESCALER_1kHz/COUNTER[0]
    SLICE_X4Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.356 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.356    DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.470 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.470    DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry__0_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.584 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.584    DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry__1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.823 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry__2/O[2]
                         net (fo=1, routed)           0.584     8.406    DISP7SEG8ON/PRESCALER_1kHz/data0[15]
    SLICE_X3Y91          LUT6 (Prop_lut6_I5_O)        0.302     8.708 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER[15]_i_1/O
                         net (fo=1, routed)           0.000     8.708    DISP7SEG8ON/PRESCALER_1kHz/COUNTER_0[15]
    SLICE_X3Y91          FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.604    15.027    DISP7SEG8ON/PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X3Y91          FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[15]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X3Y91          FDCE (Setup_fdce_C_D)        0.031    15.297    DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[15]
  -------------------------------------------------------------------
                         required time                         15.297    
                         arrival time                          -8.708    
  -------------------------------------------------------------------
                         slack                                  6.589    

Slack (MET) :             6.621ns  (required time - arrival time)
  Source:                 DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.350ns  (logic 1.831ns (54.650%)  route 1.519ns (45.350%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.723     5.326    DISP7SEG8ON/PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X2Y90          FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDCE (Prop_fdce_C_Q)         0.518     5.844 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[0]/Q
                         net (fo=19, routed)          0.932     6.776    DISP7SEG8ON/PRESCALER_1kHz/COUNTER[0]
    SLICE_X4Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.356 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.356    DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.470 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.470    DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry__0_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.783 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry__1/O[3]
                         net (fo=1, routed)           0.588     8.370    DISP7SEG8ON/PRESCALER_1kHz/data0[12]
    SLICE_X3Y90          LUT6 (Prop_lut6_I5_O)        0.306     8.676 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER[12]_i_1/O
                         net (fo=1, routed)           0.000     8.676    DISP7SEG8ON/PRESCALER_1kHz/COUNTER_0[12]
    SLICE_X3Y90          FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.603    15.026    DISP7SEG8ON/PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X3Y90          FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[12]/C
                         clock pessimism              0.278    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X3Y90          FDCE (Setup_fdce_C_D)        0.029    15.297    DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[12]
  -------------------------------------------------------------------
                         required time                         15.297    
                         arrival time                          -8.676    
  -------------------------------------------------------------------
                         slack                                  6.621    

Slack (MET) :             6.658ns  (required time - arrival time)
  Source:                 DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.295ns  (logic 1.717ns (52.110%)  route 1.578ns (47.890%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.723     5.326    DISP7SEG8ON/PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X2Y90          FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDCE (Prop_fdce_C_Q)         0.518     5.844 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[0]/Q
                         net (fo=19, routed)          0.932     6.776    DISP7SEG8ON/PRESCALER_1kHz/COUNTER[0]
    SLICE_X4Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.356 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.356    DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.669 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry__0/O[3]
                         net (fo=1, routed)           0.646     8.315    DISP7SEG8ON/PRESCALER_1kHz/data0[8]
    SLICE_X5Y89          LUT6 (Prop_lut6_I5_O)        0.306     8.621 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER[8]_i_1/O
                         net (fo=1, routed)           0.000     8.621    DISP7SEG8ON/PRESCALER_1kHz/COUNTER_0[8]
    SLICE_X5Y89          FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.601    15.024    DISP7SEG8ON/PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X5Y89          FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[8]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X5Y89          FDCE (Setup_fdce_C_D)        0.031    15.278    DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[8]
  -------------------------------------------------------------------
                         required time                         15.278    
                         arrival time                          -8.621    
  -------------------------------------------------------------------
                         slack                                  6.658    

Slack (MET) :             6.693ns  (required time - arrival time)
  Source:                 DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.259ns  (logic 1.466ns (44.985%)  route 1.793ns (55.015%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.723     5.326    DISP7SEG8ON/PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X2Y90          FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDCE (Prop_fdce_C_Q)         0.518     5.844 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[0]/Q
                         net (fo=19, routed)          0.932     6.776    DISP7SEG8ON/PRESCALER_1kHz/COUNTER[0]
    SLICE_X4Y88          CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642     7.418 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry/O[3]
                         net (fo=1, routed)           0.861     8.279    DISP7SEG8ON/PRESCALER_1kHz/data0[4]
    SLICE_X5Y88          LUT6 (Prop_lut6_I5_O)        0.306     8.585 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER[4]_i_1/O
                         net (fo=1, routed)           0.000     8.585    DISP7SEG8ON/PRESCALER_1kHz/COUNTER_0[4]
    SLICE_X5Y88          FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.600    15.023    DISP7SEG8ON/PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X5Y88          FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[4]/C
                         clock pessimism              0.259    15.282    
                         clock uncertainty           -0.035    15.246    
    SLICE_X5Y88          FDCE (Setup_fdce_C_D)        0.031    15.277    DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[4]
  -------------------------------------------------------------------
                         required time                         15.277    
                         arrival time                          -8.585    
  -------------------------------------------------------------------
                         slack                                  6.693    

Slack (MET) :             6.758ns  (required time - arrival time)
  Source:                 DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.192ns  (logic 1.849ns (57.920%)  route 1.343ns (42.080%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.723     5.326    DISP7SEG8ON/PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X2Y90          FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDCE (Prop_fdce_C_Q)         0.518     5.844 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[0]/Q
                         net (fo=19, routed)          0.932     6.776    DISP7SEG8ON/PRESCALER_1kHz/COUNTER[0]
    SLICE_X4Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.356 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.356    DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.470 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.470    DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry__0_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.804 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry__1/O[1]
                         net (fo=1, routed)           0.411     8.215    DISP7SEG8ON/PRESCALER_1kHz/data0[10]
    SLICE_X5Y90          LUT6 (Prop_lut6_I5_O)        0.303     8.518 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER[10]_i_1/O
                         net (fo=1, routed)           0.000     8.518    DISP7SEG8ON/PRESCALER_1kHz/COUNTER_0[10]
    SLICE_X5Y90          FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.601    15.024    DISP7SEG8ON/PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X5Y90          FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[10]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X5Y90          FDCE (Setup_fdce_C_D)        0.029    15.276    DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[10]
  -------------------------------------------------------------------
                         required time                         15.276    
                         arrival time                          -8.518    
  -------------------------------------------------------------------
                         slack                                  6.758    

Slack (MET) :             6.763ns  (required time - arrival time)
  Source:                 DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.207ns  (logic 1.963ns (61.214%)  route 1.244ns (38.786%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.723     5.326    DISP7SEG8ON/PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X2Y90          FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDCE (Prop_fdce_C_Q)         0.518     5.844 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[0]/Q
                         net (fo=19, routed)          0.932     6.776    DISP7SEG8ON/PRESCALER_1kHz/COUNTER[0]
    SLICE_X4Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.356 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.356    DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.470 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.470    DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry__0_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.584 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.584    DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry__1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.918 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry__2/O[1]
                         net (fo=1, routed)           0.312     8.229    DISP7SEG8ON/PRESCALER_1kHz/data0[14]
    SLICE_X3Y91          LUT6 (Prop_lut6_I5_O)        0.303     8.532 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER[14]_i_1/O
                         net (fo=1, routed)           0.000     8.532    DISP7SEG8ON/PRESCALER_1kHz/COUNTER_0[14]
    SLICE_X3Y91          FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.604    15.027    DISP7SEG8ON/PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X3Y91          FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[14]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X3Y91          FDCE (Setup_fdce_C_D)        0.029    15.295    DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[14]
  -------------------------------------------------------------------
                         required time                         15.295    
                         arrival time                          -8.532    
  -------------------------------------------------------------------
                         slack                                  6.763    

Slack (MET) :             6.767ns  (required time - arrival time)
  Source:                 DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.186ns  (logic 1.753ns (55.021%)  route 1.433ns (44.979%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.723     5.326    DISP7SEG8ON/PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X2Y90          FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDCE (Prop_fdce_C_Q)         0.518     5.844 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[0]/Q
                         net (fo=19, routed)          0.932     6.776    DISP7SEG8ON/PRESCALER_1kHz/COUNTER[0]
    SLICE_X4Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.356 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.356    DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.470 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.470    DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry__0_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.709 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry__1/O[2]
                         net (fo=1, routed)           0.501     8.210    DISP7SEG8ON/PRESCALER_1kHz/data0[11]
    SLICE_X5Y90          LUT6 (Prop_lut6_I5_O)        0.302     8.512 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER[11]_i_1/O
                         net (fo=1, routed)           0.000     8.512    DISP7SEG8ON/PRESCALER_1kHz/COUNTER_0[11]
    SLICE_X5Y90          FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.601    15.024    DISP7SEG8ON/PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X5Y90          FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[11]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X5Y90          FDCE (Setup_fdce_C_D)        0.031    15.278    DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[11]
  -------------------------------------------------------------------
                         required time                         15.278    
                         arrival time                          -8.512    
  -------------------------------------------------------------------
                         slack                                  6.767    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 DATA_PATH/result_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_PATH/FZ_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.037%)  route 0.109ns (36.963%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.600     1.519    DATA_PATH/CLK_i_IBUF_BUFG
    SLICE_X1Y86          FDCE                                         r  DATA_PATH/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDCE (Prop_fdce_C_Q)         0.141     1.660 f  DATA_PATH/result_reg[0]/Q
                         net (fo=2, routed)           0.109     1.769    DATA_PATH/DATA3[0]
    SLICE_X0Y86          LUT4 (Prop_lut4_I1_O)        0.045     1.814 r  DATA_PATH/FZ_i_1/O
                         net (fo=1, routed)           0.000     1.814    DATA_PATH/FZ_i_1_n_0
    SLICE_X0Y86          FDCE                                         r  DATA_PATH/FZ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.872     2.037    DATA_PATH/CLK_i_IBUF_BUFG
    SLICE_X0Y86          FDCE                                         r  DATA_PATH/FZ_reg/C
                         clock pessimism             -0.504     1.532    
    SLICE_X0Y86          FDCE (Hold_fdce_C_D)         0.091     1.623    DATA_PATH/FZ_reg
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 DATA_PATH/reg_A_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_PATH/result_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.411%)  route 0.127ns (40.589%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.601     1.520    DATA_PATH/CLK_i_IBUF_BUFG
    SLICE_X0Y87          FDCE                                         r  DATA_PATH/reg_A_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDCE (Prop_fdce_C_Q)         0.141     1.661 r  DATA_PATH/reg_A_reg[1]/Q
                         net (fo=3, routed)           0.127     1.788    DATA_PATH/DATA1[1]
    SLICE_X1Y86          LUT6 (Prop_lut6_I0_O)        0.045     1.833 r  DATA_PATH/result[1]_i_1/O
                         net (fo=1, routed)           0.000     1.833    DATA_PATH/result[1]_i_1_n_0
    SLICE_X1Y86          FDCE                                         r  DATA_PATH/result_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.872     2.037    DATA_PATH/CLK_i_IBUF_BUFG
    SLICE_X1Y86          FDCE                                         r  DATA_PATH/result_reg[1]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X1Y86          FDCE (Hold_fdce_C_D)         0.092     1.626    DATA_PATH/result_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.448%)  route 0.175ns (45.552%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.603     1.522    DISP7SEG8ON/PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X2Y90          FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDCE (Prop_fdce_C_Q)         0.164     1.686 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[0]/Q
                         net (fo=19, routed)          0.175     1.861    DISP7SEG8ON/PRESCALER_1kHz/COUNTER[0]
    SLICE_X5Y91          LUT6 (Prop_lut6_I4_O)        0.045     1.906 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER[13]_i_1/O
                         net (fo=1, routed)           0.000     1.906    DISP7SEG8ON/PRESCALER_1kHz/COUNTER_0[13]
    SLICE_X5Y91          FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.873     2.038    DISP7SEG8ON/PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X5Y91          FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[13]/C
                         clock pessimism             -0.479     1.558    
    SLICE_X5Y91          FDCE (Hold_fdce_C_D)         0.091     1.649    DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 DISP7SEG8ON/PRESCALER_1kHz/clk_o_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP7SEG8ON/PRESCALER_1kHz/clk_o_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.602     1.521    DISP7SEG8ON/PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X2Y88          FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/clk_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDCE (Prop_fdce_C_Q)         0.164     1.685 r  DISP7SEG8ON/PRESCALER_1kHz/clk_o_reg/Q
                         net (fo=4, routed)           0.175     1.861    DISP7SEG8ON/PRESCALER_1kHz/clk_o
    SLICE_X2Y88          LUT6 (Prop_lut6_I5_O)        0.045     1.906 r  DISP7SEG8ON/PRESCALER_1kHz/clk_o_i_1/O
                         net (fo=1, routed)           0.000     1.906    DISP7SEG8ON/PRESCALER_1kHz/clk_o_i_1_n_0
    SLICE_X2Y88          FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/clk_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.875     2.040    DISP7SEG8ON/PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X2Y88          FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/clk_o_reg/C
                         clock pessimism             -0.518     1.521    
    SLICE_X2Y88          FDCE (Hold_fdce_C_D)         0.120     1.641    DISP7SEG8ON/PRESCALER_1kHz/clk_o_reg
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.209ns (54.922%)  route 0.172ns (45.078%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.603     1.522    DISP7SEG8ON/PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X2Y90          FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDCE (Prop_fdce_C_Q)         0.164     1.686 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[0]/Q
                         net (fo=19, routed)          0.172     1.858    DISP7SEG8ON/PRESCALER_1kHz/COUNTER[0]
    SLICE_X3Y91          LUT6 (Prop_lut6_I4_O)        0.045     1.903 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER[14]_i_1/O
                         net (fo=1, routed)           0.000     1.903    DISP7SEG8ON/PRESCALER_1kHz/COUNTER_0[14]
    SLICE_X3Y91          FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.876     2.041    DISP7SEG8ON/PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X3Y91          FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[14]/C
                         clock pessimism             -0.502     1.538    
    SLICE_X3Y91          FDCE (Hold_fdce_C_D)         0.091     1.629    DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.778%)  route 0.173ns (45.222%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.603     1.522    DISP7SEG8ON/PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X2Y90          FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDCE (Prop_fdce_C_Q)         0.164     1.686 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[0]/Q
                         net (fo=19, routed)          0.173     1.859    DISP7SEG8ON/PRESCALER_1kHz/COUNTER[0]
    SLICE_X3Y91          LUT6 (Prop_lut6_I4_O)        0.045     1.904 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER[15]_i_1/O
                         net (fo=1, routed)           0.000     1.904    DISP7SEG8ON/PRESCALER_1kHz/COUNTER_0[15]
    SLICE_X3Y91          FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.876     2.041    DISP7SEG8ON/PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X3Y91          FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[15]/C
                         clock pessimism             -0.502     1.538    
    SLICE_X3Y91          FDCE (Hold_fdce_C_D)         0.092     1.630    DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 DISP7SEG8ON/COUNTER/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP7SEG8ON/COUNTER/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.183ns (45.668%)  route 0.218ns (54.332%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.600     1.519    DISP7SEG8ON/COUNTER/CLK_i_IBUF_BUFG
    SLICE_X1Y86          FDCE                                         r  DISP7SEG8ON/COUNTER/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  DISP7SEG8ON/COUNTER/counter_reg[0]/Q
                         net (fo=15, routed)          0.218     1.878    DISP7SEG8ON/COUNTER/counter_reg[0]_0
    SLICE_X1Y86          LUT4 (Prop_lut4_I1_O)        0.042     1.920 r  DISP7SEG8ON/COUNTER/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.920    DISP7SEG8ON/COUNTER/counter[2]_i_1_n_0
    SLICE_X1Y86          FDCE                                         r  DISP7SEG8ON/COUNTER/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.872     2.037    DISP7SEG8ON/COUNTER/CLK_i_IBUF_BUFG
    SLICE_X1Y86          FDCE                                         r  DISP7SEG8ON/COUNTER/counter_reg[2]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X1Y86          FDCE (Hold_fdce_C_D)         0.107     1.626    DISP7SEG8ON/COUNTER/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 DISP7SEG8ON/PRESCALER_1kHz/clk_o_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP7SEG8ON/COUNTER/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.076%)  route 0.200ns (48.924%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.602     1.521    DISP7SEG8ON/PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X2Y88          FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/clk_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDCE (Prop_fdce_C_Q)         0.164     1.685 r  DISP7SEG8ON/PRESCALER_1kHz/clk_o_reg/Q
                         net (fo=4, routed)           0.200     1.886    DISP7SEG8ON/COUNTER/clk_o
    SLICE_X1Y86          LUT2 (Prop_lut2_I0_O)        0.045     1.931 r  DISP7SEG8ON/COUNTER/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.931    DISP7SEG8ON/COUNTER/counter[0]_i_1_n_0
    SLICE_X1Y86          FDCE                                         r  DISP7SEG8ON/COUNTER/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.872     2.037    DISP7SEG8ON/COUNTER/CLK_i_IBUF_BUFG
    SLICE_X1Y86          FDCE                                         r  DISP7SEG8ON/COUNTER/counter_reg[0]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X1Y86          FDCE (Hold_fdce_C_D)         0.092     1.626    DISP7SEG8ON/COUNTER/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 DISP7SEG8ON/PRESCALER_1kHz/clk_o_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP7SEG8ON/COUNTER/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.076%)  route 0.200ns (48.924%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.602     1.521    DISP7SEG8ON/PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X2Y88          FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/clk_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDCE (Prop_fdce_C_Q)         0.164     1.685 r  DISP7SEG8ON/PRESCALER_1kHz/clk_o_reg/Q
                         net (fo=4, routed)           0.200     1.886    DISP7SEG8ON/COUNTER/clk_o
    SLICE_X1Y86          LUT3 (Prop_lut3_I1_O)        0.045     1.931 r  DISP7SEG8ON/COUNTER/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.931    DISP7SEG8ON/COUNTER/counter[1]_i_1_n_0
    SLICE_X1Y86          FDCE                                         r  DISP7SEG8ON/COUNTER/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.872     2.037    DISP7SEG8ON/COUNTER/CLK_i_IBUF_BUFG
    SLICE_X1Y86          FDCE                                         r  DISP7SEG8ON/COUNTER/counter_reg[1]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X1Y86          FDCE (Hold_fdce_C_D)         0.092     1.626    DISP7SEG8ON/COUNTER/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.209ns (47.191%)  route 0.234ns (52.809%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.603     1.522    DISP7SEG8ON/PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X2Y90          FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDCE (Prop_fdce_C_Q)         0.164     1.686 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[0]/Q
                         net (fo=19, routed)          0.234     1.920    DISP7SEG8ON/PRESCALER_1kHz/COUNTER[0]
    SLICE_X5Y90          LUT6 (Prop_lut6_I4_O)        0.045     1.965 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER[11]_i_1/O
                         net (fo=1, routed)           0.000     1.965    DISP7SEG8ON/PRESCALER_1kHz/COUNTER_0[11]
    SLICE_X5Y90          FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.873     2.038    DISP7SEG8ON/PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X5Y90          FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[11]/C
                         clock pessimism             -0.479     1.558    
    SLICE_X5Y90          FDCE (Hold_fdce_C_D)         0.092     1.650    DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.315    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_i_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y86     DATA_PATH/FZ_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y87     DATA_PATH/reg_A_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y87     DATA_PATH/reg_A_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y87     DATA_PATH/reg_A_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y84     DATA_PATH/reg_A_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y87     DATA_PATH/reg_B_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y87     DATA_PATH/reg_B_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y85     DATA_PATH/reg_B_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y83     DATA_PATH/reg_B_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y90     DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y90     DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     DATA_PATH/reg_A_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86     DATA_PATH/FZ_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y87     DATA_PATH/reg_A_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y87     DATA_PATH/reg_A_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y87     DATA_PATH/reg_A_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y87     DATA_PATH/reg_B_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y87     DATA_PATH/reg_B_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y85     DATA_PATH/reg_B_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     DATA_PATH/reg_A_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     DATA_PATH/reg_B_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86     DATA_PATH/FZ_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86     DATA_PATH/FZ_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y87     DATA_PATH/reg_A_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y87     DATA_PATH/reg_A_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y87     DATA_PATH/reg_A_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y87     DATA_PATH/reg_A_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y87     DATA_PATH/reg_A_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y87     DATA_PATH/reg_A_reg[2]/C



