Reading timing models for corner nom_typ_1p20V_25C…
Reading timing library for the 'nom_typ_1p20V_25C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib'…
Reading OpenROAD database at '/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/runs/RUN_2025-12-12_17-17-45/42-openroad-repairantennas/1-diodeinsertion/DigitalSine.odb'…
Reading design constraints file at '/nix/store/sfc122jplczjy5i6pd5radwb3k94mh33-python3.12-librelane-3.0.0.dev45/lib/python3.12/site-packages/librelane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 1
[INFO] Setting input delay to: 1
[INFO] Setting load to: 0.006
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.15
[INFO] Setting timing derate to: 5%
[INFO] Setting signal min routing layer to: Metal2 and clock min routing layer to Metal2. 
[INFO] Setting signal max routing layer to: TopMetal2 and clock max routing layer to TopMetal2. 
+ global_route -congestion_iterations 50 -verbose
[INFO GRT-0020] Min routing layer: Metal2
[INFO GRT-0021] Max routing layer: TopMetal2
[INFO GRT-0022] Global adjustment: 30%
[INFO GRT-0023] Grid origin: (0, 0)
[INFO GRT-0088] Layer Metal1  Track-Pitch = 0.4200  line-2-Via Pitch: 0.3650
[INFO GRT-0088] Layer Metal2  Track-Pitch = 0.4800  line-2-Via Pitch: 0.4150
[INFO GRT-0088] Layer Metal3  Track-Pitch = 0.4200  line-2-Via Pitch: 0.4150
[INFO GRT-0088] Layer Metal4  Track-Pitch = 0.4800  line-2-Via Pitch: 0.4150
[INFO GRT-0088] Layer Metal5  Track-Pitch = 0.4200  line-2-Via Pitch: 0.6200
[INFO GRT-0088] Layer TopMetal1 Track-Pitch = 2.2800  line-2-Via Pitch: 3.4100
[INFO GRT-0088] Layer TopMetal2 Track-Pitch = 4.0000  line-2-Via Pitch: 3.9500
[INFO GRT-0003] Macros: 0
[WARNING GRT-0041] Net VPWR has wires/vias outside die area.
[WARNING GRT-0041] Net VPWR has wires/vias outside die area.
[WARNING GRT-0041] Net VPWR has wires/vias outside die area.
[WARNING GRT-0041] Net VPWR has wires/vias outside die area.
[WARNING GRT-0041] Net VPWR has wires/vias outside die area.
[WARNING GRT-0041] Net VPWR has wires/vias outside die area.
[WARNING GRT-0041] Net VPWR has wires/vias outside die area.
[WARNING GRT-0041] Net VPWR has wires/vias outside die area.
[WARNING GRT-0041] Net VPWR has wires/vias outside die area.
[WARNING GRT-0041] Net VPWR has wires/vias outside die area.
[WARNING GRT-0041] Net VPWR has wires/vias outside die area.
[WARNING GRT-0041] Net VPWR has wires/vias outside die area.
[WARNING GRT-0041] Net VPWR has wires/vias outside die area.
[WARNING GRT-0041] Net VPWR has wires/vias outside die area.
[WARNING GRT-0041] Net VPWR has wires/vias outside die area.
[WARNING GRT-0041] Net VPWR has wires/vias outside die area.
[WARNING GRT-0041] Net VPWR has wires/vias outside die area.
[WARNING GRT-0041] Net VGND has wires/vias outside die area.
[WARNING GRT-0041] Net VGND has wires/vias outside die area.
[WARNING GRT-0041] Net VGND has wires/vias outside die area.
[WARNING GRT-0041] Net VGND has wires/vias outside die area.
[WARNING GRT-0041] Net VGND has wires/vias outside die area.
[WARNING GRT-0041] Net VGND has wires/vias outside die area.
[WARNING GRT-0041] Net VGND has wires/vias outside die area.
[WARNING GRT-0041] Net VGND has wires/vias outside die area.
[WARNING GRT-0041] Net VGND has wires/vias outside die area.
[WARNING GRT-0041] Net VGND has wires/vias outside die area.
[WARNING GRT-0041] Net VGND has wires/vias outside die area.
[WARNING GRT-0041] Net VGND has wires/vias outside die area.
[WARNING GRT-0041] Net VGND has wires/vias outside die area.
[WARNING GRT-0041] Net VGND has wires/vias outside die area.
[WARNING GRT-0041] Net VGND has wires/vias outside die area.
[WARNING GRT-0041] Net VGND has wires/vias outside die area.
[WARNING GRT-0041] Net VGND has wires/vias outside die area.
[INFO GRT-0004] Blockages: 0
[INFO GRT-0019] Found 4 clock nets.
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 9

[INFO GRT-0053] Routing resources analysis:
          Routing      Original      Derated      Resource
Layer     Direction    Resources     Resources    Reduction (%)
---------------------------------------------------------------
Metal1     Horizontal          0             0          0.00%
Metal2     Vertical         3252          2019          37.92%
Metal3     Horizontal       3623          2248          37.95%
Metal4     Vertical         3252          2019          37.92%
Metal5     Horizontal       2518          1607          36.18%
TopMetal1    Vertical          292           177          39.38%
TopMetal2    Horizontal        249           143          42.57%
---------------------------------------------------------------

[INFO GRT-0197] Via related to pin nodes: 1318
[INFO GRT-0198] Via related Steiner nodes: 21
[INFO GRT-0199] Via filling finished.
[INFO GRT-0111] Final number of vias: 1621
[INFO GRT-0112] Final usage 3D: 5764

[INFO GRT-0096] Final congestion report:
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total Overflow
---------------------------------------------------------------------------------------
Metal1               0             0            0.00%             0 /  0 /  0
Metal2            2019           469           23.23%             0 /  0 /  0
Metal3            2248           400           17.79%             0 /  0 /  0
Metal4            2019            12            0.59%             0 /  0 /  0
Metal5            1607            20            1.24%             0 /  0 /  0
TopMetal1            177             0            0.00%             0 /  0 /  0
TopMetal2            143             0            0.00%             0 /  0 /  0
---------------------------------------------------------------------------------------
Total             8213           901           10.97%             0 /  0 /  0

[INFO GRT-0018] Total wirelength: 9374 um
[INFO GRT-0014] Routed nets: 253
[INFO ORD-0030] Using 12 thread(s).
+ detailed_route -bottom_routing_layer Metal2 -top_routing_layer TopMetal2 -droute_end_iter 64 -or_seed 42 -verbose 1 -output_drc /home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/runs/RUN_2025-12-12_17-17-45/44-openroad-detailedrouting/drt-run-0/DigitalSine.drc
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Cont
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via1
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via1
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer TopVia1
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer TopVia1
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer TopVia2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer TopVia2

Units:                1000
Number of layers:     15
Number of macros:     84
Number of vias:       79
Number of viarulegen: 6

[INFO DRT-0150] Reading design.

Design:                   DigitalSine
Die area:                 ( 0 0 ) ( 91550 110270 )
Number of track patterns: 14
Number of DEF vias:       0
Number of components:     252
Number of terminals:      39
Number of snets:          2
Number of nets:           253

[INFO DRT-0167] List of default vias:
  Layer Via2
    default via: Via2_YX
  Layer Via3
    default via: Via3_XY
  Layer Via4
    default via: Via4_YX
  Layer TopVia1
    default via: TopVia1EWNS
  Layer TopVia2
    default via: TopVia2EWNS
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 79.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete GatPoly.
[INFO DRT-0024]   Complete Cont.
[INFO DRT-0024]   Complete Metal1.
[INFO DRT-0024]   Complete Via1.
[INFO DRT-0024]   Complete Metal2.
[INFO DRT-0024]   Complete Via2.
[INFO DRT-0024]   Complete Metal3.
[INFO DRT-0024]   Complete Via3.
[INFO DRT-0024]   Complete Metal4.
[INFO DRT-0024]   Complete Via4.
[INFO DRT-0024]   Complete Metal5.
[INFO DRT-0024]   Complete TopVia1.
[INFO DRT-0024]   Complete TopMetal1.
[INFO DRT-0024]   Complete TopVia2.
[INFO DRT-0024]   Complete TopMetal2.
[INFO DRT-0033] GatPoly shape region query size = 0.
[INFO DRT-0033] Cont shape region query size = 0.
[INFO DRT-0033] Metal1 shape region query size = 4864.
[INFO DRT-0033] Via1 shape region query size = 110.
[INFO DRT-0033] Metal2 shape region query size = 77.
[INFO DRT-0033] Via2 shape region query size = 110.
[INFO DRT-0033] Metal3 shape region query size = 48.
[INFO DRT-0033] Via3 shape region query size = 110.
[INFO DRT-0033] Metal4 shape region query size = 44.
[INFO DRT-0033] Via4 shape region query size = 110.
[INFO DRT-0033] Metal5 shape region query size = 66.
[INFO DRT-0033] TopVia1 shape region query size = 44.
[INFO DRT-0033] TopMetal1 shape region query size = 52.
[INFO DRT-0033] TopVia2 shape region query size = 18.
[INFO DRT-0033] TopMetal2 shape region query size = 30.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 408 pins.
[INFO DRT-0081]   Complete 79 unique inst patterns.
[INFO DRT-0084]   Complete 119 groups.
#scanned instances     = 252
#unique  instances     = 79
#stdCellGenAp          = 3434
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 2754
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 746
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:22, elapsed time = 00:00:02, memory = 174.09 (MB), peak = 174.09 (MB)

[INFO DRT-0157] Number of guides:     1769

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 14 STEP 6300 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 17 STEP 6300 ;
[INFO DRT-0028]   Complete GatPoly.
[INFO DRT-0028]   Complete Cont.
[INFO DRT-0028]   Complete Metal1.
[INFO DRT-0028]   Complete Via1.
[INFO DRT-0028]   Complete Metal2.
[INFO DRT-0028]   Complete Via2.
[INFO DRT-0028]   Complete Metal3.
[INFO DRT-0028]   Complete Via3.
[INFO DRT-0028]   Complete Metal4.
[INFO DRT-0028]   Complete Via4.
[INFO DRT-0028]   Complete Metal5.
[INFO DRT-0028]   Complete TopVia1.
[INFO DRT-0028]   Complete TopMetal1.
[INFO DRT-0028]   Complete TopVia2.
[INFO DRT-0028]   Complete TopMetal2.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete GatPoly (guide).
[INFO DRT-0035]   Complete Cont (guide).
[INFO DRT-0035]   Complete Metal1 (guide).
[INFO DRT-0035]   Complete Via1 (guide).
[INFO DRT-0035]   Complete Metal2 (guide).
[INFO DRT-0035]   Complete Via2 (guide).
[INFO DRT-0035]   Complete Metal3 (guide).
[INFO DRT-0035]   Complete Via3 (guide).
[INFO DRT-0035]   Complete Metal4 (guide).
[INFO DRT-0035]   Complete Via4 (guide).
[INFO DRT-0035]   Complete Metal5 (guide).
[INFO DRT-0035]   Complete TopVia1 (guide).
[INFO DRT-0035]   Complete TopMetal1 (guide).
[INFO DRT-0035]   Complete TopVia2 (guide).
[INFO DRT-0035]   Complete TopMetal2 (guide).
[INFO DRT-0036] GatPoly guide region query size = 0.
[INFO DRT-0036] Cont guide region query size = 0.
[INFO DRT-0036] Metal1 guide region query size = 643.
[INFO DRT-0036] Via1 guide region query size = 0.
[INFO DRT-0036] Metal2 guide region query size = 559.
[INFO DRT-0036] Via2 guide region query size = 0.
[INFO DRT-0036] Metal3 guide region query size = 263.
[INFO DRT-0036] Via3 guide region query size = 0.
[INFO DRT-0036] Metal4 guide region query size = 14.
[INFO DRT-0036] Via4 guide region query size = 0.
[INFO DRT-0036] Metal5 guide region query size = 5.
[INFO DRT-0036] TopVia1 guide region query size = 0.
[INFO DRT-0036] TopMetal1 guide region query size = 0.
[INFO DRT-0036] TopVia2 guide region query size = 0.
[INFO DRT-0036] TopMetal2 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 174.21 (MB), peak = 174.21 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 573 vertical wires in 1 frboxes and 911 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 190 vertical wires in 1 frboxes and 126 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 176.84 (MB), peak = 176.84 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 176.84 (MB), peak = 176.84 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 184.96 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 184.96 (MB).
    Completing 50% with 42 violations.
    elapsed time = 00:00:03, memory = 198.56 (MB).
    Completing 60% with 73 violations.
    elapsed time = 00:00:04, memory = 198.56 (MB).
    Completing 80% with 73 violations.
    elapsed time = 00:00:04, memory = 198.56 (MB).
    Completing 100% with 91 violations.
    elapsed time = 00:00:05, memory = 230.81 (MB).
[INFO DRT-0199]   Number of violations = 146.
Viol/Layer      Metal1   Via1 Metal2   Via2 Metal3 Metal4
Metal Spacing        0      0     57      0      1      0
Recheck              3      0     30      0     21      1
Short                0      1     26      1      5      0
[INFO DRT-0267] cpu time = 00:00:15, elapsed time = 00:00:05, memory = 630.18 (MB), peak = 630.18 (MB)
Total wire length = 6116 um.
Total wire length on LAYER Metal1 = 0 um.
Total wire length on LAYER Metal2 = 3295 um.
Total wire length on LAYER Metal3 = 2551 um.
Total wire length on LAYER Metal4 = 144 um.
Total wire length on LAYER Metal5 = 124 um.
Total wire length on LAYER TopMetal1 = 0 um.
Total wire length on LAYER TopMetal2 = 0 um.
Total number of vias = 1506.
Up-via summary (total 1506):

------------------
   GatPoly       0
    Metal1     755
    Metal2     700
    Metal3      41
    Metal4      10
    Metal5       0
 TopMetal1       0
------------------
          1506


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 146 violations.
    elapsed time = 00:00:00, memory = 630.31 (MB).
    Completing 20% with 146 violations.
    elapsed time = 00:00:00, memory = 632.31 (MB).
    Completing 30% with 146 violations.
    elapsed time = 00:00:00, memory = 633.06 (MB).
    Completing 40% with 146 violations.
    elapsed time = 00:00:00, memory = 633.06 (MB).
    Completing 50% with 87 violations.
    elapsed time = 00:00:00, memory = 647.18 (MB).
    Completing 60% with 87 violations.
    elapsed time = 00:00:02, memory = 672.43 (MB).
    Completing 70% with 54 violations.
    elapsed time = 00:00:02, memory = 672.43 (MB).
    Completing 80% with 54 violations.
    elapsed time = 00:00:02, memory = 672.43 (MB).
    Completing 100% with 21 violations.
    elapsed time = 00:00:03, memory = 672.43 (MB).
[INFO DRT-0199]   Number of violations = 21.
Viol/Layer      Metal2
Metal Spacing       10
Short               11
[INFO DRT-0267] cpu time = 00:00:13, elapsed time = 00:00:03, memory = 675.43 (MB), peak = 675.43 (MB)
Total wire length = 6056 um.
Total wire length on LAYER Metal1 = 0 um.
Total wire length on LAYER Metal2 = 3270 um.
Total wire length on LAYER Metal3 = 2523 um.
Total wire length on LAYER Metal4 = 139 um.
Total wire length on LAYER Metal5 = 123 um.
Total wire length on LAYER TopMetal1 = 0 um.
Total wire length on LAYER TopMetal2 = 0 um.
Total number of vias = 1450.
Up-via summary (total 1450):

------------------
   GatPoly       0
    Metal1     754
    Metal2     653
    Metal3      33
    Metal4      10
    Metal5       0
 TopMetal1       0
------------------
          1450


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 21 violations.
    elapsed time = 00:00:00, memory = 675.43 (MB).
    Completing 20% with 21 violations.
    elapsed time = 00:00:00, memory = 675.43 (MB).
    Completing 30% with 21 violations.
    elapsed time = 00:00:00, memory = 675.43 (MB).
    Completing 40% with 21 violations.
    elapsed time = 00:00:00, memory = 675.43 (MB).
    Completing 50% with 21 violations.
    elapsed time = 00:00:00, memory = 675.43 (MB).
    Completing 60% with 21 violations.
    elapsed time = 00:00:00, memory = 675.43 (MB).
    Completing 70% with 21 violations.
    elapsed time = 00:00:00, memory = 675.43 (MB).
    Completing 80% with 21 violations.
    elapsed time = 00:00:02, memory = 697.60 (MB).
    Completing 90% with 25 violations.
    elapsed time = 00:00:02, memory = 697.60 (MB).
    Completing 100% with 17 violations.
    elapsed time = 00:00:03, memory = 715.73 (MB).
[INFO DRT-0199]   Number of violations = 17.
Viol/Layer      Metal2
Metal Spacing        9
Short                8
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:03, memory = 715.73 (MB), peak = 734.43 (MB)
Total wire length = 6036 um.
Total wire length on LAYER Metal1 = 0 um.
Total wire length on LAYER Metal2 = 3246 um.
Total wire length on LAYER Metal3 = 2546 um.
Total wire length on LAYER Metal4 = 134 um.
Total wire length on LAYER Metal5 = 108 um.
Total wire length on LAYER TopMetal1 = 0 um.
Total wire length on LAYER TopMetal2 = 0 um.
Total number of vias = 1455.
Up-via summary (total 1455):

------------------
   GatPoly       0
    Metal1     754
    Metal2     654
    Metal3      39
    Metal4       8
    Metal5       0
 TopMetal1       0
------------------
          1455


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 17 violations.
    elapsed time = 00:00:00, memory = 715.73 (MB).
    Completing 30% with 17 violations.
    elapsed time = 00:00:00, memory = 715.73 (MB).
    Completing 50% with 17 violations.
    elapsed time = 00:00:00, memory = 715.73 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:00, memory = 715.73 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:00, memory = 715.73 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 715.73 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:01, memory = 715.73 (MB), peak = 734.43 (MB)
Total wire length = 6030 um.
Total wire length on LAYER Metal1 = 0 um.
Total wire length on LAYER Metal2 = 3138 um.
Total wire length on LAYER Metal3 = 2547 um.
Total wire length on LAYER Metal4 = 236 um.
Total wire length on LAYER Metal5 = 108 um.
Total wire length on LAYER TopMetal1 = 0 um.
Total wire length on LAYER TopMetal2 = 0 um.
Total number of vias = 1473.
Up-via summary (total 1473):

------------------
   GatPoly       0
    Metal1     754
    Metal2     657
    Metal3      54
    Metal4       8
    Metal5       0
 TopMetal1       0
------------------
          1473


[INFO DRT-0198] Complete detail routing.
Total wire length = 6030 um.
Total wire length on LAYER Metal1 = 0 um.
Total wire length on LAYER Metal2 = 3138 um.
Total wire length on LAYER Metal3 = 2547 um.
Total wire length on LAYER Metal4 = 236 um.
Total wire length on LAYER Metal5 = 108 um.
Total wire length on LAYER TopMetal1 = 0 um.
Total wire length on LAYER TopMetal2 = 0 um.
Total number of vias = 1473.
Up-via summary (total 1473):

------------------
   GatPoly       0
    Metal1     754
    Metal2     657
    Metal3      54
    Metal4       8
    Metal5       0
 TopMetal1       0
------------------
          1473


[INFO DRT-0267] cpu time = 00:00:43, elapsed time = 00:00:13, memory = 715.85 (MB), peak = 734.43 (MB)

[INFO DRT-0180] Post processing.
+ check_antennas 
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Clock buffer                              3      70.76
  Timing Repair Buffer                     71     923.53
  Inverter                                 15      87.09
  Clock inverter                            1       5.44
  Sequential cell                           9     442.71
  Multi-Input combinational cell          153    1431.56
  Total                                   252    2961.10
Writing OpenROAD database to '/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/runs/RUN_2025-12-12_17-17-45/44-openroad-detailedrouting/DigitalSine.odb'…
Writing netlist to '/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/runs/RUN_2025-12-12_17-17-45/44-openroad-detailedrouting/DigitalSine.nl.v'…
Writing powered netlist to '/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/runs/RUN_2025-12-12_17-17-45/44-openroad-detailedrouting/DigitalSine.pnl.v'…
Writing layout to '/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/runs/RUN_2025-12-12_17-17-45/44-openroad-detailedrouting/DigitalSine.def'…
Writing timing constraints to '/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/runs/RUN_2025-12-12_17-17-45/44-openroad-detailedrouting/DigitalSine.sdc'…
