<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>design_1_debounce_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>debounce_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Jan 23 00:27:24 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:dd997682</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:dd997682</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesiswrapper</spirit:name>
        <spirit:displayName>VHDL Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>design_1_debounce_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Jan 23 00:27:24 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:dd997682</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>debounce_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Jan 23 00:27:24 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:d71aae8b</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsimulationwrapper</spirit:name>
        <spirit:displayName>VHDL Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>design_1_debounce_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Jan 23 00:27:24 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:d71aae8b</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Jan 23 00:27:53 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:dd997682</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>signal_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>signal_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/63be/hdl/debounce_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/design_1_debounce_0_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/63be/hdl/debounce_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/design_1_debounce_0_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>design_1_debounce_0_0.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_debounce_0_0_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_debounce_0_0_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_debounce_0_0_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_debounce_0_0_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Debounce input</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">design_1_debounce_0_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>debounce_v1.0</xilinx:displayName>
      <xilinx:coreRevision>3</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78baf8a3_ARCHIVE_LOCATION">/home/vm/projects/TUDNeutron/ipcores/ip_repo/debounce_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77fbacbd_ARCHIVE_LOCATION">/home/vm/projects/TUDNeutron/ipcores/ip_repo/debounce_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@183de777_ARCHIVE_LOCATION">/home/vm/projects/TUDNeutron/ipcores/ip_repo/debounce_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3caf7e7e_ARCHIVE_LOCATION">/home/vm/projects/TUDNeutron/ipcores/ip_repo/debounce_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6730d03_ARCHIVE_LOCATION">/home/vm/projects/TUDNeutron/ipcores/ip_repo/debounce_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7076fb0a_ARCHIVE_LOCATION">/home/vm/projects/TUDNeutron/ipcores/ip_repo/debounce_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e2b4b40_ARCHIVE_LOCATION">/home/vm/projects/TUDNeutron/ipcores/ip_repo/debounce_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@662f5569_ARCHIVE_LOCATION">/home/vm/projects/TUDNeutron/ipcores/ip_repo/debounce_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19a12308_ARCHIVE_LOCATION">/home/vm/projects/TUDNeutron/ipcores/ip_repo/debounce_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b8ccd16_ARCHIVE_LOCATION">/home/vm/projects/TUDNeutron/ipcores/ip_repo/debounce_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a909abc_ARCHIVE_LOCATION">/home/vm/projects/TUDNeutron/ipcores/ip_repo/debounce_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fb8408d_ARCHIVE_LOCATION">/home/vm/projects/TUDNeutron/ipcores/ip_repo/debounce_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3008ca28_ARCHIVE_LOCATION">/home/vm/projects/TUDNeutron/ipcores/ip_repo/debounce_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f3a05c5_ARCHIVE_LOCATION">/home/vm/projects/TUDNeutron/ipcores/ip_repo/debounce_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dc828e4_ARCHIVE_LOCATION">/home/vm/projects/TUDNeutron/ipcores/ip_repo/debounce_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b170203_ARCHIVE_LOCATION">/home/vm/projects/TUDNeutron/ipcores/ip_repo/debounce_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28675385_ARCHIVE_LOCATION">/home/vm/projects/TUDNeutron/ipcores/ip_repo/debounce_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69d8b2bf_ARCHIVE_LOCATION">/home/vm/projects/TUDNeutron/ipcores/ip_repo/debounce_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@901018d_ARCHIVE_LOCATION">/home/vm/projects/TUDNeutron/ipcores/ip_repo/debounce_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2094f938_ARCHIVE_LOCATION">/home/vm/projects/TUDNeutron/ipcores/ip_repo/debounce_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31a66277_ARCHIVE_LOCATION">/home/vm/projects/TUDNeutron/ipcores/ip_repo/debounce_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18d55c67_ARCHIVE_LOCATION">/home/vm/projects/TUDNeutron/ipcores/ip_repo/debounce_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3304d960_ARCHIVE_LOCATION">/home/vm/projects/TUDNeutron/ipcores/ip_repo/debounce_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f4d7509_ARCHIVE_LOCATION">/home/vm/projects/TUDNeutron/ipcores/ip_repo/debounce_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7abb52c6_ARCHIVE_LOCATION">/home/vm/projects/TUDNeutron/ipcores/ip_repo/debounce_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76941e10_ARCHIVE_LOCATION">/home/vm/projects/TUDNeutron/ipcores/ip_repo/debounce_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@547736b7_ARCHIVE_LOCATION">/home/vm/projects/TUDNeutron/ipcores/ip_repo/debounce_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@134c7be0_ARCHIVE_LOCATION">/home/vm/projects/TUDNeutron/ipcores/ip_repo/debounce_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5299bf8f_ARCHIVE_LOCATION">/home/vm/projects/TUDNeutron/ipcores/ip_repo/debounce_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79e2817a_ARCHIVE_LOCATION">/home/vm/projects/TUDNeutron/ipcores/ip_repo/debounce_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26ef9fdb_ARCHIVE_LOCATION">/home/vm/projects/TUDNeutron/ipcores/ip_repo/debounce_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cfa102f_ARCHIVE_LOCATION">/home/vm/projects/TUDNeutron/ipcores/ip_repo/debounce_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ba0ae91_ARCHIVE_LOCATION">/home/vm/projects/TUDNeutron/ipcores/ip_repo/debounce_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7979eb8f_ARCHIVE_LOCATION">/home/vm/projects/TUDNeutron/ipcores/ip_repo/debounce_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c761b1_ARCHIVE_LOCATION">/home/vm/projects/TUDNeutron/ipcores/ip_repo/debounce_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@352b3038_ARCHIVE_LOCATION">/home/vm/projects/TUDNeutron/ipcores/ip_repo/debounce_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a5069d6_ARCHIVE_LOCATION">/home/vm/projects/TUDNeutron/ipcores/ip_repo/debounce_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b6b924_ARCHIVE_LOCATION">/home/vm/projects/TUDNeutron/ipcores/ip_repo/debounce_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.2.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="e527c5cc"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="e3d41594"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="aaf6fd86"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
