<!-- HTML header for doxygen 1.8.12-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Module Communication Protocol Wrapper - MCPW: examples/atmel_samg55/src/ASF/sam/utils/cmsis/samg/samg55/include/instance/twi6.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- Platform title -->
    <div class="page-title-bar container-fluid">
      <div id="projectalign" class="row">
        <div id="projectname" class="col-sm-12">Module Communication Protocol Wrapper - MCPW
        </div>
        <div id="projectbrief" class="col-sm-12">Host side implementation of MCP</div>
      </div>
    </div>
    <div class="topbar">
      <div class="container">
        <div id="titlearea">
          <div class="xethru-logo">
            <img src="xethru-logo_220x55HD.png" alt="Novelda XeThru web site" id="logo-image" />
          </div>
        </div>
        <!-- end header part -->
        <!-- Generated by Doxygen 1.8.12 -->
        <!--BEGIN MAIN-NAV AND SEARCHENGINE-->
        <div id="main-nav"></div>
        <!--END MAIN-NAV AND SEARCHENGINE-->
      </div>
    </div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d28a4824dc47e487b107a5db32ef43c4.xhtml">examples</a></li><li class="navelem"><a class="el" href="dir_0e96b936377161858012b6f31c3bd790.xhtml">atmel_samg55</a></li><li class="navelem"><a class="el" href="dir_0ae219bfaa679f3dbaaacda5fb614d9c.xhtml">src</a></li><li class="navelem"><a class="el" href="dir_67951177d7f5e66661a526635115739c.xhtml">ASF</a></li><li class="navelem"><a class="el" href="dir_48be2503ae6ae6de0698f11fb632640c.xhtml">sam</a></li><li class="navelem"><a class="el" href="dir_7f529e4fc6ea7f44596b5de9bf0437d9.xhtml">utils</a></li><li class="navelem"><a class="el" href="dir_ac7f1bd40a4e1acdd23b3d2004ea04d6.xhtml">cmsis</a></li><li class="navelem"><a class="el" href="dir_e52153a309e79ea7ef542584943148af.xhtml">samg</a></li><li class="navelem"><a class="el" href="dir_295dc956b22fd3b5130153261f8e1cfd.xhtml">samg55</a></li><li class="navelem"><a class="el" href="dir_0cbb778e238e84dc6f6e8469495480cc.xhtml">include</a></li><li class="navelem"><a class="el" href="dir_09314c8bcf9f95fb2152f0a0f557ddac.xhtml">instance</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">twi6.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Copyright (c) 2014-2015 Atmel Corporation.  
<a href="#details">More...</a></p>
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="twi6_8h__dep__incl.svg" width="1274" height="171"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
</div>
<p><a href="twi6_8h_source.xhtml">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a61eb56ca31849c4aaeda0c9fdca2a93f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi6_8h.xhtml#a61eb56ca31849c4aaeda0c9fdca2a93f">REG_TWI6_CR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40040600U)</td></tr>
<tr class="memdesc:a61eb56ca31849c4aaeda0c9fdca2a93f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI6) TWI Control Register  <a href="#a61eb56ca31849c4aaeda0c9fdca2a93f">More...</a><br /></td></tr>
<tr class="separator:a61eb56ca31849c4aaeda0c9fdca2a93f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6a827a59a2ee46173dc676d44f8d87c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi6_8h.xhtml#af6a827a59a2ee46173dc676d44f8d87c">REG_TWI6_MMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40040604U)</td></tr>
<tr class="memdesc:af6a827a59a2ee46173dc676d44f8d87c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI6) TWI Master Mode Register  <a href="#af6a827a59a2ee46173dc676d44f8d87c">More...</a><br /></td></tr>
<tr class="separator:af6a827a59a2ee46173dc676d44f8d87c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf1ac91ad9e7b8f2ed13b796ab2172b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi6_8h.xhtml#aaf1ac91ad9e7b8f2ed13b796ab2172b1">REG_TWI6_SMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40040608U)</td></tr>
<tr class="memdesc:aaf1ac91ad9e7b8f2ed13b796ab2172b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI6) TWI Slave Mode Register  <a href="#aaf1ac91ad9e7b8f2ed13b796ab2172b1">More...</a><br /></td></tr>
<tr class="separator:aaf1ac91ad9e7b8f2ed13b796ab2172b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2ae6545e8262edbb82d49ebdac16d33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi6_8h.xhtml#ad2ae6545e8262edbb82d49ebdac16d33">REG_TWI6_IADR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4004060CU)</td></tr>
<tr class="memdesc:ad2ae6545e8262edbb82d49ebdac16d33"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI6) TWI Internal Address Register  <a href="#ad2ae6545e8262edbb82d49ebdac16d33">More...</a><br /></td></tr>
<tr class="separator:ad2ae6545e8262edbb82d49ebdac16d33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabebf3c0e983a9d0c4b8fe7f648a595e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi6_8h.xhtml#aabebf3c0e983a9d0c4b8fe7f648a595e">REG_TWI6_CWGR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40040610U)</td></tr>
<tr class="memdesc:aabebf3c0e983a9d0c4b8fe7f648a595e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI6) TWI Clock Waveform Generator Register  <a href="#aabebf3c0e983a9d0c4b8fe7f648a595e">More...</a><br /></td></tr>
<tr class="separator:aabebf3c0e983a9d0c4b8fe7f648a595e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a832b5337c3a9f109ae198e284ef2047c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi6_8h.xhtml#a832b5337c3a9f109ae198e284ef2047c">REG_TWI6_SR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40040620U)</td></tr>
<tr class="memdesc:a832b5337c3a9f109ae198e284ef2047c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI6) TWI Status Register  <a href="#a832b5337c3a9f109ae198e284ef2047c">More...</a><br /></td></tr>
<tr class="separator:a832b5337c3a9f109ae198e284ef2047c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97244305fc5ab667b68d2f6a78fcabf7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi6_8h.xhtml#a97244305fc5ab667b68d2f6a78fcabf7">REG_TWI6_IER</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40040624U)</td></tr>
<tr class="memdesc:a97244305fc5ab667b68d2f6a78fcabf7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI6) TWI Interrupt Enable Register  <a href="#a97244305fc5ab667b68d2f6a78fcabf7">More...</a><br /></td></tr>
<tr class="separator:a97244305fc5ab667b68d2f6a78fcabf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ba825d6abeb4a0b1f8d85107c151f91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi6_8h.xhtml#a8ba825d6abeb4a0b1f8d85107c151f91">REG_TWI6_IDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40040628U)</td></tr>
<tr class="memdesc:a8ba825d6abeb4a0b1f8d85107c151f91"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI6) TWI Interrupt Disable Register  <a href="#a8ba825d6abeb4a0b1f8d85107c151f91">More...</a><br /></td></tr>
<tr class="separator:a8ba825d6abeb4a0b1f8d85107c151f91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab98df59570c2bdcf50263877e0d52578"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi6_8h.xhtml#ab98df59570c2bdcf50263877e0d52578">REG_TWI6_IMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4004062CU)</td></tr>
<tr class="memdesc:ab98df59570c2bdcf50263877e0d52578"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI6) TWI Interrupt Mask Register  <a href="#ab98df59570c2bdcf50263877e0d52578">More...</a><br /></td></tr>
<tr class="separator:ab98df59570c2bdcf50263877e0d52578"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6e7fafd19d9f90403afdf2d2717556b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi6_8h.xhtml#af6e7fafd19d9f90403afdf2d2717556b">REG_TWI6_RHR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40040630U)</td></tr>
<tr class="memdesc:af6e7fafd19d9f90403afdf2d2717556b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI6) TWI Receive Holding Register  <a href="#af6e7fafd19d9f90403afdf2d2717556b">More...</a><br /></td></tr>
<tr class="separator:af6e7fafd19d9f90403afdf2d2717556b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff9fabb1be8c4aecbb09f892d0c9990a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi6_8h.xhtml#aff9fabb1be8c4aecbb09f892d0c9990a">REG_TWI6_THR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40040634U)</td></tr>
<tr class="memdesc:aff9fabb1be8c4aecbb09f892d0c9990a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI6) TWI Transmit Holding Register  <a href="#aff9fabb1be8c4aecbb09f892d0c9990a">More...</a><br /></td></tr>
<tr class="separator:aff9fabb1be8c4aecbb09f892d0c9990a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9a59b6c47d9ade095d406613ef97af4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi6_8h.xhtml#ad9a59b6c47d9ade095d406613ef97af4">REG_TWI6_SMBTR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40040638U)</td></tr>
<tr class="memdesc:ad9a59b6c47d9ade095d406613ef97af4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI6) TWI SMBus Timing Register  <a href="#ad9a59b6c47d9ade095d406613ef97af4">More...</a><br /></td></tr>
<tr class="separator:ad9a59b6c47d9ade095d406613ef97af4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71ca073abcd92eb2e6dc1813b033e76a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi6_8h.xhtml#a71ca073abcd92eb2e6dc1813b033e76a">REG_TWI6_ACR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40040640U)</td></tr>
<tr class="memdesc:a71ca073abcd92eb2e6dc1813b033e76a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI6) TWI Alternative Command Register  <a href="#a71ca073abcd92eb2e6dc1813b033e76a">More...</a><br /></td></tr>
<tr class="separator:a71ca073abcd92eb2e6dc1813b033e76a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3544eb5c2d336684c697741057cbafe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi6_8h.xhtml#af3544eb5c2d336684c697741057cbafe">REG_TWI6_FILTR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40040644U)</td></tr>
<tr class="memdesc:af3544eb5c2d336684c697741057cbafe"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI6) TWI Filter Register  <a href="#af3544eb5c2d336684c697741057cbafe">More...</a><br /></td></tr>
<tr class="separator:af3544eb5c2d336684c697741057cbafe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb55c095089d281e53feb7e189e03de7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi6_8h.xhtml#acb55c095089d281e53feb7e189e03de7">REG_TWI6_SWMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4004064CU)</td></tr>
<tr class="memdesc:acb55c095089d281e53feb7e189e03de7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI6) TWI SleepWalking Matching Register  <a href="#acb55c095089d281e53feb7e189e03de7">More...</a><br /></td></tr>
<tr class="separator:acb55c095089d281e53feb7e189e03de7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a368456e91788eff705023958ab5adda1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi6_8h.xhtml#a368456e91788eff705023958ab5adda1">REG_TWI6_WPMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400406E4U)</td></tr>
<tr class="memdesc:a368456e91788eff705023958ab5adda1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI6) TWI Write Protection Mode Register  <a href="#a368456e91788eff705023958ab5adda1">More...</a><br /></td></tr>
<tr class="separator:a368456e91788eff705023958ab5adda1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85f1db42dae3d5fe99e4878747c627e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi6_8h.xhtml#a85f1db42dae3d5fe99e4878747c627e3">REG_TWI6_WPSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400406E8U)</td></tr>
<tr class="memdesc:a85f1db42dae3d5fe99e4878747c627e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI6) TWI Write Protection Status Register  <a href="#a85f1db42dae3d5fe99e4878747c627e3">More...</a><br /></td></tr>
<tr class="separator:a85f1db42dae3d5fe99e4878747c627e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26ea5c9546825c3e290eda34a2bfc1f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi6_8h.xhtml#a26ea5c9546825c3e290eda34a2bfc1f1">REG_TWI6_RPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40040700U)</td></tr>
<tr class="memdesc:a26ea5c9546825c3e290eda34a2bfc1f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI6) Receive Pointer Register  <a href="#a26ea5c9546825c3e290eda34a2bfc1f1">More...</a><br /></td></tr>
<tr class="separator:a26ea5c9546825c3e290eda34a2bfc1f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70fc8b847d8c2dc2286f3e4ace30f3c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi6_8h.xhtml#a70fc8b847d8c2dc2286f3e4ace30f3c4">REG_TWI6_RCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40040704U)</td></tr>
<tr class="memdesc:a70fc8b847d8c2dc2286f3e4ace30f3c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI6) Receive Counter Register  <a href="#a70fc8b847d8c2dc2286f3e4ace30f3c4">More...</a><br /></td></tr>
<tr class="separator:a70fc8b847d8c2dc2286f3e4ace30f3c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20e4f222b7dcdffdb16b324f24e42fc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi6_8h.xhtml#a20e4f222b7dcdffdb16b324f24e42fc7">REG_TWI6_TPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40040708U)</td></tr>
<tr class="memdesc:a20e4f222b7dcdffdb16b324f24e42fc7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI6) Transmit Pointer Register  <a href="#a20e4f222b7dcdffdb16b324f24e42fc7">More...</a><br /></td></tr>
<tr class="separator:a20e4f222b7dcdffdb16b324f24e42fc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f4a1ed785a09e0f340b3cbdf671d9d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi6_8h.xhtml#a5f4a1ed785a09e0f340b3cbdf671d9d2">REG_TWI6_TCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4004070CU)</td></tr>
<tr class="memdesc:a5f4a1ed785a09e0f340b3cbdf671d9d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI6) Transmit Counter Register  <a href="#a5f4a1ed785a09e0f340b3cbdf671d9d2">More...</a><br /></td></tr>
<tr class="separator:a5f4a1ed785a09e0f340b3cbdf671d9d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8610693b2d16d6f9035a70444746c466"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi6_8h.xhtml#a8610693b2d16d6f9035a70444746c466">REG_TWI6_RNPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40040710U)</td></tr>
<tr class="memdesc:a8610693b2d16d6f9035a70444746c466"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI6) Receive Next Pointer Register  <a href="#a8610693b2d16d6f9035a70444746c466">More...</a><br /></td></tr>
<tr class="separator:a8610693b2d16d6f9035a70444746c466"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2649863133de75d3ba2f44fd29ad1962"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi6_8h.xhtml#a2649863133de75d3ba2f44fd29ad1962">REG_TWI6_RNCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40040714U)</td></tr>
<tr class="memdesc:a2649863133de75d3ba2f44fd29ad1962"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI6) Receive Next Counter Register  <a href="#a2649863133de75d3ba2f44fd29ad1962">More...</a><br /></td></tr>
<tr class="separator:a2649863133de75d3ba2f44fd29ad1962"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a961e8dd8c4cc09069e3ecf23f6a1b0dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi6_8h.xhtml#a961e8dd8c4cc09069e3ecf23f6a1b0dc">REG_TWI6_TNPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40040718U)</td></tr>
<tr class="memdesc:a961e8dd8c4cc09069e3ecf23f6a1b0dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI6) Transmit Next Pointer Register  <a href="#a961e8dd8c4cc09069e3ecf23f6a1b0dc">More...</a><br /></td></tr>
<tr class="separator:a961e8dd8c4cc09069e3ecf23f6a1b0dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f25291fe42f32ac8ace10abae6ce9f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi6_8h.xhtml#a2f25291fe42f32ac8ace10abae6ce9f8">REG_TWI6_TNCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4004071CU)</td></tr>
<tr class="memdesc:a2f25291fe42f32ac8ace10abae6ce9f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI6) Transmit Next Counter Register  <a href="#a2f25291fe42f32ac8ace10abae6ce9f8">More...</a><br /></td></tr>
<tr class="separator:a2f25291fe42f32ac8ace10abae6ce9f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a633eccb0edbc40b977949daf422e42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi6_8h.xhtml#a9a633eccb0edbc40b977949daf422e42">REG_TWI6_PTCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40040720U)</td></tr>
<tr class="memdesc:a9a633eccb0edbc40b977949daf422e42"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI6) Transfer Control Register  <a href="#a9a633eccb0edbc40b977949daf422e42">More...</a><br /></td></tr>
<tr class="separator:a9a633eccb0edbc40b977949daf422e42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5eae22ec7685f315a7efd05732fd6749"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi6_8h.xhtml#a5eae22ec7685f315a7efd05732fd6749">REG_TWI6_PTSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40040724U)</td></tr>
<tr class="memdesc:a5eae22ec7685f315a7efd05732fd6749"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI6) Transfer Status Register  <a href="#a5eae22ec7685f315a7efd05732fd6749">More...</a><br /></td></tr>
<tr class="separator:a5eae22ec7685f315a7efd05732fd6749"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Copyright (c) 2014-2015 Atmel Corporation. </p>
<p>All rights reserved. </p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a71ca073abcd92eb2e6dc1813b033e76a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71ca073abcd92eb2e6dc1813b033e76a">&sect;&nbsp;</a></span>REG_TWI6_ACR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI6_ACR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40040640U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI6) TWI Alternative Command Register </p>

</div>
</div>
<a id="a61eb56ca31849c4aaeda0c9fdca2a93f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61eb56ca31849c4aaeda0c9fdca2a93f">&sect;&nbsp;</a></span>REG_TWI6_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI6_CR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40040600U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI6) TWI Control Register </p>

</div>
</div>
<a id="aabebf3c0e983a9d0c4b8fe7f648a595e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabebf3c0e983a9d0c4b8fe7f648a595e">&sect;&nbsp;</a></span>REG_TWI6_CWGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI6_CWGR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40040610U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI6) TWI Clock Waveform Generator Register </p>

</div>
</div>
<a id="af3544eb5c2d336684c697741057cbafe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3544eb5c2d336684c697741057cbafe">&sect;&nbsp;</a></span>REG_TWI6_FILTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI6_FILTR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40040644U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI6) TWI Filter Register </p>

</div>
</div>
<a id="ad2ae6545e8262edbb82d49ebdac16d33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2ae6545e8262edbb82d49ebdac16d33">&sect;&nbsp;</a></span>REG_TWI6_IADR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI6_IADR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4004060CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI6) TWI Internal Address Register </p>

</div>
</div>
<a id="a8ba825d6abeb4a0b1f8d85107c151f91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ba825d6abeb4a0b1f8d85107c151f91">&sect;&nbsp;</a></span>REG_TWI6_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI6_IDR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40040628U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI6) TWI Interrupt Disable Register </p>

</div>
</div>
<a id="a97244305fc5ab667b68d2f6a78fcabf7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97244305fc5ab667b68d2f6a78fcabf7">&sect;&nbsp;</a></span>REG_TWI6_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI6_IER&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40040624U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI6) TWI Interrupt Enable Register </p>

</div>
</div>
<a id="ab98df59570c2bdcf50263877e0d52578"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab98df59570c2bdcf50263877e0d52578">&sect;&nbsp;</a></span>REG_TWI6_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI6_IMR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4004062CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI6) TWI Interrupt Mask Register </p>

</div>
</div>
<a id="af6a827a59a2ee46173dc676d44f8d87c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6a827a59a2ee46173dc676d44f8d87c">&sect;&nbsp;</a></span>REG_TWI6_MMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI6_MMR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40040604U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI6) TWI Master Mode Register </p>

</div>
</div>
<a id="a9a633eccb0edbc40b977949daf422e42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a633eccb0edbc40b977949daf422e42">&sect;&nbsp;</a></span>REG_TWI6_PTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI6_PTCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40040720U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI6) Transfer Control Register </p>

</div>
</div>
<a id="a5eae22ec7685f315a7efd05732fd6749"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5eae22ec7685f315a7efd05732fd6749">&sect;&nbsp;</a></span>REG_TWI6_PTSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI6_PTSR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40040724U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI6) Transfer Status Register </p>

</div>
</div>
<a id="a70fc8b847d8c2dc2286f3e4ace30f3c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70fc8b847d8c2dc2286f3e4ace30f3c4">&sect;&nbsp;</a></span>REG_TWI6_RCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI6_RCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40040704U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI6) Receive Counter Register </p>

</div>
</div>
<a id="af6e7fafd19d9f90403afdf2d2717556b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6e7fafd19d9f90403afdf2d2717556b">&sect;&nbsp;</a></span>REG_TWI6_RHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI6_RHR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40040630U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI6) TWI Receive Holding Register </p>

</div>
</div>
<a id="a2649863133de75d3ba2f44fd29ad1962"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2649863133de75d3ba2f44fd29ad1962">&sect;&nbsp;</a></span>REG_TWI6_RNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI6_RNCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40040714U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI6) Receive Next Counter Register </p>

</div>
</div>
<a id="a8610693b2d16d6f9035a70444746c466"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8610693b2d16d6f9035a70444746c466">&sect;&nbsp;</a></span>REG_TWI6_RNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI6_RNPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40040710U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI6) Receive Next Pointer Register </p>

</div>
</div>
<a id="a26ea5c9546825c3e290eda34a2bfc1f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26ea5c9546825c3e290eda34a2bfc1f1">&sect;&nbsp;</a></span>REG_TWI6_RPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI6_RPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40040700U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI6) Receive Pointer Register </p>

</div>
</div>
<a id="ad9a59b6c47d9ade095d406613ef97af4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9a59b6c47d9ade095d406613ef97af4">&sect;&nbsp;</a></span>REG_TWI6_SMBTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI6_SMBTR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40040638U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI6) TWI SMBus Timing Register </p>

</div>
</div>
<a id="aaf1ac91ad9e7b8f2ed13b796ab2172b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf1ac91ad9e7b8f2ed13b796ab2172b1">&sect;&nbsp;</a></span>REG_TWI6_SMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI6_SMR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40040608U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI6) TWI Slave Mode Register </p>

</div>
</div>
<a id="a832b5337c3a9f109ae198e284ef2047c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a832b5337c3a9f109ae198e284ef2047c">&sect;&nbsp;</a></span>REG_TWI6_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI6_SR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40040620U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI6) TWI Status Register </p>

</div>
</div>
<a id="acb55c095089d281e53feb7e189e03de7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb55c095089d281e53feb7e189e03de7">&sect;&nbsp;</a></span>REG_TWI6_SWMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI6_SWMR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4004064CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI6) TWI SleepWalking Matching Register </p>

</div>
</div>
<a id="a5f4a1ed785a09e0f340b3cbdf671d9d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f4a1ed785a09e0f340b3cbdf671d9d2">&sect;&nbsp;</a></span>REG_TWI6_TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI6_TCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4004070CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI6) Transmit Counter Register </p>

</div>
</div>
<a id="aff9fabb1be8c4aecbb09f892d0c9990a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff9fabb1be8c4aecbb09f892d0c9990a">&sect;&nbsp;</a></span>REG_TWI6_THR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI6_THR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40040634U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI6) TWI Transmit Holding Register </p>

</div>
</div>
<a id="a2f25291fe42f32ac8ace10abae6ce9f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f25291fe42f32ac8ace10abae6ce9f8">&sect;&nbsp;</a></span>REG_TWI6_TNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI6_TNCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4004071CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI6) Transmit Next Counter Register </p>

</div>
</div>
<a id="a961e8dd8c4cc09069e3ecf23f6a1b0dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a961e8dd8c4cc09069e3ecf23f6a1b0dc">&sect;&nbsp;</a></span>REG_TWI6_TNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI6_TNPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40040718U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI6) Transmit Next Pointer Register </p>

</div>
</div>
<a id="a20e4f222b7dcdffdb16b324f24e42fc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20e4f222b7dcdffdb16b324f24e42fc7">&sect;&nbsp;</a></span>REG_TWI6_TPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI6_TPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40040708U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI6) Transmit Pointer Register </p>

</div>
</div>
<a id="a368456e91788eff705023958ab5adda1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a368456e91788eff705023958ab5adda1">&sect;&nbsp;</a></span>REG_TWI6_WPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI6_WPMR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400406E4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI6) TWI Write Protection Mode Register </p>

</div>
</div>
<a id="a85f1db42dae3d5fe99e4878747c627e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85f1db42dae3d5fe99e4878747c627e3">&sect;&nbsp;</a></span>REG_TWI6_WPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI6_WPSR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400406E8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI6) TWI Write Protection Status Register </p>

</div>
</div>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<hr class="footer"/>
 <address class="footer">
 Copyright &copy; 2016 Novelda AS - <a href="http://www.xethru.com">www.xehtru.com</a><br />
 <small>
  Generated by &#160;<a href="http://www.doxygen.org/index.html">
  <img class="footer" src="doxygen.png" alt="doxygen"/>
  </a> 1.8.12
 </small>
 </address>
</body>
</html>
