idle 400
###################################
# Read first part of PF header
rd hqm_pf_cfg_i.vendor_id
rd hqm_pf_cfg_i.device_id
rd hqm_pf_cfg_i.device_command
rd hqm_pf_cfg_i.device_status
###################################
# Setup FUNC_PF BAR to a base address of 0x00000001_xxxxxxxx
wr hqm_pf_cfg_i.func_bar_l 0x00000000
wr hqm_pf_cfg_i.func_bar_u 0x00000001
###################################
# Setup CSR_PF BAR to a base address of 0x00000002_xxxxxxxx
wr hqm_pf_cfg_i.csr_bar_l 0x00000000
wr hqm_pf_cfg_i.csr_bar_u 0x00000002
###################################
# Setup FUNC_VF BAR to a base address of 0x00000003_xxxxxxxx
wr hqm_pf_cfg_i.sriov_cap_func_bar_l 0x00000000
wr hqm_pf_cfg_i.sriov_cap_func_bar_u 0x00000003
###################################
# Enable memory operations
wr hqm_pf_cfg_i.device_command 0x6
rd hqm_pf_cfg_i.device_command
###################################
# 16 VF
wr hqm_pf_cfg_i.sriov_cap_num_vf 0x10
###################################
# Enable VF and VF memory operations
wr hqm_pf_cfg_i.sriov_cap_control_status 0x9
wr hqm_vf_cfg_i[0].device_command 0x4
wr hqm_vf_cfg_i[1].device_command 0x4
wr hqm_vf_cfg_i[2].device_command 0x4
wr hqm_vf_cfg_i[3].device_command 0x4
wr hqm_vf_cfg_i[4].device_command 0x4
wr hqm_vf_cfg_i[5].device_command 0x4
wr hqm_vf_cfg_i[6].device_command 0x4
wr hqm_vf_cfg_i[7].device_command 0x4
wr hqm_vf_cfg_i[8].device_command 0x4
wr hqm_vf_cfg_i[9].device_command 0x4
wr hqm_vf_cfg_i[10].device_command 0x4
wr hqm_vf_cfg_i[11].device_command 0x4
wr hqm_vf_cfg_i[12].device_command 0x4
wr hqm_vf_cfg_i[13].device_command 0x4
wr hqm_vf_cfg_i[14].device_command 0x4
wr hqm_vf_cfg_i[15].device_command 0x4
rd hqm_pf_cfg_i.sriov_cap_control_status
###################################
# Setup MSI-X Table entries
wr hqm_msix_mem.msg_addr_l[0]  0xdeadf00c
wr hqm_msix_mem.msg_addr_u[0]  0xfeeddeaf
wr hqm_msix_mem.msg_data[0]    0xa11c0ded
wr hqm_msix_mem.vector_ctrl[0] 0x00000000
wr hqm_msix_mem.msg_addr_l[3]  0xdeadf11c
wr hqm_msix_mem.msg_addr_u[3]  0xfeeddeaf
wr hqm_msix_mem.msg_data[3]    0x1ce1cebb
wr hqm_msix_mem.vector_ctrl[3] 0x00000000
rd hqm_msix_mem.msg_addr_l[0]  0xdeadf00c
rd hqm_msix_mem.msg_addr_u[0]  0xfeeddeaf
rd hqm_msix_mem.msg_data[0]    0xa11c0ded
rd hqm_msix_mem.vector_ctrl[0] 0x00000000
rd hqm_msix_mem.msg_addr_l[3]  0xdeadf11c
rd hqm_msix_mem.msg_addr_u[3]  0xfeeddeaf
rd hqm_msix_mem.msg_data[3]    0x1ce1cebb
rd hqm_msix_mem.vector_ctrl[3] 0x00000000
###################################
# Enable MSI-X
wr hqm_pf_cfg_i.msix_cap_control 0x8000
rd hqm_pf_cfg_i.msix_cap_control 0x8047

#################################################################

sai hostia_boot_sai     # Should be SAI index 4


########################################
#read all HQM CSR policy register 
wr hqm_system_csr.hqm_csr_cp_lo 0xFFFFFFFF
wr hqm_system_csr.hqm_csr_cp_hi 0xFFFFFFFF
rd hqm_system_csr.hqm_csr_cp_lo 0xFFFFFFFF
rd hqm_system_csr.hqm_csr_cp_hi 0xFFFFFFFF

sai hostia_ucode_sai    # Should be SAI index 1
############################################
#HQM CSR Read Access Policy Low Register
wr hqm_system_csr.hqm_csr_rac_lo 0xFFFFFFFF
wr hqm_system_csr.hqm_csr_rac_hi 0xFFFFFFFF
rd hqm_system_csr.hqm_csr_rac_lo 0xFFFFFFFF
rd hqm_system_csr.hqm_csr_rac_hi 0xFFFFFFFF
##################################################
#HQM CSR Write Access Policy Low Register
wr hqm_system_csr.hqm_csr_wac_lo 0xFFFFFFFF
wr hqm_system_csr.hqm_csr_wac_hi 0xFFFFFFFF
rd hqm_system_csr.hqm_csr_wac_lo 0xFFFFFFFF
rd hqm_system_csr.hqm_csr_wac_hi 0xFFFFFFFF

############################################

###################################
# Wait for reset to be done (including hardware memory init)
poll config_master.cfg_diagnostic_reset_status 0x000001ff 0x000081ff 1000

#mem_update      # initialize memories to hqm_cfg defaults using backdoor access

cfg_begin

  dir qid  0
  dir qid  1
  dir qid  2
  dir qid  3
  dir qid  4
  dir qid  5
  dir qid  6
  dir qid  7
  dir qid  8
  ldb qid  9 
  ldb qid 10 sn_cfg_v=1
  ldb qid 11 
  dir qid 12
  dir qid 13
  dir qid 14

  vas 0 dir_qidv0=1 dir_qidv1=1 dir_qidv2=1 dir_qidv3=1 dir_qidv4=1 dir_qidv5=1 dir_qidv6=1 dir_qidv7=0 dir_qidv8=1 ldb_qidv9=1 ldb_qidv10=1 ldb_qidv11=1 dir_qidv12=1 dir_qidv13=1 dir_qidv14=1 ldb_cqidv12=0 ldb_cqidv13=1

  dir pool 0 enable=1 credit_cnt=0x0f30 credit_limit=0x1000 freelist_base=0 freelist_limit=0x0fff
  dir pool 1 enable=1 credit_cnt=0x0f30 credit_limit=0x1000 freelist_base=0 freelist_limit=0x0fff
  ldb pool 0 enable=1 credit_cnt=0x3f30 credit_limit=0x4000 freelist_base=0 freelist_limit=0x3fff

  dir pp  0 gpa=0x80000000 vas=0 dir_pool=0 ldb_pool=0 dir_credit_count=0x10 dir_min_credit_quanta=0x100 ldb_min_credit_quanta=0x100 dir_credit_hwm=0x200 dir_credit_lwm=0x1 ldb_credit_count=0x20
  dir pp  1 gpa=0x80000100 vas=0 dir_pool=0 ldb_pool=0 dir_credit_count=0x10 dir_min_credit_quanta=0x100 ldb_min_credit_quanta=0x100 dir_credit_hwm=0x200 dir_credit_lwm=0x1 ldb_credit_count=0x20
  dir pp  2 gpa=0x80000200 vas=0 dir_pool=0 ldb_pool=0 dir_credit_count=0x10 dir_min_credit_quanta=0x100 ldb_min_credit_quanta=0x100 dir_credit_hwm=0x200 dir_credit_lwm=0x1 ldb_credit_count=0x20
  dir pp  3 gpa=0x80000300 vas=0 dir_pool=0 ldb_pool=0 dir_credit_count=0x10 dir_min_credit_quanta=0x100 ldb_min_credit_quanta=0x100 dir_credit_hwm=0x200 dir_credit_lwm=0x1 ldb_credit_count=0x20
  dir pp  4 gpa=0x80000400 vas=0 dir_pool=0 ldb_pool=0 dir_credit_count=0x10 dir_min_credit_quanta=0x100 ldb_min_credit_quanta=0x100 dir_credit_hwm=0x200 dir_credit_lwm=0x1 ldb_credit_count=0x20
  dir pp  5 gpa=0x80000500 vas=0 dir_pool=0 ldb_pool=0 dir_credit_count=0x10 dir_min_credit_quanta=0x100 ldb_min_credit_quanta=0x100 dir_credit_hwm=0x200 dir_credit_lwm=0x1 ldb_credit_count=0x20
  ldb pp  6 gpa=0x80000600 vas=0 dir_pool=0 ldb_pool=0 dir_credit_count=0x10 dir_min_credit_quanta=0x100 ldb_min_credit_quanta=0x100 dir_credit_hwm=0x200 dir_credit_lwm=0x1 ldb_credit_count=0x20
  dir pp  7 gpa=0x80000700 vas=0 dir_pool=0 ldb_pool=0 dir_credit_count=0x10 dir_min_credit_quanta=0x100 ldb_min_credit_quanta=0x100 dir_credit_hwm=0x200 dir_credit_lwm=0x1 ldb_credit_count=0x20
  dir pp  8 gpa=0x80000800 vas=0 dir_pool=0 ldb_pool=0 dir_credit_count=0x10 dir_min_credit_quanta=0x100 ldb_min_credit_quanta=0x100 dir_credit_hwm=0x200 dir_credit_lwm=0x1 ldb_credit_count=0x20
  dir pp  9 gpa=0x80000900 vas=0 dir_pool=0 ldb_pool=0 dir_credit_count=0x10 dir_min_credit_quanta=0x100 ldb_min_credit_quanta=0x100 dir_credit_hwm=0x200 dir_credit_lwm=0x1 ldb_credit_count=0x20
  dir pp 10 gpa=0x80000a00 vas=0 dir_pool=0 ldb_pool=0 dir_credit_count=0x10 dir_min_credit_quanta=0x100 ldb_min_credit_quanta=0x100 dir_credit_hwm=0x200 dir_credit_lwm=0x1 ldb_credit_count=0x20
  dir pp 11 gpa=0x80000b00 vas=0 dir_pool=0 ldb_pool=0 dir_credit_count=0x10 dir_min_credit_quanta=0x100 ldb_min_credit_quanta=0x100 dir_credit_hwm=0x200 dir_credit_lwm=0x1 ldb_credit_count=0x20
  ldb pp 12 gpa=0x80000c00 vas=0 dir_pool=0 ldb_pool=0 dir_credit_count=0x10 dir_min_credit_quanta=0x100 ldb_min_credit_quanta=0x100 dir_credit_hwm=0x200 dir_credit_lwm=0x1 ldb_credit_count=0x20
  dir pp 13 gpa=0x80000d00 vas=0 dir_pool=0 ldb_pool=0 dir_credit_count=0x10 dir_min_credit_quanta=0x100 ldb_min_credit_quanta=0x100 dir_credit_hwm=0x200 dir_credit_lwm=0x1 ldb_credit_count=0x20
  dir pp 14 gpa=0x80000e00 vas=0 dir_pool=0 ldb_pool=0 dir_credit_count=0x10 dir_min_credit_quanta=0x100 ldb_min_credit_quanta=0x100 dir_credit_hwm=0x200 dir_credit_lwm=0x1 ldb_credit_count=0x20 mb_dm=1

  dir cq  0 gpa=0xf0dcba98c0de0000 cq_depth=8
  dir cq  1 gpa=0xf1dcba98c0de1000 cq_depth=8
  dir cq  2 gpa=0xf2dcba98c0de2000 cq_depth=8
  dir cq  3 gpa=0xf2dcba98c0de3000 cq_depth=8
  dir cq  4 gpa=0xf4dcba98c0de4000 cq_depth=8
  dir cq  5 gpa=0xf4dcba98c0de5000 cq_depth=8
  ldb cq  6 gpa=0xf6dcba98c0de6000 cq_depth=8
  dir cq  7 gpa=0xf6dcba98c0de7000 cq_depth=8
  dir cq  8 gpa=0xf6dcba98c0de8000 cq_depth=8
  dir cq  9 gpa=0xf6dcba98c0de9000 cq_depth=8
  dir cq 10 gpa=0xf6dcba98c0dea000 cq_depth=8
  dir cq 11 gpa=0xf6dcba98c0deb000 cq_depth=8
  ldb cq 12 gpa=0xf6dcba98c0dec000 cq_depth=8
  dir cq 13 gpa=0xf6dcba98c0ded000 cq_depth=8
  dir cq 14 gpa=0xf6dcba98c0dee000 cq_depth=8

  vf  0 dir_vpp0_pp=0  dir_vqid0_qid=0
  vf  1 dir_vpp0_pp=1  dir_vqid0_qid=1
  vf  2 dir_vpp0_pp=2  dir_vqid0_qid=2
  vf  3 dir_vpp0_pp=3  dir_vqid0_qid=3
  vf  4 dir_vpp0_pp=4  dir_vqid0_qid=4
  #vf  4 dir_vpp0_v=0
  vf  5 dir_vpp0_pp=5  dir_vqid0_qid=5
  #vf  5 dir_vqid0_v=0
  vf  6 ldb_vpp0_pp=6  dir_vqid0_qid=6
  vf  7 dir_vpp0_pp=7  dir_vqid0_qid=7
  vf  8 dir_vpp0_pp=8  dir_vqid0_qid=8
  vf  9 dir_vpp0_pp=9  ldb_vqid0_qid=9
  vf 10 dir_vpp0_pp=10 ldb_vqid0_qid=10
  vf 11 dir_vpp0_pp=11 ldb_vqid0_qid=11
  vf 12 ldb_vpp0_pp=12 dir_vqid0_qid=12 dir_vqid0_chain=1 ldb_vcqid0_cqid=12
  vf 13 dir_vpp0_pp=13 dir_vqid0_qid=13 dir_vqid0_chain=1 ldb_vcqid0_cqid=13
cfg_end

###################################

###################################
# Enable passthrough mode
wr hqm_system_csr.msix_passthrough 0x00000009
rd hqm_system_csr.msix_passthrough 0x00000009

# Enable ingress alarms
rd hqm_system_csr.ingress_alarm_enable 0x00000000
wr hqm_system_csr.ingress_alarm_enable 0xffffffff
rd hqm_system_csr.ingress_alarm_enable 0x0000007f


#----------------------------------------send HCW------------------------------------------------------#
HCW DIR:0 vf_num=0 qe_valid=1 qe_orsp=0 qe_uhl=0 cq_pop=0 meas=0 lockid=0x000 msgtype=0 qpri=0 qtype=dir qid=0 dsi=0x300
IDLE 100
HCW DIR:0 vf_num=0 qe_valid=1 qe_orsp=0 qe_uhl=0 cq_pop=0 meas=0 lockid=0x000 msgtype=0 qpri=0 qtype=dir qid=0 dsi=0x300
IDLE 100
HCW DIR:0 vf_num=0 qe_valid=1 qe_orsp=0 qe_uhl=0 cq_pop=0 meas=0 lockid=0x000 msgtype=0 qpri=0 qtype=dir qid=0 dsi=0x300
IDLE 100
HCW DIR:0 vf_num=0 qe_valid=1 qe_orsp=0 qe_uhl=0 cq_pop=0 meas=0 lockid=0x000 msgtype=0 qpri=0 qtype=dir qid=0 dsi=0x300
IDLE 100


# return token
HCW DIR:0 vf_num=0 qe_valid=0 qe_orsp=0 qe_uhl=0 cq_pop=1 meas=0 lockid=0x003 msgtype=0 qpri=0 qtype=dir qid=0 dsi=0x302
IDLE 300



###############################RESET PHASE#######################################
#apply prim_reset
#idle 400
#force hqm_tb_top.prim_rst_b 0
#idle 200
#release hqm_tb_top.prim_rst_b
#force hqm_tb_top.prim_rst_b 1
idle 400

#FORCE PF_FLR
wr hqm_pf_cfg_i.pcie_cap_device_control.startflr 1

idle 500

rd hqm_pf_cfg_i.pcie_cap_device_control.startflr 

idle 500 


#----------------------------Check the register in initialize state --------------------------------#
idle 2000
# Read first part of PF header
rd hqm_pf_cfg_i.vendor_id 0x8086
rd hqm_pf_cfg_i.device_id 0x270B
rd hqm_pf_cfg_i.device_command 0x0000
rd hqm_pf_cfg_i.device_status 0x0010
rd hqm_pf_cfg_i.func_bar_l 0x0000000C
rd hqm_pf_cfg_i.func_bar_u 0x00000000
rd hqm_pf_cfg_i.csr_bar_l 0x0000000C
rd hqm_pf_cfg_i.csr_bar_u 0x00000000

# Setup FUNC_PF BAR to a base address of 0x00000001_xxxxxxxx
wr hqm_pf_cfg_i.func_bar_l 0x00000000
wr hqm_pf_cfg_i.func_bar_u 0x00000001
###################################
# Setup CSR_PF BAR to a base address of 0x00000002_xxxxxxxx
wr hqm_pf_cfg_i.csr_bar_l 0x00000000
wr hqm_pf_cfg_i.csr_bar_u 0x00000002
###################################
# Enable memory and parity operations
wr hqm_pf_cfg_i.device_command 0x6
rd hqm_pf_cfg_i.device_command

sai hostia_boot_sai     # Should be SAI index 4


########################################
#read all HQM CSR policy register 
wr hqm_system_csr.hqm_csr_cp_lo 0xFFFFFFFF
wr hqm_system_csr.hqm_csr_cp_hi 0xFFFFFFFF
rd hqm_system_csr.hqm_csr_cp_lo 0xFFFFFFFF
rd hqm_system_csr.hqm_csr_cp_hi 0xFFFFFFFF

sai hostia_ucode_sai    # Should be SAI index 1
############################################
#HQM CSR Read Access Policy Low Register
wr hqm_system_csr.hqm_csr_rac_lo 0xFFFFFFFF
wr hqm_system_csr.hqm_csr_rac_hi 0xFFFFFFFF
rd hqm_system_csr.hqm_csr_rac_lo 0xFFFFFFFF
rd hqm_system_csr.hqm_csr_rac_hi 0xFFFFFFFF
##################################################
#HQM CSR Write Access Policy Low Register
wr hqm_system_csr.hqm_csr_wac_lo 0xFFFFFFFF
wr hqm_system_csr.hqm_csr_wac_hi 0xFFFFFFFF
rd hqm_system_csr.hqm_csr_wac_lo 0xFFFFFFFF
rd hqm_system_csr.hqm_csr_wac_hi 0xFFFFFFFF

############################################

#read all
#--------------------------------------------------------------------------------------------------####

#-------------------start checking Rgister after FLR-------------------------------------------------#
#Read performance register 
rd list_sel_pipe.CFg_Ldb_Sched_Perf_0_l 0x00000000
rd list_sel_pipe.CFg_Ldb_Sched_Perf_1_l 0x00000000
rd list_sel_pipe.CFg_Ldb_Sched_Perf_2_l 0x00000000
rd list_sel_pipe.CFg_Ldb_Sched_Perf_3_l 0x00000000
rd list_sel_pipe.CFg_Ldb_Sched_Perf_4_l 0x00000000
rd list_sel_pipe.CFg_Ldb_Sched_Perf_5_l 0x00000000
rd list_sel_pipe.CFg_Ldb_Sched_Perf_6_l 0x00000000
rd list_sel_pipe.CFg_Ldb_Sched_Perf_0_h 0x00000000
rd list_sel_pipe.CFg_Ldb_Sched_Perf_1_h 0x00000000
rd list_sel_pipe.CFg_Ldb_Sched_Perf_2_h 0x00000000
rd list_sel_pipe.CFg_Ldb_Sched_Perf_3_h 0x00000000
rd list_sel_pipe.CFg_Ldb_Sched_Perf_4_h 0x00000000
rd list_sel_pipe.CFg_Ldb_Sched_Perf_5_h 0x00000000
rd list_sel_pipe.CFg_Ldb_Sched_Perf_6_h 0x00000000

###################################SMON register #########################
rd list_sel_pipe.CFG_SMON0_CONFIGURATION0 0x40000000 
rd list_sel_pipe.CFG_SMON0_CONFIGURATION1 0x00000000
rd list_sel_pipe.CFG_SMON0_COMPARE0 0x00000000
rd list_sel_pipe.CFG_SMON0_COMPARE1 0x00000000
rd list_sel_pipe.CFG_SMON0_COUNTER0 0x00000000
rd list_sel_pipe.CFG_SMON0_COUNTER1 0x00000000
rd list_sel_pipe.CFG_SMON0_TIMER 0x00000000
rd list_sel_pipe.CFG_SMON0_MAXIMUM_TIMER 0x00000000
rd list_sel_pipe.CFG_SMON1_CONFIGURATION0 0x40000000
rd list_sel_pipe.CFG_SMON1_CONFIGURATION1 0x00000000
rd list_sel_pipe.CFG_SMON1_COMPARE0 0x00000000
rd list_sel_pipe.CFG_SMON1_COMPARE1 0x00000000
rd list_sel_pipe.CFG_SMON1_COUNTER0 0x00000000
rd list_sel_pipe.CFG_SMON1_COUNTER1 0x00000000
rd list_sel_pipe.CFG_SMON1_TIMER 0x00000000
rd list_sel_pipe.CFG_SMON1_MAXIMUM_TIMER 0x00000000
#------------------------------------------------------------#
#syndrome register
#rd dm_ing_unit.CFG_ING_SYNDROME_ERROR_0x00000000
#rd dm_ing_unit.CFG_ING_SYNDROME_ERROR_01 0x00000000
rd dm_vpa_unit.CFG_VPA_SYNDROME_ERROR_00 0x00000000
rd dm_vpa_unit.CFG_VPA_SYNDROME_ERROR_01 0x00000000
rd dm_vpa_unit.CFG_VPA_VAS_HW_ERROR_SYNDROME 0x00000000
rd dm_vpa_unit.CFG_VPA_VAS_SW_ERROR_SYNDROME 0x00000000
rd dm_mem_unit.CFG_MEM_SYNDROME_ERROR_00 0x00000000
rd dm_mem_unit.CFG_MEM_SYNDROME_ERROR_01 0x00000000
rd dm_dma_unit.CFG_DMA_ERROR_SYNDROME_0 0x00000000
rd dm_dma_unit.CFG_DMA_HW_ERROR_SYNDROME 0x00000000
rd dm_dma_unit.CFG_DMA_HW_ERROR_SYNDROME 0x00000000
rd dm_dma_unit.CFG_DMA_ERROR_SYNDROME_0 0x00000000
#rd dm_hbm_unit.CFG_HBM_HW_ERROR_SYNDROME 0x00000000
rd dm_hbm_unit.CFG_HBM_ERROR_SYNDROME_0 0x00000000
rd dm_hbm_unit.CFG_HBM_ERROR_SYNDROME_1 0x00000000
#rd dm_cmd_unit.CFG_CMD_SYNDROME_ERROR_00 0x00000000
#rd dm_cmd_unit.CFG_CMD_SYNDROME_ERROR_01 0x00000000
#rd dm_cmd_unit.CFG_CMP_HW_ERROR_SYNDROME 0x00000000
#rd dm_cmd_unit.CFG_CMP_NQ_ERROR_SYNDROME_0 0x00000000
#rd dm_cmd_unit.CFG_CMP_NQ_ERROR_SYNDROME_1 0x00000000
#rd dm_cmd_unit.CFG_CMP_NQ_ERROR_SYNDROME_2 0x00000000
#rd dm_cmd_unit.CFG_CMP_NQ_ERROR_SYNDROME_3 0x00000000

rd dm_master.CFG_MSTR_DIAGNOSTIC_SYNDROME 0x00000000
#rd list_sel_pipe.CFG_SYNDROME_HW 0x00000000
#rd list_sel_pipe.CFG_SYNDROME_SQ 0x00000000
rd direct_pipe.CFG_SYNDROME_00 0x00000000
rd direct_pipe.CFG_SYNDROME_01 0x00000000
rd credit_hist_pipe.CFG_SYNDROME_00 0x00000000
rd credit_hist_pipe.CFG_SYNDROME_01 0x00000000
rd credit_hist_pipe.CFG_SYNDROME_02 0x00000000
rd credit_hist_pipe.CFG_SYNDROME_03 0x00000000
rd credit_hist_pipe.CFG_SYNDROME_04 0x00000000
rd credit_hist_pipe.CFG_SYNDROME_05 0x00000000
rd credit_hist_pipe.CFG_SYNDROME_06 0x00000000
rd credit_hist_pipe.CFG_SYNDROME_07 0x0000000
#hqm_csr syndrome
rd hqm_system_csr.UNEXP_CMPL_SYND0 0x00000000
rd hqm_system_csr.UNEXP_CMPL_SYND1 0x00000000
rd hqm_system_csr.HQM_IOSF_TGTQ_DPAR_ERR_SYND[0] 0x00000000
rd hqm_system_csr.HQM_IOSF_TGTQ_DPAR_ERR_SYND[1] 0x00000000
rd hqm_system_csr.HQM_IOSF_TGTQ_DPAR_ERR_SYND[2] 0x00000000
rd hqm_system_csr.HQM_IOSF_TGTQ_DPAR_ERR_SYND[3] 0x00000000
rd hqm_system_csr.HQM_IOSF_TGTQ_DPAR_ERR_SYND[4] 0x00000000
rd hqm_system_csr.HQM_IOSF_TGTQ_DPAR_ERR_SYND[5] 0x00000000
rd hqm_system_csr.HQM_IOSF_TGTQ_DPAR_ERR_SYND[6] 0x00000000
rd hqm_system_csr.HQM_IOSF_TGTQ_DPAR_ERR_SYND[7] 0x00000000
rd hqm_system_csr.HQM_IOSF_TGTQ_DPAR_ERR_SYND[8] 0x00000000
rd hqm_system_csr.ALARM_PF_SYND0 0x000000000
rd hqm_system_csr.ALARM_PF_SYND1 0x000000000
rd hqm_system_csr.ALARM_PF_SYND2 0x000000000
#rd hqm_system_csr.SERVICE_INT_SYND 0x00000000
rd hqm_system_csr.PP_DPERR_SYND_P 0x000000000
rd hqm_system_csr.PP_DPERR_SYND_D 0x000000000
#rd hqm_system_csr.ALARM_VF_SYND0 0x000000000
#rd hqm_system_csr.ALARM_VF_SYND1 0x000000000
#rd hqm_system_csr.ALARM_VF_SYND2 0x000000000



