<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-bcmring › include › mach › csp › ddrcReg.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../../index.html"></a><h1>ddrcReg.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*****************************************************************************</span>
<span class="cm">* Copyright 2003 - 2008 Broadcom Corporation.  All rights reserved.</span>
<span class="cm">*</span>
<span class="cm">* Unless you and Broadcom execute a separate written software license</span>
<span class="cm">* agreement governing use of this software, this software is licensed to you</span>
<span class="cm">* under the terms of the GNU General Public License version 2, available at</span>
<span class="cm">* http://www.broadcom.com/licenses/GPLv2.php (the &quot;GPL&quot;).</span>
<span class="cm">*</span>
<span class="cm">* Notwithstanding the above, under no circumstances may you combine this</span>
<span class="cm">* software in any way with any other Broadcom software provided under a</span>
<span class="cm">* license other than the GPL, without Broadcom&#39;s express prior written</span>
<span class="cm">* consent.</span>
<span class="cm">*****************************************************************************/</span>

<span class="cm">/****************************************************************************/</span>
<span class="cm">/**</span>
<span class="cm">*  @file    ddrcReg.h</span>
<span class="cm">*</span>
<span class="cm">*  @brief   Register definitions for BCMRING DDR2 Controller and PHY</span>
<span class="cm">*</span>
<span class="cm">*/</span>
<span class="cm">/****************************************************************************/</span>

<span class="cp">#ifndef DDRC_REG_H</span>
<span class="cp">#define DDRC_REG_H</span>

<span class="cp">#ifdef __cplusplus</span>
<span class="k">extern</span> <span class="s">&quot;C&quot;</span> <span class="p">{</span>
<span class="cp">#endif</span>

<span class="cm">/* ---- Include Files ---------------------------------------------------- */</span>

<span class="cp">#include &lt;csp/reg.h&gt;</span>
<span class="cp">#include &lt;csp/stdint.h&gt;</span>

<span class="cp">#include &lt;mach/csp/mm_io.h&gt;</span>

<span class="cm">/* ---- Public Constants and Types --------------------------------------- */</span>

<span class="cm">/*********************************************************************/</span>
<span class="cm">/* DDR2 Controller (ARM PL341) register definitions */</span>
<span class="cm">/*********************************************************************/</span>

<span class="cm">/* -------------------------------------------------------------------- */</span>
<span class="cm">/* -------------------------------------------------------------------- */</span>
<span class="cm">/* ARM PL341 DDR2 configuration registers, offset 0x000 */</span>
<span class="cm">/* -------------------------------------------------------------------- */</span>
<span class="cm">/* -------------------------------------------------------------------- */</span>

	<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">memcStatus</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">memcCmd</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">directCmd</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">memoryCfg</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">refreshPrd</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">casLatency</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">writeLatency</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">tMrd</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">tRas</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">tRc</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">tRcd</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">tRfc</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">tRp</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">tRrd</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">tWr</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">tWtr</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">tXp</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">tXsr</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">tEsr</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">memoryCfg2</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">memoryCfg3</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">tFaw</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">ddrcReg_CTLR_MEMC_REG_t</span><span class="p">;</span>

<span class="cp">#define ddrcReg_CTLR_MEMC_REG_OFFSET                    0x0000</span>
<span class="cp">#define ddrcReg_CTLR_MEMC_REGP                          ((volatile ddrcReg_CTLR_MEMC_REG_t *)  (MM_IO_BASE_DDRC + ddrcReg_CTLR_MEMC_REG_OFFSET))</span>

<span class="cm">/* ----------------------------------------------------- */</span>

<span class="cp">#define ddrcReg_CTLR_MEMC_STATUS_BANKS_MASK             (0x3 &lt;&lt; 12)</span>
<span class="cp">#define ddrcReg_CTLR_MEMC_STATUS_BANKS_4                (0x0 &lt;&lt; 12)</span>
<span class="cp">#define ddrcReg_CTLR_MEMC_STATUS_BANKS_8                (0x3 &lt;&lt; 12)</span>

<span class="cp">#define ddrcReg_CTLR_MEMC_STATUS_MONITORS_MASK          (0x3 &lt;&lt; 10)</span>
<span class="cp">#define ddrcReg_CTLR_MEMC_STATUS_MONITORS_0             (0x0 &lt;&lt; 10)</span>
<span class="cp">#define ddrcReg_CTLR_MEMC_STATUS_MONITORS_1             (0x1 &lt;&lt; 10)</span>
<span class="cp">#define ddrcReg_CTLR_MEMC_STATUS_MONITORS_2             (0x2 &lt;&lt; 10)</span>
<span class="cp">#define ddrcReg_CTLR_MEMC_STATUS_MONITORS_4             (0x3 &lt;&lt; 10)</span>

<span class="cp">#define ddrcReg_CTLR_MEMC_STATUS_CHIPS_MASK             (0x3 &lt;&lt; 7)</span>
<span class="cp">#define ddrcReg_CTLR_MEMC_STATUS_CHIPS_1                (0x0 &lt;&lt; 7)</span>
<span class="cp">#define ddrcReg_CTLR_MEMC_STATUS_CHIPS_2                (0x1 &lt;&lt; 7)</span>
<span class="cp">#define ddrcReg_CTLR_MEMC_STATUS_CHIPS_3                (0x2 &lt;&lt; 7)</span>
<span class="cp">#define ddrcReg_CTLR_MEMC_STATUS_CHIPS_4                (0x3 &lt;&lt; 7)</span>

<span class="cp">#define ddrcReg_CTLR_MEMC_STATUS_TYPE_MASK              (0x7 &lt;&lt; 4)</span>
<span class="cp">#define ddrcReg_CTLR_MEMC_STATUS_TYPE_DDR2              (0x5 &lt;&lt; 4)</span>

<span class="cp">#define ddrcReg_CTLR_MEMC_STATUS_WIDTH_MASK             (0x3 &lt;&lt; 2)</span>
<span class="cp">#define ddrcReg_CTLR_MEMC_STATUS_WIDTH_16               (0x0 &lt;&lt; 2)</span>
<span class="cp">#define ddrcReg_CTLR_MEMC_STATUS_WIDTH_32               (0x1 &lt;&lt; 2)</span>
<span class="cp">#define ddrcReg_CTLR_MEMC_STATUS_WIDTH_64               (0x2 &lt;&lt; 2)</span>
<span class="cp">#define ddrcReg_CTLR_MEMC_STATUS_WIDTH_128              (0x3 &lt;&lt; 2)</span>

<span class="cp">#define ddrcReg_CTLR_MEMC_STATUS_STATE_MASK             (0x3 &lt;&lt; 0)</span>
<span class="cp">#define ddrcReg_CTLR_MEMC_STATUS_STATE_CONFIG           (0x0 &lt;&lt; 0)</span>
<span class="cp">#define ddrcReg_CTLR_MEMC_STATUS_STATE_READY            (0x1 &lt;&lt; 0)</span>
<span class="cp">#define ddrcReg_CTLR_MEMC_STATUS_STATE_PAUSED           (0x2 &lt;&lt; 0)</span>
<span class="cp">#define ddrcReg_CTLR_MEMC_STATUS_STATE_LOWPWR           (0x3 &lt;&lt; 0)</span>

<span class="cm">/* ----------------------------------------------------- */</span>

<span class="cp">#define ddrcReg_CTLR_MEMC_CMD_MASK                      (0x7 &lt;&lt; 0)</span>
<span class="cp">#define ddrcReg_CTLR_MEMC_CMD_GO                        (0x0 &lt;&lt; 0)</span>
<span class="cp">#define ddrcReg_CTLR_MEMC_CMD_SLEEP                     (0x1 &lt;&lt; 0)</span>
<span class="cp">#define ddrcReg_CTLR_MEMC_CMD_WAKEUP                    (0x2 &lt;&lt; 0)</span>
<span class="cp">#define ddrcReg_CTLR_MEMC_CMD_PAUSE                     (0x3 &lt;&lt; 0)</span>
<span class="cp">#define ddrcReg_CTLR_MEMC_CMD_CONFIGURE                 (0x4 &lt;&lt; 0)</span>
<span class="cp">#define ddrcReg_CTLR_MEMC_CMD_ACTIVE_PAUSE              (0x7 &lt;&lt; 0)</span>

<span class="cm">/* ----------------------------------------------------- */</span>

<span class="cp">#define ddrcReg_CTLR_DIRECT_CMD_CHIP_SHIFT              20</span>
<span class="cp">#define ddrcReg_CTLR_DIRECT_CMD_CHIP_MASK               (0x3 &lt;&lt; ddrcReg_CTLR_DIRECT_CMD_CHIP_SHIFT)</span>

<span class="cp">#define ddrcReg_CTLR_DIRECT_CMD_TYPE_PRECHARGEALL       (0x0 &lt;&lt; 18)</span>
<span class="cp">#define ddrcReg_CTLR_DIRECT_CMD_TYPE_AUTOREFRESH        (0x1 &lt;&lt; 18)</span>
<span class="cp">#define ddrcReg_CTLR_DIRECT_CMD_TYPE_MODEREG            (0x2 &lt;&lt; 18)</span>
<span class="cp">#define ddrcReg_CTLR_DIRECT_CMD_TYPE_NOP                (0x3 &lt;&lt; 18)</span>

<span class="cp">#define ddrcReg_CTLR_DIRECT_CMD_BANK_SHIFT              16</span>
<span class="cp">#define ddrcReg_CTLR_DIRECT_CMD_BANK_MASK               (0x3 &lt;&lt; ddrcReg_CTLR_DIRECT_CMD_BANK_SHIFT)</span>

<span class="cp">#define ddrcReg_CTLR_DIRECT_CMD_ADDR_SHIFT              0</span>
<span class="cp">#define ddrcReg_CTLR_DIRECT_CMD_ADDR_MASK               (0x1ffff &lt;&lt; ddrcReg_CTLR_DIRECT_CMD_ADDR_SHIFT)</span>

<span class="cm">/* ----------------------------------------------------- */</span>

<span class="cp">#define ddrcReg_CTLR_MEMORY_CFG_CHIP_CNT_MASK           (0x3 &lt;&lt; 21)</span>
<span class="cp">#define ddrcReg_CTLR_MEMORY_CFG_CHIP_CNT_1              (0x0 &lt;&lt; 21)</span>
<span class="cp">#define ddrcReg_CTLR_MEMORY_CFG_CHIP_CNT_2              (0x1 &lt;&lt; 21)</span>
<span class="cp">#define ddrcReg_CTLR_MEMORY_CFG_CHIP_CNT_3              (0x2 &lt;&lt; 21)</span>
<span class="cp">#define ddrcReg_CTLR_MEMORY_CFG_CHIP_CNT_4              (0x3 &lt;&lt; 21)</span>

<span class="cp">#define ddrcReg_CTLR_MEMORY_CFG_QOS_ARID_MASK           (0x7 &lt;&lt; 18)</span>
<span class="cp">#define ddrcReg_CTLR_MEMORY_CFG_QOS_ARID_3_0            (0x0 &lt;&lt; 18)</span>
<span class="cp">#define ddrcReg_CTLR_MEMORY_CFG_QOS_ARID_4_1            (0x1 &lt;&lt; 18)</span>
<span class="cp">#define ddrcReg_CTLR_MEMORY_CFG_QOS_ARID_5_2            (0x2 &lt;&lt; 18)</span>
<span class="cp">#define ddrcReg_CTLR_MEMORY_CFG_QOS_ARID_6_3            (0x3 &lt;&lt; 18)</span>
<span class="cp">#define ddrcReg_CTLR_MEMORY_CFG_QOS_ARID_7_4            (0x4 &lt;&lt; 18)</span>
<span class="cp">#define ddrcReg_CTLR_MEMORY_CFG_QOS_ARID_8_5            (0x5 &lt;&lt; 18)</span>
<span class="cp">#define ddrcReg_CTLR_MEMORY_CFG_QOS_ARID_9_6            (0x6 &lt;&lt; 18)</span>
<span class="cp">#define ddrcReg_CTLR_MEMORY_CFG_QOS_ARID_10_7           (0x7 &lt;&lt; 18)</span>

<span class="cp">#define ddrcReg_CTLR_MEMORY_CFG_BURST_LEN_MASK          (0x7 &lt;&lt; 15)</span>
<span class="cp">#define ddrcReg_CTLR_MEMORY_CFG_BURST_LEN_4             (0x2 &lt;&lt; 15)</span>
<span class="cp">#define ddrcReg_CTLR_MEMORY_CFG_BURST_LEN_8             (0x3 &lt;&lt; 15)	</span><span class="cm">/* @note Not supported in PL341 */</span><span class="cp"></span>

<span class="cp">#define ddrcReg_CTLR_MEMORY_CFG_PWRDOWN_ENABLE          (0x1 &lt;&lt; 13)</span>

<span class="cp">#define ddrcReg_CTLR_MEMORY_CFG_PWRDOWN_CYCLES_SHIFT    7</span>
<span class="cp">#define ddrcReg_CTLR_MEMORY_CFG_PWRDOWN_CYCLES_MASK     (0x3f &lt;&lt; ddrcReg_CTLR_MEMORY_CFG_PWRDOWN_CYCLES_SHIFT)</span>

<span class="cp">#define ddrcReg_CTLR_MEMORY_CFG_AXI_ROW_BITS_MASK       (0x7 &lt;&lt; 3)</span>
<span class="cp">#define ddrcReg_CTLR_MEMORY_CFG_AXI_ROW_BITS_11         (0x0 &lt;&lt; 3)</span>
<span class="cp">#define ddrcReg_CTLR_MEMORY_CFG_AXI_ROW_BITS_12         (0x1 &lt;&lt; 3)</span>
<span class="cp">#define ddrcReg_CTLR_MEMORY_CFG_AXI_ROW_BITS_13         (0x2 &lt;&lt; 3)</span>
<span class="cp">#define ddrcReg_CTLR_MEMORY_CFG_AXI_ROW_BITS_14         (0x3 &lt;&lt; 3)</span>
<span class="cp">#define ddrcReg_CTLR_MEMORY_CFG_AXI_ROW_BITS_15         (0x4 &lt;&lt; 3)</span>
<span class="cp">#define ddrcReg_CTLR_MEMORY_CFG_AXI_ROW_BITS_16         (0x5 &lt;&lt; 3)</span>

<span class="cp">#define ddrcReg_CTLR_MEMORY_CFG_AXI_COL_BITS_MASK       (0x7 &lt;&lt; 0)</span>
<span class="cp">#define ddrcReg_CTLR_MEMORY_CFG_AXI_COL_BITS_9          (0x1 &lt;&lt; 0)</span>
<span class="cp">#define ddrcReg_CTLR_MEMORY_CFG_AXI_COL_BITS_10         (0x2 &lt;&lt; 0)</span>
<span class="cp">#define ddrcReg_CTLR_MEMORY_CFG_AXI_COL_BITS_11         (0x3 &lt;&lt; 0)</span>

<span class="cm">/* ----------------------------------------------------- */</span>

<span class="cp">#define ddrcReg_CTLR_REFRESH_PRD_SHIFT                  0</span>
<span class="cp">#define ddrcReg_CTLR_REFRESH_PRD_MASK                   (0x7fff &lt;&lt; ddrcReg_CTLR_REFRESH_PRD_SHIFT)</span>

<span class="cm">/* ----------------------------------------------------- */</span>

<span class="cp">#define ddrcReg_CTLR_CAS_LATENCY_SHIFT                  1</span>
<span class="cp">#define ddrcReg_CTLR_CAS_LATENCY_MASK                   (0x7 &lt;&lt; ddrcReg_CTLR_CAS_LATENCY_SHIFT)</span>

<span class="cm">/* ----------------------------------------------------- */</span>

<span class="cp">#define ddrcReg_CTLR_WRITE_LATENCY_SHIFT                0</span>
<span class="cp">#define ddrcReg_CTLR_WRITE_LATENCY_MASK                 (0x7 &lt;&lt; ddrcReg_CTLR_WRITE_LATENCY_SHIFT)</span>

<span class="cm">/* ----------------------------------------------------- */</span>

<span class="cp">#define ddrcReg_CTLR_T_MRD_SHIFT                        0</span>
<span class="cp">#define ddrcReg_CTLR_T_MRD_MASK                         (0x7f &lt;&lt; ddrcReg_CTLR_T_MRD_SHIFT)</span>

<span class="cm">/* ----------------------------------------------------- */</span>

<span class="cp">#define ddrcReg_CTLR_T_RAS_SHIFT                        0</span>
<span class="cp">#define ddrcReg_CTLR_T_RAS_MASK                         (0x1f &lt;&lt; ddrcReg_CTLR_T_RAS_SHIFT)</span>

<span class="cm">/* ----------------------------------------------------- */</span>

<span class="cp">#define ddrcReg_CTLR_T_RC_SHIFT                         0</span>
<span class="cp">#define ddrcReg_CTLR_T_RC_MASK                          (0x1f &lt;&lt; ddrcReg_CTLR_T_RC_SHIFT)</span>

<span class="cm">/* ----------------------------------------------------- */</span>

<span class="cp">#define ddrcReg_CTLR_T_RCD_SCHEDULE_DELAY_SHIFT         8</span>
<span class="cp">#define ddrcReg_CTLR_T_RCD_SCHEDULE_DELAY_MASK          (0x7 &lt;&lt; ddrcReg_CTLR_T_RCD_SCHEDULE_DELAY_SHIFT)</span>

<span class="cp">#define ddrcReg_CTLR_T_RCD_SHIFT                        0</span>
<span class="cp">#define ddrcReg_CTLR_T_RCD_MASK                         (0x7 &lt;&lt; ddrcReg_CTLR_T_RCD_SHIFT)</span>

<span class="cm">/* ----------------------------------------------------- */</span>

<span class="cp">#define ddrcReg_CTLR_T_RFC_SCHEDULE_DELAY_SHIFT         8</span>
<span class="cp">#define ddrcReg_CTLR_T_RFC_SCHEDULE_DELAY_MASK          (0x7f &lt;&lt; ddrcReg_CTLR_T_RFC_SCHEDULE_DELAY_SHIFT)</span>

<span class="cp">#define ddrcReg_CTLR_T_RFC_SHIFT                        0</span>
<span class="cp">#define ddrcReg_CTLR_T_RFC_MASK                         (0x7f &lt;&lt; ddrcReg_CTLR_T_RFC_SHIFT)</span>

<span class="cm">/* ----------------------------------------------------- */</span>

<span class="cp">#define ddrcReg_CTLR_T_RP_SCHEDULE_DELAY_SHIFT          8</span>
<span class="cp">#define ddrcReg_CTLR_T_RP_SCHEDULE_DELAY_MASK           (0x7 &lt;&lt; ddrcReg_CTLR_T_RP_SCHEDULE_DELAY_SHIFT)</span>

<span class="cp">#define ddrcReg_CTLR_T_RP_SHIFT                         0</span>
<span class="cp">#define ddrcReg_CTLR_T_RP_MASK                          (0xf &lt;&lt; ddrcReg_CTLR_T_RP_SHIFT)</span>

<span class="cm">/* ----------------------------------------------------- */</span>

<span class="cp">#define ddrcReg_CTLR_T_RRD_SHIFT                        0</span>
<span class="cp">#define ddrcReg_CTLR_T_RRD_MASK                         (0xf &lt;&lt; ddrcReg_CTLR_T_RRD_SHIFT)</span>

<span class="cm">/* ----------------------------------------------------- */</span>

<span class="cp">#define ddrcReg_CTLR_T_WR_SHIFT                         0</span>
<span class="cp">#define ddrcReg_CTLR_T_WR_MASK                          (0x7 &lt;&lt; ddrcReg_CTLR_T_WR_SHIFT)</span>

<span class="cm">/* ----------------------------------------------------- */</span>

<span class="cp">#define ddrcReg_CTLR_T_WTR_SHIFT                        0</span>
<span class="cp">#define ddrcReg_CTLR_T_WTR_MASK                         (0x7 &lt;&lt; ddrcReg_CTLR_T_WTR_SHIFT)</span>

<span class="cm">/* ----------------------------------------------------- */</span>

<span class="cp">#define ddrcReg_CTLR_T_XP_SHIFT                         0</span>
<span class="cp">#define ddrcReg_CTLR_T_XP_MASK                          (0xff &lt;&lt; ddrcReg_CTLR_T_XP_SHIFT)</span>

<span class="cm">/* ----------------------------------------------------- */</span>

<span class="cp">#define ddrcReg_CTLR_T_XSR_SHIFT                        0</span>
<span class="cp">#define ddrcReg_CTLR_T_XSR_MASK                         (0xff &lt;&lt; ddrcReg_CTLR_T_XSR_SHIFT)</span>

<span class="cm">/* ----------------------------------------------------- */</span>

<span class="cp">#define ddrcReg_CTLR_T_ESR_SHIFT                        0</span>
<span class="cp">#define ddrcReg_CTLR_T_ESR_MASK                         (0xff &lt;&lt; ddrcReg_CTLR_T_ESR_SHIFT)</span>

<span class="cm">/* ----------------------------------------------------- */</span>

<span class="cp">#define ddrcReg_CTLR_MEMORY_CFG2_WIDTH_MASK             (0x3 &lt;&lt; 6)</span>
<span class="cp">#define ddrcReg_CTLR_MEMORY_CFG2_WIDTH_16BITS           (0 &lt;&lt; 6)</span>
<span class="cp">#define ddrcReg_CTLR_MEMORY_CFG2_WIDTH_32BITS           (1 &lt;&lt; 6)</span>
<span class="cp">#define ddrcReg_CTLR_MEMORY_CFG2_WIDTH_64BITS           (2 &lt;&lt; 6)</span>

<span class="cp">#define ddrcReg_CTLR_MEMORY_CFG2_AXI_BANK_BITS_MASK     (0x3 &lt;&lt; 4)</span>
<span class="cp">#define ddrcReg_CTLR_MEMORY_CFG2_AXI_BANK_BITS_2        (0 &lt;&lt; 4)</span>
<span class="cp">#define ddrcReg_CTLR_MEMORY_CFG2_AXI_BANK_BITS_3        (3 &lt;&lt; 4)</span>

<span class="cp">#define ddrcReg_CTLR_MEMORY_CFG2_CKE_INIT_STATE_LOW     (0 &lt;&lt; 3)</span>
<span class="cp">#define ddrcReg_CTLR_MEMORY_CFG2_CKE_INIT_STATE_HIGH    (1 &lt;&lt; 3)</span>

<span class="cp">#define ddrcReg_CTLR_MEMORY_CFG2_DQM_INIT_STATE_LOW     (0 &lt;&lt; 2)</span>
<span class="cp">#define ddrcReg_CTLR_MEMORY_CFG2_DQM_INIT_STATE_HIGH    (1 &lt;&lt; 2)</span>

<span class="cp">#define ddrcReg_CTLR_MEMORY_CFG2_CLK_MASK               (0x3 &lt;&lt; 0)</span>
<span class="cp">#define ddrcReg_CTLR_MEMORY_CFG2_CLK_ASYNC              (0 &lt;&lt; 0)</span>
<span class="cp">#define ddrcReg_CTLR_MEMORY_CFG2_CLK_SYNC_A_LE_M        (1 &lt;&lt; 0)</span>
<span class="cp">#define ddrcReg_CTLR_MEMORY_CFG2_CLK_SYNC_A_GT_M        (3 &lt;&lt; 0)</span>

<span class="cm">/* ----------------------------------------------------- */</span>

<span class="cp">#define ddrcReg_CTLR_MEMORY_CFG3_REFRESH_TO_SHIFT       0</span>
<span class="cp">#define ddrcReg_CTLR_MEMORY_CFG3_REFRESH_TO_MASK        (0x7 &lt;&lt; ddrcReg_CTLR_MEMORY_CFG3_REFRESH_TO_SHIFT)</span>

<span class="cm">/* ----------------------------------------------------- */</span>

<span class="cp">#define ddrcReg_CTLR_T_FAW_SCHEDULE_DELAY_SHIFT         8</span>
<span class="cp">#define ddrcReg_CTLR_T_FAW_SCHEDULE_DELAY_MASK          (0x1f &lt;&lt; ddrcReg_CTLR_T_FAW_SCHEDULE_DELAY_SHIFT)</span>

<span class="cp">#define ddrcReg_CTLR_T_FAW_PERIOD_SHIFT                 0</span>
<span class="cp">#define ddrcReg_CTLR_T_FAW_PERIOD_MASK                  (0x1f &lt;&lt; ddrcReg_CTLR_T_FAW_PERIOD_SHIFT)</span>

<span class="cm">/* -------------------------------------------------------------------- */</span>
<span class="cm">/* -------------------------------------------------------------------- */</span>
<span class="cm">/* ARM PL341 AXI ID QOS configuration registers, offset 0x100 */</span>
<span class="cm">/* -------------------------------------------------------------------- */</span>
<span class="cm">/* -------------------------------------------------------------------- */</span>

<span class="cp">#define ddrcReg_CTLR_QOS_CNT                            16</span>
<span class="cp">#define ddrcReg_CTLR_QOS_MAX                            (ddrcReg_CTLR_QOS_CNT - 1)</span>

	<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">cfg</span><span class="p">[</span><span class="n">ddrcReg_CTLR_QOS_CNT</span><span class="p">];</span>
	<span class="p">}</span> <span class="n">ddrcReg_CTLR_QOS_REG_t</span><span class="p">;</span>

<span class="cp">#define ddrcReg_CTLR_QOS_REG_OFFSET                     0x100</span>
<span class="cp">#define ddrcReg_CTLR_QOS_REGP                           ((volatile ddrcReg_CTLR_QOS_REG_t *) (MM_IO_BASE_DDRC + ddrcReg_CTLR_QOS_REG_OFFSET))</span>

<span class="cm">/* ----------------------------------------------------- */</span>

<span class="cp">#define ddrcReg_CTLR_QOS_CFG_MAX_SHIFT                  2</span>
<span class="cp">#define ddrcReg_CTLR_QOS_CFG_MAX_MASK                   (0xff &lt;&lt; ddrcReg_CTLR_QOS_CFG_MAX_SHIFT)</span>

<span class="cp">#define ddrcReg_CTLR_QOS_CFG_MIN_SHIFT                  1</span>
<span class="cp">#define ddrcReg_CTLR_QOS_CFG_MIN_MASK                   (1 &lt;&lt; ddrcReg_CTLR_QOS_CFG_MIN_SHIFT)</span>

<span class="cp">#define ddrcReg_CTLR_QOS_CFG_ENABLE                     (1 &lt;&lt; 0)</span>

<span class="cm">/* -------------------------------------------------------------------- */</span>
<span class="cm">/* -------------------------------------------------------------------- */</span>
<span class="cm">/* ARM PL341 Memory chip configuration registers, offset 0x200 */</span>
<span class="cm">/* -------------------------------------------------------------------- */</span>
<span class="cm">/* -------------------------------------------------------------------- */</span>

<span class="cp">#define ddrcReg_CTLR_CHIP_CNT                           4</span>
<span class="cp">#define ddrcReg_CTLR_CHIP_MAX                           (ddrcReg_CTLR_CHIP_CNT - 1)</span>

	<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">cfg</span><span class="p">[</span><span class="n">ddrcReg_CTLR_CHIP_CNT</span><span class="p">];</span>
	<span class="p">}</span> <span class="n">ddrcReg_CTLR_CHIP_REG_t</span><span class="p">;</span>

<span class="cp">#define ddrcReg_CTLR_CHIP_REG_OFFSET                    0x200</span>
<span class="cp">#define ddrcReg_CTLR_CHIP_REGP                          ((volatile ddrcReg_CTLR_CHIP_REG_t *) (MM_IO_BASE_DDRC + ddrcReg_CTLR_CHIP_REG_OFFSET))</span>

<span class="cm">/* ----------------------------------------------------- */</span>

<span class="cp">#define ddrcReg_CTLR_CHIP_CFG_MEM_ORG_MASK              (1 &lt;&lt; 16)</span>
<span class="cp">#define ddrcReg_CTLR_CHIP_CFG_MEM_ORG_ROW_BANK_COL      (0 &lt;&lt; 16)</span>
<span class="cp">#define ddrcReg_CTLR_CHIP_CFG_MEM_ORG_BANK_ROW_COL      (1 &lt;&lt; 16)</span>

<span class="cp">#define ddrcReg_CTLR_CHIP_CFG_AXI_ADDR_MATCH_SHIFT      8</span>
<span class="cp">#define ddrcReg_CTLR_CHIP_CFG_AXI_ADDR_MATCH_MASK       (0xff &lt;&lt; ddrcReg_CTLR_CHIP_CFG_AXI_ADDR_MATCH_SHIFT)</span>

<span class="cp">#define ddrcReg_CTLR_CHIP_CFG_AXI_ADDR_MASK_SHIFT       0</span>
<span class="cp">#define ddrcReg_CTLR_CHIP_CFG_AXI_ADDR_MASK_MASK        (0xff &lt;&lt; ddrcReg_CTLR_CHIP_CFG_AXI_ADDR_MASK_SHIFT)</span>

<span class="cm">/* -------------------------------------------------------------------- */</span>
<span class="cm">/* -------------------------------------------------------------------- */</span>
<span class="cm">/* ARM PL341 User configuration registers, offset 0x300 */</span>
<span class="cm">/* -------------------------------------------------------------------- */</span>
<span class="cm">/* -------------------------------------------------------------------- */</span>

<span class="cp">#define ddrcReg_CTLR_USER_OUTPUT_CNT                    2</span>

	<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">input</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">output</span><span class="p">[</span><span class="n">ddrcReg_CTLR_USER_OUTPUT_CNT</span><span class="p">];</span>
		<span class="kt">uint32_t</span> <span class="n">feature</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">ddrcReg_CTLR_USER_REG_t</span><span class="p">;</span>

<span class="cp">#define ddrcReg_CTLR_USER_REG_OFFSET                    0x300</span>
<span class="cp">#define ddrcReg_CTLR_USER_REGP                          ((volatile ddrcReg_CTLR_USER_REG_t *) (MM_IO_BASE_DDRC + ddrcReg_CTLR_USER_REG_OFFSET))</span>

<span class="cm">/* ----------------------------------------------------- */</span>

<span class="cp">#define ddrcReg_CTLR_USER_INPUT_STATUS_SHIFT            0</span>
<span class="cp">#define ddrcReg_CTLR_USER_INPUT_STATUS_MASK             (0xff &lt;&lt; ddrcReg_CTLR_USER_INPUT_STATUS_SHIFT)</span>

<span class="cm">/* ----------------------------------------------------- */</span>

<span class="cp">#define ddrcReg_CTLR_USER_OUTPUT_CFG_SHIFT              0</span>
<span class="cp">#define ddrcReg_CTLR_USER_OUTPUT_CFG_MASK               (0xff &lt;&lt; ddrcReg_CTLR_USER_OUTPUT_CFG_SHIFT)</span>

<span class="cp">#define ddrcReg_CTLR_USER_OUTPUT_0_CFG_SYNC_BRIDGE_SHIFT      1</span>
<span class="cp">#define ddrcReg_CTLR_USER_OUTPUT_0_CFG_SYNC_BRIDGE_MASK       (1 &lt;&lt; ddrcReg_CTLR_USER_OUTPUT_0_CFG_SYNC_BRIDGE_SHIFT)</span>
<span class="cp">#define ddrcReg_CTLR_USER_OUTPUT_0_CFG_SYNC_BRIDGE_BP134      (0 &lt;&lt; ddrcReg_CTLR_USER_OUTPUT_0_CFG_SYNC_BRIDGE_SHIFT)</span>
<span class="cp">#define ddrcReg_CTLR_USER_OUTPUT_0_CFG_SYNC_BRIDGE_PL301      (1 &lt;&lt; ddrcReg_CTLR_USER_OUTPUT_0_CFG_SYNC_BRIDGE_SHIFT)</span>
<span class="cp">#define ddrcReg_CTLR_USER_OUTPUT_0_CFG_SYNC_BRIDGE_REGISTERED ddrcReg_CTLR_USER_OUTPUT_0_CFG_SYNC_BRIDGE_PL301</span>

<span class="cm">/* ----------------------------------------------------- */</span>

<span class="cp">#define ddrcReg_CTLR_FEATURE_WRITE_BLOCK_DISABLE        (1 &lt;&lt; 2)</span>
<span class="cp">#define ddrcReg_CTLR_FEATURE_EARLY_BURST_RSP_DISABLE    (1 &lt;&lt; 0)</span>

<span class="cm">/*********************************************************************/</span>
<span class="cm">/* Broadcom DDR23 PHY register definitions */</span>
<span class="cm">/*********************************************************************/</span>

<span class="cm">/* -------------------------------------------------------------------- */</span>
<span class="cm">/* -------------------------------------------------------------------- */</span>
<span class="cm">/* Broadcom DDR23 PHY Address and Control register definitions */</span>
<span class="cm">/* -------------------------------------------------------------------- */</span>
<span class="cm">/* -------------------------------------------------------------------- */</span>

	<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">revision</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">pmCtl</span><span class="p">;</span>
		 <span class="n">REG32_RSVD</span><span class="p">(</span><span class="mh">0x0008</span><span class="p">,</span> <span class="mh">0x0010</span><span class="p">);</span>
		<span class="kt">uint32_t</span> <span class="n">pllStatus</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">pllCfg</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">pllPreDiv</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">pllDiv</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">pllCtl1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">pllCtl2</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">ssCtl</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">ssCfg</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">vdlStatic</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">vdlDynamic</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">padIdle</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">pvtComp</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">padDrive</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">clkRgltrCtl</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">ddrcReg_PHY_ADDR_CTL_REG_t</span><span class="p">;</span>

<span class="cp">#define ddrcReg_PHY_ADDR_CTL_REG_OFFSET                 0x0400</span>
<span class="cp">#define ddrcReg_PHY_ADDR_CTL_REGP                       ((volatile ddrcReg_PHY_ADDR_CTL_REG_t *) (MM_IO_BASE_DDRC + ddrcReg_PHY_ADDR_CTL_REG_OFFSET))</span>

<span class="cm">/* @todo These SS definitions are duplicates of ones below */</span>

<span class="cp">#define ddrcReg_PHY_ADDR_SS_CTRL_ENABLE                 0x00000001</span>
<span class="cp">#define ddrcReg_PHY_ADDR_SS_CFG_CYCLE_PER_TICK_MASK     0xFFFF0000</span>
<span class="cp">#define ddrcReg_PHY_ADDR_SS_CFG_CYCLE_PER_TICK_SHIFT    16</span>
<span class="cp">#define ddrcReg_PHY_ADDR_SS_CFG_MIN_CYCLE_PER_TICK      10	</span><span class="cm">/* Higher the value, lower the SS modulation frequency */</span><span class="cp"></span>
<span class="cp">#define ddrcReg_PHY_ADDR_SS_CFG_NDIV_AMPLITUDE_MASK     0x0000FFFF</span>
<span class="cp">#define ddrcReg_PHY_ADDR_SS_CFG_NDIV_AMPLITUDE_SHIFT    0</span>

<span class="cm">/* ----------------------------------------------------- */</span>

<span class="cp">#define ddrcReg_PHY_ADDR_CTL_REVISION_MAJOR_SHIFT       8</span>
<span class="cp">#define ddrcReg_PHY_ADDR_CTL_REVISION_MAJOR_MASK        (0xff &lt;&lt; ddrcReg_PHY_ADDR_CTL_REVISION_MAJOR_SHIFT)</span>

<span class="cp">#define ddrcReg_PHY_ADDR_CTL_REVISION_MINOR_SHIFT       0</span>
<span class="cp">#define ddrcReg_PHY_ADDR_CTL_REVISION_MINOR_MASK        (0xff &lt;&lt; ddrcReg_PHY_ADDR_CTL_REVISION_MINOR_SHIFT)</span>

<span class="cm">/* ----------------------------------------------------- */</span>

<span class="cp">#define ddrcReg_PHY_ADDR_CTL_CLK_PM_CTL_DDR_CLK_DISABLE (1 &lt;&lt; 0)</span>

<span class="cm">/* ----------------------------------------------------- */</span>

<span class="cp">#define ddrcReg_PHY_ADDR_CTL_PLL_STATUS_LOCKED          (1 &lt;&lt; 0)</span>

<span class="cm">/* ----------------------------------------------------- */</span>

<span class="cp">#define ddrcReg_PHY_ADDR_CTL_PLL_CFG_DIV2_CLK_RESET     (1 &lt;&lt; 31)</span>

<span class="cp">#define ddrcReg_PHY_ADDR_CTL_PLL_CFG_TEST_SEL_SHIFT     17</span>
<span class="cp">#define ddrcReg_PHY_ADDR_CTL_PLL_CFG_TEST_SEL_MASK      (0x1f &lt;&lt; ddrcReg_PHY_ADDR_CTL_PLL_CFG_TEST_SEL_SHIFT)</span>

<span class="cp">#define ddrcReg_PHY_ADDR_CTL_PLL_CFG_TEST_ENABLE        (1 &lt;&lt; 16)</span>

<span class="cp">#define ddrcReg_PHY_ADDR_CTL_PLL_CFG_BGAP_ADJ_SHIFT     12</span>
<span class="cp">#define ddrcReg_PHY_ADDR_CTL_PLL_CFG_BGAP_ADJ_MASK      (0xf &lt;&lt; ddrcReg_PHY_ADDR_CTL_PLL_CFG_BGAP_ADJ_SHIFT)</span>

<span class="cp">#define ddrcReg_PHY_ADDR_CTL_PLL_CFG_VCO_RNG            (1 &lt;&lt; 7)</span>
<span class="cp">#define ddrcReg_PHY_ADDR_CTL_PLL_CFG_CH1_PWRDWN         (1 &lt;&lt; 6)</span>
<span class="cp">#define ddrcReg_PHY_ADDR_CTL_PLL_CFG_BYPASS_ENABLE      (1 &lt;&lt; 5)</span>
<span class="cp">#define ddrcReg_PHY_ADDR_CTL_PLL_CFG_CLKOUT_ENABLE      (1 &lt;&lt; 4)</span>
<span class="cp">#define ddrcReg_PHY_ADDR_CTL_PLL_CFG_D_RESET            (1 &lt;&lt; 3)</span>
<span class="cp">#define ddrcReg_PHY_ADDR_CTL_PLL_CFG_A_RESET            (1 &lt;&lt; 2)</span>
<span class="cp">#define ddrcReg_PHY_ADDR_CTL_PLL_CFG_PWRDWN             (1 &lt;&lt; 0)</span>

<span class="cm">/* ----------------------------------------------------- */</span>

<span class="cp">#define ddrcReg_PHY_ADDR_CTL_PLL_PRE_DIV_DITHER_MFB     (1 &lt;&lt; 26)</span>
<span class="cp">#define ddrcReg_PHY_ADDR_CTL_PLL_PRE_DIV_PWRDWN         (1 &lt;&lt; 25)</span>

<span class="cp">#define ddrcReg_PHY_ADDR_CTL_PLL_PRE_DIV_MODE_SHIFT     20</span>
<span class="cp">#define ddrcReg_PHY_ADDR_CTL_PLL_PRE_DIV_MODE_MASK      (0x7 &lt;&lt; ddrcReg_PHY_ADDR_CTL_PLL_PRE_DIV_MODE_SHIFT)</span>

<span class="cp">#define ddrcReg_PHY_ADDR_CTL_PLL_PRE_DIV_INT_SHIFT      8</span>
<span class="cp">#define ddrcReg_PHY_ADDR_CTL_PLL_PRE_DIV_INT_MASK       (0x1ff &lt;&lt; ddrcReg_PHY_ADDR_CTL_PLL_PRE_DIV_INT_SHIFT)</span>

<span class="cp">#define ddrcReg_PHY_ADDR_CTL_PLL_PRE_DIV_P2_SHIFT       4</span>
<span class="cp">#define ddrcReg_PHY_ADDR_CTL_PLL_PRE_DIV_P2_MASK        (0xf &lt;&lt; ddrcReg_PHY_ADDR_CTL_PLL_PRE_DIV_P2_SHIFT)</span>

<span class="cp">#define ddrcReg_PHY_ADDR_CTL_PLL_PRE_DIV_P1_SHIFT       0</span>
<span class="cp">#define ddrcReg_PHY_ADDR_CTL_PLL_PRE_DIV_P1_MASK        (0xf &lt;&lt; ddrcReg_PHY_ADDR_CTL_PLL_PRE_DIV_P1_SHIFT)</span>

<span class="cm">/* ----------------------------------------------------- */</span>

<span class="cp">#define ddrcReg_PHY_ADDR_CTL_PLL_DIV_M1_SHIFT           24</span>
<span class="cp">#define ddrcReg_PHY_ADDR_CTL_PLL_DIV_M1_MASK            (0xff &lt;&lt; ddrcReg_PHY_ADDR_CTL_PLL_DIV_M1_SHIFT)</span>

<span class="cp">#define ddrcReg_PHY_ADDR_CTL_PLL_DIV_FRAC_SHIFT         0</span>
<span class="cp">#define ddrcReg_PHY_ADDR_CTL_PLL_DIV_FRAC_MASK          (0xffffff &lt;&lt; ddrcReg_PHY_ADDR_CTL_PLL_DIV_FRAC_SHIFT)</span>

<span class="cm">/* ----------------------------------------------------- */</span>

<span class="cp">#define ddrcReg_PHY_ADDR_CTL_PLL_CTL1_TESTA_SHIFT       30</span>
<span class="cp">#define ddrcReg_PHY_ADDR_CTL_PLL_CTL1_TESTA_MASK        (0x3 &lt;&lt; ddrcReg_PHY_ADDR_CTL_PLL_CTL1_TESTA_SHIFT)</span>

<span class="cp">#define ddrcReg_PHY_ADDR_CTL_PLL_CTL1_KVCO_XS_SHIFT     27</span>
<span class="cp">#define ddrcReg_PHY_ADDR_CTL_PLL_CTL1_KVCO_XS_MASK      (0x7 &lt;&lt; ddrcReg_PHY_ADDR_CTL_PLL_CTL1_KVCO_XS_SHIFT)</span>

<span class="cp">#define ddrcReg_PHY_ADDR_CTL_PLL_CTL1_KVCO_XF_SHIFT     24</span>
<span class="cp">#define ddrcReg_PHY_ADDR_CTL_PLL_CTL1_KVCO_XF_MASK      (0x7 &lt;&lt; ddrcReg_PHY_ADDR_CTL_PLL_CTL1_KVCO_XF_SHIFT)</span>

<span class="cp">#define ddrcReg_PHY_ADDR_CTL_PLL_CTL1_LPF_BW_SHIFT      22</span>
<span class="cp">#define ddrcReg_PHY_ADDR_CTL_PLL_CTL1_LPF_BW_MASK       (0x3 &lt;&lt; ddrcReg_PHY_ADDR_CTL_PLL_CTL1_LPF_BW_SHIFT)</span>

<span class="cp">#define ddrcReg_PHY_ADDR_CTL_PLL_CTL1_LF_ORDER          (0x1 &lt;&lt; 21)</span>

<span class="cp">#define ddrcReg_PHY_ADDR_CTL_PLL_CTL1_CN_SHIFT          19</span>
<span class="cp">#define ddrcReg_PHY_ADDR_CTL_PLL_CTL1_CN_MASK           (0x3 &lt;&lt; ddrcReg_PHY_ADDR_CTL_PLL_CTL1_CN_SHIFT)</span>

<span class="cp">#define ddrcReg_PHY_ADDR_CTL_PLL_CTL1_RN_SHIFT          17</span>
<span class="cp">#define ddrcReg_PHY_ADDR_CTL_PLL_CTL1_RN_MASK           (0x3 &lt;&lt; ddrcReg_PHY_ADDR_CTL_PLL_CTL1_RN_SHIFT)</span>

<span class="cp">#define ddrcReg_PHY_ADDR_CTL_PLL_CTL1_CP_SHIFT          15</span>
<span class="cp">#define ddrcReg_PHY_ADDR_CTL_PLL_CTL1_CP_MASK           (0x3 &lt;&lt; ddrcReg_PHY_ADDR_CTL_PLL_CTL1_CP_SHIFT)</span>

<span class="cp">#define ddrcReg_PHY_ADDR_CTL_PLL_CTL1_CZ_SHIFT          13</span>
<span class="cp">#define ddrcReg_PHY_ADDR_CTL_PLL_CTL1_CZ_MASK           (0x3 &lt;&lt; ddrcReg_PHY_ADDR_CTL_PLL_CTL1_CZ_SHIFT)</span>

<span class="cp">#define ddrcReg_PHY_ADDR_CTL_PLL_CTL1_RZ_SHIFT          10</span>
<span class="cp">#define ddrcReg_PHY_ADDR_CTL_PLL_CTL1_RZ_MASK           (0x7 &lt;&lt; ddrcReg_PHY_ADDR_CTL_PLL_CTL1_RZ_SHIFT)</span>

<span class="cp">#define ddrcReg_PHY_ADDR_CTL_PLL_CTL1_ICPX_SHIFT        5</span>
<span class="cp">#define ddrcReg_PHY_ADDR_CTL_PLL_CTL1_ICPX_MASK         (0x1f &lt;&lt; ddrcReg_PHY_ADDR_CTL_PLL_CTL1_ICPX_SHIFT)</span>

<span class="cp">#define ddrcReg_PHY_ADDR_CTL_PLL_CTL1_ICP_OFF_SHIFT     0</span>
<span class="cp">#define ddrcReg_PHY_ADDR_CTL_PLL_CTL1_ICP_OFF_MASK      (0x1f &lt;&lt; ddrcReg_PHY_ADDR_CTL_PLL_CTL1_ICP_OFF_SHIFT)</span>

<span class="cm">/* ----------------------------------------------------- */</span>
<span class="cp">#define ddrcReg_PHY_ADDR_CTL_PLL_CTL2_PTAP_ADJ_SHIFT    4</span>
<span class="cp">#define ddrcReg_PHY_ADDR_CTL_PLL_CTL2_PTAP_ADJ_MASK     (0x3 &lt;&lt; ddrcReg_PHY_ADDR_CTL_PLL_CTL2_PTAP_ADJ_SHIFT)</span>

<span class="cp">#define ddrcReg_PHY_ADDR_CTL_PLL_CTL2_CTAP_ADJ_SHIFT    2</span>
<span class="cp">#define ddrcReg_PHY_ADDR_CTL_PLL_CTL2_CTAP_ADJ_MASK     (0x3 &lt;&lt; ddrcReg_PHY_ADDR_CTL_PLL_CTL2_CTAP_ADJ_SHIFT)</span>

<span class="cp">#define ddrcReg_PHY_ADDR_CTL_PLL_CTL2_LOWCUR_ENABLE     (0x1 &lt;&lt; 1)</span>
<span class="cp">#define ddrcReg_PHY_ADDR_CTL_PLL_CTL2_BIASIN_ENABLE     (0x1 &lt;&lt; 0)</span>

<span class="cm">/* ----------------------------------------------------- */</span>

<span class="cp">#define ddrcReg_PHY_ADDR_CTL_PLL_SS_EN_ENABLE           (0x1 &lt;&lt; 0)</span>

<span class="cm">/* ----------------------------------------------------- */</span>

<span class="cp">#define ddrcReg_PHY_ADDR_CTL_PLL_SS_CFG_CYC_PER_TICK_SHIFT  16</span>
<span class="cp">#define ddrcReg_PHY_ADDR_CTL_PLL_SS_CFG_CYC_PER_TICK_MASK   (0xffff &lt;&lt; ddrcReg_PHY_ADDR_CTL_PLL_SS_CFG_CYC_PER_TICK_SHIFT)</span>

<span class="cp">#define ddrcReg_PHY_ADDR_CTL_PLL_SS_CFG_NDIV_AMP_SHIFT      0</span>
<span class="cp">#define ddrcReg_PHY_ADDR_CTL_PLL_SS_CFG_NDIV_AMP_MASK       (0xffff &lt;&lt; ddrcReg_PHY_ADDR_CTL_PLL_SS_CFG_NDIV_AMP_SHIFT)</span>

<span class="cm">/* ----------------------------------------------------- */</span>

<span class="cp">#define ddrcReg_PHY_ADDR_CTL_VDL_STATIC_OVR_FORCE           (1 &lt;&lt; 20)</span>
<span class="cp">#define ddrcReg_PHY_ADDR_CTL_VDL_STATIC_OVR_ENABLE          (1 &lt;&lt; 16)</span>

<span class="cp">#define ddrcReg_PHY_ADDR_CTL_VDL_STATIC_OVR_FALL_SHIFT      12</span>
<span class="cp">#define ddrcReg_PHY_ADDR_CTL_VDL_STATIC_OVR_FALL_MASK       (0x3 &lt;&lt; ddrcReg_PHY_ADDR_CTL_VDL_STATIC_OVR_FALL_SHIFT)</span>

<span class="cp">#define ddrcReg_PHY_ADDR_CTL_VDL_STATIC_OVR_RISE_SHIFT      8</span>
<span class="cp">#define ddrcReg_PHY_ADDR_CTL_VDL_STATIC_OVR_RISE_MASK       (0x3 &lt;&lt; ddrcReg_PHY_ADDR_CTL_VDL_STATIC_OVR_RISE_SHIFT)</span>

<span class="cp">#define ddrcReg_PHY_ADDR_CTL_VDL_STATIC_OVR_STEP_SHIFT      0</span>
<span class="cp">#define ddrcReg_PHY_ADDR_CTL_VDL_STATIC_OVR_STEP_MASK       (0x3f &lt;&lt; ddrcReg_PHY_ADDR_CTL_VDL_STATIC_OVR_STEP_SHIFT)</span>

<span class="cm">/* ----------------------------------------------------- */</span>

<span class="cp">#define ddrcReg_PHY_ADDR_CTL_VDL_DYNAMIC_OVR_ENABLE         (1 &lt;&lt; 16)</span>

<span class="cp">#define ddrcReg_PHY_ADDR_CTL_VDL_DYNAMIC_OVR_FALL_SHIFT     12</span>
<span class="cp">#define ddrcReg_PHY_ADDR_CTL_VDL_DYNAMIC_OVR_FALL_MASK      (0x3 &lt;&lt; ddrcReg_PHY_ADDR_CTL_VDL_DYNAMIC_OVR_FALL_SHIFT)</span>

<span class="cp">#define ddrcReg_PHY_ADDR_CTL_VDL_DYNAMIC_OVR_RISE_SHIFT     8</span>
<span class="cp">#define ddrcReg_PHY_ADDR_CTL_VDL_DYNAMIC_OVR_RISE_MASK      (0x3 &lt;&lt; ddrcReg_PHY_ADDR_CTL_VDL_DYNAMIC_OVR_RISE_SHIFT)</span>

<span class="cp">#define ddrcReg_PHY_ADDR_CTL_VDL_DYNAMIC_OVR_STEP_SHIFT     0</span>
<span class="cp">#define ddrcReg_PHY_ADDR_CTL_VDL_DYNAMIC_OVR_STEP_MASK      (0x3f &lt;&lt; ddrcReg_PHY_ADDR_CTL_VDL_DYNAMIC_OVR_STEP_SHIFT)</span>

<span class="cm">/* ----------------------------------------------------- */</span>

<span class="cp">#define ddrcReg_PHY_ADDR_CTL_PAD_IDLE_ENABLE            (1u &lt;&lt; 31)</span>
<span class="cp">#define ddrcReg_PHY_ADDR_CTL_PAD_IDLE_RXENB_DISABLE     (1 &lt;&lt; 8)</span>
<span class="cp">#define ddrcReg_PHY_ADDR_CTL_PAD_IDLE_CTL_IDDQ_DISABLE  (1 &lt;&lt; 6)</span>
<span class="cp">#define ddrcReg_PHY_ADDR_CTL_PAD_IDLE_CTL_REB_DISABLE   (1 &lt;&lt; 5)</span>
<span class="cp">#define ddrcReg_PHY_ADDR_CTL_PAD_IDLE_CTL_OEB_DISABLE   (1 &lt;&lt; 4)</span>
<span class="cp">#define ddrcReg_PHY_ADDR_CTL_PAD_IDLE_CKE_IDDQ_DISABLE  (1 &lt;&lt; 2)</span>
<span class="cp">#define ddrcReg_PHY_ADDR_CTL_PAD_IDLE_CKE_REB_DISABLE   (1 &lt;&lt; 1)</span>
<span class="cp">#define ddrcReg_PHY_ADDR_CTL_PAD_IDLE_CKE_OEB_DISABLE   (1 &lt;&lt; 0)</span>

<span class="cm">/* ----------------------------------------------------- */</span>

<span class="cp">#define ddrcReg_PHY_ADDR_CTL_PVT_COMP_PD_DONE           (1 &lt;&lt; 30)</span>
<span class="cp">#define ddrcReg_PHY_ADDR_CTL_PVT_COMP_ND_DONE           (1 &lt;&lt; 29)</span>
<span class="cp">#define ddrcReg_PHY_ADDR_CTL_PVT_COMP_SAMPLE_DONE       (1 &lt;&lt; 28)</span>
<span class="cp">#define ddrcReg_PHY_ADDR_CTL_PVT_COMP_SAMPLE_AUTO_ENABLE    (1 &lt;&lt; 27)</span>
<span class="cp">#define ddrcReg_PHY_ADDR_CTL_PVT_COMP_SAMPLE_ENABLE     (1 &lt;&lt; 26)</span>
<span class="cp">#define ddrcReg_PHY_ADDR_CTL_PVT_COMP_ADDR_OVR_ENABLE   (1 &lt;&lt; 25)</span>
<span class="cp">#define ddrcReg_PHY_ADDR_CTL_PVT_COMP_DQ_OVR_ENABLE     (1 &lt;&lt; 24)</span>

<span class="cp">#define ddrcReg_PHY_ADDR_CTL_PVT_COMP_PD_SHIFT          20</span>
<span class="cp">#define ddrcReg_PHY_ADDR_CTL_PVT_COMP_PD_MASK           (0xf &lt;&lt; ddrcReg_PHY_ADDR_CTL_PVT_COMP_PD_SHIFT)</span>

<span class="cp">#define ddrcReg_PHY_ADDR_CTL_PVT_COMP_ND_SHIFT          16</span>
<span class="cp">#define ddrcReg_PHY_ADDR_CTL_PVT_COMP_ND_MASK           (0xf &lt;&lt; ddrcReg_PHY_ADDR_CTL_PVT_COMP_ND_SHIFT)</span>

<span class="cp">#define ddrcReg_PHY_ADDR_CTL_PVT_COMP_ADDR_PD_SHIFT     12</span>
<span class="cp">#define ddrcReg_PHY_ADDR_CTL_PVT_COMP_ADDR_PD_MASK      (0xf &lt;&lt; ddrcReg_PHY_ADDR_CTL_PVT_COMP_ADDR_PD_SHIFT)</span>

<span class="cp">#define ddrcReg_PHY_ADDR_CTL_PVT_COMP_ADDR_ND_SHIFT     8</span>
<span class="cp">#define ddrcReg_PHY_ADDR_CTL_PVT_COMP_ADDR_ND_MASK      (0xf &lt;&lt; ddrcReg_PHY_ADDR_CTL_PVT_COMP_ADDR_ND_SHIFT)</span>

<span class="cp">#define ddrcReg_PHY_ADDR_CTL_PVT_COMP_DQ_PD_SHIFT       4</span>
<span class="cp">#define ddrcReg_PHY_ADDR_CTL_PVT_COMP_DQ_PD_MASK        (0xf &lt;&lt; ddrcReg_PHY_ADDR_CTL_PVT_COMP_DQ_PD_SHIFT)</span>

<span class="cp">#define ddrcReg_PHY_ADDR_CTL_PVT_COMP_DQ_ND_SHIFT       0</span>
<span class="cp">#define ddrcReg_PHY_ADDR_CTL_PVT_COMP_DQ_ND_MASK        (0xf &lt;&lt; ddrcReg_PHY_ADDR_CTL_PVT_COMP_DQ_ND_SHIFT)</span>

<span class="cm">/* ----------------------------------------------------- */</span>

<span class="cp">#define ddrcReg_PHY_ADDR_CTL_PAD_DRIVE_RT60B            (1 &lt;&lt; 4)</span>
<span class="cp">#define ddrcReg_PHY_ADDR_CTL_PAD_DRIVE_SEL_SSTL18       (1 &lt;&lt; 3)</span>
<span class="cp">#define ddrcReg_PHY_ADDR_CTL_PAD_DRIVE_SELTXDRV_CI      (1 &lt;&lt; 2)</span>
<span class="cp">#define ddrcReg_PHY_ADDR_CTL_PAD_DRIVE_SELRXDRV         (1 &lt;&lt; 1)</span>
<span class="cp">#define ddrcReg_PHY_ADDR_CTL_PAD_DRIVE_SLEW             (1 &lt;&lt; 0)</span>

<span class="cm">/* ----------------------------------------------------- */</span>

<span class="cp">#define ddrcReg_PHY_ADDR_CTL_CLK_RGLTR_CTL_PWR_HALF     (1 &lt;&lt; 1)</span>
<span class="cp">#define ddrcReg_PHY_ADDR_CTL_CLK_RGLTR_CTL_PWR_OFF      (1 &lt;&lt; 0)</span>

<span class="cm">/* -------------------------------------------------------------------- */</span>
<span class="cm">/* -------------------------------------------------------------------- */</span>
<span class="cm">/* Broadcom DDR23 PHY Byte Lane register definitions */</span>
<span class="cm">/* -------------------------------------------------------------------- */</span>
<span class="cm">/* -------------------------------------------------------------------- */</span>

<span class="cp">#define ddrcReg_PHY_BYTE_LANE_CNT                       2</span>
<span class="cp">#define ddrcReg_PHY_BYTE_LANE_MAX                       (ddrcReg_CTLR_BYTE_LANE_CNT - 1)</span>

<span class="cp">#define ddrcReg_PHY_BYTE_LANE_VDL_OVR_CNT               8</span>

	<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">revision</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">vdlCalibrate</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">vdlStatus</span><span class="p">;</span>
		 <span class="n">REG32_RSVD</span><span class="p">(</span><span class="mh">0x000c</span><span class="p">,</span> <span class="mh">0x0010</span><span class="p">);</span>
		<span class="kt">uint32_t</span> <span class="n">vdlOverride</span><span class="p">[</span><span class="n">ddrcReg_PHY_BYTE_LANE_VDL_OVR_CNT</span><span class="p">];</span>
		<span class="kt">uint32_t</span> <span class="n">readCtl</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">readStatus</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">readClear</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">padIdleCtl</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">padDriveCtl</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">padClkCtl</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">writeCtl</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">clkRegCtl</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">ddrcReg_PHY_BYTE_LANE_REG_t</span><span class="p">;</span>

<span class="cm">/* There are 2 instances of the byte Lane registers, one for each byte lane. */</span>
<span class="cp">#define ddrcReg_PHY_BYTE_LANE_1_REG_OFFSET              0x0500</span>
<span class="cp">#define ddrcReg_PHY_BYTE_LANE_2_REG_OFFSET              0x0600</span>

<span class="cp">#define ddrcReg_PHY_BYTE_LANE_1_REGP                    ((volatile ddrcReg_PHY_BYTE_LANE_REG_t *) (MM_IO_BASE_DDRC + ddrcReg_PHY_BYTE_LANE_1_REG_OFFSET))</span>
<span class="cp">#define ddrcReg_PHY_BYTE_LANE_2_REGP                    ((volatile ddrcReg_PHY_BYTE_LANE_REG_t *) (MM_IO_BASE_DDRC + ddrcReg_PHY_BYTE_LANE_2_REG_OFFSET))</span>

<span class="cm">/* ----------------------------------------------------- */</span>

<span class="cp">#define ddrcReg_PHY_BYTE_LANE_REVISION_MAJOR_SHIFT      8</span>
<span class="cp">#define ddrcReg_PHY_BYTE_LANE_REVISION_MAJOR_MASK       (0xff &lt;&lt; ddrcReg_PHY_BYTE_LANE_REVISION_MAJOR_SHIFT)</span>

<span class="cp">#define ddrcReg_PHY_BYTE_LANE_REVISION_MINOR_SHIFT      0</span>
<span class="cp">#define ddrcReg_PHY_BYTE_LANE_REVISION_MINOR_MASK       (0xff &lt;&lt; ddrcReg_PHY_BYTE_LANE_REVISION_MINOR_SHIFT)</span>

<span class="cm">/* ----------------------------------------------------- */</span>

<span class="cp">#define ddrcReg_PHY_BYTE_LANE_VDL_CALIB_CLK_2CYCLE      (1 &lt;&lt; 4)</span>
<span class="cp">#define ddrcReg_PHY_BYTE_LANE_VDL_CALIB_CLK_1CYCLE      (0 &lt;&lt; 4)</span>

<span class="cp">#define ddrcReg_PHY_BYTE_LANE_VDL_CALIB_TEST            (1 &lt;&lt; 3)</span>
<span class="cp">#define ddrcReg_PHY_BYTE_LANE_VDL_CALIB_ALWAYS          (1 &lt;&lt; 2)</span>
<span class="cp">#define ddrcReg_PHY_BYTE_LANE_VDL_CALIB_ONCE            (1 &lt;&lt; 1)</span>
<span class="cp">#define ddrcReg_PHY_BYTE_LANE_VDL_CALIB_FAST            (1 &lt;&lt; 0)</span>

<span class="cm">/* ----------------------------------------------------- */</span>

<span class="cm">/* The byte lane VDL status calibTotal[9:0] is comprised of [9:4] step value, [3:2] fine fall */</span>
<span class="cm">/* and [1:0] fine rise. Note that calibTotal[9:0] is located at bit 4 in the VDL status */</span>
<span class="cm">/* register. The fine rise and fall are no longer used, so add some definitions for just */</span>
<span class="cm">/* the step setting to simplify things. */</span>

<span class="cp">#define ddrcReg_PHY_BYTE_LANE_VDL_STATUS_STEP_SHIFT     8</span>
<span class="cp">#define ddrcReg_PHY_BYTE_LANE_VDL_STATUS_STEP_MASK      (0x3f &lt;&lt; ddrcReg_PHY_BYTE_LANE_VDL_STATUS_STEP_SHIFT)</span>

<span class="cp">#define ddrcReg_PHY_BYTE_LANE_VDL_STATUS_TOTAL_SHIFT    4</span>
<span class="cp">#define ddrcReg_PHY_BYTE_LANE_VDL_STATUS_TOTAL_MASK     (0x3ff &lt;&lt; ddrcReg_PHY_BYTE_LANE_VDL_STATUS_TOTAL_SHIFT)</span>

<span class="cp">#define ddrcReg_PHY_BYTE_LANE_VDL_STATUS_LOCK           (1 &lt;&lt; 1)</span>
<span class="cp">#define ddrcReg_PHY_BYTE_LANE_VDL_STATUS_IDLE           (1 &lt;&lt; 0)</span>

<span class="cm">/* ----------------------------------------------------- */</span>

<span class="cp">#define ddrcReg_PHY_BYTE_LANE_VDL_OVR_ENABLE            (1 &lt;&lt; 16)</span>

<span class="cp">#define ddrcReg_PHY_BYTE_LANE_VDL_OVR_FALL_SHIFT        12</span>
<span class="cp">#define ddrcReg_PHY_BYTE_LANE_VDL_OVR_FALL_MASK         (0x3 &lt;&lt; ddrcReg_PHY_BYTE_LANE_VDL_OVR_FALL_SHIFT)</span>

<span class="cp">#define ddrcReg_PHY_BYTE_LANE_VDL_OVR_RISE_SHIFT        8</span>
<span class="cp">#define ddrcReg_PHY_BYTE_LANE_VDL_OVR_RISE_MASK         (0x3 &lt;&lt; ddrcReg_PHY_BYTE_LANE_VDL_OVR_RISE_SHIFT)</span>

<span class="cp">#define ddrcReg_PHY_BYTE_LANE_VDL_OVR_STEP_SHIFT        0</span>
<span class="cp">#define ddrcReg_PHY_BYTE_LANE_VDL_OVR_STEP_MASK         (0x3f &lt;&lt; ddrcReg_PHY_BYTE_LANE_VDL_OVR_STEP_SHIFT)</span>

<span class="cp">#define ddrcReg_PHY_BYTE_LANE_VDL_OVR_IDX_STATIC_READ_DQS_P     0</span>
<span class="cp">#define ddrcReg_PHY_BYTE_LANE_VDL_OVR_IDX_STATIC_READ_DQS_N     1</span>
<span class="cp">#define ddrcReg_PHY_BYTE_LANE_VDL_OVR_IDX_STATIC_READ_EN        2</span>
<span class="cp">#define ddrcReg_PHY_BYTE_LANE_VDL_OVR_IDX_STATIC_WRITE_DQ_DQM   3</span>
<span class="cp">#define ddrcReg_PHY_BYTE_LANE_VDL_OVR_IDX_DYNAMIC_READ_DQS_P    4</span>
<span class="cp">#define ddrcReg_PHY_BYTE_LANE_VDL_OVR_IDX_DYNAMIC_READ_DQS_N    5</span>
<span class="cp">#define ddrcReg_PHY_BYTE_LANE_VDL_OVR_IDX_DYNAMIC_READ_EN       6</span>
<span class="cp">#define ddrcReg_PHY_BYTE_LANE_VDL_OVR_IDX_DYNAMIC_WRITE_DQ_DQM  7</span>

<span class="cm">/* ----------------------------------------------------- */</span>

<span class="cp">#define ddrcReg_PHY_BYTE_LANE_READ_CTL_DELAY_SHIFT      8</span>
<span class="cp">#define ddrcReg_PHY_BYTE_LANE_READ_CTL_DELAY_MASK       (0x3 &lt;&lt; ddrcReg_PHY_BYTE_LANE_READ_CTL_DELAY_SHIFT)</span>

<span class="cp">#define ddrcReg_PHY_BYTE_LANE_READ_CTL_DQ_ODT_ENABLE    (1 &lt;&lt; 3)</span>
<span class="cp">#define ddrcReg_PHY_BYTE_LANE_READ_CTL_DQ_ODT_ADJUST    (1 &lt;&lt; 2)</span>
<span class="cp">#define ddrcReg_PHY_BYTE_LANE_READ_CTL_RD_ODT_ENABLE    (1 &lt;&lt; 1)</span>
<span class="cp">#define ddrcReg_PHY_BYTE_LANE_READ_CTL_RD_ODT_ADJUST    (1 &lt;&lt; 0)</span>

<span class="cm">/* ----------------------------------------------------- */</span>

<span class="cp">#define ddrcReg_PHY_BYTE_LANE_READ_STATUS_ERROR_SHIFT   0</span>
<span class="cp">#define ddrcReg_PHY_BYTE_LANE_READ_STATUS_ERROR_MASK    (0xf &lt;&lt; ddrcReg_PHY_BYTE_LANE_READ_STATUS_ERROR_SHIFT)</span>

<span class="cm">/* ----------------------------------------------------- */</span>

<span class="cp">#define ddrcReg_PHY_BYTE_LANE_READ_CLEAR_STATUS         (1 &lt;&lt; 0)</span>

<span class="cm">/* ----------------------------------------------------- */</span>

<span class="cp">#define ddrcReg_PHY_BYTE_LANE_PAD_IDLE_CTL_ENABLE                   (1u &lt;&lt; 31)</span>
<span class="cp">#define ddrcReg_PHY_BYTE_LANE_PAD_IDLE_CTL_DM_RXENB_DISABLE         (1 &lt;&lt; 19)</span>
<span class="cp">#define ddrcReg_PHY_BYTE_LANE_PAD_IDLE_CTL_DM_IDDQ_DISABLE          (1 &lt;&lt; 18)</span>
<span class="cp">#define ddrcReg_PHY_BYTE_LANE_PAD_IDLE_CTL_DM_REB_DISABLE           (1 &lt;&lt; 17)</span>
<span class="cp">#define ddrcReg_PHY_BYTE_LANE_PAD_IDLE_CTL_DM_OEB_DISABLE           (1 &lt;&lt; 16)</span>
<span class="cp">#define ddrcReg_PHY_BYTE_LANE_PAD_IDLE_CTL_DQ_RXENB_DISABLE         (1 &lt;&lt; 15)</span>
<span class="cp">#define ddrcReg_PHY_BYTE_LANE_PAD_IDLE_CTL_DQ_IDDQ_DISABLE          (1 &lt;&lt; 14)</span>
<span class="cp">#define ddrcReg_PHY_BYTE_LANE_PAD_IDLE_CTL_DQ_REB_DISABLE           (1 &lt;&lt; 13)</span>
<span class="cp">#define ddrcReg_PHY_BYTE_LANE_PAD_IDLE_CTL_DQ_OEB_DISABLE           (1 &lt;&lt; 12)</span>
<span class="cp">#define ddrcReg_PHY_BYTE_LANE_PAD_IDLE_CTL_READ_ENB_RXENB_DISABLE   (1 &lt;&lt; 11)</span>
<span class="cp">#define ddrcReg_PHY_BYTE_LANE_PAD_IDLE_CTL_READ_ENB_IDDQ_DISABLE    (1 &lt;&lt; 10)</span>
<span class="cp">#define ddrcReg_PHY_BYTE_LANE_PAD_IDLE_CTL_READ_ENB_REB_DISABLE     (1 &lt;&lt; 9)</span>
<span class="cp">#define ddrcReg_PHY_BYTE_LANE_PAD_IDLE_CTL_READ_ENB_OEB_DISABLE     (1 &lt;&lt; 8)</span>
<span class="cp">#define ddrcReg_PHY_BYTE_LANE_PAD_IDLE_CTL_DQS_RXENB_DISABLE        (1 &lt;&lt; 7)</span>
<span class="cp">#define ddrcReg_PHY_BYTE_LANE_PAD_IDLE_CTL_DQS_IDDQ_DISABLE         (1 &lt;&lt; 6)</span>
<span class="cp">#define ddrcReg_PHY_BYTE_LANE_PAD_IDLE_CTL_DQS_REB_DISABLE          (1 &lt;&lt; 5)</span>
<span class="cp">#define ddrcReg_PHY_BYTE_LANE_PAD_IDLE_CTL_DQS_OEB_DISABLE          (1 &lt;&lt; 4)</span>
<span class="cp">#define ddrcReg_PHY_BYTE_LANE_PAD_IDLE_CTL_CLK_RXENB_DISABLE        (1 &lt;&lt; 3)</span>
<span class="cp">#define ddrcReg_PHY_BYTE_LANE_PAD_IDLE_CTL_CLK_IDDQ_DISABLE         (1 &lt;&lt; 2)</span>
<span class="cp">#define ddrcReg_PHY_BYTE_LANE_PAD_IDLE_CTL_CLK_REB_DISABLE          (1 &lt;&lt; 1)</span>
<span class="cp">#define ddrcReg_PHY_BYTE_LANE_PAD_IDLE_CTL_CLK_OEB_DISABLE          (1 &lt;&lt; 0)</span>

<span class="cm">/* ----------------------------------------------------- */</span>

<span class="cp">#define ddrcReg_PHY_BYTE_LANE_PAD_DRIVE_CTL_RT60B_DDR_READ_ENB      (1 &lt;&lt; 5)</span>
<span class="cp">#define ddrcReg_PHY_BYTE_LANE_PAD_DRIVE_CTL_RT60B                   (1 &lt;&lt; 4)</span>
<span class="cp">#define ddrcReg_PHY_BYTE_LANE_PAD_DRIVE_CTL_SEL_SSTL18              (1 &lt;&lt; 3)</span>
<span class="cp">#define ddrcReg_PHY_BYTE_LANE_PAD_DRIVE_CTL_SELTXDRV_CI             (1 &lt;&lt; 2)</span>
<span class="cp">#define ddrcReg_PHY_BYTE_LANE_PAD_DRIVE_CTL_SELRXDRV                (1 &lt;&lt; 1)</span>
<span class="cp">#define ddrcReg_PHY_BYTE_LANE_PAD_DRIVE_CTL_SLEW                    (1 &lt;&lt; 0)</span>

<span class="cm">/* ----------------------------------------------------- */</span>

<span class="cp">#define ddrcReg_PHY_BYTE_LANE_PAD_CLK_CTL_DISABLE                   (1 &lt;&lt; 0)</span>

<span class="cm">/* ----------------------------------------------------- */</span>

<span class="cp">#define ddrcReg_PHY_BYTE_LANE_WRITE_CTL_PREAMBLE_DDR3               (1 &lt;&lt; 0)</span>

<span class="cm">/* ----------------------------------------------------- */</span>

<span class="cp">#define ddrcReg_PHY_BYTE_LANE_CLK_REG_CTL_PWR_HALF                  (1 &lt;&lt; 1)</span>
<span class="cp">#define ddrcReg_PHY_BYTE_LANE_CLK_REG_CTL_PWR_OFF                   (1 &lt;&lt; 0)</span>

<span class="cm">/*********************************************************************/</span>
<span class="cm">/* ARM PL341 DDRC to Broadcom DDR23 PHY glue register definitions */</span>
<span class="cm">/*********************************************************************/</span>

	<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">cfg</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">actMonCnt</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">ctl</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">lbistCtl</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">lbistSeed</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">lbistStatus</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">tieOff</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">actMonClear</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">status</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">user</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">ddrcReg_CTLR_PHY_GLUE_REG_t</span><span class="p">;</span>

<span class="cp">#define ddrcReg_CTLR_PHY_GLUE_OFFSET                            0x0700</span>
<span class="cp">#define ddrcReg_CTLR_PHY_GLUE_REGP                              ((volatile ddrcReg_CTLR_PHY_GLUE_REG_t *) (MM_IO_BASE_DDRC + ddrcReg_CTLR_PHY_GLUE_OFFSET))</span>

<span class="cm">/* ----------------------------------------------------- */</span>

<span class="cm">/* DDR2 / AXI block phase alignment interrupt control */</span>
<span class="cp">#define ddrcReg_CTLR_PHY_GLUE_CFG_INT_SHIFT                     18</span>
<span class="cp">#define ddrcReg_CTLR_PHY_GLUE_CFG_INT_MASK                      (0x3 &lt;&lt; ddrcReg_CTLR_PHY_GLUE_CFG_INT_SHIFT)</span>
<span class="cp">#define ddrcReg_CTLR_PHY_GLUE_CFG_INT_OFF                       (0 &lt;&lt; ddrcReg_CTLR_PHY_GLUE_CFG_INT_SHIFT)</span>
<span class="cp">#define ddrcReg_CTLR_PHY_GLUE_CFG_INT_ON_TIGHT                  (1 &lt;&lt; ddrcReg_CTLR_PHY_GLUE_CFG_INT_SHIFT)</span>
<span class="cp">#define ddrcReg_CTLR_PHY_GLUE_CFG_INT_ON_MEDIUM                 (2 &lt;&lt; ddrcReg_CTLR_PHY_GLUE_CFG_INT_SHIFT)</span>
<span class="cp">#define ddrcReg_CTLR_PHY_GLUE_CFG_INT_ON_LOOSE                  (3 &lt;&lt; ddrcReg_CTLR_PHY_GLUE_CFG_INT_SHIFT)</span>

<span class="cp">#define ddrcReg_CTLR_PHY_GLUE_CFG_PLL_REFCLK_SHIFT              17</span>
<span class="cp">#define ddrcReg_CTLR_PHY_GLUE_CFG_PLL_REFCLK_MASK               (1 &lt;&lt; ddrcReg_CTLR_PHY_GLUE_CFG_PLL_REFCLK_SHIFT)</span>
<span class="cp">#define ddrcReg_CTLR_PHY_GLUE_CFG_PLL_REFCLK_DIFFERENTIAL       (0 &lt;&lt; ddrcReg_CTLR_PHY_GLUE_CFG_PLL_REFCLK_SHIFT)</span>
<span class="cp">#define ddrcReg_CTLR_PHY_GLUE_CFG_PLL_REFCLK_CMOS               (1 &lt;&lt; ddrcReg_CTLR_PHY_GLUE_CFG_PLL_REFCLK_SHIFT)</span>

<span class="cp">#define ddrcReg_CTLR_PHY_GLUE_CFG_DIV2CLK_TREE_SHIFT            16</span>
<span class="cp">#define ddrcReg_CTLR_PHY_GLUE_CFG_DIV2CLK_TREE_MASK             (1 &lt;&lt; ddrcReg_CTLR_PHY_GLUE_CFG_DIV2CLK_TREE_SHIFT)</span>
<span class="cp">#define ddrcReg_CTLR_PHY_GLUE_CFG_DIV2CLK_TREE_DEEP             (0 &lt;&lt; ddrcReg_CTLR_PHY_GLUE_CFG_DIV2CLK_TREE_SHIFT)</span>
<span class="cp">#define ddrcReg_CTLR_PHY_GLUE_CFG_DIV2CLK_TREE_SHALLOW          (1 &lt;&lt; ddrcReg_CTLR_PHY_GLUE_CFG_DIV2CLK_TREE_SHIFT)</span>
<span class="cp">#define ddrcReg_CTLR_PHY_GLUE_CFG_HW_FIXED_ALIGNMENT_DISABLED   ddrcReg_CTLR_PHY_GLUE_CFG_DIV2CLK_TREE_SHALLOW</span>

<span class="cp">#define ddrcReg_CTLR_PHY_GLUE_CFG_SYNC_BRIDGE_SHIFT             15</span>
<span class="cp">#define ddrcReg_CTLR_PHY_GLUE_CFG_SYNC_BRIDGE_MASK              (1 &lt;&lt; ddrcReg_CTLR_PHY_GLUE_CFG_SYNC_BRIDGE_SHIFT)</span>
<span class="cp">#define ddrcReg_CTLR_PHY_GLUE_CFG_SYNC_BRIDGE_BP134             (0 &lt;&lt; ddrcReg_CTLR_PHY_GLUE_CFG_SYNC_BRIDGE_SHIFT)</span>
<span class="cp">#define ddrcReg_CTLR_PHY_GLUE_CFG_SYNC_BRIDGE_PL301             (1 &lt;&lt; ddrcReg_CTLR_PHY_GLUE_CFG_SYNC_BRIDGE_SHIFT)</span>
<span class="cp">#define ddrcReg_CTLR_PHY_GLUE_CFG_SYNC_BRIDGE_REGISTERED        ddrcReg_CTLR_PHY_GLUE_CFG_SYNC_BRIDGE_PL301</span>

<span class="cm">/* Software control of PHY VDL updates from control register settings. Bit 13 enables the use of Bit 14. */</span>
<span class="cm">/* If software control is not enabled, then updates occur when a refresh command is issued by the hardware */</span>
<span class="cm">/* controller. If 2 chips selects are being used, then software control must be enabled. */</span>
<span class="cp">#define ddrcReg_CTLR_PHY_GLUE_CFG_PHY_VDL_UPDATE_SW_CTL_LOAD    (1 &lt;&lt; 14)</span>
<span class="cp">#define ddrcReg_CTLR_PHY_GLUE_CFG_PHY_VDL_UPDATE_SW_CTL_ENABLE  (1 &lt;&lt; 13)</span>

<span class="cm">/* Use these to bypass a pipeline stage. By default the ADDR is off but the BYTE LANE in / out are on. */</span>
<span class="cp">#define ddrcReg_CTLR_PHY_GLUE_CFG_PHY_ADDR_CTL_IN_BYPASS_PIPELINE_STAGE (1 &lt;&lt; 12)</span>
<span class="cp">#define ddrcReg_CTLR_PHY_GLUE_CFG_PHY_BYTE_LANE_IN_BYPASS_PIPELINE_STAGE (1 &lt;&lt; 11)</span>
<span class="cp">#define ddrcReg_CTLR_PHY_GLUE_CFG_PHY_BYTE_LANE_OUT_BYPASS_PIPELINE_STAGE (1 &lt;&lt; 10)</span>

<span class="cm">/* Chip select count */</span>
<span class="cp">#define ddrcReg_CTLR_PHY_GLUE_CFG_CS_CNT_SHIFT                  9</span>
<span class="cp">#define ddrcReg_CTLR_PHY_GLUE_CFG_CS_CNT_MASK                   (1 &lt;&lt; ddrcReg_CTLR_PHY_GLUE_CFG_CS_CNT_SHIFT)</span>
<span class="cp">#define ddrcReg_CTLR_PHY_GLUE_CFG_CS_CNT_1                      (0 &lt;&lt; ddrcReg_CTLR_PHY_GLUE_CFG_CS_CNT_SHIFT)</span>
<span class="cp">#define ddrcReg_CTLR_PHY_GLUE_CFG_CS_CNT_2                      (1 &lt;&lt; ddrcReg_CTLR_PHY_GLUE_CFG_CS_CNT_SHIFT)</span>

<span class="cp">#define ddrcReg_CTLR_PHY_GLUE_CFG_CLK_SHIFT                     8</span>
<span class="cp">#define ddrcReg_CTLR_PHY_GLUE_CFG_CLK_ASYNC                     (0 &lt;&lt; ddrcReg_CTLR_PHY_GLUE_CFG_CLK_SHIFT)</span>
<span class="cp">#define ddrcReg_CTLR_PHY_GLUE_CFG_CLK_SYNC                      (1 &lt;&lt; ddrcReg_CTLR_PHY_GLUE_CFG_CLK_SHIFT)</span>

<span class="cp">#define ddrcReg_CTLR_PHY_GLUE_CFG_CKE_INIT_SHIFT                7</span>
<span class="cp">#define ddrcReg_CTLR_PHY_GLUE_CFG_CKE_INIT_LOW                  (0 &lt;&lt; ddrcReg_CTLR_PHY_GLUE_CFG_CKE_INIT_SHIFT)</span>
<span class="cp">#define ddrcReg_CTLR_PHY_GLUE_CFG_CKE_INIT_HIGH                 (1 &lt;&lt; ddrcReg_CTLR_PHY_GLUE_CFG_CKE_INIT_SHIFT)</span>

<span class="cp">#define ddrcReg_CTLR_PHY_GLUE_CFG_DQM_INIT_SHIFT                6</span>
<span class="cp">#define ddrcReg_CTLR_PHY_GLUE_CFG_DQM_INIT_LOW                  (0 &lt;&lt; ddrcReg_CTLR_PHY_GLUE_CFG_DQM_INIT_SHIFT)</span>
<span class="cp">#define ddrcReg_CTLR_PHY_GLUE_CFG_DQM_INIT_HIGH                 (1 &lt;&lt; ddrcReg_CTLR_PHY_GLUE_CFG_DQM_INIT_SHIFT)</span>

<span class="cp">#define ddrcReg_CTLR_PHY_GLUE_CFG_CAS_LATENCY_SHIFT             0</span>
<span class="cp">#define ddrcReg_CTLR_PHY_GLUE_CFG_CAS_LATENCY_MASK              (0x7 &lt;&lt; ddrcReg_CTLR_PHY_GLUE_CFG_CAS_LATENCY_SHIFT)</span>

<span class="cm">/* ----------------------------------------------------- */</span>
<span class="cp">#define ddrcReg_CTLR_PHY_GLUE_STATUS_PHASE_SHIFT                0</span>
<span class="cp">#define ddrcReg_CTLR_PHY_GLUE_STATUS_PHASE_MASK                 (0x7f &lt;&lt; ddrcReg_CTLR_PHY_GLUE_STATUS_PHASE_SHIFT)</span>

<span class="cm">/* ---- Public Function Prototypes --------------------------------------- */</span>

<span class="cp">#ifdef __cplusplus</span>
<span class="p">}</span>				<span class="cm">/* end extern &quot;C&quot; */</span>
<span class="cp">#endif</span>
<span class="cp">#endif				</span><span class="cm">/* DDRC_REG_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:6}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../../javascript/docco.min.js"></script>
</html>
