# SOME DESCRIPTIVE TITLE.
# Copyright (C) 2025, The QEMU Project Developers
# This file is distributed under the same license as the QEMU package.
# FIRST AUTHOR <EMAIL@ADDRESS>, YEAR.
#
#, fuzzy
msgid ""
msgstr ""
"Project-Id-Version: QEMU master\n"
"Report-Msgid-Bugs-To: \n"
"POT-Creation-Date: 2025-10-27 05:37+0000\n"
"PO-Revision-Date: YEAR-MO-DA HO:MI+ZONE\n"
"Last-Translator: FULL NAME <EMAIL@ADDRESS>\n"
"Language-Team: LANGUAGE <LL@li.org>\n"
"MIME-Version: 1.0\n"
"Content-Type: text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding: 8bit\n"

#: ../../../system/target-xtensa.rst:4
msgid "Xtensa System emulator"
msgstr ""

#: ../../../system/target-xtensa.rst:6
msgid ""
"Two executables cover simulation of both Xtensa endian options, ``qemu-"
"system-xtensa`` and ``qemu-system-xtensaeb``. Two different machine types "
"are emulated:"
msgstr ""

#: ../../../system/target-xtensa.rst:10
msgid "Xtensa emulator pseudo board \\\"sim\\\""
msgstr ""

#: ../../../system/target-xtensa.rst:12
msgid "Avnet LX60/LX110/LX200 board"
msgstr ""

#: ../../../system/target-xtensa.rst:14
msgid ""
"The sim pseudo board emulation provides an environment similar to one "
"provided by the proprietary Tensilica ISS. It supports:"
msgstr ""

#: ../../../system/target-xtensa.rst:17 ../../../system/target-xtensa.rst:23
msgid "A range of Xtensa CPUs, default is the DC232B"
msgstr ""

#: ../../../system/target-xtensa.rst:19
msgid "Console and filesystem access via semihosting calls"
msgstr ""

#: ../../../system/target-xtensa.rst:21
msgid "The Avnet LX60/LX110/LX200 emulation supports:"
msgstr ""

#: ../../../system/target-xtensa.rst:25
msgid "16550 UART"
msgstr ""

#: ../../../system/target-xtensa.rst:27
msgid "OpenCores 10/100 Mbps Ethernet MAC"
msgstr ""
