#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000002923a114580 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000002923a18f1a0_0 .net "PC", 31 0, v000002923a18a550_0;  1 drivers
v000002923a18f9c0_0 .var "clk", 0 0;
v000002923a190be0_0 .net "clkout", 0 0, L_000002923a14dde0;  1 drivers
v000002923a18f920_0 .net "cycles_consumed", 31 0, v000002923a190820_0;  1 drivers
v000002923a18f060_0 .var "rst", 0 0;
S_000002923a0b6580 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000002923a114580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000002923a130740 .param/l "RType" 0 4 2, C4<000000>;
P_000002923a130778 .param/l "add" 0 4 5, C4<100000>;
P_000002923a1307b0 .param/l "addi" 0 4 8, C4<001000>;
P_000002923a1307e8 .param/l "addu" 0 4 5, C4<100001>;
P_000002923a130820 .param/l "and_" 0 4 5, C4<100100>;
P_000002923a130858 .param/l "andi" 0 4 8, C4<001100>;
P_000002923a130890 .param/l "beq" 0 4 10, C4<000100>;
P_000002923a1308c8 .param/l "bne" 0 4 10, C4<000101>;
P_000002923a130900 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002923a130938 .param/l "j" 0 4 12, C4<000010>;
P_000002923a130970 .param/l "jal" 0 4 12, C4<000011>;
P_000002923a1309a8 .param/l "jr" 0 4 6, C4<001000>;
P_000002923a1309e0 .param/l "lw" 0 4 8, C4<100011>;
P_000002923a130a18 .param/l "nor_" 0 4 5, C4<100111>;
P_000002923a130a50 .param/l "or_" 0 4 5, C4<100101>;
P_000002923a130a88 .param/l "ori" 0 4 8, C4<001101>;
P_000002923a130ac0 .param/l "sgt" 0 4 6, C4<101011>;
P_000002923a130af8 .param/l "sll" 0 4 6, C4<000000>;
P_000002923a130b30 .param/l "slt" 0 4 5, C4<101010>;
P_000002923a130b68 .param/l "slti" 0 4 8, C4<101010>;
P_000002923a130ba0 .param/l "srl" 0 4 6, C4<000010>;
P_000002923a130bd8 .param/l "sub" 0 4 5, C4<100010>;
P_000002923a130c10 .param/l "subu" 0 4 5, C4<100011>;
P_000002923a130c48 .param/l "sw" 0 4 8, C4<101011>;
P_000002923a130c80 .param/l "xor_" 0 4 5, C4<100110>;
P_000002923a130cb8 .param/l "xori" 0 4 8, C4<001110>;
L_000002923a14d280 .functor NOT 1, v000002923a18f060_0, C4<0>, C4<0>, C4<0>;
L_000002923a14dd70 .functor NOT 1, v000002923a18f060_0, C4<0>, C4<0>, C4<0>;
L_000002923a14cf70 .functor NOT 1, v000002923a18f060_0, C4<0>, C4<0>, C4<0>;
L_000002923a14d3d0 .functor NOT 1, v000002923a18f060_0, C4<0>, C4<0>, C4<0>;
L_000002923a14dd00 .functor NOT 1, v000002923a18f060_0, C4<0>, C4<0>, C4<0>;
L_000002923a14d520 .functor NOT 1, v000002923a18f060_0, C4<0>, C4<0>, C4<0>;
L_000002923a14d670 .functor NOT 1, v000002923a18f060_0, C4<0>, C4<0>, C4<0>;
L_000002923a14d2f0 .functor NOT 1, v000002923a18f060_0, C4<0>, C4<0>, C4<0>;
L_000002923a14dde0 .functor OR 1, v000002923a18f9c0_0, v000002923a11a500_0, C4<0>, C4<0>;
L_000002923a14de50 .functor OR 1, L_000002923a1d9f80, L_000002923a1d96c0, C4<0>, C4<0>;
L_000002923a14d8a0 .functor AND 1, L_000002923a1da700, L_000002923a1dad40, C4<1>, C4<1>;
L_000002923a14d4b0 .functor NOT 1, v000002923a18f060_0, C4<0>, C4<0>, C4<0>;
L_000002923a14d1a0 .functor OR 1, L_000002923a1da980, L_000002923a1da340, C4<0>, C4<0>;
L_000002923a14d7c0 .functor OR 1, L_000002923a14d1a0, L_000002923a1d94e0, C4<0>, C4<0>;
L_000002923a14d600 .functor OR 1, L_000002923a1dade0, L_000002923a1efab0, C4<0>, C4<0>;
L_000002923a14d050 .functor AND 1, L_000002923a1d9580, L_000002923a14d600, C4<1>, C4<1>;
L_000002923a14d830 .functor OR 1, L_000002923a1f0370, L_000002923a1ef970, C4<0>, C4<0>;
L_000002923a14d6e0 .functor AND 1, L_000002923a1f02d0, L_000002923a14d830, C4<1>, C4<1>;
L_000002923a14d910 .functor NOT 1, L_000002923a14dde0, C4<0>, C4<0>, C4<0>;
v000002923a188bb0_0 .net "ALUOp", 3 0, v000002923a11aa00_0;  1 drivers
v000002923a188c50_0 .net "ALUResult", 31 0, v000002923a1896f0_0;  1 drivers
v000002923a188cf0_0 .net "ALUSrc", 0 0, v000002923a11adc0_0;  1 drivers
v000002923a18cda0_0 .net "ALUin2", 31 0, L_000002923a1efa10;  1 drivers
v000002923a18b220_0 .net "MemReadEn", 0 0, v000002923a11a320_0;  1 drivers
v000002923a18cb20_0 .net "MemWriteEn", 0 0, v000002923a119ec0_0;  1 drivers
v000002923a18c080_0 .net "MemtoReg", 0 0, v000002923a11a3c0_0;  1 drivers
v000002923a18b860_0 .net "PC", 31 0, v000002923a18a550_0;  alias, 1 drivers
v000002923a18ba40_0 .net "PCPlus1", 31 0, L_000002923a1da0c0;  1 drivers
v000002923a18b5e0_0 .net "PCsrc", 0 0, v000002923a189f10_0;  1 drivers
v000002923a18cc60_0 .net "RegDst", 0 0, v000002923a119920_0;  1 drivers
v000002923a18be00_0 .net "RegWriteEn", 0 0, v000002923a11a460_0;  1 drivers
v000002923a18c120_0 .net "WriteRegister", 4 0, L_000002923a1d9300;  1 drivers
v000002923a18c260_0 .net *"_ivl_0", 0 0, L_000002923a14d280;  1 drivers
L_000002923a190fd0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002923a18c300_0 .net/2u *"_ivl_10", 4 0, L_000002923a190fd0;  1 drivers
L_000002923a1913c0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002923a18bfe0_0 .net *"_ivl_101", 15 0, L_000002923a1913c0;  1 drivers
v000002923a18bc20_0 .net *"_ivl_102", 31 0, L_000002923a1da020;  1 drivers
L_000002923a191408 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002923a18bea0_0 .net *"_ivl_105", 25 0, L_000002923a191408;  1 drivers
L_000002923a191450 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002923a18c580_0 .net/2u *"_ivl_106", 31 0, L_000002923a191450;  1 drivers
v000002923a18bf40_0 .net *"_ivl_108", 0 0, L_000002923a1da700;  1 drivers
L_000002923a191498 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000002923a18b680_0 .net/2u *"_ivl_110", 5 0, L_000002923a191498;  1 drivers
v000002923a18b720_0 .net *"_ivl_112", 0 0, L_000002923a1dad40;  1 drivers
v000002923a18c3a0_0 .net *"_ivl_115", 0 0, L_000002923a14d8a0;  1 drivers
v000002923a18cd00_0 .net *"_ivl_116", 47 0, L_000002923a1da5c0;  1 drivers
L_000002923a1914e0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002923a18b180_0 .net *"_ivl_119", 15 0, L_000002923a1914e0;  1 drivers
L_000002923a191018 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002923a18ce40_0 .net/2u *"_ivl_12", 5 0, L_000002923a191018;  1 drivers
v000002923a18c620_0 .net *"_ivl_120", 47 0, L_000002923a1da7a0;  1 drivers
L_000002923a191528 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002923a18b400_0 .net *"_ivl_123", 15 0, L_000002923a191528;  1 drivers
v000002923a18b900_0 .net *"_ivl_125", 0 0, L_000002923a1da160;  1 drivers
v000002923a18bae0_0 .net *"_ivl_126", 31 0, L_000002923a1da200;  1 drivers
v000002923a18b0e0_0 .net *"_ivl_128", 47 0, L_000002923a1d9800;  1 drivers
v000002923a18afa0_0 .net *"_ivl_130", 47 0, L_000002923a1d9c60;  1 drivers
v000002923a18c760_0 .net *"_ivl_132", 47 0, L_000002923a1d91c0;  1 drivers
v000002923a18b7c0_0 .net *"_ivl_134", 47 0, L_000002923a1d9760;  1 drivers
v000002923a18bb80_0 .net *"_ivl_14", 0 0, L_000002923a18f4c0;  1 drivers
v000002923a18c440_0 .net *"_ivl_140", 0 0, L_000002923a14d4b0;  1 drivers
L_000002923a1915b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002923a18b040_0 .net/2u *"_ivl_142", 31 0, L_000002923a1915b8;  1 drivers
L_000002923a191690 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000002923a18b9a0_0 .net/2u *"_ivl_146", 5 0, L_000002923a191690;  1 drivers
v000002923a18c1c0_0 .net *"_ivl_148", 0 0, L_000002923a1da980;  1 drivers
L_000002923a1916d8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000002923a18ca80_0 .net/2u *"_ivl_150", 5 0, L_000002923a1916d8;  1 drivers
v000002923a18c4e0_0 .net *"_ivl_152", 0 0, L_000002923a1da340;  1 drivers
v000002923a18bcc0_0 .net *"_ivl_155", 0 0, L_000002923a14d1a0;  1 drivers
L_000002923a191720 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000002923a18bd60_0 .net/2u *"_ivl_156", 5 0, L_000002923a191720;  1 drivers
v000002923a18b2c0_0 .net *"_ivl_158", 0 0, L_000002923a1d94e0;  1 drivers
L_000002923a191060 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000002923a18c6c0_0 .net/2u *"_ivl_16", 4 0, L_000002923a191060;  1 drivers
v000002923a18c800_0 .net *"_ivl_161", 0 0, L_000002923a14d7c0;  1 drivers
L_000002923a191768 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002923a18b360_0 .net/2u *"_ivl_162", 15 0, L_000002923a191768;  1 drivers
v000002923a18c8a0_0 .net *"_ivl_164", 31 0, L_000002923a1daa20;  1 drivers
v000002923a18c940_0 .net *"_ivl_167", 0 0, L_000002923a1d9a80;  1 drivers
v000002923a18b4a0_0 .net *"_ivl_168", 15 0, L_000002923a1daac0;  1 drivers
v000002923a18c9e0_0 .net *"_ivl_170", 31 0, L_000002923a1d9d00;  1 drivers
v000002923a18cbc0_0 .net *"_ivl_174", 31 0, L_000002923a1dac00;  1 drivers
L_000002923a1917b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002923a18b540_0 .net *"_ivl_177", 25 0, L_000002923a1917b0;  1 drivers
L_000002923a1917f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002923a18d370_0 .net/2u *"_ivl_178", 31 0, L_000002923a1917f8;  1 drivers
v000002923a18e590_0 .net *"_ivl_180", 0 0, L_000002923a1d9580;  1 drivers
L_000002923a191840 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002923a18e270_0 .net/2u *"_ivl_182", 5 0, L_000002923a191840;  1 drivers
v000002923a18deb0_0 .net *"_ivl_184", 0 0, L_000002923a1dade0;  1 drivers
L_000002923a191888 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002923a18e1d0_0 .net/2u *"_ivl_186", 5 0, L_000002923a191888;  1 drivers
v000002923a18ebd0_0 .net *"_ivl_188", 0 0, L_000002923a1efab0;  1 drivers
v000002923a18dcd0_0 .net *"_ivl_19", 4 0, L_000002923a18f560;  1 drivers
v000002923a18de10_0 .net *"_ivl_191", 0 0, L_000002923a14d600;  1 drivers
v000002923a18dd70_0 .net *"_ivl_193", 0 0, L_000002923a14d050;  1 drivers
L_000002923a1918d0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002923a18dff0_0 .net/2u *"_ivl_194", 5 0, L_000002923a1918d0;  1 drivers
v000002923a18df50_0 .net *"_ivl_196", 0 0, L_000002923a1f0cd0;  1 drivers
L_000002923a191918 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002923a18d690_0 .net/2u *"_ivl_198", 31 0, L_000002923a191918;  1 drivers
L_000002923a190f88 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002923a18e770_0 .net/2u *"_ivl_2", 5 0, L_000002923a190f88;  1 drivers
v000002923a18ed10_0 .net *"_ivl_20", 4 0, L_000002923a18f600;  1 drivers
v000002923a18d410_0 .net *"_ivl_200", 31 0, L_000002923a1f0a50;  1 drivers
v000002923a18d4b0_0 .net *"_ivl_204", 31 0, L_000002923a1f0230;  1 drivers
L_000002923a191960 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002923a18d190_0 .net *"_ivl_207", 25 0, L_000002923a191960;  1 drivers
L_000002923a1919a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002923a18ec70_0 .net/2u *"_ivl_208", 31 0, L_000002923a1919a8;  1 drivers
v000002923a18e130_0 .net *"_ivl_210", 0 0, L_000002923a1f02d0;  1 drivers
L_000002923a1919f0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002923a18e090_0 .net/2u *"_ivl_212", 5 0, L_000002923a1919f0;  1 drivers
v000002923a18db90_0 .net *"_ivl_214", 0 0, L_000002923a1f0370;  1 drivers
L_000002923a191a38 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002923a18dc30_0 .net/2u *"_ivl_216", 5 0, L_000002923a191a38;  1 drivers
v000002923a18e310_0 .net *"_ivl_218", 0 0, L_000002923a1ef970;  1 drivers
v000002923a18e3b0_0 .net *"_ivl_221", 0 0, L_000002923a14d830;  1 drivers
v000002923a18d550_0 .net *"_ivl_223", 0 0, L_000002923a14d6e0;  1 drivers
L_000002923a191a80 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002923a18e450_0 .net/2u *"_ivl_224", 5 0, L_000002923a191a80;  1 drivers
v000002923a18d5f0_0 .net *"_ivl_226", 0 0, L_000002923a1efb50;  1 drivers
v000002923a18e4f0_0 .net *"_ivl_228", 31 0, L_000002923a1f04b0;  1 drivers
v000002923a18cfb0_0 .net *"_ivl_24", 0 0, L_000002923a14cf70;  1 drivers
L_000002923a1910a8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002923a18d230_0 .net/2u *"_ivl_26", 4 0, L_000002923a1910a8;  1 drivers
v000002923a18d730_0 .net *"_ivl_29", 4 0, L_000002923a18fc40;  1 drivers
v000002923a18e630_0 .net *"_ivl_32", 0 0, L_000002923a14d3d0;  1 drivers
L_000002923a1910f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002923a18d7d0_0 .net/2u *"_ivl_34", 4 0, L_000002923a1910f0;  1 drivers
v000002923a18d870_0 .net *"_ivl_37", 4 0, L_000002923a18fe20;  1 drivers
v000002923a18ee50_0 .net *"_ivl_40", 0 0, L_000002923a14dd00;  1 drivers
L_000002923a191138 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002923a18e810_0 .net/2u *"_ivl_42", 15 0, L_000002923a191138;  1 drivers
v000002923a18e6d0_0 .net *"_ivl_45", 15 0, L_000002923a1d9da0;  1 drivers
v000002923a18edb0_0 .net *"_ivl_48", 0 0, L_000002923a14d520;  1 drivers
v000002923a18d910_0 .net *"_ivl_5", 5 0, L_000002923a18f2e0;  1 drivers
L_000002923a191180 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002923a18ea90_0 .net/2u *"_ivl_50", 36 0, L_000002923a191180;  1 drivers
L_000002923a1911c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002923a18e8b0_0 .net/2u *"_ivl_52", 31 0, L_000002923a1911c8;  1 drivers
v000002923a18e950_0 .net *"_ivl_55", 4 0, L_000002923a1d9080;  1 drivers
v000002923a18e9f0_0 .net *"_ivl_56", 36 0, L_000002923a1da480;  1 drivers
v000002923a18d9b0_0 .net *"_ivl_58", 36 0, L_000002923a1d9120;  1 drivers
v000002923a18eb30_0 .net *"_ivl_62", 0 0, L_000002923a14d670;  1 drivers
L_000002923a191210 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002923a18d050_0 .net/2u *"_ivl_64", 5 0, L_000002923a191210;  1 drivers
v000002923a18d0f0_0 .net *"_ivl_67", 5 0, L_000002923a1da3e0;  1 drivers
v000002923a18da50_0 .net *"_ivl_70", 0 0, L_000002923a14d2f0;  1 drivers
L_000002923a191258 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002923a18d2d0_0 .net/2u *"_ivl_72", 57 0, L_000002923a191258;  1 drivers
L_000002923a1912a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002923a18daf0_0 .net/2u *"_ivl_74", 31 0, L_000002923a1912a0;  1 drivers
v000002923a18fa60_0 .net *"_ivl_77", 25 0, L_000002923a1daca0;  1 drivers
v000002923a18f7e0_0 .net *"_ivl_78", 57 0, L_000002923a1da520;  1 drivers
v000002923a18fec0_0 .net *"_ivl_8", 0 0, L_000002923a14dd70;  1 drivers
v000002923a190dc0_0 .net *"_ivl_80", 57 0, L_000002923a1d9e40;  1 drivers
L_000002923a1912e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002923a190d20_0 .net/2u *"_ivl_84", 31 0, L_000002923a1912e8;  1 drivers
L_000002923a191330 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002923a1903c0_0 .net/2u *"_ivl_88", 5 0, L_000002923a191330;  1 drivers
v000002923a190640_0 .net *"_ivl_90", 0 0, L_000002923a1d9f80;  1 drivers
L_000002923a191378 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002923a190b40_0 .net/2u *"_ivl_92", 5 0, L_000002923a191378;  1 drivers
v000002923a190e60_0 .net *"_ivl_94", 0 0, L_000002923a1d96c0;  1 drivers
v000002923a190780_0 .net *"_ivl_97", 0 0, L_000002923a14de50;  1 drivers
v000002923a18fb00_0 .net *"_ivl_98", 47 0, L_000002923a1d8fe0;  1 drivers
v000002923a18f100_0 .net "adderResult", 31 0, L_000002923a1dae80;  1 drivers
v000002923a190c80_0 .net "address", 31 0, L_000002923a1d9b20;  1 drivers
v000002923a1906e0_0 .net "clk", 0 0, L_000002923a14dde0;  alias, 1 drivers
v000002923a190820_0 .var "cycles_consumed", 31 0;
v000002923a1908c0_0 .net "extImm", 31 0, L_000002923a1dab60;  1 drivers
v000002923a190460_0 .net "funct", 5 0, L_000002923a1d9bc0;  1 drivers
v000002923a18efc0_0 .net "hlt", 0 0, v000002923a11a500_0;  1 drivers
v000002923a18fce0_0 .net "imm", 15 0, L_000002923a1da660;  1 drivers
v000002923a190140_0 .net "immediate", 31 0, L_000002923a1ef830;  1 drivers
v000002923a190960_0 .net "input_clk", 0 0, v000002923a18f9c0_0;  1 drivers
v000002923a18f240_0 .net "instruction", 31 0, L_000002923a1d9940;  1 drivers
v000002923a18f6a0_0 .net "memoryReadData", 31 0, v000002923a18a050_0;  1 drivers
v000002923a18ff60_0 .net "nextPC", 31 0, L_000002923a1da840;  1 drivers
v000002923a1900a0_0 .net "opcode", 5 0, L_000002923a18f380;  1 drivers
v000002923a190320_0 .net "rd", 4 0, L_000002923a18f740;  1 drivers
v000002923a190aa0_0 .net "readData1", 31 0, L_000002923a14d750;  1 drivers
v000002923a190500_0 .net "readData1_w", 31 0, L_000002923a1f0550;  1 drivers
v000002923a18f880_0 .net "readData2", 31 0, L_000002923a14d590;  1 drivers
v000002923a190000_0 .net "rs", 4 0, L_000002923a18fd80;  1 drivers
v000002923a1901e0_0 .net "rst", 0 0, v000002923a18f060_0;  1 drivers
v000002923a1905a0_0 .net "rt", 4 0, L_000002923a1d9620;  1 drivers
v000002923a18fba0_0 .net "shamt", 31 0, L_000002923a1d9ee0;  1 drivers
v000002923a190280_0 .net "wire_instruction", 31 0, L_000002923a14d980;  1 drivers
v000002923a18f420_0 .net "writeData", 31 0, L_000002923a1f0050;  1 drivers
v000002923a190a00_0 .net "zero", 0 0, L_000002923a1f0e10;  1 drivers
L_000002923a18f2e0 .part L_000002923a1d9940, 26, 6;
L_000002923a18f380 .functor MUXZ 6, L_000002923a18f2e0, L_000002923a190f88, L_000002923a14d280, C4<>;
L_000002923a18f4c0 .cmp/eq 6, L_000002923a18f380, L_000002923a191018;
L_000002923a18f560 .part L_000002923a1d9940, 11, 5;
L_000002923a18f600 .functor MUXZ 5, L_000002923a18f560, L_000002923a191060, L_000002923a18f4c0, C4<>;
L_000002923a18f740 .functor MUXZ 5, L_000002923a18f600, L_000002923a190fd0, L_000002923a14dd70, C4<>;
L_000002923a18fc40 .part L_000002923a1d9940, 21, 5;
L_000002923a18fd80 .functor MUXZ 5, L_000002923a18fc40, L_000002923a1910a8, L_000002923a14cf70, C4<>;
L_000002923a18fe20 .part L_000002923a1d9940, 16, 5;
L_000002923a1d9620 .functor MUXZ 5, L_000002923a18fe20, L_000002923a1910f0, L_000002923a14d3d0, C4<>;
L_000002923a1d9da0 .part L_000002923a1d9940, 0, 16;
L_000002923a1da660 .functor MUXZ 16, L_000002923a1d9da0, L_000002923a191138, L_000002923a14dd00, C4<>;
L_000002923a1d9080 .part L_000002923a1d9940, 6, 5;
L_000002923a1da480 .concat [ 5 32 0 0], L_000002923a1d9080, L_000002923a1911c8;
L_000002923a1d9120 .functor MUXZ 37, L_000002923a1da480, L_000002923a191180, L_000002923a14d520, C4<>;
L_000002923a1d9ee0 .part L_000002923a1d9120, 0, 32;
L_000002923a1da3e0 .part L_000002923a1d9940, 0, 6;
L_000002923a1d9bc0 .functor MUXZ 6, L_000002923a1da3e0, L_000002923a191210, L_000002923a14d670, C4<>;
L_000002923a1daca0 .part L_000002923a1d9940, 0, 26;
L_000002923a1da520 .concat [ 26 32 0 0], L_000002923a1daca0, L_000002923a1912a0;
L_000002923a1d9e40 .functor MUXZ 58, L_000002923a1da520, L_000002923a191258, L_000002923a14d2f0, C4<>;
L_000002923a1d9b20 .part L_000002923a1d9e40, 0, 32;
L_000002923a1da0c0 .arith/sum 32, v000002923a18a550_0, L_000002923a1912e8;
L_000002923a1d9f80 .cmp/eq 6, L_000002923a18f380, L_000002923a191330;
L_000002923a1d96c0 .cmp/eq 6, L_000002923a18f380, L_000002923a191378;
L_000002923a1d8fe0 .concat [ 32 16 0 0], L_000002923a1d9b20, L_000002923a1913c0;
L_000002923a1da020 .concat [ 6 26 0 0], L_000002923a18f380, L_000002923a191408;
L_000002923a1da700 .cmp/eq 32, L_000002923a1da020, L_000002923a191450;
L_000002923a1dad40 .cmp/eq 6, L_000002923a1d9bc0, L_000002923a191498;
L_000002923a1da5c0 .concat [ 32 16 0 0], L_000002923a14d750, L_000002923a1914e0;
L_000002923a1da7a0 .concat [ 32 16 0 0], v000002923a18a550_0, L_000002923a191528;
L_000002923a1da160 .part L_000002923a1da660, 15, 1;
LS_000002923a1da200_0_0 .concat [ 1 1 1 1], L_000002923a1da160, L_000002923a1da160, L_000002923a1da160, L_000002923a1da160;
LS_000002923a1da200_0_4 .concat [ 1 1 1 1], L_000002923a1da160, L_000002923a1da160, L_000002923a1da160, L_000002923a1da160;
LS_000002923a1da200_0_8 .concat [ 1 1 1 1], L_000002923a1da160, L_000002923a1da160, L_000002923a1da160, L_000002923a1da160;
LS_000002923a1da200_0_12 .concat [ 1 1 1 1], L_000002923a1da160, L_000002923a1da160, L_000002923a1da160, L_000002923a1da160;
LS_000002923a1da200_0_16 .concat [ 1 1 1 1], L_000002923a1da160, L_000002923a1da160, L_000002923a1da160, L_000002923a1da160;
LS_000002923a1da200_0_20 .concat [ 1 1 1 1], L_000002923a1da160, L_000002923a1da160, L_000002923a1da160, L_000002923a1da160;
LS_000002923a1da200_0_24 .concat [ 1 1 1 1], L_000002923a1da160, L_000002923a1da160, L_000002923a1da160, L_000002923a1da160;
LS_000002923a1da200_0_28 .concat [ 1 1 1 1], L_000002923a1da160, L_000002923a1da160, L_000002923a1da160, L_000002923a1da160;
LS_000002923a1da200_1_0 .concat [ 4 4 4 4], LS_000002923a1da200_0_0, LS_000002923a1da200_0_4, LS_000002923a1da200_0_8, LS_000002923a1da200_0_12;
LS_000002923a1da200_1_4 .concat [ 4 4 4 4], LS_000002923a1da200_0_16, LS_000002923a1da200_0_20, LS_000002923a1da200_0_24, LS_000002923a1da200_0_28;
L_000002923a1da200 .concat [ 16 16 0 0], LS_000002923a1da200_1_0, LS_000002923a1da200_1_4;
L_000002923a1d9800 .concat [ 16 32 0 0], L_000002923a1da660, L_000002923a1da200;
L_000002923a1d9c60 .arith/sum 48, L_000002923a1da7a0, L_000002923a1d9800;
L_000002923a1d91c0 .functor MUXZ 48, L_000002923a1d9c60, L_000002923a1da5c0, L_000002923a14d8a0, C4<>;
L_000002923a1d9760 .functor MUXZ 48, L_000002923a1d91c0, L_000002923a1d8fe0, L_000002923a14de50, C4<>;
L_000002923a1dae80 .part L_000002923a1d9760, 0, 32;
L_000002923a1da840 .functor MUXZ 32, L_000002923a1da0c0, L_000002923a1dae80, v000002923a189f10_0, C4<>;
L_000002923a1d9940 .functor MUXZ 32, L_000002923a14d980, L_000002923a1915b8, L_000002923a14d4b0, C4<>;
L_000002923a1da980 .cmp/eq 6, L_000002923a18f380, L_000002923a191690;
L_000002923a1da340 .cmp/eq 6, L_000002923a18f380, L_000002923a1916d8;
L_000002923a1d94e0 .cmp/eq 6, L_000002923a18f380, L_000002923a191720;
L_000002923a1daa20 .concat [ 16 16 0 0], L_000002923a1da660, L_000002923a191768;
L_000002923a1d9a80 .part L_000002923a1da660, 15, 1;
LS_000002923a1daac0_0_0 .concat [ 1 1 1 1], L_000002923a1d9a80, L_000002923a1d9a80, L_000002923a1d9a80, L_000002923a1d9a80;
LS_000002923a1daac0_0_4 .concat [ 1 1 1 1], L_000002923a1d9a80, L_000002923a1d9a80, L_000002923a1d9a80, L_000002923a1d9a80;
LS_000002923a1daac0_0_8 .concat [ 1 1 1 1], L_000002923a1d9a80, L_000002923a1d9a80, L_000002923a1d9a80, L_000002923a1d9a80;
LS_000002923a1daac0_0_12 .concat [ 1 1 1 1], L_000002923a1d9a80, L_000002923a1d9a80, L_000002923a1d9a80, L_000002923a1d9a80;
L_000002923a1daac0 .concat [ 4 4 4 4], LS_000002923a1daac0_0_0, LS_000002923a1daac0_0_4, LS_000002923a1daac0_0_8, LS_000002923a1daac0_0_12;
L_000002923a1d9d00 .concat [ 16 16 0 0], L_000002923a1da660, L_000002923a1daac0;
L_000002923a1dab60 .functor MUXZ 32, L_000002923a1d9d00, L_000002923a1daa20, L_000002923a14d7c0, C4<>;
L_000002923a1dac00 .concat [ 6 26 0 0], L_000002923a18f380, L_000002923a1917b0;
L_000002923a1d9580 .cmp/eq 32, L_000002923a1dac00, L_000002923a1917f8;
L_000002923a1dade0 .cmp/eq 6, L_000002923a1d9bc0, L_000002923a191840;
L_000002923a1efab0 .cmp/eq 6, L_000002923a1d9bc0, L_000002923a191888;
L_000002923a1f0cd0 .cmp/eq 6, L_000002923a18f380, L_000002923a1918d0;
L_000002923a1f0a50 .functor MUXZ 32, L_000002923a1dab60, L_000002923a191918, L_000002923a1f0cd0, C4<>;
L_000002923a1ef830 .functor MUXZ 32, L_000002923a1f0a50, L_000002923a1d9ee0, L_000002923a14d050, C4<>;
L_000002923a1f0230 .concat [ 6 26 0 0], L_000002923a18f380, L_000002923a191960;
L_000002923a1f02d0 .cmp/eq 32, L_000002923a1f0230, L_000002923a1919a8;
L_000002923a1f0370 .cmp/eq 6, L_000002923a1d9bc0, L_000002923a1919f0;
L_000002923a1ef970 .cmp/eq 6, L_000002923a1d9bc0, L_000002923a191a38;
L_000002923a1efb50 .cmp/eq 6, L_000002923a18f380, L_000002923a191a80;
L_000002923a1f04b0 .functor MUXZ 32, L_000002923a14d750, v000002923a18a550_0, L_000002923a1efb50, C4<>;
L_000002923a1f0550 .functor MUXZ 32, L_000002923a1f04b0, L_000002923a14d590, L_000002923a14d6e0, C4<>;
S_000002923a130d00 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000002923a0b6580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002923a124d60 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002923a14dad0 .functor NOT 1, v000002923a11adc0_0, C4<0>, C4<0>, C4<0>;
v000002923a11a1e0_0 .net *"_ivl_0", 0 0, L_000002923a14dad0;  1 drivers
v000002923a11a640_0 .net "in1", 31 0, L_000002923a14d590;  alias, 1 drivers
v000002923a1197e0_0 .net "in2", 31 0, L_000002923a1ef830;  alias, 1 drivers
v000002923a11ad20_0 .net "out", 31 0, L_000002923a1efa10;  alias, 1 drivers
v000002923a119740_0 .net "s", 0 0, v000002923a11adc0_0;  alias, 1 drivers
L_000002923a1efa10 .functor MUXZ 32, L_000002923a1ef830, L_000002923a14d590, L_000002923a14dad0, C4<>;
S_000002923a0b6710 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000002923a0b6580;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000002923a1880a0 .param/l "RType" 0 4 2, C4<000000>;
P_000002923a1880d8 .param/l "add" 0 4 5, C4<100000>;
P_000002923a188110 .param/l "addi" 0 4 8, C4<001000>;
P_000002923a188148 .param/l "addu" 0 4 5, C4<100001>;
P_000002923a188180 .param/l "and_" 0 4 5, C4<100100>;
P_000002923a1881b8 .param/l "andi" 0 4 8, C4<001100>;
P_000002923a1881f0 .param/l "beq" 0 4 10, C4<000100>;
P_000002923a188228 .param/l "bne" 0 4 10, C4<000101>;
P_000002923a188260 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002923a188298 .param/l "j" 0 4 12, C4<000010>;
P_000002923a1882d0 .param/l "jal" 0 4 12, C4<000011>;
P_000002923a188308 .param/l "jr" 0 4 6, C4<001000>;
P_000002923a188340 .param/l "lw" 0 4 8, C4<100011>;
P_000002923a188378 .param/l "nor_" 0 4 5, C4<100111>;
P_000002923a1883b0 .param/l "or_" 0 4 5, C4<100101>;
P_000002923a1883e8 .param/l "ori" 0 4 8, C4<001101>;
P_000002923a188420 .param/l "sgt" 0 4 6, C4<101011>;
P_000002923a188458 .param/l "sll" 0 4 6, C4<000000>;
P_000002923a188490 .param/l "slt" 0 4 5, C4<101010>;
P_000002923a1884c8 .param/l "slti" 0 4 8, C4<101010>;
P_000002923a188500 .param/l "srl" 0 4 6, C4<000010>;
P_000002923a188538 .param/l "sub" 0 4 5, C4<100010>;
P_000002923a188570 .param/l "subu" 0 4 5, C4<100011>;
P_000002923a1885a8 .param/l "sw" 0 4 8, C4<101011>;
P_000002923a1885e0 .param/l "xor_" 0 4 5, C4<100110>;
P_000002923a188618 .param/l "xori" 0 4 8, C4<001110>;
v000002923a11aa00_0 .var "ALUOp", 3 0;
v000002923a11adc0_0 .var "ALUSrc", 0 0;
v000002923a11a320_0 .var "MemReadEn", 0 0;
v000002923a119ec0_0 .var "MemWriteEn", 0 0;
v000002923a11a3c0_0 .var "MemtoReg", 0 0;
v000002923a119920_0 .var "RegDst", 0 0;
v000002923a11a460_0 .var "RegWriteEn", 0 0;
v000002923a11af00_0 .net "funct", 5 0, L_000002923a1d9bc0;  alias, 1 drivers
v000002923a11a500_0 .var "hlt", 0 0;
v000002923a11a8c0_0 .net "opcode", 5 0, L_000002923a18f380;  alias, 1 drivers
v000002923a11a960_0 .net "rst", 0 0, v000002923a18f060_0;  alias, 1 drivers
E_000002923a124e60 .event anyedge, v000002923a11a960_0, v000002923a11a8c0_0, v000002923a11af00_0;
S_0000029239fd69c0 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000002923a0b6580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000002923a1250a0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000002923a14d980 .functor BUFZ 32, L_000002923a1d9260, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002923a11b040_0 .net "Data_Out", 31 0, L_000002923a14d980;  alias, 1 drivers
v000002923a11b0e0 .array "InstMem", 0 1023, 31 0;
v000002923a119880_0 .net *"_ivl_0", 31 0, L_000002923a1d9260;  1 drivers
v000002923a11b220_0 .net *"_ivl_3", 9 0, L_000002923a1da8e0;  1 drivers
v000002923a11a5a0_0 .net *"_ivl_4", 11 0, L_000002923a1da2a0;  1 drivers
L_000002923a191570 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002923a11b400_0 .net *"_ivl_7", 1 0, L_000002923a191570;  1 drivers
v000002923a11b4a0_0 .net "addr", 31 0, v000002923a18a550_0;  alias, 1 drivers
v000002923a11b540_0 .var/i "i", 31 0;
L_000002923a1d9260 .array/port v000002923a11b0e0, L_000002923a1da2a0;
L_000002923a1da8e0 .part v000002923a18a550_0, 0, 10;
L_000002923a1da2a0 .concat [ 10 2 0 0], L_000002923a1da8e0, L_000002923a191570;
S_0000029239fd6b50 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000002923a0b6580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000002923a14d750 .functor BUFZ 32, L_000002923a1d98a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002923a14d590 .functor BUFZ 32, L_000002923a1d9440, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002923a119ba0_0 .net *"_ivl_0", 31 0, L_000002923a1d98a0;  1 drivers
v000002923a119c40_0 .net *"_ivl_10", 6 0, L_000002923a1d99e0;  1 drivers
L_000002923a191648 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002923a0f75c0_0 .net *"_ivl_13", 1 0, L_000002923a191648;  1 drivers
v000002923a0f7660_0 .net *"_ivl_2", 6 0, L_000002923a1d93a0;  1 drivers
L_000002923a191600 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002923a189dd0_0 .net *"_ivl_5", 1 0, L_000002923a191600;  1 drivers
v000002923a188f70_0 .net *"_ivl_8", 31 0, L_000002923a1d9440;  1 drivers
v000002923a189290_0 .net "clk", 0 0, L_000002923a14dde0;  alias, 1 drivers
v000002923a189d30_0 .var/i "i", 31 0;
v000002923a188e30_0 .net "readData1", 31 0, L_000002923a14d750;  alias, 1 drivers
v000002923a188ed0_0 .net "readData2", 31 0, L_000002923a14d590;  alias, 1 drivers
v000002923a1890b0_0 .net "readRegister1", 4 0, L_000002923a18fd80;  alias, 1 drivers
v000002923a189510_0 .net "readRegister2", 4 0, L_000002923a1d9620;  alias, 1 drivers
v000002923a1889d0 .array "registers", 31 0, 31 0;
v000002923a189b50_0 .net "rst", 0 0, v000002923a18f060_0;  alias, 1 drivers
v000002923a189470_0 .net "we", 0 0, v000002923a11a460_0;  alias, 1 drivers
v000002923a1886b0_0 .net "writeData", 31 0, L_000002923a1f0050;  alias, 1 drivers
v000002923a189010_0 .net "writeRegister", 4 0, L_000002923a1d9300;  alias, 1 drivers
E_000002923a1250e0/0 .event negedge, v000002923a11a960_0;
E_000002923a1250e0/1 .event posedge, v000002923a189290_0;
E_000002923a1250e0 .event/or E_000002923a1250e0/0, E_000002923a1250e0/1;
L_000002923a1d98a0 .array/port v000002923a1889d0, L_000002923a1d93a0;
L_000002923a1d93a0 .concat [ 5 2 0 0], L_000002923a18fd80, L_000002923a191600;
L_000002923a1d9440 .array/port v000002923a1889d0, L_000002923a1d99e0;
L_000002923a1d99e0 .concat [ 5 2 0 0], L_000002923a1d9620, L_000002923a191648;
S_000002923a0b4c30 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_0000029239fd6b50;
 .timescale 0 0;
v000002923a119a60_0 .var/i "i", 31 0;
S_000002923a0b4dc0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000002923a0b6580;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000002923a125220 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000002923a14cfe0 .functor NOT 1, v000002923a119920_0, C4<0>, C4<0>, C4<0>;
v000002923a1895b0_0 .net *"_ivl_0", 0 0, L_000002923a14cfe0;  1 drivers
v000002923a189150_0 .net "in1", 4 0, L_000002923a1d9620;  alias, 1 drivers
v000002923a1891f0_0 .net "in2", 4 0, L_000002923a18f740;  alias, 1 drivers
v000002923a188930_0 .net "out", 4 0, L_000002923a1d9300;  alias, 1 drivers
v000002923a18a370_0 .net "s", 0 0, v000002923a119920_0;  alias, 1 drivers
L_000002923a1d9300 .functor MUXZ 5, L_000002923a18f740, L_000002923a1d9620, L_000002923a14cfe0, C4<>;
S_000002923a0e4a70 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000002923a0b6580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002923a1252a0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002923a14d9f0 .functor NOT 1, v000002923a11a3c0_0, C4<0>, C4<0>, C4<0>;
v000002923a188890_0 .net *"_ivl_0", 0 0, L_000002923a14d9f0;  1 drivers
v000002923a189330_0 .net "in1", 31 0, v000002923a1896f0_0;  alias, 1 drivers
v000002923a189fb0_0 .net "in2", 31 0, v000002923a18a050_0;  alias, 1 drivers
v000002923a1893d0_0 .net "out", 31 0, L_000002923a1f0050;  alias, 1 drivers
v000002923a18a2d0_0 .net "s", 0 0, v000002923a11a3c0_0;  alias, 1 drivers
L_000002923a1f0050 .functor MUXZ 32, v000002923a18a050_0, v000002923a1896f0_0, L_000002923a14d9f0, C4<>;
S_000002923a0e4c00 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000002923a0b6580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000002923a0d0120 .param/l "ADD" 0 9 12, C4<0000>;
P_000002923a0d0158 .param/l "AND" 0 9 12, C4<0010>;
P_000002923a0d0190 .param/l "NOR" 0 9 12, C4<0101>;
P_000002923a0d01c8 .param/l "OR" 0 9 12, C4<0011>;
P_000002923a0d0200 .param/l "SGT" 0 9 12, C4<0111>;
P_000002923a0d0238 .param/l "SLL" 0 9 12, C4<1000>;
P_000002923a0d0270 .param/l "SLT" 0 9 12, C4<0110>;
P_000002923a0d02a8 .param/l "SRL" 0 9 12, C4<1001>;
P_000002923a0d02e0 .param/l "SUB" 0 9 12, C4<0001>;
P_000002923a0d0318 .param/l "XOR" 0 9 12, C4<0100>;
P_000002923a0d0350 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000002923a0d0388 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000002923a191ac8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002923a188d90_0 .net/2u *"_ivl_0", 31 0, L_000002923a191ac8;  1 drivers
v000002923a189650_0 .net "opSel", 3 0, v000002923a11aa00_0;  alias, 1 drivers
v000002923a189970_0 .net "operand1", 31 0, L_000002923a1f0550;  alias, 1 drivers
v000002923a188750_0 .net "operand2", 31 0, L_000002923a1efa10;  alias, 1 drivers
v000002923a1896f0_0 .var "result", 31 0;
v000002923a189790_0 .net "zero", 0 0, L_000002923a1f0e10;  alias, 1 drivers
E_000002923a125520 .event anyedge, v000002923a11aa00_0, v000002923a189970_0, v000002923a11ad20_0;
L_000002923a1f0e10 .cmp/eq 32, v000002923a1896f0_0, L_000002923a191ac8;
S_000002923a0d03d0 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000002923a0b6580;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000002923a18a670 .param/l "RType" 0 4 2, C4<000000>;
P_000002923a18a6a8 .param/l "add" 0 4 5, C4<100000>;
P_000002923a18a6e0 .param/l "addi" 0 4 8, C4<001000>;
P_000002923a18a718 .param/l "addu" 0 4 5, C4<100001>;
P_000002923a18a750 .param/l "and_" 0 4 5, C4<100100>;
P_000002923a18a788 .param/l "andi" 0 4 8, C4<001100>;
P_000002923a18a7c0 .param/l "beq" 0 4 10, C4<000100>;
P_000002923a18a7f8 .param/l "bne" 0 4 10, C4<000101>;
P_000002923a18a830 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002923a18a868 .param/l "j" 0 4 12, C4<000010>;
P_000002923a18a8a0 .param/l "jal" 0 4 12, C4<000011>;
P_000002923a18a8d8 .param/l "jr" 0 4 6, C4<001000>;
P_000002923a18a910 .param/l "lw" 0 4 8, C4<100011>;
P_000002923a18a948 .param/l "nor_" 0 4 5, C4<100111>;
P_000002923a18a980 .param/l "or_" 0 4 5, C4<100101>;
P_000002923a18a9b8 .param/l "ori" 0 4 8, C4<001101>;
P_000002923a18a9f0 .param/l "sgt" 0 4 6, C4<101011>;
P_000002923a18aa28 .param/l "sll" 0 4 6, C4<000000>;
P_000002923a18aa60 .param/l "slt" 0 4 5, C4<101010>;
P_000002923a18aa98 .param/l "slti" 0 4 8, C4<101010>;
P_000002923a18aad0 .param/l "srl" 0 4 6, C4<000010>;
P_000002923a18ab08 .param/l "sub" 0 4 5, C4<100010>;
P_000002923a18ab40 .param/l "subu" 0 4 5, C4<100011>;
P_000002923a18ab78 .param/l "sw" 0 4 8, C4<101011>;
P_000002923a18abb0 .param/l "xor_" 0 4 5, C4<100110>;
P_000002923a18abe8 .param/l "xori" 0 4 8, C4<001110>;
v000002923a189f10_0 .var "PCsrc", 0 0;
v000002923a189830_0 .net "funct", 5 0, L_000002923a1d9bc0;  alias, 1 drivers
v000002923a18a230_0 .net "opcode", 5 0, L_000002923a18f380;  alias, 1 drivers
v000002923a1898d0_0 .net "operand1", 31 0, L_000002923a14d750;  alias, 1 drivers
v000002923a1887f0_0 .net "operand2", 31 0, L_000002923a1efa10;  alias, 1 drivers
v000002923a189a10_0 .net "rst", 0 0, v000002923a18f060_0;  alias, 1 drivers
E_000002923a125620/0 .event anyedge, v000002923a11a960_0, v000002923a11a8c0_0, v000002923a188e30_0, v000002923a11ad20_0;
E_000002923a125620/1 .event anyedge, v000002923a11af00_0;
E_000002923a125620 .event/or E_000002923a125620/0, E_000002923a125620/1;
S_000002923a18ac30 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000002923a0b6580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000002923a189ab0 .array "DataMem", 0 1023, 31 0;
v000002923a18a0f0_0 .net "address", 31 0, v000002923a1896f0_0;  alias, 1 drivers
v000002923a189bf0_0 .net "clock", 0 0, L_000002923a14d910;  1 drivers
v000002923a189c90_0 .net "data", 31 0, L_000002923a14d590;  alias, 1 drivers
v000002923a189e70_0 .var/i "i", 31 0;
v000002923a18a050_0 .var "q", 31 0;
v000002923a18a190_0 .net "rden", 0 0, v000002923a11a320_0;  alias, 1 drivers
v000002923a18a410_0 .net "wren", 0 0, v000002923a119ec0_0;  alias, 1 drivers
E_000002923a1256a0 .event posedge, v000002923a189bf0_0;
S_000002923a18adc0 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000002923a0b6580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000002923a1255e0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000002923a18a4b0_0 .net "PCin", 31 0, L_000002923a1da840;  alias, 1 drivers
v000002923a18a550_0 .var "PCout", 31 0;
v000002923a188a70_0 .net "clk", 0 0, L_000002923a14dde0;  alias, 1 drivers
v000002923a188b10_0 .net "rst", 0 0, v000002923a18f060_0;  alias, 1 drivers
    .scope S_000002923a0d03d0;
T_0 ;
    %wait E_000002923a125620;
    %load/vec4 v000002923a189a10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002923a189f10_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002923a18a230_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000002923a1898d0_0;
    %load/vec4 v000002923a1887f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000002923a18a230_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000002923a1898d0_0;
    %load/vec4 v000002923a1887f0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000002923a18a230_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000002923a18a230_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000002923a18a230_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000002923a189830_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000002923a189f10_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002923a18adc0;
T_1 ;
    %wait E_000002923a1250e0;
    %load/vec4 v000002923a188b10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002923a18a550_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002923a18a4b0_0;
    %assign/vec4 v000002923a18a550_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000029239fd69c0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002923a11b540_0, 0, 32;
T_2.0 ;
    %load/vec4 v000002923a11b540_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002923a11b540_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002923a11b0e0, 0, 4;
    %load/vec4 v000002923a11b540_0;
    %addi 1, 0, 32;
    %store/vec4 v000002923a11b540_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537395200, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002923a11b0e0, 0, 4;
    %pushi/vec4 537919492, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002923a11b0e0, 0, 4;
    %pushi/vec4 537985027, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002923a11b0e0, 0, 4;
    %pushi/vec4 538181632, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002923a11b0e0, 0, 4;
    %pushi/vec4 537460736, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002923a11b0e0, 0, 4;
    %pushi/vec4 19945514, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002923a11b0e0, 0, 4;
    %pushi/vec4 291504150, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002923a11b0e0, 0, 4;
    %pushi/vec4 537788416, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002923a11b0e0, 0, 4;
    %pushi/vec4 537853952, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002923a11b0e0, 0, 4;
    %pushi/vec4 32069674, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002923a11b0e0, 0, 4;
    %pushi/vec4 291504132, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002923a11b0e0, 0, 4;
    %pushi/vec4 30502944, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002923a11b0e0, 0, 4;
    %pushi/vec4 569311233, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002923a11b0e0, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002923a11b0e0, 0, 4;
    %pushi/vec4 29388832, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002923a11b0e0, 0, 4;
    %pushi/vec4 30699552, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002923a11b0e0, 0, 4;
    %pushi/vec4 537526272, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002923a11b0e0, 0, 4;
    %pushi/vec4 22108202, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002923a11b0e0, 0, 4;
    %pushi/vec4 291504136, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002923a11b0e0, 0, 4;
    %pushi/vec4 21002272, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002923a11b0e0, 0, 4;
    %pushi/vec4 30392352, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002923a11b0e0, 0, 4;
    %pushi/vec4 2400714752, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002923a11b0e0, 0, 4;
    %pushi/vec4 385875970, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002923a11b0e0, 0, 4;
    %pushi/vec4 554172417, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002923a11b0e0, 0, 4;
    %pushi/vec4 558497793, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002923a11b0e0, 0, 4;
    %pushi/vec4 201326609, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002923a11b0e0, 0, 4;
    %pushi/vec4 556335105, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002923a11b0e0, 0, 4;
    %pushi/vec4 201326597, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002923a11b0e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002923a11b0e0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002923a11b0e0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002923a11b0e0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002923a11b0e0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002923a11b0e0, 0, 4;
    %end;
    .thread T_2;
    .scope S_000002923a0b6710;
T_3 ;
    %wait E_000002923a124e60;
    %load/vec4 v000002923a11a960_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000002923a11a500_0, 0;
    %split/vec4 4;
    %assign/vec4 v000002923a11aa00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002923a11adc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002923a11a460_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002923a119ec0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002923a11a3c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002923a11a320_0, 0;
    %assign/vec4 v000002923a119920_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000002923a11a500_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000002923a11aa00_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000002923a11adc0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002923a11a460_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002923a119ec0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002923a11a3c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002923a11a320_0, 0, 1;
    %store/vec4 v000002923a119920_0, 0, 1;
    %load/vec4 v000002923a11a8c0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002923a11a500_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002923a119920_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002923a11a460_0, 0;
    %load/vec4 v000002923a11af00_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002923a11aa00_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002923a11aa00_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002923a11aa00_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002923a11aa00_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002923a11aa00_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002923a11aa00_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002923a11aa00_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000002923a11aa00_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002923a11aa00_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000002923a11aa00_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002923a11adc0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002923a11aa00_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002923a11adc0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000002923a11aa00_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002923a11aa00_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002923a11a460_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002923a119920_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002923a11adc0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002923a11a460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002923a119920_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002923a11adc0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002923a11aa00_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002923a11a460_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002923a11adc0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002923a11aa00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002923a11a460_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002923a11adc0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002923a11aa00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002923a11a460_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002923a11adc0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002923a11aa00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002923a11a460_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002923a11adc0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002923a11a320_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002923a11a460_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002923a11adc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002923a11a3c0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002923a119ec0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002923a11adc0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002923a11aa00_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002923a11aa00_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000029239fd6b50;
T_4 ;
    %wait E_000002923a1250e0;
    %fork t_1, S_000002923a0b4c30;
    %jmp t_0;
    .scope S_000002923a0b4c30;
t_1 ;
    %load/vec4 v000002923a189b50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002923a119a60_0, 0, 32;
T_4.2 ;
    %load/vec4 v000002923a119a60_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002923a119a60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002923a1889d0, 0, 4;
    %load/vec4 v000002923a119a60_0;
    %addi 1, 0, 32;
    %store/vec4 v000002923a119a60_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002923a189470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000002923a1886b0_0;
    %load/vec4 v000002923a189010_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002923a1889d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002923a1889d0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000029239fd6b50;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000029239fd6b50;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002923a189d30_0, 0, 32;
T_5.0 ;
    %load/vec4 v000002923a189d30_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000002923a189d30_0;
    %ix/getv/s 4, v000002923a189d30_0;
    %load/vec4a v000002923a1889d0, 4;
    %ix/getv/s 4, v000002923a189d30_0;
    %load/vec4a v000002923a1889d0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000002923a189d30_0;
    %addi 1, 0, 32;
    %store/vec4 v000002923a189d30_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000002923a0e4c00;
T_6 ;
    %wait E_000002923a125520;
    %load/vec4 v000002923a189650_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002923a1896f0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000002923a189970_0;
    %load/vec4 v000002923a188750_0;
    %add;
    %assign/vec4 v000002923a1896f0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000002923a189970_0;
    %load/vec4 v000002923a188750_0;
    %sub;
    %assign/vec4 v000002923a1896f0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000002923a189970_0;
    %load/vec4 v000002923a188750_0;
    %and;
    %assign/vec4 v000002923a1896f0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000002923a189970_0;
    %load/vec4 v000002923a188750_0;
    %or;
    %assign/vec4 v000002923a1896f0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000002923a189970_0;
    %load/vec4 v000002923a188750_0;
    %xor;
    %assign/vec4 v000002923a1896f0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000002923a189970_0;
    %load/vec4 v000002923a188750_0;
    %or;
    %inv;
    %assign/vec4 v000002923a1896f0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000002923a189970_0;
    %load/vec4 v000002923a188750_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000002923a1896f0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000002923a188750_0;
    %load/vec4 v000002923a189970_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000002923a1896f0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000002923a189970_0;
    %ix/getv 4, v000002923a188750_0;
    %shiftl 4;
    %assign/vec4 v000002923a1896f0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000002923a189970_0;
    %ix/getv 4, v000002923a188750_0;
    %shiftr 4;
    %assign/vec4 v000002923a1896f0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002923a18ac30;
T_7 ;
    %wait E_000002923a1256a0;
    %load/vec4 v000002923a18a190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000002923a18a0f0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000002923a189ab0, 4;
    %assign/vec4 v000002923a18a050_0, 0;
T_7.0 ;
    %load/vec4 v000002923a18a410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000002923a189c90_0;
    %ix/getv 3, v000002923a18a0f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002923a189ab0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002923a18ac30;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002923a189e70_0, 0, 32;
T_8.0 ;
    %load/vec4 v000002923a189e70_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002923a189e70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002923a189ab0, 0, 4;
    %load/vec4 v000002923a189e70_0;
    %addi 1, 0, 32;
    %store/vec4 v000002923a189e70_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002923a189ab0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002923a189ab0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002923a189ab0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002923a189ab0, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002923a189ab0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002923a189ab0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002923a189ab0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002923a189ab0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002923a189ab0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002923a189ab0, 0, 4;
    %pushi/vec4 22, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002923a189ab0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002923a189ab0, 0, 4;
    %end;
    .thread T_8;
    .scope S_000002923a18ac30;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002923a189e70_0, 0, 32;
T_9.0 ;
    %load/vec4 v000002923a189e70_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000002923a189e70_0;
    %load/vec4a v000002923a189ab0, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000002923a189e70_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000002923a189e70_0;
    %addi 1, 0, 32;
    %store/vec4 v000002923a189e70_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000002923a0b6580;
T_10 ;
    %wait E_000002923a1250e0;
    %load/vec4 v000002923a1901e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002923a190820_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000002923a190820_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002923a190820_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000002923a114580;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002923a18f9c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002923a18f060_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000002923a114580;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000002923a18f9c0_0;
    %inv;
    %assign/vec4 v000002923a18f9c0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000002923a114580;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./SparseMatrixCount/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002923a18f060_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002923a18f060_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000002923a18f920_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
