{"Source Block": ["hdl/library/axi_ad9144/axi_ad9144.v@182:192@HdlStmAssign", "  assign up_clk = s_axi_aclk;\n  assign up_rstn = s_axi_aresetn;\n\n  // dual/quad cores\n\n  assign tx_data = (PCORE_QUAD_DUAL_N == 1) ? tx_data_s : tx_data_s[127:0];\n\n  // device interface\n\n  axi_ad9144_if i_if (\n    .tx_clk (tx_clk),\n"], "Clone Blocks": [["hdl/library/axi_ad9144/axi_ad9144.v@177:187", "  wire    [ 31:0]                           up_rdata_s;\n  wire                                      up_rack_s;\n\n  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n  assign up_rstn = s_axi_aresetn;\n\n  // dual/quad cores\n\n  assign tx_data = (PCORE_QUAD_DUAL_N == 1) ? tx_data_s : tx_data_s[127:0];\n"], ["hdl/library/axi_ad9144/axi_ad9144.v@178:188", "  wire                                      up_rack_s;\n\n  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n  assign up_rstn = s_axi_aresetn;\n\n  // dual/quad cores\n\n  assign tx_data = (PCORE_QUAD_DUAL_N == 1) ? tx_data_s : tx_data_s[127:0];\n\n"]], "Diff Content": {"Delete": [[187, "  assign tx_data = (PCORE_QUAD_DUAL_N == 1) ? tx_data_s : tx_data_s[127:0];\n"]], "Add": [[187, "  assign tx_data = (QUAD_OR_DUAL_N == 1) ? tx_data_s : tx_data_s[127:0];\n"]]}}