<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/goodkook/ETRI050_DesignKit/devel/Ref_Design/CPU_6502/emulation/Gowin/CPU_6502_RT2/impl/gwsynthesis/CPU_6502.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/goodkook/ETRI050_DesignKit/devel/Ref_Design/CPU_6502/emulation/Gowin/CPU_6502_RT2/src/cpu_wrapper.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/home/goodkook/ETRI050_DesignKit/devel/Ref_Design/CPU_6502/emulation/Gowin/CPU_6502_RT2/src/cpu_wrapper.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Jun 11 16:36:48 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C C1/I0</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C C1/I0</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>2819</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>1571</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>576</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>sys_clk_emu</td>
<td>Base</td>
<td>1000.000</td>
<td>1.000
<td>0.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td>clk_emu </td>
</tr>
<tr>
<td>sys_clk_dut</td>
<td>Base</td>
<td>1000.000</td>
<td>1.000
<td>0.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td>clk_dut </td>
</tr>
<tr>
<td>_Clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>_Clk_LUT3_F/F </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>sys_clk_emu</td>
<td>1.000(MHz)</td>
<td>203.381(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>sys_clk_dut</td>
<td>1.000(MHz)</td>
<td>53.981(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>_Clk</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">59.636(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>sys_clk_emu</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk_emu</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk_dut</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk_dut</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>_Clk</td>
<td>Setup</td>
<td>-1123.250</td>
<td>454</td>
</tr>
<tr>
<td>_Clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-9.452</td>
<td>Memory.0.2/DO[0]</td>
<td>u_cpu.u_ALU8.temp_BI[7]_LUT3_F_I2_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_DFFCE_D/D</td>
<td>_Clk:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>0.098</td>
<td>19.329</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-8.942</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_F_MUX2_LUT8_S0_O_DFFP_D/Q</td>
<td>Memory.0.9/AD[3]</td>
<td>sys_clk_dut:[R]</td>
<td>_Clk:[R]</td>
<td>10.000</td>
<td>-0.060</td>
<td>18.932</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-8.743</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_F_MUX2_LUT8_S0_O_DFFP_D/Q</td>
<td>Memory.0.8/AD[3]</td>
<td>sys_clk_dut:[R]</td>
<td>_Clk:[R]</td>
<td>10.000</td>
<td>-0.069</td>
<td>18.743</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-8.326</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_F_MUX2_LUT8_S0_O_DFFP_D/Q</td>
<td>Memory.0.7/AD[3]</td>
<td>sys_clk_dut:[R]</td>
<td>_Clk:[R]</td>
<td>10.000</td>
<td>-0.078</td>
<td>18.335</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-8.143</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_F_MUX2_LUT8_S0_O_DFFP_D/Q</td>
<td>Memory.0.6/AD[3]</td>
<td>sys_clk_dut:[R]</td>
<td>_Clk:[R]</td>
<td>10.000</td>
<td>-0.069</td>
<td>18.142</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-7.894</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_F_MUX2_LUT8_S0_O_DFFP_D/Q</td>
<td>Memory.0.30/AD[0]</td>
<td>sys_clk_dut:[R]</td>
<td>_Clk:[R]</td>
<td>10.000</td>
<td>-0.069</td>
<td>17.894</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-7.881</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_F_MUX2_LUT8_S0_O_DFFP_D/Q</td>
<td>Memory.0.9/AD[5]</td>
<td>sys_clk_dut:[R]</td>
<td>_Clk:[R]</td>
<td>10.000</td>
<td>-0.060</td>
<td>17.871</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-7.801</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_F_MUX2_LUT8_S0_O_DFFP_D/Q</td>
<td>Memory.0.9/AD[4]</td>
<td>sys_clk_dut:[R]</td>
<td>_Clk:[R]</td>
<td>10.000</td>
<td>-0.060</td>
<td>17.791</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-7.764</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_F_MUX2_LUT8_S0_O_DFFP_D/Q</td>
<td>Memory.0.30/AD[3]</td>
<td>sys_clk_dut:[R]</td>
<td>_Clk:[R]</td>
<td>10.000</td>
<td>-0.069</td>
<td>17.764</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-7.756</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_F_MUX2_LUT8_S0_O_DFFP_D/Q</td>
<td>Memory.0.9/AD[2]</td>
<td>sys_clk_dut:[R]</td>
<td>_Clk:[R]</td>
<td>10.000</td>
<td>-0.060</td>
<td>17.746</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-7.732</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_F_MUX2_LUT8_S0_O_DFFP_D/Q</td>
<td>Memory.0.5/AD[3]</td>
<td>sys_clk_dut:[R]</td>
<td>_Clk:[R]</td>
<td>10.000</td>
<td>-0.060</td>
<td>17.722</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-7.721</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_F_MUX2_LUT8_S0_O_DFFP_D/Q</td>
<td>Memory.0.27/AD[3]</td>
<td>sys_clk_dut:[R]</td>
<td>_Clk:[R]</td>
<td>10.000</td>
<td>-0.088</td>
<td>17.739</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-7.714</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_F_MUX2_LUT8_S0_O_DFFP_D/Q</td>
<td>Memory.0.29/AD[0]</td>
<td>sys_clk_dut:[R]</td>
<td>_Clk:[R]</td>
<td>10.000</td>
<td>-0.060</td>
<td>17.704</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-7.710</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_F_MUX2_LUT8_S0_O_DFFP_D/Q</td>
<td>Memory.0.9/AD[1]</td>
<td>sys_clk_dut:[R]</td>
<td>_Clk:[R]</td>
<td>10.000</td>
<td>-0.060</td>
<td>17.700</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-7.604</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_F_MUX2_LUT8_S0_O_DFFP_D/Q</td>
<td>Memory.0.29/AD[3]</td>
<td>sys_clk_dut:[R]</td>
<td>_Clk:[R]</td>
<td>10.000</td>
<td>-0.060</td>
<td>17.594</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-7.597</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_F_MUX2_LUT8_S0_O_DFFP_D/Q</td>
<td>Memory.0.8/AD[0]</td>
<td>sys_clk_dut:[R]</td>
<td>_Clk:[R]</td>
<td>10.000</td>
<td>-0.069</td>
<td>17.596</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-7.577</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_F_MUX2_LUT8_S0_O_DFFP_D/Q</td>
<td>Memory.0.8/AD[4]</td>
<td>sys_clk_dut:[R]</td>
<td>_Clk:[R]</td>
<td>10.000</td>
<td>-0.069</td>
<td>17.576</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-7.554</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_F_MUX2_LUT8_S0_O_DFFP_D/Q</td>
<td>Memory.0.16/AD[0]</td>
<td>sys_clk_dut:[R]</td>
<td>_Clk:[R]</td>
<td>10.000</td>
<td>-0.069</td>
<td>17.554</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-7.541</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_F_MUX2_LUT8_S0_O_DFFP_D/Q</td>
<td>Memory.0.9/AD[0]</td>
<td>sys_clk_dut:[R]</td>
<td>_Clk:[R]</td>
<td>10.000</td>
<td>-0.060</td>
<td>17.531</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-7.531</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_F_MUX2_LUT8_S0_O_DFFP_D/Q</td>
<td>Memory.0.4/AD[3]</td>
<td>sys_clk_dut:[R]</td>
<td>_Clk:[R]</td>
<td>10.000</td>
<td>-0.069</td>
<td>17.530</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-7.477</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_F_MUX2_LUT8_S0_O_DFFP_D/Q</td>
<td>Memory.0.8/AD[2]</td>
<td>sys_clk_dut:[R]</td>
<td>_Clk:[R]</td>
<td>10.000</td>
<td>-0.069</td>
<td>17.476</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-7.474</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_F_MUX2_LUT8_S0_O_DFFP_D/Q</td>
<td>Memory.0.0/AD[5]</td>
<td>sys_clk_dut:[R]</td>
<td>_Clk:[R]</td>
<td>10.000</td>
<td>-0.078</td>
<td>17.483</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-7.467</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_F_MUX2_LUT8_S0_O_DFFP_D/Q</td>
<td>Memory.0.8/AD[5]</td>
<td>sys_clk_dut:[R]</td>
<td>_Clk:[R]</td>
<td>10.000</td>
<td>-0.069</td>
<td>17.466</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-7.465</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_F_MUX2_LUT8_S0_O_DFFP_D/Q</td>
<td>Memory.0.7/AD[2]</td>
<td>sys_clk_dut:[R]</td>
<td>_Clk:[R]</td>
<td>10.000</td>
<td>-0.078</td>
<td>17.474</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-7.431</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_F_MUX2_LUT8_S0_O_DFFP_D/Q</td>
<td>Memory.0.8/AD[1]</td>
<td>sys_clk_dut:[R]</td>
<td>_Clk:[R]</td>
<td>10.000</td>
<td>-0.069</td>
<td>17.430</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.300</td>
<td>Set_Kbd_Ctl_DFFC_Q/Q</td>
<td>Kbd_In[7]_DFFCE_D/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.231</td>
</tr>
<tr>
<td>2</td>
<td>0.300</td>
<td>Set_Kbd_Ctl_DFFC_Q/Q</td>
<td>Kbd_In[6]_DFFCE_D/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.231</td>
</tr>
<tr>
<td>3</td>
<td>0.300</td>
<td>Set_Kbd_Ctl_DFFC_Q/Q</td>
<td>Kbd_In[2]_DFFCE_D/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.231</td>
</tr>
<tr>
<td>4</td>
<td>0.304</td>
<td>Kbd_In[4]_DFFE_Q/Q</td>
<td>Kbd_In[4]_DFFCE_D/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.360</td>
</tr>
<tr>
<td>5</td>
<td>0.307</td>
<td>DO[3]_DFFCE_D/Q</td>
<td>vectOut[0][3]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.363</td>
</tr>
<tr>
<td>6</td>
<td>0.327</td>
<td>Kbd_In[3]_DFFE_Q/Q</td>
<td>Kbd_In[3]_DFFCE_D/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>0.383</td>
</tr>
<tr>
<td>7</td>
<td>0.329</td>
<td>Kbd_In[1]_DFFCE_D/Q</td>
<td>vectOut[1][1]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.373</td>
</tr>
<tr>
<td>8</td>
<td>0.329</td>
<td>DO[6]_DFFCE_D/Q</td>
<td>vectOut[0][6]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>-0.009</td>
<td>0.386</td>
</tr>
<tr>
<td>9</td>
<td>0.335</td>
<td>Kbd_Wr0_DFFC_D/Q</td>
<td>Set_Kbd_Ctl_DFFC_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>10</td>
<td>0.335</td>
<td>stimIn[0][3]_DFFE_Q/Q</td>
<td>RDY_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>11</td>
<td>0.335</td>
<td>stimIn[2][1]_DFFE_Q/Q</td>
<td>Mem_Emu_Wen_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>12</td>
<td>0.335</td>
<td>stimIn[5][4]_DFFE_Q/Q</td>
<td>Mem_Emu_Din[4]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>13</td>
<td>0.335</td>
<td>stimIn[5][2]_DFFE_Q/Q</td>
<td>Mem_Emu_Din[2]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>14</td>
<td>0.335</td>
<td>stimIn[5][1]_DFFE_Q/Q</td>
<td>Mem_Emu_Din[1]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>15</td>
<td>0.335</td>
<td>stimIn[2][2]_DFFE_Q/Q</td>
<td>Mem_Emu_Clk_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>16</td>
<td>0.335</td>
<td>stimIn[3][6]_DFFE_Q/Q</td>
<td>Mem_Emu_Adr[14]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>17</td>
<td>0.335</td>
<td>stimIn[3][4]_DFFE_Q/Q</td>
<td>Mem_Emu_Adr[12]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>18</td>
<td>0.335</td>
<td>stimIn[3][2]_DFFE_Q/Q</td>
<td>Mem_Emu_Adr[10]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>19</td>
<td>0.335</td>
<td>stimIn[4][0]_DFFE_Q/Q</td>
<td>Mem_Emu_Adr[0]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>20</td>
<td>0.335</td>
<td>stimIn[0][4]_DFFE_Q/Q</td>
<td>Kbd_Wr_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>21</td>
<td>0.335</td>
<td>stimIn[1][1]_DFFE_Q/Q</td>
<td>Kbd_In[1]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>22</td>
<td>0.335</td>
<td>stimIn[0][1]_DFFE_Q/Q</td>
<td>IRQ_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>23</td>
<td>0.335</td>
<td>Dsp_Rd0_DFFC_D/Q</td>
<td>Dsp_Rd0_LUT2_I0_F_DFFC_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>24</td>
<td>0.340</td>
<td>Kbd_In[5]_DFFE_Q/Q</td>
<td>Kbd_In[5]_DFFCE_D/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.383</td>
</tr>
<tr>
<td>25</td>
<td>0.342</td>
<td>DO[5]_DFFCE_D/Q</td>
<td>vectOut[0][5]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.386</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>997.132</td>
<td>reset_DFFE_Q/Q</td>
<td>Set_Kbd_Ctl_DFFC_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.017</td>
<td>2.469</td>
</tr>
<tr>
<td>2</td>
<td>997.132</td>
<td>reset_DFFE_Q/Q</td>
<td>Kbd_Wr0_DFFC_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.017</td>
<td>2.469</td>
</tr>
<tr>
<td>3</td>
<td>997.132</td>
<td>reset_DFFE_Q/Q</td>
<td>Kbd_In[7]_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.017</td>
<td>2.469</td>
</tr>
<tr>
<td>4</td>
<td>997.132</td>
<td>reset_DFFE_Q/Q</td>
<td>Kbd_In[6]_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.017</td>
<td>2.469</td>
</tr>
<tr>
<td>5</td>
<td>997.132</td>
<td>reset_DFFE_Q/Q</td>
<td>Kbd_In[2]_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.017</td>
<td>2.469</td>
</tr>
<tr>
<td>6</td>
<td>997.132</td>
<td>reset_DFFE_Q/Q</td>
<td>u_cpu.u_ALU8.temp_HC_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.011</td>
<td>2.475</td>
</tr>
<tr>
<td>7</td>
<td>997.132</td>
<td>reset_DFFE_Q/Q</td>
<td>u_cpu.DIMUX[3]_DFFC_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.011</td>
<td>2.475</td>
</tr>
<tr>
<td>8</td>
<td>997.136</td>
<td>reset_DFFE_Q/Q</td>
<td>u_cpu.u_ALU8.temp_BI[7]_DFFCE_D_Q_LUT4_I0_I1_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.007</td>
<td>2.489</td>
</tr>
<tr>
<td>9</td>
<td>997.136</td>
<td>reset_DFFE_Q/Q</td>
<td>u_cpu.u_ALU8.temp_BI[7]_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.007</td>
<td>2.489</td>
</tr>
<tr>
<td>10</td>
<td>997.136</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[15]_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.001</td>
<td>2.483</td>
</tr>
<tr>
<td>11</td>
<td>997.138</td>
<td>reset_DFFE_Q/Q</td>
<td>u_cpu.u_ALU8.temp_BI[7]_DFFCE_D_Q_LUT4_I0_F_LUT4_I3_I0_DFFCE_Q_D_LUT2_F_I1_LUT3_I1_I2_LUT4_F_I2_LUT3_F_I2_LUT4_I3_F_DFFCE_D_Q_LUT4_I0_I1_LUT4_I0_I3_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.041</td>
<td>2.521</td>
</tr>
<tr>
<td>12</td>
<td>997.138</td>
<td>reset_DFFE_Q/Q</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.041</td>
<td>2.521</td>
</tr>
<tr>
<td>13</td>
<td>997.138</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[6]_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.041</td>
<td>2.521</td>
</tr>
<tr>
<td>14</td>
<td>997.138</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[14]_LUT4_F_I0_DFFCE_Q_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I1_LUT2_I0_F_LUT2_I0_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.041</td>
<td>2.521</td>
</tr>
<tr>
<td>15</td>
<td>997.138</td>
<td>reset_DFFE_Q/Q</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I2_F_MUX2_LUT5_I0_O_LUT4_I1_F_MUX2_LUT5_I0_O_DFFC_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.039</td>
<td>2.518</td>
</tr>
<tr>
<td>16</td>
<td>997.138</td>
<td>reset_DFFE_Q/Q</td>
<td>DO[3]_LUT4_F_I3_MUX2_LUT5_O_S0_LUT4_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.039</td>
<td>2.518</td>
</tr>
<tr>
<td>17</td>
<td>997.138</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[10]_LUT3_F_I0_LUT2_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT2_I1_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.036</td>
<td>2.516</td>
</tr>
<tr>
<td>18</td>
<td>997.138</td>
<td>reset_DFFE_Q/Q</td>
<td>u_cpu.u_ALU8.temp_BI[7]_DFFCE_D_Q_LUT4_I0_F_LUT4_I3_I0_DFFCE_Q_D_LUT2_F_I1_LUT3_I1_I2_LUT4_F_I1_LUT4_I3_F_MUX2_LUT5_I0_O_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.034</td>
<td>2.513</td>
</tr>
<tr>
<td>19</td>
<td>997.138</td>
<td>reset_DFFE_Q/Q</td>
<td>u_cpu.u_ALU8.temp_BI[7]_DFFCE_D_Q_LUT4_I0_F_LUT4_I3_I0_DFFCE_Q_D_LUT2_F_I1_LUT3_I1_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.034</td>
<td>2.513</td>
</tr>
<tr>
<td>20</td>
<td>997.138</td>
<td>reset_DFFE_Q/Q</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_S0_LUT3_F_I0_DFFCE_Q_D_LUT4_I3_F_LUT2_I1_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.034</td>
<td>2.513</td>
</tr>
<tr>
<td>21</td>
<td>997.138</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[5]_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.034</td>
<td>2.513</td>
</tr>
<tr>
<td>22</td>
<td>997.138</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[4]_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.034</td>
<td>2.513</td>
</tr>
<tr>
<td>23</td>
<td>997.138</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[10]_LUT3_F_I0_LUT2_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.034</td>
<td>2.513</td>
</tr>
<tr>
<td>24</td>
<td>997.139</td>
<td>reset_DFFE_Q/Q</td>
<td>u_cpu.DIMUX[4]_MUX2_LUT5_O_I0_LUT2_F_I0_LUT2_F_I1_DFFC_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.031</td>
<td>2.510</td>
</tr>
<tr>
<td>25</td>
<td>997.139</td>
<td>reset_DFFE_Q/Q</td>
<td>u_cpu.DIMUX[1]_MUX2_LUT5_O_I0_LUT2_F_I0_LUT2_F_I1_DFFC_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.031</td>
<td>2.510</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.098</td>
<td>reset_DFFE_Q/Q</td>
<td>DO[4]_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.012</td>
<td>1.091</td>
</tr>
<tr>
<td>2</td>
<td>1.098</td>
<td>reset_DFFE_Q/Q</td>
<td>vectOut[0][7]_DFFE_Q_D_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.030</td>
<td>1.110</td>
</tr>
<tr>
<td>3</td>
<td>1.101</td>
<td>reset_DFFE_Q/Q</td>
<td>Kbd_In[3]_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>1.091</td>
</tr>
<tr>
<td>4</td>
<td>1.101</td>
<td>reset_DFFE_Q/Q</td>
<td>Kbd_In[1]_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>1.091</td>
</tr>
<tr>
<td>5</td>
<td>1.101</td>
<td>reset_DFFE_Q/Q</td>
<td>DO[6]_LUT4_F_I3_MUX2_LUT5_O_S0_LUT4_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>1.091</td>
</tr>
<tr>
<td>6</td>
<td>1.101</td>
<td>reset_DFFE_Q/Q</td>
<td>DO[4]_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>1.091</td>
</tr>
<tr>
<td>7</td>
<td>1.101</td>
<td>reset_DFFE_Q/Q</td>
<td>DO[0]_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>1.091</td>
</tr>
<tr>
<td>8</td>
<td>1.101</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[6]_LUT2_F_I1_LUT2_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>1.091</td>
</tr>
<tr>
<td>9</td>
<td>1.101</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[4]_LUT4_F_I3_LUT2_F_I1_LUT2_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>1.091</td>
</tr>
<tr>
<td>10</td>
<td>1.101</td>
<td>reset_DFFE_Q/Q</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I2_I3_LUT4_I1_F_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I0_F_MUX2_LUT5_S0_O_DFFC_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.039</td>
<td>1.122</td>
</tr>
<tr>
<td>11</td>
<td>1.102</td>
<td>reset_DFFE_Q/Q</td>
<td>DO[3]_LUT4_F_I1_LUT4_F_I1_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.026</td>
<td>1.110</td>
</tr>
<tr>
<td>12</td>
<td>1.102</td>
<td>reset_DFFE_Q/Q</td>
<td>DO[3]_LUT4_F_I0_LUT4_F_I1_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.026</td>
<td>1.110</td>
</tr>
<tr>
<td>13</td>
<td>1.102</td>
<td>reset_DFFE_Q/Q</td>
<td>vectOut[2][7]_DFFE_Q_D_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.021</td>
<td>1.105</td>
</tr>
<tr>
<td>14</td>
<td>1.102</td>
<td>reset_DFFE_Q/Q</td>
<td>DO[5]_LUT4_F_I0_LUT4_F_I1_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.021</td>
<td>1.105</td>
</tr>
<tr>
<td>15</td>
<td>1.102</td>
<td>reset_DFFE_Q/Q</td>
<td>DO[4]_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I1_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.021</td>
<td>1.105</td>
</tr>
<tr>
<td>16</td>
<td>1.105</td>
<td>reset_DFFE_Q/Q</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_S0_LUT3_F_I0_DFFCE_Q_D_LUT4_I3_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.039</td>
<td>1.125</td>
</tr>
<tr>
<td>17</td>
<td>1.105</td>
<td>reset_DFFE_Q/Q</td>
<td>DO[3]_LUT4_F_I1_LUT4_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.023</td>
<td>1.110</td>
</tr>
<tr>
<td>18</td>
<td>1.105</td>
<td>reset_DFFE_Q/Q</td>
<td>DO[3]_LUT4_F_I0_LUT4_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.023</td>
<td>1.110</td>
</tr>
<tr>
<td>19</td>
<td>1.105</td>
<td>reset_DFFE_Q/Q</td>
<td>DO[4]_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>1.091</td>
</tr>
<tr>
<td>20</td>
<td>1.105</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[7]_LUT3_F_I1_LUT4_I2_I1_LUT4_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>1.091</td>
</tr>
<tr>
<td>21</td>
<td>1.105</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[7]_LUT3_F_I1_LUT4_F_I1_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>1.091</td>
</tr>
<tr>
<td>22</td>
<td>1.105</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[7]_LUT3_F_I1_LUT4_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>1.091</td>
</tr>
<tr>
<td>23</td>
<td>1.105</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[0]_LUT3_F_I1_LUT2_F_I1_LUT4_F_I1_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>1.091</td>
</tr>
<tr>
<td>24</td>
<td>1.105</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[0]_LUT3_F_I1_LUT2_F_I1_LUT4_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>1.091</td>
</tr>
<tr>
<td>25</td>
<td>1.105</td>
<td>reset_DFFE_Q/Q</td>
<td>DO[5]_LUT4_F_I1_LUT4_F_I1_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.018</td>
<td>1.105</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>2.822</td>
<td>3.822</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>_Clk</td>
<td>Memory.0.26</td>
</tr>
<tr>
<td>2</td>
<td>2.822</td>
<td>3.822</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>_Clk</td>
<td>Memory.0.27</td>
</tr>
<tr>
<td>3</td>
<td>2.828</td>
<td>3.828</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>_Clk</td>
<td>Memory.0.0</td>
</tr>
<tr>
<td>4</td>
<td>2.828</td>
<td>3.828</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>_Clk</td>
<td>Memory.0.12</td>
</tr>
<tr>
<td>5</td>
<td>2.828</td>
<td>3.828</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>_Clk</td>
<td>Memory.0.17</td>
</tr>
<tr>
<td>6</td>
<td>2.828</td>
<td>3.828</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>_Clk</td>
<td>Memory.0.31</td>
</tr>
<tr>
<td>7</td>
<td>2.828</td>
<td>3.828</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>_Clk</td>
<td>Memory.0.7</td>
</tr>
<tr>
<td>8</td>
<td>2.828</td>
<td>3.828</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>_Clk</td>
<td>Memory.0.18</td>
</tr>
<tr>
<td>9</td>
<td>2.828</td>
<td>3.828</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>_Clk</td>
<td>Memory.0.24</td>
</tr>
<tr>
<td>10</td>
<td>2.828</td>
<td>3.828</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>_Clk</td>
<td>Memory.0.25</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.452</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1011.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.977</td>
</tr>
<tr>
<td class="label">From</td>
<td>Memory.0.2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.u_ALU8.temp_BI[7]_LUT3_F_I2_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>_Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>990.000</td>
<td>990.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>990.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>990.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R6C38[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>992.100</td>
<td>2.100</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>Memory.0.2/CLK</td>
</tr>
<tr>
<td>994.360</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">Memory.0.2/DO[0]</td>
</tr>
<tr>
<td>996.019</td>
<td>1.659</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[0][A]</td>
<td>Memory.0.2_DO_31_LUT3_I1/I1</td>
</tr>
<tr>
<td>996.535</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C35[0][A]</td>
<td style=" background: #97FFFF;">Memory.0.2_DO_31_LUT3_I1/F</td>
</tr>
<tr>
<td>997.098</td>
<td>0.562</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[3][A]</td>
<td>Memory.0.2_DO_31_LUT3_I1_F_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>997.350</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C40[3][A]</td>
<td style=" background: #97FFFF;">Memory.0.2_DO_31_LUT3_I1_F_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>998.277</td>
<td>0.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C39[2][B]</td>
<td>u_cpu.DIMUX[2]_MUX2_LUT5_O_I1_LUT4_F/I1</td>
</tr>
<tr>
<td>998.738</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C39[2][B]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[2]_MUX2_LUT5_O_I1_LUT4_F/F</td>
</tr>
<tr>
<td>998.738</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C39[2][A]</td>
<td>u_cpu.DIMUX[2]_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>998.874</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R13C39[2][A]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[2]_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>1000.198</td>
<td>1.324</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C52[2][B]</td>
<td>DO[2]_LUT4_F_I1_LUT4_F_I1_LUT1_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0_O_MUX2_LUT8_I1_S0_MUX2_LUT6_O/S0</td>
</tr>
<tr>
<td>1000.450</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C52[2][B]</td>
<td style=" background: #97FFFF;">DO[2]_LUT4_F_I1_LUT4_F_I1_LUT1_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0_O_MUX2_LUT8_I1_S0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>1001.474</td>
<td>1.024</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C51[3][B]</td>
<td>DO[2]_LUT4_F_I1_LUT4_F_I1_LUT1_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0_O_MUX2_LUT8_I1/S0</td>
</tr>
<tr>
<td>1001.727</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R8C51[3][B]</td>
<td style=" background: #97FFFF;">DO[2]_LUT4_F_I1_LUT4_F_I1_LUT1_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0_O_MUX2_LUT8_I1/O</td>
</tr>
<tr>
<td>1003.813</td>
<td>2.086</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C38[2][B]</td>
<td>DO[2]_LUT4_F_I1_LUT4_F_I1_LUT1_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0_O_MUX2_LUT8_I1_O_MUX2_LUT6_S0_3/S0</td>
</tr>
<tr>
<td>1004.065</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C38[2][B]</td>
<td style=" background: #97FFFF;">DO[2]_LUT4_F_I1_LUT4_F_I1_LUT1_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0_O_MUX2_LUT8_I1_O_MUX2_LUT6_S0_3/O</td>
</tr>
<tr>
<td>1004.065</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C38[1][B]</td>
<td>DO[2]_LUT4_F_I1_LUT4_F_I1_LUT1_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0_O_MUX2_LUT8_I1_O_MUX2_LUT6_S0_3_O_MUX2_LUT7_I0/I0</td>
</tr>
<tr>
<td>1004.152</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R16C38[1][B]</td>
<td style=" background: #97FFFF;">DO[2]_LUT4_F_I1_LUT4_F_I1_LUT1_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0_O_MUX2_LUT8_I1_O_MUX2_LUT6_S0_3_O_MUX2_LUT7_I0/O</td>
</tr>
<tr>
<td>1005.732</td>
<td>1.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C45[3][A]</td>
<td>u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>1005.984</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C45[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>1005.984</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C45[2][B]</td>
<td>u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>1006.070</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C45[2][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>1006.070</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C45[1][B]</td>
<td>u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O_I0_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>1006.157</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C45[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>1006.157</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[3][B]</td>
<td>u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O/I0</td>
</tr>
<tr>
<td>1006.243</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R20C44[3][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>1007.578</td>
<td>1.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C40[2][B]</td>
<td>u_cpu.u_ALU8.temp_h[3]_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O/S0</td>
</tr>
<tr>
<td>1007.830</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C40[2][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_h[3]_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>1007.830</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C40[1][B]</td>
<td>u_cpu.u_ALU8.temp_h[3]_MUX2_LUT8_O_I1_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>1007.917</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C40[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_h[3]_MUX2_LUT8_O_I1_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>1007.917</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C40[3][B]</td>
<td>u_cpu.u_ALU8.temp_h[3]_MUX2_LUT8_O/I1</td>
</tr>
<tr>
<td>1008.003</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R18C40[3][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_h[3]_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>1009.649</td>
<td>1.646</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C48[1][A]</td>
<td>u_cpu.u_ALU8.temp_BI[7]_LUT3_F_I2_MUX2_LUT5_S0_I0_LUT3_F/I0</td>
</tr>
<tr>
<td>1010.175</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C48[1][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_BI[7]_LUT3_F_I2_MUX2_LUT5_S0_I0_LUT3_F/F</td>
</tr>
<tr>
<td>1010.175</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C48[1][A]</td>
<td>u_cpu.u_ALU8.temp_BI[7]_LUT3_F_I2_MUX2_LUT5_S0/I0</td>
</tr>
<tr>
<td>1010.312</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C48[1][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_BI[7]_LUT3_F_I2_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>1011.174</td>
<td>0.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C48[0][A]</td>
<td>u_cpu.u_ALU8.temp_BI[7]_LUT3_F_I2_MUX2_LUT5_S0_O_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>1011.427</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C48[0][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_BI[7]_LUT3_F_I2_MUX2_LUT5_S0_O_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>1011.429</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C48[0][A]</td>
<td style=" font-weight:bold;">u_cpu.u_ALU8.temp_BI[7]_LUT3_F_I2_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C48[0][A]</td>
<td>u_cpu.u_ALU8.temp_BI[7]_LUT3_F_I2_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.968</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.u_ALU8.temp_BI[7]_LUT3_F_I2_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_DFFCE_D</td>
</tr>
<tr>
<td>1001.978</td>
<td>0.010</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C48[0][A]</td>
<td>u_cpu.u_ALU8.temp_BI[7]_LUT3_F_I2_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.098</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.100, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.061, 21.011%; route: 13.007, 67.296%; tC2Q: 2.260, 11.692%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.942</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.964</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.021</td>
</tr>
<tr>
<td class="label">From</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_F_MUX2_LUT8_S0_O_DFFP_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.9</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.031</td>
<td>1.349</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C48[0][A]</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_F_MUX2_LUT8_S0_O_DFFP_D/CLK</td>
</tr>
<tr>
<td>2.414</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>152</td>
<td>R23C48[0][A]</td>
<td style=" font-weight:bold;">DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_F_MUX2_LUT8_S0_O_DFFP_D/Q</td>
</tr>
<tr>
<td>6.090</td>
<td>3.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[1][B]</td>
<td>u_cpu.u_ALU8.AI[7]_MUX2_LUT8_O_S0_LUT3_F_I1_LUT4_F_I3_LUT4_F/I1</td>
</tr>
<tr>
<td>6.352</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R11C47[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.AI[7]_MUX2_LUT8_O_S0_LUT3_F_I1_LUT4_F_I3_LUT4_F/F</td>
</tr>
<tr>
<td>8.699</td>
<td>2.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C50[1][B]</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_S0_LUT4_F_I3_LUT2_F/I1</td>
</tr>
<tr>
<td>9.215</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R20C50[1][B]</td>
<td style=" background: #97FFFF;">DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_S0_LUT4_F_I3_LUT2_F/F</td>
</tr>
<tr>
<td>9.410</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C48[1][B]</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_I0_LUT4_F_I1_LUT2_I1_1_F_LUT4_I2/I0</td>
</tr>
<tr>
<td>9.926</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R20C48[1][B]</td>
<td style=" background: #97FFFF;">DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_I0_LUT4_F_I1_LUT2_I1_1_F_LUT4_I2/F</td>
</tr>
<tr>
<td>13.017</td>
<td>3.091</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C46[2][A]</td>
<td>AB[3]_MUX2_LUT5_O_S0_LUT2_F/I0</td>
</tr>
<tr>
<td>13.544</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C46[2][A]</td>
<td style=" background: #97FFFF;">AB[3]_MUX2_LUT5_O_S0_LUT2_F/F</td>
</tr>
<tr>
<td>14.602</td>
<td>1.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C46[0][A]</td>
<td>AB[3]_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>14.855</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R13C46[0][A]</td>
<td style=" background: #97FFFF;">AB[3]_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>16.081</td>
<td>1.226</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[2][A]</td>
<td>_Address[3]_LUT3_F/I2</td>
</tr>
<tr>
<td>16.597</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R9C38[2][A]</td>
<td style=" background: #97FFFF;">_Address[3]_LUT3_F/F</td>
</tr>
<tr>
<td>20.964</td>
<td>4.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[23]</td>
<td style=" font-weight:bold;">Memory.0.9/AD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R6C38[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>12.091</td>
<td>2.091</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[23]</td>
<td>Memory.0.9/CLK</td>
</tr>
<tr>
<td>12.056</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Memory.0.9</td>
</tr>
<tr>
<td>12.021</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[23]</td>
<td>Memory.0.9</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.600%; route: 1.349, 66.400%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.590, 13.680%; route: 15.960, 84.299%; tC2Q: 0.382, 2.020%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.091, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.743</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.774</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.031</td>
</tr>
<tr>
<td class="label">From</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_F_MUX2_LUT8_S0_O_DFFP_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.031</td>
<td>1.349</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C48[0][A]</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_F_MUX2_LUT8_S0_O_DFFP_D/CLK</td>
</tr>
<tr>
<td>2.414</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>152</td>
<td>R23C48[0][A]</td>
<td style=" font-weight:bold;">DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_F_MUX2_LUT8_S0_O_DFFP_D/Q</td>
</tr>
<tr>
<td>6.090</td>
<td>3.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[1][B]</td>
<td>u_cpu.u_ALU8.AI[7]_MUX2_LUT8_O_S0_LUT3_F_I1_LUT4_F_I3_LUT4_F/I1</td>
</tr>
<tr>
<td>6.352</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R11C47[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.AI[7]_MUX2_LUT8_O_S0_LUT3_F_I1_LUT4_F_I3_LUT4_F/F</td>
</tr>
<tr>
<td>8.699</td>
<td>2.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C50[1][B]</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_S0_LUT4_F_I3_LUT2_F/I1</td>
</tr>
<tr>
<td>9.215</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R20C50[1][B]</td>
<td style=" background: #97FFFF;">DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_S0_LUT4_F_I3_LUT2_F/F</td>
</tr>
<tr>
<td>9.410</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C48[1][B]</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_I0_LUT4_F_I1_LUT2_I1_1_F_LUT4_I2/I0</td>
</tr>
<tr>
<td>9.926</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R20C48[1][B]</td>
<td style=" background: #97FFFF;">DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_I0_LUT4_F_I1_LUT2_I1_1_F_LUT4_I2/F</td>
</tr>
<tr>
<td>13.017</td>
<td>3.091</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C46[2][A]</td>
<td>AB[3]_MUX2_LUT5_O_S0_LUT2_F/I0</td>
</tr>
<tr>
<td>13.544</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C46[2][A]</td>
<td style=" background: #97FFFF;">AB[3]_MUX2_LUT5_O_S0_LUT2_F/F</td>
</tr>
<tr>
<td>14.602</td>
<td>1.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C46[0][A]</td>
<td>AB[3]_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>14.855</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R13C46[0][A]</td>
<td style=" background: #97FFFF;">AB[3]_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>16.081</td>
<td>1.226</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[2][A]</td>
<td>_Address[3]_LUT3_F/I2</td>
</tr>
<tr>
<td>16.597</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R9C38[2][A]</td>
<td style=" background: #97FFFF;">_Address[3]_LUT3_F/F</td>
</tr>
<tr>
<td>20.774</td>
<td>4.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[22]</td>
<td style=" font-weight:bold;">Memory.0.8/AD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R6C38[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>12.100</td>
<td>2.100</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[22]</td>
<td>Memory.0.8/CLK</td>
</tr>
<tr>
<td>12.065</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Memory.0.8</td>
</tr>
<tr>
<td>12.031</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[22]</td>
<td>Memory.0.8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.069</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.600%; route: 1.349, 66.400%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.590, 13.819%; route: 15.770, 84.140%; tC2Q: 0.382, 2.041%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.100, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.326</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.366</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.040</td>
</tr>
<tr>
<td class="label">From</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_F_MUX2_LUT8_S0_O_DFFP_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.031</td>
<td>1.349</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C48[0][A]</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_F_MUX2_LUT8_S0_O_DFFP_D/CLK</td>
</tr>
<tr>
<td>2.414</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>152</td>
<td>R23C48[0][A]</td>
<td style=" font-weight:bold;">DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_F_MUX2_LUT8_S0_O_DFFP_D/Q</td>
</tr>
<tr>
<td>6.090</td>
<td>3.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[1][B]</td>
<td>u_cpu.u_ALU8.AI[7]_MUX2_LUT8_O_S0_LUT3_F_I1_LUT4_F_I3_LUT4_F/I1</td>
</tr>
<tr>
<td>6.352</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R11C47[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.AI[7]_MUX2_LUT8_O_S0_LUT3_F_I1_LUT4_F_I3_LUT4_F/F</td>
</tr>
<tr>
<td>8.699</td>
<td>2.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C50[1][B]</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_S0_LUT4_F_I3_LUT2_F/I1</td>
</tr>
<tr>
<td>9.215</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R20C50[1][B]</td>
<td style=" background: #97FFFF;">DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_S0_LUT4_F_I3_LUT2_F/F</td>
</tr>
<tr>
<td>9.410</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C48[1][B]</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_I0_LUT4_F_I1_LUT2_I1_1_F_LUT4_I2/I0</td>
</tr>
<tr>
<td>9.926</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R20C48[1][B]</td>
<td style=" background: #97FFFF;">DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_I0_LUT4_F_I1_LUT2_I1_1_F_LUT4_I2/F</td>
</tr>
<tr>
<td>13.017</td>
<td>3.091</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C46[2][A]</td>
<td>AB[3]_MUX2_LUT5_O_S0_LUT2_F/I0</td>
</tr>
<tr>
<td>13.544</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C46[2][A]</td>
<td style=" background: #97FFFF;">AB[3]_MUX2_LUT5_O_S0_LUT2_F/F</td>
</tr>
<tr>
<td>14.602</td>
<td>1.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C46[0][A]</td>
<td>AB[3]_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>14.855</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R13C46[0][A]</td>
<td style=" background: #97FFFF;">AB[3]_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>16.081</td>
<td>1.226</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[2][A]</td>
<td>_Address[3]_LUT3_F/I2</td>
</tr>
<tr>
<td>16.597</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R9C38[2][A]</td>
<td style=" background: #97FFFF;">_Address[3]_LUT3_F/F</td>
</tr>
<tr>
<td>20.366</td>
<td>3.769</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[21]</td>
<td style=" font-weight:bold;">Memory.0.7/AD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R6C38[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>12.110</td>
<td>2.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[21]</td>
<td>Memory.0.7/CLK</td>
</tr>
<tr>
<td>12.075</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Memory.0.7</td>
</tr>
<tr>
<td>12.040</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[21]</td>
<td>Memory.0.7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.078</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.600%; route: 1.349, 66.400%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.590, 14.126%; route: 15.363, 83.788%; tC2Q: 0.382, 2.086%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.110, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.143</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.174</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.031</td>
</tr>
<tr>
<td class="label">From</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_F_MUX2_LUT8_S0_O_DFFP_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.031</td>
<td>1.349</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C48[0][A]</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_F_MUX2_LUT8_S0_O_DFFP_D/CLK</td>
</tr>
<tr>
<td>2.414</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>152</td>
<td>R23C48[0][A]</td>
<td style=" font-weight:bold;">DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_F_MUX2_LUT8_S0_O_DFFP_D/Q</td>
</tr>
<tr>
<td>6.090</td>
<td>3.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[1][B]</td>
<td>u_cpu.u_ALU8.AI[7]_MUX2_LUT8_O_S0_LUT3_F_I1_LUT4_F_I3_LUT4_F/I1</td>
</tr>
<tr>
<td>6.352</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R11C47[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.AI[7]_MUX2_LUT8_O_S0_LUT3_F_I1_LUT4_F_I3_LUT4_F/F</td>
</tr>
<tr>
<td>8.699</td>
<td>2.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C50[1][B]</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_S0_LUT4_F_I3_LUT2_F/I1</td>
</tr>
<tr>
<td>9.215</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R20C50[1][B]</td>
<td style=" background: #97FFFF;">DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_S0_LUT4_F_I3_LUT2_F/F</td>
</tr>
<tr>
<td>9.410</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C48[1][B]</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_I0_LUT4_F_I1_LUT2_I1_1_F_LUT4_I2/I0</td>
</tr>
<tr>
<td>9.926</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R20C48[1][B]</td>
<td style=" background: #97FFFF;">DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_I0_LUT4_F_I1_LUT2_I1_1_F_LUT4_I2/F</td>
</tr>
<tr>
<td>13.017</td>
<td>3.091</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C46[2][A]</td>
<td>AB[3]_MUX2_LUT5_O_S0_LUT2_F/I0</td>
</tr>
<tr>
<td>13.544</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C46[2][A]</td>
<td style=" background: #97FFFF;">AB[3]_MUX2_LUT5_O_S0_LUT2_F/F</td>
</tr>
<tr>
<td>14.602</td>
<td>1.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C46[0][A]</td>
<td>AB[3]_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>14.855</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R13C46[0][A]</td>
<td style=" background: #97FFFF;">AB[3]_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>16.081</td>
<td>1.226</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[2][A]</td>
<td>_Address[3]_LUT3_F/I2</td>
</tr>
<tr>
<td>16.597</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R9C38[2][A]</td>
<td style=" background: #97FFFF;">_Address[3]_LUT3_F/F</td>
</tr>
<tr>
<td>20.174</td>
<td>3.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[20]</td>
<td style=" font-weight:bold;">Memory.0.6/AD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R6C38[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>12.100</td>
<td>2.100</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[20]</td>
<td>Memory.0.6/CLK</td>
</tr>
<tr>
<td>12.065</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Memory.0.6</td>
</tr>
<tr>
<td>12.031</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[20]</td>
<td>Memory.0.6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.069</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.600%; route: 1.349, 66.400%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.590, 14.276%; route: 15.170, 83.616%; tC2Q: 0.382, 2.108%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.100, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.894</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.925</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.031</td>
</tr>
<tr>
<td class="label">From</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_F_MUX2_LUT8_S0_O_DFFP_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.30</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.031</td>
<td>1.349</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C48[0][A]</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_F_MUX2_LUT8_S0_O_DFFP_D/CLK</td>
</tr>
<tr>
<td>2.414</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>152</td>
<td>R23C48[0][A]</td>
<td style=" font-weight:bold;">DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_F_MUX2_LUT8_S0_O_DFFP_D/Q</td>
</tr>
<tr>
<td>6.090</td>
<td>3.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[1][B]</td>
<td>u_cpu.u_ALU8.AI[7]_MUX2_LUT8_O_S0_LUT3_F_I1_LUT4_F_I3_LUT4_F/I1</td>
</tr>
<tr>
<td>6.352</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R11C47[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.AI[7]_MUX2_LUT8_O_S0_LUT3_F_I1_LUT4_F_I3_LUT4_F/F</td>
</tr>
<tr>
<td>7.692</td>
<td>1.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[3][B]</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I2_I3_LUT4_I1_I0_LUT4_I1_I2_LUT4_F_I3_LUT2_F/I1</td>
</tr>
<tr>
<td>8.108</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C46[3][B]</td>
<td style=" background: #97FFFF;">DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I2_I3_LUT4_I1_I0_LUT4_I1_I2_LUT4_F_I3_LUT2_F/F</td>
</tr>
<tr>
<td>8.248</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[1][B]</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I2_I3_LUT4_I1_I0_LUT4_I1_I2_LUT4_F_I3_LUT3_I1/I1</td>
</tr>
<tr>
<td>8.510</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R20C46[1][B]</td>
<td style=" background: #97FFFF;">DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I2_I3_LUT4_I1_I0_LUT4_I1_I2_LUT4_F_I3_LUT3_I1/F</td>
</tr>
<tr>
<td>9.440</td>
<td>0.930</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[0][A]</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I2_I3_LUT4_I1_I0_LUT4_I1_I2_LUT4_F_I3_LUT3_I1_F_LUT2_I1/I1</td>
</tr>
<tr>
<td>9.901</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R17C45[0][A]</td>
<td style=" background: #97FFFF;">DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I2_I3_LUT4_I1_I0_LUT4_I1_I2_LUT4_F_I3_LUT3_I1_F_LUT2_I1/F</td>
</tr>
<tr>
<td>10.859</td>
<td>0.957</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C40[0][A]</td>
<td>AB[2]_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_F/I1</td>
</tr>
<tr>
<td>11.385</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R13C40[0][A]</td>
<td style=" background: #97FFFF;">AB[2]_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_F/F</td>
</tr>
<tr>
<td>12.366</td>
<td>0.981</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[2][A]</td>
<td>AB[0]_LUT3_F_I2_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>12.619</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C41[2][A]</td>
<td style=" background: #97FFFF;">AB[0]_LUT3_F_I2_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>13.748</td>
<td>1.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C44[1][B]</td>
<td>AB[0]_LUT3_F/I2</td>
</tr>
<tr>
<td>14.274</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R14C44[1][B]</td>
<td style=" background: #97FFFF;">AB[0]_LUT3_F/F</td>
</tr>
<tr>
<td>16.049</td>
<td>1.775</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[1][A]</td>
<td>_Address[0]_LUT3_F/I2</td>
</tr>
<tr>
<td>16.575</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R9C40[1][A]</td>
<td style=" background: #97FFFF;">_Address[0]_LUT3_F/F</td>
</tr>
<tr>
<td>19.925</td>
<td>3.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[16]</td>
<td style=" font-weight:bold;">Memory.0.30/AD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R6C38[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>12.100</td>
<td>2.100</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[16]</td>
<td>Memory.0.30/CLK</td>
</tr>
<tr>
<td>12.065</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Memory.0.30</td>
</tr>
<tr>
<td>12.031</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[16]</td>
<td>Memory.0.30</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.069</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.600%; route: 1.349, 66.400%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.233, 18.065%; route: 14.279, 79.797%; tC2Q: 0.382, 2.138%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.100, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.881</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.903</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.021</td>
</tr>
<tr>
<td class="label">From</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_F_MUX2_LUT8_S0_O_DFFP_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.9</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.031</td>
<td>1.349</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C48[0][A]</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_F_MUX2_LUT8_S0_O_DFFP_D/CLK</td>
</tr>
<tr>
<td>2.414</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>152</td>
<td>R23C48[0][A]</td>
<td style=" font-weight:bold;">DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_F_MUX2_LUT8_S0_O_DFFP_D/Q</td>
</tr>
<tr>
<td>6.090</td>
<td>3.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[1][B]</td>
<td>u_cpu.u_ALU8.AI[7]_MUX2_LUT8_O_S0_LUT3_F_I1_LUT4_F_I3_LUT4_F/I1</td>
</tr>
<tr>
<td>6.352</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R11C47[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.AI[7]_MUX2_LUT8_O_S0_LUT3_F_I1_LUT4_F_I3_LUT4_F/F</td>
</tr>
<tr>
<td>8.699</td>
<td>2.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C50[1][B]</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_S0_LUT4_F_I3_LUT2_F/I1</td>
</tr>
<tr>
<td>9.215</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R20C50[1][B]</td>
<td style=" background: #97FFFF;">DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_S0_LUT4_F_I3_LUT2_F/F</td>
</tr>
<tr>
<td>9.410</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C48[1][B]</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_I0_LUT4_F_I1_LUT2_I1_1_F_LUT4_I2/I0</td>
</tr>
<tr>
<td>9.926</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R20C48[1][B]</td>
<td style=" background: #97FFFF;">DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_I0_LUT4_F_I1_LUT2_I1_1_F_LUT4_I2/F</td>
</tr>
<tr>
<td>12.987</td>
<td>3.061</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[0][A]</td>
<td>AB[5]_LUT3_F_I1_LUT2_F/I0</td>
</tr>
<tr>
<td>13.449</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C39[0][A]</td>
<td style=" background: #97FFFF;">AB[5]_LUT3_F_I1_LUT2_F/F</td>
</tr>
<tr>
<td>14.692</td>
<td>1.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C39[3][B]</td>
<td>AB[5]_LUT3_F/I1</td>
</tr>
<tr>
<td>15.107</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C39[3][B]</td>
<td style=" background: #97FFFF;">AB[5]_LUT3_F/F</td>
</tr>
<tr>
<td>16.182</td>
<td>1.075</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[3][B]</td>
<td>_Address[5]_LUT3_F/I2</td>
</tr>
<tr>
<td>16.597</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R11C38[3][B]</td>
<td style=" background: #97FFFF;">_Address[5]_LUT3_F/F</td>
</tr>
<tr>
<td>19.903</td>
<td>3.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[23]</td>
<td style=" font-weight:bold;">Memory.0.9/AD[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R6C38[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>12.091</td>
<td>2.091</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[23]</td>
<td>Memory.0.9/CLK</td>
</tr>
<tr>
<td>12.056</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Memory.0.9</td>
</tr>
<tr>
<td>12.021</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[23]</td>
<td>Memory.0.9</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.600%; route: 1.349, 66.400%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.586, 14.472%; route: 14.903, 83.388%; tC2Q: 0.382, 2.140%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.091, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.801</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.822</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.021</td>
</tr>
<tr>
<td class="label">From</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_F_MUX2_LUT8_S0_O_DFFP_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.9</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.031</td>
<td>1.349</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C48[0][A]</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_F_MUX2_LUT8_S0_O_DFFP_D/CLK</td>
</tr>
<tr>
<td>2.414</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>152</td>
<td>R23C48[0][A]</td>
<td style=" font-weight:bold;">DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_F_MUX2_LUT8_S0_O_DFFP_D/Q</td>
</tr>
<tr>
<td>6.090</td>
<td>3.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[1][B]</td>
<td>u_cpu.u_ALU8.AI[7]_MUX2_LUT8_O_S0_LUT3_F_I1_LUT4_F_I3_LUT4_F/I1</td>
</tr>
<tr>
<td>6.352</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R11C47[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.AI[7]_MUX2_LUT8_O_S0_LUT3_F_I1_LUT4_F_I3_LUT4_F/F</td>
</tr>
<tr>
<td>8.699</td>
<td>2.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C50[1][B]</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_S0_LUT4_F_I3_LUT2_F/I1</td>
</tr>
<tr>
<td>9.215</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R20C50[1][B]</td>
<td style=" background: #97FFFF;">DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_S0_LUT4_F_I3_LUT2_F/F</td>
</tr>
<tr>
<td>9.410</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C48[1][B]</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_I0_LUT4_F_I1_LUT2_I1_1_F_LUT4_I2/I0</td>
</tr>
<tr>
<td>9.926</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R20C48[1][B]</td>
<td style=" background: #97FFFF;">DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_I0_LUT4_F_I1_LUT2_I1_1_F_LUT4_I2/F</td>
</tr>
<tr>
<td>11.872</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C45[3][A]</td>
<td>AB[4]_LUT4_F_I3_LUT2_F/I0</td>
</tr>
<tr>
<td>12.394</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C45[3][A]</td>
<td style=" background: #97FFFF;">AB[4]_LUT4_F_I3_LUT2_F/F</td>
</tr>
<tr>
<td>13.679</td>
<td>1.285</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C38[0][A]</td>
<td>AB[4]_LUT4_F/I3</td>
</tr>
<tr>
<td>14.140</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C38[0][A]</td>
<td style=" background: #97FFFF;">AB[4]_LUT4_F/F</td>
</tr>
<tr>
<td>15.060</td>
<td>0.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[0][A]</td>
<td>_Address[4]_LUT3_F/I2</td>
</tr>
<tr>
<td>15.576</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R11C38[0][A]</td>
<td style=" background: #97FFFF;">_Address[4]_LUT3_F/F</td>
</tr>
<tr>
<td>19.822</td>
<td>4.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[23]</td>
<td style=" font-weight:bold;">Memory.0.9/AD[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R6C38[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>12.091</td>
<td>2.091</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[23]</td>
<td>Memory.0.9/CLK</td>
</tr>
<tr>
<td>12.056</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Memory.0.9</td>
</tr>
<tr>
<td>12.021</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[23]</td>
<td>Memory.0.9</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.600%; route: 1.349, 66.400%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.794, 15.703%; route: 14.615, 82.147%; tC2Q: 0.382, 2.150%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.091, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.764</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.795</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.031</td>
</tr>
<tr>
<td class="label">From</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_F_MUX2_LUT8_S0_O_DFFP_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.30</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.031</td>
<td>1.349</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C48[0][A]</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_F_MUX2_LUT8_S0_O_DFFP_D/CLK</td>
</tr>
<tr>
<td>2.414</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>152</td>
<td>R23C48[0][A]</td>
<td style=" font-weight:bold;">DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_F_MUX2_LUT8_S0_O_DFFP_D/Q</td>
</tr>
<tr>
<td>6.090</td>
<td>3.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[1][B]</td>
<td>u_cpu.u_ALU8.AI[7]_MUX2_LUT8_O_S0_LUT3_F_I1_LUT4_F_I3_LUT4_F/I1</td>
</tr>
<tr>
<td>6.352</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R11C47[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.AI[7]_MUX2_LUT8_O_S0_LUT3_F_I1_LUT4_F_I3_LUT4_F/F</td>
</tr>
<tr>
<td>8.699</td>
<td>2.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C50[1][B]</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_S0_LUT4_F_I3_LUT2_F/I1</td>
</tr>
<tr>
<td>9.215</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R20C50[1][B]</td>
<td style=" background: #97FFFF;">DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_S0_LUT4_F_I3_LUT2_F/F</td>
</tr>
<tr>
<td>9.410</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C48[1][B]</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_I0_LUT4_F_I1_LUT2_I1_1_F_LUT4_I2/I0</td>
</tr>
<tr>
<td>9.926</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R20C48[1][B]</td>
<td style=" background: #97FFFF;">DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_I0_LUT4_F_I1_LUT2_I1_1_F_LUT4_I2/F</td>
</tr>
<tr>
<td>13.017</td>
<td>3.091</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C46[2][A]</td>
<td>AB[3]_MUX2_LUT5_O_S0_LUT2_F/I0</td>
</tr>
<tr>
<td>13.544</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C46[2][A]</td>
<td style=" background: #97FFFF;">AB[3]_MUX2_LUT5_O_S0_LUT2_F/F</td>
</tr>
<tr>
<td>14.602</td>
<td>1.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C46[0][A]</td>
<td>AB[3]_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>14.855</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R13C46[0][A]</td>
<td style=" background: #97FFFF;">AB[3]_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>16.081</td>
<td>1.226</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[2][A]</td>
<td>_Address[3]_LUT3_F/I2</td>
</tr>
<tr>
<td>16.597</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R9C38[2][A]</td>
<td style=" background: #97FFFF;">_Address[3]_LUT3_F/F</td>
</tr>
<tr>
<td>19.795</td>
<td>3.198</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[16]</td>
<td style=" font-weight:bold;">Memory.0.30/AD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R6C38[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>12.100</td>
<td>2.100</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[16]</td>
<td>Memory.0.30/CLK</td>
</tr>
<tr>
<td>12.065</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Memory.0.30</td>
</tr>
<tr>
<td>12.031</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[16]</td>
<td>Memory.0.30</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.069</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.600%; route: 1.349, 66.400%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.590, 14.580%; route: 14.791, 83.266%; tC2Q: 0.382, 2.153%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.100, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.756</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.777</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.021</td>
</tr>
<tr>
<td class="label">From</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_F_MUX2_LUT8_S0_O_DFFP_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.9</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.031</td>
<td>1.349</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C48[0][A]</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_F_MUX2_LUT8_S0_O_DFFP_D/CLK</td>
</tr>
<tr>
<td>2.414</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>152</td>
<td>R23C48[0][A]</td>
<td style=" font-weight:bold;">DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_F_MUX2_LUT8_S0_O_DFFP_D/Q</td>
</tr>
<tr>
<td>6.090</td>
<td>3.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[1][B]</td>
<td>u_cpu.u_ALU8.AI[7]_MUX2_LUT8_O_S0_LUT3_F_I1_LUT4_F_I3_LUT4_F/I1</td>
</tr>
<tr>
<td>6.352</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R11C47[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.AI[7]_MUX2_LUT8_O_S0_LUT3_F_I1_LUT4_F_I3_LUT4_F/F</td>
</tr>
<tr>
<td>8.699</td>
<td>2.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C50[1][B]</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_S0_LUT4_F_I3_LUT2_F/I1</td>
</tr>
<tr>
<td>9.215</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R20C50[1][B]</td>
<td style=" background: #97FFFF;">DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_S0_LUT4_F_I3_LUT2_F/F</td>
</tr>
<tr>
<td>9.410</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C48[1][B]</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_I0_LUT4_F_I1_LUT2_I1_1_F_LUT4_I2/I0</td>
</tr>
<tr>
<td>9.926</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R20C48[1][B]</td>
<td style=" background: #97FFFF;">DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_I0_LUT4_F_I1_LUT2_I1_1_F_LUT4_I2/F</td>
</tr>
<tr>
<td>13.159</td>
<td>3.232</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C47[3][B]</td>
<td>AB[2]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT2_F/I0</td>
</tr>
<tr>
<td>13.424</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C47[3][B]</td>
<td style=" background: #97FFFF;">AB[2]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT2_F/F</td>
</tr>
<tr>
<td>14.674</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[1][B]</td>
<td>AB[2]_MUX2_LUT5_O_I1_LUT4_F/I3</td>
</tr>
<tr>
<td>15.190</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C46[1][B]</td>
<td style=" background: #97FFFF;">AB[2]_MUX2_LUT5_O_I1_LUT4_F/F</td>
</tr>
<tr>
<td>15.190</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[1][A]</td>
<td>AB[2]_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>15.326</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R11C46[1][A]</td>
<td style=" background: #97FFFF;">AB[2]_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>15.904</td>
<td>0.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[2][B]</td>
<td>_Address[2]_LUT3_F/I2</td>
</tr>
<tr>
<td>16.365</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R11C41[2][B]</td>
<td style=" background: #97FFFF;">_Address[2]_LUT3_F/F</td>
</tr>
<tr>
<td>19.777</td>
<td>3.412</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[23]</td>
<td style=" font-weight:bold;">Memory.0.9/AD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R6C38[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>12.091</td>
<td>2.091</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[23]</td>
<td>Memory.0.9/CLK</td>
</tr>
<tr>
<td>12.056</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Memory.0.9</td>
</tr>
<tr>
<td>12.021</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[23]</td>
<td>Memory.0.9</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.600%; route: 1.349, 66.400%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.674, 15.067%; route: 14.690, 82.778%; tC2Q: 0.382, 2.155%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.091, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.732</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.754</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.021</td>
</tr>
<tr>
<td class="label">From</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_F_MUX2_LUT8_S0_O_DFFP_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.031</td>
<td>1.349</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C48[0][A]</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_F_MUX2_LUT8_S0_O_DFFP_D/CLK</td>
</tr>
<tr>
<td>2.414</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>152</td>
<td>R23C48[0][A]</td>
<td style=" font-weight:bold;">DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_F_MUX2_LUT8_S0_O_DFFP_D/Q</td>
</tr>
<tr>
<td>6.090</td>
<td>3.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[1][B]</td>
<td>u_cpu.u_ALU8.AI[7]_MUX2_LUT8_O_S0_LUT3_F_I1_LUT4_F_I3_LUT4_F/I1</td>
</tr>
<tr>
<td>6.352</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R11C47[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.AI[7]_MUX2_LUT8_O_S0_LUT3_F_I1_LUT4_F_I3_LUT4_F/F</td>
</tr>
<tr>
<td>8.699</td>
<td>2.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C50[1][B]</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_S0_LUT4_F_I3_LUT2_F/I1</td>
</tr>
<tr>
<td>9.215</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R20C50[1][B]</td>
<td style=" background: #97FFFF;">DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_S0_LUT4_F_I3_LUT2_F/F</td>
</tr>
<tr>
<td>9.410</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C48[1][B]</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_I0_LUT4_F_I1_LUT2_I1_1_F_LUT4_I2/I0</td>
</tr>
<tr>
<td>9.926</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R20C48[1][B]</td>
<td style=" background: #97FFFF;">DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_I0_LUT4_F_I1_LUT2_I1_1_F_LUT4_I2/F</td>
</tr>
<tr>
<td>13.017</td>
<td>3.091</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C46[2][A]</td>
<td>AB[3]_MUX2_LUT5_O_S0_LUT2_F/I0</td>
</tr>
<tr>
<td>13.544</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C46[2][A]</td>
<td style=" background: #97FFFF;">AB[3]_MUX2_LUT5_O_S0_LUT2_F/F</td>
</tr>
<tr>
<td>14.602</td>
<td>1.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C46[0][A]</td>
<td>AB[3]_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>14.855</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R13C46[0][A]</td>
<td style=" background: #97FFFF;">AB[3]_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>16.081</td>
<td>1.226</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[2][A]</td>
<td>_Address[3]_LUT3_F/I2</td>
</tr>
<tr>
<td>16.597</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R9C38[2][A]</td>
<td style=" background: #97FFFF;">_Address[3]_LUT3_F/F</td>
</tr>
<tr>
<td>19.754</td>
<td>3.156</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[19]</td>
<td style=" font-weight:bold;">Memory.0.5/AD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R6C38[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>12.091</td>
<td>2.091</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[19]</td>
<td>Memory.0.5/CLK</td>
</tr>
<tr>
<td>12.056</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Memory.0.5</td>
</tr>
<tr>
<td>12.021</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[19]</td>
<td>Memory.0.5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.600%; route: 1.349, 66.400%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.590, 14.614%; route: 14.750, 83.228%; tC2Q: 0.382, 2.158%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.091, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.721</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.770</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.049</td>
</tr>
<tr>
<td class="label">From</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_F_MUX2_LUT8_S0_O_DFFP_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.27</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.031</td>
<td>1.349</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C48[0][A]</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_F_MUX2_LUT8_S0_O_DFFP_D/CLK</td>
</tr>
<tr>
<td>2.414</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>152</td>
<td>R23C48[0][A]</td>
<td style=" font-weight:bold;">DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_F_MUX2_LUT8_S0_O_DFFP_D/Q</td>
</tr>
<tr>
<td>6.090</td>
<td>3.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[1][B]</td>
<td>u_cpu.u_ALU8.AI[7]_MUX2_LUT8_O_S0_LUT3_F_I1_LUT4_F_I3_LUT4_F/I1</td>
</tr>
<tr>
<td>6.352</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R11C47[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.AI[7]_MUX2_LUT8_O_S0_LUT3_F_I1_LUT4_F_I3_LUT4_F/F</td>
</tr>
<tr>
<td>8.699</td>
<td>2.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C50[1][B]</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_S0_LUT4_F_I3_LUT2_F/I1</td>
</tr>
<tr>
<td>9.215</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R20C50[1][B]</td>
<td style=" background: #97FFFF;">DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_S0_LUT4_F_I3_LUT2_F/F</td>
</tr>
<tr>
<td>9.410</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C48[1][B]</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_I0_LUT4_F_I1_LUT2_I1_1_F_LUT4_I2/I0</td>
</tr>
<tr>
<td>9.926</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R20C48[1][B]</td>
<td style=" background: #97FFFF;">DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_I0_LUT4_F_I1_LUT2_I1_1_F_LUT4_I2/F</td>
</tr>
<tr>
<td>13.017</td>
<td>3.091</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C46[2][A]</td>
<td>AB[3]_MUX2_LUT5_O_S0_LUT2_F/I0</td>
</tr>
<tr>
<td>13.544</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C46[2][A]</td>
<td style=" background: #97FFFF;">AB[3]_MUX2_LUT5_O_S0_LUT2_F/F</td>
</tr>
<tr>
<td>14.602</td>
<td>1.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C46[0][A]</td>
<td>AB[3]_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>14.855</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R13C46[0][A]</td>
<td style=" background: #97FFFF;">AB[3]_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>16.081</td>
<td>1.226</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[2][A]</td>
<td>_Address[3]_LUT3_F/I2</td>
</tr>
<tr>
<td>16.597</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R9C38[2][A]</td>
<td style=" background: #97FFFF;">_Address[3]_LUT3_F/F</td>
</tr>
<tr>
<td>19.770</td>
<td>3.173</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[14]</td>
<td style=" font-weight:bold;">Memory.0.27/AD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R6C38[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>12.119</td>
<td>2.119</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[14]</td>
<td>Memory.0.27/CLK</td>
</tr>
<tr>
<td>12.084</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Memory.0.27</td>
</tr>
<tr>
<td>12.049</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[14]</td>
<td>Memory.0.27</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.088</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.600%; route: 1.349, 66.400%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.590, 14.601%; route: 14.766, 83.243%; tC2Q: 0.382, 2.156%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.119, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.714</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.735</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.021</td>
</tr>
<tr>
<td class="label">From</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_F_MUX2_LUT8_S0_O_DFFP_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.29</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.031</td>
<td>1.349</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C48[0][A]</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_F_MUX2_LUT8_S0_O_DFFP_D/CLK</td>
</tr>
<tr>
<td>2.414</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>152</td>
<td>R23C48[0][A]</td>
<td style=" font-weight:bold;">DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_F_MUX2_LUT8_S0_O_DFFP_D/Q</td>
</tr>
<tr>
<td>6.090</td>
<td>3.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[1][B]</td>
<td>u_cpu.u_ALU8.AI[7]_MUX2_LUT8_O_S0_LUT3_F_I1_LUT4_F_I3_LUT4_F/I1</td>
</tr>
<tr>
<td>6.352</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R11C47[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.AI[7]_MUX2_LUT8_O_S0_LUT3_F_I1_LUT4_F_I3_LUT4_F/F</td>
</tr>
<tr>
<td>7.692</td>
<td>1.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[3][B]</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I2_I3_LUT4_I1_I0_LUT4_I1_I2_LUT4_F_I3_LUT2_F/I1</td>
</tr>
<tr>
<td>8.108</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C46[3][B]</td>
<td style=" background: #97FFFF;">DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I2_I3_LUT4_I1_I0_LUT4_I1_I2_LUT4_F_I3_LUT2_F/F</td>
</tr>
<tr>
<td>8.248</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[1][B]</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I2_I3_LUT4_I1_I0_LUT4_I1_I2_LUT4_F_I3_LUT3_I1/I1</td>
</tr>
<tr>
<td>8.510</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R20C46[1][B]</td>
<td style=" background: #97FFFF;">DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I2_I3_LUT4_I1_I0_LUT4_I1_I2_LUT4_F_I3_LUT3_I1/F</td>
</tr>
<tr>
<td>9.440</td>
<td>0.930</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[0][A]</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I2_I3_LUT4_I1_I0_LUT4_I1_I2_LUT4_F_I3_LUT3_I1_F_LUT2_I1/I1</td>
</tr>
<tr>
<td>9.901</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R17C45[0][A]</td>
<td style=" background: #97FFFF;">DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I2_I3_LUT4_I1_I0_LUT4_I1_I2_LUT4_F_I3_LUT3_I1_F_LUT2_I1/F</td>
</tr>
<tr>
<td>10.859</td>
<td>0.957</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C40[0][A]</td>
<td>AB[2]_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_F/I1</td>
</tr>
<tr>
<td>11.385</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R13C40[0][A]</td>
<td style=" background: #97FFFF;">AB[2]_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_F/F</td>
</tr>
<tr>
<td>12.366</td>
<td>0.981</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[2][A]</td>
<td>AB[0]_LUT3_F_I2_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>12.619</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C41[2][A]</td>
<td style=" background: #97FFFF;">AB[0]_LUT3_F_I2_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>13.748</td>
<td>1.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C44[1][B]</td>
<td>AB[0]_LUT3_F/I2</td>
</tr>
<tr>
<td>14.274</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R14C44[1][B]</td>
<td style=" background: #97FFFF;">AB[0]_LUT3_F/F</td>
</tr>
<tr>
<td>16.049</td>
<td>1.775</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[1][A]</td>
<td>_Address[0]_LUT3_F/I2</td>
</tr>
<tr>
<td>16.575</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R9C40[1][A]</td>
<td style=" background: #97FFFF;">_Address[0]_LUT3_F/F</td>
</tr>
<tr>
<td>19.735</td>
<td>3.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[15]</td>
<td style=" font-weight:bold;">Memory.0.29/AD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R6C38[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>12.091</td>
<td>2.091</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[15]</td>
<td>Memory.0.29/CLK</td>
</tr>
<tr>
<td>12.056</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Memory.0.29</td>
</tr>
<tr>
<td>12.021</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[15]</td>
<td>Memory.0.29</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.600%; route: 1.349, 66.400%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.233, 18.259%; route: 14.089, 79.581%; tC2Q: 0.382, 2.161%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.091, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.731</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.021</td>
</tr>
<tr>
<td class="label">From</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_F_MUX2_LUT8_S0_O_DFFP_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.9</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.031</td>
<td>1.349</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C48[0][A]</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_F_MUX2_LUT8_S0_O_DFFP_D/CLK</td>
</tr>
<tr>
<td>2.414</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>152</td>
<td>R23C48[0][A]</td>
<td style=" font-weight:bold;">DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_F_MUX2_LUT8_S0_O_DFFP_D/Q</td>
</tr>
<tr>
<td>6.090</td>
<td>3.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[1][B]</td>
<td>u_cpu.u_ALU8.AI[7]_MUX2_LUT8_O_S0_LUT3_F_I1_LUT4_F_I3_LUT4_F/I1</td>
</tr>
<tr>
<td>6.352</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R11C47[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.AI[7]_MUX2_LUT8_O_S0_LUT3_F_I1_LUT4_F_I3_LUT4_F/F</td>
</tr>
<tr>
<td>7.692</td>
<td>1.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[3][B]</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I2_I3_LUT4_I1_I0_LUT4_I1_I2_LUT4_F_I3_LUT2_F/I1</td>
</tr>
<tr>
<td>8.108</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C46[3][B]</td>
<td style=" background: #97FFFF;">DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I2_I3_LUT4_I1_I0_LUT4_I1_I2_LUT4_F_I3_LUT2_F/F</td>
</tr>
<tr>
<td>8.248</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[1][B]</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I2_I3_LUT4_I1_I0_LUT4_I1_I2_LUT4_F_I3_LUT3_I1/I1</td>
</tr>
<tr>
<td>8.510</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R20C46[1][B]</td>
<td style=" background: #97FFFF;">DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I2_I3_LUT4_I1_I0_LUT4_I1_I2_LUT4_F_I3_LUT3_I1/F</td>
</tr>
<tr>
<td>9.440</td>
<td>0.930</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[0][A]</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I2_I3_LUT4_I1_I0_LUT4_I1_I2_LUT4_F_I3_LUT3_I1_F_LUT2_I1/I1</td>
</tr>
<tr>
<td>9.901</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R17C45[0][A]</td>
<td style=" background: #97FFFF;">DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I2_I3_LUT4_I1_I0_LUT4_I1_I2_LUT4_F_I3_LUT3_I1_F_LUT2_I1/F</td>
</tr>
<tr>
<td>10.859</td>
<td>0.957</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C40[0][A]</td>
<td>AB[2]_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_F/I1</td>
</tr>
<tr>
<td>11.385</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R13C40[0][A]</td>
<td style=" background: #97FFFF;">AB[2]_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_F/F</td>
</tr>
<tr>
<td>12.908</td>
<td>1.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[0][B]</td>
<td>AB[2]_MUX2_LUT5_O_S0_LUT4_F_I3_LUT4_I3/I3</td>
</tr>
<tr>
<td>13.434</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R17C40[0][B]</td>
<td style=" background: #97FFFF;">AB[2]_MUX2_LUT5_O_S0_LUT4_F_I3_LUT4_I3/F</td>
</tr>
<tr>
<td>14.011</td>
<td>0.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[0][B]</td>
<td>AB[1]_LUT4_F/I3</td>
</tr>
<tr>
<td>14.528</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R13C41[0][B]</td>
<td style=" background: #97FFFF;">AB[1]_LUT4_F/F</td>
</tr>
<tr>
<td>15.436</td>
<td>0.909</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[0][A]</td>
<td>_Address[1]_LUT3_F/I2</td>
</tr>
<tr>
<td>15.963</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R9C38[0][A]</td>
<td style=" background: #97FFFF;">_Address[1]_LUT3_F/F</td>
</tr>
<tr>
<td>19.731</td>
<td>3.769</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[23]</td>
<td style=" font-weight:bold;">Memory.0.9/AD[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R6C38[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>12.091</td>
<td>2.091</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[23]</td>
<td>Memory.0.9/CLK</td>
</tr>
<tr>
<td>12.056</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Memory.0.9</td>
</tr>
<tr>
<td>12.021</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[23]</td>
<td>Memory.0.9</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.600%; route: 1.349, 66.400%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.496, 19.753%; route: 13.821, 78.086%; tC2Q: 0.382, 2.161%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.091, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.604</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.625</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.021</td>
</tr>
<tr>
<td class="label">From</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_F_MUX2_LUT8_S0_O_DFFP_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.29</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.031</td>
<td>1.349</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C48[0][A]</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_F_MUX2_LUT8_S0_O_DFFP_D/CLK</td>
</tr>
<tr>
<td>2.414</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>152</td>
<td>R23C48[0][A]</td>
<td style=" font-weight:bold;">DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_F_MUX2_LUT8_S0_O_DFFP_D/Q</td>
</tr>
<tr>
<td>6.090</td>
<td>3.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[1][B]</td>
<td>u_cpu.u_ALU8.AI[7]_MUX2_LUT8_O_S0_LUT3_F_I1_LUT4_F_I3_LUT4_F/I1</td>
</tr>
<tr>
<td>6.352</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R11C47[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.AI[7]_MUX2_LUT8_O_S0_LUT3_F_I1_LUT4_F_I3_LUT4_F/F</td>
</tr>
<tr>
<td>8.699</td>
<td>2.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C50[1][B]</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_S0_LUT4_F_I3_LUT2_F/I1</td>
</tr>
<tr>
<td>9.215</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R20C50[1][B]</td>
<td style=" background: #97FFFF;">DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_S0_LUT4_F_I3_LUT2_F/F</td>
</tr>
<tr>
<td>9.410</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C48[1][B]</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_I0_LUT4_F_I1_LUT2_I1_1_F_LUT4_I2/I0</td>
</tr>
<tr>
<td>9.926</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R20C48[1][B]</td>
<td style=" background: #97FFFF;">DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_I0_LUT4_F_I1_LUT2_I1_1_F_LUT4_I2/F</td>
</tr>
<tr>
<td>13.017</td>
<td>3.091</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C46[2][A]</td>
<td>AB[3]_MUX2_LUT5_O_S0_LUT2_F/I0</td>
</tr>
<tr>
<td>13.544</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C46[2][A]</td>
<td style=" background: #97FFFF;">AB[3]_MUX2_LUT5_O_S0_LUT2_F/F</td>
</tr>
<tr>
<td>14.602</td>
<td>1.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C46[0][A]</td>
<td>AB[3]_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>14.855</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R13C46[0][A]</td>
<td style=" background: #97FFFF;">AB[3]_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>16.081</td>
<td>1.226</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[2][A]</td>
<td>_Address[3]_LUT3_F/I2</td>
</tr>
<tr>
<td>16.597</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R9C38[2][A]</td>
<td style=" background: #97FFFF;">_Address[3]_LUT3_F/F</td>
</tr>
<tr>
<td>19.625</td>
<td>3.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[15]</td>
<td style=" font-weight:bold;">Memory.0.29/AD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R6C38[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>12.091</td>
<td>2.091</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[15]</td>
<td>Memory.0.29/CLK</td>
</tr>
<tr>
<td>12.056</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Memory.0.29</td>
</tr>
<tr>
<td>12.021</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[15]</td>
<td>Memory.0.29</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.600%; route: 1.349, 66.400%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.590, 14.721%; route: 14.621, 83.105%; tC2Q: 0.382, 2.174%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.091, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.597</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.627</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.031</td>
</tr>
<tr>
<td class="label">From</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_F_MUX2_LUT8_S0_O_DFFP_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.031</td>
<td>1.349</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C48[0][A]</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_F_MUX2_LUT8_S0_O_DFFP_D/CLK</td>
</tr>
<tr>
<td>2.414</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>152</td>
<td>R23C48[0][A]</td>
<td style=" font-weight:bold;">DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_F_MUX2_LUT8_S0_O_DFFP_D/Q</td>
</tr>
<tr>
<td>6.090</td>
<td>3.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[1][B]</td>
<td>u_cpu.u_ALU8.AI[7]_MUX2_LUT8_O_S0_LUT3_F_I1_LUT4_F_I3_LUT4_F/I1</td>
</tr>
<tr>
<td>6.352</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R11C47[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.AI[7]_MUX2_LUT8_O_S0_LUT3_F_I1_LUT4_F_I3_LUT4_F/F</td>
</tr>
<tr>
<td>7.692</td>
<td>1.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[3][B]</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I2_I3_LUT4_I1_I0_LUT4_I1_I2_LUT4_F_I3_LUT2_F/I1</td>
</tr>
<tr>
<td>8.108</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C46[3][B]</td>
<td style=" background: #97FFFF;">DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I2_I3_LUT4_I1_I0_LUT4_I1_I2_LUT4_F_I3_LUT2_F/F</td>
</tr>
<tr>
<td>8.248</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[1][B]</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I2_I3_LUT4_I1_I0_LUT4_I1_I2_LUT4_F_I3_LUT3_I1/I1</td>
</tr>
<tr>
<td>8.510</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R20C46[1][B]</td>
<td style=" background: #97FFFF;">DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I2_I3_LUT4_I1_I0_LUT4_I1_I2_LUT4_F_I3_LUT3_I1/F</td>
</tr>
<tr>
<td>9.440</td>
<td>0.930</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[0][A]</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I2_I3_LUT4_I1_I0_LUT4_I1_I2_LUT4_F_I3_LUT3_I1_F_LUT2_I1/I1</td>
</tr>
<tr>
<td>9.901</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R17C45[0][A]</td>
<td style=" background: #97FFFF;">DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I2_I3_LUT4_I1_I0_LUT4_I1_I2_LUT4_F_I3_LUT3_I1_F_LUT2_I1/F</td>
</tr>
<tr>
<td>10.859</td>
<td>0.957</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C40[0][A]</td>
<td>AB[2]_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_F/I1</td>
</tr>
<tr>
<td>11.385</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R13C40[0][A]</td>
<td style=" background: #97FFFF;">AB[2]_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_F/F</td>
</tr>
<tr>
<td>12.366</td>
<td>0.981</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[2][A]</td>
<td>AB[0]_LUT3_F_I2_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>12.619</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C41[2][A]</td>
<td style=" background: #97FFFF;">AB[0]_LUT3_F_I2_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>13.748</td>
<td>1.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C44[1][B]</td>
<td>AB[0]_LUT3_F/I2</td>
</tr>
<tr>
<td>14.274</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R14C44[1][B]</td>
<td style=" background: #97FFFF;">AB[0]_LUT3_F/F</td>
</tr>
<tr>
<td>16.049</td>
<td>1.775</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[1][A]</td>
<td>_Address[0]_LUT3_F/I2</td>
</tr>
<tr>
<td>16.575</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R9C40[1][A]</td>
<td style=" background: #97FFFF;">_Address[0]_LUT3_F/F</td>
</tr>
<tr>
<td>19.628</td>
<td>3.052</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[22]</td>
<td style=" font-weight:bold;">Memory.0.8/AD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R6C38[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>12.100</td>
<td>2.100</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[22]</td>
<td>Memory.0.8/CLK</td>
</tr>
<tr>
<td>12.065</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Memory.0.8</td>
</tr>
<tr>
<td>12.031</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[22]</td>
<td>Memory.0.8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.069</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.600%; route: 1.349, 66.400%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.233, 18.370%; route: 13.981, 79.456%; tC2Q: 0.382, 2.174%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.100, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.577</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.607</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.031</td>
</tr>
<tr>
<td class="label">From</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_F_MUX2_LUT8_S0_O_DFFP_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.031</td>
<td>1.349</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C48[0][A]</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_F_MUX2_LUT8_S0_O_DFFP_D/CLK</td>
</tr>
<tr>
<td>2.414</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>152</td>
<td>R23C48[0][A]</td>
<td style=" font-weight:bold;">DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_F_MUX2_LUT8_S0_O_DFFP_D/Q</td>
</tr>
<tr>
<td>6.090</td>
<td>3.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[1][B]</td>
<td>u_cpu.u_ALU8.AI[7]_MUX2_LUT8_O_S0_LUT3_F_I1_LUT4_F_I3_LUT4_F/I1</td>
</tr>
<tr>
<td>6.352</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R11C47[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.AI[7]_MUX2_LUT8_O_S0_LUT3_F_I1_LUT4_F_I3_LUT4_F/F</td>
</tr>
<tr>
<td>8.699</td>
<td>2.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C50[1][B]</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_S0_LUT4_F_I3_LUT2_F/I1</td>
</tr>
<tr>
<td>9.215</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R20C50[1][B]</td>
<td style=" background: #97FFFF;">DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_S0_LUT4_F_I3_LUT2_F/F</td>
</tr>
<tr>
<td>9.410</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C48[1][B]</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_I0_LUT4_F_I1_LUT2_I1_1_F_LUT4_I2/I0</td>
</tr>
<tr>
<td>9.926</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R20C48[1][B]</td>
<td style=" background: #97FFFF;">DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_I0_LUT4_F_I1_LUT2_I1_1_F_LUT4_I2/F</td>
</tr>
<tr>
<td>11.872</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C45[3][A]</td>
<td>AB[4]_LUT4_F_I3_LUT2_F/I0</td>
</tr>
<tr>
<td>12.394</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C45[3][A]</td>
<td style=" background: #97FFFF;">AB[4]_LUT4_F_I3_LUT2_F/F</td>
</tr>
<tr>
<td>13.679</td>
<td>1.285</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C38[0][A]</td>
<td>AB[4]_LUT4_F/I3</td>
</tr>
<tr>
<td>14.140</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C38[0][A]</td>
<td style=" background: #97FFFF;">AB[4]_LUT4_F/F</td>
</tr>
<tr>
<td>15.060</td>
<td>0.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[0][A]</td>
<td>_Address[4]_LUT3_F/I2</td>
</tr>
<tr>
<td>15.576</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R11C38[0][A]</td>
<td style=" background: #97FFFF;">_Address[4]_LUT3_F/F</td>
</tr>
<tr>
<td>19.607</td>
<td>4.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[22]</td>
<td style=" font-weight:bold;">Memory.0.8/AD[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R6C38[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>12.100</td>
<td>2.100</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[22]</td>
<td>Memory.0.8/CLK</td>
</tr>
<tr>
<td>12.065</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Memory.0.8</td>
</tr>
<tr>
<td>12.031</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[22]</td>
<td>Memory.0.8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.069</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.600%; route: 1.349, 66.400%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.794, 15.895%; route: 14.400, 81.929%; tC2Q: 0.382, 2.176%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.100, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.554</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.585</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.031</td>
</tr>
<tr>
<td class="label">From</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_F_MUX2_LUT8_S0_O_DFFP_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.16</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.031</td>
<td>1.349</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C48[0][A]</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_F_MUX2_LUT8_S0_O_DFFP_D/CLK</td>
</tr>
<tr>
<td>2.414</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>152</td>
<td>R23C48[0][A]</td>
<td style=" font-weight:bold;">DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_F_MUX2_LUT8_S0_O_DFFP_D/Q</td>
</tr>
<tr>
<td>6.090</td>
<td>3.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[1][B]</td>
<td>u_cpu.u_ALU8.AI[7]_MUX2_LUT8_O_S0_LUT3_F_I1_LUT4_F_I3_LUT4_F/I1</td>
</tr>
<tr>
<td>6.352</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R11C47[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.AI[7]_MUX2_LUT8_O_S0_LUT3_F_I1_LUT4_F_I3_LUT4_F/F</td>
</tr>
<tr>
<td>7.692</td>
<td>1.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[3][B]</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I2_I3_LUT4_I1_I0_LUT4_I1_I2_LUT4_F_I3_LUT2_F/I1</td>
</tr>
<tr>
<td>8.108</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C46[3][B]</td>
<td style=" background: #97FFFF;">DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I2_I3_LUT4_I1_I0_LUT4_I1_I2_LUT4_F_I3_LUT2_F/F</td>
</tr>
<tr>
<td>8.248</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[1][B]</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I2_I3_LUT4_I1_I0_LUT4_I1_I2_LUT4_F_I3_LUT3_I1/I1</td>
</tr>
<tr>
<td>8.510</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R20C46[1][B]</td>
<td style=" background: #97FFFF;">DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I2_I3_LUT4_I1_I0_LUT4_I1_I2_LUT4_F_I3_LUT3_I1/F</td>
</tr>
<tr>
<td>9.440</td>
<td>0.930</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[0][A]</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I2_I3_LUT4_I1_I0_LUT4_I1_I2_LUT4_F_I3_LUT3_I1_F_LUT2_I1/I1</td>
</tr>
<tr>
<td>9.901</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R17C45[0][A]</td>
<td style=" background: #97FFFF;">DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I2_I3_LUT4_I1_I0_LUT4_I1_I2_LUT4_F_I3_LUT3_I1_F_LUT2_I1/F</td>
</tr>
<tr>
<td>10.859</td>
<td>0.957</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C40[0][A]</td>
<td>AB[2]_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_F/I1</td>
</tr>
<tr>
<td>11.385</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R13C40[0][A]</td>
<td style=" background: #97FFFF;">AB[2]_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_F/F</td>
</tr>
<tr>
<td>12.366</td>
<td>0.981</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[2][A]</td>
<td>AB[0]_LUT3_F_I2_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>12.619</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C41[2][A]</td>
<td style=" background: #97FFFF;">AB[0]_LUT3_F_I2_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>13.748</td>
<td>1.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C44[1][B]</td>
<td>AB[0]_LUT3_F/I2</td>
</tr>
<tr>
<td>14.274</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R14C44[1][B]</td>
<td style=" background: #97FFFF;">AB[0]_LUT3_F/F</td>
</tr>
<tr>
<td>16.049</td>
<td>1.775</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[1][A]</td>
<td>_Address[0]_LUT3_F/I2</td>
</tr>
<tr>
<td>16.575</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R9C40[1][A]</td>
<td style=" background: #97FFFF;">_Address[0]_LUT3_F/F</td>
</tr>
<tr>
<td>19.585</td>
<td>3.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">Memory.0.16/AD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R6C38[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>12.100</td>
<td>2.100</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>Memory.0.16/CLK</td>
</tr>
<tr>
<td>12.065</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Memory.0.16</td>
</tr>
<tr>
<td>12.031</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>Memory.0.16</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.069</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.600%; route: 1.349, 66.400%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.233, 18.415%; route: 13.939, 79.406%; tC2Q: 0.382, 2.179%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.100, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.562</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.021</td>
</tr>
<tr>
<td class="label">From</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_F_MUX2_LUT8_S0_O_DFFP_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.9</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.031</td>
<td>1.349</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C48[0][A]</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_F_MUX2_LUT8_S0_O_DFFP_D/CLK</td>
</tr>
<tr>
<td>2.414</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>152</td>
<td>R23C48[0][A]</td>
<td style=" font-weight:bold;">DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_F_MUX2_LUT8_S0_O_DFFP_D/Q</td>
</tr>
<tr>
<td>6.090</td>
<td>3.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[1][B]</td>
<td>u_cpu.u_ALU8.AI[7]_MUX2_LUT8_O_S0_LUT3_F_I1_LUT4_F_I3_LUT4_F/I1</td>
</tr>
<tr>
<td>6.352</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R11C47[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.AI[7]_MUX2_LUT8_O_S0_LUT3_F_I1_LUT4_F_I3_LUT4_F/F</td>
</tr>
<tr>
<td>7.692</td>
<td>1.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[3][B]</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I2_I3_LUT4_I1_I0_LUT4_I1_I2_LUT4_F_I3_LUT2_F/I1</td>
</tr>
<tr>
<td>8.108</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C46[3][B]</td>
<td style=" background: #97FFFF;">DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I2_I3_LUT4_I1_I0_LUT4_I1_I2_LUT4_F_I3_LUT2_F/F</td>
</tr>
<tr>
<td>8.248</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[1][B]</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I2_I3_LUT4_I1_I0_LUT4_I1_I2_LUT4_F_I3_LUT3_I1/I1</td>
</tr>
<tr>
<td>8.510</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R20C46[1][B]</td>
<td style=" background: #97FFFF;">DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I2_I3_LUT4_I1_I0_LUT4_I1_I2_LUT4_F_I3_LUT3_I1/F</td>
</tr>
<tr>
<td>9.440</td>
<td>0.930</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[0][A]</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I2_I3_LUT4_I1_I0_LUT4_I1_I2_LUT4_F_I3_LUT3_I1_F_LUT2_I1/I1</td>
</tr>
<tr>
<td>9.901</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R17C45[0][A]</td>
<td style=" background: #97FFFF;">DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I2_I3_LUT4_I1_I0_LUT4_I1_I2_LUT4_F_I3_LUT3_I1_F_LUT2_I1/F</td>
</tr>
<tr>
<td>10.859</td>
<td>0.957</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C40[0][A]</td>
<td>AB[2]_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_F/I1</td>
</tr>
<tr>
<td>11.385</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R13C40[0][A]</td>
<td style=" background: #97FFFF;">AB[2]_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_F/F</td>
</tr>
<tr>
<td>12.366</td>
<td>0.981</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[2][A]</td>
<td>AB[0]_LUT3_F_I2_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>12.619</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C41[2][A]</td>
<td style=" background: #97FFFF;">AB[0]_LUT3_F_I2_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>13.748</td>
<td>1.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C44[1][B]</td>
<td>AB[0]_LUT3_F/I2</td>
</tr>
<tr>
<td>14.274</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R14C44[1][B]</td>
<td style=" background: #97FFFF;">AB[0]_LUT3_F/F</td>
</tr>
<tr>
<td>16.049</td>
<td>1.775</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[1][A]</td>
<td>_Address[0]_LUT3_F/I2</td>
</tr>
<tr>
<td>16.575</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R9C40[1][A]</td>
<td style=" background: #97FFFF;">_Address[0]_LUT3_F/F</td>
</tr>
<tr>
<td>19.562</td>
<td>2.988</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[23]</td>
<td style=" font-weight:bold;">Memory.0.9/AD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R6C38[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>12.091</td>
<td>2.091</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[23]</td>
<td>Memory.0.9/CLK</td>
</tr>
<tr>
<td>12.056</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Memory.0.9</td>
</tr>
<tr>
<td>12.021</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[23]</td>
<td>Memory.0.9</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.600%; route: 1.349, 66.400%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.233, 18.439%; route: 13.916, 79.380%; tC2Q: 0.382, 2.182%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.091, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.531</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.561</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.031</td>
</tr>
<tr>
<td class="label">From</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_F_MUX2_LUT8_S0_O_DFFP_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.031</td>
<td>1.349</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C48[0][A]</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_F_MUX2_LUT8_S0_O_DFFP_D/CLK</td>
</tr>
<tr>
<td>2.414</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>152</td>
<td>R23C48[0][A]</td>
<td style=" font-weight:bold;">DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_F_MUX2_LUT8_S0_O_DFFP_D/Q</td>
</tr>
<tr>
<td>6.090</td>
<td>3.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[1][B]</td>
<td>u_cpu.u_ALU8.AI[7]_MUX2_LUT8_O_S0_LUT3_F_I1_LUT4_F_I3_LUT4_F/I1</td>
</tr>
<tr>
<td>6.352</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R11C47[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.AI[7]_MUX2_LUT8_O_S0_LUT3_F_I1_LUT4_F_I3_LUT4_F/F</td>
</tr>
<tr>
<td>8.699</td>
<td>2.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C50[1][B]</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_S0_LUT4_F_I3_LUT2_F/I1</td>
</tr>
<tr>
<td>9.215</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R20C50[1][B]</td>
<td style=" background: #97FFFF;">DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_S0_LUT4_F_I3_LUT2_F/F</td>
</tr>
<tr>
<td>9.410</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C48[1][B]</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_I0_LUT4_F_I1_LUT2_I1_1_F_LUT4_I2/I0</td>
</tr>
<tr>
<td>9.926</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R20C48[1][B]</td>
<td style=" background: #97FFFF;">DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_I0_LUT4_F_I1_LUT2_I1_1_F_LUT4_I2/F</td>
</tr>
<tr>
<td>13.017</td>
<td>3.091</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C46[2][A]</td>
<td>AB[3]_MUX2_LUT5_O_S0_LUT2_F/I0</td>
</tr>
<tr>
<td>13.544</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C46[2][A]</td>
<td style=" background: #97FFFF;">AB[3]_MUX2_LUT5_O_S0_LUT2_F/F</td>
</tr>
<tr>
<td>14.602</td>
<td>1.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C46[0][A]</td>
<td>AB[3]_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>14.855</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R13C46[0][A]</td>
<td style=" background: #97FFFF;">AB[3]_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>16.081</td>
<td>1.226</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[2][A]</td>
<td>_Address[3]_LUT3_F/I2</td>
</tr>
<tr>
<td>16.597</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R9C38[2][A]</td>
<td style=" background: #97FFFF;">_Address[3]_LUT3_F/F</td>
</tr>
<tr>
<td>19.561</td>
<td>2.964</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[18]</td>
<td style=" font-weight:bold;">Memory.0.4/AD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R6C38[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>12.100</td>
<td>2.100</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[18]</td>
<td>Memory.0.4/CLK</td>
</tr>
<tr>
<td>12.065</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Memory.0.4</td>
</tr>
<tr>
<td>12.031</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[18]</td>
<td>Memory.0.4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.069</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.600%; route: 1.349, 66.400%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.590, 14.775%; route: 14.558, 83.043%; tC2Q: 0.382, 2.182%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.100, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.477</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.031</td>
</tr>
<tr>
<td class="label">From</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_F_MUX2_LUT8_S0_O_DFFP_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.031</td>
<td>1.349</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C48[0][A]</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_F_MUX2_LUT8_S0_O_DFFP_D/CLK</td>
</tr>
<tr>
<td>2.414</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>152</td>
<td>R23C48[0][A]</td>
<td style=" font-weight:bold;">DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_F_MUX2_LUT8_S0_O_DFFP_D/Q</td>
</tr>
<tr>
<td>6.090</td>
<td>3.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[1][B]</td>
<td>u_cpu.u_ALU8.AI[7]_MUX2_LUT8_O_S0_LUT3_F_I1_LUT4_F_I3_LUT4_F/I1</td>
</tr>
<tr>
<td>6.352</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R11C47[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.AI[7]_MUX2_LUT8_O_S0_LUT3_F_I1_LUT4_F_I3_LUT4_F/F</td>
</tr>
<tr>
<td>8.699</td>
<td>2.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C50[1][B]</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_S0_LUT4_F_I3_LUT2_F/I1</td>
</tr>
<tr>
<td>9.215</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R20C50[1][B]</td>
<td style=" background: #97FFFF;">DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_S0_LUT4_F_I3_LUT2_F/F</td>
</tr>
<tr>
<td>9.410</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C48[1][B]</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_I0_LUT4_F_I1_LUT2_I1_1_F_LUT4_I2/I0</td>
</tr>
<tr>
<td>9.926</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R20C48[1][B]</td>
<td style=" background: #97FFFF;">DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_I0_LUT4_F_I1_LUT2_I1_1_F_LUT4_I2/F</td>
</tr>
<tr>
<td>13.159</td>
<td>3.232</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C47[3][B]</td>
<td>AB[2]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT2_F/I0</td>
</tr>
<tr>
<td>13.424</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C47[3][B]</td>
<td style=" background: #97FFFF;">AB[2]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT2_F/F</td>
</tr>
<tr>
<td>14.674</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[1][B]</td>
<td>AB[2]_MUX2_LUT5_O_I1_LUT4_F/I3</td>
</tr>
<tr>
<td>15.190</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C46[1][B]</td>
<td style=" background: #97FFFF;">AB[2]_MUX2_LUT5_O_I1_LUT4_F/F</td>
</tr>
<tr>
<td>15.190</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[1][A]</td>
<td>AB[2]_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>15.326</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R11C46[1][A]</td>
<td style=" background: #97FFFF;">AB[2]_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>15.904</td>
<td>0.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[2][B]</td>
<td>_Address[2]_LUT3_F/I2</td>
</tr>
<tr>
<td>16.365</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R11C41[2][B]</td>
<td style=" background: #97FFFF;">_Address[2]_LUT3_F/F</td>
</tr>
<tr>
<td>19.507</td>
<td>3.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[22]</td>
<td style=" font-weight:bold;">Memory.0.8/AD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R6C38[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>12.100</td>
<td>2.100</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[22]</td>
<td>Memory.0.8/CLK</td>
</tr>
<tr>
<td>12.065</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Memory.0.8</td>
</tr>
<tr>
<td>12.031</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[22]</td>
<td>Memory.0.8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.069</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.600%; route: 1.349, 66.400%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.674, 15.299%; route: 14.420, 82.512%; tC2Q: 0.382, 2.189%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.100, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.474</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.514</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.040</td>
</tr>
<tr>
<td class="label">From</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_F_MUX2_LUT8_S0_O_DFFP_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.031</td>
<td>1.349</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C48[0][A]</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_F_MUX2_LUT8_S0_O_DFFP_D/CLK</td>
</tr>
<tr>
<td>2.414</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>152</td>
<td>R23C48[0][A]</td>
<td style=" font-weight:bold;">DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_F_MUX2_LUT8_S0_O_DFFP_D/Q</td>
</tr>
<tr>
<td>6.090</td>
<td>3.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[1][B]</td>
<td>u_cpu.u_ALU8.AI[7]_MUX2_LUT8_O_S0_LUT3_F_I1_LUT4_F_I3_LUT4_F/I1</td>
</tr>
<tr>
<td>6.352</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R11C47[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.AI[7]_MUX2_LUT8_O_S0_LUT3_F_I1_LUT4_F_I3_LUT4_F/F</td>
</tr>
<tr>
<td>8.699</td>
<td>2.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C50[1][B]</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_S0_LUT4_F_I3_LUT2_F/I1</td>
</tr>
<tr>
<td>9.215</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R20C50[1][B]</td>
<td style=" background: #97FFFF;">DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_S0_LUT4_F_I3_LUT2_F/F</td>
</tr>
<tr>
<td>9.410</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C48[1][B]</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_I0_LUT4_F_I1_LUT2_I1_1_F_LUT4_I2/I0</td>
</tr>
<tr>
<td>9.926</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R20C48[1][B]</td>
<td style=" background: #97FFFF;">DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_I0_LUT4_F_I1_LUT2_I1_1_F_LUT4_I2/F</td>
</tr>
<tr>
<td>12.987</td>
<td>3.061</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[0][A]</td>
<td>AB[5]_LUT3_F_I1_LUT2_F/I0</td>
</tr>
<tr>
<td>13.449</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C39[0][A]</td>
<td style=" background: #97FFFF;">AB[5]_LUT3_F_I1_LUT2_F/F</td>
</tr>
<tr>
<td>14.692</td>
<td>1.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C39[3][B]</td>
<td>AB[5]_LUT3_F/I1</td>
</tr>
<tr>
<td>15.107</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C39[3][B]</td>
<td style=" background: #97FFFF;">AB[5]_LUT3_F/F</td>
</tr>
<tr>
<td>16.182</td>
<td>1.075</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[3][B]</td>
<td>_Address[5]_LUT3_F/I2</td>
</tr>
<tr>
<td>16.597</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R11C38[3][B]</td>
<td style=" background: #97FFFF;">_Address[5]_LUT3_F/F</td>
</tr>
<tr>
<td>19.514</td>
<td>2.916</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">Memory.0.0/AD[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R6C38[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>12.110</td>
<td>2.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>Memory.0.0/CLK</td>
</tr>
<tr>
<td>12.075</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Memory.0.0</td>
</tr>
<tr>
<td>12.040</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>Memory.0.0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.078</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.600%; route: 1.349, 66.400%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.586, 14.793%; route: 14.514, 83.019%; tC2Q: 0.382, 2.188%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.110, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.467</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.497</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.031</td>
</tr>
<tr>
<td class="label">From</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_F_MUX2_LUT8_S0_O_DFFP_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.031</td>
<td>1.349</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C48[0][A]</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_F_MUX2_LUT8_S0_O_DFFP_D/CLK</td>
</tr>
<tr>
<td>2.414</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>152</td>
<td>R23C48[0][A]</td>
<td style=" font-weight:bold;">DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_F_MUX2_LUT8_S0_O_DFFP_D/Q</td>
</tr>
<tr>
<td>6.090</td>
<td>3.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[1][B]</td>
<td>u_cpu.u_ALU8.AI[7]_MUX2_LUT8_O_S0_LUT3_F_I1_LUT4_F_I3_LUT4_F/I1</td>
</tr>
<tr>
<td>6.352</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R11C47[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.AI[7]_MUX2_LUT8_O_S0_LUT3_F_I1_LUT4_F_I3_LUT4_F/F</td>
</tr>
<tr>
<td>8.699</td>
<td>2.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C50[1][B]</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_S0_LUT4_F_I3_LUT2_F/I1</td>
</tr>
<tr>
<td>9.215</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R20C50[1][B]</td>
<td style=" background: #97FFFF;">DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_S0_LUT4_F_I3_LUT2_F/F</td>
</tr>
<tr>
<td>9.410</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C48[1][B]</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_I0_LUT4_F_I1_LUT2_I1_1_F_LUT4_I2/I0</td>
</tr>
<tr>
<td>9.926</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R20C48[1][B]</td>
<td style=" background: #97FFFF;">DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_I0_LUT4_F_I1_LUT2_I1_1_F_LUT4_I2/F</td>
</tr>
<tr>
<td>12.987</td>
<td>3.061</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[0][A]</td>
<td>AB[5]_LUT3_F_I1_LUT2_F/I0</td>
</tr>
<tr>
<td>13.449</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C39[0][A]</td>
<td style=" background: #97FFFF;">AB[5]_LUT3_F_I1_LUT2_F/F</td>
</tr>
<tr>
<td>14.692</td>
<td>1.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C39[3][B]</td>
<td>AB[5]_LUT3_F/I1</td>
</tr>
<tr>
<td>15.107</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C39[3][B]</td>
<td style=" background: #97FFFF;">AB[5]_LUT3_F/F</td>
</tr>
<tr>
<td>16.182</td>
<td>1.075</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[3][B]</td>
<td>_Address[5]_LUT3_F/I2</td>
</tr>
<tr>
<td>16.597</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R11C38[3][B]</td>
<td style=" background: #97FFFF;">_Address[5]_LUT3_F/F</td>
</tr>
<tr>
<td>19.497</td>
<td>2.900</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[22]</td>
<td style=" font-weight:bold;">Memory.0.8/AD[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R6C38[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>12.100</td>
<td>2.100</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[22]</td>
<td>Memory.0.8/CLK</td>
</tr>
<tr>
<td>12.065</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Memory.0.8</td>
</tr>
<tr>
<td>12.031</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[22]</td>
<td>Memory.0.8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.069</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.600%; route: 1.349, 66.400%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.586, 14.807%; route: 14.498, 83.003%; tC2Q: 0.382, 2.190%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.100, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.465</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.505</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.040</td>
</tr>
<tr>
<td class="label">From</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_F_MUX2_LUT8_S0_O_DFFP_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.031</td>
<td>1.349</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C48[0][A]</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_F_MUX2_LUT8_S0_O_DFFP_D/CLK</td>
</tr>
<tr>
<td>2.414</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>152</td>
<td>R23C48[0][A]</td>
<td style=" font-weight:bold;">DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_F_MUX2_LUT8_S0_O_DFFP_D/Q</td>
</tr>
<tr>
<td>6.090</td>
<td>3.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[1][B]</td>
<td>u_cpu.u_ALU8.AI[7]_MUX2_LUT8_O_S0_LUT3_F_I1_LUT4_F_I3_LUT4_F/I1</td>
</tr>
<tr>
<td>6.352</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R11C47[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.AI[7]_MUX2_LUT8_O_S0_LUT3_F_I1_LUT4_F_I3_LUT4_F/F</td>
</tr>
<tr>
<td>8.699</td>
<td>2.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C50[1][B]</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_S0_LUT4_F_I3_LUT2_F/I1</td>
</tr>
<tr>
<td>9.215</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R20C50[1][B]</td>
<td style=" background: #97FFFF;">DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_S0_LUT4_F_I3_LUT2_F/F</td>
</tr>
<tr>
<td>9.410</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C48[1][B]</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_I0_LUT4_F_I1_LUT2_I1_1_F_LUT4_I2/I0</td>
</tr>
<tr>
<td>9.926</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R20C48[1][B]</td>
<td style=" background: #97FFFF;">DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_I0_LUT4_F_I1_LUT2_I1_1_F_LUT4_I2/F</td>
</tr>
<tr>
<td>13.159</td>
<td>3.232</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C47[3][B]</td>
<td>AB[2]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT2_F/I0</td>
</tr>
<tr>
<td>13.424</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C47[3][B]</td>
<td style=" background: #97FFFF;">AB[2]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT2_F/F</td>
</tr>
<tr>
<td>14.674</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[1][B]</td>
<td>AB[2]_MUX2_LUT5_O_I1_LUT4_F/I3</td>
</tr>
<tr>
<td>15.190</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C46[1][B]</td>
<td style=" background: #97FFFF;">AB[2]_MUX2_LUT5_O_I1_LUT4_F/F</td>
</tr>
<tr>
<td>15.190</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[1][A]</td>
<td>AB[2]_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>15.326</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R11C46[1][A]</td>
<td style=" background: #97FFFF;">AB[2]_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>15.904</td>
<td>0.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[2][B]</td>
<td>_Address[2]_LUT3_F/I2</td>
</tr>
<tr>
<td>16.365</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R11C41[2][B]</td>
<td style=" background: #97FFFF;">_Address[2]_LUT3_F/F</td>
</tr>
<tr>
<td>19.505</td>
<td>3.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[21]</td>
<td style=" font-weight:bold;">Memory.0.7/AD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R6C38[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>12.110</td>
<td>2.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[21]</td>
<td>Memory.0.7/CLK</td>
</tr>
<tr>
<td>12.075</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Memory.0.7</td>
</tr>
<tr>
<td>12.040</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[21]</td>
<td>Memory.0.7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.078</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.600%; route: 1.349, 66.400%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.674, 15.302%; route: 14.417, 82.509%; tC2Q: 0.382, 2.189%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.110, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.431</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.461</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.031</td>
</tr>
<tr>
<td class="label">From</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_F_MUX2_LUT8_S0_O_DFFP_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.031</td>
<td>1.349</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C48[0][A]</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_F_MUX2_LUT8_S0_O_DFFP_D/CLK</td>
</tr>
<tr>
<td>2.414</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>152</td>
<td>R23C48[0][A]</td>
<td style=" font-weight:bold;">DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_F_MUX2_LUT8_S0_O_DFFP_D/Q</td>
</tr>
<tr>
<td>6.090</td>
<td>3.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[1][B]</td>
<td>u_cpu.u_ALU8.AI[7]_MUX2_LUT8_O_S0_LUT3_F_I1_LUT4_F_I3_LUT4_F/I1</td>
</tr>
<tr>
<td>6.352</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R11C47[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.AI[7]_MUX2_LUT8_O_S0_LUT3_F_I1_LUT4_F_I3_LUT4_F/F</td>
</tr>
<tr>
<td>7.692</td>
<td>1.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[3][B]</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I2_I3_LUT4_I1_I0_LUT4_I1_I2_LUT4_F_I3_LUT2_F/I1</td>
</tr>
<tr>
<td>8.108</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C46[3][B]</td>
<td style=" background: #97FFFF;">DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I2_I3_LUT4_I1_I0_LUT4_I1_I2_LUT4_F_I3_LUT2_F/F</td>
</tr>
<tr>
<td>8.248</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[1][B]</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I2_I3_LUT4_I1_I0_LUT4_I1_I2_LUT4_F_I3_LUT3_I1/I1</td>
</tr>
<tr>
<td>8.510</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R20C46[1][B]</td>
<td style=" background: #97FFFF;">DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I2_I3_LUT4_I1_I0_LUT4_I1_I2_LUT4_F_I3_LUT3_I1/F</td>
</tr>
<tr>
<td>9.440</td>
<td>0.930</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[0][A]</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I2_I3_LUT4_I1_I0_LUT4_I1_I2_LUT4_F_I3_LUT3_I1_F_LUT2_I1/I1</td>
</tr>
<tr>
<td>9.901</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R17C45[0][A]</td>
<td style=" background: #97FFFF;">DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I2_I3_LUT4_I1_I0_LUT4_I1_I2_LUT4_F_I3_LUT3_I1_F_LUT2_I1/F</td>
</tr>
<tr>
<td>10.859</td>
<td>0.957</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C40[0][A]</td>
<td>AB[2]_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_F/I1</td>
</tr>
<tr>
<td>11.385</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R13C40[0][A]</td>
<td style=" background: #97FFFF;">AB[2]_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_F/F</td>
</tr>
<tr>
<td>12.908</td>
<td>1.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[0][B]</td>
<td>AB[2]_MUX2_LUT5_O_S0_LUT4_F_I3_LUT4_I3/I3</td>
</tr>
<tr>
<td>13.434</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R17C40[0][B]</td>
<td style=" background: #97FFFF;">AB[2]_MUX2_LUT5_O_S0_LUT4_F_I3_LUT4_I3/F</td>
</tr>
<tr>
<td>14.011</td>
<td>0.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[0][B]</td>
<td>AB[1]_LUT4_F/I3</td>
</tr>
<tr>
<td>14.528</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R13C41[0][B]</td>
<td style=" background: #97FFFF;">AB[1]_LUT4_F/F</td>
</tr>
<tr>
<td>15.436</td>
<td>0.909</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[0][A]</td>
<td>_Address[1]_LUT3_F/I2</td>
</tr>
<tr>
<td>15.963</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R9C38[0][A]</td>
<td style=" background: #97FFFF;">_Address[1]_LUT3_F/F</td>
</tr>
<tr>
<td>19.461</td>
<td>3.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[22]</td>
<td style=" font-weight:bold;">Memory.0.8/AD[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R6C38[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>12.100</td>
<td>2.100</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[22]</td>
<td>Memory.0.8/CLK</td>
</tr>
<tr>
<td>12.065</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Memory.0.8</td>
</tr>
<tr>
<td>12.031</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[22]</td>
<td>Memory.0.8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.069</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.600%; route: 1.349, 66.400%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.496, 20.059%; route: 13.551, 77.747%; tC2Q: 0.382, 2.194%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.100, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.300</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.373</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.073</td>
</tr>
<tr>
<td class="label">From</td>
<td>Set_Kbd_Ctl_DFFC_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Kbd_In[7]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.142</td>
<td>0.467</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[0][A]</td>
<td>Set_Kbd_Ctl_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.286</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R12C38[0][A]</td>
<td style=" font-weight:bold;">Set_Kbd_Ctl_DFFC_Q/Q</td>
</tr>
<tr>
<td>1.373</td>
<td>0.087</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[2][A]</td>
<td style=" font-weight:bold;">Kbd_In[7]_DFFCE_D/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.142</td>
<td>0.467</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[2][A]</td>
<td>Kbd_In[7]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.073</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C38[2][A]</td>
<td>Kbd_In[7]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 59.125%; route: 0.467, 40.875%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.087, 37.662%; tC2Q: 0.144, 62.338%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 59.125%; route: 0.467, 40.875%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.300</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.373</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.073</td>
</tr>
<tr>
<td class="label">From</td>
<td>Set_Kbd_Ctl_DFFC_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Kbd_In[6]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.142</td>
<td>0.467</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[0][A]</td>
<td>Set_Kbd_Ctl_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.286</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R12C38[0][A]</td>
<td style=" font-weight:bold;">Set_Kbd_Ctl_DFFC_Q/Q</td>
</tr>
<tr>
<td>1.373</td>
<td>0.087</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[2][B]</td>
<td style=" font-weight:bold;">Kbd_In[6]_DFFCE_D/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.142</td>
<td>0.467</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[2][B]</td>
<td>Kbd_In[6]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.073</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C38[2][B]</td>
<td>Kbd_In[6]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 59.125%; route: 0.467, 40.875%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.087, 37.662%; tC2Q: 0.144, 62.338%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 59.125%; route: 0.467, 40.875%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.300</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.373</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.073</td>
</tr>
<tr>
<td class="label">From</td>
<td>Set_Kbd_Ctl_DFFC_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Kbd_In[2]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.142</td>
<td>0.467</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[0][A]</td>
<td>Set_Kbd_Ctl_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.286</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R12C38[0][A]</td>
<td style=" font-weight:bold;">Set_Kbd_Ctl_DFFC_Q/Q</td>
</tr>
<tr>
<td>1.373</td>
<td>0.087</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[1][A]</td>
<td style=" font-weight:bold;">Kbd_In[2]_DFFCE_D/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.142</td>
<td>0.467</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[1][A]</td>
<td>Kbd_In[2]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.073</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C38[1][A]</td>
<td>Kbd_In[2]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 59.125%; route: 0.467, 40.875%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.087, 37.662%; tC2Q: 0.144, 62.338%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 59.125%; route: 0.467, 40.875%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.304</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.515</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.211</td>
</tr>
<tr>
<td class="label">From</td>
<td>Kbd_In[4]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Kbd_In[4]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[3][A]</td>
<td>Kbd_In[4]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.296</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C38[3][A]</td>
<td style=" font-weight:bold;">Kbd_In[4]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.515</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[0][B]</td>
<td style=" font-weight:bold;">Kbd_In[4]_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[0][B]</td>
<td>Kbd_In[4]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.186</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Kbd_In[4]_DFFCE_D</td>
</tr>
<tr>
<td>1.211</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C38[0][B]</td>
<td>Kbd_In[4]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.460%; route: 0.480, 41.540%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.663%; route: 0.476, 41.337%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.307</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.534</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">From</td>
<td>DO[3]_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[0][3]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C43[2][A]</td>
<td>DO[3]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.312</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R8C43[2][A]</td>
<td style=" font-weight:bold;">DO[3]_DFFCE_D/Q</td>
</tr>
<tr>
<td>1.534</td>
<td>0.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C43[0][B]</td>
<td style=" font-weight:bold;">vectOut[0][3]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.166</td>
<td>0.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C43[0][B]</td>
<td>vectOut[0][3]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.201</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[0][3]_DFFE_Q</td>
</tr>
<tr>
<td>1.226</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C43[0][B]</td>
<td>vectOut[0][3]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.710%; route: 0.495, 42.290%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.222, 61.157%; tC2Q: 0.141, 38.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.908%; route: 0.491, 42.092%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.327</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.535</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>Kbd_In[3]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Kbd_In[3]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][B]</td>
<td>Kbd_In[3]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.296</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][B]</td>
<td style=" font-weight:bold;">Kbd_In[3]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.535</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C40[1][A]</td>
<td style=" font-weight:bold;">Kbd_In[3]_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.160</td>
<td>0.484</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C40[1][A]</td>
<td>Kbd_In[3]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.194</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Kbd_In[3]_DFFCE_D</td>
</tr>
<tr>
<td>1.207</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C40[1][A]</td>
<td>Kbd_In[3]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.663%; route: 0.476, 41.337%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.258%; route: 0.484, 41.742%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.329</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.533</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.203</td>
</tr>
<tr>
<td class="label">From</td>
<td>Kbd_In[1]_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[1][1]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.160</td>
<td>0.484</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C40[1][B]</td>
<td>Kbd_In[1]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.303</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C40[1][B]</td>
<td style=" font-weight:bold;">Kbd_In[1]_DFFCE_D/Q</td>
</tr>
<tr>
<td>1.532</td>
<td>0.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C40[3][B]</td>
<td style=" font-weight:bold;">vectOut[1][1]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C40[3][B]</td>
<td>vectOut[1][1]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.190</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[1][1]_DFFE_Q</td>
</tr>
<tr>
<td>1.203</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C40[3][B]</td>
<td>vectOut[1][1]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.258%; route: 0.484, 41.742%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.229, 61.394%; tC2Q: 0.144, 38.606%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.460%; route: 0.480, 41.540%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.329</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.553</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.223</td>
</tr>
<tr>
<td class="label">From</td>
<td>DO[6]_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[0][6]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.166</td>
<td>0.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[0][A]</td>
<td>DO[6]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.310</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C42[0][A]</td>
<td style=" font-weight:bold;">DO[6]_DFFCE_D/Q</td>
</tr>
<tr>
<td>1.552</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[0][B]</td>
<td style=" font-weight:bold;">vectOut[0][6]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[0][B]</td>
<td>vectOut[0][6]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.210</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[0][6]_DFFE_Q</td>
</tr>
<tr>
<td>1.223</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C42[0][B]</td>
<td>vectOut[0][6]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.908%; route: 0.491, 42.092%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 62.694%; tC2Q: 0.144, 37.306%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.465%; route: 0.500, 42.535%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.502</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.167</td>
</tr>
<tr>
<td class="label">From</td>
<td>Kbd_Wr0_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Set_Kbd_Ctl_DFFC_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.142</td>
<td>0.467</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[0][B]</td>
<td>Kbd_Wr0_DFFC_D/CLK</td>
</tr>
<tr>
<td>1.283</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C38[0][B]</td>
<td style=" font-weight:bold;">Kbd_Wr0_DFFC_D/Q</td>
</tr>
<tr>
<td>1.349</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[0][A]</td>
<td>Set_Kbd_Ctl_DFFC_Q_D_LUT2_F/I1</td>
</tr>
<tr>
<td>1.502</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C38[0][A]</td>
<td style=" background: #97FFFF;">Set_Kbd_Ctl_DFFC_Q_D_LUT2_F/F</td>
</tr>
<tr>
<td>1.502</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[0][A]</td>
<td style=" font-weight:bold;">Set_Kbd_Ctl_DFFC_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.142</td>
<td>0.467</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[0][A]</td>
<td>Set_Kbd_Ctl_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.167</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C38[0][A]</td>
<td>Set_Kbd_Ctl_DFFC_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 59.125%; route: 0.467, 40.875%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 42.500%; route: 0.066, 18.333%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 59.125%; route: 0.467, 40.875%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.523</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.188</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[0][3]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>RDY_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.163</td>
<td>0.488</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[2][A]</td>
<td>stimIn[0][3]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.304</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C46[2][A]</td>
<td style=" font-weight:bold;">stimIn[0][3]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.523</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C46[0][B]</td>
<td style=" font-weight:bold;">RDY_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.163</td>
<td>0.488</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[0][B]</td>
<td>RDY_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.188</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C46[0][B]</td>
<td>RDY_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.083%; route: 0.488, 41.917%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.083%; route: 0.488, 41.917%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.537</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.202</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[2][1]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mem_Emu_Wen_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.177</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C38[2][B]</td>
<td>stimIn[2][1]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.318</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R6C38[2][B]</td>
<td style=" font-weight:bold;">stimIn[2][1]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.537</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C38[0][B]</td>
<td style=" font-weight:bold;">Mem_Emu_Wen_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.177</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C38[0][B]</td>
<td>Mem_Emu_Wen_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.202</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C38[0][B]</td>
<td>Mem_Emu_Wen_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.379%; route: 0.502, 42.621%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.379%; route: 0.502, 42.621%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.537</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.202</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[5][4]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mem_Emu_Din[4]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.177</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C42[1][B]</td>
<td>stimIn[5][4]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.318</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R6C42[1][B]</td>
<td style=" font-weight:bold;">stimIn[5][4]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.537</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C42[2][A]</td>
<td style=" font-weight:bold;">Mem_Emu_Din[4]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.177</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C42[2][A]</td>
<td>Mem_Emu_Din[4]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.202</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C42[2][A]</td>
<td>Mem_Emu_Din[4]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.379%; route: 0.502, 42.621%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.379%; route: 0.502, 42.621%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.545</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[5][2]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mem_Emu_Din[2]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.185</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C46[0][B]</td>
<td>stimIn[5][2]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.326</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R6C46[0][B]</td>
<td style=" font-weight:bold;">stimIn[5][2]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.545</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C46[2][B]</td>
<td style=" font-weight:bold;">Mem_Emu_Din[2]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.185</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C46[2][B]</td>
<td>Mem_Emu_Din[2]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.210</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C46[2][B]</td>
<td>Mem_Emu_Din[2]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.016%; route: 0.509, 42.984%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.016%; route: 0.509, 42.984%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.541</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.206</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[5][1]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mem_Emu_Din[1]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C41[2][B]</td>
<td>stimIn[5][1]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.322</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R6C41[2][B]</td>
<td style=" font-weight:bold;">stimIn[5][1]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.541</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C41[1][A]</td>
<td style=" font-weight:bold;">Mem_Emu_Din[1]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C41[1][A]</td>
<td>Mem_Emu_Din[1]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.206</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C41[1][A]</td>
<td>Mem_Emu_Din[1]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.185%; route: 0.506, 42.815%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.185%; route: 0.506, 42.815%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.537</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.202</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[2][2]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mem_Emu_Clk_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.177</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C38[2][A]</td>
<td>stimIn[2][2]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.318</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R6C38[2][A]</td>
<td style=" font-weight:bold;">stimIn[2][2]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.537</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C38[0][A]</td>
<td style=" font-weight:bold;">Mem_Emu_Clk_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.177</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C38[0][A]</td>
<td>Mem_Emu_Clk_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.202</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C38[0][A]</td>
<td>Mem_Emu_Clk_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.379%; route: 0.502, 42.621%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.379%; route: 0.502, 42.621%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.533</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.198</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[3][6]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mem_Emu_Adr[14]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.173</td>
<td>0.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C39[1][B]</td>
<td>stimIn[3][6]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.314</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R6C39[1][B]</td>
<td style=" font-weight:bold;">stimIn[3][6]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.533</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C39[0][A]</td>
<td style=" font-weight:bold;">Mem_Emu_Adr[14]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.173</td>
<td>0.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C39[0][A]</td>
<td>Mem_Emu_Adr[14]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.198</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C39[0][A]</td>
<td>Mem_Emu_Adr[14]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.575%; route: 0.498, 42.425%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.575%; route: 0.498, 42.425%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.526</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.191</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[3][4]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mem_Emu_Adr[12]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.166</td>
<td>0.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C39[1][B]</td>
<td>stimIn[3][4]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.308</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R8C39[1][B]</td>
<td style=" font-weight:bold;">stimIn[3][4]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.526</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[0][A]</td>
<td style=" font-weight:bold;">Mem_Emu_Adr[12]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.166</td>
<td>0.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C39[0][A]</td>
<td>Mem_Emu_Adr[12]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.191</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C39[0][A]</td>
<td>Mem_Emu_Adr[12]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.908%; route: 0.491, 42.092%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.908%; route: 0.491, 42.092%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.531</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[3][2]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mem_Emu_Adr[10]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[0][B]</td>
<td>stimIn[3][2]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.312</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R7C39[0][B]</td>
<td style=" font-weight:bold;">stimIn[3][2]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.531</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C39[1][B]</td>
<td style=" font-weight:bold;">Mem_Emu_Adr[10]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[1][B]</td>
<td>Mem_Emu_Adr[10]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.196</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C39[1][B]</td>
<td>Mem_Emu_Adr[10]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.661%; route: 0.496, 42.339%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.661%; route: 0.496, 42.339%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.537</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.202</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[4][0]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mem_Emu_Adr[0]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.177</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C40[2][A]</td>
<td>stimIn[4][0]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.318</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R6C40[2][A]</td>
<td style=" font-weight:bold;">stimIn[4][0]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.537</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C40[0][A]</td>
<td style=" font-weight:bold;">Mem_Emu_Adr[0]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.177</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C40[0][A]</td>
<td>Mem_Emu_Adr[0]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.202</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C40[0][A]</td>
<td>Mem_Emu_Adr[0]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.379%; route: 0.502, 42.621%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.379%; route: 0.502, 42.621%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.520</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.184</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[0][4]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Kbd_Wr_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.160</td>
<td>0.484</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[3][A]</td>
<td>stimIn[0][4]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.301</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C37[3][A]</td>
<td style=" font-weight:bold;">stimIn[0][4]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.520</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C37[1][A]</td>
<td style=" font-weight:bold;">Kbd_Wr_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.160</td>
<td>0.484</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[1][A]</td>
<td>Kbd_Wr_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.184</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C37[1][A]</td>
<td>Kbd_Wr_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.258%; route: 0.484, 41.742%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.258%; route: 0.484, 41.742%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.515</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.180</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[1][1]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Kbd_In[1]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[1][B]</td>
<td>stimIn[1][1]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.296</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C38[1][B]</td>
<td style=" font-weight:bold;">stimIn[1][1]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.515</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[2][B]</td>
<td style=" font-weight:bold;">Kbd_In[1]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[2][B]</td>
<td>Kbd_In[1]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.180</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C38[2][B]</td>
<td>Kbd_In[1]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.460%; route: 0.480, 41.540%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.460%; route: 0.480, 41.540%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.531</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[0][1]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>IRQ_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C43[2][A]</td>
<td>stimIn[0][1]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.312</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R7C43[2][A]</td>
<td style=" font-weight:bold;">stimIn[0][1]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.531</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C43[0][A]</td>
<td style=" font-weight:bold;">IRQ_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C43[0][A]</td>
<td>IRQ_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.196</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C43[0][A]</td>
<td>IRQ_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.661%; route: 0.496, 42.339%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.661%; route: 0.496, 42.339%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.511</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.176</td>
</tr>
<tr>
<td class="label">From</td>
<td>Dsp_Rd0_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Dsp_Rd0_LUT2_I0_F_DFFC_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[0][B]</td>
<td>Dsp_Rd0_DFFC_D/CLK</td>
</tr>
<tr>
<td>1.292</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C40[0][B]</td>
<td style=" font-weight:bold;">Dsp_Rd0_DFFC_D/Q</td>
</tr>
<tr>
<td>1.358</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C40[0][A]</td>
<td>Dsp_Rd0_LUT2_I0/I1</td>
</tr>
<tr>
<td>1.511</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C40[0][A]</td>
<td style=" background: #97FFFF;">Dsp_Rd0_LUT2_I0/F</td>
</tr>
<tr>
<td>1.511</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C40[0][A]</td>
<td style=" font-weight:bold;">Dsp_Rd0_LUT2_I0_F_DFFC_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[0][A]</td>
<td>Dsp_Rd0_LUT2_I0_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>1.176</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C40[0][A]</td>
<td>Dsp_Rd0_LUT2_I0_F_DFFC_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.714%; route: 0.475, 41.286%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 42.500%; route: 0.066, 18.333%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.714%; route: 0.475, 41.286%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.340</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.199</td>
</tr>
<tr>
<td class="label">From</td>
<td>Kbd_In[5]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Kbd_In[5]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C40[0][A]</td>
<td>Kbd_In[5]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.299</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C40[0][A]</td>
<td style=" font-weight:bold;">Kbd_In[5]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.538</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[1][A]</td>
<td style=" font-weight:bold;">Kbd_In[5]_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[1][A]</td>
<td>Kbd_In[5]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.186</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Kbd_In[5]_DFFCE_D</td>
</tr>
<tr>
<td>1.199</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C40[1][A]</td>
<td>Kbd_In[5]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.460%; route: 0.480, 41.540%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.714%; route: 0.475, 41.286%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.342</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.556</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.213</td>
</tr>
<tr>
<td class="label">From</td>
<td>DO[5]_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[0][5]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.169</td>
<td>0.494</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C44[0][A]</td>
<td>DO[5]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.313</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C44[0][A]</td>
<td style=" font-weight:bold;">DO[5]_DFFCE_D/Q</td>
</tr>
<tr>
<td>1.555</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C44[2][B]</td>
<td style=" font-weight:bold;">vectOut[0][5]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C44[2][B]</td>
<td>vectOut[0][5]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.200</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[0][5]_DFFE_Q</td>
</tr>
<tr>
<td>1.213</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C44[2][B]</td>
<td>vectOut[0][5]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.760%; route: 0.494, 42.240%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 62.694%; tC2Q: 0.144, 37.306%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.132</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.448</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.580</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Set_Kbd_Ctl_DFFC_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.979</td>
<td>1.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.346</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R11C39[2][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.448</td>
<td>2.102</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[0][A]</td>
<td style=" font-weight:bold;">Set_Kbd_Ctl_DFFC_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.962</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[0][A]</td>
<td>Set_Kbd_Ctl_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1001.927</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Set_Kbd_Ctl_DFFC_Q</td>
</tr>
<tr>
<td>1001.580</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C38[0][A]</td>
<td>Set_Kbd_Ctl_DFFC_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.491%; route: 1.296, 65.509%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 85.118%; tC2Q: 0.368, 14.882%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.783%; route: 1.280, 65.217%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.132</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.448</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.580</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Kbd_Wr0_DFFC_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.979</td>
<td>1.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.346</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R11C39[2][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.448</td>
<td>2.102</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[0][B]</td>
<td style=" font-weight:bold;">Kbd_Wr0_DFFC_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.962</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[0][B]</td>
<td>Kbd_Wr0_DFFC_D/CLK</td>
</tr>
<tr>
<td>1001.927</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Kbd_Wr0_DFFC_D</td>
</tr>
<tr>
<td>1001.580</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C38[0][B]</td>
<td>Kbd_Wr0_DFFC_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.491%; route: 1.296, 65.509%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 85.118%; tC2Q: 0.368, 14.882%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.783%; route: 1.280, 65.217%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.132</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.448</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.580</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Kbd_In[7]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.979</td>
<td>1.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.346</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R11C39[2][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.448</td>
<td>2.102</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[2][A]</td>
<td style=" font-weight:bold;">Kbd_In[7]_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.962</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[2][A]</td>
<td>Kbd_In[7]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.927</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Kbd_In[7]_DFFCE_D</td>
</tr>
<tr>
<td>1001.580</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C38[2][A]</td>
<td>Kbd_In[7]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.491%; route: 1.296, 65.509%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 85.118%; tC2Q: 0.368, 14.882%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.783%; route: 1.280, 65.217%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.132</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.448</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.580</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Kbd_In[6]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.979</td>
<td>1.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.346</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R11C39[2][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.448</td>
<td>2.102</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[2][B]</td>
<td style=" font-weight:bold;">Kbd_In[6]_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.962</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[2][B]</td>
<td>Kbd_In[6]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.927</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Kbd_In[6]_DFFCE_D</td>
</tr>
<tr>
<td>1001.580</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C38[2][B]</td>
<td>Kbd_In[6]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.491%; route: 1.296, 65.509%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 85.118%; tC2Q: 0.368, 14.882%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.783%; route: 1.280, 65.217%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.132</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.448</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.580</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Kbd_In[2]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.979</td>
<td>1.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.346</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R11C39[2][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.448</td>
<td>2.102</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[1][A]</td>
<td style=" font-weight:bold;">Kbd_In[2]_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.962</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[1][A]</td>
<td>Kbd_In[2]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.927</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Kbd_In[2]_DFFCE_D</td>
</tr>
<tr>
<td>1001.580</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C38[1][A]</td>
<td>Kbd_In[2]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.491%; route: 1.296, 65.509%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 85.118%; tC2Q: 0.368, 14.882%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.783%; route: 1.280, 65.217%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.132</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.454</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.586</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.u_ALU8.temp_HC_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.979</td>
<td>1.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.346</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R11C39[2][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.454</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C50[0][B]</td>
<td style=" font-weight:bold;">u_cpu.u_ALU8.temp_HC_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.968</td>
<td>1.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C50[0][B]</td>
<td>u_cpu.u_ALU8.temp_HC_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.933</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.u_ALU8.temp_HC_DFFCE_D</td>
</tr>
<tr>
<td>1001.586</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C50[0][B]</td>
<td>u_cpu.u_ALU8.temp_HC_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.491%; route: 1.296, 65.509%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.108, 85.153%; tC2Q: 0.368, 14.847%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.678%; route: 1.286, 65.322%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.132</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.454</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.586</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.DIMUX[3]_DFFC_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.979</td>
<td>1.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.346</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R11C39[2][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.454</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C42[2][A]</td>
<td style=" font-weight:bold;">u_cpu.DIMUX[3]_DFFC_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.968</td>
<td>1.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C42[2][A]</td>
<td>u_cpu.DIMUX[3]_DFFC_D/CLK</td>
</tr>
<tr>
<td>1001.933</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.DIMUX[3]_DFFC_D</td>
</tr>
<tr>
<td>1001.586</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C42[2][A]</td>
<td>u_cpu.DIMUX[3]_DFFC_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.491%; route: 1.296, 65.509%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.108, 85.153%; tC2Q: 0.368, 14.847%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.678%; route: 1.286, 65.322%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.136</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.468</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.603</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.u_ALU8.temp_BI[7]_DFFCE_D_Q_LUT4_I0_I1_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.979</td>
<td>1.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.346</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R11C39[2][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.467</td>
<td>2.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C50[0][B]</td>
<td style=" font-weight:bold;">u_cpu.u_ALU8.temp_BI[7]_DFFCE_D_Q_LUT4_I0_I1_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.986</td>
<td>1.303</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C50[0][B]</td>
<td>u_cpu.u_ALU8.temp_BI[7]_DFFCE_D_Q_LUT4_I0_I1_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.951</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.u_ALU8.temp_BI[7]_DFFCE_D_Q_LUT4_I0_I1_DFFCE_Q</td>
</tr>
<tr>
<td>1001.603</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C50[0][B]</td>
<td>u_cpu.u_ALU8.temp_BI[7]_DFFCE_D_Q_LUT4_I0_I1_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.491%; route: 1.296, 65.509%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.121, 85.234%; tC2Q: 0.368, 14.766%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.372%; route: 1.303, 65.628%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.136</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.468</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.603</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.u_ALU8.temp_BI[7]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.979</td>
<td>1.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.346</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R11C39[2][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.467</td>
<td>2.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C50[0][A]</td>
<td style=" font-weight:bold;">u_cpu.u_ALU8.temp_BI[7]_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.986</td>
<td>1.303</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C50[0][A]</td>
<td>u_cpu.u_ALU8.temp_BI[7]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.951</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.u_ALU8.temp_BI[7]_DFFCE_D</td>
</tr>
<tr>
<td>1001.603</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C50[0][A]</td>
<td>u_cpu.u_ALU8.temp_BI[7]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.491%; route: 1.296, 65.509%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.121, 85.234%; tC2Q: 0.368, 14.766%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.372%; route: 1.303, 65.628%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.136</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.462</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.598</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[15]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.979</td>
<td>1.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.346</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R11C39[2][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.462</td>
<td>2.116</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C42[2][B]</td>
<td style=" font-weight:bold;">AB[15]_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.980</td>
<td>1.298</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C42[2][B]</td>
<td>AB[15]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.945</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[15]_DFFCE_D</td>
</tr>
<tr>
<td>1001.598</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C42[2][B]</td>
<td>AB[15]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.491%; route: 1.296, 65.509%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.116, 85.200%; tC2Q: 0.368, 14.800%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.470%; route: 1.298, 65.530%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.138</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.500</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.u_ALU8.temp_BI[7]_DFFCE_D_Q_LUT4_I0_F_LUT4_I3_I0_DFFCE_Q_D_LUT2_F_I1_LUT3_I1_I2_LUT4_F_I2_LUT3_F_I2_LUT4_I3_F_DFFCE_D_Q_LUT4_I0_I1_LUT4_I0_I3_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.979</td>
<td>1.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.346</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R11C39[2][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.500</td>
<td>2.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C54[1][A]</td>
<td style=" font-weight:bold;">u_cpu.u_ALU8.temp_BI[7]_DFFCE_D_Q_LUT4_I0_F_LUT4_I3_I0_DFFCE_Q_D_LUT2_F_I1_LUT3_I1_I2_LUT4_F_I2_LUT3_F_I2_LUT4_I3_F_DFFCE_D_Q_LUT4_I0_I1_LUT4_I0_I3_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.020</td>
<td>1.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C54[1][A]</td>
<td>u_cpu.u_ALU8.temp_BI[7]_DFFCE_D_Q_LUT4_I0_F_LUT4_I3_I0_DFFCE_Q_D_LUT2_F_I1_LUT3_I1_I2_LUT4_F_I2_LUT3_F_I2_LUT4_I3_F_DFFCE_D_Q_LUT4_I0_I1_LUT4_I0_I3_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.985</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.u_ALU8.temp_BI[7]_DFFCE_D_Q_LUT4_I0_F_LUT4_I3_I0_DFFCE_Q_D_LUT2_F_I1_LUT3_I1_I2_LUT4_F_I2_LUT3_F_I2_LUT4_I3_F_DFFCE_D_Q_LUT4_I0_I1_LUT4_I0_I3_DFFCE_Q</td>
</tr>
<tr>
<td>1001.638</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C54[1][A]</td>
<td>u_cpu.u_ALU8.temp_BI[7]_DFFCE_D_Q_LUT4_I0_F_LUT4_I3_I0_DFFCE_Q_D_LUT2_F_I1_LUT3_I1_I2_LUT4_F_I2_LUT3_F_I2_LUT4_I3_F_DFFCE_D_Q_LUT4_I0_I1_LUT4_I0_I3_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.041</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.491%; route: 1.296, 65.509%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.154, 85.424%; tC2Q: 0.368, 14.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.787%; route: 1.337, 66.213%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.138</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.500</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.979</td>
<td>1.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.346</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R11C39[2][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.500</td>
<td>2.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C54[0][A]</td>
<td style=" font-weight:bold;">DO[6]_LUT4_F_I2_LUT4_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.020</td>
<td>1.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C54[0][A]</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.985</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1001.638</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C54[0][A]</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.041</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.491%; route: 1.296, 65.509%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.154, 85.424%; tC2Q: 0.368, 14.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.787%; route: 1.337, 66.213%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.138</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.500</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[6]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.979</td>
<td>1.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.346</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R11C39[2][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.500</td>
<td>2.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[0][A]</td>
<td style=" font-weight:bold;">AB[6]_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.020</td>
<td>1.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[0][A]</td>
<td>AB[6]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.985</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[6]_DFFCE_D</td>
</tr>
<tr>
<td>1001.638</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C38[0][A]</td>
<td>AB[6]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.041</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.491%; route: 1.296, 65.509%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.154, 85.424%; tC2Q: 0.368, 14.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.787%; route: 1.337, 66.213%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.138</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.500</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[14]_LUT4_F_I0_DFFCE_Q_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I1_LUT2_I0_F_LUT2_I0_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.979</td>
<td>1.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.346</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R11C39[2][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.500</td>
<td>2.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C42[0][A]</td>
<td style=" font-weight:bold;">AB[14]_LUT4_F_I0_DFFCE_Q_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I1_LUT2_I0_F_LUT2_I0_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.020</td>
<td>1.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C42[0][A]</td>
<td>AB[14]_LUT4_F_I0_DFFCE_Q_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I1_LUT2_I0_F_LUT2_I0_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.985</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[14]_LUT4_F_I0_DFFCE_Q_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I1_LUT2_I0_F_LUT2_I0_F_DFFCE_D</td>
</tr>
<tr>
<td>1001.638</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C42[0][A]</td>
<td>AB[14]_LUT4_F_I0_DFFCE_Q_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I1_LUT2_I0_F_LUT2_I0_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.041</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.491%; route: 1.296, 65.509%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.154, 85.424%; tC2Q: 0.368, 14.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.787%; route: 1.337, 66.213%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.138</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.497</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.635</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I2_F_MUX2_LUT5_I0_O_LUT4_I1_F_MUX2_LUT5_I0_O_DFFC_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.979</td>
<td>1.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.346</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R11C39[2][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.497</td>
<td>2.151</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C50[3][A]</td>
<td style=" font-weight:bold;">DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I2_F_MUX2_LUT5_I0_O_LUT4_I1_F_MUX2_LUT5_I0_O_DFFC_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.018</td>
<td>1.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C50[3][A]</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I2_F_MUX2_LUT5_I0_O_LUT4_I1_F_MUX2_LUT5_I0_O_DFFC_D/CLK</td>
</tr>
<tr>
<td>1001.983</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I2_F_MUX2_LUT5_I0_O_LUT4_I1_F_MUX2_LUT5_I0_O_DFFC_D</td>
</tr>
<tr>
<td>1001.635</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C50[3][A]</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I2_F_MUX2_LUT5_I0_O_LUT4_I1_F_MUX2_LUT5_I0_O_DFFC_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.039</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.491%; route: 1.296, 65.509%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.151, 85.408%; tC2Q: 0.368, 14.592%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.829%; route: 1.335, 66.171%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.138</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.497</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.635</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>DO[3]_LUT4_F_I3_MUX2_LUT5_O_S0_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.979</td>
<td>1.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.346</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R11C39[2][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.497</td>
<td>2.151</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C54[2][A]</td>
<td style=" font-weight:bold;">DO[3]_LUT4_F_I3_MUX2_LUT5_O_S0_LUT4_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.018</td>
<td>1.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C54[2][A]</td>
<td>DO[3]_LUT4_F_I3_MUX2_LUT5_O_S0_LUT4_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.983</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DO[3]_LUT4_F_I3_MUX2_LUT5_O_S0_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1001.635</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C54[2][A]</td>
<td>DO[3]_LUT4_F_I3_MUX2_LUT5_O_S0_LUT4_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.039</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.491%; route: 1.296, 65.509%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.151, 85.408%; tC2Q: 0.368, 14.592%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.829%; route: 1.335, 66.171%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.138</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.494</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.633</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[10]_LUT3_F_I0_LUT2_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT2_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.979</td>
<td>1.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.346</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R11C39[2][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.494</td>
<td>2.148</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C42[0][A]</td>
<td style=" font-weight:bold;">AB[10]_LUT3_F_I0_LUT2_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT2_I1_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.015</td>
<td>1.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[0][A]</td>
<td>AB[10]_LUT3_F_I0_LUT2_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT2_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.980</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[10]_LUT3_F_I0_LUT2_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT2_I1_F_DFFCE_D</td>
</tr>
<tr>
<td>1001.633</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C42[0][A]</td>
<td>AB[10]_LUT3_F_I0_LUT2_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT2_I1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.036</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.491%; route: 1.296, 65.509%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.148, 85.391%; tC2Q: 0.368, 14.609%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.871%; route: 1.332, 66.129%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.138</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.492</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.630</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.u_ALU8.temp_BI[7]_DFFCE_D_Q_LUT4_I0_F_LUT4_I3_I0_DFFCE_Q_D_LUT2_F_I1_LUT3_I1_I2_LUT4_F_I1_LUT4_I3_F_MUX2_LUT5_I0_O_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.979</td>
<td>1.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.346</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R11C39[2][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.492</td>
<td>2.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C54[1][A]</td>
<td style=" font-weight:bold;">u_cpu.u_ALU8.temp_BI[7]_DFFCE_D_Q_LUT4_I0_F_LUT4_I3_I0_DFFCE_Q_D_LUT2_F_I1_LUT3_I1_I2_LUT4_F_I1_LUT4_I3_F_MUX2_LUT5_I0_O_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.013</td>
<td>1.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C54[1][A]</td>
<td>u_cpu.u_ALU8.temp_BI[7]_DFFCE_D_Q_LUT4_I0_F_LUT4_I3_I0_DFFCE_Q_D_LUT2_F_I1_LUT3_I1_I2_LUT4_F_I1_LUT4_I3_F_MUX2_LUT5_I0_O_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.978</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.u_ALU8.temp_BI[7]_DFFCE_D_Q_LUT4_I0_F_LUT4_I3_I0_DFFCE_Q_D_LUT2_F_I1_LUT3_I1_I2_LUT4_F_I1_LUT4_I3_F_MUX2_LUT5_I0_O_DFFCE_D</td>
</tr>
<tr>
<td>1001.630</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C54[1][A]</td>
<td>u_cpu.u_ALU8.temp_BI[7]_DFFCE_D_Q_LUT4_I0_F_LUT4_I3_I0_DFFCE_Q_D_LUT2_F_I1_LUT3_I1_I2_LUT4_F_I1_LUT4_I3_F_MUX2_LUT5_I0_O_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.034</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.491%; route: 1.296, 65.509%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.145, 85.375%; tC2Q: 0.368, 14.625%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.913%; route: 1.330, 66.087%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.138</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.492</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.630</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.u_ALU8.temp_BI[7]_DFFCE_D_Q_LUT4_I0_F_LUT4_I3_I0_DFFCE_Q_D_LUT2_F_I1_LUT3_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.979</td>
<td>1.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.346</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R11C39[2][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.492</td>
<td>2.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C54[2][A]</td>
<td style=" font-weight:bold;">u_cpu.u_ALU8.temp_BI[7]_DFFCE_D_Q_LUT4_I0_F_LUT4_I3_I0_DFFCE_Q_D_LUT2_F_I1_LUT3_I1_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.013</td>
<td>1.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C54[2][A]</td>
<td>u_cpu.u_ALU8.temp_BI[7]_DFFCE_D_Q_LUT4_I0_F_LUT4_I3_I0_DFFCE_Q_D_LUT2_F_I1_LUT3_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.978</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.u_ALU8.temp_BI[7]_DFFCE_D_Q_LUT4_I0_F_LUT4_I3_I0_DFFCE_Q_D_LUT2_F_I1_LUT3_I1_F_DFFCE_D</td>
</tr>
<tr>
<td>1001.630</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C54[2][A]</td>
<td>u_cpu.u_ALU8.temp_BI[7]_DFFCE_D_Q_LUT4_I0_F_LUT4_I3_I0_DFFCE_Q_D_LUT2_F_I1_LUT3_I1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.034</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.491%; route: 1.296, 65.509%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.145, 85.375%; tC2Q: 0.368, 14.625%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.913%; route: 1.330, 66.087%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.138</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.492</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.630</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_S0_LUT3_F_I0_DFFCE_Q_D_LUT4_I3_F_LUT2_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.979</td>
<td>1.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.346</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R11C39[2][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.492</td>
<td>2.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C54[2][B]</td>
<td style=" font-weight:bold;">DO[6]_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_S0_LUT3_F_I0_DFFCE_Q_D_LUT4_I3_F_LUT2_I1_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.013</td>
<td>1.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C54[2][B]</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_S0_LUT3_F_I0_DFFCE_Q_D_LUT4_I3_F_LUT2_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.978</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_S0_LUT3_F_I0_DFFCE_Q_D_LUT4_I3_F_LUT2_I1_F_DFFCE_D</td>
</tr>
<tr>
<td>1001.630</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C54[2][B]</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_S0_LUT3_F_I0_DFFCE_Q_D_LUT4_I3_F_LUT2_I1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.034</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.491%; route: 1.296, 65.509%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.145, 85.375%; tC2Q: 0.368, 14.625%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.913%; route: 1.330, 66.087%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.138</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.492</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.630</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[5]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.979</td>
<td>1.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.346</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R11C39[2][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.492</td>
<td>2.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C38[1][B]</td>
<td style=" font-weight:bold;">AB[5]_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.013</td>
<td>1.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C38[1][B]</td>
<td>AB[5]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.978</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[5]_DFFCE_D</td>
</tr>
<tr>
<td>1001.630</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C38[1][B]</td>
<td>AB[5]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.034</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.491%; route: 1.296, 65.509%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.145, 85.375%; tC2Q: 0.368, 14.625%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.913%; route: 1.330, 66.087%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.138</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.492</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.630</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[4]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.979</td>
<td>1.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.346</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R11C39[2][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.492</td>
<td>2.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C38[2][B]</td>
<td style=" font-weight:bold;">AB[4]_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.013</td>
<td>1.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C38[2][B]</td>
<td>AB[4]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.978</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[4]_DFFCE_D</td>
</tr>
<tr>
<td>1001.630</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C38[2][B]</td>
<td>AB[4]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.034</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.491%; route: 1.296, 65.509%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.145, 85.375%; tC2Q: 0.368, 14.625%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.913%; route: 1.330, 66.087%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.138</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.492</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.630</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[10]_LUT3_F_I0_LUT2_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.979</td>
<td>1.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.346</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R11C39[2][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.492</td>
<td>2.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C42[2][B]</td>
<td style=" font-weight:bold;">AB[10]_LUT3_F_I0_LUT2_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.013</td>
<td>1.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C42[2][B]</td>
<td>AB[10]_LUT3_F_I0_LUT2_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.978</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[10]_LUT3_F_I0_LUT2_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1001.630</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C42[2][B]</td>
<td>AB[10]_LUT3_F_I0_LUT2_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.034</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.491%; route: 1.296, 65.509%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.145, 85.375%; tC2Q: 0.368, 14.625%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.913%; route: 1.330, 66.087%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.139</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.489</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.DIMUX[4]_MUX2_LUT5_O_I0_LUT2_F_I0_LUT2_F_I1_DFFC_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.979</td>
<td>1.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.346</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R11C39[2][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.489</td>
<td>2.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C38[1][B]</td>
<td style=" font-weight:bold;">u_cpu.DIMUX[4]_MUX2_LUT5_O_I0_LUT2_F_I0_LUT2_F_I1_DFFC_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C38[1][B]</td>
<td>u_cpu.DIMUX[4]_MUX2_LUT5_O_I0_LUT2_F_I0_LUT2_F_I1_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1001.975</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.DIMUX[4]_MUX2_LUT5_O_I0_LUT2_F_I0_LUT2_F_I1_DFFC_Q</td>
</tr>
<tr>
<td>1001.628</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C38[1][B]</td>
<td>u_cpu.DIMUX[4]_MUX2_LUT5_O_I0_LUT2_F_I0_LUT2_F_I1_DFFC_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.031</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.491%; route: 1.296, 65.509%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.142, 85.359%; tC2Q: 0.368, 14.641%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.955%; route: 1.327, 66.045%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.139</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.489</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.DIMUX[1]_MUX2_LUT5_O_I0_LUT2_F_I0_LUT2_F_I1_DFFC_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.979</td>
<td>1.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.346</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R11C39[2][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.489</td>
<td>2.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C38[0][A]</td>
<td style=" font-weight:bold;">u_cpu.DIMUX[1]_MUX2_LUT5_O_I0_LUT2_F_I0_LUT2_F_I1_DFFC_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C38[0][A]</td>
<td>u_cpu.DIMUX[1]_MUX2_LUT5_O_I0_LUT2_F_I0_LUT2_F_I1_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1001.975</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.DIMUX[1]_MUX2_LUT5_O_I0_LUT2_F_I0_LUT2_F_I1_DFFC_Q</td>
</tr>
<tr>
<td>1001.628</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C38[0][A]</td>
<td>u_cpu.DIMUX[1]_MUX2_LUT5_O_I0_LUT2_F_I0_LUT2_F_I1_DFFC_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.031</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.491%; route: 1.296, 65.509%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.142, 85.359%; tC2Q: 0.368, 14.641%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.955%; route: 1.327, 66.045%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.098</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.243</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.145</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>DO[4]_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.296</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R11C39[2][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.243</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[1][A]</td>
<td style=" font-weight:bold;">DO[4]_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.163</td>
<td>0.488</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[1][A]</td>
<td>DO[4]_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.198</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DO[4]_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1.145</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C47[1][A]</td>
<td>DO[4]_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.012</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.663%; route: 0.476, 41.337%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.947, 86.801%; tC2Q: 0.144, 13.199%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.083%; route: 0.488, 41.917%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.098</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.262</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[0][7]_DFFE_Q_D_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.296</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R11C39[2][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.262</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C46[0][A]</td>
<td style=" font-weight:bold;">vectOut[0][7]_DFFE_Q_D_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C46[0][A]</td>
<td>vectOut[0][7]_DFFE_Q_D_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.216</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[0][7]_DFFE_Q_D_DFFCE_Q</td>
</tr>
<tr>
<td>1.163</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C46[0][A]</td>
<td>vectOut[0][7]_DFFE_Q_D_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.030</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.663%; route: 0.476, 41.337%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.966, 87.027%; tC2Q: 0.144, 12.973%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.173%; route: 0.506, 42.827%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.101</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.243</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.141</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Kbd_In[3]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.296</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R11C39[2][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.243</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C40[1][A]</td>
<td style=" font-weight:bold;">Kbd_In[3]_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.160</td>
<td>0.484</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C40[1][A]</td>
<td>Kbd_In[3]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.194</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Kbd_In[3]_DFFCE_D</td>
</tr>
<tr>
<td>1.141</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C40[1][A]</td>
<td>Kbd_In[3]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.663%; route: 0.476, 41.337%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.947, 86.801%; tC2Q: 0.144, 13.199%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.258%; route: 0.484, 41.742%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.101</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.243</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.141</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Kbd_In[1]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.296</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R11C39[2][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.243</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C40[1][B]</td>
<td style=" font-weight:bold;">Kbd_In[1]_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.160</td>
<td>0.484</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C40[1][B]</td>
<td>Kbd_In[1]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.194</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Kbd_In[1]_DFFCE_D</td>
</tr>
<tr>
<td>1.141</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C40[1][B]</td>
<td>Kbd_In[1]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.663%; route: 0.476, 41.337%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.947, 86.801%; tC2Q: 0.144, 13.199%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.258%; route: 0.484, 41.742%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.101</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.243</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.141</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>DO[6]_LUT4_F_I3_MUX2_LUT5_O_S0_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.296</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R11C39[2][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.243</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C48[1][B]</td>
<td style=" font-weight:bold;">DO[6]_LUT4_F_I3_MUX2_LUT5_O_S0_LUT4_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.160</td>
<td>0.484</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C48[1][B]</td>
<td>DO[6]_LUT4_F_I3_MUX2_LUT5_O_S0_LUT4_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.194</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DO[6]_LUT4_F_I3_MUX2_LUT5_O_S0_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1.141</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C48[1][B]</td>
<td>DO[6]_LUT4_F_I3_MUX2_LUT5_O_S0_LUT4_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.663%; route: 0.476, 41.337%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.947, 86.801%; tC2Q: 0.144, 13.199%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.258%; route: 0.484, 41.742%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.101</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.243</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.141</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>DO[4]_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.296</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R11C39[2][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.243</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C48[1][A]</td>
<td style=" font-weight:bold;">DO[4]_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.160</td>
<td>0.484</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C48[1][A]</td>
<td>DO[4]_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.194</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DO[4]_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1.141</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C48[1][A]</td>
<td>DO[4]_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.663%; route: 0.476, 41.337%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.947, 86.801%; tC2Q: 0.144, 13.199%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.258%; route: 0.484, 41.742%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.101</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.243</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.141</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>DO[0]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.296</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R11C39[2][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.243</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td style=" font-weight:bold;">DO[0]_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.160</td>
<td>0.484</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td>DO[0]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.194</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DO[0]_DFFCE_D</td>
</tr>
<tr>
<td>1.141</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C44[1][B]</td>
<td>DO[0]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.663%; route: 0.476, 41.337%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.947, 86.801%; tC2Q: 0.144, 13.199%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.258%; route: 0.484, 41.742%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.101</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.243</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.141</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[6]_LUT2_F_I1_LUT2_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.296</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R11C39[2][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.243</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C48[2][A]</td>
<td style=" font-weight:bold;">AB[6]_LUT2_F_I1_LUT2_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.160</td>
<td>0.484</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C48[2][A]</td>
<td>AB[6]_LUT2_F_I1_LUT2_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.194</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[6]_LUT2_F_I1_LUT2_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1.141</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C48[2][A]</td>
<td>AB[6]_LUT2_F_I1_LUT2_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.663%; route: 0.476, 41.337%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.947, 86.801%; tC2Q: 0.144, 13.199%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.258%; route: 0.484, 41.742%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.101</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.243</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.141</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[4]_LUT4_F_I3_LUT2_F_I1_LUT2_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.296</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R11C39[2][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.243</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C48[0][A]</td>
<td style=" font-weight:bold;">AB[4]_LUT4_F_I3_LUT2_F_I1_LUT2_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.160</td>
<td>0.484</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C48[0][A]</td>
<td>AB[4]_LUT4_F_I3_LUT2_F_I1_LUT2_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.194</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[4]_LUT4_F_I3_LUT2_F_I1_LUT2_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1.141</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C48[0][A]</td>
<td>AB[4]_LUT4_F_I3_LUT2_F_I1_LUT2_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.663%; route: 0.476, 41.337%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.947, 86.801%; tC2Q: 0.144, 13.199%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.258%; route: 0.484, 41.742%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.101</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.273</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.172</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I2_I3_LUT4_I1_F_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I0_F_MUX2_LUT5_S0_O_DFFC_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.296</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R11C39[2][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.273</td>
<td>0.978</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C46[2][A]</td>
<td style=" font-weight:bold;">DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I2_I3_LUT4_I1_F_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I0_F_MUX2_LUT5_S0_O_DFFC_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.190</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C46[2][A]</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I2_I3_LUT4_I1_F_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I0_F_MUX2_LUT5_S0_O_DFFC_D/CLK</td>
</tr>
<tr>
<td>1.225</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I2_I3_LUT4_I1_F_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I0_F_MUX2_LUT5_S0_O_DFFC_D</td>
</tr>
<tr>
<td>1.172</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C46[2][A]</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I2_I3_LUT4_I1_F_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I0_F_MUX2_LUT5_S0_O_DFFC_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.039</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.663%; route: 0.476, 41.337%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.978, 87.163%; tC2Q: 0.144, 12.837%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 56.765%; route: 0.515, 43.235%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.102</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.262</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.160</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>DO[3]_LUT4_F_I1_LUT4_F_I1_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.296</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R11C39[2][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.262</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C47[0][B]</td>
<td style=" font-weight:bold;">DO[3]_LUT4_F_I1_LUT4_F_I1_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.178</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C47[0][B]</td>
<td>DO[3]_LUT4_F_I1_LUT4_F_I1_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.213</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DO[3]_LUT4_F_I1_LUT4_F_I1_DFFCE_Q</td>
</tr>
<tr>
<td>1.160</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C47[0][B]</td>
<td>DO[3]_LUT4_F_I1_LUT4_F_I1_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.026</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.663%; route: 0.476, 41.337%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.966, 87.027%; tC2Q: 0.144, 12.973%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.343%; route: 0.502, 42.657%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.102</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.262</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.160</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>DO[3]_LUT4_F_I0_LUT4_F_I1_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.296</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R11C39[2][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.262</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C47[1][A]</td>
<td style=" font-weight:bold;">DO[3]_LUT4_F_I0_LUT4_F_I1_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.178</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C47[1][A]</td>
<td>DO[3]_LUT4_F_I0_LUT4_F_I1_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.213</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DO[3]_LUT4_F_I0_LUT4_F_I1_DFFCE_Q</td>
</tr>
<tr>
<td>1.160</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C47[1][A]</td>
<td>DO[3]_LUT4_F_I0_LUT4_F_I1_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.026</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.663%; route: 0.476, 41.337%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.966, 87.027%; tC2Q: 0.144, 12.973%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.343%; route: 0.502, 42.657%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.102</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.257</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.155</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[2][7]_DFFE_Q_D_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.296</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R11C39[2][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.257</td>
<td>0.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[1][B]</td>
<td style=" font-weight:bold;">vectOut[2][7]_DFFE_Q_D_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.173</td>
<td>0.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[1][B]</td>
<td>vectOut[2][7]_DFFE_Q_D_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.208</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[2][7]_DFFE_Q_D_DFFCE_Q</td>
</tr>
<tr>
<td>1.155</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C45[1][B]</td>
<td>vectOut[2][7]_DFFE_Q_D_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.021</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.663%; route: 0.476, 41.337%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.961, 86.968%; tC2Q: 0.144, 13.032%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.587%; route: 0.498, 42.413%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.102</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.257</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.155</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>DO[5]_LUT4_F_I0_LUT4_F_I1_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.296</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R11C39[2][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.257</td>
<td>0.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C47[2][B]</td>
<td style=" font-weight:bold;">DO[5]_LUT4_F_I0_LUT4_F_I1_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.173</td>
<td>0.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C47[2][B]</td>
<td>DO[5]_LUT4_F_I0_LUT4_F_I1_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.208</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DO[5]_LUT4_F_I0_LUT4_F_I1_DFFCE_Q</td>
</tr>
<tr>
<td>1.155</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C47[2][B]</td>
<td>DO[5]_LUT4_F_I0_LUT4_F_I1_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.021</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.663%; route: 0.476, 41.337%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.961, 86.968%; tC2Q: 0.144, 13.032%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.587%; route: 0.498, 42.413%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.102</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.257</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.155</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>DO[4]_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I1_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.296</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R11C39[2][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.257</td>
<td>0.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C47[0][A]</td>
<td style=" font-weight:bold;">DO[4]_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I1_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.173</td>
<td>0.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C47[0][A]</td>
<td>DO[4]_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I1_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.208</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DO[4]_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I1_DFFCE_Q</td>
</tr>
<tr>
<td>1.155</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C47[0][A]</td>
<td>DO[4]_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I1_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.021</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.663%; route: 0.476, 41.337%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.961, 86.968%; tC2Q: 0.144, 13.032%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.587%; route: 0.498, 42.413%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.105</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.277</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.172</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_S0_LUT3_F_I0_DFFCE_Q_D_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.296</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R11C39[2][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.277</td>
<td>0.981</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C47[0][B]</td>
<td style=" font-weight:bold;">DO[6]_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_S0_LUT3_F_I0_DFFCE_Q_D_LUT4_I3_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.190</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C47[0][B]</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_S0_LUT3_F_I0_DFFCE_Q_D_LUT4_I3_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.225</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_S0_LUT3_F_I0_DFFCE_Q_D_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td>1.172</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C47[0][B]</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_S0_LUT3_F_I0_DFFCE_Q_D_LUT4_I3_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.039</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.663%; route: 0.476, 41.337%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.981, 87.203%; tC2Q: 0.144, 12.797%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 56.765%; route: 0.515, 43.235%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.105</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.262</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.156</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>DO[3]_LUT4_F_I1_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.296</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R11C39[2][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.262</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C48[1][A]</td>
<td style=" font-weight:bold;">DO[3]_LUT4_F_I1_LUT4_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.174</td>
<td>0.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C48[1][A]</td>
<td>DO[3]_LUT4_F_I1_LUT4_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.209</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DO[3]_LUT4_F_I1_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1.156</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C48[1][A]</td>
<td>DO[3]_LUT4_F_I1_LUT4_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.023</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.663%; route: 0.476, 41.337%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.966, 87.027%; tC2Q: 0.144, 12.973%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.514%; route: 0.499, 42.486%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.105</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.262</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.156</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>DO[3]_LUT4_F_I0_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.296</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R11C39[2][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.262</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C48[2][A]</td>
<td style=" font-weight:bold;">DO[3]_LUT4_F_I0_LUT4_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.174</td>
<td>0.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C48[2][A]</td>
<td>DO[3]_LUT4_F_I0_LUT4_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.209</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DO[3]_LUT4_F_I0_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1.156</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C48[2][A]</td>
<td>DO[3]_LUT4_F_I0_LUT4_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.023</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.663%; route: 0.476, 41.337%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.966, 87.027%; tC2Q: 0.144, 12.973%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.514%; route: 0.499, 42.486%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.105</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.243</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.137</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>DO[4]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.296</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R11C39[2][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.243</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[1][A]</td>
<td style=" font-weight:bold;">DO[4]_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[1][A]</td>
<td>DO[4]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.190</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DO[4]_DFFCE_D</td>
</tr>
<tr>
<td>1.137</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C41[1][A]</td>
<td>DO[4]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.663%; route: 0.476, 41.337%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.947, 86.801%; tC2Q: 0.144, 13.199%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.460%; route: 0.480, 41.540%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.105</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.243</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.137</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[7]_LUT3_F_I1_LUT4_I2_I1_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.296</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R11C39[2][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.243</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C49[2][B]</td>
<td style=" font-weight:bold;">AB[7]_LUT3_F_I1_LUT4_I2_I1_LUT4_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C49[2][B]</td>
<td>AB[7]_LUT3_F_I1_LUT4_I2_I1_LUT4_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.190</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[7]_LUT3_F_I1_LUT4_I2_I1_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1.137</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C49[2][B]</td>
<td>AB[7]_LUT3_F_I1_LUT4_I2_I1_LUT4_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.663%; route: 0.476, 41.337%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.947, 86.801%; tC2Q: 0.144, 13.199%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.460%; route: 0.480, 41.540%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.105</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.243</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.137</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[7]_LUT3_F_I1_LUT4_F_I1_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.296</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R11C39[2][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.243</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C49[0][A]</td>
<td style=" font-weight:bold;">AB[7]_LUT3_F_I1_LUT4_F_I1_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C49[0][A]</td>
<td>AB[7]_LUT3_F_I1_LUT4_F_I1_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.190</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[7]_LUT3_F_I1_LUT4_F_I1_DFFCE_Q</td>
</tr>
<tr>
<td>1.137</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C49[0][A]</td>
<td>AB[7]_LUT3_F_I1_LUT4_F_I1_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.663%; route: 0.476, 41.337%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.947, 86.801%; tC2Q: 0.144, 13.199%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.460%; route: 0.480, 41.540%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.105</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.243</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.137</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[7]_LUT3_F_I1_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.296</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R11C39[2][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.243</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C49[1][A]</td>
<td style=" font-weight:bold;">AB[7]_LUT3_F_I1_LUT4_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C49[1][A]</td>
<td>AB[7]_LUT3_F_I1_LUT4_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.190</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[7]_LUT3_F_I1_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1.137</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C49[1][A]</td>
<td>AB[7]_LUT3_F_I1_LUT4_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.663%; route: 0.476, 41.337%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.947, 86.801%; tC2Q: 0.144, 13.199%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.460%; route: 0.480, 41.540%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.105</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.243</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.137</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[0]_LUT3_F_I1_LUT2_F_I1_LUT4_F_I1_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.296</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R11C39[2][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.243</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C49[0][B]</td>
<td style=" font-weight:bold;">AB[0]_LUT3_F_I1_LUT2_F_I1_LUT4_F_I1_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C49[0][B]</td>
<td>AB[0]_LUT3_F_I1_LUT2_F_I1_LUT4_F_I1_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.190</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[0]_LUT3_F_I1_LUT2_F_I1_LUT4_F_I1_DFFCE_Q</td>
</tr>
<tr>
<td>1.137</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C49[0][B]</td>
<td>AB[0]_LUT3_F_I1_LUT2_F_I1_LUT4_F_I1_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.663%; route: 0.476, 41.337%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.947, 86.801%; tC2Q: 0.144, 13.199%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.460%; route: 0.480, 41.540%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.105</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.243</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.137</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[0]_LUT3_F_I1_LUT2_F_I1_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.296</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R11C39[2][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.243</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C49[1][B]</td>
<td style=" font-weight:bold;">AB[0]_LUT3_F_I1_LUT2_F_I1_LUT4_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C49[1][B]</td>
<td>AB[0]_LUT3_F_I1_LUT2_F_I1_LUT4_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.190</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[0]_LUT3_F_I1_LUT2_F_I1_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1.137</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C49[1][B]</td>
<td>AB[0]_LUT3_F_I1_LUT2_F_I1_LUT4_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.663%; route: 0.476, 41.337%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.947, 86.801%; tC2Q: 0.144, 13.199%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.460%; route: 0.480, 41.540%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.105</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.257</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.151</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>DO[5]_LUT4_F_I1_LUT4_F_I1_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.296</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R11C39[2][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.257</td>
<td>0.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C48[0][B]</td>
<td style=" font-weight:bold;">DO[5]_LUT4_F_I1_LUT4_F_I1_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.169</td>
<td>0.494</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C48[0][B]</td>
<td>DO[5]_LUT4_F_I1_LUT4_F_I1_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.204</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DO[5]_LUT4_F_I1_LUT4_F_I1_DFFCE_Q</td>
</tr>
<tr>
<td>1.151</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C48[0][B]</td>
<td>DO[5]_LUT4_F_I1_LUT4_F_I1_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.663%; route: 0.476, 41.337%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.961, 86.968%; tC2Q: 0.144, 13.032%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.760%; route: 0.494, 42.240%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.822</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.822</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>_Clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Memory.0.26</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>7.083</td>
<td>2.083</td>
<td>tNET</td>
<td>FF</td>
<td>Memory.0.26/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>10.905</td>
<td>0.905</td>
<td>tNET</td>
<td>RR</td>
<td>Memory.0.26/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.822</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.822</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>_Clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Memory.0.27</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>7.083</td>
<td>2.083</td>
<td>tNET</td>
<td>FF</td>
<td>Memory.0.27/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>10.905</td>
<td>0.905</td>
<td>tNET</td>
<td>RR</td>
<td>Memory.0.27/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.828</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.828</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>_Clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Memory.0.0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>7.073</td>
<td>2.073</td>
<td>tNET</td>
<td>FF</td>
<td>Memory.0.0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>10.901</td>
<td>0.901</td>
<td>tNET</td>
<td>RR</td>
<td>Memory.0.0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.828</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.828</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>_Clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Memory.0.12</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>7.073</td>
<td>2.073</td>
<td>tNET</td>
<td>FF</td>
<td>Memory.0.12/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>10.901</td>
<td>0.901</td>
<td>tNET</td>
<td>RR</td>
<td>Memory.0.12/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.828</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.828</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>_Clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Memory.0.17</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>7.073</td>
<td>2.073</td>
<td>tNET</td>
<td>FF</td>
<td>Memory.0.17/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>10.901</td>
<td>0.901</td>
<td>tNET</td>
<td>RR</td>
<td>Memory.0.17/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.828</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.828</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>_Clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Memory.0.31</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>7.073</td>
<td>2.073</td>
<td>tNET</td>
<td>FF</td>
<td>Memory.0.31/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>10.901</td>
<td>0.901</td>
<td>tNET</td>
<td>RR</td>
<td>Memory.0.31/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.828</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.828</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>_Clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Memory.0.7</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>7.073</td>
<td>2.073</td>
<td>tNET</td>
<td>FF</td>
<td>Memory.0.7/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>10.901</td>
<td>0.901</td>
<td>tNET</td>
<td>RR</td>
<td>Memory.0.7/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.828</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.828</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>_Clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Memory.0.18</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>7.073</td>
<td>2.073</td>
<td>tNET</td>
<td>FF</td>
<td>Memory.0.18/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>10.901</td>
<td>0.901</td>
<td>tNET</td>
<td>RR</td>
<td>Memory.0.18/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.828</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.828</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>_Clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Memory.0.24</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>7.073</td>
<td>2.073</td>
<td>tNET</td>
<td>FF</td>
<td>Memory.0.24/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>10.901</td>
<td>0.901</td>
<td>tNET</td>
<td>RR</td>
<td>Memory.0.24/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.828</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.828</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>_Clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Memory.0.25</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>7.073</td>
<td>2.073</td>
<td>tNET</td>
<td>FF</td>
<td>Memory.0.25/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>10.901</td>
<td>0.901</td>
<td>tNET</td>
<td>RR</td>
<td>Memory.0.25/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>208</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I2_F_MUX2_LUT5_I0_O_LUT4_I1_F_MUX2_LUT5_I0_O_DFFC_D_Q</td>
<td>-7.813</td>
<td>2.628</td>
</tr>
<tr>
<td>204</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I2_I3_LUT4_I1_F_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I0_F_MUX2_LUT5_S0_O_DFFC_D_Q</td>
<td>-7.451</td>
<td>2.786</td>
</tr>
<tr>
<td>195</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT4_I0_I1_MUX2_LUT6_O_S0_LUT2_I1_F_LUT4_I3_F_LUT3_I0_F_DFFC_D_Q</td>
<td>-8.064</td>
<td>3.412</td>
</tr>
<tr>
<td>170</td>
<td>u_cpu.clk</td>
<td>-8.942</td>
<td>1.492</td>
</tr>
<tr>
<td>162</td>
<td>reset</td>
<td>995.959</td>
<td>2.540</td>
</tr>
<tr>
<td>152</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT2_I0_F_LUT4_I3_F_MUX2_LUT8_S0_O_DFFP_D_Q</td>
<td>-8.942</td>
<td>3.676</td>
</tr>
<tr>
<td>129</td>
<td>RDY</td>
<td>-4.677</td>
<td>3.001</td>
</tr>
<tr>
<td>115</td>
<td>clk_emu_IBUF_I_O</td>
<td>-4.677</td>
<td>1.356</td>
</tr>
<tr>
<td>113</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_S0_LUT3_F_I0_DFFCE_Q_D_LUT3_I2_I1_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I1_O_MUX2_LUT7_I1_O</td>
<td>987.024</td>
<td>1.549</td>
</tr>
<tr>
<td>91</td>
<td>DO[6]_LUT4_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I2_I3_LUT4_I1_I2_LUT3_I0_F_LUT3_I1_F_LUT4_I3_F_DFFC_D_Q</td>
<td>-8.338</td>
<td>3.761</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R11C41</td>
<td>68.06%</td>
</tr>
<tr>
<td>R12C44</td>
<td>52.78%</td>
</tr>
<tr>
<td>R22C49</td>
<td>51.39%</td>
</tr>
<tr>
<td>R22C54</td>
<td>50.00%</td>
</tr>
<tr>
<td>R22C48</td>
<td>47.22%</td>
</tr>
<tr>
<td>R11C44</td>
<td>45.83%</td>
</tr>
<tr>
<td>R11C45</td>
<td>45.83%</td>
</tr>
<tr>
<td>R23C48</td>
<td>45.83%</td>
</tr>
<tr>
<td>R18C44</td>
<td>44.44%</td>
</tr>
<tr>
<td>R22C44</td>
<td>43.06%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name sys_clk_emu -period 1000 -waveform {0 500} [get_ports {clk_emu}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name sys_clk_dut -period 1000 -waveform {0 500} [get_ports {clk_dut}] -add</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
