
// Verilog netlist produced by program ldbanno, Version Diamond (64-bit) 3.14.0.75.2

// ldbanno -n Verilog -o wiwisdr_ecp5_test_impl1_mapvo.vo -w -neg -gui -msgset C:/Users/julianstj/Desktop/WorkNotes/Projects/PTP/WiWi/SDR/Software/ECP5_Test/promote.xml wiwisdr_ecp5_test_impl1_map.ncd 
// Netlist created on Tue Dec 10 10:42:48 2024
// Netlist written on Tue Dec 10 10:42:52 2024
// Design is for device LFE5U-25F
// Design is for package CABGA256
// Design is for performance grade 6

`timescale 1 ns / 1 ps

module top ( fpga_led, fpga_neopixel, dpll_clkout2, dpll_clkout0, sdr_rx_wifi, 
             sdr_rx_subg, sdr_rxclk, sdr_txclk, sdr_txdata, fpga_sda, fpga_scl, 
             spi1_sck, spi1_mosi, spi2_sck, spi2_mosi, stm_fpga_spare1, 
             spi3_sck, spi3_mosi, spi4_sck, spi4_mosi, stm_fpga_spare2, 
             fpga_ufl_p7, fpga_ufl_p8, stm_fpga_spare5 );
  input  dpll_clkout2, dpll_clkout0, sdr_rx_wifi, sdr_rx_subg, sdr_rxclk, 
         fpga_sda, fpga_scl, stm_fpga_spare1, stm_fpga_spare2, stm_fpga_spare5;
  output fpga_led, fpga_neopixel, sdr_txclk, sdr_txdata, spi1_sck, spi1_mosi, 
         spi2_sck, spi2_mosi, spi3_sck, spi3_mosi, spi4_sck, spi4_mosi, 
         fpga_ufl_p7, fpga_ufl_p8;
  wire   \my_led/counter_2 , \my_led/counter_1 , \my_led/n133 , \my_led/n134 , 
         \my_led/n1943 , int_clk_out, \my_led/n2360 , \my_led/n2361 , 
         \my_led/counter_25 , \my_led/n110 , \my_led/n2372 , 
         \my_led/counter_24 , \my_led/counter_23 , \my_led/n111 , 
         \my_led/n112 , \my_led/n2371 , \my_led/counter_22 , 
         \my_led/counter_21 , \my_led/n113 , \my_led/n114 , \my_led/n2370 , 
         \my_led/counter_20 , \my_led/counter_19 , \my_led/n115 , 
         \my_led/n116 , \my_led/n2369 , \my_led/counter_18 , 
         \my_led/counter_17 , \my_led/n117 , \my_led/n118 , \my_led/n2368 , 
         \my_led/counter_16 , \my_led/counter_15 , \my_led/n119 , 
         \my_led/n120 , \my_led/n2367 , \my_led/counter_14 , 
         \my_led/counter_13 , \my_led/n121 , \my_led/n122 , \my_led/n2366 , 
         \my_led/counter_12 , \my_led/counter_11 , \my_led/n123 , 
         \my_led/n124 , \my_led/n2365 , \my_led/counter_6 , \my_led/counter_5 , 
         \my_led/n129 , \my_led/n130 , \my_led/n2362 , \my_led/n2363 , 
         \my_led/counter_10 , \my_led/counter_9 , \my_led/n125 , \my_led/n126 , 
         \my_led/n2364 , \my_led/counter_8 , \my_led/counter_7 , \my_led/n127 , 
         \my_led/n128 , \my_led/counter_0 , \my_led/n135 , \my_led/counter_4 , 
         \my_led/counter_3 , \my_led/n131 , \my_led/n132 , 
         \subg_iddr/fifo_inst/w_gctr_ci , \subg_iddr/fifo_inst/wcount_1 , 
         \subg_iddr/fifo_inst/wcount_0 , \subg_iddr/fifo_inst/iwcount_1 , 
         \subg_iddr/fifo_inst/iwcount_0 , \subg_iddr/fifo_inst/wren_i , 
         internal_200MHz, \subg_iddr/fifo_inst/co0 , 
         \subg_iddr/fifo_inst/wcount_3 , \subg_iddr/fifo_inst/wcount_2 , 
         \subg_iddr/fifo_inst/iwcount_3 , \subg_iddr/fifo_inst/iwcount_2 , 
         \subg_iddr/fifo_inst/co1 , \subg_iddr/fifo_inst/wcount_4 , 
         \subg_iddr/fifo_inst/iwcount_4 , \subg_iddr/fifo_inst/r_gctr_ci , 
         \subg_iddr/fifo_inst/rcount_1 , \subg_iddr/fifo_inst/rcount_0 , 
         \subg_iddr/fifo_inst/ircount_1 , \subg_iddr/fifo_inst/ircount_0 , 
         \subg_iddr/fifo_inst/rden_i , main_reset_n_N_4, internal_80MHz, 
         \subg_iddr/fifo_inst/co0_1 , \subg_iddr/fifo_inst/rcount_3 , 
         \subg_iddr/fifo_inst/rcount_2 , \subg_iddr/fifo_inst/ircount_3 , 
         \subg_iddr/fifo_inst/ircount_2 , \subg_iddr/fifo_inst/co1_1 , 
         \subg_iddr/fifo_inst/rcount_4 , \subg_iddr/fifo_inst/ircount_4 , 
         \subg_iddr/fifo_inst/cmp_ci , 
         \subg_iddr/fifo_inst/w_g2b_xor_cluster_0 , 
         \subg_iddr/fifo_inst/wcount_r0 , \subg_iddr/fifo_inst/co0_2 , 
         \subg_iddr/fifo_inst/wcount_r3 , \subg_iddr/fifo_inst/wcount_r2 , 
         \subg_iddr/fifo_inst/co1_2 , \subg_iddr/fifo_inst/empty_cmp_clr , 
         \subg_iddr/fifo_inst/empty_cmp_set , \subg_iddr/fifo_inst/empty_d_c , 
         \subg_iddr/fifo_inst/empty_d , \subg_iddr/fifo_empty , 
         \subg_iddr/fifo_inst/cmp_ci_1 , 
         \subg_iddr/fifo_inst/r_g2b_xor_cluster_0 , 
         \subg_iddr/fifo_inst/rcount_w0 , \subg_iddr/fifo_inst/co0_3 , 
         \subg_iddr/fifo_inst/rcount_w3 , \subg_iddr/fifo_inst/rcount_w2 , 
         \subg_iddr/fifo_inst/co1_3 , \subg_iddr/fifo_inst/full_cmp_clr , 
         \subg_iddr/fifo_inst/full_cmp_set , \subg_iddr/fifo_inst/full_d_c , 
         \subg_iddr/fifo_inst/full_d , \subg_iddr/fifo_full , 
         \wifi_iddr/fifo_inst/w_gctr_ci , \wifi_iddr/fifo_inst/wcount_1 , 
         \wifi_iddr/fifo_inst/wcount_0 , \wifi_iddr/fifo_inst/iwcount_1 , 
         \wifi_iddr/fifo_inst/iwcount_0 , \wifi_iddr/fifo_inst/wren_i , 
         \wifi_iddr/fifo_inst/co0 , \wifi_iddr/fifo_inst/wcount_3 , 
         \wifi_iddr/fifo_inst/wcount_2 , \wifi_iddr/fifo_inst/iwcount_3 , 
         \wifi_iddr/fifo_inst/iwcount_2 , \wifi_iddr/fifo_inst/co1 , 
         \wifi_iddr/fifo_inst/wcount_4 , \wifi_iddr/fifo_inst/iwcount_4 , 
         \wifi_iddr/fifo_inst/r_gctr_ci , \wifi_iddr/fifo_inst/rcount_1 , 
         \wifi_iddr/fifo_inst/rcount_0 , \wifi_iddr/fifo_inst/ircount_1 , 
         \wifi_iddr/fifo_inst/ircount_0 , \wifi_iddr/fifo_inst/rden_i , 
         \wifi_iddr/fifo_inst/co0_1 , \wifi_iddr/fifo_inst/rcount_3 , 
         \wifi_iddr/fifo_inst/rcount_2 , \wifi_iddr/fifo_inst/ircount_3 , 
         \wifi_iddr/fifo_inst/ircount_2 , \wifi_iddr/fifo_inst/co1_1 , 
         \wifi_iddr/fifo_inst/rcount_4 , \wifi_iddr/fifo_inst/ircount_4 , 
         \wifi_iddr/fifo_inst/cmp_ci , 
         \wifi_iddr/fifo_inst/w_g2b_xor_cluster_0 , 
         \wifi_iddr/fifo_inst/wcount_r0 , \wifi_iddr/fifo_inst/co0_2 , 
         \wifi_iddr/fifo_inst/wcount_r3 , \wifi_iddr/fifo_inst/wcount_r2 , 
         \wifi_iddr/fifo_inst/co1_2 , \wifi_iddr/fifo_inst/empty_cmp_clr , 
         \wifi_iddr/fifo_inst/empty_cmp_set , \wifi_iddr/fifo_inst/empty_d_c , 
         \wifi_iddr/fifo_inst/empty_d , \wifi_iddr/fifo_empty , 
         \wifi_iddr/fifo_inst/cmp_ci_1 , 
         \wifi_iddr/fifo_inst/r_g2b_xor_cluster_0 , 
         \wifi_iddr/fifo_inst/rcount_w0 , \wifi_iddr/fifo_inst/co0_3 , 
         \wifi_iddr/fifo_inst/rcount_w3 , \wifi_iddr/fifo_inst/rcount_w2 , 
         \wifi_iddr/fifo_inst/co1_3 , \wifi_iddr/fifo_inst/full_cmp_clr , 
         \wifi_iddr/fifo_inst/full_cmp_set , \wifi_iddr/fifo_inst/full_d_c , 
         \wifi_iddr/fifo_inst/full_d , \wifi_iddr/fifo_full , sdr_rxclk_c, 
         \subg_iddr/sdr_rxclk_last , data_rising, \my_led/n2721 , 
         \my_led/n2781 , \my_led/n2739 , \my_led/n2773 , fpga_led_c, 
         \my_led/led_N_63 , fpga_ufl_p7_c, \subg_q_spi/spi_clk_N_224 , 
         \subg_q_spi/spi_clk_enable , internal_160MHz, 
         \subg_q_spi/shift_reg_0 , \subg_q_spi/internal_160MHz_enable_43 , 
         fpga_ufl_p8_c, r_phase_count_2, r_phase_count_1, r_phase_count_0, 
         w_lvds_rx_09_d0, o_debug_state_0, n2949, w_lvds_rx_09_d1, 
         \lvds_rx_09_inst/n1 , subg_ddr_data_valid, \lvds_rx_09_inst/n1924 , 
         \lvds_rx_09_inst/n2765 , o_debug_state_1, \lvds_rx_09_inst/n2929 , 
         \lvds_rx_09_inst/n2749 , \lvds_rx_09_inst/o_debug_state_1_N_121_1 , 
         r_phase_count_2_adj_232, r_phase_count_1_adj_233, 
         r_phase_count_0_adj_234, w_lvds_rx_24_d0, o_debug_state_0_adj_231, 
         n2946, w_lvds_rx_24_d1, \lvds_rx_24_inst/n1 , wifi_ddr_data_valid, 
         \lvds_rx_24_inst/n1926 , \lvds_rx_24_inst/n2952 , 
         o_debug_state_1_adj_230, \lvds_rx_24_inst/n1277 , 
         \lvds_rx_24_inst/n2757 , \lvds_rx_24_inst/o_debug_state_1_N_121_1 , 
         w_rx_24_fifo_data_12, n552, n566, 
         \lvds_rx_24_inst/internal_80MHz_enable_56 , o_fifo_data_0, 
         o_fifo_data_14, w_rx_24_fifo_data_13, n550, n551, o_fifo_data_15, 
         o_fifo_data_16, n2960, r_phase_count_2_N_123_1, 
         \lvds_rx_09_inst/internal_80MHz_enable_57 , \lvds_rx_09_inst/n2942 , 
         r_phase_count_2_N_123_2, n2963, r_phase_count_2_N_123_1_adj_236, 
         \lvds_rx_24_inst/internal_80MHz_enable_59 , \lvds_rx_24_inst/n2957 , 
         r_phase_count_2_N_123_2_adj_235, shift_reg_3, w_rx_09_fifo_data_18, 
         n2947, spi_busy, shift_reg_2, w_rx_09_fifo_data_17, 
         shift_reg_15_N_168_2, shift_reg_15_N_168_1, internal_160MHz_enable_84, 
         shift_reg_1, shift_reg_5, w_rx_09_fifo_data_20, shift_reg_4, 
         w_rx_09_fifo_data_19, shift_reg_15_N_168_4, shift_reg_15_N_168_3, 
         shift_reg_7, w_rx_09_fifo_data_22, shift_reg_6, w_rx_09_fifo_data_21, 
         shift_reg_15_N_168_6, shift_reg_15_N_168_5, shift_reg_9, 
         w_rx_09_fifo_data_24, shift_reg_8, w_rx_09_fifo_data_23, 
         shift_reg_15_N_168_8, shift_reg_15_N_168_7, shift_reg_11, 
         w_rx_09_fifo_data_26, shift_reg_10, w_rx_09_fifo_data_25, 
         shift_reg_15_N_168_10, shift_reg_15_N_168_9, shift_reg_13, 
         w_rx_09_fifo_data_28, shift_reg_12, w_rx_09_fifo_data_27, 
         shift_reg_15_N_168_12, shift_reg_15_N_168_11, shift_reg_15, 
         w_rx_09_fifo_data_30, shift_reg_14, w_rx_09_fifo_data_29, 
         shift_reg_15_N_168_14, shift_reg_15_N_168_13, w_rx_09_fifo_data_31, 
         \subg_i_spi/internal_160MHz_enable_25 , shift_reg_11_adj_242, 
         w_rx_09_fifo_data_10, spi_busy_adj_237, shift_reg_15_N_168_10_adj_257, 
         internal_160MHz_enable_83, shift_reg_10_adj_243, shift_reg_11_adj_273, 
         w_rx_24_fifo_data_27, n2943, spi_busy_adj_268, 
         shift_reg_15_N_168_10_adj_288, internal_160MHz_enable_82, 
         shift_reg_10_adj_274, shift_reg_11_adj_304, w_rx_24_fifo_data_11, 
         spi_busy_adj_299, shift_reg_15_N_168_10_adj_319, 
         internal_160MHz_enable_81, shift_reg_10_adj_305, shift_reg_12_adj_241, 
         w_rx_09_fifo_data_11, shift_reg_15_N_168_11_adj_256, 
         shift_reg_12_adj_272, w_rx_24_fifo_data_28, 
         shift_reg_15_N_168_11_adj_287, shift_reg_12_adj_303, 
         shift_reg_15_N_168_11_adj_318, shift_reg_13_adj_240, 
         w_rx_09_fifo_data_12, shift_reg_15_N_168_12_adj_255, 
         shift_reg_13_adj_271, w_rx_24_fifo_data_29, 
         shift_reg_15_N_168_12_adj_286, shift_reg_13_adj_302, 
         shift_reg_15_N_168_12_adj_317, shift_reg_14_adj_239, 
         w_rx_09_fifo_data_13, shift_reg_15_N_168_13_adj_254, 
         shift_reg_14_adj_270, shift_reg_15_N_168_13_adj_285, 
         shift_reg_14_adj_301, shift_reg_15_N_168_13_adj_316, 
         shift_reg_15_adj_238, w_rx_09_fifo_data_14, 
         shift_reg_15_N_168_14_adj_253, shift_reg_15_adj_269, 
         shift_reg_15_N_168_14_adj_284, shift_reg_15_adj_300, 
         shift_reg_15_N_168_14_adj_315, w_rx_09_fifo_data_15, 
         \wifi_i_spi/internal_160MHz_enable_61 , 
         \wifi_q_spi/internal_160MHz_enable_79 , shift_reg_2_adj_251, 
         w_rx_09_fifo_data_1, shift_reg_15_N_168_1_adj_266, 
         shift_reg_1_adj_252, shift_reg_2_adj_282, w_rx_24_fifo_data_18, 
         shift_reg_15_N_168_1_adj_297, shift_reg_1_adj_283, 
         shift_reg_2_adj_313, w_rx_24_fifo_data_2, 
         shift_reg_15_N_168_1_adj_328, shift_reg_1_adj_314, 
         shift_reg_3_adj_250, w_rx_09_fifo_data_2, 
         shift_reg_15_N_168_2_adj_265, shift_reg_3_adj_281, 
         w_rx_24_fifo_data_19, shift_reg_15_N_168_2_adj_296, 
         shift_reg_3_adj_312, w_rx_24_fifo_data_3, 
         shift_reg_15_N_168_2_adj_327, shift_reg_4_adj_249, 
         w_rx_09_fifo_data_3, shift_reg_15_N_168_3_adj_264, 
         shift_reg_4_adj_280, w_rx_24_fifo_data_20, 
         shift_reg_15_N_168_3_adj_295, shift_reg_4_adj_311, 
         w_rx_24_fifo_data_4, shift_reg_15_N_168_3_adj_326, 
         shift_reg_5_adj_248, w_rx_09_fifo_data_4, 
         shift_reg_15_N_168_4_adj_263, shift_reg_5_adj_279, 
         w_rx_24_fifo_data_21, shift_reg_15_N_168_4_adj_294, 
         shift_reg_5_adj_310, w_rx_24_fifo_data_5, 
         shift_reg_15_N_168_4_adj_325, shift_reg_6_adj_247, 
         w_rx_09_fifo_data_5, shift_reg_15_N_168_5_adj_262, 
         shift_reg_6_adj_278, w_rx_24_fifo_data_22, 
         shift_reg_15_N_168_5_adj_293, shift_reg_6_adj_309, 
         w_rx_24_fifo_data_6, shift_reg_15_N_168_5_adj_324, 
         shift_reg_7_adj_246, w_rx_09_fifo_data_6, 
         shift_reg_15_N_168_6_adj_261, shift_reg_7_adj_277, 
         w_rx_24_fifo_data_23, shift_reg_15_N_168_6_adj_292, 
         shift_reg_7_adj_308, w_rx_24_fifo_data_7, 
         shift_reg_15_N_168_6_adj_323, shift_reg_8_adj_245, 
         w_rx_09_fifo_data_7, shift_reg_15_N_168_7_adj_260, 
         shift_reg_8_adj_276, w_rx_24_fifo_data_24, 
         shift_reg_15_N_168_7_adj_291, shift_reg_8_adj_307, 
         w_rx_24_fifo_data_8, shift_reg_15_N_168_7_adj_322, 
         shift_reg_9_adj_244, w_rx_09_fifo_data_8, 
         shift_reg_15_N_168_8_adj_259, shift_reg_9_adj_275, 
         w_rx_24_fifo_data_25, shift_reg_15_N_168_8_adj_290, 
         shift_reg_9_adj_306, w_rx_24_fifo_data_9, 
         shift_reg_15_N_168_8_adj_321, w_rx_09_fifo_data_9, 
         shift_reg_15_N_168_9_adj_258, w_rx_24_fifo_data_26, 
         shift_reg_15_N_168_9_adj_289, w_rx_24_fifo_data_10, 
         shift_reg_15_N_168_9_adj_320, \subg_i_spi/shift_reg_0 , spi1_mosi_c, 
         spi1_sck_c, \subg_i_spi/spi_clk_N_224 , \subg_i_spi/spi_clk_enable , 
         \wifi_i_spi/shift_reg_0 , spi3_mosi_c, spi3_sck_c, 
         \wifi_i_spi/spi_clk_N_224 , \wifi_i_spi/spi_clk_enable , 
         \wifi_q_spi/shift_reg_0 , spi4_mosi_c, spi4_sck_c, 
         \wifi_q_spi/spi_clk_N_224 , \wifi_q_spi/spi_clk_enable , 
         \subg_i_spi/bit_count_3 , \subg_i_spi/n8 , \subg_i_spi/bit_count_0 , 
         n2693, n3030, n1237, n2685, n3032, n2681, n3031, n1251, n1220, n2689, 
         n3029, n1230, \subg_iddr/fifo_empty_N_71 , 
         \subg_i_spi/bit_count_4_N_218_0 , n2932, \subg_i_spi/bit_count_2 , 
         \subg_i_spi/bit_count_1 , \subg_i_spi/n1338 , \subg_i_spi/n1342 , 
         \subg_i_spi/n1344 , \subg_i_spi/n2934 , stm_fpga_spare1_c, 
         w_rx_09_fifo_push, \subg_i_spi/bit_count_4 , 
         \subg_i_spi/bit_count_4_N_184_4 , w_rx_09_fifo_data_16, 
         shift_reg_15_N_168_0, \subg_i_spi/n2653 , \subg_i_spi/n1908 , 
         sdr_rx_subg_c, \subg_iddr/data_rising_capture , 
         \subg_iddr/internal_200MHz_enable_3 , \subg_iddr/fifo_data_0 , 
         \subg_iddr/fifo_data_1 , \subg_iddr/fifo_inst/r_gdata_1 , 
         \subg_iddr/fifo_inst/r_gdata_0 , \subg_iddr/fifo_inst/r_gcount_0 , 
         \subg_iddr/fifo_inst/r_gcount_1 , \subg_iddr/fifo_inst/r_gdata_3 , 
         \subg_iddr/fifo_inst/r_gdata_2 , \subg_iddr/fifo_inst/r_gcount_2 , 
         \subg_iddr/fifo_inst/r_gcount_3 , \subg_iddr/fifo_inst/r_gcount_4 , 
         \subg_iddr/fifo_inst/r_gcount_w0 , \subg_iddr/fifo_inst/r_gcount_w1 , 
         \subg_iddr/fifo_inst/r_gcount_w2 , \subg_iddr/fifo_inst/r_gcount_w3 , 
         \subg_iddr/fifo_inst/r_gcount_w4 , \subg_iddr/fifo_inst/r_gcount_w20 , 
         \subg_iddr/fifo_inst/r_gcount_w21 , 
         \subg_iddr/fifo_inst/r_gcount_w22 , 
         \subg_iddr/fifo_inst/r_gcount_w23 , 
         \subg_iddr/fifo_inst/r_gcount_w24 , \subg_iddr/fifo_inst/rptr_0 , 
         \subg_iddr/fifo_inst/rptr_1 , \subg_iddr/fifo_inst/rptr_2 , 
         \subg_iddr/fifo_inst/rptr_3 , \subg_iddr/fifo_inst/w_gdata_1 , 
         \subg_iddr/fifo_inst/w_gdata_0 , \subg_iddr/fifo_inst/w_gcount_0 , 
         \subg_iddr/fifo_inst/w_gcount_1 , \subg_iddr/fifo_inst/w_gdata_3 , 
         \subg_iddr/fifo_inst/w_gdata_2 , \subg_iddr/fifo_inst/w_gcount_2 , 
         \subg_iddr/fifo_inst/w_gcount_3 , \subg_iddr/fifo_inst/w_gcount_4 , 
         \subg_iddr/fifo_inst/w_gcount_r0 , \subg_iddr/fifo_inst/w_gcount_r1 , 
         \subg_iddr/fifo_inst/w_gcount_r2 , \subg_iddr/fifo_inst/w_gcount_r3 , 
         \subg_iddr/fifo_inst/w_gcount_r4 , \subg_iddr/fifo_inst/w_gcount_r20 , 
         \subg_iddr/fifo_inst/w_gcount_r21 , 
         \subg_iddr/fifo_inst/w_gcount_r22 , 
         \subg_iddr/fifo_inst/w_gcount_r23 , 
         \subg_iddr/fifo_inst/w_gcount_r24 , \subg_iddr/fifo_inst/wptr_0 , 
         \subg_iddr/fifo_inst/wptr_1 , \subg_iddr/fifo_inst/wptr_2 , 
         \subg_iddr/fifo_inst/wptr_3 , \subg_iddr/fifo_full_N_81 , 
         data_falling, \subg_iddr/fifo_wr_en , \subg_q_spi/bit_count_3 , 
         \subg_q_spi/n8 , \subg_q_spi/bit_count_0 , 
         \subg_q_spi/bit_count_4_N_218_0 , n2938, \subg_q_spi/bit_count_2 , 
         \subg_q_spi/bit_count_1 , \subg_q_spi/n1332 , \subg_q_spi/n1326 , 
         \subg_q_spi/n1322 , \subg_q_spi/n2933 , \subg_q_spi/bit_count_4 , 
         \subg_q_spi/bit_count_4_N_184_4 , w_rx_09_fifo_data_0, 
         shift_reg_15_N_168_0_adj_267, \subg_q_spi/n2641 , \subg_q_spi/n1900 , 
         \subg_iddr/fifo_out_0 , \subg_iddr/fifo_out_1 , 
         \wifi_iddr/fifo_out_0 , \wifi_iddr/fifo_out_1 , n357, n358, 
         \lvds_rx_09_inst/internal_80MHz_enable_68 , n355, n356, n353, n354, 
         n351, n352, n349, n350, n347, n348, n345, n346, n343, n344, n341, 
         n342, n339, n340, n337, n338, n335, n336, n333, n334, n331, n332, 
         n329, n330, n327, n328, \lvds_rx_09_inst/o_fifo_push_N_159 , 
         \lvds_rx_09_inst/internal_80MHz_enable_30 , n564, n2259, 
         w_rx_24_fifo_data_1, n562, n563, n560, n561, n558, n559, n556, n557, 
         n554, n555, n549, n553, w_rx_24_fifo_data_17, n547, n548, n545, n546, 
         n543, n544, n541, n542, n539, n540, n537, n538, 
         \lvds_rx_24_inst/o_fifo_push_N_159 , 
         \lvds_rx_24_inst/internal_80MHz_enable_17 , w_rx_24_fifo_push, 
         \wifi_iddr/fifo_empty_N_71 , \wifi_i_spi/bit_count_3 , 
         \wifi_i_spi/n8 , \wifi_i_spi/bit_count_0 , 
         \wifi_i_spi/bit_count_4_N_218_0 , n2931, \wifi_i_spi/bit_count_2 , 
         \wifi_i_spi/bit_count_1 , \wifi_i_spi/n1316 , \wifi_i_spi/n1312 , 
         \wifi_i_spi/n1324 , \wifi_i_spi/n2930 , stm_fpga_spare2_c, 
         \wifi_i_spi/bit_count_4 , \wifi_i_spi/bit_count_4_N_184_4 , 
         shift_reg_15_N_168_0_adj_298, \wifi_i_spi/n2649 , \wifi_i_spi/n1922 , 
         sdr_rx_wifi_c, \wifi_iddr/data_rising_capture , 
         \wifi_iddr/internal_200MHz_enable_4 , \wifi_iddr/fifo_data_0 , 
         \wifi_iddr/fifo_data_1 , \wifi_iddr/fifo_inst/r_gdata_1 , 
         \wifi_iddr/fifo_inst/r_gdata_0 , \wifi_iddr/fifo_inst/r_gcount_0 , 
         \wifi_iddr/fifo_inst/r_gcount_1 , \wifi_iddr/fifo_inst/r_gdata_3 , 
         \wifi_iddr/fifo_inst/r_gdata_2 , \wifi_iddr/fifo_inst/r_gcount_2 , 
         \wifi_iddr/fifo_inst/r_gcount_3 , \wifi_iddr/fifo_inst/r_gcount_4 , 
         \wifi_iddr/fifo_inst/r_gcount_w0 , \wifi_iddr/fifo_inst/r_gcount_w1 , 
         \wifi_iddr/fifo_inst/r_gcount_w2 , \wifi_iddr/fifo_inst/r_gcount_w3 , 
         \wifi_iddr/fifo_inst/r_gcount_w4 , \wifi_iddr/fifo_inst/r_gcount_w20 , 
         \wifi_iddr/fifo_inst/r_gcount_w21 , 
         \wifi_iddr/fifo_inst/r_gcount_w22 , 
         \wifi_iddr/fifo_inst/r_gcount_w23 , 
         \wifi_iddr/fifo_inst/r_gcount_w24 , \wifi_iddr/fifo_inst/rptr_0 , 
         \wifi_iddr/fifo_inst/rptr_1 , \wifi_iddr/fifo_inst/rptr_2 , 
         \wifi_iddr/fifo_inst/rptr_3 , \wifi_iddr/fifo_inst/w_gdata_1 , 
         \wifi_iddr/fifo_inst/w_gdata_0 , \wifi_iddr/fifo_inst/w_gcount_0 , 
         \wifi_iddr/fifo_inst/w_gcount_1 , \wifi_iddr/fifo_inst/w_gdata_3 , 
         \wifi_iddr/fifo_inst/w_gdata_2 , \wifi_iddr/fifo_inst/w_gcount_2 , 
         \wifi_iddr/fifo_inst/w_gcount_3 , \wifi_iddr/fifo_inst/w_gcount_4 , 
         \wifi_iddr/fifo_inst/w_gcount_r0 , \wifi_iddr/fifo_inst/w_gcount_r1 , 
         \wifi_iddr/fifo_inst/w_gcount_r2 , \wifi_iddr/fifo_inst/w_gcount_r3 , 
         \wifi_iddr/fifo_inst/w_gcount_r4 , \wifi_iddr/fifo_inst/w_gcount_r20 , 
         \wifi_iddr/fifo_inst/w_gcount_r21 , 
         \wifi_iddr/fifo_inst/w_gcount_r22 , 
         \wifi_iddr/fifo_inst/w_gcount_r23 , 
         \wifi_iddr/fifo_inst/w_gcount_r24 , \wifi_iddr/fifo_inst/wptr_0 , 
         \wifi_iddr/fifo_inst/wptr_1 , \wifi_iddr/fifo_inst/wptr_2 , 
         \wifi_iddr/fifo_inst/wptr_3 , \wifi_iddr/n2950 , 
         \wifi_iddr/fifo_wr_en , \wifi_q_spi/bit_count_0 , 
         \wifi_q_spi/bit_count_4_N_218_0 , n2935, \wifi_q_spi/bit_count_2 , 
         \wifi_q_spi/bit_count_1 , \wifi_q_spi/n1336 , \wifi_q_spi/n1334 , 
         \wifi_q_spi/bit_count_3 , \wifi_q_spi/n8 , \wifi_q_spi/n1330 , 
         \wifi_q_spi/n2941 , \wifi_q_spi/bit_count_4 , 
         \wifi_q_spi/bit_count_4_N_184_4 , shift_reg_15_N_168_0_adj_329, 
         \wifi_q_spi/n2645 , \wifi_q_spi/n1905 , \lvds_rx_24_inst/n2951 , 
         \lvds_rx_24_inst/n2663 , \lvds_rx_24_inst/n2612 , \my_led/n2717 , 
         \my_led/n2725 , \my_led/n2713 , \my_led/n2701 , \my_led/n2699 , 
         \my_led/n2705 , \lvds_rx_09_inst/n2945 , n1766, 
         \lvds_rx_09_inst/n2677 , n2955, second_pll_lock, stm_fpga_spare5_c, 
         pll_lock, \lvds_rx_24_inst/n2498 , n2629, \lvds_rx_09_inst/n2496 , 
         n2627, \subg_iddr/fifo_inst/rptr_4 , \subg_iddr/fifo_inst/wptr_4 , 
         \wifi_iddr/fifo_inst/rptr_4 , \wifi_iddr/fifo_inst/wptr_4 , 
         stm_fpga_spare5_N_9, GND_net, dpll_clkout2_c, dpll_clkout0_c, 
         \my_pll/CLKOP , VCCI;

  SCCU2C #(.CLKMUX("SIG"), .CEMUX("VHI"), .LSRMUX("SIG"), 
    .CCU2_INJECT1_0("NO"), .CCU2_INJECT1_1("NO"), .INIT0_INITVAL(16'hAA00), 
    .INIT1_INITVAL(16'hAA00), .REG1_SD("VHI"), .REG0_SD("VHI"), 
    .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_LSR(1'b1)) \my_led/SLICE_0 ( 
    .M1(1'bX), .A1(\my_led/counter_2 ), .B1(1'bX), .C1(1'bX), .D1(1'b1), 
    .DI1(\my_led/n133 ), .DI0(\my_led/n134 ), .A0(\my_led/counter_1 ), 
    .B0(1'bX), .C0(1'bX), .D0(1'b1), .FCI(\my_led/n2360 ), .M0(1'bX), 
    .CE(1'bX), .CLK(int_clk_out), .LSR(\my_led/n1943 ), .FCO(\my_led/n2361 ), 
    .F1(\my_led/n133 ), .Q1(\my_led/counter_2 ), .F0(\my_led/n134 ), 
    .Q0(\my_led/counter_1 ));
  SCCU2C #(.CLKMUX("SIG"), .CEMUX("VHI"), .LSRMUX("SIG"), 
    .CCU2_INJECT1_0("NO"), .CCU2_INJECT1_1("NO"), .INIT0_INITVAL(16'hAA00), 
    .INIT1_INITVAL(16'h0000), .REG0_SD("VHI"), .CHECK_DI0(1'b1), 
    .CHECK_LSR(1'b1)) \my_led/SLICE_1 ( .M1(1'bX), .A1(1'bX), .B1(1'bX), 
    .C1(1'bX), .D1(1'bX), .DI1(1'bX), .DI0(\my_led/n110 ), 
    .A0(\my_led/counter_25 ), .B0(1'bX), .C0(1'bX), .D0(1'b1), 
    .FCI(\my_led/n2372 ), .M0(1'bX), .CE(1'bX), .CLK(int_clk_out), 
    .LSR(\my_led/n1943 ), .FCO(), .F1(), .Q1(), .F0(\my_led/n110 ), 
    .Q0(\my_led/counter_25 ));
  SCCU2C #(.CLKMUX("SIG"), .CEMUX("VHI"), .LSRMUX("SIG"), 
    .CCU2_INJECT1_0("NO"), .CCU2_INJECT1_1("NO"), .INIT0_INITVAL(16'hAA00), 
    .INIT1_INITVAL(16'hAA00), .REG1_SD("VHI"), .REG0_SD("VHI"), 
    .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_LSR(1'b1)) \my_led/SLICE_2 ( 
    .M1(1'bX), .A1(\my_led/counter_24 ), .B1(1'bX), .C1(1'bX), .D1(1'b1), 
    .DI1(\my_led/n111 ), .DI0(\my_led/n112 ), .A0(\my_led/counter_23 ), 
    .B0(1'bX), .C0(1'bX), .D0(1'b1), .FCI(\my_led/n2371 ), .M0(1'bX), 
    .CE(1'bX), .CLK(int_clk_out), .LSR(\my_led/n1943 ), .FCO(\my_led/n2372 ), 
    .F1(\my_led/n111 ), .Q1(\my_led/counter_24 ), .F0(\my_led/n112 ), 
    .Q0(\my_led/counter_23 ));
  SCCU2C #(.CLKMUX("SIG"), .CEMUX("VHI"), .LSRMUX("SIG"), 
    .CCU2_INJECT1_0("NO"), .CCU2_INJECT1_1("NO"), .INIT0_INITVAL(16'hAA00), 
    .INIT1_INITVAL(16'hAA00), .REG1_SD("VHI"), .REG0_SD("VHI"), 
    .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_LSR(1'b1)) \my_led/SLICE_3 ( 
    .M1(1'bX), .A1(\my_led/counter_22 ), .B1(1'bX), .C1(1'bX), .D1(1'b1), 
    .DI1(\my_led/n113 ), .DI0(\my_led/n114 ), .A0(\my_led/counter_21 ), 
    .B0(1'bX), .C0(1'bX), .D0(1'b1), .FCI(\my_led/n2370 ), .M0(1'bX), 
    .CE(1'bX), .CLK(int_clk_out), .LSR(\my_led/n1943 ), .FCO(\my_led/n2371 ), 
    .F1(\my_led/n113 ), .Q1(\my_led/counter_22 ), .F0(\my_led/n114 ), 
    .Q0(\my_led/counter_21 ));
  SCCU2C #(.CLKMUX("SIG"), .CEMUX("VHI"), .LSRMUX("SIG"), 
    .CCU2_INJECT1_0("NO"), .CCU2_INJECT1_1("NO"), .INIT0_INITVAL(16'hAA00), 
    .INIT1_INITVAL(16'hAA00), .REG1_SD("VHI"), .REG0_SD("VHI"), 
    .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_LSR(1'b1)) \my_led/SLICE_4 ( 
    .M1(1'bX), .A1(\my_led/counter_20 ), .B1(1'bX), .C1(1'bX), .D1(1'b1), 
    .DI1(\my_led/n115 ), .DI0(\my_led/n116 ), .A0(\my_led/counter_19 ), 
    .B0(1'bX), .C0(1'bX), .D0(1'b1), .FCI(\my_led/n2369 ), .M0(1'bX), 
    .CE(1'bX), .CLK(int_clk_out), .LSR(\my_led/n1943 ), .FCO(\my_led/n2370 ), 
    .F1(\my_led/n115 ), .Q1(\my_led/counter_20 ), .F0(\my_led/n116 ), 
    .Q0(\my_led/counter_19 ));
  SCCU2C #(.CLKMUX("SIG"), .CEMUX("VHI"), .LSRMUX("SIG"), 
    .CCU2_INJECT1_0("NO"), .CCU2_INJECT1_1("NO"), .INIT0_INITVAL(16'hAA00), 
    .INIT1_INITVAL(16'hAA00), .REG1_SD("VHI"), .REG0_SD("VHI"), 
    .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_LSR(1'b1)) \my_led/SLICE_5 ( 
    .M1(1'bX), .A1(\my_led/counter_18 ), .B1(1'bX), .C1(1'bX), .D1(1'b1), 
    .DI1(\my_led/n117 ), .DI0(\my_led/n118 ), .A0(\my_led/counter_17 ), 
    .B0(1'bX), .C0(1'bX), .D0(1'b1), .FCI(\my_led/n2368 ), .M0(1'bX), 
    .CE(1'bX), .CLK(int_clk_out), .LSR(\my_led/n1943 ), .FCO(\my_led/n2369 ), 
    .F1(\my_led/n117 ), .Q1(\my_led/counter_18 ), .F0(\my_led/n118 ), 
    .Q0(\my_led/counter_17 ));
  SCCU2C #(.CLKMUX("SIG"), .CEMUX("VHI"), .LSRMUX("SIG"), 
    .CCU2_INJECT1_0("NO"), .CCU2_INJECT1_1("NO"), .INIT0_INITVAL(16'hAA00), 
    .INIT1_INITVAL(16'hAA00), .REG1_SD("VHI"), .REG0_SD("VHI"), 
    .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_LSR(1'b1)) \my_led/SLICE_6 ( 
    .M1(1'bX), .A1(\my_led/counter_16 ), .B1(1'bX), .C1(1'bX), .D1(1'b1), 
    .DI1(\my_led/n119 ), .DI0(\my_led/n120 ), .A0(\my_led/counter_15 ), 
    .B0(1'bX), .C0(1'bX), .D0(1'b1), .FCI(\my_led/n2367 ), .M0(1'bX), 
    .CE(1'bX), .CLK(int_clk_out), .LSR(\my_led/n1943 ), .FCO(\my_led/n2368 ), 
    .F1(\my_led/n119 ), .Q1(\my_led/counter_16 ), .F0(\my_led/n120 ), 
    .Q0(\my_led/counter_15 ));
  SCCU2C #(.CLKMUX("SIG"), .CEMUX("VHI"), .LSRMUX("SIG"), 
    .CCU2_INJECT1_0("NO"), .CCU2_INJECT1_1("NO"), .INIT0_INITVAL(16'hAA00), 
    .INIT1_INITVAL(16'hAA00), .REG1_SD("VHI"), .REG0_SD("VHI"), 
    .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_LSR(1'b1)) \my_led/SLICE_7 ( 
    .M1(1'bX), .A1(\my_led/counter_14 ), .B1(1'bX), .C1(1'bX), .D1(1'b1), 
    .DI1(\my_led/n121 ), .DI0(\my_led/n122 ), .A0(\my_led/counter_13 ), 
    .B0(1'bX), .C0(1'bX), .D0(1'b1), .FCI(\my_led/n2366 ), .M0(1'bX), 
    .CE(1'bX), .CLK(int_clk_out), .LSR(\my_led/n1943 ), .FCO(\my_led/n2367 ), 
    .F1(\my_led/n121 ), .Q1(\my_led/counter_14 ), .F0(\my_led/n122 ), 
    .Q0(\my_led/counter_13 ));
  SCCU2C #(.CLKMUX("SIG"), .CEMUX("VHI"), .LSRMUX("SIG"), 
    .CCU2_INJECT1_0("NO"), .CCU2_INJECT1_1("NO"), .INIT0_INITVAL(16'hAA00), 
    .INIT1_INITVAL(16'hAA00), .REG1_SD("VHI"), .REG0_SD("VHI"), 
    .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_LSR(1'b1)) \my_led/SLICE_8 ( 
    .M1(1'bX), .A1(\my_led/counter_12 ), .B1(1'bX), .C1(1'bX), .D1(1'b1), 
    .DI1(\my_led/n123 ), .DI0(\my_led/n124 ), .A0(\my_led/counter_11 ), 
    .B0(1'bX), .C0(1'bX), .D0(1'b1), .FCI(\my_led/n2365 ), .M0(1'bX), 
    .CE(1'bX), .CLK(int_clk_out), .LSR(\my_led/n1943 ), .FCO(\my_led/n2366 ), 
    .F1(\my_led/n123 ), .Q1(\my_led/counter_12 ), .F0(\my_led/n124 ), 
    .Q0(\my_led/counter_11 ));
  SCCU2C #(.CLKMUX("SIG"), .CEMUX("VHI"), .LSRMUX("SIG"), 
    .CCU2_INJECT1_0("NO"), .CCU2_INJECT1_1("NO"), .INIT0_INITVAL(16'hAA00), 
    .INIT1_INITVAL(16'hAA00), .REG1_SD("VHI"), .REG0_SD("VHI"), 
    .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_LSR(1'b1)) \my_led/SLICE_9 ( 
    .M1(1'bX), .A1(\my_led/counter_6 ), .B1(1'bX), .C1(1'bX), .D1(1'b1), 
    .DI1(\my_led/n129 ), .DI0(\my_led/n130 ), .A0(\my_led/counter_5 ), 
    .B0(1'bX), .C0(1'bX), .D0(1'b1), .FCI(\my_led/n2362 ), .M0(1'bX), 
    .CE(1'bX), .CLK(int_clk_out), .LSR(\my_led/n1943 ), .FCO(\my_led/n2363 ), 
    .F1(\my_led/n129 ), .Q1(\my_led/counter_6 ), .F0(\my_led/n130 ), 
    .Q0(\my_led/counter_5 ));
  SCCU2C #(.CLKMUX("SIG"), .CEMUX("VHI"), .LSRMUX("SIG"), 
    .CCU2_INJECT1_0("NO"), .CCU2_INJECT1_1("NO"), .INIT0_INITVAL(16'hAA00), 
    .INIT1_INITVAL(16'hAA00), .REG1_SD("VHI"), .REG0_SD("VHI"), 
    .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_LSR(1'b1)) \my_led/SLICE_10 ( 
    .M1(1'bX), .A1(\my_led/counter_10 ), .B1(1'bX), .C1(1'bX), .D1(1'b1), 
    .DI1(\my_led/n125 ), .DI0(\my_led/n126 ), .A0(\my_led/counter_9 ), 
    .B0(1'bX), .C0(1'bX), .D0(1'b1), .FCI(\my_led/n2364 ), .M0(1'bX), 
    .CE(1'bX), .CLK(int_clk_out), .LSR(\my_led/n1943 ), .FCO(\my_led/n2365 ), 
    .F1(\my_led/n125 ), .Q1(\my_led/counter_10 ), .F0(\my_led/n126 ), 
    .Q0(\my_led/counter_9 ));
  SCCU2C #(.CLKMUX("SIG"), .CEMUX("VHI"), .LSRMUX("SIG"), 
    .CCU2_INJECT1_0("NO"), .CCU2_INJECT1_1("NO"), .INIT0_INITVAL(16'hAA00), 
    .INIT1_INITVAL(16'hAA00), .REG1_SD("VHI"), .REG0_SD("VHI"), 
    .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_LSR(1'b1)) \my_led/SLICE_11 ( 
    .M1(1'bX), .A1(\my_led/counter_8 ), .B1(1'bX), .C1(1'bX), .D1(1'b1), 
    .DI1(\my_led/n127 ), .DI0(\my_led/n128 ), .A0(\my_led/counter_7 ), 
    .B0(1'bX), .C0(1'bX), .D0(1'b1), .FCI(\my_led/n2363 ), .M0(1'bX), 
    .CE(1'bX), .CLK(int_clk_out), .LSR(\my_led/n1943 ), .FCO(\my_led/n2364 ), 
    .F1(\my_led/n127 ), .Q1(\my_led/counter_8 ), .F0(\my_led/n128 ), 
    .Q0(\my_led/counter_7 ));
  SCCU2C #(.CLKMUX("SIG"), .CEMUX("VHI"), .LSRMUX("SIG"), 
    .CCU2_INJECT1_0("NO"), .CCU2_INJECT1_1("NO"), .INIT0_INITVAL(16'h0000), 
    .INIT1_INITVAL(16'h55FF), .REG1_SD("VHI"), .CHECK_DI1(1'b1), 
    .CHECK_LSR(1'b1)) \my_led/SLICE_12 ( .M1(1'bX), .A1(\my_led/counter_0 ), 
    .B1(1'bX), .C1(1'bX), .D1(1'b1), .DI1(\my_led/n135 ), .DI0(1'bX), 
    .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), .FCI(1'bX), .M0(1'bX), 
    .CE(1'bX), .CLK(int_clk_out), .LSR(\my_led/n1943 ), .FCO(\my_led/n2360 ), 
    .F1(\my_led/n135 ), .Q1(\my_led/counter_0 ), .F0(), .Q0());
  SCCU2C #(.CLKMUX("SIG"), .CEMUX("VHI"), .LSRMUX("SIG"), 
    .CCU2_INJECT1_0("NO"), .CCU2_INJECT1_1("NO"), .INIT0_INITVAL(16'hAA00), 
    .INIT1_INITVAL(16'hAA00), .REG1_SD("VHI"), .REG0_SD("VHI"), 
    .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_LSR(1'b1)) \my_led/SLICE_13 ( 
    .M1(1'bX), .A1(\my_led/counter_4 ), .B1(1'bX), .C1(1'bX), .D1(1'b1), 
    .DI1(\my_led/n131 ), .DI0(\my_led/n132 ), .A0(\my_led/counter_3 ), 
    .B0(1'bX), .C0(1'bX), .D0(1'b1), .FCI(\my_led/n2361 ), .M0(1'bX), 
    .CE(1'bX), .CLK(int_clk_out), .LSR(\my_led/n1943 ), .FCO(\my_led/n2362 ), 
    .F1(\my_led/n131 ), .Q1(\my_led/counter_4 ), .F0(\my_led/n132 ), 
    .Q0(\my_led/counter_3 ));
  SCCU2C #(.CCU2_INJECT1_0("NO"), .CCU2_INJECT1_1("NO"), 
    .INIT0_INITVAL(16'h0000), .INIT1_INITVAL(16'h66AA)) 
    \subg_iddr/fifo_inst/SLICE_14 ( .M1(1'bX), .A1(1'b1), .B1(1'b1), .C1(1'b1), 
    .D1(1'b1), .DI1(1'bX), .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'b1), 
    .D0(1'b1), .FCI(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), 
    .FCO(\subg_iddr/fifo_inst/w_gctr_ci ), .F1(), .Q1(), .F0(), .Q0());
  SCCU2C #(.CLKMUX("SIG"), .CEMUX("SIG"), .CCU2_INJECT1_0("NO"), 
    .CCU2_INJECT1_1("NO"), .REG0_REGSET("SET"), .SRMODE("ASYNC"), 
    .INIT0_INITVAL(16'hAAAA), .INIT1_INITVAL(16'hAAAA), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    \subg_iddr/fifo_inst/SLICE_15 ( .M1(1'bX), 
    .A1(\subg_iddr/fifo_inst/wcount_1 ), .B1(1'bX), .C1(1'b1), .D1(1'b1), 
    .DI1(\subg_iddr/fifo_inst/iwcount_1 ), 
    .DI0(\subg_iddr/fifo_inst/iwcount_0 ), .A0(\subg_iddr/fifo_inst/wcount_0 ), 
    .B0(1'bX), .C0(1'b1), .D0(1'b1), .FCI(\subg_iddr/fifo_inst/w_gctr_ci ), 
    .M0(1'bX), .CE(\subg_iddr/fifo_inst/wren_i ), .CLK(internal_200MHz), 
    .LSR(1'bX), .FCO(\subg_iddr/fifo_inst/co0 ), 
    .F1(\subg_iddr/fifo_inst/iwcount_1 ), .Q1(\subg_iddr/fifo_inst/wcount_1 ), 
    .F0(\subg_iddr/fifo_inst/iwcount_0 ), .Q0(\subg_iddr/fifo_inst/wcount_0 ));
  SCCU2C #(.CLKMUX("SIG"), .CEMUX("SIG"), .CCU2_INJECT1_0("NO"), 
    .CCU2_INJECT1_1("NO"), .SRMODE("ASYNC"), .INIT0_INITVAL(16'hAAAA), 
    .INIT1_INITVAL(16'hAAAA), .REG1_SD("VHI"), .REG0_SD("VHI"), 
    .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    \subg_iddr/fifo_inst/SLICE_16 ( .M1(1'bX), 
    .A1(\subg_iddr/fifo_inst/wcount_3 ), .B1(1'bX), .C1(1'b1), .D1(1'b1), 
    .DI1(\subg_iddr/fifo_inst/iwcount_3 ), 
    .DI0(\subg_iddr/fifo_inst/iwcount_2 ), .A0(\subg_iddr/fifo_inst/wcount_2 ), 
    .B0(1'bX), .C0(1'b1), .D0(1'b1), .FCI(\subg_iddr/fifo_inst/co0 ), 
    .M0(1'bX), .CE(\subg_iddr/fifo_inst/wren_i ), .CLK(internal_200MHz), 
    .LSR(1'bX), .FCO(\subg_iddr/fifo_inst/co1 ), 
    .F1(\subg_iddr/fifo_inst/iwcount_3 ), .Q1(\subg_iddr/fifo_inst/wcount_3 ), 
    .F0(\subg_iddr/fifo_inst/iwcount_2 ), .Q0(\subg_iddr/fifo_inst/wcount_2 ));
  SCCU2C #(.CLKMUX("SIG"), .CEMUX("SIG"), .CCU2_INJECT1_0("NO"), 
    .CCU2_INJECT1_1("NO"), .SRMODE("ASYNC"), .INIT0_INITVAL(16'hAAAA), 
    .INIT1_INITVAL(16'h0000), .REG0_SD("VHI"), .CHECK_DI0(1'b1), 
    .CHECK_CE(1'b1)) \subg_iddr/fifo_inst/SLICE_17 ( .M1(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'b1), .D1(1'b1), .DI1(1'bX), 
    .DI0(\subg_iddr/fifo_inst/iwcount_4 ), .A0(\subg_iddr/fifo_inst/wcount_4 ), 
    .B0(1'bX), .C0(1'b1), .D0(1'b1), .FCI(\subg_iddr/fifo_inst/co1 ), 
    .M0(1'bX), .CE(\subg_iddr/fifo_inst/wren_i ), .CLK(internal_200MHz), 
    .LSR(1'bX), .FCO(), .F1(), .Q1(), .F0(\subg_iddr/fifo_inst/iwcount_4 ), 
    .Q0(\subg_iddr/fifo_inst/wcount_4 ));
  SCCU2C #(.CCU2_INJECT1_0("NO"), .CCU2_INJECT1_1("NO"), 
    .INIT0_INITVAL(16'h0000), .INIT1_INITVAL(16'h66AA)) 
    \subg_iddr/fifo_inst/SLICE_18 ( .M1(1'bX), .A1(1'b1), .B1(1'b1), .C1(1'b1), 
    .D1(1'b1), .DI1(1'bX), .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'b1), 
    .D0(1'b1), .FCI(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), 
    .FCO(\subg_iddr/fifo_inst/r_gctr_ci ), .F1(), .Q1(), .F0(), .Q0());
  SCCU2C #(.CLKMUX("SIG"), .CEMUX("SIG"), .LSRMUX("SIG"), 
    .CCU2_INJECT1_0("NO"), .CCU2_INJECT1_1("NO"), .REG0_REGSET("SET"), 
    .SRMODE("ASYNC"), .INIT0_INITVAL(16'hAAAA), .INIT1_INITVAL(16'hAAAA), 
    .REG1_SD("VHI"), .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), 
    .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) \subg_iddr/fifo_inst/SLICE_19 ( 
    .M1(1'bX), .A1(\subg_iddr/fifo_inst/rcount_1 ), .B1(1'bX), .C1(1'b1), 
    .D1(1'b1), .DI1(\subg_iddr/fifo_inst/ircount_1 ), 
    .DI0(\subg_iddr/fifo_inst/ircount_0 ), .A0(\subg_iddr/fifo_inst/rcount_0 ), 
    .B0(1'bX), .C0(1'b1), .D0(1'b1), .FCI(\subg_iddr/fifo_inst/r_gctr_ci ), 
    .M0(1'bX), .CE(\subg_iddr/fifo_inst/rden_i ), .CLK(internal_80MHz), 
    .LSR(main_reset_n_N_4), .FCO(\subg_iddr/fifo_inst/co0_1 ), 
    .F1(\subg_iddr/fifo_inst/ircount_1 ), .Q1(\subg_iddr/fifo_inst/rcount_1 ), 
    .F0(\subg_iddr/fifo_inst/ircount_0 ), .Q0(\subg_iddr/fifo_inst/rcount_0 ));
  SCCU2C #(.CLKMUX("SIG"), .CEMUX("SIG"), .LSRMUX("SIG"), 
    .CCU2_INJECT1_0("NO"), .CCU2_INJECT1_1("NO"), .SRMODE("ASYNC"), 
    .INIT0_INITVAL(16'hAAAA), .INIT1_INITVAL(16'hAAAA), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1), 
    .CHECK_LSR(1'b1)) \subg_iddr/fifo_inst/SLICE_20 ( .M1(1'bX), 
    .A1(\subg_iddr/fifo_inst/rcount_3 ), .B1(1'bX), .C1(1'b1), .D1(1'b1), 
    .DI1(\subg_iddr/fifo_inst/ircount_3 ), 
    .DI0(\subg_iddr/fifo_inst/ircount_2 ), .A0(\subg_iddr/fifo_inst/rcount_2 ), 
    .B0(1'bX), .C0(1'b1), .D0(1'b1), .FCI(\subg_iddr/fifo_inst/co0_1 ), 
    .M0(1'bX), .CE(\subg_iddr/fifo_inst/rden_i ), .CLK(internal_80MHz), 
    .LSR(main_reset_n_N_4), .FCO(\subg_iddr/fifo_inst/co1_1 ), 
    .F1(\subg_iddr/fifo_inst/ircount_3 ), .Q1(\subg_iddr/fifo_inst/rcount_3 ), 
    .F0(\subg_iddr/fifo_inst/ircount_2 ), .Q0(\subg_iddr/fifo_inst/rcount_2 ));
  SCCU2C #(.CLKMUX("SIG"), .CEMUX("SIG"), .LSRMUX("SIG"), 
    .CCU2_INJECT1_0("NO"), .CCU2_INJECT1_1("NO"), .SRMODE("ASYNC"), 
    .INIT0_INITVAL(16'hAAAA), .INIT1_INITVAL(16'h0000), .REG0_SD("VHI"), 
    .CHECK_DI0(1'b1), .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) 
    \subg_iddr/fifo_inst/SLICE_21 ( .M1(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'b1), 
    .D1(1'b1), .DI1(1'bX), .DI0(\subg_iddr/fifo_inst/ircount_4 ), 
    .A0(\subg_iddr/fifo_inst/rcount_4 ), .B0(1'bX), .C0(1'b1), .D0(1'b1), 
    .FCI(\subg_iddr/fifo_inst/co1_1 ), .M0(1'bX), 
    .CE(\subg_iddr/fifo_inst/rden_i ), .CLK(internal_80MHz), 
    .LSR(main_reset_n_N_4), .FCO(), .F1(), .Q1(), 
    .F0(\subg_iddr/fifo_inst/ircount_4 ), .Q0(\subg_iddr/fifo_inst/rcount_4 ));
  SCCU2C #(.CCU2_INJECT1_0("NO"), .CCU2_INJECT1_1("NO"), 
    .INIT0_INITVAL(16'h0000), .INIT1_INITVAL(16'h66AA)) 
    \subg_iddr/fifo_inst/SLICE_22 ( .M1(1'bX), 
    .A1(\subg_iddr/fifo_inst/rden_i ), .B1(\subg_iddr/fifo_inst/rden_i ), 
    .C1(1'b1), .D1(1'b1), .DI1(1'bX), .DI0(1'bX), .A0(1'bX), .B0(1'bX), 
    .C0(1'b1), .D0(1'b1), .FCI(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), 
    .LSR(1'bX), .FCO(\subg_iddr/fifo_inst/cmp_ci ), .F1(), .Q1(), .F0(), .Q0());
  SCCU2C #(.CCU2_INJECT1_0("NO"), .CCU2_INJECT1_1("NO"), 
    .INIT0_INITVAL(16'h99AA), .INIT1_INITVAL(16'h99AA)) 
    \subg_iddr/fifo_inst/SLICE_23 ( .M1(1'bX), 
    .A1(\subg_iddr/fifo_inst/rcount_1 ), 
    .B1(\subg_iddr/fifo_inst/w_g2b_xor_cluster_0 ), .C1(1'b1), .D1(1'b1), 
    .DI1(1'bX), .DI0(1'bX), .A0(\subg_iddr/fifo_inst/rcount_0 ), 
    .B0(\subg_iddr/fifo_inst/wcount_r0 ), .C0(1'b1), .D0(1'b1), 
    .FCI(\subg_iddr/fifo_inst/cmp_ci ), .M0(1'bX), .CE(1'bX), .CLK(1'bX), 
    .LSR(1'bX), .FCO(\subg_iddr/fifo_inst/co0_2 ), .F1(), .Q1(), .F0(), .Q0());
  SCCU2C #(.CCU2_INJECT1_0("NO"), .CCU2_INJECT1_1("NO"), 
    .INIT0_INITVAL(16'h99AA), .INIT1_INITVAL(16'h99AA)) 
    \subg_iddr/fifo_inst/SLICE_24 ( .M1(1'bX), 
    .A1(\subg_iddr/fifo_inst/rcount_3 ), .B1(\subg_iddr/fifo_inst/wcount_r3 ), 
    .C1(1'b1), .D1(1'b1), .DI1(1'bX), .DI0(1'bX), 
    .A0(\subg_iddr/fifo_inst/rcount_2 ), .B0(\subg_iddr/fifo_inst/wcount_r2 ), 
    .C0(1'b1), .D0(1'b1), .FCI(\subg_iddr/fifo_inst/co0_2 ), .M0(1'bX), 
    .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .FCO(\subg_iddr/fifo_inst/co1_2 ), 
    .F1(), .Q1(), .F0(), .Q0());
  SCCU2C #(.CCU2_INJECT1_0("NO"), .CCU2_INJECT1_1("NO"), 
    .INIT0_INITVAL(16'h99AA), .INIT1_INITVAL(16'hFF00)) 
    \subg_iddr/fifo_inst/SLICE_25 ( .M1(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'b1), 
    .D1(1'b1), .DI1(1'bX), .DI0(1'bX), 
    .A0(\subg_iddr/fifo_inst/empty_cmp_set ), 
    .B0(\subg_iddr/fifo_inst/empty_cmp_clr ), .C0(1'b1), .D0(1'b1), 
    .FCI(\subg_iddr/fifo_inst/co1_2 ), .M0(1'bX), .CE(1'bX), .CLK(1'bX), 
    .LSR(1'bX), .FCO(\subg_iddr/fifo_inst/empty_d_c ), .F1(), .Q1(), .F0(), 
    .Q0());
  SCCU2C #(.CLKMUX("SIG"), .CEMUX("VHI"), .LSRMUX("SIG"), 
    .CCU2_INJECT1_0("NO"), .CCU2_INJECT1_1("NO"), .REG0_REGSET("SET"), 
    .SRMODE("ASYNC"), .INIT0_INITVAL(16'h0000), .INIT1_INITVAL(16'h0000), 
    .REG0_SD("VHI"), .CHECK_DI0(1'b1), .CHECK_LSR(1'b1)) 
    \subg_iddr/fifo_inst/SLICE_26 ( .M1(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'b1), 
    .D1(1'b1), .DI1(1'bX), .DI0(\subg_iddr/fifo_inst/empty_d ), .A0(1'bX), 
    .B0(1'bX), .C0(1'b1), .D0(1'b1), .FCI(\subg_iddr/fifo_inst/empty_d_c ), 
    .M0(1'bX), .CE(1'bX), .CLK(internal_80MHz), .LSR(main_reset_n_N_4), .FCO(), 
    .F1(), .Q1(), .F0(\subg_iddr/fifo_inst/empty_d ), 
    .Q0(\subg_iddr/fifo_empty ));
  SCCU2C #(.CCU2_INJECT1_0("NO"), .CCU2_INJECT1_1("NO"), 
    .INIT0_INITVAL(16'h0000), .INIT1_INITVAL(16'h66AA)) 
    \subg_iddr/fifo_inst/SLICE_27 ( .M1(1'bX), 
    .A1(\subg_iddr/fifo_inst/wren_i ), .B1(\subg_iddr/fifo_inst/wren_i ), 
    .C1(1'b1), .D1(1'b1), .DI1(1'bX), .DI0(1'bX), .A0(1'bX), .B0(1'bX), 
    .C0(1'b1), .D0(1'b1), .FCI(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), 
    .LSR(1'bX), .FCO(\subg_iddr/fifo_inst/cmp_ci_1 ), .F1(), .Q1(), .F0(), 
    .Q0());
  SCCU2C #(.CCU2_INJECT1_0("NO"), .CCU2_INJECT1_1("NO"), 
    .INIT0_INITVAL(16'h99AA), .INIT1_INITVAL(16'h99AA)) 
    \subg_iddr/fifo_inst/SLICE_28 ( .M1(1'bX), 
    .A1(\subg_iddr/fifo_inst/wcount_1 ), 
    .B1(\subg_iddr/fifo_inst/r_g2b_xor_cluster_0 ), .C1(1'b1), .D1(1'b1), 
    .DI1(1'bX), .DI0(1'bX), .A0(\subg_iddr/fifo_inst/wcount_0 ), 
    .B0(\subg_iddr/fifo_inst/rcount_w0 ), .C0(1'b1), .D0(1'b1), 
    .FCI(\subg_iddr/fifo_inst/cmp_ci_1 ), .M0(1'bX), .CE(1'bX), .CLK(1'bX), 
    .LSR(1'bX), .FCO(\subg_iddr/fifo_inst/co0_3 ), .F1(), .Q1(), .F0(), .Q0());
  SCCU2C #(.CCU2_INJECT1_0("NO"), .CCU2_INJECT1_1("NO"), 
    .INIT0_INITVAL(16'h99AA), .INIT1_INITVAL(16'h99AA)) 
    \subg_iddr/fifo_inst/SLICE_29 ( .M1(1'bX), 
    .A1(\subg_iddr/fifo_inst/wcount_3 ), .B1(\subg_iddr/fifo_inst/rcount_w3 ), 
    .C1(1'b1), .D1(1'b1), .DI1(1'bX), .DI0(1'bX), 
    .A0(\subg_iddr/fifo_inst/wcount_2 ), .B0(\subg_iddr/fifo_inst/rcount_w2 ), 
    .C0(1'b1), .D0(1'b1), .FCI(\subg_iddr/fifo_inst/co0_3 ), .M0(1'bX), 
    .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .FCO(\subg_iddr/fifo_inst/co1_3 ), 
    .F1(), .Q1(), .F0(), .Q0());
  SCCU2C #(.CCU2_INJECT1_0("NO"), .CCU2_INJECT1_1("NO"), 
    .INIT0_INITVAL(16'h99AA), .INIT1_INITVAL(16'hFF00)) 
    \subg_iddr/fifo_inst/SLICE_30 ( .M1(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'b1), 
    .D1(1'b1), .DI1(1'bX), .DI0(1'bX), .A0(\subg_iddr/fifo_inst/full_cmp_set ), 
    .B0(\subg_iddr/fifo_inst/full_cmp_clr ), .C0(1'b1), .D0(1'b1), 
    .FCI(\subg_iddr/fifo_inst/co1_3 ), .M0(1'bX), .CE(1'bX), .CLK(1'bX), 
    .LSR(1'bX), .FCO(\subg_iddr/fifo_inst/full_d_c ), .F1(), .Q1(), .F0(), 
    .Q0());
  SCCU2C #(.CLKMUX("SIG"), .CEMUX("VHI"), .CCU2_INJECT1_0("NO"), 
    .CCU2_INJECT1_1("NO"), .SRMODE("ASYNC"), .INIT0_INITVAL(16'h0000), 
    .INIT1_INITVAL(16'h0000), .REG0_SD("VHI"), .CHECK_DI0(1'b1)) 
    \subg_iddr/fifo_inst/SLICE_31 ( .M1(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'b1), 
    .D1(1'b1), .DI1(1'bX), .DI0(\subg_iddr/fifo_inst/full_d ), .A0(1'bX), 
    .B0(1'bX), .C0(1'b1), .D0(1'b1), .FCI(\subg_iddr/fifo_inst/full_d_c ), 
    .M0(1'bX), .CE(1'bX), .CLK(internal_200MHz), .LSR(1'bX), .FCO(), .F1(), 
    .Q1(), .F0(\subg_iddr/fifo_inst/full_d ), .Q0(\subg_iddr/fifo_full ));
  SCCU2C #(.CCU2_INJECT1_0("NO"), .CCU2_INJECT1_1("NO"), 
    .INIT0_INITVAL(16'h0000), .INIT1_INITVAL(16'h66AA)) 
    \wifi_iddr/fifo_inst/SLICE_32 ( .M1(1'bX), .A1(1'b1), .B1(1'b1), .C1(1'b1), 
    .D1(1'b1), .DI1(1'bX), .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'b1), 
    .D0(1'b1), .FCI(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), 
    .FCO(\wifi_iddr/fifo_inst/w_gctr_ci ), .F1(), .Q1(), .F0(), .Q0());
  SCCU2C #(.CLKMUX("SIG"), .CEMUX("SIG"), .CCU2_INJECT1_0("NO"), 
    .CCU2_INJECT1_1("NO"), .REG0_REGSET("SET"), .SRMODE("ASYNC"), 
    .INIT0_INITVAL(16'hAAAA), .INIT1_INITVAL(16'hAAAA), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    \wifi_iddr/fifo_inst/SLICE_33 ( .M1(1'bX), 
    .A1(\wifi_iddr/fifo_inst/wcount_1 ), .B1(1'bX), .C1(1'b1), .D1(1'b1), 
    .DI1(\wifi_iddr/fifo_inst/iwcount_1 ), 
    .DI0(\wifi_iddr/fifo_inst/iwcount_0 ), .A0(\wifi_iddr/fifo_inst/wcount_0 ), 
    .B0(1'bX), .C0(1'b1), .D0(1'b1), .FCI(\wifi_iddr/fifo_inst/w_gctr_ci ), 
    .M0(1'bX), .CE(\wifi_iddr/fifo_inst/wren_i ), .CLK(internal_200MHz), 
    .LSR(1'bX), .FCO(\wifi_iddr/fifo_inst/co0 ), 
    .F1(\wifi_iddr/fifo_inst/iwcount_1 ), .Q1(\wifi_iddr/fifo_inst/wcount_1 ), 
    .F0(\wifi_iddr/fifo_inst/iwcount_0 ), .Q0(\wifi_iddr/fifo_inst/wcount_0 ));
  SCCU2C #(.CLKMUX("SIG"), .CEMUX("SIG"), .CCU2_INJECT1_0("NO"), 
    .CCU2_INJECT1_1("NO"), .SRMODE("ASYNC"), .INIT0_INITVAL(16'hAAAA), 
    .INIT1_INITVAL(16'hAAAA), .REG1_SD("VHI"), .REG0_SD("VHI"), 
    .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    \wifi_iddr/fifo_inst/SLICE_34 ( .M1(1'bX), 
    .A1(\wifi_iddr/fifo_inst/wcount_3 ), .B1(1'bX), .C1(1'b1), .D1(1'b1), 
    .DI1(\wifi_iddr/fifo_inst/iwcount_3 ), 
    .DI0(\wifi_iddr/fifo_inst/iwcount_2 ), .A0(\wifi_iddr/fifo_inst/wcount_2 ), 
    .B0(1'bX), .C0(1'b1), .D0(1'b1), .FCI(\wifi_iddr/fifo_inst/co0 ), 
    .M0(1'bX), .CE(\wifi_iddr/fifo_inst/wren_i ), .CLK(internal_200MHz), 
    .LSR(1'bX), .FCO(\wifi_iddr/fifo_inst/co1 ), 
    .F1(\wifi_iddr/fifo_inst/iwcount_3 ), .Q1(\wifi_iddr/fifo_inst/wcount_3 ), 
    .F0(\wifi_iddr/fifo_inst/iwcount_2 ), .Q0(\wifi_iddr/fifo_inst/wcount_2 ));
  SCCU2C #(.CLKMUX("SIG"), .CEMUX("SIG"), .CCU2_INJECT1_0("NO"), 
    .CCU2_INJECT1_1("NO"), .SRMODE("ASYNC"), .INIT0_INITVAL(16'hAAAA), 
    .INIT1_INITVAL(16'h0000), .REG0_SD("VHI"), .CHECK_DI0(1'b1), 
    .CHECK_CE(1'b1)) \wifi_iddr/fifo_inst/SLICE_35 ( .M1(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'b1), .D1(1'b1), .DI1(1'bX), 
    .DI0(\wifi_iddr/fifo_inst/iwcount_4 ), .A0(\wifi_iddr/fifo_inst/wcount_4 ), 
    .B0(1'bX), .C0(1'b1), .D0(1'b1), .FCI(\wifi_iddr/fifo_inst/co1 ), 
    .M0(1'bX), .CE(\wifi_iddr/fifo_inst/wren_i ), .CLK(internal_200MHz), 
    .LSR(1'bX), .FCO(), .F1(), .Q1(), .F0(\wifi_iddr/fifo_inst/iwcount_4 ), 
    .Q0(\wifi_iddr/fifo_inst/wcount_4 ));
  SCCU2C #(.CCU2_INJECT1_0("NO"), .CCU2_INJECT1_1("NO"), 
    .INIT0_INITVAL(16'h0000), .INIT1_INITVAL(16'h66AA)) 
    \wifi_iddr/fifo_inst/SLICE_36 ( .M1(1'bX), .A1(1'b1), .B1(1'b1), .C1(1'b1), 
    .D1(1'b1), .DI1(1'bX), .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'b1), 
    .D0(1'b1), .FCI(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), 
    .FCO(\wifi_iddr/fifo_inst/r_gctr_ci ), .F1(), .Q1(), .F0(), .Q0());
  SCCU2C #(.CLKMUX("SIG"), .CEMUX("SIG"), .LSRMUX("SIG"), 
    .CCU2_INJECT1_0("NO"), .CCU2_INJECT1_1("NO"), .REG0_REGSET("SET"), 
    .SRMODE("ASYNC"), .INIT0_INITVAL(16'hAAAA), .INIT1_INITVAL(16'hAAAA), 
    .REG1_SD("VHI"), .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), 
    .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) \wifi_iddr/fifo_inst/SLICE_37 ( 
    .M1(1'bX), .A1(\wifi_iddr/fifo_inst/rcount_1 ), .B1(1'bX), .C1(1'b1), 
    .D1(1'b1), .DI1(\wifi_iddr/fifo_inst/ircount_1 ), 
    .DI0(\wifi_iddr/fifo_inst/ircount_0 ), .A0(\wifi_iddr/fifo_inst/rcount_0 ), 
    .B0(1'bX), .C0(1'b1), .D0(1'b1), .FCI(\wifi_iddr/fifo_inst/r_gctr_ci ), 
    .M0(1'bX), .CE(\wifi_iddr/fifo_inst/rden_i ), .CLK(internal_80MHz), 
    .LSR(main_reset_n_N_4), .FCO(\wifi_iddr/fifo_inst/co0_1 ), 
    .F1(\wifi_iddr/fifo_inst/ircount_1 ), .Q1(\wifi_iddr/fifo_inst/rcount_1 ), 
    .F0(\wifi_iddr/fifo_inst/ircount_0 ), .Q0(\wifi_iddr/fifo_inst/rcount_0 ));
  SCCU2C #(.CLKMUX("SIG"), .CEMUX("SIG"), .LSRMUX("SIG"), 
    .CCU2_INJECT1_0("NO"), .CCU2_INJECT1_1("NO"), .SRMODE("ASYNC"), 
    .INIT0_INITVAL(16'hAAAA), .INIT1_INITVAL(16'hAAAA), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1), 
    .CHECK_LSR(1'b1)) \wifi_iddr/fifo_inst/SLICE_38 ( .M1(1'bX), 
    .A1(\wifi_iddr/fifo_inst/rcount_3 ), .B1(1'bX), .C1(1'b1), .D1(1'b1), 
    .DI1(\wifi_iddr/fifo_inst/ircount_3 ), 
    .DI0(\wifi_iddr/fifo_inst/ircount_2 ), .A0(\wifi_iddr/fifo_inst/rcount_2 ), 
    .B0(1'bX), .C0(1'b1), .D0(1'b1), .FCI(\wifi_iddr/fifo_inst/co0_1 ), 
    .M0(1'bX), .CE(\wifi_iddr/fifo_inst/rden_i ), .CLK(internal_80MHz), 
    .LSR(main_reset_n_N_4), .FCO(\wifi_iddr/fifo_inst/co1_1 ), 
    .F1(\wifi_iddr/fifo_inst/ircount_3 ), .Q1(\wifi_iddr/fifo_inst/rcount_3 ), 
    .F0(\wifi_iddr/fifo_inst/ircount_2 ), .Q0(\wifi_iddr/fifo_inst/rcount_2 ));
  SCCU2C #(.CLKMUX("SIG"), .CEMUX("SIG"), .LSRMUX("SIG"), 
    .CCU2_INJECT1_0("NO"), .CCU2_INJECT1_1("NO"), .SRMODE("ASYNC"), 
    .INIT0_INITVAL(16'hAAAA), .INIT1_INITVAL(16'h0000), .REG0_SD("VHI"), 
    .CHECK_DI0(1'b1), .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) 
    \wifi_iddr/fifo_inst/SLICE_39 ( .M1(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'b1), 
    .D1(1'b1), .DI1(1'bX), .DI0(\wifi_iddr/fifo_inst/ircount_4 ), 
    .A0(\wifi_iddr/fifo_inst/rcount_4 ), .B0(1'bX), .C0(1'b1), .D0(1'b1), 
    .FCI(\wifi_iddr/fifo_inst/co1_1 ), .M0(1'bX), 
    .CE(\wifi_iddr/fifo_inst/rden_i ), .CLK(internal_80MHz), 
    .LSR(main_reset_n_N_4), .FCO(), .F1(), .Q1(), 
    .F0(\wifi_iddr/fifo_inst/ircount_4 ), .Q0(\wifi_iddr/fifo_inst/rcount_4 ));
  SCCU2C #(.CCU2_INJECT1_0("NO"), .CCU2_INJECT1_1("NO"), 
    .INIT0_INITVAL(16'h0000), .INIT1_INITVAL(16'h66AA)) 
    \wifi_iddr/fifo_inst/SLICE_40 ( .M1(1'bX), 
    .A1(\wifi_iddr/fifo_inst/rden_i ), .B1(\wifi_iddr/fifo_inst/rden_i ), 
    .C1(1'b1), .D1(1'b1), .DI1(1'bX), .DI0(1'bX), .A0(1'bX), .B0(1'bX), 
    .C0(1'b1), .D0(1'b1), .FCI(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), 
    .LSR(1'bX), .FCO(\wifi_iddr/fifo_inst/cmp_ci ), .F1(), .Q1(), .F0(), .Q0());
  SCCU2C #(.CCU2_INJECT1_0("NO"), .CCU2_INJECT1_1("NO"), 
    .INIT0_INITVAL(16'h99AA), .INIT1_INITVAL(16'h99AA)) 
    \wifi_iddr/fifo_inst/SLICE_41 ( .M1(1'bX), 
    .A1(\wifi_iddr/fifo_inst/rcount_1 ), 
    .B1(\wifi_iddr/fifo_inst/w_g2b_xor_cluster_0 ), .C1(1'b1), .D1(1'b1), 
    .DI1(1'bX), .DI0(1'bX), .A0(\wifi_iddr/fifo_inst/rcount_0 ), 
    .B0(\wifi_iddr/fifo_inst/wcount_r0 ), .C0(1'b1), .D0(1'b1), 
    .FCI(\wifi_iddr/fifo_inst/cmp_ci ), .M0(1'bX), .CE(1'bX), .CLK(1'bX), 
    .LSR(1'bX), .FCO(\wifi_iddr/fifo_inst/co0_2 ), .F1(), .Q1(), .F0(), .Q0());
  SCCU2C #(.CCU2_INJECT1_0("NO"), .CCU2_INJECT1_1("NO"), 
    .INIT0_INITVAL(16'h99AA), .INIT1_INITVAL(16'h99AA)) 
    \wifi_iddr/fifo_inst/SLICE_42 ( .M1(1'bX), 
    .A1(\wifi_iddr/fifo_inst/rcount_3 ), .B1(\wifi_iddr/fifo_inst/wcount_r3 ), 
    .C1(1'b1), .D1(1'b1), .DI1(1'bX), .DI0(1'bX), 
    .A0(\wifi_iddr/fifo_inst/rcount_2 ), .B0(\wifi_iddr/fifo_inst/wcount_r2 ), 
    .C0(1'b1), .D0(1'b1), .FCI(\wifi_iddr/fifo_inst/co0_2 ), .M0(1'bX), 
    .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .FCO(\wifi_iddr/fifo_inst/co1_2 ), 
    .F1(), .Q1(), .F0(), .Q0());
  SCCU2C #(.CCU2_INJECT1_0("NO"), .CCU2_INJECT1_1("NO"), 
    .INIT0_INITVAL(16'h99AA), .INIT1_INITVAL(16'hFF00)) 
    \wifi_iddr/fifo_inst/SLICE_43 ( .M1(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'b1), 
    .D1(1'b1), .DI1(1'bX), .DI0(1'bX), 
    .A0(\wifi_iddr/fifo_inst/empty_cmp_set ), 
    .B0(\wifi_iddr/fifo_inst/empty_cmp_clr ), .C0(1'b1), .D0(1'b1), 
    .FCI(\wifi_iddr/fifo_inst/co1_2 ), .M0(1'bX), .CE(1'bX), .CLK(1'bX), 
    .LSR(1'bX), .FCO(\wifi_iddr/fifo_inst/empty_d_c ), .F1(), .Q1(), .F0(), 
    .Q0());
  SCCU2C #(.CLKMUX("SIG"), .CEMUX("VHI"), .LSRMUX("SIG"), 
    .CCU2_INJECT1_0("NO"), .CCU2_INJECT1_1("NO"), .REG0_REGSET("SET"), 
    .SRMODE("ASYNC"), .INIT0_INITVAL(16'h0000), .INIT1_INITVAL(16'h0000), 
    .REG0_SD("VHI"), .CHECK_DI0(1'b1), .CHECK_LSR(1'b1)) 
    \wifi_iddr/fifo_inst/SLICE_44 ( .M1(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'b1), 
    .D1(1'b1), .DI1(1'bX), .DI0(\wifi_iddr/fifo_inst/empty_d ), .A0(1'bX), 
    .B0(1'bX), .C0(1'b1), .D0(1'b1), .FCI(\wifi_iddr/fifo_inst/empty_d_c ), 
    .M0(1'bX), .CE(1'bX), .CLK(internal_80MHz), .LSR(main_reset_n_N_4), .FCO(), 
    .F1(), .Q1(), .F0(\wifi_iddr/fifo_inst/empty_d ), 
    .Q0(\wifi_iddr/fifo_empty ));
  SCCU2C #(.CCU2_INJECT1_0("NO"), .CCU2_INJECT1_1("NO"), 
    .INIT0_INITVAL(16'h0000), .INIT1_INITVAL(16'h66AA)) 
    \wifi_iddr/fifo_inst/SLICE_45 ( .M1(1'bX), 
    .A1(\wifi_iddr/fifo_inst/wren_i ), .B1(\wifi_iddr/fifo_inst/wren_i ), 
    .C1(1'b1), .D1(1'b1), .DI1(1'bX), .DI0(1'bX), .A0(1'bX), .B0(1'bX), 
    .C0(1'b1), .D0(1'b1), .FCI(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), 
    .LSR(1'bX), .FCO(\wifi_iddr/fifo_inst/cmp_ci_1 ), .F1(), .Q1(), .F0(), 
    .Q0());
  SCCU2C #(.CCU2_INJECT1_0("NO"), .CCU2_INJECT1_1("NO"), 
    .INIT0_INITVAL(16'h99AA), .INIT1_INITVAL(16'h99AA)) 
    \wifi_iddr/fifo_inst/SLICE_46 ( .M1(1'bX), 
    .A1(\wifi_iddr/fifo_inst/wcount_1 ), 
    .B1(\wifi_iddr/fifo_inst/r_g2b_xor_cluster_0 ), .C1(1'b1), .D1(1'b1), 
    .DI1(1'bX), .DI0(1'bX), .A0(\wifi_iddr/fifo_inst/wcount_0 ), 
    .B0(\wifi_iddr/fifo_inst/rcount_w0 ), .C0(1'b1), .D0(1'b1), 
    .FCI(\wifi_iddr/fifo_inst/cmp_ci_1 ), .M0(1'bX), .CE(1'bX), .CLK(1'bX), 
    .LSR(1'bX), .FCO(\wifi_iddr/fifo_inst/co0_3 ), .F1(), .Q1(), .F0(), .Q0());
  SCCU2C #(.CCU2_INJECT1_0("NO"), .CCU2_INJECT1_1("NO"), 
    .INIT0_INITVAL(16'h99AA), .INIT1_INITVAL(16'h99AA)) 
    \wifi_iddr/fifo_inst/SLICE_47 ( .M1(1'bX), 
    .A1(\wifi_iddr/fifo_inst/wcount_3 ), .B1(\wifi_iddr/fifo_inst/rcount_w3 ), 
    .C1(1'b1), .D1(1'b1), .DI1(1'bX), .DI0(1'bX), 
    .A0(\wifi_iddr/fifo_inst/wcount_2 ), .B0(\wifi_iddr/fifo_inst/rcount_w2 ), 
    .C0(1'b1), .D0(1'b1), .FCI(\wifi_iddr/fifo_inst/co0_3 ), .M0(1'bX), 
    .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .FCO(\wifi_iddr/fifo_inst/co1_3 ), 
    .F1(), .Q1(), .F0(), .Q0());
  SCCU2C #(.CCU2_INJECT1_0("NO"), .CCU2_INJECT1_1("NO"), 
    .INIT0_INITVAL(16'h99AA), .INIT1_INITVAL(16'hFF00)) 
    \wifi_iddr/fifo_inst/SLICE_48 ( .M1(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'b1), 
    .D1(1'b1), .DI1(1'bX), .DI0(1'bX), .A0(\wifi_iddr/fifo_inst/full_cmp_set ), 
    .B0(\wifi_iddr/fifo_inst/full_cmp_clr ), .C0(1'b1), .D0(1'b1), 
    .FCI(\wifi_iddr/fifo_inst/co1_3 ), .M0(1'bX), .CE(1'bX), .CLK(1'bX), 
    .LSR(1'bX), .FCO(\wifi_iddr/fifo_inst/full_d_c ), .F1(), .Q1(), .F0(), 
    .Q0());
  SCCU2C #(.CLKMUX("SIG"), .CEMUX("VHI"), .CCU2_INJECT1_0("NO"), 
    .CCU2_INJECT1_1("NO"), .SRMODE("ASYNC"), .INIT0_INITVAL(16'h0000), 
    .INIT1_INITVAL(16'h0000), .REG0_SD("VHI"), .CHECK_DI0(1'b1)) 
    \wifi_iddr/fifo_inst/SLICE_49 ( .M1(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'b1), 
    .D1(1'b1), .DI1(1'bX), .DI0(\wifi_iddr/fifo_inst/full_d ), .A0(1'bX), 
    .B0(1'bX), .C0(1'b1), .D0(1'b1), .FCI(\wifi_iddr/fifo_inst/full_d_c ), 
    .M0(1'bX), .CE(1'bX), .CLK(internal_200MHz), .LSR(1'bX), .FCO(), .F1(), 
    .Q1(), .F0(\wifi_iddr/fifo_inst/full_d ), .Q0(\wifi_iddr/fifo_full ));
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("VHI"), .LSRMUX("SIG"), 
    .CHECK_M0(1'b1), .CHECK_LSR(1'b1)) \subg_iddr/SLICE_51 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(sdr_rxclk_c), .CE(1'bX), .CLK(internal_200MHz), 
    .LSR(\subg_iddr/sdr_rxclk_last ), .OFX1(), .F1(), .Q1(), .OFX0(), .F0(), 
    .Q0(data_rising));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("VHI"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'h6666), .LUT1_INITVAL(16'h0020), .REG0_SD("VHI"), 
    .CHECK_DI0(1'b1)) \my_led/SLICE_52 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\my_led/n2773 ), .B1(\my_led/n2739 ), .C1(\my_led/n2781 ), 
    .D1(\my_led/n2721 ), .DI1(1'bX), .DI0(\my_led/led_N_63 ), .A0(fpga_led_c), 
    .B0(\my_led/n1943 ), .C0(1'bX), .D0(1'bX), .M0(1'bX), .CE(1'bX), 
    .CLK(int_clk_out), .LSR(1'bX), .OFX1(), .F1(\my_led/n1943 ), .Q1(), 
    .OFX0(), .F0(\my_led/led_N_63 ), .Q0(fpga_led_c));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("VHI"), .LSRMUX("INV"), 
    .LUT0_INITVAL(16'h5555), .REG0_SD("VHI"), .CHECK_DI0(1'b1), 
    .CHECK_LSR(1'b1)) \subg_q_spi/SLICE_53 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(\subg_q_spi/spi_clk_N_224 ), .A0(fpga_ufl_p7_c), .B0(1'bX), .C0(1'bX), 
    .D0(1'bX), .M0(1'bX), .CE(1'bX), .CLK(internal_160MHz), 
    .LSR(\subg_q_spi/spi_clk_enable ), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(\subg_q_spi/spi_clk_N_224 ), .Q0(fpga_ufl_p7_c));
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .CHECK_M0(1'b1), .CHECK_CE(1'b1)) \subg_q_spi/SLICE_54 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(\subg_q_spi/shift_reg_0 ), .CE(\subg_q_spi/internal_160MHz_enable_43 ), 
    .CLK(internal_160MHz), .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), .F0(), 
    .Q0(fpga_ufl_p8_c));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .LSRMUX("SIG"), 
    .LUT0_INITVAL(16'hC5C0), .LUT1_INITVAL(16'hFEFE), .REG0_SD("VHI"), 
    .CHECK_DI0(1'b1), .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) 
    \lvds_rx_09_inst/SLICE_55 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(r_phase_count_0), .B1(r_phase_count_1), .C1(r_phase_count_2), 
    .D1(1'bX), .DI1(1'bX), .DI0(\lvds_rx_09_inst/n1 ), .A0(w_lvds_rx_09_d1), 
    .B0(n2949), .C0(o_debug_state_0), .D0(w_lvds_rx_09_d0), .M0(1'bX), 
    .CE(subg_ddr_data_valid), .CLK(internal_80MHz), 
    .LSR(\lvds_rx_09_inst/n1924 ), .OFX1(), .F1(n2949), .Q1(), .OFX0(), 
    .F0(\lvds_rx_09_inst/n1 ), .Q0(o_debug_state_0));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hC0CA), .LUT1_INITVAL(16'h1000), .REG0_SD("VHI"), 
    .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) \lvds_rx_09_inst/SLICE_56 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(r_phase_count_2), .B1(r_phase_count_0), 
    .C1(o_debug_state_0), .D1(w_lvds_rx_09_d1), .DI1(1'bX), 
    .DI0(\lvds_rx_09_inst/o_debug_state_1_N_121_1 ), 
    .A0(\lvds_rx_09_inst/n2749 ), .B0(\lvds_rx_09_inst/n2929 ), 
    .C0(o_debug_state_1), .D0(\lvds_rx_09_inst/n2765 ), .M0(1'bX), 
    .CE(subg_ddr_data_valid), .CLK(internal_80MHz), .LSR(1'bX), .OFX1(), 
    .F1(\lvds_rx_09_inst/n2749 ), .Q1(), .OFX0(), 
    .F0(\lvds_rx_09_inst/o_debug_state_1_N_121_1 ), .Q0(o_debug_state_1));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .LSRMUX("SIG"), 
    .LUT0_INITVAL(16'hC0CA), .LUT1_INITVAL(16'hFEFE), .REG0_SD("VHI"), 
    .CHECK_DI0(1'b1), .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) 
    \lvds_rx_24_inst/SLICE_57 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(r_phase_count_0_adj_234), .B1(r_phase_count_1_adj_233), 
    .C1(r_phase_count_2_adj_232), .D1(1'bX), .DI1(1'bX), 
    .DI0(\lvds_rx_24_inst/n1 ), .A0(w_lvds_rx_24_d1), .B0(n2946), 
    .C0(o_debug_state_0_adj_231), .D0(w_lvds_rx_24_d0), .M0(1'bX), 
    .CE(wifi_ddr_data_valid), .CLK(internal_80MHz), 
    .LSR(\lvds_rx_24_inst/n1926 ), .OFX1(), .F1(n2946), .Q1(), .OFX0(), 
    .F0(\lvds_rx_24_inst/n1 ), .Q0(o_debug_state_0_adj_231));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hC0CA), .LUT1_INITVAL(16'h1000), .REG0_SD("VHI"), 
    .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) \lvds_rx_24_inst/SLICE_58 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(w_lvds_rx_24_d1), .B1(r_phase_count_0_adj_234), 
    .C1(o_debug_state_0_adj_231), .D1(w_lvds_rx_24_d0), .DI1(1'bX), 
    .DI0(\lvds_rx_24_inst/o_debug_state_1_N_121_1 ), 
    .A0(\lvds_rx_24_inst/n2757 ), .B0(\lvds_rx_24_inst/n1277 ), 
    .C0(o_debug_state_1_adj_230), .D0(\lvds_rx_24_inst/n2952 ), .M0(1'bX), 
    .CE(wifi_ddr_data_valid), .CLK(internal_80MHz), .LSR(1'bX), .OFX1(), 
    .F1(\lvds_rx_24_inst/n2757 ), .Q1(), .OFX0(), 
    .F0(\lvds_rx_24_inst/o_debug_state_1_N_121_1 ), 
    .Q0(o_debug_state_1_adj_230));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .GSR("DISABLED"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'h5044), .LUT1_INITVAL(16'hE0E0), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    SLICE_59( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(o_debug_state_0_adj_231), 
    .B1(o_debug_state_1_adj_230), .C1(w_rx_24_fifo_data_12), .D1(1'bX), 
    .DI1(n552), .DI0(n566), .A0(w_lvds_rx_24_d1), .B0(o_debug_state_0_adj_231), 
    .C0(n2946), .D0(o_debug_state_1_adj_230), .M0(1'bX), 
    .CE(\lvds_rx_24_inst/internal_80MHz_enable_56 ), .CLK(internal_80MHz), 
    .LSR(1'bX), .OFX1(), .F1(n552), .Q1(o_fifo_data_14), .OFX0(), .F0(n566), 
    .Q0(o_fifo_data_0));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .GSR("DISABLED"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hE0E0), .LUT1_INITVAL(16'hE0E0), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    SLICE_60( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(o_debug_state_0_adj_231), 
    .B1(o_debug_state_1_adj_230), .C1(o_fifo_data_14), .D1(1'bX), .DI1(n550), 
    .DI0(n551), .A0(o_debug_state_0_adj_231), .B0(o_debug_state_1_adj_230), 
    .C0(w_rx_24_fifo_data_13), .D0(1'bX), .M0(1'bX), 
    .CE(\lvds_rx_24_inst/internal_80MHz_enable_56 ), .CLK(internal_80MHz), 
    .LSR(1'bX), .OFX1(), .F1(n550), .Q1(o_fifo_data_16), .OFX0(), .F0(n551), 
    .Q0(o_fifo_data_15));
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), .REG0_REGSET("SET"), 
    .SRMODE("ASYNC"), .LUT0_INITVAL(16'h3F2B), .LUT1_INITVAL(16'h9999), 
    .REG0_SD("VHI"), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) SLICE_61( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(o_debug_state_1), .B1(o_debug_state_0), 
    .C1(1'bX), .D1(1'bX), .DI1(1'bX), .DI0(n2960), .A0(r_phase_count_1), 
    .B0(o_debug_state_1), .C0(o_debug_state_0), .D0(r_phase_count_2), 
    .M0(r_phase_count_0), .CE(subg_ddr_data_valid), .CLK(internal_80MHz), 
    .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(n2960), .F0(), 
    .Q0(r_phase_count_0));
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), .REG0_REGSET("SET"), 
    .SRMODE("ASYNC"), .LUT0_INITVAL(16'h002F), .LUT1_INITVAL(16'h7117), 
    .REG0_SD("VHI"), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) SLICE_62( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(o_debug_state_0), .B1(o_debug_state_1), 
    .C1(r_phase_count_1), .D1(r_phase_count_0), .DI1(1'bX), 
    .DI0(r_phase_count_2_N_123_1), .A0(w_lvds_rx_09_d1), .B0(w_lvds_rx_09_d0), 
    .C0(o_debug_state_0), .D0(o_debug_state_1), .M0(n2949), 
    .CE(\lvds_rx_09_inst/internal_80MHz_enable_57 ), .CLK(internal_80MHz), 
    .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(r_phase_count_2_N_123_1), .F0(), 
    .Q0(r_phase_count_1));
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), .REG0_REGSET("SET"), 
    .SRMODE("ASYNC"), .LUT0_INITVAL(16'h002F), .LUT1_INITVAL(16'h7117), 
    .REG0_SD("VHI"), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) SLICE_63( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(o_debug_state_0), .B1(o_debug_state_1), 
    .C1(r_phase_count_2), .D1(\lvds_rx_09_inst/n2942 ), .DI1(1'bX), 
    .DI0(r_phase_count_2_N_123_2), .A0(w_lvds_rx_09_d1), .B0(w_lvds_rx_09_d0), 
    .C0(o_debug_state_0), .D0(o_debug_state_1), .M0(n2949), 
    .CE(\lvds_rx_09_inst/internal_80MHz_enable_57 ), .CLK(internal_80MHz), 
    .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(r_phase_count_2_N_123_2), .F0(), 
    .Q0(r_phase_count_2));
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), .REG0_REGSET("SET"), 
    .SRMODE("ASYNC"), .LUT0_INITVAL(16'h3F2B), .LUT1_INITVAL(16'h9999), 
    .REG0_SD("VHI"), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) SLICE_64( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(o_debug_state_1_adj_230), 
    .B1(o_debug_state_0_adj_231), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(n2963), .A0(r_phase_count_1_adj_233), .B0(o_debug_state_1_adj_230), 
    .C0(o_debug_state_0_adj_231), .D0(r_phase_count_2_adj_232), 
    .M0(r_phase_count_0_adj_234), .CE(wifi_ddr_data_valid), 
    .CLK(internal_80MHz), .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(n2963), 
    .F0(), .Q0(r_phase_count_0_adj_234));
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), .REG0_REGSET("SET"), 
    .SRMODE("ASYNC"), .LUT0_INITVAL(16'h004F), .LUT1_INITVAL(16'h7117), 
    .REG0_SD("VHI"), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) SLICE_65( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(o_debug_state_0_adj_231), 
    .B1(o_debug_state_1_adj_230), .C1(r_phase_count_1_adj_233), 
    .D1(r_phase_count_0_adj_234), .DI1(1'bX), 
    .DI0(r_phase_count_2_N_123_1_adj_236), .A0(w_lvds_rx_24_d1), 
    .B0(w_lvds_rx_24_d0), .C0(o_debug_state_0_adj_231), 
    .D0(o_debug_state_1_adj_230), .M0(n2946), 
    .CE(\lvds_rx_24_inst/internal_80MHz_enable_59 ), .CLK(internal_80MHz), 
    .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(r_phase_count_2_N_123_1_adj_236), 
    .F0(), .Q0(r_phase_count_1_adj_233));
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), .REG0_REGSET("SET"), 
    .SRMODE("ASYNC"), .LUT0_INITVAL(16'h004F), .LUT1_INITVAL(16'h7117), 
    .REG0_SD("VHI"), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) SLICE_66( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(o_debug_state_0_adj_231), 
    .B1(o_debug_state_1_adj_230), .C1(r_phase_count_2_adj_232), 
    .D1(\lvds_rx_24_inst/n2957 ), .DI1(1'bX), 
    .DI0(r_phase_count_2_N_123_2_adj_235), .A0(w_lvds_rx_24_d1), 
    .B0(w_lvds_rx_24_d0), .C0(o_debug_state_0_adj_231), 
    .D0(o_debug_state_1_adj_230), .M0(n2946), 
    .CE(\lvds_rx_24_inst/internal_80MHz_enable_59 ), .CLK(internal_80MHz), 
    .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(r_phase_count_2_N_123_2_adj_235), 
    .F0(), .Q0(r_phase_count_2_adj_232));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hFB40), .LUT1_INITVAL(16'hFB40), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    SLICE_67( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(spi_busy), .B1(n2947), 
    .C1(w_rx_09_fifo_data_18), .D1(shift_reg_3), .DI1(shift_reg_15_N_168_2), 
    .DI0(shift_reg_15_N_168_1), .A0(spi_busy), .B0(n2947), 
    .C0(w_rx_09_fifo_data_17), .D0(shift_reg_2), .M0(1'bX), 
    .CE(internal_160MHz_enable_84), .CLK(internal_160MHz), .LSR(1'bX), .OFX1(), 
    .F1(shift_reg_15_N_168_2), .Q1(shift_reg_2), .OFX0(), 
    .F0(shift_reg_15_N_168_1), .Q0(shift_reg_1));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hFB40), .LUT1_INITVAL(16'hFB40), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    SLICE_68( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(spi_busy), .B1(n2947), 
    .C1(w_rx_09_fifo_data_20), .D1(shift_reg_5), .DI1(shift_reg_15_N_168_4), 
    .DI0(shift_reg_15_N_168_3), .A0(spi_busy), .B0(n2947), 
    .C0(w_rx_09_fifo_data_19), .D0(shift_reg_4), .M0(1'bX), 
    .CE(internal_160MHz_enable_84), .CLK(internal_160MHz), .LSR(1'bX), .OFX1(), 
    .F1(shift_reg_15_N_168_4), .Q1(shift_reg_4), .OFX0(), 
    .F0(shift_reg_15_N_168_3), .Q0(shift_reg_3));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hFB40), .LUT1_INITVAL(16'hFB40), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    SLICE_69( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(spi_busy), .B1(n2947), 
    .C1(w_rx_09_fifo_data_22), .D1(shift_reg_7), .DI1(shift_reg_15_N_168_6), 
    .DI0(shift_reg_15_N_168_5), .A0(spi_busy), .B0(n2947), 
    .C0(w_rx_09_fifo_data_21), .D0(shift_reg_6), .M0(1'bX), 
    .CE(internal_160MHz_enable_84), .CLK(internal_160MHz), .LSR(1'bX), .OFX1(), 
    .F1(shift_reg_15_N_168_6), .Q1(shift_reg_6), .OFX0(), 
    .F0(shift_reg_15_N_168_5), .Q0(shift_reg_5));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hFB40), .LUT1_INITVAL(16'hFB40), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    SLICE_70( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(spi_busy), .B1(n2947), 
    .C1(w_rx_09_fifo_data_24), .D1(shift_reg_9), .DI1(shift_reg_15_N_168_8), 
    .DI0(shift_reg_15_N_168_7), .A0(spi_busy), .B0(n2947), 
    .C0(w_rx_09_fifo_data_23), .D0(shift_reg_8), .M0(1'bX), 
    .CE(internal_160MHz_enable_84), .CLK(internal_160MHz), .LSR(1'bX), .OFX1(), 
    .F1(shift_reg_15_N_168_8), .Q1(shift_reg_8), .OFX0(), 
    .F0(shift_reg_15_N_168_7), .Q0(shift_reg_7));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hFB40), .LUT1_INITVAL(16'hFB40), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    SLICE_71( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(spi_busy), .B1(n2947), 
    .C1(w_rx_09_fifo_data_26), .D1(shift_reg_11), .DI1(shift_reg_15_N_168_10), 
    .DI0(shift_reg_15_N_168_9), .A0(spi_busy), .B0(n2947), 
    .C0(w_rx_09_fifo_data_25), .D0(shift_reg_10), .M0(1'bX), 
    .CE(internal_160MHz_enable_84), .CLK(internal_160MHz), .LSR(1'bX), .OFX1(), 
    .F1(shift_reg_15_N_168_10), .Q1(shift_reg_10), .OFX0(), 
    .F0(shift_reg_15_N_168_9), .Q0(shift_reg_9));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hFB40), .LUT1_INITVAL(16'hFB40), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    SLICE_72( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(spi_busy), .B1(n2947), 
    .C1(w_rx_09_fifo_data_28), .D1(shift_reg_13), .DI1(shift_reg_15_N_168_12), 
    .DI0(shift_reg_15_N_168_11), .A0(spi_busy), .B0(n2947), 
    .C0(w_rx_09_fifo_data_27), .D0(shift_reg_12), .M0(1'bX), 
    .CE(internal_160MHz_enable_84), .CLK(internal_160MHz), .LSR(1'bX), .OFX1(), 
    .F1(shift_reg_15_N_168_12), .Q1(shift_reg_12), .OFX0(), 
    .F0(shift_reg_15_N_168_11), .Q0(shift_reg_11));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hFB40), .LUT1_INITVAL(16'hFB40), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    SLICE_73( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(spi_busy), .B1(n2947), 
    .C1(w_rx_09_fifo_data_30), .D1(shift_reg_15), .DI1(shift_reg_15_N_168_14), 
    .DI0(shift_reg_15_N_168_13), .A0(spi_busy), .B0(n2947), 
    .C0(w_rx_09_fifo_data_29), .D0(shift_reg_14), .M0(1'bX), 
    .CE(internal_160MHz_enable_84), .CLK(internal_160MHz), .LSR(1'bX), .OFX1(), 
    .F1(shift_reg_15_N_168_14), .Q1(shift_reg_14), .OFX0(), 
    .F0(shift_reg_15_N_168_13), .Q0(shift_reg_13));
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), .LSRMUX("SIG"), 
    .CHECK_M0(1'b1), .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) \subg_i_spi/SLICE_74 
    ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), 
    .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), 
    .D0(1'bX), .M0(w_rx_09_fifo_data_31), .CE(internal_160MHz_enable_84), 
    .CLK(internal_160MHz), .LSR(\subg_i_spi/internal_160MHz_enable_25 ), 
    .OFX1(), .F1(), .Q1(), .OFX0(), .F0(), .Q0(shift_reg_15));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hFB40), .REG0_SD("VHI"), .CHECK_DI0(1'b1), 
    .CHECK_CE(1'b1)) SLICE_75( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(shift_reg_15_N_168_10_adj_257), .A0(spi_busy_adj_237), .B0(n2947), 
    .C0(w_rx_09_fifo_data_10), .D0(shift_reg_11_adj_242), .M0(1'bX), 
    .CE(internal_160MHz_enable_83), .CLK(internal_160MHz), .LSR(1'bX), .OFX1(), 
    .F1(), .Q1(), .OFX0(), .F0(shift_reg_15_N_168_10_adj_257), 
    .Q0(shift_reg_10_adj_243));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hFB40), .REG0_SD("VHI"), .CHECK_DI0(1'b1), 
    .CHECK_CE(1'b1)) SLICE_76( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(shift_reg_15_N_168_10_adj_288), .A0(spi_busy_adj_268), .B0(n2943), 
    .C0(w_rx_24_fifo_data_27), .D0(shift_reg_11_adj_273), .M0(1'bX), 
    .CE(internal_160MHz_enable_82), .CLK(internal_160MHz), .LSR(1'bX), .OFX1(), 
    .F1(), .Q1(), .OFX0(), .F0(shift_reg_15_N_168_10_adj_288), 
    .Q0(shift_reg_10_adj_274));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hFB40), .REG0_SD("VHI"), .CHECK_DI0(1'b1), 
    .CHECK_CE(1'b1)) SLICE_77( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(shift_reg_15_N_168_10_adj_319), .A0(spi_busy_adj_299), .B0(n2943), 
    .C0(w_rx_24_fifo_data_11), .D0(shift_reg_11_adj_304), .M0(1'bX), 
    .CE(internal_160MHz_enable_81), .CLK(internal_160MHz), .LSR(1'bX), .OFX1(), 
    .F1(), .Q1(), .OFX0(), .F0(shift_reg_15_N_168_10_adj_319), 
    .Q0(shift_reg_10_adj_305));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hFB40), .REG0_SD("VHI"), .CHECK_DI0(1'b1), 
    .CHECK_CE(1'b1)) SLICE_78( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(shift_reg_15_N_168_11_adj_256), .A0(spi_busy_adj_237), .B0(n2947), 
    .C0(w_rx_09_fifo_data_11), .D0(shift_reg_12_adj_241), .M0(1'bX), 
    .CE(internal_160MHz_enable_83), .CLK(internal_160MHz), .LSR(1'bX), .OFX1(), 
    .F1(), .Q1(), .OFX0(), .F0(shift_reg_15_N_168_11_adj_256), 
    .Q0(shift_reg_11_adj_242));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hFB40), .REG0_SD("VHI"), .CHECK_DI0(1'b1), 
    .CHECK_CE(1'b1)) SLICE_79( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(shift_reg_15_N_168_11_adj_287), .A0(spi_busy_adj_268), .B0(n2943), 
    .C0(w_rx_24_fifo_data_28), .D0(shift_reg_12_adj_272), .M0(1'bX), 
    .CE(internal_160MHz_enable_82), .CLK(internal_160MHz), .LSR(1'bX), .OFX1(), 
    .F1(), .Q1(), .OFX0(), .F0(shift_reg_15_N_168_11_adj_287), 
    .Q0(shift_reg_11_adj_273));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hFB40), .REG0_SD("VHI"), .CHECK_DI0(1'b1), 
    .CHECK_CE(1'b1)) SLICE_80( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(shift_reg_15_N_168_11_adj_318), .A0(spi_busy_adj_299), .B0(n2943), 
    .C0(w_rx_24_fifo_data_12), .D0(shift_reg_12_adj_303), .M0(1'bX), 
    .CE(internal_160MHz_enable_81), .CLK(internal_160MHz), .LSR(1'bX), .OFX1(), 
    .F1(), .Q1(), .OFX0(), .F0(shift_reg_15_N_168_11_adj_318), 
    .Q0(shift_reg_11_adj_304));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hFB40), .REG0_SD("VHI"), .CHECK_DI0(1'b1), 
    .CHECK_CE(1'b1)) SLICE_81( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(shift_reg_15_N_168_12_adj_255), .A0(spi_busy_adj_237), .B0(n2947), 
    .C0(w_rx_09_fifo_data_12), .D0(shift_reg_13_adj_240), .M0(1'bX), 
    .CE(internal_160MHz_enable_83), .CLK(internal_160MHz), .LSR(1'bX), .OFX1(), 
    .F1(), .Q1(), .OFX0(), .F0(shift_reg_15_N_168_12_adj_255), 
    .Q0(shift_reg_12_adj_241));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hFB40), .REG0_SD("VHI"), .CHECK_DI0(1'b1), 
    .CHECK_CE(1'b1)) SLICE_82( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(shift_reg_15_N_168_12_adj_286), .A0(spi_busy_adj_268), .B0(n2943), 
    .C0(w_rx_24_fifo_data_29), .D0(shift_reg_13_adj_271), .M0(1'bX), 
    .CE(internal_160MHz_enable_82), .CLK(internal_160MHz), .LSR(1'bX), .OFX1(), 
    .F1(), .Q1(), .OFX0(), .F0(shift_reg_15_N_168_12_adj_286), 
    .Q0(shift_reg_12_adj_272));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hFB40), .REG0_SD("VHI"), .CHECK_DI0(1'b1), 
    .CHECK_CE(1'b1)) SLICE_83( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(shift_reg_15_N_168_12_adj_317), .A0(spi_busy_adj_299), .B0(n2943), 
    .C0(w_rx_24_fifo_data_13), .D0(shift_reg_13_adj_302), .M0(1'bX), 
    .CE(internal_160MHz_enable_81), .CLK(internal_160MHz), .LSR(1'bX), .OFX1(), 
    .F1(), .Q1(), .OFX0(), .F0(shift_reg_15_N_168_12_adj_317), 
    .Q0(shift_reg_12_adj_303));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hFB40), .REG0_SD("VHI"), .CHECK_DI0(1'b1), 
    .CHECK_CE(1'b1)) SLICE_84( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(shift_reg_15_N_168_13_adj_254), .A0(spi_busy_adj_237), .B0(n2947), 
    .C0(w_rx_09_fifo_data_13), .D0(shift_reg_14_adj_239), .M0(1'bX), 
    .CE(internal_160MHz_enable_83), .CLK(internal_160MHz), .LSR(1'bX), .OFX1(), 
    .F1(), .Q1(), .OFX0(), .F0(shift_reg_15_N_168_13_adj_254), 
    .Q0(shift_reg_13_adj_240));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hFB40), .REG0_SD("VHI"), .CHECK_DI0(1'b1), 
    .CHECK_CE(1'b1)) SLICE_85( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(shift_reg_15_N_168_13_adj_285), .A0(spi_busy_adj_268), .B0(n2943), 
    .C0(w_rx_24_fifo_data_29), .D0(shift_reg_14_adj_270), .M0(1'bX), 
    .CE(internal_160MHz_enable_82), .CLK(internal_160MHz), .LSR(1'bX), .OFX1(), 
    .F1(), .Q1(), .OFX0(), .F0(shift_reg_15_N_168_13_adj_285), 
    .Q0(shift_reg_13_adj_271));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hFB40), .REG0_SD("VHI"), .CHECK_DI0(1'b1), 
    .CHECK_CE(1'b1)) SLICE_86( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(shift_reg_15_N_168_13_adj_316), .A0(spi_busy_adj_299), .B0(n2943), 
    .C0(w_rx_24_fifo_data_13), .D0(shift_reg_14_adj_301), .M0(1'bX), 
    .CE(internal_160MHz_enable_81), .CLK(internal_160MHz), .LSR(1'bX), .OFX1(), 
    .F1(), .Q1(), .OFX0(), .F0(shift_reg_15_N_168_13_adj_316), 
    .Q0(shift_reg_13_adj_302));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hFB40), .REG0_SD("VHI"), .CHECK_DI0(1'b1), 
    .CHECK_CE(1'b1)) SLICE_87( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(shift_reg_15_N_168_14_adj_253), .A0(spi_busy_adj_237), .B0(n2947), 
    .C0(w_rx_09_fifo_data_14), .D0(shift_reg_15_adj_238), .M0(1'bX), 
    .CE(internal_160MHz_enable_83), .CLK(internal_160MHz), .LSR(1'bX), .OFX1(), 
    .F1(), .Q1(), .OFX0(), .F0(shift_reg_15_N_168_14_adj_253), 
    .Q0(shift_reg_14_adj_239));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hFB40), .REG0_SD("VHI"), .CHECK_DI0(1'b1), 
    .CHECK_CE(1'b1)) SLICE_88( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(shift_reg_15_N_168_14_adj_284), .A0(spi_busy_adj_268), .B0(n2943), 
    .C0(w_rx_24_fifo_data_29), .D0(shift_reg_15_adj_269), .M0(1'bX), 
    .CE(internal_160MHz_enable_82), .CLK(internal_160MHz), .LSR(1'bX), .OFX1(), 
    .F1(), .Q1(), .OFX0(), .F0(shift_reg_15_N_168_14_adj_284), 
    .Q0(shift_reg_14_adj_270));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hFB40), .REG0_SD("VHI"), .CHECK_DI0(1'b1), 
    .CHECK_CE(1'b1)) SLICE_89( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(shift_reg_15_N_168_14_adj_315), .A0(spi_busy_adj_299), .B0(n2943), 
    .C0(w_rx_24_fifo_data_13), .D0(shift_reg_15_adj_300), .M0(1'bX), 
    .CE(internal_160MHz_enable_81), .CLK(internal_160MHz), .LSR(1'bX), .OFX1(), 
    .F1(), .Q1(), .OFX0(), .F0(shift_reg_15_N_168_14_adj_315), 
    .Q0(shift_reg_14_adj_301));
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), .LSRMUX("SIG"), 
    .CHECK_M0(1'b1), .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) \subg_q_spi/SLICE_90 
    ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), 
    .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), 
    .D0(1'bX), .M0(w_rx_09_fifo_data_15), .CE(internal_160MHz_enable_83), 
    .CLK(internal_160MHz), .LSR(\subg_q_spi/internal_160MHz_enable_43 ), 
    .OFX1(), .F1(), .Q1(), .OFX0(), .F0(), .Q0(shift_reg_15_adj_238));
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), .LSRMUX("SIG"), 
    .CHECK_M0(1'b1), .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) \wifi_i_spi/SLICE_91 
    ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), 
    .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), 
    .D0(1'bX), .M0(w_rx_24_fifo_data_29), .CE(internal_160MHz_enable_82), 
    .CLK(internal_160MHz), .LSR(\wifi_i_spi/internal_160MHz_enable_61 ), 
    .OFX1(), .F1(), .Q1(), .OFX0(), .F0(), .Q0(shift_reg_15_adj_269));
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), .LSRMUX("SIG"), 
    .CHECK_M0(1'b1), .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) \wifi_q_spi/SLICE_92 
    ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), 
    .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), 
    .D0(1'bX), .M0(w_rx_24_fifo_data_13), .CE(internal_160MHz_enable_81), 
    .CLK(internal_160MHz), .LSR(\wifi_q_spi/internal_160MHz_enable_79 ), 
    .OFX1(), .F1(), .Q1(), .OFX0(), .F0(), .Q0(shift_reg_15_adj_300));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hFB40), .REG0_SD("VHI"), .CHECK_DI0(1'b1), 
    .CHECK_CE(1'b1)) SLICE_93( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(shift_reg_15_N_168_1_adj_266), .A0(spi_busy_adj_237), .B0(n2947), 
    .C0(w_rx_09_fifo_data_1), .D0(shift_reg_2_adj_251), .M0(1'bX), 
    .CE(internal_160MHz_enable_83), .CLK(internal_160MHz), .LSR(1'bX), .OFX1(), 
    .F1(), .Q1(), .OFX0(), .F0(shift_reg_15_N_168_1_adj_266), 
    .Q0(shift_reg_1_adj_252));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hFB40), .REG0_SD("VHI"), .CHECK_DI0(1'b1), 
    .CHECK_CE(1'b1)) SLICE_94( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(shift_reg_15_N_168_1_adj_297), .A0(spi_busy_adj_268), .B0(n2943), 
    .C0(w_rx_24_fifo_data_18), .D0(shift_reg_2_adj_282), .M0(1'bX), 
    .CE(internal_160MHz_enable_82), .CLK(internal_160MHz), .LSR(1'bX), .OFX1(), 
    .F1(), .Q1(), .OFX0(), .F0(shift_reg_15_N_168_1_adj_297), 
    .Q0(shift_reg_1_adj_283));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hFB40), .REG0_SD("VHI"), .CHECK_DI0(1'b1), 
    .CHECK_CE(1'b1)) SLICE_95( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(shift_reg_15_N_168_1_adj_328), .A0(spi_busy_adj_299), .B0(n2943), 
    .C0(w_rx_24_fifo_data_2), .D0(shift_reg_2_adj_313), .M0(1'bX), 
    .CE(internal_160MHz_enable_81), .CLK(internal_160MHz), .LSR(1'bX), .OFX1(), 
    .F1(), .Q1(), .OFX0(), .F0(shift_reg_15_N_168_1_adj_328), 
    .Q0(shift_reg_1_adj_314));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hFB40), .REG0_SD("VHI"), .CHECK_DI0(1'b1), 
    .CHECK_CE(1'b1)) SLICE_96( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(shift_reg_15_N_168_2_adj_265), .A0(spi_busy_adj_237), .B0(n2947), 
    .C0(w_rx_09_fifo_data_2), .D0(shift_reg_3_adj_250), .M0(1'bX), 
    .CE(internal_160MHz_enable_83), .CLK(internal_160MHz), .LSR(1'bX), .OFX1(), 
    .F1(), .Q1(), .OFX0(), .F0(shift_reg_15_N_168_2_adj_265), 
    .Q0(shift_reg_2_adj_251));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hFB40), .REG0_SD("VHI"), .CHECK_DI0(1'b1), 
    .CHECK_CE(1'b1)) SLICE_97( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(shift_reg_15_N_168_2_adj_296), .A0(spi_busy_adj_268), .B0(n2943), 
    .C0(w_rx_24_fifo_data_19), .D0(shift_reg_3_adj_281), .M0(1'bX), 
    .CE(internal_160MHz_enable_82), .CLK(internal_160MHz), .LSR(1'bX), .OFX1(), 
    .F1(), .Q1(), .OFX0(), .F0(shift_reg_15_N_168_2_adj_296), 
    .Q0(shift_reg_2_adj_282));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hFB40), .REG0_SD("VHI"), .CHECK_DI0(1'b1), 
    .CHECK_CE(1'b1)) SLICE_98( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(shift_reg_15_N_168_2_adj_327), .A0(spi_busy_adj_299), .B0(n2943), 
    .C0(w_rx_24_fifo_data_3), .D0(shift_reg_3_adj_312), .M0(1'bX), 
    .CE(internal_160MHz_enable_81), .CLK(internal_160MHz), .LSR(1'bX), .OFX1(), 
    .F1(), .Q1(), .OFX0(), .F0(shift_reg_15_N_168_2_adj_327), 
    .Q0(shift_reg_2_adj_313));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hFB40), .REG0_SD("VHI"), .CHECK_DI0(1'b1), 
    .CHECK_CE(1'b1)) SLICE_99( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(shift_reg_15_N_168_3_adj_264), .A0(spi_busy_adj_237), .B0(n2947), 
    .C0(w_rx_09_fifo_data_3), .D0(shift_reg_4_adj_249), .M0(1'bX), 
    .CE(internal_160MHz_enable_83), .CLK(internal_160MHz), .LSR(1'bX), .OFX1(), 
    .F1(), .Q1(), .OFX0(), .F0(shift_reg_15_N_168_3_adj_264), 
    .Q0(shift_reg_3_adj_250));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hFB40), .REG0_SD("VHI"), .CHECK_DI0(1'b1), 
    .CHECK_CE(1'b1)) SLICE_100( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(shift_reg_15_N_168_3_adj_295), .A0(spi_busy_adj_268), .B0(n2943), 
    .C0(w_rx_24_fifo_data_20), .D0(shift_reg_4_adj_280), .M0(1'bX), 
    .CE(internal_160MHz_enable_82), .CLK(internal_160MHz), .LSR(1'bX), .OFX1(), 
    .F1(), .Q1(), .OFX0(), .F0(shift_reg_15_N_168_3_adj_295), 
    .Q0(shift_reg_3_adj_281));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hFB40), .REG0_SD("VHI"), .CHECK_DI0(1'b1), 
    .CHECK_CE(1'b1)) SLICE_101( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(shift_reg_15_N_168_3_adj_326), .A0(spi_busy_adj_299), .B0(n2943), 
    .C0(w_rx_24_fifo_data_4), .D0(shift_reg_4_adj_311), .M0(1'bX), 
    .CE(internal_160MHz_enable_81), .CLK(internal_160MHz), .LSR(1'bX), .OFX1(), 
    .F1(), .Q1(), .OFX0(), .F0(shift_reg_15_N_168_3_adj_326), 
    .Q0(shift_reg_3_adj_312));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hFB40), .REG0_SD("VHI"), .CHECK_DI0(1'b1), 
    .CHECK_CE(1'b1)) SLICE_102( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(shift_reg_15_N_168_4_adj_263), .A0(spi_busy_adj_237), .B0(n2947), 
    .C0(w_rx_09_fifo_data_4), .D0(shift_reg_5_adj_248), .M0(1'bX), 
    .CE(internal_160MHz_enable_83), .CLK(internal_160MHz), .LSR(1'bX), .OFX1(), 
    .F1(), .Q1(), .OFX0(), .F0(shift_reg_15_N_168_4_adj_263), 
    .Q0(shift_reg_4_adj_249));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hFB40), .REG0_SD("VHI"), .CHECK_DI0(1'b1), 
    .CHECK_CE(1'b1)) SLICE_103( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(shift_reg_15_N_168_4_adj_294), .A0(spi_busy_adj_268), .B0(n2943), 
    .C0(w_rx_24_fifo_data_21), .D0(shift_reg_5_adj_279), .M0(1'bX), 
    .CE(internal_160MHz_enable_82), .CLK(internal_160MHz), .LSR(1'bX), .OFX1(), 
    .F1(), .Q1(), .OFX0(), .F0(shift_reg_15_N_168_4_adj_294), 
    .Q0(shift_reg_4_adj_280));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hFB40), .REG0_SD("VHI"), .CHECK_DI0(1'b1), 
    .CHECK_CE(1'b1)) SLICE_104( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(shift_reg_15_N_168_4_adj_325), .A0(spi_busy_adj_299), .B0(n2943), 
    .C0(w_rx_24_fifo_data_5), .D0(shift_reg_5_adj_310), .M0(1'bX), 
    .CE(internal_160MHz_enable_81), .CLK(internal_160MHz), .LSR(1'bX), .OFX1(), 
    .F1(), .Q1(), .OFX0(), .F0(shift_reg_15_N_168_4_adj_325), 
    .Q0(shift_reg_4_adj_311));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hFB40), .REG0_SD("VHI"), .CHECK_DI0(1'b1), 
    .CHECK_CE(1'b1)) SLICE_105( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(shift_reg_15_N_168_5_adj_262), .A0(spi_busy_adj_237), .B0(n2947), 
    .C0(w_rx_09_fifo_data_5), .D0(shift_reg_6_adj_247), .M0(1'bX), 
    .CE(internal_160MHz_enable_83), .CLK(internal_160MHz), .LSR(1'bX), .OFX1(), 
    .F1(), .Q1(), .OFX0(), .F0(shift_reg_15_N_168_5_adj_262), 
    .Q0(shift_reg_5_adj_248));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hFB40), .REG0_SD("VHI"), .CHECK_DI0(1'b1), 
    .CHECK_CE(1'b1)) SLICE_106( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(shift_reg_15_N_168_5_adj_293), .A0(spi_busy_adj_268), .B0(n2943), 
    .C0(w_rx_24_fifo_data_22), .D0(shift_reg_6_adj_278), .M0(1'bX), 
    .CE(internal_160MHz_enable_82), .CLK(internal_160MHz), .LSR(1'bX), .OFX1(), 
    .F1(), .Q1(), .OFX0(), .F0(shift_reg_15_N_168_5_adj_293), 
    .Q0(shift_reg_5_adj_279));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hFB40), .REG0_SD("VHI"), .CHECK_DI0(1'b1), 
    .CHECK_CE(1'b1)) SLICE_107( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(shift_reg_15_N_168_5_adj_324), .A0(spi_busy_adj_299), .B0(n2943), 
    .C0(w_rx_24_fifo_data_6), .D0(shift_reg_6_adj_309), .M0(1'bX), 
    .CE(internal_160MHz_enable_81), .CLK(internal_160MHz), .LSR(1'bX), .OFX1(), 
    .F1(), .Q1(), .OFX0(), .F0(shift_reg_15_N_168_5_adj_324), 
    .Q0(shift_reg_5_adj_310));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hFB40), .REG0_SD("VHI"), .CHECK_DI0(1'b1), 
    .CHECK_CE(1'b1)) SLICE_108( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(shift_reg_15_N_168_6_adj_261), .A0(spi_busy_adj_237), .B0(n2947), 
    .C0(w_rx_09_fifo_data_6), .D0(shift_reg_7_adj_246), .M0(1'bX), 
    .CE(internal_160MHz_enable_83), .CLK(internal_160MHz), .LSR(1'bX), .OFX1(), 
    .F1(), .Q1(), .OFX0(), .F0(shift_reg_15_N_168_6_adj_261), 
    .Q0(shift_reg_6_adj_247));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hFB40), .REG0_SD("VHI"), .CHECK_DI0(1'b1), 
    .CHECK_CE(1'b1)) SLICE_109( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(shift_reg_15_N_168_6_adj_292), .A0(spi_busy_adj_268), .B0(n2943), 
    .C0(w_rx_24_fifo_data_23), .D0(shift_reg_7_adj_277), .M0(1'bX), 
    .CE(internal_160MHz_enable_82), .CLK(internal_160MHz), .LSR(1'bX), .OFX1(), 
    .F1(), .Q1(), .OFX0(), .F0(shift_reg_15_N_168_6_adj_292), 
    .Q0(shift_reg_6_adj_278));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hFB40), .REG0_SD("VHI"), .CHECK_DI0(1'b1), 
    .CHECK_CE(1'b1)) SLICE_110( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(shift_reg_15_N_168_6_adj_323), .A0(spi_busy_adj_299), .B0(n2943), 
    .C0(w_rx_24_fifo_data_7), .D0(shift_reg_7_adj_308), .M0(1'bX), 
    .CE(internal_160MHz_enable_81), .CLK(internal_160MHz), .LSR(1'bX), .OFX1(), 
    .F1(), .Q1(), .OFX0(), .F0(shift_reg_15_N_168_6_adj_323), 
    .Q0(shift_reg_6_adj_309));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hFB40), .REG0_SD("VHI"), .CHECK_DI0(1'b1), 
    .CHECK_CE(1'b1)) SLICE_111( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(shift_reg_15_N_168_7_adj_260), .A0(spi_busy_adj_237), .B0(n2947), 
    .C0(w_rx_09_fifo_data_7), .D0(shift_reg_8_adj_245), .M0(1'bX), 
    .CE(internal_160MHz_enable_83), .CLK(internal_160MHz), .LSR(1'bX), .OFX1(), 
    .F1(), .Q1(), .OFX0(), .F0(shift_reg_15_N_168_7_adj_260), 
    .Q0(shift_reg_7_adj_246));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hFB40), .REG0_SD("VHI"), .CHECK_DI0(1'b1), 
    .CHECK_CE(1'b1)) SLICE_112( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(shift_reg_15_N_168_7_adj_291), .A0(spi_busy_adj_268), .B0(n2943), 
    .C0(w_rx_24_fifo_data_24), .D0(shift_reg_8_adj_276), .M0(1'bX), 
    .CE(internal_160MHz_enable_82), .CLK(internal_160MHz), .LSR(1'bX), .OFX1(), 
    .F1(), .Q1(), .OFX0(), .F0(shift_reg_15_N_168_7_adj_291), 
    .Q0(shift_reg_7_adj_277));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hFB40), .REG0_SD("VHI"), .CHECK_DI0(1'b1), 
    .CHECK_CE(1'b1)) SLICE_113( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(shift_reg_15_N_168_7_adj_322), .A0(spi_busy_adj_299), .B0(n2943), 
    .C0(w_rx_24_fifo_data_8), .D0(shift_reg_8_adj_307), .M0(1'bX), 
    .CE(internal_160MHz_enable_81), .CLK(internal_160MHz), .LSR(1'bX), .OFX1(), 
    .F1(), .Q1(), .OFX0(), .F0(shift_reg_15_N_168_7_adj_322), 
    .Q0(shift_reg_7_adj_308));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hFB40), .REG0_SD("VHI"), .CHECK_DI0(1'b1), 
    .CHECK_CE(1'b1)) SLICE_114( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(shift_reg_15_N_168_8_adj_259), .A0(spi_busy_adj_237), .B0(n2947), 
    .C0(w_rx_09_fifo_data_8), .D0(shift_reg_9_adj_244), .M0(1'bX), 
    .CE(internal_160MHz_enable_83), .CLK(internal_160MHz), .LSR(1'bX), .OFX1(), 
    .F1(), .Q1(), .OFX0(), .F0(shift_reg_15_N_168_8_adj_259), 
    .Q0(shift_reg_8_adj_245));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hFB40), .REG0_SD("VHI"), .CHECK_DI0(1'b1), 
    .CHECK_CE(1'b1)) SLICE_115( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(shift_reg_15_N_168_8_adj_290), .A0(spi_busy_adj_268), .B0(n2943), 
    .C0(w_rx_24_fifo_data_25), .D0(shift_reg_9_adj_275), .M0(1'bX), 
    .CE(internal_160MHz_enable_82), .CLK(internal_160MHz), .LSR(1'bX), .OFX1(), 
    .F1(), .Q1(), .OFX0(), .F0(shift_reg_15_N_168_8_adj_290), 
    .Q0(shift_reg_8_adj_276));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hFB40), .REG0_SD("VHI"), .CHECK_DI0(1'b1), 
    .CHECK_CE(1'b1)) SLICE_116( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(shift_reg_15_N_168_8_adj_321), .A0(spi_busy_adj_299), .B0(n2943), 
    .C0(w_rx_24_fifo_data_9), .D0(shift_reg_9_adj_306), .M0(1'bX), 
    .CE(internal_160MHz_enable_81), .CLK(internal_160MHz), .LSR(1'bX), .OFX1(), 
    .F1(), .Q1(), .OFX0(), .F0(shift_reg_15_N_168_8_adj_321), 
    .Q0(shift_reg_8_adj_307));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hFB40), .REG0_SD("VHI"), .CHECK_DI0(1'b1), 
    .CHECK_CE(1'b1)) SLICE_117( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(shift_reg_15_N_168_9_adj_258), .A0(spi_busy_adj_237), .B0(n2947), 
    .C0(w_rx_09_fifo_data_9), .D0(shift_reg_10_adj_243), .M0(1'bX), 
    .CE(internal_160MHz_enable_83), .CLK(internal_160MHz), .LSR(1'bX), .OFX1(), 
    .F1(), .Q1(), .OFX0(), .F0(shift_reg_15_N_168_9_adj_258), 
    .Q0(shift_reg_9_adj_244));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hFB40), .REG0_SD("VHI"), .CHECK_DI0(1'b1), 
    .CHECK_CE(1'b1)) SLICE_118( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(shift_reg_15_N_168_9_adj_289), .A0(spi_busy_adj_268), .B0(n2943), 
    .C0(w_rx_24_fifo_data_26), .D0(shift_reg_10_adj_274), .M0(1'bX), 
    .CE(internal_160MHz_enable_82), .CLK(internal_160MHz), .LSR(1'bX), .OFX1(), 
    .F1(), .Q1(), .OFX0(), .F0(shift_reg_15_N_168_9_adj_289), 
    .Q0(shift_reg_9_adj_275));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hFB40), .REG0_SD("VHI"), .CHECK_DI0(1'b1), 
    .CHECK_CE(1'b1)) SLICE_119( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(shift_reg_15_N_168_9_adj_320), .A0(spi_busy_adj_299), .B0(n2943), 
    .C0(w_rx_24_fifo_data_10), .D0(shift_reg_10_adj_305), .M0(1'bX), 
    .CE(internal_160MHz_enable_81), .CLK(internal_160MHz), .LSR(1'bX), .OFX1(), 
    .F1(), .Q1(), .OFX0(), .F0(shift_reg_15_N_168_9_adj_320), 
    .Q0(shift_reg_9_adj_306));
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .CHECK_M0(1'b1), .CHECK_CE(1'b1)) \subg_i_spi/SLICE_120 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(\subg_i_spi/shift_reg_0 ), .CE(\subg_i_spi/internal_160MHz_enable_25 ), 
    .CLK(internal_160MHz), .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), .F0(), 
    .Q0(spi1_mosi_c));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("VHI"), .LSRMUX("INV"), 
    .LUT0_INITVAL(16'h5555), .REG0_SD("VHI"), .CHECK_DI0(1'b1), 
    .CHECK_LSR(1'b1)) \subg_i_spi/SLICE_121 ( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(\subg_i_spi/spi_clk_N_224 ), .A0(spi1_sck_c), .B0(1'bX), .C0(1'bX), 
    .D0(1'bX), .M0(1'bX), .CE(1'bX), .CLK(internal_160MHz), 
    .LSR(\subg_i_spi/spi_clk_enable ), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(\subg_i_spi/spi_clk_N_224 ), .Q0(spi1_sck_c));
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .CHECK_M0(1'b1), .CHECK_CE(1'b1)) \wifi_i_spi/SLICE_122 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(\wifi_i_spi/shift_reg_0 ), .CE(\wifi_i_spi/internal_160MHz_enable_61 ), 
    .CLK(internal_160MHz), .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), .F0(), 
    .Q0(spi3_mosi_c));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("VHI"), .LSRMUX("INV"), 
    .LUT0_INITVAL(16'h5555), .REG0_SD("VHI"), .CHECK_DI0(1'b1), 
    .CHECK_LSR(1'b1)) \wifi_i_spi/SLICE_123 ( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(\wifi_i_spi/spi_clk_N_224 ), .A0(spi3_sck_c), .B0(1'bX), .C0(1'bX), 
    .D0(1'bX), .M0(1'bX), .CE(1'bX), .CLK(internal_160MHz), 
    .LSR(\wifi_i_spi/spi_clk_enable ), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(\wifi_i_spi/spi_clk_N_224 ), .Q0(spi3_sck_c));
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .CHECK_M0(1'b1), .CHECK_CE(1'b1)) \wifi_q_spi/SLICE_124 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(\wifi_q_spi/shift_reg_0 ), .CE(\wifi_q_spi/internal_160MHz_enable_79 ), 
    .CLK(internal_160MHz), .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), .F0(), 
    .Q0(spi4_mosi_c));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("VHI"), .LSRMUX("INV"), 
    .LUT0_INITVAL(16'h5555), .REG0_SD("VHI"), .CHECK_DI0(1'b1), 
    .CHECK_LSR(1'b1)) \wifi_q_spi/SLICE_125 ( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(\wifi_q_spi/spi_clk_N_224 ), .A0(spi4_sck_c), .B0(1'bX), .C0(1'bX), 
    .D0(1'bX), .M0(1'bX), .CE(1'bX), .CLK(internal_160MHz), 
    .LSR(\wifi_q_spi/spi_clk_enable ), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(\wifi_q_spi/spi_clk_N_224 ), .Q0(spi4_sck_c));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("VHI"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hEE4E), .LUT1_INITVAL(16'hFDFD), .REG0_SD("VHI"), 
    .CHECK_DI0(1'b1)) SLICE_126( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\subg_i_spi/bit_count_0 ), .B1(\subg_i_spi/n8 ), 
    .C1(\subg_i_spi/bit_count_3 ), .D1(1'bX), .DI1(1'bX), .DI0(n1237), 
    .A0(spi_busy), .B0(n2947), .C0(n3030), .D0(n2693), .M0(1'bX), .CE(1'bX), 
    .CLK(internal_160MHz), .LSR(1'bX), .OFX1(), .F1(n2693), .Q1(), .OFX0(), 
    .F0(n1237), .Q0(spi_busy));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("VHI"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hEE4E), .LUT1_INITVAL(16'hEE4E), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1)) SLICE_127( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(spi_busy_adj_268), .B1(n2943), .C1(n3032), 
    .D1(n2685), .DI1(n1251), .DI0(n1220), .A0(spi_busy_adj_237), .B0(n2947), 
    .C0(n3031), .D0(n2681), .M0(1'bX), .CE(1'bX), .CLK(internal_160MHz), 
    .LSR(1'bX), .OFX1(), .F1(n1251), .Q1(spi_busy_adj_268), .OFX0(), 
    .F0(n1220), .Q0(spi_busy_adj_237));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("VHI"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hEE4E), .LUT1_INITVAL(16'h8888), .REG0_SD("VHI"), 
    .CHECK_DI0(1'b1)) SLICE_128( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(spi4_sck_c), .B1(\wifi_q_spi/spi_clk_enable ), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(n1230), .A0(spi_busy_adj_299), .B0(n2943), .C0(n3029), 
    .D0(n2689), .M0(1'bX), .CE(1'bX), .CLK(internal_160MHz), .LSR(1'bX), 
    .OFX1(), .F1(n3029), .Q1(), .OFX0(), .F0(n1230), .Q0(spi_busy_adj_299));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("VHI"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'h5555), .REG0_SD("VHI"), .CHECK_DI0(1'b1)) 
    \subg_iddr/SLICE_129 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(\subg_iddr/fifo_empty_N_71 ), .A0(\subg_iddr/fifo_empty ), .B0(1'bX), 
    .C0(1'bX), .D0(1'bX), .M0(1'bX), .CE(1'bX), .CLK(internal_80MHz), 
    .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(\subg_iddr/fifo_empty_N_71 ), .Q0(subg_ddr_data_valid));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("VHI"), .LSRMUX("SIG"), 
    .LUT0_INITVAL(16'h78F0), .REG0_SD("VHI"), .CHECK_DI0(1'b1), 
    .CHECK_LSR(1'b1)) \subg_i_spi/SLICE_130 ( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(\subg_i_spi/bit_count_4_N_218_0 ), .A0(spi1_sck_c), 
    .B0(\subg_i_spi/spi_clk_enable ), .C0(\subg_i_spi/bit_count_0 ), 
    .D0(spi_busy), .M0(1'bX), .CE(1'bX), .CLK(internal_160MHz), .LSR(n2932), 
    .OFX1(), .F1(), .Q1(), .OFX0(), .F0(\subg_i_spi/bit_count_4_N_218_0 ), 
    .Q0(\subg_i_spi/bit_count_0 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .LSRMUX("SIG"), 
    .LUT0_INITVAL(16'h9999), .LUT1_INITVAL(16'hE1E1), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1), 
    .CHECK_LSR(1'b1)) \subg_i_spi/SLICE_131 ( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(\subg_i_spi/bit_count_1 ), .B1(\subg_i_spi/bit_count_0 ), 
    .C1(\subg_i_spi/bit_count_2 ), .D1(1'bX), .DI1(\subg_i_spi/n1338 ), 
    .DI0(\subg_i_spi/n1342 ), .A0(\subg_i_spi/bit_count_1 ), 
    .B0(\subg_i_spi/bit_count_0 ), .C0(1'bX), .D0(1'bX), .M0(1'bX), 
    .CE(\subg_i_spi/internal_160MHz_enable_25 ), .CLK(internal_160MHz), 
    .LSR(n2932), .OFX1(), .F1(\subg_i_spi/n1338 ), 
    .Q1(\subg_i_spi/bit_count_2 ), .OFX0(), .F0(\subg_i_spi/n1342 ), 
    .Q0(\subg_i_spi/bit_count_1 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .LSRMUX("SIG"), 
    .LUT0_INITVAL(16'hF0E1), .LUT1_INITVAL(16'hFEFE), .REG0_SD("VHI"), 
    .CHECK_DI0(1'b1), .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) 
    \subg_i_spi/SLICE_132 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\subg_i_spi/bit_count_1 ), .B1(\subg_i_spi/bit_count_0 ), 
    .C1(\subg_i_spi/bit_count_2 ), .D1(1'bX), .DI1(1'bX), 
    .DI0(\subg_i_spi/n1344 ), .A0(\subg_i_spi/bit_count_1 ), 
    .B0(\subg_i_spi/bit_count_0 ), .C0(\subg_i_spi/bit_count_3 ), 
    .D0(\subg_i_spi/bit_count_2 ), .M0(1'bX), 
    .CE(\subg_i_spi/internal_160MHz_enable_25 ), .CLK(internal_160MHz), 
    .LSR(n2932), .OFX1(), .F1(\subg_i_spi/n2934 ), .Q1(), .OFX0(), 
    .F0(\subg_i_spi/n1344 ), .Q0(\subg_i_spi/bit_count_3 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hEEED), .LUT1_INITVAL(16'h0808), .REG0_SD("VHI"), 
    .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) SLICE_133( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(w_rx_09_fifo_push), .B1(stm_fpga_spare1_c), .C1(spi_busy), 
    .D1(1'bX), .DI1(1'bX), .DI0(\subg_i_spi/bit_count_4_N_184_4 ), 
    .A0(\subg_i_spi/bit_count_4 ), .B0(n2932), .C0(\subg_i_spi/bit_count_3 ), 
    .D0(\subg_i_spi/n2934 ), .M0(1'bX), .CE(internal_160MHz_enable_84), 
    .CLK(internal_160MHz), .LSR(1'bX), .OFX1(), .F1(n2932), .Q1(), .OFX0(), 
    .F0(\subg_i_spi/bit_count_4_N_184_4 ), .Q0(\subg_i_spi/bit_count_4 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hFB40), .REG0_SD("VHI"), .CHECK_DI0(1'b1), 
    .CHECK_CE(1'b1)) SLICE_134( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), .DI0(shift_reg_15_N_168_0), 
    .A0(spi_busy), .B0(n2947), .C0(w_rx_09_fifo_data_16), .D0(shift_reg_1), 
    .M0(1'bX), .CE(internal_160MHz_enable_84), .CLK(internal_160MHz), 
    .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), .F0(shift_reg_15_N_168_0), 
    .Q0(\subg_i_spi/shift_reg_0 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("VHI"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hDCFC), .LUT1_INITVAL(16'h8080), .REG0_SD("VHI"), 
    .CHECK_DI0(1'b1)) \subg_i_spi/SLICE_135 ( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(spi1_sck_c), .B1(\subg_i_spi/spi_clk_enable ), 
    .C1(spi_busy), .D1(1'bX), .DI1(1'bX), .DI0(\subg_i_spi/n1908 ), 
    .A0(\subg_i_spi/n2653 ), .B0(n2932), .C0(\subg_i_spi/spi_clk_enable ), 
    .D0(\subg_i_spi/internal_160MHz_enable_25 ), .M0(1'bX), .CE(1'bX), 
    .CLK(internal_160MHz), .LSR(1'bX), .OFX1(), 
    .F1(\subg_i_spi/internal_160MHz_enable_25 ), .Q1(), .OFX0(), 
    .F0(\subg_i_spi/n1908 ), .Q0(\subg_i_spi/spi_clk_enable ));
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .CHECK_M0(1'b1), .CHECK_CE(1'b1)) \subg_iddr/SLICE_136 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(sdr_rx_subg_c), .CE(data_rising), .CLK(internal_200MHz), .LSR(1'bX), 
    .OFX1(), .F1(), .Q1(), .OFX0(), .F0(), 
    .Q0(\subg_iddr/data_rising_capture ));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), 
    .GSR("DISABLED"), .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1), 
    .CHECK_CE(1'b1)) \subg_iddr/SLICE_137 ( 
    .M1(\subg_iddr/data_rising_capture ), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(1'bX), 
    .B0(1'bX), .C0(1'bX), .D0(1'bX), .M0(sdr_rx_subg_c), 
    .CE(\subg_iddr/internal_200MHz_enable_3 ), .CLK(internal_200MHz), 
    .LSR(1'bX), .OFX1(), .F1(), .Q1(\subg_iddr/fifo_data_1 ), .OFX0(), .F0(), 
    .Q0(\subg_iddr/fifo_data_0 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .LSRMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'h6666), .LUT1_INITVAL(16'h6666), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1), 
    .CHECK_LSR(1'b1)) \subg_iddr/fifo_inst/SLICE_138 ( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(\subg_iddr/fifo_inst/rcount_1 ), 
    .B1(\subg_iddr/fifo_inst/rcount_2 ), .C1(1'bX), .D1(1'bX), 
    .DI1(\subg_iddr/fifo_inst/r_gdata_1 ), 
    .DI0(\subg_iddr/fifo_inst/r_gdata_0 ), .A0(\subg_iddr/fifo_inst/rcount_0 ), 
    .B0(\subg_iddr/fifo_inst/rcount_1 ), .C0(1'bX), .D0(1'bX), .M0(1'bX), 
    .CE(\subg_iddr/fifo_inst/rden_i ), .CLK(internal_80MHz), 
    .LSR(main_reset_n_N_4), .OFX1(), .F1(\subg_iddr/fifo_inst/r_gdata_1 ), 
    .Q1(\subg_iddr/fifo_inst/r_gcount_1 ), .OFX0(), 
    .F0(\subg_iddr/fifo_inst/r_gdata_0 ), 
    .Q0(\subg_iddr/fifo_inst/r_gcount_0 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .LSRMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'h6666), .LUT1_INITVAL(16'h6666), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1), 
    .CHECK_LSR(1'b1)) \subg_iddr/fifo_inst/SLICE_139 ( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(\subg_iddr/fifo_inst/rcount_3 ), 
    .B1(\subg_iddr/fifo_inst/rcount_4 ), .C1(1'bX), .D1(1'bX), 
    .DI1(\subg_iddr/fifo_inst/r_gdata_3 ), 
    .DI0(\subg_iddr/fifo_inst/r_gdata_2 ), .A0(\subg_iddr/fifo_inst/rcount_2 ), 
    .B0(\subg_iddr/fifo_inst/rcount_3 ), .C0(1'bX), .D0(1'bX), .M0(1'bX), 
    .CE(\subg_iddr/fifo_inst/rden_i ), .CLK(internal_80MHz), 
    .LSR(main_reset_n_N_4), .OFX1(), .F1(\subg_iddr/fifo_inst/r_gdata_3 ), 
    .Q1(\subg_iddr/fifo_inst/r_gcount_3 ), .OFX0(), 
    .F0(\subg_iddr/fifo_inst/r_gdata_2 ), 
    .Q0(\subg_iddr/fifo_inst/r_gcount_2 ));
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), .LSRMUX("SIG"), 
    .SRMODE("ASYNC"), .CHECK_M0(1'b1), .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) 
    \subg_iddr/fifo_inst/SLICE_140 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), 
    .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(\subg_iddr/fifo_inst/rcount_4 ), .CE(\subg_iddr/fifo_inst/rden_i ), 
    .CLK(internal_80MHz), .LSR(main_reset_n_N_4), .OFX1(), .F1(), .Q1(), 
    .OFX0(), .F0(), .Q0(\subg_iddr/fifo_inst/r_gcount_4 ));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("VHI"), 
    .LSRMUX("SIG"), .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1), 
    .CHECK_LSR(1'b1)) \subg_iddr/fifo_inst/SLICE_141 ( 
    .M1(\subg_iddr/fifo_inst/r_gcount_1 ), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(1'bX), 
    .B0(1'bX), .C0(1'bX), .D0(1'bX), .M0(\subg_iddr/fifo_inst/r_gcount_0 ), 
    .CE(1'bX), .CLK(internal_200MHz), .LSR(main_reset_n_N_4), .OFX1(), .F1(), 
    .Q1(\subg_iddr/fifo_inst/r_gcount_w1 ), .OFX0(), .F0(), 
    .Q0(\subg_iddr/fifo_inst/r_gcount_w0 ));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("VHI"), 
    .LSRMUX("SIG"), .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1), 
    .CHECK_LSR(1'b1)) \subg_iddr/fifo_inst/SLICE_142 ( 
    .M1(\subg_iddr/fifo_inst/r_gcount_3 ), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(1'bX), 
    .B0(1'bX), .C0(1'bX), .D0(1'bX), .M0(\subg_iddr/fifo_inst/r_gcount_2 ), 
    .CE(1'bX), .CLK(internal_200MHz), .LSR(main_reset_n_N_4), .OFX1(), .F1(), 
    .Q1(\subg_iddr/fifo_inst/r_gcount_w3 ), .OFX0(), .F0(), 
    .Q0(\subg_iddr/fifo_inst/r_gcount_w2 ));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("VHI"), 
    .LSRMUX("SIG"), .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1), 
    .CHECK_LSR(1'b1)) \subg_iddr/fifo_inst/SLICE_143 ( 
    .M1(\subg_iddr/fifo_inst/r_gcount_w0 ), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(1'bX), 
    .B0(1'bX), .C0(1'bX), .D0(1'bX), .M0(\subg_iddr/fifo_inst/r_gcount_4 ), 
    .CE(1'bX), .CLK(internal_200MHz), .LSR(main_reset_n_N_4), .OFX1(), .F1(), 
    .Q1(\subg_iddr/fifo_inst/r_gcount_w20 ), .OFX0(), .F0(), 
    .Q0(\subg_iddr/fifo_inst/r_gcount_w4 ));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("VHI"), 
    .LSRMUX("SIG"), .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1), 
    .CHECK_LSR(1'b1)) \subg_iddr/fifo_inst/SLICE_144 ( 
    .M1(\subg_iddr/fifo_inst/r_gcount_w2 ), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(1'bX), 
    .B0(1'bX), .C0(1'bX), .D0(1'bX), .M0(\subg_iddr/fifo_inst/r_gcount_w1 ), 
    .CE(1'bX), .CLK(internal_200MHz), .LSR(main_reset_n_N_4), .OFX1(), .F1(), 
    .Q1(\subg_iddr/fifo_inst/r_gcount_w22 ), .OFX0(), .F0(), 
    .Q0(\subg_iddr/fifo_inst/r_gcount_w21 ));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("VHI"), 
    .LSRMUX("SIG"), .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1), 
    .CHECK_LSR(1'b1)) \subg_iddr/fifo_inst/SLICE_145 ( 
    .M1(\subg_iddr/fifo_inst/r_gcount_w4 ), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(1'bX), 
    .B0(1'bX), .C0(1'bX), .D0(1'bX), .M0(\subg_iddr/fifo_inst/r_gcount_w3 ), 
    .CE(1'bX), .CLK(internal_200MHz), .LSR(main_reset_n_N_4), .OFX1(), .F1(), 
    .Q1(\subg_iddr/fifo_inst/r_gcount_w24 ), .OFX0(), .F0(), 
    .Q0(\subg_iddr/fifo_inst/r_gcount_w23 ));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), 
    .LSRMUX("SIG"), .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1), 
    .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) \subg_iddr/fifo_inst/SLICE_146 ( 
    .M1(\subg_iddr/fifo_inst/rcount_1 ), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(1'bX), 
    .B0(1'bX), .C0(1'bX), .D0(1'bX), .M0(\subg_iddr/fifo_inst/rcount_0 ), 
    .CE(\subg_iddr/fifo_inst/rden_i ), .CLK(internal_80MHz), 
    .LSR(main_reset_n_N_4), .OFX1(), .F1(), .Q1(\subg_iddr/fifo_inst/rptr_1 ), 
    .OFX0(), .F0(), .Q0(\subg_iddr/fifo_inst/rptr_0 ));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), 
    .LSRMUX("SIG"), .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1), 
    .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) \subg_iddr/fifo_inst/SLICE_147 ( 
    .M1(\subg_iddr/fifo_inst/rcount_3 ), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(1'bX), 
    .B0(1'bX), .C0(1'bX), .D0(1'bX), .M0(\subg_iddr/fifo_inst/rcount_2 ), 
    .CE(\subg_iddr/fifo_inst/rden_i ), .CLK(internal_80MHz), 
    .LSR(main_reset_n_N_4), .OFX1(), .F1(), .Q1(\subg_iddr/fifo_inst/rptr_3 ), 
    .OFX0(), .F0(), .Q0(\subg_iddr/fifo_inst/rptr_2 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'h6666), .LUT1_INITVAL(16'h6666), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    \subg_iddr/fifo_inst/SLICE_149 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\subg_iddr/fifo_inst/wcount_1 ), .B1(\subg_iddr/fifo_inst/wcount_2 ), 
    .C1(1'bX), .D1(1'bX), .DI1(\subg_iddr/fifo_inst/w_gdata_1 ), 
    .DI0(\subg_iddr/fifo_inst/w_gdata_0 ), .A0(\subg_iddr/fifo_inst/wcount_0 ), 
    .B0(\subg_iddr/fifo_inst/wcount_1 ), .C0(1'bX), .D0(1'bX), .M0(1'bX), 
    .CE(\subg_iddr/fifo_inst/wren_i ), .CLK(internal_200MHz), .LSR(1'bX), 
    .OFX1(), .F1(\subg_iddr/fifo_inst/w_gdata_1 ), 
    .Q1(\subg_iddr/fifo_inst/w_gcount_1 ), .OFX0(), 
    .F0(\subg_iddr/fifo_inst/w_gdata_0 ), 
    .Q0(\subg_iddr/fifo_inst/w_gcount_0 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'h6666), .LUT1_INITVAL(16'h6666), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    \subg_iddr/fifo_inst/SLICE_150 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\subg_iddr/fifo_inst/wcount_3 ), .B1(\subg_iddr/fifo_inst/wcount_4 ), 
    .C1(1'bX), .D1(1'bX), .DI1(\subg_iddr/fifo_inst/w_gdata_3 ), 
    .DI0(\subg_iddr/fifo_inst/w_gdata_2 ), .A0(\subg_iddr/fifo_inst/wcount_2 ), 
    .B0(\subg_iddr/fifo_inst/wcount_3 ), .C0(1'bX), .D0(1'bX), .M0(1'bX), 
    .CE(\subg_iddr/fifo_inst/wren_i ), .CLK(internal_200MHz), .LSR(1'bX), 
    .OFX1(), .F1(\subg_iddr/fifo_inst/w_gdata_3 ), 
    .Q1(\subg_iddr/fifo_inst/w_gcount_3 ), .OFX0(), 
    .F0(\subg_iddr/fifo_inst/w_gdata_2 ), 
    .Q0(\subg_iddr/fifo_inst/w_gcount_2 ));
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .CHECK_M0(1'b1), .CHECK_CE(1'b1)) \subg_iddr/fifo_inst/SLICE_151 ( 
    .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), 
    .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), 
    .D0(1'bX), .M0(\subg_iddr/fifo_inst/wcount_4 ), 
    .CE(\subg_iddr/fifo_inst/wren_i ), .CLK(internal_200MHz), .LSR(1'bX), 
    .OFX1(), .F1(), .Q1(), .OFX0(), .F0(), 
    .Q0(\subg_iddr/fifo_inst/w_gcount_4 ));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("VHI"), 
    .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1)) 
    \subg_iddr/fifo_inst/SLICE_152 ( .M1(\subg_iddr/fifo_inst/w_gcount_1 ), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(\subg_iddr/fifo_inst/w_gcount_0 ), .CE(1'bX), .CLK(internal_80MHz), 
    .LSR(1'bX), .OFX1(), .F1(), .Q1(\subg_iddr/fifo_inst/w_gcount_r1 ), 
    .OFX0(), .F0(), .Q0(\subg_iddr/fifo_inst/w_gcount_r0 ));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("VHI"), 
    .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1)) 
    \subg_iddr/fifo_inst/SLICE_153 ( .M1(\subg_iddr/fifo_inst/w_gcount_3 ), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(\subg_iddr/fifo_inst/w_gcount_2 ), .CE(1'bX), .CLK(internal_80MHz), 
    .LSR(1'bX), .OFX1(), .F1(), .Q1(\subg_iddr/fifo_inst/w_gcount_r3 ), 
    .OFX0(), .F0(), .Q0(\subg_iddr/fifo_inst/w_gcount_r2 ));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("VHI"), 
    .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1)) 
    \subg_iddr/fifo_inst/SLICE_154 ( .M1(\subg_iddr/fifo_inst/w_gcount_r0 ), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(\subg_iddr/fifo_inst/w_gcount_4 ), .CE(1'bX), .CLK(internal_80MHz), 
    .LSR(1'bX), .OFX1(), .F1(), .Q1(\subg_iddr/fifo_inst/w_gcount_r20 ), 
    .OFX0(), .F0(), .Q0(\subg_iddr/fifo_inst/w_gcount_r4 ));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("VHI"), 
    .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1)) 
    \subg_iddr/fifo_inst/SLICE_155 ( .M1(\subg_iddr/fifo_inst/w_gcount_r2 ), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(\subg_iddr/fifo_inst/w_gcount_r1 ), .CE(1'bX), .CLK(internal_80MHz), 
    .LSR(1'bX), .OFX1(), .F1(), .Q1(\subg_iddr/fifo_inst/w_gcount_r22 ), 
    .OFX0(), .F0(), .Q0(\subg_iddr/fifo_inst/w_gcount_r21 ));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("VHI"), 
    .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1)) 
    \subg_iddr/fifo_inst/SLICE_156 ( .M1(\subg_iddr/fifo_inst/w_gcount_r4 ), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(\subg_iddr/fifo_inst/w_gcount_r3 ), .CE(1'bX), .CLK(internal_80MHz), 
    .LSR(1'bX), .OFX1(), .F1(), .Q1(\subg_iddr/fifo_inst/w_gcount_r24 ), 
    .OFX0(), .F0(), .Q0(\subg_iddr/fifo_inst/w_gcount_r23 ));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), 
    .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1), .CHECK_CE(1'b1)) 
    \subg_iddr/fifo_inst/SLICE_157 ( .M1(\subg_iddr/fifo_inst/wcount_1 ), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(\subg_iddr/fifo_inst/wcount_0 ), .CE(\subg_iddr/fifo_inst/wren_i ), 
    .CLK(internal_200MHz), .LSR(1'bX), .OFX1(), .F1(), 
    .Q1(\subg_iddr/fifo_inst/wptr_1 ), .OFX0(), .F0(), 
    .Q0(\subg_iddr/fifo_inst/wptr_0 ));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), 
    .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1), .CHECK_CE(1'b1)) 
    \subg_iddr/fifo_inst/SLICE_158 ( .M1(\subg_iddr/fifo_inst/wcount_3 ), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(\subg_iddr/fifo_inst/wcount_2 ), .CE(\subg_iddr/fifo_inst/wren_i ), 
    .CLK(internal_200MHz), .LSR(1'bX), .OFX1(), .F1(), 
    .Q1(\subg_iddr/fifo_inst/wptr_3 ), .OFX0(), .F0(), 
    .Q0(\subg_iddr/fifo_inst/wptr_2 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("VHI"), .LSRMUX("INV"), 
    .LUT0_INITVAL(16'h5555), .REG0_SD("VHI"), .CHECK_DI0(1'b1), 
    .CHECK_LSR(1'b1)) \subg_iddr/SLICE_160 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(\subg_iddr/fifo_full_N_81 ), .A0(\subg_iddr/fifo_full ), .B0(1'bX), 
    .C0(1'bX), .D0(1'bX), .M0(1'bX), .CE(1'bX), .CLK(internal_200MHz), 
    .LSR(data_falling), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(\subg_iddr/fifo_full_N_81 ), .Q0(\subg_iddr/fifo_wr_en ));
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("VHI"), .SRMODE("ASYNC"), 
    .CHECK_M0(1'b1)) \subg_iddr/SLICE_161 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), 
    .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), .M0(sdr_rxclk_c), .CE(1'bX), 
    .CLK(internal_200MHz), .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), .F0(), 
    .Q0(\subg_iddr/sdr_rxclk_last ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("VHI"), .LSRMUX("SIG"), 
    .LUT0_INITVAL(16'h78F0), .LUT1_INITVAL(16'hFDFD), .REG0_SD("VHI"), 
    .CHECK_DI0(1'b1), .CHECK_LSR(1'b1)) \subg_q_spi/SLICE_162 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(\subg_q_spi/bit_count_0 ), 
    .B1(\subg_q_spi/n8 ), .C1(\subg_q_spi/bit_count_3 ), .D1(1'bX), .DI1(1'bX), 
    .DI0(\subg_q_spi/bit_count_4_N_218_0 ), .A0(fpga_ufl_p7_c), 
    .B0(\subg_q_spi/spi_clk_enable ), .C0(\subg_q_spi/bit_count_0 ), 
    .D0(spi_busy_adj_237), .M0(1'bX), .CE(1'bX), .CLK(internal_160MHz), 
    .LSR(n2938), .OFX1(), .F1(n2681), .Q1(), .OFX0(), 
    .F0(\subg_q_spi/bit_count_4_N_218_0 ), .Q0(\subg_q_spi/bit_count_0 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .LSRMUX("SIG"), 
    .LUT0_INITVAL(16'h9999), .LUT1_INITVAL(16'hE1E1), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1), 
    .CHECK_LSR(1'b1)) \subg_q_spi/SLICE_163 ( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(\subg_q_spi/bit_count_1 ), .B1(\subg_q_spi/bit_count_0 ), 
    .C1(\subg_q_spi/bit_count_2 ), .D1(1'bX), .DI1(\subg_q_spi/n1332 ), 
    .DI0(\subg_q_spi/n1326 ), .A0(\subg_q_spi/bit_count_1 ), 
    .B0(\subg_q_spi/bit_count_0 ), .C0(1'bX), .D0(1'bX), .M0(1'bX), 
    .CE(\subg_q_spi/internal_160MHz_enable_43 ), .CLK(internal_160MHz), 
    .LSR(n2938), .OFX1(), .F1(\subg_q_spi/n1332 ), 
    .Q1(\subg_q_spi/bit_count_2 ), .OFX0(), .F0(\subg_q_spi/n1326 ), 
    .Q0(\subg_q_spi/bit_count_1 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .LSRMUX("SIG"), 
    .LUT0_INITVAL(16'hF0E1), .LUT1_INITVAL(16'hFEFE), .REG0_SD("VHI"), 
    .CHECK_DI0(1'b1), .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) 
    \subg_q_spi/SLICE_164 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\subg_q_spi/bit_count_1 ), .B1(\subg_q_spi/bit_count_0 ), 
    .C1(\subg_q_spi/bit_count_2 ), .D1(1'bX), .DI1(1'bX), 
    .DI0(\subg_q_spi/n1322 ), .A0(\subg_q_spi/bit_count_1 ), 
    .B0(\subg_q_spi/bit_count_0 ), .C0(\subg_q_spi/bit_count_3 ), 
    .D0(\subg_q_spi/bit_count_2 ), .M0(1'bX), 
    .CE(\subg_q_spi/internal_160MHz_enable_43 ), .CLK(internal_160MHz), 
    .LSR(n2938), .OFX1(), .F1(\subg_q_spi/n2933 ), .Q1(), .OFX0(), 
    .F0(\subg_q_spi/n1322 ), .Q0(\subg_q_spi/bit_count_3 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hEEED), .LUT1_INITVAL(16'h0808), .REG0_SD("VHI"), 
    .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) SLICE_165( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(w_rx_09_fifo_push), .B1(stm_fpga_spare1_c), 
    .C1(spi_busy_adj_237), .D1(1'bX), .DI1(1'bX), 
    .DI0(\subg_q_spi/bit_count_4_N_184_4 ), .A0(\subg_q_spi/bit_count_4 ), 
    .B0(n2938), .C0(\subg_q_spi/bit_count_3 ), .D0(\subg_q_spi/n2933 ), 
    .M0(1'bX), .CE(internal_160MHz_enable_83), .CLK(internal_160MHz), 
    .LSR(1'bX), .OFX1(), .F1(n2938), .Q1(), .OFX0(), 
    .F0(\subg_q_spi/bit_count_4_N_184_4 ), .Q0(\subg_q_spi/bit_count_4 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hFB40), .LUT1_INITVAL(16'h8888), .REG0_SD("VHI"), 
    .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) SLICE_166( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(w_rx_09_fifo_push), .B1(stm_fpga_spare1_c), .C1(1'bX), 
    .D1(1'bX), .DI1(1'bX), .DI0(shift_reg_15_N_168_0_adj_267), 
    .A0(spi_busy_adj_237), .B0(n2947), .C0(w_rx_09_fifo_data_0), 
    .D0(shift_reg_1_adj_252), .M0(1'bX), .CE(internal_160MHz_enable_83), 
    .CLK(internal_160MHz), .LSR(1'bX), .OFX1(), .F1(n2947), .Q1(), .OFX0(), 
    .F0(shift_reg_15_N_168_0_adj_267), .Q0(\subg_q_spi/shift_reg_0 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("VHI"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hDCFC), .LUT1_INITVAL(16'h8080), .REG0_SD("VHI"), 
    .CHECK_DI0(1'b1)) \subg_q_spi/SLICE_167 ( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(fpga_ufl_p7_c), .B1(\subg_q_spi/spi_clk_enable ), 
    .C1(spi_busy_adj_237), .D1(1'bX), .DI1(1'bX), .DI0(\subg_q_spi/n1900 ), 
    .A0(\subg_q_spi/n2641 ), .B0(n2938), .C0(\subg_q_spi/spi_clk_enable ), 
    .D0(\subg_q_spi/internal_160MHz_enable_43 ), .M0(1'bX), .CE(1'bX), 
    .CLK(internal_160MHz), .LSR(1'bX), .OFX1(), 
    .F1(\subg_q_spi/internal_160MHz_enable_43 ), .Q1(), .OFX0(), 
    .F0(\subg_q_spi/n1900 ), .Q0(\subg_q_spi/spi_clk_enable ));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("INV"), 
    .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1), .CHECK_CE(1'b1)) 
    \subg_iddr/SLICE_168 ( .M1(\subg_iddr/fifo_out_0 ), .FXA(1'bX), .FXB(1'bX), 
    .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), 
    .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), .M0(\subg_iddr/fifo_out_1 ), 
    .CE(\subg_iddr/fifo_empty ), .CLK(internal_80MHz), .LSR(1'bX), .OFX1(), 
    .F1(), .Q1(w_lvds_rx_09_d1), .OFX0(), .F0(), .Q0(w_lvds_rx_09_d0));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("INV"), 
    .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1), .CHECK_CE(1'b1)) 
    \wifi_iddr/SLICE_169 ( .M1(\wifi_iddr/fifo_out_0 ), .FXA(1'bX), .FXB(1'bX), 
    .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), 
    .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), .M0(\wifi_iddr/fifo_out_1 ), 
    .CE(\wifi_iddr/fifo_empty ), .CLK(internal_80MHz), .LSR(1'bX), .OFX1(), 
    .F1(), .Q1(w_lvds_rx_24_d1), .OFX0(), .F0(), .Q0(w_lvds_rx_24_d0));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .GSR("DISABLED"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hA088), .LUT1_INITVAL(16'hF1F1), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    SLICE_170( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(o_debug_state_0), 
    .B1(o_debug_state_1), .C1(w_lvds_rx_09_d0), .D1(1'bX), .DI1(n357), 
    .DI0(n358), .A0(w_lvds_rx_09_d1), .B0(o_debug_state_0), .C0(n2949), 
    .D0(o_debug_state_1), .M0(1'bX), 
    .CE(\lvds_rx_09_inst/internal_80MHz_enable_68 ), .CLK(internal_80MHz), 
    .LSR(1'bX), .OFX1(), .F1(n357), .Q1(w_rx_09_fifo_data_1), .OFX0(), 
    .F0(n358), .Q0(w_rx_09_fifo_data_0));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .GSR("DISABLED"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hE0E0), .LUT1_INITVAL(16'hE0E0), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    SLICE_171( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(o_debug_state_0), 
    .B1(o_debug_state_1), .C1(w_rx_09_fifo_data_1), .D1(1'bX), .DI1(n355), 
    .DI0(n356), .A0(o_debug_state_0), .B0(o_debug_state_1), 
    .C0(w_rx_09_fifo_data_0), .D0(1'bX), .M0(1'bX), 
    .CE(\lvds_rx_09_inst/internal_80MHz_enable_68 ), .CLK(internal_80MHz), 
    .LSR(1'bX), .OFX1(), .F1(n355), .Q1(w_rx_09_fifo_data_3), .OFX0(), 
    .F0(n356), .Q0(w_rx_09_fifo_data_2));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .GSR("DISABLED"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hE0E0), .LUT1_INITVAL(16'hE0E0), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    SLICE_172( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(o_debug_state_0), 
    .B1(o_debug_state_1), .C1(w_rx_09_fifo_data_3), .D1(1'bX), .DI1(n353), 
    .DI0(n354), .A0(o_debug_state_0), .B0(o_debug_state_1), 
    .C0(w_rx_09_fifo_data_2), .D0(1'bX), .M0(1'bX), 
    .CE(\lvds_rx_09_inst/internal_80MHz_enable_68 ), .CLK(internal_80MHz), 
    .LSR(1'bX), .OFX1(), .F1(n353), .Q1(w_rx_09_fifo_data_5), .OFX0(), 
    .F0(n354), .Q0(w_rx_09_fifo_data_4));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .GSR("DISABLED"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hE0E0), .LUT1_INITVAL(16'hE0E0), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    SLICE_173( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(o_debug_state_0), 
    .B1(o_debug_state_1), .C1(w_rx_09_fifo_data_5), .D1(1'bX), .DI1(n351), 
    .DI0(n352), .A0(o_debug_state_0), .B0(o_debug_state_1), 
    .C0(w_rx_09_fifo_data_4), .D0(1'bX), .M0(1'bX), 
    .CE(\lvds_rx_09_inst/internal_80MHz_enable_68 ), .CLK(internal_80MHz), 
    .LSR(1'bX), .OFX1(), .F1(n351), .Q1(w_rx_09_fifo_data_7), .OFX0(), 
    .F0(n352), .Q0(w_rx_09_fifo_data_6));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .GSR("DISABLED"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hE0E0), .LUT1_INITVAL(16'hE0E0), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    SLICE_174( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(o_debug_state_0), 
    .B1(o_debug_state_1), .C1(w_rx_09_fifo_data_7), .D1(1'bX), .DI1(n349), 
    .DI0(n350), .A0(o_debug_state_0), .B0(o_debug_state_1), 
    .C0(w_rx_09_fifo_data_6), .D0(1'bX), .M0(1'bX), 
    .CE(\lvds_rx_09_inst/internal_80MHz_enable_68 ), .CLK(internal_80MHz), 
    .LSR(1'bX), .OFX1(), .F1(n349), .Q1(w_rx_09_fifo_data_9), .OFX0(), 
    .F0(n350), .Q0(w_rx_09_fifo_data_8));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .GSR("DISABLED"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hE0E0), .LUT1_INITVAL(16'hE0E0), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    SLICE_175( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(o_debug_state_0), 
    .B1(o_debug_state_1), .C1(w_rx_09_fifo_data_9), .D1(1'bX), .DI1(n347), 
    .DI0(n348), .A0(o_debug_state_0), .B0(o_debug_state_1), 
    .C0(w_rx_09_fifo_data_8), .D0(1'bX), .M0(1'bX), 
    .CE(\lvds_rx_09_inst/internal_80MHz_enable_68 ), .CLK(internal_80MHz), 
    .LSR(1'bX), .OFX1(), .F1(n347), .Q1(w_rx_09_fifo_data_11), .OFX0(), 
    .F0(n348), .Q0(w_rx_09_fifo_data_10));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .GSR("DISABLED"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hE0E0), .LUT1_INITVAL(16'hE0E0), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    SLICE_176( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(o_debug_state_0), 
    .B1(o_debug_state_1), .C1(w_rx_09_fifo_data_11), .D1(1'bX), .DI1(n345), 
    .DI0(n346), .A0(o_debug_state_0), .B0(o_debug_state_1), 
    .C0(w_rx_09_fifo_data_10), .D0(1'bX), .M0(1'bX), 
    .CE(\lvds_rx_09_inst/internal_80MHz_enable_68 ), .CLK(internal_80MHz), 
    .LSR(1'bX), .OFX1(), .F1(n345), .Q1(w_rx_09_fifo_data_13), .OFX0(), 
    .F0(n346), .Q0(w_rx_09_fifo_data_12));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .GSR("DISABLED"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hE0E0), .LUT1_INITVAL(16'hE0E0), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    SLICE_177( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(o_debug_state_0), 
    .B1(o_debug_state_1), .C1(w_rx_09_fifo_data_13), .D1(1'bX), .DI1(n343), 
    .DI0(n344), .A0(o_debug_state_0), .B0(o_debug_state_1), 
    .C0(w_rx_09_fifo_data_12), .D0(1'bX), .M0(1'bX), 
    .CE(\lvds_rx_09_inst/internal_80MHz_enable_68 ), .CLK(internal_80MHz), 
    .LSR(1'bX), .OFX1(), .F1(n343), .Q1(w_rx_09_fifo_data_15), .OFX0(), 
    .F0(n344), .Q0(w_rx_09_fifo_data_14));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .GSR("DISABLED"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hE0E0), .LUT1_INITVAL(16'hE0E0), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    SLICE_178( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(o_debug_state_0), 
    .B1(o_debug_state_1), .C1(w_rx_09_fifo_data_15), .D1(1'bX), .DI1(n341), 
    .DI0(n342), .A0(o_debug_state_0), .B0(o_debug_state_1), 
    .C0(w_rx_09_fifo_data_14), .D0(1'bX), .M0(1'bX), 
    .CE(\lvds_rx_09_inst/internal_80MHz_enable_68 ), .CLK(internal_80MHz), 
    .LSR(1'bX), .OFX1(), .F1(n341), .Q1(w_rx_09_fifo_data_17), .OFX0(), 
    .F0(n342), .Q0(w_rx_09_fifo_data_16));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .GSR("DISABLED"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hE0E0), .LUT1_INITVAL(16'hE0E0), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    SLICE_179( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(o_debug_state_0), 
    .B1(o_debug_state_1), .C1(w_rx_09_fifo_data_17), .D1(1'bX), .DI1(n339), 
    .DI0(n340), .A0(o_debug_state_0), .B0(o_debug_state_1), 
    .C0(w_rx_09_fifo_data_16), .D0(1'bX), .M0(1'bX), 
    .CE(\lvds_rx_09_inst/internal_80MHz_enable_68 ), .CLK(internal_80MHz), 
    .LSR(1'bX), .OFX1(), .F1(n339), .Q1(w_rx_09_fifo_data_19), .OFX0(), 
    .F0(n340), .Q0(w_rx_09_fifo_data_18));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .GSR("DISABLED"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hE0E0), .LUT1_INITVAL(16'hE0E0), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    SLICE_180( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(o_debug_state_0), 
    .B1(o_debug_state_1), .C1(w_rx_09_fifo_data_19), .D1(1'bX), .DI1(n337), 
    .DI0(n338), .A0(o_debug_state_0), .B0(o_debug_state_1), 
    .C0(w_rx_09_fifo_data_18), .D0(1'bX), .M0(1'bX), 
    .CE(\lvds_rx_09_inst/internal_80MHz_enable_68 ), .CLK(internal_80MHz), 
    .LSR(1'bX), .OFX1(), .F1(n337), .Q1(w_rx_09_fifo_data_21), .OFX0(), 
    .F0(n338), .Q0(w_rx_09_fifo_data_20));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .GSR("DISABLED"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hE0E0), .LUT1_INITVAL(16'hE0E0), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    SLICE_181( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(o_debug_state_0), 
    .B1(o_debug_state_1), .C1(w_rx_09_fifo_data_21), .D1(1'bX), .DI1(n335), 
    .DI0(n336), .A0(o_debug_state_0), .B0(o_debug_state_1), 
    .C0(w_rx_09_fifo_data_20), .D0(1'bX), .M0(1'bX), 
    .CE(\lvds_rx_09_inst/internal_80MHz_enable_68 ), .CLK(internal_80MHz), 
    .LSR(1'bX), .OFX1(), .F1(n335), .Q1(w_rx_09_fifo_data_23), .OFX0(), 
    .F0(n336), .Q0(w_rx_09_fifo_data_22));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .GSR("DISABLED"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hE0E0), .LUT1_INITVAL(16'hE0E0), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    SLICE_182( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(o_debug_state_0), 
    .B1(o_debug_state_1), .C1(w_rx_09_fifo_data_23), .D1(1'bX), .DI1(n333), 
    .DI0(n334), .A0(o_debug_state_0), .B0(o_debug_state_1), 
    .C0(w_rx_09_fifo_data_22), .D0(1'bX), .M0(1'bX), 
    .CE(\lvds_rx_09_inst/internal_80MHz_enable_68 ), .CLK(internal_80MHz), 
    .LSR(1'bX), .OFX1(), .F1(n333), .Q1(w_rx_09_fifo_data_25), .OFX0(), 
    .F0(n334), .Q0(w_rx_09_fifo_data_24));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .GSR("DISABLED"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hE0E0), .LUT1_INITVAL(16'hE0E0), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    SLICE_183( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(o_debug_state_0), 
    .B1(o_debug_state_1), .C1(w_rx_09_fifo_data_25), .D1(1'bX), .DI1(n331), 
    .DI0(n332), .A0(o_debug_state_0), .B0(o_debug_state_1), 
    .C0(w_rx_09_fifo_data_24), .D0(1'bX), .M0(1'bX), 
    .CE(\lvds_rx_09_inst/internal_80MHz_enable_68 ), .CLK(internal_80MHz), 
    .LSR(1'bX), .OFX1(), .F1(n331), .Q1(w_rx_09_fifo_data_27), .OFX0(), 
    .F0(n332), .Q0(w_rx_09_fifo_data_26));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .GSR("DISABLED"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hE0E0), .LUT1_INITVAL(16'hE0E0), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    SLICE_184( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(o_debug_state_0), 
    .B1(o_debug_state_1), .C1(w_rx_09_fifo_data_27), .D1(1'bX), .DI1(n329), 
    .DI0(n330), .A0(o_debug_state_0), .B0(o_debug_state_1), 
    .C0(w_rx_09_fifo_data_26), .D0(1'bX), .M0(1'bX), 
    .CE(\lvds_rx_09_inst/internal_80MHz_enable_68 ), .CLK(internal_80MHz), 
    .LSR(1'bX), .OFX1(), .F1(n329), .Q1(w_rx_09_fifo_data_29), .OFX0(), 
    .F0(n330), .Q0(w_rx_09_fifo_data_28));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .GSR("DISABLED"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hE0E0), .LUT1_INITVAL(16'hE0E0), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    SLICE_185( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(o_debug_state_0), 
    .B1(o_debug_state_1), .C1(w_rx_09_fifo_data_29), .D1(1'bX), .DI1(n327), 
    .DI0(n328), .A0(o_debug_state_0), .B0(o_debug_state_1), 
    .C0(w_rx_09_fifo_data_28), .D0(1'bX), .M0(1'bX), 
    .CE(\lvds_rx_09_inst/internal_80MHz_enable_68 ), .CLK(internal_80MHz), 
    .LSR(1'bX), .OFX1(), .F1(n327), .Q1(w_rx_09_fifo_data_31), .OFX0(), 
    .F0(n328), .Q0(w_rx_09_fifo_data_30));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'h0010), .LUT1_INITVAL(16'h00FE), .REG0_SD("VHI"), 
    .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) \lvds_rx_09_inst/SLICE_186 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(r_phase_count_0), .B1(r_phase_count_1), 
    .C1(r_phase_count_2), .D1(o_debug_state_0), .DI1(1'bX), 
    .DI0(\lvds_rx_09_inst/o_fifo_push_N_159 ), .A0(r_phase_count_0), 
    .B0(r_phase_count_1), .C0(o_debug_state_1), .D0(r_phase_count_2), 
    .M0(1'bX), .CE(\lvds_rx_09_inst/internal_80MHz_enable_30 ), 
    .CLK(internal_80MHz), .LSR(1'bX), .OFX1(), .F1(\lvds_rx_09_inst/n2929 ), 
    .Q1(), .OFX0(), .F0(\lvds_rx_09_inst/o_fifo_push_N_159 ), 
    .Q0(w_rx_09_fifo_push));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .GSR("DISABLED"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'h1F1F), .LUT1_INITVAL(16'hE0E0), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    SLICE_187( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(o_debug_state_0_adj_231), 
    .B1(o_debug_state_1_adj_230), .C1(o_fifo_data_0), .D1(1'bX), .DI1(n564), 
    .DI0(n2259), .A0(o_debug_state_0_adj_231), .B0(o_debug_state_1_adj_230), 
    .C0(w_lvds_rx_24_d0), .D0(1'bX), .M0(1'bX), 
    .CE(\lvds_rx_24_inst/internal_80MHz_enable_56 ), .CLK(internal_80MHz), 
    .LSR(1'bX), .OFX1(), .F1(n564), .Q1(w_rx_24_fifo_data_2), .OFX0(), 
    .F0(n2259), .Q0(w_rx_24_fifo_data_1));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .GSR("DISABLED"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hE0E0), .LUT1_INITVAL(16'hE0E0), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    SLICE_188( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(o_debug_state_0_adj_231), 
    .B1(o_debug_state_1_adj_230), .C1(w_rx_24_fifo_data_2), .D1(1'bX), 
    .DI1(n562), .DI0(n563), .A0(o_debug_state_0_adj_231), 
    .B0(o_debug_state_1_adj_230), .C0(w_rx_24_fifo_data_1), .D0(1'bX), 
    .M0(1'bX), .CE(\lvds_rx_24_inst/internal_80MHz_enable_56 ), 
    .CLK(internal_80MHz), .LSR(1'bX), .OFX1(), .F1(n562), 
    .Q1(w_rx_24_fifo_data_4), .OFX0(), .F0(n563), .Q0(w_rx_24_fifo_data_3));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .GSR("DISABLED"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hE0E0), .LUT1_INITVAL(16'hE0E0), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    SLICE_189( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(o_debug_state_0_adj_231), 
    .B1(o_debug_state_1_adj_230), .C1(w_rx_24_fifo_data_4), .D1(1'bX), 
    .DI1(n560), .DI0(n561), .A0(o_debug_state_0_adj_231), 
    .B0(o_debug_state_1_adj_230), .C0(w_rx_24_fifo_data_3), .D0(1'bX), 
    .M0(1'bX), .CE(\lvds_rx_24_inst/internal_80MHz_enable_56 ), 
    .CLK(internal_80MHz), .LSR(1'bX), .OFX1(), .F1(n560), 
    .Q1(w_rx_24_fifo_data_6), .OFX0(), .F0(n561), .Q0(w_rx_24_fifo_data_5));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .GSR("DISABLED"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hE0E0), .LUT1_INITVAL(16'hE0E0), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    SLICE_190( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(o_debug_state_0_adj_231), 
    .B1(o_debug_state_1_adj_230), .C1(w_rx_24_fifo_data_6), .D1(1'bX), 
    .DI1(n558), .DI0(n559), .A0(o_debug_state_0_adj_231), 
    .B0(o_debug_state_1_adj_230), .C0(w_rx_24_fifo_data_5), .D0(1'bX), 
    .M0(1'bX), .CE(\lvds_rx_24_inst/internal_80MHz_enable_56 ), 
    .CLK(internal_80MHz), .LSR(1'bX), .OFX1(), .F1(n558), 
    .Q1(w_rx_24_fifo_data_8), .OFX0(), .F0(n559), .Q0(w_rx_24_fifo_data_7));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .GSR("DISABLED"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hE0E0), .LUT1_INITVAL(16'hE0E0), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    SLICE_191( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(o_debug_state_0_adj_231), 
    .B1(o_debug_state_1_adj_230), .C1(w_rx_24_fifo_data_8), .D1(1'bX), 
    .DI1(n556), .DI0(n557), .A0(o_debug_state_0_adj_231), 
    .B0(o_debug_state_1_adj_230), .C0(w_rx_24_fifo_data_7), .D0(1'bX), 
    .M0(1'bX), .CE(\lvds_rx_24_inst/internal_80MHz_enable_56 ), 
    .CLK(internal_80MHz), .LSR(1'bX), .OFX1(), .F1(n556), 
    .Q1(w_rx_24_fifo_data_10), .OFX0(), .F0(n557), .Q0(w_rx_24_fifo_data_9));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .GSR("DISABLED"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hE0E0), .LUT1_INITVAL(16'hE0E0), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    SLICE_192( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(o_debug_state_0_adj_231), 
    .B1(o_debug_state_1_adj_230), .C1(w_rx_24_fifo_data_10), .D1(1'bX), 
    .DI1(n554), .DI0(n555), .A0(o_debug_state_0_adj_231), 
    .B0(o_debug_state_1_adj_230), .C0(w_rx_24_fifo_data_9), .D0(1'bX), 
    .M0(1'bX), .CE(\lvds_rx_24_inst/internal_80MHz_enable_56 ), 
    .CLK(internal_80MHz), .LSR(1'bX), .OFX1(), .F1(n554), 
    .Q1(w_rx_24_fifo_data_12), .OFX0(), .F0(n555), .Q0(w_rx_24_fifo_data_11));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .GSR("DISABLED"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hE0E0), .LUT1_INITVAL(16'hE0E0), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    SLICE_193( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(o_debug_state_0_adj_231), 
    .B1(o_debug_state_1_adj_230), .C1(o_fifo_data_15), .D1(1'bX), .DI1(n549), 
    .DI0(n553), .A0(o_debug_state_0_adj_231), .B0(o_debug_state_1_adj_230), 
    .C0(w_rx_24_fifo_data_11), .D0(1'bX), .M0(1'bX), 
    .CE(\lvds_rx_24_inst/internal_80MHz_enable_56 ), .CLK(internal_80MHz), 
    .LSR(1'bX), .OFX1(), .F1(n549), .Q1(w_rx_24_fifo_data_17), .OFX0(), 
    .F0(n553), .Q0(w_rx_24_fifo_data_13));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .GSR("DISABLED"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hE0E0), .LUT1_INITVAL(16'hE0E0), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    SLICE_194( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(o_debug_state_0_adj_231), 
    .B1(o_debug_state_1_adj_230), .C1(w_rx_24_fifo_data_17), .D1(1'bX), 
    .DI1(n547), .DI0(n548), .A0(o_debug_state_0_adj_231), 
    .B0(o_debug_state_1_adj_230), .C0(o_fifo_data_16), .D0(1'bX), .M0(1'bX), 
    .CE(\lvds_rx_24_inst/internal_80MHz_enable_56 ), .CLK(internal_80MHz), 
    .LSR(1'bX), .OFX1(), .F1(n547), .Q1(w_rx_24_fifo_data_19), .OFX0(), 
    .F0(n548), .Q0(w_rx_24_fifo_data_18));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .GSR("DISABLED"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hE0E0), .LUT1_INITVAL(16'hE0E0), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    SLICE_195( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(o_debug_state_0_adj_231), 
    .B1(o_debug_state_1_adj_230), .C1(w_rx_24_fifo_data_19), .D1(1'bX), 
    .DI1(n545), .DI0(n546), .A0(o_debug_state_0_adj_231), 
    .B0(o_debug_state_1_adj_230), .C0(w_rx_24_fifo_data_18), .D0(1'bX), 
    .M0(1'bX), .CE(\lvds_rx_24_inst/internal_80MHz_enable_56 ), 
    .CLK(internal_80MHz), .LSR(1'bX), .OFX1(), .F1(n545), 
    .Q1(w_rx_24_fifo_data_21), .OFX0(), .F0(n546), .Q0(w_rx_24_fifo_data_20));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .GSR("DISABLED"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hE0E0), .LUT1_INITVAL(16'hE0E0), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    SLICE_196( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(o_debug_state_0_adj_231), 
    .B1(o_debug_state_1_adj_230), .C1(w_rx_24_fifo_data_21), .D1(1'bX), 
    .DI1(n543), .DI0(n544), .A0(o_debug_state_0_adj_231), 
    .B0(o_debug_state_1_adj_230), .C0(w_rx_24_fifo_data_20), .D0(1'bX), 
    .M0(1'bX), .CE(\lvds_rx_24_inst/internal_80MHz_enable_56 ), 
    .CLK(internal_80MHz), .LSR(1'bX), .OFX1(), .F1(n543), 
    .Q1(w_rx_24_fifo_data_23), .OFX0(), .F0(n544), .Q0(w_rx_24_fifo_data_22));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .GSR("DISABLED"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hE0E0), .LUT1_INITVAL(16'hE0E0), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    SLICE_197( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(o_debug_state_0_adj_231), 
    .B1(o_debug_state_1_adj_230), .C1(w_rx_24_fifo_data_23), .D1(1'bX), 
    .DI1(n541), .DI0(n542), .A0(o_debug_state_0_adj_231), 
    .B0(o_debug_state_1_adj_230), .C0(w_rx_24_fifo_data_22), .D0(1'bX), 
    .M0(1'bX), .CE(\lvds_rx_24_inst/internal_80MHz_enable_56 ), 
    .CLK(internal_80MHz), .LSR(1'bX), .OFX1(), .F1(n541), 
    .Q1(w_rx_24_fifo_data_25), .OFX0(), .F0(n542), .Q0(w_rx_24_fifo_data_24));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .GSR("DISABLED"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hE0E0), .LUT1_INITVAL(16'hE0E0), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    SLICE_198( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(o_debug_state_0_adj_231), 
    .B1(o_debug_state_1_adj_230), .C1(w_rx_24_fifo_data_25), .D1(1'bX), 
    .DI1(n539), .DI0(n540), .A0(o_debug_state_0_adj_231), 
    .B0(o_debug_state_1_adj_230), .C0(w_rx_24_fifo_data_24), .D0(1'bX), 
    .M0(1'bX), .CE(\lvds_rx_24_inst/internal_80MHz_enable_56 ), 
    .CLK(internal_80MHz), .LSR(1'bX), .OFX1(), .F1(n539), 
    .Q1(w_rx_24_fifo_data_27), .OFX0(), .F0(n540), .Q0(w_rx_24_fifo_data_26));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .GSR("DISABLED"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hE0E0), .LUT1_INITVAL(16'hE0E0), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    SLICE_199( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(o_debug_state_0_adj_231), 
    .B1(o_debug_state_1_adj_230), .C1(w_rx_24_fifo_data_27), .D1(1'bX), 
    .DI1(n537), .DI0(n538), .A0(o_debug_state_0_adj_231), 
    .B0(o_debug_state_1_adj_230), .C0(w_rx_24_fifo_data_26), .D0(1'bX), 
    .M0(1'bX), .CE(\lvds_rx_24_inst/internal_80MHz_enable_56 ), 
    .CLK(internal_80MHz), .LSR(1'bX), .OFX1(), .F1(n537), 
    .Q1(w_rx_24_fifo_data_29), .OFX0(), .F0(n538), .Q0(w_rx_24_fifo_data_28));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'h0010), .LUT1_INITVAL(16'h00FE), .REG0_SD("VHI"), 
    .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) \lvds_rx_24_inst/SLICE_200 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(r_phase_count_0_adj_234), 
    .B1(r_phase_count_1_adj_233), .C1(r_phase_count_2_adj_232), 
    .D1(o_debug_state_0_adj_231), .DI1(1'bX), 
    .DI0(\lvds_rx_24_inst/o_fifo_push_N_159 ), .A0(r_phase_count_1_adj_233), 
    .B0(r_phase_count_2_adj_232), .C0(o_debug_state_1_adj_230), 
    .D0(r_phase_count_0_adj_234), .M0(1'bX), 
    .CE(\lvds_rx_24_inst/internal_80MHz_enable_17 ), .CLK(internal_80MHz), 
    .LSR(1'bX), .OFX1(), .F1(\lvds_rx_24_inst/n1277 ), .Q1(), .OFX0(), 
    .F0(\lvds_rx_24_inst/o_fifo_push_N_159 ), .Q0(w_rx_24_fifo_push));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("VHI"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'h5555), .REG0_SD("VHI"), .CHECK_DI0(1'b1)) 
    \wifi_iddr/SLICE_201 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(\wifi_iddr/fifo_empty_N_71 ), .A0(\wifi_iddr/fifo_empty ), .B0(1'bX), 
    .C0(1'bX), .D0(1'bX), .M0(1'bX), .CE(1'bX), .CLK(internal_80MHz), 
    .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(\wifi_iddr/fifo_empty_N_71 ), .Q0(wifi_ddr_data_valid));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("VHI"), .LSRMUX("SIG"), 
    .LUT0_INITVAL(16'h78F0), .LUT1_INITVAL(16'hFDFD), .REG0_SD("VHI"), 
    .CHECK_DI0(1'b1), .CHECK_LSR(1'b1)) \wifi_i_spi/SLICE_202 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(\wifi_i_spi/bit_count_0 ), 
    .B1(\wifi_i_spi/n8 ), .C1(\wifi_i_spi/bit_count_3 ), .D1(1'bX), .DI1(1'bX), 
    .DI0(\wifi_i_spi/bit_count_4_N_218_0 ), .A0(spi3_sck_c), 
    .B0(\wifi_i_spi/spi_clk_enable ), .C0(\wifi_i_spi/bit_count_0 ), 
    .D0(spi_busy_adj_268), .M0(1'bX), .CE(1'bX), .CLK(internal_160MHz), 
    .LSR(n2931), .OFX1(), .F1(n2685), .Q1(), .OFX0(), 
    .F0(\wifi_i_spi/bit_count_4_N_218_0 ), .Q0(\wifi_i_spi/bit_count_0 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .LSRMUX("SIG"), 
    .LUT0_INITVAL(16'h9999), .LUT1_INITVAL(16'hE1E1), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1), 
    .CHECK_LSR(1'b1)) \wifi_i_spi/SLICE_203 ( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(\wifi_i_spi/bit_count_1 ), .B1(\wifi_i_spi/bit_count_0 ), 
    .C1(\wifi_i_spi/bit_count_2 ), .D1(1'bX), .DI1(\wifi_i_spi/n1316 ), 
    .DI0(\wifi_i_spi/n1312 ), .A0(\wifi_i_spi/bit_count_1 ), 
    .B0(\wifi_i_spi/bit_count_0 ), .C0(1'bX), .D0(1'bX), .M0(1'bX), 
    .CE(\wifi_i_spi/internal_160MHz_enable_61 ), .CLK(internal_160MHz), 
    .LSR(n2931), .OFX1(), .F1(\wifi_i_spi/n1316 ), 
    .Q1(\wifi_i_spi/bit_count_2 ), .OFX0(), .F0(\wifi_i_spi/n1312 ), 
    .Q0(\wifi_i_spi/bit_count_1 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .LSRMUX("SIG"), 
    .LUT0_INITVAL(16'hF0E1), .LUT1_INITVAL(16'hFEFE), .REG0_SD("VHI"), 
    .CHECK_DI0(1'b1), .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) 
    \wifi_i_spi/SLICE_204 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\wifi_i_spi/bit_count_1 ), .B1(\wifi_i_spi/bit_count_0 ), 
    .C1(\wifi_i_spi/bit_count_2 ), .D1(1'bX), .DI1(1'bX), 
    .DI0(\wifi_i_spi/n1324 ), .A0(\wifi_i_spi/bit_count_1 ), 
    .B0(\wifi_i_spi/bit_count_0 ), .C0(\wifi_i_spi/bit_count_3 ), 
    .D0(\wifi_i_spi/bit_count_2 ), .M0(1'bX), 
    .CE(\wifi_i_spi/internal_160MHz_enable_61 ), .CLK(internal_160MHz), 
    .LSR(n2931), .OFX1(), .F1(\wifi_i_spi/n2930 ), .Q1(), .OFX0(), 
    .F0(\wifi_i_spi/n1324 ), .Q0(\wifi_i_spi/bit_count_3 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hEEED), .LUT1_INITVAL(16'h0808), .REG0_SD("VHI"), 
    .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) SLICE_205( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(w_rx_24_fifo_push), .B1(stm_fpga_spare2_c), 
    .C1(spi_busy_adj_268), .D1(1'bX), .DI1(1'bX), 
    .DI0(\wifi_i_spi/bit_count_4_N_184_4 ), .A0(\wifi_i_spi/bit_count_4 ), 
    .B0(n2931), .C0(\wifi_i_spi/bit_count_3 ), .D0(\wifi_i_spi/n2930 ), 
    .M0(1'bX), .CE(internal_160MHz_enable_82), .CLK(internal_160MHz), 
    .LSR(1'bX), .OFX1(), .F1(n2931), .Q1(), .OFX0(), 
    .F0(\wifi_i_spi/bit_count_4_N_184_4 ), .Q0(\wifi_i_spi/bit_count_4 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hFB40), .REG0_SD("VHI"), .CHECK_DI0(1'b1), 
    .CHECK_CE(1'b1)) SLICE_206( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(shift_reg_15_N_168_0_adj_298), .A0(spi_busy_adj_268), .B0(n2943), 
    .C0(w_rx_24_fifo_data_17), .D0(shift_reg_1_adj_283), .M0(1'bX), 
    .CE(internal_160MHz_enable_82), .CLK(internal_160MHz), .LSR(1'bX), .OFX1(), 
    .F1(), .Q1(), .OFX0(), .F0(shift_reg_15_N_168_0_adj_298), 
    .Q0(\wifi_i_spi/shift_reg_0 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("VHI"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hDCFC), .LUT1_INITVAL(16'h8080), .REG0_SD("VHI"), 
    .CHECK_DI0(1'b1)) \wifi_i_spi/SLICE_207 ( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(spi3_sck_c), .B1(\wifi_i_spi/spi_clk_enable ), 
    .C1(spi_busy_adj_268), .D1(1'bX), .DI1(1'bX), .DI0(\wifi_i_spi/n1922 ), 
    .A0(\wifi_i_spi/n2649 ), .B0(n2931), .C0(\wifi_i_spi/spi_clk_enable ), 
    .D0(\wifi_i_spi/internal_160MHz_enable_61 ), .M0(1'bX), .CE(1'bX), 
    .CLK(internal_160MHz), .LSR(1'bX), .OFX1(), 
    .F1(\wifi_i_spi/internal_160MHz_enable_61 ), .Q1(), .OFX0(), 
    .F0(\wifi_i_spi/n1922 ), .Q0(\wifi_i_spi/spi_clk_enable ));
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .CHECK_M0(1'b1), .CHECK_CE(1'b1)) \wifi_iddr/SLICE_208 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(sdr_rx_wifi_c), .CE(data_rising), .CLK(internal_200MHz), .LSR(1'bX), 
    .OFX1(), .F1(), .Q1(), .OFX0(), .F0(), 
    .Q0(\wifi_iddr/data_rising_capture ));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), 
    .GSR("DISABLED"), .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1), 
    .CHECK_CE(1'b1)) \wifi_iddr/SLICE_209 ( 
    .M1(\wifi_iddr/data_rising_capture ), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(1'bX), 
    .B0(1'bX), .C0(1'bX), .D0(1'bX), .M0(sdr_rx_wifi_c), 
    .CE(\wifi_iddr/internal_200MHz_enable_4 ), .CLK(internal_200MHz), 
    .LSR(1'bX), .OFX1(), .F1(), .Q1(\wifi_iddr/fifo_data_1 ), .OFX0(), .F0(), 
    .Q0(\wifi_iddr/fifo_data_0 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .LSRMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'h6666), .LUT1_INITVAL(16'h6666), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1), 
    .CHECK_LSR(1'b1)) \wifi_iddr/fifo_inst/SLICE_210 ( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(\wifi_iddr/fifo_inst/rcount_1 ), 
    .B1(\wifi_iddr/fifo_inst/rcount_2 ), .C1(1'bX), .D1(1'bX), 
    .DI1(\wifi_iddr/fifo_inst/r_gdata_1 ), 
    .DI0(\wifi_iddr/fifo_inst/r_gdata_0 ), .A0(\wifi_iddr/fifo_inst/rcount_0 ), 
    .B0(\wifi_iddr/fifo_inst/rcount_1 ), .C0(1'bX), .D0(1'bX), .M0(1'bX), 
    .CE(\wifi_iddr/fifo_inst/rden_i ), .CLK(internal_80MHz), 
    .LSR(main_reset_n_N_4), .OFX1(), .F1(\wifi_iddr/fifo_inst/r_gdata_1 ), 
    .Q1(\wifi_iddr/fifo_inst/r_gcount_1 ), .OFX0(), 
    .F0(\wifi_iddr/fifo_inst/r_gdata_0 ), 
    .Q0(\wifi_iddr/fifo_inst/r_gcount_0 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .LSRMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'h6666), .LUT1_INITVAL(16'h6666), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1), 
    .CHECK_LSR(1'b1)) \wifi_iddr/fifo_inst/SLICE_211 ( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(\wifi_iddr/fifo_inst/rcount_3 ), 
    .B1(\wifi_iddr/fifo_inst/rcount_4 ), .C1(1'bX), .D1(1'bX), 
    .DI1(\wifi_iddr/fifo_inst/r_gdata_3 ), 
    .DI0(\wifi_iddr/fifo_inst/r_gdata_2 ), .A0(\wifi_iddr/fifo_inst/rcount_2 ), 
    .B0(\wifi_iddr/fifo_inst/rcount_3 ), .C0(1'bX), .D0(1'bX), .M0(1'bX), 
    .CE(\wifi_iddr/fifo_inst/rden_i ), .CLK(internal_80MHz), 
    .LSR(main_reset_n_N_4), .OFX1(), .F1(\wifi_iddr/fifo_inst/r_gdata_3 ), 
    .Q1(\wifi_iddr/fifo_inst/r_gcount_3 ), .OFX0(), 
    .F0(\wifi_iddr/fifo_inst/r_gdata_2 ), 
    .Q0(\wifi_iddr/fifo_inst/r_gcount_2 ));
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), .LSRMUX("SIG"), 
    .SRMODE("ASYNC"), .CHECK_M0(1'b1), .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) 
    \wifi_iddr/fifo_inst/SLICE_212 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), 
    .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(\wifi_iddr/fifo_inst/rcount_4 ), .CE(\wifi_iddr/fifo_inst/rden_i ), 
    .CLK(internal_80MHz), .LSR(main_reset_n_N_4), .OFX1(), .F1(), .Q1(), 
    .OFX0(), .F0(), .Q0(\wifi_iddr/fifo_inst/r_gcount_4 ));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("VHI"), 
    .LSRMUX("SIG"), .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1), 
    .CHECK_LSR(1'b1)) \wifi_iddr/fifo_inst/SLICE_213 ( 
    .M1(\wifi_iddr/fifo_inst/r_gcount_1 ), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(1'bX), 
    .B0(1'bX), .C0(1'bX), .D0(1'bX), .M0(\wifi_iddr/fifo_inst/r_gcount_0 ), 
    .CE(1'bX), .CLK(internal_200MHz), .LSR(main_reset_n_N_4), .OFX1(), .F1(), 
    .Q1(\wifi_iddr/fifo_inst/r_gcount_w1 ), .OFX0(), .F0(), 
    .Q0(\wifi_iddr/fifo_inst/r_gcount_w0 ));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("VHI"), 
    .LSRMUX("SIG"), .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1), 
    .CHECK_LSR(1'b1)) \wifi_iddr/fifo_inst/SLICE_214 ( 
    .M1(\wifi_iddr/fifo_inst/r_gcount_3 ), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(1'bX), 
    .B0(1'bX), .C0(1'bX), .D0(1'bX), .M0(\wifi_iddr/fifo_inst/r_gcount_2 ), 
    .CE(1'bX), .CLK(internal_200MHz), .LSR(main_reset_n_N_4), .OFX1(), .F1(), 
    .Q1(\wifi_iddr/fifo_inst/r_gcount_w3 ), .OFX0(), .F0(), 
    .Q0(\wifi_iddr/fifo_inst/r_gcount_w2 ));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("VHI"), 
    .LSRMUX("SIG"), .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1), 
    .CHECK_LSR(1'b1)) \wifi_iddr/fifo_inst/SLICE_215 ( 
    .M1(\wifi_iddr/fifo_inst/r_gcount_w0 ), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(1'bX), 
    .B0(1'bX), .C0(1'bX), .D0(1'bX), .M0(\wifi_iddr/fifo_inst/r_gcount_4 ), 
    .CE(1'bX), .CLK(internal_200MHz), .LSR(main_reset_n_N_4), .OFX1(), .F1(), 
    .Q1(\wifi_iddr/fifo_inst/r_gcount_w20 ), .OFX0(), .F0(), 
    .Q0(\wifi_iddr/fifo_inst/r_gcount_w4 ));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("VHI"), 
    .LSRMUX("SIG"), .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1), 
    .CHECK_LSR(1'b1)) \wifi_iddr/fifo_inst/SLICE_216 ( 
    .M1(\wifi_iddr/fifo_inst/r_gcount_w2 ), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(1'bX), 
    .B0(1'bX), .C0(1'bX), .D0(1'bX), .M0(\wifi_iddr/fifo_inst/r_gcount_w1 ), 
    .CE(1'bX), .CLK(internal_200MHz), .LSR(main_reset_n_N_4), .OFX1(), .F1(), 
    .Q1(\wifi_iddr/fifo_inst/r_gcount_w22 ), .OFX0(), .F0(), 
    .Q0(\wifi_iddr/fifo_inst/r_gcount_w21 ));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("VHI"), 
    .LSRMUX("SIG"), .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1), 
    .CHECK_LSR(1'b1)) \wifi_iddr/fifo_inst/SLICE_217 ( 
    .M1(\wifi_iddr/fifo_inst/r_gcount_w4 ), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(1'bX), 
    .B0(1'bX), .C0(1'bX), .D0(1'bX), .M0(\wifi_iddr/fifo_inst/r_gcount_w3 ), 
    .CE(1'bX), .CLK(internal_200MHz), .LSR(main_reset_n_N_4), .OFX1(), .F1(), 
    .Q1(\wifi_iddr/fifo_inst/r_gcount_w24 ), .OFX0(), .F0(), 
    .Q0(\wifi_iddr/fifo_inst/r_gcount_w23 ));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), 
    .LSRMUX("SIG"), .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1), 
    .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) \wifi_iddr/fifo_inst/SLICE_218 ( 
    .M1(\wifi_iddr/fifo_inst/rcount_1 ), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(1'bX), 
    .B0(1'bX), .C0(1'bX), .D0(1'bX), .M0(\wifi_iddr/fifo_inst/rcount_0 ), 
    .CE(\wifi_iddr/fifo_inst/rden_i ), .CLK(internal_80MHz), 
    .LSR(main_reset_n_N_4), .OFX1(), .F1(), .Q1(\wifi_iddr/fifo_inst/rptr_1 ), 
    .OFX0(), .F0(), .Q0(\wifi_iddr/fifo_inst/rptr_0 ));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), 
    .LSRMUX("SIG"), .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1), 
    .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) \wifi_iddr/fifo_inst/SLICE_219 ( 
    .M1(\wifi_iddr/fifo_inst/rcount_3 ), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(1'bX), 
    .B0(1'bX), .C0(1'bX), .D0(1'bX), .M0(\wifi_iddr/fifo_inst/rcount_2 ), 
    .CE(\wifi_iddr/fifo_inst/rden_i ), .CLK(internal_80MHz), 
    .LSR(main_reset_n_N_4), .OFX1(), .F1(), .Q1(\wifi_iddr/fifo_inst/rptr_3 ), 
    .OFX0(), .F0(), .Q0(\wifi_iddr/fifo_inst/rptr_2 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'h6666), .LUT1_INITVAL(16'h6666), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    \wifi_iddr/fifo_inst/SLICE_221 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\wifi_iddr/fifo_inst/wcount_1 ), .B1(\wifi_iddr/fifo_inst/wcount_2 ), 
    .C1(1'bX), .D1(1'bX), .DI1(\wifi_iddr/fifo_inst/w_gdata_1 ), 
    .DI0(\wifi_iddr/fifo_inst/w_gdata_0 ), .A0(\wifi_iddr/fifo_inst/wcount_0 ), 
    .B0(\wifi_iddr/fifo_inst/wcount_1 ), .C0(1'bX), .D0(1'bX), .M0(1'bX), 
    .CE(\wifi_iddr/fifo_inst/wren_i ), .CLK(internal_200MHz), .LSR(1'bX), 
    .OFX1(), .F1(\wifi_iddr/fifo_inst/w_gdata_1 ), 
    .Q1(\wifi_iddr/fifo_inst/w_gcount_1 ), .OFX0(), 
    .F0(\wifi_iddr/fifo_inst/w_gdata_0 ), 
    .Q0(\wifi_iddr/fifo_inst/w_gcount_0 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'h6666), .LUT1_INITVAL(16'h6666), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    \wifi_iddr/fifo_inst/SLICE_222 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\wifi_iddr/fifo_inst/wcount_3 ), .B1(\wifi_iddr/fifo_inst/wcount_4 ), 
    .C1(1'bX), .D1(1'bX), .DI1(\wifi_iddr/fifo_inst/w_gdata_3 ), 
    .DI0(\wifi_iddr/fifo_inst/w_gdata_2 ), .A0(\wifi_iddr/fifo_inst/wcount_2 ), 
    .B0(\wifi_iddr/fifo_inst/wcount_3 ), .C0(1'bX), .D0(1'bX), .M0(1'bX), 
    .CE(\wifi_iddr/fifo_inst/wren_i ), .CLK(internal_200MHz), .LSR(1'bX), 
    .OFX1(), .F1(\wifi_iddr/fifo_inst/w_gdata_3 ), 
    .Q1(\wifi_iddr/fifo_inst/w_gcount_3 ), .OFX0(), 
    .F0(\wifi_iddr/fifo_inst/w_gdata_2 ), 
    .Q0(\wifi_iddr/fifo_inst/w_gcount_2 ));
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .CHECK_M0(1'b1), .CHECK_CE(1'b1)) \wifi_iddr/fifo_inst/SLICE_223 ( 
    .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), 
    .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), 
    .D0(1'bX), .M0(\wifi_iddr/fifo_inst/wcount_4 ), 
    .CE(\wifi_iddr/fifo_inst/wren_i ), .CLK(internal_200MHz), .LSR(1'bX), 
    .OFX1(), .F1(), .Q1(), .OFX0(), .F0(), 
    .Q0(\wifi_iddr/fifo_inst/w_gcount_4 ));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("VHI"), 
    .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1)) 
    \wifi_iddr/fifo_inst/SLICE_224 ( .M1(\wifi_iddr/fifo_inst/w_gcount_1 ), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(\wifi_iddr/fifo_inst/w_gcount_0 ), .CE(1'bX), .CLK(internal_80MHz), 
    .LSR(1'bX), .OFX1(), .F1(), .Q1(\wifi_iddr/fifo_inst/w_gcount_r1 ), 
    .OFX0(), .F0(), .Q0(\wifi_iddr/fifo_inst/w_gcount_r0 ));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("VHI"), 
    .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1)) 
    \wifi_iddr/fifo_inst/SLICE_225 ( .M1(\wifi_iddr/fifo_inst/w_gcount_3 ), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(\wifi_iddr/fifo_inst/w_gcount_2 ), .CE(1'bX), .CLK(internal_80MHz), 
    .LSR(1'bX), .OFX1(), .F1(), .Q1(\wifi_iddr/fifo_inst/w_gcount_r3 ), 
    .OFX0(), .F0(), .Q0(\wifi_iddr/fifo_inst/w_gcount_r2 ));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("VHI"), 
    .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1)) 
    \wifi_iddr/fifo_inst/SLICE_226 ( .M1(\wifi_iddr/fifo_inst/w_gcount_r0 ), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(\wifi_iddr/fifo_inst/w_gcount_4 ), .CE(1'bX), .CLK(internal_80MHz), 
    .LSR(1'bX), .OFX1(), .F1(), .Q1(\wifi_iddr/fifo_inst/w_gcount_r20 ), 
    .OFX0(), .F0(), .Q0(\wifi_iddr/fifo_inst/w_gcount_r4 ));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("VHI"), 
    .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1)) 
    \wifi_iddr/fifo_inst/SLICE_227 ( .M1(\wifi_iddr/fifo_inst/w_gcount_r2 ), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(\wifi_iddr/fifo_inst/w_gcount_r1 ), .CE(1'bX), .CLK(internal_80MHz), 
    .LSR(1'bX), .OFX1(), .F1(), .Q1(\wifi_iddr/fifo_inst/w_gcount_r22 ), 
    .OFX0(), .F0(), .Q0(\wifi_iddr/fifo_inst/w_gcount_r21 ));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("VHI"), 
    .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1)) 
    \wifi_iddr/fifo_inst/SLICE_228 ( .M1(\wifi_iddr/fifo_inst/w_gcount_r4 ), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(\wifi_iddr/fifo_inst/w_gcount_r3 ), .CE(1'bX), .CLK(internal_80MHz), 
    .LSR(1'bX), .OFX1(), .F1(), .Q1(\wifi_iddr/fifo_inst/w_gcount_r24 ), 
    .OFX0(), .F0(), .Q0(\wifi_iddr/fifo_inst/w_gcount_r23 ));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), 
    .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1), .CHECK_CE(1'b1)) 
    \wifi_iddr/fifo_inst/SLICE_229 ( .M1(\wifi_iddr/fifo_inst/wcount_1 ), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(\wifi_iddr/fifo_inst/wcount_0 ), .CE(\wifi_iddr/fifo_inst/wren_i ), 
    .CLK(internal_200MHz), .LSR(1'bX), .OFX1(), .F1(), 
    .Q1(\wifi_iddr/fifo_inst/wptr_1 ), .OFX0(), .F0(), 
    .Q0(\wifi_iddr/fifo_inst/wptr_0 ));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), 
    .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1), .CHECK_CE(1'b1)) 
    \wifi_iddr/fifo_inst/SLICE_230 ( .M1(\wifi_iddr/fifo_inst/wcount_3 ), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(\wifi_iddr/fifo_inst/wcount_2 ), .CE(\wifi_iddr/fifo_inst/wren_i ), 
    .CLK(internal_200MHz), .LSR(1'bX), .OFX1(), .F1(), 
    .Q1(\wifi_iddr/fifo_inst/wptr_3 ), .OFX0(), .F0(), 
    .Q0(\wifi_iddr/fifo_inst/wptr_2 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("VHI"), .LSRMUX("INV"), 
    .LUT0_INITVAL(16'h5555), .REG0_SD("VHI"), .CHECK_DI0(1'b1), 
    .CHECK_LSR(1'b1)) \wifi_iddr/SLICE_232 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(\wifi_iddr/n2950 ), .A0(\wifi_iddr/fifo_full ), .B0(1'bX), .C0(1'bX), 
    .D0(1'bX), .M0(1'bX), .CE(1'bX), .CLK(internal_200MHz), .LSR(data_falling), 
    .OFX1(), .F1(), .Q1(), .OFX0(), .F0(\wifi_iddr/n2950 ), 
    .Q0(\wifi_iddr/fifo_wr_en ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("VHI"), .LSRMUX("SIG"), 
    .LUT0_INITVAL(16'h78F0), .REG0_SD("VHI"), .CHECK_DI0(1'b1), 
    .CHECK_LSR(1'b1)) \wifi_q_spi/SLICE_233 ( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(\wifi_q_spi/bit_count_4_N_218_0 ), .A0(spi4_sck_c), 
    .B0(\wifi_q_spi/spi_clk_enable ), .C0(\wifi_q_spi/bit_count_0 ), 
    .D0(spi_busy_adj_299), .M0(1'bX), .CE(1'bX), .CLK(internal_160MHz), 
    .LSR(n2935), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(\wifi_q_spi/bit_count_4_N_218_0 ), .Q0(\wifi_q_spi/bit_count_0 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .LSRMUX("SIG"), 
    .LUT0_INITVAL(16'h9999), .LUT1_INITVAL(16'hE1E1), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1), 
    .CHECK_LSR(1'b1)) \wifi_q_spi/SLICE_234 ( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(\wifi_q_spi/bit_count_1 ), .B1(\wifi_q_spi/bit_count_0 ), 
    .C1(\wifi_q_spi/bit_count_2 ), .D1(1'bX), .DI1(\wifi_q_spi/n1336 ), 
    .DI0(\wifi_q_spi/n1334 ), .A0(\wifi_q_spi/bit_count_1 ), 
    .B0(\wifi_q_spi/bit_count_0 ), .C0(1'bX), .D0(1'bX), .M0(1'bX), 
    .CE(\wifi_q_spi/internal_160MHz_enable_79 ), .CLK(internal_160MHz), 
    .LSR(n2935), .OFX1(), .F1(\wifi_q_spi/n1336 ), 
    .Q1(\wifi_q_spi/bit_count_2 ), .OFX0(), .F0(\wifi_q_spi/n1334 ), 
    .Q0(\wifi_q_spi/bit_count_1 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .LSRMUX("SIG"), 
    .LUT0_INITVAL(16'hF0E1), .LUT1_INITVAL(16'hFDFD), .REG0_SD("VHI"), 
    .CHECK_DI0(1'b1), .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) 
    \wifi_q_spi/SLICE_235 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\wifi_q_spi/bit_count_0 ), .B1(\wifi_q_spi/n8 ), 
    .C1(\wifi_q_spi/bit_count_3 ), .D1(1'bX), .DI1(1'bX), 
    .DI0(\wifi_q_spi/n1330 ), .A0(\wifi_q_spi/bit_count_1 ), 
    .B0(\wifi_q_spi/bit_count_0 ), .C0(\wifi_q_spi/bit_count_3 ), 
    .D0(\wifi_q_spi/bit_count_2 ), .M0(1'bX), 
    .CE(\wifi_q_spi/internal_160MHz_enable_79 ), .CLK(internal_160MHz), 
    .LSR(n2935), .OFX1(), .F1(n2689), .Q1(), .OFX0(), .F0(\wifi_q_spi/n1330 ), 
    .Q0(\wifi_q_spi/bit_count_3 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hEEED), .LUT1_INITVAL(16'hFEFE), .REG0_SD("VHI"), 
    .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) \wifi_q_spi/SLICE_236 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(\wifi_q_spi/bit_count_1 ), 
    .B1(\wifi_q_spi/bit_count_0 ), .C1(\wifi_q_spi/bit_count_2 ), .D1(1'bX), 
    .DI1(1'bX), .DI0(\wifi_q_spi/bit_count_4_N_184_4 ), 
    .A0(\wifi_q_spi/bit_count_4 ), .B0(n2935), .C0(\wifi_q_spi/bit_count_3 ), 
    .D0(\wifi_q_spi/n2941 ), .M0(1'bX), .CE(internal_160MHz_enable_81), 
    .CLK(internal_160MHz), .LSR(1'bX), .OFX1(), .F1(\wifi_q_spi/n2941 ), .Q1(), 
    .OFX0(), .F0(\wifi_q_spi/bit_count_4_N_184_4 ), 
    .Q0(\wifi_q_spi/bit_count_4 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hFB40), .LUT1_INITVAL(16'h8888), .REG0_SD("VHI"), 
    .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) SLICE_237( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(w_rx_24_fifo_push), .B1(stm_fpga_spare2_c), .C1(1'bX), 
    .D1(1'bX), .DI1(1'bX), .DI0(shift_reg_15_N_168_0_adj_329), 
    .A0(spi_busy_adj_299), .B0(n2943), .C0(w_rx_24_fifo_data_1), 
    .D0(shift_reg_1_adj_314), .M0(1'bX), .CE(internal_160MHz_enable_81), 
    .CLK(internal_160MHz), .LSR(1'bX), .OFX1(), .F1(n2943), .Q1(), .OFX0(), 
    .F0(shift_reg_15_N_168_0_adj_329), .Q0(\wifi_q_spi/shift_reg_0 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("VHI"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hDCFC), .LUT1_INITVAL(16'h8080), .REG0_SD("VHI"), 
    .CHECK_DI0(1'b1)) \wifi_q_spi/SLICE_238 ( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(spi4_sck_c), .B1(\wifi_q_spi/spi_clk_enable ), 
    .C1(spi_busy_adj_299), .D1(1'bX), .DI1(1'bX), .DI0(\wifi_q_spi/n1905 ), 
    .A0(\wifi_q_spi/n2645 ), .B0(n2935), .C0(\wifi_q_spi/spi_clk_enable ), 
    .D0(\wifi_q_spi/internal_160MHz_enable_79 ), .M0(1'bX), .CE(1'bX), 
    .CLK(internal_160MHz), .LSR(1'bX), .OFX1(), 
    .F1(\wifi_q_spi/internal_160MHz_enable_79 ), .Q1(), .OFX0(), 
    .F0(\wifi_q_spi/n1905 ), .Q0(\wifi_q_spi/spi_clk_enable ));
  SLOGICB #(.LUT0_INITVAL(16'h4050), .LUT1_INITVAL(16'h0008)) 
    \lvds_rx_24_inst/SLICE_239 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\lvds_rx_24_inst/n2663 ), .B1(\lvds_rx_24_inst/n2951 ), 
    .C1(\lvds_rx_24_inst/n2957 ), .D1(o_debug_state_1_adj_230), .DI1(1'bX), 
    .DI0(1'bX), .A0(\lvds_rx_24_inst/n2612 ), .B0(\lvds_rx_24_inst/n1277 ), 
    .C0(wifi_ddr_data_valid), .D0(o_debug_state_1_adj_230), .M0(1'bX), 
    .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(\lvds_rx_24_inst/n2612 ), 
    .Q1(), .OFX0(), .F0(\lvds_rx_24_inst/internal_80MHz_enable_59 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hFFEF), .LUT1_INITVAL(16'hFFFE)) 
    \my_led/SLICE_240 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\my_led/counter_12 ), .B1(\my_led/counter_0 ), 
    .C1(\my_led/counter_18 ), .D1(\my_led/counter_16 ), .DI1(1'bX), .DI0(1'bX), 
    .A0(\my_led/n2713 ), .B0(\my_led/n2725 ), .C0(\my_led/counter_7 ), 
    .D0(\my_led/n2717 ), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), 
    .F1(\my_led/n2717 ), .Q1(), .OFX0(), .F0(\my_led/n2739 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hFFFE), .LUT1_INITVAL(16'hEEEE)) 
    \my_led/SLICE_241 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\my_led/counter_25 ), .B1(\my_led/counter_2 ), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(\my_led/counter_22 ), .B0(\my_led/n2699 ), 
    .C0(\my_led/n2701 ), .D0(\my_led/counter_15 ), .M0(1'bX), .CE(1'bX), 
    .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(\my_led/n2701 ), .Q1(), .OFX0(), 
    .F0(\my_led/n2721 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hFFFD), .LUT1_INITVAL(16'hEEEE)) 
    \my_led/SLICE_242 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\my_led/counter_21 ), .B1(\my_led/counter_4 ), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(\my_led/counter_8 ), .B0(\my_led/counter_13 ), 
    .C0(\my_led/n2705 ), .D0(\my_led/counter_3 ), .M0(1'bX), .CE(1'bX), 
    .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(\my_led/n2705 ), .Q1(), .OFX0(), 
    .F0(\my_led/n2725 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h1010), .LUT1_INITVAL(16'hFEFE)) 
    \wifi_q_spi/SLICE_243 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\wifi_q_spi/bit_count_1 ), .B1(\wifi_q_spi/bit_count_2 ), 
    .C1(\wifi_q_spi/bit_count_4 ), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), 
    .A0(\wifi_q_spi/n8 ), .B0(\wifi_q_spi/bit_count_3 ), 
    .C0(\wifi_q_spi/bit_count_0 ), .D0(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), 
    .LSR(1'bX), .OFX1(), .F1(\wifi_q_spi/n8 ), .Q1(), .OFX0(), 
    .F0(\wifi_q_spi/n2645 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hD0D0), .LUT1_INITVAL(16'h1030)) SLICE_244( 
    .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(\lvds_rx_09_inst/n2677 ), 
    .B1(n1766), .C1(subg_ddr_data_valid), .D1(\lvds_rx_09_inst/n2945 ), 
    .DI1(1'bX), .DI0(1'bX), .A0(n2949), .B0(o_debug_state_0), 
    .C0(o_debug_state_1), .D0(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), 
    .LSR(1'bX), .OFX1(), .F1(\lvds_rx_09_inst/internal_80MHz_enable_57 ), 
    .Q1(), .OFX0(), .F0(n1766), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hF808), .LUT1_INITVAL(16'h8888)) SLICE_245( 
    .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(spi3_sck_c), 
    .B1(\wifi_i_spi/spi_clk_enable ), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(w_rx_24_fifo_push), .B0(stm_fpga_spare2_c), 
    .C0(spi_busy_adj_268), .D0(n3032), .M0(1'bX), .CE(1'bX), .CLK(1'bX), 
    .LSR(1'bX), .OFX1(), .F1(n3032), .Q1(), .OFX0(), 
    .F0(internal_160MHz_enable_82), .Q0());
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("VHI"), .LSRMUX("SIG"), 
    .LUT0_INITVAL(16'h8080), .LUT1_INITVAL(16'h4040), .CHECK_M0(1'b1), 
    .CHECK_LSR(1'b1)) SLICE_246( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\wifi_iddr/fifo_full ), .B1(data_falling), .C1(n2955), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(pll_lock), .B0(stm_fpga_spare5_c), 
    .C0(second_pll_lock), .D0(1'bX), .M0(\subg_iddr/sdr_rxclk_last ), 
    .CE(1'bX), .CLK(internal_200MHz), .LSR(sdr_rxclk_c), .OFX1(), 
    .F1(\wifi_iddr/internal_200MHz_enable_4 ), .Q1(), .OFX0(), .F0(n2955), 
    .Q0(data_falling));
  SLOGICB #(.LUT0_INITVAL(16'h8000), .LUT1_INITVAL(16'h0AA2)) SLICE_247( 
    .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(n2629), 
    .B1(\lvds_rx_24_inst/n2498 ), .C1(o_debug_state_0_adj_231), 
    .D1(o_debug_state_1_adj_230), .DI1(1'bX), .DI0(1'bX), .A0(pll_lock), 
    .B0(stm_fpga_spare5_c), .C0(second_pll_lock), .D0(wifi_ddr_data_valid), 
    .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), 
    .F1(\lvds_rx_24_inst/internal_80MHz_enable_56 ), .Q1(), .OFX0(), 
    .F0(n2629), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h8000), .LUT1_INITVAL(16'h0AA2)) SLICE_248( 
    .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(n2627), 
    .B1(\lvds_rx_09_inst/n2496 ), .C1(o_debug_state_0), .D1(o_debug_state_1), 
    .DI1(1'bX), .DI0(1'bX), .A0(pll_lock), .B0(stm_fpga_spare5_c), 
    .C0(second_pll_lock), .D0(subg_ddr_data_valid), .M0(1'bX), .CE(1'bX), 
    .CLK(1'bX), .LSR(1'bX), .OFX1(), 
    .F1(\lvds_rx_09_inst/internal_80MHz_enable_68 ), .Q1(), .OFX0(), 
    .F0(n2627), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hF088), .LUT1_INITVAL(16'h8888)) SLICE_249( 
    .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(fpga_ufl_p7_c), 
    .B1(\subg_q_spi/spi_clk_enable ), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(w_rx_09_fifo_push), .B0(stm_fpga_spare1_c), .C0(n3031), 
    .D0(spi_busy_adj_237), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), 
    .OFX1(), .F1(n3031), .Q1(), .OFX0(), .F0(internal_160MHz_enable_83), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hF808), .LUT1_INITVAL(16'h8888)) SLICE_250( 
    .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(spi1_sck_c), 
    .B1(\subg_i_spi/spi_clk_enable ), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(w_rx_09_fifo_push), .B0(stm_fpga_spare1_c), .C0(spi_busy), 
    .D0(n3030), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), 
    .F1(n3030), .Q1(), .OFX0(), .F0(internal_160MHz_enable_84), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h6666), .LUT1_INITVAL(16'h6996)) 
    \subg_iddr/fifo_inst/SLICE_251 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\subg_iddr/fifo_inst/wcount_r3 ), 
    .B1(\subg_iddr/fifo_inst/w_gcount_r22 ), 
    .C1(\subg_iddr/fifo_inst/w_gcount_r21 ), 
    .D1(\subg_iddr/fifo_inst/w_gcount_r20 ), .DI1(1'bX), .DI0(1'bX), 
    .A0(\subg_iddr/fifo_inst/w_gcount_r24 ), 
    .B0(\subg_iddr/fifo_inst/w_gcount_r23 ), .C0(1'bX), .D0(1'bX), .M0(1'bX), 
    .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), 
    .F1(\subg_iddr/fifo_inst/wcount_r0 ), .Q1(), .OFX0(), 
    .F0(\subg_iddr/fifo_inst/wcount_r3 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h6666), .LUT1_INITVAL(16'h6996)) 
    \subg_iddr/fifo_inst/SLICE_252 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\subg_iddr/fifo_inst/rcount_w3 ), 
    .B1(\subg_iddr/fifo_inst/r_gcount_w22 ), 
    .C1(\subg_iddr/fifo_inst/r_gcount_w21 ), 
    .D1(\subg_iddr/fifo_inst/r_gcount_w20 ), .DI1(1'bX), .DI0(1'bX), 
    .A0(\subg_iddr/fifo_inst/r_gcount_w24 ), 
    .B0(\subg_iddr/fifo_inst/r_gcount_w23 ), .C0(1'bX), .D0(1'bX), .M0(1'bX), 
    .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), 
    .F1(\subg_iddr/fifo_inst/rcount_w0 ), .Q1(), .OFX0(), 
    .F0(\subg_iddr/fifo_inst/rcount_w3 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hFEFE), .LUT1_INITVAL(16'h1010)) 
    \subg_i_spi/SLICE_253 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\subg_i_spi/n8 ), .B1(\subg_i_spi/bit_count_3 ), 
    .C1(\subg_i_spi/bit_count_0 ), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), 
    .A0(\subg_i_spi/bit_count_1 ), .B0(\subg_i_spi/bit_count_2 ), 
    .C0(\subg_i_spi/bit_count_4 ), .D0(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), 
    .LSR(1'bX), .OFX1(), .F1(\subg_i_spi/n2653 ), .Q1(), .OFX0(), 
    .F0(\subg_i_spi/n8 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h6666), .LUT1_INITVAL(16'h6996)) 
    \wifi_iddr/fifo_inst/SLICE_254 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\wifi_iddr/fifo_inst/wcount_r3 ), 
    .B1(\wifi_iddr/fifo_inst/w_gcount_r22 ), 
    .C1(\wifi_iddr/fifo_inst/w_gcount_r21 ), 
    .D1(\wifi_iddr/fifo_inst/w_gcount_r20 ), .DI1(1'bX), .DI0(1'bX), 
    .A0(\wifi_iddr/fifo_inst/w_gcount_r24 ), 
    .B0(\wifi_iddr/fifo_inst/w_gcount_r23 ), .C0(1'bX), .D0(1'bX), .M0(1'bX), 
    .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), 
    .F1(\wifi_iddr/fifo_inst/wcount_r0 ), .Q1(), .OFX0(), 
    .F0(\wifi_iddr/fifo_inst/wcount_r3 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h6666), .LUT1_INITVAL(16'h6996)) 
    \wifi_iddr/fifo_inst/SLICE_255 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\wifi_iddr/fifo_inst/rcount_w3 ), 
    .B1(\wifi_iddr/fifo_inst/r_gcount_w22 ), 
    .C1(\wifi_iddr/fifo_inst/r_gcount_w21 ), 
    .D1(\wifi_iddr/fifo_inst/r_gcount_w20 ), .DI1(1'bX), .DI0(1'bX), 
    .A0(\wifi_iddr/fifo_inst/r_gcount_w24 ), 
    .B0(\wifi_iddr/fifo_inst/r_gcount_w23 ), .C0(1'bX), .D0(1'bX), .M0(1'bX), 
    .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), 
    .F1(\wifi_iddr/fifo_inst/rcount_w0 ), .Q1(), .OFX0(), 
    .F0(\wifi_iddr/fifo_inst/rcount_w3 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h1010), .LUT1_INITVAL(16'hFEFE)) 
    \subg_q_spi/SLICE_256 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\subg_q_spi/bit_count_1 ), .B1(\subg_q_spi/bit_count_2 ), 
    .C1(\subg_q_spi/bit_count_4 ), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), 
    .A0(\subg_q_spi/n8 ), .B0(\subg_q_spi/bit_count_3 ), 
    .C0(\subg_q_spi/bit_count_0 ), .D0(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), 
    .LSR(1'bX), .OFX1(), .F1(\subg_q_spi/n8 ), .Q1(), .OFX0(), 
    .F0(\subg_q_spi/n2641 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hEEEE), .LUT1_INITVAL(16'h0100)) 
    \lvds_rx_09_inst/SLICE_257 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(r_phase_count_2), .B1(\lvds_rx_09_inst/n2942 ), .C1(o_debug_state_1), 
    .D1(o_debug_state_0), .DI1(1'bX), .DI0(1'bX), .A0(r_phase_count_1), 
    .B0(r_phase_count_0), .C0(1'bX), .D0(1'bX), .M0(1'bX), .CE(1'bX), 
    .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(\lvds_rx_09_inst/n2677 ), .Q1(), 
    .OFX0(), .F0(\lvds_rx_09_inst/n2942 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h1010), .LUT1_INITVAL(16'hFEFE)) 
    \wifi_i_spi/SLICE_258 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\wifi_i_spi/bit_count_1 ), .B1(\wifi_i_spi/bit_count_2 ), 
    .C1(\wifi_i_spi/bit_count_4 ), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), 
    .A0(\wifi_i_spi/n8 ), .B0(\wifi_i_spi/bit_count_3 ), 
    .C0(\wifi_i_spi/bit_count_0 ), .D0(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), 
    .LSR(1'bX), .OFX1(), .F1(\wifi_i_spi/n8 ), .Q1(), .OFX0(), 
    .F0(\wifi_i_spi/n2649 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h0808), .LUT1_INITVAL(16'hF808)) SLICE_259( 
    .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(w_rx_24_fifo_push), 
    .B1(stm_fpga_spare2_c), .C1(spi_busy_adj_299), .D1(n3029), .DI1(1'bX), 
    .DI0(1'bX), .A0(w_rx_24_fifo_push), .B0(stm_fpga_spare2_c), 
    .C0(spi_busy_adj_299), .D0(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), 
    .LSR(1'bX), .OFX1(), .F1(internal_160MHz_enable_81), .Q1(), .OFX0(), 
    .F0(n2935), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h6996), .LUT1_INITVAL(16'h9696)) 
    \subg_iddr/fifo_inst/SLICE_260 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\subg_iddr/fifo_inst/w_gcount_r24 ), 
    .B1(\subg_iddr/fifo_inst/w_gcount_r23 ), 
    .C1(\subg_iddr/fifo_inst/w_gcount_r22 ), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), 
    .A0(\subg_iddr/fifo_inst/w_gcount_r24 ), 
    .B0(\subg_iddr/fifo_inst/w_gcount_r23 ), 
    .C0(\subg_iddr/fifo_inst/w_gcount_r22 ), 
    .D0(\subg_iddr/fifo_inst/w_gcount_r21 ), .M0(1'bX), .CE(1'bX), .CLK(1'bX), 
    .LSR(1'bX), .OFX1(), .F1(\subg_iddr/fifo_inst/wcount_r2 ), .Q1(), .OFX0(), 
    .F0(\subg_iddr/fifo_inst/w_g2b_xor_cluster_0 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h6996), .LUT1_INITVAL(16'h9696)) 
    \subg_iddr/fifo_inst/SLICE_261 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\subg_iddr/fifo_inst/r_gcount_w24 ), 
    .B1(\subg_iddr/fifo_inst/r_gcount_w23 ), 
    .C1(\subg_iddr/fifo_inst/r_gcount_w22 ), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), 
    .A0(\subg_iddr/fifo_inst/r_gcount_w24 ), 
    .B0(\subg_iddr/fifo_inst/r_gcount_w23 ), 
    .C0(\subg_iddr/fifo_inst/r_gcount_w22 ), 
    .D0(\subg_iddr/fifo_inst/r_gcount_w21 ), .M0(1'bX), .CE(1'bX), .CLK(1'bX), 
    .LSR(1'bX), .OFX1(), .F1(\subg_iddr/fifo_inst/rcount_w2 ), .Q1(), .OFX0(), 
    .F0(\subg_iddr/fifo_inst/r_g2b_xor_cluster_0 ), .Q0());
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), .LSRMUX("SIG"), 
    .SRMODE("ASYNC"), .LUT0_INITVAL(16'h2424), .LUT1_INITVAL(16'h4242), 
    .CHECK_M0(1'b1), .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) 
    \subg_iddr/fifo_inst/SLICE_262 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\subg_iddr/fifo_inst/w_gcount_r24 ), 
    .B1(\subg_iddr/fifo_inst/rcount_4 ), .C1(\subg_iddr/fifo_inst/rptr_4 ), 
    .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(\subg_iddr/fifo_inst/w_gcount_r24 ), 
    .B0(\subg_iddr/fifo_inst/rcount_4 ), .C0(\subg_iddr/fifo_inst/rptr_4 ), 
    .D0(1'bX), .M0(\subg_iddr/fifo_inst/rcount_4 ), 
    .CE(\subg_iddr/fifo_inst/rden_i ), .CLK(internal_80MHz), 
    .LSR(main_reset_n_N_4), .OFX1(), .F1(\subg_iddr/fifo_inst/empty_cmp_clr ), 
    .Q1(), .OFX0(), .F0(\subg_iddr/fifo_inst/empty_cmp_set ), 
    .Q0(\subg_iddr/fifo_inst/rptr_4 ));
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'h1818), .LUT1_INITVAL(16'h8181), .CHECK_M0(1'b1), 
    .CHECK_CE(1'b1)) \subg_iddr/fifo_inst/SLICE_263 ( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(\subg_iddr/fifo_inst/r_gcount_w24 ), 
    .B1(\subg_iddr/fifo_inst/wcount_4 ), .C1(\subg_iddr/fifo_inst/wptr_4 ), 
    .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(\subg_iddr/fifo_inst/r_gcount_w24 ), 
    .B0(\subg_iddr/fifo_inst/wcount_4 ), .C0(\subg_iddr/fifo_inst/wptr_4 ), 
    .D0(1'bX), .M0(\subg_iddr/fifo_inst/wcount_4 ), 
    .CE(\subg_iddr/fifo_inst/wren_i ), .CLK(internal_200MHz), .LSR(1'bX), 
    .OFX1(), .F1(\subg_iddr/fifo_inst/full_cmp_clr ), .Q1(), .OFX0(), 
    .F0(\subg_iddr/fifo_inst/full_cmp_set ), .Q0(\subg_iddr/fifo_inst/wptr_4 ));
  SLOGICB #(.LUT0_INITVAL(16'h6996), .LUT1_INITVAL(16'h9696)) 
    \wifi_iddr/fifo_inst/SLICE_264 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\wifi_iddr/fifo_inst/w_gcount_r24 ), 
    .B1(\wifi_iddr/fifo_inst/w_gcount_r23 ), 
    .C1(\wifi_iddr/fifo_inst/w_gcount_r22 ), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), 
    .A0(\wifi_iddr/fifo_inst/w_gcount_r24 ), 
    .B0(\wifi_iddr/fifo_inst/w_gcount_r23 ), 
    .C0(\wifi_iddr/fifo_inst/w_gcount_r22 ), 
    .D0(\wifi_iddr/fifo_inst/w_gcount_r21 ), .M0(1'bX), .CE(1'bX), .CLK(1'bX), 
    .LSR(1'bX), .OFX1(), .F1(\wifi_iddr/fifo_inst/wcount_r2 ), .Q1(), .OFX0(), 
    .F0(\wifi_iddr/fifo_inst/w_g2b_xor_cluster_0 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h6996), .LUT1_INITVAL(16'h9696)) 
    \wifi_iddr/fifo_inst/SLICE_265 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\wifi_iddr/fifo_inst/r_gcount_w24 ), 
    .B1(\wifi_iddr/fifo_inst/r_gcount_w23 ), 
    .C1(\wifi_iddr/fifo_inst/r_gcount_w22 ), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), 
    .A0(\wifi_iddr/fifo_inst/r_gcount_w24 ), 
    .B0(\wifi_iddr/fifo_inst/r_gcount_w23 ), 
    .C0(\wifi_iddr/fifo_inst/r_gcount_w22 ), 
    .D0(\wifi_iddr/fifo_inst/r_gcount_w21 ), .M0(1'bX), .CE(1'bX), .CLK(1'bX), 
    .LSR(1'bX), .OFX1(), .F1(\wifi_iddr/fifo_inst/rcount_w2 ), .Q1(), .OFX0(), 
    .F0(\wifi_iddr/fifo_inst/r_g2b_xor_cluster_0 ), .Q0());
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), .LSRMUX("SIG"), 
    .SRMODE("ASYNC"), .LUT0_INITVAL(16'h2424), .LUT1_INITVAL(16'h4242), 
    .CHECK_M0(1'b1), .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) 
    \wifi_iddr/fifo_inst/SLICE_266 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\wifi_iddr/fifo_inst/w_gcount_r24 ), 
    .B1(\wifi_iddr/fifo_inst/rcount_4 ), .C1(\wifi_iddr/fifo_inst/rptr_4 ), 
    .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(\wifi_iddr/fifo_inst/w_gcount_r24 ), 
    .B0(\wifi_iddr/fifo_inst/rcount_4 ), .C0(\wifi_iddr/fifo_inst/rptr_4 ), 
    .D0(1'bX), .M0(\wifi_iddr/fifo_inst/rcount_4 ), 
    .CE(\wifi_iddr/fifo_inst/rden_i ), .CLK(internal_80MHz), 
    .LSR(main_reset_n_N_4), .OFX1(), .F1(\wifi_iddr/fifo_inst/empty_cmp_clr ), 
    .Q1(), .OFX0(), .F0(\wifi_iddr/fifo_inst/empty_cmp_set ), 
    .Q0(\wifi_iddr/fifo_inst/rptr_4 ));
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'h1818), .LUT1_INITVAL(16'h8181), .CHECK_M0(1'b1), 
    .CHECK_CE(1'b1)) \wifi_iddr/fifo_inst/SLICE_267 ( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(\wifi_iddr/fifo_inst/r_gcount_w24 ), 
    .B1(\wifi_iddr/fifo_inst/wcount_4 ), .C1(\wifi_iddr/fifo_inst/wptr_4 ), 
    .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(\wifi_iddr/fifo_inst/r_gcount_w24 ), 
    .B0(\wifi_iddr/fifo_inst/wcount_4 ), .C0(\wifi_iddr/fifo_inst/wptr_4 ), 
    .D0(1'bX), .M0(\wifi_iddr/fifo_inst/wcount_4 ), 
    .CE(\wifi_iddr/fifo_inst/wren_i ), .CLK(internal_200MHz), .LSR(1'bX), 
    .OFX1(), .F1(\wifi_iddr/fifo_inst/full_cmp_clr ), .Q1(), .OFX0(), 
    .F0(\wifi_iddr/fifo_inst/full_cmp_set ), .Q0(\wifi_iddr/fifo_inst/wptr_4 ));
  SLOGICB #(.LUT0_INITVAL(16'h8000), .LUT1_INITVAL(16'h8888)) 
    \my_led/SLICE_268 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\my_led/counter_9 ), .B1(\my_led/counter_17 ), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(\my_led/counter_11 ), .B0(\my_led/counter_20 ), 
    .C0(\my_led/counter_14 ), .D0(\my_led/counter_10 ), .M0(1'bX), .CE(1'bX), 
    .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(\my_led/n2773 ), .Q1(), .OFX0(), 
    .F0(\my_led/n2781 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hBBBB), .LUT1_INITVAL(16'hEEEE)) 
    \lvds_rx_24_inst/SLICE_269 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(r_phase_count_1_adj_233), .B1(r_phase_count_0_adj_234), .C1(1'bX), 
    .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(w_lvds_rx_24_d1), 
    .B0(w_lvds_rx_24_d0), .C0(1'bX), .D0(1'bX), .M0(1'bX), .CE(1'bX), 
    .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(\lvds_rx_24_inst/n2957 ), .Q1(), 
    .OFX0(), .F0(\lvds_rx_24_inst/n2951 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hBBBB), .LUT1_INITVAL(16'h4C4C)) 
    \lvds_rx_24_inst/SLICE_270 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(o_debug_state_0_adj_231), .B1(wifi_ddr_data_valid), 
    .C1(o_debug_state_1_adj_230), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), 
    .A0(w_lvds_rx_24_d0), .B0(w_lvds_rx_24_d1), .C0(1'bX), .D0(1'bX), 
    .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), 
    .F1(\lvds_rx_24_inst/internal_80MHz_enable_17 ), .Q1(), .OFX0(), 
    .F0(\lvds_rx_24_inst/n2498 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h0808), .LUT1_INITVAL(16'h7F7F)) SLICE_271( 
    .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(pll_lock), .B1(stm_fpga_spare5_c), 
    .C1(second_pll_lock), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(n2955), 
    .B0(data_falling), .C0(\subg_iddr/fifo_full ), .D0(1'bX), .M0(1'bX), 
    .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(main_reset_n_N_4), .Q1(), 
    .OFX0(), .F0(\subg_iddr/internal_200MHz_enable_3 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hDDDD), .LUT1_INITVAL(16'h4C4C)) 
    \lvds_rx_09_inst/SLICE_272 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(o_debug_state_0), .B1(subg_ddr_data_valid), .C1(o_debug_state_1), 
    .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(w_lvds_rx_09_d0), 
    .B0(w_lvds_rx_09_d1), .C0(1'bX), .D0(1'bX), .M0(1'bX), .CE(1'bX), 
    .CLK(1'bX), .LSR(1'bX), .OFX1(), 
    .F1(\lvds_rx_09_inst/internal_80MHz_enable_30 ), .Q1(), .OFX0(), 
    .F0(\lvds_rx_09_inst/n2496 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hDDDD), .LUT1_INITVAL(16'h8888)) 
    \lvds_rx_09_inst/SLICE_273 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(subg_ddr_data_valid), .B1(o_debug_state_1), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(w_lvds_rx_09_d1), .B0(w_lvds_rx_09_d0), 
    .C0(1'bX), .D0(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), 
    .OFX1(), .F1(\lvds_rx_09_inst/n1924 ), .Q1(), .OFX0(), 
    .F0(\lvds_rx_09_inst/n2945 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hEEEE), .LUT1_INITVAL(16'h8888)) 
    \lvds_rx_24_inst/SLICE_274 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(wifi_ddr_data_valid), .B1(o_debug_state_1_adj_230), .C1(1'bX), 
    .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(r_phase_count_1_adj_233), 
    .B0(r_phase_count_2_adj_232), .C0(1'bX), .D0(1'bX), .M0(1'bX), .CE(1'bX), 
    .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(\lvds_rx_24_inst/n1926 ), .Q1(), 
    .OFX0(), .F0(\lvds_rx_24_inst/n2952 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hFFFE)) \my_led/SLICE_275 ( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(\my_led/counter_6 ), .B0(\my_led/counter_24 ), 
    .C0(\my_led/counter_19 ), .D0(\my_led/counter_1 ), .M0(1'bX), .CE(1'bX), 
    .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(\my_led/n2713 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hEEEE)) \my_led/SLICE_276 ( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(\my_led/counter_23 ), .B0(\my_led/counter_5 ), .C0(1'bX), 
    .D0(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), 
    .Q1(), .OFX0(), .F0(\my_led/n2699 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h5555)) SLICE_277( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(stm_fpga_spare5_c), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), .Q1(), 
    .OFX0(), .F0(stm_fpga_spare5_N_9), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h2222)) \subg_iddr/fifo_inst/SLICE_278 ( 
    .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), 
    .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(\subg_iddr/fifo_wr_en ), 
    .B0(\subg_iddr/fifo_full ), .C0(1'bX), .D0(1'bX), .M0(1'bX), .CE(1'bX), 
    .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(\subg_iddr/fifo_inst/wren_i ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h2222)) \subg_iddr/fifo_inst/SLICE_279 ( 
    .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), 
    .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(subg_ddr_data_valid), 
    .B0(\subg_iddr/fifo_empty ), .C0(1'bX), .D0(1'bX), .M0(1'bX), .CE(1'bX), 
    .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(\subg_iddr/fifo_inst/rden_i ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h4444)) \lvds_rx_24_inst/SLICE_280 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(r_phase_count_2_adj_232), 
    .B0(o_debug_state_0_adj_231), .C0(1'bX), .D0(1'bX), .M0(1'bX), .CE(1'bX), 
    .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(\lvds_rx_24_inst/n2663 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h2222)) \wifi_iddr/fifo_inst/SLICE_281 ( 
    .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), 
    .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(\wifi_iddr/fifo_wr_en ), 
    .B0(\wifi_iddr/fifo_full ), .C0(1'bX), .D0(1'bX), .M0(1'bX), .CE(1'bX), 
    .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(\wifi_iddr/fifo_inst/wren_i ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h2222)) \wifi_iddr/fifo_inst/SLICE_282 ( 
    .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), 
    .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(wifi_ddr_data_valid), 
    .B0(\wifi_iddr/fifo_empty ), .C0(1'bX), .D0(1'bX), .M0(1'bX), .CE(1'bX), 
    .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(\wifi_iddr/fifo_inst/rden_i ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hEEEE)) \lvds_rx_09_inst/SLICE_283 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(r_phase_count_1), .B0(w_lvds_rx_09_d0), 
    .C0(1'bX), .D0(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), 
    .OFX1(), .F1(), .Q1(), .OFX0(), .F0(\lvds_rx_09_inst/n2765 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h0000)) SLICE_284( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), .M0(1'bX), 
    .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(GND_net), .Q0());
  fpga_led fpga_led_I( .PADDO(fpga_led_c), .fpga_led(fpga_led));
  fpga_neopixel fpga_neopixel_I( .fpga_neopixel(fpga_neopixel));
  sdr_txclk sdr_txclk_I( .sdr_txclk(sdr_txclk));
  sdr_txdata sdr_txdata_I( .sdr_txdata(sdr_txdata));
  spi1_sck spi1_sck_I( .PADDO(spi1_sck_c), .spi1_sck(spi1_sck));
  spi1_mosi spi1_mosi_I( .PADDO(spi1_mosi_c), .spi1_mosi(spi1_mosi));
  spi2_sck spi2_sck_I( .PADDO(fpga_ufl_p7_c), .spi2_sck(spi2_sck));
  spi2_mosi spi2_mosi_I( .PADDO(fpga_ufl_p8_c), .spi2_mosi(spi2_mosi));
  spi3_sck spi3_sck_I( .PADDO(spi3_sck_c), .spi3_sck(spi3_sck));
  spi3_mosi spi3_mosi_I( .PADDO(spi3_mosi_c), .spi3_mosi(spi3_mosi));
  spi4_sck spi4_sck_I( .PADDO(spi4_sck_c), .spi4_sck(spi4_sck));
  spi4_mosi spi4_mosi_I( .PADDO(spi4_mosi_c), .spi4_mosi(spi4_mosi));
  fpga_ufl_p7 fpga_ufl_p7_I( .PADDO(fpga_ufl_p7_c), .fpga_ufl_p7(fpga_ufl_p7));
  fpga_ufl_p8 fpga_ufl_p8_I( .PADDO(fpga_ufl_p8_c), .fpga_ufl_p8(fpga_ufl_p8));
  dpll_clkout2 dpll_clkout2_I( .PADDI(dpll_clkout2_c), 
    .dpll_clkout2(dpll_clkout2));
  dpll_clkout0 dpll_clkout0_I( .PADDI(dpll_clkout0_c), 
    .dpll_clkout0(dpll_clkout0));
  sdr_rx_wifi sdr_rx_wifi_I( .PADDI(sdr_rx_wifi_c), .sdr_rx_wifi(sdr_rx_wifi));
  sdr_rx_subg sdr_rx_subg_I( .PADDI(sdr_rx_subg_c), .sdr_rx_subg(sdr_rx_subg));
  sdr_rxclk sdr_rxclk_I( .PADDI(sdr_rxclk_c), .sdr_rxclk(sdr_rxclk));
  stm_fpga_spare1 stm_fpga_spare1_I( .PADDI(stm_fpga_spare1_c), 
    .stm_fpga_spare1(stm_fpga_spare1));
  stm_fpga_spare2 stm_fpga_spare2_I( .PADDI(stm_fpga_spare2_c), 
    .stm_fpga_spare2(stm_fpga_spare2));
  stm_fpga_spare5 stm_fpga_spare5_I( .PADDI(stm_fpga_spare5_c), 
    .stm_fpga_spare5(stm_fpga_spare5));
  my_pll_PLLInst_0 \my_pll/PLLInst_0 ( .CLKI(dpll_clkout2_c), 
    .CLKFB(\my_pll/CLKOP ), .STDBY(GND_net), .RST(stm_fpga_spare5_N_9), 
    .LOCK(pll_lock), .CLKOS2(internal_80MHz), .CLKOS(internal_160MHz), 
    .CLKOP(\my_pll/CLKOP ));
  osch_inst osch_inst( .OSC(int_clk_out));
  subg_iddr_fifo_inst_pdp_ram_0_0_0 \subg_iddr/fifo_inst/pdp_ram_0_0_0 ( 
    .DIA1(\subg_iddr/fifo_data_1 ), .DIA0(\subg_iddr/fifo_data_0 ), 
    .ADA4(\subg_iddr/fifo_inst/wptr_3 ), .ADA3(\subg_iddr/fifo_inst/wptr_2 ), 
    .ADA2(\subg_iddr/fifo_inst/wptr_1 ), .ADA1(\subg_iddr/fifo_inst/wptr_0 ), 
    .CEA(\subg_iddr/fifo_inst/wren_i ), .OCEA(\subg_iddr/fifo_inst/wren_i ), 
    .RSTA(main_reset_n_N_4), .CLKA(internal_200MHz), .CLKB(internal_80MHz), 
    .RSTB(main_reset_n_N_4), .OCEB(\subg_iddr/fifo_inst/rden_i ), 
    .CEB(\subg_iddr/fifo_inst/rden_i ), .DOB0(\subg_iddr/fifo_out_0 ), 
    .DOB1(\subg_iddr/fifo_out_1 ), .ADB1(\subg_iddr/fifo_inst/rptr_0 ), 
    .ADB2(\subg_iddr/fifo_inst/rptr_1 ), .ADB3(\subg_iddr/fifo_inst/rptr_2 ), 
    .ADB4(\subg_iddr/fifo_inst/rptr_3 ));
  second_pll_PLLInst_0 \second_pll/PLLInst_0 ( .CLKI(dpll_clkout0_c), 
    .CLKFB(internal_200MHz), .STDBY(GND_net), .RST(stm_fpga_spare5_N_9), 
    .LOCK(second_pll_lock), .CLKOP(internal_200MHz));
  wifi_iddr_fifo_inst_pdp_ram_0_0_0 \wifi_iddr/fifo_inst/pdp_ram_0_0_0 ( 
    .DIA1(\wifi_iddr/fifo_data_1 ), .DIA0(\wifi_iddr/fifo_data_0 ), 
    .ADA4(\wifi_iddr/fifo_inst/wptr_3 ), .ADA3(\wifi_iddr/fifo_inst/wptr_2 ), 
    .ADA2(\wifi_iddr/fifo_inst/wptr_1 ), .ADA1(\wifi_iddr/fifo_inst/wptr_0 ), 
    .CEA(\wifi_iddr/fifo_inst/wren_i ), .OCEA(\wifi_iddr/fifo_inst/wren_i ), 
    .RSTA(main_reset_n_N_4), .CLKA(internal_200MHz), .CLKB(internal_80MHz), 
    .RSTB(main_reset_n_N_4), .OCEB(\wifi_iddr/fifo_inst/rden_i ), 
    .CEB(\wifi_iddr/fifo_inst/rden_i ), .DOB0(\wifi_iddr/fifo_out_0 ), 
    .DOB1(\wifi_iddr/fifo_out_1 ), .ADB1(\wifi_iddr/fifo_inst/rptr_0 ), 
    .ADB2(\wifi_iddr/fifo_inst/rptr_1 ), .ADB3(\wifi_iddr/fifo_inst/rptr_2 ), 
    .ADB4(\wifi_iddr/fifo_inst/rptr_3 ));
  GSR_INST GSR_INST( .GSRNET(n2955));
  VHI VHI_INST( .Z(VCCI));
  PUR PUR_INST( .PUR(VCCI));
endmodule

module fpga_led ( input PADDO, output fpga_led );

  sapiobuf fpga_led_pad( .I(PADDO), .PAD(fpga_led));

  specify
    (PADDO => fpga_led) = (0:0:0,0:0:0);
  endspecify

endmodule

module sapiobuf ( input I, output PAD );

  OB INST5( .I(I), .O(PAD));
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module fpga_neopixel ( output fpga_neopixel );
  wire   GNDI;

  sapiobuf fpga_neopixel_pad( .I(GNDI), .PAD(fpga_neopixel));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module sdr_txclk ( output sdr_txclk );
  wire   GNDI;

  sapiobuf0001 sdr_txclk_pad( .I(GNDI), .PAD(sdr_txclk));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module sapiobuf0001 ( input I, output PAD );

  OB INST1( .I(I), .O(PAD));
endmodule

module sdr_txdata ( output sdr_txdata );
  wire   GNDI;

  sapiobuf0001 sdr_txdata_pad( .I(GNDI), .PAD(sdr_txdata));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module spi1_sck ( input PADDO, output spi1_sck );

  sapiobuf0002 spi1_sck_pad( .I(PADDO), .PAD(spi1_sck));

  specify
    (PADDO => spi1_sck) = (0:0:0,0:0:0);
  endspecify

endmodule

module sapiobuf0002 ( input I, output PAD );

  OB INST5( .I(I), .O(PAD));
endmodule

module spi1_mosi ( input PADDO, output spi1_mosi );

  sapiobuf0002 spi1_mosi_pad( .I(PADDO), .PAD(spi1_mosi));

  specify
    (PADDO => spi1_mosi) = (0:0:0,0:0:0);
  endspecify

endmodule

module spi2_sck ( input PADDO, output spi2_sck );

  sapiobuf0002 spi2_sck_pad( .I(PADDO), .PAD(spi2_sck));

  specify
    (PADDO => spi2_sck) = (0:0:0,0:0:0);
  endspecify

endmodule

module spi2_mosi ( input PADDO, output spi2_mosi );

  sapiobuf0002 spi2_mosi_pad( .I(PADDO), .PAD(spi2_mosi));

  specify
    (PADDO => spi2_mosi) = (0:0:0,0:0:0);
  endspecify

endmodule

module spi3_sck ( input PADDO, output spi3_sck );

  sapiobuf0002 spi3_sck_pad( .I(PADDO), .PAD(spi3_sck));

  specify
    (PADDO => spi3_sck) = (0:0:0,0:0:0);
  endspecify

endmodule

module spi3_mosi ( input PADDO, output spi3_mosi );

  sapiobuf0002 spi3_mosi_pad( .I(PADDO), .PAD(spi3_mosi));

  specify
    (PADDO => spi3_mosi) = (0:0:0,0:0:0);
  endspecify

endmodule

module spi4_sck ( input PADDO, output spi4_sck );

  sapiobuf spi4_sck_pad( .I(PADDO), .PAD(spi4_sck));

  specify
    (PADDO => spi4_sck) = (0:0:0,0:0:0);
  endspecify

endmodule

module spi4_mosi ( input PADDO, output spi4_mosi );

  sapiobuf0002 spi4_mosi_pad( .I(PADDO), .PAD(spi4_mosi));

  specify
    (PADDO => spi4_mosi) = (0:0:0,0:0:0);
  endspecify

endmodule

module fpga_ufl_p7 ( input PADDO, output fpga_ufl_p7 );

  sapiobuf0002 fpga_ufl_p7_pad( .I(PADDO), .PAD(fpga_ufl_p7));

  specify
    (PADDO => fpga_ufl_p7) = (0:0:0,0:0:0);
  endspecify

endmodule

module fpga_ufl_p8 ( input PADDO, output fpga_ufl_p8 );

  sapiobuf0002 fpga_ufl_p8_pad( .I(PADDO), .PAD(fpga_ufl_p8));

  specify
    (PADDO => fpga_ufl_p8) = (0:0:0,0:0:0);
  endspecify

endmodule

module dpll_clkout2 ( output PADDI, input dpll_clkout2 );

  sapiobuf0003 dpll_clkout2_pad( .Z(PADDI), .PAD(dpll_clkout2));

  specify
    (dpll_clkout2 => PADDI) = (0:0:0,0:0:0);
    $width (posedge dpll_clkout2, 0:0:0);
    $width (negedge dpll_clkout2, 0:0:0);
  endspecify

endmodule

module sapiobuf0003 ( output Z, input PAD );

  IBPD INST1( .I(PAD), .O(Z));
endmodule

module dpll_clkout0 ( output PADDI, input dpll_clkout0 );

  sapiobuf0003 dpll_clkout0_pad( .Z(PADDI), .PAD(dpll_clkout0));

  specify
    (dpll_clkout0 => PADDI) = (0:0:0,0:0:0);
    $width (posedge dpll_clkout0, 0:0:0);
    $width (negedge dpll_clkout0, 0:0:0);
  endspecify

endmodule

module sdr_rx_wifi ( output PADDI, input sdr_rx_wifi );

  sapiobuf0004 sdr_rx_wifi_pad( .Z(PADDI), .PAD(sdr_rx_wifi));

  specify
    (sdr_rx_wifi => PADDI) = (0:0:0,0:0:0);
    $width (posedge sdr_rx_wifi, 0:0:0);
    $width (negedge sdr_rx_wifi, 0:0:0);
  endspecify

endmodule

module sapiobuf0004 ( output Z, input PAD );

  IB INST1( .I(PAD), .O(Z));
endmodule

module sdr_rx_subg ( output PADDI, input sdr_rx_subg );

  sapiobuf0004 sdr_rx_subg_pad( .Z(PADDI), .PAD(sdr_rx_subg));

  specify
    (sdr_rx_subg => PADDI) = (0:0:0,0:0:0);
    $width (posedge sdr_rx_subg, 0:0:0);
    $width (negedge sdr_rx_subg, 0:0:0);
  endspecify

endmodule

module sdr_rxclk ( output PADDI, input sdr_rxclk );

  sapiobuf0004 sdr_rxclk_pad( .Z(PADDI), .PAD(sdr_rxclk));

  specify
    (sdr_rxclk => PADDI) = (0:0:0,0:0:0);
    $width (posedge sdr_rxclk, 0:0:0);
    $width (negedge sdr_rxclk, 0:0:0);
  endspecify

endmodule

module stm_fpga_spare1 ( output PADDI, input stm_fpga_spare1 );

  sapiobuf0003 stm_fpga_spare1_pad( .Z(PADDI), .PAD(stm_fpga_spare1));

  specify
    (stm_fpga_spare1 => PADDI) = (0:0:0,0:0:0);
    $width (posedge stm_fpga_spare1, 0:0:0);
    $width (negedge stm_fpga_spare1, 0:0:0);
  endspecify

endmodule

module stm_fpga_spare2 ( output PADDI, input stm_fpga_spare2 );

  sapiobuf0003 stm_fpga_spare2_pad( .Z(PADDI), .PAD(stm_fpga_spare2));

  specify
    (stm_fpga_spare2 => PADDI) = (0:0:0,0:0:0);
    $width (posedge stm_fpga_spare2, 0:0:0);
    $width (negedge stm_fpga_spare2, 0:0:0);
  endspecify

endmodule

module stm_fpga_spare5 ( output PADDI, input stm_fpga_spare5 );

  sapiobuf0003 stm_fpga_spare5_pad( .Z(PADDI), .PAD(stm_fpga_spare5));

  specify
    (stm_fpga_spare5 => PADDI) = (0:0:0,0:0:0);
    $width (posedge stm_fpga_spare5, 0:0:0);
    $width (negedge stm_fpga_spare5, 0:0:0);
  endspecify

endmodule

module my_pll_PLLInst_0 ( input CLKI, CLKFB, STDBY, RST, output LOCK, CLKOS2, 
    CLKOS, CLKOP );
  wire   GNDI;

  EHXPLLL_B \my_pll/PLLInst_0_EHXPLLL ( .CLKI(CLKI), .CLKFB(CLKFB), 
    .PHASESEL1(GNDI), .PHASESEL0(GNDI), .PHASEDIR(GNDI), .PHASESTEP(GNDI), 
    .PHASELOADREG(GNDI), .STDBY(STDBY), .PLLWAKESYNC(GNDI), .RST(RST), 
    .ENCLKOP(GNDI), .ENCLKOS(GNDI), .ENCLKOS2(GNDI), .ENCLKOS3(GNDI), 
    .CLKOP(CLKOP), .CLKOS(CLKOS), .CLKOS2(CLKOS2), .CLKOS3(), .LOCK(LOCK), 
    .INTLOCK(), .REFCLK(), .CLKINTFB());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CLKI => CLKOS2) = (0:0:0,0:0:0);
    (CLKI => CLKOS) = (0:0:0,0:0:0);
    (CLKI => CLKOP) = (0:0:0,0:0:0);
    (CLKFB => CLKOS2) = (0:0:0,0:0:0);
    (CLKFB => CLKOS) = (0:0:0,0:0:0);
    (CLKFB => CLKOP) = (0:0:0,0:0:0);
  endspecify

endmodule

module EHXPLLL_B ( input CLKI, CLKFB, PHASESEL1, PHASESEL0, PHASEDIR, 
    PHASESTEP, PHASELOADREG, STDBY, PLLWAKESYNC, RST, ENCLKOP, ENCLKOS, 
    ENCLKOS2, ENCLKOS3, output CLKOP, CLKOS, CLKOS2, CLKOS3, LOCK, INTLOCK, 
    REFCLK, CLKINTFB );

  EHXPLLL INST10( .CLKI(CLKI), .CLKFB(CLKFB), .PHASESEL1(PHASESEL1), 
    .PHASESEL0(PHASESEL0), .PHASEDIR(PHASEDIR), .PHASESTEP(PHASESTEP), 
    .PHASELOADREG(PHASELOADREG), .STDBY(STDBY), .PLLWAKESYNC(PLLWAKESYNC), 
    .RST(RST), .ENCLKOP(ENCLKOP), .ENCLKOS(ENCLKOS), .ENCLKOS2(ENCLKOS2), 
    .ENCLKOS3(ENCLKOS3), .CLKOP(CLKOP), .CLKOS(CLKOS), .CLKOS2(CLKOS2), 
    .CLKOS3(CLKOS3), .LOCK(LOCK), .INTLOCK(INTLOCK), .REFCLK(REFCLK), 
    .CLKINTFB(CLKINTFB));
  defparam INST10.CLKFB_DIV = 8;
  defparam INST10.CLKI_DIV = 1;
  defparam INST10.CLKOP_CPHASE = 9;
  defparam INST10.CLKOP_DIV = 10;
  defparam INST10.CLKOP_ENABLE = "ENABLED";
  defparam INST10.CLKOP_FPHASE = 0;
  defparam INST10.CLKOP_TRIM_DELAY = 0;
  defparam INST10.CLKOP_TRIM_POL = "FALLING";
  defparam INST10.CLKOS2_CPHASE = 7;
  defparam INST10.CLKOS2_DIV = 8;
  defparam INST10.CLKOS2_ENABLE = "ENABLED";
  defparam INST10.CLKOS2_FPHASE = 0;
  defparam INST10.CLKOS3_CPHASE = 12;
  defparam INST10.CLKOS3_DIV = 10;
  defparam INST10.CLKOS3_ENABLE = "ENABLED";
  defparam INST10.CLKOS3_FPHASE = 3;
  defparam INST10.CLKOS_CPHASE = 3;
  defparam INST10.CLKOS_DIV = 4;
  defparam INST10.CLKOS_ENABLE = "ENABLED";
  defparam INST10.CLKOS_FPHASE = 0;
  defparam INST10.CLKOS_TRIM_DELAY = 0;
  defparam INST10.CLKOS_TRIM_POL = "FALLING";
  defparam INST10.DPHASE_SOURCE = "DISABLED";
  defparam INST10.FEEDBK_PATH = "CLKOP";
  defparam INST10.INTFB_WAKE = "DISABLED";
  defparam INST10.INT_LOCK_STICKY = "ENABLED";
  defparam INST10.OUTDIVIDER_MUXA = "DIVA";
  defparam INST10.OUTDIVIDER_MUXB = "DIVB";
  defparam INST10.OUTDIVIDER_MUXC = "DIVC";
  defparam INST10.OUTDIVIDER_MUXD = "DIVD";
  defparam INST10.PLLRST_ENA = "ENABLED";
  defparam INST10.PLL_LOCK_DELAY = 200;
  defparam INST10.PLL_LOCK_MODE = 0;
  defparam INST10.REFIN_RESET = "DISABLED";
  defparam INST10.STDBY_ENABLE = "DISABLED";
  defparam INST10.SYNC_ENABLE = "DISABLED";
endmodule

module osch_inst ( output OSC );

  OSCG_B osch_inst_OSCG( .OSC(OSC));
endmodule

module OSCG_B ( output OSC );

  OSCG INST10( .OSC(OSC));
  defparam INST10.DIV = 128;
endmodule

module subg_iddr_fifo_inst_pdp_ram_0_0_0 ( input DIA1, DIA0, ADA4, ADA3, ADA2, 
    ADA1, CEA, OCEA, RSTA, CLKA, CLKB, RSTB, OCEB, CEB, output DOB0, DOB1, 
    input ADB1, ADB2, ADB3, ADB4 );
  wire   VCCI, GNDI, DIA1_dly, CLKA_dly, DIA0_dly, ADA4_dly, ADA3_dly, 
         ADA2_dly, ADA1_dly, CEA_dly, OCEA_dly, RSTA_dly, RSTB_dly, CLKB_dly, 
         OCEB_dly, CEB_dly, ADB1_dly, ADB2_dly, ADB3_dly, ADB4_dly;

  DP16KD_B \subg_iddr/fifo_inst/pdp_ram_0_0_0_DP16KD ( .CEA(CEA_dly), 
    .OCEA(OCEA_dly), .CLKA(CLKA_dly), .WEA(VCCI), .CSA0(GNDI), .CSA1(GNDI), 
    .CSA2(GNDI), .RSTA(RSTA_dly), .CEB(CEB_dly), .OCEB(OCEB_dly), 
    .CLKB(CLKB_dly), .WEB(GNDI), .CSB0(GNDI), .CSB1(GNDI), .CSB2(GNDI), 
    .RSTB(RSTB_dly), .DIA0(DIA0_dly), .DIA1(DIA1_dly), .DIA2(), .DIA3(), 
    .DIA4(), .DIA5(), .DIA6(), .DIA7(), .DIA8(), .DIA9(), .DIA10(), .DIA11(), 
    .DIA12(), .DIA13(), .DIA14(), .DIA15(), .DIA16(), .DIA17(), .ADA0(GNDI), 
    .ADA1(ADA1_dly), .ADA2(ADA2_dly), .ADA3(ADA3_dly), .ADA4(ADA4_dly), 
    .ADA5(GNDI), .ADA6(GNDI), .ADA7(GNDI), .ADA8(GNDI), .ADA9(GNDI), 
    .ADA10(GNDI), .ADA11(GNDI), .ADA12(GNDI), .ADA13(GNDI), .DIB0(GNDI), 
    .DIB1(GNDI), .DIB2(), .DIB3(), .DIB4(), .DIB5(), .DIB6(), .DIB7(), .DIB8(), 
    .DIB9(), .DIB10(), .DIB11(), .DIB12(), .DIB13(), .DIB14(), .DIB15(), 
    .DIB16(), .DIB17(), .ADB0(GNDI), .ADB1(ADB1_dly), .ADB2(ADB2_dly), 
    .ADB3(ADB3_dly), .ADB4(ADB4_dly), .ADB5(GNDI), .ADB6(GNDI), .ADB7(GNDI), 
    .ADB8(GNDI), .ADB9(GNDI), .ADB10(GNDI), .ADB11(GNDI), .ADB12(GNDI), 
    .ADB13(GNDI), .DOA0(), .DOA1(), .DOA2(), .DOA3(), .DOA4(), .DOA5(), 
    .DOA6(), .DOA7(), .DOA8(), .DOA9(), .DOA10(), .DOA11(), .DOA12(), .DOA13(), 
    .DOA14(), .DOA15(), .DOA16(), .DOA17(), .DOB0(DOB0), .DOB1(DOB1), .DOB2(), 
    .DOB3(), .DOB4(), .DOB5(), .DOB6(), .DOB7(), .DOB8(), .DOB9(), .DOB10(), 
    .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17());
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CLKB => DOB0) = (0:0:0,0:0:0);
    (CLKB => DOB1) = (0:0:0,0:0:0);
    (RSTB => DOB0) = (0:0:0,0:0:0);
    (RSTB => DOB1) = (0:0:0,0:0:0);
    $setuphold (posedge CLKA, DIA1, 0:0:0, 0:0:0,,,, CLKA_dly, DIA1_dly);
    $setuphold (posedge CLKA, DIA0, 0:0:0, 0:0:0,,,, CLKA_dly, DIA0_dly);
    $setuphold (posedge CLKA, ADA4, 0:0:0, 0:0:0,,,, CLKA_dly, ADA4_dly);
    $setuphold (posedge CLKA, ADA3, 0:0:0, 0:0:0,,,, CLKA_dly, ADA3_dly);
    $setuphold (posedge CLKA, ADA2, 0:0:0, 0:0:0,,,, CLKA_dly, ADA2_dly);
    $setuphold (posedge CLKA, ADA1, 0:0:0, 0:0:0,,,, CLKA_dly, ADA1_dly);
    $setuphold (posedge CLKA, CEA, 0:0:0, 0:0:0,,,, CLKA_dly, CEA_dly);
    $setuphold (posedge CLKA, OCEA, 0:0:0, 0:0:0,,,, CLKA_dly, OCEA_dly);
    $setuphold (posedge CLKA, RSTA, 0:0:0, 0:0:0,,,, CLKA_dly, RSTA_dly);
    $setuphold (posedge CLKB, RSTB, 0:0:0, 0:0:0,,,, CLKB_dly, RSTB_dly);
    $setuphold (posedge CLKB, OCEB, 0:0:0, 0:0:0,,,, CLKB_dly, OCEB_dly);
    $setuphold (posedge CLKB, CEB, 0:0:0, 0:0:0,,,, CLKB_dly, CEB_dly);
    $setuphold (posedge CLKB, ADB1, 0:0:0, 0:0:0,,,, CLKB_dly, ADB1_dly);
    $setuphold (posedge CLKB, ADB2, 0:0:0, 0:0:0,,,, CLKB_dly, ADB2_dly);
    $setuphold (posedge CLKB, ADB3, 0:0:0, 0:0:0,,,, CLKB_dly, ADB3_dly);
    $setuphold (posedge CLKB, ADB4, 0:0:0, 0:0:0,,,, CLKB_dly, ADB4_dly);
    $width (posedge CLKA, 0:0:0);
    $width (negedge CLKA, 0:0:0);
    $width (posedge CLKB, 0:0:0);
    $width (negedge CLKB, 0:0:0);
  endspecify

endmodule

module DP16KD_B ( input CEA, OCEA, CLKA, WEA, CSA0, CSA1, CSA2, RSTA, CEB, 
    OCEB, CLKB, WEB, CSB0, CSB1, CSB2, RSTB, DIA0, DIA1, DIA2, DIA3, DIA4, 
    DIA5, DIA6, DIA7, DIA8, DIA9, DIA10, DIA11, DIA12, DIA13, DIA14, DIA15, 
    DIA16, DIA17, ADA0, ADA1, ADA2, ADA3, ADA4, ADA5, ADA6, ADA7, ADA8, ADA9, 
    ADA10, ADA11, ADA12, ADA13, DIB0, DIB1, DIB2, DIB3, DIB4, DIB5, DIB6, DIB7, 
    DIB8, DIB9, DIB10, DIB11, DIB12, DIB13, DIB14, DIB15, DIB16, DIB17, ADB0, 
    ADB1, ADB2, ADB3, ADB4, ADB5, ADB6, ADB7, ADB8, ADB9, ADB10, ADB11, ADB12, 
    ADB13, output DOA0, DOA1, DOA2, DOA3, DOA4, DOA5, DOA6, DOA7, DOA8, DOA9, 
    DOA10, DOA11, DOA12, DOA13, DOA14, DOA15, DOA16, DOA17, DOB0, DOB1, DOB2, 
    DOB3, DOB4, DOB5, DOB6, DOB7, DOB8, DOB9, DOB10, DOB11, DOB12, DOB13, 
    DOB14, DOB15, DOB16, DOB17 );

  DP16KD INST10( .DIA0(DIA0), .DIA1(DIA1), .DIA2(DIA2), .DIA3(DIA3), 
    .DIA4(DIA4), .DIA5(DIA5), .DIA6(DIA6), .DIA7(DIA7), .DIA8(DIA8), 
    .DIA9(DIA9), .DIA10(DIA10), .DIA11(DIA11), .DIA12(DIA12), .DIA13(DIA13), 
    .DIA14(DIA14), .DIA15(DIA15), .DIA16(DIA16), .DIA17(DIA17), .ADA0(ADA0), 
    .ADA1(ADA1), .ADA2(ADA2), .ADA3(ADA3), .ADA4(ADA4), .ADA5(ADA5), 
    .ADA6(ADA6), .ADA7(ADA7), .ADA8(ADA8), .ADA9(ADA9), .ADA10(ADA10), 
    .ADA11(ADA11), .ADA12(ADA12), .ADA13(ADA13), .CEA(CEA), .OCEA(OCEA), 
    .CLKA(CLKA), .WEA(WEA), .CSA0(CSA0), .CSA1(CSA1), .CSA2(CSA2), .RSTA(RSTA), 
    .DIB0(DIB0), .DIB1(DIB1), .DIB2(DIB2), .DIB3(DIB3), .DIB4(DIB4), 
    .DIB5(DIB5), .DIB6(DIB6), .DIB7(DIB7), .DIB8(DIB8), .DIB9(DIB9), 
    .DIB10(DIB10), .DIB11(DIB11), .DIB12(DIB12), .DIB13(DIB13), .DIB14(DIB14), 
    .DIB15(DIB15), .DIB16(DIB16), .DIB17(DIB17), .ADB0(ADB0), .ADB1(ADB1), 
    .ADB2(ADB2), .ADB3(ADB3), .ADB4(ADB4), .ADB5(ADB5), .ADB6(ADB6), 
    .ADB7(ADB7), .ADB8(ADB8), .ADB9(ADB9), .ADB10(ADB10), .ADB11(ADB11), 
    .ADB12(ADB12), .ADB13(ADB13), .CEB(CEB), .OCEB(OCEB), .CLKB(CLKB), 
    .WEB(WEB), .CSB0(CSB0), .CSB1(CSB1), .CSB2(CSB2), .RSTB(RSTB), .DOA0(DOA0), 
    .DOA1(DOA1), .DOA2(DOA2), .DOA3(DOA3), .DOA4(DOA4), .DOA5(DOA5), 
    .DOA6(DOA6), .DOA7(DOA7), .DOA8(DOA8), .DOA9(DOA9), .DOA10(DOA10), 
    .DOA11(DOA11), .DOA12(DOA12), .DOA13(DOA13), .DOA14(DOA14), .DOA15(DOA15), 
    .DOA16(DOA16), .DOA17(DOA17), .DOB0(DOB0), .DOB1(DOB1), .DOB2(DOB2), 
    .DOB3(DOB3), .DOB4(DOB4), .DOB5(DOB5), .DOB6(DOB6), .DOB7(DOB7), 
    .DOB8(DOB8), .DOB9(DOB9), .DOB10(DOB10), .DOB11(DOB11), .DOB12(DOB12), 
    .DOB13(DOB13), .DOB14(DOB14), .DOB15(DOB15), .DOB16(DOB16), .DOB17(DOB17));
  defparam INST10.ASYNC_RESET_RELEASE = "SYNC";
  defparam INST10.CSDECODE_A = "0b000";
  defparam INST10.CSDECODE_B = "0b000";
  defparam INST10.DATA_WIDTH_A = 2;
  defparam INST10.DATA_WIDTH_B = 2;
  defparam INST10.GSR = "ENABLED";

    defparam INST10.INITVAL_00 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_01 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_02 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_03 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_04 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_05 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_06 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_07 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_08 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_09 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_10 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_11 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_12 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_13 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_14 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_15 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_16 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_17 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_18 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_19 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_20 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_21 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_22 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_23 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_24 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_25 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_26 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_27 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_28 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_29 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_2A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_2B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_2C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_2D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_2E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_2F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_30 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_31 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_32 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_33 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_34 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_35 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_36 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_37 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_38 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_39 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_3A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_3B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_3C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_3D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_3E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_3F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
  defparam INST10.INIT_DATA = "STATIC";
  defparam INST10.REGMODE_A = "NOREG";
  defparam INST10.REGMODE_B = "NOREG";
  defparam INST10.RESETMODE = "ASYNC";
  defparam INST10.WRITEMODE_A = "NORMAL";
  defparam INST10.WRITEMODE_B = "NORMAL";
endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module second_pll_PLLInst_0 ( input CLKI, CLKFB, STDBY, RST, output LOCK, 
    CLKOP );
  wire   GNDI;

  EHXPLLL0005 \second_pll/PLLInst_0_EHXPLLL ( .CLKI(CLKI), .CLKFB(CLKFB), 
    .PHASESEL1(GNDI), .PHASESEL0(GNDI), .PHASEDIR(GNDI), .PHASESTEP(GNDI), 
    .PHASELOADREG(GNDI), .STDBY(STDBY), .PLLWAKESYNC(GNDI), .RST(RST), 
    .ENCLKOP(GNDI), .ENCLKOS(GNDI), .ENCLKOS2(GNDI), .ENCLKOS3(GNDI), 
    .CLKOP(CLKOP), .CLKOS(), .CLKOS2(), .CLKOS3(), .LOCK(LOCK), .INTLOCK(), 
    .REFCLK(), .CLKINTFB());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CLKI => CLKOP) = (0:0:0,0:0:0);
    (CLKFB => CLKOP) = (0:0:0,0:0:0);
  endspecify

endmodule

module EHXPLLL0005 ( input CLKI, CLKFB, PHASESEL1, PHASESEL0, PHASEDIR, 
    PHASESTEP, PHASELOADREG, STDBY, PLLWAKESYNC, RST, ENCLKOP, ENCLKOS, 
    ENCLKOS2, ENCLKOS3, output CLKOP, CLKOS, CLKOS2, CLKOS3, LOCK, INTLOCK, 
    REFCLK, CLKINTFB );

  EHXPLLL INST10( .CLKI(CLKI), .CLKFB(CLKFB), .PHASESEL1(PHASESEL1), 
    .PHASESEL0(PHASESEL0), .PHASEDIR(PHASEDIR), .PHASESTEP(PHASESTEP), 
    .PHASELOADREG(PHASELOADREG), .STDBY(STDBY), .PLLWAKESYNC(PLLWAKESYNC), 
    .RST(RST), .ENCLKOP(ENCLKOP), .ENCLKOS(ENCLKOS), .ENCLKOS2(ENCLKOS2), 
    .ENCLKOS3(ENCLKOS3), .CLKOP(CLKOP), .CLKOS(CLKOS), .CLKOS2(CLKOS2), 
    .CLKOS3(CLKOS3), .LOCK(LOCK), .INTLOCK(INTLOCK), .REFCLK(REFCLK), 
    .CLKINTFB(CLKINTFB));
  defparam INST10.CLKFB_DIV = 20;
  defparam INST10.CLKI_DIV = 1;
  defparam INST10.CLKOP_CPHASE = 2;
  defparam INST10.CLKOP_DIV = 3;
  defparam INST10.CLKOP_ENABLE = "ENABLED";
  defparam INST10.CLKOP_FPHASE = 0;
  defparam INST10.CLKOP_TRIM_DELAY = 0;
  defparam INST10.CLKOP_TRIM_POL = "FALLING";
  defparam INST10.CLKOS2_CPHASE = 0;
  defparam INST10.CLKOS2_DIV = 1;
  defparam INST10.CLKOS2_ENABLE = "DISABLED";
  defparam INST10.CLKOS2_FPHASE = 0;
  defparam INST10.CLKOS3_CPHASE = 0;
  defparam INST10.CLKOS3_DIV = 1;
  defparam INST10.CLKOS3_ENABLE = "DISABLED";
  defparam INST10.CLKOS3_FPHASE = 0;
  defparam INST10.CLKOS_CPHASE = 0;
  defparam INST10.CLKOS_DIV = 1;
  defparam INST10.CLKOS_ENABLE = "DISABLED";
  defparam INST10.CLKOS_FPHASE = 0;
  defparam INST10.CLKOS_TRIM_DELAY = 0;
  defparam INST10.CLKOS_TRIM_POL = "FALLING";
  defparam INST10.DPHASE_SOURCE = "DISABLED";
  defparam INST10.FEEDBK_PATH = "CLKOP";
  defparam INST10.INTFB_WAKE = "DISABLED";
  defparam INST10.INT_LOCK_STICKY = "ENABLED";
  defparam INST10.OUTDIVIDER_MUXA = "DIVA";
  defparam INST10.OUTDIVIDER_MUXB = "DIVB";
  defparam INST10.OUTDIVIDER_MUXC = "DIVC";
  defparam INST10.OUTDIVIDER_MUXD = "DIVD";
  defparam INST10.PLLRST_ENA = "ENABLED";
  defparam INST10.PLL_LOCK_DELAY = 200;
  defparam INST10.PLL_LOCK_MODE = 0;
  defparam INST10.REFIN_RESET = "DISABLED";
  defparam INST10.STDBY_ENABLE = "DISABLED";
  defparam INST10.SYNC_ENABLE = "DISABLED";
endmodule

module wifi_iddr_fifo_inst_pdp_ram_0_0_0 ( input DIA1, DIA0, ADA4, ADA3, ADA2, 
    ADA1, CEA, OCEA, RSTA, CLKA, CLKB, RSTB, OCEB, CEB, output DOB0, DOB1, 
    input ADB1, ADB2, ADB3, ADB4 );
  wire   VCCI, GNDI, DIA1_dly, CLKA_dly, DIA0_dly, ADA4_dly, ADA3_dly, 
         ADA2_dly, ADA1_dly, CEA_dly, OCEA_dly, RSTA_dly, RSTB_dly, CLKB_dly, 
         OCEB_dly, CEB_dly, ADB1_dly, ADB2_dly, ADB3_dly, ADB4_dly;

  DP16KD0006 \wifi_iddr/fifo_inst/pdp_ram_0_0_0_DP16KD ( .CEA(CEA_dly), 
    .OCEA(OCEA_dly), .CLKA(CLKA_dly), .WEA(VCCI), .CSA0(GNDI), .CSA1(GNDI), 
    .CSA2(GNDI), .RSTA(RSTA_dly), .CEB(CEB_dly), .OCEB(OCEB_dly), 
    .CLKB(CLKB_dly), .WEB(GNDI), .CSB0(GNDI), .CSB1(GNDI), .CSB2(GNDI), 
    .RSTB(RSTB_dly), .DIA0(DIA0_dly), .DIA1(DIA1_dly), .DIA2(), .DIA3(), 
    .DIA4(), .DIA5(), .DIA6(), .DIA7(), .DIA8(), .DIA9(), .DIA10(), .DIA11(), 
    .DIA12(), .DIA13(), .DIA14(), .DIA15(), .DIA16(), .DIA17(), .ADA0(GNDI), 
    .ADA1(ADA1_dly), .ADA2(ADA2_dly), .ADA3(ADA3_dly), .ADA4(ADA4_dly), 
    .ADA5(GNDI), .ADA6(GNDI), .ADA7(GNDI), .ADA8(GNDI), .ADA9(GNDI), 
    .ADA10(GNDI), .ADA11(GNDI), .ADA12(GNDI), .ADA13(GNDI), .DIB0(GNDI), 
    .DIB1(GNDI), .DIB2(), .DIB3(), .DIB4(), .DIB5(), .DIB6(), .DIB7(), .DIB8(), 
    .DIB9(), .DIB10(), .DIB11(), .DIB12(), .DIB13(), .DIB14(), .DIB15(), 
    .DIB16(), .DIB17(), .ADB0(GNDI), .ADB1(ADB1_dly), .ADB2(ADB2_dly), 
    .ADB3(ADB3_dly), .ADB4(ADB4_dly), .ADB5(GNDI), .ADB6(GNDI), .ADB7(GNDI), 
    .ADB8(GNDI), .ADB9(GNDI), .ADB10(GNDI), .ADB11(GNDI), .ADB12(GNDI), 
    .ADB13(GNDI), .DOA0(), .DOA1(), .DOA2(), .DOA3(), .DOA4(), .DOA5(), 
    .DOA6(), .DOA7(), .DOA8(), .DOA9(), .DOA10(), .DOA11(), .DOA12(), .DOA13(), 
    .DOA14(), .DOA15(), .DOA16(), .DOA17(), .DOB0(DOB0), .DOB1(DOB1), .DOB2(), 
    .DOB3(), .DOB4(), .DOB5(), .DOB6(), .DOB7(), .DOB8(), .DOB9(), .DOB10(), 
    .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17());
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CLKB => DOB0) = (0:0:0,0:0:0);
    (CLKB => DOB1) = (0:0:0,0:0:0);
    (RSTB => DOB0) = (0:0:0,0:0:0);
    (RSTB => DOB1) = (0:0:0,0:0:0);
    $setuphold (posedge CLKA, DIA1, 0:0:0, 0:0:0,,,, CLKA_dly, DIA1_dly);
    $setuphold (posedge CLKA, DIA0, 0:0:0, 0:0:0,,,, CLKA_dly, DIA0_dly);
    $setuphold (posedge CLKA, ADA4, 0:0:0, 0:0:0,,,, CLKA_dly, ADA4_dly);
    $setuphold (posedge CLKA, ADA3, 0:0:0, 0:0:0,,,, CLKA_dly, ADA3_dly);
    $setuphold (posedge CLKA, ADA2, 0:0:0, 0:0:0,,,, CLKA_dly, ADA2_dly);
    $setuphold (posedge CLKA, ADA1, 0:0:0, 0:0:0,,,, CLKA_dly, ADA1_dly);
    $setuphold (posedge CLKA, CEA, 0:0:0, 0:0:0,,,, CLKA_dly, CEA_dly);
    $setuphold (posedge CLKA, OCEA, 0:0:0, 0:0:0,,,, CLKA_dly, OCEA_dly);
    $setuphold (posedge CLKA, RSTA, 0:0:0, 0:0:0,,,, CLKA_dly, RSTA_dly);
    $setuphold (posedge CLKB, RSTB, 0:0:0, 0:0:0,,,, CLKB_dly, RSTB_dly);
    $setuphold (posedge CLKB, OCEB, 0:0:0, 0:0:0,,,, CLKB_dly, OCEB_dly);
    $setuphold (posedge CLKB, CEB, 0:0:0, 0:0:0,,,, CLKB_dly, CEB_dly);
    $setuphold (posedge CLKB, ADB1, 0:0:0, 0:0:0,,,, CLKB_dly, ADB1_dly);
    $setuphold (posedge CLKB, ADB2, 0:0:0, 0:0:0,,,, CLKB_dly, ADB2_dly);
    $setuphold (posedge CLKB, ADB3, 0:0:0, 0:0:0,,,, CLKB_dly, ADB3_dly);
    $setuphold (posedge CLKB, ADB4, 0:0:0, 0:0:0,,,, CLKB_dly, ADB4_dly);
    $width (posedge CLKA, 0:0:0);
    $width (negedge CLKA, 0:0:0);
    $width (posedge CLKB, 0:0:0);
    $width (negedge CLKB, 0:0:0);
  endspecify

endmodule

module DP16KD0006 ( input CEA, OCEA, CLKA, WEA, CSA0, CSA1, CSA2, RSTA, CEB, 
    OCEB, CLKB, WEB, CSB0, CSB1, CSB2, RSTB, DIA0, DIA1, DIA2, DIA3, DIA4, 
    DIA5, DIA6, DIA7, DIA8, DIA9, DIA10, DIA11, DIA12, DIA13, DIA14, DIA15, 
    DIA16, DIA17, ADA0, ADA1, ADA2, ADA3, ADA4, ADA5, ADA6, ADA7, ADA8, ADA9, 
    ADA10, ADA11, ADA12, ADA13, DIB0, DIB1, DIB2, DIB3, DIB4, DIB5, DIB6, DIB7, 
    DIB8, DIB9, DIB10, DIB11, DIB12, DIB13, DIB14, DIB15, DIB16, DIB17, ADB0, 
    ADB1, ADB2, ADB3, ADB4, ADB5, ADB6, ADB7, ADB8, ADB9, ADB10, ADB11, ADB12, 
    ADB13, output DOA0, DOA1, DOA2, DOA3, DOA4, DOA5, DOA6, DOA7, DOA8, DOA9, 
    DOA10, DOA11, DOA12, DOA13, DOA14, DOA15, DOA16, DOA17, DOB0, DOB1, DOB2, 
    DOB3, DOB4, DOB5, DOB6, DOB7, DOB8, DOB9, DOB10, DOB11, DOB12, DOB13, 
    DOB14, DOB15, DOB16, DOB17 );

  DP16KD INST10( .DIA0(DIA0), .DIA1(DIA1), .DIA2(DIA2), .DIA3(DIA3), 
    .DIA4(DIA4), .DIA5(DIA5), .DIA6(DIA6), .DIA7(DIA7), .DIA8(DIA8), 
    .DIA9(DIA9), .DIA10(DIA10), .DIA11(DIA11), .DIA12(DIA12), .DIA13(DIA13), 
    .DIA14(DIA14), .DIA15(DIA15), .DIA16(DIA16), .DIA17(DIA17), .ADA0(ADA0), 
    .ADA1(ADA1), .ADA2(ADA2), .ADA3(ADA3), .ADA4(ADA4), .ADA5(ADA5), 
    .ADA6(ADA6), .ADA7(ADA7), .ADA8(ADA8), .ADA9(ADA9), .ADA10(ADA10), 
    .ADA11(ADA11), .ADA12(ADA12), .ADA13(ADA13), .CEA(CEA), .OCEA(OCEA), 
    .CLKA(CLKA), .WEA(WEA), .CSA0(CSA0), .CSA1(CSA1), .CSA2(CSA2), .RSTA(RSTA), 
    .DIB0(DIB0), .DIB1(DIB1), .DIB2(DIB2), .DIB3(DIB3), .DIB4(DIB4), 
    .DIB5(DIB5), .DIB6(DIB6), .DIB7(DIB7), .DIB8(DIB8), .DIB9(DIB9), 
    .DIB10(DIB10), .DIB11(DIB11), .DIB12(DIB12), .DIB13(DIB13), .DIB14(DIB14), 
    .DIB15(DIB15), .DIB16(DIB16), .DIB17(DIB17), .ADB0(ADB0), .ADB1(ADB1), 
    .ADB2(ADB2), .ADB3(ADB3), .ADB4(ADB4), .ADB5(ADB5), .ADB6(ADB6), 
    .ADB7(ADB7), .ADB8(ADB8), .ADB9(ADB9), .ADB10(ADB10), .ADB11(ADB11), 
    .ADB12(ADB12), .ADB13(ADB13), .CEB(CEB), .OCEB(OCEB), .CLKB(CLKB), 
    .WEB(WEB), .CSB0(CSB0), .CSB1(CSB1), .CSB2(CSB2), .RSTB(RSTB), .DOA0(DOA0), 
    .DOA1(DOA1), .DOA2(DOA2), .DOA3(DOA3), .DOA4(DOA4), .DOA5(DOA5), 
    .DOA6(DOA6), .DOA7(DOA7), .DOA8(DOA8), .DOA9(DOA9), .DOA10(DOA10), 
    .DOA11(DOA11), .DOA12(DOA12), .DOA13(DOA13), .DOA14(DOA14), .DOA15(DOA15), 
    .DOA16(DOA16), .DOA17(DOA17), .DOB0(DOB0), .DOB1(DOB1), .DOB2(DOB2), 
    .DOB3(DOB3), .DOB4(DOB4), .DOB5(DOB5), .DOB6(DOB6), .DOB7(DOB7), 
    .DOB8(DOB8), .DOB9(DOB9), .DOB10(DOB10), .DOB11(DOB11), .DOB12(DOB12), 
    .DOB13(DOB13), .DOB14(DOB14), .DOB15(DOB15), .DOB16(DOB16), .DOB17(DOB17));
  defparam INST10.ASYNC_RESET_RELEASE = "SYNC";
  defparam INST10.CSDECODE_A = "0b000";
  defparam INST10.CSDECODE_B = "0b000";
  defparam INST10.DATA_WIDTH_A = 2;
  defparam INST10.DATA_WIDTH_B = 2;
  defparam INST10.GSR = "ENABLED";

    defparam INST10.INITVAL_00 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_01 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_02 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_03 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_04 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_05 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_06 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_07 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_08 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_09 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_10 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_11 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_12 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_13 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_14 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_15 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_16 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_17 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_18 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_19 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_20 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_21 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_22 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_23 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_24 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_25 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_26 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_27 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_28 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_29 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_2A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_2B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_2C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_2D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_2E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_2F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_30 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_31 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_32 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_33 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_34 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_35 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_36 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_37 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_38 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_39 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_3A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_3B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_3C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_3D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_3E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_3F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
  defparam INST10.INIT_DATA = "STATIC";
  defparam INST10.REGMODE_A = "NOREG";
  defparam INST10.REGMODE_B = "NOREG";
  defparam INST10.RESETMODE = "ASYNC";
  defparam INST10.WRITEMODE_A = "NORMAL";
  defparam INST10.WRITEMODE_B = "NORMAL";
endmodule

module GSR_INST ( input GSRNET );

  GSR5MODE GSR_INST_GSRMODE( .GSR(GSRNET));

  specify
  endspecify

endmodule

module GSR5MODE ( input GSR );
  wire   GSRMODE;

  BUFBA INST10( .A(GSR), .Z(GSRMODE));
  GSR INST20( .GSR(GSRMODE));
endmodule
