#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Tue Nov 18 23:30:14 2025
# Process ID: 44308
# Current directory: /home/wayne/FPGA/FPGAtors/FPGAtors-SystemVerilog-Tutorial/scripts
# Command line: vivado -mode batch -source ./create_proj.tcl -tclargs demo /home/wayne/FPGA/FPGAtors/FPGAtors-SystemVerilog-Tutorial/scripts/../vivado_proj xcu50-fsvh2104-2-e demo2
# Log file: /home/wayne/FPGA/FPGAtors/FPGAtors-SystemVerilog-Tutorial/scripts/vivado.log
# Journal file: /home/wayne/FPGA/FPGAtors/FPGAtors-SystemVerilog-Tutorial/scripts/vivado.jou
# Running On: wayne, OS: Linux, CPU Frequency: 1980.136 MHz, CPU Physical cores: 16, Host memory: 32821 MB
#-----------------------------------------------------------
source ./create_proj.tcl
