onerror {resume}
quietly WaveActivateNextPane {} 0
add wave -noupdate /tb/sys_clk
add wave -noupdate /tb/ext_reset
add wave -noupdate -childformat {{/tb/tr.instruction_pc_dec -radix hexadecimal}} -expand -subitemconfig {/tb/tr.instruction_pc_dec {-height 16 -radix hexadecimal}} /tb/tr
add wave -noupdate /tb/sys_clk
add wave -noupdate /tb/ext_reset
add wave -noupdate -childformat {{/tb/tr.instruction_pc_dec -radix hexadecimal} {/tb/tr.instruction_data_dec -radix hexadecimal}} -subitemconfig {/tb/tr.instruction_pc_dec {-height 16 -radix hexadecimal} /tb/tr.instruction_data_dec {-height 16 -radix hexadecimal}} /tb/tr
add wave -noupdate -radix hexadecimal -childformat {{{/tb/uut/cpu/fetch_block/fetch_instruction[31]} -radix hexadecimal} {{/tb/uut/cpu/fetch_block/fetch_instruction[30]} -radix hexadecimal} {{/tb/uut/cpu/fetch_block/fetch_instruction[29]} -radix hexadecimal} {{/tb/uut/cpu/fetch_block/fetch_instruction[28]} -radix hexadecimal} {{/tb/uut/cpu/fetch_block/fetch_instruction[27]} -radix hexadecimal} {{/tb/uut/cpu/fetch_block/fetch_instruction[26]} -radix hexadecimal} {{/tb/uut/cpu/fetch_block/fetch_instruction[25]} -radix hexadecimal} {{/tb/uut/cpu/fetch_block/fetch_instruction[24]} -radix hexadecimal} {{/tb/uut/cpu/fetch_block/fetch_instruction[23]} -radix hexadecimal} {{/tb/uut/cpu/fetch_block/fetch_instruction[22]} -radix hexadecimal} {{/tb/uut/cpu/fetch_block/fetch_instruction[21]} -radix hexadecimal} {{/tb/uut/cpu/fetch_block/fetch_instruction[20]} -radix hexadecimal} {{/tb/uut/cpu/fetch_block/fetch_instruction[19]} -radix hexadecimal} {{/tb/uut/cpu/fetch_block/fetch_instruction[18]} -radix hexadecimal} {{/tb/uut/cpu/fetch_block/fetch_instruction[17]} -radix hexadecimal} {{/tb/uut/cpu/fetch_block/fetch_instruction[16]} -radix hexadecimal} {{/tb/uut/cpu/fetch_block/fetch_instruction[15]} -radix hexadecimal} {{/tb/uut/cpu/fetch_block/fetch_instruction[14]} -radix hexadecimal} {{/tb/uut/cpu/fetch_block/fetch_instruction[13]} -radix hexadecimal} {{/tb/uut/cpu/fetch_block/fetch_instruction[12]} -radix hexadecimal} {{/tb/uut/cpu/fetch_block/fetch_instruction[11]} -radix hexadecimal} {{/tb/uut/cpu/fetch_block/fetch_instruction[10]} -radix hexadecimal} {{/tb/uut/cpu/fetch_block/fetch_instruction[9]} -radix hexadecimal} {{/tb/uut/cpu/fetch_block/fetch_instruction[8]} -radix hexadecimal} {{/tb/uut/cpu/fetch_block/fetch_instruction[7]} -radix hexadecimal} {{/tb/uut/cpu/fetch_block/fetch_instruction[6]} -radix hexadecimal} {{/tb/uut/cpu/fetch_block/fetch_instruction[5]} -radix hexadecimal} {{/tb/uut/cpu/fetch_block/fetch_instruction[4]} -radix hexadecimal} {{/tb/uut/cpu/fetch_block/fetch_instruction[3]} -radix hexadecimal} {{/tb/uut/cpu/fetch_block/fetch_instruction[2]} -radix hexadecimal} {{/tb/uut/cpu/fetch_block/fetch_instruction[1]} -radix hexadecimal} {{/tb/uut/cpu/fetch_block/fetch_instruction[0]} -radix hexadecimal}} -subitemconfig {{/tb/uut/cpu/fetch_block/fetch_instruction[31]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/fetch_block/fetch_instruction[30]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/fetch_block/fetch_instruction[29]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/fetch_block/fetch_instruction[28]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/fetch_block/fetch_instruction[27]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/fetch_block/fetch_instruction[26]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/fetch_block/fetch_instruction[25]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/fetch_block/fetch_instruction[24]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/fetch_block/fetch_instruction[23]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/fetch_block/fetch_instruction[22]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/fetch_block/fetch_instruction[21]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/fetch_block/fetch_instruction[20]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/fetch_block/fetch_instruction[19]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/fetch_block/fetch_instruction[18]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/fetch_block/fetch_instruction[17]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/fetch_block/fetch_instruction[16]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/fetch_block/fetch_instruction[15]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/fetch_block/fetch_instruction[14]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/fetch_block/fetch_instruction[13]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/fetch_block/fetch_instruction[12]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/fetch_block/fetch_instruction[11]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/fetch_block/fetch_instruction[10]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/fetch_block/fetch_instruction[9]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/fetch_block/fetch_instruction[8]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/fetch_block/fetch_instruction[7]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/fetch_block/fetch_instruction[6]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/fetch_block/fetch_instruction[5]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/fetch_block/fetch_instruction[4]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/fetch_block/fetch_instruction[3]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/fetch_block/fetch_instruction[2]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/fetch_block/fetch_instruction[1]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/fetch_block/fetch_instruction[0]} {-height 16 -radix hexadecimal}} /tb/uut/cpu/fetch_block/fetch_instruction
add wave -noupdate /tb/uut/cpu/fetch_block/fetch_complete
add wave -noupdate /tb/uut/cpu/fetch_block/fetch_attr_fifo/push
add wave -noupdate /tb/uut/cpu/fetch_block/fetch_attr_fifo/pop
add wave -noupdate /tb/uut/cpu/fetch_block/fetch_attr_fifo/data_in
add wave -noupdate /tb/uut/cpu/fetch_block/fetch_attr_fifo/data_out
add wave -noupdate /tb/uut/cpu/fetch_block/fetch_attr_fifo/valid
add wave -noupdate /tb/uut/cpu/fetch_block/fetch_attr_fifo/full
add wave -noupdate /tb/uut/cpu/fetch_block/fetch_attr_fifo/potential_push
add wave -noupdate /tb/uut/cpu/id_block/decode_advance
add wave -noupdate -childformat {{/tb/uut/cpu/decode_and_issue_block/decode.id -radix hexadecimal} {/tb/uut/cpu/decode_and_issue_block/decode.pc -radix hexadecimal} {/tb/uut/cpu/decode_and_issue_block/decode.instruction -radix hexadecimal -childformat {{{[31]} -radix hexadecimal} {{[30]} -radix hexadecimal} {{[29]} -radix hexadecimal} {{[28]} -radix hexadecimal} {{[27]} -radix hexadecimal} {{[26]} -radix hexadecimal} {{[25]} -radix hexadecimal} {{[24]} -radix hexadecimal} {{[23]} -radix hexadecimal} {{[22]} -radix hexadecimal} {{[21]} -radix hexadecimal} {{[20]} -radix hexadecimal} {{[19]} -radix hexadecimal} {{[18]} -radix hexadecimal} {{[17]} -radix hexadecimal} {{[16]} -radix hexadecimal} {{[15]} -radix hexadecimal} {{[14]} -radix hexadecimal} {{[13]} -radix hexadecimal} {{[12]} -radix hexadecimal} {{[11]} -radix hexadecimal} {{[10]} -radix hexadecimal} {{[9]} -radix hexadecimal} {{[8]} -radix hexadecimal} {{[7]} -radix hexadecimal} {{[6]} -radix hexadecimal} {{[5]} -radix hexadecimal} {{[4]} -radix hexadecimal} {{[3]} -radix hexadecimal} {{[2]} -radix hexadecimal} {{[1]} -radix hexadecimal} {{[0]} -radix hexadecimal}}}} -expand -subitemconfig {/tb/uut/cpu/decode_and_issue_block/decode.id {-height 16 -radix hexadecimal} /tb/uut/cpu/decode_and_issue_block/decode.pc {-height 16 -radix hexadecimal} /tb/uut/cpu/decode_and_issue_block/decode.instruction {-height 16 -radix hexadecimal -childformat {{{[31]} -radix hexadecimal} {{[30]} -radix hexadecimal} {{[29]} -radix hexadecimal} {{[28]} -radix hexadecimal} {{[27]} -radix hexadecimal} {{[26]} -radix hexadecimal} {{[25]} -radix hexadecimal} {{[24]} -radix hexadecimal} {{[23]} -radix hexadecimal} {{[22]} -radix hexadecimal} {{[21]} -radix hexadecimal} {{[20]} -radix hexadecimal} {{[19]} -radix hexadecimal} {{[18]} -radix hexadecimal} {{[17]} -radix hexadecimal} {{[16]} -radix hexadecimal} {{[15]} -radix hexadecimal} {{[14]} -radix hexadecimal} {{[13]} -radix hexadecimal} {{[12]} -radix hexadecimal} {{[11]} -radix hexadecimal} {{[10]} -radix hexadecimal} {{[9]} -radix hexadecimal} {{[8]} -radix hexadecimal} {{[7]} -radix hexadecimal} {{[6]} -radix hexadecimal} {{[5]} -radix hexadecimal} {{[4]} -radix hexadecimal} {{[3]} -radix hexadecimal} {{[2]} -radix hexadecimal} {{[1]} -radix hexadecimal} {{[0]} -radix hexadecimal}}} {/tb/uut/cpu/decode_and_issue_block/decode.instruction[31]} {-radix hexadecimal} {/tb/uut/cpu/decode_and_issue_block/decode.instruction[30]} {-radix hexadecimal} {/tb/uut/cpu/decode_and_issue_block/decode.instruction[29]} {-radix hexadecimal} {/tb/uut/cpu/decode_and_issue_block/decode.instruction[28]} {-radix hexadecimal} {/tb/uut/cpu/decode_and_issue_block/decode.instruction[27]} {-radix hexadecimal} {/tb/uut/cpu/decode_and_issue_block/decode.instruction[26]} {-radix hexadecimal} {/tb/uut/cpu/decode_and_issue_block/decode.instruction[25]} {-radix hexadecimal} {/tb/uut/cpu/decode_and_issue_block/decode.instruction[24]} {-radix hexadecimal} {/tb/uut/cpu/decode_and_issue_block/decode.instruction[23]} {-radix hexadecimal} {/tb/uut/cpu/decode_and_issue_block/decode.instruction[22]} {-radix hexadecimal} {/tb/uut/cpu/decode_and_issue_block/decode.instruction[21]} {-radix hexadecimal} {/tb/uut/cpu/decode_and_issue_block/decode.instruction[20]} {-radix hexadecimal} {/tb/uut/cpu/decode_and_issue_block/decode.instruction[19]} {-radix hexadecimal} {/tb/uut/cpu/decode_and_issue_block/decode.instruction[18]} {-radix hexadecimal} {/tb/uut/cpu/decode_and_issue_block/decode.instruction[17]} {-radix hexadecimal} {/tb/uut/cpu/decode_and_issue_block/decode.instruction[16]} {-radix hexadecimal} {/tb/uut/cpu/decode_and_issue_block/decode.instruction[15]} {-radix hexadecimal} {/tb/uut/cpu/decode_and_issue_block/decode.instruction[14]} {-radix hexadecimal} {/tb/uut/cpu/decode_and_issue_block/decode.instruction[13]} {-radix hexadecimal} {/tb/uut/cpu/decode_and_issue_block/decode.instruction[12]} {-radix hexadecimal} {/tb/uut/cpu/decode_and_issue_block/decode.instruction[11]} {-radix hexadecimal} {/tb/uut/cpu/decode_and_issue_block/decode.instruction[10]} {-radix hexadecimal} {/tb/uut/cpu/decode_and_issue_block/decode.instruction[9]} {-radix hexadecimal} {/tb/uut/cpu/decode_and_issue_block/decode.instruction[8]} {-radix hexadecimal} {/tb/uut/cpu/decode_and_issue_block/decode.instruction[7]} {-radix hexadecimal} {/tb/uut/cpu/decode_and_issue_block/decode.instruction[6]} {-radix hexadecimal} {/tb/uut/cpu/decode_and_issue_block/decode.instruction[5]} {-radix hexadecimal} {/tb/uut/cpu/decode_and_issue_block/decode.instruction[4]} {-radix hexadecimal} {/tb/uut/cpu/decode_and_issue_block/decode.instruction[3]} {-radix hexadecimal} {/tb/uut/cpu/decode_and_issue_block/decode.instruction[2]} {-radix hexadecimal} {/tb/uut/cpu/decode_and_issue_block/decode.instruction[1]} {-radix hexadecimal} {/tb/uut/cpu/decode_and_issue_block/decode.instruction[0]} {-radix hexadecimal}} /tb/uut/cpu/decode_and_issue_block/decode
add wave -noupdate -radix binary /tb/uut/cpu/decode_and_issue_block/opcode
add wave -noupdate /tb/uut/cpu/decode_and_issue_block/opcode_trim
add wave -noupdate /tb/uut/cpu/decode_and_issue_block/tr_no_instruction_stall
add wave -noupdate /tb/uut/cpu/decode_and_issue_block/tr_alu_op
add wave -noupdate /tb/uut/cpu/decode_and_issue_block/tr_branch_or_jump_op
add wave -noupdate /tb/uut/cpu/decode_and_issue_block/unit_operands_ready
add wave -noupdate /tb/uut/cpu/decode_and_issue_block/tr_load_op
add wave -noupdate -childformat {{/tb/uut/cpu/decode_and_issue_block/issue.pc -radix hexadecimal} {/tb/uut/cpu/decode_and_issue_block/issue.instruction -radix hexadecimal} {/tb/uut/cpu/decode_and_issue_block/issue.rs_addr -radix hexadecimal -childformat {{{[1]} -radix hexadecimal} {{[0]} -radix hexadecimal}}} {/tb/uut/cpu/decode_and_issue_block/issue.rd_addr -radix hexadecimal -childformat {{{[4]} -radix hexadecimal} {{[3]} -radix hexadecimal} {{[2]} -radix hexadecimal} {{[1]} -radix hexadecimal} {{[0]} -radix hexadecimal}}} {/tb/uut/cpu/decode_and_issue_block/issue.id -radix hexadecimal -childformat {{{[2]} -radix hexadecimal} {{[1]} -radix hexadecimal} {{[0]} -radix hexadecimal}}}} -subitemconfig {/tb/uut/cpu/decode_and_issue_block/issue.pc {-height 16 -radix hexadecimal} /tb/uut/cpu/decode_and_issue_block/issue.instruction {-height 16 -radix hexadecimal} /tb/uut/cpu/decode_and_issue_block/issue.rs_addr {-height 16 -radix hexadecimal -childformat {{{[1]} -radix hexadecimal} {{[0]} -radix hexadecimal}}} {/tb/uut/cpu/decode_and_issue_block/issue.rs_addr[1]} {-radix hexadecimal} {/tb/uut/cpu/decode_and_issue_block/issue.rs_addr[0]} {-radix hexadecimal} /tb/uut/cpu/decode_and_issue_block/issue.rd_addr {-height 16 -radix hexadecimal -childformat {{{[4]} -radix hexadecimal} {{[3]} -radix hexadecimal} {{[2]} -radix hexadecimal} {{[1]} -radix hexadecimal} {{[0]} -radix hexadecimal}}} {/tb/uut/cpu/decode_and_issue_block/issue.rd_addr[4]} {-radix hexadecimal} {/tb/uut/cpu/decode_and_issue_block/issue.rd_addr[3]} {-radix hexadecimal} {/tb/uut/cpu/decode_and_issue_block/issue.rd_addr[2]} {-radix hexadecimal} {/tb/uut/cpu/decode_and_issue_block/issue.rd_addr[1]} {-radix hexadecimal} {/tb/uut/cpu/decode_and_issue_block/issue.rd_addr[0]} {-radix hexadecimal} /tb/uut/cpu/decode_and_issue_block/issue.id {-height 16 -radix hexadecimal -childformat {{{[2]} -radix hexadecimal} {{[1]} -radix hexadecimal} {{[0]} -radix hexadecimal}}} {/tb/uut/cpu/decode_and_issue_block/issue.id[2]} {-radix hexadecimal} {/tb/uut/cpu/decode_and_issue_block/issue.id[1]} {-radix hexadecimal} {/tb/uut/cpu/decode_and_issue_block/issue.id[0]} {-radix hexadecimal}} /tb/uut/cpu/decode_and_issue_block/issue
add wave -noupdate /tb/uut/cpu/decode_and_issue_block/unit_operands_ready
add wave -noupdate /tb/uut/cpu/decode_and_issue_block/issue_ready
add wave -noupdate /tb/uut/cpu/decode_and_issue_block/gc_issue_hold
add wave -noupdate -childformat {{/tb/uut/cpu/decode_and_issue_block/alu_inputs.in1 -radix hexadecimal -childformat {{{[32]} -radix hexadecimal} {{[31]} -radix hexadecimal} {{[30]} -radix hexadecimal} {{[29]} -radix hexadecimal} {{[28]} -radix hexadecimal} {{[27]} -radix hexadecimal} {{[26]} -radix hexadecimal} {{[25]} -radix hexadecimal} {{[24]} -radix hexadecimal} {{[23]} -radix hexadecimal} {{[22]} -radix hexadecimal} {{[21]} -radix hexadecimal} {{[20]} -radix hexadecimal} {{[19]} -radix hexadecimal} {{[18]} -radix hexadecimal} {{[17]} -radix hexadecimal} {{[16]} -radix hexadecimal} {{[15]} -radix hexadecimal} {{[14]} -radix hexadecimal} {{[13]} -radix hexadecimal} {{[12]} -radix hexadecimal} {{[11]} -radix hexadecimal} {{[10]} -radix hexadecimal} {{[9]} -radix hexadecimal} {{[8]} -radix hexadecimal} {{[7]} -radix hexadecimal} {{[6]} -radix hexadecimal} {{[5]} -radix hexadecimal} {{[4]} -radix hexadecimal} {{[3]} -radix hexadecimal} {{[2]} -radix hexadecimal} {{[1]} -radix hexadecimal} {{[0]} -radix hexadecimal}}} {/tb/uut/cpu/decode_and_issue_block/alu_inputs.in2 -radix hexadecimal} {/tb/uut/cpu/decode_and_issue_block/alu_inputs.shifter_in -radix hexadecimal} {/tb/uut/cpu/decode_and_issue_block/alu_inputs.shift_amount -radix decimal}} -subitemconfig {/tb/uut/cpu/decode_and_issue_block/alu_inputs.in1 {-height 16 -radix hexadecimal -childformat {{{[32]} -radix hexadecimal} {{[31]} -radix hexadecimal} {{[30]} -radix hexadecimal} {{[29]} -radix hexadecimal} {{[28]} -radix hexadecimal} {{[27]} -radix hexadecimal} {{[26]} -radix hexadecimal} {{[25]} -radix hexadecimal} {{[24]} -radix hexadecimal} {{[23]} -radix hexadecimal} {{[22]} -radix hexadecimal} {{[21]} -radix hexadecimal} {{[20]} -radix hexadecimal} {{[19]} -radix hexadecimal} {{[18]} -radix hexadecimal} {{[17]} -radix hexadecimal} {{[16]} -radix hexadecimal} {{[15]} -radix hexadecimal} {{[14]} -radix hexadecimal} {{[13]} -radix hexadecimal} {{[12]} -radix hexadecimal} {{[11]} -radix hexadecimal} {{[10]} -radix hexadecimal} {{[9]} -radix hexadecimal} {{[8]} -radix hexadecimal} {{[7]} -radix hexadecimal} {{[6]} -radix hexadecimal} {{[5]} -radix hexadecimal} {{[4]} -radix hexadecimal} {{[3]} -radix hexadecimal} {{[2]} -radix hexadecimal} {{[1]} -radix hexadecimal} {{[0]} -radix hexadecimal}}} {/tb/uut/cpu/decode_and_issue_block/alu_inputs.in1[32]} {-radix hexadecimal} {/tb/uut/cpu/decode_and_issue_block/alu_inputs.in1[31]} {-radix hexadecimal} {/tb/uut/cpu/decode_and_issue_block/alu_inputs.in1[30]} {-radix hexadecimal} {/tb/uut/cpu/decode_and_issue_block/alu_inputs.in1[29]} {-radix hexadecimal} {/tb/uut/cpu/decode_and_issue_block/alu_inputs.in1[28]} {-radix hexadecimal} {/tb/uut/cpu/decode_and_issue_block/alu_inputs.in1[27]} {-radix hexadecimal} {/tb/uut/cpu/decode_and_issue_block/alu_inputs.in1[26]} {-radix hexadecimal} {/tb/uut/cpu/decode_and_issue_block/alu_inputs.in1[25]} {-radix hexadecimal} {/tb/uut/cpu/decode_and_issue_block/alu_inputs.in1[24]} {-radix hexadecimal} {/tb/uut/cpu/decode_and_issue_block/alu_inputs.in1[23]} {-radix hexadecimal} {/tb/uut/cpu/decode_and_issue_block/alu_inputs.in1[22]} {-radix hexadecimal} {/tb/uut/cpu/decode_and_issue_block/alu_inputs.in1[21]} {-radix hexadecimal} {/tb/uut/cpu/decode_and_issue_block/alu_inputs.in1[20]} {-radix hexadecimal} {/tb/uut/cpu/decode_and_issue_block/alu_inputs.in1[19]} {-radix hexadecimal} {/tb/uut/cpu/decode_and_issue_block/alu_inputs.in1[18]} {-radix hexadecimal} {/tb/uut/cpu/decode_and_issue_block/alu_inputs.in1[17]} {-radix hexadecimal} {/tb/uut/cpu/decode_and_issue_block/alu_inputs.in1[16]} {-radix hexadecimal} {/tb/uut/cpu/decode_and_issue_block/alu_inputs.in1[15]} {-radix hexadecimal} {/tb/uut/cpu/decode_and_issue_block/alu_inputs.in1[14]} {-radix hexadecimal} {/tb/uut/cpu/decode_and_issue_block/alu_inputs.in1[13]} {-radix hexadecimal} {/tb/uut/cpu/decode_and_issue_block/alu_inputs.in1[12]} {-radix hexadecimal} {/tb/uut/cpu/decode_and_issue_block/alu_inputs.in1[11]} {-radix hexadecimal} {/tb/uut/cpu/decode_and_issue_block/alu_inputs.in1[10]} {-radix hexadecimal} {/tb/uut/cpu/decode_and_issue_block/alu_inputs.in1[9]} {-radix hexadecimal} {/tb/uut/cpu/decode_and_issue_block/alu_inputs.in1[8]} {-radix hexadecimal} {/tb/uut/cpu/decode_and_issue_block/alu_inputs.in1[7]} {-radix hexadecimal} {/tb/uut/cpu/decode_and_issue_block/alu_inputs.in1[6]} {-radix hexadecimal} {/tb/uut/cpu/decode_and_issue_block/alu_inputs.in1[5]} {-radix hexadecimal} {/tb/uut/cpu/decode_and_issue_block/alu_inputs.in1[4]} {-radix hexadecimal} {/tb/uut/cpu/decode_and_issue_block/alu_inputs.in1[3]} {-radix hexadecimal} {/tb/uut/cpu/decode_and_issue_block/alu_inputs.in1[2]} {-radix hexadecimal} {/tb/uut/cpu/decode_and_issue_block/alu_inputs.in1[1]} {-radix hexadecimal} {/tb/uut/cpu/decode_and_issue_block/alu_inputs.in1[0]} {-radix hexadecimal} /tb/uut/cpu/decode_and_issue_block/alu_inputs.in2 {-height 16 -radix hexadecimal} /tb/uut/cpu/decode_and_issue_block/alu_inputs.shifter_in {-height 16 -radix hexadecimal} /tb/uut/cpu/decode_and_issue_block/alu_inputs.shift_amount {-height 16 -radix decimal}} /tb/uut/cpu/decode_and_issue_block/alu_inputs
add wave -noupdate /tb/uut/cpu/decode_and_issue_block/alu_issued
add wave -noupdate /tb/uut/cpu/decode_and_issue_block/issue_stage_ready
add wave -noupdate -radix hexadecimal -childformat {{{/tb/uut/cpu/register_file_and_writeback_block/for2[1]/register_file_blocks/register_file[0]} -radix hexadecimal} {{/tb/uut/cpu/register_file_and_writeback_block/for2[1]/register_file_blocks/register_file[1]} -radix hexadecimal} {{/tb/uut/cpu/register_file_and_writeback_block/for2[1]/register_file_blocks/register_file[2]} -radix hexadecimal} {{/tb/uut/cpu/register_file_and_writeback_block/for2[1]/register_file_blocks/register_file[3]} -radix hexadecimal} {{/tb/uut/cpu/register_file_and_writeback_block/for2[1]/register_file_blocks/register_file[4]} -radix hexadecimal} {{/tb/uut/cpu/register_file_and_writeback_block/for2[1]/register_file_blocks/register_file[5]} -radix hexadecimal} {{/tb/uut/cpu/register_file_and_writeback_block/for2[1]/register_file_blocks/register_file[6]} -radix hexadecimal} {{/tb/uut/cpu/register_file_and_writeback_block/for2[1]/register_file_blocks/register_file[7]} -radix hexadecimal} {{/tb/uut/cpu/register_file_and_writeback_block/for2[1]/register_file_blocks/register_file[8]} -radix hexadecimal} {{/tb/uut/cpu/register_file_and_writeback_block/for2[1]/register_file_blocks/register_file[9]} -radix hexadecimal} {{/tb/uut/cpu/register_file_and_writeback_block/for2[1]/register_file_blocks/register_file[10]} -radix hexadecimal} {{/tb/uut/cpu/register_file_and_writeback_block/for2[1]/register_file_blocks/register_file[11]} -radix hexadecimal} {{/tb/uut/cpu/register_file_and_writeback_block/for2[1]/register_file_blocks/register_file[12]} -radix hexadecimal} {{/tb/uut/cpu/register_file_and_writeback_block/for2[1]/register_file_blocks/register_file[13]} -radix hexadecimal} {{/tb/uut/cpu/register_file_and_writeback_block/for2[1]/register_file_blocks/register_file[14]} -radix hexadecimal} {{/tb/uut/cpu/register_file_and_writeback_block/for2[1]/register_file_blocks/register_file[15]} -radix hexadecimal} {{/tb/uut/cpu/register_file_and_writeback_block/for2[1]/register_file_blocks/register_file[16]} -radix hexadecimal} {{/tb/uut/cpu/register_file_and_writeback_block/for2[1]/register_file_blocks/register_file[17]} -radix hexadecimal} {{/tb/uut/cpu/register_file_and_writeback_block/for2[1]/register_file_blocks/register_file[18]} -radix hexadecimal} {{/tb/uut/cpu/register_file_and_writeback_block/for2[1]/register_file_blocks/register_file[19]} -radix hexadecimal} {{/tb/uut/cpu/register_file_and_writeback_block/for2[1]/register_file_blocks/register_file[20]} -radix hexadecimal} {{/tb/uut/cpu/register_file_and_writeback_block/for2[1]/register_file_blocks/register_file[21]} -radix hexadecimal} {{/tb/uut/cpu/register_file_and_writeback_block/for2[1]/register_file_blocks/register_file[22]} -radix hexadecimal} {{/tb/uut/cpu/register_file_and_writeback_block/for2[1]/register_file_blocks/register_file[23]} -radix hexadecimal} {{/tb/uut/cpu/register_file_and_writeback_block/for2[1]/register_file_blocks/register_file[24]} -radix hexadecimal} {{/tb/uut/cpu/register_file_and_writeback_block/for2[1]/register_file_blocks/register_file[25]} -radix hexadecimal} {{/tb/uut/cpu/register_file_and_writeback_block/for2[1]/register_file_blocks/register_file[26]} -radix hexadecimal} {{/tb/uut/cpu/register_file_and_writeback_block/for2[1]/register_file_blocks/register_file[27]} -radix hexadecimal} {{/tb/uut/cpu/register_file_and_writeback_block/for2[1]/register_file_blocks/register_file[28]} -radix hexadecimal} {{/tb/uut/cpu/register_file_and_writeback_block/for2[1]/register_file_blocks/register_file[29]} -radix hexadecimal} {{/tb/uut/cpu/register_file_and_writeback_block/for2[1]/register_file_blocks/register_file[30]} -radix hexadecimal} {{/tb/uut/cpu/register_file_and_writeback_block/for2[1]/register_file_blocks/register_file[31]} -radix hexadecimal}} -subitemconfig {{/tb/uut/cpu/register_file_and_writeback_block/for2[1]/register_file_blocks/register_file[0]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/register_file_and_writeback_block/for2[1]/register_file_blocks/register_file[1]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/register_file_and_writeback_block/for2[1]/register_file_blocks/register_file[2]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/register_file_and_writeback_block/for2[1]/register_file_blocks/register_file[3]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/register_file_and_writeback_block/for2[1]/register_file_blocks/register_file[4]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/register_file_and_writeback_block/for2[1]/register_file_blocks/register_file[5]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/register_file_and_writeback_block/for2[1]/register_file_blocks/register_file[6]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/register_file_and_writeback_block/for2[1]/register_file_blocks/register_file[7]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/register_file_and_writeback_block/for2[1]/register_file_blocks/register_file[8]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/register_file_and_writeback_block/for2[1]/register_file_blocks/register_file[9]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/register_file_and_writeback_block/for2[1]/register_file_blocks/register_file[10]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/register_file_and_writeback_block/for2[1]/register_file_blocks/register_file[11]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/register_file_and_writeback_block/for2[1]/register_file_blocks/register_file[12]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/register_file_and_writeback_block/for2[1]/register_file_blocks/register_file[13]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/register_file_and_writeback_block/for2[1]/register_file_blocks/register_file[14]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/register_file_and_writeback_block/for2[1]/register_file_blocks/register_file[15]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/register_file_and_writeback_block/for2[1]/register_file_blocks/register_file[16]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/register_file_and_writeback_block/for2[1]/register_file_blocks/register_file[17]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/register_file_and_writeback_block/for2[1]/register_file_blocks/register_file[18]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/register_file_and_writeback_block/for2[1]/register_file_blocks/register_file[19]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/register_file_and_writeback_block/for2[1]/register_file_blocks/register_file[20]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/register_file_and_writeback_block/for2[1]/register_file_blocks/register_file[21]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/register_file_and_writeback_block/for2[1]/register_file_blocks/register_file[22]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/register_file_and_writeback_block/for2[1]/register_file_blocks/register_file[23]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/register_file_and_writeback_block/for2[1]/register_file_blocks/register_file[24]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/register_file_and_writeback_block/for2[1]/register_file_blocks/register_file[25]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/register_file_and_writeback_block/for2[1]/register_file_blocks/register_file[26]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/register_file_and_writeback_block/for2[1]/register_file_blocks/register_file[27]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/register_file_and_writeback_block/for2[1]/register_file_blocks/register_file[28]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/register_file_and_writeback_block/for2[1]/register_file_blocks/register_file[29]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/register_file_and_writeback_block/for2[1]/register_file_blocks/register_file[30]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/register_file_and_writeback_block/for2[1]/register_file_blocks/register_file[31]} {-height 16 -radix hexadecimal}} {/tb/uut/cpu/register_file_and_writeback_block/for2[1]/register_file_blocks/register_file}
add wave -noupdate -radix hexadecimal -childformat {{{/tb/uut/cpu/register_file_and_writeback_block/for2[0]/register_file_blocks/register_file[0]} -radix hexadecimal} {{/tb/uut/cpu/register_file_and_writeback_block/for2[0]/register_file_blocks/register_file[1]} -radix hexadecimal} {{/tb/uut/cpu/register_file_and_writeback_block/for2[0]/register_file_blocks/register_file[2]} -radix hexadecimal} {{/tb/uut/cpu/register_file_and_writeback_block/for2[0]/register_file_blocks/register_file[3]} -radix hexadecimal} {{/tb/uut/cpu/register_file_and_writeback_block/for2[0]/register_file_blocks/register_file[4]} -radix hexadecimal} {{/tb/uut/cpu/register_file_and_writeback_block/for2[0]/register_file_blocks/register_file[5]} -radix hexadecimal} {{/tb/uut/cpu/register_file_and_writeback_block/for2[0]/register_file_blocks/register_file[6]} -radix hexadecimal} {{/tb/uut/cpu/register_file_and_writeback_block/for2[0]/register_file_blocks/register_file[7]} -radix hexadecimal} {{/tb/uut/cpu/register_file_and_writeback_block/for2[0]/register_file_blocks/register_file[8]} -radix hexadecimal} {{/tb/uut/cpu/register_file_and_writeback_block/for2[0]/register_file_blocks/register_file[9]} -radix hexadecimal} {{/tb/uut/cpu/register_file_and_writeback_block/for2[0]/register_file_blocks/register_file[10]} -radix hexadecimal} {{/tb/uut/cpu/register_file_and_writeback_block/for2[0]/register_file_blocks/register_file[11]} -radix hexadecimal} {{/tb/uut/cpu/register_file_and_writeback_block/for2[0]/register_file_blocks/register_file[12]} -radix hexadecimal} {{/tb/uut/cpu/register_file_and_writeback_block/for2[0]/register_file_blocks/register_file[13]} -radix hexadecimal} {{/tb/uut/cpu/register_file_and_writeback_block/for2[0]/register_file_blocks/register_file[14]} -radix hexadecimal} {{/tb/uut/cpu/register_file_and_writeback_block/for2[0]/register_file_blocks/register_file[15]} -radix hexadecimal} {{/tb/uut/cpu/register_file_and_writeback_block/for2[0]/register_file_blocks/register_file[16]} -radix hexadecimal} {{/tb/uut/cpu/register_file_and_writeback_block/for2[0]/register_file_blocks/register_file[17]} -radix hexadecimal} {{/tb/uut/cpu/register_file_and_writeback_block/for2[0]/register_file_blocks/register_file[18]} -radix hexadecimal} {{/tb/uut/cpu/register_file_and_writeback_block/for2[0]/register_file_blocks/register_file[19]} -radix hexadecimal} {{/tb/uut/cpu/register_file_and_writeback_block/for2[0]/register_file_blocks/register_file[20]} -radix hexadecimal} {{/tb/uut/cpu/register_file_and_writeback_block/for2[0]/register_file_blocks/register_file[21]} -radix hexadecimal} {{/tb/uut/cpu/register_file_and_writeback_block/for2[0]/register_file_blocks/register_file[22]} -radix hexadecimal} {{/tb/uut/cpu/register_file_and_writeback_block/for2[0]/register_file_blocks/register_file[23]} -radix hexadecimal} {{/tb/uut/cpu/register_file_and_writeback_block/for2[0]/register_file_blocks/register_file[24]} -radix hexadecimal} {{/tb/uut/cpu/register_file_and_writeback_block/for2[0]/register_file_blocks/register_file[25]} -radix hexadecimal} {{/tb/uut/cpu/register_file_and_writeback_block/for2[0]/register_file_blocks/register_file[26]} -radix hexadecimal} {{/tb/uut/cpu/register_file_and_writeback_block/for2[0]/register_file_blocks/register_file[27]} -radix hexadecimal} {{/tb/uut/cpu/register_file_and_writeback_block/for2[0]/register_file_blocks/register_file[28]} -radix hexadecimal} {{/tb/uut/cpu/register_file_and_writeback_block/for2[0]/register_file_blocks/register_file[29]} -radix hexadecimal} {{/tb/uut/cpu/register_file_and_writeback_block/for2[0]/register_file_blocks/register_file[30]} -radix hexadecimal} {{/tb/uut/cpu/register_file_and_writeback_block/for2[0]/register_file_blocks/register_file[31]} -radix hexadecimal}} -subitemconfig {{/tb/uut/cpu/register_file_and_writeback_block/for2[0]/register_file_blocks/register_file[0]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/register_file_and_writeback_block/for2[0]/register_file_blocks/register_file[1]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/register_file_and_writeback_block/for2[0]/register_file_blocks/register_file[2]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/register_file_and_writeback_block/for2[0]/register_file_blocks/register_file[3]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/register_file_and_writeback_block/for2[0]/register_file_blocks/register_file[4]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/register_file_and_writeback_block/for2[0]/register_file_blocks/register_file[5]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/register_file_and_writeback_block/for2[0]/register_file_blocks/register_file[6]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/register_file_and_writeback_block/for2[0]/register_file_blocks/register_file[7]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/register_file_and_writeback_block/for2[0]/register_file_blocks/register_file[8]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/register_file_and_writeback_block/for2[0]/register_file_blocks/register_file[9]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/register_file_and_writeback_block/for2[0]/register_file_blocks/register_file[10]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/register_file_and_writeback_block/for2[0]/register_file_blocks/register_file[11]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/register_file_and_writeback_block/for2[0]/register_file_blocks/register_file[12]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/register_file_and_writeback_block/for2[0]/register_file_blocks/register_file[13]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/register_file_and_writeback_block/for2[0]/register_file_blocks/register_file[14]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/register_file_and_writeback_block/for2[0]/register_file_blocks/register_file[15]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/register_file_and_writeback_block/for2[0]/register_file_blocks/register_file[16]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/register_file_and_writeback_block/for2[0]/register_file_blocks/register_file[17]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/register_file_and_writeback_block/for2[0]/register_file_blocks/register_file[18]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/register_file_and_writeback_block/for2[0]/register_file_blocks/register_file[19]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/register_file_and_writeback_block/for2[0]/register_file_blocks/register_file[20]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/register_file_and_writeback_block/for2[0]/register_file_blocks/register_file[21]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/register_file_and_writeback_block/for2[0]/register_file_blocks/register_file[22]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/register_file_and_writeback_block/for2[0]/register_file_blocks/register_file[23]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/register_file_and_writeback_block/for2[0]/register_file_blocks/register_file[24]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/register_file_and_writeback_block/for2[0]/register_file_blocks/register_file[25]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/register_file_and_writeback_block/for2[0]/register_file_blocks/register_file[26]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/register_file_and_writeback_block/for2[0]/register_file_blocks/register_file[27]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/register_file_and_writeback_block/for2[0]/register_file_blocks/register_file[28]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/register_file_and_writeback_block/for2[0]/register_file_blocks/register_file[29]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/register_file_and_writeback_block/for2[0]/register_file_blocks/register_file[30]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/register_file_and_writeback_block/for2[0]/register_file_blocks/register_file[31]} {-height 16 -radix hexadecimal}} {/tb/uut/cpu/register_file_and_writeback_block/for2[0]/register_file_blocks/register_file}
add wave -noupdate /tb/uut/cpu/register_file_and_writeback_block/regfile_lvt/rs_sel
add wave -noupdate -radix hexadecimal -childformat {{{/tb/uut/cpu/register_file_and_writeback_block/regfile_lvt/rs_addr[1]} -radix hexadecimal} {{/tb/uut/cpu/register_file_and_writeback_block/regfile_lvt/rs_addr[0]} -radix hexadecimal}} -expand -subitemconfig {{/tb/uut/cpu/register_file_and_writeback_block/regfile_lvt/rs_addr[1]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/register_file_and_writeback_block/regfile_lvt/rs_addr[0]} {-height 16 -radix hexadecimal}} /tb/uut/cpu/register_file_and_writeback_block/regfile_lvt/rs_addr
add wave -noupdate -radix hexadecimal -childformat {{{/tb/uut/cpu/register_file_and_writeback_block/regfile_lvt/rd_addr[0]} -radix hexadecimal} {{/tb/uut/cpu/register_file_and_writeback_block/regfile_lvt/rd_addr[1]} -radix hexadecimal}} -expand -subitemconfig {{/tb/uut/cpu/register_file_and_writeback_block/regfile_lvt/rd_addr[0]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/register_file_and_writeback_block/regfile_lvt/rd_addr[1]} {-height 16 -radix hexadecimal}} /tb/uut/cpu/register_file_and_writeback_block/regfile_lvt/rd_addr
add wave -noupdate /tb/uut/cpu/register_file_and_writeback_block/regfile_lvt/rd_retired
add wave -noupdate -radix hexadecimal -childformat {{{/tb/uut/cpu/id_block/ids_retiring[0]} -radix hexadecimal} {{/tb/uut/cpu/id_block/ids_retiring[1]} -radix hexadecimal}} -subitemconfig {{/tb/uut/cpu/id_block/ids_retiring[0]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/id_block/ids_retiring[1]} {-height 16 -radix hexadecimal}} /tb/uut/cpu/id_block/ids_retiring
add wave -noupdate {/tb/uut/cpu/register_file_and_writeback_block/unit_wb[0]/ack}
add wave -noupdate {/tb/uut/cpu/register_file_and_writeback_block/unit_wb[0]/id}
add wave -noupdate {/tb/uut/cpu/register_file_and_writeback_block/unit_wb[0]/done}
add wave -noupdate -radix hexadecimal {/tb/uut/cpu/register_file_and_writeback_block/unit_wb[0]/rd}
add wave -noupdate {/tb/uut/cpu/register_file_and_writeback_block/unit_wb[1]/ack}
add wave -noupdate {/tb/uut/cpu/register_file_and_writeback_block/unit_wb[1]/id}
add wave -noupdate {/tb/uut/cpu/register_file_and_writeback_block/unit_wb[1]/done}
add wave -noupdate -radix hexadecimal {/tb/uut/cpu/register_file_and_writeback_block/unit_wb[1]/rd}
add wave -noupdate -radix hexadecimal /tb/uut/inst_data_ram/addr_b
add wave -noupdate -radix hexadecimal /tb/uut/inst_data_ram/data_out_b
add wave -noupdate -childformat {{/tb/uut/cpu/load_store_unit_block/ls_inputs.rs1 -radix hexadecimal} {/tb/uut/cpu/load_store_unit_block/ls_inputs.rs2 -radix hexadecimal} {/tb/uut/cpu/load_store_unit_block/ls_inputs.offset -radix hexadecimal} {/tb/uut/cpu/load_store_unit_block/ls_inputs.fn3 -radix hexadecimal}} -subitemconfig {/tb/uut/cpu/load_store_unit_block/ls_inputs.rs1 {-height 16 -radix hexadecimal} /tb/uut/cpu/load_store_unit_block/ls_inputs.rs2 {-height 16 -radix hexadecimal} /tb/uut/cpu/load_store_unit_block/ls_inputs.offset {-height 16 -radix hexadecimal} /tb/uut/cpu/load_store_unit_block/ls_inputs.fn3 {-height 16 -radix hexadecimal}} /tb/uut/cpu/load_store_unit_block/ls_inputs
add wave -noupdate -childformat {{/tb/uut/cpu/load_store_unit_block/lsq/transaction_out.addr -radix hexadecimal -childformat {{{[31]} -radix hexadecimal} {{[30]} -radix hexadecimal} {{[29]} -radix hexadecimal} {{[28]} -radix hexadecimal} {{[27]} -radix hexadecimal} {{[26]} -radix hexadecimal} {{[25]} -radix hexadecimal} {{[24]} -radix hexadecimal} {{[23]} -radix hexadecimal} {{[22]} -radix hexadecimal} {{[21]} -radix hexadecimal} {{[20]} -radix hexadecimal} {{[19]} -radix hexadecimal} {{[18]} -radix hexadecimal} {{[17]} -radix hexadecimal} {{[16]} -radix hexadecimal} {{[15]} -radix hexadecimal} {{[14]} -radix hexadecimal} {{[13]} -radix hexadecimal} {{[12]} -radix hexadecimal} {{[11]} -radix hexadecimal} {{[10]} -radix hexadecimal} {{[9]} -radix hexadecimal} {{[8]} -radix hexadecimal} {{[7]} -radix hexadecimal} {{[6]} -radix hexadecimal} {{[5]} -radix hexadecimal} {{[4]} -radix hexadecimal} {{[3]} -radix hexadecimal} {{[2]} -radix hexadecimal} {{[1]} -radix hexadecimal} {{[0]} -radix hexadecimal}}} {/tb/uut/cpu/load_store_unit_block/lsq/transaction_out.be -radix hexadecimal} {/tb/uut/cpu/load_store_unit_block/lsq/transaction_out.fn3 -radix hexadecimal} {/tb/uut/cpu/load_store_unit_block/lsq/transaction_out.data_in -radix hexadecimal} {/tb/uut/cpu/load_store_unit_block/lsq/transaction_out.id -radix hexadecimal}} -subitemconfig {/tb/uut/cpu/load_store_unit_block/lsq/transaction_out.addr {-height 16 -radix hexadecimal -childformat {{{[31]} -radix hexadecimal} {{[30]} -radix hexadecimal} {{[29]} -radix hexadecimal} {{[28]} -radix hexadecimal} {{[27]} -radix hexadecimal} {{[26]} -radix hexadecimal} {{[25]} -radix hexadecimal} {{[24]} -radix hexadecimal} {{[23]} -radix hexadecimal} {{[22]} -radix hexadecimal} {{[21]} -radix hexadecimal} {{[20]} -radix hexadecimal} {{[19]} -radix hexadecimal} {{[18]} -radix hexadecimal} {{[17]} -radix hexadecimal} {{[16]} -radix hexadecimal} {{[15]} -radix hexadecimal} {{[14]} -radix hexadecimal} {{[13]} -radix hexadecimal} {{[12]} -radix hexadecimal} {{[11]} -radix hexadecimal} {{[10]} -radix hexadecimal} {{[9]} -radix hexadecimal} {{[8]} -radix hexadecimal} {{[7]} -radix hexadecimal} {{[6]} -radix hexadecimal} {{[5]} -radix hexadecimal} {{[4]} -radix hexadecimal} {{[3]} -radix hexadecimal} {{[2]} -radix hexadecimal} {{[1]} -radix hexadecimal} {{[0]} -radix hexadecimal}}} {/tb/uut/cpu/load_store_unit_block/lsq/transaction_out.addr[31]} {-radix hexadecimal} {/tb/uut/cpu/load_store_unit_block/lsq/transaction_out.addr[30]} {-radix hexadecimal} {/tb/uut/cpu/load_store_unit_block/lsq/transaction_out.addr[29]} {-radix hexadecimal} {/tb/uut/cpu/load_store_unit_block/lsq/transaction_out.addr[28]} {-radix hexadecimal} {/tb/uut/cpu/load_store_unit_block/lsq/transaction_out.addr[27]} {-radix hexadecimal} {/tb/uut/cpu/load_store_unit_block/lsq/transaction_out.addr[26]} {-radix hexadecimal} {/tb/uut/cpu/load_store_unit_block/lsq/transaction_out.addr[25]} {-radix hexadecimal} {/tb/uut/cpu/load_store_unit_block/lsq/transaction_out.addr[24]} {-radix hexadecimal} {/tb/uut/cpu/load_store_unit_block/lsq/transaction_out.addr[23]} {-radix hexadecimal} {/tb/uut/cpu/load_store_unit_block/lsq/transaction_out.addr[22]} {-radix hexadecimal} {/tb/uut/cpu/load_store_unit_block/lsq/transaction_out.addr[21]} {-radix hexadecimal} {/tb/uut/cpu/load_store_unit_block/lsq/transaction_out.addr[20]} {-radix hexadecimal} {/tb/uut/cpu/load_store_unit_block/lsq/transaction_out.addr[19]} {-radix hexadecimal} {/tb/uut/cpu/load_store_unit_block/lsq/transaction_out.addr[18]} {-radix hexadecimal} {/tb/uut/cpu/load_store_unit_block/lsq/transaction_out.addr[17]} {-radix hexadecimal} {/tb/uut/cpu/load_store_unit_block/lsq/transaction_out.addr[16]} {-radix hexadecimal} {/tb/uut/cpu/load_store_unit_block/lsq/transaction_out.addr[15]} {-radix hexadecimal} {/tb/uut/cpu/load_store_unit_block/lsq/transaction_out.addr[14]} {-radix hexadecimal} {/tb/uut/cpu/load_store_unit_block/lsq/transaction_out.addr[13]} {-radix hexadecimal} {/tb/uut/cpu/load_store_unit_block/lsq/transaction_out.addr[12]} {-radix hexadecimal} {/tb/uut/cpu/load_store_unit_block/lsq/transaction_out.addr[11]} {-radix hexadecimal} {/tb/uut/cpu/load_store_unit_block/lsq/transaction_out.addr[10]} {-radix hexadecimal} {/tb/uut/cpu/load_store_unit_block/lsq/transaction_out.addr[9]} {-radix hexadecimal} {/tb/uut/cpu/load_store_unit_block/lsq/transaction_out.addr[8]} {-radix hexadecimal} {/tb/uut/cpu/load_store_unit_block/lsq/transaction_out.addr[7]} {-radix hexadecimal} {/tb/uut/cpu/load_store_unit_block/lsq/transaction_out.addr[6]} {-radix hexadecimal} {/tb/uut/cpu/load_store_unit_block/lsq/transaction_out.addr[5]} {-radix hexadecimal} {/tb/uut/cpu/load_store_unit_block/lsq/transaction_out.addr[4]} {-radix hexadecimal} {/tb/uut/cpu/load_store_unit_block/lsq/transaction_out.addr[3]} {-radix hexadecimal} {/tb/uut/cpu/load_store_unit_block/lsq/transaction_out.addr[2]} {-radix hexadecimal} {/tb/uut/cpu/load_store_unit_block/lsq/transaction_out.addr[1]} {-radix hexadecimal} {/tb/uut/cpu/load_store_unit_block/lsq/transaction_out.addr[0]} {-radix hexadecimal} /tb/uut/cpu/load_store_unit_block/lsq/transaction_out.be {-height 16 -radix hexadecimal} /tb/uut/cpu/load_store_unit_block/lsq/transaction_out.fn3 {-height 16 -radix hexadecimal} /tb/uut/cpu/load_store_unit_block/lsq/transaction_out.data_in {-height 16 -radix hexadecimal} /tb/uut/cpu/load_store_unit_block/lsq/transaction_out.id {-height 16 -radix hexadecimal}} /tb/uut/cpu/load_store_unit_block/lsq/transaction_out
add wave -noupdate /tb/uut/cpu/load_store_unit_block/stage2_attr
add wave -noupdate -radix hexadecimal -childformat {{{/tb/uut/cpu/load_store_unit_block/data_bram/addr[29]} -radix hexadecimal} {{/tb/uut/cpu/load_store_unit_block/data_bram/addr[28]} -radix hexadecimal} {{/tb/uut/cpu/load_store_unit_block/data_bram/addr[27]} -radix hexadecimal} {{/tb/uut/cpu/load_store_unit_block/data_bram/addr[26]} -radix hexadecimal} {{/tb/uut/cpu/load_store_unit_block/data_bram/addr[25]} -radix hexadecimal} {{/tb/uut/cpu/load_store_unit_block/data_bram/addr[24]} -radix hexadecimal} {{/tb/uut/cpu/load_store_unit_block/data_bram/addr[23]} -radix hexadecimal} {{/tb/uut/cpu/load_store_unit_block/data_bram/addr[22]} -radix hexadecimal} {{/tb/uut/cpu/load_store_unit_block/data_bram/addr[21]} -radix hexadecimal} {{/tb/uut/cpu/load_store_unit_block/data_bram/addr[20]} -radix hexadecimal} {{/tb/uut/cpu/load_store_unit_block/data_bram/addr[19]} -radix hexadecimal} {{/tb/uut/cpu/load_store_unit_block/data_bram/addr[18]} -radix hexadecimal} {{/tb/uut/cpu/load_store_unit_block/data_bram/addr[17]} -radix hexadecimal} {{/tb/uut/cpu/load_store_unit_block/data_bram/addr[16]} -radix hexadecimal} {{/tb/uut/cpu/load_store_unit_block/data_bram/addr[15]} -radix hexadecimal} {{/tb/uut/cpu/load_store_unit_block/data_bram/addr[14]} -radix hexadecimal} {{/tb/uut/cpu/load_store_unit_block/data_bram/addr[13]} -radix hexadecimal} {{/tb/uut/cpu/load_store_unit_block/data_bram/addr[12]} -radix hexadecimal} {{/tb/uut/cpu/load_store_unit_block/data_bram/addr[11]} -radix hexadecimal} {{/tb/uut/cpu/load_store_unit_block/data_bram/addr[10]} -radix hexadecimal} {{/tb/uut/cpu/load_store_unit_block/data_bram/addr[9]} -radix hexadecimal} {{/tb/uut/cpu/load_store_unit_block/data_bram/addr[8]} -radix hexadecimal} {{/tb/uut/cpu/load_store_unit_block/data_bram/addr[7]} -radix hexadecimal} {{/tb/uut/cpu/load_store_unit_block/data_bram/addr[6]} -radix hexadecimal} {{/tb/uut/cpu/load_store_unit_block/data_bram/addr[5]} -radix hexadecimal} {{/tb/uut/cpu/load_store_unit_block/data_bram/addr[4]} -radix hexadecimal} {{/tb/uut/cpu/load_store_unit_block/data_bram/addr[3]} -radix hexadecimal} {{/tb/uut/cpu/load_store_unit_block/data_bram/addr[2]} -radix hexadecimal} {{/tb/uut/cpu/load_store_unit_block/data_bram/addr[1]} -radix hexadecimal} {{/tb/uut/cpu/load_store_unit_block/data_bram/addr[0]} -radix hexadecimal}} -subitemconfig {{/tb/uut/cpu/load_store_unit_block/data_bram/addr[29]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/load_store_unit_block/data_bram/addr[28]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/load_store_unit_block/data_bram/addr[27]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/load_store_unit_block/data_bram/addr[26]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/load_store_unit_block/data_bram/addr[25]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/load_store_unit_block/data_bram/addr[24]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/load_store_unit_block/data_bram/addr[23]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/load_store_unit_block/data_bram/addr[22]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/load_store_unit_block/data_bram/addr[21]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/load_store_unit_block/data_bram/addr[20]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/load_store_unit_block/data_bram/addr[19]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/load_store_unit_block/data_bram/addr[18]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/load_store_unit_block/data_bram/addr[17]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/load_store_unit_block/data_bram/addr[16]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/load_store_unit_block/data_bram/addr[15]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/load_store_unit_block/data_bram/addr[14]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/load_store_unit_block/data_bram/addr[13]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/load_store_unit_block/data_bram/addr[12]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/load_store_unit_block/data_bram/addr[11]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/load_store_unit_block/data_bram/addr[10]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/load_store_unit_block/data_bram/addr[9]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/load_store_unit_block/data_bram/addr[8]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/load_store_unit_block/data_bram/addr[7]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/load_store_unit_block/data_bram/addr[6]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/load_store_unit_block/data_bram/addr[5]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/load_store_unit_block/data_bram/addr[4]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/load_store_unit_block/data_bram/addr[3]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/load_store_unit_block/data_bram/addr[2]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/load_store_unit_block/data_bram/addr[1]} {-height 16 -radix hexadecimal} {/tb/uut/cpu/load_store_unit_block/data_bram/addr[0]} {-height 16 -radix hexadecimal}} /tb/uut/cpu/load_store_unit_block/data_bram/addr
add wave -noupdate /tb/uut/cpu/load_store_unit_block/data_bram/en
add wave -noupdate /tb/uut/cpu/load_store_unit_block/data_bram/be
add wave -noupdate -radix hexadecimal /tb/uut/cpu/load_store_unit_block/data_bram/data_in
add wave -noupdate -radix hexadecimal /tb/uut/cpu/load_store_unit_block/data_bram/data_out
add wave -noupdate -radix hexadecimal -childformat {{{/tb/uut/cpu/load_store_unit_block/unit_data_array[0]} -radix hexadecimal}} -expand -subitemconfig {{/tb/uut/cpu/load_store_unit_block/unit_data_array[0]} {-height 16 -radix hexadecimal}} /tb/uut/cpu/load_store_unit_block/unit_data_array
add wave -noupdate -expand /tb/uut/cpu/load_store_unit_block/unit_data_valid
add wave -noupdate -radix hexadecimal /tb/uut/cpu/load_store_unit_block/unit_muxed_load_data
add wave -noupdate -radix hexadecimal /tb/uut/cpu/load_store_unit_block/final_load_data
add wave -noupdate /tb/uut/cpu/load_store_unit_block/bram/data_valid
add wave -noupdate /tb/uut/cpu/load_store_unit_block/bram/ready
add wave -noupdate /tb/uut/cpu/load_store_unit_block/bram/new_request
add wave -noupdate -expand /tb/uut/cpu/load_store_unit_block/sub_unit_address_match
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 1} {170534552 ps} 0}
quietly wave cursor active 1
configure wave -namecolwidth 413
configure wave -valuecolwidth 138
configure wave -justifyvalue left
configure wave -signalnamewidth 0
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
configure wave -timelineunits ps
update
WaveRestoreZoom {161490683 ps} {180815189 ps}
