

Implementation tool: Xilinx Vivado v.2020.2
Project:             project_tmp
Solution:            solution_tmp
Device target:       xc7z020-clg484-1
Report date:         Sat May 01 02:14:04 UTC 2021

#=== Post-Implementation Resource usage ===
SLICE:           90
LUT:            228
FF:             354
DSP:              1
BRAM:             0
SRL:              3
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    5.145
CP achieved post-implementation:    6.388
Timing met
