

================================================================
== Vitis HLS Report for 'A_IO_L2_in_boundary_x0'
================================================================
* Date:           Thu Sep 15 03:08:05 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.417 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+-----------+-----------+-----------+---------+-----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |   min   |    max    |    min    |    max    |   min   |    max    |   Type  |
    +---------+-----------+-----------+-----------+---------+-----------+---------+
    |  3492030|  132872382|  11.639 ms|  0.443 sec|  3492030|  132872382|     none|
    +---------+-----------+-----------+-----------+---------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------+---------+-----------+-------------------+-----------+-----------+------+----------+
        |                                               |   Latency (cycles)  |     Iteration     |  Initiation Interval  | Trip |          |
        |                   Loop Name                   |   min   |    max    |      Latency      |  achieved |   target  | Count| Pipelined|
        +-----------------------------------------------+---------+-----------+-------------------+-----------+-----------+------+----------+
        |- A_IO_L2_in_boundary_x0_loop_1                |  3449912|  132830264|  862478 ~ 33207566|          -|          -|     4|        no|
        | + A_IO_L2_in_boundary_x0_loop_2               |   862476|   33207564|   143746 ~ 5534594|          -|          -|     6|        no|
        |  ++ A_IO_L2_in_boundary_x0_loop_3             |   143744|    5534592|       1123 ~ 43239|          -|          -|   128|        no|
        |   +++ A_IO_L2_in_boundary_x0_loop_5           |     1120|       1120|                 70|          -|          -|    16|        no|
        |    ++++ A_IO_L2_in_boundary_x0_loop_6         |       68|         68|                 34|          -|          -|     2|        no|
        |     +++++ A_IO_L2_in_boundary_x0_loop_7       |       32|         32|                  2|          -|          -|    16|        no|
        |   +++ A_IO_L2_in_boundary_x0_loop_8           |    42116|      42116|              21058|          -|          -|     2|        no|
        |    ++++ A_IO_L2_in_boundary_x0_loop_9         |    21056|      21056|                658|          -|          -|    32|        no|
        |     +++++ A_IO_L2_in_boundary_x0_loop_10      |      656|        656|                 82|          -|          -|     8|        no|
        |      ++++++ A_IO_L2_in_boundary_x0_loop_11    |       80|         80|                  5|          -|          -|    16|        no|
        |       +++++++ A_IO_L2_in_boundary_x0_loop_12  |        2|          2|                  1|          -|          -|     2|        no|
        |   +++ A_IO_L2_in_boundary_x0_loop_14          |     1120|       1120|                 70|          -|          -|    16|        no|
        |    ++++ A_IO_L2_in_boundary_x0_loop_15        |       68|         68|                 34|          -|          -|     2|        no|
        |     +++++ A_IO_L2_in_boundary_x0_loop_16      |       32|         32|                  2|          -|          -|    16|        no|
        |   +++ A_IO_L2_in_boundary_x0_loop_17          |    42116|      42116|              21058|          -|          -|     2|        no|
        |    ++++ A_IO_L2_in_boundary_x0_loop_18        |    21056|      21056|                658|          -|          -|    32|        no|
        |     +++++ A_IO_L2_in_boundary_x0_loop_19      |      656|        656|                 82|          -|          -|     8|        no|
        |      ++++++ A_IO_L2_in_boundary_x0_loop_20    |       80|         80|                  5|          -|          -|    16|        no|
        |       +++++++ A_IO_L2_in_boundary_x0_loop_21  |        2|          2|                  1|          -|          -|     2|        no|
        |- A_IO_L2_in_boundary_x0_loop_22               |    42116|      42116|              21058|          -|          -|     2|        no|
        | + A_IO_L2_in_boundary_x0_loop_23              |    21056|      21056|                658|          -|          -|    32|        no|
        |  ++ A_IO_L2_in_boundary_x0_loop_24            |      656|        656|                 82|          -|          -|     8|        no|
        |   +++ A_IO_L2_in_boundary_x0_loop_25          |       80|         80|                  5|          -|          -|    16|        no|
        |    ++++ A_IO_L2_in_boundary_x0_loop_26        |        2|          2|                  1|          -|          -|     2|        no|
        +-----------------------------------------------+---------+-----------+-------------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 29
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 24 
3 --> 4 2 
4 --> 5 15 3 
5 --> 6 9 
6 --> 7 5 
7 --> 8 6 
8 --> 7 
9 --> 10 19 4 
10 --> 11 9 
11 --> 12 10 
12 --> 13 11 
13 --> 14 
14 --> 14 12 
15 --> 16 9 
16 --> 17 15 
17 --> 18 16 
18 --> 17 
19 --> 20 9 
20 --> 21 19 
21 --> 22 20 
22 --> 23 
23 --> 23 21 
24 --> 25 
25 --> 26 24 
26 --> 27 25 
27 --> 28 26 
28 --> 29 
29 --> 29 27 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%data_split_V_1 = alloca i32 1"   --->   Operation 30 'alloca' 'data_split_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%data_split_V_1_245 = alloca i32 1"   --->   Operation 31 'alloca' 'data_split_V_1_245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%data_split_V_1_246 = alloca i32 1"   --->   Operation 32 'alloca' 'data_split_V_1_246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%data_split_V_1_247 = alloca i32 1"   --->   Operation 33 'alloca' 'data_split_V_1_247' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_A_PE_3_0_x052, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 34 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_A_IO_L2_in_3_x08, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 35 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_3_0_x052, void @empty_816, i32 0, i32 0, void @empty_2280, i32 0, i32 0, void @empty_2280, void @empty_2280, void @empty_2280, i32 0, i32 0, i32 0, i32 0, void @empty_2280, void @empty_2280"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_A_IO_L2_in_3_x08, void @empty_816, i32 0, i32 0, void @empty_2280, i32 0, i32 0, void @empty_2280, void @empty_2280, void @empty_2280, i32 0, i32 0, i32 0, i32 0, void @empty_2280, void @empty_2280"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%local_A_ping_V = alloca i64 1" [./dut.cpp:842]   --->   Operation 38 'alloca' 'local_A_ping_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%local_A_pong_V = alloca i64 1" [./dut.cpp:843]   --->   Operation 39 'alloca' 'local_A_pong_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_1 : Operation 40 [1/1] (0.38ns)   --->   "%br_ln853 = br void" [./dut.cpp:853]   --->   Operation 40 'br' 'br_ln853' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.57>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%c0_V = phi i3 0, void, i3 %add_ln691, void"   --->   Operation 41 'phi' 'c0_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%intra_trans_en = phi i1 0, void, i1 1, void"   --->   Operation 42 'phi' 'intra_trans_en' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.57ns)   --->   "%add_ln691 = add i3 %c0_V, i3 1"   --->   Operation 43 'add' 'add_ln691' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.49ns)   --->   "%icmp_ln890 = icmp_eq  i3 %c0_V, i3 4"   --->   Operation 44 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 45 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln853 = br i1 %icmp_ln890, void %.split62, void %.preheader57.preheader" [./dut.cpp:853]   --->   Operation 46 'br' 'br_ln853' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln853 = specloopname void @_ssdm_op_SpecLoopName, void @empty_704" [./dut.cpp:853]   --->   Operation 47 'specloopname' 'specloopname_ln853' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.38ns)   --->   "%br_ln854 = br void" [./dut.cpp:854]   --->   Operation 48 'br' 'br_ln854' <Predicate = (!icmp_ln890)> <Delay = 0.38>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%data_split_V_1_248 = alloca i32 1"   --->   Operation 49 'alloca' 'data_split_V_1_248' <Predicate = (icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%data_split_V_1_249 = alloca i32 1"   --->   Operation 50 'alloca' 'data_split_V_1_249' <Predicate = (icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader57"   --->   Operation 51 'br' 'br_ln890' <Predicate = (icmp_ln890)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 0.57>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%c1_V = phi i3 0, void %.split62, i3 %add_ln691_2393, void"   --->   Operation 52 'phi' 'c1_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%intra_trans_en_51 = phi i1 %intra_trans_en, void %.split62, i1 1, void"   --->   Operation 53 'phi' 'intra_trans_en_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.57ns)   --->   "%add_ln691_2393 = add i3 %c1_V, i3 1"   --->   Operation 54 'add' 'add_ln691_2393' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.49ns)   --->   "%icmp_ln890_2055 = icmp_eq  i3 %c1_V, i3 6"   --->   Operation 55 'icmp' 'icmp_ln890_2055' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 56 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln854 = br i1 %icmp_ln890_2055, void %.split60, void" [./dut.cpp:854]   --->   Operation 57 'br' 'br_ln854' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%specloopname_ln854 = specloopname void @_ssdm_op_SpecLoopName, void @empty_686" [./dut.cpp:854]   --->   Operation 58 'specloopname' 'specloopname_ln854' <Predicate = (!icmp_ln890_2055)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.38ns)   --->   "%br_ln855 = br void" [./dut.cpp:855]   --->   Operation 59 'br' 'br_ln855' <Predicate = (!icmp_ln890_2055)> <Delay = 0.38>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 60 'br' 'br_ln0' <Predicate = (icmp_ln890_2055)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.70>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%intra_trans_en_52 = phi i1 %intra_trans_en_51, void %.split60, i1 1, void %.loopexit1110"   --->   Operation 61 'phi' 'intra_trans_en_52' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%arb_34 = phi i1 0, void %.split60, i1 %arb, void %.loopexit1110"   --->   Operation 62 'phi' 'arb_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%c2_V = phi i8 0, void %.split60, i8 %c2_V_206, void %.loopexit1110"   --->   Operation 63 'phi' 'c2_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.70ns)   --->   "%c2_V_206 = add i8 %c2_V, i8 1"   --->   Operation 64 'add' 'c2_V_206' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.58ns)   --->   "%icmp_ln855 = icmp_eq  i8 %c2_V, i8 128" [./dut.cpp:855]   --->   Operation 65 'icmp' 'icmp_ln855' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 66 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln855 = br i1 %icmp_ln855, void %.split57, void" [./dut.cpp:855]   --->   Operation 67 'br' 'br_ln855' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%specloopname_ln855 = specloopname void @_ssdm_op_SpecLoopName, void @empty_866" [./dut.cpp:855]   --->   Operation 68 'specloopname' 'specloopname_ln855' <Predicate = (!icmp_ln855)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln859 = br i1 %arb_34, void %.preheader8.preheader, void %.preheader5.preheader" [./dut.cpp:859]   --->   Operation 69 'br' 'br_ln859' <Predicate = (!icmp_ln855)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.38ns)   --->   "%br_ln875 = br void %.preheader8" [./dut.cpp:875]   --->   Operation 70 'br' 'br_ln875' <Predicate = (!icmp_ln855 & !arb_34)> <Delay = 0.38>
ST_4 : Operation 71 [1/1] (0.38ns)   --->   "%br_ln926 = br void %.preheader5" [./dut.cpp:926]   --->   Operation 71 'br' 'br_ln926' <Predicate = (!icmp_ln855 & arb_34)> <Delay = 0.38>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 72 'br' 'br_ln0' <Predicate = (icmp_ln855)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.70>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%c4_V_104 = phi i5 %add_ln691_2397, void, i5 0, void %.preheader8.preheader"   --->   Operation 73 'phi' 'c4_V_104' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.70ns)   --->   "%add_ln691_2397 = add i5 %c4_V_104, i5 1"   --->   Operation 74 'add' 'add_ln691_2397' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%shl_ln875 = shl i5 %c4_V_104, i5 1" [./dut.cpp:875]   --->   Operation 75 'shl' 'shl_ln875' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.63ns)   --->   "%icmp_ln890_2059 = icmp_eq  i5 %c4_V_104, i5 16"   --->   Operation 76 'icmp' 'icmp_ln890_2059' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 77 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln865 = br i1 %icmp_ln890_2059, void %.split45, void %.loopexit1108" [./dut.cpp:865]   --->   Operation 78 'br' 'br_ln865' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%specloopname_ln865 = specloopname void @_ssdm_op_SpecLoopName, void @empty_743" [./dut.cpp:865]   --->   Operation 79 'specloopname' 'specloopname_ln865' <Predicate = (!icmp_ln890_2059)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.38ns)   --->   "%br_ln866 = br void" [./dut.cpp:866]   --->   Operation 80 'br' 'br_ln866' <Predicate = (!icmp_ln890_2059)> <Delay = 0.38>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln885 = br i1 %intra_trans_en_52, void %.loopexit1110, void %.preheader6.preheader" [./dut.cpp:885]   --->   Operation 81 'br' 'br_ln885' <Predicate = (icmp_ln890_2059)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader6"   --->   Operation 82 'br' 'br_ln890' <Predicate = (icmp_ln890_2059 & intra_trans_en_52)> <Delay = 0.38>

State 6 <SV = 5> <Delay = 0.70>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%c5_V_192 = phi i2 %add_ln691_2403, void, i2 0, void %.split45"   --->   Operation 83 'phi' 'c5_V_192' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.43ns)   --->   "%add_ln691_2403 = add i2 %c5_V_192, i2 1"   --->   Operation 84 'add' 'add_ln691_2403' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln875 = zext i2 %c5_V_192" [./dut.cpp:875]   --->   Operation 85 'zext' 'zext_ln875' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.70ns)   --->   "%add_ln875 = add i5 %shl_ln875, i5 %zext_ln875" [./dut.cpp:875]   --->   Operation 86 'add' 'add_ln875' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_724_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %add_ln875, i4 0"   --->   Operation 87 'bitconcatenate' 'tmp_724_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.34ns)   --->   "%icmp_ln890_2064 = icmp_eq  i2 %c5_V_192, i2 2"   --->   Operation 88 'icmp' 'icmp_ln890_2064' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 89 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln866 = br i1 %icmp_ln890_2064, void %.split43, void" [./dut.cpp:866]   --->   Operation 90 'br' 'br_ln866' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%specloopname_ln866 = specloopname void @_ssdm_op_SpecLoopName, void @empty_733" [./dut.cpp:866]   --->   Operation 91 'specloopname' 'specloopname_ln866' <Predicate = (!icmp_ln890_2064)> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.38ns)   --->   "%br_ln868 = br void" [./dut.cpp:868]   --->   Operation 92 'br' 'br_ln868' <Predicate = (!icmp_ln890_2064)> <Delay = 0.38>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader8"   --->   Operation 93 'br' 'br_ln0' <Predicate = (icmp_ln890_2064)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 0.71>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%c6_V_196 = phi i5 %add_ln691_2404, void %.split41, i5 0, void %.split43"   --->   Operation 94 'phi' 'c6_V_196' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.70ns)   --->   "%add_ln691_2404 = add i5 %c6_V_196, i5 1"   --->   Operation 95 'add' 'add_ln691_2404' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln875_1 = zext i5 %c6_V_196" [./dut.cpp:875]   --->   Operation 96 'zext' 'zext_ln875_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.71ns)   --->   "%add_ln875_1 = add i9 %tmp_724_cast, i9 %zext_ln875_1" [./dut.cpp:875]   --->   Operation 97 'add' 'add_ln875_1' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln875_2 = zext i9 %add_ln875_1" [./dut.cpp:875]   --->   Operation 98 'zext' 'zext_ln875_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln875_2" [./dut.cpp:875]   --->   Operation 99 'getelementptr' 'local_A_pong_V_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.63ns)   --->   "%icmp_ln890_2068 = icmp_eq  i5 %c6_V_196, i5 16"   --->   Operation 100 'icmp' 'icmp_ln890_2068' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 101 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln868 = br i1 %icmp_ln890_2068, void %.split41, void" [./dut.cpp:868]   --->   Operation 102 'br' 'br_ln868' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 103 'br' 'br_ln0' <Predicate = (icmp_ln890_2068)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.41>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%specloopname_ln868 = specloopname void @_ssdm_op_SpecLoopName, void @empty_823" [./dut.cpp:868]   --->   Operation 104 'specloopname' 'specloopname_ln868' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (1.21ns)   --->   "%tmp_828 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 105 'read' 'tmp_828' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_8 : Operation 106 [1/1] (1.20ns)   --->   "%store_ln875 = store i512 %tmp_828, i9 %local_A_pong_V_addr" [./dut.cpp:875]   --->   Operation 106 'store' 'store_ln875' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 107 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 9 <SV = 5> <Delay = 0.43>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%c5_V_194 = phi i2 %add_ln691_2406, void, i2 0, void %.preheader6.preheader"   --->   Operation 108 'phi' 'c5_V_194' <Predicate = (!arb_34 & intra_trans_en_52)> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (0.43ns)   --->   "%add_ln691_2406 = add i2 %c5_V_194, i2 1"   --->   Operation 109 'add' 'add_ln691_2406' <Predicate = (!arb_34 & intra_trans_en_52)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln890_132 = zext i2 %c5_V_194"   --->   Operation 110 'zext' 'zext_ln890_132' <Predicate = (!arb_34 & intra_trans_en_52)> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (0.34ns)   --->   "%icmp_ln890_2063 = icmp_eq  i2 %c5_V_194, i2 2"   --->   Operation 111 'icmp' 'icmp_ln890_2063' <Predicate = (!arb_34 & intra_trans_en_52)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 112 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!arb_34 & intra_trans_en_52)> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln886 = br i1 %icmp_ln890_2063, void %.split55, void %.loopexit1110.loopexit60" [./dut.cpp:886]   --->   Operation 113 'br' 'br_ln886' <Predicate = (!arb_34 & intra_trans_en_52)> <Delay = 0.00>
ST_9 : Operation 114 [1/1] (0.00ns)   --->   "%specloopname_ln886 = specloopname void @_ssdm_op_SpecLoopName, void @empty_865" [./dut.cpp:886]   --->   Operation 114 'specloopname' 'specloopname_ln886' <Predicate = (!arb_34 & intra_trans_en_52 & !icmp_ln890_2063)> <Delay = 0.00>
ST_9 : Operation 115 [1/1] (0.38ns)   --->   "%br_ln887 = br void" [./dut.cpp:887]   --->   Operation 115 'br' 'br_ln887' <Predicate = (!arb_34 & intra_trans_en_52 & !icmp_ln890_2063)> <Delay = 0.38>
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit1110"   --->   Operation 116 'br' 'br_ln0' <Predicate = (!arb_34 & intra_trans_en_52 & icmp_ln890_2063)> <Delay = 0.00>
ST_9 : Operation 117 [1/1] (0.00ns)   --->   "%c5_V_193 = phi i2 %add_ln691_2405, void, i2 0, void %.preheader.preheader"   --->   Operation 117 'phi' 'c5_V_193' <Predicate = (arb_34 & intra_trans_en_52)> <Delay = 0.00>
ST_9 : Operation 118 [1/1] (0.43ns)   --->   "%add_ln691_2405 = add i2 %c5_V_193, i2 1"   --->   Operation 118 'add' 'add_ln691_2405' <Predicate = (arb_34 & intra_trans_en_52)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln890_131 = zext i2 %c5_V_193"   --->   Operation 119 'zext' 'zext_ln890_131' <Predicate = (arb_34 & intra_trans_en_52)> <Delay = 0.00>
ST_9 : Operation 120 [1/1] (0.34ns)   --->   "%icmp_ln890_2061 = icmp_eq  i2 %c5_V_193, i2 2"   --->   Operation 120 'icmp' 'icmp_ln890_2061' <Predicate = (arb_34 & intra_trans_en_52)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 121 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 121 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (arb_34 & intra_trans_en_52)> <Delay = 0.00>
ST_9 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln937 = br i1 %icmp_ln890_2061, void %.split39, void %.loopexit1110.loopexit" [./dut.cpp:937]   --->   Operation 122 'br' 'br_ln937' <Predicate = (arb_34 & intra_trans_en_52)> <Delay = 0.00>
ST_9 : Operation 123 [1/1] (0.00ns)   --->   "%specloopname_ln937 = specloopname void @_ssdm_op_SpecLoopName, void @empty_795" [./dut.cpp:937]   --->   Operation 123 'specloopname' 'specloopname_ln937' <Predicate = (arb_34 & intra_trans_en_52 & !icmp_ln890_2061)> <Delay = 0.00>
ST_9 : Operation 124 [1/1] (0.38ns)   --->   "%br_ln938 = br void" [./dut.cpp:938]   --->   Operation 124 'br' 'br_ln938' <Predicate = (arb_34 & intra_trans_en_52 & !icmp_ln890_2061)> <Delay = 0.38>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit1110"   --->   Operation 125 'br' 'br_ln0' <Predicate = (arb_34 & intra_trans_en_52 & icmp_ln890_2061)> <Delay = 0.00>
ST_9 : Operation 126 [1/1] (0.12ns)   --->   "%arb = xor i1 %arb_34, i1 1" [./dut.cpp:963]   --->   Operation 126 'xor' 'arb' <Predicate = (!intra_trans_en_52) | (arb_34 & icmp_ln890_2061) | (!arb_34 & icmp_ln890_2063)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 127 'br' 'br_ln0' <Predicate = (!intra_trans_en_52) | (arb_34 & icmp_ln890_2061) | (!arb_34 & icmp_ln890_2063)> <Delay = 0.00>

State 10 <SV = 6> <Delay = 0.70>
ST_10 : Operation 128 [1/1] (0.00ns)   --->   "%c6_V_198 = phi i6 0, void %.split55, i6 %add_ln691_2408, void"   --->   Operation 128 'phi' 'c6_V_198' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 129 [1/1] (0.70ns)   --->   "%add_ln691_2408 = add i6 %c6_V_198, i6 1"   --->   Operation 129 'add' 'add_ln691_2408' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 130 [1/1] (0.61ns)   --->   "%icmp_ln890_2067 = icmp_eq  i6 %c6_V_198, i6 32"   --->   Operation 130 'icmp' 'icmp_ln890_2067' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 131 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 131 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln887 = br i1 %icmp_ln890_2067, void %.split53, void" [./dut.cpp:887]   --->   Operation 132 'br' 'br_ln887' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "%specloopname_ln887 = specloopname void @_ssdm_op_SpecLoopName, void @empty_663" [./dut.cpp:887]   --->   Operation 133 'specloopname' 'specloopname_ln887' <Predicate = (!icmp_ln890_2067)> <Delay = 0.00>
ST_10 : Operation 134 [1/1] (0.00ns)   --->   "%div_i_i27 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V_198, i32 1, i32 4"   --->   Operation 134 'partselect' 'div_i_i27' <Predicate = (!icmp_ln890_2067)> <Delay = 0.00>
ST_10 : Operation 135 [1/1] (0.00ns)   --->   "%empty = trunc i6 %c6_V_198"   --->   Operation 135 'trunc' 'empty' <Predicate = (!icmp_ln890_2067)> <Delay = 0.00>
ST_10 : Operation 136 [1/1] (0.38ns)   --->   "%br_ln889 = br void" [./dut.cpp:889]   --->   Operation 136 'br' 'br_ln889' <Predicate = (!icmp_ln890_2067)> <Delay = 0.38>
ST_10 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader6"   --->   Operation 137 'br' 'br_ln0' <Predicate = (icmp_ln890_2067)> <Delay = 0.00>

State 11 <SV = 7> <Delay = 0.70>
ST_11 : Operation 138 [1/1] (0.00ns)   --->   "%c7_V_132 = phi i4 0, void %.split53, i4 %add_ln691_2410, void"   --->   Operation 138 'phi' 'c7_V_132' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 139 [1/1] (0.70ns)   --->   "%add_ln691_2410 = add i4 %c7_V_132, i4 1"   --->   Operation 139 'add' 'add_ln691_2410' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 140 [1/1] (0.65ns)   --->   "%icmp_ln890_2070 = icmp_eq  i4 %c7_V_132, i4 8"   --->   Operation 140 'icmp' 'icmp_ln890_2070' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 141 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 141 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln889 = br i1 %icmp_ln890_2070, void %.split51, void" [./dut.cpp:889]   --->   Operation 142 'br' 'br_ln889' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 143 [1/1] (0.00ns)   --->   "%specloopname_ln889 = specloopname void @_ssdm_op_SpecLoopName, void @empty_833" [./dut.cpp:889]   --->   Operation 143 'specloopname' 'specloopname_ln889' <Predicate = (!icmp_ln890_2070)> <Delay = 0.00>
ST_11 : Operation 144 [1/1] (0.38ns)   --->   "%br_ln891 = br void" [./dut.cpp:891]   --->   Operation 144 'br' 'br_ln891' <Predicate = (!icmp_ln890_2070)> <Delay = 0.38>
ST_11 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 145 'br' 'br_ln0' <Predicate = (icmp_ln890_2070)> <Delay = 0.00>

State 12 <SV = 8> <Delay = 1.90>
ST_12 : Operation 146 [1/1] (0.00ns)   --->   "%c8_V_68 = phi i5 0, void %.split51, i5 %add_ln691_2413, void"   --->   Operation 146 'phi' 'c8_V_68' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 147 [1/1] (0.70ns)   --->   "%add_ln691_2413 = add i5 %c8_V_68, i5 1"   --->   Operation 147 'add' 'add_ln691_2413' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_72 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %c8_V_68, i1 0" [./dut.cpp:897]   --->   Operation 148 'bitconcatenate' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln897 = zext i6 %tmp_72" [./dut.cpp:897]   --->   Operation 149 'zext' 'zext_ln897' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 150 [1/1] (0.70ns)   --->   "%add_ln897 = add i7 %zext_ln897, i7 %zext_ln890_132" [./dut.cpp:897]   --->   Operation 150 'add' 'add_ln897' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_827 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %add_ln897, i4 %div_i_i27" [./dut.cpp:897]   --->   Operation 151 'bitconcatenate' 'tmp_827' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln897_1 = zext i11 %tmp_827" [./dut.cpp:897]   --->   Operation 152 'zext' 'zext_ln897_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 153 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr_4 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln897_1" [./dut.cpp:897]   --->   Operation 153 'getelementptr' 'local_A_ping_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 154 [1/1] (0.63ns)   --->   "%icmp_ln890_2072 = icmp_eq  i5 %c8_V_68, i5 16"   --->   Operation 154 'icmp' 'icmp_ln890_2072' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 155 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 155 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln891 = br i1 %icmp_ln890_2072, void %.split49, void" [./dut.cpp:891]   --->   Operation 156 'br' 'br_ln891' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 157 [2/2] (1.20ns)   --->   "%in_data_V_268 = load i9 %local_A_ping_V_addr_4" [./dut.cpp:897]   --->   Operation 157 'load' 'in_data_V_268' <Predicate = (!icmp_ln890_2072)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_12 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 158 'br' 'br_ln0' <Predicate = (icmp_ln890_2072)> <Delay = 0.00>

State 13 <SV = 9> <Delay = 1.20>
ST_13 : Operation 159 [1/1] (0.00ns)   --->   "%specloopname_ln891 = specloopname void @_ssdm_op_SpecLoopName, void @empty_671" [./dut.cpp:891]   --->   Operation 159 'specloopname' 'specloopname_ln891' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 160 [1/2] (1.20ns)   --->   "%in_data_V_268 = load i9 %local_A_ping_V_addr_4" [./dut.cpp:897]   --->   Operation 160 'load' 'in_data_V_268' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_13 : Operation 161 [1/1] (0.38ns)   --->   "%br_ln898 = br void" [./dut.cpp:898]   --->   Operation 161 'br' 'br_ln898' <Predicate = true> <Delay = 0.38>

State 14 <SV = 10> <Delay = 1.64>
ST_14 : Operation 162 [1/1] (0.00ns)   --->   "%n_V_132 = phi i2 0, void %.split49, i2 %add_ln691_2414, void %.split47"   --->   Operation 162 'phi' 'n_V_132' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 163 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i512 %in_data_V_268, void %.split49, i512 %zext_ln1497_132, void %.split47"   --->   Operation 163 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 164 [1/1] (0.43ns)   --->   "%add_ln691_2414 = add i2 %n_V_132, i2 1"   --->   Operation 164 'add' 'add_ln691_2414' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 165 [1/1] (0.34ns)   --->   "%icmp_ln878_135 = icmp_eq  i2 %n_V_132, i2 2"   --->   Operation 165 'icmp' 'icmp_ln878_135' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 166 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 166 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln898 = br i1 %icmp_ln878_135, void %.split47, void" [./dut.cpp:898]   --->   Operation 167 'br' 'br_ln898' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 168 [1/1] (0.00ns)   --->   "%data_split_V_1_load_18 = load i256 %data_split_V_1" [./dut.cpp:899]   --->   Operation 168 'load' 'data_split_V_1_load_18' <Predicate = (!icmp_ln878_135)> <Delay = 0.00>
ST_14 : Operation 169 [1/1] (0.00ns)   --->   "%data_split_V_1_245_load_1 = load i256 %data_split_V_1_245" [./dut.cpp:899]   --->   Operation 169 'load' 'data_split_V_1_245_load_1' <Predicate = (!icmp_ln878_135)> <Delay = 0.00>
ST_14 : Operation 170 [1/1] (0.00ns)   --->   "%specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_314"   --->   Operation 170 'specloopname' 'specloopname_ln674' <Predicate = (!icmp_ln878_135)> <Delay = 0.00>
ST_14 : Operation 171 [1/1] (0.00ns)   --->   "%data_split_V_0 = trunc i512 %p_Val2_s"   --->   Operation 171 'trunc' 'data_split_V_0' <Predicate = (!icmp_ln878_135)> <Delay = 0.00>
ST_14 : Operation 172 [1/1] (0.00ns)   --->   "%trunc_ln899 = trunc i2 %n_V_132" [./dut.cpp:899]   --->   Operation 172 'trunc' 'trunc_ln899' <Predicate = (!icmp_ln878_135)> <Delay = 0.00>
ST_14 : Operation 173 [1/1] (0.42ns)   --->   "%data_split_V_1_257 = select i1 %trunc_ln899, i256 %data_split_V_0, i256 %data_split_V_1_245_load_1" [./dut.cpp:899]   --->   Operation 173 'select' 'data_split_V_1_257' <Predicate = (!icmp_ln878_135)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 174 [1/1] (0.42ns)   --->   "%data_split_V_1_258 = select i1 %trunc_ln899, i256 %data_split_V_1_load_18, i256 %data_split_V_0" [./dut.cpp:899]   --->   Operation 174 'select' 'data_split_V_1_258' <Predicate = (!icmp_ln878_135)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 175 [1/1] (0.00ns)   --->   "%r = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %p_Val2_s, i32 256, i32 511"   --->   Operation 175 'partselect' 'r' <Predicate = (!icmp_ln878_135)> <Delay = 0.00>
ST_14 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln1497_132 = zext i256 %r"   --->   Operation 176 'zext' 'zext_ln1497_132' <Predicate = (!icmp_ln878_135)> <Delay = 0.00>
ST_14 : Operation 177 [1/1] (0.00ns)   --->   "%store_ln899 = store i256 %data_split_V_1_257, i256 %data_split_V_1_245" [./dut.cpp:899]   --->   Operation 177 'store' 'store_ln899' <Predicate = (!icmp_ln878_135)> <Delay = 0.00>
ST_14 : Operation 178 [1/1] (0.00ns)   --->   "%store_ln899 = store i256 %data_split_V_1_258, i256 %data_split_V_1" [./dut.cpp:899]   --->   Operation 178 'store' 'store_ln899' <Predicate = (!icmp_ln878_135)> <Delay = 0.00>
ST_14 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 179 'br' 'br_ln0' <Predicate = (!icmp_ln878_135)> <Delay = 0.00>
ST_14 : Operation 180 [1/1] (0.00ns)   --->   "%data_split_V_1_load = load i256 %data_split_V_1" [./dut.cpp:903]   --->   Operation 180 'load' 'data_split_V_1_load' <Predicate = (icmp_ln878_135 & !empty)> <Delay = 0.00>
ST_14 : Operation 181 [1/1] (0.00ns)   --->   "%data_split_V_1_245_load = load i256 %data_split_V_1_245" [./dut.cpp:903]   --->   Operation 181 'load' 'data_split_V_1_245_load' <Predicate = (icmp_ln878_135 & empty)> <Delay = 0.00>
ST_14 : Operation 182 [1/1] (0.42ns)   --->   "%select_ln903 = select i1 %empty, i256 %data_split_V_1_245_load, i256 %data_split_V_1_load" [./dut.cpp:903]   --->   Operation 182 'select' 'select_ln903' <Predicate = (icmp_ln878_135)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 183 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %select_ln903" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 183 'write' 'write_ln174' <Predicate = (icmp_ln878_135)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_14 : Operation 184 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 184 'br' 'br_ln0' <Predicate = (icmp_ln878_135)> <Delay = 0.00>

State 15 <SV = 4> <Delay = 0.70>
ST_15 : Operation 185 [1/1] (0.00ns)   --->   "%c4_V = phi i5 %add_ln691_2396, void, i5 0, void %.preheader5.preheader"   --->   Operation 185 'phi' 'c4_V' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 186 [1/1] (0.70ns)   --->   "%add_ln691_2396 = add i5 %c4_V, i5 1"   --->   Operation 186 'add' 'add_ln691_2396' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 187 [1/1] (0.00ns)   --->   "%shl_ln926 = shl i5 %c4_V, i5 1" [./dut.cpp:926]   --->   Operation 187 'shl' 'shl_ln926' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 188 [1/1] (0.63ns)   --->   "%icmp_ln890_2058 = icmp_eq  i5 %c4_V, i5 16"   --->   Operation 188 'icmp' 'icmp_ln890_2058' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 189 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 189 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 190 [1/1] (0.00ns)   --->   "%br_ln916 = br i1 %icmp_ln890_2058, void %.split29, void %.loopexit1109" [./dut.cpp:916]   --->   Operation 190 'br' 'br_ln916' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 191 [1/1] (0.00ns)   --->   "%specloopname_ln916 = specloopname void @_ssdm_op_SpecLoopName, void @empty_884" [./dut.cpp:916]   --->   Operation 191 'specloopname' 'specloopname_ln916' <Predicate = (!icmp_ln890_2058)> <Delay = 0.00>
ST_15 : Operation 192 [1/1] (0.38ns)   --->   "%br_ln917 = br void" [./dut.cpp:917]   --->   Operation 192 'br' 'br_ln917' <Predicate = (!icmp_ln890_2058)> <Delay = 0.38>
ST_15 : Operation 193 [1/1] (0.00ns)   --->   "%br_ln936 = br i1 %intra_trans_en_52, void %.loopexit1110, void %.preheader.preheader" [./dut.cpp:936]   --->   Operation 193 'br' 'br_ln936' <Predicate = (icmp_ln890_2058)> <Delay = 0.00>
ST_15 : Operation 194 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader"   --->   Operation 194 'br' 'br_ln890' <Predicate = (intra_trans_en_52 & icmp_ln890_2058)> <Delay = 0.38>

State 16 <SV = 5> <Delay = 0.70>
ST_16 : Operation 195 [1/1] (0.00ns)   --->   "%c5_V_191 = phi i2 %add_ln691_2401, void, i2 0, void %.split29"   --->   Operation 195 'phi' 'c5_V_191' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 196 [1/1] (0.43ns)   --->   "%add_ln691_2401 = add i2 %c5_V_191, i2 1"   --->   Operation 196 'add' 'add_ln691_2401' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln926 = zext i2 %c5_V_191" [./dut.cpp:926]   --->   Operation 197 'zext' 'zext_ln926' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 198 [1/1] (0.70ns)   --->   "%add_ln926 = add i5 %shl_ln926, i5 %zext_ln926" [./dut.cpp:926]   --->   Operation 198 'add' 'add_ln926' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_722_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %add_ln926, i4 0"   --->   Operation 199 'bitconcatenate' 'tmp_722_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 200 [1/1] (0.34ns)   --->   "%icmp_ln890_2062 = icmp_eq  i2 %c5_V_191, i2 2"   --->   Operation 200 'icmp' 'icmp_ln890_2062' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 201 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 201 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 202 [1/1] (0.00ns)   --->   "%br_ln917 = br i1 %icmp_ln890_2062, void %.split27, void" [./dut.cpp:917]   --->   Operation 202 'br' 'br_ln917' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 203 [1/1] (0.00ns)   --->   "%specloopname_ln917 = specloopname void @_ssdm_op_SpecLoopName, void @empty_670" [./dut.cpp:917]   --->   Operation 203 'specloopname' 'specloopname_ln917' <Predicate = (!icmp_ln890_2062)> <Delay = 0.00>
ST_16 : Operation 204 [1/1] (0.38ns)   --->   "%br_ln919 = br void" [./dut.cpp:919]   --->   Operation 204 'br' 'br_ln919' <Predicate = (!icmp_ln890_2062)> <Delay = 0.38>
ST_16 : Operation 205 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader5"   --->   Operation 205 'br' 'br_ln0' <Predicate = (icmp_ln890_2062)> <Delay = 0.00>

State 17 <SV = 6> <Delay = 0.71>
ST_17 : Operation 206 [1/1] (0.00ns)   --->   "%c6_V_195 = phi i5 %add_ln691_2402, void %.split25, i5 0, void %.split27"   --->   Operation 206 'phi' 'c6_V_195' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 207 [1/1] (0.70ns)   --->   "%add_ln691_2402 = add i5 %c6_V_195, i5 1"   --->   Operation 207 'add' 'add_ln691_2402' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln926_1 = zext i5 %c6_V_195" [./dut.cpp:926]   --->   Operation 208 'zext' 'zext_ln926_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 209 [1/1] (0.71ns)   --->   "%add_ln926_1 = add i9 %tmp_722_cast, i9 %zext_ln926_1" [./dut.cpp:926]   --->   Operation 209 'add' 'add_ln926_1' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln926_2 = zext i9 %add_ln926_1" [./dut.cpp:926]   --->   Operation 210 'zext' 'zext_ln926_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 211 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr_3 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln926_2" [./dut.cpp:926]   --->   Operation 211 'getelementptr' 'local_A_ping_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 212 [1/1] (0.63ns)   --->   "%icmp_ln890_2066 = icmp_eq  i5 %c6_V_195, i5 16"   --->   Operation 212 'icmp' 'icmp_ln890_2066' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 213 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 213 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 214 [1/1] (0.00ns)   --->   "%br_ln919 = br i1 %icmp_ln890_2066, void %.split25, void" [./dut.cpp:919]   --->   Operation 214 'br' 'br_ln919' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 215 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 215 'br' 'br_ln0' <Predicate = (icmp_ln890_2066)> <Delay = 0.00>

State 18 <SV = 7> <Delay = 2.41>
ST_18 : Operation 216 [1/1] (0.00ns)   --->   "%specloopname_ln919 = specloopname void @_ssdm_op_SpecLoopName, void @empty_841" [./dut.cpp:919]   --->   Operation 216 'specloopname' 'specloopname_ln919' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 217 [1/1] (1.21ns)   --->   "%tmp_829 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 217 'read' 'tmp_829' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_18 : Operation 218 [1/1] (1.20ns)   --->   "%store_ln926 = store i512 %tmp_829, i9 %local_A_ping_V_addr_3" [./dut.cpp:926]   --->   Operation 218 'store' 'store_ln926' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_18 : Operation 219 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 219 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 19 <SV = 6> <Delay = 0.70>
ST_19 : Operation 220 [1/1] (0.00ns)   --->   "%c6_V_197 = phi i6 0, void %.split39, i6 %add_ln691_2407, void"   --->   Operation 220 'phi' 'c6_V_197' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 221 [1/1] (0.70ns)   --->   "%add_ln691_2407 = add i6 %c6_V_197, i6 1"   --->   Operation 221 'add' 'add_ln691_2407' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 222 [1/1] (0.61ns)   --->   "%icmp_ln890_2065 = icmp_eq  i6 %c6_V_197, i6 32"   --->   Operation 222 'icmp' 'icmp_ln890_2065' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 223 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 223 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 224 [1/1] (0.00ns)   --->   "%br_ln938 = br i1 %icmp_ln890_2065, void %.split37, void" [./dut.cpp:938]   --->   Operation 224 'br' 'br_ln938' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 225 [1/1] (0.00ns)   --->   "%specloopname_ln938 = specloopname void @_ssdm_op_SpecLoopName, void @empty_731" [./dut.cpp:938]   --->   Operation 225 'specloopname' 'specloopname_ln938' <Predicate = (!icmp_ln890_2065)> <Delay = 0.00>
ST_19 : Operation 226 [1/1] (0.00ns)   --->   "%div_i_i26 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V_197, i32 1, i32 4"   --->   Operation 226 'partselect' 'div_i_i26' <Predicate = (!icmp_ln890_2065)> <Delay = 0.00>
ST_19 : Operation 227 [1/1] (0.00ns)   --->   "%empty_3686 = trunc i6 %c6_V_197"   --->   Operation 227 'trunc' 'empty_3686' <Predicate = (!icmp_ln890_2065)> <Delay = 0.00>
ST_19 : Operation 228 [1/1] (0.38ns)   --->   "%br_ln940 = br void" [./dut.cpp:940]   --->   Operation 228 'br' 'br_ln940' <Predicate = (!icmp_ln890_2065)> <Delay = 0.38>
ST_19 : Operation 229 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 229 'br' 'br_ln0' <Predicate = (icmp_ln890_2065)> <Delay = 0.00>

State 20 <SV = 7> <Delay = 0.70>
ST_20 : Operation 230 [1/1] (0.00ns)   --->   "%c7_V_131 = phi i4 0, void %.split37, i4 %add_ln691_2409, void"   --->   Operation 230 'phi' 'c7_V_131' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 231 [1/1] (0.70ns)   --->   "%add_ln691_2409 = add i4 %c7_V_131, i4 1"   --->   Operation 231 'add' 'add_ln691_2409' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 232 [1/1] (0.65ns)   --->   "%icmp_ln890_2069 = icmp_eq  i4 %c7_V_131, i4 8"   --->   Operation 232 'icmp' 'icmp_ln890_2069' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 233 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 233 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 234 [1/1] (0.00ns)   --->   "%br_ln940 = br i1 %icmp_ln890_2069, void %.split35, void" [./dut.cpp:940]   --->   Operation 234 'br' 'br_ln940' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 235 [1/1] (0.00ns)   --->   "%specloopname_ln940 = specloopname void @_ssdm_op_SpecLoopName, void @empty_832" [./dut.cpp:940]   --->   Operation 235 'specloopname' 'specloopname_ln940' <Predicate = (!icmp_ln890_2069)> <Delay = 0.00>
ST_20 : Operation 236 [1/1] (0.38ns)   --->   "%br_ln942 = br void" [./dut.cpp:942]   --->   Operation 236 'br' 'br_ln942' <Predicate = (!icmp_ln890_2069)> <Delay = 0.38>
ST_20 : Operation 237 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 237 'br' 'br_ln0' <Predicate = (icmp_ln890_2069)> <Delay = 0.00>

State 21 <SV = 8> <Delay = 1.90>
ST_21 : Operation 238 [1/1] (0.00ns)   --->   "%c8_V_67 = phi i5 0, void %.split35, i5 %add_ln691_2411, void"   --->   Operation 238 'phi' 'c8_V_67' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 239 [1/1] (0.70ns)   --->   "%add_ln691_2411 = add i5 %c8_V_67, i5 1"   --->   Operation 239 'add' 'add_ln691_2411' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 240 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %c8_V_67, i1 0" [./dut.cpp:948]   --->   Operation 240 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 241 [1/1] (0.00ns)   --->   "%zext_ln948 = zext i6 %tmp" [./dut.cpp:948]   --->   Operation 241 'zext' 'zext_ln948' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 242 [1/1] (0.70ns)   --->   "%add_ln948 = add i7 %zext_ln948, i7 %zext_ln890_131" [./dut.cpp:948]   --->   Operation 242 'add' 'add_ln948' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_826 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %add_ln948, i4 %div_i_i26" [./dut.cpp:948]   --->   Operation 243 'bitconcatenate' 'tmp_826' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln948_1 = zext i11 %tmp_826" [./dut.cpp:948]   --->   Operation 244 'zext' 'zext_ln948_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 245 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_2 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln948_1" [./dut.cpp:948]   --->   Operation 245 'getelementptr' 'local_A_pong_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 246 [1/1] (0.63ns)   --->   "%icmp_ln890_2071 = icmp_eq  i5 %c8_V_67, i5 16"   --->   Operation 246 'icmp' 'icmp_ln890_2071' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 247 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 247 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 248 [1/1] (0.00ns)   --->   "%br_ln942 = br i1 %icmp_ln890_2071, void %.split33, void" [./dut.cpp:942]   --->   Operation 248 'br' 'br_ln942' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 249 [2/2] (1.20ns)   --->   "%in_data_V_267 = load i9 %local_A_pong_V_addr_2" [./dut.cpp:948]   --->   Operation 249 'load' 'in_data_V_267' <Predicate = (!icmp_ln890_2071)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_21 : Operation 250 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 250 'br' 'br_ln0' <Predicate = (icmp_ln890_2071)> <Delay = 0.00>

State 22 <SV = 9> <Delay = 1.20>
ST_22 : Operation 251 [1/1] (0.00ns)   --->   "%specloopname_ln942 = specloopname void @_ssdm_op_SpecLoopName, void @empty_851" [./dut.cpp:942]   --->   Operation 251 'specloopname' 'specloopname_ln942' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 252 [1/2] (1.20ns)   --->   "%in_data_V_267 = load i9 %local_A_pong_V_addr_2" [./dut.cpp:948]   --->   Operation 252 'load' 'in_data_V_267' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_22 : Operation 253 [1/1] (0.38ns)   --->   "%br_ln949 = br void" [./dut.cpp:949]   --->   Operation 253 'br' 'br_ln949' <Predicate = true> <Delay = 0.38>

State 23 <SV = 10> <Delay = 1.64>
ST_23 : Operation 254 [1/1] (0.00ns)   --->   "%n_V_131 = phi i2 0, void %.split33, i2 %add_ln691_2412, void %.split31"   --->   Operation 254 'phi' 'n_V_131' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 255 [1/1] (0.00ns)   --->   "%p_Val2_199 = phi i512 %in_data_V_267, void %.split33, i512 %zext_ln1497_131, void %.split31"   --->   Operation 255 'phi' 'p_Val2_199' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 256 [1/1] (0.43ns)   --->   "%add_ln691_2412 = add i2 %n_V_131, i2 1"   --->   Operation 256 'add' 'add_ln691_2412' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 257 [1/1] (0.34ns)   --->   "%icmp_ln878_134 = icmp_eq  i2 %n_V_131, i2 2"   --->   Operation 257 'icmp' 'icmp_ln878_134' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 258 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 258 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 259 [1/1] (0.00ns)   --->   "%br_ln949 = br i1 %icmp_ln878_134, void %.split31, void" [./dut.cpp:949]   --->   Operation 259 'br' 'br_ln949' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 260 [1/1] (0.00ns)   --->   "%data_split_V_1_246_load_1 = load i256 %data_split_V_1_246" [./dut.cpp:950]   --->   Operation 260 'load' 'data_split_V_1_246_load_1' <Predicate = (!icmp_ln878_134)> <Delay = 0.00>
ST_23 : Operation 261 [1/1] (0.00ns)   --->   "%data_split_V_1_247_load_1 = load i256 %data_split_V_1_247" [./dut.cpp:950]   --->   Operation 261 'load' 'data_split_V_1_247_load_1' <Predicate = (!icmp_ln878_134)> <Delay = 0.00>
ST_23 : Operation 262 [1/1] (0.00ns)   --->   "%specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_896"   --->   Operation 262 'specloopname' 'specloopname_ln674' <Predicate = (!icmp_ln878_134)> <Delay = 0.00>
ST_23 : Operation 263 [1/1] (0.00ns)   --->   "%data_split_V_0_147 = trunc i512 %p_Val2_199"   --->   Operation 263 'trunc' 'data_split_V_0_147' <Predicate = (!icmp_ln878_134)> <Delay = 0.00>
ST_23 : Operation 264 [1/1] (0.00ns)   --->   "%trunc_ln950 = trunc i2 %n_V_131" [./dut.cpp:950]   --->   Operation 264 'trunc' 'trunc_ln950' <Predicate = (!icmp_ln878_134)> <Delay = 0.00>
ST_23 : Operation 265 [1/1] (0.42ns)   --->   "%data_split_V_1_254 = select i1 %trunc_ln950, i256 %data_split_V_0_147, i256 %data_split_V_1_247_load_1" [./dut.cpp:950]   --->   Operation 265 'select' 'data_split_V_1_254' <Predicate = (!icmp_ln878_134)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 266 [1/1] (0.42ns)   --->   "%data_split_V_1_255 = select i1 %trunc_ln950, i256 %data_split_V_1_246_load_1, i256 %data_split_V_0_147" [./dut.cpp:950]   --->   Operation 266 'select' 'data_split_V_1_255' <Predicate = (!icmp_ln878_134)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 267 [1/1] (0.00ns)   --->   "%r_190 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %p_Val2_199, i32 256, i32 511"   --->   Operation 267 'partselect' 'r_190' <Predicate = (!icmp_ln878_134)> <Delay = 0.00>
ST_23 : Operation 268 [1/1] (0.00ns)   --->   "%zext_ln1497_131 = zext i256 %r_190"   --->   Operation 268 'zext' 'zext_ln1497_131' <Predicate = (!icmp_ln878_134)> <Delay = 0.00>
ST_23 : Operation 269 [1/1] (0.00ns)   --->   "%store_ln950 = store i256 %data_split_V_1_254, i256 %data_split_V_1_247" [./dut.cpp:950]   --->   Operation 269 'store' 'store_ln950' <Predicate = (!icmp_ln878_134)> <Delay = 0.00>
ST_23 : Operation 270 [1/1] (0.00ns)   --->   "%store_ln950 = store i256 %data_split_V_1_255, i256 %data_split_V_1_246" [./dut.cpp:950]   --->   Operation 270 'store' 'store_ln950' <Predicate = (!icmp_ln878_134)> <Delay = 0.00>
ST_23 : Operation 271 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 271 'br' 'br_ln0' <Predicate = (!icmp_ln878_134)> <Delay = 0.00>
ST_23 : Operation 272 [1/1] (0.00ns)   --->   "%data_split_V_1_246_load = load i256 %data_split_V_1_246" [./dut.cpp:954]   --->   Operation 272 'load' 'data_split_V_1_246_load' <Predicate = (icmp_ln878_134 & !empty_3686)> <Delay = 0.00>
ST_23 : Operation 273 [1/1] (0.00ns)   --->   "%data_split_V_1_247_load = load i256 %data_split_V_1_247" [./dut.cpp:954]   --->   Operation 273 'load' 'data_split_V_1_247_load' <Predicate = (icmp_ln878_134 & empty_3686)> <Delay = 0.00>
ST_23 : Operation 274 [1/1] (0.42ns)   --->   "%select_ln954 = select i1 %empty_3686, i256 %data_split_V_1_247_load, i256 %data_split_V_1_246_load" [./dut.cpp:954]   --->   Operation 274 'select' 'select_ln954' <Predicate = (icmp_ln878_134)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 275 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %select_ln954" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 275 'write' 'write_ln174' <Predicate = (icmp_ln878_134)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_23 : Operation 276 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 276 'br' 'br_ln0' <Predicate = (icmp_ln878_134)> <Delay = 0.00>

State 24 <SV = 2> <Delay = 0.43>
ST_24 : Operation 277 [1/1] (0.00ns)   --->   "%c5_V = phi i2 %add_ln691_2392, void, i2 0, void %.preheader57.preheader"   --->   Operation 277 'phi' 'c5_V' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 278 [1/1] (0.43ns)   --->   "%add_ln691_2392 = add i2 %c5_V, i2 1"   --->   Operation 278 'add' 'add_ln691_2392' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln890 = zext i2 %c5_V"   --->   Operation 279 'zext' 'zext_ln890' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 280 [1/1] (0.34ns)   --->   "%icmp_ln890_2054 = icmp_eq  i2 %c5_V, i2 2"   --->   Operation 280 'icmp' 'icmp_ln890_2054' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 281 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 281 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 282 [1/1] (0.00ns)   --->   "%br_ln975 = br i1 %icmp_ln890_2054, void %.split13, void %.loopexit" [./dut.cpp:975]   --->   Operation 282 'br' 'br_ln975' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 283 [1/1] (0.00ns)   --->   "%specloopname_ln975 = specloopname void @_ssdm_op_SpecLoopName, void @empty_835" [./dut.cpp:975]   --->   Operation 283 'specloopname' 'specloopname_ln975' <Predicate = (!icmp_ln890_2054)> <Delay = 0.00>
ST_24 : Operation 284 [1/1] (0.38ns)   --->   "%br_ln976 = br void" [./dut.cpp:976]   --->   Operation 284 'br' 'br_ln976' <Predicate = (!icmp_ln890_2054)> <Delay = 0.38>
ST_24 : Operation 285 [1/1] (0.00ns)   --->   "%ret_ln1031 = ret" [./dut.cpp:1031]   --->   Operation 285 'ret' 'ret_ln1031' <Predicate = (icmp_ln890_2054)> <Delay = 0.00>

State 25 <SV = 3> <Delay = 0.70>
ST_25 : Operation 286 [1/1] (0.00ns)   --->   "%c6_V = phi i6 0, void %.split13, i6 %add_ln691_2394, void"   --->   Operation 286 'phi' 'c6_V' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 287 [1/1] (0.70ns)   --->   "%add_ln691_2394 = add i6 %c6_V, i6 1"   --->   Operation 287 'add' 'add_ln691_2394' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 288 [1/1] (0.61ns)   --->   "%icmp_ln890_2056 = icmp_eq  i6 %c6_V, i6 32"   --->   Operation 288 'icmp' 'icmp_ln890_2056' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 289 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 289 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 290 [1/1] (0.00ns)   --->   "%br_ln976 = br i1 %icmp_ln890_2056, void %.split11, void" [./dut.cpp:976]   --->   Operation 290 'br' 'br_ln976' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 291 [1/1] (0.00ns)   --->   "%specloopname_ln976 = specloopname void @_ssdm_op_SpecLoopName, void @empty_862" [./dut.cpp:976]   --->   Operation 291 'specloopname' 'specloopname_ln976' <Predicate = (!icmp_ln890_2056)> <Delay = 0.00>
ST_25 : Operation 292 [1/1] (0.00ns)   --->   "%div_i_i = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V, i32 1, i32 4"   --->   Operation 292 'partselect' 'div_i_i' <Predicate = (!icmp_ln890_2056)> <Delay = 0.00>
ST_25 : Operation 293 [1/1] (0.00ns)   --->   "%empty_3687 = trunc i6 %c6_V"   --->   Operation 293 'trunc' 'empty_3687' <Predicate = (!icmp_ln890_2056)> <Delay = 0.00>
ST_25 : Operation 294 [1/1] (0.38ns)   --->   "%br_ln978 = br void" [./dut.cpp:978]   --->   Operation 294 'br' 'br_ln978' <Predicate = (!icmp_ln890_2056)> <Delay = 0.38>
ST_25 : Operation 295 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader57"   --->   Operation 295 'br' 'br_ln0' <Predicate = (icmp_ln890_2056)> <Delay = 0.00>

State 26 <SV = 4> <Delay = 0.70>
ST_26 : Operation 296 [1/1] (0.00ns)   --->   "%c7_V = phi i4 0, void %.split11, i4 %add_ln691_2395, void"   --->   Operation 296 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 297 [1/1] (0.70ns)   --->   "%add_ln691_2395 = add i4 %c7_V, i4 1"   --->   Operation 297 'add' 'add_ln691_2395' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 298 [1/1] (0.65ns)   --->   "%icmp_ln890_2057 = icmp_eq  i4 %c7_V, i4 8"   --->   Operation 298 'icmp' 'icmp_ln890_2057' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 299 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 299 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 300 [1/1] (0.00ns)   --->   "%br_ln978 = br i1 %icmp_ln890_2057, void %.split9, void" [./dut.cpp:978]   --->   Operation 300 'br' 'br_ln978' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 301 [1/1] (0.00ns)   --->   "%specloopname_ln978 = specloopname void @_ssdm_op_SpecLoopName, void @empty_900" [./dut.cpp:978]   --->   Operation 301 'specloopname' 'specloopname_ln978' <Predicate = (!icmp_ln890_2057)> <Delay = 0.00>
ST_26 : Operation 302 [1/1] (0.38ns)   --->   "%br_ln980 = br void" [./dut.cpp:980]   --->   Operation 302 'br' 'br_ln980' <Predicate = (!icmp_ln890_2057)> <Delay = 0.38>
ST_26 : Operation 303 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 303 'br' 'br_ln0' <Predicate = (icmp_ln890_2057)> <Delay = 0.00>

State 27 <SV = 5> <Delay = 1.90>
ST_27 : Operation 304 [1/1] (0.00ns)   --->   "%c8_V = phi i5 0, void %.split9, i5 %add_ln691_2398, void"   --->   Operation 304 'phi' 'c8_V' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 305 [1/1] (0.70ns)   --->   "%add_ln691_2398 = add i5 %c8_V, i5 1"   --->   Operation 305 'add' 'add_ln691_2398' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 306 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %c8_V, i1 0" [./dut.cpp:986]   --->   Operation 306 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 307 [1/1] (0.00ns)   --->   "%zext_ln986 = zext i6 %tmp_s" [./dut.cpp:986]   --->   Operation 307 'zext' 'zext_ln986' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 308 [1/1] (0.70ns)   --->   "%add_ln986 = add i7 %zext_ln986, i7 %zext_ln890" [./dut.cpp:986]   --->   Operation 308 'add' 'add_ln986' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 309 [1/1] (0.00ns)   --->   "%tmp_823 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %add_ln986, i4 %div_i_i" [./dut.cpp:986]   --->   Operation 309 'bitconcatenate' 'tmp_823' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 310 [1/1] (0.00ns)   --->   "%zext_ln986_1 = zext i11 %tmp_823" [./dut.cpp:986]   --->   Operation 310 'zext' 'zext_ln986_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 311 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln986_1" [./dut.cpp:986]   --->   Operation 311 'getelementptr' 'local_A_ping_V_addr' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 312 [1/1] (0.63ns)   --->   "%icmp_ln890_2060 = icmp_eq  i5 %c8_V, i5 16"   --->   Operation 312 'icmp' 'icmp_ln890_2060' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 313 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 313 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 314 [1/1] (0.00ns)   --->   "%br_ln980 = br i1 %icmp_ln890_2060, void %.split7, void" [./dut.cpp:980]   --->   Operation 314 'br' 'br_ln980' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 315 [2/2] (1.20ns)   --->   "%in_data_V = load i9 %local_A_ping_V_addr" [./dut.cpp:986]   --->   Operation 315 'load' 'in_data_V' <Predicate = (!icmp_ln890_2060)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_27 : Operation 316 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 316 'br' 'br_ln0' <Predicate = (icmp_ln890_2060)> <Delay = 0.00>

State 28 <SV = 6> <Delay = 1.20>
ST_28 : Operation 317 [1/1] (0.00ns)   --->   "%specloopname_ln980 = specloopname void @_ssdm_op_SpecLoopName, void @empty_889" [./dut.cpp:980]   --->   Operation 317 'specloopname' 'specloopname_ln980' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 318 [1/2] (1.20ns)   --->   "%in_data_V = load i9 %local_A_ping_V_addr" [./dut.cpp:986]   --->   Operation 318 'load' 'in_data_V' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_28 : Operation 319 [1/1] (0.38ns)   --->   "%br_ln987 = br void" [./dut.cpp:987]   --->   Operation 319 'br' 'br_ln987' <Predicate = true> <Delay = 0.38>

State 29 <SV = 7> <Delay = 1.64>
ST_29 : Operation 320 [1/1] (0.00ns)   --->   "%n_V = phi i2 0, void %.split7, i2 %add_ln691_2399, void %.split"   --->   Operation 320 'phi' 'n_V' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 321 [1/1] (0.00ns)   --->   "%p_Val2_200 = phi i512 %in_data_V, void %.split7, i512 %zext_ln1497, void %.split"   --->   Operation 321 'phi' 'p_Val2_200' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 322 [1/1] (0.43ns)   --->   "%add_ln691_2399 = add i2 %n_V, i2 1"   --->   Operation 322 'add' 'add_ln691_2399' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 323 [1/1] (0.34ns)   --->   "%icmp_ln878 = icmp_eq  i2 %n_V, i2 2"   --->   Operation 323 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 324 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 324 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 325 [1/1] (0.00ns)   --->   "%br_ln987 = br i1 %icmp_ln878, void %.split, void" [./dut.cpp:987]   --->   Operation 325 'br' 'br_ln987' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 326 [1/1] (0.00ns)   --->   "%data_split_V_1_248_load_1 = load i256 %data_split_V_1_248" [./dut.cpp:988]   --->   Operation 326 'load' 'data_split_V_1_248_load_1' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_29 : Operation 327 [1/1] (0.00ns)   --->   "%data_split_V_1_249_load_1 = load i256 %data_split_V_1_249" [./dut.cpp:988]   --->   Operation 327 'load' 'data_split_V_1_249_load_1' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_29 : Operation 328 [1/1] (0.00ns)   --->   "%specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_898"   --->   Operation 328 'specloopname' 'specloopname_ln674' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_29 : Operation 329 [1/1] (0.00ns)   --->   "%data_split_V_0_148 = trunc i512 %p_Val2_200"   --->   Operation 329 'trunc' 'data_split_V_0_148' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_29 : Operation 330 [1/1] (0.00ns)   --->   "%trunc_ln988 = trunc i2 %n_V" [./dut.cpp:988]   --->   Operation 330 'trunc' 'trunc_ln988' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_29 : Operation 331 [1/1] (0.42ns)   --->   "%data_split_V_1_251 = select i1 %trunc_ln988, i256 %data_split_V_0_148, i256 %data_split_V_1_249_load_1" [./dut.cpp:988]   --->   Operation 331 'select' 'data_split_V_1_251' <Predicate = (!icmp_ln878)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 332 [1/1] (0.42ns)   --->   "%data_split_V_1_252 = select i1 %trunc_ln988, i256 %data_split_V_1_248_load_1, i256 %data_split_V_0_148" [./dut.cpp:988]   --->   Operation 332 'select' 'data_split_V_1_252' <Predicate = (!icmp_ln878)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 333 [1/1] (0.00ns)   --->   "%r_191 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %p_Val2_200, i32 256, i32 511"   --->   Operation 333 'partselect' 'r_191' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_29 : Operation 334 [1/1] (0.00ns)   --->   "%zext_ln1497 = zext i256 %r_191"   --->   Operation 334 'zext' 'zext_ln1497' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_29 : Operation 335 [1/1] (0.00ns)   --->   "%store_ln988 = store i256 %data_split_V_1_251, i256 %data_split_V_1_249" [./dut.cpp:988]   --->   Operation 335 'store' 'store_ln988' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_29 : Operation 336 [1/1] (0.00ns)   --->   "%store_ln988 = store i256 %data_split_V_1_252, i256 %data_split_V_1_248" [./dut.cpp:988]   --->   Operation 336 'store' 'store_ln988' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_29 : Operation 337 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 337 'br' 'br_ln0' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_29 : Operation 338 [1/1] (0.00ns)   --->   "%data_split_V_1_248_load = load i256 %data_split_V_1_248" [./dut.cpp:992]   --->   Operation 338 'load' 'data_split_V_1_248_load' <Predicate = (icmp_ln878 & !empty_3687)> <Delay = 0.00>
ST_29 : Operation 339 [1/1] (0.00ns)   --->   "%data_split_V_1_249_load = load i256 %data_split_V_1_249" [./dut.cpp:992]   --->   Operation 339 'load' 'data_split_V_1_249_load' <Predicate = (icmp_ln878 & empty_3687)> <Delay = 0.00>
ST_29 : Operation 340 [1/1] (0.42ns)   --->   "%select_ln992 = select i1 %empty_3687, i256 %data_split_V_1_249_load, i256 %data_split_V_1_248_load" [./dut.cpp:992]   --->   Operation 340 'select' 'select_ln992' <Predicate = (icmp_ln878)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 341 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %select_ln992" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 341 'write' 'write_ln174' <Predicate = (icmp_ln878)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_29 : Operation 342 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 342 'br' 'br_ln0' <Predicate = (icmp_ln878)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('c0.V') with incoming values : ('add_ln691') [15]  (0.387 ns)

 <State 2>: 0.572ns
The critical path consists of the following:
	'phi' operation ('c0.V') with incoming values : ('add_ln691') [15]  (0 ns)
	'add' operation ('add_ln691') [17]  (0.572 ns)

 <State 3>: 0.572ns
The critical path consists of the following:
	'phi' operation ('c1.V') with incoming values : ('add_ln691_2393') [25]  (0 ns)
	'add' operation ('add_ln691_2393') [27]  (0.572 ns)

 <State 4>: 0.705ns
The critical path consists of the following:
	'phi' operation ('c2.V') with incoming values : ('c2.V') [37]  (0 ns)
	'add' operation ('c2.V') [38]  (0.705 ns)

 <State 5>: 0.707ns
The critical path consists of the following:
	'phi' operation ('c4.V') with incoming values : ('add_ln691_2397') [48]  (0 ns)
	'add' operation ('add_ln691_2397') [49]  (0.707 ns)

 <State 6>: 0.707ns
The critical path consists of the following:
	'phi' operation ('c5.V') with incoming values : ('add_ln691_2403') [58]  (0 ns)
	'add' operation ('add_ln875', ./dut.cpp:875) [61]  (0.707 ns)

 <State 7>: 0.715ns
The critical path consists of the following:
	'phi' operation ('c6.V') with incoming values : ('add_ln691_2404') [70]  (0 ns)
	'add' operation ('add_ln875_1', ./dut.cpp:875) [73]  (0.715 ns)

 <State 8>: 2.42ns
The critical path consists of the following:
	fifo read on port 'fifo_A_A_IO_L2_in_3_x08' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [81]  (1.22 ns)
	'store' operation ('store_ln875', ./dut.cpp:875) of variable 'tmp', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_A_pong.V', ./dut.cpp:843 [82]  (1.2 ns)

 <State 9>: 0.436ns
The critical path consists of the following:
	'phi' operation ('c5.V') with incoming values : ('add_ln691_2405') [220]  (0 ns)
	'add' operation ('add_ln691_2405') [221]  (0.436 ns)

 <State 10>: 0.706ns
The critical path consists of the following:
	'phi' operation ('c6.V') with incoming values : ('add_ln691_2408') [103]  (0 ns)
	'add' operation ('add_ln691_2408') [104]  (0.706 ns)

 <State 11>: 0.708ns
The critical path consists of the following:
	'phi' operation ('c7.V') with incoming values : ('add_ln691_2410') [114]  (0 ns)
	'add' operation ('add_ln691_2410') [115]  (0.708 ns)

 <State 12>: 1.91ns
The critical path consists of the following:
	'phi' operation ('c8.V') with incoming values : ('add_ln691_2413') [123]  (0 ns)
	'add' operation ('add_ln897', ./dut.cpp:897) [127]  (0.706 ns)
	'getelementptr' operation ('local_A_ping_V_addr_4', ./dut.cpp:897) [130]  (0 ns)
	'load' operation ('in_data.V', ./dut.cpp:897) on array 'local_A_ping.V', ./dut.cpp:842 [136]  (1.2 ns)

 <State 13>: 1.2ns
The critical path consists of the following:
	'load' operation ('in_data.V', ./dut.cpp:897) on array 'local_A_ping.V', ./dut.cpp:842 [136]  (1.2 ns)

 <State 14>: 1.64ns
The critical path consists of the following:
	'load' operation ('data_split_V_1_load', ./dut.cpp:903) on local variable 'data_split.V[1]' [159]  (0 ns)
	'select' operation ('select_ln903', ./dut.cpp:903) [161]  (0.426 ns)
	fifo write on port 'fifo_A_PE_3_0_x052' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [162]  (1.22 ns)

 <State 15>: 0.707ns
The critical path consists of the following:
	'phi' operation ('c4.V') with incoming values : ('add_ln691_2396') [175]  (0 ns)
	'add' operation ('add_ln691_2396') [176]  (0.707 ns)

 <State 16>: 0.707ns
The critical path consists of the following:
	'phi' operation ('c5.V') with incoming values : ('add_ln691_2401') [185]  (0 ns)
	'add' operation ('add_ln926', ./dut.cpp:926) [188]  (0.707 ns)

 <State 17>: 0.715ns
The critical path consists of the following:
	'phi' operation ('c6.V') with incoming values : ('add_ln691_2402') [197]  (0 ns)
	'add' operation ('add_ln926_1', ./dut.cpp:926) [200]  (0.715 ns)

 <State 18>: 2.42ns
The critical path consists of the following:
	fifo read on port 'fifo_A_A_IO_L2_in_3_x08' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [208]  (1.22 ns)
	'store' operation ('store_ln926', ./dut.cpp:926) of variable 'tmp', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_A_ping.V', ./dut.cpp:842 [209]  (1.2 ns)

 <State 19>: 0.706ns
The critical path consists of the following:
	'phi' operation ('c6.V') with incoming values : ('add_ln691_2407') [230]  (0 ns)
	'add' operation ('add_ln691_2407') [231]  (0.706 ns)

 <State 20>: 0.708ns
The critical path consists of the following:
	'phi' operation ('c7.V') with incoming values : ('add_ln691_2409') [241]  (0 ns)
	'add' operation ('add_ln691_2409') [242]  (0.708 ns)

 <State 21>: 1.91ns
The critical path consists of the following:
	'phi' operation ('c8.V') with incoming values : ('add_ln691_2411') [250]  (0 ns)
	'add' operation ('add_ln948', ./dut.cpp:948) [254]  (0.706 ns)
	'getelementptr' operation ('local_A_pong_V_addr_2', ./dut.cpp:948) [257]  (0 ns)
	'load' operation ('in_data.V', ./dut.cpp:948) on array 'local_A_pong.V', ./dut.cpp:843 [263]  (1.2 ns)

 <State 22>: 1.2ns
The critical path consists of the following:
	'load' operation ('in_data.V', ./dut.cpp:948) on array 'local_A_pong.V', ./dut.cpp:843 [263]  (1.2 ns)

 <State 23>: 1.64ns
The critical path consists of the following:
	'load' operation ('data_split_V_1_246_load', ./dut.cpp:954) on local variable 'data_split.V[1]' [286]  (0 ns)
	'select' operation ('select_ln954', ./dut.cpp:954) [288]  (0.426 ns)
	fifo write on port 'fifo_A_PE_3_0_x052' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [289]  (1.22 ns)

 <State 24>: 0.436ns
The critical path consists of the following:
	'phi' operation ('c5.V') with incoming values : ('add_ln691_2392') [311]  (0 ns)
	'add' operation ('add_ln691_2392') [312]  (0.436 ns)

 <State 25>: 0.706ns
The critical path consists of the following:
	'phi' operation ('c6.V') with incoming values : ('add_ln691_2394') [321]  (0 ns)
	'add' operation ('add_ln691_2394') [322]  (0.706 ns)

 <State 26>: 0.708ns
The critical path consists of the following:
	'phi' operation ('c7.V') with incoming values : ('add_ln691_2395') [332]  (0 ns)
	'add' operation ('add_ln691_2395') [333]  (0.708 ns)

 <State 27>: 1.91ns
The critical path consists of the following:
	'phi' operation ('c8.V') with incoming values : ('add_ln691_2398') [341]  (0 ns)
	'add' operation ('add_ln986', ./dut.cpp:986) [345]  (0.706 ns)
	'getelementptr' operation ('local_A_ping_V_addr', ./dut.cpp:986) [348]  (0 ns)
	'load' operation ('in_data.V', ./dut.cpp:986) on array 'local_A_ping.V', ./dut.cpp:842 [354]  (1.2 ns)

 <State 28>: 1.2ns
The critical path consists of the following:
	'load' operation ('in_data.V', ./dut.cpp:986) on array 'local_A_ping.V', ./dut.cpp:842 [354]  (1.2 ns)

 <State 29>: 1.64ns
The critical path consists of the following:
	'load' operation ('data_split_V_1_248_load', ./dut.cpp:992) on local variable 'data_split.V[1]' [377]  (0 ns)
	'select' operation ('select_ln992', ./dut.cpp:992) [379]  (0.426 ns)
	fifo write on port 'fifo_A_PE_3_0_x052' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [380]  (1.22 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
