#-----------------------------------------------------------
# xsim v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Fri Oct 14 18:10:42 2022
# Process ID: 7648
# Current directory: C:/Users/user/Desktop/HLS/labA_vitis/labA-4/solution1/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/axi_interfaces/xsim_script.tcl}
# Log file: C:/Users/user/Desktop/HLS/labA_vitis/labA-4/solution1/sim/verilog/xsim.log
# Journal file: C:/Users/user/Desktop/HLS/labA_vitis/labA-4/solution1/sim/verilog\xsim.jou
# Running On: DESKTOP-H2MEUOD, OS: Windows, CPU Frequency: 3000 MHz, CPU Physical cores: 8, Host memory: 25550 MB
#-----------------------------------------------------------
source xsim.dir/axi_interfaces/xsim_script.tcl
# xsim {axi_interfaces} -view {{axi_interfaces_dataflow_ana.wcfg}} -tclbatch {axi_interfaces.tcl} -protoinst {axi_interfaces.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file axi_interfaces.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_axi_interfaces_top/AESL_inst_axi_interfaces//AESL_inst_axi_interfaces_activity
Time resolution is 1 ps
open_wave_config axi_interfaces_dataflow_ana.wcfg
source axi_interfaces.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(axis) -into $coutputgroup]
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_TDATA -into $return_group -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_TREADY -into $return_group -color #ffff00 -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(axis) -into $cinputgroup]
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_TDATA -into $return_group -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_TVALID -into $return_group -color #ffff00 -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/ap_start -into $blocksiggroup
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/ap_done -into $blocksiggroup
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/ap_idle -into $blocksiggroup
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_axi_interfaces_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_axi_interfaces_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_axi_interfaces_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_axi_interfaces_top/LENGTH_d_o -into $tb_portdepth_group -radix hex
## add_wave /apatb_axi_interfaces_top/LENGTH_d_i -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(axis) -into $tbcoutputgroup]
## add_wave /apatb_axi_interfaces_top/d_o_TVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_o_TDATA -into $tb_return_group -radix hex
## add_wave /apatb_axi_interfaces_top/d_o_TREADY -into $tb_return_group -color #ffff00 -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(axis) -into $tbcinputgroup]
## add_wave /apatb_axi_interfaces_top/d_i_TREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_TDATA -into $tb_return_group -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_TVALID -into $tb_return_group -color #ffff00 -radix hex
## save_wave_config axi_interfaces.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "110000"
find kernel block.
// RTL Simulation : 1 / 1 [100.00%] @ "254000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 278 ns : File "C:/Users/user/Desktop/HLS/labA_vitis/labA-4/solution1/sim/verilog/axi_interfaces.autotb.v" Line 247
## quit
INFO: [Common 17-206] Exiting xsim at Fri Oct 14 18:10:44 2022...
