				
	AREA arch_arm_v7_a, CODE, READONLY
	PRESERVE8
 	CODE32

;/*============================================================================*/	
 ;====================================
; MMU Cache/TLB/etc on/off functions
;====================================
R1_M    EQU	(1<<0)
R1_A	EQU	(1<<1)
R1_C	EQU	(1<<2)
R1_W	EQU	(1<<3)
R1_Z	EQU (1<<11)   
R1_I	EQU	(1<<12)
R1_V	EQU	(1<<13)
R1_RR	EQU	(1<<14)
R1_VE	EQU (1<<24)
R1_nF   EQU	(1<<30)
R1_iA	EQU	(1<<31)

;/*============================================================================*/

	
;/*============================================================================*/
	EXPORT	mmu_set_mtt_base
mmu_set_mtt_base

   	mcr p15,0,r0,c2,c0,0
	bx	lr


;	EXPORT	mmu_get_mtt_base
;mmu_get_mtt_base


   	mrc p15,0,r0,c2,c0,0
 
	bx	lr


   
;/*============================================================================*/
	
	
	END