/*
 * AXERA AX620E
 *
 * SPDX-License-Identifier:	GPL-2.0+
 */

#ifndef __BOOT_MODE_H__
#define __BOOT_MODE_H__

typedef enum chip_type {
	NONE_CHIP_TYPE_E = 0x0,
	AX620Q_CHIP_E = 0x1,
	AX620QX_CHIP_E = 0x2,
	AX630C_CHIP_E = 0x4,
	AX631_CHIP_E = 0x5,
	AX620QZ_CHIP_E = 0x6,
	AX620QP_CHIP_E = 0x7,
	AX620E_CHIP_MAX = 0x8,
} chip_type_e;

typedef enum ax630c_board_type {
	PHY_AX630C_EVB_V1_0 = 0,
	PHY_AX630C_DEMO_V1_0 = 1,
	PHY_AX630C_DEMO_DDR3_V1_0 = 3,
	PHY_AX630C_SLT_V1_0 = 8,
	PHY_AX630C_DEMO_V1_1 = 6,
	PHY_AX630C_DEMO_LP4_V1_0 = 12,
	// ### SIPEED EDIT ###
	PHY_AX630C_AX631_MAIXCAM2_SOM_0_5G = 2,
	PHY_AX630C_AX631_MAIXCAM2_SOM_1G = 5,
	PHY_AX630C_AX631_MAIXCAM2_SOM_2G = 10,
	PHY_AX630C_AX631_MAIXCAM2_SOM_4G = 14,
	// ### SIPEED EDIT END ###
} ax630c_board_type_e;

typedef enum ax620q_board_type {
	PHY_AX620Q_LP4_EVB_V1_0 = 4,
	PHY_AX620Q_LP4_DEMO_V1_0 = 5,
	PHY_AX620Q_LP4_SLT_V1_0 = 10,
	PHY_AX620Q_LP4_DEMO_V1_1 = 11,
	PHY_AX620Q_LP4_38BOARD_V1_0 = 14,
	PHY_AX620Q_LP4_MINION_BOARD = 15,
} ax620q_board_type_e;

typedef enum board_type {
	AX630C_EVB_V1_0 = 0,
	AX630C_DEMO_V1_0,
	AX630C_SLT_V1_0,
	AX620Q_LP4_EVB_V1_0,
	AX620Q_LP4_DEMO_V1_0,
	AX620Q_LP4_SLT_V1_0,
	AX630C_DEMO_V1_1,
	AX620Q_LP4_DEMO_V1_1,
	AX630C_DEMO_LP4_V1_0,
	AX620Q_LP4_38BOARD_V1_0,
	AX620Q_LP4_MINION_BOARD,
	AX630C_DEMO_DDR3_V1_0,
	// ### SIPEED EDIT ###
	AX630C_AX631_MAIXCAM2_SOM_0_5G = PHY_AX630C_AX631_MAIXCAM2_SOM_0_5G,
	AX630C_AX631_MAIXCAM2_SOM_1G = PHY_AX630C_AX631_MAIXCAM2_SOM_1G,
	AX630C_AX631_MAIXCAM2_SOM_2G = PHY_AX630C_AX631_MAIXCAM2_SOM_2G,
	AX630C_AX631_MAIXCAM2_SOM_4G = PHY_AX630C_AX631_MAIXCAM2_SOM_4G,
	// ### SIPEED EDIT END ###
	AX620E_BOARD_MAX,
} board_type_e;

#endif