Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Tue Dec  5 11:23:45 2023
| Host         : dhep-sipm running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file uart_tx_timing_summary_routed.rpt -pb uart_tx_timing_summary_routed.pb -rpx uart_tx_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_tx
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     10          
TIMING-18  Warning           Missing input or output delay   4           
TIMING-20  Warning           Non-clocked latch               5           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (30)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (26)
5. checking no_input_delay (2)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (30)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: FSM_onehot_present_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: FSM_onehot_present_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FSM_onehot_present_state_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: clk_baudrate_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: data_select_counter_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: data_select_counter_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: data_select_counter_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (26)
-------------------------------------------------
 There are 26 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.459        0.000                      0                  105        0.058        0.000                      0                  105        4.500        0.000                       0                    58  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.459        0.000                      0                  105        0.058        0.000                      0                  105        4.500        0.000                       0                    58  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.459ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.459ns  (required time - arrival time)
  Source:                 comp/counter_out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp/counter_out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.537ns  (logic 1.193ns (26.295%)  route 3.344ns (73.705%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.710     5.312    comp/clk_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  comp/counter_out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.419     5.731 f  comp/counter_out_reg[20]/Q
                         net (fo=2, routed)           1.432     7.164    comp/counter_out[20]
    SLICE_X1Y97          LUT5 (Prop_lut5_I2_O)        0.324     7.488 r  comp/counter_out[20]_i_3/O
                         net (fo=1, routed)           0.810     8.298    comp/counter_out[20]_i_3_n_0
    SLICE_X1Y98          LUT5 (Prop_lut5_I0_O)        0.326     8.624 r  comp/counter_out[20]_i_2/O
                         net (fo=21, routed)          1.102     9.725    comp/counter_out[20]_i_2_n_0
    SLICE_X1Y101         LUT2 (Prop_lut2_I0_O)        0.124     9.849 r  comp/counter_out[18]_i_1/O
                         net (fo=1, routed)           0.000     9.849    comp/counter_out_0[18]
    SLICE_X1Y101         FDRE                                         r  comp/counter_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.590    15.012    comp/clk_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  comp/counter_out_reg[18]/C
                         clock pessimism              0.300    15.312    
                         clock uncertainty           -0.035    15.277    
    SLICE_X1Y101         FDRE (Setup_fdre_C_D)        0.031    15.308    comp/counter_out_reg[18]
  -------------------------------------------------------------------
                         required time                         15.308    
                         arrival time                          -9.849    
  -------------------------------------------------------------------
                         slack                                  5.459    

Slack (MET) :             5.475ns  (required time - arrival time)
  Source:                 comp/counter_out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp/counter_out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.565ns  (logic 1.221ns (26.747%)  route 3.344ns (73.253%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.710     5.312    comp/clk_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  comp/counter_out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.419     5.731 f  comp/counter_out_reg[20]/Q
                         net (fo=2, routed)           1.432     7.164    comp/counter_out[20]
    SLICE_X1Y97          LUT5 (Prop_lut5_I2_O)        0.324     7.488 r  comp/counter_out[20]_i_3/O
                         net (fo=1, routed)           0.810     8.298    comp/counter_out[20]_i_3_n_0
    SLICE_X1Y98          LUT5 (Prop_lut5_I0_O)        0.326     8.624 r  comp/counter_out[20]_i_2/O
                         net (fo=21, routed)          1.102     9.725    comp/counter_out[20]_i_2_n_0
    SLICE_X1Y101         LUT2 (Prop_lut2_I0_O)        0.152     9.877 r  comp/counter_out[20]_i_1/O
                         net (fo=1, routed)           0.000     9.877    comp/counter_out_0[20]
    SLICE_X1Y101         FDRE                                         r  comp/counter_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.590    15.012    comp/clk_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  comp/counter_out_reg[20]/C
                         clock pessimism              0.300    15.312    
                         clock uncertainty           -0.035    15.277    
    SLICE_X1Y101         FDRE (Setup_fdre_C_D)        0.075    15.352    comp/counter_out_reg[20]
  -------------------------------------------------------------------
                         required time                         15.352    
                         arrival time                          -9.877    
  -------------------------------------------------------------------
                         slack                                  5.475    

Slack (MET) :             5.584ns  (required time - arrival time)
  Source:                 comp/counter_out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp/counter_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.387ns  (logic 1.193ns (27.195%)  route 3.194ns (72.806%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.710     5.312    comp/clk_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  comp/counter_out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.419     5.731 f  comp/counter_out_reg[20]/Q
                         net (fo=2, routed)           1.432     7.164    comp/counter_out[20]
    SLICE_X1Y97          LUT5 (Prop_lut5_I2_O)        0.324     7.488 r  comp/counter_out[20]_i_3/O
                         net (fo=1, routed)           0.810     8.298    comp/counter_out[20]_i_3_n_0
    SLICE_X1Y98          LUT5 (Prop_lut5_I0_O)        0.326     8.624 r  comp/counter_out[20]_i_2/O
                         net (fo=21, routed)          0.952     9.575    comp/counter_out[20]_i_2_n_0
    SLICE_X1Y100         LUT2 (Prop_lut2_I0_O)        0.124     9.699 r  comp/counter_out[14]_i_1/O
                         net (fo=1, routed)           0.000     9.699    comp/counter_out_0[14]
    SLICE_X1Y100         FDRE                                         r  comp/counter_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.590    15.012    comp/clk_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  comp/counter_out_reg[14]/C
                         clock pessimism              0.275    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X1Y100         FDRE (Setup_fdre_C_D)        0.031    15.283    comp/counter_out_reg[14]
  -------------------------------------------------------------------
                         required time                         15.283    
                         arrival time                          -9.699    
  -------------------------------------------------------------------
                         slack                                  5.584    

Slack (MET) :             5.600ns  (required time - arrival time)
  Source:                 comp/counter_out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp/counter_out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.415ns  (logic 1.221ns (27.656%)  route 3.194ns (72.344%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.710     5.312    comp/clk_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  comp/counter_out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.419     5.731 f  comp/counter_out_reg[20]/Q
                         net (fo=2, routed)           1.432     7.164    comp/counter_out[20]
    SLICE_X1Y97          LUT5 (Prop_lut5_I2_O)        0.324     7.488 r  comp/counter_out[20]_i_3/O
                         net (fo=1, routed)           0.810     8.298    comp/counter_out[20]_i_3_n_0
    SLICE_X1Y98          LUT5 (Prop_lut5_I0_O)        0.326     8.624 r  comp/counter_out[20]_i_2/O
                         net (fo=21, routed)          0.952     9.575    comp/counter_out[20]_i_2_n_0
    SLICE_X1Y100         LUT2 (Prop_lut2_I0_O)        0.152     9.727 r  comp/counter_out[16]_i_1/O
                         net (fo=1, routed)           0.000     9.727    comp/counter_out_0[16]
    SLICE_X1Y100         FDRE                                         r  comp/counter_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.590    15.012    comp/clk_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  comp/counter_out_reg[16]/C
                         clock pessimism              0.275    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X1Y100         FDRE (Setup_fdre_C_D)        0.075    15.327    comp/counter_out_reg[16]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                          -9.727    
  -------------------------------------------------------------------
                         slack                                  5.600    

Slack (MET) :             5.635ns  (required time - arrival time)
  Source:                 comp/counter_out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp/counter_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.257ns  (logic 1.193ns (28.022%)  route 3.064ns (71.978%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.710     5.312    comp/clk_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  comp/counter_out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.419     5.731 f  comp/counter_out_reg[20]/Q
                         net (fo=2, routed)           1.432     7.164    comp/counter_out[20]
    SLICE_X1Y97          LUT5 (Prop_lut5_I2_O)        0.324     7.488 r  comp/counter_out[20]_i_3/O
                         net (fo=1, routed)           0.810     8.298    comp/counter_out[20]_i_3_n_0
    SLICE_X1Y98          LUT5 (Prop_lut5_I0_O)        0.326     8.624 r  comp/counter_out[20]_i_2/O
                         net (fo=21, routed)          0.822     9.446    comp/counter_out[20]_i_2_n_0
    SLICE_X1Y97          LUT2 (Prop_lut2_I0_O)        0.124     9.570 r  comp/counter_out[2]_i_1/O
                         net (fo=1, routed)           0.000     9.570    comp/counter_out_0[2]
    SLICE_X1Y97          FDRE                                         r  comp/counter_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.606    15.029    comp/clk_IBUF_BUFG
    SLICE_X1Y97          FDRE                                         r  comp/counter_out_reg[2]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X1Y97          FDRE (Setup_fdre_C_D)        0.031    15.204    comp/counter_out_reg[2]
  -------------------------------------------------------------------
                         required time                         15.204    
                         arrival time                          -9.570    
  -------------------------------------------------------------------
                         slack                                  5.635    

Slack (MET) :             5.649ns  (required time - arrival time)
  Source:                 comp/counter_out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp/counter_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.287ns  (logic 1.223ns (28.525%)  route 3.064ns (71.475%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.710     5.312    comp/clk_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  comp/counter_out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.419     5.731 f  comp/counter_out_reg[20]/Q
                         net (fo=2, routed)           1.432     7.164    comp/counter_out[20]
    SLICE_X1Y97          LUT5 (Prop_lut5_I2_O)        0.324     7.488 r  comp/counter_out[20]_i_3/O
                         net (fo=1, routed)           0.810     8.298    comp/counter_out[20]_i_3_n_0
    SLICE_X1Y98          LUT5 (Prop_lut5_I0_O)        0.326     8.624 r  comp/counter_out[20]_i_2/O
                         net (fo=21, routed)          0.822     9.446    comp/counter_out[20]_i_2_n_0
    SLICE_X1Y97          LUT2 (Prop_lut2_I0_O)        0.154     9.600 r  comp/counter_out[4]_i_1/O
                         net (fo=1, routed)           0.000     9.600    comp/counter_out_0[4]
    SLICE_X1Y97          FDRE                                         r  comp/counter_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.606    15.029    comp/clk_IBUF_BUFG
    SLICE_X1Y97          FDRE                                         r  comp/counter_out_reg[4]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X1Y97          FDRE (Setup_fdre_C_D)        0.075    15.248    comp/counter_out_reg[4]
  -------------------------------------------------------------------
                         required time                         15.248    
                         arrival time                          -9.600    
  -------------------------------------------------------------------
                         slack                                  5.649    

Slack (MET) :             5.694ns  (required time - arrival time)
  Source:                 comp/counter_out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp/counter_out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.300ns  (logic 1.193ns (27.744%)  route 3.107ns (72.256%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.710     5.312    comp/clk_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  comp/counter_out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.419     5.731 f  comp/counter_out_reg[20]/Q
                         net (fo=2, routed)           1.432     7.164    comp/counter_out[20]
    SLICE_X1Y97          LUT5 (Prop_lut5_I2_O)        0.324     7.488 r  comp/counter_out[20]_i_3/O
                         net (fo=1, routed)           0.810     8.298    comp/counter_out[20]_i_3_n_0
    SLICE_X1Y98          LUT5 (Prop_lut5_I0_O)        0.326     8.624 r  comp/counter_out[20]_i_2/O
                         net (fo=21, routed)          0.865     9.488    comp/counter_out[20]_i_2_n_0
    SLICE_X1Y101         LUT2 (Prop_lut2_I0_O)        0.124     9.612 r  comp/counter_out[17]_i_1/O
                         net (fo=1, routed)           0.000     9.612    comp/counter_out_0[17]
    SLICE_X1Y101         FDRE                                         r  comp/counter_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.590    15.012    comp/clk_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  comp/counter_out_reg[17]/C
                         clock pessimism              0.300    15.312    
                         clock uncertainty           -0.035    15.277    
    SLICE_X1Y101         FDRE (Setup_fdre_C_D)        0.029    15.306    comp/counter_out_reg[17]
  -------------------------------------------------------------------
                         required time                         15.306    
                         arrival time                          -9.612    
  -------------------------------------------------------------------
                         slack                                  5.694    

Slack (MET) :             5.746ns  (required time - arrival time)
  Source:                 comp/counter_out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp/counter_out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.294ns  (logic 1.187ns (27.643%)  route 3.107ns (72.357%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.710     5.312    comp/clk_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  comp/counter_out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.419     5.731 f  comp/counter_out_reg[20]/Q
                         net (fo=2, routed)           1.432     7.164    comp/counter_out[20]
    SLICE_X1Y97          LUT5 (Prop_lut5_I2_O)        0.324     7.488 r  comp/counter_out[20]_i_3/O
                         net (fo=1, routed)           0.810     8.298    comp/counter_out[20]_i_3_n_0
    SLICE_X1Y98          LUT5 (Prop_lut5_I0_O)        0.326     8.624 r  comp/counter_out[20]_i_2/O
                         net (fo=21, routed)          0.865     9.488    comp/counter_out[20]_i_2_n_0
    SLICE_X1Y101         LUT2 (Prop_lut2_I0_O)        0.118     9.606 r  comp/counter_out[19]_i_1/O
                         net (fo=1, routed)           0.000     9.606    comp/counter_out_0[19]
    SLICE_X1Y101         FDRE                                         r  comp/counter_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.590    15.012    comp/clk_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  comp/counter_out_reg[19]/C
                         clock pessimism              0.300    15.312    
                         clock uncertainty           -0.035    15.277    
    SLICE_X1Y101         FDRE (Setup_fdre_C_D)        0.075    15.352    comp/counter_out_reg[19]
  -------------------------------------------------------------------
                         required time                         15.352    
                         arrival time                          -9.606    
  -------------------------------------------------------------------
                         slack                                  5.746    

Slack (MET) :             5.761ns  (required time - arrival time)
  Source:                 comp/counter_out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp/counter_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.131ns  (logic 1.193ns (28.879%)  route 2.938ns (71.121%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.710     5.312    comp/clk_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  comp/counter_out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.419     5.731 f  comp/counter_out_reg[20]/Q
                         net (fo=2, routed)           1.432     7.164    comp/counter_out[20]
    SLICE_X1Y97          LUT5 (Prop_lut5_I2_O)        0.324     7.488 r  comp/counter_out[20]_i_3/O
                         net (fo=1, routed)           0.810     8.298    comp/counter_out[20]_i_3_n_0
    SLICE_X1Y98          LUT5 (Prop_lut5_I0_O)        0.326     8.624 r  comp/counter_out[20]_i_2/O
                         net (fo=21, routed)          0.696     9.319    comp/counter_out[20]_i_2_n_0
    SLICE_X1Y97          LUT2 (Prop_lut2_I0_O)        0.124     9.443 r  comp/counter_out[1]_i_1/O
                         net (fo=1, routed)           0.000     9.443    comp/counter_out_0[1]
    SLICE_X1Y97          FDRE                                         r  comp/counter_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.606    15.029    comp/clk_IBUF_BUFG
    SLICE_X1Y97          FDRE                                         r  comp/counter_out_reg[1]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X1Y97          FDRE (Setup_fdre_C_D)        0.031    15.204    comp/counter_out_reg[1]
  -------------------------------------------------------------------
                         required time                         15.204    
                         arrival time                          -9.443    
  -------------------------------------------------------------------
                         slack                                  5.761    

Slack (MET) :             5.810ns  (required time - arrival time)
  Source:                 comp/counter_out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp/counter_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.126ns  (logic 1.188ns (28.793%)  route 2.938ns (71.207%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.710     5.312    comp/clk_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  comp/counter_out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.419     5.731 f  comp/counter_out_reg[20]/Q
                         net (fo=2, routed)           1.432     7.164    comp/counter_out[20]
    SLICE_X1Y97          LUT5 (Prop_lut5_I2_O)        0.324     7.488 r  comp/counter_out[20]_i_3/O
                         net (fo=1, routed)           0.810     8.298    comp/counter_out[20]_i_3_n_0
    SLICE_X1Y98          LUT5 (Prop_lut5_I0_O)        0.326     8.624 r  comp/counter_out[20]_i_2/O
                         net (fo=21, routed)          0.696     9.319    comp/counter_out[20]_i_2_n_0
    SLICE_X1Y97          LUT2 (Prop_lut2_I0_O)        0.119     9.438 r  comp/counter_out[3]_i_1/O
                         net (fo=1, routed)           0.000     9.438    comp/counter_out_0[3]
    SLICE_X1Y97          FDRE                                         r  comp/counter_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.606    15.029    comp/clk_IBUF_BUFG
    SLICE_X1Y97          FDRE                                         r  comp/counter_out_reg[3]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X1Y97          FDRE (Setup_fdre_C_D)        0.075    15.248    comp/counter_out_reg[3]
  -------------------------------------------------------------------
                         required time                         15.248    
                         arrival time                          -9.438    
  -------------------------------------------------------------------
                         slack                                  5.810    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 comp/buffers_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp/buffers_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.647%)  route 0.255ns (64.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.604     1.523    comp/clk_IBUF_BUFG
    SLICE_X0Y95          FDRE                                         r  comp/buffers_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  comp/buffers_reg[0]/Q
                         net (fo=3, routed)           0.255     1.919    comp/buffers_reg_n_0_[0]
    SLICE_X3Y101         FDRE                                         r  comp/buffers_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.872     2.037    comp/clk_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  comp/buffers_reg[1]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y101         FDRE (Hold_fdre_C_D)         0.070     1.861    comp/buffers_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 comp/buffers_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp/result_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.190ns (39.459%)  route 0.292ns (60.542%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.604     1.523    comp/clk_IBUF_BUFG
    SLICE_X0Y95          FDRE                                         r  comp/buffers_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  comp/buffers_reg[0]/Q
                         net (fo=3, routed)           0.292     1.956    comp/buffers_reg_n_0_[0]
    SLICE_X2Y101         LUT4 (Prop_lut4_I0_O)        0.049     2.005 r  comp/result_i_1/O
                         net (fo=1, routed)           0.000     2.005    comp/result_i_1_n_0
    SLICE_X2Y101         FDRE                                         r  comp/result_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.872     2.037    comp/clk_IBUF_BUFG
    SLICE_X2Y101         FDRE                                         r  comp/result_reg/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y101         FDRE (Hold_fdre_C_D)         0.131     1.922    comp/result_reg
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 comp/buffers_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp/counter_start_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.186ns (38.951%)  route 0.292ns (61.049%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.604     1.523    comp/clk_IBUF_BUFG
    SLICE_X0Y95          FDRE                                         r  comp/buffers_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  comp/buffers_reg[0]/Q
                         net (fo=3, routed)           0.292     1.956    comp/buffers_reg_n_0_[0]
    SLICE_X2Y101         LUT2 (Prop_lut2_I1_O)        0.045     2.001 r  comp/counter_start_i_1/O
                         net (fo=1, routed)           0.000     2.001    comp/counter_start_i_1_n_0
    SLICE_X2Y101         FDRE                                         r  comp/counter_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.872     2.037    comp/clk_IBUF_BUFG
    SLICE_X2Y101         FDRE                                         r  comp/counter_start_reg/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y101         FDRE (Hold_fdre_C_D)         0.121     1.912    comp/counter_start_reg
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 button_buff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trig_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.209ns (57.888%)  route 0.152ns (42.112%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X2Y101         FDRE                                         r  button_buff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.164     1.682 f  button_buff_reg[1]/Q
                         net (fo=2, routed)           0.152     1.834    button_buff_reg_n_0_[1]
    SLICE_X2Y102         LUT4 (Prop_lut4_I0_O)        0.045     1.879 r  trig_i_1/O
                         net (fo=1, routed)           0.000     1.879    trig_i_1_n_0
    SLICE_X2Y102         FDCE                                         r  trig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X2Y102         FDCE                                         r  trig_reg/C
                         clock pessimism             -0.502     1.534    
    SLICE_X2Y102         FDCE (Hold_fdce_C_D)         0.120     1.654    trig_reg
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 tx_clock_counter_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_clock_counter_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X5Y100         FDPE                                         r  tx_clock_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDPE (Prop_fdpe_C_Q)         0.141     1.658 f  tx_clock_counter_reg[0]/Q
                         net (fo=3, routed)           0.168     1.827    tx_clock_counter_reg_n_0_[0]
    SLICE_X5Y100         LUT1 (Prop_lut1_I0_O)        0.042     1.869 r  tx_clock_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.869    tx_clock_counter[0]
    SLICE_X5Y100         FDPE                                         r  tx_clock_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.868     2.034    clk_IBUF_BUFG
    SLICE_X5Y100         FDPE                                         r  tx_clock_counter_reg[0]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X5Y100         FDPE (Hold_fdpe_C_D)         0.105     1.622    tx_clock_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 comp/result_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_buff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.246ns (66.218%)  route 0.125ns (33.781%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.599     1.518    comp/clk_IBUF_BUFG
    SLICE_X2Y101         FDRE                                         r  comp/result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.148     1.666 r  comp/result_reg/Q
                         net (fo=3, routed)           0.125     1.792    comp/butt_led_OBUF
    SLICE_X2Y101         LUT3 (Prop_lut3_I0_O)        0.098     1.890 r  comp/button_buff[0]_i_1/O
                         net (fo=1, routed)           0.000     1.890    comp_n_1
    SLICE_X2Y101         FDRE                                         r  button_buff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X2Y101         FDRE                                         r  button_buff_reg[0]/C
                         clock pessimism             -0.518     1.518    
    SLICE_X2Y101         FDRE (Hold_fdre_C_D)         0.121     1.639    button_buff_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 trig_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trig_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X5Y102         FDRE                                         r  trig_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  trig_counter_reg[0]/Q
                         net (fo=3, routed)           0.180     1.839    trig_counter_reg_n_0_[0]
    SLICE_X5Y102         LUT3 (Prop_lut3_I2_O)        0.045     1.884 r  trig_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.884    trig_counter[0]_i_1_n_0
    SLICE_X5Y102         FDRE                                         r  trig_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.868     2.034    clk_IBUF_BUFG
    SLICE_X5Y102         FDRE                                         r  trig_counter_reg[0]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X5Y102         FDRE (Hold_fdre_C_D)         0.091     1.608    trig_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 trig_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trig_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.597     1.516    clk_IBUF_BUFG
    SLICE_X4Y104         FDRE                                         r  trig_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  trig_counter_reg[11]/Q
                         net (fo=2, routed)           0.133     1.790    trig_counter_reg_n_0_[11]
    SLICE_X4Y104         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.901 r  trig_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.901    trig_counter_reg[12]_i_1_n_5
    SLICE_X4Y104         FDRE                                         r  trig_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.867     2.033    clk_IBUF_BUFG
    SLICE_X4Y104         FDRE                                         r  trig_counter_reg[11]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X4Y104         FDRE (Hold_fdre_C_D)         0.105     1.621    trig_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 trig_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trig_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.597     1.516    clk_IBUF_BUFG
    SLICE_X4Y103         FDRE                                         r  trig_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  trig_counter_reg[7]/Q
                         net (fo=2, routed)           0.133     1.790    trig_counter_reg_n_0_[7]
    SLICE_X4Y103         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.901 r  trig_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.901    trig_counter_reg[8]_i_1_n_5
    SLICE_X4Y103         FDRE                                         r  trig_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.867     2.033    clk_IBUF_BUFG
    SLICE_X4Y103         FDRE                                         r  trig_counter_reg[7]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X4Y103         FDRE (Hold_fdre_C_D)         0.105     1.621    trig_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 clk_baudrate_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_baudrate_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.249ns (57.810%)  route 0.182ns (42.190%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X2Y101         FDRE                                         r  clk_baudrate_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.148     1.666 r  clk_baudrate_reg/Q
                         net (fo=11, routed)          0.182     1.848    clk_baudrate_reg_n_0
    SLICE_X2Y101         LUT3 (Prop_lut3_I2_O)        0.101     1.949 r  clk_baudrate_i_1/O
                         net (fo=1, routed)           0.000     1.949    clk_baudrate_i_1_n_0
    SLICE_X2Y101         FDRE                                         r  clk_baudrate_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X2Y101         FDRE                                         r  clk_baudrate_reg/C
                         clock pessimism             -0.518     1.518    
    SLICE_X2Y101         FDRE (Hold_fdre_C_D)         0.131     1.649    clk_baudrate_reg
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.300    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y101    button_buff_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y101    button_buff_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y101    clk_baudrate_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y102    trig_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y104    trig_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y104    trig_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y104    trig_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y105    trig_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y105    trig_counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y101    button_buff_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y101    button_buff_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y101    button_buff_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y101    button_buff_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y101    clk_baudrate_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y101    clk_baudrate_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y102    trig_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y102    trig_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y104    trig_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y104    trig_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y101    button_buff_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y101    button_buff_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y101    button_buff_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y101    button_buff_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y101    clk_baudrate_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y101    clk_baudrate_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y102    trig_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y102    trig_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y104    trig_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y104    trig_counter_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bit_index_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.073ns  (logic 4.492ns (44.595%)  route 5.581ns (55.405%))
  Logic Levels:           4  (FDCE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y103         FDCE                         0.000     0.000 r  bit_index_reg[2]/C
    SLICE_X6Y103         FDCE (Prop_fdce_C_Q)         0.689     0.689 f  bit_index_reg[2]/Q
                         net (fo=7, routed)           1.146     1.835    bit_index[2]
    SLICE_X7Y104         LUT6 (Prop_lut6_I1_O)        0.124     1.959 r  tx_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.669     2.628    tx_OBUF_inst_i_4_n_0
    SLICE_X6Y104         LUT5 (Prop_lut5_I4_O)        0.124     2.752 r  tx_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.766     6.518    tx_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555    10.073 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    10.073    tx
    D4                                                                r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_present_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            s_pin2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.084ns  (logic 4.361ns (61.561%)  route 2.723ns (38.439%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y104         FDCE                         0.000     0.000 r  FSM_onehot_present_state_reg[1]/C
    SLICE_X6Y104         FDCE (Prop_fdce_C_Q)         0.689     0.689 r  FSM_onehot_present_state_reg[1]/Q
                         net (fo=4, routed)           0.834     1.523    FSM_onehot_present_state_reg_n_0_[1]
    SLICE_X6Y103         LUT2 (Prop_lut2_I0_O)        0.124     1.647 r  s_pin2_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.888     3.536    s_pin2_OBUF
    E18                  OBUF (Prop_obuf_I_O)         3.548     7.084 r  s_pin2_OBUF_inst/O
                         net (fo=0)                   0.000     7.084    s_pin2
    E18                                                               r  s_pin2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_present_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            s_pin1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.907ns  (logic 4.368ns (63.245%)  route 2.539ns (36.755%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y104         FDCE                         0.000     0.000 r  FSM_onehot_present_state_reg[2]/C
    SLICE_X6Y104         FDCE (Prop_fdce_C_Q)         0.689     0.689 r  FSM_onehot_present_state_reg[2]/Q
                         net (fo=8, routed)           0.715     1.404    FSM_onehot_present_state_reg_n_0_[2]
    SLICE_X6Y105         LUT2 (Prop_lut2_I0_O)        0.124     1.528 r  s_pin1_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.823     3.352    s_pin1_OBUF
    D18                  OBUF (Prop_obuf_I_O)         3.555     6.907 r  s_pin1_OBUF_inst/O
                         net (fo=0)                   0.000     6.907    s_pin1
    D18                                                               r  s_pin1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_done_sig_reg/G
                            (positive level-sensitive latch)
  Destination:            tx_done
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.134ns  (logic 4.079ns (66.500%)  route 2.055ns (33.500%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y103         LDCE                         0.000     0.000 r  tx_done_sig_reg/G
    SLICE_X5Y103         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  tx_done_sig_reg/Q
                         net (fo=1, routed)           2.055     2.614    tx_done_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.520     6.134 r  tx_done_OBUF_inst/O
                         net (fo=0)                   0.000     6.134    tx_done
    H17                                                               r  tx_done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FSM_onehot_present_state_reg[0]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.014ns  (logic 1.480ns (36.858%)  route 2.535ns (63.142%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=30, routed)          2.535     4.014    reset_IBUF
    SLICE_X6Y104         FDPE                                         f  FSM_onehot_present_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FSM_onehot_present_state_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.014ns  (logic 1.480ns (36.858%)  route 2.535ns (63.142%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=30, routed)          2.535     4.014    reset_IBUF
    SLICE_X6Y104         FDCE                                         f  FSM_onehot_present_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FSM_onehot_present_state_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.014ns  (logic 1.480ns (36.858%)  route 2.535ns (63.142%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=30, routed)          2.535     4.014    reset_IBUF
    SLICE_X6Y104         FDCE                                         f  FSM_onehot_present_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FSM_onehot_present_state_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.014ns  (logic 1.480ns (36.858%)  route 2.535ns (63.142%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=30, routed)          2.535     4.014    reset_IBUF
    SLICE_X6Y104         FDCE                                         f  FSM_onehot_present_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            data_select_counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.875ns  (logic 1.604ns (41.378%)  route 2.272ns (58.622%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  reset_IBUF_inst/O
                         net (fo=30, routed)          2.272     3.751    reset_IBUF
    SLICE_X7Y103         LUT6 (Prop_lut6_I4_O)        0.124     3.875 r  data_select_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     3.875    data_select_counter[0]_i_1_n_0
    SLICE_X7Y103         FDRE                                         r  data_select_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            data_select_counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.799ns  (logic 1.604ns (42.213%)  route 2.195ns (57.787%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  reset_IBUF_inst/O
                         net (fo=30, routed)          2.195     3.675    reset_IBUF
    SLICE_X7Y103         LUT6 (Prop_lut6_I5_O)        0.124     3.799 r  data_select_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     3.799    data_select_counter[2]_i_1_n_0
    SLICE_X7Y103         FDRE                                         r  data_select_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_present_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_present_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.217ns (56.455%)  route 0.167ns (43.545%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y104         FDCE                         0.000     0.000 r  FSM_onehot_present_state_reg[1]/C
    SLICE_X6Y104         FDCE (Prop_fdce_C_Q)         0.217     0.217 r  FSM_onehot_present_state_reg[1]/Q
                         net (fo=4, routed)           0.167     0.384    FSM_onehot_present_state_reg_n_0_[1]
    SLICE_X6Y104         FDCE                                         r  FSM_onehot_present_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_present_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            data_select_counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.262ns (66.501%)  route 0.132ns (33.499%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y104         FDPE                         0.000     0.000 r  FSM_onehot_present_state_reg[0]/C
    SLICE_X6Y104         FDPE (Prop_fdpe_C_Q)         0.217     0.217 r  FSM_onehot_present_state_reg[0]/Q
                         net (fo=8, routed)           0.132     0.349    data_select_counter
    SLICE_X7Y103         LUT6 (Prop_lut6_I0_O)        0.045     0.394 r  data_select_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.394    data_select_counter[0]_i_1_n_0
    SLICE_X7Y103         FDRE                                         r  data_select_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bit_index_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bit_index_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.403ns  (logic 0.299ns (74.118%)  route 0.104ns (25.882%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y103         FDCE                         0.000     0.000 r  bit_index_reg[1]/C
    SLICE_X6Y103         FDCE (Prop_fdce_C_Q)         0.201     0.201 r  bit_index_reg[1]/Q
                         net (fo=8, routed)           0.104     0.305    bit_index[1]
    SLICE_X6Y103         LUT6 (Prop_lut6_I1_O)        0.098     0.403 r  bit_index[0]_i_1/O
                         net (fo=1, routed)           0.000     0.403    bit_index[0]_i_1_n_0
    SLICE_X6Y103         FDCE                                         r  bit_index_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_present_state_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tx_done_sig_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.425ns  (logic 0.217ns (51.040%)  route 0.208ns (48.960%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y104         FDCE                         0.000     0.000 r  FSM_onehot_present_state_reg[3]/C
    SLICE_X6Y104         FDCE (Prop_fdce_C_Q)         0.217     0.217 r  FSM_onehot_present_state_reg[3]/Q
                         net (fo=10, routed)          0.208     0.425    FSM_onehot_present_state_reg_n_0_[3]
    SLICE_X5Y103         LDCE                                         r  tx_done_sig_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_select_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_select_counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.429ns  (logic 0.239ns (55.653%)  route 0.190ns (44.347%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y103         FDRE                         0.000     0.000 r  data_select_counter_reg[1]/C
    SLICE_X7Y103         FDRE (Prop_fdre_C_Q)         0.194     0.194 r  data_select_counter_reg[1]/Q
                         net (fo=11, routed)          0.190     0.384    data_select_counter_reg_n_0_[1]
    SLICE_X7Y103         LUT6 (Prop_lut6_I4_O)        0.045     0.429 r  data_select_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.429    data_select_counter[1]_i_1_n_0
    SLICE_X7Y103         FDRE                                         r  data_select_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_select_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_select_counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.431ns  (logic 0.239ns (55.395%)  route 0.192ns (44.605%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y103         FDRE                         0.000     0.000 r  data_select_counter_reg[1]/C
    SLICE_X7Y103         FDRE (Prop_fdre_C_Q)         0.194     0.194 r  data_select_counter_reg[1]/Q
                         net (fo=11, routed)          0.192     0.386    data_select_counter_reg_n_0_[1]
    SLICE_X7Y103         LUT6 (Prop_lut6_I4_O)        0.045     0.431 r  data_select_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.431    data_select_counter[2]_i_1_n_0
    SLICE_X7Y103         FDRE                                         r  data_select_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_present_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            FSM_onehot_present_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.433ns  (logic 0.262ns (60.509%)  route 0.171ns (39.491%))
  Logic Levels:           2  (FDPE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y104         FDPE                         0.000     0.000 r  FSM_onehot_present_state_reg[0]/C
    SLICE_X6Y104         FDPE (Prop_fdpe_C_Q)         0.217     0.217 r  FSM_onehot_present_state_reg[0]/Q
                         net (fo=8, routed)           0.171     0.388    data_select_counter
    SLICE_X6Y104         LUT5 (Prop_lut5_I4_O)        0.045     0.433 r  FSM_onehot_present_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.433    FSM_onehot_present_state[1]_i_1_n_0
    SLICE_X6Y104         FDCE                                         r  FSM_onehot_present_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_present_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_present_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.217ns (49.122%)  route 0.225ns (50.878%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y104         FDCE                         0.000     0.000 r  FSM_onehot_present_state_reg[2]/C
    SLICE_X6Y104         FDCE (Prop_fdce_C_Q)         0.217     0.217 r  FSM_onehot_present_state_reg[2]/Q
                         net (fo=8, routed)           0.225     0.442    FSM_onehot_present_state_reg_n_0_[2]
    SLICE_X6Y104         FDCE                                         r  FSM_onehot_present_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bit_index_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bit_index_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.446ns  (logic 0.260ns (58.243%)  route 0.186ns (41.757%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y103         FDCE                         0.000     0.000 r  bit_index_reg[0]/C
    SLICE_X6Y103         FDCE (Prop_fdce_C_Q)         0.217     0.217 r  bit_index_reg[0]/Q
                         net (fo=8, routed)           0.186     0.403    bit_index[0]
    SLICE_X6Y103         LUT3 (Prop_lut3_I1_O)        0.043     0.446 r  bit_index[2]_i_1/O
                         net (fo=1, routed)           0.000     0.446    bit_index[2]_i_1_n_0
    SLICE_X6Y103         FDCE                                         r  bit_index_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_select_counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            selected_frame_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.483ns  (logic 0.240ns (49.656%)  route 0.243ns (50.344%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y103         FDRE                         0.000     0.000 r  data_select_counter_reg[2]/C
    SLICE_X7Y103         FDRE (Prop_fdre_C_Q)         0.194     0.194 f  data_select_counter_reg[2]/Q
                         net (fo=10, routed)          0.243     0.437    data_select_counter_reg_n_0_[2]
    SLICE_X7Y104         LUT3 (Prop_lut3_I0_O)        0.046     0.483 r  selected_frame_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.483    selected_frame_reg[0]_i_1_n_0
    SLICE_X7Y104         LDCE                                         r  selected_frame_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 trig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trig_pin
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.995ns  (logic 4.083ns (68.105%)  route 1.912ns (31.895%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.710     5.312    clk_IBUF_BUFG
    SLICE_X2Y102         FDCE                                         r  trig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDCE (Prop_fdce_C_Q)         0.518     5.830 r  trig_reg/Q
                         net (fo=7, routed)           1.912     7.742    trig_pin_OBUF
    C17                  OBUF (Prop_obuf_I_O)         3.565    11.307 r  trig_pin_OBUF_inst/O
                         net (fo=0)                   0.000    11.307    trig_pin
    C17                                                               r  trig_pin (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp/result_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            butt_led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.896ns  (logic 4.185ns (70.990%)  route 1.710ns (29.010%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.710     5.312    comp/clk_IBUF_BUFG
    SLICE_X2Y101         FDRE                                         r  comp/result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.478     5.790 r  comp/result_reg/Q
                         net (fo=3, routed)           1.710     7.501    butt_led_OBUF
    K15                  OBUF (Prop_obuf_I_O)         3.707    11.208 r  butt_led_OBUF_inst/O
                         net (fo=0)                   0.000    11.208    butt_led
    K15                                                               r  butt_led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_present_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.840ns  (logic 0.668ns (23.524%)  route 2.172ns (76.476%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.710     5.312    clk_IBUF_BUFG
    SLICE_X2Y102         FDCE                                         r  trig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDCE (Prop_fdce_C_Q)         0.518     5.830 f  trig_reg/Q
                         net (fo=7, routed)           1.546     7.376    trig_pin_OBUF
    SLICE_X6Y103         LUT5 (Prop_lut5_I3_O)        0.150     7.526 r  FSM_onehot_present_state[0]_i_1/O
                         net (fo=1, routed)           0.626     8.152    FSM_onehot_present_state[0]_i_1_n_0
    SLICE_X6Y104         FDPE                                         r  FSM_onehot_present_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_present_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.193ns  (logic 0.642ns (29.274%)  route 1.551ns (70.726%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.710     5.312    clk_IBUF_BUFG
    SLICE_X2Y102         FDCE                                         r  trig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDCE (Prop_fdce_C_Q)         0.518     5.830 r  trig_reg/Q
                         net (fo=7, routed)           1.551     7.381    trig_pin_OBUF
    SLICE_X6Y104         LUT5 (Prop_lut5_I3_O)        0.124     7.505 r  FSM_onehot_present_state[1]_i_1/O
                         net (fo=1, routed)           0.000     7.505    FSM_onehot_present_state[1]_i_1_n_0
    SLICE_X6Y104         FDCE                                         r  FSM_onehot_present_state_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 trig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_present_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.915ns  (logic 0.209ns (22.839%)  route 0.706ns (77.161%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X2Y102         FDCE                                         r  trig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDCE (Prop_fdce_C_Q)         0.164     1.682 r  trig_reg/Q
                         net (fo=7, routed)           0.706     2.389    trig_pin_OBUF
    SLICE_X6Y104         LUT5 (Prop_lut5_I3_O)        0.045     2.434 r  FSM_onehot_present_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.434    FSM_onehot_present_state[1]_i_1_n_0
    SLICE_X6Y104         FDCE                                         r  FSM_onehot_present_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_present_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.070ns  (logic 0.208ns (19.445%)  route 0.862ns (80.555%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X2Y102         FDCE                                         r  trig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDCE (Prop_fdce_C_Q)         0.164     1.682 f  trig_reg/Q
                         net (fo=7, routed)           0.662     2.344    trig_pin_OBUF
    SLICE_X6Y103         LUT5 (Prop_lut5_I3_O)        0.044     2.388 r  FSM_onehot_present_state[0]_i_1/O
                         net (fo=1, routed)           0.200     2.588    FSM_onehot_present_state[0]_i_1_n_0
    SLICE_X6Y104         FDPE                                         r  FSM_onehot_present_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp/result_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            butt_led
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.796ns  (logic 1.437ns (79.999%)  route 0.359ns (20.001%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.599     1.518    comp/clk_IBUF_BUFG
    SLICE_X2Y101         FDRE                                         r  comp/result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.148     1.666 r  comp/result_reg/Q
                         net (fo=3, routed)           0.359     2.026    butt_led_OBUF
    K15                  OBUF (Prop_obuf_I_O)         1.289     3.315 r  butt_led_OBUF_inst/O
                         net (fo=0)                   0.000     3.315    butt_led
    K15                                                               r  butt_led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trig_pin
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.878ns  (logic 1.430ns (76.131%)  route 0.448ns (23.869%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X2Y102         FDCE                                         r  trig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDCE (Prop_fdce_C_Q)         0.164     1.682 r  trig_reg/Q
                         net (fo=7, routed)           0.448     2.131    trig_pin_OBUF
    C17                  OBUF (Prop_obuf_I_O)         1.266     3.396 r  trig_pin_OBUF_inst/O
                         net (fo=0)                   0.000     3.396    trig_pin
    C17                                                               r  trig_pin (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            47 Endpoints
Min Delay            47 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            trig_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.174ns  (logic 1.604ns (38.421%)  route 2.570ns (61.579%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=30, routed)          1.770     3.249    reset_IBUF
    SLICE_X5Y102         LUT3 (Prop_lut3_I0_O)        0.124     3.373 r  trig_counter[14]_i_1/O
                         net (fo=14, routed)          0.800     4.174    trig_counter[14]_i_1_n_0
    SLICE_X4Y104         FDRE                                         r  trig_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.587     5.009    clk_IBUF_BUFG
    SLICE_X4Y104         FDRE                                         r  trig_counter_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            trig_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.174ns  (logic 1.604ns (38.421%)  route 2.570ns (61.579%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=30, routed)          1.770     3.249    reset_IBUF
    SLICE_X5Y102         LUT3 (Prop_lut3_I0_O)        0.124     3.373 r  trig_counter[14]_i_1/O
                         net (fo=14, routed)          0.800     4.174    trig_counter[14]_i_1_n_0
    SLICE_X4Y104         FDRE                                         r  trig_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.587     5.009    clk_IBUF_BUFG
    SLICE_X4Y104         FDRE                                         r  trig_counter_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            trig_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.174ns  (logic 1.604ns (38.421%)  route 2.570ns (61.579%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=30, routed)          1.770     3.249    reset_IBUF
    SLICE_X5Y102         LUT3 (Prop_lut3_I0_O)        0.124     3.373 r  trig_counter[14]_i_1/O
                         net (fo=14, routed)          0.800     4.174    trig_counter[14]_i_1_n_0
    SLICE_X4Y104         FDRE                                         r  trig_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.587     5.009    clk_IBUF_BUFG
    SLICE_X4Y104         FDRE                                         r  trig_counter_reg[12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            trig_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.174ns  (logic 1.604ns (38.421%)  route 2.570ns (61.579%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=30, routed)          1.770     3.249    reset_IBUF
    SLICE_X5Y102         LUT3 (Prop_lut3_I0_O)        0.124     3.373 r  trig_counter[14]_i_1/O
                         net (fo=14, routed)          0.800     4.174    trig_counter[14]_i_1_n_0
    SLICE_X4Y104         FDRE                                         r  trig_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.587     5.009    clk_IBUF_BUFG
    SLICE_X4Y104         FDRE                                         r  trig_counter_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            trig_counter_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.050ns  (logic 1.632ns (40.286%)  route 2.418ns (59.714%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=30, routed)          1.770     3.249    reset_IBUF
    SLICE_X5Y102         LUT2 (Prop_lut2_I1_O)        0.152     3.401 r  trig_counter[14]_i_2/O
                         net (fo=14, routed)          0.649     4.050    trig_counter[14]_i_2_n_0
    SLICE_X4Y105         FDRE                                         r  trig_counter_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.587     5.009    clk_IBUF_BUFG
    SLICE_X4Y105         FDRE                                         r  trig_counter_reg[13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            trig_counter_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.050ns  (logic 1.632ns (40.286%)  route 2.418ns (59.714%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=30, routed)          1.770     3.249    reset_IBUF
    SLICE_X5Y102         LUT2 (Prop_lut2_I1_O)        0.152     3.401 r  trig_counter[14]_i_2/O
                         net (fo=14, routed)          0.649     4.050    trig_counter[14]_i_2_n_0
    SLICE_X4Y105         FDRE                                         r  trig_counter_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.587     5.009    clk_IBUF_BUFG
    SLICE_X4Y105         FDRE                                         r  trig_counter_reg[14]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            trig_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.031ns  (logic 1.604ns (39.785%)  route 2.427ns (60.215%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=30, routed)          1.770     3.249    reset_IBUF
    SLICE_X5Y102         LUT3 (Prop_lut3_I0_O)        0.124     3.373 r  trig_counter[14]_i_1/O
                         net (fo=14, routed)          0.657     4.031    trig_counter[14]_i_1_n_0
    SLICE_X4Y102         FDRE                                         r  trig_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.588     5.010    clk_IBUF_BUFG
    SLICE_X4Y102         FDRE                                         r  trig_counter_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            trig_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.031ns  (logic 1.604ns (39.785%)  route 2.427ns (60.215%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=30, routed)          1.770     3.249    reset_IBUF
    SLICE_X5Y102         LUT3 (Prop_lut3_I0_O)        0.124     3.373 r  trig_counter[14]_i_1/O
                         net (fo=14, routed)          0.657     4.031    trig_counter[14]_i_1_n_0
    SLICE_X4Y102         FDRE                                         r  trig_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.588     5.010    clk_IBUF_BUFG
    SLICE_X4Y102         FDRE                                         r  trig_counter_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            trig_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.031ns  (logic 1.604ns (39.785%)  route 2.427ns (60.215%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=30, routed)          1.770     3.249    reset_IBUF
    SLICE_X5Y102         LUT3 (Prop_lut3_I0_O)        0.124     3.373 r  trig_counter[14]_i_1/O
                         net (fo=14, routed)          0.657     4.031    trig_counter[14]_i_1_n_0
    SLICE_X4Y102         FDRE                                         r  trig_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.588     5.010    clk_IBUF_BUFG
    SLICE_X4Y102         FDRE                                         r  trig_counter_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            trig_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.031ns  (logic 1.604ns (39.785%)  route 2.427ns (60.215%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=30, routed)          1.770     3.249    reset_IBUF
    SLICE_X5Y102         LUT3 (Prop_lut3_I0_O)        0.124     3.373 r  trig_counter[14]_i_1/O
                         net (fo=14, routed)          0.657     4.031    trig_counter[14]_i_1_n_0
    SLICE_X4Y102         FDRE                                         r  trig_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.588     5.010    clk_IBUF_BUFG
    SLICE_X4Y102         FDRE                                         r  trig_counter_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tx_clock_counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.748ns  (logic 0.247ns (33.082%)  route 0.500ns (66.918%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  reset_IBUF_inst/O
                         net (fo=30, routed)          0.500     0.748    reset_IBUF
    SLICE_X5Y99          FDCE                                         f  tx_clock_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.875     2.040    clk_IBUF_BUFG
    SLICE_X5Y99          FDCE                                         r  tx_clock_counter_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tx_clock_counter_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.748ns  (logic 0.247ns (33.082%)  route 0.500ns (66.918%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  reset_IBUF_inst/O
                         net (fo=30, routed)          0.500     0.748    reset_IBUF
    SLICE_X5Y99          FDCE                                         f  tx_clock_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.875     2.040    clk_IBUF_BUFG
    SLICE_X5Y99          FDCE                                         r  tx_clock_counter_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tx_clock_counter_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.748ns  (logic 0.247ns (33.082%)  route 0.500ns (66.918%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  reset_IBUF_inst/O
                         net (fo=30, routed)          0.500     0.748    reset_IBUF
    SLICE_X5Y99          FDCE                                         f  tx_clock_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.875     2.040    clk_IBUF_BUFG
    SLICE_X5Y99          FDCE                                         r  tx_clock_counter_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tx_clock_counter_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.748ns  (logic 0.247ns (33.082%)  route 0.500ns (66.918%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  reset_IBUF_inst/O
                         net (fo=30, routed)          0.500     0.748    reset_IBUF
    SLICE_X5Y99          FDCE                                         f  tx_clock_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.875     2.040    clk_IBUF_BUFG
    SLICE_X5Y99          FDCE                                         r  tx_clock_counter_reg[4]/C

Slack:                    inf
  Source:                 button
                            (input port)
  Destination:            comp/buffers_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.766ns  (logic 0.244ns (31.902%)  route 0.522ns (68.098%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  button (IN)
                         net (fo=0)                   0.000     0.000    button
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  button_IBUF_inst/O
                         net (fo=1, routed)           0.522     0.766    comp/D[0]
    SLICE_X0Y95          FDRE                                         r  comp/buffers_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.877     2.042    comp/clk_IBUF_BUFG
    SLICE_X0Y95          FDRE                                         r  comp/buffers_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_baudrate_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.909ns  (logic 0.290ns (31.966%)  route 0.618ns (68.034%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  reset_IBUF_inst/O
                         net (fo=30, routed)          0.618     0.866    reset_IBUF
    SLICE_X2Y101         LUT3 (Prop_lut3_I0_O)        0.043     0.909 r  clk_baudrate_i_1/O
                         net (fo=1, routed)           0.000     0.909    clk_baudrate_i_1_n_0
    SLICE_X2Y101         FDRE                                         r  clk_baudrate_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X2Y101         FDRE                                         r  clk_baudrate_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            button_buff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.911ns  (logic 0.292ns (32.116%)  route 0.618ns (67.884%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  reset_IBUF_inst/O
                         net (fo=30, routed)          0.618     0.866    comp/reset_IBUF
    SLICE_X2Y101         LUT3 (Prop_lut3_I1_O)        0.045     0.911 r  comp/button_buff[0]_i_1/O
                         net (fo=1, routed)           0.000     0.911    comp_n_1
    SLICE_X2Y101         FDRE                                         r  button_buff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X2Y101         FDRE                                         r  button_buff_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            button_buff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.911ns  (logic 0.292ns (32.116%)  route 0.618ns (67.884%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  reset_IBUF_inst/O
                         net (fo=30, routed)          0.618     0.866    reset_IBUF
    SLICE_X2Y101         LUT3 (Prop_lut3_I1_O)        0.045     0.911 r  button_buff[1]_i_1/O
                         net (fo=1, routed)           0.000     0.911    button_buff[1]_i_1_n_0
    SLICE_X2Y101         FDRE                                         r  button_buff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X2Y101         FDRE                                         r  button_buff_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            trig_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.919ns  (logic 0.292ns (31.809%)  route 0.627ns (68.191%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  reset_IBUF_inst/O
                         net (fo=30, routed)          0.627     0.874    reset_IBUF
    SLICE_X5Y102         LUT3 (Prop_lut3_I0_O)        0.045     0.919 r  trig_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.919    trig_counter[0]_i_1_n_0
    SLICE_X5Y102         FDRE                                         r  trig_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.868     2.034    clk_IBUF_BUFG
    SLICE_X5Y102         FDRE                                         r  trig_counter_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            trig_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.982ns  (logic 0.247ns (25.199%)  route 0.734ns (74.801%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  reset_IBUF_inst/O
                         net (fo=30, routed)          0.734     0.982    reset_IBUF
    SLICE_X2Y102         FDCE                                         f  trig_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X2Y102         FDCE                                         r  trig_reg/C





