--a_graycounter DEVICE_FAMILY="Cyclone II" PVALUE=1 WIDTH=3 aclr clock cnt_en q
--VERSION_BEGIN 6.0 cbx_a_gray2bin 2006:02:28:17:43:38:SJ cbx_a_graycounter 2006:03:13:11:03:08:SJ cbx_cycloneii 2006:02:07:15:19:20:SJ cbx_flex10ke 2006:01:09:11:13:48:SJ cbx_mgl 2006:05:17:10:06:16:SJ cbx_stratix 2006:05:17:09:28:32:SJ cbx_stratixii 2006:03:03:09:35:36:SJ  VERSION_END


--  Copyright (C) 1991-2006 Altera Corporation
--  Your use of Altera Corporation's design tools, logic functions 
--  and other software and tools, and its AMPP partner logic 
--  functions, and any output files any of the foregoing 
--  (including device programming or simulation files), and any 
--  associated documentation or information are expressly subject 
--  to the terms and conditions of the Altera Program License 
--  Subscription Agreement, Altera MegaCore Function License 
--  Agreement, or other applicable license agreement, including, 
--  without limitation, that your use is for the sole purpose of 
--  programming logic devices manufactured by Altera and sold by 
--  Altera or its authorized distributors.  Please refer to the 
--  applicable agreement for further details.



--synthesis_resources = reg 3 
OPTIONS ALTERA_INTERNAL_OPTION = "{-to dffe6a0} POWER_UP_LEVEL=HIGH";

SUBDESIGN a_graycounter_517
( 
	aclr	:	input;
	clock	:	input;
	cnt_en	:	input;
	q[2..0]	:	output;
) 
VARIABLE 
	dffe6a0 : dffe
		WITH (
			POWER_UP_HIGH = "ON"
		);
	dffe6a1 : dffe;
	dffe6a2 : dffe;

BEGIN 
	dffe6a[2..0].CLK = clock;
	dffe6a[2..1].CLRN = (! aclr);
	dffe6a[2..0].D = ( ((cnt_en & (dffe6a[2..2].Q $ ((! dffe6a[0..0].Q) & (dffe6a[1..1].Q $ dffe6a[2..2].Q)))) # ((! cnt_en) & dffe6a[2..2].Q)), ((cnt_en & (dffe6a[1..1].Q $ (dffe6a[0..0].Q & (! (dffe6a[1..1].Q $ dffe6a[2..2].Q))))) # ((! cnt_en) & dffe6a[1..1].Q)), ((cnt_en & (! (dffe6a[1..1].Q $ dffe6a[2..2].Q))) # ((! cnt_en) & dffe6a[0..0].Q)));
	dffe6a[0].PRN = (! aclr);
	q[] = dffe6a[2..0].Q;
END;
--VALID FILE
