[INF:CM0023] Creating log file ../../build/tests/UnitPartSelect/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

LIB:  work
FILE: top.sv
n<> u<0> t<Null_rule> p<275> s<274> l<1>
n<> u<1> t<Module_keyword> p<5> s<2> l<1>
n<toto> u<2> t<StringConst> p<5> s<4> l<1>
n<> u<3> t<Port> p<4> l<1>
n<> u<4> t<List_of_ports> p<5> c<3> l<1>
n<> u<5> t<Module_nonansi_header> p<147> c<1> s<22> l<1>
n<> u<6> t<Data_type_or_implicit> p<16> s<15> l<3>
n<IDLE> u<7> t<StringConst> p<14> s<13> l<3>
n<0> u<8> t<IntConst> p<9> l<3>
n<> u<9> t<Primary_literal> p<10> c<8> l<3>
n<> u<10> t<Constant_primary> p<11> c<9> l<3>
n<> u<11> t<Constant_expression> p<12> c<10> l<3>
n<> u<12> t<Constant_mintypmax_expression> p<13> c<11> l<3>
n<> u<13> t<Constant_param_expression> p<14> c<12> l<3>
n<> u<14> t<Param_assignment> p<15> c<7> l<3>
n<> u<15> t<List_of_param_assignments> p<16> c<14> l<3>
n<> u<16> t<Parameter_declaration> p<17> c<6> l<3>
n<> u<17> t<Package_or_generate_item_declaration> p<18> c<16> l<3>
n<> u<18> t<Module_or_generate_item_declaration> p<19> c<17> l<3>
n<> u<19> t<Module_common_item> p<20> c<18> l<3>
n<> u<20> t<Module_or_generate_item> p<21> c<19> l<3>
n<> u<21> t<Non_port_module_item> p<22> c<20> l<3>
n<> u<22> t<Module_item> p<147> c<21> s<47> l<3>
n<> u<23> t<IntVec_TypeReg> p<34> s<33> l<5>
n<3> u<24> t<IntConst> p<25> l<5>
n<> u<25> t<Primary_literal> p<26> c<24> l<5>
n<> u<26> t<Constant_primary> p<27> c<25> l<5>
n<> u<27> t<Constant_expression> p<32> c<26> s<31> l<5>
n<0> u<28> t<IntConst> p<29> l<5>
n<> u<29> t<Primary_literal> p<30> c<28> l<5>
n<> u<30> t<Constant_primary> p<31> c<29> l<5>
n<> u<31> t<Constant_expression> p<32> c<30> l<5>
n<> u<32> t<Constant_range> p<33> c<27> l<5>
n<> u<33> t<Packed_dimension> p<34> c<32> l<5>
n<> u<34> t<Data_type> p<40> c<23> s<39> l<5>
n<state> u<35> t<StringConst> p<36> l<5>
n<> u<36> t<Variable_decl_assignment> p<39> c<35> s<38> l<5>
n<next> u<37> t<StringConst> p<38> l<5>
n<> u<38> t<Variable_decl_assignment> p<39> c<37> l<5>
n<> u<39> t<List_of_variable_decl_assignments> p<40> c<36> l<5>
n<> u<40> t<Variable_declaration> p<41> c<34> l<5>
n<> u<41> t<Data_declaration> p<42> c<40> l<5>
n<> u<42> t<Package_or_generate_item_declaration> p<43> c<41> l<5>
n<> u<43> t<Module_or_generate_item_declaration> p<44> c<42> l<5>
n<> u<44> t<Module_common_item> p<45> c<43> l<5>
n<> u<45> t<Module_or_generate_item> p<46> c<44> l<5>
n<> u<46> t<Non_port_module_item> p<47> c<45> l<5>
n<> u<47> t<Module_item> p<147> c<46> s<146> l<5>
n<> u<48> t<AlwaysKeywd_Always> p<142> s<141> l<7>
n<> u<49> t<Edge_Posedge> p<54> s<53> l<7>
n<clk> u<50> t<StringConst> p<51> l<7>
n<> u<51> t<Primary_literal> p<52> c<50> l<7>
n<> u<52> t<Primary> p<53> c<51> l<7>
n<> u<53> t<Expression> p<54> c<52> l<7>
n<> u<54> t<Event_expression> p<55> c<49> l<7>
n<> u<55> t<Event_control> p<56> c<54> l<7>
n<> u<56> t<Procedural_timing_control> p<139> c<55> s<138> l<7>
n<state> u<57> t<StringConst> p<58> l<9>
n<> u<58> t<Hierarchical_identifier> p<65> c<57> s<64> l<9>
n<IDLE> u<59> t<StringConst> p<60> l<9>
n<> u<60> t<Primary_literal> p<61> c<59> l<9>
n<> u<61> t<Primary> p<62> c<60> l<9>
n<> u<62> t<Expression> p<63> c<61> l<9>
n<> u<63> t<Bit_select> p<64> c<62> l<9>
n<> u<64> t<Select> p<65> c<63> l<9>
n<> u<65> t<Variable_lvalue> p<70> c<58> s<69> l<9>
n<> u<66> t<Number_1Tickb1> p<67> l<9>
n<> u<67> t<Primary_literal> p<68> c<66> l<9>
n<> u<68> t<Primary> p<69> c<67> l<9>
n<> u<69> t<Expression> p<70> c<68> l<9>
n<> u<70> t<Nonblocking_assignment> p<71> c<65> l<9>
n<> u<71> t<Statement_item> p<72> c<70> l<9>
n<> u<72> t<Statement> p<73> c<71> l<9>
n<> u<73> t<Statement_or_null> p<135> c<72> s<100> l<9>
n<InterruptStatus> u<74> t<StringConst> p<81> s<80> l<11>
n<0> u<75> t<IntConst> p<76> l<11>
n<> u<76> t<Primary_literal> p<77> c<75> l<11>
n<> u<77> t<Primary> p<78> c<76> l<11>
n<> u<78> t<Expression> p<79> c<77> l<11>
n<> u<79> t<Bit_select> p<80> c<78> l<11>
n<> u<80> t<Select> p<81> c<79> l<11>
n<> u<81> t<Complex_func_call> p<82> c<74> l<11>
n<> u<82> t<Primary> p<83> c<81> l<11>
n<> u<83> t<Expression> p<89> c<82> s<84> l<11>
n<> u<84> t<BinOp_Equiv> p<89> s<88> l<11>
n<0> u<85> t<IntConst> p<86> l<11>
n<> u<86> t<Primary_literal> p<87> c<85> l<11>
n<> u<87> t<Primary> p<88> c<86> l<11>
n<> u<88> t<Expression> p<89> c<87> l<11>
n<> u<89> t<Expression> p<90> c<83> l<11>
n<> u<90> t<Expression_or_cond_pattern> p<91> c<89> l<11>
n<> u<91> t<Cond_predicate> p<97> c<90> s<96> l<11>
n<> u<92> t<End> p<93> l<12>
n<> u<93> t<Seq_block> p<94> c<92> l<11>
n<> u<94> t<Statement_item> p<95> c<93> l<11>
n<> u<95> t<Statement> p<96> c<94> l<11>
n<> u<96> t<Statement_or_null> p<97> c<95> l<11>
n<> u<97> t<Conditional_statement> p<98> c<91> l<11>
n<> u<98> t<Statement_item> p<99> c<97> l<11>
n<> u<99> t<Statement> p<100> c<98> l<11>
n<> u<100> t<Statement_or_null> p<135> c<99> s<133> l<11>
n<ConnectionState> u<101> t<StringConst> p<114> s<113> l<14>
n<> u<102> t<Bit_select> p<113> s<112> l<14>
n<3> u<103> t<IntConst> p<104> l<14>
n<> u<104> t<Primary_literal> p<105> c<103> l<14>
n<> u<105> t<Constant_primary> p<106> c<104> l<14>
n<> u<106> t<Constant_expression> p<111> c<105> s<110> l<14>
n<0> u<107> t<IntConst> p<108> l<14>
n<> u<108> t<Primary_literal> p<109> c<107> l<14>
n<> u<109> t<Constant_primary> p<110> c<108> l<14>
n<> u<110> t<Constant_expression> p<111> c<109> l<14>
n<> u<111> t<Constant_range> p<112> c<106> l<14>
n<> u<112> t<Part_select_range> p<113> c<111> l<14>
n<> u<113> t<Select> p<114> c<102> l<14>
n<> u<114> t<Complex_func_call> p<115> c<101> l<14>
n<> u<115> t<Primary> p<116> c<114> l<14>
n<> u<116> t<Expression> p<122> c<115> s<117> l<14>
n<> u<117> t<BinOp_Not> p<122> s<121> l<14>
n<ESTABLISHED> u<118> t<StringConst> p<119> l<14>
n<> u<119> t<Primary_literal> p<120> c<118> l<14>
n<> u<120> t<Primary> p<121> c<119> l<14>
n<> u<121> t<Expression> p<122> c<120> l<14>
n<> u<122> t<Expression> p<123> c<116> l<14>
n<> u<123> t<Expression_or_cond_pattern> p<124> c<122> l<14>
n<> u<124> t<Cond_predicate> p<130> c<123> s<129> l<14>
n<> u<125> t<End> p<126> l<15>
n<> u<126> t<Seq_block> p<127> c<125> l<14>
n<> u<127> t<Statement_item> p<128> c<126> l<14>
n<> u<128> t<Statement> p<129> c<127> l<14>
n<> u<129> t<Statement_or_null> p<130> c<128> l<14>
n<> u<130> t<Conditional_statement> p<131> c<124> l<14>
n<> u<131> t<Statement_item> p<132> c<130> l<14>
n<> u<132> t<Statement> p<133> c<131> l<14>
n<> u<133> t<Statement_or_null> p<135> c<132> s<134> l<14>
n<> u<134> t<End> p<135> l<17>
n<> u<135> t<Seq_block> p<136> c<73> l<7>
n<> u<136> t<Statement_item> p<137> c<135> l<7>
n<> u<137> t<Statement> p<138> c<136> l<7>
n<> u<138> t<Statement_or_null> p<139> c<137> l<7>
n<> u<139> t<Procedural_timing_control_statement> p<140> c<56> l<7>
n<> u<140> t<Statement_item> p<141> c<139> l<7>
n<> u<141> t<Statement> p<142> c<140> l<7>
n<> u<142> t<Always_construct> p<143> c<48> l<7>
n<> u<143> t<Module_common_item> p<144> c<142> l<7>
n<> u<144> t<Module_or_generate_item> p<145> c<143> l<7>
n<> u<145> t<Non_port_module_item> p<146> c<144> l<7>
n<> u<146> t<Module_item> p<147> c<145> l<7>
n<> u<147> t<Module_declaration> p<148> c<5> l<1>
n<> u<148> t<Description> p<274> c<147> s<273> l<1>
n<> u<149> t<Module_keyword> p<164> s<150> l<21>
n<dut> u<150> t<StringConst> p<164> s<163> l<21>
n<a> u<151> t<StringConst> p<154> s<153> l<21>
n<> u<152> t<Constant_bit_select> p<153> l<21>
n<> u<153> t<Constant_select> p<154> c<152> l<21>
n<> u<154> t<Port_reference> p<155> c<151> l<21>
n<> u<155> t<Port_expression> p<156> c<154> l<21>
n<> u<156> t<Port> p<163> c<155> s<162> l<21>
n<o> u<157> t<StringConst> p<160> s<159> l<21>
n<> u<158> t<Constant_bit_select> p<159> l<21>
n<> u<159> t<Constant_select> p<160> c<158> l<21>
n<> u<160> t<Port_reference> p<161> c<157> l<21>
n<> u<161> t<Port_expression> p<162> c<160> l<21>
n<> u<162> t<Port> p<163> c<161> l<21>
n<> u<163> t<List_of_ports> p<164> c<156> l<21>
n<> u<164> t<Module_nonansi_header> p<272> c<149> s<181> l<21>
n<3> u<165> t<IntConst> p<166> l<22>
n<> u<166> t<Primary_literal> p<167> c<165> l<22>
n<> u<167> t<Constant_primary> p<168> c<166> l<22>
n<> u<168> t<Constant_expression> p<173> c<167> s<172> l<22>
n<0> u<169> t<IntConst> p<170> l<22>
n<> u<170> t<Primary_literal> p<171> c<169> l<22>
n<> u<171> t<Constant_primary> p<172> c<170> l<22>
n<> u<172> t<Constant_expression> p<173> c<171> l<22>
n<> u<173> t<Constant_range> p<174> c<168> l<22>
n<> u<174> t<Packed_dimension> p<175> c<173> l<22>
n<> u<175> t<Data_type_or_implicit> p<176> c<174> l<22>
n<> u<176> t<Net_port_type> p<179> c<175> s<178> l<22>
n<a> u<177> t<StringConst> p<178> l<22>
n<> u<178> t<List_of_port_identifiers> p<179> c<177> l<22>
n<> u<179> t<Input_declaration> p<180> c<176> l<22>
n<> u<180> t<Port_declaration> p<181> c<179> l<22>
n<> u<181> t<Module_item> p<272> c<180> s<198> l<22>
n<2> u<182> t<IntConst> p<183> l<23>
n<> u<183> t<Primary_literal> p<184> c<182> l<23>
n<> u<184> t<Constant_primary> p<185> c<183> l<23>
n<> u<185> t<Constant_expression> p<190> c<184> s<189> l<23>
n<0> u<186> t<IntConst> p<187> l<23>
n<> u<187> t<Primary_literal> p<188> c<186> l<23>
n<> u<188> t<Constant_primary> p<189> c<187> l<23>
n<> u<189> t<Constant_expression> p<190> c<188> l<23>
n<> u<190> t<Constant_range> p<191> c<185> l<23>
n<> u<191> t<Packed_dimension> p<192> c<190> l<23>
n<> u<192> t<Data_type_or_implicit> p<193> c<191> l<23>
n<> u<193> t<Net_port_type> p<196> c<192> s<195> l<23>
n<o> u<194> t<StringConst> p<195> l<23>
n<> u<195> t<List_of_port_identifiers> p<196> c<194> l<23>
n<> u<196> t<Output_declaration> p<197> c<193> l<23>
n<> u<197> t<Port_declaration> p<198> c<196> l<23>
n<> u<198> t<Module_item> p<272> c<197> s<220> l<23>
n<> u<199> t<NetType_Wire> p<214> s<210> l<24>
n<3> u<200> t<IntConst> p<201> l<24>
n<> u<201> t<Primary_literal> p<202> c<200> l<24>
n<> u<202> t<Constant_primary> p<203> c<201> l<24>
n<> u<203> t<Constant_expression> p<208> c<202> s<207> l<24>
n<0> u<204> t<IntConst> p<205> l<24>
n<> u<205> t<Primary_literal> p<206> c<204> l<24>
n<> u<206> t<Constant_primary> p<207> c<205> l<24>
n<> u<207> t<Constant_expression> p<208> c<206> l<24>
n<> u<208> t<Constant_range> p<209> c<203> l<24>
n<> u<209> t<Packed_dimension> p<210> c<208> l<24>
n<> u<210> t<Data_type_or_implicit> p<214> c<209> s<213> l<24>
n<a> u<211> t<StringConst> p<212> l<24>
n<> u<212> t<Net_decl_assignment> p<213> c<211> l<24>
n<> u<213> t<List_of_net_decl_assignments> p<214> c<212> l<24>
n<> u<214> t<Net_declaration> p<215> c<199> l<24>
n<> u<215> t<Package_or_generate_item_declaration> p<216> c<214> l<24>
n<> u<216> t<Module_or_generate_item_declaration> p<217> c<215> l<24>
n<> u<217> t<Module_common_item> p<218> c<216> l<24>
n<> u<218> t<Module_or_generate_item> p<219> c<217> l<24>
n<> u<219> t<Non_port_module_item> p<220> c<218> l<24>
n<> u<220> t<Module_item> p<272> c<219> s<243> l<24>
n<> u<221> t<IntVec_TypeReg> p<232> s<231> l<25>
n<2> u<222> t<IntConst> p<223> l<25>
n<> u<223> t<Primary_literal> p<224> c<222> l<25>
n<> u<224> t<Constant_primary> p<225> c<223> l<25>
n<> u<225> t<Constant_expression> p<230> c<224> s<229> l<25>
n<0> u<226> t<IntConst> p<227> l<25>
n<> u<227> t<Primary_literal> p<228> c<226> l<25>
n<> u<228> t<Constant_primary> p<229> c<227> l<25>
n<> u<229> t<Constant_expression> p<230> c<228> l<25>
n<> u<230> t<Constant_range> p<231> c<225> l<25>
n<> u<231> t<Packed_dimension> p<232> c<230> l<25>
n<> u<232> t<Data_type> p<236> c<221> s<235> l<25>
n<o> u<233> t<StringConst> p<234> l<25>
n<> u<234> t<Variable_decl_assignment> p<235> c<233> l<25>
n<> u<235> t<List_of_variable_decl_assignments> p<236> c<234> l<25>
n<> u<236> t<Variable_declaration> p<237> c<232> l<25>
n<> u<237> t<Data_declaration> p<238> c<236> l<25>
n<> u<238> t<Package_or_generate_item_declaration> p<239> c<237> l<25>
n<> u<239> t<Module_or_generate_item_declaration> p<240> c<238> l<25>
n<> u<240> t<Module_common_item> p<241> c<239> l<25>
n<> u<241> t<Module_or_generate_item> p<242> c<240> l<25>
n<> u<242> t<Non_port_module_item> p<243> c<241> l<25>
n<> u<243> t<Module_item> p<272> c<242> s<271> l<25>
n<o> u<244> t<StringConst> p<245> l<26>
n<> u<245> t<Ps_or_hierarchical_identifier> p<248> c<244> s<247> l<26>
n<> u<246> t<Constant_bit_select> p<247> l<26>
n<> u<247> t<Constant_select> p<248> c<246> l<26>
n<> u<248> t<Net_lvalue> p<265> c<245> s<264> l<26>
n<a> u<249> t<StringConst> p<262> s<261> l<26>
n<> u<250> t<Bit_select> p<261> s<260> l<26>
n<3> u<251> t<IntConst> p<252> l<26>
n<> u<252> t<Primary_literal> p<253> c<251> l<26>
n<> u<253> t<Constant_primary> p<254> c<252> l<26>
n<> u<254> t<Constant_expression> p<259> c<253> s<258> l<26>
n<1> u<255> t<IntConst> p<256> l<26>
n<> u<256> t<Primary_literal> p<257> c<255> l<26>
n<> u<257> t<Constant_primary> p<258> c<256> l<26>
n<> u<258> t<Constant_expression> p<259> c<257> l<26>
n<> u<259> t<Constant_range> p<260> c<254> l<26>
n<> u<260> t<Part_select_range> p<261> c<259> l<26>
n<> u<261> t<Select> p<262> c<250> l<26>
n<> u<262> t<Complex_func_call> p<263> c<249> l<26>
n<> u<263> t<Primary> p<264> c<262> l<26>
n<> u<264> t<Expression> p<265> c<263> l<26>
n<> u<265> t<Net_assignment> p<266> c<248> l<26>
n<> u<266> t<List_of_net_assignments> p<267> c<265> l<26>
n<> u<267> t<Continuous_assign> p<268> c<266> l<26>
n<> u<268> t<Module_common_item> p<269> c<267> l<26>
n<> u<269> t<Module_or_generate_item> p<270> c<268> l<26>
n<> u<270> t<Non_port_module_item> p<271> c<269> l<26>
n<> u<271> t<Module_item> p<272> c<270> l<26>
n<> u<272> t<Module_declaration> p<273> c<164> l<21>
n<> u<273> t<Description> p<274> c<272> l<21>
n<> u<274> t<Source_text> p<275> c<148> l<1>
n<> u<275> t<Top_level_rule> l<1>
[WRN:PA0205] top.sv:1: No timescale set for "toto".

[WRN:PA0205] top.sv:21: No timescale set for "dut".

[INF:CP0300] Compilation...

[INF:CP0303] top.sv:21: Compile module "work@dut".

[INF:CP0303] top.sv:1: Compile module "work@toto".

[INF:CP0302] builtin.sv:4: Compile class "work@mailbox".

[INF:CP0302] builtin.sv:33: Compile class "work@process".

[INF:CP0302] builtin.sv:58: Compile class "work@semaphore".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] top.sv:1: Top level module "work@toto".

[NTE:EL0503] top.sv:21: Top level module "work@dut".

[NTE:EL0504] Multiple top level modules in design.

[NTE:EL0508] Nb Top level modules: 2.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

====== UHDM =======
design: (work@toto), id:68
|vpiName:work@toto
|uhdmallPackages:
\_package: builtin, id:69, parent:work@toto
  |vpiDefName:builtin
  |vpiFullName:builtin
|uhdmallClasses:
\_class_defn: (builtin::array), id:70
  |vpiName:builtin::array
  |vpiFullName:builtin.builtin::array
|uhdmallClasses:
\_class_defn: (builtin::queue), id:71
  |vpiName:builtin::queue
  |vpiFullName:builtin.builtin::queue
|uhdmallClasses:
\_class_defn: (builtin::string), id:72
  |vpiName:builtin::string
  |vpiFullName:builtin.builtin::string
|uhdmallClasses:
\_class_defn: (builtin::system), id:73
  |vpiName:builtin::system
  |vpiFullName:builtin.builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox), id:74, file:/home/alain/Surelog/build/bin/sv/builtin.sv, line:4, parent:work@toto
  |vpiName:work@mailbox
|uhdmallClasses:
\_class_defn: (work@process), id:75, file:/home/alain/Surelog/build/bin/sv/builtin.sv, line:33, parent:work@toto
  |vpiName:work@process
|uhdmallClasses:
\_class_defn: (work@semaphore), id:76, file:/home/alain/Surelog/build/bin/sv/builtin.sv, line:58, parent:work@toto
  |vpiName:work@semaphore
|uhdmallModules:
\_module: work@dut, id:77, file:top.sv, line:21, parent:work@toto
  |vpiDefName:work@dut
  |vpiFullName:work@dut
  |vpiPort:
  \_port: (a), id:78, line:21
    |vpiName:a
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: , id:84
      |vpiActual:
      \_logic_net: (a), id:80, line:24
        |vpiName:a
        |vpiFullName:work@dut.a
        |vpiNetType:1
  |vpiPort:
  \_port: (o), id:79, line:21
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: , id:85
      |vpiActual:
      \_logic_net: (o), id:82, line:25
        |vpiName:o
        |vpiFullName:work@dut.o
        |vpiNetType:48
  |vpiContAssign:
  \_cont_assign: , id:8, line:26
    |vpiRhs:
    \_part_select: , id:6, line:26, parent:a
      |vpiConstantSelect:1
      |vpiParent:
      \_ref_obj: (a), id:7
      |vpiLeftRange:
      \_constant: , id:4, line:26
        |vpiConstType:7
        |vpiSize:32
        |INT:3
      |vpiRightRange:
      \_constant: , id:5, line:26
        |vpiConstType:7
        |vpiSize:32
        |INT:1
    |vpiLhs:
    \_ref_obj: (o), id:9
      |vpiName:o
      |vpiFullName:work@dut.o
      |vpiActual:
      \_logic_net: (o), id:82, line:25
  |vpiNet:
  \_logic_net: (a), id:80, line:24
  |vpiNet:
  \_logic_net: (o), id:82, line:25
|uhdmallModules:
\_module: work@toto, id:86, file:top.sv, line:1, parent:work@toto
  |vpiDefName:work@toto
  |vpiFullName:work@toto
  |vpiProcess:
  \_always: , id:13, line:7
    |vpiAlwaysType:1
    |vpiStmt:
    \_event_control: , id:14, line:7
      |vpiCondition:
      \_operation: , id:15, line:7
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (clk), id:16, line:7
          |vpiName:clk
          |vpiFullName:work@toto.clk
      |vpiStmt:
      \_begin: , id:17, line:7
        |vpiFullName:work@toto
        |vpiStmt:
        \_assignment: , id:21, line:9
          |vpiLhs:
          \_bit_select: (state), id:18, line:9
            |vpiName:state
            |vpiFullName:work@toto.state
            |vpiIndex:
            \_ref_obj: (IDLE), id:19, line:9
              |vpiName:IDLE
          |vpiRhs:
          \_constant: , id:20, line:9
            |vpiConstType:3
            |vpiSize:1
            |BIN:1
        |vpiStmt:
        \_if_stmt: , id:28, line:11
          |vpiCondition:
          \_operation: , id:26, line:11
            |vpiOpType:14
            |vpiOperand:
            \_bit_select: (InterruptStatus), id:24, line:11
              |vpiName:InterruptStatus
              |vpiFullName:work@toto.InterruptStatus
              |vpiIndex:
              \_constant: , id:25, line:11
                |vpiConstType:7
                |vpiSize:32
                |INT:0
            |vpiOperand:
            \_constant: , id:27, line:11
              |vpiConstType:7
              |vpiSize:32
              |INT:0
          |vpiStmt:
          \_begin: , id:29, line:11
            |vpiFullName:work@toto
        |vpiStmt:
        \_if_stmt: , id:40, line:14
          |vpiCondition:
          \_operation: , id:38, line:14
            |vpiOpType:15
            |vpiOperand:
            \_part_select: , id:36, line:14, parent:ConnectionState
              |vpiConstantSelect:1
              |vpiParent:
              \_ref_obj: (ConnectionState), id:37
              |vpiLeftRange:
              \_constant: , id:34, line:14
                |vpiConstType:7
                |vpiSize:32
                |INT:3
              |vpiRightRange:
              \_constant: , id:35, line:14
                |vpiConstType:7
                |vpiSize:32
                |INT:0
            |vpiOperand:
            \_ref_obj: (ESTABLISHED), id:39, line:14
              |vpiName:ESTABLISHED
              |vpiFullName:work@toto.ESTABLISHED
          |vpiStmt:
          \_begin: , id:41, line:14
            |vpiFullName:work@toto
  |vpiNet:
  \_logic_net: (state), id:87, line:5
    |vpiName:state
    |vpiFullName:work@toto.state
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (next), id:88, line:5
    |vpiName:next
    |vpiFullName:work@toto.next
    |vpiNetType:48
  |vpiParamAssign:
  \_param_assign: , id:11, line:3
    |vpiRhs:
    \_constant: , id:12, line:3
      |vpiConstType:7
      |vpiSize:32
      |INT:0
    |vpiLhs:
    \_parameter: (IDLE), id:10, line:3
      |vpiName:IDLE
  |vpiParameter:
  \_parameter: (IDLE), id:10, line:3
|uhdmtopModules:
\_module: work@toto (work@toto), id:89, file:top.sv, line:1
  |vpiDefName:work@toto
  |vpiName:work@toto
  |vpiProcess:
  \_always: , id:92, line:7
    |vpiAlwaysType:1
    |vpiStmt:
    \_event_control: , id:93, line:7
      |vpiCondition:
      \_operation: , id:94, line:7
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (clk), id:95, line:7
          |vpiName:clk
          |vpiFullName:work@toto.clk
      |vpiStmt:
      \_begin: , id:96, line:7
        |vpiFullName:work@toto
        |vpiStmt:
        \_assignment: , id:97, line:9
          |vpiLhs:
          \_bit_select: (state), id:98, line:9
            |vpiName:state
            |vpiFullName:work@toto.state
            |vpiIndex:
            \_ref_obj: (IDLE), id:99, line:9
              |vpiName:IDLE
              |vpiActual:
              \_parameter: (IDLE), id:90, line:3
                |vpiName:IDLE
          |vpiRhs:
          \_constant: , id:100, line:9
            |vpiConstType:3
            |vpiSize:1
            |BIN:1
        |vpiStmt:
        \_if_stmt: , id:101, line:11
          |vpiCondition:
          \_operation: , id:102, line:11
            |vpiOpType:14
            |vpiOperand:
            \_bit_select: (InterruptStatus), id:103, line:11
              |vpiName:InterruptStatus
              |vpiFullName:work@toto.InterruptStatus
              |vpiIndex:
              \_constant: , id:104, line:11
                |vpiConstType:7
                |vpiSize:32
                |INT:0
            |vpiOperand:
            \_constant: , id:105, line:11
              |vpiConstType:7
              |vpiSize:32
              |INT:0
          |vpiStmt:
          \_begin: , id:106, line:11
            |vpiFullName:work@toto
        |vpiStmt:
        \_if_stmt: , id:107, line:14
          |vpiCondition:
          \_operation: , id:108, line:14
            |vpiOpType:15
            |vpiOperand:
            \_part_select: , id:109, line:14, parent:ConnectionState
              |vpiConstantSelect:1
              |vpiParent:
              \_ref_obj: (ConnectionState), id:37
              |vpiLeftRange:
              \_constant: , id:110, line:14
                |vpiConstType:7
                |vpiSize:32
                |INT:3
              |vpiRightRange:
              \_constant: , id:111, line:14
                |vpiConstType:7
                |vpiSize:32
                |INT:0
            |vpiOperand:
            \_ref_obj: (ESTABLISHED), id:112, line:14
              |vpiName:ESTABLISHED
              |vpiFullName:work@toto.ESTABLISHED
          |vpiStmt:
          \_begin: , id:113, line:14
            |vpiFullName:work@toto
  |vpiNet:
  \_logic_net: (state), id:51, line:5, parent:work@toto
    |vpiName:state
    |vpiFullName:work@toto.state
    |vpiNetType:48
    |vpiRange:
    \_range: , id:50
      |vpiLeftRange:
      \_constant: , id:48
        |INT:3
      |vpiRightRange:
      \_constant: , id:49
        |INT:0
  |vpiNet:
  \_logic_net: (next), id:55, line:5, parent:work@toto
    |vpiName:next
    |vpiFullName:work@toto.next
    |vpiNetType:48
    |vpiRange:
    \_range: , id:54
      |vpiLeftRange:
      \_constant: , id:52
        |INT:3
      |vpiRightRange:
      \_constant: , id:53
        |INT:0
  |vpiParamAssign:
  \_param_assign: , id:114, line:3
    |vpiRhs:
    \_constant: , id:115, line:3
      |vpiConstType:7
      |vpiSize:32
      |INT:0
    |vpiLhs:
    \_parameter: (IDLE), id:90, line:3
  |vpiParameter:
  \_parameter: (IDLE), id:90, line:3
|uhdmtopModules:
\_module: work@dut (work@dut), id:91, file:top.sv, line:21
  |vpiDefName:work@dut
  |vpiName:work@dut
  |vpiPort:
  \_port: (a), id:64, line:21, parent:work@dut
    |vpiName:a
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: , id:65
      |vpiActual:
      \_logic_net: (a), id:59, line:24, parent:work@dut
        |vpiName:a
        |vpiFullName:work@dut.a
        |vpiNetType:1
        |vpiRange:
        \_range: , id:58
          |vpiLeftRange:
          \_constant: , id:56
            |INT:3
          |vpiRightRange:
          \_constant: , id:57
            |INT:0
  |vpiPort:
  \_port: (o), id:66, line:21, parent:work@dut
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: , id:67
      |vpiActual:
      \_logic_net: (o), id:63, line:25
        |vpiName:o
        |vpiFullName:work@dut.o
        |vpiNetType:48
  |vpiContAssign:
  \_cont_assign: , id:116, line:26
    |vpiRhs:
    \_part_select: , id:117, line:26, parent:a
      |vpiConstantSelect:1
      |vpiParent:
      \_ref_obj: (a), id:7
      |vpiLeftRange:
      \_constant: , id:118, line:26
        |vpiConstType:7
        |vpiSize:32
        |INT:3
      |vpiRightRange:
      \_constant: , id:119, line:26
        |vpiConstType:7
        |vpiSize:32
        |INT:1
    |vpiLhs:
    \_ref_obj: (o), id:120
      |vpiName:o
      |vpiFullName:work@dut.o
      |vpiActual:
      \_logic_net: (o), id:63, line:25
  |vpiNet:
  \_logic_net: (a), id:59, line:24, parent:work@dut
  |vpiNet:
  \_logic_net: (o), id:63, line:25
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 7

