{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 09 00:59:28 2018 " "Info: Processing started: Mon Apr 09 00:59:28 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Processador-Infra-Hardware -c Processador-Infra-Hardware --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Processador-Infra-Hardware -c Processador-Infra-Hardware --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clock " "Info: Assuming node \"Clock\" is an undefined clock" {  } { { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/InfraHw/Processador-Infra-Hw/Componentes do Projeto/Memoria.vhd" 60 -1 0 } } { "c:/users/rose/desktop/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/rose/desktop/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "Clock memory memory lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a0~porta_address_reg5 lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[1\] 195.01 MHz Internal " "Info: Clock \"Clock\" Internal fmax is restricted to 195.01 MHz between source memory \"lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a0~porta_address_reg5\" and destination memory \"lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[1\]\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "2.564 ns 2.564 ns 5.128 ns " "Info: fmax restricted to Clock High delay (2.564 ns) plus Clock Low delay (2.564 ns) : restricted to 5.128 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.267 ns + Longest memory memory " "Info: + Longest memory to memory delay is 3.267 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a0~porta_address_reg5 1 MEM M4K_X55_Y47 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X55_Y47; Fanout = 8; MEM Node = 'lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a0~porta_address_reg5'" {  } { { "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } } { "db/altsyncram_e1a1.tdf" "" { Text "C:/InfraHw/Processador-Infra-Hw/db/altsyncram_e1a1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.267 ns) 3.267 ns lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[1\] 2 MEM M4K_X55_Y47 1 " "Info: 2: + IC(0.000 ns) + CELL(3.267 ns) = 3.267 ns; Loc. = M4K_X55_Y47; Fanout = 1; MEM Node = 'lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[1\]'" {  } { { "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.267 ns" { lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5 lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[1] } "NODE_NAME" } } { "db/altsyncram_e1a1.tdf" "" { Text "C:/InfraHw/Processador-Infra-Hw/db/altsyncram_e1a1.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.267 ns ( 100.00 % ) " "Info: Total cell delay = 3.267 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.267 ns" { lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5 lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[1] } "NODE_NAME" } } { "c:/users/rose/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rose/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "3.267 ns" { lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5 {} lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[1] {} } { 0.000ns 0.000ns } { 0.000ns 3.267ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.023 ns - Smallest " "Info: - Smallest clock skew is -0.023 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 3.128 ns + Shortest memory " "Info: + Shortest clock path from clock \"Clock\" to destination memory is 3.128 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/InfraHw/Processador-Infra-Hw/Componentes do Projeto/Memoria.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.124 ns) + CELL(0.000 ns) 1.150 ns Clock~clkctrl 2 COMB CLKCTRL_G3 132 " "Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 132; COMB Node = 'Clock~clkctrl'" {  } { { "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/InfraHw/Processador-Infra-Hw/Componentes do Projeto/Memoria.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.254 ns) + CELL(0.724 ns) 3.128 ns lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[1\] 3 MEM M4K_X55_Y47 1 " "Info: 3: + IC(1.254 ns) + CELL(0.724 ns) = 3.128 ns; Loc. = M4K_X55_Y47; Fanout = 1; MEM Node = 'lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[1\]'" {  } { { "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.978 ns" { Clock~clkctrl lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[1] } "NODE_NAME" } } { "db/altsyncram_e1a1.tdf" "" { Text "C:/InfraHw/Processador-Infra-Hw/db/altsyncram_e1a1.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.750 ns ( 55.95 % ) " "Info: Total cell delay = 1.750 ns ( 55.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.378 ns ( 44.05 % ) " "Info: Total interconnect delay = 1.378 ns ( 44.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.128 ns" { Clock Clock~clkctrl lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[1] } "NODE_NAME" } } { "c:/users/rose/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rose/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "3.128 ns" { Clock {} Clock~combout {} Clock~clkctrl {} lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[1] {} } { 0.000ns 0.000ns 0.124ns 1.254ns } { 0.000ns 1.026ns 0.000ns 0.724ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 3.151 ns - Longest memory " "Info: - Longest clock path from clock \"Clock\" to source memory is 3.151 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/InfraHw/Processador-Infra-Hw/Componentes do Projeto/Memoria.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.124 ns) + CELL(0.000 ns) 1.150 ns Clock~clkctrl 2 COMB CLKCTRL_G3 132 " "Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 132; COMB Node = 'Clock~clkctrl'" {  } { { "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/InfraHw/Processador-Infra-Hw/Componentes do Projeto/Memoria.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.254 ns) + CELL(0.747 ns) 3.151 ns lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a0~porta_address_reg5 3 MEM M4K_X55_Y47 8 " "Info: 3: + IC(1.254 ns) + CELL(0.747 ns) = 3.151 ns; Loc. = M4K_X55_Y47; Fanout = 8; MEM Node = 'lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a0~porta_address_reg5'" {  } { { "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.001 ns" { Clock~clkctrl lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } } { "db/altsyncram_e1a1.tdf" "" { Text "C:/InfraHw/Processador-Infra-Hw/db/altsyncram_e1a1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.773 ns ( 56.27 % ) " "Info: Total cell delay = 1.773 ns ( 56.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.378 ns ( 43.73 % ) " "Info: Total interconnect delay = 1.378 ns ( 43.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.151 ns" { Clock Clock~clkctrl lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } } { "c:/users/rose/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rose/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "3.151 ns" { Clock {} Clock~combout {} Clock~clkctrl {} lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5 {} } { 0.000ns 0.000ns 0.124ns 1.254ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.128 ns" { Clock Clock~clkctrl lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[1] } "NODE_NAME" } } { "c:/users/rose/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rose/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "3.128 ns" { Clock {} Clock~combout {} Clock~clkctrl {} lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[1] {} } { 0.000ns 0.000ns 0.124ns 1.254ns } { 0.000ns 1.026ns 0.000ns 0.724ns } "" } } { "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.151 ns" { Clock Clock~clkctrl lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } } { "c:/users/rose/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rose/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "3.151 ns" { Clock {} Clock~combout {} Clock~clkctrl {} lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5 {} } { 0.000ns 0.000ns 0.124ns 1.254ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.234 ns + " "Info: + Micro clock to output delay of source is 0.234 ns" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/InfraHw/Processador-Infra-Hw/db/altsyncram_e1a1.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.040 ns + " "Info: + Micro setup delay of destination is 0.040 ns" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/InfraHw/Processador-Infra-Hw/db/altsyncram_e1a1.tdf" 33 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.267 ns" { lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5 lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[1] } "NODE_NAME" } } { "c:/users/rose/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rose/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "3.267 ns" { lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5 {} lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[1] {} } { 0.000ns 0.000ns } { 0.000ns 3.267ns } "" } } { "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.128 ns" { Clock Clock~clkctrl lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[1] } "NODE_NAME" } } { "c:/users/rose/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rose/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "3.128 ns" { Clock {} Clock~combout {} Clock~clkctrl {} lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[1] {} } { 0.000ns 0.000ns 0.124ns 1.254ns } { 0.000ns 1.026ns 0.000ns 0.724ns } "" } } { "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.151 ns" { Clock Clock~clkctrl lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } } { "c:/users/rose/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rose/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "3.151 ns" { Clock {} Clock~combout {} Clock~clkctrl {} lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5 {} } { 0.000ns 0.000ns 0.124ns 1.254ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[1] } "NODE_NAME" } } { "c:/users/rose/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rose/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[1] {} } { 0.000ns } { 0.098ns } "" } } { "db/altsyncram_e1a1.tdf" "" { Text "C:/InfraHw/Processador-Infra-Hw/db/altsyncram_e1a1.tdf" 33 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a0~porta_address_reg5 Address\[1\] Clock 8.677 ns memory " "Info: tsu for memory \"lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a0~porta_address_reg5\" (data pin = \"Address\[1\]\", clock pin = \"Clock\") is 8.677 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.795 ns + Longest pin memory " "Info: + Longest pin to memory delay is 11.795 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.883 ns) 0.883 ns Address\[1\] 1 PIN PIN_AJ9 7 " "Info: 1: + IC(0.000 ns) + CELL(0.883 ns) = 0.883 ns; Loc. = PIN_AJ9; Fanout = 7; PIN Node = 'Address\[1\]'" {  } { { "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Address[1] } "NODE_NAME" } } { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/InfraHw/Processador-Infra-Hw/Componentes do Projeto/Memoria.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.971 ns) + CELL(0.495 ns) 9.349 ns Add6~3 2 COMB LCCOMB_X54_Y47_N18 2 " "Info: 2: + IC(7.971 ns) + CELL(0.495 ns) = 9.349 ns; Loc. = LCCOMB_X54_Y47_N18; Fanout = 2; COMB Node = 'Add6~3'" {  } { { "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.466 ns" { Address[1] Add6~3 } "NODE_NAME" } } { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/InfraHw/Processador-Infra-Hw/Componentes do Projeto/Memoria.vhd" 112 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.429 ns Add6~5 3 COMB LCCOMB_X54_Y47_N20 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 9.429 ns; Loc. = LCCOMB_X54_Y47_N20; Fanout = 2; COMB Node = 'Add6~5'" {  } { { "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add6~3 Add6~5 } "NODE_NAME" } } { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/InfraHw/Processador-Infra-Hw/Componentes do Projeto/Memoria.vhd" 112 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.509 ns Add6~7 4 COMB LCCOMB_X54_Y47_N22 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 9.509 ns; Loc. = LCCOMB_X54_Y47_N22; Fanout = 2; COMB Node = 'Add6~7'" {  } { { "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add6~5 Add6~7 } "NODE_NAME" } } { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/InfraHw/Processador-Infra-Hw/Componentes do Projeto/Memoria.vhd" 112 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.589 ns Add6~9 5 COMB LCCOMB_X54_Y47_N24 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 9.589 ns; Loc. = LCCOMB_X54_Y47_N24; Fanout = 2; COMB Node = 'Add6~9'" {  } { { "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add6~7 Add6~9 } "NODE_NAME" } } { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/InfraHw/Processador-Infra-Hw/Componentes do Projeto/Memoria.vhd" 112 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 10.047 ns Add6~10 6 COMB LCCOMB_X54_Y47_N26 1 " "Info: 6: + IC(0.000 ns) + CELL(0.458 ns) = 10.047 ns; Loc. = LCCOMB_X54_Y47_N26; Fanout = 1; COMB Node = 'Add6~10'" {  } { { "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Add6~9 Add6~10 } "NODE_NAME" } } { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/InfraHw/Processador-Infra-Hw/Componentes do Projeto/Memoria.vhd" 112 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.589 ns) + CELL(0.159 ns) 11.795 ns lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a0~porta_address_reg5 7 MEM M4K_X55_Y50 8 " "Info: 7: + IC(1.589 ns) + CELL(0.159 ns) = 11.795 ns; Loc. = M4K_X55_Y50; Fanout = 8; MEM Node = 'lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a0~porta_address_reg5'" {  } { { "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.748 ns" { Add6~10 lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } } { "db/altsyncram_e1a1.tdf" "" { Text "C:/InfraHw/Processador-Infra-Hw/db/altsyncram_e1a1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.235 ns ( 18.95 % ) " "Info: Total cell delay = 2.235 ns ( 18.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.560 ns ( 81.05 % ) " "Info: Total interconnect delay = 9.560 ns ( 81.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "11.795 ns" { Address[1] Add6~3 Add6~5 Add6~7 Add6~9 Add6~10 lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } } { "c:/users/rose/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rose/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "11.795 ns" { Address[1] {} Address[1]~combout {} Add6~3 {} Add6~5 {} Add6~7 {} Add6~9 {} Add6~10 {} lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5 {} } { 0.000ns 0.000ns 7.971ns 0.000ns 0.000ns 0.000ns 0.000ns 1.589ns } { 0.000ns 0.883ns 0.495ns 0.080ns 0.080ns 0.080ns 0.458ns 0.159ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.040 ns + " "Info: + Micro setup delay of destination is 0.040 ns" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/InfraHw/Processador-Infra-Hw/db/altsyncram_e1a1.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 3.158 ns - Shortest memory " "Info: - Shortest clock path from clock \"Clock\" to destination memory is 3.158 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/InfraHw/Processador-Infra-Hw/Componentes do Projeto/Memoria.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.124 ns) + CELL(0.000 ns) 1.150 ns Clock~clkctrl 2 COMB CLKCTRL_G3 132 " "Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 132; COMB Node = 'Clock~clkctrl'" {  } { { "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/InfraHw/Processador-Infra-Hw/Componentes do Projeto/Memoria.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.261 ns) + CELL(0.747 ns) 3.158 ns lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a0~porta_address_reg5 3 MEM M4K_X55_Y50 8 " "Info: 3: + IC(1.261 ns) + CELL(0.747 ns) = 3.158 ns; Loc. = M4K_X55_Y50; Fanout = 8; MEM Node = 'lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a0~porta_address_reg5'" {  } { { "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.008 ns" { Clock~clkctrl lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } } { "db/altsyncram_e1a1.tdf" "" { Text "C:/InfraHw/Processador-Infra-Hw/db/altsyncram_e1a1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.773 ns ( 56.14 % ) " "Info: Total cell delay = 1.773 ns ( 56.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.385 ns ( 43.86 % ) " "Info: Total interconnect delay = 1.385 ns ( 43.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.158 ns" { Clock Clock~clkctrl lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } } { "c:/users/rose/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rose/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "3.158 ns" { Clock {} Clock~combout {} Clock~clkctrl {} lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5 {} } { 0.000ns 0.000ns 0.124ns 1.261ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "11.795 ns" { Address[1] Add6~3 Add6~5 Add6~7 Add6~9 Add6~10 lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } } { "c:/users/rose/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rose/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "11.795 ns" { Address[1] {} Address[1]~combout {} Add6~3 {} Add6~5 {} Add6~7 {} Add6~9 {} Add6~10 {} lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5 {} } { 0.000ns 0.000ns 7.971ns 0.000ns 0.000ns 0.000ns 0.000ns 1.589ns } { 0.000ns 0.883ns 0.495ns 0.080ns 0.080ns 0.080ns 0.458ns 0.159ns } "" } } { "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.158 ns" { Clock Clock~clkctrl lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } } { "c:/users/rose/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rose/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "3.158 ns" { Clock {} Clock~combout {} Clock~clkctrl {} lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5 {} } { 0.000ns 0.000ns 0.124ns 1.261ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clock Dataout\[18\] lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[2\] 8.394 ns memory " "Info: tco from clock \"Clock\" to destination pin \"Dataout\[18\]\" through memory \"lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[2\]\" is 8.394 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 3.115 ns + Longest memory " "Info: + Longest clock path from clock \"Clock\" to source memory is 3.115 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/InfraHw/Processador-Infra-Hw/Componentes do Projeto/Memoria.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.124 ns) + CELL(0.000 ns) 1.150 ns Clock~clkctrl 2 COMB CLKCTRL_G3 132 " "Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 132; COMB Node = 'Clock~clkctrl'" {  } { { "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/InfraHw/Processador-Infra-Hw/Componentes do Projeto/Memoria.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.241 ns) + CELL(0.724 ns) 3.115 ns lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[2\] 3 MEM M4K_X17_Y17 1 " "Info: 3: + IC(1.241 ns) + CELL(0.724 ns) = 3.115 ns; Loc. = M4K_X17_Y17; Fanout = 1; MEM Node = 'lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[2\]'" {  } { { "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.965 ns" { Clock~clkctrl lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2] } "NODE_NAME" } } { "db/altsyncram_e1a1.tdf" "" { Text "C:/InfraHw/Processador-Infra-Hw/db/altsyncram_e1a1.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.750 ns ( 56.18 % ) " "Info: Total cell delay = 1.750 ns ( 56.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.365 ns ( 43.82 % ) " "Info: Total interconnect delay = 1.365 ns ( 43.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.115 ns" { Clock Clock~clkctrl lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2] } "NODE_NAME" } } { "c:/users/rose/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rose/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "3.115 ns" { Clock {} Clock~combout {} Clock~clkctrl {} lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2] {} } { 0.000ns 0.000ns 0.124ns 1.241ns } { 0.000ns 1.026ns 0.000ns 0.724ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.234 ns + " "Info: + Micro clock to output delay of source is 0.234 ns" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/InfraHw/Processador-Infra-Hw/db/altsyncram_e1a1.tdf" 33 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.045 ns + Longest memory pin " "Info: + Longest memory to pin delay is 5.045 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.098 ns) 0.098 ns lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[2\] 1 MEM M4K_X17_Y17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.098 ns) = 0.098 ns; Loc. = M4K_X17_Y17; Fanout = 1; MEM Node = 'lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[2\]'" {  } { { "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2] } "NODE_NAME" } } { "db/altsyncram_e1a1.tdf" "" { Text "C:/InfraHw/Processador-Infra-Hw/db/altsyncram_e1a1.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.117 ns) + CELL(2.830 ns) 5.045 ns Dataout\[18\] 2 PIN PIN_V4 0 " "Info: 2: + IC(2.117 ns) + CELL(2.830 ns) = 5.045 ns; Loc. = PIN_V4; Fanout = 0; PIN Node = 'Dataout\[18\]'" {  } { { "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.947 ns" { lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2] Dataout[18] } "NODE_NAME" } } { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/InfraHw/Processador-Infra-Hw/Componentes do Projeto/Memoria.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.928 ns ( 58.04 % ) " "Info: Total cell delay = 2.928 ns ( 58.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.117 ns ( 41.96 % ) " "Info: Total interconnect delay = 2.117 ns ( 41.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.045 ns" { lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2] Dataout[18] } "NODE_NAME" } } { "c:/users/rose/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rose/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "5.045 ns" { lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2] {} Dataout[18] {} } { 0.000ns 2.117ns } { 0.098ns 2.830ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.115 ns" { Clock Clock~clkctrl lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2] } "NODE_NAME" } } { "c:/users/rose/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rose/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "3.115 ns" { Clock {} Clock~combout {} Clock~clkctrl {} lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2] {} } { 0.000ns 0.000ns 0.124ns 1.241ns } { 0.000ns 1.026ns 0.000ns 0.724ns } "" } } { "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.045 ns" { lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2] Dataout[18] } "NODE_NAME" } } { "c:/users/rose/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rose/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "5.045 ns" { lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2] {} Dataout[18] {} } { 0.000ns 2.117ns } { 0.098ns 2.830ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a0~porta_datain_reg2 Datain\[26\] Clock -2.879 ns memory " "Info: th for memory \"lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a0~porta_datain_reg2\" (data pin = \"Datain\[26\]\", clock pin = \"Clock\") is -2.879 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 3.159 ns + Longest memory " "Info: + Longest clock path from clock \"Clock\" to destination memory is 3.159 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/InfraHw/Processador-Infra-Hw/Componentes do Projeto/Memoria.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.124 ns) + CELL(0.000 ns) 1.150 ns Clock~clkctrl 2 COMB CLKCTRL_G3 132 " "Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 132; COMB Node = 'Clock~clkctrl'" {  } { { "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/InfraHw/Processador-Infra-Hw/Componentes do Projeto/Memoria.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.263 ns) + CELL(0.746 ns) 3.159 ns lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a0~porta_datain_reg2 3 MEM M4K_X55_Y1 1 " "Info: 3: + IC(1.263 ns) + CELL(0.746 ns) = 3.159 ns; Loc. = M4K_X55_Y1; Fanout = 1; MEM Node = 'lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a0~porta_datain_reg2'" {  } { { "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.009 ns" { Clock~clkctrl lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_datain_reg2 } "NODE_NAME" } } { "db/altsyncram_e1a1.tdf" "" { Text "C:/InfraHw/Processador-Infra-Hw/db/altsyncram_e1a1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.772 ns ( 56.09 % ) " "Info: Total cell delay = 1.772 ns ( 56.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.387 ns ( 43.91 % ) " "Info: Total interconnect delay = 1.387 ns ( 43.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.159 ns" { Clock Clock~clkctrl lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_datain_reg2 } "NODE_NAME" } } { "c:/users/rose/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rose/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "3.159 ns" { Clock {} Clock~combout {} Clock~clkctrl {} lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_datain_reg2 {} } { 0.000ns 0.000ns 0.124ns 1.263ns } { 0.000ns 1.026ns 0.000ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.250 ns + " "Info: + Micro hold delay of destination is 0.250 ns" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/InfraHw/Processador-Infra-Hw/db/altsyncram_e1a1.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.288 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 6.288 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.833 ns) 0.833 ns Datain\[26\] 1 PIN PIN_AD16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.833 ns) = 0.833 ns; Loc. = PIN_AD16; Fanout = 1; PIN Node = 'Datain\[26\]'" {  } { { "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Datain[26] } "NODE_NAME" } } { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/InfraHw/Processador-Infra-Hw/Componentes do Projeto/Memoria.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.338 ns) + CELL(0.117 ns) 6.288 ns lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a0~porta_datain_reg2 2 MEM M4K_X55_Y1 1 " "Info: 2: + IC(5.338 ns) + CELL(0.117 ns) = 6.288 ns; Loc. = M4K_X55_Y1; Fanout = 1; MEM Node = 'lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a0~porta_datain_reg2'" {  } { { "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.455 ns" { Datain[26] lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_datain_reg2 } "NODE_NAME" } } { "db/altsyncram_e1a1.tdf" "" { Text "C:/InfraHw/Processador-Infra-Hw/db/altsyncram_e1a1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.950 ns ( 15.11 % ) " "Info: Total cell delay = 0.950 ns ( 15.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.338 ns ( 84.89 % ) " "Info: Total interconnect delay = 5.338 ns ( 84.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.288 ns" { Datain[26] lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_datain_reg2 } "NODE_NAME" } } { "c:/users/rose/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rose/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "6.288 ns" { Datain[26] {} Datain[26]~combout {} lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_datain_reg2 {} } { 0.000ns 0.000ns 5.338ns } { 0.000ns 0.833ns 0.117ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.159 ns" { Clock Clock~clkctrl lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_datain_reg2 } "NODE_NAME" } } { "c:/users/rose/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rose/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "3.159 ns" { Clock {} Clock~combout {} Clock~clkctrl {} lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_datain_reg2 {} } { 0.000ns 0.000ns 0.124ns 1.263ns } { 0.000ns 1.026ns 0.000ns 0.746ns } "" } } { "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.288 ns" { Datain[26] lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_datain_reg2 } "NODE_NAME" } } { "c:/users/rose/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rose/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "6.288 ns" { Datain[26] {} Datain[26]~combout {} lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_datain_reg2 {} } { 0.000ns 0.000ns 5.338ns } { 0.000ns 0.833ns 0.117ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "159 " "Info: Peak virtual memory: 159 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 09 00:59:29 2018 " "Info: Processing ended: Mon Apr 09 00:59:29 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
