/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [26:0] _02_;
  wire [42:0] _03_;
  wire celloutsig_0_0z;
  wire [21:0] celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  reg [6:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [3:0] celloutsig_0_17z;
  wire [2:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [14:0] celloutsig_0_24z;
  wire [15:0] celloutsig_0_25z;
  wire [7:0] celloutsig_0_2z;
  reg [11:0] celloutsig_0_3z;
  wire [3:0] celloutsig_0_4z;
  wire [5:0] celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [11:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [3:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire [8:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = ~celloutsig_1_11z;
  assign celloutsig_0_13z = ~celloutsig_0_10z[4];
  assign celloutsig_1_5z = ~celloutsig_1_3z[5];
  assign celloutsig_0_15z = ~((celloutsig_0_2z[5] | celloutsig_0_9z[1]) & celloutsig_0_11z[3]);
  reg [26:0] _08_;
  always_ff @(negedge clkin_data[96], negedge clkin_data[64])
    if (!clkin_data[64]) _08_ <= 27'h0000000;
    else _08_ <= { in_data[139:132], celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_3z };
  assign { _02_[26], _00_, _02_[24:0] } = _08_;
  reg [42:0] _09_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _09_ <= 43'h00000000000;
    else _09_ <= { celloutsig_0_12z[6:4], celloutsig_0_17z, celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_3z };
  assign { _03_[42:14], _01_, _03_[12:0] } = _09_;
  assign celloutsig_1_0z = in_data[132:128] >= in_data[109:105];
  assign celloutsig_0_14z = in_data[59:48] > celloutsig_0_3z;
  assign celloutsig_0_16z = celloutsig_0_10z[19:14] > { celloutsig_0_5z[3], celloutsig_0_14z, celloutsig_0_4z };
  assign celloutsig_1_9z = celloutsig_1_3z[4:1] || { _02_[13:12], celloutsig_1_8z, celloutsig_1_6z };
  assign celloutsig_1_13z = { in_data[171:168], celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_2z } || { celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_14z = { celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_13z, celloutsig_1_4z } || in_data[121:97];
  assign celloutsig_0_20z = celloutsig_0_18z || { celloutsig_0_17z[2:1], celloutsig_0_15z };
  assign celloutsig_1_1z = in_data[138:126] || { in_data[174:164], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_0z = in_data[26] & ~(in_data[24]);
  assign celloutsig_1_8z = celloutsig_1_5z & ~(celloutsig_1_3z[3]);
  assign celloutsig_0_8z = celloutsig_0_1z & ~(celloutsig_0_0z);
  assign celloutsig_1_15z = { celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_14z, celloutsig_1_11z } * { in_data[125:123], celloutsig_1_5z };
  assign celloutsig_0_2z = { in_data[21:16], celloutsig_0_0z, celloutsig_0_1z } * in_data[34:27];
  assign celloutsig_1_4z = celloutsig_1_3z[5] ? { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z, 1'h1, celloutsig_1_3z[4:0] } : in_data[165:157];
  assign celloutsig_1_2z = in_data[158:154] != { in_data[183:180], celloutsig_1_1z };
  assign celloutsig_1_6z = { in_data[108:103], celloutsig_1_5z } != { celloutsig_1_4z[6:1], celloutsig_1_2z };
  assign celloutsig_0_5z = - { celloutsig_0_3z[10], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_9z = - { celloutsig_0_4z[1:0], celloutsig_0_0z };
  assign celloutsig_0_1z = in_data[26:22] !== { in_data[16:13], celloutsig_0_0z };
  assign celloutsig_1_10z = ~ in_data[180:169];
  assign celloutsig_0_6z = celloutsig_0_3z[3:1] | celloutsig_0_5z[2:0];
  assign celloutsig_0_24z = { _03_[31], celloutsig_0_20z, celloutsig_0_20z, celloutsig_0_16z, celloutsig_0_18z, celloutsig_0_20z, celloutsig_0_12z } | _03_[38:24];
  assign celloutsig_1_19z = | celloutsig_1_15z[2:0];
  assign celloutsig_1_11z = _02_[0] & celloutsig_1_4z[4];
  assign celloutsig_0_4z = { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } >> celloutsig_0_2z[5:2];
  assign celloutsig_1_3z = { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z } >> in_data[120:115];
  assign celloutsig_0_10z = { in_data[35:24], celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_1z } <<< { celloutsig_0_3z[9:1], celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_11z = { celloutsig_0_2z[7:6], celloutsig_0_4z } <<< celloutsig_0_3z[10:5];
  assign celloutsig_0_18z = celloutsig_0_12z[4:2] <<< { celloutsig_0_6z[1:0], celloutsig_0_8z };
  assign celloutsig_0_17z = { celloutsig_0_12z[4:2], celloutsig_0_8z } ~^ celloutsig_0_4z;
  assign celloutsig_0_25z = { celloutsig_0_10z[8:7], celloutsig_0_11z, celloutsig_0_18z, celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_6z } ~^ { in_data[91:83], celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_9z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_3z = 12'h000;
    else if (!clkin_data[0]) celloutsig_0_3z = { in_data[15:7], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_12z = 7'h00;
    else if (clkin_data[0]) celloutsig_0_12z = { celloutsig_0_10z[6:1], celloutsig_0_0z };
  assign _02_[25] = _00_;
  assign _03_[13] = _01_;
  assign { out_data[128], out_data[96], out_data[46:32], out_data[15:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_24z, celloutsig_0_25z };
endmodule
