library ieee;
use ieee.std_logic_1164.all;
use work.fixed_pkg.all; 


entity pe is
generic ( qi : natural:= 8, qf : natural:= 8 );
port (	
			a, b	: in 	sfixed( qi-1 downto -qf );
			z		: out sfixed( qi-1 downto -qf ));
			
end entity;

architecture mac of pe is

component mult
end component;

component add
end component; 

signal 
			