#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_000000000097e3c0 .scope module, "ex01_test" "ex01_test" 2 2;
 .timescale -9 -9;
v0000000000833430_0 .var "in1", 0 0;
v000000000097eaf0_0 .var "in2", 0 0;
v000000000097eb90_0 .net "out1", 0 0, L_000000000097ec30;  1 drivers
S_00000000008330d0 .scope module, "a" "ex01" 2 5, 3 1 0, S_000000000097e3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1"
    .port_info 1 /INPUT 1 "in2"
    .port_info 2 /OUTPUT 1 "out1"
L_000000000097ec30 .functor AND 1, v0000000000833430_0, v000000000097eaf0_0, C4<1>, C4<1>;
v0000000000833250_0 .net "in1", 0 0, v0000000000833430_0;  1 drivers
v00000000008332f0_0 .net "in2", 0 0, v000000000097eaf0_0;  1 drivers
v0000000000833390_0 .net "out1", 0 0, L_000000000097ec30;  alias, 1 drivers
    .scope S_000000000097e3c0;
T_0 ;
    %vpi_call 2 7 "$dumpfile", "test_out.vcd" {0 0 0};
    %end;
    .thread T_0;
    .scope S_000000000097e3c0;
T_1 ;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000833430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000097eaf0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000833430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000097eaf0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000833430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000097eaf0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000833430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000097eaf0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 14 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\ex01_test.v";
    ".\ex01.v";
