// Copyright (C) 1991-2009 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II"
// VERSION "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition"

// DATE "03/26/2021 10:05:08"

// 
// Device: Altera EPF10K50SQC240-3 Package PQFP240
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ns/ 1 ps

module General_block_diagram (
	OE_5_1,
	SPI_CS,
	SYS_CLK,
	SPI_CLK,
	MOSI,
	data_result_1,
	CH0,
	CH1,
	CH10,
	CH11,
	CH12,
	CH13,
	CH14,
	CH15,
	CH2,
	CH3,
	CH4,
	CH5,
	CH6,
	CH7,
	CH8,
	CH9,
	OE_5_2,
	OE_6_1,
	OE_6_2,
	OE_7_1,
	OE_7_2,
	OE_8_1,
	OE_8_2,
	OE_9_1,
	OE_9_2,
	OE_10_1,
	OE_10_2,
	OE_11_1,
	OE_11_2,
	OE_12_1,
	OE_12_2,
	MISO,
	bytes_from_SPI);
output 	OE_5_1;
input 	SPI_CS;
input 	SYS_CLK;
input 	SPI_CLK;
input 	MOSI;
output 	[7:0] data_result_1;
inout 	[7:0] CH0;
inout 	[7:0] CH1;
inout 	[7:0] CH10;
inout 	[7:0] CH11;
inout 	[7:0] CH12;
inout 	[7:0] CH13;
inout 	[7:0] CH14;
inout 	[7:0] CH15;
inout 	[7:0] CH2;
inout 	[7:0] CH3;
inout 	[7:0] CH4;
inout 	[7:0] CH5;
inout 	[7:0] CH6;
inout 	[7:0] CH7;
inout 	[7:0] CH8;
inout 	[7:0] CH9;
output 	OE_5_2;
output 	OE_6_1;
output 	OE_6_2;
output 	OE_7_1;
output 	OE_7_2;
output 	OE_8_1;
output 	OE_8_2;
output 	OE_9_1;
output 	OE_9_2;
output 	OE_10_1;
output 	OE_10_2;
output 	OE_11_1;
output 	OE_11_2;
output 	OE_12_1;
output 	OE_12_2;
output 	MISO;
output 	[15:0] bytes_from_SPI;

wire gnd = 1'b0;
wire vcc = 1'b1;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("out_set_reg_v.sdo");
// synopsys translate_on

wire \CH0~0 ;
wire \CH0~1 ;
wire \CH0~2 ;
wire \CH0~3 ;
wire \CH0~4 ;
wire \CH0~5 ;
wire \CH0~6 ;
wire \CH0~7 ;
wire \CH1~0 ;
wire \CH1~1 ;
wire \CH1~2 ;
wire \CH1~3 ;
wire \CH1~4 ;
wire \CH1~5 ;
wire \CH1~6 ;
wire \CH1~7 ;
wire \CH10~0 ;
wire \CH10~1 ;
wire \CH10~2 ;
wire \CH10~3 ;
wire \CH10~4 ;
wire \CH10~5 ;
wire \CH10~6 ;
wire \CH10~7 ;
wire \CH11~0 ;
wire \CH11~1 ;
wire \CH11~2 ;
wire \CH11~3 ;
wire \CH11~4 ;
wire \CH11~5 ;
wire \CH11~6 ;
wire \CH11~7 ;
wire \CH12~0 ;
wire \CH12~1 ;
wire \CH12~2 ;
wire \CH12~3 ;
wire \CH12~4 ;
wire \CH12~5 ;
wire \CH12~6 ;
wire \CH12~7 ;
wire \CH13~0 ;
wire \CH13~1 ;
wire \CH13~2 ;
wire \CH13~3 ;
wire \CH13~4 ;
wire \CH13~5 ;
wire \CH13~6 ;
wire \CH13~7 ;
wire \CH14~0 ;
wire \CH14~1 ;
wire \CH14~2 ;
wire \CH14~3 ;
wire \CH14~4 ;
wire \CH14~5 ;
wire \CH14~6 ;
wire \CH14~7 ;
wire \CH15~0 ;
wire \CH15~1 ;
wire \CH15~2 ;
wire \CH15~3 ;
wire \CH15~4 ;
wire \CH15~5 ;
wire \CH15~6 ;
wire \CH15~7 ;
wire \CH2~0 ;
wire \CH2~1 ;
wire \CH2~2 ;
wire \CH2~3 ;
wire \CH2~4 ;
wire \CH2~5 ;
wire \CH2~6 ;
wire \CH2~7 ;
wire \CH3~0 ;
wire \CH3~1 ;
wire \CH3~2 ;
wire \CH3~3 ;
wire \CH3~4 ;
wire \CH3~5 ;
wire \CH3~6 ;
wire \CH3~7 ;
wire \CH4~0 ;
wire \CH4~1 ;
wire \CH4~2 ;
wire \CH4~3 ;
wire \CH4~4 ;
wire \CH4~5 ;
wire \CH4~6 ;
wire \CH4~7 ;
wire \CH5~0 ;
wire \CH5~1 ;
wire \CH5~2 ;
wire \CH5~3 ;
wire \CH5~4 ;
wire \CH5~5 ;
wire \CH5~6 ;
wire \CH5~7 ;
wire \CH6~0 ;
wire \CH6~1 ;
wire \CH6~2 ;
wire \CH6~3 ;
wire \CH6~4 ;
wire \CH6~5 ;
wire \CH6~6 ;
wire \CH6~7 ;
wire \CH7~0 ;
wire \CH7~1 ;
wire \CH7~2 ;
wire \CH7~3 ;
wire \CH7~4 ;
wire \CH7~5 ;
wire \CH7~6 ;
wire \CH7~7 ;
wire \CH8~0 ;
wire \CH8~1 ;
wire \CH8~2 ;
wire \CH8~3 ;
wire \CH8~4 ;
wire \CH8~5 ;
wire \CH8~6 ;
wire \CH8~7 ;
wire \CH9~0 ;
wire \CH9~1 ;
wire \CH9~2 ;
wire \CH9~3 ;
wire \CH9~4 ;
wire \CH9~5 ;
wire \CH9~6 ;
wire \CH9~7 ;
wire \MOSI~dataout ;
wire \SPI_CLK~dataout ;
wire \inst|d_ff|Q~regout ;
wire \SPI_CS~dataout ;
wire \SYS_CLK~dataout ;
wire \inst2|control_logic_unit|delay_3_my|d_trig_1|Q_out~regout ;
wire \inst2|control_logic_unit|delay_3_my|d_trig_2|Q_out~regout ;
wire \inst2|control_logic_unit|delay_3_my|d_trig_3|Q_out~regout ;
wire \inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[0]~4_combout ;
wire \inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[0]~5_combout ;
wire \inst2|mux_128_8|Mux0~0_combout ;
wire \inst2|mux_128_8|Mux0~1_combout ;
wire \inst2|mux_128_8|Mux0~2_combout ;
wire \inst2|mux_128_8|Mux0~3_combout ;
wire \inst2|mux_128_8|Mux0~4_combout ;
wire \inst2|mux_128_8|Mux0~5_combout ;
wire \inst2|mux_128_8|Mux0~6_combout ;
wire \inst2|mux_128_8|Mux0~7_combout ;
wire \inst2|mux_128_8|Mux0~8_combout ;
wire \inst2|mux_128_8|Mux0~9_combout ;
wire \inst2|mux_128_8|Mux1~0_combout ;
wire \inst2|mux_128_8|Mux1~1_combout ;
wire \inst2|mux_128_8|Mux1~2_combout ;
wire \inst2|mux_128_8|Mux1~3_combout ;
wire \inst2|mux_128_8|Mux1~4_combout ;
wire \inst2|mux_128_8|Mux1~5_combout ;
wire \inst2|mux_128_8|Mux1~6_combout ;
wire \inst2|mux_128_8|Mux1~7_combout ;
wire \inst2|mux_128_8|Mux1~8_combout ;
wire \inst2|mux_128_8|Mux1~9_combout ;
wire \inst2|mux_128_8|Mux2~0_combout ;
wire \inst2|mux_128_8|Mux2~1_combout ;
wire \inst2|mux_128_8|Mux2~2_combout ;
wire \inst2|mux_128_8|Mux2~3_combout ;
wire \inst2|mux_128_8|Mux2~4_combout ;
wire \inst2|mux_128_8|Mux2~5_combout ;
wire \inst2|mux_128_8|Mux2~6_combout ;
wire \inst2|mux_128_8|Mux2~7_combout ;
wire \inst2|mux_128_8|Mux2~8_combout ;
wire \inst2|mux_128_8|Mux2~9_combout ;
wire \inst2|mux_128_8|Mux3~0_combout ;
wire \inst2|mux_128_8|Mux3~1_combout ;
wire \inst2|mux_128_8|Mux3~2_combout ;
wire \inst2|mux_128_8|Mux3~3_combout ;
wire \inst2|mux_128_8|Mux3~4_combout ;
wire \inst2|mux_128_8|Mux3~5_combout ;
wire \inst2|mux_128_8|Mux3~6_combout ;
wire \inst2|mux_128_8|Mux3~7_combout ;
wire \inst2|mux_128_8|Mux3~8_combout ;
wire \inst2|mux_128_8|Mux3~9_combout ;
wire \inst2|mux_128_8|Mux4~0_combout ;
wire \inst2|mux_128_8|Mux4~1_combout ;
wire \inst2|mux_128_8|Mux4~2_combout ;
wire \inst2|mux_128_8|Mux4~3_combout ;
wire \inst2|mux_128_8|Mux4~4_combout ;
wire \inst2|mux_128_8|Mux4~5_combout ;
wire \inst2|mux_128_8|Mux4~6_combout ;
wire \inst2|mux_128_8|Mux4~7_combout ;
wire \inst2|mux_128_8|Mux4~8_combout ;
wire \inst2|mux_128_8|Mux4~9_combout ;
wire \inst2|mux_128_8|Mux5~0_combout ;
wire \inst2|mux_128_8|Mux5~1_combout ;
wire \inst2|mux_128_8|Mux5~2_combout ;
wire \inst2|mux_128_8|Mux5~3_combout ;
wire \inst2|mux_128_8|Mux5~4_combout ;
wire \inst2|mux_128_8|Mux5~5_combout ;
wire \inst2|mux_128_8|Mux5~6_combout ;
wire \inst2|mux_128_8|Mux5~7_combout ;
wire \inst2|mux_128_8|Mux5~8_combout ;
wire \inst2|mux_128_8|Mux5~9_combout ;
wire \inst2|mux_128_8|Mux6~0_combout ;
wire \inst2|mux_128_8|Mux6~1_combout ;
wire \inst2|mux_128_8|Mux6~2_combout ;
wire \inst2|mux_128_8|Mux6~3_combout ;
wire \inst2|mux_128_8|Mux6~4_combout ;
wire \inst2|mux_128_8|Mux6~5_combout ;
wire \inst2|mux_128_8|Mux6~6_combout ;
wire \inst2|mux_128_8|Mux6~7_combout ;
wire \inst2|mux_128_8|Mux6~8_combout ;
wire \inst2|mux_128_8|Mux6~9_combout ;
wire \inst2|mux_128_8|Mux7~0_combout ;
wire \inst2|mux_128_8|Mux7~1_combout ;
wire \inst2|mux_128_8|Mux7~2_combout ;
wire \inst2|mux_128_8|Mux7~3_combout ;
wire \inst2|mux_128_8|Mux7~4_combout ;
wire \inst2|mux_128_8|Mux7~5_combout ;
wire \inst2|mux_128_8|Mux7~6_combout ;
wire \inst2|mux_128_8|Mux7~7_combout ;
wire \inst2|mux_128_8|Mux7~8_combout ;
wire \inst2|mux_128_8|Mux7~9_combout ;
wire \inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[1]~6_combout ;
wire \inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[2]~7_combout ;
wire \inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[3]~8_combout ;
wire \inst|rg_shift|shift_buffer_out[11]~16_combout ;
wire \~GND~combout ;
wire \inst|delay_3|d_trig_1|Q_out~regout ;
wire \inst|delay_3|d_trig_2|Q_out~regout ;
wire \inst|delay_3|d_trig_3|Q_out~regout ;
wire \inst|delay_3|strob_main~combout ;
wire \MISO~0_combout ;
wire \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~10_combout ;
wire \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[0]~26_combout ;
wire \CH0[7]~23_combout ;
wire \CH0[6]~16_combout ;
wire \CH0[5]~17_combout ;
wire \CH0[4]~18_combout ;
wire \CH0[3]~19_combout ;
wire \CH0[2]~20_combout ;
wire \CH0[1]~21_combout ;
wire \CH0[0]~22_combout ;
wire \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~6_combout ;
wire \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[1]~22_combout ;
wire \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~0_combout ;
wire \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[10]~16_combout ;
wire \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~13_combout ;
wire \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[11]~29_combout ;
wire \CH11[7]~23_combout ;
wire \CH11[6]~16_combout ;
wire \CH11[5]~17_combout ;
wire \CH11[4]~18_combout ;
wire \CH11[3]~19_combout ;
wire \CH11[2]~20_combout ;
wire \CH11[1]~21_combout ;
wire \CH11[0]~22_combout ;
wire \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~11_combout ;
wire \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[12]~27_combout ;
wire \CH12[7]~23_combout ;
wire \CH12[6]~16_combout ;
wire \CH12[5]~17_combout ;
wire \CH12[4]~18_combout ;
wire \CH12[3]~19_combout ;
wire \CH12[2]~20_combout ;
wire \CH12[1]~21_combout ;
wire \CH12[0]~22_combout ;
wire \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~7_combout ;
wire \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[13]~23_combout ;
wire \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~3_combout ;
wire \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[14]~19_combout ;
wire \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~15_combout ;
wire \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[15]~31_combout ;
wire \CH15[7]~23_combout ;
wire \CH15[6]~16_combout ;
wire \CH15[5]~17_combout ;
wire \CH15[4]~18_combout ;
wire \CH15[3]~19_combout ;
wire \CH15[2]~20_combout ;
wire \CH15[1]~21_combout ;
wire \CH15[0]~22_combout ;
wire \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~2_combout ;
wire \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[2]~18_combout ;
wire \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~14_combout ;
wire \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[3]~30_combout ;
wire \CH3[7]~23_combout ;
wire \CH3[6]~16_combout ;
wire \CH3[5]~17_combout ;
wire \CH3[4]~18_combout ;
wire \CH3[3]~19_combout ;
wire \CH3[2]~20_combout ;
wire \CH3[1]~21_combout ;
wire \CH3[0]~22_combout ;
wire \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~9_combout ;
wire \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[4]~25_combout ;
wire \CH4[7]~23_combout ;
wire \CH4[6]~16_combout ;
wire \CH4[5]~17_combout ;
wire \CH4[4]~18_combout ;
wire \CH4[3]~19_combout ;
wire \CH4[2]~20_combout ;
wire \CH4[1]~21_combout ;
wire \CH4[0]~22_combout ;
wire \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~4_combout ;
wire \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[5]~20_combout ;
wire \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~1_combout ;
wire \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[6]~17_combout ;
wire \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~12_combout ;
wire \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[7]~28_combout ;
wire \CH7[7]~23_combout ;
wire \CH7[6]~16_combout ;
wire \CH7[5]~17_combout ;
wire \CH7[4]~18_combout ;
wire \CH7[3]~19_combout ;
wire \CH7[2]~20_combout ;
wire \CH7[1]~21_combout ;
wire \CH7[0]~22_combout ;
wire \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~8_combout ;
wire \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[8]~24_combout ;
wire \CH8[7]~23_combout ;
wire \CH8[6]~16_combout ;
wire \CH8[5]~17_combout ;
wire \CH8[4]~18_combout ;
wire \CH8[3]~19_combout ;
wire \CH8[2]~20_combout ;
wire \CH8[1]~21_combout ;
wire \CH8[0]~22_combout ;
wire \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~5_combout ;
wire \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[9]~21_combout ;
wire [15:0] \inst|reg_out|Q ;
wire [15:0] \inst|rg_parallel|parallel_buffer_out ;
wire [15:0] \inst|rg_shift|shift_buffer_out ;
wire [7:0] \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q ;
wire [7:0] \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q ;
wire [7:0] \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q ;
wire [7:0] \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q ;
wire [7:0] \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q ;
wire [7:0] \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q ;
wire [7:0] \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q ;
wire [7:0] \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q ;
wire [7:0] \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q ;
wire [7:0] \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q ;
wire [7:0] \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q ;
wire [7:0] \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q ;
wire [7:0] \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q ;
wire [7:0] \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q ;
wire [7:0] \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q ;
wire [7:0] \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q ;
wire [7:0] \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q ;
wire [7:0] \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q ;
wire [7:0] \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q ;
wire [7:0] \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q ;


// atom is at PIN_80
flex10ke_io \CH0[7]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q [7]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(!\CH0[7]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH0~0 ),
	.padio(CH0[7]));
// synopsys translate_off
defparam \CH0[7]~I .feedback_mode = "from_pin";
defparam \CH0[7]~I .operation_mode = "bidir";
defparam \CH0[7]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_203
flex10ke_io \CH0[6]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q [6]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(!\CH0[6]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH0~1 ),
	.padio(CH0[6]));
// synopsys translate_off
defparam \CH0[6]~I .feedback_mode = "from_pin";
defparam \CH0[6]~I .operation_mode = "bidir";
defparam \CH0[6]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_94
flex10ke_io \CH0[5]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q [5]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(!\CH0[5]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH0~2 ),
	.padio(CH0[5]));
// synopsys translate_off
defparam \CH0[5]~I .feedback_mode = "from_pin";
defparam \CH0[5]~I .operation_mode = "bidir";
defparam \CH0[5]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_55
flex10ke_io \CH0[4]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q [4]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(!\CH0[4]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH0~3 ),
	.padio(CH0[4]));
// synopsys translate_off
defparam \CH0[4]~I .feedback_mode = "from_pin";
defparam \CH0[4]~I .operation_mode = "bidir";
defparam \CH0[4]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_103
flex10ke_io \CH0[3]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q [3]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(!\CH0[3]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH0~4 ),
	.padio(CH0[3]));
// synopsys translate_off
defparam \CH0[3]~I .feedback_mode = "from_pin";
defparam \CH0[3]~I .operation_mode = "bidir";
defparam \CH0[3]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_118
flex10ke_io \CH0[2]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q [2]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(!\CH0[2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH0~5 ),
	.padio(CH0[2]));
// synopsys translate_off
defparam \CH0[2]~I .feedback_mode = "from_pin";
defparam \CH0[2]~I .operation_mode = "bidir";
defparam \CH0[2]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_204
flex10ke_io \CH0[1]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q [1]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(!\CH0[1]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH0~6 ),
	.padio(CH0[1]));
// synopsys translate_off
defparam \CH0[1]~I .feedback_mode = "from_pin";
defparam \CH0[1]~I .operation_mode = "bidir";
defparam \CH0[1]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_21
flex10ke_io \CH0[0]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q [0]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(!\CH0[0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH0~7 ),
	.padio(CH0[0]));
// synopsys translate_off
defparam \CH0[0]~I .feedback_mode = "from_pin";
defparam \CH0[0]~I .operation_mode = "bidir";
defparam \CH0[0]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_11
flex10ke_io \CH1[7]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q [7]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH1~0 ),
	.padio(CH1[7]));
// synopsys translate_off
defparam \CH1[7]~I .feedback_mode = "from_pin";
defparam \CH1[7]~I .operation_mode = "bidir";
defparam \CH1[7]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_217
flex10ke_io \CH1[6]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q [6]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH1~1 ),
	.padio(CH1[6]));
// synopsys translate_off
defparam \CH1[6]~I .feedback_mode = "from_pin";
defparam \CH1[6]~I .operation_mode = "bidir";
defparam \CH1[6]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_34
flex10ke_io \CH1[5]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q [5]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH1~2 ),
	.padio(CH1[5]));
// synopsys translate_off
defparam \CH1[5]~I .feedback_mode = "from_pin";
defparam \CH1[5]~I .operation_mode = "bidir";
defparam \CH1[5]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_128
flex10ke_io \CH1[4]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q [4]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH1~3 ),
	.padio(CH1[4]));
// synopsys translate_off
defparam \CH1[4]~I .feedback_mode = "from_pin";
defparam \CH1[4]~I .operation_mode = "bidir";
defparam \CH1[4]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_219
flex10ke_io \CH1[3]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q [3]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH1~4 ),
	.padio(CH1[3]));
// synopsys translate_off
defparam \CH1[3]~I .feedback_mode = "from_pin";
defparam \CH1[3]~I .operation_mode = "bidir";
defparam \CH1[3]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_83
flex10ke_io \CH1[2]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q [2]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH1~5 ),
	.padio(CH1[2]));
// synopsys translate_off
defparam \CH1[2]~I .feedback_mode = "from_pin";
defparam \CH1[2]~I .operation_mode = "bidir";
defparam \CH1[2]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_218
flex10ke_io \CH1[1]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q [1]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH1~6 ),
	.padio(CH1[1]));
// synopsys translate_off
defparam \CH1[1]~I .feedback_mode = "from_pin";
defparam \CH1[1]~I .operation_mode = "bidir";
defparam \CH1[1]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_84
flex10ke_io \CH1[0]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q [0]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH1~7 ),
	.padio(CH1[0]));
// synopsys translate_off
defparam \CH1[0]~I .feedback_mode = "from_pin";
defparam \CH1[0]~I .operation_mode = "bidir";
defparam \CH1[0]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_164
flex10ke_io \CH10[7]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q [7]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH10~0 ),
	.padio(CH10[7]));
// synopsys translate_off
defparam \CH10[7]~I .feedback_mode = "from_pin";
defparam \CH10[7]~I .operation_mode = "bidir";
defparam \CH10[7]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_196
flex10ke_io \CH10[6]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q [6]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH10~1 ),
	.padio(CH10[6]));
// synopsys translate_off
defparam \CH10[6]~I .feedback_mode = "from_pin";
defparam \CH10[6]~I .operation_mode = "bidir";
defparam \CH10[6]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_163
flex10ke_io \CH10[5]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q [5]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH10~2 ),
	.padio(CH10[5]));
// synopsys translate_off
defparam \CH10[5]~I .feedback_mode = "from_pin";
defparam \CH10[5]~I .operation_mode = "bidir";
defparam \CH10[5]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_105
flex10ke_io \CH10[4]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q [4]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH10~3 ),
	.padio(CH10[4]));
// synopsys translate_off
defparam \CH10[4]~I .feedback_mode = "from_pin";
defparam \CH10[4]~I .operation_mode = "bidir";
defparam \CH10[4]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_198
flex10ke_io \CH10[3]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q [3]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH10~4 ),
	.padio(CH10[3]));
// synopsys translate_off
defparam \CH10[3]~I .feedback_mode = "from_pin";
defparam \CH10[3]~I .operation_mode = "bidir";
defparam \CH10[3]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_53
flex10ke_io \CH10[2]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q [2]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH10~5 ),
	.padio(CH10[2]));
// synopsys translate_off
defparam \CH10[2]~I .feedback_mode = "from_pin";
defparam \CH10[2]~I .operation_mode = "bidir";
defparam \CH10[2]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_40
flex10ke_io \CH10[1]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q [1]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH10~6 ),
	.padio(CH10[1]));
// synopsys translate_off
defparam \CH10[1]~I .feedback_mode = "from_pin";
defparam \CH10[1]~I .operation_mode = "bidir";
defparam \CH10[1]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_157
flex10ke_io \CH10[0]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q [0]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH10~7 ),
	.padio(CH10[0]));
// synopsys translate_off
defparam \CH10[0]~I .feedback_mode = "from_pin";
defparam \CH10[0]~I .operation_mode = "bidir";
defparam \CH10[0]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_9
flex10ke_io \CH11[7]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q [7]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(!\CH11[7]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH11~0 ),
	.padio(CH11[7]));
// synopsys translate_off
defparam \CH11[7]~I .feedback_mode = "from_pin";
defparam \CH11[7]~I .operation_mode = "bidir";
defparam \CH11[7]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_194
flex10ke_io \CH11[6]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q [6]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(!\CH11[6]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH11~1 ),
	.padio(CH11[6]));
// synopsys translate_off
defparam \CH11[6]~I .feedback_mode = "from_pin";
defparam \CH11[6]~I .operation_mode = "bidir";
defparam \CH11[6]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_191
flex10ke_io \CH11[5]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q [5]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(!\CH11[5]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH11~2 ),
	.padio(CH11[5]));
// synopsys translate_off
defparam \CH11[5]~I .feedback_mode = "from_pin";
defparam \CH11[5]~I .operation_mode = "bidir";
defparam \CH11[5]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_137
flex10ke_io \CH11[4]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q [4]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(!\CH11[4]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH11~3 ),
	.padio(CH11[4]));
// synopsys translate_off
defparam \CH11[4]~I .feedback_mode = "from_pin";
defparam \CH11[4]~I .operation_mode = "bidir";
defparam \CH11[4]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_182
flex10ke_io \CH11[3]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q [3]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(!\CH11[3]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH11~4 ),
	.padio(CH11[3]));
// synopsys translate_off
defparam \CH11[3]~I .feedback_mode = "from_pin";
defparam \CH11[3]~I .operation_mode = "bidir";
defparam \CH11[3]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_127
flex10ke_io \CH11[2]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q [2]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(!\CH11[2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH11~5 ),
	.padio(CH11[2]));
// synopsys translate_off
defparam \CH11[2]~I .feedback_mode = "from_pin";
defparam \CH11[2]~I .operation_mode = "bidir";
defparam \CH11[2]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_184
flex10ke_io \CH11[1]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q [1]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(!\CH11[1]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH11~6 ),
	.padio(CH11[1]));
// synopsys translate_off
defparam \CH11[1]~I .feedback_mode = "from_pin";
defparam \CH11[1]~I .operation_mode = "bidir";
defparam \CH11[1]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_195
flex10ke_io \CH11[0]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q [0]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(!\CH11[0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH11~7 ),
	.padio(CH11[0]));
// synopsys translate_off
defparam \CH11[0]~I .feedback_mode = "from_pin";
defparam \CH11[0]~I .operation_mode = "bidir";
defparam \CH11[0]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_206
flex10ke_io \CH12[7]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q [7]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(!\CH12[7]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH12~0 ),
	.padio(CH12[7]));
// synopsys translate_off
defparam \CH12[7]~I .feedback_mode = "from_pin";
defparam \CH12[7]~I .operation_mode = "bidir";
defparam \CH12[7]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_46
flex10ke_io \CH12[6]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q [6]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(!\CH12[6]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH12~1 ),
	.padio(CH12[6]));
// synopsys translate_off
defparam \CH12[6]~I .feedback_mode = "from_pin";
defparam \CH12[6]~I .operation_mode = "bidir";
defparam \CH12[6]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_209
flex10ke_io \CH12[5]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q [5]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(!\CH12[5]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH12~2 ),
	.padio(CH12[5]));
// synopsys translate_off
defparam \CH12[5]~I .feedback_mode = "from_pin";
defparam \CH12[5]~I .operation_mode = "bidir";
defparam \CH12[5]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_117
flex10ke_io \CH12[4]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q [4]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(!\CH12[4]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH12~3 ),
	.padio(CH12[4]));
// synopsys translate_off
defparam \CH12[4]~I .feedback_mode = "from_pin";
defparam \CH12[4]~I .operation_mode = "bidir";
defparam \CH12[4]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_110
flex10ke_io \CH12[3]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q [3]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(!\CH12[3]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH12~4 ),
	.padio(CH12[3]));
// synopsys translate_off
defparam \CH12[3]~I .feedback_mode = "from_pin";
defparam \CH12[3]~I .operation_mode = "bidir";
defparam \CH12[3]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_8
flex10ke_io \CH12[2]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q [2]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(!\CH12[2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH12~5 ),
	.padio(CH12[2]));
// synopsys translate_off
defparam \CH12[2]~I .feedback_mode = "from_pin";
defparam \CH12[2]~I .operation_mode = "bidir";
defparam \CH12[2]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_141
flex10ke_io \CH12[1]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q [1]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(!\CH12[1]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH12~6 ),
	.padio(CH12[1]));
// synopsys translate_off
defparam \CH12[1]~I .feedback_mode = "from_pin";
defparam \CH12[1]~I .operation_mode = "bidir";
defparam \CH12[1]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_116
flex10ke_io \CH12[0]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q [0]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(!\CH12[0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH12~7 ),
	.padio(CH12[0]));
// synopsys translate_off
defparam \CH12[0]~I .feedback_mode = "from_pin";
defparam \CH12[0]~I .operation_mode = "bidir";
defparam \CH12[0]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_13
flex10ke_io \CH13[7]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q [7]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH13~0 ),
	.padio(CH13[7]));
// synopsys translate_off
defparam \CH13[7]~I .feedback_mode = "from_pin";
defparam \CH13[7]~I .operation_mode = "bidir";
defparam \CH13[7]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_71
flex10ke_io \CH13[6]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q [6]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH13~1 ),
	.padio(CH13[6]));
// synopsys translate_off
defparam \CH13[6]~I .feedback_mode = "from_pin";
defparam \CH13[6]~I .operation_mode = "bidir";
defparam \CH13[6]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_7
flex10ke_io \CH13[5]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q [5]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH13~2 ),
	.padio(CH13[5]));
// synopsys translate_off
defparam \CH13[5]~I .feedback_mode = "from_pin";
defparam \CH13[5]~I .operation_mode = "bidir";
defparam \CH13[5]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_129
flex10ke_io \CH13[4]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q [4]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH13~3 ),
	.padio(CH13[4]));
// synopsys translate_off
defparam \CH13[4]~I .feedback_mode = "from_pin";
defparam \CH13[4]~I .operation_mode = "bidir";
defparam \CH13[4]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_72
flex10ke_io \CH13[3]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q [3]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH13~4 ),
	.padio(CH13[3]));
// synopsys translate_off
defparam \CH13[3]~I .feedback_mode = "from_pin";
defparam \CH13[3]~I .operation_mode = "bidir";
defparam \CH13[3]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_231
flex10ke_io \CH13[2]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q [2]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH13~5 ),
	.padio(CH13[2]));
// synopsys translate_off
defparam \CH13[2]~I .feedback_mode = "from_pin";
defparam \CH13[2]~I .operation_mode = "bidir";
defparam \CH13[2]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_70
flex10ke_io \CH13[1]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q [1]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH13~6 ),
	.padio(CH13[1]));
// synopsys translate_off
defparam \CH13[1]~I .feedback_mode = "from_pin";
defparam \CH13[1]~I .operation_mode = "bidir";
defparam \CH13[1]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_126
flex10ke_io \CH13[0]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q [0]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH13~7 ),
	.padio(CH13[0]));
// synopsys translate_off
defparam \CH13[0]~I .feedback_mode = "from_pin";
defparam \CH13[0]~I .operation_mode = "bidir";
defparam \CH13[0]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_120
flex10ke_io \CH14[7]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q [7]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH14~0 ),
	.padio(CH14[7]));
// synopsys translate_off
defparam \CH14[7]~I .feedback_mode = "from_pin";
defparam \CH14[7]~I .operation_mode = "bidir";
defparam \CH14[7]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_49
flex10ke_io \CH14[6]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q [6]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH14~1 ),
	.padio(CH14[6]));
// synopsys translate_off
defparam \CH14[6]~I .feedback_mode = "from_pin";
defparam \CH14[6]~I .operation_mode = "bidir";
defparam \CH14[6]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_173
flex10ke_io \CH14[5]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q [5]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH14~2 ),
	.padio(CH14[5]));
// synopsys translate_off
defparam \CH14[5]~I .feedback_mode = "from_pin";
defparam \CH14[5]~I .operation_mode = "bidir";
defparam \CH14[5]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_181
flex10ke_io \CH14[4]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q [4]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH14~3 ),
	.padio(CH14[4]));
// synopsys translate_off
defparam \CH14[4]~I .feedback_mode = "from_pin";
defparam \CH14[4]~I .operation_mode = "bidir";
defparam \CH14[4]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_119
flex10ke_io \CH14[3]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q [3]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH14~4 ),
	.padio(CH14[3]));
// synopsys translate_off
defparam \CH14[3]~I .feedback_mode = "from_pin";
defparam \CH14[3]~I .operation_mode = "bidir";
defparam \CH14[3]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_142
flex10ke_io \CH14[2]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q [2]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH14~5 ),
	.padio(CH14[2]));
// synopsys translate_off
defparam \CH14[2]~I .feedback_mode = "from_pin";
defparam \CH14[2]~I .operation_mode = "bidir";
defparam \CH14[2]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_36
flex10ke_io \CH14[1]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q [1]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH14~6 ),
	.padio(CH14[1]));
// synopsys translate_off
defparam \CH14[1]~I .feedback_mode = "from_pin";
defparam \CH14[1]~I .operation_mode = "bidir";
defparam \CH14[1]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_26
flex10ke_io \CH14[0]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q [0]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH14~7 ),
	.padio(CH14[0]));
// synopsys translate_off
defparam \CH14[0]~I .feedback_mode = "from_pin";
defparam \CH14[0]~I .operation_mode = "bidir";
defparam \CH14[0]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_238
flex10ke_io \CH15[7]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q [7]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(!\CH15[7]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH15~0 ),
	.padio(CH15[7]));
// synopsys translate_off
defparam \CH15[7]~I .feedback_mode = "from_pin";
defparam \CH15[7]~I .operation_mode = "bidir";
defparam \CH15[7]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_213
flex10ke_io \CH15[6]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q [6]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(!\CH15[6]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH15~1 ),
	.padio(CH15[6]));
// synopsys translate_off
defparam \CH15[6]~I .feedback_mode = "from_pin";
defparam \CH15[6]~I .operation_mode = "bidir";
defparam \CH15[6]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_220
flex10ke_io \CH15[5]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q [5]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(!\CH15[5]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH15~2 ),
	.padio(CH15[5]));
// synopsys translate_off
defparam \CH15[5]~I .feedback_mode = "from_pin";
defparam \CH15[5]~I .operation_mode = "bidir";
defparam \CH15[5]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_234
flex10ke_io \CH15[4]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q [4]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(!\CH15[4]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH15~3 ),
	.padio(CH15[4]));
// synopsys translate_off
defparam \CH15[4]~I .feedback_mode = "from_pin";
defparam \CH15[4]~I .operation_mode = "bidir";
defparam \CH15[4]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_35
flex10ke_io \CH15[3]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q [3]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(!\CH15[3]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH15~4 ),
	.padio(CH15[3]));
// synopsys translate_off
defparam \CH15[3]~I .feedback_mode = "from_pin";
defparam \CH15[3]~I .operation_mode = "bidir";
defparam \CH15[3]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_30
flex10ke_io \CH15[2]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q [2]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(!\CH15[2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH15~5 ),
	.padio(CH15[2]));
// synopsys translate_off
defparam \CH15[2]~I .feedback_mode = "from_pin";
defparam \CH15[2]~I .operation_mode = "bidir";
defparam \CH15[2]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_41
flex10ke_io \CH15[1]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q [1]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(!\CH15[1]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH15~6 ),
	.padio(CH15[1]));
// synopsys translate_off
defparam \CH15[1]~I .feedback_mode = "from_pin";
defparam \CH15[1]~I .operation_mode = "bidir";
defparam \CH15[1]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_45
flex10ke_io \CH15[0]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q [0]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(!\CH15[0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH15~7 ),
	.padio(CH15[0]));
// synopsys translate_off
defparam \CH15[0]~I .feedback_mode = "from_pin";
defparam \CH15[0]~I .operation_mode = "bidir";
defparam \CH15[0]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_169
flex10ke_io \CH2[7]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q [7]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH2~0 ),
	.padio(CH2[7]));
// synopsys translate_off
defparam \CH2[7]~I .feedback_mode = "from_pin";
defparam \CH2[7]~I .operation_mode = "bidir";
defparam \CH2[7]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_138
flex10ke_io \CH2[6]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q [6]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH2~1 ),
	.padio(CH2[6]));
// synopsys translate_off
defparam \CH2[6]~I .feedback_mode = "from_pin";
defparam \CH2[6]~I .operation_mode = "bidir";
defparam \CH2[6]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_200
flex10ke_io \CH2[5]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q [5]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH2~2 ),
	.padio(CH2[5]));
// synopsys translate_off
defparam \CH2[5]~I .feedback_mode = "from_pin";
defparam \CH2[5]~I .operation_mode = "bidir";
defparam \CH2[5]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_201
flex10ke_io \CH2[4]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q [4]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH2~3 ),
	.padio(CH2[4]));
// synopsys translate_off
defparam \CH2[4]~I .feedback_mode = "from_pin";
defparam \CH2[4]~I .operation_mode = "bidir";
defparam \CH2[4]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_171
flex10ke_io \CH2[3]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q [3]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH2~4 ),
	.padio(CH2[3]));
// synopsys translate_off
defparam \CH2[3]~I .feedback_mode = "from_pin";
defparam \CH2[3]~I .operation_mode = "bidir";
defparam \CH2[3]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_199
flex10ke_io \CH2[2]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q [2]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH2~5 ),
	.padio(CH2[2]));
// synopsys translate_off
defparam \CH2[2]~I .feedback_mode = "from_pin";
defparam \CH2[2]~I .operation_mode = "bidir";
defparam \CH2[2]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_100
flex10ke_io \CH2[1]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q [1]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH2~6 ),
	.padio(CH2[1]));
// synopsys translate_off
defparam \CH2[1]~I .feedback_mode = "from_pin";
defparam \CH2[1]~I .operation_mode = "bidir";
defparam \CH2[1]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_101
flex10ke_io \CH2[0]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q [0]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH2~7 ),
	.padio(CH2[0]));
// synopsys translate_off
defparam \CH2[0]~I .feedback_mode = "from_pin";
defparam \CH2[0]~I .operation_mode = "bidir";
defparam \CH2[0]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_15
flex10ke_io \CH3[7]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q [7]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(!\CH3[7]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH3~0 ),
	.padio(CH3[7]));
// synopsys translate_off
defparam \CH3[7]~I .feedback_mode = "from_pin";
defparam \CH3[7]~I .operation_mode = "bidir";
defparam \CH3[7]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_161
flex10ke_io \CH3[6]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q [6]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(!\CH3[6]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH3~1 ),
	.padio(CH3[6]));
// synopsys translate_off
defparam \CH3[6]~I .feedback_mode = "from_pin";
defparam \CH3[6]~I .operation_mode = "bidir";
defparam \CH3[6]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_230
flex10ke_io \CH3[5]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q [5]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(!\CH3[5]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH3~2 ),
	.padio(CH3[5]));
// synopsys translate_off
defparam \CH3[5]~I .feedback_mode = "from_pin";
defparam \CH3[5]~I .operation_mode = "bidir";
defparam \CH3[5]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_78
flex10ke_io \CH3[4]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q [4]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(!\CH3[4]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH3~3 ),
	.padio(CH3[4]));
// synopsys translate_off
defparam \CH3[4]~I .feedback_mode = "from_pin";
defparam \CH3[4]~I .operation_mode = "bidir";
defparam \CH3[4]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_222
flex10ke_io \CH3[3]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q [3]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(!\CH3[3]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH3~4 ),
	.padio(CH3[3]));
// synopsys translate_off
defparam \CH3[3]~I .feedback_mode = "from_pin";
defparam \CH3[3]~I .operation_mode = "bidir";
defparam \CH3[3]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_223
flex10ke_io \CH3[2]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q [2]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(!\CH3[2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH3~5 ),
	.padio(CH3[2]));
// synopsys translate_off
defparam \CH3[2]~I .feedback_mode = "from_pin";
defparam \CH3[2]~I .operation_mode = "bidir";
defparam \CH3[2]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_153
flex10ke_io \CH3[1]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q [1]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(!\CH3[1]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH3~6 ),
	.padio(CH3[1]));
// synopsys translate_off
defparam \CH3[1]~I .feedback_mode = "from_pin";
defparam \CH3[1]~I .operation_mode = "bidir";
defparam \CH3[1]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_192
flex10ke_io \CH3[0]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q [0]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(!\CH3[0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH3~7 ),
	.padio(CH3[0]));
// synopsys translate_off
defparam \CH3[0]~I .feedback_mode = "from_pin";
defparam \CH3[0]~I .operation_mode = "bidir";
defparam \CH3[0]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_139
flex10ke_io \CH4[7]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q [7]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(!\CH4[7]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH4~0 ),
	.padio(CH4[7]));
// synopsys translate_off
defparam \CH4[7]~I .feedback_mode = "from_pin";
defparam \CH4[7]~I .operation_mode = "bidir";
defparam \CH4[7]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_99
flex10ke_io \CH4[6]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q [6]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(!\CH4[6]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH4~1 ),
	.padio(CH4[6]));
// synopsys translate_off
defparam \CH4[6]~I .feedback_mode = "from_pin";
defparam \CH4[6]~I .operation_mode = "bidir";
defparam \CH4[6]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_56
flex10ke_io \CH4[5]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q [5]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(!\CH4[5]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH4~2 ),
	.padio(CH4[5]));
// synopsys translate_off
defparam \CH4[5]~I .feedback_mode = "from_pin";
defparam \CH4[5]~I .operation_mode = "bidir";
defparam \CH4[5]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_193
flex10ke_io \CH4[4]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q [4]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(!\CH4[4]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH4~3 ),
	.padio(CH4[4]));
// synopsys translate_off
defparam \CH4[4]~I .feedback_mode = "from_pin";
defparam \CH4[4]~I .operation_mode = "bidir";
defparam \CH4[4]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_159
flex10ke_io \CH4[3]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q [3]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(!\CH4[3]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH4~4 ),
	.padio(CH4[3]));
// synopsys translate_off
defparam \CH4[3]~I .feedback_mode = "from_pin";
defparam \CH4[3]~I .operation_mode = "bidir";
defparam \CH4[3]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_226
flex10ke_io \CH4[2]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q [2]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(!\CH4[2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH4~5 ),
	.padio(CH4[2]));
// synopsys translate_off
defparam \CH4[2]~I .feedback_mode = "from_pin";
defparam \CH4[2]~I .operation_mode = "bidir";
defparam \CH4[2]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_102
flex10ke_io \CH4[1]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q [1]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(!\CH4[1]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH4~6 ),
	.padio(CH4[1]));
// synopsys translate_off
defparam \CH4[1]~I .feedback_mode = "from_pin";
defparam \CH4[1]~I .operation_mode = "bidir";
defparam \CH4[1]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_76
flex10ke_io \CH4[0]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q [0]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(!\CH4[0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH4~7 ),
	.padio(CH4[0]));
// synopsys translate_off
defparam \CH4[0]~I .feedback_mode = "from_pin";
defparam \CH4[0]~I .operation_mode = "bidir";
defparam \CH4[0]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_167
flex10ke_io \CH5[7]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q [7]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH5~0 ),
	.padio(CH5[7]));
// synopsys translate_off
defparam \CH5[7]~I .feedback_mode = "from_pin";
defparam \CH5[7]~I .operation_mode = "bidir";
defparam \CH5[7]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_18
flex10ke_io \CH5[6]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q [6]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH5~1 ),
	.padio(CH5[6]));
// synopsys translate_off
defparam \CH5[6]~I .feedback_mode = "from_pin";
defparam \CH5[6]~I .operation_mode = "bidir";
defparam \CH5[6]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_149
flex10ke_io \CH5[5]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q [5]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH5~2 ),
	.padio(CH5[5]));
// synopsys translate_off
defparam \CH5[5]~I .feedback_mode = "from_pin";
defparam \CH5[5]~I .operation_mode = "bidir";
defparam \CH5[5]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_143
flex10ke_io \CH5[4]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q [4]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH5~3 ),
	.padio(CH5[4]));
// synopsys translate_off
defparam \CH5[4]~I .feedback_mode = "from_pin";
defparam \CH5[4]~I .operation_mode = "bidir";
defparam \CH5[4]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_175
flex10ke_io \CH5[3]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q [3]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH5~4 ),
	.padio(CH5[3]));
// synopsys translate_off
defparam \CH5[3]~I .feedback_mode = "from_pin";
defparam \CH5[3]~I .operation_mode = "bidir";
defparam \CH5[3]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_98
flex10ke_io \CH5[2]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q [2]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH5~5 ),
	.padio(CH5[2]));
// synopsys translate_off
defparam \CH5[2]~I .feedback_mode = "from_pin";
defparam \CH5[2]~I .operation_mode = "bidir";
defparam \CH5[2]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_97
flex10ke_io \CH5[1]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q [1]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH5~6 ),
	.padio(CH5[1]));
// synopsys translate_off
defparam \CH5[1]~I .feedback_mode = "from_pin";
defparam \CH5[1]~I .operation_mode = "bidir";
defparam \CH5[1]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_131
flex10ke_io \CH5[0]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q [0]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH5~7 ),
	.padio(CH5[0]));
// synopsys translate_off
defparam \CH5[0]~I .feedback_mode = "from_pin";
defparam \CH5[0]~I .operation_mode = "bidir";
defparam \CH5[0]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_166
flex10ke_io \CH6[7]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q [7]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH6~0 ),
	.padio(CH6[7]));
// synopsys translate_off
defparam \CH6[7]~I .feedback_mode = "from_pin";
defparam \CH6[7]~I .operation_mode = "bidir";
defparam \CH6[7]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_43
flex10ke_io \CH6[6]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q [6]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH6~1 ),
	.padio(CH6[6]));
// synopsys translate_off
defparam \CH6[6]~I .feedback_mode = "from_pin";
defparam \CH6[6]~I .operation_mode = "bidir";
defparam \CH6[6]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_107
flex10ke_io \CH6[5]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q [5]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH6~2 ),
	.padio(CH6[5]));
// synopsys translate_off
defparam \CH6[5]~I .feedback_mode = "from_pin";
defparam \CH6[5]~I .operation_mode = "bidir";
defparam \CH6[5]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_54
flex10ke_io \CH6[4]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q [4]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH6~3 ),
	.padio(CH6[4]));
// synopsys translate_off
defparam \CH6[4]~I .feedback_mode = "from_pin";
defparam \CH6[4]~I .operation_mode = "bidir";
defparam \CH6[4]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_148
flex10ke_io \CH6[3]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q [3]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH6~4 ),
	.padio(CH6[3]));
// synopsys translate_off
defparam \CH6[3]~I .feedback_mode = "from_pin";
defparam \CH6[3]~I .operation_mode = "bidir";
defparam \CH6[3]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_108
flex10ke_io \CH6[2]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q [2]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH6~5 ),
	.padio(CH6[2]));
// synopsys translate_off
defparam \CH6[2]~I .feedback_mode = "from_pin";
defparam \CH6[2]~I .operation_mode = "bidir";
defparam \CH6[2]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_152
flex10ke_io \CH6[1]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q [1]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH6~6 ),
	.padio(CH6[1]));
// synopsys translate_off
defparam \CH6[1]~I .feedback_mode = "from_pin";
defparam \CH6[1]~I .operation_mode = "bidir";
defparam \CH6[1]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_51
flex10ke_io \CH6[0]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q [0]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH6~7 ),
	.padio(CH6[0]));
// synopsys translate_off
defparam \CH6[0]~I .feedback_mode = "from_pin";
defparam \CH6[0]~I .operation_mode = "bidir";
defparam \CH6[0]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_74
flex10ke_io \CH7[7]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q [7]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(!\CH7[7]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH7~0 ),
	.padio(CH7[7]));
// synopsys translate_off
defparam \CH7[7]~I .feedback_mode = "from_pin";
defparam \CH7[7]~I .operation_mode = "bidir";
defparam \CH7[7]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_14
flex10ke_io \CH7[6]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q [6]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(!\CH7[6]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH7~1 ),
	.padio(CH7[6]));
// synopsys translate_off
defparam \CH7[6]~I .feedback_mode = "from_pin";
defparam \CH7[6]~I .operation_mode = "bidir";
defparam \CH7[6]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_44
flex10ke_io \CH7[5]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q [5]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(!\CH7[5]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH7~2 ),
	.padio(CH7[5]));
// synopsys translate_off
defparam \CH7[5]~I .feedback_mode = "from_pin";
defparam \CH7[5]~I .operation_mode = "bidir";
defparam \CH7[5]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_168
flex10ke_io \CH7[4]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q [4]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(!\CH7[4]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH7~3 ),
	.padio(CH7[4]));
// synopsys translate_off
defparam \CH7[4]~I .feedback_mode = "from_pin";
defparam \CH7[4]~I .operation_mode = "bidir";
defparam \CH7[4]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_172
flex10ke_io \CH7[3]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q [3]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(!\CH7[3]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH7~4 ),
	.padio(CH7[3]));
// synopsys translate_off
defparam \CH7[3]~I .feedback_mode = "from_pin";
defparam \CH7[3]~I .operation_mode = "bidir";
defparam \CH7[3]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_233
flex10ke_io \CH7[2]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q [2]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(!\CH7[2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH7~5 ),
	.padio(CH7[2]));
// synopsys translate_off
defparam \CH7[2]~I .feedback_mode = "from_pin";
defparam \CH7[2]~I .operation_mode = "bidir";
defparam \CH7[2]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_154
flex10ke_io \CH7[1]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q [1]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(!\CH7[1]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH7~6 ),
	.padio(CH7[1]));
// synopsys translate_off
defparam \CH7[1]~I .feedback_mode = "from_pin";
defparam \CH7[1]~I .operation_mode = "bidir";
defparam \CH7[1]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_132
flex10ke_io \CH7[0]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q [0]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(!\CH7[0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH7~7 ),
	.padio(CH7[0]));
// synopsys translate_off
defparam \CH7[0]~I .feedback_mode = "from_pin";
defparam \CH7[0]~I .operation_mode = "bidir";
defparam \CH7[0]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_146
flex10ke_io \CH8[7]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q [7]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(!\CH8[7]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH8~0 ),
	.padio(CH8[7]));
// synopsys translate_off
defparam \CH8[7]~I .feedback_mode = "from_pin";
defparam \CH8[7]~I .operation_mode = "bidir";
defparam \CH8[7]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_229
flex10ke_io \CH8[6]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q [6]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(!\CH8[6]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH8~1 ),
	.padio(CH8[6]));
// synopsys translate_off
defparam \CH8[6]~I .feedback_mode = "from_pin";
defparam \CH8[6]~I .operation_mode = "bidir";
defparam \CH8[6]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_106
flex10ke_io \CH8[5]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q [5]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(!\CH8[5]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH8~2 ),
	.padio(CH8[5]));
// synopsys translate_off
defparam \CH8[5]~I .feedback_mode = "from_pin";
defparam \CH8[5]~I .operation_mode = "bidir";
defparam \CH8[5]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_240
flex10ke_io \CH8[4]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q [4]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(!\CH8[4]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH8~3 ),
	.padio(CH8[4]));
// synopsys translate_off
defparam \CH8[4]~I .feedback_mode = "from_pin";
defparam \CH8[4]~I .operation_mode = "bidir";
defparam \CH8[4]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_65
flex10ke_io \CH8[3]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q [3]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(!\CH8[3]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH8~4 ),
	.padio(CH8[3]));
// synopsys translate_off
defparam \CH8[3]~I .feedback_mode = "from_pin";
defparam \CH8[3]~I .operation_mode = "bidir";
defparam \CH8[3]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_25
flex10ke_io \CH8[2]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q [2]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(!\CH8[2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH8~5 ),
	.padio(CH8[2]));
// synopsys translate_off
defparam \CH8[2]~I .feedback_mode = "from_pin";
defparam \CH8[2]~I .operation_mode = "bidir";
defparam \CH8[2]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_214
flex10ke_io \CH8[1]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q [1]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(!\CH8[1]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH8~6 ),
	.padio(CH8[1]));
// synopsys translate_off
defparam \CH8[1]~I .feedback_mode = "from_pin";
defparam \CH8[1]~I .operation_mode = "bidir";
defparam \CH8[1]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_158
flex10ke_io \CH8[0]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q [0]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(!\CH8[0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH8~7 ),
	.padio(CH8[0]));
// synopsys translate_off
defparam \CH8[0]~I .feedback_mode = "from_pin";
defparam \CH8[0]~I .operation_mode = "bidir";
defparam \CH8[0]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_12
flex10ke_io \CH9[7]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q [7]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH9~0 ),
	.padio(CH9[7]));
// synopsys translate_off
defparam \CH9[7]~I .feedback_mode = "from_pin";
defparam \CH9[7]~I .operation_mode = "bidir";
defparam \CH9[7]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_20
flex10ke_io \CH9[6]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q [6]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH9~1 ),
	.padio(CH9[6]));
// synopsys translate_off
defparam \CH9[6]~I .feedback_mode = "from_pin";
defparam \CH9[6]~I .operation_mode = "bidir";
defparam \CH9[6]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_33
flex10ke_io \CH9[5]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q [5]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH9~2 ),
	.padio(CH9[5]));
// synopsys translate_off
defparam \CH9[5]~I .feedback_mode = "from_pin";
defparam \CH9[5]~I .operation_mode = "bidir";
defparam \CH9[5]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_82
flex10ke_io \CH9[4]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q [4]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH9~3 ),
	.padio(CH9[4]));
// synopsys translate_off
defparam \CH9[4]~I .feedback_mode = "from_pin";
defparam \CH9[4]~I .operation_mode = "bidir";
defparam \CH9[4]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_133
flex10ke_io \CH9[3]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q [3]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH9~4 ),
	.padio(CH9[3]));
// synopsys translate_off
defparam \CH9[3]~I .feedback_mode = "from_pin";
defparam \CH9[3]~I .operation_mode = "bidir";
defparam \CH9[3]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_50
flex10ke_io \CH9[2]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q [2]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH9~5 ),
	.padio(CH9[2]));
// synopsys translate_off
defparam \CH9[2]~I .feedback_mode = "from_pin";
defparam \CH9[2]~I .operation_mode = "bidir";
defparam \CH9[2]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_162
flex10ke_io \CH9[1]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q [1]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH9~6 ),
	.padio(CH9[1]));
// synopsys translate_off
defparam \CH9[1]~I .feedback_mode = "from_pin";
defparam \CH9[1]~I .operation_mode = "bidir";
defparam \CH9[1]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_136
flex10ke_io \CH9[0]~I (
	.datain(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q [0]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CH9~7 ),
	.padio(CH9[0]));
// synopsys translate_off
defparam \CH9[0]~I .feedback_mode = "from_pin";
defparam \CH9[0]~I .operation_mode = "bidir";
defparam \CH9[0]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_210
flex10ke_io \MOSI~I (
	.datain(gnd),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\MOSI~dataout ),
	.padio(MOSI));
// synopsys translate_off
defparam \MOSI~I .feedback_mode = "from_pin";
defparam \MOSI~I .operation_mode = "input";
defparam \MOSI~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_91
flex10ke_io \SPI_CLK~I (
	.datain(gnd),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\SPI_CLK~dataout ),
	.padio(SPI_CLK));
// synopsys translate_off
defparam \SPI_CLK~I .feedback_mode = "from_pin";
defparam \SPI_CLK~I .operation_mode = "input";
defparam \SPI_CLK~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at LC7_B35
flex10ke_lcell \inst|d_ff|Q (
// Equation(s):
// \inst|d_ff|Q~regout  = DFFEA(\MOSI~dataout , GLOBAL(\SPI_CLK~dataout ), , , \inst|rg_shift|shift_buffer_out[11]~16_combout , , )

	.dataa(\inst|rg_shift|shift_buffer_out[11]~16_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\MOSI~dataout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\SPI_CLK~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|d_ff|Q~regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst|d_ff|Q .clock_enable_mode = "true";
defparam \inst|d_ff|Q .lut_mask = "ff00";
defparam \inst|d_ff|Q .operation_mode = "normal";
defparam \inst|d_ff|Q .output_mode = "reg_only";
defparam \inst|d_ff|Q .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_B35
flex10ke_lcell \inst|rg_shift|shift_buffer_out[0] (
// Equation(s):
// \inst|rg_shift|shift_buffer_out [0] = DFFEA(\inst|d_ff|Q~regout , !GLOBAL(\SPI_CLK~dataout ), , , \inst|rg_shift|shift_buffer_out[11]~16_combout , , )

	.dataa(\inst|rg_shift|shift_buffer_out[11]~16_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|d_ff|Q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(!\SPI_CLK~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|rg_shift|shift_buffer_out [0]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst|rg_shift|shift_buffer_out[0] .clock_enable_mode = "true";
defparam \inst|rg_shift|shift_buffer_out[0] .lut_mask = "ff00";
defparam \inst|rg_shift|shift_buffer_out[0] .operation_mode = "normal";
defparam \inst|rg_shift|shift_buffer_out[0] .output_mode = "reg_only";
defparam \inst|rg_shift|shift_buffer_out[0] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_B35
flex10ke_lcell \inst|rg_shift|shift_buffer_out[1] (
// Equation(s):
// \inst|rg_shift|shift_buffer_out [1] = DFFEA(\inst|rg_shift|shift_buffer_out [0], !GLOBAL(\SPI_CLK~dataout ), , , \inst|rg_shift|shift_buffer_out[11]~16_combout , , )

	.dataa(\inst|rg_shift|shift_buffer_out[11]~16_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_shift|shift_buffer_out [0]),
	.aclr(gnd),
	.aload(gnd),
	.clk(!\SPI_CLK~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|rg_shift|shift_buffer_out [1]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst|rg_shift|shift_buffer_out[1] .clock_enable_mode = "true";
defparam \inst|rg_shift|shift_buffer_out[1] .lut_mask = "ff00";
defparam \inst|rg_shift|shift_buffer_out[1] .operation_mode = "normal";
defparam \inst|rg_shift|shift_buffer_out[1] .output_mode = "reg_only";
defparam \inst|rg_shift|shift_buffer_out[1] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_B35
flex10ke_lcell \inst|rg_shift|shift_buffer_out[2] (
// Equation(s):
// \inst|rg_shift|shift_buffer_out [2] = DFFEA(\inst|rg_shift|shift_buffer_out [1], !GLOBAL(\SPI_CLK~dataout ), , , \inst|rg_shift|shift_buffer_out[11]~16_combout , , )

	.dataa(\inst|rg_shift|shift_buffer_out[11]~16_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_shift|shift_buffer_out [1]),
	.aclr(gnd),
	.aload(gnd),
	.clk(!\SPI_CLK~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|rg_shift|shift_buffer_out [2]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst|rg_shift|shift_buffer_out[2] .clock_enable_mode = "true";
defparam \inst|rg_shift|shift_buffer_out[2] .lut_mask = "ff00";
defparam \inst|rg_shift|shift_buffer_out[2] .operation_mode = "normal";
defparam \inst|rg_shift|shift_buffer_out[2] .output_mode = "reg_only";
defparam \inst|rg_shift|shift_buffer_out[2] .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_B35
flex10ke_lcell \inst|rg_shift|shift_buffer_out[3] (
// Equation(s):
// \inst|rg_shift|shift_buffer_out [3] = DFFEA(\inst|rg_shift|shift_buffer_out [2], !GLOBAL(\SPI_CLK~dataout ), , , \inst|rg_shift|shift_buffer_out[11]~16_combout , , )

	.dataa(\inst|rg_shift|shift_buffer_out[11]~16_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_shift|shift_buffer_out [2]),
	.aclr(gnd),
	.aload(gnd),
	.clk(!\SPI_CLK~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|rg_shift|shift_buffer_out [3]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst|rg_shift|shift_buffer_out[3] .clock_enable_mode = "true";
defparam \inst|rg_shift|shift_buffer_out[3] .lut_mask = "ff00";
defparam \inst|rg_shift|shift_buffer_out[3] .operation_mode = "normal";
defparam \inst|rg_shift|shift_buffer_out[3] .output_mode = "reg_only";
defparam \inst|rg_shift|shift_buffer_out[3] .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_B35
flex10ke_lcell \inst|rg_shift|shift_buffer_out[4] (
// Equation(s):
// \inst|rg_shift|shift_buffer_out [4] = DFFEA(\inst|rg_shift|shift_buffer_out [3], !GLOBAL(\SPI_CLK~dataout ), , , \inst|rg_shift|shift_buffer_out[11]~16_combout , , )

	.dataa(\inst|rg_shift|shift_buffer_out[11]~16_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_shift|shift_buffer_out [3]),
	.aclr(gnd),
	.aload(gnd),
	.clk(!\SPI_CLK~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|rg_shift|shift_buffer_out [4]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst|rg_shift|shift_buffer_out[4] .clock_enable_mode = "true";
defparam \inst|rg_shift|shift_buffer_out[4] .lut_mask = "ff00";
defparam \inst|rg_shift|shift_buffer_out[4] .operation_mode = "normal";
defparam \inst|rg_shift|shift_buffer_out[4] .output_mode = "reg_only";
defparam \inst|rg_shift|shift_buffer_out[4] .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_B35
flex10ke_lcell \inst|rg_shift|shift_buffer_out[5] (
// Equation(s):
// \inst|rg_shift|shift_buffer_out [5] = DFFEA(\inst|rg_shift|shift_buffer_out [4], !GLOBAL(\SPI_CLK~dataout ), , , \inst|rg_shift|shift_buffer_out[11]~16_combout , , )

	.dataa(\inst|rg_shift|shift_buffer_out[11]~16_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_shift|shift_buffer_out [4]),
	.aclr(gnd),
	.aload(gnd),
	.clk(!\SPI_CLK~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|rg_shift|shift_buffer_out [5]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst|rg_shift|shift_buffer_out[5] .clock_enable_mode = "true";
defparam \inst|rg_shift|shift_buffer_out[5] .lut_mask = "ff00";
defparam \inst|rg_shift|shift_buffer_out[5] .operation_mode = "normal";
defparam \inst|rg_shift|shift_buffer_out[5] .output_mode = "reg_only";
defparam \inst|rg_shift|shift_buffer_out[5] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_B35
flex10ke_lcell \inst|rg_shift|shift_buffer_out[6] (
// Equation(s):
// \inst|rg_shift|shift_buffer_out [6] = DFFEA(\inst|rg_shift|shift_buffer_out [5], !GLOBAL(\SPI_CLK~dataout ), , , \inst|rg_shift|shift_buffer_out[11]~16_combout , , )

	.dataa(\inst|rg_shift|shift_buffer_out[11]~16_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_shift|shift_buffer_out [5]),
	.aclr(gnd),
	.aload(gnd),
	.clk(!\SPI_CLK~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|rg_shift|shift_buffer_out [6]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst|rg_shift|shift_buffer_out[6] .clock_enable_mode = "true";
defparam \inst|rg_shift|shift_buffer_out[6] .lut_mask = "ff00";
defparam \inst|rg_shift|shift_buffer_out[6] .operation_mode = "normal";
defparam \inst|rg_shift|shift_buffer_out[6] .output_mode = "reg_only";
defparam \inst|rg_shift|shift_buffer_out[6] .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_B34
flex10ke_lcell \inst|rg_shift|shift_buffer_out[7] (
// Equation(s):
// \inst|rg_shift|shift_buffer_out [7] = DFFEA(\inst|rg_shift|shift_buffer_out [6], !GLOBAL(\SPI_CLK~dataout ), , , \inst|rg_shift|shift_buffer_out[11]~16_combout , , )

	.dataa(\inst|rg_shift|shift_buffer_out[11]~16_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_shift|shift_buffer_out [6]),
	.aclr(gnd),
	.aload(gnd),
	.clk(!\SPI_CLK~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|rg_shift|shift_buffer_out [7]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst|rg_shift|shift_buffer_out[7] .clock_enable_mode = "true";
defparam \inst|rg_shift|shift_buffer_out[7] .lut_mask = "ff00";
defparam \inst|rg_shift|shift_buffer_out[7] .operation_mode = "normal";
defparam \inst|rg_shift|shift_buffer_out[7] .output_mode = "reg_only";
defparam \inst|rg_shift|shift_buffer_out[7] .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_B34
flex10ke_lcell \inst|rg_shift|shift_buffer_out[8] (
// Equation(s):
// \inst|rg_shift|shift_buffer_out [8] = DFFEA(\inst|rg_shift|shift_buffer_out [7], !GLOBAL(\SPI_CLK~dataout ), , , \inst|rg_shift|shift_buffer_out[11]~16_combout , , )

	.dataa(\inst|rg_shift|shift_buffer_out[11]~16_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_shift|shift_buffer_out [7]),
	.aclr(gnd),
	.aload(gnd),
	.clk(!\SPI_CLK~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|rg_shift|shift_buffer_out [8]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst|rg_shift|shift_buffer_out[8] .clock_enable_mode = "true";
defparam \inst|rg_shift|shift_buffer_out[8] .lut_mask = "ff00";
defparam \inst|rg_shift|shift_buffer_out[8] .operation_mode = "normal";
defparam \inst|rg_shift|shift_buffer_out[8] .output_mode = "reg_only";
defparam \inst|rg_shift|shift_buffer_out[8] .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_B34
flex10ke_lcell \inst|rg_shift|shift_buffer_out[9] (
// Equation(s):
// \inst|rg_shift|shift_buffer_out [9] = DFFEA(\inst|rg_shift|shift_buffer_out [8], !GLOBAL(\SPI_CLK~dataout ), , , \inst|rg_shift|shift_buffer_out[11]~16_combout , , )

	.dataa(\inst|rg_shift|shift_buffer_out[11]~16_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_shift|shift_buffer_out [8]),
	.aclr(gnd),
	.aload(gnd),
	.clk(!\SPI_CLK~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|rg_shift|shift_buffer_out [9]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst|rg_shift|shift_buffer_out[9] .clock_enable_mode = "true";
defparam \inst|rg_shift|shift_buffer_out[9] .lut_mask = "ff00";
defparam \inst|rg_shift|shift_buffer_out[9] .operation_mode = "normal";
defparam \inst|rg_shift|shift_buffer_out[9] .output_mode = "reg_only";
defparam \inst|rg_shift|shift_buffer_out[9] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_B34
flex10ke_lcell \inst|rg_shift|shift_buffer_out[10] (
// Equation(s):
// \inst|rg_shift|shift_buffer_out [10] = DFFEA(\inst|rg_shift|shift_buffer_out [9], !GLOBAL(\SPI_CLK~dataout ), , , \inst|rg_shift|shift_buffer_out[11]~16_combout , , )

	.dataa(\inst|rg_shift|shift_buffer_out[11]~16_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_shift|shift_buffer_out [9]),
	.aclr(gnd),
	.aload(gnd),
	.clk(!\SPI_CLK~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|rg_shift|shift_buffer_out [10]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst|rg_shift|shift_buffer_out[10] .clock_enable_mode = "true";
defparam \inst|rg_shift|shift_buffer_out[10] .lut_mask = "ff00";
defparam \inst|rg_shift|shift_buffer_out[10] .operation_mode = "normal";
defparam \inst|rg_shift|shift_buffer_out[10] .output_mode = "reg_only";
defparam \inst|rg_shift|shift_buffer_out[10] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_B33
flex10ke_lcell \inst|rg_shift|shift_buffer_out[11] (
// Equation(s):
// \inst|rg_shift|shift_buffer_out [11] = DFFEA(\inst|rg_shift|shift_buffer_out [10], !GLOBAL(\SPI_CLK~dataout ), , , \inst|rg_shift|shift_buffer_out[11]~16_combout , , )

	.dataa(\inst|rg_shift|shift_buffer_out[11]~16_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_shift|shift_buffer_out [10]),
	.aclr(gnd),
	.aload(gnd),
	.clk(!\SPI_CLK~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|rg_shift|shift_buffer_out [11]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst|rg_shift|shift_buffer_out[11] .clock_enable_mode = "true";
defparam \inst|rg_shift|shift_buffer_out[11] .lut_mask = "ff00";
defparam \inst|rg_shift|shift_buffer_out[11] .operation_mode = "normal";
defparam \inst|rg_shift|shift_buffer_out[11] .output_mode = "reg_only";
defparam \inst|rg_shift|shift_buffer_out[11] .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_B33
flex10ke_lcell \inst|rg_shift|shift_buffer_out[12] (
// Equation(s):
// \inst|rg_shift|shift_buffer_out [12] = DFFEA(\inst|rg_shift|shift_buffer_out [11], !GLOBAL(\SPI_CLK~dataout ), , , \inst|rg_shift|shift_buffer_out[11]~16_combout , , )

	.dataa(\inst|rg_shift|shift_buffer_out[11]~16_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_shift|shift_buffer_out [11]),
	.aclr(gnd),
	.aload(gnd),
	.clk(!\SPI_CLK~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|rg_shift|shift_buffer_out [12]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst|rg_shift|shift_buffer_out[12] .clock_enable_mode = "true";
defparam \inst|rg_shift|shift_buffer_out[12] .lut_mask = "ff00";
defparam \inst|rg_shift|shift_buffer_out[12] .operation_mode = "normal";
defparam \inst|rg_shift|shift_buffer_out[12] .output_mode = "reg_only";
defparam \inst|rg_shift|shift_buffer_out[12] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_B33
flex10ke_lcell \inst|rg_shift|shift_buffer_out[13] (
// Equation(s):
// \inst|rg_shift|shift_buffer_out [13] = DFFEA(\inst|rg_shift|shift_buffer_out [12], !GLOBAL(\SPI_CLK~dataout ), , , \inst|rg_shift|shift_buffer_out[11]~16_combout , , )

	.dataa(\inst|rg_shift|shift_buffer_out[11]~16_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_shift|shift_buffer_out [12]),
	.aclr(gnd),
	.aload(gnd),
	.clk(!\SPI_CLK~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|rg_shift|shift_buffer_out [13]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst|rg_shift|shift_buffer_out[13] .clock_enable_mode = "true";
defparam \inst|rg_shift|shift_buffer_out[13] .lut_mask = "ff00";
defparam \inst|rg_shift|shift_buffer_out[13] .operation_mode = "normal";
defparam \inst|rg_shift|shift_buffer_out[13] .output_mode = "reg_only";
defparam \inst|rg_shift|shift_buffer_out[13] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_B33
flex10ke_lcell \inst|rg_shift|shift_buffer_out[14] (
// Equation(s):
// \inst|rg_shift|shift_buffer_out [14] = DFFEA(\inst|rg_shift|shift_buffer_out [13], !GLOBAL(\SPI_CLK~dataout ), , , \inst|rg_shift|shift_buffer_out[11]~16_combout , , )

	.dataa(\inst|rg_shift|shift_buffer_out[11]~16_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_shift|shift_buffer_out [13]),
	.aclr(gnd),
	.aload(gnd),
	.clk(!\SPI_CLK~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|rg_shift|shift_buffer_out [14]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst|rg_shift|shift_buffer_out[14] .clock_enable_mode = "true";
defparam \inst|rg_shift|shift_buffer_out[14] .lut_mask = "ff00";
defparam \inst|rg_shift|shift_buffer_out[14] .operation_mode = "normal";
defparam \inst|rg_shift|shift_buffer_out[14] .output_mode = "reg_only";
defparam \inst|rg_shift|shift_buffer_out[14] .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_B33
flex10ke_lcell \inst|rg_shift|shift_buffer_out[15] (
// Equation(s):
// \inst|rg_shift|shift_buffer_out [15] = DFFEA(\inst|rg_shift|shift_buffer_out [14], !GLOBAL(\SPI_CLK~dataout ), , , \inst|rg_shift|shift_buffer_out[11]~16_combout , , )

	.dataa(\inst|rg_shift|shift_buffer_out[11]~16_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_shift|shift_buffer_out [14]),
	.aclr(gnd),
	.aload(gnd),
	.clk(!\SPI_CLK~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|rg_shift|shift_buffer_out [15]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst|rg_shift|shift_buffer_out[15] .clock_enable_mode = "true";
defparam \inst|rg_shift|shift_buffer_out[15] .lut_mask = "ff00";
defparam \inst|rg_shift|shift_buffer_out[15] .operation_mode = "normal";
defparam \inst|rg_shift|shift_buffer_out[15] .output_mode = "reg_only";
defparam \inst|rg_shift|shift_buffer_out[15] .packed_mode = "false";
// synopsys translate_on

// atom is at PIN_211
flex10ke_io \SPI_CS~I (
	.datain(gnd),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\SPI_CS~dataout ),
	.padio(SPI_CS));
// synopsys translate_off
defparam \SPI_CS~I .feedback_mode = "from_pin";
defparam \SPI_CS~I .operation_mode = "input";
defparam \SPI_CS~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at LC1_B32
flex10ke_lcell \inst|rg_parallel|parallel_buffer_out[15] (
// Equation(s):
// \inst|rg_parallel|parallel_buffer_out [15] = DFFEA(\inst|rg_shift|shift_buffer_out [15], GLOBAL(\SPI_CS~dataout ), !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_shift|shift_buffer_out [15]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\SPI_CS~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|rg_parallel|parallel_buffer_out [15]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst|rg_parallel|parallel_buffer_out[15] .clock_enable_mode = "false";
defparam \inst|rg_parallel|parallel_buffer_out[15] .lut_mask = "ff00";
defparam \inst|rg_parallel|parallel_buffer_out[15] .operation_mode = "normal";
defparam \inst|rg_parallel|parallel_buffer_out[15] .output_mode = "reg_only";
defparam \inst|rg_parallel|parallel_buffer_out[15] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_F36
flex10ke_lcell \inst|rg_parallel|parallel_buffer_out[1] (
// Equation(s):
// \inst|rg_parallel|parallel_buffer_out [1] = DFFEA(\inst|rg_shift|shift_buffer_out [1], GLOBAL(\SPI_CS~dataout ), !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_shift|shift_buffer_out [1]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\SPI_CS~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|rg_parallel|parallel_buffer_out [1]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst|rg_parallel|parallel_buffer_out[1] .clock_enable_mode = "false";
defparam \inst|rg_parallel|parallel_buffer_out[1] .lut_mask = "ff00";
defparam \inst|rg_parallel|parallel_buffer_out[1] .operation_mode = "normal";
defparam \inst|rg_parallel|parallel_buffer_out[1] .output_mode = "reg_only";
defparam \inst|rg_parallel|parallel_buffer_out[1] .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_B33
flex10ke_lcell \inst|rg_parallel|parallel_buffer_out[12] (
// Equation(s):
// \inst|rg_parallel|parallel_buffer_out [12] = DFFEA(\inst|rg_shift|shift_buffer_out [12], GLOBAL(\SPI_CS~dataout ), !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_shift|shift_buffer_out [12]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\SPI_CS~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|rg_parallel|parallel_buffer_out [12]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst|rg_parallel|parallel_buffer_out[12] .clock_enable_mode = "false";
defparam \inst|rg_parallel|parallel_buffer_out[12] .lut_mask = "ff00";
defparam \inst|rg_parallel|parallel_buffer_out[12] .operation_mode = "normal";
defparam \inst|rg_parallel|parallel_buffer_out[12] .output_mode = "reg_only";
defparam \inst|rg_parallel|parallel_buffer_out[12] .packed_mode = "false";
// synopsys translate_on

// atom is at PIN_212
flex10ke_io \SYS_CLK~I (
	.datain(gnd),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\SYS_CLK~dataout ),
	.padio(SYS_CLK));
// synopsys translate_off
defparam \SYS_CLK~I .feedback_mode = "from_pin";
defparam \SYS_CLK~I .operation_mode = "input";
defparam \SYS_CLK~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at LC1_C24
flex10ke_lcell \inst2|control_logic_unit|delay_3_my|d_trig_1|Q_out (
// Equation(s):
// \inst2|control_logic_unit|delay_3_my|d_trig_1|Q_out~regout  = DFFEA(\SPI_CS~dataout , GLOBAL(\SYS_CLK~dataout ), !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SPI_CS~dataout ),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\SYS_CLK~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|control_logic_unit|delay_3_my|d_trig_1|Q_out~regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|control_logic_unit|delay_3_my|d_trig_1|Q_out .clock_enable_mode = "false";
defparam \inst2|control_logic_unit|delay_3_my|d_trig_1|Q_out .lut_mask = "ff00";
defparam \inst2|control_logic_unit|delay_3_my|d_trig_1|Q_out .operation_mode = "normal";
defparam \inst2|control_logic_unit|delay_3_my|d_trig_1|Q_out .output_mode = "reg_only";
defparam \inst2|control_logic_unit|delay_3_my|d_trig_1|Q_out .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_C24
flex10ke_lcell \inst2|control_logic_unit|delay_3_my|d_trig_2|Q_out (
// Equation(s):
// \inst2|control_logic_unit|delay_3_my|d_trig_2|Q_out~regout  = DFFEA(\inst2|control_logic_unit|delay_3_my|d_trig_1|Q_out~regout , GLOBAL(\SYS_CLK~dataout ), !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|control_logic_unit|delay_3_my|d_trig_1|Q_out~regout ),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\SYS_CLK~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|control_logic_unit|delay_3_my|d_trig_2|Q_out~regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|control_logic_unit|delay_3_my|d_trig_2|Q_out .clock_enable_mode = "false";
defparam \inst2|control_logic_unit|delay_3_my|d_trig_2|Q_out .lut_mask = "ff00";
defparam \inst2|control_logic_unit|delay_3_my|d_trig_2|Q_out .operation_mode = "normal";
defparam \inst2|control_logic_unit|delay_3_my|d_trig_2|Q_out .output_mode = "reg_only";
defparam \inst2|control_logic_unit|delay_3_my|d_trig_2|Q_out .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_C24
flex10ke_lcell \inst2|control_logic_unit|delay_3_my|d_trig_3|Q_out (
// Equation(s):
// \inst2|control_logic_unit|delay_3_my|d_trig_3|Q_out~regout  = DFFEA(\inst2|control_logic_unit|delay_3_my|d_trig_2|Q_out~regout , GLOBAL(\SYS_CLK~dataout ), !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|control_logic_unit|delay_3_my|d_trig_2|Q_out~regout ),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\SYS_CLK~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|control_logic_unit|delay_3_my|d_trig_3|Q_out~regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|control_logic_unit|delay_3_my|d_trig_3|Q_out .clock_enable_mode = "false";
defparam \inst2|control_logic_unit|delay_3_my|d_trig_3|Q_out .lut_mask = "ff00";
defparam \inst2|control_logic_unit|delay_3_my|d_trig_3|Q_out .operation_mode = "normal";
defparam \inst2|control_logic_unit|delay_3_my|d_trig_3|Q_out .output_mode = "reg_only";
defparam \inst2|control_logic_unit|delay_3_my|d_trig_3|Q_out .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_C24
flex10ke_lcell \inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[0]~4 (
// Equation(s):
// \inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[0]~4_combout  = \inst|rg_parallel|parallel_buffer_out [12] & \inst2|control_logic_unit|delay_3_my|d_trig_2|Q_out~regout  & !\inst2|control_logic_unit|delay_3_my|d_trig_3|Q_out~regout 

	.dataa(vcc),
	.datab(\inst|rg_parallel|parallel_buffer_out [12]),
	.datac(\inst2|control_logic_unit|delay_3_my|d_trig_2|Q_out~regout ),
	.datad(\inst2|control_logic_unit|delay_3_my|d_trig_3|Q_out~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[0]~4_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[0]~4 .clock_enable_mode = "false";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[0]~4 .lut_mask = "00c0";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[0]~4 .operation_mode = "normal";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[0]~4 .output_mode = "comb_only";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[0]~4 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_B34
flex10ke_lcell \inst|rg_parallel|parallel_buffer_out[8] (
// Equation(s):
// \inst|rg_parallel|parallel_buffer_out [8] = DFFEA(\inst|rg_shift|shift_buffer_out [8], GLOBAL(\SPI_CS~dataout ), !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_shift|shift_buffer_out [8]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\SPI_CS~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|rg_parallel|parallel_buffer_out [8]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst|rg_parallel|parallel_buffer_out[8] .clock_enable_mode = "false";
defparam \inst|rg_parallel|parallel_buffer_out[8] .lut_mask = "ff00";
defparam \inst|rg_parallel|parallel_buffer_out[8] .operation_mode = "normal";
defparam \inst|rg_parallel|parallel_buffer_out[8] .output_mode = "reg_only";
defparam \inst|rg_parallel|parallel_buffer_out[8] .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_B34
flex10ke_lcell \inst|rg_parallel|parallel_buffer_out[9] (
// Equation(s):
// \inst|rg_parallel|parallel_buffer_out [9] = DFFEA(\inst|rg_shift|shift_buffer_out [9], GLOBAL(\SPI_CS~dataout ), !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_shift|shift_buffer_out [9]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\SPI_CS~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|rg_parallel|parallel_buffer_out [9]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst|rg_parallel|parallel_buffer_out[9] .clock_enable_mode = "false";
defparam \inst|rg_parallel|parallel_buffer_out[9] .lut_mask = "ff00";
defparam \inst|rg_parallel|parallel_buffer_out[9] .operation_mode = "normal";
defparam \inst|rg_parallel|parallel_buffer_out[9] .output_mode = "reg_only";
defparam \inst|rg_parallel|parallel_buffer_out[9] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_A4
flex10ke_lcell \inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[0]~5 (
// Equation(s):
// \inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[0]~5_combout  = \inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[0]~4_combout  & !\inst|rg_parallel|parallel_buffer_out [8] & 
// !\inst|rg_parallel|parallel_buffer_out [9]

	.dataa(vcc),
	.datab(\inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[0]~4_combout ),
	.datac(\inst|rg_parallel|parallel_buffer_out [8]),
	.datad(\inst|rg_parallel|parallel_buffer_out [9]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[0]~5_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[0]~5 .clock_enable_mode = "false";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[0]~5 .lut_mask = "000c";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[0]~5 .operation_mode = "normal";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[0]~5 .output_mode = "comb_only";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[0]~5 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_F15
flex10ke_lcell \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q[1] (
// Equation(s):
// \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q [1] = DFFEA(\inst|rg_parallel|parallel_buffer_out [1], \inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[0]~5_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [1]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[0]~5_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q [1]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q[1] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q[1] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q[1] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q[1] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q[1] .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_B32
flex10ke_lcell \inst|rg_parallel|parallel_buffer_out[11] (
// Equation(s):
// \inst|rg_parallel|parallel_buffer_out [11] = DFFEA(\inst|rg_shift|shift_buffer_out [11], GLOBAL(\SPI_CS~dataout ), !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_shift|shift_buffer_out [11]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\SPI_CS~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|rg_parallel|parallel_buffer_out [11]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst|rg_parallel|parallel_buffer_out[11] .clock_enable_mode = "false";
defparam \inst|rg_parallel|parallel_buffer_out[11] .lut_mask = "ff00";
defparam \inst|rg_parallel|parallel_buffer_out[11] .operation_mode = "normal";
defparam \inst|rg_parallel|parallel_buffer_out[11] .output_mode = "reg_only";
defparam \inst|rg_parallel|parallel_buffer_out[11] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_B23
flex10ke_lcell \inst|rg_parallel|parallel_buffer_out[10] (
// Equation(s):
// \inst|rg_parallel|parallel_buffer_out [10] = DFFEA(\inst|rg_shift|shift_buffer_out [10], GLOBAL(\SPI_CS~dataout ), !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_shift|shift_buffer_out [10]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\SPI_CS~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|rg_parallel|parallel_buffer_out [10]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst|rg_parallel|parallel_buffer_out[10] .clock_enable_mode = "false";
defparam \inst|rg_parallel|parallel_buffer_out[10] .lut_mask = "ff00";
defparam \inst|rg_parallel|parallel_buffer_out[10] .operation_mode = "normal";
defparam \inst|rg_parallel|parallel_buffer_out[10] .output_mode = "reg_only";
defparam \inst|rg_parallel|parallel_buffer_out[10] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_B4
flex10ke_lcell \inst2|mux_128_8|Mux0~0 (
// Equation(s):
// \inst2|mux_128_8|Mux0~0_combout  = \inst|rg_parallel|parallel_buffer_out [11] & (\inst|rg_parallel|parallel_buffer_out [10]) # !\inst|rg_parallel|parallel_buffer_out [11] & (\inst|rg_parallel|parallel_buffer_out [10] & \CH6~0  # 
// !\inst|rg_parallel|parallel_buffer_out [10] & (\CH2~0 ))

	.dataa(\inst|rg_parallel|parallel_buffer_out [11]),
	.datab(\CH6~0 ),
	.datac(\inst|rg_parallel|parallel_buffer_out [10]),
	.datad(\CH2~0 ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|mux_128_8|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|mux_128_8|Mux0~0 .clock_enable_mode = "false";
defparam \inst2|mux_128_8|Mux0~0 .lut_mask = "e5e0";
defparam \inst2|mux_128_8|Mux0~0 .operation_mode = "normal";
defparam \inst2|mux_128_8|Mux0~0 .output_mode = "comb_only";
defparam \inst2|mux_128_8|Mux0~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_B4
flex10ke_lcell \inst2|mux_128_8|Mux0~1 (
// Equation(s):
// \inst2|mux_128_8|Mux0~1_combout  = \inst|rg_parallel|parallel_buffer_out [11] & (\inst2|mux_128_8|Mux0~0_combout  & (\CH14~0 ) # !\inst2|mux_128_8|Mux0~0_combout  & \CH10~0 ) # !\inst|rg_parallel|parallel_buffer_out [11] & (\inst2|mux_128_8|Mux0~0_combout 
// )

	.dataa(\CH10~0 ),
	.datab(\inst|rg_parallel|parallel_buffer_out [11]),
	.datac(\inst2|mux_128_8|Mux0~0_combout ),
	.datad(\CH14~0 ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|mux_128_8|Mux0~1_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|mux_128_8|Mux0~1 .clock_enable_mode = "false";
defparam \inst2|mux_128_8|Mux0~1 .lut_mask = "f838";
defparam \inst2|mux_128_8|Mux0~1 .operation_mode = "normal";
defparam \inst2|mux_128_8|Mux0~1 .output_mode = "comb_only";
defparam \inst2|mux_128_8|Mux0~1 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_B4
flex10ke_lcell \inst2|mux_128_8|Mux0~2 (
// Equation(s):
// \inst2|mux_128_8|Mux0~2_combout  = \inst|rg_parallel|parallel_buffer_out [10] & (\inst|rg_parallel|parallel_buffer_out [11]) # !\inst|rg_parallel|parallel_buffer_out [10] & (\inst|rg_parallel|parallel_buffer_out [11] & \CH9~0  # 
// !\inst|rg_parallel|parallel_buffer_out [11] & (\CH1~0 ))

	.dataa(\inst|rg_parallel|parallel_buffer_out [10]),
	.datab(\CH9~0 ),
	.datac(\inst|rg_parallel|parallel_buffer_out [11]),
	.datad(\CH1~0 ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|mux_128_8|Mux0~2_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|mux_128_8|Mux0~2 .clock_enable_mode = "false";
defparam \inst2|mux_128_8|Mux0~2 .lut_mask = "e5e0";
defparam \inst2|mux_128_8|Mux0~2 .operation_mode = "normal";
defparam \inst2|mux_128_8|Mux0~2 .output_mode = "comb_only";
defparam \inst2|mux_128_8|Mux0~2 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_B4
flex10ke_lcell \inst2|mux_128_8|Mux0~3 (
// Equation(s):
// \inst2|mux_128_8|Mux0~3_combout  = \inst|rg_parallel|parallel_buffer_out [10] & (\inst2|mux_128_8|Mux0~2_combout  & (\CH13~0 ) # !\inst2|mux_128_8|Mux0~2_combout  & \CH5~0 ) # !\inst|rg_parallel|parallel_buffer_out [10] & (\inst2|mux_128_8|Mux0~2_combout 
// )

	.dataa(\CH5~0 ),
	.datab(\inst|rg_parallel|parallel_buffer_out [10]),
	.datac(\inst2|mux_128_8|Mux0~2_combout ),
	.datad(\CH13~0 ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|mux_128_8|Mux0~3_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|mux_128_8|Mux0~3 .clock_enable_mode = "false";
defparam \inst2|mux_128_8|Mux0~3 .lut_mask = "f838";
defparam \inst2|mux_128_8|Mux0~3 .operation_mode = "normal";
defparam \inst2|mux_128_8|Mux0~3 .output_mode = "comb_only";
defparam \inst2|mux_128_8|Mux0~3 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_H32
flex10ke_lcell \inst2|mux_128_8|Mux0~4 (
// Equation(s):
// \inst2|mux_128_8|Mux0~4_combout  = \inst|rg_parallel|parallel_buffer_out [11] & (\inst|rg_parallel|parallel_buffer_out [10]) # !\inst|rg_parallel|parallel_buffer_out [11] & (\inst|rg_parallel|parallel_buffer_out [10] & \CH4~0  # 
// !\inst|rg_parallel|parallel_buffer_out [10] & (\CH0~0 ))

	.dataa(\inst|rg_parallel|parallel_buffer_out [11]),
	.datab(\CH4~0 ),
	.datac(\inst|rg_parallel|parallel_buffer_out [10]),
	.datad(\CH0~0 ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|mux_128_8|Mux0~4_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|mux_128_8|Mux0~4 .clock_enable_mode = "false";
defparam \inst2|mux_128_8|Mux0~4 .lut_mask = "e5e0";
defparam \inst2|mux_128_8|Mux0~4 .operation_mode = "normal";
defparam \inst2|mux_128_8|Mux0~4 .output_mode = "comb_only";
defparam \inst2|mux_128_8|Mux0~4 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_H8
flex10ke_lcell \inst2|mux_128_8|Mux0~5 (
// Equation(s):
// \inst2|mux_128_8|Mux0~5_combout  = \inst|rg_parallel|parallel_buffer_out [11] & (\inst2|mux_128_8|Mux0~4_combout  & (\CH12~0 ) # !\inst2|mux_128_8|Mux0~4_combout  & \CH8~0 ) # !\inst|rg_parallel|parallel_buffer_out [11] & (\inst2|mux_128_8|Mux0~4_combout 
// )

	.dataa(\CH8~0 ),
	.datab(\inst|rg_parallel|parallel_buffer_out [11]),
	.datac(\inst2|mux_128_8|Mux0~4_combout ),
	.datad(\CH12~0 ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|mux_128_8|Mux0~5_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|mux_128_8|Mux0~5 .clock_enable_mode = "false";
defparam \inst2|mux_128_8|Mux0~5 .lut_mask = "f838";
defparam \inst2|mux_128_8|Mux0~5 .operation_mode = "normal";
defparam \inst2|mux_128_8|Mux0~5 .output_mode = "comb_only";
defparam \inst2|mux_128_8|Mux0~5 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_B4
flex10ke_lcell \inst2|mux_128_8|Mux0~6 (
// Equation(s):
// \inst2|mux_128_8|Mux0~6_combout  = \inst|rg_parallel|parallel_buffer_out [9] & (\inst|rg_parallel|parallel_buffer_out [8]) # !\inst|rg_parallel|parallel_buffer_out [9] & (\inst|rg_parallel|parallel_buffer_out [8] & \inst2|mux_128_8|Mux0~3_combout  # 
// !\inst|rg_parallel|parallel_buffer_out [8] & (\inst2|mux_128_8|Mux0~5_combout ))

	.dataa(\inst|rg_parallel|parallel_buffer_out [9]),
	.datab(\inst2|mux_128_8|Mux0~3_combout ),
	.datac(\inst|rg_parallel|parallel_buffer_out [8]),
	.datad(\inst2|mux_128_8|Mux0~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|mux_128_8|Mux0~6_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|mux_128_8|Mux0~6 .clock_enable_mode = "false";
defparam \inst2|mux_128_8|Mux0~6 .lut_mask = "e5e0";
defparam \inst2|mux_128_8|Mux0~6 .operation_mode = "normal";
defparam \inst2|mux_128_8|Mux0~6 .output_mode = "comb_only";
defparam \inst2|mux_128_8|Mux0~6 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_B4
flex10ke_lcell \inst2|mux_128_8|Mux0~7 (
// Equation(s):
// \inst2|mux_128_8|Mux0~7_combout  = \inst|rg_parallel|parallel_buffer_out [10] & (\inst|rg_parallel|parallel_buffer_out [11]) # !\inst|rg_parallel|parallel_buffer_out [10] & (\inst|rg_parallel|parallel_buffer_out [11] & \CH11~0  # 
// !\inst|rg_parallel|parallel_buffer_out [11] & (\CH3~0 ))

	.dataa(\inst|rg_parallel|parallel_buffer_out [10]),
	.datab(\CH11~0 ),
	.datac(\inst|rg_parallel|parallel_buffer_out [11]),
	.datad(\CH3~0 ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|mux_128_8|Mux0~7_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|mux_128_8|Mux0~7 .clock_enable_mode = "false";
defparam \inst2|mux_128_8|Mux0~7 .lut_mask = "e5e0";
defparam \inst2|mux_128_8|Mux0~7 .operation_mode = "normal";
defparam \inst2|mux_128_8|Mux0~7 .output_mode = "comb_only";
defparam \inst2|mux_128_8|Mux0~7 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_B4
flex10ke_lcell \inst2|mux_128_8|Mux0~8 (
// Equation(s):
// \inst2|mux_128_8|Mux0~8_combout  = \inst|rg_parallel|parallel_buffer_out [10] & (\inst2|mux_128_8|Mux0~7_combout  & (\CH15~0 ) # !\inst2|mux_128_8|Mux0~7_combout  & \CH7~0 ) # !\inst|rg_parallel|parallel_buffer_out [10] & (\inst2|mux_128_8|Mux0~7_combout 
// )

	.dataa(\CH7~0 ),
	.datab(\inst|rg_parallel|parallel_buffer_out [10]),
	.datac(\inst2|mux_128_8|Mux0~7_combout ),
	.datad(\CH15~0 ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|mux_128_8|Mux0~8_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|mux_128_8|Mux0~8 .clock_enable_mode = "false";
defparam \inst2|mux_128_8|Mux0~8 .lut_mask = "f838";
defparam \inst2|mux_128_8|Mux0~8 .operation_mode = "normal";
defparam \inst2|mux_128_8|Mux0~8 .output_mode = "comb_only";
defparam \inst2|mux_128_8|Mux0~8 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_B4
flex10ke_lcell \inst2|mux_128_8|Mux0~9 (
// Equation(s):
// \inst2|mux_128_8|Mux0~9_combout  = \inst|rg_parallel|parallel_buffer_out [9] & (\inst2|mux_128_8|Mux0~6_combout  & (\inst2|mux_128_8|Mux0~8_combout ) # !\inst2|mux_128_8|Mux0~6_combout  & \inst2|mux_128_8|Mux0~1_combout ) # 
// !\inst|rg_parallel|parallel_buffer_out [9] & (\inst2|mux_128_8|Mux0~6_combout )

	.dataa(\inst2|mux_128_8|Mux0~1_combout ),
	.datab(\inst|rg_parallel|parallel_buffer_out [9]),
	.datac(\inst2|mux_128_8|Mux0~6_combout ),
	.datad(\inst2|mux_128_8|Mux0~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|mux_128_8|Mux0~9_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|mux_128_8|Mux0~9 .clock_enable_mode = "false";
defparam \inst2|mux_128_8|Mux0~9 .lut_mask = "f838";
defparam \inst2|mux_128_8|Mux0~9 .operation_mode = "normal";
defparam \inst2|mux_128_8|Mux0~9 .output_mode = "comb_only";
defparam \inst2|mux_128_8|Mux0~9 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_C19
flex10ke_lcell \inst2|mux_128_8|Mux1~0 (
// Equation(s):
// \inst2|mux_128_8|Mux1~0_combout  = \inst|rg_parallel|parallel_buffer_out [10] & (\inst|rg_parallel|parallel_buffer_out [11]) # !\inst|rg_parallel|parallel_buffer_out [10] & (\inst|rg_parallel|parallel_buffer_out [11] & \CH9~1  # 
// !\inst|rg_parallel|parallel_buffer_out [11] & (\CH1~1 ))

	.dataa(\inst|rg_parallel|parallel_buffer_out [10]),
	.datab(\CH9~1 ),
	.datac(\inst|rg_parallel|parallel_buffer_out [11]),
	.datad(\CH1~1 ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|mux_128_8|Mux1~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|mux_128_8|Mux1~0 .clock_enable_mode = "false";
defparam \inst2|mux_128_8|Mux1~0 .lut_mask = "e5e0";
defparam \inst2|mux_128_8|Mux1~0 .operation_mode = "normal";
defparam \inst2|mux_128_8|Mux1~0 .output_mode = "comb_only";
defparam \inst2|mux_128_8|Mux1~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_C19
flex10ke_lcell \inst2|mux_128_8|Mux1~1 (
// Equation(s):
// \inst2|mux_128_8|Mux1~1_combout  = \inst|rg_parallel|parallel_buffer_out [10] & (\inst2|mux_128_8|Mux1~0_combout  & (\CH13~1 ) # !\inst2|mux_128_8|Mux1~0_combout  & \CH5~1 ) # !\inst|rg_parallel|parallel_buffer_out [10] & (\inst2|mux_128_8|Mux1~0_combout 
// )

	.dataa(\CH5~1 ),
	.datab(\inst|rg_parallel|parallel_buffer_out [10]),
	.datac(\inst2|mux_128_8|Mux1~0_combout ),
	.datad(\CH13~1 ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|mux_128_8|Mux1~1_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|mux_128_8|Mux1~1 .clock_enable_mode = "false";
defparam \inst2|mux_128_8|Mux1~1 .lut_mask = "f838";
defparam \inst2|mux_128_8|Mux1~1 .operation_mode = "normal";
defparam \inst2|mux_128_8|Mux1~1 .output_mode = "comb_only";
defparam \inst2|mux_128_8|Mux1~1 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_H20
flex10ke_lcell \inst2|mux_128_8|Mux1~2 (
// Equation(s):
// \inst2|mux_128_8|Mux1~2_combout  = \inst|rg_parallel|parallel_buffer_out [11] & (\inst|rg_parallel|parallel_buffer_out [10]) # !\inst|rg_parallel|parallel_buffer_out [11] & (\inst|rg_parallel|parallel_buffer_out [10] & \CH6~1  # 
// !\inst|rg_parallel|parallel_buffer_out [10] & (\CH2~1 ))

	.dataa(\inst|rg_parallel|parallel_buffer_out [11]),
	.datab(\CH6~1 ),
	.datac(\inst|rg_parallel|parallel_buffer_out [10]),
	.datad(\CH2~1 ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|mux_128_8|Mux1~2_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|mux_128_8|Mux1~2 .clock_enable_mode = "false";
defparam \inst2|mux_128_8|Mux1~2 .lut_mask = "e5e0";
defparam \inst2|mux_128_8|Mux1~2 .operation_mode = "normal";
defparam \inst2|mux_128_8|Mux1~2 .output_mode = "comb_only";
defparam \inst2|mux_128_8|Mux1~2 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_H20
flex10ke_lcell \inst2|mux_128_8|Mux1~3 (
// Equation(s):
// \inst2|mux_128_8|Mux1~3_combout  = \inst|rg_parallel|parallel_buffer_out [11] & (\inst2|mux_128_8|Mux1~2_combout  & (\CH14~1 ) # !\inst2|mux_128_8|Mux1~2_combout  & \CH10~1 ) # !\inst|rg_parallel|parallel_buffer_out [11] & (\inst2|mux_128_8|Mux1~2_combout 
// )

	.dataa(\CH10~1 ),
	.datab(\inst|rg_parallel|parallel_buffer_out [11]),
	.datac(\inst2|mux_128_8|Mux1~2_combout ),
	.datad(\CH14~1 ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|mux_128_8|Mux1~3_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|mux_128_8|Mux1~3 .clock_enable_mode = "false";
defparam \inst2|mux_128_8|Mux1~3 .lut_mask = "f838";
defparam \inst2|mux_128_8|Mux1~3 .operation_mode = "normal";
defparam \inst2|mux_128_8|Mux1~3 .output_mode = "comb_only";
defparam \inst2|mux_128_8|Mux1~3 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_C19
flex10ke_lcell \inst2|mux_128_8|Mux1~4 (
// Equation(s):
// \inst2|mux_128_8|Mux1~4_combout  = \inst|rg_parallel|parallel_buffer_out [11] & (\inst|rg_parallel|parallel_buffer_out [10]) # !\inst|rg_parallel|parallel_buffer_out [11] & (\inst|rg_parallel|parallel_buffer_out [10] & \CH4~1  # 
// !\inst|rg_parallel|parallel_buffer_out [10] & (\CH0~1 ))

	.dataa(\inst|rg_parallel|parallel_buffer_out [11]),
	.datab(\CH4~1 ),
	.datac(\inst|rg_parallel|parallel_buffer_out [10]),
	.datad(\CH0~1 ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|mux_128_8|Mux1~4_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|mux_128_8|Mux1~4 .clock_enable_mode = "false";
defparam \inst2|mux_128_8|Mux1~4 .lut_mask = "e5e0";
defparam \inst2|mux_128_8|Mux1~4 .operation_mode = "normal";
defparam \inst2|mux_128_8|Mux1~4 .output_mode = "comb_only";
defparam \inst2|mux_128_8|Mux1~4 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_C19
flex10ke_lcell \inst2|mux_128_8|Mux1~5 (
// Equation(s):
// \inst2|mux_128_8|Mux1~5_combout  = \inst|rg_parallel|parallel_buffer_out [11] & (\inst2|mux_128_8|Mux1~4_combout  & (\CH12~1 ) # !\inst2|mux_128_8|Mux1~4_combout  & \CH8~1 ) # !\inst|rg_parallel|parallel_buffer_out [11] & (\inst2|mux_128_8|Mux1~4_combout 
// )

	.dataa(\CH8~1 ),
	.datab(\inst|rg_parallel|parallel_buffer_out [11]),
	.datac(\inst2|mux_128_8|Mux1~4_combout ),
	.datad(\CH12~1 ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|mux_128_8|Mux1~5_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|mux_128_8|Mux1~5 .clock_enable_mode = "false";
defparam \inst2|mux_128_8|Mux1~5 .lut_mask = "f838";
defparam \inst2|mux_128_8|Mux1~5 .operation_mode = "normal";
defparam \inst2|mux_128_8|Mux1~5 .output_mode = "comb_only";
defparam \inst2|mux_128_8|Mux1~5 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_C19
flex10ke_lcell \inst2|mux_128_8|Mux1~6 (
// Equation(s):
// \inst2|mux_128_8|Mux1~6_combout  = \inst|rg_parallel|parallel_buffer_out [8] & (\inst|rg_parallel|parallel_buffer_out [9]) # !\inst|rg_parallel|parallel_buffer_out [8] & (\inst|rg_parallel|parallel_buffer_out [9] & \inst2|mux_128_8|Mux1~3_combout  # 
// !\inst|rg_parallel|parallel_buffer_out [9] & (\inst2|mux_128_8|Mux1~5_combout ))

	.dataa(\inst|rg_parallel|parallel_buffer_out [8]),
	.datab(\inst2|mux_128_8|Mux1~3_combout ),
	.datac(\inst|rg_parallel|parallel_buffer_out [9]),
	.datad(\inst2|mux_128_8|Mux1~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|mux_128_8|Mux1~6_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|mux_128_8|Mux1~6 .clock_enable_mode = "false";
defparam \inst2|mux_128_8|Mux1~6 .lut_mask = "e5e0";
defparam \inst2|mux_128_8|Mux1~6 .operation_mode = "normal";
defparam \inst2|mux_128_8|Mux1~6 .output_mode = "comb_only";
defparam \inst2|mux_128_8|Mux1~6 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_C19
flex10ke_lcell \inst2|mux_128_8|Mux1~7 (
// Equation(s):
// \inst2|mux_128_8|Mux1~7_combout  = \inst|rg_parallel|parallel_buffer_out [10] & (\inst|rg_parallel|parallel_buffer_out [11]) # !\inst|rg_parallel|parallel_buffer_out [10] & (\inst|rg_parallel|parallel_buffer_out [11] & \CH11~1  # 
// !\inst|rg_parallel|parallel_buffer_out [11] & (\CH3~1 ))

	.dataa(\inst|rg_parallel|parallel_buffer_out [10]),
	.datab(\CH11~1 ),
	.datac(\inst|rg_parallel|parallel_buffer_out [11]),
	.datad(\CH3~1 ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|mux_128_8|Mux1~7_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|mux_128_8|Mux1~7 .clock_enable_mode = "false";
defparam \inst2|mux_128_8|Mux1~7 .lut_mask = "e5e0";
defparam \inst2|mux_128_8|Mux1~7 .operation_mode = "normal";
defparam \inst2|mux_128_8|Mux1~7 .output_mode = "comb_only";
defparam \inst2|mux_128_8|Mux1~7 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_C19
flex10ke_lcell \inst2|mux_128_8|Mux1~8 (
// Equation(s):
// \inst2|mux_128_8|Mux1~8_combout  = \inst|rg_parallel|parallel_buffer_out [10] & (\inst2|mux_128_8|Mux1~7_combout  & (\CH15~1 ) # !\inst2|mux_128_8|Mux1~7_combout  & \CH7~1 ) # !\inst|rg_parallel|parallel_buffer_out [10] & (\inst2|mux_128_8|Mux1~7_combout 
// )

	.dataa(\CH7~1 ),
	.datab(\inst|rg_parallel|parallel_buffer_out [10]),
	.datac(\inst2|mux_128_8|Mux1~7_combout ),
	.datad(\CH15~1 ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|mux_128_8|Mux1~8_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|mux_128_8|Mux1~8 .clock_enable_mode = "false";
defparam \inst2|mux_128_8|Mux1~8 .lut_mask = "f838";
defparam \inst2|mux_128_8|Mux1~8 .operation_mode = "normal";
defparam \inst2|mux_128_8|Mux1~8 .output_mode = "comb_only";
defparam \inst2|mux_128_8|Mux1~8 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_C19
flex10ke_lcell \inst2|mux_128_8|Mux1~9 (
// Equation(s):
// \inst2|mux_128_8|Mux1~9_combout  = \inst|rg_parallel|parallel_buffer_out [8] & (\inst2|mux_128_8|Mux1~6_combout  & (\inst2|mux_128_8|Mux1~8_combout ) # !\inst2|mux_128_8|Mux1~6_combout  & \inst2|mux_128_8|Mux1~1_combout ) # 
// !\inst|rg_parallel|parallel_buffer_out [8] & (\inst2|mux_128_8|Mux1~6_combout )

	.dataa(\inst2|mux_128_8|Mux1~1_combout ),
	.datab(\inst|rg_parallel|parallel_buffer_out [8]),
	.datac(\inst2|mux_128_8|Mux1~6_combout ),
	.datad(\inst2|mux_128_8|Mux1~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|mux_128_8|Mux1~9_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|mux_128_8|Mux1~9 .clock_enable_mode = "false";
defparam \inst2|mux_128_8|Mux1~9 .lut_mask = "f838";
defparam \inst2|mux_128_8|Mux1~9 .operation_mode = "normal";
defparam \inst2|mux_128_8|Mux1~9 .output_mode = "comb_only";
defparam \inst2|mux_128_8|Mux1~9 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_F24
flex10ke_lcell \inst2|mux_128_8|Mux2~0 (
// Equation(s):
// \inst2|mux_128_8|Mux2~0_combout  = \inst|rg_parallel|parallel_buffer_out [9] & (\inst|rg_parallel|parallel_buffer_out [8]) # !\inst|rg_parallel|parallel_buffer_out [9] & (\inst|rg_parallel|parallel_buffer_out [8] & \CH9~2  # 
// !\inst|rg_parallel|parallel_buffer_out [8] & (\CH8~2 ))

	.dataa(\inst|rg_parallel|parallel_buffer_out [9]),
	.datab(\CH9~2 ),
	.datac(\inst|rg_parallel|parallel_buffer_out [8]),
	.datad(\CH8~2 ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|mux_128_8|Mux2~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|mux_128_8|Mux2~0 .clock_enable_mode = "false";
defparam \inst2|mux_128_8|Mux2~0 .lut_mask = "e5e0";
defparam \inst2|mux_128_8|Mux2~0 .operation_mode = "normal";
defparam \inst2|mux_128_8|Mux2~0 .output_mode = "comb_only";
defparam \inst2|mux_128_8|Mux2~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_F24
flex10ke_lcell \inst2|mux_128_8|Mux2~1 (
// Equation(s):
// \inst2|mux_128_8|Mux2~1_combout  = \inst|rg_parallel|parallel_buffer_out [9] & (\inst2|mux_128_8|Mux2~0_combout  & (\CH11~2 ) # !\inst2|mux_128_8|Mux2~0_combout  & \CH10~2 ) # !\inst|rg_parallel|parallel_buffer_out [9] & (\inst2|mux_128_8|Mux2~0_combout )

	.dataa(\CH10~2 ),
	.datab(\inst|rg_parallel|parallel_buffer_out [9]),
	.datac(\inst2|mux_128_8|Mux2~0_combout ),
	.datad(\CH11~2 ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|mux_128_8|Mux2~1_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|mux_128_8|Mux2~1 .clock_enable_mode = "false";
defparam \inst2|mux_128_8|Mux2~1 .lut_mask = "f838";
defparam \inst2|mux_128_8|Mux2~1 .operation_mode = "normal";
defparam \inst2|mux_128_8|Mux2~1 .output_mode = "comb_only";
defparam \inst2|mux_128_8|Mux2~1 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_F24
flex10ke_lcell \inst2|mux_128_8|Mux2~2 (
// Equation(s):
// \inst2|mux_128_8|Mux2~2_combout  = \inst|rg_parallel|parallel_buffer_out [8] & (\inst|rg_parallel|parallel_buffer_out [9]) # !\inst|rg_parallel|parallel_buffer_out [8] & (\inst|rg_parallel|parallel_buffer_out [9] & \CH6~2  # 
// !\inst|rg_parallel|parallel_buffer_out [9] & (\CH4~2 ))

	.dataa(\inst|rg_parallel|parallel_buffer_out [8]),
	.datab(\CH6~2 ),
	.datac(\inst|rg_parallel|parallel_buffer_out [9]),
	.datad(\CH4~2 ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|mux_128_8|Mux2~2_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|mux_128_8|Mux2~2 .clock_enable_mode = "false";
defparam \inst2|mux_128_8|Mux2~2 .lut_mask = "e5e0";
defparam \inst2|mux_128_8|Mux2~2 .operation_mode = "normal";
defparam \inst2|mux_128_8|Mux2~2 .output_mode = "comb_only";
defparam \inst2|mux_128_8|Mux2~2 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_F24
flex10ke_lcell \inst2|mux_128_8|Mux2~3 (
// Equation(s):
// \inst2|mux_128_8|Mux2~3_combout  = \inst|rg_parallel|parallel_buffer_out [8] & (\inst2|mux_128_8|Mux2~2_combout  & (\CH7~2 ) # !\inst2|mux_128_8|Mux2~2_combout  & \CH5~2 ) # !\inst|rg_parallel|parallel_buffer_out [8] & (\inst2|mux_128_8|Mux2~2_combout )

	.dataa(\CH5~2 ),
	.datab(\inst|rg_parallel|parallel_buffer_out [8]),
	.datac(\inst2|mux_128_8|Mux2~2_combout ),
	.datad(\CH7~2 ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|mux_128_8|Mux2~3_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|mux_128_8|Mux2~3 .clock_enable_mode = "false";
defparam \inst2|mux_128_8|Mux2~3 .lut_mask = "f838";
defparam \inst2|mux_128_8|Mux2~3 .operation_mode = "normal";
defparam \inst2|mux_128_8|Mux2~3 .output_mode = "comb_only";
defparam \inst2|mux_128_8|Mux2~3 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_F24
flex10ke_lcell \inst2|mux_128_8|Mux2~4 (
// Equation(s):
// \inst2|mux_128_8|Mux2~4_combout  = \inst|rg_parallel|parallel_buffer_out [9] & (\inst|rg_parallel|parallel_buffer_out [8]) # !\inst|rg_parallel|parallel_buffer_out [9] & (\inst|rg_parallel|parallel_buffer_out [8] & \CH1~2  # 
// !\inst|rg_parallel|parallel_buffer_out [8] & (\CH0~2 ))

	.dataa(\inst|rg_parallel|parallel_buffer_out [9]),
	.datab(\CH1~2 ),
	.datac(\inst|rg_parallel|parallel_buffer_out [8]),
	.datad(\CH0~2 ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|mux_128_8|Mux2~4_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|mux_128_8|Mux2~4 .clock_enable_mode = "false";
defparam \inst2|mux_128_8|Mux2~4 .lut_mask = "e5e0";
defparam \inst2|mux_128_8|Mux2~4 .operation_mode = "normal";
defparam \inst2|mux_128_8|Mux2~4 .output_mode = "comb_only";
defparam \inst2|mux_128_8|Mux2~4 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_F24
flex10ke_lcell \inst2|mux_128_8|Mux2~5 (
// Equation(s):
// \inst2|mux_128_8|Mux2~5_combout  = \inst|rg_parallel|parallel_buffer_out [9] & (\inst2|mux_128_8|Mux2~4_combout  & (\CH3~2 ) # !\inst2|mux_128_8|Mux2~4_combout  & \CH2~2 ) # !\inst|rg_parallel|parallel_buffer_out [9] & (\inst2|mux_128_8|Mux2~4_combout )

	.dataa(\CH2~2 ),
	.datab(\inst|rg_parallel|parallel_buffer_out [9]),
	.datac(\inst2|mux_128_8|Mux2~4_combout ),
	.datad(\CH3~2 ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|mux_128_8|Mux2~5_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|mux_128_8|Mux2~5 .clock_enable_mode = "false";
defparam \inst2|mux_128_8|Mux2~5 .lut_mask = "f838";
defparam \inst2|mux_128_8|Mux2~5 .operation_mode = "normal";
defparam \inst2|mux_128_8|Mux2~5 .output_mode = "comb_only";
defparam \inst2|mux_128_8|Mux2~5 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_F24
flex10ke_lcell \inst2|mux_128_8|Mux2~6 (
// Equation(s):
// \inst2|mux_128_8|Mux2~6_combout  = \inst|rg_parallel|parallel_buffer_out [11] & (\inst|rg_parallel|parallel_buffer_out [10]) # !\inst|rg_parallel|parallel_buffer_out [11] & (\inst|rg_parallel|parallel_buffer_out [10] & \inst2|mux_128_8|Mux2~3_combout  # 
// !\inst|rg_parallel|parallel_buffer_out [10] & (\inst2|mux_128_8|Mux2~5_combout ))

	.dataa(\inst|rg_parallel|parallel_buffer_out [11]),
	.datab(\inst2|mux_128_8|Mux2~3_combout ),
	.datac(\inst|rg_parallel|parallel_buffer_out [10]),
	.datad(\inst2|mux_128_8|Mux2~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|mux_128_8|Mux2~6_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|mux_128_8|Mux2~6 .clock_enable_mode = "false";
defparam \inst2|mux_128_8|Mux2~6 .lut_mask = "e5e0";
defparam \inst2|mux_128_8|Mux2~6 .operation_mode = "normal";
defparam \inst2|mux_128_8|Mux2~6 .output_mode = "comb_only";
defparam \inst2|mux_128_8|Mux2~6 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_A29
flex10ke_lcell \inst2|mux_128_8|Mux2~7 (
// Equation(s):
// \inst2|mux_128_8|Mux2~7_combout  = \inst|rg_parallel|parallel_buffer_out [8] & (\inst|rg_parallel|parallel_buffer_out [9]) # !\inst|rg_parallel|parallel_buffer_out [8] & (\inst|rg_parallel|parallel_buffer_out [9] & \CH14~2  # 
// !\inst|rg_parallel|parallel_buffer_out [9] & (\CH12~2 ))

	.dataa(\inst|rg_parallel|parallel_buffer_out [8]),
	.datab(\CH14~2 ),
	.datac(\inst|rg_parallel|parallel_buffer_out [9]),
	.datad(\CH12~2 ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|mux_128_8|Mux2~7_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|mux_128_8|Mux2~7 .clock_enable_mode = "false";
defparam \inst2|mux_128_8|Mux2~7 .lut_mask = "e5e0";
defparam \inst2|mux_128_8|Mux2~7 .operation_mode = "normal";
defparam \inst2|mux_128_8|Mux2~7 .output_mode = "comb_only";
defparam \inst2|mux_128_8|Mux2~7 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_A29
flex10ke_lcell \inst2|mux_128_8|Mux2~8 (
// Equation(s):
// \inst2|mux_128_8|Mux2~8_combout  = \inst|rg_parallel|parallel_buffer_out [8] & (\inst2|mux_128_8|Mux2~7_combout  & (\CH15~2 ) # !\inst2|mux_128_8|Mux2~7_combout  & \CH13~2 ) # !\inst|rg_parallel|parallel_buffer_out [8] & (\inst2|mux_128_8|Mux2~7_combout )

	.dataa(\CH13~2 ),
	.datab(\inst|rg_parallel|parallel_buffer_out [8]),
	.datac(\inst2|mux_128_8|Mux2~7_combout ),
	.datad(\CH15~2 ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|mux_128_8|Mux2~8_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|mux_128_8|Mux2~8 .clock_enable_mode = "false";
defparam \inst2|mux_128_8|Mux2~8 .lut_mask = "f838";
defparam \inst2|mux_128_8|Mux2~8 .operation_mode = "normal";
defparam \inst2|mux_128_8|Mux2~8 .output_mode = "comb_only";
defparam \inst2|mux_128_8|Mux2~8 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_F24
flex10ke_lcell \inst2|mux_128_8|Mux2~9 (
// Equation(s):
// \inst2|mux_128_8|Mux2~9_combout  = \inst|rg_parallel|parallel_buffer_out [11] & (\inst2|mux_128_8|Mux2~6_combout  & (\inst2|mux_128_8|Mux2~8_combout ) # !\inst2|mux_128_8|Mux2~6_combout  & \inst2|mux_128_8|Mux2~1_combout ) # 
// !\inst|rg_parallel|parallel_buffer_out [11] & (\inst2|mux_128_8|Mux2~6_combout )

	.dataa(\inst2|mux_128_8|Mux2~1_combout ),
	.datab(\inst|rg_parallel|parallel_buffer_out [11]),
	.datac(\inst2|mux_128_8|Mux2~6_combout ),
	.datad(\inst2|mux_128_8|Mux2~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|mux_128_8|Mux2~9_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|mux_128_8|Mux2~9 .clock_enable_mode = "false";
defparam \inst2|mux_128_8|Mux2~9 .lut_mask = "f838";
defparam \inst2|mux_128_8|Mux2~9 .operation_mode = "normal";
defparam \inst2|mux_128_8|Mux2~9 .output_mode = "comb_only";
defparam \inst2|mux_128_8|Mux2~9 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_J28
flex10ke_lcell \inst2|mux_128_8|Mux3~0 (
// Equation(s):
// \inst2|mux_128_8|Mux3~0_combout  = \inst|rg_parallel|parallel_buffer_out [10] & (\inst|rg_parallel|parallel_buffer_out [11]) # !\inst|rg_parallel|parallel_buffer_out [10] & (\inst|rg_parallel|parallel_buffer_out [11] & \CH10~3  # 
// !\inst|rg_parallel|parallel_buffer_out [11] & (\CH2~3 ))

	.dataa(\inst|rg_parallel|parallel_buffer_out [10]),
	.datab(\CH10~3 ),
	.datac(\inst|rg_parallel|parallel_buffer_out [11]),
	.datad(\CH2~3 ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|mux_128_8|Mux3~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|mux_128_8|Mux3~0 .clock_enable_mode = "false";
defparam \inst2|mux_128_8|Mux3~0 .lut_mask = "e5e0";
defparam \inst2|mux_128_8|Mux3~0 .operation_mode = "normal";
defparam \inst2|mux_128_8|Mux3~0 .output_mode = "comb_only";
defparam \inst2|mux_128_8|Mux3~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_J28
flex10ke_lcell \inst2|mux_128_8|Mux3~1 (
// Equation(s):
// \inst2|mux_128_8|Mux3~1_combout  = \inst|rg_parallel|parallel_buffer_out [10] & (\inst2|mux_128_8|Mux3~0_combout  & (\CH14~3 ) # !\inst2|mux_128_8|Mux3~0_combout  & \CH6~3 ) # !\inst|rg_parallel|parallel_buffer_out [10] & (\inst2|mux_128_8|Mux3~0_combout 
// )

	.dataa(\CH6~3 ),
	.datab(\inst|rg_parallel|parallel_buffer_out [10]),
	.datac(\inst2|mux_128_8|Mux3~0_combout ),
	.datad(\CH14~3 ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|mux_128_8|Mux3~1_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|mux_128_8|Mux3~1 .clock_enable_mode = "false";
defparam \inst2|mux_128_8|Mux3~1 .lut_mask = "f838";
defparam \inst2|mux_128_8|Mux3~1 .operation_mode = "normal";
defparam \inst2|mux_128_8|Mux3~1 .output_mode = "comb_only";
defparam \inst2|mux_128_8|Mux3~1 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_J28
flex10ke_lcell \inst2|mux_128_8|Mux3~2 (
// Equation(s):
// \inst2|mux_128_8|Mux3~2_combout  = \inst|rg_parallel|parallel_buffer_out [11] & (\inst|rg_parallel|parallel_buffer_out [10]) # !\inst|rg_parallel|parallel_buffer_out [11] & (\inst|rg_parallel|parallel_buffer_out [10] & \CH5~3  # 
// !\inst|rg_parallel|parallel_buffer_out [10] & (\CH1~3 ))

	.dataa(\inst|rg_parallel|parallel_buffer_out [11]),
	.datab(\CH5~3 ),
	.datac(\inst|rg_parallel|parallel_buffer_out [10]),
	.datad(\CH1~3 ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|mux_128_8|Mux3~2_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|mux_128_8|Mux3~2 .clock_enable_mode = "false";
defparam \inst2|mux_128_8|Mux3~2 .lut_mask = "e5e0";
defparam \inst2|mux_128_8|Mux3~2 .operation_mode = "normal";
defparam \inst2|mux_128_8|Mux3~2 .output_mode = "comb_only";
defparam \inst2|mux_128_8|Mux3~2 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_J28
flex10ke_lcell \inst2|mux_128_8|Mux3~3 (
// Equation(s):
// \inst2|mux_128_8|Mux3~3_combout  = \inst|rg_parallel|parallel_buffer_out [11] & (\inst2|mux_128_8|Mux3~2_combout  & (\CH13~3 ) # !\inst2|mux_128_8|Mux3~2_combout  & \CH9~3 ) # !\inst|rg_parallel|parallel_buffer_out [11] & (\inst2|mux_128_8|Mux3~2_combout 
// )

	.dataa(\CH9~3 ),
	.datab(\inst|rg_parallel|parallel_buffer_out [11]),
	.datac(\inst2|mux_128_8|Mux3~2_combout ),
	.datad(\CH13~3 ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|mux_128_8|Mux3~3_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|mux_128_8|Mux3~3 .clock_enable_mode = "false";
defparam \inst2|mux_128_8|Mux3~3 .lut_mask = "f838";
defparam \inst2|mux_128_8|Mux3~3 .operation_mode = "normal";
defparam \inst2|mux_128_8|Mux3~3 .output_mode = "comb_only";
defparam \inst2|mux_128_8|Mux3~3 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_J28
flex10ke_lcell \inst2|mux_128_8|Mux3~4 (
// Equation(s):
// \inst2|mux_128_8|Mux3~4_combout  = \inst|rg_parallel|parallel_buffer_out [10] & (\inst|rg_parallel|parallel_buffer_out [11]) # !\inst|rg_parallel|parallel_buffer_out [10] & (\inst|rg_parallel|parallel_buffer_out [11] & \CH8~3  # 
// !\inst|rg_parallel|parallel_buffer_out [11] & (\CH0~3 ))

	.dataa(\inst|rg_parallel|parallel_buffer_out [10]),
	.datab(\CH8~3 ),
	.datac(\inst|rg_parallel|parallel_buffer_out [11]),
	.datad(\CH0~3 ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|mux_128_8|Mux3~4_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|mux_128_8|Mux3~4 .clock_enable_mode = "false";
defparam \inst2|mux_128_8|Mux3~4 .lut_mask = "e5e0";
defparam \inst2|mux_128_8|Mux3~4 .operation_mode = "normal";
defparam \inst2|mux_128_8|Mux3~4 .output_mode = "comb_only";
defparam \inst2|mux_128_8|Mux3~4 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_J28
flex10ke_lcell \inst2|mux_128_8|Mux3~5 (
// Equation(s):
// \inst2|mux_128_8|Mux3~5_combout  = \inst|rg_parallel|parallel_buffer_out [10] & (\inst2|mux_128_8|Mux3~4_combout  & (\CH12~3 ) # !\inst2|mux_128_8|Mux3~4_combout  & \CH4~3 ) # !\inst|rg_parallel|parallel_buffer_out [10] & (\inst2|mux_128_8|Mux3~4_combout 
// )

	.dataa(\CH4~3 ),
	.datab(\inst|rg_parallel|parallel_buffer_out [10]),
	.datac(\inst2|mux_128_8|Mux3~4_combout ),
	.datad(\CH12~3 ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|mux_128_8|Mux3~5_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|mux_128_8|Mux3~5 .clock_enable_mode = "false";
defparam \inst2|mux_128_8|Mux3~5 .lut_mask = "f838";
defparam \inst2|mux_128_8|Mux3~5 .operation_mode = "normal";
defparam \inst2|mux_128_8|Mux3~5 .output_mode = "comb_only";
defparam \inst2|mux_128_8|Mux3~5 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_J28
flex10ke_lcell \inst2|mux_128_8|Mux3~6 (
// Equation(s):
// \inst2|mux_128_8|Mux3~6_combout  = \inst|rg_parallel|parallel_buffer_out [9] & (\inst|rg_parallel|parallel_buffer_out [8]) # !\inst|rg_parallel|parallel_buffer_out [9] & (\inst|rg_parallel|parallel_buffer_out [8] & \inst2|mux_128_8|Mux3~3_combout  # 
// !\inst|rg_parallel|parallel_buffer_out [8] & (\inst2|mux_128_8|Mux3~5_combout ))

	.dataa(\inst|rg_parallel|parallel_buffer_out [9]),
	.datab(\inst2|mux_128_8|Mux3~3_combout ),
	.datac(\inst|rg_parallel|parallel_buffer_out [8]),
	.datad(\inst2|mux_128_8|Mux3~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|mux_128_8|Mux3~6_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|mux_128_8|Mux3~6 .clock_enable_mode = "false";
defparam \inst2|mux_128_8|Mux3~6 .lut_mask = "e5e0";
defparam \inst2|mux_128_8|Mux3~6 .operation_mode = "normal";
defparam \inst2|mux_128_8|Mux3~6 .output_mode = "comb_only";
defparam \inst2|mux_128_8|Mux3~6 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_H20
flex10ke_lcell \inst2|mux_128_8|Mux3~7 (
// Equation(s):
// \inst2|mux_128_8|Mux3~7_combout  = \inst|rg_parallel|parallel_buffer_out [11] & (\inst|rg_parallel|parallel_buffer_out [10]) # !\inst|rg_parallel|parallel_buffer_out [11] & (\inst|rg_parallel|parallel_buffer_out [10] & \CH7~3  # 
// !\inst|rg_parallel|parallel_buffer_out [10] & (\CH3~3 ))

	.dataa(\inst|rg_parallel|parallel_buffer_out [11]),
	.datab(\CH7~3 ),
	.datac(\inst|rg_parallel|parallel_buffer_out [10]),
	.datad(\CH3~3 ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|mux_128_8|Mux3~7_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|mux_128_8|Mux3~7 .clock_enable_mode = "false";
defparam \inst2|mux_128_8|Mux3~7 .lut_mask = "e5e0";
defparam \inst2|mux_128_8|Mux3~7 .operation_mode = "normal";
defparam \inst2|mux_128_8|Mux3~7 .output_mode = "comb_only";
defparam \inst2|mux_128_8|Mux3~7 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_H20
flex10ke_lcell \inst2|mux_128_8|Mux3~8 (
// Equation(s):
// \inst2|mux_128_8|Mux3~8_combout  = \inst|rg_parallel|parallel_buffer_out [11] & (\inst2|mux_128_8|Mux3~7_combout  & (\CH15~3 ) # !\inst2|mux_128_8|Mux3~7_combout  & \CH11~3 ) # !\inst|rg_parallel|parallel_buffer_out [11] & (\inst2|mux_128_8|Mux3~7_combout 
// )

	.dataa(\CH11~3 ),
	.datab(\inst|rg_parallel|parallel_buffer_out [11]),
	.datac(\inst2|mux_128_8|Mux3~7_combout ),
	.datad(\CH15~3 ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|mux_128_8|Mux3~8_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|mux_128_8|Mux3~8 .clock_enable_mode = "false";
defparam \inst2|mux_128_8|Mux3~8 .lut_mask = "f838";
defparam \inst2|mux_128_8|Mux3~8 .operation_mode = "normal";
defparam \inst2|mux_128_8|Mux3~8 .output_mode = "comb_only";
defparam \inst2|mux_128_8|Mux3~8 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_J28
flex10ke_lcell \inst2|mux_128_8|Mux3~9 (
// Equation(s):
// \inst2|mux_128_8|Mux3~9_combout  = \inst|rg_parallel|parallel_buffer_out [9] & (\inst2|mux_128_8|Mux3~6_combout  & (\inst2|mux_128_8|Mux3~8_combout ) # !\inst2|mux_128_8|Mux3~6_combout  & \inst2|mux_128_8|Mux3~1_combout ) # 
// !\inst|rg_parallel|parallel_buffer_out [9] & (\inst2|mux_128_8|Mux3~6_combout )

	.dataa(\inst2|mux_128_8|Mux3~1_combout ),
	.datab(\inst|rg_parallel|parallel_buffer_out [9]),
	.datac(\inst2|mux_128_8|Mux3~6_combout ),
	.datad(\inst2|mux_128_8|Mux3~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|mux_128_8|Mux3~9_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|mux_128_8|Mux3~9 .clock_enable_mode = "false";
defparam \inst2|mux_128_8|Mux3~9 .lut_mask = "f838";
defparam \inst2|mux_128_8|Mux3~9 .operation_mode = "normal";
defparam \inst2|mux_128_8|Mux3~9 .output_mode = "comb_only";
defparam \inst2|mux_128_8|Mux3~9 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_A7
flex10ke_lcell \inst2|mux_128_8|Mux4~0 (
// Equation(s):
// \inst2|mux_128_8|Mux4~0_combout  = \inst|rg_parallel|parallel_buffer_out [9] & (\inst|rg_parallel|parallel_buffer_out [8]) # !\inst|rg_parallel|parallel_buffer_out [9] & (\inst|rg_parallel|parallel_buffer_out [8] & \CH5~4  # 
// !\inst|rg_parallel|parallel_buffer_out [8] & (\CH4~4 ))

	.dataa(\inst|rg_parallel|parallel_buffer_out [9]),
	.datab(\CH5~4 ),
	.datac(\inst|rg_parallel|parallel_buffer_out [8]),
	.datad(\CH4~4 ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|mux_128_8|Mux4~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|mux_128_8|Mux4~0 .clock_enable_mode = "false";
defparam \inst2|mux_128_8|Mux4~0 .lut_mask = "e5e0";
defparam \inst2|mux_128_8|Mux4~0 .operation_mode = "normal";
defparam \inst2|mux_128_8|Mux4~0 .output_mode = "comb_only";
defparam \inst2|mux_128_8|Mux4~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_A7
flex10ke_lcell \inst2|mux_128_8|Mux4~1 (
// Equation(s):
// \inst2|mux_128_8|Mux4~1_combout  = \inst|rg_parallel|parallel_buffer_out [9] & (\inst2|mux_128_8|Mux4~0_combout  & (\CH7~4 ) # !\inst2|mux_128_8|Mux4~0_combout  & \CH6~4 ) # !\inst|rg_parallel|parallel_buffer_out [9] & (\inst2|mux_128_8|Mux4~0_combout )

	.dataa(\CH6~4 ),
	.datab(\inst|rg_parallel|parallel_buffer_out [9]),
	.datac(\inst2|mux_128_8|Mux4~0_combout ),
	.datad(\CH7~4 ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|mux_128_8|Mux4~1_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|mux_128_8|Mux4~1 .clock_enable_mode = "false";
defparam \inst2|mux_128_8|Mux4~1 .lut_mask = "f838";
defparam \inst2|mux_128_8|Mux4~1 .operation_mode = "normal";
defparam \inst2|mux_128_8|Mux4~1 .output_mode = "comb_only";
defparam \inst2|mux_128_8|Mux4~1 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_A17
flex10ke_lcell \inst2|mux_128_8|Mux4~2 (
// Equation(s):
// \inst2|mux_128_8|Mux4~2_combout  = \inst|rg_parallel|parallel_buffer_out [8] & (\inst|rg_parallel|parallel_buffer_out [9]) # !\inst|rg_parallel|parallel_buffer_out [8] & (\inst|rg_parallel|parallel_buffer_out [9] & \CH10~4  # 
// !\inst|rg_parallel|parallel_buffer_out [9] & (\CH8~4 ))

	.dataa(\inst|rg_parallel|parallel_buffer_out [8]),
	.datab(\CH10~4 ),
	.datac(\inst|rg_parallel|parallel_buffer_out [9]),
	.datad(\CH8~4 ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|mux_128_8|Mux4~2_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|mux_128_8|Mux4~2 .clock_enable_mode = "false";
defparam \inst2|mux_128_8|Mux4~2 .lut_mask = "e5e0";
defparam \inst2|mux_128_8|Mux4~2 .operation_mode = "normal";
defparam \inst2|mux_128_8|Mux4~2 .output_mode = "comb_only";
defparam \inst2|mux_128_8|Mux4~2 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_A17
flex10ke_lcell \inst2|mux_128_8|Mux4~3 (
// Equation(s):
// \inst2|mux_128_8|Mux4~3_combout  = \inst|rg_parallel|parallel_buffer_out [8] & (\inst2|mux_128_8|Mux4~2_combout  & (\CH11~4 ) # !\inst2|mux_128_8|Mux4~2_combout  & \CH9~4 ) # !\inst|rg_parallel|parallel_buffer_out [8] & (\inst2|mux_128_8|Mux4~2_combout )

	.dataa(\CH9~4 ),
	.datab(\inst|rg_parallel|parallel_buffer_out [8]),
	.datac(\inst2|mux_128_8|Mux4~2_combout ),
	.datad(\CH11~4 ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|mux_128_8|Mux4~3_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|mux_128_8|Mux4~3 .clock_enable_mode = "false";
defparam \inst2|mux_128_8|Mux4~3 .lut_mask = "f838";
defparam \inst2|mux_128_8|Mux4~3 .operation_mode = "normal";
defparam \inst2|mux_128_8|Mux4~3 .output_mode = "comb_only";
defparam \inst2|mux_128_8|Mux4~3 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_A17
flex10ke_lcell \inst2|mux_128_8|Mux4~4 (
// Equation(s):
// \inst2|mux_128_8|Mux4~4_combout  = \inst|rg_parallel|parallel_buffer_out [8] & (\inst|rg_parallel|parallel_buffer_out [9]) # !\inst|rg_parallel|parallel_buffer_out [8] & (\inst|rg_parallel|parallel_buffer_out [9] & \CH2~4  # 
// !\inst|rg_parallel|parallel_buffer_out [9] & (\CH0~4 ))

	.dataa(\inst|rg_parallel|parallel_buffer_out [8]),
	.datab(\CH2~4 ),
	.datac(\inst|rg_parallel|parallel_buffer_out [9]),
	.datad(\CH0~4 ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|mux_128_8|Mux4~4_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|mux_128_8|Mux4~4 .clock_enable_mode = "false";
defparam \inst2|mux_128_8|Mux4~4 .lut_mask = "e5e0";
defparam \inst2|mux_128_8|Mux4~4 .operation_mode = "normal";
defparam \inst2|mux_128_8|Mux4~4 .output_mode = "comb_only";
defparam \inst2|mux_128_8|Mux4~4 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_A17
flex10ke_lcell \inst2|mux_128_8|Mux4~5 (
// Equation(s):
// \inst2|mux_128_8|Mux4~5_combout  = \inst|rg_parallel|parallel_buffer_out [8] & (\inst2|mux_128_8|Mux4~4_combout  & (\CH3~4 ) # !\inst2|mux_128_8|Mux4~4_combout  & \CH1~4 ) # !\inst|rg_parallel|parallel_buffer_out [8] & (\inst2|mux_128_8|Mux4~4_combout )

	.dataa(\CH1~4 ),
	.datab(\inst|rg_parallel|parallel_buffer_out [8]),
	.datac(\inst2|mux_128_8|Mux4~4_combout ),
	.datad(\CH3~4 ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|mux_128_8|Mux4~5_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|mux_128_8|Mux4~5 .clock_enable_mode = "false";
defparam \inst2|mux_128_8|Mux4~5 .lut_mask = "f838";
defparam \inst2|mux_128_8|Mux4~5 .operation_mode = "normal";
defparam \inst2|mux_128_8|Mux4~5 .output_mode = "comb_only";
defparam \inst2|mux_128_8|Mux4~5 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_A17
flex10ke_lcell \inst2|mux_128_8|Mux4~6 (
// Equation(s):
// \inst2|mux_128_8|Mux4~6_combout  = \inst|rg_parallel|parallel_buffer_out [10] & (\inst|rg_parallel|parallel_buffer_out [11]) # !\inst|rg_parallel|parallel_buffer_out [10] & (\inst|rg_parallel|parallel_buffer_out [11] & \inst2|mux_128_8|Mux4~3_combout  # 
// !\inst|rg_parallel|parallel_buffer_out [11] & (\inst2|mux_128_8|Mux4~5_combout ))

	.dataa(\inst|rg_parallel|parallel_buffer_out [10]),
	.datab(\inst2|mux_128_8|Mux4~3_combout ),
	.datac(\inst|rg_parallel|parallel_buffer_out [11]),
	.datad(\inst2|mux_128_8|Mux4~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|mux_128_8|Mux4~6_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|mux_128_8|Mux4~6 .clock_enable_mode = "false";
defparam \inst2|mux_128_8|Mux4~6 .lut_mask = "e5e0";
defparam \inst2|mux_128_8|Mux4~6 .operation_mode = "normal";
defparam \inst2|mux_128_8|Mux4~6 .output_mode = "comb_only";
defparam \inst2|mux_128_8|Mux4~6 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_A17
flex10ke_lcell \inst2|mux_128_8|Mux4~7 (
// Equation(s):
// \inst2|mux_128_8|Mux4~7_combout  = \inst|rg_parallel|parallel_buffer_out [9] & (\inst|rg_parallel|parallel_buffer_out [8]) # !\inst|rg_parallel|parallel_buffer_out [9] & (\inst|rg_parallel|parallel_buffer_out [8] & \CH13~4  # 
// !\inst|rg_parallel|parallel_buffer_out [8] & (\CH12~4 ))

	.dataa(\inst|rg_parallel|parallel_buffer_out [9]),
	.datab(\CH13~4 ),
	.datac(\inst|rg_parallel|parallel_buffer_out [8]),
	.datad(\CH12~4 ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|mux_128_8|Mux4~7_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|mux_128_8|Mux4~7 .clock_enable_mode = "false";
defparam \inst2|mux_128_8|Mux4~7 .lut_mask = "e5e0";
defparam \inst2|mux_128_8|Mux4~7 .operation_mode = "normal";
defparam \inst2|mux_128_8|Mux4~7 .output_mode = "comb_only";
defparam \inst2|mux_128_8|Mux4~7 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_A17
flex10ke_lcell \inst2|mux_128_8|Mux4~8 (
// Equation(s):
// \inst2|mux_128_8|Mux4~8_combout  = \inst|rg_parallel|parallel_buffer_out [9] & (\inst2|mux_128_8|Mux4~7_combout  & (\CH15~4 ) # !\inst2|mux_128_8|Mux4~7_combout  & \CH14~4 ) # !\inst|rg_parallel|parallel_buffer_out [9] & (\inst2|mux_128_8|Mux4~7_combout )

	.dataa(\CH14~4 ),
	.datab(\inst|rg_parallel|parallel_buffer_out [9]),
	.datac(\inst2|mux_128_8|Mux4~7_combout ),
	.datad(\CH15~4 ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|mux_128_8|Mux4~8_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|mux_128_8|Mux4~8 .clock_enable_mode = "false";
defparam \inst2|mux_128_8|Mux4~8 .lut_mask = "f838";
defparam \inst2|mux_128_8|Mux4~8 .operation_mode = "normal";
defparam \inst2|mux_128_8|Mux4~8 .output_mode = "comb_only";
defparam \inst2|mux_128_8|Mux4~8 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_A17
flex10ke_lcell \inst2|mux_128_8|Mux4~9 (
// Equation(s):
// \inst2|mux_128_8|Mux4~9_combout  = \inst|rg_parallel|parallel_buffer_out [10] & (\inst2|mux_128_8|Mux4~6_combout  & (\inst2|mux_128_8|Mux4~8_combout ) # !\inst2|mux_128_8|Mux4~6_combout  & \inst2|mux_128_8|Mux4~1_combout ) # 
// !\inst|rg_parallel|parallel_buffer_out [10] & (\inst2|mux_128_8|Mux4~6_combout )

	.dataa(\inst2|mux_128_8|Mux4~1_combout ),
	.datab(\inst|rg_parallel|parallel_buffer_out [10]),
	.datac(\inst2|mux_128_8|Mux4~6_combout ),
	.datad(\inst2|mux_128_8|Mux4~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|mux_128_8|Mux4~9_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|mux_128_8|Mux4~9 .clock_enable_mode = "false";
defparam \inst2|mux_128_8|Mux4~9 .lut_mask = "f838";
defparam \inst2|mux_128_8|Mux4~9 .operation_mode = "normal";
defparam \inst2|mux_128_8|Mux4~9 .output_mode = "comb_only";
defparam \inst2|mux_128_8|Mux4~9 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_A27
flex10ke_lcell \inst2|mux_128_8|Mux5~0 (
// Equation(s):
// \inst2|mux_128_8|Mux5~0_combout  = \inst|rg_parallel|parallel_buffer_out [10] & (\inst|rg_parallel|parallel_buffer_out [11]) # !\inst|rg_parallel|parallel_buffer_out [10] & (\inst|rg_parallel|parallel_buffer_out [11] & \CH9~5  # 
// !\inst|rg_parallel|parallel_buffer_out [11] & (\CH1~5 ))

	.dataa(\inst|rg_parallel|parallel_buffer_out [10]),
	.datab(\CH9~5 ),
	.datac(\inst|rg_parallel|parallel_buffer_out [11]),
	.datad(\CH1~5 ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|mux_128_8|Mux5~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|mux_128_8|Mux5~0 .clock_enable_mode = "false";
defparam \inst2|mux_128_8|Mux5~0 .lut_mask = "e5e0";
defparam \inst2|mux_128_8|Mux5~0 .operation_mode = "normal";
defparam \inst2|mux_128_8|Mux5~0 .output_mode = "comb_only";
defparam \inst2|mux_128_8|Mux5~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_A27
flex10ke_lcell \inst2|mux_128_8|Mux5~1 (
// Equation(s):
// \inst2|mux_128_8|Mux5~1_combout  = \inst|rg_parallel|parallel_buffer_out [10] & (\inst2|mux_128_8|Mux5~0_combout  & (\CH13~5 ) # !\inst2|mux_128_8|Mux5~0_combout  & \CH5~5 ) # !\inst|rg_parallel|parallel_buffer_out [10] & (\inst2|mux_128_8|Mux5~0_combout 
// )

	.dataa(\CH5~5 ),
	.datab(\inst|rg_parallel|parallel_buffer_out [10]),
	.datac(\inst2|mux_128_8|Mux5~0_combout ),
	.datad(\CH13~5 ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|mux_128_8|Mux5~1_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|mux_128_8|Mux5~1 .clock_enable_mode = "false";
defparam \inst2|mux_128_8|Mux5~1 .lut_mask = "f838";
defparam \inst2|mux_128_8|Mux5~1 .operation_mode = "normal";
defparam \inst2|mux_128_8|Mux5~1 .output_mode = "comb_only";
defparam \inst2|mux_128_8|Mux5~1 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_H20
flex10ke_lcell \inst2|mux_128_8|Mux5~2 (
// Equation(s):
// \inst2|mux_128_8|Mux5~2_combout  = \inst|rg_parallel|parallel_buffer_out [11] & (\inst|rg_parallel|parallel_buffer_out [10]) # !\inst|rg_parallel|parallel_buffer_out [11] & (\inst|rg_parallel|parallel_buffer_out [10] & \CH6~5  # 
// !\inst|rg_parallel|parallel_buffer_out [10] & (\CH2~5 ))

	.dataa(\inst|rg_parallel|parallel_buffer_out [11]),
	.datab(\CH6~5 ),
	.datac(\inst|rg_parallel|parallel_buffer_out [10]),
	.datad(\CH2~5 ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|mux_128_8|Mux5~2_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|mux_128_8|Mux5~2 .clock_enable_mode = "false";
defparam \inst2|mux_128_8|Mux5~2 .lut_mask = "e5e0";
defparam \inst2|mux_128_8|Mux5~2 .operation_mode = "normal";
defparam \inst2|mux_128_8|Mux5~2 .output_mode = "comb_only";
defparam \inst2|mux_128_8|Mux5~2 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_G23
flex10ke_lcell \inst2|mux_128_8|Mux5~3 (
// Equation(s):
// \inst2|mux_128_8|Mux5~3_combout  = \inst|rg_parallel|parallel_buffer_out [11] & (\inst2|mux_128_8|Mux5~2_combout  & (\CH14~5 ) # !\inst2|mux_128_8|Mux5~2_combout  & \CH10~5 ) # !\inst|rg_parallel|parallel_buffer_out [11] & (\inst2|mux_128_8|Mux5~2_combout 
// )

	.dataa(\CH10~5 ),
	.datab(\inst|rg_parallel|parallel_buffer_out [11]),
	.datac(\inst2|mux_128_8|Mux5~2_combout ),
	.datad(\CH14~5 ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|mux_128_8|Mux5~3_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|mux_128_8|Mux5~3 .clock_enable_mode = "false";
defparam \inst2|mux_128_8|Mux5~3 .lut_mask = "f838";
defparam \inst2|mux_128_8|Mux5~3 .operation_mode = "normal";
defparam \inst2|mux_128_8|Mux5~3 .output_mode = "comb_only";
defparam \inst2|mux_128_8|Mux5~3 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_A27
flex10ke_lcell \inst2|mux_128_8|Mux5~4 (
// Equation(s):
// \inst2|mux_128_8|Mux5~4_combout  = \inst|rg_parallel|parallel_buffer_out [11] & (\inst|rg_parallel|parallel_buffer_out [10]) # !\inst|rg_parallel|parallel_buffer_out [11] & (\inst|rg_parallel|parallel_buffer_out [10] & \CH4~5  # 
// !\inst|rg_parallel|parallel_buffer_out [10] & (\CH0~5 ))

	.dataa(\inst|rg_parallel|parallel_buffer_out [11]),
	.datab(\CH4~5 ),
	.datac(\inst|rg_parallel|parallel_buffer_out [10]),
	.datad(\CH0~5 ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|mux_128_8|Mux5~4_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|mux_128_8|Mux5~4 .clock_enable_mode = "false";
defparam \inst2|mux_128_8|Mux5~4 .lut_mask = "e5e0";
defparam \inst2|mux_128_8|Mux5~4 .operation_mode = "normal";
defparam \inst2|mux_128_8|Mux5~4 .output_mode = "comb_only";
defparam \inst2|mux_128_8|Mux5~4 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_A27
flex10ke_lcell \inst2|mux_128_8|Mux5~5 (
// Equation(s):
// \inst2|mux_128_8|Mux5~5_combout  = \inst|rg_parallel|parallel_buffer_out [11] & (\inst2|mux_128_8|Mux5~4_combout  & (\CH12~5 ) # !\inst2|mux_128_8|Mux5~4_combout  & \CH8~5 ) # !\inst|rg_parallel|parallel_buffer_out [11] & (\inst2|mux_128_8|Mux5~4_combout 
// )

	.dataa(\CH8~5 ),
	.datab(\inst|rg_parallel|parallel_buffer_out [11]),
	.datac(\inst2|mux_128_8|Mux5~4_combout ),
	.datad(\CH12~5 ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|mux_128_8|Mux5~5_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|mux_128_8|Mux5~5 .clock_enable_mode = "false";
defparam \inst2|mux_128_8|Mux5~5 .lut_mask = "f838";
defparam \inst2|mux_128_8|Mux5~5 .operation_mode = "normal";
defparam \inst2|mux_128_8|Mux5~5 .output_mode = "comb_only";
defparam \inst2|mux_128_8|Mux5~5 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_A27
flex10ke_lcell \inst2|mux_128_8|Mux5~6 (
// Equation(s):
// \inst2|mux_128_8|Mux5~6_combout  = \inst|rg_parallel|parallel_buffer_out [8] & (\inst|rg_parallel|parallel_buffer_out [9]) # !\inst|rg_parallel|parallel_buffer_out [8] & (\inst|rg_parallel|parallel_buffer_out [9] & \inst2|mux_128_8|Mux5~3_combout  # 
// !\inst|rg_parallel|parallel_buffer_out [9] & (\inst2|mux_128_8|Mux5~5_combout ))

	.dataa(\inst|rg_parallel|parallel_buffer_out [8]),
	.datab(\inst2|mux_128_8|Mux5~3_combout ),
	.datac(\inst|rg_parallel|parallel_buffer_out [9]),
	.datad(\inst2|mux_128_8|Mux5~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|mux_128_8|Mux5~6_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|mux_128_8|Mux5~6 .clock_enable_mode = "false";
defparam \inst2|mux_128_8|Mux5~6 .lut_mask = "e5e0";
defparam \inst2|mux_128_8|Mux5~6 .operation_mode = "normal";
defparam \inst2|mux_128_8|Mux5~6 .output_mode = "comb_only";
defparam \inst2|mux_128_8|Mux5~6 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_A27
flex10ke_lcell \inst2|mux_128_8|Mux5~7 (
// Equation(s):
// \inst2|mux_128_8|Mux5~7_combout  = \inst|rg_parallel|parallel_buffer_out [10] & (\inst|rg_parallel|parallel_buffer_out [11]) # !\inst|rg_parallel|parallel_buffer_out [10] & (\inst|rg_parallel|parallel_buffer_out [11] & \CH11~5  # 
// !\inst|rg_parallel|parallel_buffer_out [11] & (\CH3~5 ))

	.dataa(\inst|rg_parallel|parallel_buffer_out [10]),
	.datab(\CH11~5 ),
	.datac(\inst|rg_parallel|parallel_buffer_out [11]),
	.datad(\CH3~5 ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|mux_128_8|Mux5~7_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|mux_128_8|Mux5~7 .clock_enable_mode = "false";
defparam \inst2|mux_128_8|Mux5~7 .lut_mask = "e5e0";
defparam \inst2|mux_128_8|Mux5~7 .operation_mode = "normal";
defparam \inst2|mux_128_8|Mux5~7 .output_mode = "comb_only";
defparam \inst2|mux_128_8|Mux5~7 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_A27
flex10ke_lcell \inst2|mux_128_8|Mux5~8 (
// Equation(s):
// \inst2|mux_128_8|Mux5~8_combout  = \inst|rg_parallel|parallel_buffer_out [10] & (\inst2|mux_128_8|Mux5~7_combout  & (\CH15~5 ) # !\inst2|mux_128_8|Mux5~7_combout  & \CH7~5 ) # !\inst|rg_parallel|parallel_buffer_out [10] & (\inst2|mux_128_8|Mux5~7_combout 
// )

	.dataa(\CH7~5 ),
	.datab(\inst|rg_parallel|parallel_buffer_out [10]),
	.datac(\inst2|mux_128_8|Mux5~7_combout ),
	.datad(\CH15~5 ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|mux_128_8|Mux5~8_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|mux_128_8|Mux5~8 .clock_enable_mode = "false";
defparam \inst2|mux_128_8|Mux5~8 .lut_mask = "f838";
defparam \inst2|mux_128_8|Mux5~8 .operation_mode = "normal";
defparam \inst2|mux_128_8|Mux5~8 .output_mode = "comb_only";
defparam \inst2|mux_128_8|Mux5~8 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_A27
flex10ke_lcell \inst2|mux_128_8|Mux5~9 (
// Equation(s):
// \inst2|mux_128_8|Mux5~9_combout  = \inst|rg_parallel|parallel_buffer_out [8] & (\inst2|mux_128_8|Mux5~6_combout  & (\inst2|mux_128_8|Mux5~8_combout ) # !\inst2|mux_128_8|Mux5~6_combout  & \inst2|mux_128_8|Mux5~1_combout ) # 
// !\inst|rg_parallel|parallel_buffer_out [8] & (\inst2|mux_128_8|Mux5~6_combout )

	.dataa(\inst2|mux_128_8|Mux5~1_combout ),
	.datab(\inst|rg_parallel|parallel_buffer_out [8]),
	.datac(\inst2|mux_128_8|Mux5~6_combout ),
	.datad(\inst2|mux_128_8|Mux5~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|mux_128_8|Mux5~9_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|mux_128_8|Mux5~9 .clock_enable_mode = "false";
defparam \inst2|mux_128_8|Mux5~9 .lut_mask = "f838";
defparam \inst2|mux_128_8|Mux5~9 .operation_mode = "normal";
defparam \inst2|mux_128_8|Mux5~9 .output_mode = "comb_only";
defparam \inst2|mux_128_8|Mux5~9 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_G31
flex10ke_lcell \inst2|mux_128_8|Mux6~0 (
// Equation(s):
// \inst2|mux_128_8|Mux6~0_combout  = \inst|rg_parallel|parallel_buffer_out [9] & (\inst|rg_parallel|parallel_buffer_out [8]) # !\inst|rg_parallel|parallel_buffer_out [9] & (\inst|rg_parallel|parallel_buffer_out [8] & \CH9~6  # 
// !\inst|rg_parallel|parallel_buffer_out [8] & (\CH8~6 ))

	.dataa(\inst|rg_parallel|parallel_buffer_out [9]),
	.datab(\CH9~6 ),
	.datac(\inst|rg_parallel|parallel_buffer_out [8]),
	.datad(\CH8~6 ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|mux_128_8|Mux6~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|mux_128_8|Mux6~0 .clock_enable_mode = "false";
defparam \inst2|mux_128_8|Mux6~0 .lut_mask = "e5e0";
defparam \inst2|mux_128_8|Mux6~0 .operation_mode = "normal";
defparam \inst2|mux_128_8|Mux6~0 .output_mode = "comb_only";
defparam \inst2|mux_128_8|Mux6~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_G31
flex10ke_lcell \inst2|mux_128_8|Mux6~1 (
// Equation(s):
// \inst2|mux_128_8|Mux6~1_combout  = \inst|rg_parallel|parallel_buffer_out [9] & (\inst2|mux_128_8|Mux6~0_combout  & (\CH11~6 ) # !\inst2|mux_128_8|Mux6~0_combout  & \CH10~6 ) # !\inst|rg_parallel|parallel_buffer_out [9] & (\inst2|mux_128_8|Mux6~0_combout )

	.dataa(\CH10~6 ),
	.datab(\inst|rg_parallel|parallel_buffer_out [9]),
	.datac(\inst2|mux_128_8|Mux6~0_combout ),
	.datad(\CH11~6 ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|mux_128_8|Mux6~1_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|mux_128_8|Mux6~1 .clock_enable_mode = "false";
defparam \inst2|mux_128_8|Mux6~1 .lut_mask = "f838";
defparam \inst2|mux_128_8|Mux6~1 .operation_mode = "normal";
defparam \inst2|mux_128_8|Mux6~1 .output_mode = "comb_only";
defparam \inst2|mux_128_8|Mux6~1 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_E28
flex10ke_lcell \inst2|mux_128_8|Mux6~2 (
// Equation(s):
// \inst2|mux_128_8|Mux6~2_combout  = \inst|rg_parallel|parallel_buffer_out [8] & (\inst|rg_parallel|parallel_buffer_out [9]) # !\inst|rg_parallel|parallel_buffer_out [8] & (\inst|rg_parallel|parallel_buffer_out [9] & \CH6~6  # 
// !\inst|rg_parallel|parallel_buffer_out [9] & (\CH4~6 ))

	.dataa(\inst|rg_parallel|parallel_buffer_out [8]),
	.datab(\CH6~6 ),
	.datac(\inst|rg_parallel|parallel_buffer_out [9]),
	.datad(\CH4~6 ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|mux_128_8|Mux6~2_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|mux_128_8|Mux6~2 .clock_enable_mode = "false";
defparam \inst2|mux_128_8|Mux6~2 .lut_mask = "e5e0";
defparam \inst2|mux_128_8|Mux6~2 .operation_mode = "normal";
defparam \inst2|mux_128_8|Mux6~2 .output_mode = "comb_only";
defparam \inst2|mux_128_8|Mux6~2 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_E28
flex10ke_lcell \inst2|mux_128_8|Mux6~3 (
// Equation(s):
// \inst2|mux_128_8|Mux6~3_combout  = \inst|rg_parallel|parallel_buffer_out [8] & (\inst2|mux_128_8|Mux6~2_combout  & (\CH7~6 ) # !\inst2|mux_128_8|Mux6~2_combout  & \CH5~6 ) # !\inst|rg_parallel|parallel_buffer_out [8] & (\inst2|mux_128_8|Mux6~2_combout )

	.dataa(\CH5~6 ),
	.datab(\inst|rg_parallel|parallel_buffer_out [8]),
	.datac(\inst2|mux_128_8|Mux6~2_combout ),
	.datad(\CH7~6 ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|mux_128_8|Mux6~3_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|mux_128_8|Mux6~3 .clock_enable_mode = "false";
defparam \inst2|mux_128_8|Mux6~3 .lut_mask = "f838";
defparam \inst2|mux_128_8|Mux6~3 .operation_mode = "normal";
defparam \inst2|mux_128_8|Mux6~3 .output_mode = "comb_only";
defparam \inst2|mux_128_8|Mux6~3 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_E28
flex10ke_lcell \inst2|mux_128_8|Mux6~4 (
// Equation(s):
// \inst2|mux_128_8|Mux6~4_combout  = \inst|rg_parallel|parallel_buffer_out [9] & (\inst|rg_parallel|parallel_buffer_out [8]) # !\inst|rg_parallel|parallel_buffer_out [9] & (\inst|rg_parallel|parallel_buffer_out [8] & \CH1~6  # 
// !\inst|rg_parallel|parallel_buffer_out [8] & (\CH0~6 ))

	.dataa(\inst|rg_parallel|parallel_buffer_out [9]),
	.datab(\CH1~6 ),
	.datac(\inst|rg_parallel|parallel_buffer_out [8]),
	.datad(\CH0~6 ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|mux_128_8|Mux6~4_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|mux_128_8|Mux6~4 .clock_enable_mode = "false";
defparam \inst2|mux_128_8|Mux6~4 .lut_mask = "e5e0";
defparam \inst2|mux_128_8|Mux6~4 .operation_mode = "normal";
defparam \inst2|mux_128_8|Mux6~4 .output_mode = "comb_only";
defparam \inst2|mux_128_8|Mux6~4 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_E28
flex10ke_lcell \inst2|mux_128_8|Mux6~5 (
// Equation(s):
// \inst2|mux_128_8|Mux6~5_combout  = \inst|rg_parallel|parallel_buffer_out [9] & (\inst2|mux_128_8|Mux6~4_combout  & (\CH3~6 ) # !\inst2|mux_128_8|Mux6~4_combout  & \CH2~6 ) # !\inst|rg_parallel|parallel_buffer_out [9] & (\inst2|mux_128_8|Mux6~4_combout )

	.dataa(\CH2~6 ),
	.datab(\inst|rg_parallel|parallel_buffer_out [9]),
	.datac(\inst2|mux_128_8|Mux6~4_combout ),
	.datad(\CH3~6 ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|mux_128_8|Mux6~5_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|mux_128_8|Mux6~5 .clock_enable_mode = "false";
defparam \inst2|mux_128_8|Mux6~5 .lut_mask = "f838";
defparam \inst2|mux_128_8|Mux6~5 .operation_mode = "normal";
defparam \inst2|mux_128_8|Mux6~5 .output_mode = "comb_only";
defparam \inst2|mux_128_8|Mux6~5 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_E28
flex10ke_lcell \inst2|mux_128_8|Mux6~6 (
// Equation(s):
// \inst2|mux_128_8|Mux6~6_combout  = \inst|rg_parallel|parallel_buffer_out [11] & (\inst|rg_parallel|parallel_buffer_out [10]) # !\inst|rg_parallel|parallel_buffer_out [11] & (\inst|rg_parallel|parallel_buffer_out [10] & \inst2|mux_128_8|Mux6~3_combout  # 
// !\inst|rg_parallel|parallel_buffer_out [10] & (\inst2|mux_128_8|Mux6~5_combout ))

	.dataa(\inst|rg_parallel|parallel_buffer_out [11]),
	.datab(\inst2|mux_128_8|Mux6~3_combout ),
	.datac(\inst|rg_parallel|parallel_buffer_out [10]),
	.datad(\inst2|mux_128_8|Mux6~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|mux_128_8|Mux6~6_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|mux_128_8|Mux6~6 .clock_enable_mode = "false";
defparam \inst2|mux_128_8|Mux6~6 .lut_mask = "e5e0";
defparam \inst2|mux_128_8|Mux6~6 .operation_mode = "normal";
defparam \inst2|mux_128_8|Mux6~6 .output_mode = "comb_only";
defparam \inst2|mux_128_8|Mux6~6 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_G31
flex10ke_lcell \inst2|mux_128_8|Mux6~7 (
// Equation(s):
// \inst2|mux_128_8|Mux6~7_combout  = \inst|rg_parallel|parallel_buffer_out [8] & (\inst|rg_parallel|parallel_buffer_out [9]) # !\inst|rg_parallel|parallel_buffer_out [8] & (\inst|rg_parallel|parallel_buffer_out [9] & \CH14~6  # 
// !\inst|rg_parallel|parallel_buffer_out [9] & (\CH12~6 ))

	.dataa(\inst|rg_parallel|parallel_buffer_out [8]),
	.datab(\CH14~6 ),
	.datac(\inst|rg_parallel|parallel_buffer_out [9]),
	.datad(\CH12~6 ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|mux_128_8|Mux6~7_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|mux_128_8|Mux6~7 .clock_enable_mode = "false";
defparam \inst2|mux_128_8|Mux6~7 .lut_mask = "e5e0";
defparam \inst2|mux_128_8|Mux6~7 .operation_mode = "normal";
defparam \inst2|mux_128_8|Mux6~7 .output_mode = "comb_only";
defparam \inst2|mux_128_8|Mux6~7 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_G31
flex10ke_lcell \inst2|mux_128_8|Mux6~8 (
// Equation(s):
// \inst2|mux_128_8|Mux6~8_combout  = \inst|rg_parallel|parallel_buffer_out [8] & (\inst2|mux_128_8|Mux6~7_combout  & (\CH15~6 ) # !\inst2|mux_128_8|Mux6~7_combout  & \CH13~6 ) # !\inst|rg_parallel|parallel_buffer_out [8] & (\inst2|mux_128_8|Mux6~7_combout )

	.dataa(\CH13~6 ),
	.datab(\inst|rg_parallel|parallel_buffer_out [8]),
	.datac(\inst2|mux_128_8|Mux6~7_combout ),
	.datad(\CH15~6 ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|mux_128_8|Mux6~8_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|mux_128_8|Mux6~8 .clock_enable_mode = "false";
defparam \inst2|mux_128_8|Mux6~8 .lut_mask = "f838";
defparam \inst2|mux_128_8|Mux6~8 .operation_mode = "normal";
defparam \inst2|mux_128_8|Mux6~8 .output_mode = "comb_only";
defparam \inst2|mux_128_8|Mux6~8 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_G31
flex10ke_lcell \inst2|mux_128_8|Mux6~9 (
// Equation(s):
// \inst2|mux_128_8|Mux6~9_combout  = \inst|rg_parallel|parallel_buffer_out [11] & (\inst2|mux_128_8|Mux6~6_combout  & (\inst2|mux_128_8|Mux6~8_combout ) # !\inst2|mux_128_8|Mux6~6_combout  & \inst2|mux_128_8|Mux6~1_combout ) # 
// !\inst|rg_parallel|parallel_buffer_out [11] & (\inst2|mux_128_8|Mux6~6_combout )

	.dataa(\inst2|mux_128_8|Mux6~1_combout ),
	.datab(\inst|rg_parallel|parallel_buffer_out [11]),
	.datac(\inst2|mux_128_8|Mux6~6_combout ),
	.datad(\inst2|mux_128_8|Mux6~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|mux_128_8|Mux6~9_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|mux_128_8|Mux6~9 .clock_enable_mode = "false";
defparam \inst2|mux_128_8|Mux6~9 .lut_mask = "f838";
defparam \inst2|mux_128_8|Mux6~9 .operation_mode = "normal";
defparam \inst2|mux_128_8|Mux6~9 .output_mode = "comb_only";
defparam \inst2|mux_128_8|Mux6~9 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_D23
flex10ke_lcell \inst2|mux_128_8|Mux7~0 (
// Equation(s):
// \inst2|mux_128_8|Mux7~0_combout  = \inst|rg_parallel|parallel_buffer_out [10] & (\inst|rg_parallel|parallel_buffer_out [11]) # !\inst|rg_parallel|parallel_buffer_out [10] & (\inst|rg_parallel|parallel_buffer_out [11] & \CH10~7  # 
// !\inst|rg_parallel|parallel_buffer_out [11] & (\CH2~7 ))

	.dataa(\inst|rg_parallel|parallel_buffer_out [10]),
	.datab(\CH10~7 ),
	.datac(\inst|rg_parallel|parallel_buffer_out [11]),
	.datad(\CH2~7 ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|mux_128_8|Mux7~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|mux_128_8|Mux7~0 .clock_enable_mode = "false";
defparam \inst2|mux_128_8|Mux7~0 .lut_mask = "e5e0";
defparam \inst2|mux_128_8|Mux7~0 .operation_mode = "normal";
defparam \inst2|mux_128_8|Mux7~0 .output_mode = "comb_only";
defparam \inst2|mux_128_8|Mux7~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_D23
flex10ke_lcell \inst2|mux_128_8|Mux7~1 (
// Equation(s):
// \inst2|mux_128_8|Mux7~1_combout  = \inst|rg_parallel|parallel_buffer_out [10] & (\inst2|mux_128_8|Mux7~0_combout  & (\CH14~7 ) # !\inst2|mux_128_8|Mux7~0_combout  & \CH6~7 ) # !\inst|rg_parallel|parallel_buffer_out [10] & (\inst2|mux_128_8|Mux7~0_combout 
// )

	.dataa(\CH6~7 ),
	.datab(\inst|rg_parallel|parallel_buffer_out [10]),
	.datac(\inst2|mux_128_8|Mux7~0_combout ),
	.datad(\CH14~7 ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|mux_128_8|Mux7~1_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|mux_128_8|Mux7~1 .clock_enable_mode = "false";
defparam \inst2|mux_128_8|Mux7~1 .lut_mask = "f838";
defparam \inst2|mux_128_8|Mux7~1 .operation_mode = "normal";
defparam \inst2|mux_128_8|Mux7~1 .output_mode = "comb_only";
defparam \inst2|mux_128_8|Mux7~1 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_F20
flex10ke_lcell \inst2|mux_128_8|Mux7~2 (
// Equation(s):
// \inst2|mux_128_8|Mux7~2_combout  = \inst|rg_parallel|parallel_buffer_out [11] & (\inst|rg_parallel|parallel_buffer_out [10]) # !\inst|rg_parallel|parallel_buffer_out [11] & (\inst|rg_parallel|parallel_buffer_out [10] & \CH5~7  # 
// !\inst|rg_parallel|parallel_buffer_out [10] & (\CH1~7 ))

	.dataa(\inst|rg_parallel|parallel_buffer_out [11]),
	.datab(\CH5~7 ),
	.datac(\inst|rg_parallel|parallel_buffer_out [10]),
	.datad(\CH1~7 ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|mux_128_8|Mux7~2_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|mux_128_8|Mux7~2 .clock_enable_mode = "false";
defparam \inst2|mux_128_8|Mux7~2 .lut_mask = "e5e0";
defparam \inst2|mux_128_8|Mux7~2 .operation_mode = "normal";
defparam \inst2|mux_128_8|Mux7~2 .output_mode = "comb_only";
defparam \inst2|mux_128_8|Mux7~2 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_H12
flex10ke_lcell \inst2|mux_128_8|Mux7~3 (
// Equation(s):
// \inst2|mux_128_8|Mux7~3_combout  = \inst|rg_parallel|parallel_buffer_out [11] & (\inst2|mux_128_8|Mux7~2_combout  & (\CH13~7 ) # !\inst2|mux_128_8|Mux7~2_combout  & \CH9~7 ) # !\inst|rg_parallel|parallel_buffer_out [11] & (\inst2|mux_128_8|Mux7~2_combout 
// )

	.dataa(\CH9~7 ),
	.datab(\inst|rg_parallel|parallel_buffer_out [11]),
	.datac(\inst2|mux_128_8|Mux7~2_combout ),
	.datad(\CH13~7 ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|mux_128_8|Mux7~3_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|mux_128_8|Mux7~3 .clock_enable_mode = "false";
defparam \inst2|mux_128_8|Mux7~3 .lut_mask = "f838";
defparam \inst2|mux_128_8|Mux7~3 .operation_mode = "normal";
defparam \inst2|mux_128_8|Mux7~3 .output_mode = "comb_only";
defparam \inst2|mux_128_8|Mux7~3 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_D23
flex10ke_lcell \inst2|mux_128_8|Mux7~4 (
// Equation(s):
// \inst2|mux_128_8|Mux7~4_combout  = \inst|rg_parallel|parallel_buffer_out [10] & (\inst|rg_parallel|parallel_buffer_out [11]) # !\inst|rg_parallel|parallel_buffer_out [10] & (\inst|rg_parallel|parallel_buffer_out [11] & \CH8~7  # 
// !\inst|rg_parallel|parallel_buffer_out [11] & (\CH0~7 ))

	.dataa(\inst|rg_parallel|parallel_buffer_out [10]),
	.datab(\CH8~7 ),
	.datac(\inst|rg_parallel|parallel_buffer_out [11]),
	.datad(\CH0~7 ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|mux_128_8|Mux7~4_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|mux_128_8|Mux7~4 .clock_enable_mode = "false";
defparam \inst2|mux_128_8|Mux7~4 .lut_mask = "e5e0";
defparam \inst2|mux_128_8|Mux7~4 .operation_mode = "normal";
defparam \inst2|mux_128_8|Mux7~4 .output_mode = "comb_only";
defparam \inst2|mux_128_8|Mux7~4 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_D23
flex10ke_lcell \inst2|mux_128_8|Mux7~5 (
// Equation(s):
// \inst2|mux_128_8|Mux7~5_combout  = \inst|rg_parallel|parallel_buffer_out [10] & (\inst2|mux_128_8|Mux7~4_combout  & (\CH12~7 ) # !\inst2|mux_128_8|Mux7~4_combout  & \CH4~7 ) # !\inst|rg_parallel|parallel_buffer_out [10] & (\inst2|mux_128_8|Mux7~4_combout 
// )

	.dataa(\CH4~7 ),
	.datab(\inst|rg_parallel|parallel_buffer_out [10]),
	.datac(\inst2|mux_128_8|Mux7~4_combout ),
	.datad(\CH12~7 ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|mux_128_8|Mux7~5_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|mux_128_8|Mux7~5 .clock_enable_mode = "false";
defparam \inst2|mux_128_8|Mux7~5 .lut_mask = "f838";
defparam \inst2|mux_128_8|Mux7~5 .operation_mode = "normal";
defparam \inst2|mux_128_8|Mux7~5 .output_mode = "comb_only";
defparam \inst2|mux_128_8|Mux7~5 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_D23
flex10ke_lcell \inst2|mux_128_8|Mux7~6 (
// Equation(s):
// \inst2|mux_128_8|Mux7~6_combout  = \inst|rg_parallel|parallel_buffer_out [9] & (\inst|rg_parallel|parallel_buffer_out [8]) # !\inst|rg_parallel|parallel_buffer_out [9] & (\inst|rg_parallel|parallel_buffer_out [8] & \inst2|mux_128_8|Mux7~3_combout  # 
// !\inst|rg_parallel|parallel_buffer_out [8] & (\inst2|mux_128_8|Mux7~5_combout ))

	.dataa(\inst|rg_parallel|parallel_buffer_out [9]),
	.datab(\inst2|mux_128_8|Mux7~3_combout ),
	.datac(\inst|rg_parallel|parallel_buffer_out [8]),
	.datad(\inst2|mux_128_8|Mux7~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|mux_128_8|Mux7~6_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|mux_128_8|Mux7~6 .clock_enable_mode = "false";
defparam \inst2|mux_128_8|Mux7~6 .lut_mask = "e5e0";
defparam \inst2|mux_128_8|Mux7~6 .operation_mode = "normal";
defparam \inst2|mux_128_8|Mux7~6 .output_mode = "comb_only";
defparam \inst2|mux_128_8|Mux7~6 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_D23
flex10ke_lcell \inst2|mux_128_8|Mux7~7 (
// Equation(s):
// \inst2|mux_128_8|Mux7~7_combout  = \inst|rg_parallel|parallel_buffer_out [11] & (\inst|rg_parallel|parallel_buffer_out [10]) # !\inst|rg_parallel|parallel_buffer_out [11] & (\inst|rg_parallel|parallel_buffer_out [10] & \CH7~7  # 
// !\inst|rg_parallel|parallel_buffer_out [10] & (\CH3~7 ))

	.dataa(\inst|rg_parallel|parallel_buffer_out [11]),
	.datab(\CH7~7 ),
	.datac(\inst|rg_parallel|parallel_buffer_out [10]),
	.datad(\CH3~7 ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|mux_128_8|Mux7~7_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|mux_128_8|Mux7~7 .clock_enable_mode = "false";
defparam \inst2|mux_128_8|Mux7~7 .lut_mask = "e5e0";
defparam \inst2|mux_128_8|Mux7~7 .operation_mode = "normal";
defparam \inst2|mux_128_8|Mux7~7 .output_mode = "comb_only";
defparam \inst2|mux_128_8|Mux7~7 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_D23
flex10ke_lcell \inst2|mux_128_8|Mux7~8 (
// Equation(s):
// \inst2|mux_128_8|Mux7~8_combout  = \inst|rg_parallel|parallel_buffer_out [11] & (\inst2|mux_128_8|Mux7~7_combout  & (\CH15~7 ) # !\inst2|mux_128_8|Mux7~7_combout  & \CH11~7 ) # !\inst|rg_parallel|parallel_buffer_out [11] & (\inst2|mux_128_8|Mux7~7_combout 
// )

	.dataa(\CH11~7 ),
	.datab(\inst|rg_parallel|parallel_buffer_out [11]),
	.datac(\inst2|mux_128_8|Mux7~7_combout ),
	.datad(\CH15~7 ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|mux_128_8|Mux7~8_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|mux_128_8|Mux7~8 .clock_enable_mode = "false";
defparam \inst2|mux_128_8|Mux7~8 .lut_mask = "f838";
defparam \inst2|mux_128_8|Mux7~8 .operation_mode = "normal";
defparam \inst2|mux_128_8|Mux7~8 .output_mode = "comb_only";
defparam \inst2|mux_128_8|Mux7~8 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_D23
flex10ke_lcell \inst2|mux_128_8|Mux7~9 (
// Equation(s):
// \inst2|mux_128_8|Mux7~9_combout  = \inst|rg_parallel|parallel_buffer_out [9] & (\inst2|mux_128_8|Mux7~6_combout  & (\inst2|mux_128_8|Mux7~8_combout ) # !\inst2|mux_128_8|Mux7~6_combout  & \inst2|mux_128_8|Mux7~1_combout ) # 
// !\inst|rg_parallel|parallel_buffer_out [9] & (\inst2|mux_128_8|Mux7~6_combout )

	.dataa(\inst2|mux_128_8|Mux7~1_combout ),
	.datab(\inst|rg_parallel|parallel_buffer_out [9]),
	.datac(\inst2|mux_128_8|Mux7~6_combout ),
	.datad(\inst2|mux_128_8|Mux7~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|mux_128_8|Mux7~9_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|mux_128_8|Mux7~9 .clock_enable_mode = "false";
defparam \inst2|mux_128_8|Mux7~9 .lut_mask = "f838";
defparam \inst2|mux_128_8|Mux7~9 .operation_mode = "normal";
defparam \inst2|mux_128_8|Mux7~9 .output_mode = "comb_only";
defparam \inst2|mux_128_8|Mux7~9 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_E23
flex10ke_lcell \inst|rg_parallel|parallel_buffer_out[3] (
// Equation(s):
// \inst|rg_parallel|parallel_buffer_out [3] = DFFEA(\inst|rg_shift|shift_buffer_out [3], GLOBAL(\SPI_CS~dataout ), !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_shift|shift_buffer_out [3]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\SPI_CS~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|rg_parallel|parallel_buffer_out [3]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst|rg_parallel|parallel_buffer_out[3] .clock_enable_mode = "false";
defparam \inst|rg_parallel|parallel_buffer_out[3] .lut_mask = "ff00";
defparam \inst|rg_parallel|parallel_buffer_out[3] .operation_mode = "normal";
defparam \inst|rg_parallel|parallel_buffer_out[3] .output_mode = "reg_only";
defparam \inst|rg_parallel|parallel_buffer_out[3] .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_E14
flex10ke_lcell \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q[3] (
// Equation(s):
// \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q [3] = DFFEA(\inst|rg_parallel|parallel_buffer_out [3], \inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[0]~5_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [3]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[0]~5_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q [3]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q[3] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q[3] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q[3] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q[3] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q[3] .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_B17
flex10ke_lcell \inst|rg_parallel|parallel_buffer_out[5] (
// Equation(s):
// \inst|rg_parallel|parallel_buffer_out [5] = DFFEA(\inst|rg_shift|shift_buffer_out [5], GLOBAL(\SPI_CS~dataout ), !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_shift|shift_buffer_out [5]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\SPI_CS~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|rg_parallel|parallel_buffer_out [5]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst|rg_parallel|parallel_buffer_out[5] .clock_enable_mode = "false";
defparam \inst|rg_parallel|parallel_buffer_out[5] .lut_mask = "ff00";
defparam \inst|rg_parallel|parallel_buffer_out[5] .operation_mode = "normal";
defparam \inst|rg_parallel|parallel_buffer_out[5] .output_mode = "reg_only";
defparam \inst|rg_parallel|parallel_buffer_out[5] .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_G34
flex10ke_lcell \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q[5] (
// Equation(s):
// \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q [5] = DFFEA(\inst|rg_parallel|parallel_buffer_out [5], \inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[0]~5_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [5]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[0]~5_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q [5]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q[5] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q[5] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q[5] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q[5] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q[5] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_E25
flex10ke_lcell \inst|rg_parallel|parallel_buffer_out[7] (
// Equation(s):
// \inst|rg_parallel|parallel_buffer_out [7] = DFFEA(\inst|rg_shift|shift_buffer_out [7], GLOBAL(\SPI_CS~dataout ), !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_shift|shift_buffer_out [7]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\SPI_CS~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|rg_parallel|parallel_buffer_out [7]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst|rg_parallel|parallel_buffer_out[7] .clock_enable_mode = "false";
defparam \inst|rg_parallel|parallel_buffer_out[7] .lut_mask = "ff00";
defparam \inst|rg_parallel|parallel_buffer_out[7] .operation_mode = "normal";
defparam \inst|rg_parallel|parallel_buffer_out[7] .output_mode = "reg_only";
defparam \inst|rg_parallel|parallel_buffer_out[7] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_F10
flex10ke_lcell \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q[7] (
// Equation(s):
// \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q [7] = DFFEA(\inst|rg_parallel|parallel_buffer_out [7], \inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[0]~5_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [7]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[0]~5_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q [7]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q[7] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q[7] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q[7] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q[7] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q[7] .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_A34
flex10ke_lcell \inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[1]~6 (
// Equation(s):
// \inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[1]~6_combout  = \inst|rg_parallel|parallel_buffer_out [8] & \inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[0]~4_combout  & 
// !\inst|rg_parallel|parallel_buffer_out [9]

	.dataa(vcc),
	.datab(\inst|rg_parallel|parallel_buffer_out [8]),
	.datac(\inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[0]~4_combout ),
	.datad(\inst|rg_parallel|parallel_buffer_out [9]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[1]~6_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[1]~6 .clock_enable_mode = "false";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[1]~6 .lut_mask = "00c0";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[1]~6 .operation_mode = "normal";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[1]~6 .output_mode = "comb_only";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[1]~6 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_C23
flex10ke_lcell \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q[1] (
// Equation(s):
// \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q [1] = DFFEA(\inst|rg_parallel|parallel_buffer_out [1], \inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[1]~6_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [1]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[1]~6_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q [1]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q[1] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q[1] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q[1] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q[1] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q[1] .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_B30
flex10ke_lcell \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q[3] (
// Equation(s):
// \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q [3] = DFFEA(\inst|rg_parallel|parallel_buffer_out [3], \inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[1]~6_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [3]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[1]~6_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q [3]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q[3] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q[3] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q[3] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q[3] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q[3] .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_C34
flex10ke_lcell \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q[5] (
// Equation(s):
// \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q [5] = DFFEA(\inst|rg_parallel|parallel_buffer_out [5], \inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[1]~6_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [5]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[1]~6_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q [5]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q[5] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q[5] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q[5] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q[5] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q[5] .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_E17
flex10ke_lcell \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q[7] (
// Equation(s):
// \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q [7] = DFFEA(\inst|rg_parallel|parallel_buffer_out [7], \inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[1]~6_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [7]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[1]~6_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q [7]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q[7] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q[7] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q[7] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q[7] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q[7] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_A21
flex10ke_lcell \inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[2]~7 (
// Equation(s):
// \inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[2]~7_combout  = \inst|rg_parallel|parallel_buffer_out [9] & \inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[0]~4_combout  & 
// !\inst|rg_parallel|parallel_buffer_out [8]

	.dataa(vcc),
	.datab(\inst|rg_parallel|parallel_buffer_out [9]),
	.datac(\inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[0]~4_combout ),
	.datad(\inst|rg_parallel|parallel_buffer_out [8]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[2]~7_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[2]~7 .clock_enable_mode = "false";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[2]~7 .lut_mask = "00c0";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[2]~7 .operation_mode = "normal";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[2]~7 .output_mode = "comb_only";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[2]~7 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_F31
flex10ke_lcell \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q[1] (
// Equation(s):
// \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q [1] = DFFEA(\inst|rg_parallel|parallel_buffer_out [1], \inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[2]~7_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [1]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[2]~7_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q [1]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q[1] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q[1] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q[1] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q[1] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q[1] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_E19
flex10ke_lcell \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q[3] (
// Equation(s):
// \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q [3] = DFFEA(\inst|rg_parallel|parallel_buffer_out [3], \inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[2]~7_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [3]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[2]~7_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q [3]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q[3] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q[3] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q[3] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q[3] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q[3] .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_E19
flex10ke_lcell \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q[5] (
// Equation(s):
// \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q [5] = DFFEA(\inst|rg_parallel|parallel_buffer_out [5], \inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[2]~7_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [5]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[2]~7_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q [5]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q[5] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q[5] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q[5] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q[5] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q[5] .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_E19
flex10ke_lcell \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q[7] (
// Equation(s):
// \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q [7] = DFFEA(\inst|rg_parallel|parallel_buffer_out [7], \inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[2]~7_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [7]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[2]~7_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q [7]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q[7] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q[7] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q[7] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q[7] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q[7] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_A29
flex10ke_lcell \inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[3]~8 (
// Equation(s):
// \inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[3]~8_combout  = \inst|rg_parallel|parallel_buffer_out [8] & \inst|rg_parallel|parallel_buffer_out [9] & 
// \inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[0]~4_combout 

	.dataa(vcc),
	.datab(\inst|rg_parallel|parallel_buffer_out [8]),
	.datac(\inst|rg_parallel|parallel_buffer_out [9]),
	.datad(\inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[0]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[3]~8_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[3]~8 .clock_enable_mode = "false";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[3]~8 .lut_mask = "c000";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[3]~8 .operation_mode = "normal";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[3]~8 .output_mode = "comb_only";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[3]~8 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_E35
flex10ke_lcell \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q[1] (
// Equation(s):
// \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q [1] = DFFEA(\inst|rg_parallel|parallel_buffer_out [1], \inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[3]~8_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [1]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[3]~8_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q [1]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q[1] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q[1] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q[1] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q[1] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q[1] .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_E35
flex10ke_lcell \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q[3] (
// Equation(s):
// \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q [3] = DFFEA(\inst|rg_parallel|parallel_buffer_out [3], \inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[3]~8_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [3]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[3]~8_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q [3]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q[3] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q[3] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q[3] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q[3] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q[3] .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_E35
flex10ke_lcell \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q[5] (
// Equation(s):
// \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q [5] = DFFEA(\inst|rg_parallel|parallel_buffer_out [5], \inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[3]~8_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [5]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[3]~8_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q [5]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q[5] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q[5] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q[5] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q[5] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q[5] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_E35
flex10ke_lcell \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q[7] (
// Equation(s):
// \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q [7] = DFFEA(\inst|rg_parallel|parallel_buffer_out [7], \inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[3]~8_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [7]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[3]~8_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q [7]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q[7] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q[7] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q[7] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q[7] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q[7] .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_B30
flex10ke_lcell \inst|rg_shift|shift_buffer_out[11]~16 (
// Equation(s):
// \inst|rg_shift|shift_buffer_out[11]~16_combout  = !\SPI_CS~dataout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SPI_CS~dataout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|rg_shift|shift_buffer_out[11]~16_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst|rg_shift|shift_buffer_out[11]~16 .clock_enable_mode = "false";
defparam \inst|rg_shift|shift_buffer_out[11]~16 .lut_mask = "00ff";
defparam \inst|rg_shift|shift_buffer_out[11]~16 .operation_mode = "normal";
defparam \inst|rg_shift|shift_buffer_out[11]~16 .output_mode = "comb_only";
defparam \inst|rg_shift|shift_buffer_out[11]~16 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_D3
flex10ke_lcell \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\~GND~combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \~GND .clock_enable_mode = "false";
defparam \~GND .lut_mask = "0000";
defparam \~GND .operation_mode = "normal";
defparam \~GND .output_mode = "comb_only";
defparam \~GND .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_D9
flex10ke_lcell \inst|delay_3|d_trig_1|Q_out (
// Equation(s):
// \inst|delay_3|d_trig_1|Q_out~regout  = DFFEA(!\SPI_CS~dataout , GLOBAL(\SYS_CLK~dataout ), !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SPI_CS~dataout ),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\SYS_CLK~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|delay_3|d_trig_1|Q_out~regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst|delay_3|d_trig_1|Q_out .clock_enable_mode = "false";
defparam \inst|delay_3|d_trig_1|Q_out .lut_mask = "00ff";
defparam \inst|delay_3|d_trig_1|Q_out .operation_mode = "normal";
defparam \inst|delay_3|d_trig_1|Q_out .output_mode = "reg_only";
defparam \inst|delay_3|d_trig_1|Q_out .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_D9
flex10ke_lcell \inst|delay_3|d_trig_2|Q_out (
// Equation(s):
// \inst|delay_3|d_trig_2|Q_out~regout  = DFFEA(\inst|delay_3|d_trig_1|Q_out~regout , GLOBAL(\SYS_CLK~dataout ), !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|delay_3|d_trig_1|Q_out~regout ),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\SYS_CLK~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|delay_3|d_trig_2|Q_out~regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst|delay_3|d_trig_2|Q_out .clock_enable_mode = "false";
defparam \inst|delay_3|d_trig_2|Q_out .lut_mask = "ff00";
defparam \inst|delay_3|d_trig_2|Q_out .operation_mode = "normal";
defparam \inst|delay_3|d_trig_2|Q_out .output_mode = "reg_only";
defparam \inst|delay_3|d_trig_2|Q_out .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_D9
flex10ke_lcell \inst|delay_3|d_trig_3|Q_out (
// Equation(s):
// \inst|delay_3|d_trig_3|Q_out~regout  = DFFEA(\inst|delay_3|d_trig_2|Q_out~regout , GLOBAL(\SYS_CLK~dataout ), !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|delay_3|d_trig_2|Q_out~regout ),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\SYS_CLK~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|delay_3|d_trig_3|Q_out~regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst|delay_3|d_trig_3|Q_out .clock_enable_mode = "false";
defparam \inst|delay_3|d_trig_3|Q_out .lut_mask = "ff00";
defparam \inst|delay_3|d_trig_3|Q_out .operation_mode = "normal";
defparam \inst|delay_3|d_trig_3|Q_out .output_mode = "reg_only";
defparam \inst|delay_3|d_trig_3|Q_out .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_D9
flex10ke_lcell \inst|delay_3|strob_main (
// Equation(s):
// \inst|delay_3|strob_main~combout  = \inst|delay_3|d_trig_2|Q_out~regout  & !\inst|delay_3|d_trig_3|Q_out~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|delay_3|d_trig_2|Q_out~regout ),
	.datad(\inst|delay_3|d_trig_3|Q_out~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|delay_3|strob_main~combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst|delay_3|strob_main .clock_enable_mode = "false";
defparam \inst|delay_3|strob_main .lut_mask = "00f0";
defparam \inst|delay_3|strob_main .operation_mode = "normal";
defparam \inst|delay_3|strob_main .output_mode = "comb_only";
defparam \inst|delay_3|strob_main .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_D7
flex10ke_lcell \inst|reg_out|Q[0] (
// Equation(s):
// \inst|reg_out|Q [0] = \inst|delay_3|strob_main~combout  & \inst2|mux_128_8|Mux7~9_combout  # !\inst|delay_3|strob_main~combout  & (\inst|reg_out|Q [0])

	.dataa(vcc),
	.datab(\inst2|mux_128_8|Mux7~9_combout ),
	.datac(\inst|reg_out|Q [0]),
	.datad(\inst|delay_3|strob_main~combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|reg_out|Q [0]),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst|reg_out|Q[0] .clock_enable_mode = "false";
defparam \inst|reg_out|Q[0] .lut_mask = "ccf0";
defparam \inst|reg_out|Q[0] .operation_mode = "normal";
defparam \inst|reg_out|Q[0] .output_mode = "comb_only";
defparam \inst|reg_out|Q[0] .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_D7
flex10ke_lcell \inst|reg_out|Q[1] (
// Equation(s):
// \inst|reg_out|Q [1] = DFFEA(\inst|reg_out|Q [0], !GLOBAL(\SPI_CLK~dataout ), , , \inst|rg_shift|shift_buffer_out[11]~16_combout , \inst2|mux_128_8|Mux6~9_combout , \inst|delay_3|strob_main~combout )

	.dataa(\inst|rg_shift|shift_buffer_out[11]~16_combout ),
	.datab(vcc),
	.datac(\inst2|mux_128_8|Mux6~9_combout ),
	.datad(\inst|reg_out|Q [0]),
	.aclr(gnd),
	.aload(\inst|delay_3|strob_main~combout ),
	.clk(!\SPI_CLK~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|reg_out|Q [1]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst|reg_out|Q[1] .clock_enable_mode = "true";
defparam \inst|reg_out|Q[1] .lut_mask = "ff00";
defparam \inst|reg_out|Q[1] .operation_mode = "normal";
defparam \inst|reg_out|Q[1] .output_mode = "reg_only";
defparam \inst|reg_out|Q[1] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_D7
flex10ke_lcell \inst|reg_out|Q[2] (
// Equation(s):
// \inst|reg_out|Q [2] = DFFEA(\inst|reg_out|Q [1], !GLOBAL(\SPI_CLK~dataout ), , , \inst|rg_shift|shift_buffer_out[11]~16_combout , \inst2|mux_128_8|Mux5~9_combout , \inst|delay_3|strob_main~combout )

	.dataa(\inst|rg_shift|shift_buffer_out[11]~16_combout ),
	.datab(vcc),
	.datac(\inst2|mux_128_8|Mux5~9_combout ),
	.datad(\inst|reg_out|Q [1]),
	.aclr(gnd),
	.aload(\inst|delay_3|strob_main~combout ),
	.clk(!\SPI_CLK~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|reg_out|Q [2]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst|reg_out|Q[2] .clock_enable_mode = "true";
defparam \inst|reg_out|Q[2] .lut_mask = "ff00";
defparam \inst|reg_out|Q[2] .operation_mode = "normal";
defparam \inst|reg_out|Q[2] .output_mode = "reg_only";
defparam \inst|reg_out|Q[2] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_D7
flex10ke_lcell \inst|reg_out|Q[3] (
// Equation(s):
// \inst|reg_out|Q [3] = DFFEA(\inst|reg_out|Q [2], !GLOBAL(\SPI_CLK~dataout ), , , \inst|rg_shift|shift_buffer_out[11]~16_combout , \inst2|mux_128_8|Mux4~9_combout , \inst|delay_3|strob_main~combout )

	.dataa(\inst|rg_shift|shift_buffer_out[11]~16_combout ),
	.datab(vcc),
	.datac(\inst2|mux_128_8|Mux4~9_combout ),
	.datad(\inst|reg_out|Q [2]),
	.aclr(gnd),
	.aload(\inst|delay_3|strob_main~combout ),
	.clk(!\SPI_CLK~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|reg_out|Q [3]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst|reg_out|Q[3] .clock_enable_mode = "true";
defparam \inst|reg_out|Q[3] .lut_mask = "ff00";
defparam \inst|reg_out|Q[3] .operation_mode = "normal";
defparam \inst|reg_out|Q[3] .output_mode = "reg_only";
defparam \inst|reg_out|Q[3] .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_D7
flex10ke_lcell \inst|reg_out|Q[4] (
// Equation(s):
// \inst|reg_out|Q [4] = DFFEA(\inst|reg_out|Q [3], !GLOBAL(\SPI_CLK~dataout ), , , \inst|rg_shift|shift_buffer_out[11]~16_combout , \inst2|mux_128_8|Mux3~9_combout , \inst|delay_3|strob_main~combout )

	.dataa(\inst|rg_shift|shift_buffer_out[11]~16_combout ),
	.datab(vcc),
	.datac(\inst2|mux_128_8|Mux3~9_combout ),
	.datad(\inst|reg_out|Q [3]),
	.aclr(gnd),
	.aload(\inst|delay_3|strob_main~combout ),
	.clk(!\SPI_CLK~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|reg_out|Q [4]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst|reg_out|Q[4] .clock_enable_mode = "true";
defparam \inst|reg_out|Q[4] .lut_mask = "ff00";
defparam \inst|reg_out|Q[4] .operation_mode = "normal";
defparam \inst|reg_out|Q[4] .output_mode = "reg_only";
defparam \inst|reg_out|Q[4] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_D7
flex10ke_lcell \inst|reg_out|Q[5] (
// Equation(s):
// \inst|reg_out|Q [5] = DFFEA(\inst|reg_out|Q [4], !GLOBAL(\SPI_CLK~dataout ), , , \inst|rg_shift|shift_buffer_out[11]~16_combout , \inst2|mux_128_8|Mux2~9_combout , \inst|delay_3|strob_main~combout )

	.dataa(\inst|rg_shift|shift_buffer_out[11]~16_combout ),
	.datab(vcc),
	.datac(\inst2|mux_128_8|Mux2~9_combout ),
	.datad(\inst|reg_out|Q [4]),
	.aclr(gnd),
	.aload(\inst|delay_3|strob_main~combout ),
	.clk(!\SPI_CLK~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|reg_out|Q [5]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst|reg_out|Q[5] .clock_enable_mode = "true";
defparam \inst|reg_out|Q[5] .lut_mask = "ff00";
defparam \inst|reg_out|Q[5] .operation_mode = "normal";
defparam \inst|reg_out|Q[5] .output_mode = "reg_only";
defparam \inst|reg_out|Q[5] .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_D6
flex10ke_lcell \inst|reg_out|Q[6] (
// Equation(s):
// \inst|reg_out|Q [6] = DFFEA(\inst|reg_out|Q [5], !GLOBAL(\SPI_CLK~dataout ), , , \inst|rg_shift|shift_buffer_out[11]~16_combout , \inst2|mux_128_8|Mux1~9_combout , \inst|delay_3|strob_main~combout )

	.dataa(\inst|rg_shift|shift_buffer_out[11]~16_combout ),
	.datab(vcc),
	.datac(\inst2|mux_128_8|Mux1~9_combout ),
	.datad(\inst|reg_out|Q [5]),
	.aclr(gnd),
	.aload(\inst|delay_3|strob_main~combout ),
	.clk(!\SPI_CLK~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|reg_out|Q [6]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst|reg_out|Q[6] .clock_enable_mode = "true";
defparam \inst|reg_out|Q[6] .lut_mask = "ff00";
defparam \inst|reg_out|Q[6] .operation_mode = "normal";
defparam \inst|reg_out|Q[6] .output_mode = "reg_only";
defparam \inst|reg_out|Q[6] .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_D6
flex10ke_lcell \inst|reg_out|Q[7] (
// Equation(s):
// \inst|reg_out|Q [7] = DFFEA(\inst|reg_out|Q [6], !GLOBAL(\SPI_CLK~dataout ), , , \inst|rg_shift|shift_buffer_out[11]~16_combout , \inst2|mux_128_8|Mux0~9_combout , \inst|delay_3|strob_main~combout )

	.dataa(\inst|rg_shift|shift_buffer_out[11]~16_combout ),
	.datab(vcc),
	.datac(\inst2|mux_128_8|Mux0~9_combout ),
	.datad(\inst|reg_out|Q [6]),
	.aclr(gnd),
	.aload(\inst|delay_3|strob_main~combout ),
	.clk(!\SPI_CLK~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|reg_out|Q [7]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst|reg_out|Q[7] .clock_enable_mode = "true";
defparam \inst|reg_out|Q[7] .lut_mask = "ff00";
defparam \inst|reg_out|Q[7] .operation_mode = "normal";
defparam \inst|reg_out|Q[7] .output_mode = "reg_only";
defparam \inst|reg_out|Q[7] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_D6
flex10ke_lcell \inst|reg_out|Q[8] (
// Equation(s):
// \inst|reg_out|Q [8] = DFFEA(\inst|reg_out|Q [7], !GLOBAL(\SPI_CLK~dataout ), , , \inst|rg_shift|shift_buffer_out[11]~16_combout , \~GND~combout , \inst|delay_3|strob_main~combout )

	.dataa(\inst|rg_shift|shift_buffer_out[11]~16_combout ),
	.datab(vcc),
	.datac(\~GND~combout ),
	.datad(\inst|reg_out|Q [7]),
	.aclr(gnd),
	.aload(\inst|delay_3|strob_main~combout ),
	.clk(!\SPI_CLK~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|reg_out|Q [8]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst|reg_out|Q[8] .clock_enable_mode = "true";
defparam \inst|reg_out|Q[8] .lut_mask = "ff00";
defparam \inst|reg_out|Q[8] .operation_mode = "normal";
defparam \inst|reg_out|Q[8] .output_mode = "reg_only";
defparam \inst|reg_out|Q[8] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_D6
flex10ke_lcell \inst|reg_out|Q[9] (
// Equation(s):
// \inst|reg_out|Q [9] = DFFEA(\inst|reg_out|Q [8], !GLOBAL(\SPI_CLK~dataout ), , , \inst|rg_shift|shift_buffer_out[11]~16_combout , \~GND~combout , \inst|delay_3|strob_main~combout )

	.dataa(\inst|rg_shift|shift_buffer_out[11]~16_combout ),
	.datab(vcc),
	.datac(\~GND~combout ),
	.datad(\inst|reg_out|Q [8]),
	.aclr(gnd),
	.aload(\inst|delay_3|strob_main~combout ),
	.clk(!\SPI_CLK~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|reg_out|Q [9]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst|reg_out|Q[9] .clock_enable_mode = "true";
defparam \inst|reg_out|Q[9] .lut_mask = "ff00";
defparam \inst|reg_out|Q[9] .operation_mode = "normal";
defparam \inst|reg_out|Q[9] .output_mode = "reg_only";
defparam \inst|reg_out|Q[9] .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_D6
flex10ke_lcell \inst|reg_out|Q[10] (
// Equation(s):
// \inst|reg_out|Q [10] = DFFEA(\inst|reg_out|Q [9], !GLOBAL(\SPI_CLK~dataout ), , , \inst|rg_shift|shift_buffer_out[11]~16_combout , \~GND~combout , \inst|delay_3|strob_main~combout )

	.dataa(\inst|rg_shift|shift_buffer_out[11]~16_combout ),
	.datab(vcc),
	.datac(\~GND~combout ),
	.datad(\inst|reg_out|Q [9]),
	.aclr(gnd),
	.aload(\inst|delay_3|strob_main~combout ),
	.clk(!\SPI_CLK~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|reg_out|Q [10]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst|reg_out|Q[10] .clock_enable_mode = "true";
defparam \inst|reg_out|Q[10] .lut_mask = "ff00";
defparam \inst|reg_out|Q[10] .operation_mode = "normal";
defparam \inst|reg_out|Q[10] .output_mode = "reg_only";
defparam \inst|reg_out|Q[10] .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_D6
flex10ke_lcell \inst|reg_out|Q[11] (
// Equation(s):
// \inst|reg_out|Q [11] = DFFEA(\inst|reg_out|Q [10], !GLOBAL(\SPI_CLK~dataout ), , , \inst|rg_shift|shift_buffer_out[11]~16_combout , \~GND~combout , \inst|delay_3|strob_main~combout )

	.dataa(\inst|rg_shift|shift_buffer_out[11]~16_combout ),
	.datab(vcc),
	.datac(\~GND~combout ),
	.datad(\inst|reg_out|Q [10]),
	.aclr(gnd),
	.aload(\inst|delay_3|strob_main~combout ),
	.clk(!\SPI_CLK~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|reg_out|Q [11]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst|reg_out|Q[11] .clock_enable_mode = "true";
defparam \inst|reg_out|Q[11] .lut_mask = "ff00";
defparam \inst|reg_out|Q[11] .operation_mode = "normal";
defparam \inst|reg_out|Q[11] .output_mode = "reg_only";
defparam \inst|reg_out|Q[11] .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_D6
flex10ke_lcell \inst|reg_out|Q[12] (
// Equation(s):
// \inst|reg_out|Q [12] = DFFEA(\inst|reg_out|Q [11], !GLOBAL(\SPI_CLK~dataout ), , , \inst|rg_shift|shift_buffer_out[11]~16_combout , \~GND~combout , \inst|delay_3|strob_main~combout )

	.dataa(\inst|rg_shift|shift_buffer_out[11]~16_combout ),
	.datab(vcc),
	.datac(\~GND~combout ),
	.datad(\inst|reg_out|Q [11]),
	.aclr(gnd),
	.aload(\inst|delay_3|strob_main~combout ),
	.clk(!\SPI_CLK~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|reg_out|Q [12]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst|reg_out|Q[12] .clock_enable_mode = "true";
defparam \inst|reg_out|Q[12] .lut_mask = "ff00";
defparam \inst|reg_out|Q[12] .operation_mode = "normal";
defparam \inst|reg_out|Q[12] .output_mode = "reg_only";
defparam \inst|reg_out|Q[12] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_D6
flex10ke_lcell \inst|reg_out|Q[13] (
// Equation(s):
// \inst|reg_out|Q [13] = DFFEA(\inst|reg_out|Q [12], !GLOBAL(\SPI_CLK~dataout ), , , \inst|rg_shift|shift_buffer_out[11]~16_combout , \~GND~combout , \inst|delay_3|strob_main~combout )

	.dataa(\inst|rg_shift|shift_buffer_out[11]~16_combout ),
	.datab(vcc),
	.datac(\~GND~combout ),
	.datad(\inst|reg_out|Q [12]),
	.aclr(gnd),
	.aload(\inst|delay_3|strob_main~combout ),
	.clk(!\SPI_CLK~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|reg_out|Q [13]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst|reg_out|Q[13] .clock_enable_mode = "true";
defparam \inst|reg_out|Q[13] .lut_mask = "ff00";
defparam \inst|reg_out|Q[13] .operation_mode = "normal";
defparam \inst|reg_out|Q[13] .output_mode = "reg_only";
defparam \inst|reg_out|Q[13] .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_D7
flex10ke_lcell \inst|reg_out|Q[14] (
// Equation(s):
// \inst|reg_out|Q [14] = DFFEA(\inst|reg_out|Q [13], !GLOBAL(\SPI_CLK~dataout ), , , \inst|rg_shift|shift_buffer_out[11]~16_combout , \~GND~combout , \inst|delay_3|strob_main~combout )

	.dataa(\inst|rg_shift|shift_buffer_out[11]~16_combout ),
	.datab(vcc),
	.datac(\~GND~combout ),
	.datad(\inst|reg_out|Q [13]),
	.aclr(gnd),
	.aload(\inst|delay_3|strob_main~combout ),
	.clk(!\SPI_CLK~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|reg_out|Q [14]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst|reg_out|Q[14] .clock_enable_mode = "true";
defparam \inst|reg_out|Q[14] .lut_mask = "ff00";
defparam \inst|reg_out|Q[14] .operation_mode = "normal";
defparam \inst|reg_out|Q[14] .output_mode = "reg_only";
defparam \inst|reg_out|Q[14] .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_D7
flex10ke_lcell \inst|reg_out|Q[15] (
// Equation(s):
// \inst|reg_out|Q [15] = DFFEA(\inst|reg_out|Q [14], !GLOBAL(\SPI_CLK~dataout ), , , \inst|rg_shift|shift_buffer_out[11]~16_combout , \~GND~combout , \inst|delay_3|strob_main~combout )

	.dataa(\inst|rg_shift|shift_buffer_out[11]~16_combout ),
	.datab(vcc),
	.datac(\~GND~combout ),
	.datad(\inst|reg_out|Q [14]),
	.aclr(gnd),
	.aload(\inst|delay_3|strob_main~combout ),
	.clk(!\SPI_CLK~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|reg_out|Q [15]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst|reg_out|Q[15] .clock_enable_mode = "true";
defparam \inst|reg_out|Q[15] .lut_mask = "ff00";
defparam \inst|reg_out|Q[15] .operation_mode = "normal";
defparam \inst|reg_out|Q[15] .output_mode = "reg_only";
defparam \inst|reg_out|Q[15] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_F8
flex10ke_lcell \MISO~0 (
// Equation(s):
// \MISO~0_combout  = \SPI_CS~dataout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SPI_CS~dataout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\MISO~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \MISO~0 .clock_enable_mode = "false";
defparam \MISO~0 .lut_mask = "ff00";
defparam \MISO~0 .operation_mode = "normal";
defparam \MISO~0 .output_mode = "comb_only";
defparam \MISO~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_B33
flex10ke_lcell \inst|rg_parallel|parallel_buffer_out[14] (
// Equation(s):
// \inst|rg_parallel|parallel_buffer_out [14] = DFFEA(\inst|rg_shift|shift_buffer_out [14], GLOBAL(\SPI_CS~dataout ), !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_shift|shift_buffer_out [14]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\SPI_CS~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|rg_parallel|parallel_buffer_out [14]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst|rg_parallel|parallel_buffer_out[14] .clock_enable_mode = "false";
defparam \inst|rg_parallel|parallel_buffer_out[14] .lut_mask = "ff00";
defparam \inst|rg_parallel|parallel_buffer_out[14] .operation_mode = "normal";
defparam \inst|rg_parallel|parallel_buffer_out[14] .output_mode = "reg_only";
defparam \inst|rg_parallel|parallel_buffer_out[14] .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_B33
flex10ke_lcell \inst|rg_parallel|parallel_buffer_out[13] (
// Equation(s):
// \inst|rg_parallel|parallel_buffer_out [13] = DFFEA(\inst|rg_shift|shift_buffer_out [13], GLOBAL(\SPI_CS~dataout ), !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_shift|shift_buffer_out [13]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\SPI_CS~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|rg_parallel|parallel_buffer_out [13]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst|rg_parallel|parallel_buffer_out[13] .clock_enable_mode = "false";
defparam \inst|rg_parallel|parallel_buffer_out[13] .lut_mask = "ff00";
defparam \inst|rg_parallel|parallel_buffer_out[13] .operation_mode = "normal";
defparam \inst|rg_parallel|parallel_buffer_out[13] .output_mode = "reg_only";
defparam \inst|rg_parallel|parallel_buffer_out[13] .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_E27
flex10ke_lcell \inst|rg_parallel|parallel_buffer_out[6] (
// Equation(s):
// \inst|rg_parallel|parallel_buffer_out [6] = DFFEA(\inst|rg_shift|shift_buffer_out [6], GLOBAL(\SPI_CS~dataout ), !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_shift|shift_buffer_out [6]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\SPI_CS~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|rg_parallel|parallel_buffer_out [6]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst|rg_parallel|parallel_buffer_out[6] .clock_enable_mode = "false";
defparam \inst|rg_parallel|parallel_buffer_out[6] .lut_mask = "ff00";
defparam \inst|rg_parallel|parallel_buffer_out[6] .operation_mode = "normal";
defparam \inst|rg_parallel|parallel_buffer_out[6] .output_mode = "reg_only";
defparam \inst|rg_parallel|parallel_buffer_out[6] .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_E16
flex10ke_lcell \inst|rg_parallel|parallel_buffer_out[4] (
// Equation(s):
// \inst|rg_parallel|parallel_buffer_out [4] = DFFEA(\inst|rg_shift|shift_buffer_out [4], GLOBAL(\SPI_CS~dataout ), !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_shift|shift_buffer_out [4]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\SPI_CS~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|rg_parallel|parallel_buffer_out [4]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst|rg_parallel|parallel_buffer_out[4] .clock_enable_mode = "false";
defparam \inst|rg_parallel|parallel_buffer_out[4] .lut_mask = "ff00";
defparam \inst|rg_parallel|parallel_buffer_out[4] .operation_mode = "normal";
defparam \inst|rg_parallel|parallel_buffer_out[4] .output_mode = "reg_only";
defparam \inst|rg_parallel|parallel_buffer_out[4] .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_E25
flex10ke_lcell \inst|rg_parallel|parallel_buffer_out[2] (
// Equation(s):
// \inst|rg_parallel|parallel_buffer_out [2] = DFFEA(\inst|rg_shift|shift_buffer_out [2], GLOBAL(\SPI_CS~dataout ), !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_shift|shift_buffer_out [2]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\SPI_CS~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|rg_parallel|parallel_buffer_out [2]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst|rg_parallel|parallel_buffer_out[2] .clock_enable_mode = "false";
defparam \inst|rg_parallel|parallel_buffer_out[2] .lut_mask = "ff00";
defparam \inst|rg_parallel|parallel_buffer_out[2] .operation_mode = "normal";
defparam \inst|rg_parallel|parallel_buffer_out[2] .output_mode = "reg_only";
defparam \inst|rg_parallel|parallel_buffer_out[2] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_B12
flex10ke_lcell \inst|rg_parallel|parallel_buffer_out[0] (
// Equation(s):
// \inst|rg_parallel|parallel_buffer_out [0] = DFFEA(\inst|rg_shift|shift_buffer_out [0], GLOBAL(\SPI_CS~dataout ), !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_shift|shift_buffer_out [0]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\SPI_CS~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|rg_parallel|parallel_buffer_out [0]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst|rg_parallel|parallel_buffer_out[0] .clock_enable_mode = "false";
defparam \inst|rg_parallel|parallel_buffer_out[0] .lut_mask = "ff00";
defparam \inst|rg_parallel|parallel_buffer_out[0] .operation_mode = "normal";
defparam \inst|rg_parallel|parallel_buffer_out[0] .output_mode = "reg_only";
defparam \inst|rg_parallel|parallel_buffer_out[0] .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_E24
flex10ke_lcell \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~10 (
// Equation(s):
// \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~10_combout  = !\inst|rg_parallel|parallel_buffer_out [8] & !\inst|rg_parallel|parallel_buffer_out [9] & !\inst|rg_parallel|parallel_buffer_out [10] & !\inst|rg_parallel|parallel_buffer_out 
// [11]

	.dataa(\inst|rg_parallel|parallel_buffer_out [8]),
	.datab(\inst|rg_parallel|parallel_buffer_out [9]),
	.datac(\inst|rg_parallel|parallel_buffer_out [10]),
	.datad(\inst|rg_parallel|parallel_buffer_out [11]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~10_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~10 .clock_enable_mode = "false";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~10 .lut_mask = "0001";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~10 .operation_mode = "normal";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~10 .output_mode = "comb_only";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~10 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_E24
flex10ke_lcell \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[0]~26 (
// Equation(s):
// \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[0]~26_combout  = \inst2|control_logic_unit|delay_3_my|d_trig_2|Q_out~regout  & \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~10_combout  & 
// !\inst|rg_parallel|parallel_buffer_out [12] & !\inst2|control_logic_unit|delay_3_my|d_trig_3|Q_out~regout 

	.dataa(\inst2|control_logic_unit|delay_3_my|d_trig_2|Q_out~regout ),
	.datab(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~10_combout ),
	.datac(\inst|rg_parallel|parallel_buffer_out [12]),
	.datad(\inst2|control_logic_unit|delay_3_my|d_trig_3|Q_out~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[0]~26_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[0]~26 .clock_enable_mode = "false";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[0]~26 .lut_mask = "0008";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[0]~26 .operation_mode = "normal";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[0]~26 .output_mode = "comb_only";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[0]~26 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_C24
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q[7] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q [7] = DFFEA(\inst|rg_parallel|parallel_buffer_out [7], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[0]~26_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , 
// , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [7]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[0]~26_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q [7]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q[7] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q[7] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q[7] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q[7] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q[7] .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_F10
flex10ke_lcell \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q[0] (
// Equation(s):
// \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q [0] = DFFEA(\inst|rg_parallel|parallel_buffer_out [0], \inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[0]~5_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [0]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[0]~5_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q [0]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q[0] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q[0] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q[0] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q[0] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q[0] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_H24
flex10ke_lcell \CH0[7]~23 (
// Equation(s):
// \CH0[7]~23_combout  = !\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q [0]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\CH0[7]~23_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \CH0[7]~23 .clock_enable_mode = "false";
defparam \CH0[7]~23 .lut_mask = "00ff";
defparam \CH0[7]~23 .operation_mode = "normal";
defparam \CH0[7]~23 .output_mode = "comb_only";
defparam \CH0[7]~23 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_E15
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q[6] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q [6] = DFFEA(\inst|rg_parallel|parallel_buffer_out [6], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[0]~26_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , 
// , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [6]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[0]~26_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q [6]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q[6] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q[6] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q[6] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q[6] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q[6] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_C15
flex10ke_lcell \CH0[6]~16 (
// Equation(s):
// \CH0[6]~16_combout  = !\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q [0]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\CH0[6]~16_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \CH0[6]~16 .clock_enable_mode = "false";
defparam \CH0[6]~16 .lut_mask = "00ff";
defparam \CH0[6]~16 .operation_mode = "normal";
defparam \CH0[6]~16 .output_mode = "comb_only";
defparam \CH0[6]~16 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_C17
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q[5] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q [5] = DFFEA(\inst|rg_parallel|parallel_buffer_out [5], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[0]~26_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , 
// , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [5]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[0]~26_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q [5]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q[5] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q[5] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q[5] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q[5] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q[5] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_H18
flex10ke_lcell \CH0[5]~17 (
// Equation(s):
// \CH0[5]~17_combout  = !\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q [0]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\CH0[5]~17_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \CH0[5]~17 .clock_enable_mode = "false";
defparam \CH0[5]~17 .lut_mask = "00ff";
defparam \CH0[5]~17 .operation_mode = "normal";
defparam \CH0[5]~17 .output_mode = "comb_only";
defparam \CH0[5]~17 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_E15
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q[4] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q [4] = DFFEA(\inst|rg_parallel|parallel_buffer_out [4], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[0]~26_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , 
// , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [4]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[0]~26_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q [4]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q[4] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q[4] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q[4] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q[4] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q[4] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_J34
flex10ke_lcell \CH0[4]~18 (
// Equation(s):
// \CH0[4]~18_combout  = !\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q [0]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\CH0[4]~18_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \CH0[4]~18 .clock_enable_mode = "false";
defparam \CH0[4]~18 .lut_mask = "00ff";
defparam \CH0[4]~18 .operation_mode = "normal";
defparam \CH0[4]~18 .output_mode = "comb_only";
defparam \CH0[4]~18 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_E12
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q[3] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q [3] = DFFEA(\inst|rg_parallel|parallel_buffer_out [3], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[0]~26_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , 
// , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [3]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[0]~26_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q [3]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q[3] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q[3] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q[3] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q[3] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q[3] .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_H12
flex10ke_lcell \CH0[3]~19 (
// Equation(s):
// \CH0[3]~19_combout  = !\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q [0]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\CH0[3]~19_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \CH0[3]~19 .clock_enable_mode = "false";
defparam \CH0[3]~19 .lut_mask = "00ff";
defparam \CH0[3]~19 .operation_mode = "normal";
defparam \CH0[3]~19 .output_mode = "comb_only";
defparam \CH0[3]~19 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_E1
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q[2] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q [2] = DFFEA(\inst|rg_parallel|parallel_buffer_out [2], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[0]~26_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , 
// , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [2]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[0]~26_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q [2]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q[2] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q[2] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q[2] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q[2] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q[2] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_C2
flex10ke_lcell \CH0[2]~20 (
// Equation(s):
// \CH0[2]~20_combout  = !\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q [0]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\CH0[2]~20_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \CH0[2]~20 .clock_enable_mode = "false";
defparam \CH0[2]~20 .lut_mask = "00ff";
defparam \CH0[2]~20 .operation_mode = "normal";
defparam \CH0[2]~20 .output_mode = "comb_only";
defparam \CH0[2]~20 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_E15
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q[1] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q [1] = DFFEA(\inst|rg_parallel|parallel_buffer_out [1], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[0]~26_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , 
// , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [1]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[0]~26_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q [1]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q[1] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q[1] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q[1] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q[1] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q[1] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_C16
flex10ke_lcell \CH0[1]~21 (
// Equation(s):
// \CH0[1]~21_combout  = !\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q [0]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\CH0[1]~21_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \CH0[1]~21 .clock_enable_mode = "false";
defparam \CH0[1]~21 .lut_mask = "00ff";
defparam \CH0[1]~21 .operation_mode = "normal";
defparam \CH0[1]~21 .output_mode = "comb_only";
defparam \CH0[1]~21 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_C24
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q[0] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q [0] = DFFEA(\inst|rg_parallel|parallel_buffer_out [0], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[0]~26_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , 
// , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [0]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[0]~26_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q [0]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q[0] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q[0] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q[0] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q[0] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q[0] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_C10
flex10ke_lcell \CH0[0]~22 (
// Equation(s):
// \CH0[0]~22_combout  = !\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q [0]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\CH0[0]~22_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \CH0[0]~22 .clock_enable_mode = "false";
defparam \CH0[0]~22 .lut_mask = "00ff";
defparam \CH0[0]~22 .operation_mode = "normal";
defparam \CH0[0]~22 .output_mode = "comb_only";
defparam \CH0[0]~22 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_B24
flex10ke_lcell \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~6 (
// Equation(s):
// \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~6_combout  = \inst|rg_parallel|parallel_buffer_out [8] & !\inst|rg_parallel|parallel_buffer_out [9] & !\inst|rg_parallel|parallel_buffer_out [10] & !\inst|rg_parallel|parallel_buffer_out [11]

	.dataa(\inst|rg_parallel|parallel_buffer_out [8]),
	.datab(\inst|rg_parallel|parallel_buffer_out [9]),
	.datac(\inst|rg_parallel|parallel_buffer_out [10]),
	.datad(\inst|rg_parallel|parallel_buffer_out [11]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~6_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~6 .clock_enable_mode = "false";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~6 .lut_mask = "0002";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~6 .operation_mode = "normal";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~6 .output_mode = "comb_only";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~6 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_B24
flex10ke_lcell \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[1]~22 (
// Equation(s):
// \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[1]~22_combout  = \inst2|control_logic_unit|delay_3_my|d_trig_2|Q_out~regout  & \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~6_combout  & 
// !\inst|rg_parallel|parallel_buffer_out [12] & !\inst2|control_logic_unit|delay_3_my|d_trig_3|Q_out~regout 

	.dataa(\inst2|control_logic_unit|delay_3_my|d_trig_2|Q_out~regout ),
	.datab(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~6_combout ),
	.datac(\inst|rg_parallel|parallel_buffer_out [12]),
	.datad(\inst2|control_logic_unit|delay_3_my|d_trig_3|Q_out~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[1]~22_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[1]~22 .clock_enable_mode = "false";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[1]~22 .lut_mask = "0008";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[1]~22 .operation_mode = "normal";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[1]~22 .output_mode = "comb_only";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[1]~22 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_B22
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q[7] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q [7] = DFFEA(\inst|rg_parallel|parallel_buffer_out [7], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[1]~22_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , 
// , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [7]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[1]~22_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q [7]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q[7] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q[7] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q[7] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q[7] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q[7] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_C7
flex10ke_lcell \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q[2] (
// Equation(s):
// \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q [2] = DFFEA(\inst|rg_parallel|parallel_buffer_out [2], \inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[0]~5_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [2]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[0]~5_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q [2]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q[2] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q[2] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q[2] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q[2] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q[2] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_B22
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q[6] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q [6] = DFFEA(\inst|rg_parallel|parallel_buffer_out [6], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[1]~22_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , 
// , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [6]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[1]~22_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q [6]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q[6] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q[6] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q[6] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q[6] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q[6] .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_B22
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q[5] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q [5] = DFFEA(\inst|rg_parallel|parallel_buffer_out [5], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[1]~22_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , 
// , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [5]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[1]~22_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q [5]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q[5] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q[5] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q[5] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q[5] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q[5] .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_B22
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q[4] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q [4] = DFFEA(\inst|rg_parallel|parallel_buffer_out [4], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[1]~22_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , 
// , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [4]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[1]~22_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q [4]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q[4] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q[4] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q[4] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q[4] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q[4] .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_B22
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q[3] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q [3] = DFFEA(\inst|rg_parallel|parallel_buffer_out [3], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[1]~22_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , 
// , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [3]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[1]~22_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q [3]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q[3] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q[3] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q[3] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q[3] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q[3] .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_B22
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q[2] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q [2] = DFFEA(\inst|rg_parallel|parallel_buffer_out [2], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[1]~22_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , 
// , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [2]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[1]~22_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q [2]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q[2] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q[2] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q[2] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q[2] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q[2] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_B22
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q[1] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q [1] = DFFEA(\inst|rg_parallel|parallel_buffer_out [1], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[1]~22_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , 
// , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [1]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[1]~22_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q [1]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q[1] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q[1] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q[1] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q[1] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q[1] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_B22
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q[0] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q [0] = DFFEA(\inst|rg_parallel|parallel_buffer_out [0], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[1]~22_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , 
// , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [0]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[1]~22_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q [0]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q[0] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q[0] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q[0] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q[0] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q[0] .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_E22
flex10ke_lcell \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~0 (
// Equation(s):
// \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~0_combout  = !\inst|rg_parallel|parallel_buffer_out [8] & \inst|rg_parallel|parallel_buffer_out [9] & !\inst|rg_parallel|parallel_buffer_out [10] & \inst|rg_parallel|parallel_buffer_out [11]

	.dataa(\inst|rg_parallel|parallel_buffer_out [8]),
	.datab(\inst|rg_parallel|parallel_buffer_out [9]),
	.datac(\inst|rg_parallel|parallel_buffer_out [10]),
	.datad(\inst|rg_parallel|parallel_buffer_out [11]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~0 .clock_enable_mode = "false";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~0 .lut_mask = "0400";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~0 .operation_mode = "normal";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~0 .output_mode = "comb_only";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_E22
flex10ke_lcell \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[10]~16 (
// Equation(s):
// \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[10]~16_combout  = \inst2|control_logic_unit|delay_3_my|d_trig_2|Q_out~regout  & \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~0_combout  & 
// !\inst|rg_parallel|parallel_buffer_out [12] & !\inst2|control_logic_unit|delay_3_my|d_trig_3|Q_out~regout 

	.dataa(\inst2|control_logic_unit|delay_3_my|d_trig_2|Q_out~regout ),
	.datab(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~0_combout ),
	.datac(\inst|rg_parallel|parallel_buffer_out [12]),
	.datad(\inst2|control_logic_unit|delay_3_my|d_trig_3|Q_out~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[10]~16_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[10]~16 .clock_enable_mode = "false";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[10]~16 .lut_mask = "0008";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[10]~16 .operation_mode = "normal";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[10]~16 .output_mode = "comb_only";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[10]~16 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_C11
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q[7] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q [7] = DFFEA(\inst|rg_parallel|parallel_buffer_out [7], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[10]~16_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , 
// , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [7]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[10]~16_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q [7]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q[7] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q[7] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q[7] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q[7] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q[7] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_B31
flex10ke_lcell \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q[4] (
// Equation(s):
// \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q [4] = DFFEA(\inst|rg_parallel|parallel_buffer_out [4], \inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[2]~7_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [4]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[2]~7_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q [4]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q[4] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q[4] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q[4] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q[4] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q[4] .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_C11
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q[6] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q [6] = DFFEA(\inst|rg_parallel|parallel_buffer_out [6], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[10]~16_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , 
// , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [6]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[10]~16_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q [6]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q[6] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q[6] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q[6] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q[6] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q[6] .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_C11
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q[5] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q [5] = DFFEA(\inst|rg_parallel|parallel_buffer_out [5], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[10]~16_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , 
// , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [5]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[10]~16_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q [5]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q[5] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q[5] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q[5] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q[5] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q[5] .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_C11
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q[4] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q [4] = DFFEA(\inst|rg_parallel|parallel_buffer_out [4], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[10]~16_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , 
// , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [4]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[10]~16_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q [4]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q[4] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q[4] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q[4] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q[4] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q[4] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_C11
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q[3] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q [3] = DFFEA(\inst|rg_parallel|parallel_buffer_out [3], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[10]~16_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , 
// , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [3]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[10]~16_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q [3]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q[3] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q[3] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q[3] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q[3] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q[3] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_E32
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q[2] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q [2] = DFFEA(\inst|rg_parallel|parallel_buffer_out [2], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[10]~16_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , 
// , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [2]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[10]~16_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q [2]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q[2] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q[2] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q[2] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q[2] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q[2] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_C11
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q[1] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q [1] = DFFEA(\inst|rg_parallel|parallel_buffer_out [1], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[10]~16_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , 
// , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [1]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[10]~16_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q [1]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q[1] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q[1] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q[1] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q[1] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q[1] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_D16
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q[0] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q [0] = DFFEA(\inst|rg_parallel|parallel_buffer_out [0], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[10]~16_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , 
// , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [0]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[10]~16_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q [0]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q[0] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q[0] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q[0] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q[0] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q[0] .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_E20
flex10ke_lcell \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~13 (
// Equation(s):
// \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~13_combout  = \inst|rg_parallel|parallel_buffer_out [8] & \inst|rg_parallel|parallel_buffer_out [9] & !\inst|rg_parallel|parallel_buffer_out [10] & \inst|rg_parallel|parallel_buffer_out [11]

	.dataa(\inst|rg_parallel|parallel_buffer_out [8]),
	.datab(\inst|rg_parallel|parallel_buffer_out [9]),
	.datac(\inst|rg_parallel|parallel_buffer_out [10]),
	.datad(\inst|rg_parallel|parallel_buffer_out [11]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~13_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~13 .clock_enable_mode = "false";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~13 .lut_mask = "0800";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~13 .operation_mode = "normal";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~13 .output_mode = "comb_only";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~13 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_E20
flex10ke_lcell \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[11]~29 (
// Equation(s):
// \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[11]~29_combout  = \inst2|control_logic_unit|delay_3_my|d_trig_2|Q_out~regout  & \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~13_combout  & 
// !\inst|rg_parallel|parallel_buffer_out [12] & !\inst2|control_logic_unit|delay_3_my|d_trig_3|Q_out~regout 

	.dataa(\inst2|control_logic_unit|delay_3_my|d_trig_2|Q_out~regout ),
	.datab(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~13_combout ),
	.datac(\inst|rg_parallel|parallel_buffer_out [12]),
	.datad(\inst2|control_logic_unit|delay_3_my|d_trig_3|Q_out~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[11]~29_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[11]~29 .clock_enable_mode = "false";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[11]~29 .lut_mask = "0008";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[11]~29 .operation_mode = "normal";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[11]~29 .output_mode = "comb_only";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[11]~29 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_C7
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q[7] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q [7] = DFFEA(\inst|rg_parallel|parallel_buffer_out [7], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[11]~29_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , 
// , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [7]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[11]~29_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q [7]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q[7] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q[7] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q[7] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q[7] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q[7] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_E19
flex10ke_lcell \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q[6] (
// Equation(s):
// \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q [6] = DFFEA(\inst|rg_parallel|parallel_buffer_out [6], \inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[2]~7_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [6]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[2]~7_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q [6]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q[6] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q[6] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q[6] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q[6] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q[6] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_A28
flex10ke_lcell \CH11[7]~23 (
// Equation(s):
// \CH11[7]~23_combout  = !\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q [6]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\CH11[7]~23_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \CH11[7]~23 .clock_enable_mode = "false";
defparam \CH11[7]~23 .lut_mask = "00ff";
defparam \CH11[7]~23 .operation_mode = "normal";
defparam \CH11[7]~23 .output_mode = "comb_only";
defparam \CH11[7]~23 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_B10
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q[6] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q [6] = DFFEA(\inst|rg_parallel|parallel_buffer_out [6], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[11]~29_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , 
// , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [6]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[11]~29_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q [6]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q[6] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q[6] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q[6] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q[6] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q[6] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_J10
flex10ke_lcell \CH11[6]~16 (
// Equation(s):
// \CH11[6]~16_combout  = !\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q [6]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\CH11[6]~16_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \CH11[6]~16 .clock_enable_mode = "false";
defparam \CH11[6]~16 .lut_mask = "00ff";
defparam \CH11[6]~16 .operation_mode = "normal";
defparam \CH11[6]~16 .output_mode = "comb_only";
defparam \CH11[6]~16 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_C7
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q[5] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q [5] = DFFEA(\inst|rg_parallel|parallel_buffer_out [5], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[11]~29_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , 
// , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [5]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[11]~29_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q [5]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q[5] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q[5] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q[5] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q[5] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q[5] .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_H8
flex10ke_lcell \CH11[5]~17 (
// Equation(s):
// \CH11[5]~17_combout  = !\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q [6]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\CH11[5]~17_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \CH11[5]~17 .clock_enable_mode = "false";
defparam \CH11[5]~17 .lut_mask = "00ff";
defparam \CH11[5]~17 .operation_mode = "normal";
defparam \CH11[5]~17 .output_mode = "comb_only";
defparam \CH11[5]~17 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_B10
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q[4] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q [4] = DFFEA(\inst|rg_parallel|parallel_buffer_out [4], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[11]~29_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , 
// , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [4]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[11]~29_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q [4]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q[4] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q[4] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q[4] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q[4] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q[4] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_H14
flex10ke_lcell \CH11[4]~18 (
// Equation(s):
// \CH11[4]~18_combout  = !\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q [6]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\CH11[4]~18_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \CH11[4]~18 .clock_enable_mode = "false";
defparam \CH11[4]~18 .lut_mask = "00ff";
defparam \CH11[4]~18 .operation_mode = "normal";
defparam \CH11[4]~18 .output_mode = "comb_only";
defparam \CH11[4]~18 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_C1
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q[3] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q [3] = DFFEA(\inst|rg_parallel|parallel_buffer_out [3], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[11]~29_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , 
// , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [3]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[11]~29_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q [3]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q[3] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q[3] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q[3] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q[3] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q[3] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_J2
flex10ke_lcell \CH11[3]~19 (
// Equation(s):
// \CH11[3]~19_combout  = !\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q [6]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\CH11[3]~19_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \CH11[3]~19 .clock_enable_mode = "false";
defparam \CH11[3]~19 .lut_mask = "00ff";
defparam \CH11[3]~19 .operation_mode = "normal";
defparam \CH11[3]~19 .output_mode = "comb_only";
defparam \CH11[3]~19 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_C7
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q[2] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q [2] = DFFEA(\inst|rg_parallel|parallel_buffer_out [2], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[11]~29_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , 
// , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [2]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[11]~29_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q [2]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q[2] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q[2] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q[2] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q[2] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q[2] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_J14
flex10ke_lcell \CH11[2]~20 (
// Equation(s):
// \CH11[2]~20_combout  = !\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q [6]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\CH11[2]~20_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \CH11[2]~20 .clock_enable_mode = "false";
defparam \CH11[2]~20 .lut_mask = "00ff";
defparam \CH11[2]~20 .operation_mode = "normal";
defparam \CH11[2]~20 .output_mode = "comb_only";
defparam \CH11[2]~20 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_C4
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q[1] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q [1] = DFFEA(\inst|rg_parallel|parallel_buffer_out [1], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[11]~29_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , 
// , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [1]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[11]~29_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q [1]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q[1] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q[1] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q[1] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q[1] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q[1] .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_H4
flex10ke_lcell \CH11[1]~21 (
// Equation(s):
// \CH11[1]~21_combout  = !\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q [6]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\CH11[1]~21_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \CH11[1]~21 .clock_enable_mode = "false";
defparam \CH11[1]~21 .lut_mask = "00ff";
defparam \CH11[1]~21 .operation_mode = "normal";
defparam \CH11[1]~21 .output_mode = "comb_only";
defparam \CH11[1]~21 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_B12
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q[0] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q [0] = DFFEA(\inst|rg_parallel|parallel_buffer_out [0], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[11]~29_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , 
// , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [0]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[11]~29_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q [0]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q[0] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q[0] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q[0] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q[0] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q[0] .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_H11
flex10ke_lcell \CH11[0]~22 (
// Equation(s):
// \CH11[0]~22_combout  = !\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q [6]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\CH11[0]~22_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \CH11[0]~22 .clock_enable_mode = "false";
defparam \CH11[0]~22 .lut_mask = "00ff";
defparam \CH11[0]~22 .operation_mode = "normal";
defparam \CH11[0]~22 .output_mode = "comb_only";
defparam \CH11[0]~22 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_E20
flex10ke_lcell \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~11 (
// Equation(s):
// \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~11_combout  = !\inst|rg_parallel|parallel_buffer_out [8] & !\inst|rg_parallel|parallel_buffer_out [9] & \inst|rg_parallel|parallel_buffer_out [10] & \inst|rg_parallel|parallel_buffer_out [11]

	.dataa(\inst|rg_parallel|parallel_buffer_out [8]),
	.datab(\inst|rg_parallel|parallel_buffer_out [9]),
	.datac(\inst|rg_parallel|parallel_buffer_out [10]),
	.datad(\inst|rg_parallel|parallel_buffer_out [11]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~11_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~11 .clock_enable_mode = "false";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~11 .lut_mask = "1000";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~11 .operation_mode = "normal";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~11 .output_mode = "comb_only";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~11 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_E20
flex10ke_lcell \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[12]~27 (
// Equation(s):
// \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[12]~27_combout  = \inst2|control_logic_unit|delay_3_my|d_trig_2|Q_out~regout  & \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~11_combout  & 
// !\inst|rg_parallel|parallel_buffer_out [12] & !\inst2|control_logic_unit|delay_3_my|d_trig_3|Q_out~regout 

	.dataa(\inst2|control_logic_unit|delay_3_my|d_trig_2|Q_out~regout ),
	.datab(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~11_combout ),
	.datac(\inst|rg_parallel|parallel_buffer_out [12]),
	.datad(\inst2|control_logic_unit|delay_3_my|d_trig_3|Q_out~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[12]~27_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[12]~27 .clock_enable_mode = "false";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[12]~27 .lut_mask = "0008";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[12]~27 .operation_mode = "normal";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[12]~27 .output_mode = "comb_only";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[12]~27 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_E17
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q[7] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q [7] = DFFEA(\inst|rg_parallel|parallel_buffer_out [7], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[12]~27_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , 
// , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [7]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[12]~27_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q [7]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q[7] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q[7] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q[7] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q[7] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q[7] .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_E35
flex10ke_lcell \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q[0] (
// Equation(s):
// \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q [0] = DFFEA(\inst|rg_parallel|parallel_buffer_out [0], \inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[3]~8_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [0]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[3]~8_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q [0]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q[0] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q[0] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q[0] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q[0] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q[0] .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_I17
flex10ke_lcell \CH12[7]~23 (
// Equation(s):
// \CH12[7]~23_combout  = !\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q [0]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\CH12[7]~23_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \CH12[7]~23 .clock_enable_mode = "false";
defparam \CH12[7]~23 .lut_mask = "00ff";
defparam \CH12[7]~23 .operation_mode = "normal";
defparam \CH12[7]~23 .output_mode = "comb_only";
defparam \CH12[7]~23 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_E36
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q[6] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q [6] = DFFEA(\inst|rg_parallel|parallel_buffer_out [6], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[12]~27_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , 
// , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [6]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[12]~27_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q [6]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q[6] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q[6] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q[6] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q[6] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q[6] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_H26
flex10ke_lcell \CH12[6]~16 (
// Equation(s):
// \CH12[6]~16_combout  = !\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q [0]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\CH12[6]~16_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \CH12[6]~16 .clock_enable_mode = "false";
defparam \CH12[6]~16 .lut_mask = "00ff";
defparam \CH12[6]~16 .operation_mode = "normal";
defparam \CH12[6]~16 .output_mode = "comb_only";
defparam \CH12[6]~16 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_E17
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q[5] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q [5] = DFFEA(\inst|rg_parallel|parallel_buffer_out [5], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[12]~27_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , 
// , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [5]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[12]~27_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q [5]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q[5] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q[5] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q[5] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q[5] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q[5] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_I18
flex10ke_lcell \CH12[5]~17 (
// Equation(s):
// \CH12[5]~17_combout  = !\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q [0]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\CH12[5]~17_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \CH12[5]~17 .clock_enable_mode = "false";
defparam \CH12[5]~17 .lut_mask = "00ff";
defparam \CH12[5]~17 .operation_mode = "normal";
defparam \CH12[5]~17 .output_mode = "comb_only";
defparam \CH12[5]~17 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_E4
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q[4] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q [4] = DFFEA(\inst|rg_parallel|parallel_buffer_out [4], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[12]~27_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , 
// , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [4]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[12]~27_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q [4]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q[4] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q[4] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q[4] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q[4] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q[4] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_H3
flex10ke_lcell \CH12[4]~18 (
// Equation(s):
// \CH12[4]~18_combout  = !\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q [0]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\CH12[4]~18_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \CH12[4]~18 .clock_enable_mode = "false";
defparam \CH12[4]~18 .lut_mask = "00ff";
defparam \CH12[4]~18 .operation_mode = "normal";
defparam \CH12[4]~18 .output_mode = "comb_only";
defparam \CH12[4]~18 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_E8
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q[3] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q [3] = DFFEA(\inst|rg_parallel|parallel_buffer_out [3], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[12]~27_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , 
// , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [3]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[12]~27_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q [3]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q[3] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q[3] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q[3] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q[3] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q[3] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_H7
flex10ke_lcell \CH12[3]~19 (
// Equation(s):
// \CH12[3]~19_combout  = !\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q [0]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\CH12[3]~19_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \CH12[3]~19 .clock_enable_mode = "false";
defparam \CH12[3]~19 .lut_mask = "00ff";
defparam \CH12[3]~19 .operation_mode = "normal";
defparam \CH12[3]~19 .output_mode = "comb_only";
defparam \CH12[3]~19 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_E17
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q[2] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q [2] = DFFEA(\inst|rg_parallel|parallel_buffer_out [2], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[12]~27_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , 
// , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [2]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[12]~27_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q [2]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q[2] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q[2] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q[2] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q[2] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q[2] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_A34
flex10ke_lcell \CH12[2]~20 (
// Equation(s):
// \CH12[2]~20_combout  = !\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q [0]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\CH12[2]~20_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \CH12[2]~20 .clock_enable_mode = "false";
defparam \CH12[2]~20 .lut_mask = "00ff";
defparam \CH12[2]~20 .operation_mode = "normal";
defparam \CH12[2]~20 .output_mode = "comb_only";
defparam \CH12[2]~20 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_E17
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q[1] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q [1] = DFFEA(\inst|rg_parallel|parallel_buffer_out [1], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[12]~27_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , 
// , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [1]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[12]~27_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q [1]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q[1] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q[1] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q[1] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q[1] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q[1] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_G24
flex10ke_lcell \CH12[1]~21 (
// Equation(s):
// \CH12[1]~21_combout  = !\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q [0]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\CH12[1]~21_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \CH12[1]~21 .clock_enable_mode = "false";
defparam \CH12[1]~21 .lut_mask = "00ff";
defparam \CH12[1]~21 .operation_mode = "normal";
defparam \CH12[1]~21 .output_mode = "comb_only";
defparam \CH12[1]~21 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_E4
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q[0] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q [0] = DFFEA(\inst|rg_parallel|parallel_buffer_out [0], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[12]~27_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , 
// , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [0]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[12]~27_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q [0]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q[0] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q[0] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q[0] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q[0] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q[0] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_I4
flex10ke_lcell \CH12[0]~22 (
// Equation(s):
// \CH12[0]~22_combout  = !\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q [0]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\CH12[0]~22_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \CH12[0]~22 .clock_enable_mode = "false";
defparam \CH12[0]~22 .lut_mask = "00ff";
defparam \CH12[0]~22 .operation_mode = "normal";
defparam \CH12[0]~22 .output_mode = "comb_only";
defparam \CH12[0]~22 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_E20
flex10ke_lcell \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~7 (
// Equation(s):
// \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~7_combout  = \inst|rg_parallel|parallel_buffer_out [8] & !\inst|rg_parallel|parallel_buffer_out [9] & \inst|rg_parallel|parallel_buffer_out [10] & \inst|rg_parallel|parallel_buffer_out [11]

	.dataa(\inst|rg_parallel|parallel_buffer_out [8]),
	.datab(\inst|rg_parallel|parallel_buffer_out [9]),
	.datac(\inst|rg_parallel|parallel_buffer_out [10]),
	.datad(\inst|rg_parallel|parallel_buffer_out [11]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~7_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~7 .clock_enable_mode = "false";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~7 .lut_mask = "2000";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~7 .operation_mode = "normal";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~7 .output_mode = "comb_only";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~7 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_E20
flex10ke_lcell \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[13]~23 (
// Equation(s):
// \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[13]~23_combout  = \inst2|control_logic_unit|delay_3_my|d_trig_2|Q_out~regout  & \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~7_combout  & 
// !\inst|rg_parallel|parallel_buffer_out [12] & !\inst2|control_logic_unit|delay_3_my|d_trig_3|Q_out~regout 

	.dataa(\inst2|control_logic_unit|delay_3_my|d_trig_2|Q_out~regout ),
	.datab(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~7_combout ),
	.datac(\inst|rg_parallel|parallel_buffer_out [12]),
	.datad(\inst2|control_logic_unit|delay_3_my|d_trig_3|Q_out~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[13]~23_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[13]~23 .clock_enable_mode = "false";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[13]~23 .lut_mask = "0008";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[13]~23 .operation_mode = "normal";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[13]~23 .output_mode = "comb_only";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[13]~23 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_B29
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q[7] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q [7] = DFFEA(\inst|rg_parallel|parallel_buffer_out [7], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[13]~23_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , 
// , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [7]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[13]~23_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q [7]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q[7] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q[7] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q[7] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q[7] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q[7] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_H34
flex10ke_lcell \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q[2] (
// Equation(s):
// \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q [2] = DFFEA(\inst|rg_parallel|parallel_buffer_out [2], \inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[3]~8_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [2]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[3]~8_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q [2]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q[2] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q[2] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q[2] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q[2] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q[2] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_B29
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q[6] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q [6] = DFFEA(\inst|rg_parallel|parallel_buffer_out [6], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[13]~23_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , 
// , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [6]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[13]~23_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q [6]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q[6] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q[6] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q[6] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q[6] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q[6] .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_B29
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q[5] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q [5] = DFFEA(\inst|rg_parallel|parallel_buffer_out [5], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[13]~23_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , 
// , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [5]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[13]~23_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q [5]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q[5] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q[5] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q[5] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q[5] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q[5] .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_B7
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q[4] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q [4] = DFFEA(\inst|rg_parallel|parallel_buffer_out [4], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[13]~23_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , 
// , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [4]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[13]~23_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q [4]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q[4] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q[4] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q[4] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q[4] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q[4] .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_B29
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q[3] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q [3] = DFFEA(\inst|rg_parallel|parallel_buffer_out [3], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[13]~23_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , 
// , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [3]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[13]~23_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q [3]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q[3] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q[3] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q[3] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q[3] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q[3] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_B29
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q[2] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q [2] = DFFEA(\inst|rg_parallel|parallel_buffer_out [2], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[13]~23_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , 
// , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [2]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[13]~23_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q [2]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q[2] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q[2] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q[2] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q[2] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q[2] .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_B29
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q[1] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q [1] = DFFEA(\inst|rg_parallel|parallel_buffer_out [1], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[13]~23_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , 
// , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [1]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[13]~23_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q [1]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q[1] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q[1] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q[1] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q[1] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q[1] .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_B13
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q[0] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q [0] = DFFEA(\inst|rg_parallel|parallel_buffer_out [0], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[13]~23_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , 
// , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [0]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[13]~23_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q [0]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q[0] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q[0] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q[0] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q[0] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q[0] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_E24
flex10ke_lcell \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~3 (
// Equation(s):
// \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~3_combout  = !\inst|rg_parallel|parallel_buffer_out [8] & \inst|rg_parallel|parallel_buffer_out [9] & \inst|rg_parallel|parallel_buffer_out [10] & \inst|rg_parallel|parallel_buffer_out [11]

	.dataa(\inst|rg_parallel|parallel_buffer_out [8]),
	.datab(\inst|rg_parallel|parallel_buffer_out [9]),
	.datac(\inst|rg_parallel|parallel_buffer_out [10]),
	.datad(\inst|rg_parallel|parallel_buffer_out [11]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~3_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~3 .clock_enable_mode = "false";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~3 .lut_mask = "4000";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~3 .operation_mode = "normal";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~3 .output_mode = "comb_only";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~3 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_E24
flex10ke_lcell \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[14]~19 (
// Equation(s):
// \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[14]~19_combout  = \inst2|control_logic_unit|delay_3_my|d_trig_2|Q_out~regout  & \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~3_combout  & 
// !\inst|rg_parallel|parallel_buffer_out [12] & !\inst2|control_logic_unit|delay_3_my|d_trig_3|Q_out~regout 

	.dataa(\inst2|control_logic_unit|delay_3_my|d_trig_2|Q_out~regout ),
	.datab(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~3_combout ),
	.datac(\inst|rg_parallel|parallel_buffer_out [12]),
	.datad(\inst2|control_logic_unit|delay_3_my|d_trig_3|Q_out~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[14]~19_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[14]~19 .clock_enable_mode = "false";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[14]~19 .lut_mask = "0008";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[14]~19 .operation_mode = "normal";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[14]~19 .output_mode = "comb_only";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[14]~19 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_E2
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q[7] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q [7] = DFFEA(\inst|rg_parallel|parallel_buffer_out [7], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[14]~19_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , 
// , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [7]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[14]~19_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q [7]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q[7] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q[7] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q[7] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q[7] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q[7] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_E35
flex10ke_lcell \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q[4] (
// Equation(s):
// \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q [4] = DFFEA(\inst|rg_parallel|parallel_buffer_out [4], \inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[3]~8_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [4]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[3]~8_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q [4]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q[4] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q[4] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q[4] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q[4] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q[4] .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_E2
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q[6] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q [6] = DFFEA(\inst|rg_parallel|parallel_buffer_out [6], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[14]~19_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , 
// , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [6]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[14]~19_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q [6]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q[6] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q[6] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q[6] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q[6] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q[6] .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_E2
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q[5] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q [5] = DFFEA(\inst|rg_parallel|parallel_buffer_out [5], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[14]~19_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , 
// , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [5]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[14]~19_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q [5]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q[5] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q[5] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q[5] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q[5] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q[5] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_E2
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q[4] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q [4] = DFFEA(\inst|rg_parallel|parallel_buffer_out [4], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[14]~19_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , 
// , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [4]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[14]~19_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q [4]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q[4] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q[4] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q[4] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q[4] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q[4] .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_E2
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q[3] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q [3] = DFFEA(\inst|rg_parallel|parallel_buffer_out [3], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[14]~19_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , 
// , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [3]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[14]~19_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q [3]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q[3] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q[3] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q[3] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q[3] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q[3] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_E2
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q[2] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q [2] = DFFEA(\inst|rg_parallel|parallel_buffer_out [2], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[14]~19_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , 
// , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [2]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[14]~19_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q [2]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q[2] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q[2] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q[2] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q[2] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q[2] .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_E2
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q[1] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q [1] = DFFEA(\inst|rg_parallel|parallel_buffer_out [1], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[14]~19_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , 
// , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [1]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[14]~19_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q [1]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q[1] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q[1] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q[1] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q[1] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q[1] .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_E2
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q[0] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q [0] = DFFEA(\inst|rg_parallel|parallel_buffer_out [0], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[14]~19_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , 
// , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [0]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[14]~19_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q [0]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q[0] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q[0] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q[0] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q[0] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q[0] .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_B24
flex10ke_lcell \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~15 (
// Equation(s):
// \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~15_combout  = \inst|rg_parallel|parallel_buffer_out [8] & \inst|rg_parallel|parallel_buffer_out [9] & \inst|rg_parallel|parallel_buffer_out [10] & \inst|rg_parallel|parallel_buffer_out [11]

	.dataa(\inst|rg_parallel|parallel_buffer_out [8]),
	.datab(\inst|rg_parallel|parallel_buffer_out [9]),
	.datac(\inst|rg_parallel|parallel_buffer_out [10]),
	.datad(\inst|rg_parallel|parallel_buffer_out [11]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~15_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~15 .clock_enable_mode = "false";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~15 .lut_mask = "8000";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~15 .operation_mode = "normal";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~15 .output_mode = "comb_only";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~15 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_B24
flex10ke_lcell \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[15]~31 (
// Equation(s):
// \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[15]~31_combout  = \inst2|control_logic_unit|delay_3_my|d_trig_2|Q_out~regout  & \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~15_combout  & 
// !\inst|rg_parallel|parallel_buffer_out [12] & !\inst2|control_logic_unit|delay_3_my|d_trig_3|Q_out~regout 

	.dataa(\inst2|control_logic_unit|delay_3_my|d_trig_2|Q_out~regout ),
	.datab(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~15_combout ),
	.datac(\inst|rg_parallel|parallel_buffer_out [12]),
	.datad(\inst2|control_logic_unit|delay_3_my|d_trig_3|Q_out~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[15]~31_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[15]~31 .clock_enable_mode = "false";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[15]~31 .lut_mask = "0008";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[15]~31 .operation_mode = "normal";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[15]~31 .output_mode = "comb_only";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[15]~31 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_E33
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q[7] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q [7] = DFFEA(\inst|rg_parallel|parallel_buffer_out [7], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[15]~31_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , 
// , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [7]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[15]~31_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q [7]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q[7] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q[7] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q[7] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q[7] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q[7] .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_H34
flex10ke_lcell \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q[6] (
// Equation(s):
// \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q [6] = DFFEA(\inst|rg_parallel|parallel_buffer_out [6], \inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[3]~8_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [6]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[3]~8_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q [6]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q[6] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q[6] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q[6] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q[6] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q[6] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_G34
flex10ke_lcell \CH15[7]~23 (
// Equation(s):
// \CH15[7]~23_combout  = !\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q [6]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\CH15[7]~23_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \CH15[7]~23 .clock_enable_mode = "false";
defparam \CH15[7]~23 .lut_mask = "00ff";
defparam \CH15[7]~23 .operation_mode = "normal";
defparam \CH15[7]~23 .output_mode = "comb_only";
defparam \CH15[7]~23 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_E19
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q[6] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q [6] = DFFEA(\inst|rg_parallel|parallel_buffer_out [6], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[15]~31_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , 
// , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [6]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[15]~31_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q [6]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q[6] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q[6] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q[6] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q[6] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q[6] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_G19
flex10ke_lcell \CH15[6]~16 (
// Equation(s):
// \CH15[6]~16_combout  = !\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q [6]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\CH15[6]~16_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \CH15[6]~16 .clock_enable_mode = "false";
defparam \CH15[6]~16 .lut_mask = "00ff";
defparam \CH15[6]~16 .operation_mode = "normal";
defparam \CH15[6]~16 .output_mode = "comb_only";
defparam \CH15[6]~16 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_B24
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q[5] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q [5] = DFFEA(\inst|rg_parallel|parallel_buffer_out [5], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[15]~31_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , 
// , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [5]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[15]~31_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q [5]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q[5] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q[5] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q[5] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q[5] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q[5] .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_F23
flex10ke_lcell \CH15[5]~17 (
// Equation(s):
// \CH15[5]~17_combout  = !\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q [6]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\CH15[5]~17_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \CH15[5]~17 .clock_enable_mode = "false";
defparam \CH15[5]~17 .lut_mask = "00ff";
defparam \CH15[5]~17 .operation_mode = "normal";
defparam \CH15[5]~17 .output_mode = "comb_only";
defparam \CH15[5]~17 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_B31
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q[4] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q [4] = DFFEA(\inst|rg_parallel|parallel_buffer_out [4], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[15]~31_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , 
// , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [4]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[15]~31_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q [4]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q[4] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q[4] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q[4] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q[4] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q[4] .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_F32
flex10ke_lcell \CH15[4]~18 (
// Equation(s):
// \CH15[4]~18_combout  = !\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q [6]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\CH15[4]~18_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \CH15[4]~18 .clock_enable_mode = "false";
defparam \CH15[4]~18 .lut_mask = "00ff";
defparam \CH15[4]~18 .operation_mode = "normal";
defparam \CH15[4]~18 .output_mode = "comb_only";
defparam \CH15[4]~18 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_F23
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q[3] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q [3] = DFFEA(\inst|rg_parallel|parallel_buffer_out [3], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[15]~31_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , 
// , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [3]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[15]~31_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q [3]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q[3] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q[3] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q[3] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q[3] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q[3] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_F34
flex10ke_lcell \CH15[3]~19 (
// Equation(s):
// \CH15[3]~19_combout  = !\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q [6]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\CH15[3]~19_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \CH15[3]~19 .clock_enable_mode = "false";
defparam \CH15[3]~19 .lut_mask = "00ff";
defparam \CH15[3]~19 .operation_mode = "normal";
defparam \CH15[3]~19 .output_mode = "comb_only";
defparam \CH15[3]~19 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_B24
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q[2] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q [2] = DFFEA(\inst|rg_parallel|parallel_buffer_out [2], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[15]~31_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , 
// , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [2]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[15]~31_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q [2]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q[2] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q[2] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q[2] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q[2] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q[2] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_E34
flex10ke_lcell \CH15[2]~20 (
// Equation(s):
// \CH15[2]~20_combout  = !\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q [6]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\CH15[2]~20_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \CH15[2]~20 .clock_enable_mode = "false";
defparam \CH15[2]~20 .lut_mask = "00ff";
defparam \CH15[2]~20 .operation_mode = "normal";
defparam \CH15[2]~20 .output_mode = "comb_only";
defparam \CH15[2]~20 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_B31
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q[1] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q [1] = DFFEA(\inst|rg_parallel|parallel_buffer_out [1], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[15]~31_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , 
// , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [1]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[15]~31_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q [1]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q[1] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q[1] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q[1] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q[1] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q[1] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_G26
flex10ke_lcell \CH15[1]~21 (
// Equation(s):
// \CH15[1]~21_combout  = !\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q [6]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\CH15[1]~21_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \CH15[1]~21 .clock_enable_mode = "false";
defparam \CH15[1]~21 .lut_mask = "00ff";
defparam \CH15[1]~21 .operation_mode = "normal";
defparam \CH15[1]~21 .output_mode = "comb_only";
defparam \CH15[1]~21 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_B31
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q[0] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q [0] = DFFEA(\inst|rg_parallel|parallel_buffer_out [0], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[15]~31_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , 
// , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [0]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[15]~31_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q [0]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q[0] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q[0] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q[0] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q[0] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q[0] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_H34
flex10ke_lcell \CH15[0]~22 (
// Equation(s):
// \CH15[0]~22_combout  = !\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q [6]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\CH15[0]~22_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \CH15[0]~22 .clock_enable_mode = "false";
defparam \CH15[0]~22 .lut_mask = "00ff";
defparam \CH15[0]~22 .operation_mode = "normal";
defparam \CH15[0]~22 .output_mode = "comb_only";
defparam \CH15[0]~22 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_E22
flex10ke_lcell \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~2 (
// Equation(s):
// \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~2_combout  = !\inst|rg_parallel|parallel_buffer_out [8] & \inst|rg_parallel|parallel_buffer_out [9] & !\inst|rg_parallel|parallel_buffer_out [10] & !\inst|rg_parallel|parallel_buffer_out [11]

	.dataa(\inst|rg_parallel|parallel_buffer_out [8]),
	.datab(\inst|rg_parallel|parallel_buffer_out [9]),
	.datac(\inst|rg_parallel|parallel_buffer_out [10]),
	.datad(\inst|rg_parallel|parallel_buffer_out [11]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~2_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~2 .clock_enable_mode = "false";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~2 .lut_mask = "0004";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~2 .operation_mode = "normal";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~2 .output_mode = "comb_only";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~2 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_E22
flex10ke_lcell \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[2]~18 (
// Equation(s):
// \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[2]~18_combout  = \inst2|control_logic_unit|delay_3_my|d_trig_2|Q_out~regout  & \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~2_combout  & 
// !\inst|rg_parallel|parallel_buffer_out [12] & !\inst2|control_logic_unit|delay_3_my|d_trig_3|Q_out~regout 

	.dataa(\inst2|control_logic_unit|delay_3_my|d_trig_2|Q_out~regout ),
	.datab(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~2_combout ),
	.datac(\inst|rg_parallel|parallel_buffer_out [12]),
	.datad(\inst2|control_logic_unit|delay_3_my|d_trig_3|Q_out~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[2]~18_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[2]~18 .clock_enable_mode = "false";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[2]~18 .lut_mask = "0008";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[2]~18 .operation_mode = "normal";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[2]~18 .output_mode = "comb_only";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[2]~18 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_E13
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q[7] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q [7] = DFFEA(\inst|rg_parallel|parallel_buffer_out [7], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[2]~18_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , 
// , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [7]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[2]~18_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q [7]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q[7] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q[7] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q[7] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q[7] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q[7] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_F10
flex10ke_lcell \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q[4] (
// Equation(s):
// \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q [4] = DFFEA(\inst|rg_parallel|parallel_buffer_out [4], \inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[0]~5_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [4]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[0]~5_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q [4]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q[4] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q[4] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q[4] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q[4] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q[4] .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_E13
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q[6] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q [6] = DFFEA(\inst|rg_parallel|parallel_buffer_out [6], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[2]~18_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , 
// , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [6]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[2]~18_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q [6]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q[6] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q[6] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q[6] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q[6] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q[6] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_E13
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q[5] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q [5] = DFFEA(\inst|rg_parallel|parallel_buffer_out [5], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[2]~18_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , 
// , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [5]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[2]~18_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q [5]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q[5] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q[5] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q[5] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q[5] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q[5] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_E13
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q[4] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q [4] = DFFEA(\inst|rg_parallel|parallel_buffer_out [4], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[2]~18_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , 
// , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [4]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[2]~18_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q [4]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q[4] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q[4] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q[4] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q[4] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q[4] .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_E13
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q[3] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q [3] = DFFEA(\inst|rg_parallel|parallel_buffer_out [3], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[2]~18_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , 
// , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [3]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[2]~18_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q [3]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q[3] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q[3] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q[3] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q[3] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q[3] .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_E13
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q[2] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q [2] = DFFEA(\inst|rg_parallel|parallel_buffer_out [2], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[2]~18_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , 
// , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [2]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[2]~18_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q [2]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q[2] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q[2] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q[2] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q[2] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q[2] .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_E13
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q[1] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q [1] = DFFEA(\inst|rg_parallel|parallel_buffer_out [1], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[2]~18_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , 
// , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [1]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[2]~18_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q [1]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q[1] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q[1] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q[1] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q[1] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q[1] .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_E13
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q[0] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q [0] = DFFEA(\inst|rg_parallel|parallel_buffer_out [0], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[2]~18_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , 
// , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [0]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[2]~18_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q [0]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q[0] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q[0] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q[0] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q[0] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q[0] .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_F35
flex10ke_lcell \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~14 (
// Equation(s):
// \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~14_combout  = \inst|rg_parallel|parallel_buffer_out [8] & \inst|rg_parallel|parallel_buffer_out [9] & !\inst|rg_parallel|parallel_buffer_out [10] & !\inst|rg_parallel|parallel_buffer_out [11]

	.dataa(\inst|rg_parallel|parallel_buffer_out [8]),
	.datab(\inst|rg_parallel|parallel_buffer_out [9]),
	.datac(\inst|rg_parallel|parallel_buffer_out [10]),
	.datad(\inst|rg_parallel|parallel_buffer_out [11]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~14_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~14 .clock_enable_mode = "false";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~14 .lut_mask = "0008";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~14 .operation_mode = "normal";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~14 .output_mode = "comb_only";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~14 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_B25
flex10ke_lcell \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[3]~30 (
// Equation(s):
// \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[3]~30_combout  = \inst2|control_logic_unit|delay_3_my|d_trig_2|Q_out~regout  & \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~14_combout  & 
// !\inst|rg_parallel|parallel_buffer_out [12] & !\inst2|control_logic_unit|delay_3_my|d_trig_3|Q_out~regout 

	.dataa(\inst2|control_logic_unit|delay_3_my|d_trig_2|Q_out~regout ),
	.datab(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~14_combout ),
	.datac(\inst|rg_parallel|parallel_buffer_out [12]),
	.datad(\inst2|control_logic_unit|delay_3_my|d_trig_3|Q_out~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[3]~30_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[3]~30 .clock_enable_mode = "false";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[3]~30 .lut_mask = "0008";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[3]~30 .operation_mode = "normal";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[3]~30 .output_mode = "comb_only";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[3]~30 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_E25
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q[7] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q [7] = DFFEA(\inst|rg_parallel|parallel_buffer_out [7], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[3]~30_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , 
// , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [7]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[3]~30_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q [7]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q[7] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q[7] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q[7] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q[7] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q[7] .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_E14
flex10ke_lcell \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q[6] (
// Equation(s):
// \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q [6] = DFFEA(\inst|rg_parallel|parallel_buffer_out [6], \inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[0]~5_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [6]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[0]~5_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q [6]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q[6] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q[6] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q[6] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q[6] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q[6] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_B28
flex10ke_lcell \CH3[7]~23 (
// Equation(s):
// \CH3[7]~23_combout  = !\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q [6]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\CH3[7]~23_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \CH3[7]~23 .clock_enable_mode = "false";
defparam \CH3[7]~23 .lut_mask = "00ff";
defparam \CH3[7]~23 .operation_mode = "normal";
defparam \CH3[7]~23 .output_mode = "comb_only";
defparam \CH3[7]~23 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_C12
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q[6] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q [6] = DFFEA(\inst|rg_parallel|parallel_buffer_out [6], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[3]~30_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , 
// , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [6]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[3]~30_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q [6]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q[6] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q[6] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q[6] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q[6] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q[6] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_C6
flex10ke_lcell \CH3[6]~16 (
// Equation(s):
// \CH3[6]~16_combout  = !\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q [6]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\CH3[6]~16_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \CH3[6]~16 .clock_enable_mode = "false";
defparam \CH3[6]~16 .lut_mask = "00ff";
defparam \CH3[6]~16 .operation_mode = "normal";
defparam \CH3[6]~16 .output_mode = "comb_only";
defparam \CH3[6]~16 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_B30
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q[5] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q [5] = DFFEA(\inst|rg_parallel|parallel_buffer_out [5], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[3]~30_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , 
// , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [5]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[3]~30_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q [5]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q[5] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q[5] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q[5] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q[5] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q[5] .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_C30
flex10ke_lcell \CH3[5]~17 (
// Equation(s):
// \CH3[5]~17_combout  = !\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q [6]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\CH3[5]~17_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \CH3[5]~17 .clock_enable_mode = "false";
defparam \CH3[5]~17 .lut_mask = "00ff";
defparam \CH3[5]~17 .operation_mode = "normal";
defparam \CH3[5]~17 .output_mode = "comb_only";
defparam \CH3[5]~17 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_E25
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q[4] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q [4] = DFFEA(\inst|rg_parallel|parallel_buffer_out [4], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[3]~30_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , 
// , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [4]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[3]~30_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q [4]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q[4] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q[4] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q[4] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q[4] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q[4] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_I25
flex10ke_lcell \CH3[4]~18 (
// Equation(s):
// \CH3[4]~18_combout  = !\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q [6]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\CH3[4]~18_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \CH3[4]~18 .clock_enable_mode = "false";
defparam \CH3[4]~18 .lut_mask = "00ff";
defparam \CH3[4]~18 .operation_mode = "normal";
defparam \CH3[4]~18 .output_mode = "comb_only";
defparam \CH3[4]~18 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_E23
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q[3] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q [3] = DFFEA(\inst|rg_parallel|parallel_buffer_out [3], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[3]~30_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , 
// , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [3]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[3]~30_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q [3]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q[3] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q[3] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q[3] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q[3] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q[3] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_I24
flex10ke_lcell \CH3[3]~19 (
// Equation(s):
// \CH3[3]~19_combout  = !\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q [6]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\CH3[3]~19_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \CH3[3]~19 .clock_enable_mode = "false";
defparam \CH3[3]~19 .lut_mask = "00ff";
defparam \CH3[3]~19 .operation_mode = "normal";
defparam \CH3[3]~19 .output_mode = "comb_only";
defparam \CH3[3]~19 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_E25
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q[2] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q [2] = DFFEA(\inst|rg_parallel|parallel_buffer_out [2], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[3]~30_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , 
// , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [2]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[3]~30_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q [2]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q[2] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q[2] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q[2] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q[2] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q[2] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_C25
flex10ke_lcell \CH3[2]~20 (
// Equation(s):
// \CH3[2]~20_combout  = !\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q [6]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\CH3[2]~20_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \CH3[2]~20 .clock_enable_mode = "false";
defparam \CH3[2]~20 .lut_mask = "00ff";
defparam \CH3[2]~20 .operation_mode = "normal";
defparam \CH3[2]~20 .output_mode = "comb_only";
defparam \CH3[2]~20 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_B30
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q[1] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q [1] = DFFEA(\inst|rg_parallel|parallel_buffer_out [1], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[3]~30_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , 
// , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [1]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[3]~30_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q [1]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q[1] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q[1] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q[1] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q[1] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q[1] .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_E5
flex10ke_lcell \CH3[1]~21 (
// Equation(s):
// \CH3[1]~21_combout  = !\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q [6]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\CH3[1]~21_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \CH3[1]~21 .clock_enable_mode = "false";
defparam \CH3[1]~21 .lut_mask = "00ff";
defparam \CH3[1]~21 .operation_mode = "normal";
defparam \CH3[1]~21 .output_mode = "comb_only";
defparam \CH3[1]~21 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_B8
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q[0] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q [0] = DFFEA(\inst|rg_parallel|parallel_buffer_out [0], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[3]~30_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , 
// , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [0]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[3]~30_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q [0]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q[0] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q[0] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q[0] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q[0] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q[0] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_C8
flex10ke_lcell \CH3[0]~22 (
// Equation(s):
// \CH3[0]~22_combout  = !\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q [6]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\CH3[0]~22_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \CH3[0]~22 .clock_enable_mode = "false";
defparam \CH3[0]~22 .lut_mask = "00ff";
defparam \CH3[0]~22 .operation_mode = "normal";
defparam \CH3[0]~22 .output_mode = "comb_only";
defparam \CH3[0]~22 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_E22
flex10ke_lcell \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~9 (
// Equation(s):
// \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~9_combout  = !\inst|rg_parallel|parallel_buffer_out [8] & !\inst|rg_parallel|parallel_buffer_out [9] & \inst|rg_parallel|parallel_buffer_out [10] & !\inst|rg_parallel|parallel_buffer_out [11]

	.dataa(\inst|rg_parallel|parallel_buffer_out [8]),
	.datab(\inst|rg_parallel|parallel_buffer_out [9]),
	.datac(\inst|rg_parallel|parallel_buffer_out [10]),
	.datad(\inst|rg_parallel|parallel_buffer_out [11]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~9_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~9 .clock_enable_mode = "false";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~9 .lut_mask = "0010";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~9 .operation_mode = "normal";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~9 .output_mode = "comb_only";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~9 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_E22
flex10ke_lcell \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[4]~25 (
// Equation(s):
// \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[4]~25_combout  = \inst2|control_logic_unit|delay_3_my|d_trig_2|Q_out~regout  & \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~9_combout  & 
// !\inst|rg_parallel|parallel_buffer_out [12] & !\inst2|control_logic_unit|delay_3_my|d_trig_3|Q_out~regout 

	.dataa(\inst2|control_logic_unit|delay_3_my|d_trig_2|Q_out~regout ),
	.datab(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~9_combout ),
	.datac(\inst|rg_parallel|parallel_buffer_out [12]),
	.datad(\inst2|control_logic_unit|delay_3_my|d_trig_3|Q_out~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[4]~25_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[4]~25 .clock_enable_mode = "false";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[4]~25 .lut_mask = "0008";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[4]~25 .operation_mode = "normal";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[4]~25 .output_mode = "comb_only";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[4]~25 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_E14
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q[7] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q [7] = DFFEA(\inst|rg_parallel|parallel_buffer_out [7], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[4]~25_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , 
// , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [7]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[4]~25_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q [7]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q[7] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q[7] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q[7] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q[7] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q[7] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_E4
flex10ke_lcell \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q[0] (
// Equation(s):
// \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q [0] = DFFEA(\inst|rg_parallel|parallel_buffer_out [0], \inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[1]~6_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [0]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[1]~6_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q [0]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q[0] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q[0] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q[0] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q[0] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q[0] .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_H9
flex10ke_lcell \CH4[7]~23 (
// Equation(s):
// \CH4[7]~23_combout  = !\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q [0]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\CH4[7]~23_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \CH4[7]~23 .clock_enable_mode = "false";
defparam \CH4[7]~23 .lut_mask = "00ff";
defparam \CH4[7]~23 .operation_mode = "normal";
defparam \CH4[7]~23 .output_mode = "comb_only";
defparam \CH4[7]~23 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_E14
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q[6] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q [6] = DFFEA(\inst|rg_parallel|parallel_buffer_out [6], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[4]~25_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , 
// , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [6]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[4]~25_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q [6]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q[6] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q[6] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q[6] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q[6] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q[6] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_I14
flex10ke_lcell \CH4[6]~16 (
// Equation(s):
// \CH4[6]~16_combout  = !\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q [0]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\CH4[6]~16_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \CH4[6]~16 .clock_enable_mode = "false";
defparam \CH4[6]~16 .lut_mask = "00ff";
defparam \CH4[6]~16 .operation_mode = "normal";
defparam \CH4[6]~16 .output_mode = "comb_only";
defparam \CH4[6]~16 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_E14
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q[5] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q [5] = DFFEA(\inst|rg_parallel|parallel_buffer_out [5], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[4]~25_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , 
// , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [5]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[4]~25_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q [5]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q[5] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q[5] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q[5] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q[5] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q[5] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_J8
flex10ke_lcell \CH4[5]~17 (
// Equation(s):
// \CH4[5]~17_combout  = !\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q [0]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\CH4[5]~17_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \CH4[5]~17 .clock_enable_mode = "false";
defparam \CH4[5]~17 .lut_mask = "00ff";
defparam \CH4[5]~17 .operation_mode = "normal";
defparam \CH4[5]~17 .output_mode = "comb_only";
defparam \CH4[5]~17 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_E10
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q[4] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q [4] = DFFEA(\inst|rg_parallel|parallel_buffer_out [4], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[4]~25_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , 
// , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [4]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[4]~25_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q [4]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q[4] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q[4] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q[4] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q[4] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q[4] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_J9
flex10ke_lcell \CH4[4]~18 (
// Equation(s):
// \CH4[4]~18_combout  = !\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q [0]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\CH4[4]~18_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \CH4[4]~18 .clock_enable_mode = "false";
defparam \CH4[4]~18 .lut_mask = "00ff";
defparam \CH4[4]~18 .operation_mode = "normal";
defparam \CH4[4]~18 .output_mode = "comb_only";
defparam \CH4[4]~18 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_E14
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q[3] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q [3] = DFFEA(\inst|rg_parallel|parallel_buffer_out [3], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[4]~25_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , 
// , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [3]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[4]~25_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q [3]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q[3] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q[3] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q[3] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q[3] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q[3] .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_D25
flex10ke_lcell \CH4[3]~19 (
// Equation(s):
// \CH4[3]~19_combout  = !\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q [0]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\CH4[3]~19_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \CH4[3]~19 .clock_enable_mode = "false";
defparam \CH4[3]~19 .lut_mask = "00ff";
defparam \CH4[3]~19 .operation_mode = "normal";
defparam \CH4[3]~19 .output_mode = "comb_only";
defparam \CH4[3]~19 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_E27
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q[2] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q [2] = DFFEA(\inst|rg_parallel|parallel_buffer_out [2], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[4]~25_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , 
// , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [2]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[4]~25_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q [2]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q[2] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q[2] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q[2] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q[2] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q[2] .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_H27
flex10ke_lcell \CH4[2]~20 (
// Equation(s):
// \CH4[2]~20_combout  = !\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q [0]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\CH4[2]~20_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \CH4[2]~20 .clock_enable_mode = "false";
defparam \CH4[2]~20 .lut_mask = "00ff";
defparam \CH4[2]~20 .operation_mode = "normal";
defparam \CH4[2]~20 .output_mode = "comb_only";
defparam \CH4[2]~20 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_B11
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q[1] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q [1] = DFFEA(\inst|rg_parallel|parallel_buffer_out [1], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[4]~25_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , 
// , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [1]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[4]~25_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q [1]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q[1] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q[1] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q[1] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q[1] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q[1] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_I12
flex10ke_lcell \CH4[1]~21 (
// Equation(s):
// \CH4[1]~21_combout  = !\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q [0]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\CH4[1]~21_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \CH4[1]~21 .clock_enable_mode = "false";
defparam \CH4[1]~21 .lut_mask = "00ff";
defparam \CH4[1]~21 .operation_mode = "normal";
defparam \CH4[1]~21 .output_mode = "comb_only";
defparam \CH4[1]~21 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_B25
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q[0] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q [0] = DFFEA(\inst|rg_parallel|parallel_buffer_out [0], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[4]~25_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , 
// , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [0]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[4]~25_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q [0]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q[0] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q[0] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q[0] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q[0] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q[0] .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_D26
flex10ke_lcell \CH4[0]~22 (
// Equation(s):
// \CH4[0]~22_combout  = !\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q [0]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\CH4[0]~22_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \CH4[0]~22 .clock_enable_mode = "false";
defparam \CH4[0]~22 .lut_mask = "00ff";
defparam \CH4[0]~22 .operation_mode = "normal";
defparam \CH4[0]~22 .output_mode = "comb_only";
defparam \CH4[0]~22 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_E22
flex10ke_lcell \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~4 (
// Equation(s):
// \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~4_combout  = \inst|rg_parallel|parallel_buffer_out [8] & !\inst|rg_parallel|parallel_buffer_out [9] & \inst|rg_parallel|parallel_buffer_out [10] & !\inst|rg_parallel|parallel_buffer_out [11]

	.dataa(\inst|rg_parallel|parallel_buffer_out [8]),
	.datab(\inst|rg_parallel|parallel_buffer_out [9]),
	.datac(\inst|rg_parallel|parallel_buffer_out [10]),
	.datad(\inst|rg_parallel|parallel_buffer_out [11]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~4_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~4 .clock_enable_mode = "false";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~4 .lut_mask = "0020";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~4 .operation_mode = "normal";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~4 .output_mode = "comb_only";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~4 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_E22
flex10ke_lcell \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[5]~20 (
// Equation(s):
// \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[5]~20_combout  = \inst2|control_logic_unit|delay_3_my|d_trig_2|Q_out~regout  & \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~4_combout  & 
// !\inst|rg_parallel|parallel_buffer_out [12] & !\inst2|control_logic_unit|delay_3_my|d_trig_3|Q_out~regout 

	.dataa(\inst2|control_logic_unit|delay_3_my|d_trig_2|Q_out~regout ),
	.datab(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~4_combout ),
	.datac(\inst|rg_parallel|parallel_buffer_out [12]),
	.datad(\inst2|control_logic_unit|delay_3_my|d_trig_3|Q_out~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[5]~20_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[5]~20 .clock_enable_mode = "false";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[5]~20 .lut_mask = "0008";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[5]~20 .operation_mode = "normal";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[5]~20 .output_mode = "comb_only";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[5]~20 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_E16
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q[7] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q [7] = DFFEA(\inst|rg_parallel|parallel_buffer_out [7], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[5]~20_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , 
// , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [7]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[5]~20_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q [7]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q[7] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q[7] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q[7] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q[7] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q[7] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_B30
flex10ke_lcell \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q[2] (
// Equation(s):
// \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q [2] = DFFEA(\inst|rg_parallel|parallel_buffer_out [2], \inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[1]~6_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [2]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[1]~6_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q [2]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q[2] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q[2] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q[2] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q[2] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q[2] .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_E16
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q[6] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q [6] = DFFEA(\inst|rg_parallel|parallel_buffer_out [6], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[5]~20_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , 
// , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [6]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[5]~20_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q [6]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q[6] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q[6] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q[6] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q[6] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q[6] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_E16
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q[5] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q [5] = DFFEA(\inst|rg_parallel|parallel_buffer_out [5], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[5]~20_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , 
// , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [5]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[5]~20_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q [5]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q[5] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q[5] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q[5] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q[5] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q[5] .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_E16
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q[4] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q [4] = DFFEA(\inst|rg_parallel|parallel_buffer_out [4], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[5]~20_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , 
// , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [4]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[5]~20_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q [4]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q[4] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q[4] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q[4] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q[4] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q[4] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_E8
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q[3] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q [3] = DFFEA(\inst|rg_parallel|parallel_buffer_out [3], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[5]~20_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , 
// , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [3]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[5]~20_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q [3]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q[3] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q[3] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q[3] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q[3] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q[3] .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_E16
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q[2] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q [2] = DFFEA(\inst|rg_parallel|parallel_buffer_out [2], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[5]~20_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , 
// , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [2]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[5]~20_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q [2]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q[2] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q[2] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q[2] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q[2] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q[2] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_E16
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q[1] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q [1] = DFFEA(\inst|rg_parallel|parallel_buffer_out [1], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[5]~20_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , 
// , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [1]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[5]~20_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q [1]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q[1] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q[1] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q[1] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q[1] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q[1] .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_E16
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q[0] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q [0] = DFFEA(\inst|rg_parallel|parallel_buffer_out [0], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[5]~20_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , 
// , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [0]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[5]~20_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q [0]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q[0] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q[0] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q[0] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q[0] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q[0] .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_E24
flex10ke_lcell \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~1 (
// Equation(s):
// \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~1_combout  = !\inst|rg_parallel|parallel_buffer_out [8] & \inst|rg_parallel|parallel_buffer_out [9] & \inst|rg_parallel|parallel_buffer_out [10] & !\inst|rg_parallel|parallel_buffer_out [11]

	.dataa(\inst|rg_parallel|parallel_buffer_out [8]),
	.datab(\inst|rg_parallel|parallel_buffer_out [9]),
	.datac(\inst|rg_parallel|parallel_buffer_out [10]),
	.datad(\inst|rg_parallel|parallel_buffer_out [11]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~1_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~1 .clock_enable_mode = "false";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~1 .lut_mask = "0040";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~1 .operation_mode = "normal";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~1 .output_mode = "comb_only";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~1 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_E24
flex10ke_lcell \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[6]~17 (
// Equation(s):
// \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[6]~17_combout  = \inst2|control_logic_unit|delay_3_my|d_trig_2|Q_out~regout  & \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~1_combout  & 
// !\inst|rg_parallel|parallel_buffer_out [12] & !\inst2|control_logic_unit|delay_3_my|d_trig_3|Q_out~regout 

	.dataa(\inst2|control_logic_unit|delay_3_my|d_trig_2|Q_out~regout ),
	.datab(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~1_combout ),
	.datac(\inst|rg_parallel|parallel_buffer_out [12]),
	.datad(\inst2|control_logic_unit|delay_3_my|d_trig_3|Q_out~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[6]~17_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[6]~17 .clock_enable_mode = "false";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[6]~17 .lut_mask = "0008";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[6]~17 .operation_mode = "normal";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[6]~17 .output_mode = "comb_only";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[6]~17 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_E9
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q[7] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q [7] = DFFEA(\inst|rg_parallel|parallel_buffer_out [7], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[6]~17_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , 
// , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [7]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[6]~17_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q [7]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q[7] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q[7] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q[7] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q[7] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q[7] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_E4
flex10ke_lcell \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q[4] (
// Equation(s):
// \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q [4] = DFFEA(\inst|rg_parallel|parallel_buffer_out [4], \inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[1]~6_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [4]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[1]~6_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q [4]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q[4] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q[4] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q[4] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q[4] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q[4] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_E9
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q[6] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q [6] = DFFEA(\inst|rg_parallel|parallel_buffer_out [6], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[6]~17_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , 
// , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [6]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[6]~17_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q [6]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q[6] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q[6] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q[6] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q[6] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q[6] .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_E9
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q[5] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q [5] = DFFEA(\inst|rg_parallel|parallel_buffer_out [5], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[6]~17_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , 
// , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [5]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[6]~17_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q [5]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q[5] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q[5] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q[5] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q[5] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q[5] .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_E9
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q[4] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q [4] = DFFEA(\inst|rg_parallel|parallel_buffer_out [4], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[6]~17_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , 
// , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [4]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[6]~17_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q [4]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q[4] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q[4] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q[4] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q[4] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q[4] .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_E9
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q[3] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q [3] = DFFEA(\inst|rg_parallel|parallel_buffer_out [3], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[6]~17_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , 
// , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [3]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[6]~17_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q [3]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q[3] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q[3] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q[3] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q[3] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q[3] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_E9
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q[2] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q [2] = DFFEA(\inst|rg_parallel|parallel_buffer_out [2], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[6]~17_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , 
// , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [2]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[6]~17_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q [2]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q[2] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q[2] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q[2] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q[2] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q[2] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_E9
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q[1] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q [1] = DFFEA(\inst|rg_parallel|parallel_buffer_out [1], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[6]~17_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , 
// , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [1]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[6]~17_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q [1]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q[1] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q[1] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q[1] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q[1] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q[1] .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_E9
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q[0] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q [0] = DFFEA(\inst|rg_parallel|parallel_buffer_out [0], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[6]~17_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , 
// , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [0]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[6]~17_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q [0]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q[0] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q[0] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q[0] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q[0] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q[0] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_E20
flex10ke_lcell \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~12 (
// Equation(s):
// \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~12_combout  = \inst|rg_parallel|parallel_buffer_out [8] & \inst|rg_parallel|parallel_buffer_out [9] & \inst|rg_parallel|parallel_buffer_out [10] & !\inst|rg_parallel|parallel_buffer_out [11]

	.dataa(\inst|rg_parallel|parallel_buffer_out [8]),
	.datab(\inst|rg_parallel|parallel_buffer_out [9]),
	.datac(\inst|rg_parallel|parallel_buffer_out [10]),
	.datad(\inst|rg_parallel|parallel_buffer_out [11]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~12_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~12 .clock_enable_mode = "false";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~12 .lut_mask = "0080";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~12 .operation_mode = "normal";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~12 .output_mode = "comb_only";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~12 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_E20
flex10ke_lcell \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[7]~28 (
// Equation(s):
// \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[7]~28_combout  = \inst2|control_logic_unit|delay_3_my|d_trig_2|Q_out~regout  & \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~12_combout  & 
// !\inst|rg_parallel|parallel_buffer_out [12] & !\inst2|control_logic_unit|delay_3_my|d_trig_3|Q_out~regout 

	.dataa(\inst2|control_logic_unit|delay_3_my|d_trig_2|Q_out~regout ),
	.datab(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~12_combout ),
	.datac(\inst|rg_parallel|parallel_buffer_out [12]),
	.datad(\inst2|control_logic_unit|delay_3_my|d_trig_3|Q_out~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[7]~28_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[7]~28 .clock_enable_mode = "false";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[7]~28 .lut_mask = "0008";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[7]~28 .operation_mode = "normal";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[7]~28 .output_mode = "comb_only";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[7]~28 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_E28
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q[7] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q [7] = DFFEA(\inst|rg_parallel|parallel_buffer_out [7], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[7]~28_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , 
// , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [7]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[7]~28_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q [7]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q[7] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q[7] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q[7] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q[7] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q[7] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_B30
flex10ke_lcell \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q[6] (
// Equation(s):
// \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q [6] = DFFEA(\inst|rg_parallel|parallel_buffer_out [6], \inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[1]~6_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [6]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[1]~6_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q [6]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q[6] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q[6] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q[6] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q[6] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q[6] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_I27
flex10ke_lcell \CH7[7]~23 (
// Equation(s):
// \CH7[7]~23_combout  = !\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q [6]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\CH7[7]~23_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \CH7[7]~23 .clock_enable_mode = "false";
defparam \CH7[7]~23 .lut_mask = "00ff";
defparam \CH7[7]~23 .operation_mode = "normal";
defparam \CH7[7]~23 .output_mode = "comb_only";
defparam \CH7[7]~23 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_B27
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q[6] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q [6] = DFFEA(\inst|rg_parallel|parallel_buffer_out [6], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[7]~28_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , 
// , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [6]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[7]~28_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q [6]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q[6] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q[6] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q[6] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q[6] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q[6] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_B26
flex10ke_lcell \CH7[6]~16 (
// Equation(s):
// \CH7[6]~16_combout  = !\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q [6]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\CH7[6]~16_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \CH7[6]~16 .clock_enable_mode = "false";
defparam \CH7[6]~16 .lut_mask = "00ff";
defparam \CH7[6]~16 .operation_mode = "normal";
defparam \CH7[6]~16 .output_mode = "comb_only";
defparam \CH7[6]~16 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_B27
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q[5] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q [5] = DFFEA(\inst|rg_parallel|parallel_buffer_out [5], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[7]~28_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , 
// , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [5]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[7]~28_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q [5]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q[5] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q[5] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q[5] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q[5] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q[5] .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_H29
flex10ke_lcell \CH7[5]~17 (
// Equation(s):
// \CH7[5]~17_combout  = !\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q [6]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\CH7[5]~17_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \CH7[5]~17 .clock_enable_mode = "false";
defparam \CH7[5]~17 .lut_mask = "00ff";
defparam \CH7[5]~17 .operation_mode = "normal";
defparam \CH7[5]~17 .output_mode = "comb_only";
defparam \CH7[5]~17 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_B27
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q[4] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q [4] = DFFEA(\inst|rg_parallel|parallel_buffer_out [4], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[7]~28_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , 
// , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [4]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[7]~28_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q [4]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q[4] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q[4] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q[4] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q[4] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q[4] .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_B23
flex10ke_lcell \CH7[4]~18 (
// Equation(s):
// \CH7[4]~18_combout  = !\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q [6]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\CH7[4]~18_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \CH7[4]~18 .clock_enable_mode = "false";
defparam \CH7[4]~18 .lut_mask = "00ff";
defparam \CH7[4]~18 .operation_mode = "normal";
defparam \CH7[4]~18 .output_mode = "comb_only";
defparam \CH7[4]~18 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_A8
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q[3] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q [3] = DFFEA(\inst|rg_parallel|parallel_buffer_out [3], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[7]~28_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , 
// , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [3]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[7]~28_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q [3]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q[3] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q[3] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q[3] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q[3] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q[3] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_A32
flex10ke_lcell \CH7[3]~19 (
// Equation(s):
// \CH7[3]~19_combout  = !\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q [6]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\CH7[3]~19_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \CH7[3]~19 .clock_enable_mode = "false";
defparam \CH7[3]~19 .lut_mask = "00ff";
defparam \CH7[3]~19 .operation_mode = "normal";
defparam \CH7[3]~19 .output_mode = "comb_only";
defparam \CH7[3]~19 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_E31
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q[2] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q [2] = DFFEA(\inst|rg_parallel|parallel_buffer_out [2], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[7]~28_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , 
// , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [2]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[7]~28_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q [2]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q[2] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q[2] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q[2] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q[2] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q[2] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_I31
flex10ke_lcell \CH7[2]~20 (
// Equation(s):
// \CH7[2]~20_combout  = !\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q [6]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\CH7[2]~20_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \CH7[2]~20 .clock_enable_mode = "false";
defparam \CH7[2]~20 .lut_mask = "00ff";
defparam \CH7[2]~20 .operation_mode = "normal";
defparam \CH7[2]~20 .output_mode = "comb_only";
defparam \CH7[2]~20 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_A26
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q[1] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q [1] = DFFEA(\inst|rg_parallel|parallel_buffer_out [1], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[7]~28_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , 
// , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [1]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[7]~28_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q [1]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q[1] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q[1] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q[1] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q[1] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q[1] .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_E7
flex10ke_lcell \CH7[1]~21 (
// Equation(s):
// \CH7[1]~21_combout  = !\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q [6]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\CH7[1]~21_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \CH7[1]~21 .clock_enable_mode = "false";
defparam \CH7[1]~21 .lut_mask = "00ff";
defparam \CH7[1]~21 .operation_mode = "normal";
defparam \CH7[1]~21 .output_mode = "comb_only";
defparam \CH7[1]~21 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_E32
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q[0] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q [0] = DFFEA(\inst|rg_parallel|parallel_buffer_out [0], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[7]~28_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , 
// , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [0]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[7]~28_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q [0]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q[0] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q[0] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q[0] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q[0] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q[0] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_I32
flex10ke_lcell \CH7[0]~22 (
// Equation(s):
// \CH7[0]~22_combout  = !\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q [6]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\CH7[0]~22_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \CH7[0]~22 .clock_enable_mode = "false";
defparam \CH7[0]~22 .lut_mask = "00ff";
defparam \CH7[0]~22 .operation_mode = "normal";
defparam \CH7[0]~22 .output_mode = "comb_only";
defparam \CH7[0]~22 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_B24
flex10ke_lcell \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~8 (
// Equation(s):
// \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~8_combout  = !\inst|rg_parallel|parallel_buffer_out [8] & !\inst|rg_parallel|parallel_buffer_out [9] & !\inst|rg_parallel|parallel_buffer_out [10] & \inst|rg_parallel|parallel_buffer_out [11]

	.dataa(\inst|rg_parallel|parallel_buffer_out [8]),
	.datab(\inst|rg_parallel|parallel_buffer_out [9]),
	.datac(\inst|rg_parallel|parallel_buffer_out [10]),
	.datad(\inst|rg_parallel|parallel_buffer_out [11]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~8_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~8 .clock_enable_mode = "false";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~8 .lut_mask = "0100";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~8 .operation_mode = "normal";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~8 .output_mode = "comb_only";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~8 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_B24
flex10ke_lcell \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[8]~24 (
// Equation(s):
// \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[8]~24_combout  = \inst2|control_logic_unit|delay_3_my|d_trig_2|Q_out~regout  & \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~8_combout  & 
// !\inst|rg_parallel|parallel_buffer_out [12] & !\inst2|control_logic_unit|delay_3_my|d_trig_3|Q_out~regout 

	.dataa(\inst2|control_logic_unit|delay_3_my|d_trig_2|Q_out~regout ),
	.datab(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~8_combout ),
	.datac(\inst|rg_parallel|parallel_buffer_out [12]),
	.datad(\inst2|control_logic_unit|delay_3_my|d_trig_3|Q_out~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[8]~24_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[8]~24 .clock_enable_mode = "false";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[8]~24 .lut_mask = "0008";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[8]~24 .operation_mode = "normal";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[8]~24 .output_mode = "comb_only";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[8]~24 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_F10
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q[7] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q [7] = DFFEA(\inst|rg_parallel|parallel_buffer_out [7], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[8]~24_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , 
// , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [7]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[8]~24_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q [7]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q[7] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q[7] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q[7] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q[7] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q[7] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_D18
flex10ke_lcell \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q[0] (
// Equation(s):
// \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q [0] = DFFEA(\inst|rg_parallel|parallel_buffer_out [0], \inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[2]~7_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [0]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[2]~7_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q [0]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q[0] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q[0] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q[0] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q[0] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q[0] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_F6
flex10ke_lcell \CH8[7]~23 (
// Equation(s):
// \CH8[7]~23_combout  = !\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q [0]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\CH8[7]~23_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \CH8[7]~23 .clock_enable_mode = "false";
defparam \CH8[7]~23 .lut_mask = "00ff";
defparam \CH8[7]~23 .operation_mode = "normal";
defparam \CH8[7]~23 .output_mode = "comb_only";
defparam \CH8[7]~23 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_E29
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q[6] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q [6] = DFFEA(\inst|rg_parallel|parallel_buffer_out [6], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[8]~24_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , 
// , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [6]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[8]~24_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q [6]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q[6] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q[6] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q[6] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q[6] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q[6] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_D29
flex10ke_lcell \CH8[6]~16 (
// Equation(s):
// \CH8[6]~16_combout  = !\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q [0]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\CH8[6]~16_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \CH8[6]~16 .clock_enable_mode = "false";
defparam \CH8[6]~16 .lut_mask = "00ff";
defparam \CH8[6]~16 .operation_mode = "normal";
defparam \CH8[6]~16 .output_mode = "comb_only";
defparam \CH8[6]~16 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_F10
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q[5] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q [5] = DFFEA(\inst|rg_parallel|parallel_buffer_out [5], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[8]~24_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , 
// , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [5]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[8]~24_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q [5]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q[5] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q[5] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q[5] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q[5] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q[5] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_H10
flex10ke_lcell \CH8[5]~17 (
// Equation(s):
// \CH8[5]~17_combout  = !\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q [0]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\CH8[5]~17_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \CH8[5]~17 .clock_enable_mode = "false";
defparam \CH8[5]~17 .lut_mask = "00ff";
defparam \CH8[5]~17 .operation_mode = "normal";
defparam \CH8[5]~17 .output_mode = "comb_only";
defparam \CH8[5]~17 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_E35
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q[4] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q [4] = DFFEA(\inst|rg_parallel|parallel_buffer_out [4], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[8]~24_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , 
// , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [4]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[8]~24_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q [4]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q[4] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q[4] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q[4] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q[4] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q[4] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_D36
flex10ke_lcell \CH8[4]~18 (
// Equation(s):
// \CH8[4]~18_combout  = !\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q [0]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\CH8[4]~18_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \CH8[4]~18 .clock_enable_mode = "false";
defparam \CH8[4]~18 .lut_mask = "00ff";
defparam \CH8[4]~18 .operation_mode = "normal";
defparam \CH8[4]~18 .output_mode = "comb_only";
defparam \CH8[4]~18 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_F34
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q[3] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q [3] = DFFEA(\inst|rg_parallel|parallel_buffer_out [3], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[8]~24_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , 
// , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [3]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[8]~24_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q [3]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q[3] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q[3] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q[3] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q[3] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q[3] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_F33
flex10ke_lcell \CH8[3]~19 (
// Equation(s):
// \CH8[3]~19_combout  = !\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q [0]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\CH8[3]~19_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \CH8[3]~19 .clock_enable_mode = "false";
defparam \CH8[3]~19 .lut_mask = "00ff";
defparam \CH8[3]~19 .operation_mode = "normal";
defparam \CH8[3]~19 .output_mode = "comb_only";
defparam \CH8[3]~19 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_D19
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q[2] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q [2] = DFFEA(\inst|rg_parallel|parallel_buffer_out [2], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[8]~24_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , 
// , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [2]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[8]~24_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q [2]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q[2] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q[2] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q[2] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q[2] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q[2] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_D34
flex10ke_lcell \CH8[2]~20 (
// Equation(s):
// \CH8[2]~20_combout  = !\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q [0]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\CH8[2]~20_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \CH8[2]~20 .clock_enable_mode = "false";
defparam \CH8[2]~20 .lut_mask = "00ff";
defparam \CH8[2]~20 .operation_mode = "normal";
defparam \CH8[2]~20 .output_mode = "comb_only";
defparam \CH8[2]~20 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_D19
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q[1] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q [1] = DFFEA(\inst|rg_parallel|parallel_buffer_out [1], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[8]~24_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , 
// , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [1]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[8]~24_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q [1]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q[1] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q[1] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q[1] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q[1] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q[1] .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_F20
flex10ke_lcell \CH8[1]~21 (
// Equation(s):
// \CH8[1]~21_combout  = !\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q [0]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\CH8[1]~21_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \CH8[1]~21 .clock_enable_mode = "false";
defparam \CH8[1]~21 .lut_mask = "00ff";
defparam \CH8[1]~21 .operation_mode = "normal";
defparam \CH8[1]~21 .output_mode = "comb_only";
defparam \CH8[1]~21 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_F10
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q[0] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q [0] = DFFEA(\inst|rg_parallel|parallel_buffer_out [0], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[8]~24_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , 
// , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [0]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[8]~24_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q [0]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q[0] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q[0] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q[0] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q[0] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q[0] .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_D5
flex10ke_lcell \CH8[0]~22 (
// Equation(s):
// \CH8[0]~22_combout  = !\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q [0]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\CH8[0]~22_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \CH8[0]~22 .clock_enable_mode = "false";
defparam \CH8[0]~22 .lut_mask = "00ff";
defparam \CH8[0]~22 .operation_mode = "normal";
defparam \CH8[0]~22 .output_mode = "comb_only";
defparam \CH8[0]~22 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_E24
flex10ke_lcell \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~5 (
// Equation(s):
// \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~5_combout  = \inst|rg_parallel|parallel_buffer_out [8] & !\inst|rg_parallel|parallel_buffer_out [9] & !\inst|rg_parallel|parallel_buffer_out [10] & \inst|rg_parallel|parallel_buffer_out [11]

	.dataa(\inst|rg_parallel|parallel_buffer_out [8]),
	.datab(\inst|rg_parallel|parallel_buffer_out [9]),
	.datac(\inst|rg_parallel|parallel_buffer_out [10]),
	.datad(\inst|rg_parallel|parallel_buffer_out [11]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~5_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~5 .clock_enable_mode = "false";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~5 .lut_mask = "0200";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~5 .operation_mode = "normal";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~5 .output_mode = "comb_only";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~5 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_E24
flex10ke_lcell \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[9]~21 (
// Equation(s):
// \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[9]~21_combout  = \inst2|control_logic_unit|delay_3_my|d_trig_2|Q_out~regout  & \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~5_combout  & 
// !\inst|rg_parallel|parallel_buffer_out [12] & !\inst2|control_logic_unit|delay_3_my|d_trig_3|Q_out~regout 

	.dataa(\inst2|control_logic_unit|delay_3_my|d_trig_2|Q_out~regout ),
	.datab(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~5_combout ),
	.datac(\inst|rg_parallel|parallel_buffer_out [12]),
	.datad(\inst2|control_logic_unit|delay_3_my|d_trig_3|Q_out~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[9]~21_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[9]~21 .clock_enable_mode = "false";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[9]~21 .lut_mask = "0008";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[9]~21 .operation_mode = "normal";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[9]~21 .output_mode = "comb_only";
defparam \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[9]~21 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_B21
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q[7] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q [7] = DFFEA(\inst|rg_parallel|parallel_buffer_out [7], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[9]~21_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , 
// , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [7]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[9]~21_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q [7]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q[7] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q[7] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q[7] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q[7] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q[7] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_D29
flex10ke_lcell \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q[2] (
// Equation(s):
// \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q [2] = DFFEA(\inst|rg_parallel|parallel_buffer_out [2], \inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[2]~7_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [2]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[2]~7_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q [2]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q[2] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q[2] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q[2] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q[2] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q[2] .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_B26
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q[6] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q [6] = DFFEA(\inst|rg_parallel|parallel_buffer_out [6], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[9]~21_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , 
// , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [6]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[9]~21_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q [6]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q[6] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q[6] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q[6] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q[6] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q[6] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_B21
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q[5] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q [5] = DFFEA(\inst|rg_parallel|parallel_buffer_out [5], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[9]~21_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , 
// , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [5]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[9]~21_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q [5]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q[5] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q[5] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q[5] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q[5] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q[5] .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_B21
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q[4] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q [4] = DFFEA(\inst|rg_parallel|parallel_buffer_out [4], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[9]~21_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , 
// , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [4]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[9]~21_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q [4]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q[4] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q[4] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q[4] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q[4] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q[4] .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_B21
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q[3] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q [3] = DFFEA(\inst|rg_parallel|parallel_buffer_out [3], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[9]~21_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , 
// , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [3]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[9]~21_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q [3]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q[3] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q[3] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q[3] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q[3] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q[3] .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_B36
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q[2] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q [2] = DFFEA(\inst|rg_parallel|parallel_buffer_out [2], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[9]~21_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , 
// , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [2]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[9]~21_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q [2]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q[2] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q[2] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q[2] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q[2] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q[2] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_B21
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q[1] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q [1] = DFFEA(\inst|rg_parallel|parallel_buffer_out [1], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[9]~21_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , 
// , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [1]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[9]~21_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q [1]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q[1] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q[1] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q[1] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q[1] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q[1] .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_B21
flex10ke_lcell \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q[0] (
// Equation(s):
// \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q [0] = DFFEA(\inst|rg_parallel|parallel_buffer_out [0], \inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[9]~21_combout , !GLOBAL(\inst|rg_parallel|parallel_buffer_out [15]), , , 
// , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rg_parallel|parallel_buffer_out [0]),
	.aclr(\inst|rg_parallel|parallel_buffer_out [15]),
	.aload(gnd),
	.clk(\inst2|control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[9]~21_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q [0]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q[0] .clock_enable_mode = "false";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q[0] .lut_mask = "ff00";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q[0] .operation_mode = "normal";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q[0] .output_mode = "reg_only";
defparam \inst2|reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q[0] .packed_mode = "false";
// synopsys translate_on

// atom is at PIN_38
flex10ke_io \OE_5_1~I (
	.datain(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q [1]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(OE_5_1));
// synopsys translate_off
defparam \OE_5_1~I .feedback_mode = "none";
defparam \OE_5_1~I .operation_mode = "output";
defparam \OE_5_1~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_185
flex10ke_io \data_result_1[7]~I (
	.datain(\inst2|mux_128_8|Mux0~9_combout ),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_result_1[7]));
// synopsys translate_off
defparam \data_result_1[7]~I .feedback_mode = "none";
defparam \data_result_1[7]~I .operation_mode = "output";
defparam \data_result_1[7]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_87
flex10ke_io \data_result_1[6]~I (
	.datain(\inst2|mux_128_8|Mux1~9_combout ),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_result_1[6]));
// synopsys translate_off
defparam \data_result_1[6]~I .feedback_mode = "none";
defparam \data_result_1[6]~I .operation_mode = "output";
defparam \data_result_1[6]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_81
flex10ke_io \data_result_1[5]~I (
	.datain(\inst2|mux_128_8|Mux2~9_combout ),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_result_1[5]));
// synopsys translate_off
defparam \data_result_1[5]~I .feedback_mode = "none";
defparam \data_result_1[5]~I .operation_mode = "output";
defparam \data_result_1[5]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_227
flex10ke_io \data_result_1[4]~I (
	.datain(\inst2|mux_128_8|Mux3~9_combout ),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_result_1[4]));
// synopsys translate_off
defparam \data_result_1[4]~I .feedback_mode = "none";
defparam \data_result_1[4]~I .operation_mode = "output";
defparam \data_result_1[4]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_95
flex10ke_io \data_result_1[3]~I (
	.datain(\inst2|mux_128_8|Mux4~9_combout ),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_result_1[3]));
// synopsys translate_off
defparam \data_result_1[3]~I .feedback_mode = "none";
defparam \data_result_1[3]~I .operation_mode = "output";
defparam \data_result_1[3]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_228
flex10ke_io \data_result_1[2]~I (
	.datain(\inst2|mux_128_8|Mux5~9_combout ),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_result_1[2]));
// synopsys translate_off
defparam \data_result_1[2]~I .feedback_mode = "none";
defparam \data_result_1[2]~I .operation_mode = "output";
defparam \data_result_1[2]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_66
flex10ke_io \data_result_1[1]~I (
	.datain(\inst2|mux_128_8|Mux6~9_combout ),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_result_1[1]));
// synopsys translate_off
defparam \data_result_1[1]~I .feedback_mode = "none";
defparam \data_result_1[1]~I .operation_mode = "output";
defparam \data_result_1[1]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_23
flex10ke_io \data_result_1[0]~I (
	.datain(\inst2|mux_128_8|Mux7~9_combout ),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_result_1[0]));
// synopsys translate_off
defparam \data_result_1[0]~I .feedback_mode = "none";
defparam \data_result_1[0]~I .operation_mode = "output";
defparam \data_result_1[0]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_24
flex10ke_io \OE_5_2~I (
	.datain(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q [3]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(OE_5_2));
// synopsys translate_off
defparam \OE_5_2~I .feedback_mode = "none";
defparam \OE_5_2~I .operation_mode = "output";
defparam \OE_5_2~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_39
flex10ke_io \OE_6_1~I (
	.datain(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q [5]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(OE_6_1));
// synopsys translate_off
defparam \OE_6_1~I .feedback_mode = "none";
defparam \OE_6_1~I .operation_mode = "output";
defparam \OE_6_1~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_147
flex10ke_io \OE_6_2~I (
	.datain(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q [7]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(OE_6_2));
// synopsys translate_off
defparam \OE_6_2~I .feedback_mode = "none";
defparam \OE_6_2~I .operation_mode = "output";
defparam \OE_6_2~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_134
flex10ke_io \OE_7_1~I (
	.datain(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q [1]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(OE_7_1));
// synopsys translate_off
defparam \OE_7_1~I .feedback_mode = "none";
defparam \OE_7_1~I .operation_mode = "output";
defparam \OE_7_1~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_29
flex10ke_io \OE_7_2~I (
	.datain(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q [3]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(OE_7_2));
// synopsys translate_off
defparam \OE_7_2~I .feedback_mode = "none";
defparam \OE_7_2~I .operation_mode = "output";
defparam \OE_7_2~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_19
flex10ke_io \OE_8_1~I (
	.datain(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q [5]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(OE_8_1));
// synopsys translate_off
defparam \OE_8_1~I .feedback_mode = "none";
defparam \OE_8_1~I .operation_mode = "output";
defparam \OE_8_1~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_207
flex10ke_io \OE_8_2~I (
	.datain(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q [7]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(OE_8_2));
// synopsys translate_off
defparam \OE_8_2~I .feedback_mode = "none";
defparam \OE_8_2~I .operation_mode = "output";
defparam \OE_8_2~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_235
flex10ke_io \OE_9_1~I (
	.datain(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q [1]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(OE_9_1));
// synopsys translate_off
defparam \OE_9_1~I .feedback_mode = "none";
defparam \OE_9_1~I .operation_mode = "output";
defparam \OE_9_1~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_215
flex10ke_io \OE_9_2~I (
	.datain(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q [3]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(OE_9_2));
// synopsys translate_off
defparam \OE_9_2~I .feedback_mode = "none";
defparam \OE_9_2~I .operation_mode = "output";
defparam \OE_9_2~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_86
flex10ke_io \OE_10_1~I (
	.datain(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q [5]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(OE_10_1));
// synopsys translate_off
defparam \OE_10_1~I .feedback_mode = "none";
defparam \OE_10_1~I .operation_mode = "output";
defparam \OE_10_1~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_88
flex10ke_io \OE_10_2~I (
	.datain(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q [7]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(OE_10_2));
// synopsys translate_off
defparam \OE_10_2~I .feedback_mode = "none";
defparam \OE_10_2~I .operation_mode = "output";
defparam \OE_10_2~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_62
flex10ke_io \OE_11_1~I (
	.datain(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q [1]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(OE_11_1));
// synopsys translate_off
defparam \OE_11_1~I .feedback_mode = "none";
defparam \OE_11_1~I .operation_mode = "output";
defparam \OE_11_1~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_61
flex10ke_io \OE_11_2~I (
	.datain(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q [3]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(OE_11_2));
// synopsys translate_off
defparam \OE_11_2~I .feedback_mode = "none";
defparam \OE_11_2~I .operation_mode = "output";
defparam \OE_11_2~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_63
flex10ke_io \OE_12_1~I (
	.datain(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q [5]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(OE_12_1));
// synopsys translate_off
defparam \OE_12_1~I .feedback_mode = "none";
defparam \OE_12_1~I .operation_mode = "output";
defparam \OE_12_1~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_239
flex10ke_io \OE_12_2~I (
	.datain(\inst2|reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q [7]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(OE_12_2));
// synopsys translate_off
defparam \OE_12_2~I .feedback_mode = "none";
defparam \OE_12_2~I .operation_mode = "output";
defparam \OE_12_2~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_109
flex10ke_io \MISO~I (
	.datain(\inst|reg_out|Q [15]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(!\MISO~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(MISO));
// synopsys translate_off
defparam \MISO~I .feedback_mode = "none";
defparam \MISO~I .operation_mode = "output";
defparam \MISO~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_67
flex10ke_io \bytes_from_SPI[15]~I (
	.datain(\inst|rg_parallel|parallel_buffer_out [15]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(bytes_from_SPI[15]));
// synopsys translate_off
defparam \bytes_from_SPI[15]~I .feedback_mode = "none";
defparam \bytes_from_SPI[15]~I .operation_mode = "output";
defparam \bytes_from_SPI[15]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_156
flex10ke_io \bytes_from_SPI[14]~I (
	.datain(\inst|rg_parallel|parallel_buffer_out [14]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(bytes_from_SPI[14]));
// synopsys translate_off
defparam \bytes_from_SPI[14]~I .feedback_mode = "none";
defparam \bytes_from_SPI[14]~I .operation_mode = "output";
defparam \bytes_from_SPI[14]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_64
flex10ke_io \bytes_from_SPI[13]~I (
	.datain(\inst|rg_parallel|parallel_buffer_out [13]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(bytes_from_SPI[13]));
// synopsys translate_off
defparam \bytes_from_SPI[13]~I .feedback_mode = "none";
defparam \bytes_from_SPI[13]~I .operation_mode = "output";
defparam \bytes_from_SPI[13]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_174
flex10ke_io \bytes_from_SPI[12]~I (
	.datain(\inst|rg_parallel|parallel_buffer_out [12]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(bytes_from_SPI[12]));
// synopsys translate_off
defparam \bytes_from_SPI[12]~I .feedback_mode = "none";
defparam \bytes_from_SPI[12]~I .operation_mode = "output";
defparam \bytes_from_SPI[12]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_68
flex10ke_io \bytes_from_SPI[11]~I (
	.datain(\inst|rg_parallel|parallel_buffer_out [11]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(bytes_from_SPI[11]));
// synopsys translate_off
defparam \bytes_from_SPI[11]~I .feedback_mode = "none";
defparam \bytes_from_SPI[11]~I .operation_mode = "output";
defparam \bytes_from_SPI[11]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_144
flex10ke_io \bytes_from_SPI[10]~I (
	.datain(\inst|rg_parallel|parallel_buffer_out [10]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(bytes_from_SPI[10]));
// synopsys translate_off
defparam \bytes_from_SPI[10]~I .feedback_mode = "none";
defparam \bytes_from_SPI[10]~I .operation_mode = "output";
defparam \bytes_from_SPI[10]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_236
flex10ke_io \bytes_from_SPI[9]~I (
	.datain(\inst|rg_parallel|parallel_buffer_out [9]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(bytes_from_SPI[9]));
// synopsys translate_off
defparam \bytes_from_SPI[9]~I .feedback_mode = "none";
defparam \bytes_from_SPI[9]~I .operation_mode = "output";
defparam \bytes_from_SPI[9]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_237
flex10ke_io \bytes_from_SPI[8]~I (
	.datain(\inst|rg_parallel|parallel_buffer_out [8]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(bytes_from_SPI[8]));
// synopsys translate_off
defparam \bytes_from_SPI[8]~I .feedback_mode = "none";
defparam \bytes_from_SPI[8]~I .operation_mode = "output";
defparam \bytes_from_SPI[8]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_225
flex10ke_io \bytes_from_SPI[7]~I (
	.datain(\inst|rg_parallel|parallel_buffer_out [7]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(bytes_from_SPI[7]));
// synopsys translate_off
defparam \bytes_from_SPI[7]~I .feedback_mode = "none";
defparam \bytes_from_SPI[7]~I .operation_mode = "output";
defparam \bytes_from_SPI[7]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_73
flex10ke_io \bytes_from_SPI[6]~I (
	.datain(\inst|rg_parallel|parallel_buffer_out [6]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(bytes_from_SPI[6]));
// synopsys translate_off
defparam \bytes_from_SPI[6]~I .feedback_mode = "none";
defparam \bytes_from_SPI[6]~I .operation_mode = "output";
defparam \bytes_from_SPI[6]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_208
flex10ke_io \bytes_from_SPI[5]~I (
	.datain(\inst|rg_parallel|parallel_buffer_out [5]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(bytes_from_SPI[5]));
// synopsys translate_off
defparam \bytes_from_SPI[5]~I .feedback_mode = "none";
defparam \bytes_from_SPI[5]~I .operation_mode = "output";
defparam \bytes_from_SPI[5]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_202
flex10ke_io \bytes_from_SPI[4]~I (
	.datain(\inst|rg_parallel|parallel_buffer_out [4]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(bytes_from_SPI[4]));
// synopsys translate_off
defparam \bytes_from_SPI[4]~I .feedback_mode = "none";
defparam \bytes_from_SPI[4]~I .operation_mode = "output";
defparam \bytes_from_SPI[4]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_221
flex10ke_io \bytes_from_SPI[3]~I (
	.datain(\inst|rg_parallel|parallel_buffer_out [3]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(bytes_from_SPI[3]));
// synopsys translate_off
defparam \bytes_from_SPI[3]~I .feedback_mode = "none";
defparam \bytes_from_SPI[3]~I .operation_mode = "output";
defparam \bytes_from_SPI[3]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_75
flex10ke_io \bytes_from_SPI[2]~I (
	.datain(\inst|rg_parallel|parallel_buffer_out [2]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(bytes_from_SPI[2]));
// synopsys translate_off
defparam \bytes_from_SPI[2]~I .feedback_mode = "none";
defparam \bytes_from_SPI[2]~I .operation_mode = "output";
defparam \bytes_from_SPI[2]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_6
flex10ke_io \bytes_from_SPI[1]~I (
	.datain(\inst|rg_parallel|parallel_buffer_out [1]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(bytes_from_SPI[1]));
// synopsys translate_off
defparam \bytes_from_SPI[1]~I .feedback_mode = "none";
defparam \bytes_from_SPI[1]~I .operation_mode = "output";
defparam \bytes_from_SPI[1]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_48
flex10ke_io \bytes_from_SPI[0]~I (
	.datain(\inst|rg_parallel|parallel_buffer_out [0]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(bytes_from_SPI[0]));
// synopsys translate_off
defparam \bytes_from_SPI[0]~I .feedback_mode = "none";
defparam \bytes_from_SPI[0]~I .operation_mode = "output";
defparam \bytes_from_SPI[0]~I .reg_source_mode = "none";
// synopsys translate_on

endmodule
