mux2_4b ERT

Time (ns): |  0	    10    20    30
------------------------------------
in0	   | 0000  0101  0000  0101
in1	   | 0010  0011  0010  0011
sel	   |  0     0     1      1
------------------------------------
out        | 0000  0101  0010  0011


sseg_decoder ERT


Time (ns): |  0	    10    20    30    40    50    60    70    80    90    100    110    120    130    140    150
-----------------------------------------------------------------------------------------------------------------
num	   |  0      1    2     3     4     5      6     7     8     9     A      B      C      D      E      F
----------------------------------------------------------------------------------------------------------------
sseg       |  40     79   24    30    19    12     2     78    0    10     8      3      46     21     6      E

sseg1 ERT

Time (ns): |  0	    10    20    30    40    50    60    70
------------------------------------------------------------
sw[15]     |
sw[7:4]    |
sw[3:0]	   | 
-----------------------------------------------------------
an[3:2]    |
dp         |
seg        | 
an[1]      |
an[0]      |

ERRORS:

- Fixed the sseg1_test
- Made the test actually use the mux to switch
between hexadecimal digits