 
****************************************
Report : qor
Design : vsdbabysoc
Version: T-2022.03-SP5-1
Date   : Wed Sep 27 18:35:34 2023
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              17.00
  Critical Path Length:          3.02
  Critical Path Slack:          -1.82
  Critical Path Clk Period:      2.00
  Total Negative Slack:      -1864.84
  No. of Violating Paths:     1115.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          1
  Hierarchical Port Count:         12
  Leaf Cell Count:               7261
  Buf/Inv Cell Count:            1395
  Buf Cell Count:                 131
  Inv Cell Count:                1264
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      6069
  Sequential Cell Count:         1192
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    30790.780198
  Noncombinational Area: 24158.155270
  Buf/Inv Area:           5771.785454
  Total Buffer Area:           770.74
  Total Inverter Area:        5001.05
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:             54948.935468
  Design Area:           54948.935468


  Design Rules
  -----------------------------------
  Total Number of Nets:          7278
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: ssirlab03

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.04
  Logic Optimization:                 18.91
  Mapping Optimization:               44.90
  -----------------------------------------
  Overall Compile Time:               78.77
  Overall Compile Wall Clock Time:    80.23

  --------------------------------------------------------------------

  Design  WNS: 1.82  TNS: 1864.84  Number of Violating Paths: 1115


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
