Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Mon Mar 24 20:20:36 2025
| Host         : archLaptop running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
DPIR-1     Warning   Asynchronous driver check                   20          
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  20          
SYNTH-10   Warning   Wide multiplier                             3           
TIMING-18  Warning   Missing input or output delay               2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (23)
6. checking no_output_delay (38)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (23)
-------------------------------
 There are 23 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (38)
--------------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.878       -1.244                      3                 8709        0.113        0.000                      0                 8709        3.000        0.000                       0                  3519  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         
  VGA_clk    {0.000 20.000}     40.000          25.000          
  clkfb      {0.000 5.000}      10.000          100.000         
  clkfb_1    {0.000 5.000}      10.000          100.000         
  sysClk     {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.226        0.000                      0                   41        0.252        0.000                      0                   41        3.000        0.000                       0                    25  
  VGA_clk          29.390        0.000                      0                  289        0.186        0.000                      0                  289       19.500        0.000                       0                    73  
  clkfb                                                                                                                                                         8.751        0.000                       0                     2  
  clkfb_1                                                                                                                                                       8.751        0.000                       0                     2  
  sysClk           -0.878       -1.244                      3                 4932        0.113        0.000                      0                 4932        9.500        0.000                       0                  3417  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sysClk        sys_clk_pin         3.303        0.000                      0                    1        1.700        0.000                      0                    1  
sys_clk_pin   sysClk              3.097        0.000                      0                  166        0.225        0.000                      0                  166  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        VGA_clk                  0.150        0.000                      0                   55        0.326        0.000                      0                   55  
**async_default**  sys_clk_pin        sysClk                   0.056        0.000                      0                 3360        0.144        0.000                      0                 3360  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sysClk        sysClk        


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        VGA_clk                     
(none)        clkfb                       
(none)        clkfb_1                     
(none)        sysClk                      
(none)                      VGA_clk       
(none)                      sysClk        
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.226ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.226ns  (required time - arrival time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_reg/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.259ns  (logic 0.642ns (15.073%)  route 3.617ns (84.927%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.621     5.142    externalClk_IBUF_BUFG
    SLICE_X64Y63         FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  programmingModeReg_reg/Q
                         net (fo=42, routed)          2.814     8.474    CPU_Core_inst/CU/reset_reg
    SLICE_X58Y77         LUT3 (Prop_lut3_I0_O)        0.124     8.598 r  CPU_Core_inst/CU/reset_i_1/O
                         net (fo=1, routed)           0.803     9.401    p_0_in
    SLICE_X58Y76         FDSE                                         r  reset_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.493    14.834    externalClk_IBUF_BUFG
    SLICE_X58Y76         FDSE                                         r  reset_reg/C
                         clock pessimism              0.258    15.092    
                         clock uncertainty           -0.035    15.057    
    SLICE_X58Y76         FDSE (Setup_fdse_C_S)       -0.429    14.628    reset_reg
  -------------------------------------------------------------------
                         required time                         14.628    
                         arrival time                          -9.401    
  -------------------------------------------------------------------
                         slack                                  5.226    

Slack (MET) :             5.368ns  (required time - arrival time)
  Source:                 debounceCount_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.168ns  (logic 0.828ns (19.866%)  route 3.340ns (80.134%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.617     5.138    externalClk_IBUF_BUFG
    SLICE_X65Y67         FDRE                                         r  debounceCount_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  debounceCount_reg[18]/Q
                         net (fo=2, routed)           0.862     6.456    debounceCount_reg[18]
    SLICE_X64Y67         LUT4 (Prop_lut4_I0_O)        0.124     6.580 r  programmingModeReg_i_4/O
                         net (fo=1, routed)           0.594     7.174    programmingModeReg_i_4_n_0
    SLICE_X64Y66         LUT5 (Prop_lut5_I1_O)        0.124     7.298 r  programmingModeReg_i_2/O
                         net (fo=2, routed)           0.947     8.245    programmingModeReg_i_2_n_0
    SLICE_X64Y63         LUT3 (Prop_lut3_I0_O)        0.124     8.369 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.937     9.306    clear
    SLICE_X65Y67         FDRE                                         r  debounceCount_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.501    14.842    externalClk_IBUF_BUFG
    SLICE_X65Y67         FDRE                                         r  debounceCount_reg[16]/C
                         clock pessimism              0.296    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X65Y67         FDRE (Setup_fdre_C_R)       -0.429    14.674    debounceCount_reg[16]
  -------------------------------------------------------------------
                         required time                         14.674    
                         arrival time                          -9.306    
  -------------------------------------------------------------------
                         slack                                  5.368    

Slack (MET) :             5.368ns  (required time - arrival time)
  Source:                 debounceCount_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.168ns  (logic 0.828ns (19.866%)  route 3.340ns (80.134%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.617     5.138    externalClk_IBUF_BUFG
    SLICE_X65Y67         FDRE                                         r  debounceCount_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  debounceCount_reg[18]/Q
                         net (fo=2, routed)           0.862     6.456    debounceCount_reg[18]
    SLICE_X64Y67         LUT4 (Prop_lut4_I0_O)        0.124     6.580 r  programmingModeReg_i_4/O
                         net (fo=1, routed)           0.594     7.174    programmingModeReg_i_4_n_0
    SLICE_X64Y66         LUT5 (Prop_lut5_I1_O)        0.124     7.298 r  programmingModeReg_i_2/O
                         net (fo=2, routed)           0.947     8.245    programmingModeReg_i_2_n_0
    SLICE_X64Y63         LUT3 (Prop_lut3_I0_O)        0.124     8.369 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.937     9.306    clear
    SLICE_X65Y67         FDRE                                         r  debounceCount_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.501    14.842    externalClk_IBUF_BUFG
    SLICE_X65Y67         FDRE                                         r  debounceCount_reg[17]/C
                         clock pessimism              0.296    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X65Y67         FDRE (Setup_fdre_C_R)       -0.429    14.674    debounceCount_reg[17]
  -------------------------------------------------------------------
                         required time                         14.674    
                         arrival time                          -9.306    
  -------------------------------------------------------------------
                         slack                                  5.368    

Slack (MET) :             5.368ns  (required time - arrival time)
  Source:                 debounceCount_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.168ns  (logic 0.828ns (19.866%)  route 3.340ns (80.134%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.617     5.138    externalClk_IBUF_BUFG
    SLICE_X65Y67         FDRE                                         r  debounceCount_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  debounceCount_reg[18]/Q
                         net (fo=2, routed)           0.862     6.456    debounceCount_reg[18]
    SLICE_X64Y67         LUT4 (Prop_lut4_I0_O)        0.124     6.580 r  programmingModeReg_i_4/O
                         net (fo=1, routed)           0.594     7.174    programmingModeReg_i_4_n_0
    SLICE_X64Y66         LUT5 (Prop_lut5_I1_O)        0.124     7.298 r  programmingModeReg_i_2/O
                         net (fo=2, routed)           0.947     8.245    programmingModeReg_i_2_n_0
    SLICE_X64Y63         LUT3 (Prop_lut3_I0_O)        0.124     8.369 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.937     9.306    clear
    SLICE_X65Y67         FDRE                                         r  debounceCount_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.501    14.842    externalClk_IBUF_BUFG
    SLICE_X65Y67         FDRE                                         r  debounceCount_reg[18]/C
                         clock pessimism              0.296    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X65Y67         FDRE (Setup_fdre_C_R)       -0.429    14.674    debounceCount_reg[18]
  -------------------------------------------------------------------
                         required time                         14.674    
                         arrival time                          -9.306    
  -------------------------------------------------------------------
                         slack                                  5.368    

Slack (MET) :             5.483ns  (required time - arrival time)
  Source:                 debounceCount_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.029ns  (logic 0.828ns (20.549%)  route 3.201ns (79.451%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.617     5.138    externalClk_IBUF_BUFG
    SLICE_X65Y67         FDRE                                         r  debounceCount_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  debounceCount_reg[18]/Q
                         net (fo=2, routed)           0.862     6.456    debounceCount_reg[18]
    SLICE_X64Y67         LUT4 (Prop_lut4_I0_O)        0.124     6.580 r  programmingModeReg_i_4/O
                         net (fo=1, routed)           0.594     7.174    programmingModeReg_i_4_n_0
    SLICE_X64Y66         LUT5 (Prop_lut5_I1_O)        0.124     7.298 r  programmingModeReg_i_2/O
                         net (fo=2, routed)           0.947     8.245    programmingModeReg_i_2_n_0
    SLICE_X64Y63         LUT3 (Prop_lut3_I0_O)        0.124     8.369 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.799     9.167    clear
    SLICE_X65Y66         FDRE                                         r  debounceCount_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.502    14.843    externalClk_IBUF_BUFG
    SLICE_X65Y66         FDRE                                         r  debounceCount_reg[12]/C
                         clock pessimism              0.272    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X65Y66         FDRE (Setup_fdre_C_R)       -0.429    14.651    debounceCount_reg[12]
  -------------------------------------------------------------------
                         required time                         14.651    
                         arrival time                          -9.167    
  -------------------------------------------------------------------
                         slack                                  5.483    

Slack (MET) :             5.483ns  (required time - arrival time)
  Source:                 debounceCount_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.029ns  (logic 0.828ns (20.549%)  route 3.201ns (79.451%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.617     5.138    externalClk_IBUF_BUFG
    SLICE_X65Y67         FDRE                                         r  debounceCount_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  debounceCount_reg[18]/Q
                         net (fo=2, routed)           0.862     6.456    debounceCount_reg[18]
    SLICE_X64Y67         LUT4 (Prop_lut4_I0_O)        0.124     6.580 r  programmingModeReg_i_4/O
                         net (fo=1, routed)           0.594     7.174    programmingModeReg_i_4_n_0
    SLICE_X64Y66         LUT5 (Prop_lut5_I1_O)        0.124     7.298 r  programmingModeReg_i_2/O
                         net (fo=2, routed)           0.947     8.245    programmingModeReg_i_2_n_0
    SLICE_X64Y63         LUT3 (Prop_lut3_I0_O)        0.124     8.369 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.799     9.167    clear
    SLICE_X65Y66         FDRE                                         r  debounceCount_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.502    14.843    externalClk_IBUF_BUFG
    SLICE_X65Y66         FDRE                                         r  debounceCount_reg[13]/C
                         clock pessimism              0.272    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X65Y66         FDRE (Setup_fdre_C_R)       -0.429    14.651    debounceCount_reg[13]
  -------------------------------------------------------------------
                         required time                         14.651    
                         arrival time                          -9.167    
  -------------------------------------------------------------------
                         slack                                  5.483    

Slack (MET) :             5.483ns  (required time - arrival time)
  Source:                 debounceCount_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.029ns  (logic 0.828ns (20.549%)  route 3.201ns (79.451%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.617     5.138    externalClk_IBUF_BUFG
    SLICE_X65Y67         FDRE                                         r  debounceCount_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  debounceCount_reg[18]/Q
                         net (fo=2, routed)           0.862     6.456    debounceCount_reg[18]
    SLICE_X64Y67         LUT4 (Prop_lut4_I0_O)        0.124     6.580 r  programmingModeReg_i_4/O
                         net (fo=1, routed)           0.594     7.174    programmingModeReg_i_4_n_0
    SLICE_X64Y66         LUT5 (Prop_lut5_I1_O)        0.124     7.298 r  programmingModeReg_i_2/O
                         net (fo=2, routed)           0.947     8.245    programmingModeReg_i_2_n_0
    SLICE_X64Y63         LUT3 (Prop_lut3_I0_O)        0.124     8.369 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.799     9.167    clear
    SLICE_X65Y66         FDRE                                         r  debounceCount_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.502    14.843    externalClk_IBUF_BUFG
    SLICE_X65Y66         FDRE                                         r  debounceCount_reg[14]/C
                         clock pessimism              0.272    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X65Y66         FDRE (Setup_fdre_C_R)       -0.429    14.651    debounceCount_reg[14]
  -------------------------------------------------------------------
                         required time                         14.651    
                         arrival time                          -9.167    
  -------------------------------------------------------------------
                         slack                                  5.483    

Slack (MET) :             5.483ns  (required time - arrival time)
  Source:                 debounceCount_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.029ns  (logic 0.828ns (20.549%)  route 3.201ns (79.451%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.617     5.138    externalClk_IBUF_BUFG
    SLICE_X65Y67         FDRE                                         r  debounceCount_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  debounceCount_reg[18]/Q
                         net (fo=2, routed)           0.862     6.456    debounceCount_reg[18]
    SLICE_X64Y67         LUT4 (Prop_lut4_I0_O)        0.124     6.580 r  programmingModeReg_i_4/O
                         net (fo=1, routed)           0.594     7.174    programmingModeReg_i_4_n_0
    SLICE_X64Y66         LUT5 (Prop_lut5_I1_O)        0.124     7.298 r  programmingModeReg_i_2/O
                         net (fo=2, routed)           0.947     8.245    programmingModeReg_i_2_n_0
    SLICE_X64Y63         LUT3 (Prop_lut3_I0_O)        0.124     8.369 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.799     9.167    clear
    SLICE_X65Y66         FDRE                                         r  debounceCount_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.502    14.843    externalClk_IBUF_BUFG
    SLICE_X65Y66         FDRE                                         r  debounceCount_reg[15]/C
                         clock pessimism              0.272    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X65Y66         FDRE (Setup_fdre_C_R)       -0.429    14.651    debounceCount_reg[15]
  -------------------------------------------------------------------
                         required time                         14.651    
                         arrival time                          -9.167    
  -------------------------------------------------------------------
                         slack                                  5.483    

Slack (MET) :             5.595ns  (required time - arrival time)
  Source:                 debounceCount_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.919ns  (logic 0.828ns (21.126%)  route 3.091ns (78.874%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.617     5.138    externalClk_IBUF_BUFG
    SLICE_X65Y67         FDRE                                         r  debounceCount_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  debounceCount_reg[18]/Q
                         net (fo=2, routed)           0.862     6.456    debounceCount_reg[18]
    SLICE_X64Y67         LUT4 (Prop_lut4_I0_O)        0.124     6.580 r  programmingModeReg_i_4/O
                         net (fo=1, routed)           0.594     7.174    programmingModeReg_i_4_n_0
    SLICE_X64Y66         LUT5 (Prop_lut5_I1_O)        0.124     7.298 r  programmingModeReg_i_2/O
                         net (fo=2, routed)           0.947     8.245    programmingModeReg_i_2_n_0
    SLICE_X64Y63         LUT3 (Prop_lut3_I0_O)        0.124     8.369 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.688     9.057    clear
    SLICE_X65Y64         FDRE                                         r  debounceCount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.504    14.845    externalClk_IBUF_BUFG
    SLICE_X65Y64         FDRE                                         r  debounceCount_reg[4]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X65Y64         FDRE (Setup_fdre_C_R)       -0.429    14.653    debounceCount_reg[4]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                          -9.057    
  -------------------------------------------------------------------
                         slack                                  5.595    

Slack (MET) :             5.595ns  (required time - arrival time)
  Source:                 debounceCount_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.919ns  (logic 0.828ns (21.126%)  route 3.091ns (78.874%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.617     5.138    externalClk_IBUF_BUFG
    SLICE_X65Y67         FDRE                                         r  debounceCount_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  debounceCount_reg[18]/Q
                         net (fo=2, routed)           0.862     6.456    debounceCount_reg[18]
    SLICE_X64Y67         LUT4 (Prop_lut4_I0_O)        0.124     6.580 r  programmingModeReg_i_4/O
                         net (fo=1, routed)           0.594     7.174    programmingModeReg_i_4_n_0
    SLICE_X64Y66         LUT5 (Prop_lut5_I1_O)        0.124     7.298 r  programmingModeReg_i_2/O
                         net (fo=2, routed)           0.947     8.245    programmingModeReg_i_2_n_0
    SLICE_X64Y63         LUT3 (Prop_lut3_I0_O)        0.124     8.369 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.688     9.057    clear
    SLICE_X65Y64         FDRE                                         r  debounceCount_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.504    14.845    externalClk_IBUF_BUFG
    SLICE_X65Y64         FDRE                                         r  debounceCount_reg[5]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X65Y64         FDRE (Setup_fdre_C_R)       -0.429    14.653    debounceCount_reg[5]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                          -9.057    
  -------------------------------------------------------------------
                         slack                                  5.595    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 debounceCount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.589     1.472    externalClk_IBUF_BUFG
    SLICE_X65Y63         FDRE                                         r  debounceCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  debounceCount_reg[3]/Q
                         net (fo=1, routed)           0.108     1.721    debounceCount_reg_n_0_[3]
    SLICE_X65Y63         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.829 r  debounceCount_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.829    debounceCount_reg[0]_i_2_n_4
    SLICE_X65Y63         FDRE                                         r  debounceCount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.858     1.986    externalClk_IBUF_BUFG
    SLICE_X65Y63         FDRE                                         r  debounceCount_reg[3]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X65Y63         FDRE (Hold_fdre_C_D)         0.105     1.577    debounceCount_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 debounceCount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.589     1.472    externalClk_IBUF_BUFG
    SLICE_X65Y64         FDRE                                         r  debounceCount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  debounceCount_reg[4]/Q
                         net (fo=1, routed)           0.105     1.718    debounceCount_reg_n_0_[4]
    SLICE_X65Y64         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.833 r  debounceCount_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.833    debounceCount_reg[4]_i_1_n_7
    SLICE_X65Y64         FDRE                                         r  debounceCount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.858     1.986    externalClk_IBUF_BUFG
    SLICE_X65Y64         FDRE                                         r  debounceCount_reg[4]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X65Y64         FDRE (Hold_fdre_C_D)         0.105     1.577    debounceCount_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 debounceCount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.589     1.472    externalClk_IBUF_BUFG
    SLICE_X65Y64         FDRE                                         r  debounceCount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  debounceCount_reg[7]/Q
                         net (fo=2, routed)           0.119     1.733    debounceCount_reg[7]
    SLICE_X65Y64         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  debounceCount_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.841    debounceCount_reg[4]_i_1_n_4
    SLICE_X65Y64         FDRE                                         r  debounceCount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.858     1.986    externalClk_IBUF_BUFG
    SLICE_X65Y64         FDRE                                         r  debounceCount_reg[7]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X65Y64         FDRE (Hold_fdre_C_D)         0.105     1.577    debounceCount_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 debounceCount_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.589     1.472    externalClk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  debounceCount_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  debounceCount_reg[11]/Q
                         net (fo=2, routed)           0.119     1.733    debounceCount_reg[11]
    SLICE_X65Y65         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  debounceCount_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.841    debounceCount_reg[8]_i_1_n_4
    SLICE_X65Y65         FDRE                                         r  debounceCount_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.857     1.985    externalClk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  debounceCount_reg[11]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X65Y65         FDRE (Hold_fdre_C_D)         0.105     1.577    debounceCount_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 debounceCount_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.588     1.471    externalClk_IBUF_BUFG
    SLICE_X65Y66         FDRE                                         r  debounceCount_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y66         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  debounceCount_reg[15]/Q
                         net (fo=2, routed)           0.120     1.733    debounceCount_reg[15]
    SLICE_X65Y66         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  debounceCount_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.841    debounceCount_reg[12]_i_1_n_4
    SLICE_X65Y66         FDRE                                         r  debounceCount_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.856     1.984    externalClk_IBUF_BUFG
    SLICE_X65Y66         FDRE                                         r  debounceCount_reg[15]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X65Y66         FDRE (Hold_fdre_C_D)         0.105     1.576    debounceCount_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 debounceCount_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.587     1.470    externalClk_IBUF_BUFG
    SLICE_X65Y67         FDRE                                         r  debounceCount_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  debounceCount_reg[16]/Q
                         net (fo=2, routed)           0.116     1.728    debounceCount_reg[16]
    SLICE_X65Y67         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.843 r  debounceCount_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.843    debounceCount_reg[16]_i_1_n_7
    SLICE_X65Y67         FDRE                                         r  debounceCount_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.855     1.983    externalClk_IBUF_BUFG
    SLICE_X65Y67         FDRE                                         r  debounceCount_reg[16]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X65Y67         FDRE (Hold_fdre_C_D)         0.105     1.575    debounceCount_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 debounceCount_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.588     1.471    externalClk_IBUF_BUFG
    SLICE_X65Y66         FDRE                                         r  debounceCount_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y66         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  debounceCount_reg[14]/Q
                         net (fo=2, routed)           0.120     1.733    debounceCount_reg[14]
    SLICE_X65Y66         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.844 r  debounceCount_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.844    debounceCount_reg[12]_i_1_n_5
    SLICE_X65Y66         FDRE                                         r  debounceCount_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.856     1.984    externalClk_IBUF_BUFG
    SLICE_X65Y66         FDRE                                         r  debounceCount_reg[14]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X65Y66         FDRE (Hold_fdre_C_D)         0.105     1.576    debounceCount_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 debounceCount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.589     1.472    externalClk_IBUF_BUFG
    SLICE_X65Y64         FDRE                                         r  debounceCount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  debounceCount_reg[6]/Q
                         net (fo=2, routed)           0.120     1.734    debounceCount_reg[6]
    SLICE_X65Y64         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.845 r  debounceCount_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.845    debounceCount_reg[4]_i_1_n_5
    SLICE_X65Y64         FDRE                                         r  debounceCount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.858     1.986    externalClk_IBUF_BUFG
    SLICE_X65Y64         FDRE                                         r  debounceCount_reg[6]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X65Y64         FDRE (Hold_fdre_C_D)         0.105     1.577    debounceCount_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 debounceCount_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.589     1.472    externalClk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  debounceCount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  debounceCount_reg[10]/Q
                         net (fo=2, routed)           0.120     1.734    debounceCount_reg[10]
    SLICE_X65Y65         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.845 r  debounceCount_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.845    debounceCount_reg[8]_i_1_n_5
    SLICE_X65Y65         FDRE                                         r  debounceCount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.857     1.985    externalClk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  debounceCount_reg[10]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X65Y65         FDRE (Hold_fdre_C_D)         0.105     1.577    debounceCount_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 debounceCount_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.587     1.470    externalClk_IBUF_BUFG
    SLICE_X65Y67         FDRE                                         r  debounceCount_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  debounceCount_reg[18]/Q
                         net (fo=2, routed)           0.121     1.732    debounceCount_reg[18]
    SLICE_X65Y67         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.843 r  debounceCount_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.843    debounceCount_reg[16]_i_1_n_5
    SLICE_X65Y67         FDRE                                         r  debounceCount_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.855     1.983    externalClk_IBUF_BUFG
    SLICE_X65Y67         FDRE                                         r  debounceCount_reg[18]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X65Y67         FDRE (Hold_fdre_C_D)         0.105     1.575    debounceCount_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { externalClk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    externalClk_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  VGA_ClkGenerator_inst/mmcm_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  internalClockGenerator_inst/mmcm_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X65Y63     debounceCount_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X65Y65     debounceCount_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X65Y65     debounceCount_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X65Y66     debounceCount_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X65Y66     debounceCount_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X65Y66     debounceCount_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X65Y66     debounceCount_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  VGA_ClkGenerator_inst/mmcm_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  internalClockGenerator_inst/mmcm_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA_ClkGenerator_inst/mmcm_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA_ClkGenerator_inst/mmcm_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  internalClockGenerator_inst/mmcm_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  internalClockGenerator_inst/mmcm_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X65Y63     debounceCount_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X65Y63     debounceCount_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X65Y65     debounceCount_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X65Y65     debounceCount_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X65Y65     debounceCount_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X65Y65     debounceCount_reg[11]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA_ClkGenerator_inst/mmcm_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA_ClkGenerator_inst/mmcm_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  internalClockGenerator_inst/mmcm_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  internalClockGenerator_inst/mmcm_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X65Y63     debounceCount_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X65Y63     debounceCount_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X65Y65     debounceCount_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X65Y65     debounceCount_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X65Y65     debounceCount_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X65Y65     debounceCount_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  VGA_clk
  To Clock:  VGA_clk

Setup :            0  Failing Endpoints,  Worst Slack       29.390ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.390ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/verticalCount1_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VAG_ImageBuffer_inst/framebuffer_reg_7/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (VGA_clk rise@40.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        9.873ns  (logic 4.421ns (44.777%)  route 5.452ns (55.223%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.039ns = ( 48.039 - 40.000 ) 
    Source Clock Delay      (SCD):    8.515ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.569     8.515    VGA_Controller_inst/CLK
    SLICE_X11Y46         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y46         FDCE (Prop_fdce_C_Q)         0.456     8.971 r  VGA_Controller_inst/verticalCount1_reg[9]/Q
                         net (fo=18, routed)          0.953     9.924    VGA_Controller_inst/verticalCount1_reg[9]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[9]_P[10])
                                                      3.841    13.765 r  VGA_Controller_inst/pixelCount0/P[10]
                         net (fo=1, routed)           1.191    14.957    VGA_Controller_inst/pixelCount0_n_95
    SLICE_X12Y47         LUT6 (Prop_lut6_I5_O)        0.124    15.081 r  VGA_Controller_inst/framebuffer_reg_0_i_9/O
                         net (fo=16, routed)          3.308    18.388    VAG_ImageBuffer_inst/ADDRBWRADDR[5]
    RAMB36_X1Y4          RAMB36E1                                     r  VAG_ImageBuffer_inst/framebuffer_reg_7/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.482    48.039    VAG_ImageBuffer_inst/framebuffer_reg_15_0
    RAMB36_X1Y4          RAMB36E1                                     r  VAG_ImageBuffer_inst/framebuffer_reg_7/CLKBWRCLK
                         clock pessimism              0.396    48.436    
                         clock uncertainty           -0.091    48.344    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    47.778    VAG_ImageBuffer_inst/framebuffer_reg_7
  -------------------------------------------------------------------
                         required time                         47.778    
                         arrival time                         -18.388    
  -------------------------------------------------------------------
                         slack                                 29.390    

Slack (MET) :             29.564ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/verticalCount1_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VAG_ImageBuffer_inst/framebuffer_reg_7/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (VGA_clk rise@40.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        9.699ns  (logic 4.421ns (45.580%)  route 5.278ns (54.420%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.039ns = ( 48.039 - 40.000 ) 
    Source Clock Delay      (SCD):    8.515ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.569     8.515    VGA_Controller_inst/CLK
    SLICE_X11Y46         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y46         FDCE (Prop_fdce_C_Q)         0.456     8.971 r  VGA_Controller_inst/verticalCount1_reg[9]/Q
                         net (fo=18, routed)          0.953     9.924    VGA_Controller_inst/verticalCount1_reg[9]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[9]_P[15])
                                                      3.841    13.765 r  VGA_Controller_inst/pixelCount0/P[15]
                         net (fo=1, routed)           0.761    14.527    VGA_Controller_inst/pixelCount0_n_90
    SLICE_X11Y48         LUT6 (Prop_lut6_I5_O)        0.124    14.651 r  VGA_Controller_inst/framebuffer_reg_0_i_4/O
                         net (fo=16, routed)          3.564    18.214    VAG_ImageBuffer_inst/ADDRBWRADDR[10]
    RAMB36_X1Y4          RAMB36E1                                     r  VAG_ImageBuffer_inst/framebuffer_reg_7/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.482    48.039    VAG_ImageBuffer_inst/framebuffer_reg_15_0
    RAMB36_X1Y4          RAMB36E1                                     r  VAG_ImageBuffer_inst/framebuffer_reg_7/CLKBWRCLK
                         clock pessimism              0.396    48.436    
                         clock uncertainty           -0.091    48.344    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    47.778    VAG_ImageBuffer_inst/framebuffer_reg_7
  -------------------------------------------------------------------
                         required time                         47.778    
                         arrival time                         -18.214    
  -------------------------------------------------------------------
                         slack                                 29.564    

Slack (MET) :             29.590ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/verticalCount1_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VAG_ImageBuffer_inst/framebuffer_reg_7/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (VGA_clk rise@40.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        9.674ns  (logic 4.421ns (45.701%)  route 5.253ns (54.299%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.039ns = ( 48.039 - 40.000 ) 
    Source Clock Delay      (SCD):    8.515ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.569     8.515    VGA_Controller_inst/CLK
    SLICE_X11Y46         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y46         FDCE (Prop_fdce_C_Q)         0.456     8.971 r  VGA_Controller_inst/verticalCount1_reg[9]/Q
                         net (fo=18, routed)          0.953     9.924    VGA_Controller_inst/verticalCount1_reg[9]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[9]_P[6])
                                                      3.841    13.765 r  VGA_Controller_inst/pixelCount0/P[6]
                         net (fo=1, routed)           1.142    14.908    VGA_Controller_inst/pixelCount0_n_99
    SLICE_X12Y46         LUT6 (Prop_lut6_I5_O)        0.124    15.032 r  VGA_Controller_inst/framebuffer_reg_0_i_13/O
                         net (fo=16, routed)          3.157    18.189    VAG_ImageBuffer_inst/ADDRBWRADDR[1]
    RAMB36_X1Y4          RAMB36E1                                     r  VAG_ImageBuffer_inst/framebuffer_reg_7/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.482    48.039    VAG_ImageBuffer_inst/framebuffer_reg_15_0
    RAMB36_X1Y4          RAMB36E1                                     r  VAG_ImageBuffer_inst/framebuffer_reg_7/CLKBWRCLK
                         clock pessimism              0.396    48.436    
                         clock uncertainty           -0.091    48.344    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566    47.778    VAG_ImageBuffer_inst/framebuffer_reg_7
  -------------------------------------------------------------------
                         required time                         47.778    
                         arrival time                         -18.189    
  -------------------------------------------------------------------
                         slack                                 29.590    

Slack (MET) :             29.700ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/verticalCount1_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VAG_ImageBuffer_inst/framebuffer_reg_7/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (VGA_clk rise@40.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        9.563ns  (logic 4.421ns (46.228%)  route 5.142ns (53.772%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.039ns = ( 48.039 - 40.000 ) 
    Source Clock Delay      (SCD):    8.515ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.569     8.515    VGA_Controller_inst/CLK
    SLICE_X11Y46         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y46         FDCE (Prop_fdce_C_Q)         0.456     8.971 r  VGA_Controller_inst/verticalCount1_reg[9]/Q
                         net (fo=18, routed)          0.953     9.924    VGA_Controller_inst/verticalCount1_reg[9]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[9]_P[18])
                                                      3.841    13.765 r  VGA_Controller_inst/pixelCount0/P[18]
                         net (fo=1, routed)           1.012    14.777    VGA_Controller_inst/pixelCount0_n_87
    SLICE_X12Y49         LUT6 (Prop_lut6_I5_O)        0.124    14.901 r  VGA_Controller_inst/framebuffer_reg_0_i_1/O
                         net (fo=16, routed)          3.177    18.078    VAG_ImageBuffer_inst/ADDRBWRADDR[13]
    RAMB36_X1Y4          RAMB36E1                                     r  VAG_ImageBuffer_inst/framebuffer_reg_7/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.482    48.039    VAG_ImageBuffer_inst/framebuffer_reg_15_0
    RAMB36_X1Y4          RAMB36E1                                     r  VAG_ImageBuffer_inst/framebuffer_reg_7/CLKBWRCLK
                         clock pessimism              0.396    48.436    
                         clock uncertainty           -0.091    48.344    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    47.778    VAG_ImageBuffer_inst/framebuffer_reg_7
  -------------------------------------------------------------------
                         required time                         47.778    
                         arrival time                         -18.078    
  -------------------------------------------------------------------
                         slack                                 29.700    

Slack (MET) :             29.705ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/verticalCount1_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VAG_ImageBuffer_inst/framebuffer_reg_7/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (VGA_clk rise@40.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        9.559ns  (logic 4.421ns (46.251%)  route 5.138ns (53.749%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.039ns = ( 48.039 - 40.000 ) 
    Source Clock Delay      (SCD):    8.515ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.569     8.515    VGA_Controller_inst/CLK
    SLICE_X11Y46         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y46         FDCE (Prop_fdce_C_Q)         0.456     8.971 r  VGA_Controller_inst/verticalCount1_reg[9]/Q
                         net (fo=18, routed)          0.953     9.924    VGA_Controller_inst/verticalCount1_reg[9]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[9]_P[5])
                                                      3.841    13.765 r  VGA_Controller_inst/pixelCount0/P[5]
                         net (fo=1, routed)           1.019    14.785    VGA_Controller_inst/pixelCount0_n_100
    SLICE_X12Y46         LUT6 (Prop_lut6_I5_O)        0.124    14.909 r  VGA_Controller_inst/framebuffer_reg_0_i_14/O
                         net (fo=16, routed)          3.165    18.074    VAG_ImageBuffer_inst/ADDRBWRADDR[0]
    RAMB36_X1Y4          RAMB36E1                                     r  VAG_ImageBuffer_inst/framebuffer_reg_7/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.482    48.039    VAG_ImageBuffer_inst/framebuffer_reg_15_0
    RAMB36_X1Y4          RAMB36E1                                     r  VAG_ImageBuffer_inst/framebuffer_reg_7/CLKBWRCLK
                         clock pessimism              0.396    48.436    
                         clock uncertainty           -0.091    48.344    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                     -0.566    47.778    VAG_ImageBuffer_inst/framebuffer_reg_7
  -------------------------------------------------------------------
                         required time                         47.778    
                         arrival time                         -18.074    
  -------------------------------------------------------------------
                         slack                                 29.705    

Slack (MET) :             29.725ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/verticalCount1_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VAG_ImageBuffer_inst/framebuffer_reg_4/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (VGA_clk rise@40.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        9.535ns  (logic 4.421ns (46.365%)  route 5.114ns (53.635%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.036ns = ( 48.036 - 40.000 ) 
    Source Clock Delay      (SCD):    8.515ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.569     8.515    VGA_Controller_inst/CLK
    SLICE_X11Y46         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y46         FDCE (Prop_fdce_C_Q)         0.456     8.971 r  VGA_Controller_inst/verticalCount1_reg[9]/Q
                         net (fo=18, routed)          0.953     9.924    VGA_Controller_inst/verticalCount1_reg[9]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[9]_P[10])
                                                      3.841    13.765 r  VGA_Controller_inst/pixelCount0/P[10]
                         net (fo=1, routed)           1.191    14.957    VGA_Controller_inst/pixelCount0_n_95
    SLICE_X12Y47         LUT6 (Prop_lut6_I5_O)        0.124    15.081 r  VGA_Controller_inst/framebuffer_reg_0_i_9/O
                         net (fo=16, routed)          2.970    18.050    VAG_ImageBuffer_inst/ADDRBWRADDR[5]
    RAMB36_X1Y5          RAMB36E1                                     r  VAG_ImageBuffer_inst/framebuffer_reg_4/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.479    48.036    VAG_ImageBuffer_inst/framebuffer_reg_15_0
    RAMB36_X1Y5          RAMB36E1                                     r  VAG_ImageBuffer_inst/framebuffer_reg_4/CLKBWRCLK
                         clock pessimism              0.396    48.433    
                         clock uncertainty           -0.091    48.341    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    47.775    VAG_ImageBuffer_inst/framebuffer_reg_4
  -------------------------------------------------------------------
                         required time                         47.775    
                         arrival time                         -18.050    
  -------------------------------------------------------------------
                         slack                                 29.725    

Slack (MET) :             29.831ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/verticalCount1_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VAG_ImageBuffer_inst/framebuffer_reg_7/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (VGA_clk rise@40.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        9.432ns  (logic 4.421ns (46.870%)  route 5.011ns (53.130%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.039ns = ( 48.039 - 40.000 ) 
    Source Clock Delay      (SCD):    8.515ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.569     8.515    VGA_Controller_inst/CLK
    SLICE_X11Y46         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y46         FDCE (Prop_fdce_C_Q)         0.456     8.971 r  VGA_Controller_inst/verticalCount1_reg[9]/Q
                         net (fo=18, routed)          0.953     9.924    VGA_Controller_inst/verticalCount1_reg[9]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[9]_P[14])
                                                      3.841    13.765 r  VGA_Controller_inst/pixelCount0/P[14]
                         net (fo=1, routed)           1.020    14.786    VGA_Controller_inst/pixelCount0_n_91
    SLICE_X12Y48         LUT6 (Prop_lut6_I5_O)        0.124    14.910 r  VGA_Controller_inst/framebuffer_reg_0_i_5/O
                         net (fo=16, routed)          3.038    17.948    VAG_ImageBuffer_inst/ADDRBWRADDR[9]
    RAMB36_X1Y4          RAMB36E1                                     r  VAG_ImageBuffer_inst/framebuffer_reg_7/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.482    48.039    VAG_ImageBuffer_inst/framebuffer_reg_15_0
    RAMB36_X1Y4          RAMB36E1                                     r  VAG_ImageBuffer_inst/framebuffer_reg_7/CLKBWRCLK
                         clock pessimism              0.396    48.436    
                         clock uncertainty           -0.091    48.344    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    47.778    VAG_ImageBuffer_inst/framebuffer_reg_7
  -------------------------------------------------------------------
                         required time                         47.778    
                         arrival time                         -17.948    
  -------------------------------------------------------------------
                         slack                                 29.831    

Slack (MET) :             29.841ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/verticalCount1_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VAG_ImageBuffer_inst/framebuffer_reg_6/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (VGA_clk rise@40.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        9.422ns  (logic 4.421ns (46.923%)  route 5.001ns (53.077%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.038ns = ( 48.038 - 40.000 ) 
    Source Clock Delay      (SCD):    8.515ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.569     8.515    VGA_Controller_inst/CLK
    SLICE_X11Y46         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y46         FDCE (Prop_fdce_C_Q)         0.456     8.971 r  VGA_Controller_inst/verticalCount1_reg[9]/Q
                         net (fo=18, routed)          0.953     9.924    VGA_Controller_inst/verticalCount1_reg[9]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[9]_P[10])
                                                      3.841    13.765 r  VGA_Controller_inst/pixelCount0/P[10]
                         net (fo=1, routed)           1.191    14.957    VGA_Controller_inst/pixelCount0_n_95
    SLICE_X12Y47         LUT6 (Prop_lut6_I5_O)        0.124    15.081 r  VGA_Controller_inst/framebuffer_reg_0_i_9/O
                         net (fo=16, routed)          2.856    17.937    VAG_ImageBuffer_inst/ADDRBWRADDR[5]
    RAMB36_X2Y5          RAMB36E1                                     r  VAG_ImageBuffer_inst/framebuffer_reg_6/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.481    48.038    VAG_ImageBuffer_inst/framebuffer_reg_15_0
    RAMB36_X2Y5          RAMB36E1                                     r  VAG_ImageBuffer_inst/framebuffer_reg_6/CLKBWRCLK
                         clock pessimism              0.396    48.435    
                         clock uncertainty           -0.091    48.343    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    47.777    VAG_ImageBuffer_inst/framebuffer_reg_6
  -------------------------------------------------------------------
                         required time                         47.777    
                         arrival time                         -17.937    
  -------------------------------------------------------------------
                         slack                                 29.841    

Slack (MET) :             29.887ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/verticalCount1_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VAG_ImageBuffer_inst/framebuffer_reg_7/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (VGA_clk rise@40.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        9.376ns  (logic 4.421ns (47.152%)  route 4.955ns (52.848%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.039ns = ( 48.039 - 40.000 ) 
    Source Clock Delay      (SCD):    8.515ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.569     8.515    VGA_Controller_inst/CLK
    SLICE_X11Y46         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y46         FDCE (Prop_fdce_C_Q)         0.456     8.971 r  VGA_Controller_inst/verticalCount1_reg[9]/Q
                         net (fo=18, routed)          0.953     9.924    VGA_Controller_inst/verticalCount1_reg[9]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[9]_P[12])
                                                      3.841    13.765 r  VGA_Controller_inst/pixelCount0/P[12]
                         net (fo=1, routed)           0.816    14.581    VGA_Controller_inst/pixelCount0_n_93
    SLICE_X12Y48         LUT6 (Prop_lut6_I5_O)        0.124    14.705 r  VGA_Controller_inst/framebuffer_reg_0_i_7/O
                         net (fo=16, routed)          3.186    17.891    VAG_ImageBuffer_inst/ADDRBWRADDR[7]
    RAMB36_X1Y4          RAMB36E1                                     r  VAG_ImageBuffer_inst/framebuffer_reg_7/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.482    48.039    VAG_ImageBuffer_inst/framebuffer_reg_15_0
    RAMB36_X1Y4          RAMB36E1                                     r  VAG_ImageBuffer_inst/framebuffer_reg_7/CLKBWRCLK
                         clock pessimism              0.396    48.436    
                         clock uncertainty           -0.091    48.344    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    47.778    VAG_ImageBuffer_inst/framebuffer_reg_7
  -------------------------------------------------------------------
                         required time                         47.778    
                         arrival time                         -17.891    
  -------------------------------------------------------------------
                         slack                                 29.887    

Slack (MET) :             29.887ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/verticalCount1_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VAG_ImageBuffer_inst/framebuffer_reg_7/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (VGA_clk rise@40.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        9.376ns  (logic 4.421ns (47.152%)  route 4.955ns (52.848%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.039ns = ( 48.039 - 40.000 ) 
    Source Clock Delay      (SCD):    8.515ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.569     8.515    VGA_Controller_inst/CLK
    SLICE_X11Y46         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y46         FDCE (Prop_fdce_C_Q)         0.456     8.971 r  VGA_Controller_inst/verticalCount1_reg[9]/Q
                         net (fo=18, routed)          0.953     9.924    VGA_Controller_inst/verticalCount1_reg[9]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[9]_P[13])
                                                      3.841    13.765 r  VGA_Controller_inst/pixelCount0/P[13]
                         net (fo=1, routed)           0.867    14.633    VGA_Controller_inst/pixelCount0_n_92
    SLICE_X12Y48         LUT6 (Prop_lut6_I5_O)        0.124    14.757 r  VGA_Controller_inst/framebuffer_reg_0_i_6/O
                         net (fo=16, routed)          3.134    17.891    VAG_ImageBuffer_inst/ADDRBWRADDR[8]
    RAMB36_X1Y4          RAMB36E1                                     r  VAG_ImageBuffer_inst/framebuffer_reg_7/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.482    48.039    VAG_ImageBuffer_inst/framebuffer_reg_15_0
    RAMB36_X1Y4          RAMB36E1                                     r  VAG_ImageBuffer_inst/framebuffer_reg_7/CLKBWRCLK
                         clock pessimism              0.396    48.436    
                         clock uncertainty           -0.091    48.344    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    47.778    VAG_ImageBuffer_inst/framebuffer_reg_7
  -------------------------------------------------------------------
                         required time                         47.778    
                         arrival time                         -17.891    
  -------------------------------------------------------------------
                         slack                                 29.887    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 VGA_Controller_inst/horizontalCount2_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Controller_inst/horizontalCount3_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.395ns
    Source Clock Delay      (SCD):    2.563ns
    Clock Pessimism Removal (CPR):    0.819ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.566     2.563    VGA_Controller_inst/CLK
    SLICE_X13Y44         FDCE                                         r  VGA_Controller_inst/horizontalCount2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.141     2.704 r  VGA_Controller_inst/horizontalCount2_reg[8]/Q
                         net (fo=2, routed)           0.121     2.825    VGA_Controller_inst/horizontalCount2_reg_n_0_[8]
    SLICE_X12Y44         FDCE                                         r  VGA_Controller_inst/horizontalCount3_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.836     3.395    VGA_Controller_inst/CLK
    SLICE_X12Y44         FDCE                                         r  VGA_Controller_inst/horizontalCount3_reg[8]/C
                         clock pessimism             -0.819     2.576    
    SLICE_X12Y44         FDCE (Hold_fdce_C_D)         0.063     2.639    VGA_Controller_inst/horizontalCount3_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.639    
                         arrival time                           2.825    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 VGA_Controller_inst/verticalCount1_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VAG_ImageBuffer_inst/framebuffer_reg_8/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.186ns (26.740%)  route 0.510ns (73.260%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.436ns
    Source Clock Delay      (SCD):    2.563ns
    Clock Pessimism Removal (CPR):    0.562ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.566     2.563    VGA_Controller_inst/CLK
    SLICE_X11Y46         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y46         FDCE (Prop_fdce_C_Q)         0.141     2.704 f  VGA_Controller_inst/verticalCount1_reg[9]/Q
                         net (fo=18, routed)          0.166     2.869    VGA_Controller_inst/verticalCount1_reg[9]
    SLICE_X11Y48         LUT6 (Prop_lut6_I4_O)        0.045     2.914 r  VGA_Controller_inst/framebuffer_reg_0_i_4/O
                         net (fo=16, routed)          0.344     3.258    VAG_ImageBuffer_inst/ADDRBWRADDR[10]
    RAMB36_X0Y10         RAMB36E1                                     r  VAG_ImageBuffer_inst/framebuffer_reg_8/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.877     3.436    VAG_ImageBuffer_inst/framebuffer_reg_15_0
    RAMB36_X0Y10         RAMB36E1                                     r  VAG_ImageBuffer_inst/framebuffer_reg_8/CLKBWRCLK
                         clock pessimism             -0.562     2.874    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     3.057    VAG_ImageBuffer_inst/framebuffer_reg_8
  -------------------------------------------------------------------
                         required time                         -3.057    
                         arrival time                           3.258    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 VGA_Controller_inst/horizontalCount2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Controller_inst/horizontalCount3_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.395ns
    Source Clock Delay      (SCD):    2.563ns
    Clock Pessimism Removal (CPR):    0.816ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.566     2.563    VGA_Controller_inst/CLK
    SLICE_X12Y45         FDCE                                         r  VGA_Controller_inst/horizontalCount2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y45         FDCE (Prop_fdce_C_Q)         0.164     2.727 r  VGA_Controller_inst/horizontalCount2_reg[5]/Q
                         net (fo=1, routed)           0.110     2.837    VGA_Controller_inst/horizontalCount2_reg_n_0_[5]
    SLICE_X12Y44         FDCE                                         r  VGA_Controller_inst/horizontalCount3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.836     3.395    VGA_Controller_inst/CLK
    SLICE_X12Y44         FDCE                                         r  VGA_Controller_inst/horizontalCount3_reg[5]/C
                         clock pessimism             -0.816     2.579    
    SLICE_X12Y44         FDCE (Hold_fdce_C_D)         0.052     2.631    VGA_Controller_inst/horizontalCount3_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.631    
                         arrival time                           2.837    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 VGA_Controller_inst/verticalCount1_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VAG_ImageBuffer_inst/framebuffer_reg_8/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.186ns (26.461%)  route 0.517ns (73.539%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.436ns
    Source Clock Delay      (SCD):    2.563ns
    Clock Pessimism Removal (CPR):    0.562ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.566     2.563    VGA_Controller_inst/CLK
    SLICE_X11Y46         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y46         FDCE (Prop_fdce_C_Q)         0.141     2.704 f  VGA_Controller_inst/verticalCount1_reg[9]/Q
                         net (fo=18, routed)          0.183     2.886    VGA_Controller_inst/verticalCount1_reg[9]
    SLICE_X11Y46         LUT6 (Prop_lut6_I4_O)        0.045     2.931 r  VGA_Controller_inst/framebuffer_reg_0_i_12/O
                         net (fo=16, routed)          0.334     3.266    VAG_ImageBuffer_inst/ADDRBWRADDR[2]
    RAMB36_X0Y10         RAMB36E1                                     r  VAG_ImageBuffer_inst/framebuffer_reg_8/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.877     3.436    VAG_ImageBuffer_inst/framebuffer_reg_15_0
    RAMB36_X0Y10         RAMB36E1                                     r  VAG_ImageBuffer_inst/framebuffer_reg_8/CLKBWRCLK
                         clock pessimism             -0.562     2.874    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     3.057    VAG_ImageBuffer_inst/framebuffer_reg_8
  -------------------------------------------------------------------
                         required time                         -3.057    
                         arrival time                           3.266    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 VGA_Controller_inst/horizontalCount2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Controller_inst/horizontalCount3_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.760%)  route 0.120ns (42.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.395ns
    Source Clock Delay      (SCD):    2.563ns
    Clock Pessimism Removal (CPR):    0.816ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.566     2.563    VGA_Controller_inst/CLK
    SLICE_X12Y45         FDCE                                         r  VGA_Controller_inst/horizontalCount2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y45         FDCE (Prop_fdce_C_Q)         0.164     2.727 r  VGA_Controller_inst/horizontalCount2_reg[4]/Q
                         net (fo=2, routed)           0.120     2.847    VGA_Controller_inst/Q[4]
    SLICE_X12Y44         FDCE                                         r  VGA_Controller_inst/horizontalCount3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.836     3.395    VGA_Controller_inst/CLK
    SLICE_X12Y44         FDCE                                         r  VGA_Controller_inst/horizontalCount3_reg[4]/C
                         clock pessimism             -0.816     2.579    
    SLICE_X12Y44         FDCE (Hold_fdce_C_D)         0.059     2.638    VGA_Controller_inst/horizontalCount3_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.638    
                         arrival time                           2.847    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 VGA_Controller_inst/horizontalCount1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Controller_inst/horizontalCount1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.212ns (64.332%)  route 0.118ns (35.668%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.395ns
    Source Clock Delay      (SCD):    2.563ns
    Clock Pessimism Removal (CPR):    0.819ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.566     2.563    VGA_Controller_inst/CLK
    SLICE_X10Y44         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDCE (Prop_fdce_C_Q)         0.164     2.727 r  VGA_Controller_inst/horizontalCount1_reg[0]/Q
                         net (fo=8, routed)           0.118     2.844    VGA_Controller_inst/horizontalCount1_reg[0]
    SLICE_X11Y44         LUT5 (Prop_lut5_I2_O)        0.048     2.892 r  VGA_Controller_inst/horizontalCount1[3]_i_1/O
                         net (fo=1, routed)           0.000     2.892    VGA_Controller_inst/p_0_in__1[3]
    SLICE_X11Y44         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.836     3.395    VGA_Controller_inst/CLK
    SLICE_X11Y44         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[3]/C
                         clock pessimism             -0.819     2.576    
    SLICE_X11Y44         FDCE (Hold_fdce_C_D)         0.107     2.683    VGA_Controller_inst/horizontalCount1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.683    
                         arrival time                           2.892    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 VGA_Controller_inst/verticalCount2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Controller_inst/verticalCount3_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.396ns
    Source Clock Delay      (SCD):    2.564ns
    Clock Pessimism Removal (CPR):    0.832ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.567     2.564    VGA_Controller_inst/CLK
    SLICE_X14Y49         FDCE                                         r  VGA_Controller_inst/verticalCount2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDCE (Prop_fdce_C_Q)         0.164     2.728 r  VGA_Controller_inst/verticalCount2_reg[1]/Q
                         net (fo=1, routed)           0.110     2.838    VGA_Controller_inst/verticalCount2[1]
    SLICE_X14Y49         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.837     3.396    VGA_Controller_inst/CLK
    SLICE_X14Y49         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[1]/C
                         clock pessimism             -0.832     2.564    
    SLICE_X14Y49         FDCE (Hold_fdce_C_D)         0.063     2.627    VGA_Controller_inst/verticalCount3_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.627    
                         arrival time                           2.838    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 VGA_Controller_inst/horizontalCount1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Controller_inst/horizontalCount1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.209ns (64.004%)  route 0.118ns (35.996%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.395ns
    Source Clock Delay      (SCD):    2.563ns
    Clock Pessimism Removal (CPR):    0.819ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.566     2.563    VGA_Controller_inst/CLK
    SLICE_X10Y44         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDCE (Prop_fdce_C_Q)         0.164     2.727 r  VGA_Controller_inst/horizontalCount1_reg[0]/Q
                         net (fo=8, routed)           0.118     2.844    VGA_Controller_inst/horizontalCount1_reg[0]
    SLICE_X11Y44         LUT4 (Prop_lut4_I1_O)        0.045     2.889 r  VGA_Controller_inst/horizontalCount1[2]_i_1/O
                         net (fo=1, routed)           0.000     2.889    VGA_Controller_inst/p_0_in__1[2]
    SLICE_X11Y44         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.836     3.395    VGA_Controller_inst/CLK
    SLICE_X11Y44         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[2]/C
                         clock pessimism             -0.819     2.576    
    SLICE_X11Y44         FDCE (Hold_fdce_C_D)         0.091     2.667    VGA_Controller_inst/horizontalCount1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.667    
                         arrival time                           2.889    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 VGA_Controller_inst/verticalCount2_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Controller_inst/verticalCount3_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.315%)  route 0.122ns (42.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.396ns
    Source Clock Delay      (SCD):    2.564ns
    Clock Pessimism Removal (CPR):    0.832ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.567     2.564    VGA_Controller_inst/CLK
    SLICE_X12Y47         FDCE                                         r  VGA_Controller_inst/verticalCount2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         FDCE (Prop_fdce_C_Q)         0.164     2.728 r  VGA_Controller_inst/verticalCount2_reg[9]/Q
                         net (fo=2, routed)           0.122     2.850    VGA_Controller_inst/verticalCount2[9]
    SLICE_X12Y47         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.837     3.396    VGA_Controller_inst/CLK
    SLICE_X12Y47         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[9]/C
                         clock pessimism             -0.832     2.564    
    SLICE_X12Y47         FDCE (Hold_fdce_C_D)         0.063     2.627    VGA_Controller_inst/verticalCount3_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.627    
                         arrival time                           2.850    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 VGA_Controller_inst/horizontalCount1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Controller_inst/horizontalCount1_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.414%)  route 0.161ns (43.586%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.395ns
    Source Clock Delay      (SCD):    2.563ns
    Clock Pessimism Removal (CPR):    0.816ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.566     2.563    VGA_Controller_inst/CLK
    SLICE_X10Y44         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDCE (Prop_fdce_C_Q)         0.164     2.727 r  VGA_Controller_inst/horizontalCount1_reg[5]/Q
                         net (fo=8, routed)           0.161     2.888    VGA_Controller_inst/horizontalCount1_reg[5]
    SLICE_X10Y45         LUT6 (Prop_lut6_I2_O)        0.045     2.933 r  VGA_Controller_inst/horizontalCount1[9]_i_1/O
                         net (fo=1, routed)           0.000     2.933    VGA_Controller_inst/p_0_in__1[9]
    SLICE_X10Y45         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.836     3.395    VGA_Controller_inst/CLK
    SLICE_X10Y45         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[9]/C
                         clock pessimism             -0.816     2.579    
    SLICE_X10Y45         FDCE (Hold_fdce_C_D)         0.121     2.700    VGA_Controller_inst/horizontalCount1_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.700    
                         arrival time                           2.933    
  -------------------------------------------------------------------
                         slack                                  0.233    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         VGA_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y6      VAG_ImageBuffer_inst/framebuffer_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y12     VAG_ImageBuffer_inst/framebuffer_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y9      VAG_ImageBuffer_inst/framebuffer_reg_10/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y8      VAG_ImageBuffer_inst/framebuffer_reg_11/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y7      VAG_ImageBuffer_inst/framebuffer_reg_12/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y7      VAG_ImageBuffer_inst/framebuffer_reg_13/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y8      VAG_ImageBuffer_inst/framebuffer_reg_14/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y9      VAG_ImageBuffer_inst/framebuffer_reg_15/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y5      VAG_ImageBuffer_inst/framebuffer_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y6      VAG_ImageBuffer_inst/framebuffer_reg_3/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y44     VGA_Controller_inst/horizontalCount1_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y44     VGA_Controller_inst/horizontalCount1_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y44     VGA_Controller_inst/horizontalCount1_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y44     VGA_Controller_inst/horizontalCount1_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X11Y44     VGA_Controller_inst/horizontalCount1_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X11Y44     VGA_Controller_inst/horizontalCount1_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X11Y44     VGA_Controller_inst/horizontalCount1_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X11Y44     VGA_Controller_inst/horizontalCount1_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y44     VGA_Controller_inst/horizontalCount1_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y44     VGA_Controller_inst/horizontalCount1_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y44     VGA_Controller_inst/horizontalCount1_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y44     VGA_Controller_inst/horizontalCount1_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y44     VGA_Controller_inst/horizontalCount1_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y44     VGA_Controller_inst/horizontalCount1_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X11Y44     VGA_Controller_inst/horizontalCount1_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X11Y44     VGA_Controller_inst/horizontalCount1_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X11Y44     VGA_Controller_inst/horizontalCount1_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X11Y44     VGA_Controller_inst/horizontalCount1_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y44     VGA_Controller_inst/horizontalCount1_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y44     VGA_Controller_inst/horizontalCount1_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfb
  To Clock:  clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VGA_ClkGenerator_inst/mmcm_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  VGA_ClkGenerator_inst/mmcm_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  VGA_ClkGenerator_inst/mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  VGA_ClkGenerator_inst/mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  VGA_ClkGenerator_inst/mmcm_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfb_1
  To Clock:  clkfb_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { internalClockGenerator_inst/mmcm_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  internalClockGenerator_inst/mmcm_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  internalClockGenerator_inst/mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  internalClockGenerator_inst/mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  internalClockGenerator_inst/mmcm_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sysClk
  To Clock:  sysClk

Setup :            3  Failing Endpoints,  Worst Slack       -0.878ns,  Total Violation       -1.244ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.878ns  (required time - arrival time)
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/flagsReg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysClk rise@20.000ns - sysClk rise@0.000ns)
  Data Path Delay:        20.782ns  (logic 9.338ns (44.932%)  route 11.444ns (55.068%))
  Logic Levels:           20  (CARRY4=4 DSP48E1=2 LUT2=1 LUT4=2 LUT5=1 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.987ns = ( 27.987 - 20.000 ) 
    Source Clock Delay      (SCD):    8.476ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.534     8.476    CPU_Core_inst/interruptController_inst/sysClk_BUFG
    SLICE_X34Y76         FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.518     8.994 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[23]/Q
                         net (fo=3, routed)           0.597     9.591    CPU_Core_inst/interruptController_inst/Q[23]
    SLICE_X35Y77         LUT4 (Prop_lut4_I1_O)        0.124     9.715 r  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_6/O
                         net (fo=1, routed)           0.724    10.438    CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_6_n_0
    SLICE_X32Y79         LUT4 (Prop_lut4_I3_O)        0.124    10.562 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_4/O
                         net (fo=4, routed)           0.722    11.284    CPU_Core_inst/CU/debugSignalsReg_reg[106]
    SLICE_X34Y80         LUT6 (Prop_lut6_I4_O)        0.124    11.408 r  CPU_Core_inst/CU/debugSignalsReg[106]_i_1_comp/O
                         net (fo=163, routed)         1.146    12.555    CPU_Core_inst/RegisterFile_inst/p_1_out__1[0]
    SLICE_X38Y88         LUT6 (Prop_lut6_I4_O)        0.124    12.679 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[210]_i_4/O
                         net (fo=1, routed)           0.000    12.679    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[210]_i_4_n_0
    SLICE_X38Y88         MUXF7 (Prop_muxf7_I0_O)      0.209    12.888 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[210]_i_2/O
                         net (fo=2, routed)           1.004    13.892    CPU_Core_inst/CU/debugSignalsReg_reg[210]
    SLICE_X38Y86         LUT6 (Prop_lut6_I3_O)        0.297    14.189 r  CPU_Core_inst/CU/debugSignalsReg[210]_i_1/O
                         net (fo=21, routed)          0.873    15.062    CPU_Core_inst/CU/D[110]
    SLICE_X40Y80         LUT5 (Prop_lut5_I3_O)        0.124    15.186 r  CPU_Core_inst/CU/p_1_out__0_i_171/O
                         net (fo=7, routed)           0.820    16.006    CPU_Core_inst/CU/p_1_out__0_i_171_n_0
    SLICE_X45Y83         LUT6 (Prop_lut6_I5_O)        0.124    16.130 r  CPU_Core_inst/CU/p_1_out__0_i_80/O
                         net (fo=3, routed)           0.716    16.846    CPU_Core_inst/CU/p_1_out__0_i_80_n_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I4_O)        0.124    16.970 r  CPU_Core_inst/CU/p_1_out__0_i_84/O
                         net (fo=1, routed)           1.006    17.976    CPU_Core_inst/CU/p_1_out__0_i_84_n_0
    SLICE_X48Y82         LUT6 (Prop_lut6_I2_O)        0.124    18.100 r  CPU_Core_inst/CU/p_1_out__0_i_31/O
                         net (fo=20, routed)          0.752    18.852    CPU_Core_inst/ALU_inst/D[70]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036    22.888 r  CPU_Core_inst/ALU_inst/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    22.890    CPU_Core_inst/ALU_inst/p_1_out__0_n_106
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    24.408 r  CPU_Core_inst/ALU_inst/p_1_out__1/P[0]
                         net (fo=2, routed)           0.788    25.196    CPU_Core_inst/ALU_inst/p_1_out__1_n_105
    SLICE_X54Y80         LUT2 (Prop_lut2_I0_O)        0.124    25.320 r  CPU_Core_inst/ALU_inst/resultReg[17]_i_11/O
                         net (fo=1, routed)           0.000    25.320    CPU_Core_inst/ALU_inst/resultReg[17]_i_11_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.853 r  CPU_Core_inst/ALU_inst/resultReg_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.853    CPU_Core_inst/ALU_inst/resultReg_reg[17]_i_4_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.970 r  CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.970    CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.087 r  CPU_Core_inst/ALU_inst/resultReg_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.087    CPU_Core_inst/ALU_inst/resultReg_reg[27]_i_10_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.410 f  CPU_Core_inst/ALU_inst/resultReg_reg[30]_i_14/O[1]
                         net (fo=1, routed)           0.607    27.016    CPU_Core_inst/CU/data12[29]_alias
    SLICE_X56Y88         LUT6 (Prop_lut6_I5_O)        0.306    27.322 f  CPU_Core_inst/CU/resultReg[29]_i_1_comp/O
                         net (fo=3, routed)           1.160    28.482    CPU_Core_inst/CU/D[205]
    SLICE_X57Y85         LUT6 (Prop_lut6_I5_O)        0.124    28.606 r  CPU_Core_inst/CU/flagsReg[3]_i_6_comp_1/O
                         net (fo=1, routed)           0.528    29.134    CPU_Core_inst/CU/flagsReg[3]_i_6_n_0
    SLICE_X52Y82         LUT6 (Prop_lut6_I4_O)        0.124    29.258 r  CPU_Core_inst/CU/flagsReg[3]_i_1_comp_1/O
                         net (fo=2, routed)           0.000    29.258    CPU_Core_inst/ALU_inst/D[78]
    SLICE_X52Y82         FDCE                                         r  CPU_Core_inst/ALU_inst/flagsReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.434    27.987    CPU_Core_inst/ALU_inst/sysClk_BUFG
    SLICE_X52Y82         FDCE                                         r  CPU_Core_inst/ALU_inst/flagsReg_reg[3]/C
                         clock pessimism              0.395    28.382    
                         clock uncertainty           -0.082    28.301    
    SLICE_X52Y82         FDCE (Setup_fdce_C_D)        0.079    28.380    CPU_Core_inst/ALU_inst/flagsReg_reg[3]
  -------------------------------------------------------------------
                         required time                         28.380    
                         arrival time                         -29.258    
  -------------------------------------------------------------------
                         slack                                 -0.878    

Slack (VIOLATED) :        -0.185ns  (required time - arrival time)
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysClk rise@20.000ns - sysClk rise@0.000ns)
  Data Path Delay:        19.949ns  (logic 9.097ns (45.601%)  route 10.852ns (54.399%))
  Logic Levels:           18  (CARRY4=3 DSP48E1=2 LUT2=2 LUT4=2 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.993ns = ( 27.993 - 20.000 ) 
    Source Clock Delay      (SCD):    8.476ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.534     8.476    CPU_Core_inst/interruptController_inst/sysClk_BUFG
    SLICE_X34Y76         FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.518     8.994 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[23]/Q
                         net (fo=3, routed)           0.597     9.591    CPU_Core_inst/interruptController_inst/Q[23]
    SLICE_X35Y77         LUT4 (Prop_lut4_I1_O)        0.124     9.715 r  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_6/O
                         net (fo=1, routed)           0.724    10.438    CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_6_n_0
    SLICE_X32Y79         LUT4 (Prop_lut4_I3_O)        0.124    10.562 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_4/O
                         net (fo=4, routed)           0.722    11.284    CPU_Core_inst/CU/debugSignalsReg_reg[106]
    SLICE_X34Y80         LUT6 (Prop_lut6_I4_O)        0.124    11.408 r  CPU_Core_inst/CU/debugSignalsReg[106]_i_1_comp/O
                         net (fo=163, routed)         1.146    12.555    CPU_Core_inst/RegisterFile_inst/p_1_out__1[0]
    SLICE_X38Y88         LUT6 (Prop_lut6_I4_O)        0.124    12.679 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[210]_i_4/O
                         net (fo=1, routed)           0.000    12.679    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[210]_i_4_n_0
    SLICE_X38Y88         MUXF7 (Prop_muxf7_I0_O)      0.209    12.888 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[210]_i_2/O
                         net (fo=2, routed)           1.004    13.892    CPU_Core_inst/CU/debugSignalsReg_reg[210]
    SLICE_X38Y86         LUT6 (Prop_lut6_I3_O)        0.297    14.189 r  CPU_Core_inst/CU/debugSignalsReg[210]_i_1/O
                         net (fo=21, routed)          0.873    15.062    CPU_Core_inst/CU/D[110]
    SLICE_X40Y80         LUT5 (Prop_lut5_I3_O)        0.124    15.186 r  CPU_Core_inst/CU/p_1_out__0_i_171/O
                         net (fo=7, routed)           0.820    16.006    CPU_Core_inst/CU/p_1_out__0_i_171_n_0
    SLICE_X45Y83         LUT6 (Prop_lut6_I5_O)        0.124    16.130 r  CPU_Core_inst/CU/p_1_out__0_i_80/O
                         net (fo=3, routed)           0.716    16.846    CPU_Core_inst/CU/p_1_out__0_i_80_n_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I4_O)        0.124    16.970 r  CPU_Core_inst/CU/p_1_out__0_i_84/O
                         net (fo=1, routed)           1.006    17.976    CPU_Core_inst/CU/p_1_out__0_i_84_n_0
    SLICE_X48Y82         LUT6 (Prop_lut6_I2_O)        0.124    18.100 r  CPU_Core_inst/CU/p_1_out__0_i_31/O
                         net (fo=20, routed)          0.752    18.852    CPU_Core_inst/ALU_inst/D[70]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036    22.888 r  CPU_Core_inst/ALU_inst/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    22.890    CPU_Core_inst/ALU_inst/p_1_out__0_n_106
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    24.408 r  CPU_Core_inst/ALU_inst/p_1_out__1/P[0]
                         net (fo=2, routed)           0.788    25.196    CPU_Core_inst/ALU_inst/p_1_out__1_n_105
    SLICE_X54Y80         LUT2 (Prop_lut2_I0_O)        0.124    25.320 r  CPU_Core_inst/ALU_inst/resultReg[17]_i_11/O
                         net (fo=1, routed)           0.000    25.320    CPU_Core_inst/ALU_inst/resultReg[17]_i_11_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.853 r  CPU_Core_inst/ALU_inst/resultReg_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.853    CPU_Core_inst/ALU_inst/resultReg_reg[17]_i_4_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.970 r  CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.970    CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.293 r  CPU_Core_inst/ALU_inst/resultReg_reg[27]_i_10/O[1]
                         net (fo=2, routed)           0.625    26.918    CPU_Core_inst/ALU_inst/p_1_out__1_1[3]
    SLICE_X56Y82         LUT2 (Prop_lut2_I0_O)        0.306    27.224 r  CPU_Core_inst/ALU_inst/resultReg[25]_i_2/O
                         net (fo=1, routed)           0.312    27.536    CPU_Core_inst/CU/resultReg_reg[25]
    SLICE_X56Y83         LUT6 (Prop_lut6_I0_O)        0.124    27.660 r  CPU_Core_inst/CU/resultReg[25]_i_1/O
                         net (fo=2, routed)           0.765    28.425    CPU_Core_inst/ALU_inst/D[52]
    SLICE_X57Y88         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.440    27.993    CPU_Core_inst/ALU_inst/sysClk_BUFG
    SLICE_X57Y88         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[25]/C
                         clock pessimism              0.395    28.388    
                         clock uncertainty           -0.082    28.307    
    SLICE_X57Y88         FDCE (Setup_fdce_C_D)       -0.067    28.240    CPU_Core_inst/ALU_inst/resultReg_reg[25]
  -------------------------------------------------------------------
                         required time                         28.240    
                         arrival time                         -28.425    
  -------------------------------------------------------------------
                         slack                                 -0.185    

Slack (VIOLATED) :        -0.181ns  (required time - arrival time)
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysClk rise@20.000ns - sysClk rise@0.000ns)
  Data Path Delay:        19.709ns  (logic 9.167ns (46.512%)  route 10.542ns (53.488%))
  Logic Levels:           18  (CARRY4=2 DSP48E1=2 LUT2=2 LUT4=2 LUT5=1 LUT6=6 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.987ns = ( 27.987 - 20.000 ) 
    Source Clock Delay      (SCD):    8.476ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.534     8.476    CPU_Core_inst/interruptController_inst/sysClk_BUFG
    SLICE_X34Y76         FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.518     8.994 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[23]/Q
                         net (fo=3, routed)           0.597     9.591    CPU_Core_inst/interruptController_inst/Q[23]
    SLICE_X35Y77         LUT4 (Prop_lut4_I1_O)        0.124     9.715 r  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_6/O
                         net (fo=1, routed)           0.724    10.438    CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_6_n_0
    SLICE_X32Y79         LUT4 (Prop_lut4_I3_O)        0.124    10.562 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_4/O
                         net (fo=4, routed)           0.722    11.284    CPU_Core_inst/CU/debugSignalsReg_reg[106]
    SLICE_X34Y80         LUT6 (Prop_lut6_I4_O)        0.124    11.408 r  CPU_Core_inst/CU/debugSignalsReg[106]_i_1_comp/O
                         net (fo=163, routed)         1.146    12.555    CPU_Core_inst/RegisterFile_inst/p_1_out__1[0]
    SLICE_X38Y88         LUT6 (Prop_lut6_I4_O)        0.124    12.679 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[210]_i_4/O
                         net (fo=1, routed)           0.000    12.679    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[210]_i_4_n_0
    SLICE_X38Y88         MUXF7 (Prop_muxf7_I0_O)      0.209    12.888 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[210]_i_2/O
                         net (fo=2, routed)           1.004    13.892    CPU_Core_inst/CU/debugSignalsReg_reg[210]
    SLICE_X38Y86         LUT6 (Prop_lut6_I3_O)        0.297    14.189 r  CPU_Core_inst/CU/debugSignalsReg[210]_i_1/O
                         net (fo=21, routed)          0.873    15.062    CPU_Core_inst/CU/D[110]
    SLICE_X40Y80         LUT5 (Prop_lut5_I3_O)        0.124    15.186 r  CPU_Core_inst/CU/p_1_out__0_i_171/O
                         net (fo=7, routed)           0.820    16.006    CPU_Core_inst/CU/p_1_out__0_i_171_n_0
    SLICE_X45Y83         LUT6 (Prop_lut6_I5_O)        0.124    16.130 r  CPU_Core_inst/CU/p_1_out__0_i_80/O
                         net (fo=3, routed)           0.716    16.846    CPU_Core_inst/CU/p_1_out__0_i_80_n_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I4_O)        0.124    16.970 r  CPU_Core_inst/CU/p_1_out__0_i_84/O
                         net (fo=1, routed)           1.006    17.976    CPU_Core_inst/CU/p_1_out__0_i_84_n_0
    SLICE_X48Y82         LUT6 (Prop_lut6_I2_O)        0.124    18.100 r  CPU_Core_inst/CU/p_1_out__0_i_31/O
                         net (fo=20, routed)          0.752    18.852    CPU_Core_inst/ALU_inst/D[70]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036    22.888 r  CPU_Core_inst/ALU_inst/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    22.890    CPU_Core_inst/ALU_inst/p_1_out__0_n_106
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    24.408 r  CPU_Core_inst/ALU_inst/p_1_out__1/P[0]
                         net (fo=2, routed)           0.788    25.196    CPU_Core_inst/ALU_inst/p_1_out__1_n_105
    SLICE_X54Y80         LUT2 (Prop_lut2_I0_O)        0.124    25.320 r  CPU_Core_inst/ALU_inst/resultReg[17]_i_11/O
                         net (fo=1, routed)           0.000    25.320    CPU_Core_inst/ALU_inst/resultReg[17]_i_11_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.853 r  CPU_Core_inst/ALU_inst/resultReg_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.853    CPU_Core_inst/ALU_inst/resultReg_reg[17]_i_4_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.176 r  CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2/O[1]
                         net (fo=1, routed)           0.691    26.867    CPU_Core_inst/ALU_inst/data12[21]
    SLICE_X51Y82         LUT2 (Prop_lut2_I0_O)        0.306    27.173 r  CPU_Core_inst/ALU_inst/resultReg[21]_i_7/O
                         net (fo=1, routed)           0.000    27.173    CPU_Core_inst/CU/resultReg_reg[21]
    SLICE_X51Y82         MUXF7 (Prop_muxf7_I1_O)      0.217    27.390 r  CPU_Core_inst/CU/resultReg_reg[21]_i_3/O
                         net (fo=1, routed)           0.000    27.390    CPU_Core_inst/CU/resultReg_reg[21]_i_3_n_0
    SLICE_X51Y82         MUXF8 (Prop_muxf8_I1_O)      0.094    27.484 r  CPU_Core_inst/CU/resultReg_reg[21]_i_1/O
                         net (fo=3, routed)           0.700    28.185    CPU_Core_inst/ALU_inst/D[48]
    SLICE_X51Y82         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.434    27.987    CPU_Core_inst/ALU_inst/sysClk_BUFG
    SLICE_X51Y82         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[21]/C
                         clock pessimism              0.395    28.382    
                         clock uncertainty           -0.082    28.301    
    SLICE_X51Y82         FDCE (Setup_fdce_C_D)       -0.297    28.004    CPU_Core_inst/ALU_inst/resultReg_reg[21]
  -------------------------------------------------------------------
                         required time                         28.004    
                         arrival time                         -28.185    
  -------------------------------------------------------------------
                         slack                                 -0.181    

Slack (MET) :             0.030ns  (required time - arrival time)
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/flagsReg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysClk rise@20.000ns - sysClk rise@0.000ns)
  Data Path Delay:        19.767ns  (logic 9.207ns (46.577%)  route 10.560ns (53.423%))
  Logic Levels:           19  (CARRY4=4 DSP48E1=2 LUT2=2 LUT4=2 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.990ns = ( 27.990 - 20.000 ) 
    Source Clock Delay      (SCD):    8.476ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.534     8.476    CPU_Core_inst/interruptController_inst/sysClk_BUFG
    SLICE_X34Y76         FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.518     8.994 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[23]/Q
                         net (fo=3, routed)           0.597     9.591    CPU_Core_inst/interruptController_inst/Q[23]
    SLICE_X35Y77         LUT4 (Prop_lut4_I1_O)        0.124     9.715 r  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_6/O
                         net (fo=1, routed)           0.724    10.438    CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_6_n_0
    SLICE_X32Y79         LUT4 (Prop_lut4_I3_O)        0.124    10.562 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_4/O
                         net (fo=4, routed)           0.722    11.284    CPU_Core_inst/CU/debugSignalsReg_reg[106]
    SLICE_X34Y80         LUT6 (Prop_lut6_I4_O)        0.124    11.408 r  CPU_Core_inst/CU/debugSignalsReg[106]_i_1_comp/O
                         net (fo=163, routed)         1.146    12.555    CPU_Core_inst/RegisterFile_inst/p_1_out__1[0]
    SLICE_X38Y88         LUT6 (Prop_lut6_I4_O)        0.124    12.679 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[210]_i_4/O
                         net (fo=1, routed)           0.000    12.679    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[210]_i_4_n_0
    SLICE_X38Y88         MUXF7 (Prop_muxf7_I0_O)      0.209    12.888 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[210]_i_2/O
                         net (fo=2, routed)           1.004    13.892    CPU_Core_inst/CU/debugSignalsReg_reg[210]
    SLICE_X38Y86         LUT6 (Prop_lut6_I3_O)        0.297    14.189 r  CPU_Core_inst/CU/debugSignalsReg[210]_i_1/O
                         net (fo=21, routed)          0.873    15.062    CPU_Core_inst/CU/D[110]
    SLICE_X40Y80         LUT5 (Prop_lut5_I3_O)        0.124    15.186 r  CPU_Core_inst/CU/p_1_out__0_i_171/O
                         net (fo=7, routed)           0.820    16.006    CPU_Core_inst/CU/p_1_out__0_i_171_n_0
    SLICE_X45Y83         LUT6 (Prop_lut6_I5_O)        0.124    16.130 r  CPU_Core_inst/CU/p_1_out__0_i_80/O
                         net (fo=3, routed)           0.716    16.846    CPU_Core_inst/CU/p_1_out__0_i_80_n_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I4_O)        0.124    16.970 r  CPU_Core_inst/CU/p_1_out__0_i_84/O
                         net (fo=1, routed)           1.006    17.976    CPU_Core_inst/CU/p_1_out__0_i_84_n_0
    SLICE_X48Y82         LUT6 (Prop_lut6_I2_O)        0.124    18.100 r  CPU_Core_inst/CU/p_1_out__0_i_31/O
                         net (fo=20, routed)          0.752    18.852    CPU_Core_inst/ALU_inst/D[70]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036    22.888 r  CPU_Core_inst/ALU_inst/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    22.890    CPU_Core_inst/ALU_inst/p_1_out__0_n_106
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    24.408 r  CPU_Core_inst/ALU_inst/p_1_out__1/P[0]
                         net (fo=2, routed)           0.788    25.196    CPU_Core_inst/ALU_inst/p_1_out__1_n_105
    SLICE_X54Y80         LUT2 (Prop_lut2_I0_O)        0.124    25.320 r  CPU_Core_inst/ALU_inst/resultReg[17]_i_11/O
                         net (fo=1, routed)           0.000    25.320    CPU_Core_inst/ALU_inst/resultReg[17]_i_11_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.853 r  CPU_Core_inst/ALU_inst/resultReg_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.853    CPU_Core_inst/ALU_inst/resultReg_reg[17]_i_4_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.970 r  CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.970    CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.087 r  CPU_Core_inst/ALU_inst/resultReg_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.087    CPU_Core_inst/ALU_inst/resultReg_reg[27]_i_10_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    26.402 r  CPU_Core_inst/ALU_inst/resultReg_reg[30]_i_14/O[3]
                         net (fo=1, routed)           0.457    26.859    CPU_Core_inst/ALU_inst/data12[31]
    SLICE_X53Y82         LUT2 (Prop_lut2_I0_O)        0.307    27.166 r  CPU_Core_inst/ALU_inst/flagsReg[2]_i_2/O
                         net (fo=1, routed)           0.562    27.728    CPU_Core_inst/CU/flagsReg_reg[2]
    SLICE_X50Y85         LUT6 (Prop_lut6_I0_O)        0.124    27.852 r  CPU_Core_inst/CU/flagsReg[2]_i_1/O
                         net (fo=3, routed)           0.391    28.243    CPU_Core_inst/ALU_inst/D[58]
    SLICE_X50Y85         FDCE                                         r  CPU_Core_inst/ALU_inst/flagsReg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.437    27.990    CPU_Core_inst/ALU_inst/sysClk_BUFG
    SLICE_X50Y85         FDCE                                         r  CPU_Core_inst/ALU_inst/flagsReg_reg[2]/C
                         clock pessimism              0.395    28.385    
                         clock uncertainty           -0.082    28.304    
    SLICE_X50Y85         FDCE (Setup_fdce_C_D)       -0.031    28.273    CPU_Core_inst/ALU_inst/flagsReg_reg[2]
  -------------------------------------------------------------------
                         required time                         28.273    
                         arrival time                         -28.243    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.093ns  (required time - arrival time)
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysClk rise@20.000ns - sysClk rise@0.000ns)
  Data Path Delay:        19.703ns  (logic 9.124ns (46.309%)  route 10.579ns (53.691%))
  Logic Levels:           17  (CARRY4=2 DSP48E1=2 LUT2=2 LUT4=2 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.988ns = ( 27.988 - 20.000 ) 
    Source Clock Delay      (SCD):    8.476ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.534     8.476    CPU_Core_inst/interruptController_inst/sysClk_BUFG
    SLICE_X34Y76         FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.518     8.994 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[23]/Q
                         net (fo=3, routed)           0.597     9.591    CPU_Core_inst/interruptController_inst/Q[23]
    SLICE_X35Y77         LUT4 (Prop_lut4_I1_O)        0.124     9.715 r  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_6/O
                         net (fo=1, routed)           0.724    10.438    CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_6_n_0
    SLICE_X32Y79         LUT4 (Prop_lut4_I3_O)        0.124    10.562 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_4/O
                         net (fo=4, routed)           0.722    11.284    CPU_Core_inst/CU/debugSignalsReg_reg[106]
    SLICE_X34Y80         LUT6 (Prop_lut6_I4_O)        0.124    11.408 r  CPU_Core_inst/CU/debugSignalsReg[106]_i_1_comp/O
                         net (fo=163, routed)         1.146    12.555    CPU_Core_inst/RegisterFile_inst/p_1_out__1[0]
    SLICE_X38Y88         LUT6 (Prop_lut6_I4_O)        0.124    12.679 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[210]_i_4/O
                         net (fo=1, routed)           0.000    12.679    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[210]_i_4_n_0
    SLICE_X38Y88         MUXF7 (Prop_muxf7_I0_O)      0.209    12.888 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[210]_i_2/O
                         net (fo=2, routed)           1.004    13.892    CPU_Core_inst/CU/debugSignalsReg_reg[210]
    SLICE_X38Y86         LUT6 (Prop_lut6_I3_O)        0.297    14.189 r  CPU_Core_inst/CU/debugSignalsReg[210]_i_1/O
                         net (fo=21, routed)          0.873    15.062    CPU_Core_inst/CU/D[110]
    SLICE_X40Y80         LUT5 (Prop_lut5_I3_O)        0.124    15.186 r  CPU_Core_inst/CU/p_1_out__0_i_171/O
                         net (fo=7, routed)           0.820    16.006    CPU_Core_inst/CU/p_1_out__0_i_171_n_0
    SLICE_X45Y83         LUT6 (Prop_lut6_I5_O)        0.124    16.130 r  CPU_Core_inst/CU/p_1_out__0_i_80/O
                         net (fo=3, routed)           0.716    16.846    CPU_Core_inst/CU/p_1_out__0_i_80_n_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I4_O)        0.124    16.970 r  CPU_Core_inst/CU/p_1_out__0_i_84/O
                         net (fo=1, routed)           1.006    17.976    CPU_Core_inst/CU/p_1_out__0_i_84_n_0
    SLICE_X48Y82         LUT6 (Prop_lut6_I2_O)        0.124    18.100 r  CPU_Core_inst/CU/p_1_out__0_i_31/O
                         net (fo=20, routed)          0.752    18.852    CPU_Core_inst/ALU_inst/D[70]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036    22.888 r  CPU_Core_inst/ALU_inst/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    22.890    CPU_Core_inst/ALU_inst/p_1_out__0_n_106
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    24.408 r  CPU_Core_inst/ALU_inst/p_1_out__1/P[0]
                         net (fo=2, routed)           0.788    25.196    CPU_Core_inst/ALU_inst/p_1_out__1_n_105
    SLICE_X54Y80         LUT2 (Prop_lut2_I0_O)        0.124    25.320 r  CPU_Core_inst/ALU_inst/resultReg[17]_i_11/O
                         net (fo=1, routed)           0.000    25.320    CPU_Core_inst/ALU_inst/resultReg[17]_i_11_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.853 r  CPU_Core_inst/ALU_inst/resultReg_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.853    CPU_Core_inst/ALU_inst/resultReg_reg[17]_i_4_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.092 r  CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2/O[2]
                         net (fo=1, routed)           0.641    26.733    CPU_Core_inst/ALU_inst/data12[22]
    SLICE_X55Y82         LUT2 (Prop_lut2_I0_O)        0.326    27.059 r  CPU_Core_inst/ALU_inst/resultReg[22]_i_4/O
                         net (fo=1, routed)           0.295    27.353    CPU_Core_inst/CU/resultReg_reg[22]
    SLICE_X55Y83         LUT6 (Prop_lut6_I4_O)        0.332    27.685 r  CPU_Core_inst/CU/resultReg[22]_i_1/O
                         net (fo=3, routed)           0.493    28.178    CPU_Core_inst/ALU_inst/D[49]
    SLICE_X52Y83         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.435    27.988    CPU_Core_inst/ALU_inst/sysClk_BUFG
    SLICE_X52Y83         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[22]/C
                         clock pessimism              0.395    28.383    
                         clock uncertainty           -0.082    28.302    
    SLICE_X52Y83         FDCE (Setup_fdce_C_D)       -0.031    28.271    CPU_Core_inst/ALU_inst/resultReg_reg[22]
  -------------------------------------------------------------------
                         required time                         28.271    
                         arrival time                         -28.178    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.110ns  (required time - arrival time)
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysClk rise@20.000ns - sysClk rise@0.000ns)
  Data Path Delay:        19.657ns  (logic 9.008ns (45.827%)  route 10.649ns (54.173%))
  Logic Levels:           18  (CARRY4=3 DSP48E1=2 LUT2=2 LUT4=2 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.995ns = ( 27.995 - 20.000 ) 
    Source Clock Delay      (SCD):    8.476ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.534     8.476    CPU_Core_inst/interruptController_inst/sysClk_BUFG
    SLICE_X34Y76         FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.518     8.994 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[23]/Q
                         net (fo=3, routed)           0.597     9.591    CPU_Core_inst/interruptController_inst/Q[23]
    SLICE_X35Y77         LUT4 (Prop_lut4_I1_O)        0.124     9.715 r  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_6/O
                         net (fo=1, routed)           0.724    10.438    CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_6_n_0
    SLICE_X32Y79         LUT4 (Prop_lut4_I3_O)        0.124    10.562 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_4/O
                         net (fo=4, routed)           0.722    11.284    CPU_Core_inst/CU/debugSignalsReg_reg[106]
    SLICE_X34Y80         LUT6 (Prop_lut6_I4_O)        0.124    11.408 r  CPU_Core_inst/CU/debugSignalsReg[106]_i_1_comp/O
                         net (fo=163, routed)         1.146    12.555    CPU_Core_inst/RegisterFile_inst/p_1_out__1[0]
    SLICE_X38Y88         LUT6 (Prop_lut6_I4_O)        0.124    12.679 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[210]_i_4/O
                         net (fo=1, routed)           0.000    12.679    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[210]_i_4_n_0
    SLICE_X38Y88         MUXF7 (Prop_muxf7_I0_O)      0.209    12.888 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[210]_i_2/O
                         net (fo=2, routed)           1.004    13.892    CPU_Core_inst/CU/debugSignalsReg_reg[210]
    SLICE_X38Y86         LUT6 (Prop_lut6_I3_O)        0.297    14.189 r  CPU_Core_inst/CU/debugSignalsReg[210]_i_1/O
                         net (fo=21, routed)          0.873    15.062    CPU_Core_inst/CU/D[110]
    SLICE_X40Y80         LUT5 (Prop_lut5_I3_O)        0.124    15.186 r  CPU_Core_inst/CU/p_1_out__0_i_171/O
                         net (fo=7, routed)           0.820    16.006    CPU_Core_inst/CU/p_1_out__0_i_171_n_0
    SLICE_X45Y83         LUT6 (Prop_lut6_I5_O)        0.124    16.130 r  CPU_Core_inst/CU/p_1_out__0_i_80/O
                         net (fo=3, routed)           0.716    16.846    CPU_Core_inst/CU/p_1_out__0_i_80_n_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I4_O)        0.124    16.970 r  CPU_Core_inst/CU/p_1_out__0_i_84/O
                         net (fo=1, routed)           1.006    17.976    CPU_Core_inst/CU/p_1_out__0_i_84_n_0
    SLICE_X48Y82         LUT6 (Prop_lut6_I2_O)        0.124    18.100 r  CPU_Core_inst/CU/p_1_out__0_i_31/O
                         net (fo=20, routed)          0.752    18.852    CPU_Core_inst/ALU_inst/D[70]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036    22.888 r  CPU_Core_inst/ALU_inst/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    22.890    CPU_Core_inst/ALU_inst/p_1_out__0_n_106
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    24.408 r  CPU_Core_inst/ALU_inst/p_1_out__1/P[0]
                         net (fo=2, routed)           0.788    25.196    CPU_Core_inst/ALU_inst/p_1_out__1_n_105
    SLICE_X54Y80         LUT2 (Prop_lut2_I0_O)        0.124    25.320 r  CPU_Core_inst/ALU_inst/resultReg[17]_i_11/O
                         net (fo=1, routed)           0.000    25.320    CPU_Core_inst/ALU_inst/resultReg[17]_i_11_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.853 r  CPU_Core_inst/ALU_inst/resultReg_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.853    CPU_Core_inst/ALU_inst/resultReg_reg[17]_i_4_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.970 r  CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.970    CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.209 r  CPU_Core_inst/ALU_inst/resultReg_reg[27]_i_10/O[2]
                         net (fo=2, routed)           0.870    27.079    CPU_Core_inst/ALU_inst/p_1_out__1_1[4]
    SLICE_X53Y93         LUT2 (Prop_lut2_I0_O)        0.301    27.380 r  CPU_Core_inst/ALU_inst/resultReg[26]_i_6/O
                         net (fo=1, routed)           0.425    27.806    CPU_Core_inst/CU/resultReg_reg[26]
    SLICE_X52Y93         LUT6 (Prop_lut6_I4_O)        0.124    27.930 r  CPU_Core_inst/CU/resultReg[26]_i_1/O
                         net (fo=2, routed)           0.203    28.132    CPU_Core_inst/ALU_inst/D[53]
    SLICE_X53Y93         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.442    27.995    CPU_Core_inst/ALU_inst/sysClk_BUFG
    SLICE_X53Y93         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[26]/C
                         clock pessimism              0.395    28.390    
                         clock uncertainty           -0.082    28.309    
    SLICE_X53Y93         FDCE (Setup_fdce_C_D)       -0.067    28.242    CPU_Core_inst/ALU_inst/resultReg_reg[26]
  -------------------------------------------------------------------
                         required time                         28.242    
                         arrival time                         -28.132    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.257ns  (required time - arrival time)
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysClk rise@20.000ns - sysClk rise@0.000ns)
  Data Path Delay:        19.502ns  (logic 8.982ns (46.057%)  route 10.520ns (53.943%))
  Logic Levels:           18  (CARRY4=3 DSP48E1=2 LUT2=2 LUT4=2 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.984ns = ( 27.984 - 20.000 ) 
    Source Clock Delay      (SCD):    8.476ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.534     8.476    CPU_Core_inst/interruptController_inst/sysClk_BUFG
    SLICE_X34Y76         FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.518     8.994 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[23]/Q
                         net (fo=3, routed)           0.597     9.591    CPU_Core_inst/interruptController_inst/Q[23]
    SLICE_X35Y77         LUT4 (Prop_lut4_I1_O)        0.124     9.715 r  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_6/O
                         net (fo=1, routed)           0.724    10.438    CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_6_n_0
    SLICE_X32Y79         LUT4 (Prop_lut4_I3_O)        0.124    10.562 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_4/O
                         net (fo=4, routed)           0.722    11.284    CPU_Core_inst/CU/debugSignalsReg_reg[106]
    SLICE_X34Y80         LUT6 (Prop_lut6_I4_O)        0.124    11.408 r  CPU_Core_inst/CU/debugSignalsReg[106]_i_1_comp/O
                         net (fo=163, routed)         1.146    12.555    CPU_Core_inst/RegisterFile_inst/p_1_out__1[0]
    SLICE_X38Y88         LUT6 (Prop_lut6_I4_O)        0.124    12.679 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[210]_i_4/O
                         net (fo=1, routed)           0.000    12.679    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[210]_i_4_n_0
    SLICE_X38Y88         MUXF7 (Prop_muxf7_I0_O)      0.209    12.888 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[210]_i_2/O
                         net (fo=2, routed)           1.004    13.892    CPU_Core_inst/CU/debugSignalsReg_reg[210]
    SLICE_X38Y86         LUT6 (Prop_lut6_I3_O)        0.297    14.189 r  CPU_Core_inst/CU/debugSignalsReg[210]_i_1/O
                         net (fo=21, routed)          0.873    15.062    CPU_Core_inst/CU/D[110]
    SLICE_X40Y80         LUT5 (Prop_lut5_I3_O)        0.124    15.186 r  CPU_Core_inst/CU/p_1_out__0_i_171/O
                         net (fo=7, routed)           0.820    16.006    CPU_Core_inst/CU/p_1_out__0_i_171_n_0
    SLICE_X45Y83         LUT6 (Prop_lut6_I5_O)        0.124    16.130 r  CPU_Core_inst/CU/p_1_out__0_i_80/O
                         net (fo=3, routed)           0.716    16.846    CPU_Core_inst/CU/p_1_out__0_i_80_n_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I4_O)        0.124    16.970 r  CPU_Core_inst/CU/p_1_out__0_i_84/O
                         net (fo=1, routed)           1.006    17.976    CPU_Core_inst/CU/p_1_out__0_i_84_n_0
    SLICE_X48Y82         LUT6 (Prop_lut6_I2_O)        0.124    18.100 r  CPU_Core_inst/CU/p_1_out__0_i_31/O
                         net (fo=20, routed)          0.752    18.852    CPU_Core_inst/ALU_inst/D[70]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036    22.888 r  CPU_Core_inst/ALU_inst/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    22.890    CPU_Core_inst/ALU_inst/p_1_out__0_n_106
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    24.408 r  CPU_Core_inst/ALU_inst/p_1_out__1/P[0]
                         net (fo=2, routed)           0.788    25.196    CPU_Core_inst/ALU_inst/p_1_out__1_n_105
    SLICE_X54Y80         LUT2 (Prop_lut2_I0_O)        0.124    25.320 r  CPU_Core_inst/ALU_inst/resultReg[17]_i_11/O
                         net (fo=1, routed)           0.000    25.320    CPU_Core_inst/ALU_inst/resultReg[17]_i_11_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.853 r  CPU_Core_inst/ALU_inst/resultReg_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.853    CPU_Core_inst/ALU_inst/resultReg_reg[17]_i_4_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.970 r  CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.970    CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.189 r  CPU_Core_inst/ALU_inst/resultReg_reg[27]_i_10/O[0]
                         net (fo=1, routed)           0.437    26.626    CPU_Core_inst/ALU_inst/data12[24]
    SLICE_X55Y80         LUT2 (Prop_lut2_I0_O)        0.295    26.921 r  CPU_Core_inst/ALU_inst/resultReg[24]_i_4/O
                         net (fo=1, routed)           0.263    27.184    CPU_Core_inst/CU/resultReg_reg[24]
    SLICE_X55Y80         LUT6 (Prop_lut6_I4_O)        0.124    27.308 r  CPU_Core_inst/CU/resultReg[24]_i_1/O
                         net (fo=3, routed)           0.670    27.978    CPU_Core_inst/ALU_inst/D[51]
    SLICE_X54Y80         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.431    27.984    CPU_Core_inst/ALU_inst/sysClk_BUFG
    SLICE_X54Y80         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[24]/C
                         clock pessimism              0.395    28.379    
                         clock uncertainty           -0.082    28.298    
    SLICE_X54Y80         FDCE (Setup_fdce_C_D)       -0.063    28.235    CPU_Core_inst/ALU_inst/resultReg_reg[24]
  -------------------------------------------------------------------
                         required time                         28.235    
                         arrival time                         -27.978    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.424ns  (required time - arrival time)
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysClk rise@20.000ns - sysClk rise@0.000ns)
  Data Path Delay:        19.164ns  (logic 8.790ns (45.868%)  route 10.374ns (54.132%))
  Logic Levels:           16  (CARRY4=1 DSP48E1=2 LUT2=1 LUT4=2 LUT5=2 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.984ns = ( 27.984 - 20.000 ) 
    Source Clock Delay      (SCD):    8.476ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.534     8.476    CPU_Core_inst/interruptController_inst/sysClk_BUFG
    SLICE_X34Y76         FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.518     8.994 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[23]/Q
                         net (fo=3, routed)           0.597     9.591    CPU_Core_inst/interruptController_inst/Q[23]
    SLICE_X35Y77         LUT4 (Prop_lut4_I1_O)        0.124     9.715 r  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_6/O
                         net (fo=1, routed)           0.724    10.438    CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_6_n_0
    SLICE_X32Y79         LUT4 (Prop_lut4_I3_O)        0.124    10.562 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_4/O
                         net (fo=4, routed)           0.722    11.284    CPU_Core_inst/CU/debugSignalsReg_reg[106]
    SLICE_X34Y80         LUT6 (Prop_lut6_I4_O)        0.124    11.408 r  CPU_Core_inst/CU/debugSignalsReg[106]_i_1_comp/O
                         net (fo=163, routed)         1.146    12.555    CPU_Core_inst/RegisterFile_inst/p_1_out__1[0]
    SLICE_X38Y88         LUT6 (Prop_lut6_I4_O)        0.124    12.679 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[210]_i_4/O
                         net (fo=1, routed)           0.000    12.679    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[210]_i_4_n_0
    SLICE_X38Y88         MUXF7 (Prop_muxf7_I0_O)      0.209    12.888 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[210]_i_2/O
                         net (fo=2, routed)           1.004    13.892    CPU_Core_inst/CU/debugSignalsReg_reg[210]
    SLICE_X38Y86         LUT6 (Prop_lut6_I3_O)        0.297    14.189 r  CPU_Core_inst/CU/debugSignalsReg[210]_i_1/O
                         net (fo=21, routed)          0.873    15.062    CPU_Core_inst/CU/D[110]
    SLICE_X40Y80         LUT5 (Prop_lut5_I3_O)        0.124    15.186 r  CPU_Core_inst/CU/p_1_out__0_i_171/O
                         net (fo=7, routed)           0.820    16.006    CPU_Core_inst/CU/p_1_out__0_i_171_n_0
    SLICE_X45Y83         LUT6 (Prop_lut6_I5_O)        0.124    16.130 r  CPU_Core_inst/CU/p_1_out__0_i_80/O
                         net (fo=3, routed)           0.716    16.846    CPU_Core_inst/CU/p_1_out__0_i_80_n_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I4_O)        0.124    16.970 r  CPU_Core_inst/CU/p_1_out__0_i_84/O
                         net (fo=1, routed)           1.006    17.976    CPU_Core_inst/CU/p_1_out__0_i_84_n_0
    SLICE_X48Y82         LUT6 (Prop_lut6_I2_O)        0.124    18.100 r  CPU_Core_inst/CU/p_1_out__0_i_31/O
                         net (fo=20, routed)          0.752    18.852    CPU_Core_inst/ALU_inst/D[70]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036    22.888 r  CPU_Core_inst/ALU_inst/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    22.890    CPU_Core_inst/ALU_inst/p_1_out__0_n_106
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    24.408 r  CPU_Core_inst/ALU_inst/p_1_out__1/P[0]
                         net (fo=2, routed)           0.788    25.196    CPU_Core_inst/ALU_inst/p_1_out__1_n_105
    SLICE_X54Y80         LUT2 (Prop_lut2_I0_O)        0.124    25.320 r  CPU_Core_inst/ALU_inst/resultReg[17]_i_11/O
                         net (fo=1, routed)           0.000    25.320    CPU_Core_inst/ALU_inst/resultReg[17]_i_11_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    25.898 r  CPU_Core_inst/ALU_inst/resultReg_reg[17]_i_4/O[2]
                         net (fo=1, routed)           0.496    26.394    CPU_Core_inst/CU/flagsReg[3]_i_10_0[1]
    SLICE_X55Y80         LUT5 (Prop_lut5_I0_O)        0.301    26.695 r  CPU_Core_inst/CU/resultReg[18]_i_3/O
                         net (fo=1, routed)           0.000    26.695    CPU_Core_inst/CU/resultReg[18]_i_3_n_0
    SLICE_X55Y80         MUXF7 (Prop_muxf7_I1_O)      0.217    26.912 r  CPU_Core_inst/CU/resultReg_reg[18]_i_1/O
                         net (fo=3, routed)           0.727    27.639    CPU_Core_inst/ALU_inst/D[45]
    SLICE_X54Y80         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.431    27.984    CPU_Core_inst/ALU_inst/sysClk_BUFG
    SLICE_X54Y80         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[18]/C
                         clock pessimism              0.395    28.379    
                         clock uncertainty           -0.082    28.298    
    SLICE_X54Y80         FDCE (Setup_fdce_C_D)       -0.234    28.064    CPU_Core_inst/ALU_inst/resultReg_reg[18]
  -------------------------------------------------------------------
                         required time                         28.064    
                         arrival time                         -27.639    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.460ns  (required time - arrival time)
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysClk rise@20.000ns - sysClk rise@0.000ns)
  Data Path Delay:        19.298ns  (logic 8.973ns (46.497%)  route 10.325ns (53.503%))
  Logic Levels:           17  (CARRY4=2 DSP48E1=2 LUT2=2 LUT4=2 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.987ns = ( 27.987 - 20.000 ) 
    Source Clock Delay      (SCD):    8.476ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.534     8.476    CPU_Core_inst/interruptController_inst/sysClk_BUFG
    SLICE_X34Y76         FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.518     8.994 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[23]/Q
                         net (fo=3, routed)           0.597     9.591    CPU_Core_inst/interruptController_inst/Q[23]
    SLICE_X35Y77         LUT4 (Prop_lut4_I1_O)        0.124     9.715 r  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_6/O
                         net (fo=1, routed)           0.724    10.438    CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_6_n_0
    SLICE_X32Y79         LUT4 (Prop_lut4_I3_O)        0.124    10.562 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_4/O
                         net (fo=4, routed)           0.722    11.284    CPU_Core_inst/CU/debugSignalsReg_reg[106]
    SLICE_X34Y80         LUT6 (Prop_lut6_I4_O)        0.124    11.408 r  CPU_Core_inst/CU/debugSignalsReg[106]_i_1_comp/O
                         net (fo=163, routed)         1.146    12.555    CPU_Core_inst/RegisterFile_inst/p_1_out__1[0]
    SLICE_X38Y88         LUT6 (Prop_lut6_I4_O)        0.124    12.679 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[210]_i_4/O
                         net (fo=1, routed)           0.000    12.679    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[210]_i_4_n_0
    SLICE_X38Y88         MUXF7 (Prop_muxf7_I0_O)      0.209    12.888 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[210]_i_2/O
                         net (fo=2, routed)           1.004    13.892    CPU_Core_inst/CU/debugSignalsReg_reg[210]
    SLICE_X38Y86         LUT6 (Prop_lut6_I3_O)        0.297    14.189 r  CPU_Core_inst/CU/debugSignalsReg[210]_i_1/O
                         net (fo=21, routed)          0.873    15.062    CPU_Core_inst/CU/D[110]
    SLICE_X40Y80         LUT5 (Prop_lut5_I3_O)        0.124    15.186 r  CPU_Core_inst/CU/p_1_out__0_i_171/O
                         net (fo=7, routed)           0.820    16.006    CPU_Core_inst/CU/p_1_out__0_i_171_n_0
    SLICE_X45Y83         LUT6 (Prop_lut6_I5_O)        0.124    16.130 r  CPU_Core_inst/CU/p_1_out__0_i_80/O
                         net (fo=3, routed)           0.716    16.846    CPU_Core_inst/CU/p_1_out__0_i_80_n_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I4_O)        0.124    16.970 r  CPU_Core_inst/CU/p_1_out__0_i_84/O
                         net (fo=1, routed)           1.006    17.976    CPU_Core_inst/CU/p_1_out__0_i_84_n_0
    SLICE_X48Y82         LUT6 (Prop_lut6_I2_O)        0.124    18.100 r  CPU_Core_inst/CU/p_1_out__0_i_31/O
                         net (fo=20, routed)          0.752    18.852    CPU_Core_inst/ALU_inst/D[70]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036    22.888 r  CPU_Core_inst/ALU_inst/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    22.890    CPU_Core_inst/ALU_inst/p_1_out__0_n_106
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    24.408 r  CPU_Core_inst/ALU_inst/p_1_out__1/P[0]
                         net (fo=2, routed)           0.788    25.196    CPU_Core_inst/ALU_inst/p_1_out__1_n_105
    SLICE_X54Y80         LUT2 (Prop_lut2_I0_O)        0.124    25.320 r  CPU_Core_inst/ALU_inst/resultReg[17]_i_11/O
                         net (fo=1, routed)           0.000    25.320    CPU_Core_inst/ALU_inst/resultReg[17]_i_11_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.853 r  CPU_Core_inst/ALU_inst/resultReg_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.853    CPU_Core_inst/ALU_inst/resultReg_reg[17]_i_4_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    26.168 r  CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2/O[3]
                         net (fo=1, routed)           0.547    26.714    CPU_Core_inst/ALU_inst/data12[23]
    SLICE_X55Y82         LUT2 (Prop_lut2_I0_O)        0.307    27.021 r  CPU_Core_inst/ALU_inst/resultReg[23]_i_4/O
                         net (fo=1, routed)           0.263    27.284    CPU_Core_inst/CU/resultReg_reg[23]
    SLICE_X55Y82         LUT6 (Prop_lut6_I4_O)        0.124    27.408 r  CPU_Core_inst/CU/resultReg[23]_i_1/O
                         net (fo=3, routed)           0.365    27.773    CPU_Core_inst/ALU_inst/D[50]
    SLICE_X55Y82         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.434    27.987    CPU_Core_inst/ALU_inst/sysClk_BUFG
    SLICE_X55Y82         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[23]/C
                         clock pessimism              0.395    28.382    
                         clock uncertainty           -0.082    28.301    
    SLICE_X55Y82         FDCE (Setup_fdce_C_D)       -0.067    28.234    CPU_Core_inst/ALU_inst/resultReg_reg[23]
  -------------------------------------------------------------------
                         required time                         28.234    
                         arrival time                         -27.774    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.489ns  (required time - arrival time)
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysClk rise@20.000ns - sysClk rise@0.000ns)
  Data Path Delay:        19.291ns  (logic 8.741ns (45.311%)  route 10.550ns (54.689%))
  Logic Levels:           16  (CARRY4=2 DSP48E1=2 LUT2=1 LUT4=2 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.987ns = ( 27.987 - 20.000 ) 
    Source Clock Delay      (SCD):    8.476ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.534     8.476    CPU_Core_inst/interruptController_inst/sysClk_BUFG
    SLICE_X34Y76         FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.518     8.994 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[23]/Q
                         net (fo=3, routed)           0.597     9.591    CPU_Core_inst/interruptController_inst/Q[23]
    SLICE_X35Y77         LUT4 (Prop_lut4_I1_O)        0.124     9.715 r  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_6/O
                         net (fo=1, routed)           0.724    10.438    CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_6_n_0
    SLICE_X32Y79         LUT4 (Prop_lut4_I3_O)        0.124    10.562 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_4/O
                         net (fo=4, routed)           0.722    11.284    CPU_Core_inst/CU/debugSignalsReg_reg[106]
    SLICE_X34Y80         LUT6 (Prop_lut6_I4_O)        0.124    11.408 r  CPU_Core_inst/CU/debugSignalsReg[106]_i_1_comp/O
                         net (fo=163, routed)         1.146    12.555    CPU_Core_inst/RegisterFile_inst/p_1_out__1[0]
    SLICE_X38Y88         LUT6 (Prop_lut6_I4_O)        0.124    12.679 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[210]_i_4/O
                         net (fo=1, routed)           0.000    12.679    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[210]_i_4_n_0
    SLICE_X38Y88         MUXF7 (Prop_muxf7_I0_O)      0.209    12.888 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[210]_i_2/O
                         net (fo=2, routed)           1.004    13.892    CPU_Core_inst/CU/debugSignalsReg_reg[210]
    SLICE_X38Y86         LUT6 (Prop_lut6_I3_O)        0.297    14.189 r  CPU_Core_inst/CU/debugSignalsReg[210]_i_1/O
                         net (fo=21, routed)          0.873    15.062    CPU_Core_inst/CU/D[110]
    SLICE_X40Y80         LUT5 (Prop_lut5_I3_O)        0.124    15.186 r  CPU_Core_inst/CU/p_1_out__0_i_171/O
                         net (fo=7, routed)           0.820    16.006    CPU_Core_inst/CU/p_1_out__0_i_171_n_0
    SLICE_X45Y83         LUT6 (Prop_lut6_I5_O)        0.124    16.130 r  CPU_Core_inst/CU/p_1_out__0_i_80/O
                         net (fo=3, routed)           0.716    16.846    CPU_Core_inst/CU/p_1_out__0_i_80_n_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I4_O)        0.124    16.970 r  CPU_Core_inst/CU/p_1_out__0_i_84/O
                         net (fo=1, routed)           1.006    17.976    CPU_Core_inst/CU/p_1_out__0_i_84_n_0
    SLICE_X48Y82         LUT6 (Prop_lut6_I2_O)        0.124    18.100 r  CPU_Core_inst/CU/p_1_out__0_i_31/O
                         net (fo=20, routed)          0.752    18.852    CPU_Core_inst/ALU_inst/D[70]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036    22.888 r  CPU_Core_inst/ALU_inst/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    22.890    CPU_Core_inst/ALU_inst/p_1_out__0_n_106
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    24.408 r  CPU_Core_inst/ALU_inst/p_1_out__1/P[0]
                         net (fo=2, routed)           0.788    25.196    CPU_Core_inst/ALU_inst/p_1_out__1_n_105
    SLICE_X54Y80         LUT2 (Prop_lut2_I0_O)        0.124    25.320 r  CPU_Core_inst/ALU_inst/resultReg[17]_i_11/O
                         net (fo=1, routed)           0.000    25.320    CPU_Core_inst/ALU_inst/resultReg[17]_i_11_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.853 r  CPU_Core_inst/ALU_inst/resultReg_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.853    CPU_Core_inst/ALU_inst/resultReg_reg[17]_i_4_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.072 r  CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2/O[0]
                         net (fo=2, routed)           0.592    26.664    CPU_Core_inst/CU/flagsReg[3]_i_10_0[2]
    SLICE_X59Y85         LUT6 (Prop_lut6_I0_O)        0.295    26.959 r  CPU_Core_inst/CU/resultReg[20]_i_1/O
                         net (fo=2, routed)           0.808    27.767    CPU_Core_inst/ALU_inst/D[47]
    SLICE_X52Y82         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.434    27.987    CPU_Core_inst/ALU_inst/sysClk_BUFG
    SLICE_X52Y82         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[20]/C
                         clock pessimism              0.395    28.382    
                         clock uncertainty           -0.082    28.301    
    SLICE_X52Y82         FDCE (Setup_fdce_C_D)       -0.045    28.256    CPU_Core_inst/ALU_inst/resultReg_reg[20]
  -------------------------------------------------------------------
                         required time                         28.256    
                         arrival time                         -27.767    
  -------------------------------------------------------------------
                         slack                                  0.489    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 memoryMapping_inst/IVT_reg[7][15]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.186ns (39.949%)  route 0.280ns (60.051%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.370ns
    Source Clock Delay      (SCD):    2.543ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.549     2.543    memoryMapping_inst/CLK
    SLICE_X37Y73         FDCE                                         r  memoryMapping_inst/IVT_reg[7][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDCE (Prop_fdce_C_Q)         0.141     2.684 r  memoryMapping_inst/IVT_reg[7][15]/Q
                         net (fo=2, routed)           0.280     2.963    memoryMapping_inst/hardwareTimer0_inst/interruptHandlerAddress_reg[31]_0[103]
    SLICE_X32Y76         LUT6 (Prop_lut6_I5_O)        0.045     3.008 r  memoryMapping_inst/hardwareTimer0_inst/interruptHandlerAddress[15]_i_1/O
                         net (fo=1, routed)           0.000     3.008    CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[31]_1[15]
    SLICE_X32Y76         FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.814     3.370    CPU_Core_inst/interruptController_inst/sysClk_BUFG
    SLICE_X32Y76         FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[15]/C
                         clock pessimism             -0.567     2.804    
    SLICE_X32Y76         FDRE (Hold_fdre_C_D)         0.092     2.896    CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.896    
                         arrival time                           3.008    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 memoryMapping_inst/serialInterface_inst/receiveRegister_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/serialInterface_inst/receiveFIFO_reg_reg[12][0]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.141ns (30.984%)  route 0.314ns (69.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.385ns
    Source Clock Delay      (SCD):    2.558ns
    Clock Pessimism Removal (CPR):    0.562ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.564     2.558    memoryMapping_inst/serialInterface_inst/CLK
    SLICE_X36Y48         FDCE                                         r  memoryMapping_inst/serialInterface_inst/receiveRegister_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDCE (Prop_fdce_C_Q)         0.141     2.699 r  memoryMapping_inst/serialInterface_inst/receiveRegister_reg[0]/Q
                         net (fo=18, routed)          0.314     3.013    memoryMapping_inst/serialInterface_inst/receiveRegister_reg_n_0_[0]
    SLICE_X35Y51         FDCE                                         r  memoryMapping_inst/serialInterface_inst/receiveFIFO_reg_reg[12][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.829     3.385    memoryMapping_inst/serialInterface_inst/CLK
    SLICE_X35Y51         FDCE                                         r  memoryMapping_inst/serialInterface_inst/receiveFIFO_reg_reg[12][0]/C
                         clock pessimism             -0.562     2.824    
    SLICE_X35Y51         FDCE (Hold_fdce_C_D)         0.070     2.894    memoryMapping_inst/serialInterface_inst/receiveFIFO_reg_reg[12][0]
  -------------------------------------------------------------------
                         required time                         -2.894    
                         arrival time                           3.013    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 memoryMapping_inst/serialInterface_inst/receiveRegister_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/serialInterface_inst/receiveFIFO_reg_reg[2][7]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.141ns (30.738%)  route 0.318ns (69.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    2.556ns
    Clock Pessimism Removal (CPR):    0.562ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.562     2.556    memoryMapping_inst/serialInterface_inst/CLK
    SLICE_X39Y50         FDCE                                         r  memoryMapping_inst/serialInterface_inst/receiveRegister_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDCE (Prop_fdce_C_Q)         0.141     2.697 r  memoryMapping_inst/serialInterface_inst/receiveRegister_reg[7]/Q
                         net (fo=18, routed)          0.318     3.014    memoryMapping_inst/serialInterface_inst/p_0_in5_in
    SLICE_X40Y49         FDCE                                         r  memoryMapping_inst/serialInterface_inst/receiveFIFO_reg_reg[2][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.834     3.390    memoryMapping_inst/serialInterface_inst/CLK
    SLICE_X40Y49         FDCE                                         r  memoryMapping_inst/serialInterface_inst/receiveFIFO_reg_reg[2][7]/C
                         clock pessimism             -0.562     2.828    
    SLICE_X40Y49         FDCE (Hold_fdce_C_D)         0.061     2.889    memoryMapping_inst/serialInterface_inst/receiveFIFO_reg_reg[2][7]
  -------------------------------------------------------------------
                         required time                         -2.889    
                         arrival time                           3.014    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 memoryMapping_inst/serialInterface_inst/FSM_sequential_receiveState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/serialInterface_inst/countBitsReceived_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.212ns (40.336%)  route 0.314ns (59.664%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.386ns
    Source Clock Delay      (SCD):    2.558ns
    Clock Pessimism Removal (CPR):    0.562ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.564     2.558    memoryMapping_inst/serialInterface_inst/CLK
    SLICE_X42Y48         FDCE                                         r  memoryMapping_inst/serialInterface_inst/FSM_sequential_receiveState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDCE (Prop_fdce_C_Q)         0.164     2.722 r  memoryMapping_inst/serialInterface_inst/FSM_sequential_receiveState_reg[1]/Q
                         net (fo=16, routed)          0.314     3.035    memoryMapping_inst/serialInterface_inst/receiveState__0[1]
    SLICE_X38Y50         LUT5 (Prop_lut5_I0_O)        0.048     3.083 r  memoryMapping_inst/serialInterface_inst/countBitsReceived[3]_i_2/O
                         net (fo=1, routed)           0.000     3.083    memoryMapping_inst/serialInterface_inst/countBitsReceived[3]_i_2_n_0
    SLICE_X38Y50         FDCE                                         r  memoryMapping_inst/serialInterface_inst/countBitsReceived_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.830     3.386    memoryMapping_inst/serialInterface_inst/CLK
    SLICE_X38Y50         FDCE                                         r  memoryMapping_inst/serialInterface_inst/countBitsReceived_reg[3]/C
                         clock pessimism             -0.562     2.825    
    SLICE_X38Y50         FDCE (Hold_fdce_C_D)         0.131     2.956    memoryMapping_inst/serialInterface_inst/countBitsReceived_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.956    
                         arrival time                           3.083    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 memoryMapping_inst/hardwareTimer3_inst/previousModeReg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/hardwareTimer3_inst/countReg_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.152%)  route 0.079ns (29.848%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.372ns
    Source Clock Delay      (SCD):    2.545ns
    Clock Pessimism Removal (CPR):    0.815ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.551     2.545    memoryMapping_inst/hardwareTimer3_inst/CLK
    SLICE_X31Y72         FDCE                                         r  memoryMapping_inst/hardwareTimer3_inst/previousModeReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDCE (Prop_fdce_C_Q)         0.141     2.686 r  memoryMapping_inst/hardwareTimer3_inst/previousModeReg_reg[0]/Q
                         net (fo=34, routed)          0.079     2.765    memoryMapping_inst/hardwareTimer3_inst/previousModeReg_reg_n_0_[0]
    SLICE_X30Y72         LUT6 (Prop_lut6_I3_O)        0.045     2.810 r  memoryMapping_inst/hardwareTimer3_inst/countReg[20]_i_1/O
                         net (fo=1, routed)           0.000     2.810    memoryMapping_inst/hardwareTimer3_inst/countReg[20]_i_1_n_0
    SLICE_X30Y72         FDCE                                         r  memoryMapping_inst/hardwareTimer3_inst/countReg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.816     3.372    memoryMapping_inst/hardwareTimer3_inst/CLK
    SLICE_X30Y72         FDCE                                         r  memoryMapping_inst/hardwareTimer3_inst/countReg_reg[20]/C
                         clock pessimism             -0.815     2.558    
    SLICE_X30Y72         FDCE (Hold_fdce_C_D)         0.120     2.678    memoryMapping_inst/hardwareTimer3_inst/countReg_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.678    
                         arrival time                           2.810    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 memoryMapping_inst/serialInterface_inst/FSM_sequential_receiveState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/serialInterface_inst/countBitsReceived_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.209ns (39.993%)  route 0.314ns (60.007%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.386ns
    Source Clock Delay      (SCD):    2.558ns
    Clock Pessimism Removal (CPR):    0.562ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.564     2.558    memoryMapping_inst/serialInterface_inst/CLK
    SLICE_X42Y48         FDCE                                         r  memoryMapping_inst/serialInterface_inst/FSM_sequential_receiveState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDCE (Prop_fdce_C_Q)         0.164     2.722 r  memoryMapping_inst/serialInterface_inst/FSM_sequential_receiveState_reg[1]/Q
                         net (fo=16, routed)          0.314     3.035    memoryMapping_inst/serialInterface_inst/receiveState__0[1]
    SLICE_X38Y50         LUT4 (Prop_lut4_I3_O)        0.045     3.080 r  memoryMapping_inst/serialInterface_inst/countBitsReceived[2]_i_1/O
                         net (fo=1, routed)           0.000     3.080    memoryMapping_inst/serialInterface_inst/countBitsReceived[2]_i_1_n_0
    SLICE_X38Y50         FDCE                                         r  memoryMapping_inst/serialInterface_inst/countBitsReceived_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.830     3.386    memoryMapping_inst/serialInterface_inst/CLK
    SLICE_X38Y50         FDCE                                         r  memoryMapping_inst/serialInterface_inst/countBitsReceived_reg[2]/C
                         clock pessimism             -0.562     2.825    
    SLICE_X38Y50         FDCE (Hold_fdce_C_D)         0.121     2.946    memoryMapping_inst/serialInterface_inst/countBitsReceived_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.946    
                         arrival time                           3.080    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 memoryMapping_inst/serialInterface_inst/receiveRegister_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/serialInterface_inst/receiveFIFO_reg_reg[11][6]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.141ns (29.194%)  route 0.342ns (70.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.386ns
    Source Clock Delay      (SCD):    2.558ns
    Clock Pessimism Removal (CPR):    0.562ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.564     2.558    memoryMapping_inst/serialInterface_inst/CLK
    SLICE_X39Y48         FDCE                                         r  memoryMapping_inst/serialInterface_inst/receiveRegister_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDCE (Prop_fdce_C_Q)         0.141     2.699 r  memoryMapping_inst/serialInterface_inst/receiveRegister_reg[6]/Q
                         net (fo=18, routed)          0.342     3.041    memoryMapping_inst/serialInterface_inst/p_0_in4_in
    SLICE_X32Y50         FDCE                                         r  memoryMapping_inst/serialInterface_inst/receiveFIFO_reg_reg[11][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.830     3.386    memoryMapping_inst/serialInterface_inst/CLK
    SLICE_X32Y50         FDCE                                         r  memoryMapping_inst/serialInterface_inst/receiveFIFO_reg_reg[11][6]/C
                         clock pessimism             -0.562     2.825    
    SLICE_X32Y50         FDCE (Hold_fdce_C_D)         0.076     2.901    memoryMapping_inst/serialInterface_inst/receiveFIFO_reg_reg[11][6]
  -------------------------------------------------------------------
                         required time                         -2.901    
                         arrival time                           3.041    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 memoryMapping_inst/serialInterface_inst/receiveRegister_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/serialInterface_inst/receiveFIFO_reg_reg[5][5]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.141ns (30.062%)  route 0.328ns (69.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.385ns
    Source Clock Delay      (SCD):    2.556ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.562     2.556    memoryMapping_inst/serialInterface_inst/CLK
    SLICE_X39Y50         FDCE                                         r  memoryMapping_inst/serialInterface_inst/receiveRegister_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDCE (Prop_fdce_C_Q)         0.141     2.697 r  memoryMapping_inst/serialInterface_inst/receiveRegister_reg[5]/Q
                         net (fo=18, routed)          0.328     3.025    memoryMapping_inst/serialInterface_inst/p_0_in3_in
    SLICE_X34Y51         FDCE                                         r  memoryMapping_inst/serialInterface_inst/receiveFIFO_reg_reg[5][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.829     3.385    memoryMapping_inst/serialInterface_inst/CLK
    SLICE_X34Y51         FDCE                                         r  memoryMapping_inst/serialInterface_inst/receiveFIFO_reg_reg[5][5]/C
                         clock pessimism             -0.567     2.819    
    SLICE_X34Y51         FDCE (Hold_fdce_C_D)         0.063     2.882    memoryMapping_inst/serialInterface_inst/receiveFIFO_reg_reg[5][5]
  -------------------------------------------------------------------
                         required time                         -2.882    
                         arrival time                           3.025    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/CU/currentInterruptHandlerAddressReg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.164ns (35.482%)  route 0.298ns (64.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.372ns
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.548     2.542    CPU_Core_inst/interruptController_inst/sysClk_BUFG
    SLICE_X34Y76         FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.164     2.706 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[1]/Q
                         net (fo=2, routed)           0.298     3.004    CPU_Core_inst/CU/currentInterruptHandlerAddressReg_reg[31]_0[1]
    SLICE_X46Y76         FDCE                                         r  CPU_Core_inst/CU/currentInterruptHandlerAddressReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.817     3.372    CPU_Core_inst/CU/sysClk_BUFG
    SLICE_X46Y76         FDCE                                         r  CPU_Core_inst/CU/currentInterruptHandlerAddressReg_reg[1]/C
                         clock pessimism             -0.567     2.806    
    SLICE_X46Y76         FDCE (Hold_fdce_C_D)         0.052     2.858    CPU_Core_inst/CU/currentInterruptHandlerAddressReg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.858    
                         arrival time                           3.004    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 memoryMapping_inst/serialInterface_inst/receiveRegister_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/serialInterface_inst/receiveFIFO_reg_reg[7][5]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.141ns (29.493%)  route 0.337ns (70.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.385ns
    Source Clock Delay      (SCD):    2.556ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.562     2.556    memoryMapping_inst/serialInterface_inst/CLK
    SLICE_X39Y50         FDCE                                         r  memoryMapping_inst/serialInterface_inst/receiveRegister_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDCE (Prop_fdce_C_Q)         0.141     2.697 r  memoryMapping_inst/serialInterface_inst/receiveRegister_reg[5]/Q
                         net (fo=18, routed)          0.337     3.034    memoryMapping_inst/serialInterface_inst/p_0_in3_in
    SLICE_X34Y50         FDCE                                         r  memoryMapping_inst/serialInterface_inst/receiveFIFO_reg_reg[7][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.829     3.385    memoryMapping_inst/serialInterface_inst/CLK
    SLICE_X34Y50         FDCE                                         r  memoryMapping_inst/serialInterface_inst/receiveFIFO_reg_reg[7][5]/C
                         clock pessimism             -0.567     2.819    
    SLICE_X34Y50         FDCE (Hold_fdce_C_D)         0.063     2.882    memoryMapping_inst/serialInterface_inst/receiveFIFO_reg_reg[7][5]
  -------------------------------------------------------------------
                         required time                         -2.882    
                         arrival time                           3.034    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysClk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { internalClockGenerator_inst/mmcm_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y6      VAG_ImageBuffer_inst/framebuffer_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y12     VAG_ImageBuffer_inst/framebuffer_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y9      VAG_ImageBuffer_inst/framebuffer_reg_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y8      VAG_ImageBuffer_inst/framebuffer_reg_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y7      VAG_ImageBuffer_inst/framebuffer_reg_12/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y7      VAG_ImageBuffer_inst/framebuffer_reg_13/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y8      VAG_ImageBuffer_inst/framebuffer_reg_14/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y9      VAG_ImageBuffer_inst/framebuffer_reg_15/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y5      VAG_ImageBuffer_inst/framebuffer_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y6      VAG_ImageBuffer_inst/framebuffer_reg_3/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  internalClockGenerator_inst/mmcm_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X54Y91     CPU_Core_inst/ALU_inst/flagsReg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X54Y91     CPU_Core_inst/ALU_inst/flagsReg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X54Y91     CPU_Core_inst/ALU_inst/flagsReg_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X54Y91     CPU_Core_inst/ALU_inst/flagsReg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X50Y85     CPU_Core_inst/ALU_inst/flagsReg_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X50Y85     CPU_Core_inst/ALU_inst/flagsReg_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X52Y82     CPU_Core_inst/ALU_inst/flagsReg_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X52Y82     CPU_Core_inst/ALU_inst/flagsReg_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X52Y80     CPU_Core_inst/ALU_inst/resultReg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X52Y80     CPU_Core_inst/ALU_inst/resultReg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X54Y91     CPU_Core_inst/ALU_inst/flagsReg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X54Y91     CPU_Core_inst/ALU_inst/flagsReg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X54Y91     CPU_Core_inst/ALU_inst/flagsReg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X54Y91     CPU_Core_inst/ALU_inst/flagsReg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X50Y85     CPU_Core_inst/ALU_inst/flagsReg_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X50Y85     CPU_Core_inst/ALU_inst/flagsReg_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X52Y82     CPU_Core_inst/ALU_inst/flagsReg_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X52Y82     CPU_Core_inst/ALU_inst/flagsReg_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X52Y80     CPU_Core_inst/ALU_inst/resultReg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X52Y80     CPU_Core_inst/ALU_inst/resultReg_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  sysClk
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.303ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.700ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.303ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reset_reg/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        2.543ns  (logic 0.580ns (22.804%)  route 1.963ns (77.196%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    8.558ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.616     8.558    CPU_Core_inst/CU/sysClk_BUFG
    SLICE_X59Y82         FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y82         FDCE (Prop_fdce_C_Q)         0.456     9.014 r  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=2, routed)           1.161    10.174    CPU_Core_inst/CU/softwareReset
    SLICE_X58Y77         LUT3 (Prop_lut3_I2_O)        0.124    10.298 r  CPU_Core_inst/CU/reset_i_1/O
                         net (fo=1, routed)           0.803    11.101    p_0_in
    SLICE_X58Y76         FDSE                                         r  reset_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.493    14.834    externalClk_IBUF_BUFG
    SLICE_X58Y76         FDSE                                         r  reset_reg/C
                         clock pessimism              0.180    15.014    
                         clock uncertainty           -0.180    14.833    
    SLICE_X58Y76         FDSE (Setup_fdse_C_S)       -0.429    14.404    reset_reg
  -------------------------------------------------------------------
                         required time                         14.404    
                         arrival time                         -11.101    
  -------------------------------------------------------------------
                         slack                                  3.303    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.700ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reset_reg/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        1.012ns  (logic 0.186ns (18.371%)  route 0.826ns (81.629%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.850ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    2.580ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.586     2.580    CPU_Core_inst/CU/sysClk_BUFG
    SLICE_X59Y82         FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y82         FDCE (Prop_fdce_C_Q)         0.141     2.721 r  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=2, routed)           0.424     3.144    CPU_Core_inst/CU/softwareReset
    SLICE_X58Y77         LUT3 (Prop_lut3_I2_O)        0.045     3.189 r  CPU_Core_inst/CU/reset_i_1/O
                         net (fo=1, routed)           0.403     3.592    p_0_in
    SLICE_X58Y76         FDSE                                         r  reset_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.846     1.974    externalClk_IBUF_BUFG
    SLICE_X58Y76         FDSE                                         r  reset_reg/C
                         clock pessimism             -0.244     1.730    
                         clock uncertainty            0.180     1.910    
    SLICE_X58Y76         FDSE (Hold_fdse_C_S)        -0.018     1.892    reset_reg
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           3.592    
  -------------------------------------------------------------------
                         slack                                  1.700    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sysClk

Setup :            0  Failing Endpoints,  Worst Slack        3.097ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.097ns  (required time - arrival time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/CU/instructionReg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        9.772ns  (logic 1.122ns (11.482%)  route 8.650ns (88.518%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        3.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.980ns = ( 27.980 - 20.000 ) 
    Source Clock Delay      (SCD):    5.142ns = ( 15.142 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.621    15.142    externalClk_IBUF_BUFG
    SLICE_X64Y63         FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDRE (Prop_fdre_C_Q)         0.518    15.660 r  programmingModeReg_reg/Q
                         net (fo=42, routed)          5.383    21.043    CPU_Core_inst/ALU_inst/instructionReg_reg[21]
    SLICE_X53Y75         LUT5 (Prop_lut5_I2_O)        0.153    21.196 r  CPU_Core_inst/ALU_inst/instructionReg[20]_i_4/O
                         net (fo=2, routed)           2.006    23.202    CPU_Core_inst/ALU_inst/instructionReg[20]_i_4_n_0
    SLICE_X53Y76         LUT6 (Prop_lut6_I5_O)        0.327    23.529 r  CPU_Core_inst/ALU_inst/instructionReg[8]_i_2/O
                         net (fo=1, routed)           1.261    24.790    CPU_Core_inst/ALU_inst/instructionReg[8]_i_2_n_0
    SLICE_X53Y76         LUT6 (Prop_lut6_I1_O)        0.124    24.914 r  CPU_Core_inst/ALU_inst/instructionReg[8]_i_1/O
                         net (fo=1, routed)           0.000    24.914    CPU_Core_inst/CU/instructionReg_reg[31]_0[8]
    SLICE_X53Y76         FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.427    27.980    CPU_Core_inst/CU/sysClk_BUFG
    SLICE_X53Y76         FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[8]/C
                         clock pessimism              0.180    28.160    
                         clock uncertainty           -0.180    27.980    
    SLICE_X53Y76         FDCE (Setup_fdce_C_D)        0.031    28.011    CPU_Core_inst/CU/instructionReg_reg[8]
  -------------------------------------------------------------------
                         required time                         28.011    
                         arrival time                         -24.914    
  -------------------------------------------------------------------
                         slack                                  3.097    

Slack (MET) :             3.603ns  (required time - arrival time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/CU/instructionReg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        9.223ns  (logic 1.120ns (12.144%)  route 8.103ns (87.856%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        3.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.984ns = ( 27.984 - 20.000 ) 
    Source Clock Delay      (SCD):    5.142ns = ( 15.142 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.621    15.142    externalClk_IBUF_BUFG
    SLICE_X64Y63         FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDRE (Prop_fdre_C_Q)         0.518    15.660 r  programmingModeReg_reg/Q
                         net (fo=42, routed)          3.741    19.401    CPU_Core_inst/ALU_inst/instructionReg_reg[21]
    SLICE_X53Y73         LUT3 (Prop_lut3_I0_O)        0.152    19.553 r  CPU_Core_inst/ALU_inst/instructionReg[28]_i_2/O
                         net (fo=6, routed)           1.733    21.286    CPU_Core_inst/ALU_inst/instructionReg[28]_i_2_n_0
    SLICE_X55Y77         LUT5 (Prop_lut5_I0_O)        0.326    21.612 r  CPU_Core_inst/ALU_inst/instructionReg[31]_i_3/O
                         net (fo=3, routed)           1.601    23.213    CPU_Core_inst/ALU_inst/instructionReg[31]_i_3_n_0
    SLICE_X56Y77         LUT3 (Prop_lut3_I2_O)        0.124    23.337 r  CPU_Core_inst/ALU_inst/instructionReg[31]_i_2/O
                         net (fo=1, routed)           1.027    24.364    CPU_Core_inst/CU/instructionReg_reg[31]_0[28]
    SLICE_X56Y78         FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.431    27.984    CPU_Core_inst/CU/sysClk_BUFG
    SLICE_X56Y78         FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[31]/C
                         clock pessimism              0.180    28.164    
                         clock uncertainty           -0.180    27.984    
    SLICE_X56Y78         FDCE (Setup_fdce_C_D)       -0.016    27.968    CPU_Core_inst/CU/instructionReg_reg[31]
  -------------------------------------------------------------------
                         required time                         27.968    
                         arrival time                         -24.364    
  -------------------------------------------------------------------
                         slack                                  3.603    

Slack (MET) :             4.440ns  (required time - arrival time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/CU/FSM_sequential_procState_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        8.367ns  (logic 1.120ns (13.386%)  route 7.247ns (86.614%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        3.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.977ns = ( 27.977 - 20.000 ) 
    Source Clock Delay      (SCD):    5.142ns = ( 15.142 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.621    15.142    externalClk_IBUF_BUFG
    SLICE_X64Y63         FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDRE (Prop_fdre_C_Q)         0.518    15.660 r  programmingModeReg_reg/Q
                         net (fo=42, routed)          3.501    19.161    CPU_Core_inst/ALU_inst/instructionReg_reg[21]
    SLICE_X56Y77         LUT2 (Prop_lut2_I0_O)        0.150    19.311 f  CPU_Core_inst/ALU_inst/FSM_sequential_procState[2]_i_8/O
                         net (fo=1, routed)           0.908    20.219    CPU_Core_inst/CU/FSM_sequential_procState_reg[0]_0
    SLICE_X56Y77         LUT6 (Prop_lut6_I3_O)        0.328    20.547 r  CPU_Core_inst/CU/FSM_sequential_procState[2]_i_6/O
                         net (fo=3, routed)           0.976    21.523    CPU_Core_inst/CU/procState
    SLICE_X58Y80         LUT6 (Prop_lut6_I4_O)        0.124    21.647 r  CPU_Core_inst/CU/FSM_sequential_procState[2]_i_1/O
                         net (fo=1, routed)           1.862    23.509    CPU_Core_inst/CU/FSM_sequential_procState[2]_i_1_n_0
    SLICE_X30Y79         FDCE                                         r  CPU_Core_inst/CU/FSM_sequential_procState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.424    27.977    CPU_Core_inst/CU/sysClk_BUFG
    SLICE_X30Y79         FDCE                                         r  CPU_Core_inst/CU/FSM_sequential_procState_reg[2]/C
                         clock pessimism              0.180    28.157    
                         clock uncertainty           -0.180    27.977    
    SLICE_X30Y79         FDCE (Setup_fdce_C_D)       -0.028    27.949    CPU_Core_inst/CU/FSM_sequential_procState_reg[2]
  -------------------------------------------------------------------
                         required time                         27.949    
                         arrival time                         -23.509    
  -------------------------------------------------------------------
                         slack                                  4.440    

Slack (MET) :             4.459ns  (required time - arrival time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/CU/FSM_sequential_procState_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        8.331ns  (logic 1.120ns (13.444%)  route 7.211ns (86.556%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        3.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.977ns = ( 27.977 - 20.000 ) 
    Source Clock Delay      (SCD):    5.142ns = ( 15.142 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.621    15.142    externalClk_IBUF_BUFG
    SLICE_X64Y63         FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDRE (Prop_fdre_C_Q)         0.518    15.660 r  programmingModeReg_reg/Q
                         net (fo=42, routed)          3.501    19.161    CPU_Core_inst/ALU_inst/instructionReg_reg[21]
    SLICE_X56Y77         LUT2 (Prop_lut2_I0_O)        0.150    19.311 f  CPU_Core_inst/ALU_inst/FSM_sequential_procState[2]_i_8/O
                         net (fo=1, routed)           0.908    20.219    CPU_Core_inst/CU/FSM_sequential_procState_reg[0]_0
    SLICE_X56Y77         LUT6 (Prop_lut6_I3_O)        0.328    20.547 r  CPU_Core_inst/CU/FSM_sequential_procState[2]_i_6/O
                         net (fo=3, routed)           0.973    21.520    CPU_Core_inst/CU/procState
    SLICE_X58Y80         LUT6 (Prop_lut6_I4_O)        0.124    21.644 r  CPU_Core_inst/CU/FSM_sequential_procState[0]_i_1/O
                         net (fo=1, routed)           1.829    23.473    CPU_Core_inst/CU/FSM_sequential_procState[0]_i_1_n_0
    SLICE_X30Y79         FDCE                                         r  CPU_Core_inst/CU/FSM_sequential_procState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.424    27.977    CPU_Core_inst/CU/sysClk_BUFG
    SLICE_X30Y79         FDCE                                         r  CPU_Core_inst/CU/FSM_sequential_procState_reg[0]/C
                         clock pessimism              0.180    28.157    
                         clock uncertainty           -0.180    27.977    
    SLICE_X30Y79         FDCE (Setup_fdce_C_D)       -0.045    27.932    CPU_Core_inst/CU/FSM_sequential_procState_reg[0]
  -------------------------------------------------------------------
                         required time                         27.932    
                         arrival time                         -23.473    
  -------------------------------------------------------------------
                         slack                                  4.459    

Slack (MET) :             4.485ns  (required time - arrival time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/CU/instructionReg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        8.385ns  (logic 1.244ns (14.835%)  route 7.141ns (85.165%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        3.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.981ns = ( 27.981 - 20.000 ) 
    Source Clock Delay      (SCD):    5.142ns = ( 15.142 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.621    15.142    externalClk_IBUF_BUFG
    SLICE_X64Y63         FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDRE (Prop_fdre_C_Q)         0.518    15.660 r  programmingModeReg_reg/Q
                         net (fo=42, routed)          3.741    19.401    CPU_Core_inst/ALU_inst/instructionReg_reg[21]
    SLICE_X53Y73         LUT3 (Prop_lut3_I0_O)        0.152    19.553 r  CPU_Core_inst/ALU_inst/instructionReg[28]_i_2/O
                         net (fo=6, routed)           1.728    21.281    CPU_Core_inst/ALU_inst/instructionReg[28]_i_2_n_0
    SLICE_X55Y77         LUT6 (Prop_lut6_I1_O)        0.326    21.607 f  CPU_Core_inst/ALU_inst/instructionReg[9]_i_3/O
                         net (fo=1, routed)           0.501    22.108    CPU_Core_inst/ALU_inst/instructionReg[9]_i_3_n_0
    SLICE_X55Y77         LUT6 (Prop_lut6_I5_O)        0.124    22.232 r  CPU_Core_inst/ALU_inst/instructionReg[9]_i_2/O
                         net (fo=1, routed)           1.171    23.403    CPU_Core_inst/CU/instructionReg_reg[9]_0
    SLICE_X53Y77         LUT6 (Prop_lut6_I5_O)        0.124    23.527 r  CPU_Core_inst/CU/instructionReg[9]_i_1/O
                         net (fo=1, routed)           0.000    23.527    CPU_Core_inst/CU/instructionReg_nxt[9]
    SLICE_X53Y77         FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.428    27.981    CPU_Core_inst/CU/sysClk_BUFG
    SLICE_X53Y77         FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[9]/C
                         clock pessimism              0.180    28.161    
                         clock uncertainty           -0.180    27.981    
    SLICE_X53Y77         FDCE (Setup_fdce_C_D)        0.031    28.012    CPU_Core_inst/CU/instructionReg_reg[9]
  -------------------------------------------------------------------
                         required time                         28.012    
                         arrival time                         -23.527    
  -------------------------------------------------------------------
                         slack                                  4.485    

Slack (MET) :             4.549ns  (required time - arrival time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/CU/instructionReg_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        8.369ns  (logic 0.998ns (11.925%)  route 7.371ns (88.075%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        3.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.979ns = ( 27.979 - 20.000 ) 
    Source Clock Delay      (SCD):    5.142ns = ( 15.142 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.621    15.142    externalClk_IBUF_BUFG
    SLICE_X64Y63         FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDRE (Prop_fdre_C_Q)         0.518    15.660 r  programmingModeReg_reg/Q
                         net (fo=42, routed)          5.383    21.043    CPU_Core_inst/ALU_inst/instructionReg_reg[21]
    SLICE_X53Y75         LUT5 (Prop_lut5_I2_O)        0.153    21.196 r  CPU_Core_inst/ALU_inst/instructionReg[20]_i_4/O
                         net (fo=2, routed)           1.988    23.184    CPU_Core_inst/ALU_inst/instructionReg[20]_i_4_n_0
    SLICE_X56Y75         LUT6 (Prop_lut6_I5_O)        0.327    23.511 r  CPU_Core_inst/ALU_inst/instructionReg[20]_i_1/O
                         net (fo=1, routed)           0.000    23.511    CPU_Core_inst/CU/instructionReg_reg[31]_0[17]
    SLICE_X56Y75         FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.426    27.979    CPU_Core_inst/CU/sysClk_BUFG
    SLICE_X56Y75         FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[20]/C
                         clock pessimism              0.180    28.159    
                         clock uncertainty           -0.180    27.979    
    SLICE_X56Y75         FDCE (Setup_fdce_C_D)        0.081    28.060    CPU_Core_inst/CU/instructionReg_reg[20]
  -------------------------------------------------------------------
                         required time                         28.060    
                         arrival time                         -23.511    
  -------------------------------------------------------------------
                         slack                                  4.549    

Slack (MET) :             4.744ns  (required time - arrival time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/CU/FSM_sequential_procState_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        8.045ns  (logic 1.120ns (13.922%)  route 6.925ns (86.078%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        3.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.976ns = ( 27.976 - 20.000 ) 
    Source Clock Delay      (SCD):    5.142ns = ( 15.142 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.621    15.142    externalClk_IBUF_BUFG
    SLICE_X64Y63         FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDRE (Prop_fdre_C_Q)         0.518    15.660 r  programmingModeReg_reg/Q
                         net (fo=42, routed)          3.501    19.161    CPU_Core_inst/ALU_inst/instructionReg_reg[21]
    SLICE_X56Y77         LUT2 (Prop_lut2_I0_O)        0.150    19.311 f  CPU_Core_inst/ALU_inst/FSM_sequential_procState[2]_i_8/O
                         net (fo=1, routed)           0.908    20.219    CPU_Core_inst/CU/FSM_sequential_procState_reg[0]_0
    SLICE_X56Y77         LUT6 (Prop_lut6_I3_O)        0.328    20.547 r  CPU_Core_inst/CU/FSM_sequential_procState[2]_i_6/O
                         net (fo=3, routed)           0.728    21.275    CPU_Core_inst/CU/procState
    SLICE_X57Y79         LUT4 (Prop_lut4_I2_O)        0.124    21.399 r  CPU_Core_inst/CU/FSM_sequential_procState[1]_i_1/O
                         net (fo=1, routed)           1.788    23.187    CPU_Core_inst/CU/FSM_sequential_procState[1]_i_1_n_0
    SLICE_X34Y80         FDCE                                         r  CPU_Core_inst/CU/FSM_sequential_procState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.423    27.976    CPU_Core_inst/CU/sysClk_BUFG
    SLICE_X34Y80         FDCE                                         r  CPU_Core_inst/CU/FSM_sequential_procState_reg[1]/C
                         clock pessimism              0.180    28.156    
                         clock uncertainty           -0.180    27.976    
    SLICE_X34Y80         FDCE (Setup_fdce_C_D)       -0.045    27.931    CPU_Core_inst/CU/FSM_sequential_procState_reg[1]
  -------------------------------------------------------------------
                         required time                         27.931    
                         arrival time                         -23.187    
  -------------------------------------------------------------------
                         slack                                  4.744    

Slack (MET) :             4.862ns  (required time - arrival time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/CU/instructionReg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        8.058ns  (logic 1.120ns (13.899%)  route 6.938ns (86.101%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        3.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.985ns = ( 27.985 - 20.000 ) 
    Source Clock Delay      (SCD):    5.142ns = ( 15.142 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.621    15.142    externalClk_IBUF_BUFG
    SLICE_X64Y63         FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDRE (Prop_fdre_C_Q)         0.518    15.660 r  programmingModeReg_reg/Q
                         net (fo=42, routed)          3.741    19.401    CPU_Core_inst/ALU_inst/instructionReg_reg[21]
    SLICE_X53Y73         LUT3 (Prop_lut3_I0_O)        0.152    19.553 r  CPU_Core_inst/ALU_inst/instructionReg[28]_i_2/O
                         net (fo=6, routed)           1.733    21.286    CPU_Core_inst/ALU_inst/instructionReg[28]_i_2_n_0
    SLICE_X55Y77         LUT5 (Prop_lut5_I0_O)        0.326    21.612 r  CPU_Core_inst/ALU_inst/instructionReg[31]_i_3/O
                         net (fo=3, routed)           1.464    23.076    CPU_Core_inst/ALU_inst/instructionReg[31]_i_3_n_0
    SLICE_X56Y79         LUT3 (Prop_lut3_I0_O)        0.124    23.200 r  CPU_Core_inst/ALU_inst/instructionReg[29]_i_1/O
                         net (fo=1, routed)           0.000    23.200    CPU_Core_inst/CU/instructionReg_reg[31]_0[26]
    SLICE_X56Y79         FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.432    27.985    CPU_Core_inst/CU/sysClk_BUFG
    SLICE_X56Y79         FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[29]/C
                         clock pessimism              0.180    28.165    
                         clock uncertainty           -0.180    27.985    
    SLICE_X56Y79         FDCE (Setup_fdce_C_D)        0.077    28.062    CPU_Core_inst/CU/instructionReg_reg[29]
  -------------------------------------------------------------------
                         required time                         28.062    
                         arrival time                         -23.200    
  -------------------------------------------------------------------
                         slack                                  4.862    

Slack (MET) :             4.877ns  (required time - arrival time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/CU/instructionReg_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        8.084ns  (logic 1.146ns (14.176%)  route 6.938ns (85.824%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        3.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.985ns = ( 27.985 - 20.000 ) 
    Source Clock Delay      (SCD):    5.142ns = ( 15.142 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.621    15.142    externalClk_IBUF_BUFG
    SLICE_X64Y63         FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDRE (Prop_fdre_C_Q)         0.518    15.660 r  programmingModeReg_reg/Q
                         net (fo=42, routed)          3.741    19.401    CPU_Core_inst/ALU_inst/instructionReg_reg[21]
    SLICE_X53Y73         LUT3 (Prop_lut3_I0_O)        0.152    19.553 r  CPU_Core_inst/ALU_inst/instructionReg[28]_i_2/O
                         net (fo=6, routed)           1.733    21.286    CPU_Core_inst/ALU_inst/instructionReg[28]_i_2_n_0
    SLICE_X55Y77         LUT5 (Prop_lut5_I0_O)        0.326    21.612 r  CPU_Core_inst/ALU_inst/instructionReg[31]_i_3/O
                         net (fo=3, routed)           1.464    23.076    CPU_Core_inst/ALU_inst/instructionReg[31]_i_3_n_0
    SLICE_X56Y79         LUT3 (Prop_lut3_I0_O)        0.150    23.226 r  CPU_Core_inst/ALU_inst/instructionReg[30]_i_1/O
                         net (fo=1, routed)           0.000    23.226    CPU_Core_inst/CU/instructionReg_reg[31]_0[27]
    SLICE_X56Y79         FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.432    27.985    CPU_Core_inst/CU/sysClk_BUFG
    SLICE_X56Y79         FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[30]/C
                         clock pessimism              0.180    28.165    
                         clock uncertainty           -0.180    27.985    
    SLICE_X56Y79         FDCE (Setup_fdce_C_D)        0.118    28.103    CPU_Core_inst/CU/instructionReg_reg[30]
  -------------------------------------------------------------------
                         required time                         28.103    
                         arrival time                         -23.226    
  -------------------------------------------------------------------
                         slack                                  4.877    

Slack (MET) :             4.908ns  (required time - arrival time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/clockController_inst/countCyclesRegister_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        7.573ns  (logic 0.670ns (8.847%)  route 6.903ns (91.153%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.994ns = ( 27.994 - 20.000 ) 
    Source Clock Delay      (SCD):    5.142ns = ( 15.142 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.621    15.142    externalClk_IBUF_BUFG
    SLICE_X64Y63         FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDRE (Prop_fdre_C_Q)         0.518    15.660 f  programmingModeReg_reg/Q
                         net (fo=42, routed)          3.240    18.900    internalClockGenerator_inst/countCyclesRegister_reg[0]
    SLICE_X62Y63         LUT3 (Prop_lut3_I2_O)        0.152    19.052 r  internalClockGenerator_inst/countCyclesRegister[0]_i_1/O
                         net (fo=32, routed)          3.663    22.715    memoryMapping_inst/clockController_inst/countCyclesRegister
    SLICE_X52Y58         FDCE                                         r  memoryMapping_inst/clockController_inst/countCyclesRegister_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.441    27.994    memoryMapping_inst/clockController_inst/CLK
    SLICE_X52Y58         FDCE                                         r  memoryMapping_inst/clockController_inst/countCyclesRegister_reg[0]/C
                         clock pessimism              0.180    28.174    
                         clock uncertainty           -0.180    27.994    
    SLICE_X52Y58         FDCE (Setup_fdce_C_CE)      -0.371    27.623    memoryMapping_inst/clockController_inst/countCyclesRegister_reg[0]
  -------------------------------------------------------------------
                         required time                         27.623    
                         arrival time                         -22.715    
  -------------------------------------------------------------------
                         slack                                  4.908    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/CU/instructionReg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.127ns  (logic 0.209ns (9.826%)  route 1.918ns (90.174%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.662ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.378ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.589     1.472    externalClk_IBUF_BUFG
    SLICE_X64Y63         FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDRE (Prop_fdre_C_Q)         0.164     1.636 f  programmingModeReg_reg/Q
                         net (fo=42, routed)          1.535     3.172    CPU_Core_inst/ALU_inst/instructionReg_reg[21]
    SLICE_X56Y77         LUT3 (Prop_lut3_I0_O)        0.045     3.217 r  CPU_Core_inst/ALU_inst/instructionReg[31]_i_2/O
                         net (fo=1, routed)           0.382     3.599    CPU_Core_inst/CU/instructionReg_reg[31]_0[28]
    SLICE_X56Y78         FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.822     3.378    CPU_Core_inst/CU/sysClk_BUFG
    SLICE_X56Y78         FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[31]/C
                         clock pessimism             -0.244     3.134    
                         clock uncertainty            0.180     3.314    
    SLICE_X56Y78         FDCE (Hold_fdce_C_D)         0.060     3.374    CPU_Core_inst/CU/instructionReg_reg[31]
  -------------------------------------------------------------------
                         required time                         -3.374    
                         arrival time                           3.599    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/clockController_inst/alteredClkRegister_reg/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 0.209ns (9.229%)  route 2.056ns (90.771%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.696ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.412ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.589     1.472    externalClk_IBUF_BUFG
    SLICE_X64Y63         FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  programmingModeReg_reg/Q
                         net (fo=42, routed)          2.056     3.692    memoryMapping_inst/clockController_inst/alteredClkRegister_reg_0
    SLICE_X59Y64         LUT6 (Prop_lut6_I0_O)        0.045     3.737 r  memoryMapping_inst/clockController_inst/alteredClkRegister_i_2/O
                         net (fo=1, routed)           0.000     3.737    memoryMapping_inst/clockController_inst/alteredClkRegister_i_2_n_0
    SLICE_X59Y64         FDCE                                         r  memoryMapping_inst/clockController_inst/alteredClkRegister_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.856     3.412    memoryMapping_inst/clockController_inst/CLK
    SLICE_X59Y64         FDCE                                         r  memoryMapping_inst/clockController_inst/alteredClkRegister_reg/C
                         clock pessimism             -0.244     3.168    
                         clock uncertainty            0.180     3.348    
    SLICE_X59Y64         FDCE (Hold_fdce_C_D)         0.091     3.439    memoryMapping_inst/clockController_inst/alteredClkRegister_reg
  -------------------------------------------------------------------
                         required time                         -3.439    
                         arrival time                           3.737    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/CU/instructionReg_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.372ns  (logic 0.209ns (8.812%)  route 2.163ns (91.188%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.658ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.374ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.589     1.472    externalClk_IBUF_BUFG
    SLICE_X64Y63         FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDRE (Prop_fdre_C_Q)         0.164     1.636 f  programmingModeReg_reg/Q
                         net (fo=42, routed)          2.163     3.799    CPU_Core_inst/ALU_inst/instructionReg_reg[21]
    SLICE_X56Y75         LUT6 (Prop_lut6_I0_O)        0.045     3.844 r  CPU_Core_inst/ALU_inst/instructionReg[20]_i_1/O
                         net (fo=1, routed)           0.000     3.844    CPU_Core_inst/CU/instructionReg_reg[31]_0[17]
    SLICE_X56Y75         FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.818     3.374    CPU_Core_inst/CU/sysClk_BUFG
    SLICE_X56Y75         FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[20]/C
                         clock pessimism             -0.244     3.130    
                         clock uncertainty            0.180     3.310    
    SLICE_X56Y75         FDCE (Hold_fdce_C_D)         0.121     3.431    CPU_Core_inst/CU/instructionReg_reg[20]
  -------------------------------------------------------------------
                         required time                         -3.431    
                         arrival time                           3.844    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/CU/instructionReg_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.321ns  (logic 0.209ns (9.004%)  route 2.112ns (90.996%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.670ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.386ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.589     1.472    externalClk_IBUF_BUFG
    SLICE_X64Y63         FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDRE (Prop_fdre_C_Q)         0.164     1.636 f  programmingModeReg_reg/Q
                         net (fo=42, routed)          1.449     3.086    CPU_Core_inst/CU/reset_reg
    SLICE_X58Y87         LUT5 (Prop_lut5_I4_O)        0.045     3.131 r  CPU_Core_inst/CU/instructionReg[17]_i_1/O
                         net (fo=1, routed)           0.663     3.793    CPU_Core_inst/CU/instructionReg_nxt[17]
    SLICE_X57Y87         FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.830     3.386    CPU_Core_inst/CU/sysClk_BUFG
    SLICE_X57Y87         FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[17]/C
                         clock pessimism             -0.244     3.142    
                         clock uncertainty            0.180     3.322    
    SLICE_X57Y87         FDCE (Hold_fdce_C_D)         0.003     3.325    CPU_Core_inst/CU/instructionReg_reg[17]
  -------------------------------------------------------------------
                         required time                         -3.325    
                         arrival time                           3.793    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/CU/instructionReg_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.462ns  (logic 0.209ns (8.489%)  route 2.253ns (91.511%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.659ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.375ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.589     1.472    externalClk_IBUF_BUFG
    SLICE_X64Y63         FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDRE (Prop_fdre_C_Q)         0.164     1.636 f  programmingModeReg_reg/Q
                         net (fo=42, routed)          2.253     3.889    CPU_Core_inst/ALU_inst/instructionReg_reg[21]
    SLICE_X54Y76         LUT6 (Prop_lut6_I4_O)        0.045     3.934 r  CPU_Core_inst/ALU_inst/instructionReg[21]_i_1/O
                         net (fo=1, routed)           0.000     3.934    CPU_Core_inst/CU/instructionReg_reg[31]_0[18]
    SLICE_X54Y76         FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.819     3.375    CPU_Core_inst/CU/sysClk_BUFG
    SLICE_X54Y76         FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[21]/C
                         clock pessimism             -0.244     3.131    
                         clock uncertainty            0.180     3.311    
    SLICE_X54Y76         FDCE (Hold_fdce_C_D)         0.120     3.431    CPU_Core_inst/CU/instructionReg_reg[21]
  -------------------------------------------------------------------
                         required time                         -3.431    
                         arrival time                           3.934    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/CU/instructionReg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.462ns  (logic 0.254ns (10.315%)  route 2.208ns (89.685%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.658ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.374ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.589     1.472    externalClk_IBUF_BUFG
    SLICE_X64Y63         FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDRE (Prop_fdre_C_Q)         0.164     1.636 f  programmingModeReg_reg/Q
                         net (fo=42, routed)          1.611     3.248    CPU_Core_inst/CU/reset_reg
    SLICE_X55Y78         LUT4 (Prop_lut4_I0_O)        0.045     3.293 f  CPU_Core_inst/CU/instructionReg[18]_i_2/O
                         net (fo=6, routed)           0.597     3.890    CPU_Core_inst/ALU_inst/instructionReg_reg[11]
    SLICE_X54Y75         LUT6 (Prop_lut6_I0_O)        0.045     3.935 r  CPU_Core_inst/ALU_inst/instructionReg[18]_i_1/O
                         net (fo=1, routed)           0.000     3.935    CPU_Core_inst/CU/instructionReg_reg[31]_0[15]
    SLICE_X54Y75         FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.818     3.374    CPU_Core_inst/CU/sysClk_BUFG
    SLICE_X54Y75         FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[18]/C
                         clock pessimism             -0.244     3.130    
                         clock uncertainty            0.180     3.310    
    SLICE_X54Y75         FDCE (Hold_fdce_C_D)         0.121     3.431    CPU_Core_inst/CU/instructionReg_reg[18]
  -------------------------------------------------------------------
                         required time                         -3.431    
                         arrival time                           3.935    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/CU/instructionReg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.464ns  (logic 0.254ns (10.307%)  route 2.210ns (89.693%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.658ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.374ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.589     1.472    externalClk_IBUF_BUFG
    SLICE_X64Y63         FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDRE (Prop_fdre_C_Q)         0.164     1.636 f  programmingModeReg_reg/Q
                         net (fo=42, routed)          1.611     3.248    CPU_Core_inst/CU/reset_reg
    SLICE_X55Y78         LUT4 (Prop_lut4_I0_O)        0.045     3.293 f  CPU_Core_inst/CU/instructionReg[18]_i_2/O
                         net (fo=6, routed)           0.599     3.892    CPU_Core_inst/ALU_inst/instructionReg_reg[11]
    SLICE_X54Y75         LUT6 (Prop_lut6_I0_O)        0.045     3.937 r  CPU_Core_inst/ALU_inst/instructionReg[13]_i_1/O
                         net (fo=1, routed)           0.000     3.937    CPU_Core_inst/CU/instructionReg_reg[31]_0[12]
    SLICE_X54Y75         FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.818     3.374    CPU_Core_inst/CU/sysClk_BUFG
    SLICE_X54Y75         FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[13]/C
                         clock pessimism             -0.244     3.130    
                         clock uncertainty            0.180     3.310    
    SLICE_X54Y75         FDCE (Hold_fdce_C_D)         0.120     3.430    CPU_Core_inst/CU/instructionReg_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.430    
                         arrival time                           3.937    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/CU/instructionReg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.473ns  (logic 0.254ns (10.273%)  route 2.219ns (89.727%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.661ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.377ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.589     1.472    externalClk_IBUF_BUFG
    SLICE_X64Y63         FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDRE (Prop_fdre_C_Q)         0.164     1.636 f  programmingModeReg_reg/Q
                         net (fo=42, routed)          1.611     3.248    CPU_Core_inst/CU/reset_reg
    SLICE_X55Y78         LUT4 (Prop_lut4_I0_O)        0.045     3.293 f  CPU_Core_inst/CU/instructionReg[18]_i_2/O
                         net (fo=6, routed)           0.607     3.900    CPU_Core_inst/ALU_inst/instructionReg_reg[11]
    SLICE_X54Y77         LUT6 (Prop_lut6_I0_O)        0.045     3.945 r  CPU_Core_inst/ALU_inst/instructionReg[15]_i_1/O
                         net (fo=1, routed)           0.000     3.945    CPU_Core_inst/CU/instructionReg_reg[31]_0[14]
    SLICE_X54Y77         FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.821     3.377    CPU_Core_inst/CU/sysClk_BUFG
    SLICE_X54Y77         FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[15]/C
                         clock pessimism             -0.244     3.133    
                         clock uncertainty            0.180     3.313    
    SLICE_X54Y77         FDCE (Hold_fdce_C_D)         0.121     3.434    CPU_Core_inst/CU/instructionReg_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.434    
                         arrival time                           3.945    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/CU/instructionReg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.475ns  (logic 0.254ns (10.265%)  route 2.221ns (89.735%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        1.661ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.377ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.589     1.472    externalClk_IBUF_BUFG
    SLICE_X64Y63         FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDRE (Prop_fdre_C_Q)         0.164     1.636 f  programmingModeReg_reg/Q
                         net (fo=42, routed)          1.611     3.248    CPU_Core_inst/CU/reset_reg
    SLICE_X55Y78         LUT4 (Prop_lut4_I0_O)        0.045     3.293 f  CPU_Core_inst/CU/instructionReg[18]_i_2/O
                         net (fo=6, routed)           0.609     3.902    CPU_Core_inst/ALU_inst/instructionReg_reg[11]
    SLICE_X54Y77         LUT5 (Prop_lut5_I0_O)        0.045     3.947 r  CPU_Core_inst/ALU_inst/instructionReg[11]_i_1/O
                         net (fo=1, routed)           0.000     3.947    CPU_Core_inst/CU/instructionReg_reg[31]_0[10]
    SLICE_X54Y77         FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.821     3.377    CPU_Core_inst/CU/sysClk_BUFG
    SLICE_X54Y77         FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[11]/C
                         clock pessimism             -0.244     3.133    
                         clock uncertainty            0.180     3.313    
    SLICE_X54Y77         FDCE (Hold_fdce_C_D)         0.120     3.433    CPU_Core_inst/CU/instructionReg_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.433    
                         arrival time                           3.947    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/CU/instructionReg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.446ns  (logic 0.254ns (10.385%)  route 2.192ns (89.615%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.659ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.375ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.589     1.472    externalClk_IBUF_BUFG
    SLICE_X64Y63         FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  programmingModeReg_reg/Q
                         net (fo=42, routed)          1.593     3.230    CPU_Core_inst/CU/reset_reg
    SLICE_X56Y75         LUT6 (Prop_lut6_I2_O)        0.045     3.275 r  CPU_Core_inst/CU/instructionReg[14]_i_5/O
                         net (fo=4, routed)           0.599     3.873    CPU_Core_inst/ALU_inst/instructionReg_reg[11]_0
    SLICE_X55Y76         LUT5 (Prop_lut5_I3_O)        0.045     3.918 r  CPU_Core_inst/ALU_inst/instructionReg[7]_i_1/O
                         net (fo=1, routed)           0.000     3.918    CPU_Core_inst/CU/instructionReg_reg[31]_0[7]
    SLICE_X55Y76         FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.819     3.375    CPU_Core_inst/CU/sysClk_BUFG
    SLICE_X55Y76         FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[7]/C
                         clock pessimism             -0.244     3.131    
                         clock uncertainty            0.180     3.311    
    SLICE_X55Y76         FDCE (Hold_fdce_C_D)         0.091     3.402    CPU_Core_inst/CU/instructionReg_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.402    
                         arrival time                           3.918    
  -------------------------------------------------------------------
                         slack                                  0.516    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  VGA_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.326ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Controller_inst/verticalCount2_reg[5]/CLR
                            (recovery check against rising-edge clock VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (VGA_clk rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        12.316ns  (logic 0.456ns (3.703%)  route 11.860ns (96.297%))
  Logic Levels:           0  
  Clock Path Skew:        3.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.008ns = ( 48.008 - 40.000 ) 
    Source Clock Delay      (SCD):    5.128ns = ( 35.128 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  externalClk (IN)
                         net (fo=0)                   0.000    30.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.607    35.128    externalClk_IBUF_BUFG
    SLICE_X58Y76         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDSE (Prop_fdse_C_Q)         0.456    35.584 f  reset_reg/Q
                         net (fo=3417, routed)       11.860    47.444    VGA_Controller_inst/AR[0]
    SLICE_X15Y46         FDCE                                         f  VGA_Controller_inst/verticalCount2_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.450    48.008    VGA_Controller_inst/CLK
    SLICE_X15Y46         FDCE                                         r  VGA_Controller_inst/verticalCount2_reg[5]/C
                         clock pessimism              0.180    48.188    
                         clock uncertainty           -0.190    47.998    
    SLICE_X15Y46         FDCE (Recov_fdce_C_CLR)     -0.405    47.593    VGA_Controller_inst/verticalCount2_reg[5]
  -------------------------------------------------------------------
                         required time                         47.593    
                         arrival time                         -47.444    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Controller_inst/verticalCount2_reg[6]/CLR
                            (recovery check against rising-edge clock VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (VGA_clk rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        12.316ns  (logic 0.456ns (3.703%)  route 11.860ns (96.297%))
  Logic Levels:           0  
  Clock Path Skew:        3.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.008ns = ( 48.008 - 40.000 ) 
    Source Clock Delay      (SCD):    5.128ns = ( 35.128 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  externalClk (IN)
                         net (fo=0)                   0.000    30.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.607    35.128    externalClk_IBUF_BUFG
    SLICE_X58Y76         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDSE (Prop_fdse_C_Q)         0.456    35.584 f  reset_reg/Q
                         net (fo=3417, routed)       11.860    47.444    VGA_Controller_inst/AR[0]
    SLICE_X15Y46         FDCE                                         f  VGA_Controller_inst/verticalCount2_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.450    48.008    VGA_Controller_inst/CLK
    SLICE_X15Y46         FDCE                                         r  VGA_Controller_inst/verticalCount2_reg[6]/C
                         clock pessimism              0.180    48.188    
                         clock uncertainty           -0.190    47.998    
    SLICE_X15Y46         FDCE (Recov_fdce_C_CLR)     -0.405    47.593    VGA_Controller_inst/verticalCount2_reg[6]
  -------------------------------------------------------------------
                         required time                         47.593    
                         arrival time                         -47.444    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Controller_inst/verticalCount2_reg[7]/CLR
                            (recovery check against rising-edge clock VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (VGA_clk rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        12.316ns  (logic 0.456ns (3.703%)  route 11.860ns (96.297%))
  Logic Levels:           0  
  Clock Path Skew:        3.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.008ns = ( 48.008 - 40.000 ) 
    Source Clock Delay      (SCD):    5.128ns = ( 35.128 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  externalClk (IN)
                         net (fo=0)                   0.000    30.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.607    35.128    externalClk_IBUF_BUFG
    SLICE_X58Y76         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDSE (Prop_fdse_C_Q)         0.456    35.584 f  reset_reg/Q
                         net (fo=3417, routed)       11.860    47.444    VGA_Controller_inst/AR[0]
    SLICE_X15Y46         FDCE                                         f  VGA_Controller_inst/verticalCount2_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.450    48.008    VGA_Controller_inst/CLK
    SLICE_X15Y46         FDCE                                         r  VGA_Controller_inst/verticalCount2_reg[7]/C
                         clock pessimism              0.180    48.188    
                         clock uncertainty           -0.190    47.998    
    SLICE_X15Y46         FDCE (Recov_fdce_C_CLR)     -0.405    47.593    VGA_Controller_inst/verticalCount2_reg[7]
  -------------------------------------------------------------------
                         required time                         47.593    
                         arrival time                         -47.444    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Controller_inst/verticalCount2_reg[8]/CLR
                            (recovery check against rising-edge clock VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (VGA_clk rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        12.316ns  (logic 0.456ns (3.703%)  route 11.860ns (96.297%))
  Logic Levels:           0  
  Clock Path Skew:        3.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.008ns = ( 48.008 - 40.000 ) 
    Source Clock Delay      (SCD):    5.128ns = ( 35.128 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  externalClk (IN)
                         net (fo=0)                   0.000    30.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.607    35.128    externalClk_IBUF_BUFG
    SLICE_X58Y76         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDSE (Prop_fdse_C_Q)         0.456    35.584 f  reset_reg/Q
                         net (fo=3417, routed)       11.860    47.444    VGA_Controller_inst/AR[0]
    SLICE_X15Y46         FDCE                                         f  VGA_Controller_inst/verticalCount2_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.450    48.008    VGA_Controller_inst/CLK
    SLICE_X15Y46         FDCE                                         r  VGA_Controller_inst/verticalCount2_reg[8]/C
                         clock pessimism              0.180    48.188    
                         clock uncertainty           -0.190    47.998    
    SLICE_X15Y46         FDCE (Recov_fdce_C_CLR)     -0.405    47.593    VGA_Controller_inst/verticalCount2_reg[8]
  -------------------------------------------------------------------
                         required time                         47.593    
                         arrival time                         -47.444    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             7.031ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Controller_inst/horizontalCount1_reg[2]/CLR
                            (recovery check against rising-edge clock VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (VGA_clk rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.435ns  (logic 0.456ns (8.390%)  route 4.979ns (91.610%))
  Logic Levels:           0  
  Clock Path Skew:        3.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.009ns = ( 48.009 - 40.000 ) 
    Source Clock Delay      (SCD):    5.128ns = ( 35.128 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  externalClk (IN)
                         net (fo=0)                   0.000    30.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.607    35.128    externalClk_IBUF_BUFG
    SLICE_X58Y76         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDSE (Prop_fdse_C_Q)         0.456    35.584 f  reset_reg/Q
                         net (fo=3417, routed)        4.979    40.563    VGA_Controller_inst/AR[0]
    SLICE_X11Y44         FDCE                                         f  VGA_Controller_inst/horizontalCount1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.451    48.009    VGA_Controller_inst/CLK
    SLICE_X11Y44         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[2]/C
                         clock pessimism              0.180    48.189    
                         clock uncertainty           -0.190    47.999    
    SLICE_X11Y44         FDCE (Recov_fdce_C_CLR)     -0.405    47.594    VGA_Controller_inst/horizontalCount1_reg[2]
  -------------------------------------------------------------------
                         required time                         47.594    
                         arrival time                         -40.563    
  -------------------------------------------------------------------
                         slack                                  7.031    

Slack (MET) :             7.031ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Controller_inst/horizontalCount1_reg[3]/CLR
                            (recovery check against rising-edge clock VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (VGA_clk rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.435ns  (logic 0.456ns (8.390%)  route 4.979ns (91.610%))
  Logic Levels:           0  
  Clock Path Skew:        3.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.009ns = ( 48.009 - 40.000 ) 
    Source Clock Delay      (SCD):    5.128ns = ( 35.128 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  externalClk (IN)
                         net (fo=0)                   0.000    30.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.607    35.128    externalClk_IBUF_BUFG
    SLICE_X58Y76         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDSE (Prop_fdse_C_Q)         0.456    35.584 f  reset_reg/Q
                         net (fo=3417, routed)        4.979    40.563    VGA_Controller_inst/AR[0]
    SLICE_X11Y44         FDCE                                         f  VGA_Controller_inst/horizontalCount1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.451    48.009    VGA_Controller_inst/CLK
    SLICE_X11Y44         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[3]/C
                         clock pessimism              0.180    48.189    
                         clock uncertainty           -0.190    47.999    
    SLICE_X11Y44         FDCE (Recov_fdce_C_CLR)     -0.405    47.594    VGA_Controller_inst/horizontalCount1_reg[3]
  -------------------------------------------------------------------
                         required time                         47.594    
                         arrival time                         -40.563    
  -------------------------------------------------------------------
                         slack                                  7.031    

Slack (MET) :             7.075ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Controller_inst/horizontalCount1_reg[1]/CLR
                            (recovery check against rising-edge clock VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (VGA_clk rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.435ns  (logic 0.456ns (8.390%)  route 4.979ns (91.610%))
  Logic Levels:           0  
  Clock Path Skew:        3.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.009ns = ( 48.009 - 40.000 ) 
    Source Clock Delay      (SCD):    5.128ns = ( 35.128 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  externalClk (IN)
                         net (fo=0)                   0.000    30.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.607    35.128    externalClk_IBUF_BUFG
    SLICE_X58Y76         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDSE (Prop_fdse_C_Q)         0.456    35.584 f  reset_reg/Q
                         net (fo=3417, routed)        4.979    40.563    VGA_Controller_inst/AR[0]
    SLICE_X10Y44         FDCE                                         f  VGA_Controller_inst/horizontalCount1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.451    48.009    VGA_Controller_inst/CLK
    SLICE_X10Y44         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[1]/C
                         clock pessimism              0.180    48.189    
                         clock uncertainty           -0.190    47.999    
    SLICE_X10Y44         FDCE (Recov_fdce_C_CLR)     -0.361    47.638    VGA_Controller_inst/horizontalCount1_reg[1]
  -------------------------------------------------------------------
                         required time                         47.638    
                         arrival time                         -40.563    
  -------------------------------------------------------------------
                         slack                                  7.075    

Slack (MET) :             7.075ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Controller_inst/horizontalCount1_reg[6]/CLR
                            (recovery check against rising-edge clock VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (VGA_clk rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.435ns  (logic 0.456ns (8.390%)  route 4.979ns (91.610%))
  Logic Levels:           0  
  Clock Path Skew:        3.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.009ns = ( 48.009 - 40.000 ) 
    Source Clock Delay      (SCD):    5.128ns = ( 35.128 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  externalClk (IN)
                         net (fo=0)                   0.000    30.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.607    35.128    externalClk_IBUF_BUFG
    SLICE_X58Y76         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDSE (Prop_fdse_C_Q)         0.456    35.584 f  reset_reg/Q
                         net (fo=3417, routed)        4.979    40.563    VGA_Controller_inst/AR[0]
    SLICE_X10Y44         FDCE                                         f  VGA_Controller_inst/horizontalCount1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.451    48.009    VGA_Controller_inst/CLK
    SLICE_X10Y44         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[6]/C
                         clock pessimism              0.180    48.189    
                         clock uncertainty           -0.190    47.999    
    SLICE_X10Y44         FDCE (Recov_fdce_C_CLR)     -0.361    47.638    VGA_Controller_inst/horizontalCount1_reg[6]
  -------------------------------------------------------------------
                         required time                         47.638    
                         arrival time                         -40.563    
  -------------------------------------------------------------------
                         slack                                  7.075    

Slack (MET) :             7.085ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Controller_inst/horizontalCount2_reg[8]/CLR
                            (recovery check against rising-edge clock VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (VGA_clk rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.381ns  (logic 0.456ns (8.475%)  route 4.925ns (91.525%))
  Logic Levels:           0  
  Clock Path Skew:        3.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.008ns = ( 48.008 - 40.000 ) 
    Source Clock Delay      (SCD):    5.128ns = ( 35.128 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  externalClk (IN)
                         net (fo=0)                   0.000    30.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.607    35.128    externalClk_IBUF_BUFG
    SLICE_X58Y76         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDSE (Prop_fdse_C_Q)         0.456    35.584 f  reset_reg/Q
                         net (fo=3417, routed)        4.925    40.509    VGA_Controller_inst/AR[0]
    SLICE_X13Y44         FDCE                                         f  VGA_Controller_inst/horizontalCount2_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.450    48.008    VGA_Controller_inst/CLK
    SLICE_X13Y44         FDCE                                         r  VGA_Controller_inst/horizontalCount2_reg[8]/C
                         clock pessimism              0.180    48.188    
                         clock uncertainty           -0.190    47.998    
    SLICE_X13Y44         FDCE (Recov_fdce_C_CLR)     -0.405    47.593    VGA_Controller_inst/horizontalCount2_reg[8]
  -------------------------------------------------------------------
                         required time                         47.593    
                         arrival time                         -40.509    
  -------------------------------------------------------------------
                         slack                                  7.085    

Slack (MET) :             7.085ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Controller_inst/horizontalCount2_reg[9]/CLR
                            (recovery check against rising-edge clock VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (VGA_clk rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.381ns  (logic 0.456ns (8.475%)  route 4.925ns (91.525%))
  Logic Levels:           0  
  Clock Path Skew:        3.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.008ns = ( 48.008 - 40.000 ) 
    Source Clock Delay      (SCD):    5.128ns = ( 35.128 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  externalClk (IN)
                         net (fo=0)                   0.000    30.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.607    35.128    externalClk_IBUF_BUFG
    SLICE_X58Y76         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDSE (Prop_fdse_C_Q)         0.456    35.584 f  reset_reg/Q
                         net (fo=3417, routed)        4.925    40.509    VGA_Controller_inst/AR[0]
    SLICE_X13Y44         FDCE                                         f  VGA_Controller_inst/horizontalCount2_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.450    48.008    VGA_Controller_inst/CLK
    SLICE_X13Y44         FDCE                                         r  VGA_Controller_inst/horizontalCount2_reg[9]/C
                         clock pessimism              0.180    48.188    
                         clock uncertainty           -0.190    47.998    
    SLICE_X13Y44         FDCE (Recov_fdce_C_CLR)     -0.405    47.593    VGA_Controller_inst/horizontalCount2_reg[9]
  -------------------------------------------------------------------
                         required time                         47.593    
                         arrival time                         -40.509    
  -------------------------------------------------------------------
                         slack                                  7.085    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Controller_inst/horizontalCount2_reg[4]/CLR
                            (removal check against rising-edge clock VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.136ns  (logic 0.141ns (6.602%)  route 1.995ns (93.398%))
  Logic Levels:           0  
  Clock Path Skew:        1.687ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.395ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.580     1.463    externalClk_IBUF_BUFG
    SLICE_X58Y76         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDSE (Prop_fdse_C_Q)         0.141     1.604 f  reset_reg/Q
                         net (fo=3417, routed)        1.995     3.599    VGA_Controller_inst/AR[0]
    SLICE_X12Y45         FDCE                                         f  VGA_Controller_inst/horizontalCount2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.836     3.395    VGA_Controller_inst/CLK
    SLICE_X12Y45         FDCE                                         r  VGA_Controller_inst/horizontalCount2_reg[4]/C
                         clock pessimism             -0.244     3.150    
                         clock uncertainty            0.190     3.340    
    SLICE_X12Y45         FDCE (Remov_fdce_C_CLR)     -0.067     3.273    VGA_Controller_inst/horizontalCount2_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.273    
                         arrival time                           3.599    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Controller_inst/horizontalCount2_reg[5]/CLR
                            (removal check against rising-edge clock VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.136ns  (logic 0.141ns (6.602%)  route 1.995ns (93.398%))
  Logic Levels:           0  
  Clock Path Skew:        1.687ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.395ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.580     1.463    externalClk_IBUF_BUFG
    SLICE_X58Y76         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDSE (Prop_fdse_C_Q)         0.141     1.604 f  reset_reg/Q
                         net (fo=3417, routed)        1.995     3.599    VGA_Controller_inst/AR[0]
    SLICE_X12Y45         FDCE                                         f  VGA_Controller_inst/horizontalCount2_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.836     3.395    VGA_Controller_inst/CLK
    SLICE_X12Y45         FDCE                                         r  VGA_Controller_inst/horizontalCount2_reg[5]/C
                         clock pessimism             -0.244     3.150    
                         clock uncertainty            0.190     3.340    
    SLICE_X12Y45         FDCE (Remov_fdce_C_CLR)     -0.067     3.273    VGA_Controller_inst/horizontalCount2_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.273    
                         arrival time                           3.599    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Controller_inst/verticalCount2_reg[9]/CLR
                            (removal check against rising-edge clock VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.173ns  (logic 0.141ns (6.487%)  route 2.032ns (93.513%))
  Logic Levels:           0  
  Clock Path Skew:        1.688ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.396ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.580     1.463    externalClk_IBUF_BUFG
    SLICE_X58Y76         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDSE (Prop_fdse_C_Q)         0.141     1.604 f  reset_reg/Q
                         net (fo=3417, routed)        2.032     3.637    VGA_Controller_inst/AR[0]
    SLICE_X12Y47         FDCE                                         f  VGA_Controller_inst/verticalCount2_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.837     3.396    VGA_Controller_inst/CLK
    SLICE_X12Y47         FDCE                                         r  VGA_Controller_inst/verticalCount2_reg[9]/C
                         clock pessimism             -0.244     3.151    
                         clock uncertainty            0.190     3.341    
    SLICE_X12Y47         FDCE (Remov_fdce_C_CLR)     -0.067     3.274    VGA_Controller_inst/verticalCount2_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.274    
                         arrival time                           3.637    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Controller_inst/verticalCount3_reg[2]/CLR
                            (removal check against rising-edge clock VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.173ns  (logic 0.141ns (6.487%)  route 2.032ns (93.513%))
  Logic Levels:           0  
  Clock Path Skew:        1.688ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.396ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.580     1.463    externalClk_IBUF_BUFG
    SLICE_X58Y76         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDSE (Prop_fdse_C_Q)         0.141     1.604 f  reset_reg/Q
                         net (fo=3417, routed)        2.032     3.637    VGA_Controller_inst/AR[0]
    SLICE_X12Y47         FDCE                                         f  VGA_Controller_inst/verticalCount3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.837     3.396    VGA_Controller_inst/CLK
    SLICE_X12Y47         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[2]/C
                         clock pessimism             -0.244     3.151    
                         clock uncertainty            0.190     3.341    
    SLICE_X12Y47         FDCE (Remov_fdce_C_CLR)     -0.067     3.274    VGA_Controller_inst/verticalCount3_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.274    
                         arrival time                           3.637    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Controller_inst/verticalCount3_reg[4]/CLR
                            (removal check against rising-edge clock VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.173ns  (logic 0.141ns (6.487%)  route 2.032ns (93.513%))
  Logic Levels:           0  
  Clock Path Skew:        1.688ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.396ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.580     1.463    externalClk_IBUF_BUFG
    SLICE_X58Y76         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDSE (Prop_fdse_C_Q)         0.141     1.604 f  reset_reg/Q
                         net (fo=3417, routed)        2.032     3.637    VGA_Controller_inst/AR[0]
    SLICE_X12Y47         FDCE                                         f  VGA_Controller_inst/verticalCount3_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.837     3.396    VGA_Controller_inst/CLK
    SLICE_X12Y47         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[4]/C
                         clock pessimism             -0.244     3.151    
                         clock uncertainty            0.190     3.341    
    SLICE_X12Y47         FDCE (Remov_fdce_C_CLR)     -0.067     3.274    VGA_Controller_inst/verticalCount3_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.274    
                         arrival time                           3.637    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Controller_inst/verticalCount3_reg[9]/CLR
                            (removal check against rising-edge clock VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.173ns  (logic 0.141ns (6.487%)  route 2.032ns (93.513%))
  Logic Levels:           0  
  Clock Path Skew:        1.688ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.396ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.580     1.463    externalClk_IBUF_BUFG
    SLICE_X58Y76         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDSE (Prop_fdse_C_Q)         0.141     1.604 f  reset_reg/Q
                         net (fo=3417, routed)        2.032     3.637    VGA_Controller_inst/AR[0]
    SLICE_X12Y47         FDCE                                         f  VGA_Controller_inst/verticalCount3_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.837     3.396    VGA_Controller_inst/CLK
    SLICE_X12Y47         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[9]/C
                         clock pessimism             -0.244     3.151    
                         clock uncertainty            0.190     3.341    
    SLICE_X12Y47         FDCE (Remov_fdce_C_CLR)     -0.067     3.274    VGA_Controller_inst/verticalCount3_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.274    
                         arrival time                           3.637    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Controller_inst/verticalCount1_reg[5]/CLR
                            (removal check against rising-edge clock VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.187ns  (logic 0.141ns (6.447%)  route 2.046ns (93.553%))
  Logic Levels:           0  
  Clock Path Skew:        1.687ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.395ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.580     1.463    externalClk_IBUF_BUFG
    SLICE_X58Y76         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDSE (Prop_fdse_C_Q)         0.141     1.604 f  reset_reg/Q
                         net (fo=3417, routed)        2.046     3.650    VGA_Controller_inst/AR[0]
    SLICE_X10Y46         FDCE                                         f  VGA_Controller_inst/verticalCount1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.836     3.395    VGA_Controller_inst/CLK
    SLICE_X10Y46         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[5]/C
                         clock pessimism             -0.244     3.150    
                         clock uncertainty            0.190     3.340    
    SLICE_X10Y46         FDCE (Remov_fdce_C_CLR)     -0.067     3.273    VGA_Controller_inst/verticalCount1_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.273    
                         arrival time                           3.650    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Controller_inst/verticalCount1_reg[6]/CLR
                            (removal check against rising-edge clock VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.187ns  (logic 0.141ns (6.447%)  route 2.046ns (93.553%))
  Logic Levels:           0  
  Clock Path Skew:        1.687ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.395ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.580     1.463    externalClk_IBUF_BUFG
    SLICE_X58Y76         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDSE (Prop_fdse_C_Q)         0.141     1.604 f  reset_reg/Q
                         net (fo=3417, routed)        2.046     3.650    VGA_Controller_inst/AR[0]
    SLICE_X10Y46         FDCE                                         f  VGA_Controller_inst/verticalCount1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.836     3.395    VGA_Controller_inst/CLK
    SLICE_X10Y46         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[6]/C
                         clock pessimism             -0.244     3.150    
                         clock uncertainty            0.190     3.340    
    SLICE_X10Y46         FDCE (Remov_fdce_C_CLR)     -0.067     3.273    VGA_Controller_inst/verticalCount1_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.273    
                         arrival time                           3.650    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Controller_inst/verticalCount1_reg[7]/CLR
                            (removal check against rising-edge clock VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.187ns  (logic 0.141ns (6.447%)  route 2.046ns (93.553%))
  Logic Levels:           0  
  Clock Path Skew:        1.687ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.395ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.580     1.463    externalClk_IBUF_BUFG
    SLICE_X58Y76         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDSE (Prop_fdse_C_Q)         0.141     1.604 f  reset_reg/Q
                         net (fo=3417, routed)        2.046     3.650    VGA_Controller_inst/AR[0]
    SLICE_X10Y46         FDCE                                         f  VGA_Controller_inst/verticalCount1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.836     3.395    VGA_Controller_inst/CLK
    SLICE_X10Y46         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[7]/C
                         clock pessimism             -0.244     3.150    
                         clock uncertainty            0.190     3.340    
    SLICE_X10Y46         FDCE (Remov_fdce_C_CLR)     -0.067     3.273    VGA_Controller_inst/verticalCount1_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.273    
                         arrival time                           3.650    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Controller_inst/verticalCount1_reg[8]/CLR
                            (removal check against rising-edge clock VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.187ns  (logic 0.141ns (6.447%)  route 2.046ns (93.553%))
  Logic Levels:           0  
  Clock Path Skew:        1.687ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.395ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.580     1.463    externalClk_IBUF_BUFG
    SLICE_X58Y76         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDSE (Prop_fdse_C_Q)         0.141     1.604 f  reset_reg/Q
                         net (fo=3417, routed)        2.046     3.650    VGA_Controller_inst/AR[0]
    SLICE_X10Y46         FDCE                                         f  VGA_Controller_inst/verticalCount1_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.836     3.395    VGA_Controller_inst/CLK
    SLICE_X10Y46         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[8]/C
                         clock pessimism             -0.244     3.150    
                         clock uncertainty            0.190     3.340    
    SLICE_X10Y46         FDCE (Remov_fdce_C_CLR)     -0.067     3.273    VGA_Controller_inst/verticalCount1_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.273    
                         arrival time                           3.650    
  -------------------------------------------------------------------
                         slack                                  0.377    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sysClk

Setup :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/serialInterface_inst/receiveFIFO_reg_reg[13][4]/CLR
                            (recovery check against rising-edge clock sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        12.453ns  (logic 0.456ns (3.662%)  route 11.997ns (96.338%))
  Logic Levels:           0  
  Clock Path Skew:        3.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.999ns = ( 27.999 - 20.000 ) 
    Source Clock Delay      (SCD):    5.128ns = ( 15.128 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.607    15.128    externalClk_IBUF_BUFG
    SLICE_X58Y76         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDSE (Prop_fdse_C_Q)         0.456    15.584 f  reset_reg/Q
                         net (fo=3417, routed)       11.997    27.581    memoryMapping_inst/serialInterface_inst/AR[0]
    SLICE_X34Y47         FDCE                                         f  memoryMapping_inst/serialInterface_inst/receiveFIFO_reg_reg[13][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.445    27.999    memoryMapping_inst/serialInterface_inst/CLK
    SLICE_X34Y47         FDCE                                         r  memoryMapping_inst/serialInterface_inst/receiveFIFO_reg_reg[13][4]/C
                         clock pessimism              0.180    28.179    
                         clock uncertainty           -0.180    27.999    
    SLICE_X34Y47         FDCE (Recov_fdce_C_CLR)     -0.361    27.638    memoryMapping_inst/serialInterface_inst/receiveFIFO_reg_reg[13][4]
  -------------------------------------------------------------------
                         required time                         27.638    
                         arrival time                         -27.581    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/serialInterface_inst/receiveFIFO_reg_reg[13][6]/CLR
                            (recovery check against rising-edge clock sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        12.453ns  (logic 0.456ns (3.662%)  route 11.997ns (96.338%))
  Logic Levels:           0  
  Clock Path Skew:        3.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.999ns = ( 27.999 - 20.000 ) 
    Source Clock Delay      (SCD):    5.128ns = ( 15.128 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.607    15.128    externalClk_IBUF_BUFG
    SLICE_X58Y76         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDSE (Prop_fdse_C_Q)         0.456    15.584 f  reset_reg/Q
                         net (fo=3417, routed)       11.997    27.581    memoryMapping_inst/serialInterface_inst/AR[0]
    SLICE_X34Y47         FDCE                                         f  memoryMapping_inst/serialInterface_inst/receiveFIFO_reg_reg[13][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.445    27.999    memoryMapping_inst/serialInterface_inst/CLK
    SLICE_X34Y47         FDCE                                         r  memoryMapping_inst/serialInterface_inst/receiveFIFO_reg_reg[13][6]/C
                         clock pessimism              0.180    28.179    
                         clock uncertainty           -0.180    27.999    
    SLICE_X34Y47         FDCE (Recov_fdce_C_CLR)     -0.361    27.638    memoryMapping_inst/serialInterface_inst/receiveFIFO_reg_reg[13][6]
  -------------------------------------------------------------------
                         required time                         27.638    
                         arrival time                         -27.581    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.069ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/serialInterface_inst/transmitFIFO_reg_reg[8][3]/CLR
                            (recovery check against rising-edge clock sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        12.483ns  (logic 0.456ns (3.653%)  route 12.027ns (96.347%))
  Logic Levels:           0  
  Clock Path Skew:        3.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.999ns = ( 27.999 - 20.000 ) 
    Source Clock Delay      (SCD):    5.128ns = ( 15.128 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.607    15.128    externalClk_IBUF_BUFG
    SLICE_X58Y76         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDSE (Prop_fdse_C_Q)         0.456    15.584 f  reset_reg/Q
                         net (fo=3417, routed)       12.027    27.611    memoryMapping_inst/serialInterface_inst/AR[0]
    SLICE_X30Y44         FDCE                                         f  memoryMapping_inst/serialInterface_inst/transmitFIFO_reg_reg[8][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.445    27.999    memoryMapping_inst/serialInterface_inst/CLK
    SLICE_X30Y44         FDCE                                         r  memoryMapping_inst/serialInterface_inst/transmitFIFO_reg_reg[8][3]/C
                         clock pessimism              0.180    28.179    
                         clock uncertainty           -0.180    27.999    
    SLICE_X30Y44         FDCE (Recov_fdce_C_CLR)     -0.319    27.680    memoryMapping_inst/serialInterface_inst/transmitFIFO_reg_reg[8][3]
  -------------------------------------------------------------------
                         required time                         27.680    
                         arrival time                         -27.611    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/serialInterface_inst/transmitFIFO_reg_reg[8][5]/CLR
                            (recovery check against rising-edge clock sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        12.483ns  (logic 0.456ns (3.653%)  route 12.027ns (96.347%))
  Logic Levels:           0  
  Clock Path Skew:        3.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.999ns = ( 27.999 - 20.000 ) 
    Source Clock Delay      (SCD):    5.128ns = ( 15.128 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.607    15.128    externalClk_IBUF_BUFG
    SLICE_X58Y76         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDSE (Prop_fdse_C_Q)         0.456    15.584 f  reset_reg/Q
                         net (fo=3417, routed)       12.027    27.611    memoryMapping_inst/serialInterface_inst/AR[0]
    SLICE_X30Y44         FDCE                                         f  memoryMapping_inst/serialInterface_inst/transmitFIFO_reg_reg[8][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.445    27.999    memoryMapping_inst/serialInterface_inst/CLK
    SLICE_X30Y44         FDCE                                         r  memoryMapping_inst/serialInterface_inst/transmitFIFO_reg_reg[8][5]/C
                         clock pessimism              0.180    28.179    
                         clock uncertainty           -0.180    27.999    
    SLICE_X30Y44         FDCE (Recov_fdce_C_CLR)     -0.319    27.680    memoryMapping_inst/serialInterface_inst/transmitFIFO_reg_reg[8][5]
  -------------------------------------------------------------------
                         required time                         27.680    
                         arrival time                         -27.611    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.086ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/serialInterface_inst/transmitFIFO_reg_reg[13][1]/CLR
                            (recovery check against rising-edge clock sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        12.379ns  (logic 0.456ns (3.684%)  route 11.923ns (96.316%))
  Logic Levels:           0  
  Clock Path Skew:        3.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.998ns = ( 27.998 - 20.000 ) 
    Source Clock Delay      (SCD):    5.128ns = ( 15.128 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.607    15.128    externalClk_IBUF_BUFG
    SLICE_X58Y76         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDSE (Prop_fdse_C_Q)         0.456    15.584 f  reset_reg/Q
                         net (fo=3417, routed)       11.923    27.507    memoryMapping_inst/serialInterface_inst/AR[0]
    SLICE_X36Y42         FDCE                                         f  memoryMapping_inst/serialInterface_inst/transmitFIFO_reg_reg[13][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.444    27.998    memoryMapping_inst/serialInterface_inst/CLK
    SLICE_X36Y42         FDCE                                         r  memoryMapping_inst/serialInterface_inst/transmitFIFO_reg_reg[13][1]/C
                         clock pessimism              0.180    28.178    
                         clock uncertainty           -0.180    27.998    
    SLICE_X36Y42         FDCE (Recov_fdce_C_CLR)     -0.405    27.593    memoryMapping_inst/serialInterface_inst/transmitFIFO_reg_reg[13][1]
  -------------------------------------------------------------------
                         required time                         27.593    
                         arrival time                         -27.507    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/serialInterface_inst/transmitFIFO_reg_reg[13][2]/CLR
                            (recovery check against rising-edge clock sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        12.379ns  (logic 0.456ns (3.684%)  route 11.923ns (96.316%))
  Logic Levels:           0  
  Clock Path Skew:        3.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.998ns = ( 27.998 - 20.000 ) 
    Source Clock Delay      (SCD):    5.128ns = ( 15.128 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.607    15.128    externalClk_IBUF_BUFG
    SLICE_X58Y76         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDSE (Prop_fdse_C_Q)         0.456    15.584 f  reset_reg/Q
                         net (fo=3417, routed)       11.923    27.507    memoryMapping_inst/serialInterface_inst/AR[0]
    SLICE_X36Y42         FDCE                                         f  memoryMapping_inst/serialInterface_inst/transmitFIFO_reg_reg[13][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.444    27.998    memoryMapping_inst/serialInterface_inst/CLK
    SLICE_X36Y42         FDCE                                         r  memoryMapping_inst/serialInterface_inst/transmitFIFO_reg_reg[13][2]/C
                         clock pessimism              0.180    28.178    
                         clock uncertainty           -0.180    27.998    
    SLICE_X36Y42         FDCE (Recov_fdce_C_CLR)     -0.405    27.593    memoryMapping_inst/serialInterface_inst/transmitFIFO_reg_reg[13][2]
  -------------------------------------------------------------------
                         required time                         27.593    
                         arrival time                         -27.507    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/serialInterface_inst/transmitFIFO_reg_reg[13][6]/CLR
                            (recovery check against rising-edge clock sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        12.379ns  (logic 0.456ns (3.684%)  route 11.923ns (96.316%))
  Logic Levels:           0  
  Clock Path Skew:        3.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.998ns = ( 27.998 - 20.000 ) 
    Source Clock Delay      (SCD):    5.128ns = ( 15.128 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.607    15.128    externalClk_IBUF_BUFG
    SLICE_X58Y76         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDSE (Prop_fdse_C_Q)         0.456    15.584 f  reset_reg/Q
                         net (fo=3417, routed)       11.923    27.507    memoryMapping_inst/serialInterface_inst/AR[0]
    SLICE_X36Y42         FDCE                                         f  memoryMapping_inst/serialInterface_inst/transmitFIFO_reg_reg[13][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.444    27.998    memoryMapping_inst/serialInterface_inst/CLK
    SLICE_X36Y42         FDCE                                         r  memoryMapping_inst/serialInterface_inst/transmitFIFO_reg_reg[13][6]/C
                         clock pessimism              0.180    28.178    
                         clock uncertainty           -0.180    27.998    
    SLICE_X36Y42         FDCE (Recov_fdce_C_CLR)     -0.405    27.593    memoryMapping_inst/serialInterface_inst/transmitFIFO_reg_reg[13][6]
  -------------------------------------------------------------------
                         required time                         27.593    
                         arrival time                         -27.507    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/serialInterface_inst/transmitFIFO_reg_reg[13][7]/CLR
                            (recovery check against rising-edge clock sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        12.379ns  (logic 0.456ns (3.684%)  route 11.923ns (96.316%))
  Logic Levels:           0  
  Clock Path Skew:        3.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.998ns = ( 27.998 - 20.000 ) 
    Source Clock Delay      (SCD):    5.128ns = ( 15.128 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.607    15.128    externalClk_IBUF_BUFG
    SLICE_X58Y76         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDSE (Prop_fdse_C_Q)         0.456    15.584 f  reset_reg/Q
                         net (fo=3417, routed)       11.923    27.507    memoryMapping_inst/serialInterface_inst/AR[0]
    SLICE_X36Y42         FDCE                                         f  memoryMapping_inst/serialInterface_inst/transmitFIFO_reg_reg[13][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.444    27.998    memoryMapping_inst/serialInterface_inst/CLK
    SLICE_X36Y42         FDCE                                         r  memoryMapping_inst/serialInterface_inst/transmitFIFO_reg_reg[13][7]/C
                         clock pessimism              0.180    28.178    
                         clock uncertainty           -0.180    27.998    
    SLICE_X36Y42         FDCE (Recov_fdce_C_CLR)     -0.405    27.593    memoryMapping_inst/serialInterface_inst/transmitFIFO_reg_reg[13][7]
  -------------------------------------------------------------------
                         required time                         27.593    
                         arrival time                         -27.507    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.090ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/serialInterface_inst/transmitFIFO_reg_reg[6][0]/CLR
                            (recovery check against rising-edge clock sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        12.374ns  (logic 0.456ns (3.685%)  route 11.918ns (96.315%))
  Logic Levels:           0  
  Clock Path Skew:        3.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.998ns = ( 27.998 - 20.000 ) 
    Source Clock Delay      (SCD):    5.128ns = ( 15.128 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.607    15.128    externalClk_IBUF_BUFG
    SLICE_X58Y76         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDSE (Prop_fdse_C_Q)         0.456    15.584 f  reset_reg/Q
                         net (fo=3417, routed)       11.918    27.502    memoryMapping_inst/serialInterface_inst/AR[0]
    SLICE_X37Y42         FDCE                                         f  memoryMapping_inst/serialInterface_inst/transmitFIFO_reg_reg[6][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.444    27.998    memoryMapping_inst/serialInterface_inst/CLK
    SLICE_X37Y42         FDCE                                         r  memoryMapping_inst/serialInterface_inst/transmitFIFO_reg_reg[6][0]/C
                         clock pessimism              0.180    28.178    
                         clock uncertainty           -0.180    27.998    
    SLICE_X37Y42         FDCE (Recov_fdce_C_CLR)     -0.405    27.593    memoryMapping_inst/serialInterface_inst/transmitFIFO_reg_reg[6][0]
  -------------------------------------------------------------------
                         required time                         27.593    
                         arrival time                         -27.502    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/serialInterface_inst/transmitFIFO_reg_reg[6][6]/CLR
                            (recovery check against rising-edge clock sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        12.374ns  (logic 0.456ns (3.685%)  route 11.918ns (96.315%))
  Logic Levels:           0  
  Clock Path Skew:        3.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.998ns = ( 27.998 - 20.000 ) 
    Source Clock Delay      (SCD):    5.128ns = ( 15.128 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.607    15.128    externalClk_IBUF_BUFG
    SLICE_X58Y76         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDSE (Prop_fdse_C_Q)         0.456    15.584 f  reset_reg/Q
                         net (fo=3417, routed)       11.918    27.502    memoryMapping_inst/serialInterface_inst/AR[0]
    SLICE_X37Y42         FDCE                                         f  memoryMapping_inst/serialInterface_inst/transmitFIFO_reg_reg[6][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.444    27.998    memoryMapping_inst/serialInterface_inst/CLK
    SLICE_X37Y42         FDCE                                         r  memoryMapping_inst/serialInterface_inst/transmitFIFO_reg_reg[6][6]/C
                         clock pessimism              0.180    28.178    
                         clock uncertainty           -0.180    27.998    
    SLICE_X37Y42         FDCE (Recov_fdce_C_CLR)     -0.405    27.593    memoryMapping_inst/serialInterface_inst/transmitFIFO_reg_reg[6][6]
  -------------------------------------------------------------------
                         required time                         27.593    
                         arrival time                         -27.502    
  -------------------------------------------------------------------
                         slack                                  0.090    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/CU/currentlyHandlingInterruptIndexReg_reg[0]/CLR
                            (removal check against rising-edge clock sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.581ns  (logic 0.367ns (10.249%)  route 3.214ns (89.751%))
  Logic Levels:           0  
  Clock Path Skew:        3.465ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.479ns
    Source Clock Delay      (SCD):    4.834ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.493     4.834    externalClk_IBUF_BUFG
    SLICE_X58Y76         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDSE (Prop_fdse_C_Q)         0.367     5.201 f  reset_reg/Q
                         net (fo=3417, routed)        3.214     8.415    CPU_Core_inst/CU/reset
    SLICE_X43Y72         FDCE                                         f  CPU_Core_inst/CU/currentlyHandlingInterruptIndexReg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.537     8.479    CPU_Core_inst/CU/sysClk_BUFG
    SLICE_X43Y72         FDCE                                         r  CPU_Core_inst/CU/currentlyHandlingInterruptIndexReg_reg[0]/C
                         clock pessimism             -0.180     8.299    
                         clock uncertainty            0.180     8.479    
    SLICE_X43Y72         FDCE (Remov_fdce_C_CLR)     -0.208     8.271    CPU_Core_inst/CU/currentlyHandlingInterruptIndexReg_reg[0]
  -------------------------------------------------------------------
                         required time                         -8.271    
                         arrival time                           8.415    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/CU/currentlyHandlingInterruptIndexReg_reg[1]/CLR
                            (removal check against rising-edge clock sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.581ns  (logic 0.367ns (10.249%)  route 3.214ns (89.751%))
  Logic Levels:           0  
  Clock Path Skew:        3.465ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.479ns
    Source Clock Delay      (SCD):    4.834ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.493     4.834    externalClk_IBUF_BUFG
    SLICE_X58Y76         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDSE (Prop_fdse_C_Q)         0.367     5.201 f  reset_reg/Q
                         net (fo=3417, routed)        3.214     8.415    CPU_Core_inst/CU/reset
    SLICE_X43Y72         FDCE                                         f  CPU_Core_inst/CU/currentlyHandlingInterruptIndexReg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.537     8.479    CPU_Core_inst/CU/sysClk_BUFG
    SLICE_X43Y72         FDCE                                         r  CPU_Core_inst/CU/currentlyHandlingInterruptIndexReg_reg[1]/C
                         clock pessimism             -0.180     8.299    
                         clock uncertainty            0.180     8.479    
    SLICE_X43Y72         FDCE (Remov_fdce_C_CLR)     -0.208     8.271    CPU_Core_inst/CU/currentlyHandlingInterruptIndexReg_reg[1]
  -------------------------------------------------------------------
                         required time                         -8.271    
                         arrival time                           8.415    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/CU/currentlyHandlingInterruptIndexReg_reg[2]/CLR
                            (removal check against rising-edge clock sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.581ns  (logic 0.367ns (10.249%)  route 3.214ns (89.751%))
  Logic Levels:           0  
  Clock Path Skew:        3.465ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.479ns
    Source Clock Delay      (SCD):    4.834ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.493     4.834    externalClk_IBUF_BUFG
    SLICE_X58Y76         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDSE (Prop_fdse_C_Q)         0.367     5.201 f  reset_reg/Q
                         net (fo=3417, routed)        3.214     8.415    CPU_Core_inst/CU/reset
    SLICE_X43Y72         FDCE                                         f  CPU_Core_inst/CU/currentlyHandlingInterruptIndexReg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.537     8.479    CPU_Core_inst/CU/sysClk_BUFG
    SLICE_X43Y72         FDCE                                         r  CPU_Core_inst/CU/currentlyHandlingInterruptIndexReg_reg[2]/C
                         clock pessimism             -0.180     8.299    
                         clock uncertainty            0.180     8.479    
    SLICE_X43Y72         FDCE (Remov_fdce_C_CLR)     -0.208     8.271    CPU_Core_inst/CU/currentlyHandlingInterruptIndexReg_reg[2]
  -------------------------------------------------------------------
                         required time                         -8.271    
                         arrival time                           8.415    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/IVT_reg[7][23]/CLR
                            (removal check against rising-edge clock sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.692ns  (logic 0.367ns (9.941%)  route 3.325ns (90.059%))
  Logic Levels:           0  
  Clock Path Skew:        3.461ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.475ns
    Source Clock Delay      (SCD):    4.834ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.493     4.834    externalClk_IBUF_BUFG
    SLICE_X58Y76         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDSE (Prop_fdse_C_Q)         0.367     5.201 f  reset_reg/Q
                         net (fo=3417, routed)        3.325     8.526    memoryMapping_inst/AR[0]
    SLICE_X38Y74         FDCE                                         f  memoryMapping_inst/IVT_reg[7][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.533     8.475    memoryMapping_inst/CLK
    SLICE_X38Y74         FDCE                                         r  memoryMapping_inst/IVT_reg[7][23]/C
                         clock pessimism             -0.180     8.295    
                         clock uncertainty            0.180     8.475    
    SLICE_X38Y74         FDCE (Remov_fdce_C_CLR)     -0.155     8.320    memoryMapping_inst/IVT_reg[7][23]
  -------------------------------------------------------------------
                         required time                         -8.320    
                         arrival time                           8.526    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/IVT_reg[7][25]/CLR
                            (removal check against rising-edge clock sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.692ns  (logic 0.367ns (9.941%)  route 3.325ns (90.059%))
  Logic Levels:           0  
  Clock Path Skew:        3.461ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.475ns
    Source Clock Delay      (SCD):    4.834ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.493     4.834    externalClk_IBUF_BUFG
    SLICE_X58Y76         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDSE (Prop_fdse_C_Q)         0.367     5.201 f  reset_reg/Q
                         net (fo=3417, routed)        3.325     8.526    memoryMapping_inst/AR[0]
    SLICE_X38Y74         FDCE                                         f  memoryMapping_inst/IVT_reg[7][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.533     8.475    memoryMapping_inst/CLK
    SLICE_X38Y74         FDCE                                         r  memoryMapping_inst/IVT_reg[7][25]/C
                         clock pessimism             -0.180     8.295    
                         clock uncertainty            0.180     8.475    
    SLICE_X38Y74         FDCE (Remov_fdce_C_CLR)     -0.155     8.320    memoryMapping_inst/IVT_reg[7][25]
  -------------------------------------------------------------------
                         required time                         -8.320    
                         arrival time                           8.526    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/IVT_reg[7][26]/CLR
                            (removal check against rising-edge clock sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.692ns  (logic 0.367ns (9.941%)  route 3.325ns (90.059%))
  Logic Levels:           0  
  Clock Path Skew:        3.461ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.475ns
    Source Clock Delay      (SCD):    4.834ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.493     4.834    externalClk_IBUF_BUFG
    SLICE_X58Y76         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDSE (Prop_fdse_C_Q)         0.367     5.201 f  reset_reg/Q
                         net (fo=3417, routed)        3.325     8.526    memoryMapping_inst/AR[0]
    SLICE_X38Y74         FDCE                                         f  memoryMapping_inst/IVT_reg[7][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.533     8.475    memoryMapping_inst/CLK
    SLICE_X38Y74         FDCE                                         r  memoryMapping_inst/IVT_reg[7][26]/C
                         clock pessimism             -0.180     8.295    
                         clock uncertainty            0.180     8.475    
    SLICE_X38Y74         FDCE (Remov_fdce_C_CLR)     -0.155     8.320    memoryMapping_inst/IVT_reg[7][26]
  -------------------------------------------------------------------
                         required time                         -8.320    
                         arrival time                           8.526    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/IVT_reg[7][28]/CLR
                            (removal check against rising-edge clock sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.692ns  (logic 0.367ns (9.941%)  route 3.325ns (90.059%))
  Logic Levels:           0  
  Clock Path Skew:        3.461ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.475ns
    Source Clock Delay      (SCD):    4.834ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.493     4.834    externalClk_IBUF_BUFG
    SLICE_X58Y76         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDSE (Prop_fdse_C_Q)         0.367     5.201 f  reset_reg/Q
                         net (fo=3417, routed)        3.325     8.526    memoryMapping_inst/AR[0]
    SLICE_X38Y74         FDCE                                         f  memoryMapping_inst/IVT_reg[7][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.533     8.475    memoryMapping_inst/CLK
    SLICE_X38Y74         FDCE                                         r  memoryMapping_inst/IVT_reg[7][28]/C
                         clock pessimism             -0.180     8.295    
                         clock uncertainty            0.180     8.475    
    SLICE_X38Y74         FDCE (Remov_fdce_C_CLR)     -0.155     8.320    memoryMapping_inst/IVT_reg[7][28]
  -------------------------------------------------------------------
                         required time                         -8.320    
                         arrival time                           8.526    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/IVT_reg[5][0]/CLR
                            (removal check against rising-edge clock sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.655ns  (logic 0.367ns (10.042%)  route 3.288ns (89.958%))
  Logic Levels:           0  
  Clock Path Skew:        3.471ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.485ns
    Source Clock Delay      (SCD):    4.834ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.493     4.834    externalClk_IBUF_BUFG
    SLICE_X58Y76         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDSE (Prop_fdse_C_Q)         0.367     5.201 f  reset_reg/Q
                         net (fo=3417, routed)        3.288     8.488    memoryMapping_inst/AR[0]
    SLICE_X41Y68         FDCE                                         f  memoryMapping_inst/IVT_reg[5][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.543     8.485    memoryMapping_inst/CLK
    SLICE_X41Y68         FDCE                                         r  memoryMapping_inst/IVT_reg[5][0]/C
                         clock pessimism             -0.180     8.305    
                         clock uncertainty            0.180     8.485    
    SLICE_X41Y68         FDCE (Remov_fdce_C_CLR)     -0.208     8.277    memoryMapping_inst/IVT_reg[5][0]
  -------------------------------------------------------------------
                         required time                         -8.277    
                         arrival time                           8.488    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/IVT_reg[5][2]/CLR
                            (removal check against rising-edge clock sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.655ns  (logic 0.367ns (10.042%)  route 3.288ns (89.958%))
  Logic Levels:           0  
  Clock Path Skew:        3.471ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.485ns
    Source Clock Delay      (SCD):    4.834ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.493     4.834    externalClk_IBUF_BUFG
    SLICE_X58Y76         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDSE (Prop_fdse_C_Q)         0.367     5.201 f  reset_reg/Q
                         net (fo=3417, routed)        3.288     8.488    memoryMapping_inst/AR[0]
    SLICE_X41Y68         FDCE                                         f  memoryMapping_inst/IVT_reg[5][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.543     8.485    memoryMapping_inst/CLK
    SLICE_X41Y68         FDCE                                         r  memoryMapping_inst/IVT_reg[5][2]/C
                         clock pessimism             -0.180     8.305    
                         clock uncertainty            0.180     8.485    
    SLICE_X41Y68         FDCE (Remov_fdce_C_CLR)     -0.208     8.277    memoryMapping_inst/IVT_reg[5][2]
  -------------------------------------------------------------------
                         required time                         -8.277    
                         arrival time                           8.488    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/IVT_reg[6][0]/CLR
                            (removal check against rising-edge clock sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.659ns  (logic 0.367ns (10.030%)  route 3.292ns (89.970%))
  Logic Levels:           0  
  Clock Path Skew:        3.471ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.485ns
    Source Clock Delay      (SCD):    4.834ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.493     4.834    externalClk_IBUF_BUFG
    SLICE_X58Y76         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDSE (Prop_fdse_C_Q)         0.367     5.201 f  reset_reg/Q
                         net (fo=3417, routed)        3.292     8.493    memoryMapping_inst/AR[0]
    SLICE_X40Y68         FDCE                                         f  memoryMapping_inst/IVT_reg[6][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.543     8.485    memoryMapping_inst/CLK
    SLICE_X40Y68         FDCE                                         r  memoryMapping_inst/IVT_reg[6][0]/C
                         clock pessimism             -0.180     8.305    
                         clock uncertainty            0.180     8.485    
    SLICE_X40Y68         FDCE (Remov_fdce_C_CLR)     -0.208     8.277    memoryMapping_inst/IVT_reg[6][0]
  -------------------------------------------------------------------
                         required time                         -8.277    
                         arrival time                           8.493    
  -------------------------------------------------------------------
                         slack                                  0.216    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sysClk
  To Clock:  sysClk

Max Delay           982 Endpoints
Min Delay           982 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[855]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.992ns  (logic 9.338ns (42.461%)  route 12.654ns (57.539%))
  Logic Levels:           20  (CARRY4=4 DSP48E1=2 LUT2=1 LUT4=2 LUT5=1 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.993ns
    Source Clock Delay      (SCD):    8.476ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.534     8.476    CPU_Core_inst/interruptController_inst/sysClk_BUFG
    SLICE_X34Y76         FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.518     8.994 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[23]/Q
                         net (fo=3, routed)           0.597     9.591    CPU_Core_inst/interruptController_inst/Q[23]
    SLICE_X35Y77         LUT4 (Prop_lut4_I1_O)        0.124     9.715 r  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_6/O
                         net (fo=1, routed)           0.724    10.438    CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_6_n_0
    SLICE_X32Y79         LUT4 (Prop_lut4_I3_O)        0.124    10.562 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_4/O
                         net (fo=4, routed)           0.722    11.284    CPU_Core_inst/CU/debugSignalsReg_reg[106]
    SLICE_X34Y80         LUT6 (Prop_lut6_I4_O)        0.124    11.408 r  CPU_Core_inst/CU/debugSignalsReg[106]_i_1_comp/O
                         net (fo=163, routed)         1.146    12.555    CPU_Core_inst/RegisterFile_inst/p_1_out__1[0]
    SLICE_X38Y88         LUT6 (Prop_lut6_I4_O)        0.124    12.679 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[210]_i_4/O
                         net (fo=1, routed)           0.000    12.679    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[210]_i_4_n_0
    SLICE_X38Y88         MUXF7 (Prop_muxf7_I0_O)      0.209    12.888 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[210]_i_2/O
                         net (fo=2, routed)           1.004    13.892    CPU_Core_inst/CU/debugSignalsReg_reg[210]
    SLICE_X38Y86         LUT6 (Prop_lut6_I3_O)        0.297    14.189 r  CPU_Core_inst/CU/debugSignalsReg[210]_i_1/O
                         net (fo=21, routed)          0.873    15.062    CPU_Core_inst/CU/D[110]
    SLICE_X40Y80         LUT5 (Prop_lut5_I3_O)        0.124    15.186 r  CPU_Core_inst/CU/p_1_out__0_i_171/O
                         net (fo=7, routed)           0.820    16.006    CPU_Core_inst/CU/p_1_out__0_i_171_n_0
    SLICE_X45Y83         LUT6 (Prop_lut6_I5_O)        0.124    16.130 r  CPU_Core_inst/CU/p_1_out__0_i_80/O
                         net (fo=3, routed)           0.716    16.846    CPU_Core_inst/CU/p_1_out__0_i_80_n_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I4_O)        0.124    16.970 r  CPU_Core_inst/CU/p_1_out__0_i_84/O
                         net (fo=1, routed)           1.006    17.976    CPU_Core_inst/CU/p_1_out__0_i_84_n_0
    SLICE_X48Y82         LUT6 (Prop_lut6_I2_O)        0.124    18.100 r  CPU_Core_inst/CU/p_1_out__0_i_31/O
                         net (fo=20, routed)          0.752    18.852    CPU_Core_inst/ALU_inst/D[70]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036    22.888 r  CPU_Core_inst/ALU_inst/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    22.890    CPU_Core_inst/ALU_inst/p_1_out__0_n_106
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    24.408 r  CPU_Core_inst/ALU_inst/p_1_out__1/P[0]
                         net (fo=2, routed)           0.788    25.196    CPU_Core_inst/ALU_inst/p_1_out__1_n_105
    SLICE_X54Y80         LUT2 (Prop_lut2_I0_O)        0.124    25.320 r  CPU_Core_inst/ALU_inst/resultReg[17]_i_11/O
                         net (fo=1, routed)           0.000    25.320    CPU_Core_inst/ALU_inst/resultReg[17]_i_11_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.853 r  CPU_Core_inst/ALU_inst/resultReg_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.853    CPU_Core_inst/ALU_inst/resultReg_reg[17]_i_4_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.970 r  CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.970    CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.087 r  CPU_Core_inst/ALU_inst/resultReg_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.087    CPU_Core_inst/ALU_inst/resultReg_reg[27]_i_10_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.410 f  CPU_Core_inst/ALU_inst/resultReg_reg[30]_i_14/O[1]
                         net (fo=1, routed)           0.607    27.016    CPU_Core_inst/CU/data12[29]_alias
    SLICE_X56Y88         LUT6 (Prop_lut6_I5_O)        0.306    27.322 f  CPU_Core_inst/CU/resultReg[29]_i_1_comp/O
                         net (fo=3, routed)           1.160    28.482    CPU_Core_inst/CU/D[205]
    SLICE_X57Y85         LUT6 (Prop_lut6_I5_O)        0.124    28.606 r  CPU_Core_inst/CU/flagsReg[3]_i_6_comp_1/O
                         net (fo=1, routed)           0.528    29.134    CPU_Core_inst/CU/flagsReg[3]_i_6_n_0
    SLICE_X52Y82         LUT6 (Prop_lut6_I4_O)        0.124    29.258 r  CPU_Core_inst/CU/flagsReg[3]_i_1_comp_1/O
                         net (fo=2, routed)           1.210    30.468    memoryMapping_inst/debugFromCPU_Core[778]
    SLICE_X55Y90         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[855]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457     4.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.440     7.993    memoryMapping_inst/CLK
    SLICE_X55Y90         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[855]/C

Slack:                    inf
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[814]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.640ns  (logic 9.008ns (43.643%)  route 11.632ns (56.357%))
  Logic Levels:           18  (CARRY4=3 DSP48E1=2 LUT2=2 LUT4=2 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.990ns
    Source Clock Delay      (SCD):    8.476ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.534     8.476    CPU_Core_inst/interruptController_inst/sysClk_BUFG
    SLICE_X34Y76         FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.518     8.994 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[23]/Q
                         net (fo=3, routed)           0.597     9.591    CPU_Core_inst/interruptController_inst/Q[23]
    SLICE_X35Y77         LUT4 (Prop_lut4_I1_O)        0.124     9.715 r  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_6/O
                         net (fo=1, routed)           0.724    10.438    CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_6_n_0
    SLICE_X32Y79         LUT4 (Prop_lut4_I3_O)        0.124    10.562 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_4/O
                         net (fo=4, routed)           0.722    11.284    CPU_Core_inst/CU/debugSignalsReg_reg[106]
    SLICE_X34Y80         LUT6 (Prop_lut6_I4_O)        0.124    11.408 r  CPU_Core_inst/CU/debugSignalsReg[106]_i_1_comp/O
                         net (fo=163, routed)         1.146    12.555    CPU_Core_inst/RegisterFile_inst/p_1_out__1[0]
    SLICE_X38Y88         LUT6 (Prop_lut6_I4_O)        0.124    12.679 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[210]_i_4/O
                         net (fo=1, routed)           0.000    12.679    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[210]_i_4_n_0
    SLICE_X38Y88         MUXF7 (Prop_muxf7_I0_O)      0.209    12.888 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[210]_i_2/O
                         net (fo=2, routed)           1.004    13.892    CPU_Core_inst/CU/debugSignalsReg_reg[210]
    SLICE_X38Y86         LUT6 (Prop_lut6_I3_O)        0.297    14.189 r  CPU_Core_inst/CU/debugSignalsReg[210]_i_1/O
                         net (fo=21, routed)          0.873    15.062    CPU_Core_inst/CU/D[110]
    SLICE_X40Y80         LUT5 (Prop_lut5_I3_O)        0.124    15.186 r  CPU_Core_inst/CU/p_1_out__0_i_171/O
                         net (fo=7, routed)           0.820    16.006    CPU_Core_inst/CU/p_1_out__0_i_171_n_0
    SLICE_X45Y83         LUT6 (Prop_lut6_I5_O)        0.124    16.130 r  CPU_Core_inst/CU/p_1_out__0_i_80/O
                         net (fo=3, routed)           0.716    16.846    CPU_Core_inst/CU/p_1_out__0_i_80_n_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I4_O)        0.124    16.970 r  CPU_Core_inst/CU/p_1_out__0_i_84/O
                         net (fo=1, routed)           1.006    17.976    CPU_Core_inst/CU/p_1_out__0_i_84_n_0
    SLICE_X48Y82         LUT6 (Prop_lut6_I2_O)        0.124    18.100 r  CPU_Core_inst/CU/p_1_out__0_i_31/O
                         net (fo=20, routed)          0.752    18.852    CPU_Core_inst/ALU_inst/D[70]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036    22.888 r  CPU_Core_inst/ALU_inst/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    22.890    CPU_Core_inst/ALU_inst/p_1_out__0_n_106
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    24.408 r  CPU_Core_inst/ALU_inst/p_1_out__1/P[0]
                         net (fo=2, routed)           0.788    25.196    CPU_Core_inst/ALU_inst/p_1_out__1_n_105
    SLICE_X54Y80         LUT2 (Prop_lut2_I0_O)        0.124    25.320 r  CPU_Core_inst/ALU_inst/resultReg[17]_i_11/O
                         net (fo=1, routed)           0.000    25.320    CPU_Core_inst/ALU_inst/resultReg[17]_i_11_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.853 r  CPU_Core_inst/ALU_inst/resultReg_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.853    CPU_Core_inst/ALU_inst/resultReg_reg[17]_i_4_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.970 r  CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.970    CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.209 r  CPU_Core_inst/ALU_inst/resultReg_reg[27]_i_10/O[2]
                         net (fo=2, routed)           0.870    27.079    CPU_Core_inst/ALU_inst/p_1_out__1_1[4]
    SLICE_X53Y93         LUT2 (Prop_lut2_I0_O)        0.301    27.380 r  CPU_Core_inst/ALU_inst/resultReg[26]_i_6/O
                         net (fo=1, routed)           0.425    27.806    CPU_Core_inst/CU/resultReg_reg[26]
    SLICE_X52Y93         LUT6 (Prop_lut6_I4_O)        0.124    27.930 r  CPU_Core_inst/CU/resultReg[26]_i_1/O
                         net (fo=2, routed)           1.186    29.116    memoryMapping_inst/debugFromCPU_Core[738]
    SLICE_X54Y85         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[814]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457     4.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.437     7.990    memoryMapping_inst/CLK
    SLICE_X54Y85         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[814]/C

Slack:                    inf
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[810]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.533ns  (logic 9.124ns (44.436%)  route 11.409ns (55.564%))
  Logic Levels:           17  (CARRY4=2 DSP48E1=2 LUT2=2 LUT4=2 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.990ns
    Source Clock Delay      (SCD):    8.476ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.534     8.476    CPU_Core_inst/interruptController_inst/sysClk_BUFG
    SLICE_X34Y76         FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.518     8.994 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[23]/Q
                         net (fo=3, routed)           0.597     9.591    CPU_Core_inst/interruptController_inst/Q[23]
    SLICE_X35Y77         LUT4 (Prop_lut4_I1_O)        0.124     9.715 r  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_6/O
                         net (fo=1, routed)           0.724    10.438    CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_6_n_0
    SLICE_X32Y79         LUT4 (Prop_lut4_I3_O)        0.124    10.562 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_4/O
                         net (fo=4, routed)           0.722    11.284    CPU_Core_inst/CU/debugSignalsReg_reg[106]
    SLICE_X34Y80         LUT6 (Prop_lut6_I4_O)        0.124    11.408 r  CPU_Core_inst/CU/debugSignalsReg[106]_i_1_comp/O
                         net (fo=163, routed)         1.146    12.555    CPU_Core_inst/RegisterFile_inst/p_1_out__1[0]
    SLICE_X38Y88         LUT6 (Prop_lut6_I4_O)        0.124    12.679 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[210]_i_4/O
                         net (fo=1, routed)           0.000    12.679    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[210]_i_4_n_0
    SLICE_X38Y88         MUXF7 (Prop_muxf7_I0_O)      0.209    12.888 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[210]_i_2/O
                         net (fo=2, routed)           1.004    13.892    CPU_Core_inst/CU/debugSignalsReg_reg[210]
    SLICE_X38Y86         LUT6 (Prop_lut6_I3_O)        0.297    14.189 r  CPU_Core_inst/CU/debugSignalsReg[210]_i_1/O
                         net (fo=21, routed)          0.873    15.062    CPU_Core_inst/CU/D[110]
    SLICE_X40Y80         LUT5 (Prop_lut5_I3_O)        0.124    15.186 r  CPU_Core_inst/CU/p_1_out__0_i_171/O
                         net (fo=7, routed)           0.820    16.006    CPU_Core_inst/CU/p_1_out__0_i_171_n_0
    SLICE_X45Y83         LUT6 (Prop_lut6_I5_O)        0.124    16.130 r  CPU_Core_inst/CU/p_1_out__0_i_80/O
                         net (fo=3, routed)           0.716    16.846    CPU_Core_inst/CU/p_1_out__0_i_80_n_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I4_O)        0.124    16.970 r  CPU_Core_inst/CU/p_1_out__0_i_84/O
                         net (fo=1, routed)           1.006    17.976    CPU_Core_inst/CU/p_1_out__0_i_84_n_0
    SLICE_X48Y82         LUT6 (Prop_lut6_I2_O)        0.124    18.100 r  CPU_Core_inst/CU/p_1_out__0_i_31/O
                         net (fo=20, routed)          0.752    18.852    CPU_Core_inst/ALU_inst/D[70]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036    22.888 r  CPU_Core_inst/ALU_inst/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    22.890    CPU_Core_inst/ALU_inst/p_1_out__0_n_106
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    24.408 r  CPU_Core_inst/ALU_inst/p_1_out__1/P[0]
                         net (fo=2, routed)           0.788    25.196    CPU_Core_inst/ALU_inst/p_1_out__1_n_105
    SLICE_X54Y80         LUT2 (Prop_lut2_I0_O)        0.124    25.320 r  CPU_Core_inst/ALU_inst/resultReg[17]_i_11/O
                         net (fo=1, routed)           0.000    25.320    CPU_Core_inst/ALU_inst/resultReg[17]_i_11_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.853 r  CPU_Core_inst/ALU_inst/resultReg_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.853    CPU_Core_inst/ALU_inst/resultReg_reg[17]_i_4_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.092 r  CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2/O[2]
                         net (fo=1, routed)           0.641    26.733    CPU_Core_inst/ALU_inst/data12[22]
    SLICE_X55Y82         LUT2 (Prop_lut2_I0_O)        0.326    27.059 r  CPU_Core_inst/ALU_inst/resultReg[22]_i_4/O
                         net (fo=1, routed)           0.295    27.353    CPU_Core_inst/CU/resultReg_reg[22]
    SLICE_X55Y83         LUT6 (Prop_lut6_I4_O)        0.332    27.685 r  CPU_Core_inst/CU/resultReg[22]_i_1/O
                         net (fo=3, routed)           1.323    29.009    memoryMapping_inst/debugFromCPU_Core[734]
    SLICE_X55Y86         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[810]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457     4.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.437     7.990    memoryMapping_inst/CLK
    SLICE_X55Y86         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[810]/C

Slack:                    inf
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[813]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.316ns  (logic 9.097ns (44.778%)  route 11.219ns (55.222%))
  Logic Levels:           18  (CARRY4=3 DSP48E1=2 LUT2=2 LUT4=2 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.058ns
    Source Clock Delay      (SCD):    8.476ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.534     8.476    CPU_Core_inst/interruptController_inst/sysClk_BUFG
    SLICE_X34Y76         FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.518     8.994 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[23]/Q
                         net (fo=3, routed)           0.597     9.591    CPU_Core_inst/interruptController_inst/Q[23]
    SLICE_X35Y77         LUT4 (Prop_lut4_I1_O)        0.124     9.715 r  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_6/O
                         net (fo=1, routed)           0.724    10.438    CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_6_n_0
    SLICE_X32Y79         LUT4 (Prop_lut4_I3_O)        0.124    10.562 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_4/O
                         net (fo=4, routed)           0.722    11.284    CPU_Core_inst/CU/debugSignalsReg_reg[106]
    SLICE_X34Y80         LUT6 (Prop_lut6_I4_O)        0.124    11.408 r  CPU_Core_inst/CU/debugSignalsReg[106]_i_1_comp/O
                         net (fo=163, routed)         1.146    12.555    CPU_Core_inst/RegisterFile_inst/p_1_out__1[0]
    SLICE_X38Y88         LUT6 (Prop_lut6_I4_O)        0.124    12.679 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[210]_i_4/O
                         net (fo=1, routed)           0.000    12.679    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[210]_i_4_n_0
    SLICE_X38Y88         MUXF7 (Prop_muxf7_I0_O)      0.209    12.888 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[210]_i_2/O
                         net (fo=2, routed)           1.004    13.892    CPU_Core_inst/CU/debugSignalsReg_reg[210]
    SLICE_X38Y86         LUT6 (Prop_lut6_I3_O)        0.297    14.189 r  CPU_Core_inst/CU/debugSignalsReg[210]_i_1/O
                         net (fo=21, routed)          0.873    15.062    CPU_Core_inst/CU/D[110]
    SLICE_X40Y80         LUT5 (Prop_lut5_I3_O)        0.124    15.186 r  CPU_Core_inst/CU/p_1_out__0_i_171/O
                         net (fo=7, routed)           0.820    16.006    CPU_Core_inst/CU/p_1_out__0_i_171_n_0
    SLICE_X45Y83         LUT6 (Prop_lut6_I5_O)        0.124    16.130 r  CPU_Core_inst/CU/p_1_out__0_i_80/O
                         net (fo=3, routed)           0.716    16.846    CPU_Core_inst/CU/p_1_out__0_i_80_n_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I4_O)        0.124    16.970 r  CPU_Core_inst/CU/p_1_out__0_i_84/O
                         net (fo=1, routed)           1.006    17.976    CPU_Core_inst/CU/p_1_out__0_i_84_n_0
    SLICE_X48Y82         LUT6 (Prop_lut6_I2_O)        0.124    18.100 r  CPU_Core_inst/CU/p_1_out__0_i_31/O
                         net (fo=20, routed)          0.752    18.852    CPU_Core_inst/ALU_inst/D[70]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036    22.888 r  CPU_Core_inst/ALU_inst/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    22.890    CPU_Core_inst/ALU_inst/p_1_out__0_n_106
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    24.408 r  CPU_Core_inst/ALU_inst/p_1_out__1/P[0]
                         net (fo=2, routed)           0.788    25.196    CPU_Core_inst/ALU_inst/p_1_out__1_n_105
    SLICE_X54Y80         LUT2 (Prop_lut2_I0_O)        0.124    25.320 r  CPU_Core_inst/ALU_inst/resultReg[17]_i_11/O
                         net (fo=1, routed)           0.000    25.320    CPU_Core_inst/ALU_inst/resultReg[17]_i_11_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.853 r  CPU_Core_inst/ALU_inst/resultReg_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.853    CPU_Core_inst/ALU_inst/resultReg_reg[17]_i_4_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.970 r  CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.970    CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.293 r  CPU_Core_inst/ALU_inst/resultReg_reg[27]_i_10/O[1]
                         net (fo=2, routed)           0.625    26.918    CPU_Core_inst/ALU_inst/p_1_out__1_1[3]
    SLICE_X56Y82         LUT2 (Prop_lut2_I0_O)        0.306    27.224 r  CPU_Core_inst/ALU_inst/resultReg[25]_i_2/O
                         net (fo=1, routed)           0.312    27.536    CPU_Core_inst/CU/resultReg_reg[25]
    SLICE_X56Y83         LUT6 (Prop_lut6_I0_O)        0.124    27.660 r  CPU_Core_inst/CU/resultReg[25]_i_1/O
                         net (fo=2, routed)           1.132    28.792    memoryMapping_inst/debugFromCPU_Core[737]
    SLICE_X58Y88         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[813]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457     4.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.505     8.058    memoryMapping_inst/CLK
    SLICE_X58Y88         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[813]/C

Slack:                    inf
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[809]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.104ns  (logic 9.167ns (45.597%)  route 10.937ns (54.403%))
  Logic Levels:           18  (CARRY4=2 DSP48E1=2 LUT2=2 LUT4=2 LUT5=1 LUT6=6 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.990ns
    Source Clock Delay      (SCD):    8.476ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.534     8.476    CPU_Core_inst/interruptController_inst/sysClk_BUFG
    SLICE_X34Y76         FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.518     8.994 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[23]/Q
                         net (fo=3, routed)           0.597     9.591    CPU_Core_inst/interruptController_inst/Q[23]
    SLICE_X35Y77         LUT4 (Prop_lut4_I1_O)        0.124     9.715 r  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_6/O
                         net (fo=1, routed)           0.724    10.438    CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_6_n_0
    SLICE_X32Y79         LUT4 (Prop_lut4_I3_O)        0.124    10.562 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_4/O
                         net (fo=4, routed)           0.722    11.284    CPU_Core_inst/CU/debugSignalsReg_reg[106]
    SLICE_X34Y80         LUT6 (Prop_lut6_I4_O)        0.124    11.408 r  CPU_Core_inst/CU/debugSignalsReg[106]_i_1_comp/O
                         net (fo=163, routed)         1.146    12.555    CPU_Core_inst/RegisterFile_inst/p_1_out__1[0]
    SLICE_X38Y88         LUT6 (Prop_lut6_I4_O)        0.124    12.679 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[210]_i_4/O
                         net (fo=1, routed)           0.000    12.679    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[210]_i_4_n_0
    SLICE_X38Y88         MUXF7 (Prop_muxf7_I0_O)      0.209    12.888 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[210]_i_2/O
                         net (fo=2, routed)           1.004    13.892    CPU_Core_inst/CU/debugSignalsReg_reg[210]
    SLICE_X38Y86         LUT6 (Prop_lut6_I3_O)        0.297    14.189 r  CPU_Core_inst/CU/debugSignalsReg[210]_i_1/O
                         net (fo=21, routed)          0.873    15.062    CPU_Core_inst/CU/D[110]
    SLICE_X40Y80         LUT5 (Prop_lut5_I3_O)        0.124    15.186 r  CPU_Core_inst/CU/p_1_out__0_i_171/O
                         net (fo=7, routed)           0.820    16.006    CPU_Core_inst/CU/p_1_out__0_i_171_n_0
    SLICE_X45Y83         LUT6 (Prop_lut6_I5_O)        0.124    16.130 r  CPU_Core_inst/CU/p_1_out__0_i_80/O
                         net (fo=3, routed)           0.716    16.846    CPU_Core_inst/CU/p_1_out__0_i_80_n_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I4_O)        0.124    16.970 r  CPU_Core_inst/CU/p_1_out__0_i_84/O
                         net (fo=1, routed)           1.006    17.976    CPU_Core_inst/CU/p_1_out__0_i_84_n_0
    SLICE_X48Y82         LUT6 (Prop_lut6_I2_O)        0.124    18.100 r  CPU_Core_inst/CU/p_1_out__0_i_31/O
                         net (fo=20, routed)          0.752    18.852    CPU_Core_inst/ALU_inst/D[70]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036    22.888 r  CPU_Core_inst/ALU_inst/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    22.890    CPU_Core_inst/ALU_inst/p_1_out__0_n_106
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    24.408 r  CPU_Core_inst/ALU_inst/p_1_out__1/P[0]
                         net (fo=2, routed)           0.788    25.196    CPU_Core_inst/ALU_inst/p_1_out__1_n_105
    SLICE_X54Y80         LUT2 (Prop_lut2_I0_O)        0.124    25.320 r  CPU_Core_inst/ALU_inst/resultReg[17]_i_11/O
                         net (fo=1, routed)           0.000    25.320    CPU_Core_inst/ALU_inst/resultReg[17]_i_11_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.853 r  CPU_Core_inst/ALU_inst/resultReg_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.853    CPU_Core_inst/ALU_inst/resultReg_reg[17]_i_4_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.176 r  CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2/O[1]
                         net (fo=1, routed)           0.691    26.867    CPU_Core_inst/ALU_inst/data12[21]
    SLICE_X51Y82         LUT2 (Prop_lut2_I0_O)        0.306    27.173 r  CPU_Core_inst/ALU_inst/resultReg[21]_i_7/O
                         net (fo=1, routed)           0.000    27.173    CPU_Core_inst/CU/resultReg_reg[21]
    SLICE_X51Y82         MUXF7 (Prop_muxf7_I1_O)      0.217    27.390 r  CPU_Core_inst/CU/resultReg_reg[21]_i_3/O
                         net (fo=1, routed)           0.000    27.390    CPU_Core_inst/CU/resultReg_reg[21]_i_3_n_0
    SLICE_X51Y82         MUXF8 (Prop_muxf8_I1_O)      0.094    27.484 r  CPU_Core_inst/CU/resultReg_reg[21]_i_1/O
                         net (fo=3, routed)           1.096    28.580    memoryMapping_inst/debugFromCPU_Core[733]
    SLICE_X54Y86         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[809]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457     4.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.437     7.990    memoryMapping_inst/CLK
    SLICE_X54Y86         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[809]/C

Slack:                    inf
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[819]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.066ns  (logic 9.207ns (45.883%)  route 10.859ns (54.117%))
  Logic Levels:           19  (CARRY4=4 DSP48E1=2 LUT2=2 LUT4=2 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.991ns
    Source Clock Delay      (SCD):    8.476ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.534     8.476    CPU_Core_inst/interruptController_inst/sysClk_BUFG
    SLICE_X34Y76         FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.518     8.994 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[23]/Q
                         net (fo=3, routed)           0.597     9.591    CPU_Core_inst/interruptController_inst/Q[23]
    SLICE_X35Y77         LUT4 (Prop_lut4_I1_O)        0.124     9.715 r  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_6/O
                         net (fo=1, routed)           0.724    10.438    CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_6_n_0
    SLICE_X32Y79         LUT4 (Prop_lut4_I3_O)        0.124    10.562 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_4/O
                         net (fo=4, routed)           0.722    11.284    CPU_Core_inst/CU/debugSignalsReg_reg[106]
    SLICE_X34Y80         LUT6 (Prop_lut6_I4_O)        0.124    11.408 r  CPU_Core_inst/CU/debugSignalsReg[106]_i_1_comp/O
                         net (fo=163, routed)         1.146    12.555    CPU_Core_inst/RegisterFile_inst/p_1_out__1[0]
    SLICE_X38Y88         LUT6 (Prop_lut6_I4_O)        0.124    12.679 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[210]_i_4/O
                         net (fo=1, routed)           0.000    12.679    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[210]_i_4_n_0
    SLICE_X38Y88         MUXF7 (Prop_muxf7_I0_O)      0.209    12.888 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[210]_i_2/O
                         net (fo=2, routed)           1.004    13.892    CPU_Core_inst/CU/debugSignalsReg_reg[210]
    SLICE_X38Y86         LUT6 (Prop_lut6_I3_O)        0.297    14.189 r  CPU_Core_inst/CU/debugSignalsReg[210]_i_1/O
                         net (fo=21, routed)          0.873    15.062    CPU_Core_inst/CU/D[110]
    SLICE_X40Y80         LUT5 (Prop_lut5_I3_O)        0.124    15.186 r  CPU_Core_inst/CU/p_1_out__0_i_171/O
                         net (fo=7, routed)           0.820    16.006    CPU_Core_inst/CU/p_1_out__0_i_171_n_0
    SLICE_X45Y83         LUT6 (Prop_lut6_I5_O)        0.124    16.130 r  CPU_Core_inst/CU/p_1_out__0_i_80/O
                         net (fo=3, routed)           0.716    16.846    CPU_Core_inst/CU/p_1_out__0_i_80_n_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I4_O)        0.124    16.970 r  CPU_Core_inst/CU/p_1_out__0_i_84/O
                         net (fo=1, routed)           1.006    17.976    CPU_Core_inst/CU/p_1_out__0_i_84_n_0
    SLICE_X48Y82         LUT6 (Prop_lut6_I2_O)        0.124    18.100 r  CPU_Core_inst/CU/p_1_out__0_i_31/O
                         net (fo=20, routed)          0.752    18.852    CPU_Core_inst/ALU_inst/D[70]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036    22.888 r  CPU_Core_inst/ALU_inst/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    22.890    CPU_Core_inst/ALU_inst/p_1_out__0_n_106
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    24.408 r  CPU_Core_inst/ALU_inst/p_1_out__1/P[0]
                         net (fo=2, routed)           0.788    25.196    CPU_Core_inst/ALU_inst/p_1_out__1_n_105
    SLICE_X54Y80         LUT2 (Prop_lut2_I0_O)        0.124    25.320 r  CPU_Core_inst/ALU_inst/resultReg[17]_i_11/O
                         net (fo=1, routed)           0.000    25.320    CPU_Core_inst/ALU_inst/resultReg[17]_i_11_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.853 r  CPU_Core_inst/ALU_inst/resultReg_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.853    CPU_Core_inst/ALU_inst/resultReg_reg[17]_i_4_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.970 r  CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.970    CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.087 r  CPU_Core_inst/ALU_inst/resultReg_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.087    CPU_Core_inst/ALU_inst/resultReg_reg[27]_i_10_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    26.402 r  CPU_Core_inst/ALU_inst/resultReg_reg[30]_i_14/O[3]
                         net (fo=1, routed)           0.457    26.859    CPU_Core_inst/ALU_inst/data12[31]
    SLICE_X53Y82         LUT2 (Prop_lut2_I0_O)        0.307    27.166 r  CPU_Core_inst/ALU_inst/flagsReg[2]_i_2/O
                         net (fo=1, routed)           0.562    27.728    CPU_Core_inst/CU/flagsReg_reg[2]
    SLICE_X50Y85         LUT6 (Prop_lut6_I0_O)        0.124    27.852 r  CPU_Core_inst/CU/flagsReg[2]_i_1/O
                         net (fo=3, routed)           0.690    28.542    memoryMapping_inst/debugFromCPU_Core[743]
    SLICE_X56Y85         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[819]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457     4.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.438     7.991    memoryMapping_inst/CLK
    SLICE_X56Y85         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[819]/C

Slack:                    inf
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[812]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.891ns  (logic 8.982ns (45.156%)  route 10.909ns (54.844%))
  Logic Levels:           18  (CARRY4=3 DSP48E1=2 LUT2=2 LUT4=2 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.056ns
    Source Clock Delay      (SCD):    8.476ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.534     8.476    CPU_Core_inst/interruptController_inst/sysClk_BUFG
    SLICE_X34Y76         FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.518     8.994 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[23]/Q
                         net (fo=3, routed)           0.597     9.591    CPU_Core_inst/interruptController_inst/Q[23]
    SLICE_X35Y77         LUT4 (Prop_lut4_I1_O)        0.124     9.715 r  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_6/O
                         net (fo=1, routed)           0.724    10.438    CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_6_n_0
    SLICE_X32Y79         LUT4 (Prop_lut4_I3_O)        0.124    10.562 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_4/O
                         net (fo=4, routed)           0.722    11.284    CPU_Core_inst/CU/debugSignalsReg_reg[106]
    SLICE_X34Y80         LUT6 (Prop_lut6_I4_O)        0.124    11.408 r  CPU_Core_inst/CU/debugSignalsReg[106]_i_1_comp/O
                         net (fo=163, routed)         1.146    12.555    CPU_Core_inst/RegisterFile_inst/p_1_out__1[0]
    SLICE_X38Y88         LUT6 (Prop_lut6_I4_O)        0.124    12.679 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[210]_i_4/O
                         net (fo=1, routed)           0.000    12.679    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[210]_i_4_n_0
    SLICE_X38Y88         MUXF7 (Prop_muxf7_I0_O)      0.209    12.888 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[210]_i_2/O
                         net (fo=2, routed)           1.004    13.892    CPU_Core_inst/CU/debugSignalsReg_reg[210]
    SLICE_X38Y86         LUT6 (Prop_lut6_I3_O)        0.297    14.189 r  CPU_Core_inst/CU/debugSignalsReg[210]_i_1/O
                         net (fo=21, routed)          0.873    15.062    CPU_Core_inst/CU/D[110]
    SLICE_X40Y80         LUT5 (Prop_lut5_I3_O)        0.124    15.186 r  CPU_Core_inst/CU/p_1_out__0_i_171/O
                         net (fo=7, routed)           0.820    16.006    CPU_Core_inst/CU/p_1_out__0_i_171_n_0
    SLICE_X45Y83         LUT6 (Prop_lut6_I5_O)        0.124    16.130 r  CPU_Core_inst/CU/p_1_out__0_i_80/O
                         net (fo=3, routed)           0.716    16.846    CPU_Core_inst/CU/p_1_out__0_i_80_n_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I4_O)        0.124    16.970 r  CPU_Core_inst/CU/p_1_out__0_i_84/O
                         net (fo=1, routed)           1.006    17.976    CPU_Core_inst/CU/p_1_out__0_i_84_n_0
    SLICE_X48Y82         LUT6 (Prop_lut6_I2_O)        0.124    18.100 r  CPU_Core_inst/CU/p_1_out__0_i_31/O
                         net (fo=20, routed)          0.752    18.852    CPU_Core_inst/ALU_inst/D[70]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036    22.888 r  CPU_Core_inst/ALU_inst/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    22.890    CPU_Core_inst/ALU_inst/p_1_out__0_n_106
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    24.408 r  CPU_Core_inst/ALU_inst/p_1_out__1/P[0]
                         net (fo=2, routed)           0.788    25.196    CPU_Core_inst/ALU_inst/p_1_out__1_n_105
    SLICE_X54Y80         LUT2 (Prop_lut2_I0_O)        0.124    25.320 r  CPU_Core_inst/ALU_inst/resultReg[17]_i_11/O
                         net (fo=1, routed)           0.000    25.320    CPU_Core_inst/ALU_inst/resultReg[17]_i_11_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.853 r  CPU_Core_inst/ALU_inst/resultReg_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.853    CPU_Core_inst/ALU_inst/resultReg_reg[17]_i_4_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.970 r  CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.970    CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.189 r  CPU_Core_inst/ALU_inst/resultReg_reg[27]_i_10/O[0]
                         net (fo=1, routed)           0.437    26.626    CPU_Core_inst/ALU_inst/data12[24]
    SLICE_X55Y80         LUT2 (Prop_lut2_I0_O)        0.295    26.921 r  CPU_Core_inst/ALU_inst/resultReg[24]_i_4/O
                         net (fo=1, routed)           0.263    27.184    CPU_Core_inst/CU/resultReg_reg[24]
    SLICE_X55Y80         LUT6 (Prop_lut6_I4_O)        0.124    27.308 r  CPU_Core_inst/CU/resultReg[24]_i_1/O
                         net (fo=3, routed)           1.059    28.367    memoryMapping_inst/debugFromCPU_Core[736]
    SLICE_X58Y86         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[812]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457     4.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.503     8.056    memoryMapping_inst/CLK
    SLICE_X58Y86         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[812]/C

Slack:                    inf
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[818]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.762ns  (logic 9.326ns (47.191%)  route 10.436ns (52.809%))
  Logic Levels:           19  (CARRY4=4 DSP48E1=2 LUT2=2 LUT4=2 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.986ns
    Source Clock Delay      (SCD):    8.476ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.534     8.476    CPU_Core_inst/interruptController_inst/sysClk_BUFG
    SLICE_X34Y76         FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.518     8.994 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[23]/Q
                         net (fo=3, routed)           0.597     9.591    CPU_Core_inst/interruptController_inst/Q[23]
    SLICE_X35Y77         LUT4 (Prop_lut4_I1_O)        0.124     9.715 r  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_6/O
                         net (fo=1, routed)           0.724    10.438    CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_6_n_0
    SLICE_X32Y79         LUT4 (Prop_lut4_I3_O)        0.124    10.562 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_4/O
                         net (fo=4, routed)           0.722    11.284    CPU_Core_inst/CU/debugSignalsReg_reg[106]
    SLICE_X34Y80         LUT6 (Prop_lut6_I4_O)        0.124    11.408 r  CPU_Core_inst/CU/debugSignalsReg[106]_i_1_comp/O
                         net (fo=163, routed)         1.146    12.555    CPU_Core_inst/RegisterFile_inst/p_1_out__1[0]
    SLICE_X38Y88         LUT6 (Prop_lut6_I4_O)        0.124    12.679 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[210]_i_4/O
                         net (fo=1, routed)           0.000    12.679    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[210]_i_4_n_0
    SLICE_X38Y88         MUXF7 (Prop_muxf7_I0_O)      0.209    12.888 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[210]_i_2/O
                         net (fo=2, routed)           1.004    13.892    CPU_Core_inst/CU/debugSignalsReg_reg[210]
    SLICE_X38Y86         LUT6 (Prop_lut6_I3_O)        0.297    14.189 r  CPU_Core_inst/CU/debugSignalsReg[210]_i_1/O
                         net (fo=21, routed)          0.873    15.062    CPU_Core_inst/CU/D[110]
    SLICE_X40Y80         LUT5 (Prop_lut5_I3_O)        0.124    15.186 r  CPU_Core_inst/CU/p_1_out__0_i_171/O
                         net (fo=7, routed)           0.820    16.006    CPU_Core_inst/CU/p_1_out__0_i_171_n_0
    SLICE_X45Y83         LUT6 (Prop_lut6_I5_O)        0.124    16.130 r  CPU_Core_inst/CU/p_1_out__0_i_80/O
                         net (fo=3, routed)           0.716    16.846    CPU_Core_inst/CU/p_1_out__0_i_80_n_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I4_O)        0.124    16.970 r  CPU_Core_inst/CU/p_1_out__0_i_84/O
                         net (fo=1, routed)           1.006    17.976    CPU_Core_inst/CU/p_1_out__0_i_84_n_0
    SLICE_X48Y82         LUT6 (Prop_lut6_I2_O)        0.124    18.100 r  CPU_Core_inst/CU/p_1_out__0_i_31/O
                         net (fo=20, routed)          0.752    18.852    CPU_Core_inst/ALU_inst/D[70]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036    22.888 r  CPU_Core_inst/ALU_inst/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    22.890    CPU_Core_inst/ALU_inst/p_1_out__0_n_106
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    24.408 r  CPU_Core_inst/ALU_inst/p_1_out__1/P[0]
                         net (fo=2, routed)           0.788    25.196    CPU_Core_inst/ALU_inst/p_1_out__1_n_105
    SLICE_X54Y80         LUT2 (Prop_lut2_I0_O)        0.124    25.320 r  CPU_Core_inst/ALU_inst/resultReg[17]_i_11/O
                         net (fo=1, routed)           0.000    25.320    CPU_Core_inst/ALU_inst/resultReg[17]_i_11_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.853 r  CPU_Core_inst/ALU_inst/resultReg_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.853    CPU_Core_inst/ALU_inst/resultReg_reg[17]_i_4_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.970 r  CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.970    CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.087 r  CPU_Core_inst/ALU_inst/resultReg_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.087    CPU_Core_inst/ALU_inst/resultReg_reg[27]_i_10_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.326 r  CPU_Core_inst/ALU_inst/resultReg_reg[30]_i_14/O[2]
                         net (fo=1, routed)           0.596    26.922    CPU_Core_inst/ALU_inst/data12[30]
    SLICE_X55Y81         LUT2 (Prop_lut2_I0_O)        0.294    27.216 r  CPU_Core_inst/ALU_inst/resultReg[30]_i_8/O
                         net (fo=1, routed)           0.152    27.368    CPU_Core_inst/CU/resultReg_reg[30]
    SLICE_X55Y81         LUT6 (Prop_lut6_I2_O)        0.332    27.700 r  CPU_Core_inst/CU/resultReg[30]_i_2/O
                         net (fo=3, routed)           0.538    28.238    memoryMapping_inst/debugFromCPU_Core[742]
    SLICE_X57Y81         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[818]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457     4.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.433     7.986    memoryMapping_inst/CLK
    SLICE_X57Y81         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[818]/C

Slack:                    inf
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[807]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.720ns  (logic 8.768ns (44.463%)  route 10.952ns (55.537%))
  Logic Levels:           16  (CARRY4=1 DSP48E1=2 LUT2=2 LUT4=2 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.991ns
    Source Clock Delay      (SCD):    8.476ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.534     8.476    CPU_Core_inst/interruptController_inst/sysClk_BUFG
    SLICE_X34Y76         FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.518     8.994 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[23]/Q
                         net (fo=3, routed)           0.597     9.591    CPU_Core_inst/interruptController_inst/Q[23]
    SLICE_X35Y77         LUT4 (Prop_lut4_I1_O)        0.124     9.715 r  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_6/O
                         net (fo=1, routed)           0.724    10.438    CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_6_n_0
    SLICE_X32Y79         LUT4 (Prop_lut4_I3_O)        0.124    10.562 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_4/O
                         net (fo=4, routed)           0.722    11.284    CPU_Core_inst/CU/debugSignalsReg_reg[106]
    SLICE_X34Y80         LUT6 (Prop_lut6_I4_O)        0.124    11.408 r  CPU_Core_inst/CU/debugSignalsReg[106]_i_1_comp/O
                         net (fo=163, routed)         1.146    12.555    CPU_Core_inst/RegisterFile_inst/p_1_out__1[0]
    SLICE_X38Y88         LUT6 (Prop_lut6_I4_O)        0.124    12.679 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[210]_i_4/O
                         net (fo=1, routed)           0.000    12.679    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[210]_i_4_n_0
    SLICE_X38Y88         MUXF7 (Prop_muxf7_I0_O)      0.209    12.888 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[210]_i_2/O
                         net (fo=2, routed)           1.004    13.892    CPU_Core_inst/CU/debugSignalsReg_reg[210]
    SLICE_X38Y86         LUT6 (Prop_lut6_I3_O)        0.297    14.189 r  CPU_Core_inst/CU/debugSignalsReg[210]_i_1/O
                         net (fo=21, routed)          0.873    15.062    CPU_Core_inst/CU/D[110]
    SLICE_X40Y80         LUT5 (Prop_lut5_I3_O)        0.124    15.186 r  CPU_Core_inst/CU/p_1_out__0_i_171/O
                         net (fo=7, routed)           0.820    16.006    CPU_Core_inst/CU/p_1_out__0_i_171_n_0
    SLICE_X45Y83         LUT6 (Prop_lut6_I5_O)        0.124    16.130 r  CPU_Core_inst/CU/p_1_out__0_i_80/O
                         net (fo=3, routed)           0.716    16.846    CPU_Core_inst/CU/p_1_out__0_i_80_n_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I4_O)        0.124    16.970 r  CPU_Core_inst/CU/p_1_out__0_i_84/O
                         net (fo=1, routed)           1.006    17.976    CPU_Core_inst/CU/p_1_out__0_i_84_n_0
    SLICE_X48Y82         LUT6 (Prop_lut6_I2_O)        0.124    18.100 r  CPU_Core_inst/CU/p_1_out__0_i_31/O
                         net (fo=20, routed)          0.752    18.852    CPU_Core_inst/ALU_inst/D[70]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036    22.888 r  CPU_Core_inst/ALU_inst/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    22.890    CPU_Core_inst/ALU_inst/p_1_out__0_n_106
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    24.408 r  CPU_Core_inst/ALU_inst/p_1_out__1/P[0]
                         net (fo=2, routed)           0.788    25.196    CPU_Core_inst/ALU_inst/p_1_out__1_n_105
    SLICE_X54Y80         LUT2 (Prop_lut2_I0_O)        0.124    25.320 r  CPU_Core_inst/ALU_inst/resultReg[17]_i_11/O
                         net (fo=1, routed)           0.000    25.320    CPU_Core_inst/ALU_inst/resultReg[17]_i_11_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    25.963 r  CPU_Core_inst/ALU_inst/resultReg_reg[17]_i_4/O[3]
                         net (fo=1, routed)           0.718    26.680    CPU_Core_inst/ALU_inst/data12[19]
    SLICE_X55Y81         LUT2 (Prop_lut2_I0_O)        0.307    26.987 r  CPU_Core_inst/ALU_inst/resultReg[19]_i_4/O
                         net (fo=1, routed)           0.403    27.390    CPU_Core_inst/CU/resultReg_reg[19]
    SLICE_X55Y81         LUT6 (Prop_lut6_I4_O)        0.124    27.514 r  CPU_Core_inst/CU/resultReg[19]_i_1/O
                         net (fo=3, routed)           0.681    28.196    memoryMapping_inst/debugFromCPU_Core[731]
    SLICE_X56Y85         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[807]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457     4.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.438     7.991    memoryMapping_inst/CLK
    SLICE_X56Y85         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[807]/C

Slack:                    inf
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[816]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.650ns  (logic 9.099ns (46.305%)  route 10.551ns (53.695%))
  Logic Levels:           19  (CARRY4=4 DSP48E1=2 LUT2=2 LUT4=2 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.990ns
    Source Clock Delay      (SCD):    8.476ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.534     8.476    CPU_Core_inst/interruptController_inst/sysClk_BUFG
    SLICE_X34Y76         FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.518     8.994 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[23]/Q
                         net (fo=3, routed)           0.597     9.591    CPU_Core_inst/interruptController_inst/Q[23]
    SLICE_X35Y77         LUT4 (Prop_lut4_I1_O)        0.124     9.715 r  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_6/O
                         net (fo=1, routed)           0.724    10.438    CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_6_n_0
    SLICE_X32Y79         LUT4 (Prop_lut4_I3_O)        0.124    10.562 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_4/O
                         net (fo=4, routed)           0.722    11.284    CPU_Core_inst/CU/debugSignalsReg_reg[106]
    SLICE_X34Y80         LUT6 (Prop_lut6_I4_O)        0.124    11.408 r  CPU_Core_inst/CU/debugSignalsReg[106]_i_1_comp/O
                         net (fo=163, routed)         1.146    12.555    CPU_Core_inst/RegisterFile_inst/p_1_out__1[0]
    SLICE_X38Y88         LUT6 (Prop_lut6_I4_O)        0.124    12.679 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[210]_i_4/O
                         net (fo=1, routed)           0.000    12.679    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[210]_i_4_n_0
    SLICE_X38Y88         MUXF7 (Prop_muxf7_I0_O)      0.209    12.888 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[210]_i_2/O
                         net (fo=2, routed)           1.004    13.892    CPU_Core_inst/CU/debugSignalsReg_reg[210]
    SLICE_X38Y86         LUT6 (Prop_lut6_I3_O)        0.297    14.189 r  CPU_Core_inst/CU/debugSignalsReg[210]_i_1/O
                         net (fo=21, routed)          0.873    15.062    CPU_Core_inst/CU/D[110]
    SLICE_X40Y80         LUT5 (Prop_lut5_I3_O)        0.124    15.186 r  CPU_Core_inst/CU/p_1_out__0_i_171/O
                         net (fo=7, routed)           0.820    16.006    CPU_Core_inst/CU/p_1_out__0_i_171_n_0
    SLICE_X45Y83         LUT6 (Prop_lut6_I5_O)        0.124    16.130 r  CPU_Core_inst/CU/p_1_out__0_i_80/O
                         net (fo=3, routed)           0.716    16.846    CPU_Core_inst/CU/p_1_out__0_i_80_n_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I4_O)        0.124    16.970 r  CPU_Core_inst/CU/p_1_out__0_i_84/O
                         net (fo=1, routed)           1.006    17.976    CPU_Core_inst/CU/p_1_out__0_i_84_n_0
    SLICE_X48Y82         LUT6 (Prop_lut6_I2_O)        0.124    18.100 r  CPU_Core_inst/CU/p_1_out__0_i_31/O
                         net (fo=20, routed)          0.752    18.852    CPU_Core_inst/ALU_inst/D[70]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036    22.888 r  CPU_Core_inst/ALU_inst/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    22.890    CPU_Core_inst/ALU_inst/p_1_out__0_n_106
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    24.408 r  CPU_Core_inst/ALU_inst/p_1_out__1/P[0]
                         net (fo=2, routed)           0.788    25.196    CPU_Core_inst/ALU_inst/p_1_out__1_n_105
    SLICE_X54Y80         LUT2 (Prop_lut2_I0_O)        0.124    25.320 r  CPU_Core_inst/ALU_inst/resultReg[17]_i_11/O
                         net (fo=1, routed)           0.000    25.320    CPU_Core_inst/ALU_inst/resultReg[17]_i_11_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.853 r  CPU_Core_inst/ALU_inst/resultReg_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.853    CPU_Core_inst/ALU_inst/resultReg_reg[17]_i_4_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.970 r  CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.970    CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.087 r  CPU_Core_inst/ALU_inst/resultReg_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.087    CPU_Core_inst/ALU_inst/resultReg_reg[27]_i_10_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.306 r  CPU_Core_inst/ALU_inst/resultReg_reg[30]_i_14/O[0]
                         net (fo=1, routed)           0.298    26.603    CPU_Core_inst/ALU_inst/data12[28]
    SLICE_X55Y84         LUT2 (Prop_lut2_I0_O)        0.295    26.898 r  CPU_Core_inst/ALU_inst/resultReg[28]_i_2/O
                         net (fo=1, routed)           0.263    27.161    CPU_Core_inst/CU/resultReg_reg[28]
    SLICE_X55Y84         LUT6 (Prop_lut6_I0_O)        0.124    27.285 r  CPU_Core_inst/CU/resultReg[28]_i_1/O
                         net (fo=3, routed)           0.841    28.126    memoryMapping_inst/debugFromCPU_Core[740]
    SLICE_X56Y84         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[816]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457     4.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.437     7.990    memoryMapping_inst/CLK
    SLICE_X56Y84         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[816]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayControlReg_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[974]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.239ns  (logic 0.141ns (59.026%)  route 0.098ns (40.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.385ns
    Source Clock Delay      (SCD):    2.555ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.561     2.555    memoryMapping_inst/CLK
    SLICE_X48Y62         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayControlReg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         FDCE (Prop_fdce_C_Q)         0.141     2.696 r  memoryMapping_inst/SevenSegmentDisplayControlReg_reg[18]/Q
                         net (fo=3, routed)           0.098     2.794    memoryMapping_inst/SevenSegmentDisplayControlReg_reg_n_0_[18]
    SLICE_X49Y62         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[974]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.829     3.385    memoryMapping_inst/CLK
    SLICE_X49Y62         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[974]/C

Slack:                    inf
  Source:                 memoryMapping_inst/clockControllerPrescalerReg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[950]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.128ns (48.958%)  route 0.133ns (51.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.385ns
    Source Clock Delay      (SCD):    2.554ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.560     2.554    memoryMapping_inst/CLK
    SLICE_X48Y64         FDCE                                         r  memoryMapping_inst/clockControllerPrescalerReg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y64         FDCE (Prop_fdce_C_Q)         0.128     2.682 r  memoryMapping_inst/clockControllerPrescalerReg_reg[26]/Q
                         net (fo=3, routed)           0.133     2.815    memoryMapping_inst/clockControllerPrescalerReg_reg_n_0_[26]
    SLICE_X50Y64         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[950]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.829     3.385    memoryMapping_inst/CLK
    SLICE_X50Y64         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[950]/C

Slack:                    inf
  Source:                 memoryMapping_inst/clockControllerPrescalerReg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[943]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.551%)  route 0.127ns (47.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.385ns
    Source Clock Delay      (SCD):    2.554ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.560     2.554    memoryMapping_inst/CLK
    SLICE_X48Y64         FDCE                                         r  memoryMapping_inst/clockControllerPrescalerReg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y64         FDCE (Prop_fdce_C_Q)         0.141     2.695 r  memoryMapping_inst/clockControllerPrescalerReg_reg[19]/Q
                         net (fo=3, routed)           0.127     2.822    memoryMapping_inst/clockControllerPrescalerReg_reg_n_0_[19]
    SLICE_X51Y64         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[943]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.829     3.385    memoryMapping_inst/CLK
    SLICE_X51Y64         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[943]/C

Slack:                    inf
  Source:                 memoryMapping_inst/clockControllerPrescalerReg_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[953]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.128ns (47.475%)  route 0.142ns (52.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.384ns
    Source Clock Delay      (SCD):    2.554ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.560     2.554    memoryMapping_inst/CLK
    SLICE_X48Y64         FDCE                                         r  memoryMapping_inst/clockControllerPrescalerReg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y64         FDCE (Prop_fdce_C_Q)         0.128     2.682 r  memoryMapping_inst/clockControllerPrescalerReg_reg[29]/Q
                         net (fo=3, routed)           0.142     2.823    memoryMapping_inst/clockControllerPrescalerReg_reg_n_0_[29]
    SLICE_X50Y65         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[953]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.828     3.384    memoryMapping_inst/CLK
    SLICE_X50Y65         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[953]/C

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[992]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.945%)  route 0.130ns (48.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    2.558ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.564     2.558    memoryMapping_inst/CLK
    SLICE_X55Y55         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDCE (Prop_fdce_C_Q)         0.141     2.699 r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[4]/Q
                         net (fo=5, routed)           0.130     2.829    memoryMapping_inst/Q[4]
    SLICE_X55Y56         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[992]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.834     3.390    memoryMapping_inst/CLK
    SLICE_X55Y56         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[992]/C

Slack:                    inf
  Source:                 memoryMapping_inst/serialInterfacePrescalerReg_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[912]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.270%)  route 0.134ns (48.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.385ns
    Source Clock Delay      (SCD):    2.555ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.561     2.555    memoryMapping_inst/CLK
    SLICE_X47Y59         FDCE                                         r  memoryMapping_inst/serialInterfacePrescalerReg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y59         FDCE (Prop_fdce_C_Q)         0.141     2.696 r  memoryMapping_inst/serialInterfacePrescalerReg_reg[20]/Q
                         net (fo=6, routed)           0.134     2.830    memoryMapping_inst/serialInterfacePrescalerReg_reg[31]_0[18]
    SLICE_X47Y60         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[912]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.830     3.385    memoryMapping_inst/CLK
    SLICE_X47Y60         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[912]/C

Slack:                    inf
  Source:                 memoryMapping_inst/serialInterfacePrescalerReg_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[915]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.260%)  route 0.134ns (48.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.385ns
    Source Clock Delay      (SCD):    2.555ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.561     2.555    memoryMapping_inst/CLK
    SLICE_X47Y59         FDCE                                         r  memoryMapping_inst/serialInterfacePrescalerReg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y59         FDCE (Prop_fdce_C_Q)         0.141     2.696 r  memoryMapping_inst/serialInterfacePrescalerReg_reg[23]/Q
                         net (fo=6, routed)           0.134     2.830    memoryMapping_inst/serialInterfacePrescalerReg_reg[31]_0[21]
    SLICE_X47Y60         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[915]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.830     3.385    memoryMapping_inst/CLK
    SLICE_X47Y60         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[915]/C

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayControlReg_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[985]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.276ns  (logic 0.128ns (46.393%)  route 0.148ns (53.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.388ns
    Source Clock Delay      (SCD):    2.555ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.561     2.555    memoryMapping_inst/CLK
    SLICE_X48Y62         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayControlReg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         FDCE (Prop_fdce_C_Q)         0.128     2.683 r  memoryMapping_inst/SevenSegmentDisplayControlReg_reg[29]/Q
                         net (fo=3, routed)           0.148     2.831    memoryMapping_inst/SevenSegmentDisplayControlReg_reg_n_0_[29]
    SLICE_X50Y61         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[985]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.832     3.388    memoryMapping_inst/CLK
    SLICE_X50Y61         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[985]/C

Slack:                    inf
  Source:                 CPU_Core_inst/RegisterFile_inst/registers_reg[1][25]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[301]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.279ns  (logic 0.128ns (45.856%)  route 0.151ns (54.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.386ns
    Source Clock Delay      (SCD):    2.556ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.562     2.556    CPU_Core_inst/RegisterFile_inst/sysClk_BUFG
    SLICE_X37Y98         FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[1][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDCE (Prop_fdce_C_Q)         0.128     2.684 r  CPU_Core_inst/RegisterFile_inst/registers_reg[1][25]/Q
                         net (fo=4, routed)           0.151     2.835    memoryMapping_inst/debugFromCPU_Core[225]
    SLICE_X36Y99         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[301]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.830     3.386    memoryMapping_inst/CLK
    SLICE_X36Y99         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[301]/C

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayControlReg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[975]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.131%)  route 0.140ns (49.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.388ns
    Source Clock Delay      (SCD):    2.555ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.561     2.555    memoryMapping_inst/CLK
    SLICE_X48Y62         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayControlReg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         FDCE (Prop_fdce_C_Q)         0.141     2.696 r  memoryMapping_inst/SevenSegmentDisplayControlReg_reg[19]/Q
                         net (fo=3, routed)           0.140     2.836    memoryMapping_inst/SevenSegmentDisplayControlReg_reg_n_0_[19]
    SLICE_X50Y61         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[975]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.832     3.388    memoryMapping_inst/CLK
    SLICE_X50Y61         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[975]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  VGA_clk
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA_Controller_inst/verticalCount3_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.571ns  (logic 4.261ns (49.717%)  route 4.310ns (50.283%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.569     8.515    VGA_Controller_inst/CLK
    SLICE_X14Y46         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y46         FDCE (Prop_fdce_C_Q)         0.518     9.033 f  VGA_Controller_inst/verticalCount3_reg[6]/Q
                         net (fo=1, routed)           0.661     9.694    VGA_Controller_inst/verticalCount3_reg_n_0_[6]
    SLICE_X14Y46         LUT4 (Prop_lut4_I0_O)        0.124     9.818 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.412    10.230    VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2_n_0
    SLICE_X13Y46         LUT6 (Prop_lut6_I5_O)        0.124    10.354 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           3.237    13.591    VGA_Green_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    17.086 r  VGA_Blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.086    VGA_Blue[0]
    N18                                                               r  VGA_Blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/verticalCount3_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.455ns  (logic 4.285ns (50.680%)  route 4.170ns (49.320%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.569     8.515    VGA_Controller_inst/CLK
    SLICE_X14Y46         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y46         FDCE (Prop_fdce_C_Q)         0.518     9.033 f  VGA_Controller_inst/verticalCount3_reg[6]/Q
                         net (fo=1, routed)           0.661     9.694    VGA_Controller_inst/verticalCount3_reg_n_0_[6]
    SLICE_X14Y46         LUT4 (Prop_lut4_I0_O)        0.124     9.818 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.412    10.230    VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2_n_0
    SLICE_X13Y46         LUT6 (Prop_lut6_I5_O)        0.124    10.354 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           3.097    13.451    VGA_Green_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.519    16.970 r  VGA_Blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.970    VGA_Blue[2]
    K18                                                               r  VGA_Blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/verticalCount3_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.289ns  (logic 4.269ns (51.505%)  route 4.020ns (48.495%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.569     8.515    VGA_Controller_inst/CLK
    SLICE_X14Y46         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y46         FDCE (Prop_fdce_C_Q)         0.518     9.033 f  VGA_Controller_inst/verticalCount3_reg[6]/Q
                         net (fo=1, routed)           0.661     9.694    VGA_Controller_inst/verticalCount3_reg_n_0_[6]
    SLICE_X14Y46         LUT4 (Prop_lut4_I0_O)        0.124     9.818 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.412    10.230    VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2_n_0
    SLICE_X13Y46         LUT6 (Prop_lut6_I5_O)        0.124    10.354 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           2.947    13.301    VGA_Green_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.503    16.804 r  VGA_Blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.804    VGA_Blue[1]
    L18                                                               r  VGA_Blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/verticalCount3_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.161ns  (logic 4.291ns (52.578%)  route 3.870ns (47.422%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.569     8.515    VGA_Controller_inst/CLK
    SLICE_X14Y46         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y46         FDCE (Prop_fdce_C_Q)         0.518     9.033 f  VGA_Controller_inst/verticalCount3_reg[6]/Q
                         net (fo=1, routed)           0.661     9.694    VGA_Controller_inst/verticalCount3_reg_n_0_[6]
    SLICE_X14Y46         LUT4 (Prop_lut4_I0_O)        0.124     9.818 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.412    10.230    VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2_n_0
    SLICE_X13Y46         LUT6 (Prop_lut6_I5_O)        0.124    10.354 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           2.797    13.151    VGA_Green_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525    16.676 r  VGA_Blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.676    VGA_Blue[3]
    J18                                                               r  VGA_Blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/verticalCount3_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.065ns  (logic 4.296ns (53.275%)  route 3.768ns (46.725%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.569     8.515    VGA_Controller_inst/CLK
    SLICE_X14Y46         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y46         FDCE (Prop_fdce_C_Q)         0.518     9.033 f  VGA_Controller_inst/verticalCount3_reg[6]/Q
                         net (fo=1, routed)           0.661     9.694    VGA_Controller_inst/verticalCount3_reg_n_0_[6]
    SLICE_X14Y46         LUT4 (Prop_lut4_I0_O)        0.124     9.818 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.412    10.230    VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2_n_0
    SLICE_X13Y46         LUT6 (Prop_lut6_I5_O)        0.124    10.354 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           2.695    13.049    VGA_Green_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         3.530    16.580 r  VGA_Green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.580    VGA_Green[3]
    D17                                                               r  VGA_Green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/verticalCount3_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.007ns  (logic 4.287ns (53.540%)  route 3.720ns (46.460%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.569     8.515    VGA_Controller_inst/CLK
    SLICE_X14Y46         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y46         FDCE (Prop_fdce_C_Q)         0.518     9.033 f  VGA_Controller_inst/verticalCount3_reg[6]/Q
                         net (fo=1, routed)           0.661     9.694    VGA_Controller_inst/verticalCount3_reg_n_0_[6]
    SLICE_X14Y46         LUT4 (Prop_lut4_I0_O)        0.124     9.818 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.412    10.230    VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2_n_0
    SLICE_X13Y46         LUT6 (Prop_lut6_I5_O)        0.124    10.354 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           2.647    13.001    VGA_Green_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    16.522 r  VGA_Green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.522    VGA_Green[0]
    J17                                                               r  VGA_Green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/verticalCount3_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            V_Sync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.953ns  (logic 4.269ns (53.683%)  route 3.684ns (46.317%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.569     8.515    VGA_Controller_inst/CLK
    SLICE_X14Y46         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y46         FDCE (Prop_fdce_C_Q)         0.518     9.033 f  VGA_Controller_inst/verticalCount3_reg[6]/Q
                         net (fo=1, routed)           0.661     9.694    VGA_Controller_inst/verticalCount3_reg_n_0_[6]
    SLICE_X14Y46         LUT4 (Prop_lut4_I0_O)        0.124     9.818 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.435    10.253    VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2_n_0
    SLICE_X12Y47         LUT6 (Prop_lut6_I5_O)        0.124    10.377 r  VGA_Controller_inst/V_Sync_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.587    12.965    V_Sync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503    16.468 r  V_Sync_OBUF_inst/O
                         net (fo=0)                   0.000    16.468    V_Sync
    R19                                                               r  V_Sync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/verticalCount3_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.721ns  (logic 4.295ns (55.630%)  route 3.426ns (44.370%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.569     8.515    VGA_Controller_inst/CLK
    SLICE_X14Y46         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y46         FDCE (Prop_fdce_C_Q)         0.518     9.033 f  VGA_Controller_inst/verticalCount3_reg[6]/Q
                         net (fo=1, routed)           0.661     9.694    VGA_Controller_inst/verticalCount3_reg_n_0_[6]
    SLICE_X14Y46         LUT4 (Prop_lut4_I0_O)        0.124     9.818 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.412    10.230    VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2_n_0
    SLICE_X13Y46         LUT6 (Prop_lut6_I5_O)        0.124    10.354 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           2.353    12.707    VGA_Green_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529    16.236 r  VGA_Green_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.236    VGA_Green[2]
    G17                                                               r  VGA_Green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/horizontalCount3_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            H_Sync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.634ns  (logic 4.139ns (54.214%)  route 3.495ns (45.786%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.569     8.515    VGA_Controller_inst/CLK
    SLICE_X12Y46         FDCE                                         r  VGA_Controller_inst/horizontalCount3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDCE (Prop_fdce_C_Q)         0.518     9.033 r  VGA_Controller_inst/horizontalCount3_reg[6]/Q
                         net (fo=1, routed)           1.094    10.127    VGA_Controller_inst/horizontalCount3_reg_n_0_[6]
    SLICE_X12Y44         LUT6 (Prop_lut6_I0_O)        0.124    10.251 r  VGA_Controller_inst/H_Sync_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.401    12.652    H_Sync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497    16.149 r  H_Sync_OBUF_inst/O
                         net (fo=0)                   0.000    16.149    H_Sync
    P19                                                               r  H_Sync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/verticalCount3_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.563ns  (logic 4.271ns (56.478%)  route 3.292ns (43.522%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.569     8.515    VGA_Controller_inst/CLK
    SLICE_X14Y46         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y46         FDCE (Prop_fdce_C_Q)         0.518     9.033 f  VGA_Controller_inst/verticalCount3_reg[6]/Q
                         net (fo=1, routed)           0.661     9.694    VGA_Controller_inst/verticalCount3_reg_n_0_[6]
    SLICE_X14Y46         LUT4 (Prop_lut4_I0_O)        0.124     9.818 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.412    10.230    VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2_n_0
    SLICE_X13Y46         LUT6 (Prop_lut6_I5_O)        0.124    10.354 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           2.219    12.573    VGA_Green_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.505    16.078 r  VGA_Green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.078    VGA_Green[1]
    H17                                                               r  VGA_Green[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA_Controller_inst/horizontalCount3_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.171ns  (logic 1.416ns (65.192%)  route 0.756ns (34.808%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.566     2.563    VGA_Controller_inst/CLK
    SLICE_X12Y44         FDCE                                         r  VGA_Controller_inst/horizontalCount3_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDCE (Prop_fdce_C_Q)         0.164     2.727 f  VGA_Controller_inst/horizontalCount3_reg[8]/Q
                         net (fo=2, routed)           0.121     2.848    VGA_Controller_inst/horizontalCount3_reg_n_0_[8]
    SLICE_X13Y46         LUT6 (Prop_lut6_I0_O)        0.045     2.893 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           0.635     3.527    VGA_Green_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.207     4.734 r  VGA_Green_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.734    VGA_Green[1]
    H17                                                               r  VGA_Green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/horizontalCount3_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.233ns  (logic 1.439ns (64.442%)  route 0.794ns (35.558%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.566     2.563    VGA_Controller_inst/CLK
    SLICE_X12Y44         FDCE                                         r  VGA_Controller_inst/horizontalCount3_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDCE (Prop_fdce_C_Q)         0.164     2.727 f  VGA_Controller_inst/horizontalCount3_reg[8]/Q
                         net (fo=2, routed)           0.121     2.848    VGA_Controller_inst/horizontalCount3_reg_n_0_[8]
    SLICE_X13Y46         LUT6 (Prop_lut6_I0_O)        0.045     2.893 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           0.673     3.566    VGA_Green_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         1.230     4.796 r  VGA_Green_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.796    VGA_Green[2]
    G17                                                               r  VGA_Green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/horizontalCount3_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            H_Sync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.236ns  (logic 1.407ns (62.926%)  route 0.829ns (37.074%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.566     2.563    VGA_Controller_inst/CLK
    SLICE_X12Y44         FDCE                                         r  VGA_Controller_inst/horizontalCount3_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDCE (Prop_fdce_C_Q)         0.164     2.727 f  VGA_Controller_inst/horizontalCount3_reg[9]/Q
                         net (fo=2, routed)           0.129     2.855    VGA_Controller_inst/horizontalCount3_reg_n_0_[9]
    SLICE_X12Y44         LUT6 (Prop_lut6_I5_O)        0.045     2.900 r  VGA_Controller_inst/H_Sync_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.700     3.600    H_Sync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     4.798 r  H_Sync_OBUF_inst/O
                         net (fo=0)                   0.000     4.798    H_Sync
    P19                                                               r  H_Sync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/horizontalCount3_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.348ns  (logic 1.431ns (60.937%)  route 0.917ns (39.063%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.566     2.563    VGA_Controller_inst/CLK
    SLICE_X12Y44         FDCE                                         r  VGA_Controller_inst/horizontalCount3_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDCE (Prop_fdce_C_Q)         0.164     2.727 f  VGA_Controller_inst/horizontalCount3_reg[8]/Q
                         net (fo=2, routed)           0.121     2.848    VGA_Controller_inst/horizontalCount3_reg_n_0_[8]
    SLICE_X13Y46         LUT6 (Prop_lut6_I0_O)        0.045     2.893 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           0.796     3.689    VGA_Green_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.222     4.911 r  VGA_Green_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.911    VGA_Green[0]
    J17                                                               r  VGA_Green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/verticalCount3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            V_Sync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.364ns  (logic 1.413ns (59.790%)  route 0.951ns (40.210%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.567     2.564    VGA_Controller_inst/CLK
    SLICE_X14Y49         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDCE (Prop_fdce_C_Q)         0.164     2.728 f  VGA_Controller_inst/verticalCount3_reg[1]/Q
                         net (fo=1, routed)           0.159     2.887    VGA_Controller_inst/verticalCount3_reg_n_0_[1]
    SLICE_X12Y47         LUT6 (Prop_lut6_I3_O)        0.045     2.932 r  VGA_Controller_inst/V_Sync_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.791     3.723    V_Sync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     4.928 r  V_Sync_OBUF_inst/O
                         net (fo=0)                   0.000     4.928    V_Sync
    R19                                                               r  V_Sync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/horizontalCount3_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.392ns  (logic 1.440ns (60.220%)  route 0.951ns (39.780%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.566     2.563    VGA_Controller_inst/CLK
    SLICE_X12Y44         FDCE                                         r  VGA_Controller_inst/horizontalCount3_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDCE (Prop_fdce_C_Q)         0.164     2.727 f  VGA_Controller_inst/horizontalCount3_reg[8]/Q
                         net (fo=2, routed)           0.121     2.848    VGA_Controller_inst/horizontalCount3_reg_n_0_[8]
    SLICE_X13Y46         LUT6 (Prop_lut6_I0_O)        0.045     2.893 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           0.830     3.723    VGA_Green_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         1.231     4.954 r  VGA_Green_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.954    VGA_Green[3]
    D17                                                               r  VGA_Green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/horizontalCount3_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.415ns  (logic 1.435ns (59.411%)  route 0.980ns (40.589%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.566     2.563    VGA_Controller_inst/CLK
    SLICE_X12Y44         FDCE                                         r  VGA_Controller_inst/horizontalCount3_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDCE (Prop_fdce_C_Q)         0.164     2.727 f  VGA_Controller_inst/horizontalCount3_reg[8]/Q
                         net (fo=2, routed)           0.121     2.848    VGA_Controller_inst/horizontalCount3_reg_n_0_[8]
    SLICE_X13Y46         LUT6 (Prop_lut6_I0_O)        0.045     2.893 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           0.859     3.752    VGA_Green_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         1.226     4.977 r  VGA_Blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.977    VGA_Blue[3]
    J18                                                               r  VGA_Blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/horizontalCount3_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.457ns  (logic 1.414ns (57.540%)  route 1.043ns (42.460%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.566     2.563    VGA_Controller_inst/CLK
    SLICE_X12Y44         FDCE                                         r  VGA_Controller_inst/horizontalCount3_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDCE (Prop_fdce_C_Q)         0.164     2.727 f  VGA_Controller_inst/horizontalCount3_reg[8]/Q
                         net (fo=2, routed)           0.121     2.848    VGA_Controller_inst/horizontalCount3_reg_n_0_[8]
    SLICE_X13Y46         LUT6 (Prop_lut6_I0_O)        0.045     2.893 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           0.922     3.815    VGA_Green_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.205     5.019 r  VGA_Blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.019    VGA_Blue[1]
    L18                                                               r  VGA_Blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/horizontalCount3_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.535ns  (logic 1.429ns (56.368%)  route 1.106ns (43.632%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.566     2.563    VGA_Controller_inst/CLK
    SLICE_X12Y44         FDCE                                         r  VGA_Controller_inst/horizontalCount3_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDCE (Prop_fdce_C_Q)         0.164     2.727 f  VGA_Controller_inst/horizontalCount3_reg[8]/Q
                         net (fo=2, routed)           0.121     2.848    VGA_Controller_inst/horizontalCount3_reg_n_0_[8]
    SLICE_X13Y46         LUT6 (Prop_lut6_I0_O)        0.045     2.893 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           0.985     3.878    VGA_Green_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         1.220     5.097 r  VGA_Blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.097    VGA_Blue[2]
    K18                                                               r  VGA_Blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/horizontalCount3_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.565ns  (logic 1.406ns (54.806%)  route 1.159ns (45.194%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.566     2.563    VGA_Controller_inst/CLK
    SLICE_X12Y44         FDCE                                         r  VGA_Controller_inst/horizontalCount3_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDCE (Prop_fdce_C_Q)         0.164     2.727 f  VGA_Controller_inst/horizontalCount3_reg[8]/Q
                         net (fo=2, routed)           0.121     2.848    VGA_Controller_inst/horizontalCount3_reg_n_0_[8]
    SLICE_X13Y46         LUT6 (Prop_lut6_I0_O)        0.045     2.893 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           1.038     3.931    VGA_Green_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.197     5.127 r  VGA_Blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.127    VGA_Blue[0]
    N18                                                               r  VGA_Blue[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfb
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA_ClkGenerator_inst/mmcm_inst/CLKFBOUT
                            (clock source 'clkfb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_ClkGenerator_inst/mmcm_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.997%))
  Logic Levels:           0  
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfb fall edge)      5.000     5.000 f  
    W5                                                0.000     5.000 f  externalClk (IN)
                         net (fo=0)                   0.000     5.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 f  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574    10.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.088    10.183 f  VGA_ClkGenerator_inst/mmcm_inst/CLKFBOUT
                         net (fo=1, routed)           0.014    10.197    VGA_ClkGenerator_inst/clkfb
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  VGA_ClkGenerator_inst/mmcm_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA_ClkGenerator_inst/mmcm_inst/CLKFBOUT
                            (clock source 'clkfb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_ClkGenerator_inst/mmcm_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfb rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     1.487    VGA_ClkGenerator_inst/clkfb
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  VGA_ClkGenerator_inst/mmcm_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfb_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 internalClockGenerator_inst/mmcm_inst/CLKFBOUT
                            (clock source 'clkfb_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            internalClockGenerator_inst/mmcm_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.997%))
  Logic Levels:           0  
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfb_1 fall edge)    5.000     5.000 f  
    W5                                                0.000     5.000 f  externalClk (IN)
                         net (fo=0)                   0.000     5.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 f  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575    10.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.088    10.184 f  internalClockGenerator_inst/mmcm_inst/CLKFBOUT
                         net (fo=1, routed)           0.014    10.198    internalClockGenerator_inst/clkfb
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  internalClockGenerator_inst/mmcm_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 internalClockGenerator_inst/mmcm_inst/CLKFBOUT
                            (clock source 'clkfb_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            internalClockGenerator_inst/mmcm_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfb_1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     1.487    internalClockGenerator_inst/clkfb
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  internalClockGenerator_inst/mmcm_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sysClk
  To Clock:  

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 memoryMapping_inst/serialInterface_inst/debugPtr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.216ns  (logic 6.791ns (25.903%)  route 19.426ns (74.097%))
  Logic Levels:           14  (CARRY4=2 LUT2=2 LUT6=5 MUXF7=2 MUXF8=2 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.554     8.496    memoryMapping_inst/serialInterface_inst/CLK
    SLICE_X30Y52         FDCE                                         r  memoryMapping_inst/serialInterface_inst/debugPtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y52         FDCE (Prop_fdce_C_Q)         0.518     9.014 r  memoryMapping_inst/serialInterface_inst/debugPtr_reg[0]/Q
                         net (fo=19, routed)          0.854     9.867    memoryMapping_inst/serialInterface_inst/debugPtr_reg_n_0_[0]
    SLICE_X28Y52         LUT2 (Prop_lut2_I0_O)        0.124     9.991 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_142/O
                         net (fo=1, routed)           0.000     9.991    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_142_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    10.218 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_58/O[1]
                         net (fo=2, routed)           0.828    11.046    memoryMapping_inst/serialInterface_inst/PCOUT[1]
    SLICE_X29Y54         LUT2 (Prop_lut2_I0_O)        0.303    11.349 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_90/O
                         net (fo=1, routed)           0.000    11.349    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_90_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    11.576 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_40/O[1]
                         net (fo=248, routed)         9.417    20.994    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_40_n_6
    SLICE_X23Y100        LUT6 (Prop_lut6_I2_O)        0.303    21.297 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_513/O
                         net (fo=1, routed)           0.000    21.297    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_513_n_0
    SLICE_X23Y100        MUXF7 (Prop_muxf7_I1_O)      0.245    21.542 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_298/O
                         net (fo=1, routed)           0.000    21.542    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_298_n_0
    SLICE_X23Y100        MUXF8 (Prop_muxf8_I0_O)      0.104    21.646 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_152/O
                         net (fo=1, routed)           1.315    22.961    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_152_n_0
    SLICE_X31Y96         LUT6 (Prop_lut6_I5_O)        0.316    23.277 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_68/O
                         net (fo=1, routed)           0.000    23.277    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_68_n_0
    SLICE_X31Y96         MUXF7 (Prop_muxf7_I0_O)      0.238    23.515 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_30/O
                         net (fo=1, routed)           0.000    23.515    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_30_n_0
    SLICE_X31Y96         MUXF8 (Prop_muxf8_I0_O)      0.104    23.619 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_16/O
                         net (fo=1, routed)           1.730    25.348    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_16_n_0
    SLICE_X31Y65         LUT6 (Prop_lut6_I5_O)        0.316    25.664 f  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.821    26.486    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_5_n_0
    SLICE_X32Y54         LUT6 (Prop_lut6_I1_O)        0.124    26.610 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.280    26.889    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_2_n_0
    SLICE_X32Y54         LUT6 (Prop_lut6_I0_O)        0.124    27.013 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.181    31.194    tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    34.712 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    34.712    tx
    A18                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayControlReg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[0][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.934ns  (logic 5.371ns (33.709%)  route 10.563ns (66.291%))
  Logic Levels:           8  (LUT2=1 LUT5=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.557     8.499    memoryMapping_inst/CLK
    SLICE_X54Y59         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayControlReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y59         FDCE (Prop_fdce_C_Q)         0.518     9.017 r  memoryMapping_inst/SevenSegmentDisplayControlReg_reg[3]/Q
                         net (fo=48, routed)          3.145    12.161    memoryMapping_inst/SevenSegmentDisplayControlReg_reg_n_0_[3]
    SLICE_X54Y55         LUT2 (Prop_lut2_I0_O)        0.146    12.307 f  memoryMapping_inst/g0_b0_i_6/O
                         net (fo=26, routed)          1.272    13.579    memoryMapping_inst/g0_b0_i_6_n_0
    SLICE_X58Y56         LUT6 (Prop_lut6_I2_O)        0.328    13.907 r  memoryMapping_inst/g0_b0__1_i_8/O
                         net (fo=1, routed)           0.656    14.563    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_2
    SLICE_X59Y56         LUT6 (Prop_lut6_I2_O)        0.124    14.687 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_3/O
                         net (fo=7, routed)           0.965    15.652    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_3_n_0
    SLICE_X61Y54         LUT5 (Prop_lut5_I2_O)        0.152    15.804 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b1__1/O
                         net (fo=1, routed)           0.581    16.385    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b1__1_n_0
    SLICE_X60Y52         LUT5 (Prop_lut5_I2_O)        0.326    16.711 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][1]_INST_0_i_7/O
                         net (fo=1, routed)           0.282    16.993    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][1]_INST_0_i_7_n_0
    SLICE_X60Y52         LUT6 (Prop_lut6_I0_O)        0.124    17.117 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][1]_INST_0_i_2/O
                         net (fo=1, routed)           0.807    17.924    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][1]_INST_0_i_2_n_0
    SLICE_X58Y52         LUT6 (Prop_lut6_I0_O)        0.124    18.048 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][1]_INST_0_i_1/O
                         net (fo=1, routed)           2.855    20.903    sevenSegmentLEDs[0]_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    24.432 r  sevenSegmentLEDs[0][1]_INST_0/O
                         net (fo=0)                   0.000    24.432    sevenSegmentLEDs[0][1]
    W6                                                                r  sevenSegmentLEDs[0][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayControlReg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[0][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.666ns  (logic 5.143ns (32.831%)  route 10.523ns (67.169%))
  Logic Levels:           8  (LUT2=1 LUT5=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.557     8.499    memoryMapping_inst/CLK
    SLICE_X54Y59         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayControlReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y59         FDCE (Prop_fdce_C_Q)         0.518     9.017 f  memoryMapping_inst/SevenSegmentDisplayControlReg_reg[3]/Q
                         net (fo=48, routed)          3.145    12.161    memoryMapping_inst/SevenSegmentDisplayControlReg_reg_n_0_[3]
    SLICE_X54Y55         LUT2 (Prop_lut2_I0_O)        0.146    12.307 r  memoryMapping_inst/g0_b0_i_6/O
                         net (fo=26, routed)          0.692    12.999    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][6]_INST_0_i_6_0
    SLICE_X55Y55         LUT6 (Prop_lut6_I3_O)        0.328    13.327 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_9/O
                         net (fo=1, routed)           0.474    13.801    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_9_n_0
    SLICE_X55Y55         LUT5 (Prop_lut5_I4_O)        0.124    13.925 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_3/O
                         net (fo=7, routed)           0.994    14.919    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sel0[2]
    SLICE_X56Y53         LUT5 (Prop_lut5_I2_O)        0.124    15.043 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b6/O
                         net (fo=1, routed)           0.904    15.946    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b6_n_0
    SLICE_X59Y53         LUT6 (Prop_lut6_I3_O)        0.124    16.070 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][6]_INST_0_i_9/O
                         net (fo=1, routed)           0.416    16.487    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][6]_INST_0_i_9_n_0
    SLICE_X58Y51         LUT6 (Prop_lut6_I0_O)        0.124    16.611 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][6]_INST_0_i_6/O
                         net (fo=1, routed)           0.791    17.402    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][6]_INST_0_i_6_n_0
    SLICE_X61Y51         LUT6 (Prop_lut6_I5_O)        0.124    17.526 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][6]_INST_0_i_1/O
                         net (fo=1, routed)           3.108    20.634    sevenSegmentLEDs[0]_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    24.165 r  sevenSegmentLEDs[0][6]_INST_0/O
                         net (fo=0)                   0.000    24.165    sevenSegmentLEDs[0][6]
    U7                                                                r  sevenSegmentLEDs[0][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayControlReg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[0][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.302ns  (logic 5.125ns (33.495%)  route 10.177ns (66.505%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.557     8.499    memoryMapping_inst/CLK
    SLICE_X54Y59         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayControlReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y59         FDCE (Prop_fdce_C_Q)         0.518     9.017 f  memoryMapping_inst/SevenSegmentDisplayControlReg_reg[3]/Q
                         net (fo=48, routed)          3.145    12.161    memoryMapping_inst/SevenSegmentDisplayControlReg_reg_n_0_[3]
    SLICE_X54Y55         LUT2 (Prop_lut2_I0_O)        0.146    12.307 r  memoryMapping_inst/g0_b0_i_6/O
                         net (fo=26, routed)          1.424    13.732    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][6]_INST_0_i_6_0
    SLICE_X60Y56         LUT6 (Prop_lut6_I4_O)        0.328    14.060 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_4/O
                         net (fo=7, routed)           1.264    15.323    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_4_n_0
    SLICE_X60Y54         LUT5 (Prop_lut5_I3_O)        0.150    15.473 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b5__1/O
                         net (fo=1, routed)           1.023    16.496    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b5__1_n_0
    SLICE_X59Y51         LUT6 (Prop_lut6_I1_O)        0.355    16.851 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][5]_INST_0_i_2/O
                         net (fo=1, routed)           0.418    17.270    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][5]_INST_0_i_2_n_0
    SLICE_X60Y51         LUT6 (Prop_lut6_I0_O)        0.124    17.394 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][5]_INST_0_i_1/O
                         net (fo=1, routed)           2.903    20.296    sevenSegmentLEDs[0]_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    23.801 r  sevenSegmentLEDs[0][5]_INST_0/O
                         net (fo=0)                   0.000    23.801    sevenSegmentLEDs[0][5]
    V5                                                                r  sevenSegmentLEDs[0][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayControlReg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[0][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.261ns  (logic 5.260ns (34.465%)  route 10.001ns (65.535%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.557     8.499    memoryMapping_inst/CLK
    SLICE_X54Y59         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayControlReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y59         FDCE (Prop_fdce_C_Q)         0.518     9.017 r  memoryMapping_inst/SevenSegmentDisplayControlReg_reg[3]/Q
                         net (fo=48, routed)          3.145    12.161    memoryMapping_inst/SevenSegmentDisplayControlReg_reg_n_0_[3]
    SLICE_X54Y55         LUT2 (Prop_lut2_I0_O)        0.146    12.307 f  memoryMapping_inst/g0_b0_i_6/O
                         net (fo=26, routed)          1.272    13.579    memoryMapping_inst/g0_b0_i_6_n_0
    SLICE_X58Y56         LUT6 (Prop_lut6_I2_O)        0.328    13.907 r  memoryMapping_inst/g0_b0__1_i_8/O
                         net (fo=1, routed)           0.656    14.563    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_2
    SLICE_X59Y56         LUT6 (Prop_lut6_I2_O)        0.124    14.687 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_3/O
                         net (fo=7, routed)           0.967    15.654    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_3_n_0
    SLICE_X61Y54         LUT5 (Prop_lut5_I2_O)        0.152    15.806 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b3__1/O
                         net (fo=1, routed)           1.056    16.862    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b3__1_n_0
    SLICE_X58Y52         LUT6 (Prop_lut6_I2_O)        0.332    17.194 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][3]_INST_0_i_2/O
                         net (fo=1, routed)           0.159    17.353    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][3]_INST_0_i_2_n_0
    SLICE_X58Y52         LUT6 (Prop_lut6_I0_O)        0.124    17.477 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][3]_INST_0_i_1/O
                         net (fo=1, routed)           2.747    20.224    sevenSegmentLEDs[0]_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    23.759 r  sevenSegmentLEDs[0][3]_INST_0/O
                         net (fo=0)                   0.000    23.759    sevenSegmentLEDs[0][3]
    V8                                                                r  sevenSegmentLEDs[0][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayControlReg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[0][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.199ns  (logic 5.123ns (33.704%)  route 10.076ns (66.296%))
  Logic Levels:           8  (LUT2=1 LUT5=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.557     8.499    memoryMapping_inst/CLK
    SLICE_X54Y59         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayControlReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y59         FDCE (Prop_fdce_C_Q)         0.518     9.017 r  memoryMapping_inst/SevenSegmentDisplayControlReg_reg[3]/Q
                         net (fo=48, routed)          3.145    12.161    memoryMapping_inst/SevenSegmentDisplayControlReg_reg_n_0_[3]
    SLICE_X54Y55         LUT2 (Prop_lut2_I0_O)        0.146    12.307 f  memoryMapping_inst/g0_b0_i_6/O
                         net (fo=26, routed)          1.111    13.419    memoryMapping_inst/g0_b0_i_6_n_0
    SLICE_X58Y55         LUT6 (Prop_lut6_I2_O)        0.328    13.747 r  memoryMapping_inst/g0_b0__0_i_7/O
                         net (fo=1, routed)           0.421    14.167    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_0
    SLICE_X58Y54         LUT6 (Prop_lut6_I0_O)        0.124    14.291 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_2/O
                         net (fo=7, routed)           0.842    15.133    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_2_n_0
    SLICE_X60Y54         LUT5 (Prop_lut5_I1_O)        0.124    15.257 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0/O
                         net (fo=1, routed)           0.413    15.670    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_n_0
    SLICE_X59Y53         LUT6 (Prop_lut6_I2_O)        0.124    15.794 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][0]_INST_0_i_3/O
                         net (fo=1, routed)           0.815    16.609    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][0]_INST_0_i_3_n_0
    SLICE_X59Y52         LUT6 (Prop_lut6_I0_O)        0.124    16.733 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][0]_INST_0_i_2/O
                         net (fo=1, routed)           0.641    17.373    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][0]_INST_0_i_2_n_0
    SLICE_X61Y51         LUT5 (Prop_lut5_I4_O)        0.124    17.497 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][0]_INST_0_i_1/O
                         net (fo=1, routed)           2.690    20.187    sevenSegmentLEDs[0]_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    23.698 r  sevenSegmentLEDs[0][0]_INST_0/O
                         net (fo=0)                   0.000    23.698    sevenSegmentLEDs[0][0]
    W7                                                                r  sevenSegmentLEDs[0][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayControlReg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[0][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.160ns  (logic 5.008ns (33.033%)  route 10.153ns (66.967%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.557     8.499    memoryMapping_inst/CLK
    SLICE_X54Y59         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayControlReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y59         FDCE (Prop_fdce_C_Q)         0.518     9.017 f  memoryMapping_inst/SevenSegmentDisplayControlReg_reg[3]/Q
                         net (fo=48, routed)          3.145    12.161    memoryMapping_inst/SevenSegmentDisplayControlReg_reg_n_0_[3]
    SLICE_X54Y55         LUT2 (Prop_lut2_I0_O)        0.146    12.307 r  memoryMapping_inst/g0_b0_i_6/O
                         net (fo=26, routed)          1.367    13.674    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][6]_INST_0_i_6_0
    SLICE_X59Y54         LUT6 (Prop_lut6_I4_O)        0.328    14.002 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_3/O
                         net (fo=7, routed)           0.833    14.835    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_3_n_0
    SLICE_X60Y54         LUT5 (Prop_lut5_I2_O)        0.124    14.959 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b4__0/O
                         net (fo=1, routed)           0.577    15.536    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b4__0_n_0
    SLICE_X59Y53         LUT6 (Prop_lut6_I1_O)        0.124    15.660 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][4]_INST_0_i_4/O
                         net (fo=1, routed)           0.645    16.306    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][4]_INST_0_i_4_n_0
    SLICE_X59Y52         LUT6 (Prop_lut6_I0_O)        0.124    16.430 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][4]_INST_0_i_2/O
                         net (fo=1, routed)           0.495    16.925    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][4]_INST_0_i_2_n_0
    SLICE_X58Y52         LUT6 (Prop_lut6_I0_O)        0.124    17.049 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][4]_INST_0_i_1/O
                         net (fo=1, routed)           3.090    20.139    sevenSegmentLEDs[0]_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    23.659 r  sevenSegmentLEDs[0][4]_INST_0/O
                         net (fo=0)                   0.000    23.659    sevenSegmentLEDs[0][4]
    U5                                                                r  sevenSegmentLEDs[0][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayControlReg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[0][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.634ns  (logic 5.023ns (34.325%)  route 9.611ns (65.675%))
  Logic Levels:           7  (LUT2=1 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.557     8.499    memoryMapping_inst/CLK
    SLICE_X54Y59         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayControlReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y59         FDCE (Prop_fdce_C_Q)         0.518     9.017 r  memoryMapping_inst/SevenSegmentDisplayControlReg_reg[3]/Q
                         net (fo=48, routed)          3.145    12.161    memoryMapping_inst/SevenSegmentDisplayControlReg_reg_n_0_[3]
    SLICE_X54Y55         LUT2 (Prop_lut2_I0_O)        0.146    12.307 f  memoryMapping_inst/g0_b0_i_6/O
                         net (fo=26, routed)          1.111    13.419    memoryMapping_inst/g0_b0_i_6_n_0
    SLICE_X58Y55         LUT6 (Prop_lut6_I2_O)        0.328    13.747 r  memoryMapping_inst/g0_b0__0_i_7/O
                         net (fo=1, routed)           0.421    14.167    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_0
    SLICE_X58Y54         LUT6 (Prop_lut6_I0_O)        0.124    14.291 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_2/O
                         net (fo=7, routed)           0.832    15.123    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_2_n_0
    SLICE_X60Y54         LUT5 (Prop_lut5_I1_O)        0.124    15.247 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b2__0/O
                         net (fo=1, routed)           0.734    15.981    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b2__0_n_0
    SLICE_X60Y51         LUT6 (Prop_lut6_I2_O)        0.124    16.105 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][2]_INST_0_i_2/O
                         net (fo=1, routed)           0.655    16.760    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][2]_INST_0_i_2_n_0
    SLICE_X61Y51         LUT5 (Prop_lut5_I0_O)        0.124    16.884 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][2]_INST_0_i_1/O
                         net (fo=1, routed)           2.713    19.597    sevenSegmentLEDs[0]_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    23.133 r  sevenSegmentLEDs[0][2]_INST_0/O
                         net (fo=0)                   0.000    23.133    sevenSegmentLEDs[0][2]
    U8                                                                r  sevenSegmentLEDs[0][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/hardwareTimer0_inst/countReg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digitalIO_pins[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.610ns  (logic 4.955ns (33.912%)  route 9.656ns (66.088%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.550     8.492    memoryMapping_inst/hardwareTimer0_inst/CLK
    SLICE_X46Y63         FDCE                                         r  memoryMapping_inst/hardwareTimer0_inst/countReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y63         FDCE (Prop_fdce_C_Q)         0.478     8.970 r  memoryMapping_inst/hardwareTimer0_inst/countReg_reg[3]/Q
                         net (fo=41, routed)          3.181    12.150    memoryMapping_inst/hardwareTimer0_inst/countReg_reg[7]_0[3]
    SLICE_X64Y73         LUT4 (Prop_lut4_I3_O)        0.295    12.445 r  memoryMapping_inst/hardwareTimer0_inst/digitalIO_pins_IOBUF[10]_inst_i_9/O
                         net (fo=1, routed)           0.000    12.445    memoryMapping_inst/hardwareTimer0_inst/digitalIO_pins_IOBUF[10]_inst_i_9_n_0
    SLICE_X64Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.978 r  memoryMapping_inst/hardwareTimer0_inst/digitalIO_pins_IOBUF[10]_inst_i_2/CO[3]
                         net (fo=1, routed)           1.418    14.396    memoryMapping_inst/hardwareTimer0_inst/digitalIO_pins_IOBUF[10]_inst_i_2_n_0
    SLICE_X59Y75         LUT3 (Prop_lut3_I0_O)        0.124    14.520 r  memoryMapping_inst/hardwareTimer0_inst/digitalIO_pins_IOBUF[10]_inst_i_1/O
                         net (fo=1, routed)           5.057    19.577    digitalIO_pins_IOBUF[10]_inst/I
    B15                  OBUFT (Prop_obuft_I_O)       3.525    23.102 r  digitalIO_pins_IOBUF[10]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    23.102    digitalIO_pins[10]
    B15                                                               r  digitalIO_pins[10] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/hardwareTimer0_inst/countReg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digitalIO_pins[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.555ns  (logic 4.950ns (34.008%)  route 9.605ns (65.992%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.550     8.492    memoryMapping_inst/hardwareTimer0_inst/CLK
    SLICE_X46Y63         FDCE                                         r  memoryMapping_inst/hardwareTimer0_inst/countReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y63         FDCE (Prop_fdce_C_Q)         0.478     8.970 r  memoryMapping_inst/hardwareTimer0_inst/countReg_reg[3]/Q
                         net (fo=41, routed)          3.004    11.974    memoryMapping_inst/hardwareTimer0_inst/countReg_reg[7]_0[3]
    SLICE_X62Y73         LUT4 (Prop_lut4_I3_O)        0.295    12.269 r  memoryMapping_inst/hardwareTimer0_inst/digitalIO_pins_IOBUF[12]_inst_i_9/O
                         net (fo=1, routed)           0.000    12.269    memoryMapping_inst/hardwareTimer0_inst/digitalIO_pins_IOBUF[12]_inst_i_9_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.819 r  memoryMapping_inst/hardwareTimer0_inst/digitalIO_pins_IOBUF[12]_inst_i_2/CO[3]
                         net (fo=1, routed)           1.359    14.178    memoryMapping_inst/hardwareTimer0_inst/digitalIO_pins_IOBUF[12]_inst_i_2_n_0
    SLICE_X57Y73         LUT3 (Prop_lut3_I0_O)        0.124    14.302 r  memoryMapping_inst/hardwareTimer0_inst/digitalIO_pins_IOBUF[12]_inst_i_1/O
                         net (fo=1, routed)           5.242    19.544    digitalIO_pins_IOBUF[12]_inst/I
    A15                  OBUFT (Prop_obuft_I_O)       3.503    23.047 r  digitalIO_pins_IOBUF[12]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    23.047    digitalIO_pins[12]
    A15                                                               r  digitalIO_pins[12] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 memoryMapping_inst/IO_PinsDigitalModeReg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digitalIO_pins[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.847ns  (logic 0.988ns (53.506%)  route 0.859ns (46.494%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.579     2.573    memoryMapping_inst/CLK
    SLICE_X60Y75         FDCE                                         r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y75         FDCE (Prop_fdce_C_Q)         0.164     2.737 r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[10]/Q
                         net (fo=4, routed)           0.859     3.595    digitalIO_pins_IOBUF[5]_inst/T
    K2                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.419 r  digitalIO_pins_IOBUF[5]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.419    digitalIO_pins[5]
    K2                                                                r  digitalIO_pins[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_PinsDigitalModeReg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digitalIO_pins[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.919ns  (logic 0.965ns (50.292%)  route 0.954ns (49.708%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.579     2.573    memoryMapping_inst/CLK
    SLICE_X61Y74         FDCE                                         r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y74         FDCE (Prop_fdce_C_Q)         0.141     2.714 r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[12]/Q
                         net (fo=4, routed)           0.954     3.668    digitalIO_pins_IOBUF[6]_inst/T
    H2                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.492 r  digitalIO_pins_IOBUF[6]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.492    digitalIO_pins[6]
    H2                                                                r  digitalIO_pins[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_PinsDigitalModeReg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digitalIO_pins[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.922ns  (logic 0.965ns (50.211%)  route 0.957ns (49.789%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.580     2.574    memoryMapping_inst/CLK
    SLICE_X59Y73         FDCE                                         r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y73         FDCE (Prop_fdce_C_Q)         0.141     2.715 r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[0]/Q
                         net (fo=4, routed)           0.957     3.672    digitalIO_pins_IOBUF[0]_inst/T
    J1                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.496 r  digitalIO_pins_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.496    digitalIO_pins[0]
    J1                                                                r  digitalIO_pins[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_PinsDigitalModeReg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digitalIO_pins[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.923ns  (logic 1.005ns (52.265%)  route 0.918ns (47.735%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.580     2.574    memoryMapping_inst/CLK
    SLICE_X59Y73         FDCE                                         r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y73         FDCE (Prop_fdce_C_Q)         0.128     2.702 r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[2]/Q
                         net (fo=4, routed)           0.918     3.620    digitalIO_pins_IOBUF[1]_inst/T
    L2                   OBUFT (TriStatD_obuft_T_O)
                                                      0.877     4.497 r  digitalIO_pins_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.497    digitalIO_pins[1]
    L2                                                                r  digitalIO_pins[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_PinsDigitalModeReg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digitalIO_pins[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.936ns  (logic 0.988ns (51.032%)  route 0.948ns (48.968%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.583     2.577    memoryMapping_inst/CLK
    SLICE_X60Y70         FDCE                                         r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y70         FDCE (Prop_fdce_C_Q)         0.164     2.741 r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[4]/Q
                         net (fo=4, routed)           0.948     3.689    digitalIO_pins_IOBUF[2]_inst/T
    J2                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.513 r  digitalIO_pins_IOBUF[2]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.513    digitalIO_pins[2]
    J2                                                                r  digitalIO_pins[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_PinsDigitalModeReg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digitalIO_pins[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.044ns  (logic 0.965ns (47.205%)  route 1.079ns (52.795%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.579     2.573    memoryMapping_inst/CLK
    SLICE_X61Y74         FDCE                                         r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y74         FDCE (Prop_fdce_C_Q)         0.141     2.714 r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[14]/Q
                         net (fo=4, routed)           1.079     3.793    digitalIO_pins_IOBUF[7]_inst/T
    G3                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.617 r  digitalIO_pins_IOBUF[7]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.617    digitalIO_pins[7]
    G3                                                                r  digitalIO_pins[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentAnodes[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.074ns  (logic 1.364ns (65.780%)  route 0.710ns (34.220%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.593     2.587    memoryMapping_inst/IO_SevenSegmentDisplay_inst/CLK
    SLICE_X64Y56         FDPE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDPE (Prop_fdpe_C_Q)         0.164     2.751 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[1]/Q
                         net (fo=1, routed)           0.710     3.460    sevenSegmentAnodes_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     4.661 r  sevenSegmentAnodes_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.661    sevenSegmentAnodes[1]
    U4                                                                r  sevenSegmentAnodes[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentAnodes[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.111ns  (logic 1.368ns (64.801%)  route 0.743ns (35.199%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.593     2.587    memoryMapping_inst/IO_SevenSegmentDisplay_inst/CLK
    SLICE_X64Y56         FDPE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDPE (Prop_fdpe_C_Q)         0.164     2.751 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[0]/Q
                         net (fo=1, routed)           0.743     3.494    sevenSegmentAnodes_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     4.698 r  sevenSegmentAnodes_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.698    sevenSegmentAnodes[0]
    U2                                                                r  sevenSegmentAnodes[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_PinsDigitalModeReg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digitalIO_pins[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.138ns  (logic 1.025ns (47.937%)  route 1.113ns (52.063%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.583     2.577    memoryMapping_inst/CLK
    SLICE_X60Y70         FDCE                                         r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y70         FDCE (Prop_fdce_C_Q)         0.148     2.725 r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[6]/Q
                         net (fo=4, routed)           1.113     3.838    digitalIO_pins_IOBUF[3]_inst/T
    G2                   OBUFT (TriStatD_obuft_T_O)
                                                      0.877     4.715 r  digitalIO_pins_IOBUF[3]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.715    digitalIO_pins[3]
    G2                                                                r  digitalIO_pins[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentAnodes[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.142ns  (logic 1.375ns (64.224%)  route 0.766ns (35.776%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.593     2.587    memoryMapping_inst/IO_SevenSegmentDisplay_inst/CLK
    SLICE_X64Y56         FDPE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDPE (Prop_fdpe_C_Q)         0.164     2.751 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[3]/Q
                         net (fo=1, routed)           0.766     3.517    sevenSegmentAnodes_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     4.728 r  sevenSegmentAnodes_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.728    sevenSegmentAnodes[3]
    W4                                                                r  sevenSegmentAnodes[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  VGA_clk

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            VGA_Controller_inst/pixelReg_reg/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.174ns  (logic 1.580ns (30.540%)  route 3.594ns (69.460%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        8.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=3, routed)           2.813     4.269    VGA_ClkGenerator_inst/enableSw_IBUF
    SLICE_X10Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.393 r  VGA_ClkGenerator_inst/pixelReg_i_1/O
                         net (fo=11, routed)          0.781     5.174    VGA_Controller_inst/E[0]
    SLICE_X13Y46         FDCE                                         r  VGA_Controller_inst/pixelReg_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455     4.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.558 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.450     8.008    VGA_Controller_inst/CLK
    SLICE_X13Y46         FDCE                                         r  VGA_Controller_inst/pixelReg_reg/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            VGA_Controller_inst/horizontalCount1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.083ns  (logic 1.580ns (31.088%)  route 3.503ns (68.912%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        8.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=3, routed)           2.813     4.269    VGA_ClkGenerator_inst/enableSw_IBUF
    SLICE_X10Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.393 r  VGA_ClkGenerator_inst/pixelReg_i_1/O
                         net (fo=11, routed)          0.690     5.083    VGA_Controller_inst/E[0]
    SLICE_X10Y44         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455     4.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.558 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.451     8.009    VGA_Controller_inst/CLK
    SLICE_X10Y44         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[0]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            VGA_Controller_inst/horizontalCount1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.083ns  (logic 1.580ns (31.088%)  route 3.503ns (68.912%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        8.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=3, routed)           2.813     4.269    VGA_ClkGenerator_inst/enableSw_IBUF
    SLICE_X10Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.393 r  VGA_ClkGenerator_inst/pixelReg_i_1/O
                         net (fo=11, routed)          0.690     5.083    VGA_Controller_inst/E[0]
    SLICE_X10Y44         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455     4.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.558 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.451     8.009    VGA_Controller_inst/CLK
    SLICE_X10Y44         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[1]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            VGA_Controller_inst/horizontalCount1_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.083ns  (logic 1.580ns (31.088%)  route 3.503ns (68.912%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        8.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=3, routed)           2.813     4.269    VGA_ClkGenerator_inst/enableSw_IBUF
    SLICE_X10Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.393 r  VGA_ClkGenerator_inst/pixelReg_i_1/O
                         net (fo=11, routed)          0.690     5.083    VGA_Controller_inst/E[0]
    SLICE_X10Y44         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455     4.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.558 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.451     8.009    VGA_Controller_inst/CLK
    SLICE_X10Y44         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[4]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            VGA_Controller_inst/horizontalCount1_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.083ns  (logic 1.580ns (31.088%)  route 3.503ns (68.912%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        8.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=3, routed)           2.813     4.269    VGA_ClkGenerator_inst/enableSw_IBUF
    SLICE_X10Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.393 r  VGA_ClkGenerator_inst/pixelReg_i_1/O
                         net (fo=11, routed)          0.690     5.083    VGA_Controller_inst/E[0]
    SLICE_X10Y44         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455     4.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.558 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.451     8.009    VGA_Controller_inst/CLK
    SLICE_X10Y44         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[5]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            VGA_Controller_inst/horizontalCount1_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.083ns  (logic 1.580ns (31.088%)  route 3.503ns (68.912%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        8.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=3, routed)           2.813     4.269    VGA_ClkGenerator_inst/enableSw_IBUF
    SLICE_X10Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.393 r  VGA_ClkGenerator_inst/pixelReg_i_1/O
                         net (fo=11, routed)          0.690     5.083    VGA_Controller_inst/E[0]
    SLICE_X10Y44         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455     4.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.558 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.451     8.009    VGA_Controller_inst/CLK
    SLICE_X10Y44         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[6]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            VGA_Controller_inst/horizontalCount1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.894ns  (logic 1.580ns (32.291%)  route 3.313ns (67.709%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        8.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=3, routed)           2.813     4.269    VGA_ClkGenerator_inst/enableSw_IBUF
    SLICE_X10Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.393 r  VGA_ClkGenerator_inst/pixelReg_i_1/O
                         net (fo=11, routed)          0.501     4.894    VGA_Controller_inst/E[0]
    SLICE_X11Y44         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455     4.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.558 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.451     8.009    VGA_Controller_inst/CLK
    SLICE_X11Y44         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[2]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            VGA_Controller_inst/horizontalCount1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.894ns  (logic 1.580ns (32.291%)  route 3.313ns (67.709%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        8.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=3, routed)           2.813     4.269    VGA_ClkGenerator_inst/enableSw_IBUF
    SLICE_X10Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.393 r  VGA_ClkGenerator_inst/pixelReg_i_1/O
                         net (fo=11, routed)          0.501     4.894    VGA_Controller_inst/E[0]
    SLICE_X11Y44         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455     4.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.558 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.451     8.009    VGA_Controller_inst/CLK
    SLICE_X11Y44         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[3]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            VGA_Controller_inst/verticalCount1_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.783ns  (logic 1.572ns (32.873%)  route 3.210ns (67.127%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        8.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=3, routed)           2.813     4.269    VGA_ClkGenerator_inst/enableSw_IBUF
    SLICE_X10Y46         LUT3 (Prop_lut3_I1_O)        0.116     4.385 r  VGA_ClkGenerator_inst/verticalCount1[9]_i_1/O
                         net (fo=10, routed)          0.398     4.783    VGA_Controller_inst/verticalCount1_reg[9]_0[0]
    SLICE_X11Y46         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455     4.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.558 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.451     8.009    VGA_Controller_inst/CLK
    SLICE_X11Y46         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[9]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            VGA_Controller_inst/horizontalCount1_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.745ns  (logic 1.580ns (33.303%)  route 3.165ns (66.697%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        8.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=3, routed)           2.813     4.269    VGA_ClkGenerator_inst/enableSw_IBUF
    SLICE_X10Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.393 r  VGA_ClkGenerator_inst/pixelReg_i_1/O
                         net (fo=11, routed)          0.352     4.745    VGA_Controller_inst/E[0]
    SLICE_X10Y45         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455     4.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.558 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.451     8.009    VGA_Controller_inst/CLK
    SLICE_X10Y45         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA_ClkGenerator_inst/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            VGA_Controller_inst/verticalCount1_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.314ns  (logic 0.043ns (3.272%)  route 1.271ns (96.728%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  VGA_ClkGenerator_inst/mmcm_inst/LOCKED
                         net (fo=2, routed)           1.197     1.197    VGA_ClkGenerator_inst/VGA_clkLocked
    SLICE_X10Y46         LUT3 (Prop_lut3_I0_O)        0.043     1.240 r  VGA_ClkGenerator_inst/verticalCount1[9]_i_1/O
                         net (fo=10, routed)          0.075     1.314    VGA_Controller_inst/verticalCount1_reg[9]_0[0]
    SLICE_X10Y46         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.836     3.395    VGA_Controller_inst/CLK
    SLICE_X10Y46         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[5]/C

Slack:                    inf
  Source:                 VGA_ClkGenerator_inst/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            VGA_Controller_inst/verticalCount1_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.314ns  (logic 0.043ns (3.272%)  route 1.271ns (96.728%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  VGA_ClkGenerator_inst/mmcm_inst/LOCKED
                         net (fo=2, routed)           1.197     1.197    VGA_ClkGenerator_inst/VGA_clkLocked
    SLICE_X10Y46         LUT3 (Prop_lut3_I0_O)        0.043     1.240 r  VGA_ClkGenerator_inst/verticalCount1[9]_i_1/O
                         net (fo=10, routed)          0.075     1.314    VGA_Controller_inst/verticalCount1_reg[9]_0[0]
    SLICE_X10Y46         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.836     3.395    VGA_Controller_inst/CLK
    SLICE_X10Y46         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[6]/C

Slack:                    inf
  Source:                 VGA_ClkGenerator_inst/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            VGA_Controller_inst/verticalCount1_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.314ns  (logic 0.043ns (3.272%)  route 1.271ns (96.728%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  VGA_ClkGenerator_inst/mmcm_inst/LOCKED
                         net (fo=2, routed)           1.197     1.197    VGA_ClkGenerator_inst/VGA_clkLocked
    SLICE_X10Y46         LUT3 (Prop_lut3_I0_O)        0.043     1.240 r  VGA_ClkGenerator_inst/verticalCount1[9]_i_1/O
                         net (fo=10, routed)          0.075     1.314    VGA_Controller_inst/verticalCount1_reg[9]_0[0]
    SLICE_X10Y46         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.836     3.395    VGA_Controller_inst/CLK
    SLICE_X10Y46         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[7]/C

Slack:                    inf
  Source:                 VGA_ClkGenerator_inst/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            VGA_Controller_inst/verticalCount1_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.314ns  (logic 0.043ns (3.272%)  route 1.271ns (96.728%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  VGA_ClkGenerator_inst/mmcm_inst/LOCKED
                         net (fo=2, routed)           1.197     1.197    VGA_ClkGenerator_inst/VGA_clkLocked
    SLICE_X10Y46         LUT3 (Prop_lut3_I0_O)        0.043     1.240 r  VGA_ClkGenerator_inst/verticalCount1[9]_i_1/O
                         net (fo=10, routed)          0.075     1.314    VGA_Controller_inst/verticalCount1_reg[9]_0[0]
    SLICE_X10Y46         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.836     3.395    VGA_Controller_inst/CLK
    SLICE_X10Y46         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[8]/C

Slack:                    inf
  Source:                 VGA_ClkGenerator_inst/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            VGA_Controller_inst/verticalCount1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.373ns  (logic 0.043ns (3.133%)  route 1.330ns (96.867%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  VGA_ClkGenerator_inst/mmcm_inst/LOCKED
                         net (fo=2, routed)           1.197     1.197    VGA_ClkGenerator_inst/VGA_clkLocked
    SLICE_X10Y46         LUT3 (Prop_lut3_I0_O)        0.043     1.240 r  VGA_ClkGenerator_inst/verticalCount1[9]_i_1/O
                         net (fo=10, routed)          0.133     1.373    VGA_Controller_inst/verticalCount1_reg[9]_0[0]
    SLICE_X9Y46          FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.836     3.395    VGA_Controller_inst/CLK
    SLICE_X9Y46          FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[0]/C

Slack:                    inf
  Source:                 VGA_ClkGenerator_inst/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            VGA_Controller_inst/verticalCount1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.373ns  (logic 0.043ns (3.133%)  route 1.330ns (96.867%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  VGA_ClkGenerator_inst/mmcm_inst/LOCKED
                         net (fo=2, routed)           1.197     1.197    VGA_ClkGenerator_inst/VGA_clkLocked
    SLICE_X10Y46         LUT3 (Prop_lut3_I0_O)        0.043     1.240 r  VGA_ClkGenerator_inst/verticalCount1[9]_i_1/O
                         net (fo=10, routed)          0.133     1.373    VGA_Controller_inst/verticalCount1_reg[9]_0[0]
    SLICE_X9Y46          FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.836     3.395    VGA_Controller_inst/CLK
    SLICE_X9Y46          FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[1]/C

Slack:                    inf
  Source:                 VGA_ClkGenerator_inst/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            VGA_Controller_inst/verticalCount1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.373ns  (logic 0.043ns (3.133%)  route 1.330ns (96.867%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  VGA_ClkGenerator_inst/mmcm_inst/LOCKED
                         net (fo=2, routed)           1.197     1.197    VGA_ClkGenerator_inst/VGA_clkLocked
    SLICE_X10Y46         LUT3 (Prop_lut3_I0_O)        0.043     1.240 r  VGA_ClkGenerator_inst/verticalCount1[9]_i_1/O
                         net (fo=10, routed)          0.133     1.373    VGA_Controller_inst/verticalCount1_reg[9]_0[0]
    SLICE_X9Y46          FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.836     3.395    VGA_Controller_inst/CLK
    SLICE_X9Y46          FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[2]/C

Slack:                    inf
  Source:                 VGA_ClkGenerator_inst/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            VGA_Controller_inst/verticalCount1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.373ns  (logic 0.043ns (3.133%)  route 1.330ns (96.867%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  VGA_ClkGenerator_inst/mmcm_inst/LOCKED
                         net (fo=2, routed)           1.197     1.197    VGA_ClkGenerator_inst/VGA_clkLocked
    SLICE_X10Y46         LUT3 (Prop_lut3_I0_O)        0.043     1.240 r  VGA_ClkGenerator_inst/verticalCount1[9]_i_1/O
                         net (fo=10, routed)          0.133     1.373    VGA_Controller_inst/verticalCount1_reg[9]_0[0]
    SLICE_X9Y46          FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.836     3.395    VGA_Controller_inst/CLK
    SLICE_X9Y46          FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[3]/C

Slack:                    inf
  Source:                 VGA_ClkGenerator_inst/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            VGA_Controller_inst/verticalCount1_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.373ns  (logic 0.043ns (3.133%)  route 1.330ns (96.867%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  VGA_ClkGenerator_inst/mmcm_inst/LOCKED
                         net (fo=2, routed)           1.197     1.197    VGA_ClkGenerator_inst/VGA_clkLocked
    SLICE_X10Y46         LUT3 (Prop_lut3_I0_O)        0.043     1.240 r  VGA_ClkGenerator_inst/verticalCount1[9]_i_1/O
                         net (fo=10, routed)          0.133     1.373    VGA_Controller_inst/verticalCount1_reg[9]_0[0]
    SLICE_X9Y46          FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.836     3.395    VGA_Controller_inst/CLK
    SLICE_X9Y46          FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[4]/C

Slack:                    inf
  Source:                 VGA_ClkGenerator_inst/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            VGA_Controller_inst/horizontalCount1_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.374ns  (logic 0.045ns (3.276%)  route 1.329ns (96.724%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  VGA_ClkGenerator_inst/mmcm_inst/LOCKED
                         net (fo=2, routed)           1.197     1.197    VGA_ClkGenerator_inst/VGA_clkLocked
    SLICE_X10Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.242 r  VGA_ClkGenerator_inst/pixelReg_i_1/O
                         net (fo=11, routed)          0.132     1.374    VGA_Controller_inst/E[0]
    SLICE_X10Y45         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.836     3.395    VGA_Controller_inst/CLK
    SLICE_X10Y45         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[7]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sysClk

Max Delay          3129 Endpoints
Min Delay          3129 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            memoryMapping_inst/debugSignalsReg_reg[345]/CE
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.090ns  (logic 1.580ns (9.821%)  route 14.510ns (90.179%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        7.992ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=3, routed)           1.403     2.859    internalClockGenerator_inst/enableSw_IBUF
    SLICE_X64Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.983 r  internalClockGenerator_inst/alteredClkRegister_i_1/O
                         net (fo=1068, routed)       13.107    16.090    memoryMapping_inst/enable0_out
    SLICE_X14Y91         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[345]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457     4.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.439     7.992    memoryMapping_inst/CLK
    SLICE_X14Y91         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[345]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            memoryMapping_inst/debugSignalsReg_reg[366]/CE
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.090ns  (logic 1.580ns (9.821%)  route 14.510ns (90.179%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        7.992ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=3, routed)           1.403     2.859    internalClockGenerator_inst/enableSw_IBUF
    SLICE_X64Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.983 r  internalClockGenerator_inst/alteredClkRegister_i_1/O
                         net (fo=1068, routed)       13.107    16.090    memoryMapping_inst/enable0_out
    SLICE_X14Y91         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[366]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457     4.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.439     7.992    memoryMapping_inst/CLK
    SLICE_X14Y91         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[366]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            memoryMapping_inst/debugSignalsReg_reg[367]/CE
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.090ns  (logic 1.580ns (9.821%)  route 14.510ns (90.179%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        7.992ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=3, routed)           1.403     2.859    internalClockGenerator_inst/enableSw_IBUF
    SLICE_X64Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.983 r  internalClockGenerator_inst/alteredClkRegister_i_1/O
                         net (fo=1068, routed)       13.107    16.090    memoryMapping_inst/enable0_out
    SLICE_X14Y91         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[367]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457     4.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.439     7.992    memoryMapping_inst/CLK
    SLICE_X14Y91         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[367]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            memoryMapping_inst/debugSignalsReg_reg[369]/CE
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.090ns  (logic 1.580ns (9.821%)  route 14.510ns (90.179%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        7.992ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=3, routed)           1.403     2.859    internalClockGenerator_inst/enableSw_IBUF
    SLICE_X64Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.983 r  internalClockGenerator_inst/alteredClkRegister_i_1/O
                         net (fo=1068, routed)       13.107    16.090    memoryMapping_inst/enable0_out
    SLICE_X14Y91         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[369]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457     4.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.439     7.992    memoryMapping_inst/CLK
    SLICE_X14Y91         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[369]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            memoryMapping_inst/debugSignalsReg_reg[370]/CE
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.090ns  (logic 1.580ns (9.821%)  route 14.510ns (90.179%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        7.992ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=3, routed)           1.403     2.859    internalClockGenerator_inst/enableSw_IBUF
    SLICE_X64Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.983 r  internalClockGenerator_inst/alteredClkRegister_i_1/O
                         net (fo=1068, routed)       13.107    16.090    memoryMapping_inst/enable0_out
    SLICE_X14Y91         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[370]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457     4.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.439     7.992    memoryMapping_inst/CLK
    SLICE_X14Y91         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[370]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            memoryMapping_inst/debugSignalsReg_reg[371]/CE
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.090ns  (logic 1.580ns (9.821%)  route 14.510ns (90.179%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        7.992ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=3, routed)           1.403     2.859    internalClockGenerator_inst/enableSw_IBUF
    SLICE_X64Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.983 r  internalClockGenerator_inst/alteredClkRegister_i_1/O
                         net (fo=1068, routed)       13.107    16.090    memoryMapping_inst/enable0_out
    SLICE_X14Y91         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[371]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457     4.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.439     7.992    memoryMapping_inst/CLK
    SLICE_X14Y91         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[371]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            memoryMapping_inst/debugSignalsReg_reg[375]/CE
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.090ns  (logic 1.580ns (9.821%)  route 14.510ns (90.179%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        7.992ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=3, routed)           1.403     2.859    internalClockGenerator_inst/enableSw_IBUF
    SLICE_X64Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.983 r  internalClockGenerator_inst/alteredClkRegister_i_1/O
                         net (fo=1068, routed)       13.107    16.090    memoryMapping_inst/enable0_out
    SLICE_X14Y91         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[375]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457     4.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.439     7.992    memoryMapping_inst/CLK
    SLICE_X14Y91         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[375]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            memoryMapping_inst/debugSignalsReg_reg[377]/CE
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.908ns  (logic 1.580ns (9.934%)  route 14.327ns (90.066%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        7.992ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=3, routed)           1.403     2.859    internalClockGenerator_inst/enableSw_IBUF
    SLICE_X64Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.983 r  internalClockGenerator_inst/alteredClkRegister_i_1/O
                         net (fo=1068, routed)       12.925    15.908    memoryMapping_inst/enable0_out
    SLICE_X15Y91         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[377]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457     4.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.439     7.992    memoryMapping_inst/CLK
    SLICE_X15Y91         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[377]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            memoryMapping_inst/debugSignalsReg_reg[339]/CE
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.899ns  (logic 1.580ns (9.939%)  route 14.319ns (90.061%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        7.992ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=3, routed)           1.403     2.859    internalClockGenerator_inst/enableSw_IBUF
    SLICE_X64Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.983 r  internalClockGenerator_inst/alteredClkRegister_i_1/O
                         net (fo=1068, routed)       12.916    15.899    memoryMapping_inst/enable0_out
    SLICE_X15Y92         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[339]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457     4.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.439     7.992    memoryMapping_inst/CLK
    SLICE_X15Y92         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[339]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            memoryMapping_inst/debugSignalsReg_reg[437]/CE
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.656ns  (logic 1.580ns (10.093%)  route 14.076ns (89.907%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        7.983ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=3, routed)           1.403     2.859    internalClockGenerator_inst/enableSw_IBUF
    SLICE_X64Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.983 r  internalClockGenerator_inst/alteredClkRegister_i_1/O
                         net (fo=1068, routed)       12.673    15.656    memoryMapping_inst/enable0_out
    SLICE_X14Y81         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[437]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457     4.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.430     7.983    memoryMapping_inst/CLK
    SLICE_X14Y81         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[437]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 manualClocking
                            (input port)
  Destination:            memoryMapping_inst/clockController_inst/alteredClkRegister_reg/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.089ns  (logic 0.268ns (24.646%)  route 0.820ns (75.354%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.412ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  manualClocking (IN)
                         net (fo=0)                   0.000     0.000    manualClocking
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  manualClocking_IBUF_inst/O
                         net (fo=4, routed)           0.820     1.044    memoryMapping_inst/clockController_inst/manualClocking_IBUF
    SLICE_X59Y64         LUT6 (Prop_lut6_I2_O)        0.045     1.089 r  memoryMapping_inst/clockController_inst/alteredClkRegister_i_2/O
                         net (fo=1, routed)           0.000     1.089    memoryMapping_inst/clockController_inst/alteredClkRegister_i_2_n_0
    SLICE_X59Y64         FDCE                                         r  memoryMapping_inst/clockController_inst/alteredClkRegister_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.856     3.412    memoryMapping_inst/clockController_inst/CLK
    SLICE_X59Y64         FDCE                                         r  memoryMapping_inst/clockController_inst/alteredClkRegister_reg/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.253ns  (logic 0.314ns (25.079%)  route 0.939ns (74.921%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        3.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.419ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  enableSw_IBUF_inst/O
                         net (fo=3, routed)           0.521     0.745    internalClockGenerator_inst/enableSw_IBUF
    SLICE_X64Y46         LUT2 (Prop_lut2_I1_O)        0.045     0.790 f  internalClockGenerator_inst/alteredClkRegister_i_1/O
                         net (fo=1068, routed)        0.418     1.208    memoryMapping_inst/IO_SevenSegmentDisplay_inst/enable0_out
    SLICE_X64Y56         LUT6 (Prop_lut6_I3_O)        0.045     1.253 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.253    memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg[1]_i_1_n_0
    SLICE_X64Y56         FDPE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.863     3.419    memoryMapping_inst/IO_SevenSegmentDisplay_inst/CLK
    SLICE_X64Y56         FDPE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[1]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            memoryMapping_inst/debugSignalsReg_reg[958]/CE
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.275ns  (logic 0.269ns (21.124%)  route 1.005ns (78.876%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        3.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.416ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  enableSw_IBUF_inst/O
                         net (fo=3, routed)           0.521     0.745    internalClockGenerator_inst/enableSw_IBUF
    SLICE_X64Y46         LUT2 (Prop_lut2_I1_O)        0.045     0.790 r  internalClockGenerator_inst/alteredClkRegister_i_1/O
                         net (fo=1068, routed)        0.485     1.275    memoryMapping_inst/enable0_out
    SLICE_X61Y59         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[958]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.860     3.416    memoryMapping_inst/CLK
    SLICE_X61Y59         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[958]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            memoryMapping_inst/debugSignalsReg_reg[959]/CE
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.275ns  (logic 0.269ns (21.124%)  route 1.005ns (78.876%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        3.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.416ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  enableSw_IBUF_inst/O
                         net (fo=3, routed)           0.521     0.745    internalClockGenerator_inst/enableSw_IBUF
    SLICE_X64Y46         LUT2 (Prop_lut2_I1_O)        0.045     0.790 r  internalClockGenerator_inst/alteredClkRegister_i_1/O
                         net (fo=1068, routed)        0.485     1.275    memoryMapping_inst/enable0_out
    SLICE_X61Y59         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[959]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.860     3.416    memoryMapping_inst/CLK
    SLICE_X61Y59         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[959]/C

Slack:                    inf
  Source:                 debugMode
                            (input port)
  Destination:            memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.276ns  (logic 0.265ns (20.774%)  route 1.011ns (79.226%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        3.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.388ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  debugMode (IN)
                         net (fo=0)                   0.000     0.000    debugMode
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  debugMode_IBUF_inst/O
                         net (fo=41, routed)          1.011     1.232    memoryMapping_inst/serialInterface_inst/debugMode_IBUF
    SLICE_X46Y52         LUT4 (Prop_lut4_I3_O)        0.044     1.276 r  memoryMapping_inst/serialInterface_inst/countTransmitCycles[9]_i_1/O
                         net (fo=1, routed)           0.000     1.276    memoryMapping_inst/serialInterface_inst/countTransmitCycles[9]_i_1_n_0
    SLICE_X46Y52         FDCE                                         r  memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.833     3.388    memoryMapping_inst/serialInterface_inst/CLK
    SLICE_X46Y52         FDCE                                         r  memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[9]/C

Slack:                    inf
  Source:                 debugMode
                            (input port)
  Destination:            memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.277ns  (logic 0.266ns (20.836%)  route 1.011ns (79.164%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        3.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.388ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  debugMode (IN)
                         net (fo=0)                   0.000     0.000    debugMode
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  debugMode_IBUF_inst/O
                         net (fo=41, routed)          1.011     1.232    memoryMapping_inst/serialInterface_inst/debugMode_IBUF
    SLICE_X46Y52         LUT4 (Prop_lut4_I3_O)        0.045     1.277 r  memoryMapping_inst/serialInterface_inst/countTransmitCycles[8]_i_1/O
                         net (fo=1, routed)           0.000     1.277    memoryMapping_inst/serialInterface_inst/countTransmitCycles[8]_i_1_n_0
    SLICE_X46Y52         FDCE                                         r  memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.833     3.388    memoryMapping_inst/serialInterface_inst/CLK
    SLICE_X46Y52         FDCE                                         r  memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[8]/C

Slack:                    inf
  Source:                 debugMode
                            (input port)
  Destination:            memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.278ns  (logic 0.266ns (20.819%)  route 1.012ns (79.181%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        3.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.388ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  debugMode (IN)
                         net (fo=0)                   0.000     0.000    debugMode
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  debugMode_IBUF_inst/O
                         net (fo=41, routed)          1.012     1.233    memoryMapping_inst/serialInterface_inst/debugMode_IBUF
    SLICE_X46Y52         LUT4 (Prop_lut4_I3_O)        0.045     1.278 r  memoryMapping_inst/serialInterface_inst/countTransmitCycles[6]_i_1/O
                         net (fo=1, routed)           0.000     1.278    memoryMapping_inst/serialInterface_inst/countTransmitCycles[6]_i_1_n_0
    SLICE_X46Y52         FDCE                                         r  memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.833     3.388    memoryMapping_inst/serialInterface_inst/CLK
    SLICE_X46Y52         FDCE                                         r  memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[6]/C

Slack:                    inf
  Source:                 debugMode
                            (input port)
  Destination:            memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.282ns  (logic 0.270ns (21.066%)  route 1.012ns (78.934%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        3.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.388ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  debugMode (IN)
                         net (fo=0)                   0.000     0.000    debugMode
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  debugMode_IBUF_inst/O
                         net (fo=41, routed)          1.012     1.233    memoryMapping_inst/serialInterface_inst/debugMode_IBUF
    SLICE_X46Y52         LUT4 (Prop_lut4_I3_O)        0.049     1.282 r  memoryMapping_inst/serialInterface_inst/countTransmitCycles[7]_i_1/O
                         net (fo=1, routed)           0.000     1.282    memoryMapping_inst/serialInterface_inst/countTransmitCycles[7]_i_1_n_0
    SLICE_X46Y52         FDCE                                         r  memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.833     3.388    memoryMapping_inst/serialInterface_inst/CLK
    SLICE_X46Y52         FDCE                                         r  memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[7]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.284ns  (logic 0.314ns (24.473%)  route 0.970ns (75.527%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        3.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.419ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  enableSw_IBUF_inst/O
                         net (fo=3, routed)           0.521     0.745    internalClockGenerator_inst/enableSw_IBUF
    SLICE_X64Y46         LUT2 (Prop_lut2_I1_O)        0.045     0.790 f  internalClockGenerator_inst/alteredClkRegister_i_1/O
                         net (fo=1068, routed)        0.449     1.239    memoryMapping_inst/IO_SevenSegmentDisplay_inst/enable0_out
    SLICE_X64Y56         LUT5 (Prop_lut5_I1_O)        0.045     1.284 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.284    memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg[0]_i_1_n_0
    SLICE_X64Y56         FDPE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.863     3.419    memoryMapping_inst/IO_SevenSegmentDisplay_inst/CLK
    SLICE_X64Y56         FDPE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[0]/C

Slack:                    inf
  Source:                 debugMode
                            (input port)
  Destination:            memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.288ns  (logic 0.265ns (20.579%)  route 1.023ns (79.421%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        3.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.388ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  debugMode (IN)
                         net (fo=0)                   0.000     0.000    debugMode
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  debugMode_IBUF_inst/O
                         net (fo=41, routed)          1.023     1.244    memoryMapping_inst/serialInterface_inst/debugMode_IBUF
    SLICE_X46Y52         LUT4 (Prop_lut4_I3_O)        0.044     1.288 r  memoryMapping_inst/serialInterface_inst/countTransmitCycles[5]_i_1/O
                         net (fo=1, routed)           0.000     1.288    memoryMapping_inst/serialInterface_inst/countTransmitCycles[5]_i_1_n_0
    SLICE_X46Y52         FDCE                                         r  memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.833     3.388    memoryMapping_inst/serialInterface_inst/CLK
    SLICE_X46Y52         FDCE                                         r  memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[5]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 resetBtn
                            (input port)
  Destination:            reset_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.059ns  (logic 1.441ns (23.786%)  route 4.618ns (76.214%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  resetBtn (IN)
                         net (fo=0)                   0.000     0.000    resetBtn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  resetBtn_IBUF_inst/O
                         net (fo=1, routed)           4.618     6.059    resetBtn_IBUF
    SLICE_X58Y76         FDSE                                         r  reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.493     4.834    externalClk_IBUF_BUFG
    SLICE_X58Y76         FDSE                                         r  reset_reg/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.156ns  (logic 1.593ns (38.318%)  route 2.564ns (61.682%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           1.627     3.096    programmingMode_IBUF
    SLICE_X64Y63         LUT3 (Prop_lut3_I1_O)        0.124     3.220 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.937     4.156    clear
    SLICE_X65Y67         FDRE                                         r  debounceCount_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.501     4.842    externalClk_IBUF_BUFG
    SLICE_X65Y67         FDRE                                         r  debounceCount_reg[16]/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.156ns  (logic 1.593ns (38.318%)  route 2.564ns (61.682%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           1.627     3.096    programmingMode_IBUF
    SLICE_X64Y63         LUT3 (Prop_lut3_I1_O)        0.124     3.220 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.937     4.156    clear
    SLICE_X65Y67         FDRE                                         r  debounceCount_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.501     4.842    externalClk_IBUF_BUFG
    SLICE_X65Y67         FDRE                                         r  debounceCount_reg[17]/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.156ns  (logic 1.593ns (38.318%)  route 2.564ns (61.682%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           1.627     3.096    programmingMode_IBUF
    SLICE_X64Y63         LUT3 (Prop_lut3_I1_O)        0.124     3.220 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.937     4.156    clear
    SLICE_X65Y67         FDRE                                         r  debounceCount_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.501     4.842    externalClk_IBUF_BUFG
    SLICE_X65Y67         FDRE                                         r  debounceCount_reg[18]/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.018ns  (logic 1.593ns (39.638%)  route 2.425ns (60.362%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           1.627     3.096    programmingMode_IBUF
    SLICE_X64Y63         LUT3 (Prop_lut3_I1_O)        0.124     3.220 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.799     4.018    clear
    SLICE_X65Y66         FDRE                                         r  debounceCount_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.502     4.843    externalClk_IBUF_BUFG
    SLICE_X65Y66         FDRE                                         r  debounceCount_reg[12]/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.018ns  (logic 1.593ns (39.638%)  route 2.425ns (60.362%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           1.627     3.096    programmingMode_IBUF
    SLICE_X64Y63         LUT3 (Prop_lut3_I1_O)        0.124     3.220 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.799     4.018    clear
    SLICE_X65Y66         FDRE                                         r  debounceCount_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.502     4.843    externalClk_IBUF_BUFG
    SLICE_X65Y66         FDRE                                         r  debounceCount_reg[13]/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.018ns  (logic 1.593ns (39.638%)  route 2.425ns (60.362%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           1.627     3.096    programmingMode_IBUF
    SLICE_X64Y63         LUT3 (Prop_lut3_I1_O)        0.124     3.220 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.799     4.018    clear
    SLICE_X65Y66         FDRE                                         r  debounceCount_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.502     4.843    externalClk_IBUF_BUFG
    SLICE_X65Y66         FDRE                                         r  debounceCount_reg[14]/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.018ns  (logic 1.593ns (39.638%)  route 2.425ns (60.362%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           1.627     3.096    programmingMode_IBUF
    SLICE_X64Y63         LUT3 (Prop_lut3_I1_O)        0.124     3.220 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.799     4.018    clear
    SLICE_X65Y66         FDRE                                         r  debounceCount_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.502     4.843    externalClk_IBUF_BUFG
    SLICE_X65Y66         FDRE                                         r  debounceCount_reg[15]/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.908ns  (logic 1.593ns (40.755%)  route 2.315ns (59.245%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           1.627     3.096    programmingMode_IBUF
    SLICE_X64Y63         LUT3 (Prop_lut3_I1_O)        0.124     3.220 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.688     3.908    clear
    SLICE_X65Y64         FDRE                                         r  debounceCount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.504     4.845    externalClk_IBUF_BUFG
    SLICE_X65Y64         FDRE                                         r  debounceCount_reg[4]/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.908ns  (logic 1.593ns (40.755%)  route 2.315ns (59.245%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           1.627     3.096    programmingMode_IBUF
    SLICE_X64Y63         LUT3 (Prop_lut3_I1_O)        0.124     3.220 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.688     3.908    clear
    SLICE_X65Y64         FDRE                                         r  debounceCount_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.504     4.845    externalClk_IBUF_BUFG
    SLICE_X65Y64         FDRE                                         r  debounceCount_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            programmingModeReg_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.012ns  (logic 0.285ns (28.139%)  route 0.727ns (71.861%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           0.668     0.905    programmingMode_IBUF
    SLICE_X64Y63         LUT3 (Prop_lut3_I1_O)        0.048     0.953 r  programmingModeReg_i_1/O
                         net (fo=1, routed)           0.059     1.012    programmingModeReg
    SLICE_X64Y63         FDRE                                         r  programmingModeReg_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.858     1.986    externalClk_IBUF_BUFG
    SLICE_X64Y63         FDRE                                         r  programmingModeReg_reg/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            programmingModeReg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.142ns  (logic 0.237ns (20.721%)  route 0.905ns (79.279%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           0.905     1.142    programmingMode_IBUF
    SLICE_X64Y63         FDRE                                         r  programmingModeReg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.858     1.986    externalClk_IBUF_BUFG
    SLICE_X64Y63         FDRE                                         r  programmingModeReg_reg/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.143ns  (logic 0.282ns (24.639%)  route 0.861ns (75.361%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           0.668     0.905    programmingMode_IBUF
    SLICE_X64Y63         LUT3 (Prop_lut3_I1_O)        0.045     0.950 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.193     1.143    clear
    SLICE_X65Y63         FDRE                                         r  debounceCount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.858     1.986    externalClk_IBUF_BUFG
    SLICE_X65Y63         FDRE                                         r  debounceCount_reg[0]/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.143ns  (logic 0.282ns (24.639%)  route 0.861ns (75.361%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           0.668     0.905    programmingMode_IBUF
    SLICE_X64Y63         LUT3 (Prop_lut3_I1_O)        0.045     0.950 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.193     1.143    clear
    SLICE_X65Y63         FDRE                                         r  debounceCount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.858     1.986    externalClk_IBUF_BUFG
    SLICE_X65Y63         FDRE                                         r  debounceCount_reg[1]/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.143ns  (logic 0.282ns (24.639%)  route 0.861ns (75.361%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           0.668     0.905    programmingMode_IBUF
    SLICE_X64Y63         LUT3 (Prop_lut3_I1_O)        0.045     0.950 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.193     1.143    clear
    SLICE_X65Y63         FDRE                                         r  debounceCount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.858     1.986    externalClk_IBUF_BUFG
    SLICE_X65Y63         FDRE                                         r  debounceCount_reg[2]/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.143ns  (logic 0.282ns (24.639%)  route 0.861ns (75.361%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           0.668     0.905    programmingMode_IBUF
    SLICE_X64Y63         LUT3 (Prop_lut3_I1_O)        0.045     0.950 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.193     1.143    clear
    SLICE_X65Y63         FDRE                                         r  debounceCount_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.858     1.986    externalClk_IBUF_BUFG
    SLICE_X65Y63         FDRE                                         r  debounceCount_reg[3]/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.198ns  (logic 0.282ns (23.511%)  route 0.916ns (76.489%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           0.668     0.905    programmingMode_IBUF
    SLICE_X64Y63         LUT3 (Prop_lut3_I1_O)        0.045     0.950 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.248     1.198    clear
    SLICE_X65Y64         FDRE                                         r  debounceCount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.858     1.986    externalClk_IBUF_BUFG
    SLICE_X65Y64         FDRE                                         r  debounceCount_reg[4]/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.198ns  (logic 0.282ns (23.511%)  route 0.916ns (76.489%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           0.668     0.905    programmingMode_IBUF
    SLICE_X64Y63         LUT3 (Prop_lut3_I1_O)        0.045     0.950 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.248     1.198    clear
    SLICE_X65Y64         FDRE                                         r  debounceCount_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.858     1.986    externalClk_IBUF_BUFG
    SLICE_X65Y64         FDRE                                         r  debounceCount_reg[5]/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.198ns  (logic 0.282ns (23.511%)  route 0.916ns (76.489%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           0.668     0.905    programmingMode_IBUF
    SLICE_X64Y63         LUT3 (Prop_lut3_I1_O)        0.045     0.950 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.248     1.198    clear
    SLICE_X65Y64         FDRE                                         r  debounceCount_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.858     1.986    externalClk_IBUF_BUFG
    SLICE_X65Y64         FDRE                                         r  debounceCount_reg[6]/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.198ns  (logic 0.282ns (23.511%)  route 0.916ns (76.489%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           0.668     0.905    programmingMode_IBUF
    SLICE_X64Y63         LUT3 (Prop_lut3_I1_O)        0.045     0.950 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.248     1.198    clear
    SLICE_X65Y64         FDRE                                         r  debounceCount_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.858     1.986    externalClk_IBUF_BUFG
    SLICE_X65Y64         FDRE                                         r  debounceCount_reg[7]/C





