{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1507173004881 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1507173004891 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 04 23:10:04 2017 " "Processing started: Wed Oct 04 23:10:04 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1507173004891 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1507173004891 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off P1Implementation -c P1Implementation " "Command: quartus_eda --read_settings_files=off --write_settings_files=off P1Implementation -c P1Implementation" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1507173004891 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "EDA Netlist Writer" 0 -1 1507173005385 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "P1Implementation_6_1200mv_85c_slow.vo D:/GitHub/ECE2504/Project01/Quartus/simulation/modelsim/ simulation " "Generated file P1Implementation_6_1200mv_85c_slow.vo in folder \"D:/GitHub/ECE2504/Project01/Quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1507173005517 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "P1Implementation_6_1200mv_0c_slow.vo D:/GitHub/ECE2504/Project01/Quartus/simulation/modelsim/ simulation " "Generated file P1Implementation_6_1200mv_0c_slow.vo in folder \"D:/GitHub/ECE2504/Project01/Quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1507173005546 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "P1Implementation_min_1200mv_0c_fast.vo D:/GitHub/ECE2504/Project01/Quartus/simulation/modelsim/ simulation " "Generated file P1Implementation_min_1200mv_0c_fast.vo in folder \"D:/GitHub/ECE2504/Project01/Quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1507173005580 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "P1Implementation.vo D:/GitHub/ECE2504/Project01/Quartus/simulation/modelsim/ simulation " "Generated file P1Implementation.vo in folder \"D:/GitHub/ECE2504/Project01/Quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1507173005603 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "P1Implementation_6_1200mv_85c_v_slow.sdo D:/GitHub/ECE2504/Project01/Quartus/simulation/modelsim/ simulation " "Generated file P1Implementation_6_1200mv_85c_v_slow.sdo in folder \"D:/GitHub/ECE2504/Project01/Quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1507173005635 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "P1Implementation_6_1200mv_0c_v_slow.sdo D:/GitHub/ECE2504/Project01/Quartus/simulation/modelsim/ simulation " "Generated file P1Implementation_6_1200mv_0c_v_slow.sdo in folder \"D:/GitHub/ECE2504/Project01/Quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1507173005664 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "P1Implementation_min_1200mv_0c_v_fast.sdo D:/GitHub/ECE2504/Project01/Quartus/simulation/modelsim/ simulation " "Generated file P1Implementation_min_1200mv_0c_v_fast.sdo in folder \"D:/GitHub/ECE2504/Project01/Quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1507173005693 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "P1Implementation_v.sdo D:/GitHub/ECE2504/Project01/Quartus/simulation/modelsim/ simulation " "Generated file P1Implementation_v.sdo in folder \"D:/GitHub/ECE2504/Project01/Quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1507173005717 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/GitHub/ECE2504/Project01/Quartus/output_files/P1Implementation.eda.smsg " "Generated suppressed messages file D:/GitHub/ECE2504/Project01/Quartus/output_files/P1Implementation.eda.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1507173005745 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "526 " "Peak virtual memory: 526 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1507173005795 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 04 23:10:05 2017 " "Processing ended: Wed Oct 04 23:10:05 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1507173005795 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1507173005795 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1507173005795 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1507173005795 ""}
