;redcode
;assert 1
	SPL 0, <300
	CMP -207, <-120
	MOV -1, <-29
	MOV -11, <-20
	CMP -1, 2
	CMP -1, 2
	MOV -11, <-20
	SPL 0, <-742
	SPL 0, #-105
	MOV -9, <-20
	DJN -1, @-20
	MOV -7, <-20
	JMN 0, <-54
	DJN -11, @0
	SUB @127, 106
	SUB @121, 103
	DAT <-187, <900
	MOV -7, <-20
	SUB -7, <-126
	SLT 290, 90
	ADD 0, -2
	SLT 290, 96
	SPL 0, <-54
	JMZ 210, 60
	SLT 290, 96
	SPL 0, <-54
	ADD #129, 109
	SUB -9, <-10
	JMZ 0, -2
	JMN -9, @-10
	SUB 3, @540
	ADD 0, -2
	JMZ <130, 9
	ADD #129, 109
	SUB @21, @103
	JMZ 210, 60
	JMZ 210, 60
	SPL 0, <-54
	CMP -207, <-120
	ADD #-129, 109
	ADD #-129, 109
	ADD #129, 109
	MOV #0, 1
	SUB #-31, 9
	SUB -13, 0
	SUB @-127, 100
	MOV -1, <-29
	SPL 910, #-90
	SPL 0, <300
	MOV -1, <-629
	MOV -1, <-29
	SLT 290, 96
