PPORTED_MASK 0x10
#define D3F5_DEVICE_CAP2__CPL_TIMEOUT_DIS_SUPPORTED__SHIFT 0x4
#define D3F5_DEVICE_CAP2__ARI_FORWARDING_SUPPORTED_MASK 0x20
#define D3F5_DEVICE_CAP2__ARI_FORWARDING_SUPPORTED__SHIFT 0x5
#define D3F5_DEVICE_CAP2__ATOMICOP_ROUTING_SUPPORTED_MASK 0x40
#define D3F5_DEVICE_CAP2__ATOMICOP_ROUTING_SUPPORTED__SHIFT 0x6
#define D3F5_DEVICE_CAP2__ATOMICOP_32CMPLT_SUPPORTED_MASK 0x80
#define D3F5_DEVICE_CAP2__ATOMICOP_32CMPLT_SUPPORTED__SHIFT 0x7
#define D3F5_DEVICE_CAP2__ATOMICOP_64CMPLT_SUPPORTED_MASK 0x100
#define D3F5_DEVICE_CAP2__ATOMICOP_64CMPLT_SUPPORTED__SHIFT 0x8
#define D3F5_DEVICE_CAP2__CAS128_CMPLT_SUPPORTED_MASK 0x200
#define D3F5_DEVICE_CAP2__CAS128_CMPLT_SUPPORTED__SHIFT 0x9
#define D3F5_DEVICE_CAP2__NO_RO_ENABLED_P2P_PASSING_MASK 0x400
#define D3F5_DEVICE_CAP2__NO_RO_ENABLED_P2P_PASSING__SHIFT 0xa
#define D3F5_DEVICE_CAP2__LTR_SUPPORTED_MASK 0x800
#define D3F5_DEVICE_CAP2__LTR_SUPPORTED__SHIFT 0xb
#define D3F5_DEVICE_CAP2__TPH_CPLR_SUPPORTED_MASK 0x3000
#define D3F5_DEVICE_CAP2__TPH_CPLR_SUPPORTED__SHIFT 0xc
#define D3F5_DEVICE_CAP2__OBFF_SUPPORTED_MASK 0xc0000
#define D3F5_DEVICE_CAP2__OBFF_SUPPORTED__SHIFT 0x12
#define D3F5_DEVICE_CAP2__EXTENDED_FMT_FIELD_SUPPORTED_MASK 0x100000
#define D3F5_DEVICE_CAP2__EXTENDED_FMT_FIELD_SUPPORTED__SHIFT 0x14
#define D3F5_DEVICE_CAP2__END_END_TLP_PREFIX_SUPPORTED_MASK 0x200000
#define D3F5_DEVICE_CAP2__END_END_TLP_PREFIX_SUPPORTED__SHIFT 0x15
#define D3F5_DEVICE_CAP2__MAX_END_END_TLP_PREFIXES_MASK 0xc00000
#define D3F5_DEVICE_CAP2__MAX_END_END_TLP_PREFIXES__SHIFT 0x16
#define D3F5_DEVICE_CNTL2__CPL_TIMEOUT_VALUE_MASK 0xf
#define D3F5_DEVICE_CNTL2__CPL_TIMEOUT_VALUE__SHIFT 0x0
#define D3F5_DEVICE_CNTL2__CPL_TIMEOUT_DIS_MASK 0x10
#define D3F5_DEVICE_CNTL2__CPL_TIMEOUT_DIS__SHIFT 0x4
#define D3F5_DEVICE_CNTL2__ARI_FORWARDING_EN_MASK 0x20
#define D3F5_DEVICE_CNTL2__ARI_FORWARDING_EN__SHIFT 0x5
#define D3F5_DEVICE_CNTL2__ATOMICOP_REQUEST_EN_MASK 0x40
#define D3F5_DEVICE_CNTL2__ATOMICOP_REQUEST_EN__SHIFT 0x6
#define D3F5_DEVICE_CNTL2__ATOMICOP_EGRESS_BLOCKING_MASK 0x80
#define D3F5_DEVICE_CNTL2__ATOMICOP_EGRESS_BLOCKING__SHIFT 0x7
#define D3F5_DEVICE_CNTL2__IDO_REQUEST_ENABLE_MASK 0x100
#define D3F5_DEVICE_CNTL2__IDO_REQUEST_ENABLE__SHIFT 0x8
#define D3F5_DEVICE_CNTL2__IDO_COMPLETION_ENABLE_MASK 0x200
#define D3F5_DEVICE_CNTL2__IDO_COMPLETION_ENABLE__SHIFT 0x9
#define D3F5_DEVICE_CNTL2__LTR_EN_MASK 0x400
#define D3F5_DEVICE_CNTL2__LTR_EN__SHIFT 0xa
#define D3F5_DEVICE_CNTL2__OBFF_EN_MASK 0x6000
#define D3F5_DEVICE_CNTL2__OBFF_EN__SHIFT 0xd
#define D3F5_DEVICE_CNTL2__END_END_TLP_PREFIX_BLOCKING_MASK 0x8000
#define D3F5_DEVICE_CNTL2__END_END_TLP_PREFIX_BLOCKING__SHIFT 0xf
#define D3F5_DEVICE_STATUS2__RESERVED_MASK 0xffff0000
#define D3F5_DEVICE_STATUS2__RESERVED__SHIFT 0x10
#define D3F5_LINK_CAP2__SUPPORTED_LINK_SPEED_MASK 0xfe
#define D3F5_LINK_CAP2__SUPPORTED_LINK_SPEED__SHIFT 0x1
#define D3F5_LINK_CAP2__CROSSLINK_SUPPORTED_MASK 0x100
#define D3F5_LINK_CAP2__CROSSLINK_SUPPORTED__SHIFT 0x8
#define D3F5_LINK_CAP2__RESERVED_MASK 0xfffffe00
#define D3F5_LINK_CAP2__RESERVED__SHIFT 0x9
#define D3F5_LINK_CNTL2__TARGET_LINK_SPEED_MASK 0xf
#define D3F5_LINK_CNTL2__TARGET_LINK_SPEED__SHIFT 0x0
#define D3F5_LINK_CNTL2__ENTER_COMPLIANCE_MASK 0x10
#define D3F5_LINK_CNTL2__ENTER_COMPLIANCE__SHIFT 0x4
#define D3F5_LINK_CNTL2__HW_AUTONOMOUS_SPEED_DISABLE_MASK 0x20
#define D3F5_LINK_CNTL2__HW_AUTONOMOUS_SPEED_DISABLE__SHIFT 0x5
#define D3F5_LINK_CNTL2__SELECTABLE_DEEMPHASIS_MASK 0x40
#define D3F5_LINK_CNTL2__SELECTABLE_DEEMPHASIS__SHIFT 0x6
#define D3F5_LINK_CNTL2__XMIT_MARGIN_MASK 0x380
#define D3F5_LINK_CNTL2__XMIT_MARGIN__SHIFT 0x7
#define D3F5_LINK_CNTL2__ENTER