// Seed: 3760975446
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  wire id_3;
  wire  id_4  ,  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ;
  id_30(
      1, id_2, 1
  );
  always @(id_9) $display(1);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  supply1 id_4;
  module_0(
      id_4, id_4
  );
  reg id_5;
  always @(posedge id_5 or posedge 1)
    if ((1'b0)) id_5 <= id_1;
    else if (id_3) begin
      id_4 = 1;
    end else id_3 <= id_2 ^ 1;
endmodule
