#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun May 16 00:51:08 2021
# Process ID: 1396
# Current directory: D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.runs/synth_1
# Command line: vivado.exe -log CPU.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source CPU.tcl
# Log file: D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.runs/synth_1/CPU.vds
# Journal file: D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source CPU.tcl -notrace
Command: synth_design -top CPU -part xc7a100tfgg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11524 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 405.406 ; gain = 101.477
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CPU' [D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sources_1/new/CPU.v:23]
INFO: [Synth 8-638] synthesizing module 'Clock' [D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sources_1/new/Clock.v:23]
INFO: [Synth 8-638] synthesizing module 'cpuclk' [D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.runs/synth_1/.Xil/Vivado-1396-Orcinus-orca/realtime/cpuclk_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'cpuclk' (1#1) [D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.runs/synth_1/.Xil/Vivado-1396-Orcinus-orca/realtime/cpuclk_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'Clock' (2#1) [D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sources_1/new/Clock.v:23]
INFO: [Synth 8-638] synthesizing module 'MemOrIO' [D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sources_1/new/MemOrIO.v:23]
INFO: [Synth 8-256] done synthesizing module 'MemOrIO' (3#1) [D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sources_1/new/MemOrIO.v:23]
INFO: [Synth 8-638] synthesizing module 'Ifetc32' [D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sources_1/new/Ifetc32.v:23]
INFO: [Synth 8-638] synthesizing module 'prgrom' [D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.runs/synth_1/.Xil/Vivado-1396-Orcinus-orca/realtime/prgrom_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'prgrom' (4#1) [D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.runs/synth_1/.Xil/Vivado-1396-Orcinus-orca/realtime/prgrom_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'addra' does not match port width (14) of module 'prgrom' [D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sources_1/new/Ifetc32.v:90]
WARNING: [Synth 8-5788] Register link_addr_reg in module Ifetc32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sources_1/new/Ifetc32.v:73]
INFO: [Synth 8-256] done synthesizing module 'Ifetc32' (5#1) [D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sources_1/new/Ifetc32.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Read_data_1' does not match port width (32) of module 'Ifetc32' [D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sources_1/new/CPU.v:71]
INFO: [Synth 8-638] synthesizing module 'control32' [D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sources_1/new/control32.v:23]
INFO: [Synth 8-256] done synthesizing module 'control32' (6#1) [D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sources_1/new/control32.v:23]
INFO: [Synth 8-638] synthesizing module 'Idecode32' [D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sources_1/new/Idecode32.v:23]
WARNING: [Synth 8-5788] Register IORead_reg in module Idecode32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sources_1/new/Idecode32.v:146]
WARNING: [Synth 8-5788] Register IOWrite_reg in module Idecode32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sources_1/new/Idecode32.v:147]
WARNING: [Synth 8-5788] Register Pause_reg in module Idecode32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sources_1/new/Idecode32.v:164]
WARNING: [Synth 8-5788] Register counter_reg in module Idecode32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sources_1/new/Idecode32.v:162]
INFO: [Synth 8-256] done synthesizing module 'Idecode32' (7#1) [D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sources_1/new/Idecode32.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'read_data_1' does not match port width (32) of module 'Idecode32' [D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sources_1/new/CPU.v:76]
WARNING: [Synth 8-689] width (1) of port connection 'read_data_2' does not match port width (32) of module 'Idecode32' [D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sources_1/new/CPU.v:76]
WARNING: [Synth 8-689] width (1) of port connection 'output_mode' does not match port width (2) of module 'Idecode32' [D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sources_1/new/CPU.v:77]
INFO: [Synth 8-638] synthesizing module 'Executs32' [D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sources_1/new/Executs32.v:23]
INFO: [Synth 8-256] done synthesizing module 'Executs32' (8#1) [D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sources_1/new/Executs32.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'read_data_1' does not match port width (32) of module 'Executs32' [D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sources_1/new/CPU.v:79]
WARNING: [Synth 8-689] width (1) of port connection 'read_data_2' does not match port width (32) of module 'Executs32' [D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sources_1/new/CPU.v:79]
INFO: [Synth 8-638] synthesizing module 'dmemory32' [D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sources_1/new/dmemory32.v:23]
INFO: [Synth 8-638] synthesizing module 'RAM' [D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.runs/synth_1/.Xil/Vivado-1396-Orcinus-orca/realtime/RAM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'RAM' (9#1) [D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.runs/synth_1/.Xil/Vivado-1396-Orcinus-orca/realtime/RAM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'dmemory32' (10#1) [D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sources_1/new/dmemory32.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'write_data' does not match port width (32) of module 'dmemory32' [D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sources_1/new/CPU.v:82]
INFO: [Synth 8-256] done synthesizing module 'CPU' (11#1) [D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sources_1/new/CPU.v:23]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[31]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[30]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[29]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[28]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[27]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[26]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[25]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[24]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[23]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[22]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[21]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[20]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[19]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[18]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[17]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[16]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[1]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[0]
WARNING: [Synth 8-3331] design Executs32 has unconnected port Function_opcode[5]
WARNING: [Synth 8-3331] design Executs32 has unconnected port Function_opcode[4]
WARNING: [Synth 8-3331] design Executs32 has unconnected port opcode[5]
WARNING: [Synth 8-3331] design Executs32 has unconnected port opcode[4]
WARNING: [Synth 8-3331] design Executs32 has unconnected port opcode[3]
WARNING: [Synth 8-3331] design Executs32 has unconnected port Jr
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 457.441 ; gain = 153.512
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 457.441 ; gain = 153.512
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.runs/synth_1/.Xil/Vivado-1396-Orcinus-orca/dcp3/cpuclk_in_context.xdc] for cell 'cpu_clk/clk'
Finished Parsing XDC File [D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.runs/synth_1/.Xil/Vivado-1396-Orcinus-orca/dcp3/cpuclk_in_context.xdc] for cell 'cpu_clk/clk'
Parsing XDC File [D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.runs/synth_1/.Xil/Vivado-1396-Orcinus-orca/dcp4/prgrom_in_context.xdc] for cell 'cpu_ifetch/instmem'
Finished Parsing XDC File [D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.runs/synth_1/.Xil/Vivado-1396-Orcinus-orca/dcp4/prgrom_in_context.xdc] for cell 'cpu_ifetch/instmem'
Parsing XDC File [D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.runs/synth_1/.Xil/Vivado-1396-Orcinus-orca/dcp5/RAM_in_context.xdc] for cell 'cpu_ram/ram'
Finished Parsing XDC File [D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.runs/synth_1/.Xil/Vivado-1396-Orcinus-orca/dcp5/RAM_in_context.xdc] for cell 'cpu_ram/ram'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 816.496 ; gain = 0.023
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 816.496 ; gain = 512.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 816.496 ; gain = 512.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clkin. (constraint file  D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.runs/synth_1/.Xil/Vivado-1396-Orcinus-orca/dcp3/cpuclk_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clkin. (constraint file  D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.runs/synth_1/.Xil/Vivado-1396-Orcinus-orca/dcp3/cpuclk_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for cpu_clk/clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_ifetch/instmem. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_ram/ram. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 816.496 ; gain = 512.566
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "PC" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "link_addr" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "R_format" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "I_format" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "MemtoReg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MemWrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Branch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nBranch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Jmp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Jal" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "Registers" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Registers" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "Registers_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "Registers" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "Registers_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "Registers" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "Registers_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "Registers" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "Registers_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "Registers" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "Registers_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "Registers" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "Registers_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "Registers" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "Registers_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "Registers" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "Registers_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "Registers" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "Registers_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "Registers" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "Registers_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "Registers" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "Registers_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "Registers" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "Registers_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "Registers" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "Registers_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "Registers" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "Registers_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "Registers" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "Registers_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "Registers" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "Registers_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "Registers" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "Registers_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "Registers" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "Registers_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "Registers" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "Registers_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "Registers" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "Registers_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "Registers" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "Registers_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "Registers" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "Registers_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "Registers" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "Registers_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "Registers" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "Registers_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "Registers" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "Registers_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "Registers" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "Registers_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "Registers" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "Registers_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "Registers" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "Registers_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "Registers" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "Registers_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "Registers" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "Registers_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "Registers" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "Registers_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "Registers" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "Registers_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "output_mode" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "read_data_1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "IORead" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Pause" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'LEDCtrl_reg' [D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sources_1/new/MemOrIO.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'TubeCtrl_reg' [D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sources_1/new/MemOrIO.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'Next_PC_reg' [D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sources_1/new/Ifetc32.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'ALU_output_mux_reg' [D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sources_1/new/Executs32.v:88]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 816.496 ; gain = 512.566
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 35    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 97    
	   4 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module MemOrIO 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module Ifetc32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module control32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 14    
Module Idecode32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 35    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 79    
	   4 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 3     
Module Executs32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "read_data_1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Registers" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Registers" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Registers" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Registers" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Registers" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Registers" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Registers" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Registers" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Registers" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Registers" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Registers" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Registers" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Registers" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Registers" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Registers" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Registers" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Registers" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Registers" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Registers" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Registers" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Registers" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Registers" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Registers" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Registers" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Registers" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Registers" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Registers" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Registers" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Registers" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Registers" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Registers" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "IORead" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Pause" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Registers" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Registers" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "output_mode" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "Zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "cpu_ctrl/nBranch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpu_ctrl/Branch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cpu_ctrl/I_format" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "cpu_ctrl/R_format" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "cpu_ifetch/PC" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cpu_ifetch/link_addr" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design Executs32 has unconnected port Function_opcode[5]
WARNING: [Synth 8-3331] design Executs32 has unconnected port Function_opcode[4]
WARNING: [Synth 8-3331] design Executs32 has unconnected port opcode[5]
WARNING: [Synth 8-3331] design Executs32 has unconnected port opcode[4]
WARNING: [Synth 8-3331] design Executs32 has unconnected port opcode[3]
WARNING: [Synth 8-3331] design Executs32 has unconnected port Jr
INFO: [Synth 8-3886] merging instance 'cpu_ifetch/link_addr_reg[30]' (FDE_1) to 'cpu_ifetch/link_addr_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu_ifetch/link_addr_reg[31] )
INFO: [Synth 8-3886] merging instance 'cpu_decoder/imme_extend_reg[16]' (FDCE) to 'cpu_decoder/imme_extend_reg[31]'
INFO: [Synth 8-3886] merging instance 'cpu_decoder/imme_extend_reg[24]' (FDCE) to 'cpu_decoder/imme_extend_reg[31]'
INFO: [Synth 8-3886] merging instance 'cpu_decoder/imme_extend_reg[20]' (FDCE) to 'cpu_decoder/imme_extend_reg[31]'
INFO: [Synth 8-3886] merging instance 'cpu_decoder/imme_extend_reg[28]' (FDCE) to 'cpu_decoder/imme_extend_reg[31]'
INFO: [Synth 8-3886] merging instance 'cpu_decoder/imme_extend_reg[18]' (FDCE) to 'cpu_decoder/imme_extend_reg[31]'
INFO: [Synth 8-3886] merging instance 'cpu_decoder/imme_extend_reg[26]' (FDCE) to 'cpu_decoder/imme_extend_reg[31]'
INFO: [Synth 8-3886] merging instance 'cpu_decoder/imme_extend_reg[22]' (FDCE) to 'cpu_decoder/imme_extend_reg[31]'
INFO: [Synth 8-3886] merging instance 'cpu_decoder/imme_extend_reg[30]' (FDCE) to 'cpu_decoder/imme_extend_reg[31]'
INFO: [Synth 8-3886] merging instance 'cpu_decoder/imme_extend_reg[17]' (FDCE) to 'cpu_decoder/imme_extend_reg[31]'
INFO: [Synth 8-3886] merging instance 'cpu_decoder/imme_extend_reg[25]' (FDCE) to 'cpu_decoder/imme_extend_reg[31]'
INFO: [Synth 8-3886] merging instance 'cpu_decoder/imme_extend_reg[21]' (FDCE) to 'cpu_decoder/imme_extend_reg[31]'
INFO: [Synth 8-3886] merging instance 'cpu_decoder/imme_extend_reg[29]' (FDCE) to 'cpu_decoder/imme_extend_reg[31]'
INFO: [Synth 8-3886] merging instance 'cpu_decoder/imme_extend_reg[19]' (FDCE) to 'cpu_decoder/imme_extend_reg[31]'
INFO: [Synth 8-3886] merging instance 'cpu_decoder/imme_extend_reg[27]' (FDCE) to 'cpu_decoder/imme_extend_reg[31]'
INFO: [Synth 8-3886] merging instance 'cpu_decoder/imme_extend_reg[23]' (FDCE) to 'cpu_decoder/imme_extend_reg[31]'
INFO: [Synth 8-3886] merging instance 'cpu_decoder/imme_extend_reg[15]' (FDCE) to 'cpu_decoder/imme_extend_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu_io/TubeCtrl_reg )
WARNING: [Synth 8-3332] Sequential element (cpu_io/TubeCtrl_reg) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (cpu_ifetch/PC_reg[0]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (cpu_ifetch/link_addr_reg[31]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (cpu_ifetch/Next_PC_reg[0]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (output_mode_reg[1]) is unused and will be removed from module Idecode32.
WARNING: [Synth 8-3332] Sequential element (output_mode_reg[1]__0) is unused and will be removed from module Idecode32.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[0][31]) is unused and will be removed from module Idecode32.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[0][30]) is unused and will be removed from module Idecode32.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[0][29]) is unused and will be removed from module Idecode32.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[0][28]) is unused and will be removed from module Idecode32.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[0][27]) is unused and will be removed from module Idecode32.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[0][26]) is unused and will be removed from module Idecode32.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[0][25]) is unused and will be removed from module Idecode32.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[0][24]) is unused and will be removed from module Idecode32.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[0][23]) is unused and will be removed from module Idecode32.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[0][22]) is unused and will be removed from module Idecode32.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[0][21]) is unused and will be removed from module Idecode32.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[0][20]) is unused and will be removed from module Idecode32.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[0][19]) is unused and will be removed from module Idecode32.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[0][18]) is unused and will be removed from module Idecode32.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[0][17]) is unused and will be removed from module Idecode32.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[0][16]) is unused and will be removed from module Idecode32.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[0][15]) is unused and will be removed from module Idecode32.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[0][14]) is unused and will be removed from module Idecode32.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[0][13]) is unused and will be removed from module Idecode32.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[0][12]) is unused and will be removed from module Idecode32.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[0][11]) is unused and will be removed from module Idecode32.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[0][10]) is unused and will be removed from module Idecode32.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[0][9]) is unused and will be removed from module Idecode32.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[0][8]) is unused and will be removed from module Idecode32.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[0][7]) is unused and will be removed from module Idecode32.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[0][6]) is unused and will be removed from module Idecode32.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[0][5]) is unused and will be removed from module Idecode32.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[0][4]) is unused and will be removed from module Idecode32.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[0][3]) is unused and will be removed from module Idecode32.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[0][2]) is unused and will be removed from module Idecode32.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[0][1]) is unused and will be removed from module Idecode32.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[1][31]) is unused and will be removed from module Idecode32.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[1][30]) is unused and will be removed from module Idecode32.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[1][29]) is unused and will be removed from module Idecode32.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[1][28]) is unused and will be removed from module Idecode32.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[1][27]) is unused and will be removed from module Idecode32.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[1][26]) is unused and will be removed from module Idecode32.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[1][25]) is unused and will be removed from module Idecode32.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[1][24]) is unused and will be removed from module Idecode32.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[1][23]) is unused and will be removed from module Idecode32.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[1][22]) is unused and will be removed from module Idecode32.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[1][21]) is unused and will be removed from module Idecode32.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[1][20]) is unused and will be removed from module Idecode32.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[1][19]) is unused and will be removed from module Idecode32.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[1][18]) is unused and will be removed from module Idecode32.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[1][17]) is unused and will be removed from module Idecode32.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[1][16]) is unused and will be removed from module Idecode32.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[1][15]) is unused and will be removed from module Idecode32.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[1][14]) is unused and will be removed from module Idecode32.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[1][13]) is unused and will be removed from module Idecode32.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[1][12]) is unused and will be removed from module Idecode32.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[1][11]) is unused and will be removed from module Idecode32.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[1][10]) is unused and will be removed from module Idecode32.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[1][9]) is unused and will be removed from module Idecode32.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[1][8]) is unused and will be removed from module Idecode32.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[1][7]) is unused and will be removed from module Idecode32.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[1][6]) is unused and will be removed from module Idecode32.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[1][5]) is unused and will be removed from module Idecode32.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[1][4]) is unused and will be removed from module Idecode32.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[1][3]) is unused and will be removed from module Idecode32.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[1][2]) is unused and will be removed from module Idecode32.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[1][1]) is unused and will be removed from module Idecode32.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[3][31]) is unused and will be removed from module Idecode32.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[3][30]) is unused and will be removed from module Idecode32.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[3][29]) is unused and will be removed from module Idecode32.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[3][28]) is unused and will be removed from module Idecode32.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[3][27]) is unused and will be removed from module Idecode32.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[3][26]) is unused and will be removed from module Idecode32.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[3][25]) is unused and will be removed from module Idecode32.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[3][24]) is unused and will be removed from module Idecode32.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[3][23]) is unused and will be removed from module Idecode32.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[3][22]) is unused and will be removed from module Idecode32.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[3][21]) is unused and will be removed from module Idecode32.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[3][20]) is unused and will be removed from module Idecode32.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[3][19]) is unused and will be removed from module Idecode32.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[3][18]) is unused and will be removed from module Idecode32.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[3][17]) is unused and will be removed from module Idecode32.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[3][16]) is unused and will be removed from module Idecode32.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[3][15]) is unused and will be removed from module Idecode32.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[3][14]) is unused and will be removed from module Idecode32.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[3][13]) is unused and will be removed from module Idecode32.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[3][12]) is unused and will be removed from module Idecode32.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[3][11]) is unused and will be removed from module Idecode32.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[3][10]) is unused and will be removed from module Idecode32.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[3][9]) is unused and will be removed from module Idecode32.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[3][8]) is unused and will be removed from module Idecode32.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[3][7]) is unused and will be removed from module Idecode32.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[3][6]) is unused and will be removed from module Idecode32.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[3][5]) is unused and will be removed from module Idecode32.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[3][4]) is unused and will be removed from module Idecode32.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[3][3]) is unused and will be removed from module Idecode32.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[3][2]) is unused and will be removed from module Idecode32.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[3][1]) is unused and will be removed from module Idecode32.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[5][31]) is unused and will be removed from module Idecode32.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 816.496 ; gain = 512.566
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'cpu_clk/clk/clk_out1' to pin 'cpu_clk/clk/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 817.840 ; gain = 513.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 850.125 ; gain = 546.195
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu_decoder/counter_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu_decoder/counter_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu_decoder/counter_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu_decoder/counter_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu_decoder/counter_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu_decoder/counter_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu_decoder/counter_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu_decoder/counter_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu_decoder/counter_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu_decoder/counter_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu_decoder/counter_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu_decoder/counter_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu_decoder/counter_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu_decoder/counter_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu_decoder/counter_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu_decoder/counter_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu_decoder/counter_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu_decoder/counter_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu_decoder/counter_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu_decoder/counter_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu_decoder/counter_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu_decoder/counter_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu_decoder/counter_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu_decoder/counter_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu_decoder/counter_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu_decoder/counter_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu_decoder/counter_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu_decoder/counter_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu_decoder/counter_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu_decoder/counter_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu_decoder/counter_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu_decoder/counter_reg[2] )
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 857.195 ; gain = 553.266
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 857.195 ; gain = 553.266
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-3352] multi-driven net output_mode with 1st driver pin 'cpu_decoder/output_mode_reg[0]/Q' [D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sources_1/new/Idecode32.v:179]
CRITICAL WARNING: [Synth 8-3352] multi-driven net output_mode with 2nd driver pin 'cpu_decoder/output_mode_reg[0]__0/Q' [D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sources_1/new/Idecode32.v:88]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        1|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 857.195 ; gain = 553.266
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 857.195 ; gain = 553.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 857.195 ; gain = 553.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 857.195 ; gain = 553.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 857.195 ; gain = 553.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |cpuclk        |         1|
|2     |prgrom        |         1|
|3     |RAM           |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |RAM    |     1|
|2     |cpuclk |     1|
|3     |prgrom |     1|
|4     |CARRY4 |    40|
|5     |LUT1   |     5|
|6     |LUT2   |   159|
|7     |LUT3   |    91|
|8     |LUT4   |    60|
|9     |LUT5   |   152|
|10    |LUT6   |   273|
|11    |MUXF7  |    24|
|12    |FDCE   |   111|
|13    |FDRE   |    35|
|14    |LD     |    32|
|15    |IBUF   |     1|
|16    |OBUF   |     3|
|17    |OBUFT  |    32|
+------+-------+------+

Report Instance Areas: 
+------+--------------+----------+------+
|      |Instance      |Module    |Cells |
+------+--------------+----------+------+
|1     |top           |          |  1083|
|2     |  cpu_clk     |Clock     |     2|
|3     |  cpu_decoder |Idecode32 |   262|
|4     |  cpu_ifetch  |Ifetc32   |   750|
|5     |  cpu_io      |MemOrIO   |     1|
|6     |  cpu_ram     |dmemory32 |    32|
+------+--------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 857.195 ; gain = 553.266
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 2 critical warnings and 1136 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 857.195 ; gain = 194.211
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 857.195 ; gain = 553.266
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 97 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  LD => LDCE: 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
217 Infos, 147 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 857.195 ; gain = 564.781
INFO: [Common 17-1381] The checkpoint 'D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.runs/synth_1/CPU.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CPU_utilization_synth.rpt -pb CPU_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 857.195 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun May 16 00:51:56 2021...
