#-----------------------------------------------------------
# Vivado v2015.1 (64-bit)
# SW Build 1215546 on Mon Apr 27 19:22:08 MDT 2015
# IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
# Start of session at: Fri Jun 29 16:47:13 2018
# Process ID: 8828
# Log file: C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.runs/synth_1/Mul_Top.vds
# Journal file: C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Mul_Top.tcl -notrace
Command: synth_design -top Mul_Top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 264.273 ; gain = 88.590
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Mul_Top' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_Top.v:2]
INFO: [Synth 8-638] synthesizing module 'Mul_ControlUnit' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_ControlUnit.v:23]
	Parameter IF bound to: 4'b0000 
	Parameter ID bound to: 4'b0001 
	Parameter EAL bound to: 4'b1000 
	Parameter EBR bound to: 4'b0100 
	Parameter ELS bound to: 4'b0010 
	Parameter MLD bound to: 4'b0011 
	Parameter MST bound to: 4'b0101 
	Parameter WAL bound to: 4'b1001 
	Parameter WLD bound to: 4'b0110 
	Parameter add bound to: 6'b000000 
	Parameter sub bound to: 6'b000001 
	Parameter addi bound to: 6'b000010 
	Parameter Or bound to: 6'b010000 
	Parameter And bound to: 6'b010001 
	Parameter ori bound to: 6'b010010 
	Parameter sll bound to: 6'b011000 
	Parameter slt bound to: 6'b100110 
	Parameter slti bound to: 6'b100111 
	Parameter sw bound to: 6'b110000 
	Parameter lw bound to: 6'b110001 
	Parameter beq bound to: 6'b110100 
	Parameter bne bound to: 6'b110101 
	Parameter bgtz bound to: 6'b110110 
	Parameter j bound to: 6'b111000 
	Parameter jr bound to: 6'b111001 
	Parameter jal bound to: 6'b111010 
	Parameter halt bound to: 6'b111111 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_ControlUnit.v:77]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_ControlUnit.v:64]
WARNING: [Synth 8-567] referenced signal 'opcode' should be on the sensitivity list [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_ControlUnit.v:89]
WARNING: [Synth 8-567] referenced signal 'zero' should be on the sensitivity list [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_ControlUnit.v:89]
WARNING: [Synth 8-567] referenced signal 'sign' should be on the sensitivity list [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_ControlUnit.v:89]
INFO: [Synth 8-256] done synthesizing module 'Mul_ControlUnit' (1#1) [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_ControlUnit.v:23]
INFO: [Synth 8-638] synthesizing module 'Mul_PC' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_PC.v:2]
INFO: [Synth 8-256] done synthesizing module 'Mul_PC' (2#1) [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_PC.v:2]
INFO: [Synth 8-638] synthesizing module 'Mul_InsMem' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_InsMem.v:2]
INFO: [Synth 8-3876] $readmem data file 'C:/test.txt' is read successfully [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_InsMem.v:10]
INFO: [Synth 8-256] done synthesizing module 'Mul_InsMem' (3#1) [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_InsMem.v:2]
INFO: [Synth 8-638] synthesizing module 'Mul_IR' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_IR.v:3]
INFO: [Synth 8-256] done synthesizing module 'Mul_IR' (4#1) [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_IR.v:3]
WARNING: [Synth 8-689] width (32) of port connection 'Immdieate' does not match port width (16) of module 'Mul_IR' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_Top.v:14]
INFO: [Synth 8-638] synthesizing module 'Mul_Extend' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_Extend.v:2]
INFO: [Synth 8-256] done synthesizing module 'Mul_Extend' (5#1) [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_Extend.v:2]
WARNING: [Synth 8-689] width (32) of port connection 'Immediate' does not match port width (16) of module 'Mul_Extend' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_Top.v:15]
INFO: [Synth 8-638] synthesizing module 'Mul_RegFile' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_RegFile.v:2]
INFO: [Synth 8-256] done synthesizing module 'Mul_RegFile' (6#1) [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_RegFile.v:2]
INFO: [Synth 8-638] synthesizing module 'Mul_ADR' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_ADR.v:2]
INFO: [Synth 8-256] done synthesizing module 'Mul_ADR' (7#1) [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_ADR.v:2]
INFO: [Synth 8-638] synthesizing module 'Mul_BDR' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_BDR.v:23]
INFO: [Synth 8-256] done synthesizing module 'Mul_BDR' (8#1) [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_BDR.v:23]
INFO: [Synth 8-638] synthesizing module 'Mup_ALU' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mup_ALU.v:2]
INFO: [Synth 8-256] done synthesizing module 'Mup_ALU' (9#1) [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mup_ALU.v:2]
INFO: [Synth 8-638] synthesizing module 'Mul_ALUout' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_ALUout.v:2]
INFO: [Synth 8-256] done synthesizing module 'Mul_ALUout' (10#1) [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_ALUout.v:2]
INFO: [Synth 8-638] synthesizing module 'Mul_ALUM2DR' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_ALUM2DR.v:2]
INFO: [Synth 8-256] done synthesizing module 'Mul_ALUM2DR' (11#1) [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_ALUM2DR.v:2]
INFO: [Synth 8-638] synthesizing module 'Mul_MemData' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v:2]
INFO: [Synth 8-256] done synthesizing module 'Mul_MemData' (12#1) [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v:2]
INFO: [Synth 8-256] done synthesizing module 'Mul_Top' (13#1) [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_Top.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 342.008 ; gain = 166.324
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 342.008 ; gain = 166.324
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/constrs_1/new/multiple_cpu.xdc]
Finished Parsing XDC File [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/constrs_1/new/multiple_cpu.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 635.695 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 635.695 ; gain = 460.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 635.695 ; gain = 460.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 635.695 ; gain = 460.012
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "WrRegDSrc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "IRWre" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ExtSel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DBDataSrc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUSrcA" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RegDst" won't be mapped to RAM because it is too sparse
ROM size is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "Instrument_Memory" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Instrument_Memory" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Instrument_Memory" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Instrument_Memory" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "zero" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mstore_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mstore_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mstore_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mstore_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mstore_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mstore_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mstore_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mstore_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mstore_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mstore_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mstore_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mstore_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mstore_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mstore_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mstore_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mstore_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mstore_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mstore_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mstore_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mstore_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mstore_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mstore_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mstore_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mstore_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mstore_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mstore_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mstore_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mstore_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mstore_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mstore_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mstore_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mstore_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mstore_reg[8]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mstore_reg[8]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mstore_reg[8]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mstore_reg[8]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mstore_reg[9]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mstore_reg[9]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mstore_reg[9]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mstore_reg[9]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mstore_reg[10]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mstore_reg[10]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mstore_reg[10]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mstore_reg[10]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mstore_reg[11]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mstore_reg[11]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mstore_reg[11]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mstore_reg[11]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mstore_reg[12]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mstore_reg[12]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mstore_reg[12]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mstore_reg[12]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mstore_reg[13]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mstore_reg[13]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mstore_reg[13]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mstore_reg[13]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mstore_reg[14]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mstore_reg[14]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mstore_reg[14]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mstore_reg[14]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mstore_reg[15]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mstore_reg[15]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mstore_reg[15]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mstore_reg[15]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mstore_reg[16]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mstore_reg[16]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mstore_reg[16]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mstore_reg[16]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mstore_reg[17]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mstore_reg[17]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mstore_reg[17]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mstore_reg[17]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mstore_reg[18]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mstore_reg[18]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mstore_reg[18]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mstore_reg[18]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mstore_reg[19]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mstore_reg[19]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mstore_reg[19]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mstore_reg[19]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mstore_reg[20]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mstore_reg[20]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mstore_reg[20]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mstore_reg[20]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mstore_reg[21]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mstore_reg[21]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mstore_reg[21]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mstore_reg[21]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mstore_reg[22]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mstore_reg[22]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mstore_reg[22]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mstore_reg[22]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mstore_reg[23]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mstore_reg[23]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mstore_reg[23]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mstore_reg[23]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mstore_reg[24]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mstore_reg[24]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mstore_reg[24]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Common 17-14] Message 'Synth 8-5545' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-327] inferring latch for variable 'next_state_reg' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_ControlUnit.v:65]
WARNING: [Synth 8-327] inferring latch for variable 'Mstore_reg[0]' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'Mstore_reg[1]' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'Mstore_reg[2]' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'Mstore_reg[3]' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'Mstore_reg[4]' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'Mstore_reg[5]' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'Mstore_reg[6]' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'Mstore_reg[7]' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'Mstore_reg[8]' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'Mstore_reg[9]' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'Mstore_reg[10]' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'Mstore_reg[11]' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'Mstore_reg[12]' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'Mstore_reg[13]' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'Mstore_reg[14]' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'Mstore_reg[15]' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'Mstore_reg[16]' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'Mstore_reg[17]' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'Mstore_reg[18]' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'Mstore_reg[19]' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'Mstore_reg[20]' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'Mstore_reg[21]' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'Mstore_reg[22]' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'Mstore_reg[23]' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'Mstore_reg[24]' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'Mstore_reg[25]' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'Mstore_reg[26]' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'Mstore_reg[27]' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'Mstore_reg[28]' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'Mstore_reg[29]' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'Mstore_reg[30]' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'Mstore_reg[31]' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'Mstore_reg[32]' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'Mstore_reg[33]' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'Mstore_reg[34]' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'Mstore_reg[35]' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'Mstore_reg[36]' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'Mstore_reg[37]' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'Mstore_reg[38]' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'Mstore_reg[39]' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'Mstore_reg[40]' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'Mstore_reg[41]' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'Mstore_reg[42]' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'Mstore_reg[43]' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'Mstore_reg[44]' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'Mstore_reg[45]' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'Mstore_reg[46]' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'Mstore_reg[47]' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'Mstore_reg[48]' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'Mstore_reg[49]' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'Mstore_reg[50]' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'Mstore_reg[51]' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'Mstore_reg[52]' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'Mstore_reg[53]' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'Mstore_reg[54]' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'Mstore_reg[55]' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'Mstore_reg[56]' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'Mstore_reg[57]' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'Mstore_reg[58]' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'Mstore_reg[59]' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'Mstore_reg[60]' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'Mstore_reg[61]' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'Mstore_reg[62]' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'Mstore_reg[63]' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'Mstore_reg[64]' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'Mstore_reg[65]' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'Mstore_reg[66]' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'Mstore_reg[67]' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'Mstore_reg[68]' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'Mstore_reg[69]' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'Mstore_reg[70]' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'Mstore_reg[71]' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'Mstore_reg[72]' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'Mstore_reg[73]' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'Mstore_reg[74]' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'Mstore_reg[75]' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'Mstore_reg[76]' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'Mstore_reg[77]' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'Mstore_reg[78]' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'Mstore_reg[79]' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'Mstore_reg[80]' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'Mstore_reg[81]' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'Mstore_reg[82]' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'Mstore_reg[83]' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'Mstore_reg[84]' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'Mstore_reg[85]' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'Mstore_reg[86]' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'Mstore_reg[87]' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'Mstore_reg[88]' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'Mstore_reg[89]' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'Mstore_reg[90]' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'Mstore_reg[91]' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'Mstore_reg[92]' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'Mstore_reg[93]' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'Mstore_reg[94]' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'Mstore_reg[95]' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'Mstore_reg[96]' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'Mstore_reg[97]' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'Mstore_reg[98]' [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v:14]
INFO: [Common 17-14] Message 'Synth 8-327' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 635.695 ; gain = 460.012
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |Mul_MemData__GB0 |           1|     41039|
|2     |Mul_MemData__GB1 |           1|     12535|
|3     |Mul_Top__GC0     |           1|      2748|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 10    
	   3 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 1     
+---RAMs : 
	              992 Bit         RAMs := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 768   
	   9 Input      8 Bit        Muxes := 4     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	  13 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 256   
	   2 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Mul_Top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module Mul_MemData 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 768   
	   5 Input      1 Bit        Muxes := 256   
Module Mul_ControlUnit 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	  13 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
Module Mul_PC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module Mul_InsMem 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Muxes : 
	   9 Input      8 Bit        Muxes := 4     
Module Mul_IR 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module Mul_Extend 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Mul_RegFile 
Detailed RTL Component Info : 
+---RAMs : 
	              992 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   3 Input      5 Bit        Muxes := 1     
Module Mul_ADR 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module Mul_BDR 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module Mup_ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module Mul_ALUout 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module Mul_ALUM2DR 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:30 . Memory (MB): peak = 635.695 ; gain = 460.012
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:42 . Memory (MB): peak = 635.695 ; gain = 460.012
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:31 ; elapsed = 00:00:42 . Memory (MB): peak = 635.695 ; gain = 460.012

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |Mul_MemData__GB0 |           1|     45358|
|2     |Mul_MemData__GB1 |           1|     11288|
|3     |Mul_Top__GC0     |           1|      2653|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: 
+-------------+-----------------------+-----------+----------------------+---------------+-------------------+
|Module Name  | RTL Object            | Inference | Size (Depth x Width) | Primitives    | Hierarchical Name | 
+-------------+-----------------------+-----------+----------------------+---------------+-------------------+
|Mul_Top__GC0 | RegFile/Registers_reg | Implied   | 32 x 32              | RAM32M x 12   | ram__1            | 
+-------------+-----------------------+-----------+----------------------+---------------+-------------------+

Note: The table shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the Distributed RAM name as it appears in the hierarchical module and only part of it is displayed.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\IR/instrucment_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\IR/instrucment_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\ADR/ADR_reg[0] )
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:46 . Memory (MB): peak = 635.695 ; gain = 460.012
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:35 ; elapsed = 00:00:46 . Memory (MB): peak = 635.695 ; gain = 460.012

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |Mul_Top__GC0  |           1|       391|
+------+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:35 ; elapsed = 00:00:46 . Memory (MB): peak = 635.695 ; gain = 460.012
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:48 ; elapsed = 00:01:01 . Memory (MB): peak = 635.695 ; gain = 460.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:01:01 . Memory (MB): peak = 635.695 ; gain = 460.012
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |Mul_Top__GC0  |           1|       391|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\ControlUnit/next_state_reg[2] ) is unused and will be removed from module Mul_Top.
WARNING: [Synth 8-3332] Sequential element (\ControlUnit/next_state_reg[1] ) is unused and will be removed from module Mul_Top.
WARNING: [Synth 8-3332] Sequential element (\ControlUnit/state_reg[2] ) is unused and will be removed from module Mul_Top.
WARNING: [Synth 8-3332] Sequential element (\ControlUnit/state_reg[1] ) is unused and will be removed from module Mul_Top.
WARNING: [Synth 8-3332] Sequential element (\ControlUnit/next_state_reg[3] ) is unused and will be removed from module Mul_Top.
WARNING: [Synth 8-3332] Sequential element (\ControlUnit/next_state_reg[0] ) is unused and will be removed from module Mul_Top.
WARNING: [Synth 8-3332] Sequential element (\IR/instrucment_reg[16] ) is unused and will be removed from module Mul_Top.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:01:01 . Memory (MB): peak = 635.695 ; gain = 460.012
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:48 ; elapsed = 00:01:02 . Memory (MB): peak = 635.695 ; gain = 460.012
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:48 ; elapsed = 00:01:02 . Memory (MB): peak = 635.695 ; gain = 460.012
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:48 ; elapsed = 00:01:02 . Memory (MB): peak = 635.695 ; gain = 460.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:48 ; elapsed = 00:01:02 . Memory (MB): peak = 635.695 ; gain = 460.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:48 ; elapsed = 00:01:02 . Memory (MB): peak = 635.695 ; gain = 460.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    16|
|3     |LUT1   |    34|
|4     |LUT2   |    37|
|5     |LUT3   |     9|
|6     |LUT4   |    28|
|7     |LUT5   |     5|
|8     |LUT6   |     1|
|9     |RAM32M |     6|
|10    |FDCE   |    31|
|11    |FDRE   |    75|
|12    |IBUF   |     2|
|13    |OBUF   |    64|
+------+-------+------+

Report Instance Areas: 
+------+--------------+----------------+------+
|      |Instance      |Module          |Cells |
+------+--------------+----------------+------+
|1     |top           |                |   309|
|2     |  RegFile     |Mul_RegFile     |     6|
|3     |  ALU         |Mup_ALU         |    49|
|4     |  ALUOUT      |Mul_ALUout      |    32|
|5     |  BDR         |Mul_BDR         |    32|
|6     |  ControlUnit |Mul_ControlUnit |     6|
|7     |  IR          |Mul_IR          |    38|
|8     |  PC          |Mul_PC          |    78|
+------+--------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:48 ; elapsed = 00:01:02 . Memory (MB): peak = 635.695 ; gain = 460.012
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 264 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:37 ; elapsed = 00:00:50 . Memory (MB): peak = 635.695 ; gain = 127.777
Synthesis Optimization Complete : Time (s): cpu = 00:00:48 ; elapsed = 00:01:02 . Memory (MB): peak = 635.695 ; gain = 460.012
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 2 inverter(s) to 37 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM32M => RAM32M (inverted pins: WCLK) (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
157 Infos, 112 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:01:01 . Memory (MB): peak = 635.695 ; gain = 425.590
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.104 . Memory (MB): peak = 635.695 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Jun 29 16:48:19 2018...
