#!/usr/bin/python
# Disable pylint Line too long (=C0301)
# pylint: disable=C0301

"""
SHUFFLE_BIN_SEL.py module
 Implements interface to the shuffle bin selector (used in the shuffle crossbars, not to be confused with the channel bin selector used in the channel crossbar)
#
# History:
# 2014-09-01 JFC : Created from CH_DIST.py
"""
#import time
import numpy as np
from Module import Module_base, BitField
import logging


class SHUFFLE_BIN_SEL_base(Module_base):
    """ Implements interface to the FR_DIST within a procecessor pipeline"""
    # Create local variables for page numbers to make the bitfield table more readable
    CONTROL = BitField.CONTROL
    STATUS = BitField.STATUS

    # Control bitfields
    RESET                       = BitField(CONTROL, 0, 7, doc="Reset the CH_DIST. Clears FIFO.")
    BYPASS                      = BitField(CONTROL, 0, 6, doc="When high, routes input lane 'x' directly to the output, where x in the index of this bin selector.")
    # HEADER_CAPTURE_DATA_SEL     = BitField(CONTROL, 0, 5, doc=" Select whether we capture Stream ID or timestamps.")
    HEADER_CAPTURE_LANE_SEL     = BitField(CONTROL, 0, 1, width=4, doc=" Select from which lane the captured data is accessed.")
    HEADER_CAPTURE_EN           = BitField(CONTROL, 0, 0, doc="Enables capture of header info on all lanes simultaneously.")

    STREAM_ID                   = BitField(CONTROL, 2, 4, width=12, doc="Stream ID to be used for tagging the output frames")
    NUMBER_OF_BINS_PER_FRAME    = BitField(CONTROL, 3, 0, width=11, doc="Number of bins extected in each incoming frame")
    FIFO_OVERFLOW_RESET         = BitField(CONTROL, 4, 7, doc="When high, resets the FIFO OVERFLOW flag.")
    NUMBER_OF_WORDS_PER_BIN     = BitField(CONTROL, 4, 0, width=6, doc="Number of words expected in each bin. In 4-bit mode, 1 Word = 4 analog inputs")
    NUMBER_OF_FRAMES_PER_PACKET = BitField(CONTROL, 5, 5, width=3, doc="Number of expected frames per packet. ")
    NUMBER_OF_LANES             = BitField(CONTROL, 5, 0, width=5, doc="Number of lanes (from lane 0 to lane N-1) to include in the output")

    # Status bitfields
    FIFO_EMPTY               = BitField(STATUS, 0, 7, doc="Active high when the data FIFO is empty")
    IS_RESET                 = BitField(STATUS, 0, 5, doc="High when the module reset line is active")
    COMBINE_DATA_FLAGS       = BitField(STATUS, 0, 4, doc="Active high if this crossbar is configured to pack the data flags two by two. This is used for the 2nd crossbar, where the incoming data flags occupy only 16 bits of the words.")
    FLAGS_FIFO_OVERFLOW      = BitField(STATUS, 0, 3, doc="Active high if the flags FIFO has overflowed since the last time the flag was cleared with FIFO_OVERFLOW_RESET")

    FIFO_OVERFLOW             = BitField(STATUS, 2, 0, width=16, doc="Active high if any fo the data FIFO has overflowed since the last time the flag was cleared with FIFO_OVERFLOW_RESET")
    FRAME_NUMBER_CAPTURE_DATA = BitField(STATUS, 3, 0, width=8, doc="Only on Bin Sel 0")
    STREAM_ID_CAPTURE_DATA    = BitField(STATUS, 4, 0, width=8, doc="Only on Bin Sel 0")
    # TIMESTAMP_CAPTURE        = BitField(STATUS, 4, 0, width=16, doc="")
    # IN_FRAME_CTR             = BitField(STATUS, 0x02, 0, width=8, doc="Number of frames received on lane 0 before the alignment FIFOs. Rolls over.")
    # LANE_CTR                = BitField(STATUS, 0x04, 0, width=4, doc="Debug")

    def __init__(self, fpga_instance, base_address, instance_number):
        # self.parent = parent
        # self.fpga = fpga_instance
        super(self.__class__, self).__init__(fpga_instance, base_address, instance_number)
        self.logger = logging.getLogger(__name__)
        self._lock()

    def reset(self):
        """Performs the soft reset of the CH_DIST module."""
        self.RESET = 1
        self.RESET = 0


    def select_bins(self, bins_to_enable):
        """
        Selects which frequency bins are going to be passed to the output.

        If 'bins_to_enable' is an integer, words 0 to (bins_to_enable-1) are transmitted. (i.e channels 0 to 2*bins_to_enable-1 are selected )
            select_words(4) selects words 0,1,2 and 3. and freq channels [0,1,2,3,4,5,6,7]
        If 'bins_to_enable' is an array, the word numbers indicated in the arrays are selected.
            select_words([0,1,2,3]) selects words 0,1,2 and 3. and freq channels [0,1,2,3,4,5,6,7]

        If the FFT is bypassed, each word contains 4 8-bit ADC samples instead of a pair of frequency channels.
        """
        # Initialize bin selection mask
        mask = np.zeros(128, np.uint8) # 128*8 = up to 1024 bins / frame

        if isinstance(bins_to_enable, int):
            bins_to_enable = range(bins_to_enable)

        # Set the bits in mask
        for j in bins_to_enable:
            #print 'setting bit %i of byte %i' % ((j % 8), j//8)
            mask[j//8] |= (1<<(j % 8))
        # verbose = False
        # if verbose: print (bins_to_enable)
        self.logger.debug('Configuring lane %i of the crossbar to capture %i frequency bins: %s' % ( self.instance_number, len(bins_to_enable), repr(bins_to_enable)))
        self.logger.debug('Mask pattern is: %s' % ( ' '.join('%02X'% byte for byte in mask)))

        self.write_ram(0x00, mask) # Write the bin selection mask array

    def init(self):
        """ Initializes SHUFFLE_BIN_SEL"""
        #self.select_words(self.fpga.FRAME_LENGTH//4) # enable tranmission of all words by default
        #array doesn't seem to work here....
#        frequency_bins_per_correlator = 124 # 202-5chan correlator # must be even, max 1010 / number of correlated antennas 124-8 channel.  Should get this from config
        #self.select_words(range(words_per_correlator)) # enable tranmission 8 words, 16 freq channels by default
        self.NUMBER_OF_FRAMES_PER_PACKET = 4
        self.NUMBER_OF_WORDS_PER_BIN=4
        self.NUMBER_OF_BINS_PER_FRAME = 8



    def status(self):
        """Displays the status of SHUFFLE_BIN_SEL."""
        self.logger.debug('--- SHUFFLE_BIN_SEL[%i] STATUS' % (self.instance_number))
        self.logger.debug('   RESET: %i' % self.RESET)
        self.logger.debug('   FIFO EMPTY: %i' % self.FIFO_EMPTY)
        # self.logger.debug('   FIFO OVERFLOW: %i' % self.FIFO_OVERFLOW)


    def capture_stream_id(self):
        sid = []

        # get 8 bits of stream ID
        self.HEADER_CAPTURE_EN = 0
        for i in range(16):
            self.HEADER_CAPTURE_LANE_SEL = i
            sid.append(self.STREAM_ID_CAPTURE_DATA)
        self.HEADER_CAPTURE_EN = 1
        return sid

    def capture_frame_number(self):
        frame = []

        # get 8 bits of stream ID
        self.HEADER_CAPTURE_EN = 0
        for i in range(16):
            self.HEADER_CAPTURE_LANE_SEL = i
            frame.append(self.FRAME_NUMBER_CAPTURE_DATA)
        self.HEADER_CAPTURE_EN = 1
        return frame

    # def print_frame_info(self):
    #     ts = []
    #     sid = []

    #     # get 8 bits of stream ID
    #     self.HEADER_CAPTURE_DATA_SEL = 0
    #     self.HEADER_CAPTURE_EN = 1
    #     self.HEADER_CAPTURE_EN = 0
    #     for i in range(16):
    #         self.HEADER_CAPTURE_LANE_SEL = i
    #         sid.append(self.HEADER_CAPTURE_DATA)

    #     # get lsb of timestamp
    #     self.HEADER_CAPTURE_DATA_SEL = 1
    #     self.HEADER_CAPTURE_EN = 1
    #     self.HEADER_CAPTURE_EN = 0
    #     for i in range(16):
    #         self.HEADER_CAPTURE_LANE_SEL = i
    #         ts.append(self.HEADER_CAPTURE_DATA)

    #     for i in range(len(ts)):
    #         print 'Lane %02i: Stream ID=0x%02x, Frame = 0x%02x (delta = %i)' % (i, sid[i], ts[i], ts[i]-ts[0])
