Model {
  Name			  "fboard_xaui"
  Version		  6.2
  MdlSubVersion		  0
  GraphicalInterface {
    NumRootInports	    0
    NumRootOutports	    0
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.171"
    NumModelReferences	    0
    NumTestPointedSignals   0
  }
  SavedCharacterEncoding  "ibm-5348_P100-1997"
  SaveDefaultBlockParams  on
  SampleTimeColors	  off
  LibraryLinkDisplay	  "user"
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  on
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeVarName	  "covCumulativeData"
  CovCumulativeReport	  off
  CovReportOnPause	  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  BlockNameDataTip	  off
  BlockParametersDataTip  on
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks on
  BrowserLookUnderMasks	  on
  Created		  "Wed Apr 19 15:16:39 2006"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "mdexter"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Mon Feb 02 11:47:04 2009"
  ModelVersionFormat	  "1.%<AutoIncrement:171>"
  ConfigurationManager	  "None"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  BufferReuse		  on
  StrictBusMsg		  "None"
  ProdHWDeviceType	  "32-bit Generic"
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      1
      Version		      "1.1.0"
      Array {
	Type			"Handle"
	Dimension		7
	Simulink.SolverCC {
	  $ObjectID		  2
	  Version		  "1.1.0"
	  StartTime		  "0.0"
	  StopTime		  "10.0"
	  AbsTol		  "auto"
	  FixedStep		  "1"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  RelTol		  "1e-3"
	  SolverMode		  "SingleTasking"
	  Solver		  "FixedStepDiscrete"
	  SolverName		  "FixedStepDiscrete"
	  ZeroCrossControl	  "UseLocalSettings"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  RateTranMode		  "Deterministic"
	}
	Simulink.DataIOCC {
	  $ObjectID		  3
	  Version		  "1.1.0"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveFormat		  "Array"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  SaveTime		  on
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  4
	  Array {
	    Type		    "Cell"
	    Dimension		    5
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "InitFltsAndDblsToZero"
	    Cell		    "OptimizeModelRefInitCode"
	    Cell		    "NoFixptDivByZeroProtection"
	    PropName		    "DisabledProps"
	  }
	  Version		  "1.1.0"
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  InlineParams		  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnforceIntegerDowncast  on
	  ExpressionFolding	  on
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  ParameterPooling	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  on
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  BufferReusableBoundary  on
	}
	Simulink.DebuggingCC {
	  $ObjectID		  5
	  Version		  "1.1.0"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  CheckSSInitialOutputMsg on
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "TryResolveAllWithWarning"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  SolverPrmCheckMsg	  "warning"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "warning"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterPrecisionLossMsg "warning"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "Use local settings"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  ModelReferenceSimTargetVerbose off
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	}
	Simulink.HardwareCC {
	  $ObjectID		  6
	  Version		  "1.1.0"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  off
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  7
	  Version		  "1.1.0"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  ModelReferenceNumInstancesAllowed "Multi"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  8
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "IncludeHyperlinkInReport"
	    PropName		    "DisabledProps"
	  }
	  Version		  "1.1.0"
	  SystemTargetFile	  "grt.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  TemplateMakefile	  "grt_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ConfigAtBuild		  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  TargetLang		  "C"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      9
	      Array {
		Type			"Cell"
		Dimension		9
		Cell			"IgnoreCustomStorageClasses"
		Cell			"InsertBlockDesc"
		Cell			"SFDataObjDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		PropName		"DisabledProps"
	      }
	      Version		      "1.1.0"
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      IncDataTypeInIds	      off
	      PrefixModelToSubsysFcnNames on
	      CustomSymbolStr	      "$R$N$M"
	      MangleLength	      1
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      SimulinkBlockComments   on
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      10
	      Array {
		Type			"Cell"
		Dimension		12
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"MultiInstanceERTCode"
		Cell			"PurelyIntegerCode"
		Cell			"SupportNonFinite"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		PropName		"DisabledProps"
	      }
	      Version		      "1.1.0"
	      TargetFcnLib	      "ansi_tfl_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      GenFloatMathFcnCalls    "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      IncludeMdlTerminateFcn  on
	      CombineOutputUpdateFcns off
	      SuppressErrorStatus     off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      SimulationMode	      "normal"
      CurrentDlgPage	      "Solver"
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    1
  }
  BlockDefaults {
    Orientation		    "right"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
  }
  BlockParameterDefaults {
    Block {
      BlockType		      DiscretePulseGenerator
      PulseType		      "Sample based"
      TimeSource	      "Use simulation time"
      Amplitude		      "1"
      Period		      "2"
      PulseWidth	      "1"
      PhaseDelay	      "0"
      SampleTime	      "1"
      VectorParams1D	      on
    }
    Block {
      BlockType		      From
      IconDisplay	      "Tag"
    }
    Block {
      BlockType		      Goto
      IconDisplay	      "Tag"
    }
    Block {
      BlockType		      Inport
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      DataType		      "auto"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SignalType	      "auto"
      SamplingMode	      "auto"
      Interpolate	      on
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      DataType		      "auto"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SignalType	      "auto"
      SamplingMode	      "auto"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      Scope
      Floating		      off
      ModelBased	      off
      TickLabels	      "OneTimeTick"
      ZoomMode		      "on"
      Grid		      "on"
      TimeRange		      "auto"
      YMin		      "-5"
      YMax		      "5"
      SaveToWorkspace	      off
      SaveName		      "ScopeData"
      LimitDataPoints	      on
      MaxDataPoints	      "5000"
      Decimation	      "1"
      SampleInput	      off
      SampleTime	      "0"
    }
    Block {
      BlockType		      "S-Function"
      FunctionName	      "system"
      SFunctionModules	      "''"
      PortCounts	      "[]"
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      on
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      MinMaxOverflowLogging   "UseLocalSettings"
    }
    Block {
      BlockType		      Terminator
    }
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  System {
    Name		    "fboard_xaui"
    Location		    [202, 74, 1243, 709]
    Open		    on
    ModelBrowserVisibility  on
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    Block {
      BlockType		      Reference
      Name		      " System Generator"
      Tag		      "genX"
      Ports		      []
      Position		      [142, 18, 193, 68]
      ShowName		      off
      AttributesFormatString  "System\\nGenerator"
      UserDataPersistent      on
      UserData		      "DataTag0"
      SourceBlock	      "xbsIndex_r3/ System Generator"
      SourceType	      "Xilinx System Generator"
      ShowPortLabels	      on
      xilinxfamily	      "Virtex2P"
      part		      "xc2vp40"
      speed		      "-6"
      package		      "ff1152"
      synthesis_tool	      "XST"
      directory		      "./netlist"
      testbench		      off
      simulink_period	      "1"
      sysclk_period	      "100"
      incr_netlist	      off
      trim_vbits	      "Everywhere in SubSystem"
      dbl_ovrd		      "According to Block Masks"
      core_generation	      "According to Block Masks"
      run_coregen	      off
      deprecated_control      off
      eval_field	      "0"
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator"
      Position		      [950, 95, 960, 105]
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator10"
      Position		      [950, 370, 960, 380]
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator12"
      Position		      [950, 425, 960, 435]
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator14"
      Position		      [950, 480, 960, 490]
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator2"
      Position		      [950, 150, 960, 160]
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator4"
      Position		      [950, 205, 960, 215]
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator6"
      Position		      [950, 260, 960, 270]
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator8"
      Position		      [950, 315, 960, 325]
      ShowName		      off
    }
    Block {
      BlockType		      Reference
      Name		      "bank0_out"
      Ports		      [1, 1]
      Position		      [880, 89, 935, 111]
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "bank1_out"
      Ports		      [1, 1]
      Position		      [880, 144, 935, 166]
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "bank2_out"
      Ports		      [1, 1]
      Position		      [880, 199, 935, 221]
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "bank3_out"
      Ports		      [1, 1]
      Position		      [880, 254, 935, 276]
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      SubSystem
      Name		      "bitsel"
      Ports		      [9, 9]
      Position		      [420, 81, 510, 509]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      System {
	Name			"bitsel"
	Location		[202, 74, 1430, 839]
	Open			off
	ModelBrowserVisibility	on
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "in0"
	  Position		  [45, 33, 75, 47]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "in1"
	  Position		  [45, 63, 75, 77]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "in2"
	  Position		  [45, 133, 75, 147]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "in3"
	  Position		  [45, 163, 75, 177]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "in4"
	  Position		  [45, 233, 75, 247]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "in5"
	  Position		  [45, 263, 75, 277]
	  Port			  "6"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "In6"
	  Position		  [45, 338, 75, 352]
	  Port			  "7"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "In7"
	  Position		  [45, 368, 75, 382]
	  Port			  "8"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "sync_in"
	  Position		  [50, 433, 80, 447]
	  Port			  "9"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant1"
	  Ports			  [0, 1]
	  Position		  [370, 193, 385, 207]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  equ			  "P=C"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant2"
	  Ports			  [0, 1]
	  Position		  [370, 93, 385, 107]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  equ			  "P=C"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant3"
	  Ports			  [0, 1]
	  Position		  [370, 293, 385, 307]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  equ			  "P=C"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay1"
	  Ports			  [1, 1]
	  Position		  [155, 61, 200, 79]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "4"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay2"
	  Ports			  [1, 1]
	  Position		  [155, 131, 200, 149]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "4"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay3"
	  Ports			  [1, 1]
	  Position		  [155, 161, 200, 179]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "4"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay4"
	  Ports			  [1, 1]
	  Position		  [155, 231, 200, 249]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "4"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay5"
	  Ports			  [1, 1]
	  Position		  [155, 261, 200, 279]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "4"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay6"
	  Ports			  [1, 1]
	  Position		  [155, 336, 200, 354]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "4"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay7"
	  Ports			  [1, 1]
	  Position		  [155, 31, 200, 49]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "4"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay8"
	  Ports			  [1, 1]
	  Position		  [155, 366, 200, 384]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "4"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice"
	  Ports			  [1, 1]
	  Position		  [315, 49, 355, 61]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "4"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice1"
	  Ports			  [1, 1]
	  Position		  [315, 79, 355, 91]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "4"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "4"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice2"
	  Ports			  [1, 1]
	  Position		  [315, 149, 355, 161]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "4"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "8"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice3"
	  Ports			  [1, 1]
	  Position		  [315, 179, 355, 191]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "4"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "12"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice4"
	  Ports			  [1, 1]
	  Position		  [315, 249, 355, 261]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "4"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "16"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice5"
	  Ports			  [1, 1]
	  Position		  [315, 279, 355, 291]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "4"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "20"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice6"
	  Ports			  [1, 1]
	  Position		  [315, 354, 355, 366]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "4"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "24"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice7"
	  Ports			  [1, 1]
	  Position		  [315, 384, 355, 396]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "4"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "28"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator"
	  Position		  [495, 90, 505, 100]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator1"
	  Position		  [495, 190, 505, 200]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator2"
	  Position		  [495, 290, 505, 300]
	  ShowName		  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "bitsel_01"
	  Ports			  [5, 3]
	  Position		  [405, 34, 465, 106]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "bitsel_01"
	    Location		    [451, 141, 1559, 928]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din0"
	      Position		      [45, 58, 75, 72]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sel0"
	      Position		      [45, 88, 75, 102]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "din1"
	      Position		      [45, 233, 75, 247]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sel1"
	      Position		      [45, 263, 75, 277]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync_in"
	      Position		      [45, 323, 75, 337]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant"
	      Ports		      [0, 1]
	      Position		      [200, 148, 215, 162]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      From
	      Name		      "From1"
	      Position		      [105, 118, 160, 132]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "bs1415"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From2"
	      Position		      [105, 293, 160, 307]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "bs1415"
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator"
	      Position		      [330, 140, 340, 150]
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bitsel_0"
	      Ports		      [4, 2]
	      Position		      [245, 46, 310, 174]
	      SourceBlock	      "xbsIndex_r3/Black Box"
	      SourceType	      "Xilinx Blackbox Block"
	      init_code		      "bitsel_config"
	      sim_method	      "Inactive"
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bitsel_1"
	      Ports		      [4, 2]
	      Position		      [245, 221, 310, 349]
	      SourceBlock	      "xbsIndex_r3/Black Box"
	      SourceType	      "Xilinx Blackbox Block"
	      init_code		      "bitsel_config"
	      sim_method	      "Inactive"
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout0"
	      Position		      [520, 73, 550, 87]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout1"
	      Position		      [520, 248, 550, 262]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [520, 313, 550, 327]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "din0"
	      SrcPort		      1
	      DstBlock		      "bitsel_0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "din1"
	      SrcPort		      1
	      DstBlock		      "bitsel_1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sel0"
	      SrcPort		      1
	      DstBlock		      "bitsel_0"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "bitsel_0"
	      SrcPort		      1
	      DstBlock		      "dout0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sel1"
	      SrcPort		      1
	      DstBlock		      "bitsel_1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "bitsel_1"
	      SrcPort		      1
	      DstBlock		      "dout1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync_in"
	      SrcPort		      1
	      DstBlock		      "bitsel_1"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "bitsel_1"
	      SrcPort		      2
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "bitsel_0"
	      SrcPort		      2
	      DstBlock		      "Terminator"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      DstBlock		      "bitsel_0"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "From1"
	      SrcPort		      1
	      DstBlock		      "bitsel_0"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "From2"
	      SrcPort		      1
	      DstBlock		      "bitsel_1"
	      DstPort		      3
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "bitsel_23"
	  Ports			  [5, 3]
	  Position		  [405, 134, 465, 206]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "bitsel_23"
	    Location		    [202, 74, 1436, 839]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din0"
	      Position		      [45, 58, 75, 72]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sel0"
	      Position		      [45, 88, 75, 102]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "din1"
	      Position		      [45, 233, 75, 247]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sel1"
	      Position		      [45, 263, 75, 277]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync_in"
	      Position		      [45, 323, 75, 337]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant"
	      Ports		      [0, 1]
	      Position		      [200, 148, 215, 162]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      From
	      Name		      "From1"
	      Position		      [105, 118, 160, 132]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "bs1415"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From2"
	      Position		      [105, 293, 160, 307]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "bs1415"
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator"
	      Position		      [330, 140, 340, 150]
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bitsel_0"
	      Ports		      [4, 2]
	      Position		      [245, 46, 310, 174]
	      SourceBlock	      "xbsIndex_r3/Black Box"
	      SourceType	      "Xilinx Blackbox Block"
	      init_code		      "bitsel_config"
	      sim_method	      "Inactive"
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bitsel_1"
	      Ports		      [4, 2]
	      Position		      [245, 221, 310, 349]
	      SourceBlock	      "xbsIndex_r3/Black Box"
	      SourceType	      "Xilinx Blackbox Block"
	      init_code		      "bitsel_config"
	      sim_method	      "Inactive"
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout0"
	      Position		      [520, 73, 550, 87]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout1"
	      Position		      [520, 248, 550, 262]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [520, 313, 550, 327]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "din0"
	      SrcPort		      1
	      DstBlock		      "bitsel_0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "din1"
	      SrcPort		      1
	      DstBlock		      "bitsel_1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sel0"
	      SrcPort		      1
	      DstBlock		      "bitsel_0"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "bitsel_0"
	      SrcPort		      1
	      DstBlock		      "dout0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sel1"
	      SrcPort		      1
	      DstBlock		      "bitsel_1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "bitsel_1"
	      SrcPort		      1
	      DstBlock		      "dout1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync_in"
	      SrcPort		      1
	      DstBlock		      "bitsel_1"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "bitsel_1"
	      SrcPort		      2
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "bitsel_0"
	      SrcPort		      2
	      DstBlock		      "Terminator"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      DstBlock		      "bitsel_0"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "From1"
	      SrcPort		      1
	      DstBlock		      "bitsel_0"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "From2"
	      SrcPort		      1
	      DstBlock		      "bitsel_1"
	      DstPort		      3
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "bitsel_45"
	  Ports			  [5, 3]
	  Position		  [405, 234, 465, 306]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "bitsel_45"
	    Location		    [202, 74, 1436, 839]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din0"
	      Position		      [45, 58, 75, 72]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sel0"
	      Position		      [45, 88, 75, 102]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "din1"
	      Position		      [45, 233, 75, 247]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sel1"
	      Position		      [45, 263, 75, 277]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync_in"
	      Position		      [45, 323, 75, 337]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant"
	      Ports		      [0, 1]
	      Position		      [200, 148, 215, 162]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      From
	      Name		      "From1"
	      Position		      [105, 118, 160, 132]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "bs1415"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From2"
	      Position		      [105, 293, 160, 307]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "bs1415"
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator"
	      Position		      [330, 140, 340, 150]
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bitsel_0"
	      Ports		      [4, 2]
	      Position		      [245, 46, 310, 174]
	      SourceBlock	      "xbsIndex_r3/Black Box"
	      SourceType	      "Xilinx Blackbox Block"
	      init_code		      "bitsel_config"
	      sim_method	      "Inactive"
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bitsel_1"
	      Ports		      [4, 2]
	      Position		      [245, 221, 310, 349]
	      SourceBlock	      "xbsIndex_r3/Black Box"
	      SourceType	      "Xilinx Blackbox Block"
	      init_code		      "bitsel_config"
	      sim_method	      "Inactive"
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout0"
	      Position		      [520, 73, 550, 87]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout1"
	      Position		      [520, 248, 550, 262]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [520, 313, 550, 327]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "din0"
	      SrcPort		      1
	      DstBlock		      "bitsel_0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "din1"
	      SrcPort		      1
	      DstBlock		      "bitsel_1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sel0"
	      SrcPort		      1
	      DstBlock		      "bitsel_0"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "bitsel_0"
	      SrcPort		      1
	      DstBlock		      "dout0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sel1"
	      SrcPort		      1
	      DstBlock		      "bitsel_1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "bitsel_1"
	      SrcPort		      1
	      DstBlock		      "dout1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync_in"
	      SrcPort		      1
	      DstBlock		      "bitsel_1"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "bitsel_1"
	      SrcPort		      2
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "bitsel_0"
	      SrcPort		      2
	      DstBlock		      "Terminator"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      DstBlock		      "bitsel_0"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "From1"
	      SrcPort		      1
	      DstBlock		      "bitsel_0"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "From2"
	      SrcPort		      1
	      DstBlock		      "bitsel_1"
	      DstPort		      3
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "bitsel_67"
	  Ports			  [5, 3]
	  Position		  [405, 339, 465, 411]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "bitsel_67"
	    Location		    [202, 74, 1436, 839]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din0"
	      Position		      [45, 58, 75, 72]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sel0"
	      Position		      [45, 88, 75, 102]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "din1"
	      Position		      [45, 233, 75, 247]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sel1"
	      Position		      [45, 263, 75, 277]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync_in"
	      Position		      [45, 323, 75, 337]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant"
	      Ports		      [0, 1]
	      Position		      [200, 148, 215, 162]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      From
	      Name		      "From1"
	      Position		      [105, 118, 160, 132]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "bs1415"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From2"
	      Position		      [105, 293, 160, 307]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "bs1415"
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator"
	      Position		      [330, 140, 340, 150]
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bitsel_0"
	      Ports		      [4, 2]
	      Position		      [245, 46, 310, 174]
	      SourceBlock	      "xbsIndex_r3/Black Box"
	      SourceType	      "Xilinx Blackbox Block"
	      init_code		      "bitsel_config"
	      sim_method	      "Inactive"
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bitsel_1"
	      Ports		      [4, 2]
	      Position		      [245, 221, 310, 349]
	      SourceBlock	      "xbsIndex_r3/Black Box"
	      SourceType	      "Xilinx Blackbox Block"
	      init_code		      "bitsel_config"
	      sim_method	      "Inactive"
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout0"
	      Position		      [520, 73, 550, 87]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout1"
	      Position		      [520, 248, 550, 262]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [520, 313, 550, 327]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "din0"
	      SrcPort		      1
	      DstBlock		      "bitsel_0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "din1"
	      SrcPort		      1
	      DstBlock		      "bitsel_1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sel0"
	      SrcPort		      1
	      DstBlock		      "bitsel_0"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "bitsel_0"
	      SrcPort		      1
	      DstBlock		      "dout0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sel1"
	      SrcPort		      1
	      DstBlock		      "bitsel_1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "bitsel_1"
	      SrcPort		      1
	      DstBlock		      "dout1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync_in"
	      SrcPort		      1
	      DstBlock		      "bitsel_1"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "bitsel_1"
	      SrcPort		      2
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "bitsel_0"
	      SrcPort		      2
	      DstBlock		      "Terminator"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      DstBlock		      "bitsel_0"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "From1"
	      SrcPort		      1
	      DstBlock		      "bitsel_0"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "From2"
	      SrcPort		      1
	      DstBlock		      "bitsel_1"
	      DstPort		      3
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "bitsel_mem"
	  Ports			  [1, 2]
	  Position		  [155, 404, 200, 471]
	  AttributesFormatString  "Latency=4"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "bitsel_mem"
	    Location		    [202, 74, 1430, 839]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "sync_in"
	      Position		      [20, 108, 50, 122]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      Ports		      [1, 1]
	      Position		      [460, 15, 500, 35]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay1"
	      Ports		      [1, 1]
	      Position		      [285, 205, 325, 225]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay2"
	      Ports		      [1, 1]
	      Position		      [285, 235, 325, 255]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Dual Port RAM"
	      Ports		      [6, 2]
	      Position		      [450, 51, 515, 159]
	      SourceBlock	      "xbsIndex_r3/Dual Port RAM"
	      SourceType	      "Xilinx Dual Port Random Access Memory"
	      depth		      "1024"
	      initVector	      "ones(1,1024)*hex2dec('77777777')"
	      write_mode_A	      "Read After Write"
	      write_mode_B	      "Read After Write"
	      latency		      "1"
	      mem_collision	      off
	      init_zero		      on
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	      rst_a		      off
	      init_a		      "0"
	      rst_b		      off
	      init_b		      "0"
	      show_param	      on
	      distributed_mem	      off
	      use_rpm		      off
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      From
	      Name		      "From"
	      Position		      [295, 48, 405, 62]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "host_bs_addr"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From2"
	      Position		      [295, 68, 405, 82]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "host_bs_data_wr"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From4"
	      Position		      [295, 88, 405, 102]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "host_bs_we"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto"
	      Position		      [545, 73, 650, 87]
	      ShowName		      off
	      GotoTag		      "host_bs_data_rd"
	      TagVisibility	      "global"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto1"
	      Position		      [515, 251, 590, 269]
	      ShowName		      off
	      GotoTag		      "bs1415"
	      TagVisibility	      "global"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice8"
	      Ports		      [1, 1]
	      Position		      [285, 269, 325, 281]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "16"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "16"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice9"
	      Ports		      [1, 1]
	      Position		      [285, 299, 325, 311]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "15"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bitsel_addr"
	      Ports		      [2, 1]
	      Position		      [200, 78, 255, 147]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "10"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      off
	      period		      "1"
	      load_pin		      off
	      rst		      on
	      en		      on
	      dbl_ovrd		      off
	      show_param	      off
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "dvgen"
	      Ports		      [1, 2]
	      Position		      [95, 76, 140, 149]
	      AttributesFormatString  "Latency=3"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"dvgen"
		Location		[331, 85, 1298, 637]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "sync_in"
		  Position		  [25, 173, 55, 187]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant2"
		  Ports			  [0, 1]
		  Position		  [430, 143, 445, 157]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "0"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "1"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter"
		  Ports			  [1, 1]
		  Position		  [175, 167, 225, 193]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Free Running"
		  n_bits		  "7"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "Inf"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  off
		  period		  "1"
		  load_pin		  off
		  rst			  on
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [370, 13, 415, 37]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "3"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  From
		  Name			  "From"
		  Position		  [95, 74, 145, 86]
		  ShowName		  off
		  CloseFcn		  "tagdialog Close"
		  GotoTag		  "ds_sel"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux"
		  Ports			  [9, 1]
		  Position		  [385, 74, 415, 266]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "8"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  mux_type		  off
		  use_rpm		  off
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register2"
		  Ports			  [2, 1]
		  Position		  [180, 72, 225, 103]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  off
		  explicit_period	  off
		  period		  "1"
		  rst			  off
		  en			  on
		  out_en		  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational"
		  Ports			  [2, 1]
		  Position		  [460, 138, 505, 182]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Relational"
		  SourceType		  "Xilinx Relational Block"
		  mode			  "a=b"
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "bit_slicer"
		  Ports			  [1, 8]
		  Position		  [255, 95, 295, 265]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "bit_slicer"
		    Location		    [478, 427, 708, 722]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    Position		    [25, 58, 55, 72]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [110, 29, 150, 41]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    on
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bit6_0"
		    Ports		    [1, 1]
		    Position		    [105, 239, 150, 251]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "7"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bits0_0"
		    Ports		    [1, 1]
		    Position		    [105, 59, 150, 71]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bits1_0"
		    Ports		    [1, 1]
		    Position		    [105, 89, 150, 101]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "2"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bits2_0"
		    Ports		    [1, 1]
		    Position		    [105, 119, 150, 131]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "3"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bits3_0"
		    Ports		    [1, 1]
		    Position		    [105, 149, 150, 161]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "4"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bits4_0"
		    Ports		    [1, 1]
		    Position		    [105, 179, 150, 191]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "5"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bits5_0"
		    Ports		    [1, 1]
		    Position		    [105, 209, 150, 221]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "6"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "zero"
		    Position		    [175, 28, 205, 42]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "b0_0"
		    Position		    [175, 58, 205, 72]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "b1_0"
		    Position		    [175, 88, 205, 102]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "b2_0"
		    Position		    [175, 118, 205, 132]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "b3_0"
		    Position		    [175, 148, 205, 162]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "b4_0"
		    Position		    [175, 178, 205, 192]
		    Port		    "6"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "b5_0"
		    Position		    [175, 208, 205, 222]
		    Port		    "7"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "b6_0"
		    Position		    [175, 238, 205, 252]
		    Port		    "8"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    DstBlock		    "bits5_0"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "bit6_0"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "bits4_0"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "bits3_0"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "bits2_0"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "bits1_0"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "bits0_0"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "bits0_0"
		    SrcPort		    1
		    DstBlock		    "b0_0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "bits1_0"
		    SrcPort		    1
		    DstBlock		    "b1_0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "bits2_0"
		    SrcPort		    1
		    DstBlock		    "b2_0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "bits3_0"
		    SrcPort		    1
		    DstBlock		    "b3_0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "bits4_0"
		    SrcPort		    1
		    DstBlock		    "b4_0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "bits5_0"
		    SrcPort		    1
		    DstBlock		    "b5_0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "bit6_0"
		    SrcPort		    1
		    DstBlock		    "b6_0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "zero"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "edge_detect"
		  Ports			  [1, 1]
		  Position		  [100, 170, 145, 190]
		  AttributesFormatString  "rising edge\nactive high"
		  UserDataPersistent	  on
		  UserData		  "DataTag1"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Edge Detector"
		  MaskDescription	  "Output is active for one-cycle afte"
"r each edge of the specified type (i.e. rising, falling or both)."
		  MaskHelp		  "Output is active for one-cycle afte"
"r each edge of the specified type (i.e. rising, falling, or both).  Latency i"
"s zero."
		  MaskPromptString	  "Edge Type|Output Polarity|Input X P"
"ositions|Input Y Positions|Output X Positions|Output Y Positions"
		  MaskStyleString	  "popup(Rising|Falling|Both),popup(Ac"
"tive High|Active Low),edit,edit,edit,edit"
		  MaskTunableValueString  "on,on,off,off,off,off"
		  MaskCallbackString	  "|||||"
		  MaskEnableString	  "on,on,off,off,off,off"
		  MaskVisibilityString	  "on,on,off,off,off,off"
		  MaskToolTipString	  "on,on,on,on,on,on"
		  MaskVarAliasString	  ",,,,,"
		  MaskVariables		  "edge=@1;polarity=@2;xin=@3;yin=@4;x"
"out=@5;yout=@6;"
		  MaskInitialization	  "edge_detect_init(gcb,edge,polarity)"
";"
		  MaskDisplay		  "plot(xin,0.5+yin{edge}*0.2)\nplot(x"
"out,0.5+yout{edge}*0.2*(3-2*polarity))\n"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "normalized"
		  MaskValueString	  "Rising|Active High|floor([0.5:0.5:5"
"])*0.08|{[-1,-1,1,1,1,1,1,1,1,1],[1,1,-1,-1,-1,-1,-1,-1,-1,-1],[-1,-1,1,1,1,1"
",-1,-1,-1,-1]}|1-floor([5:-0.5:0.5])*0.08|{[-1,-1,1,1,-1,-1,-1,-1,-1,-1],[-1,"
"-1,1,1,-1,-1,-1,-1,-1,-1],[-1,-1,1,1,-1,-1,1,1,-1,-1]}"
		  MaskTabNameString	  ",,,,,"
		  System {
		    Name		    "edge_detect"
		    Location		    [433, 403, 1041, 568]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    Position		    [50, 53, 80, 67]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [180, 72, 225, 88]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [180, 52, 225, 68]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "edge_op"
		    Ports		    [2, 1]
		    Position		    [275, 48, 320, 92]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    Position		    [380, 63, 410, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "edge_op"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    Points		    [0, 0; 40, 0]
		    Branch {
		    Points		    [0, 20]
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "edge_op"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    DstBlock		    "edge_op"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [525, 18, 555, 32]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "dv"
		  Position		  [530, 153, 560, 167]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "bit_slicer"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "bit_slicer"
		  SrcPort		  2
		  DstBlock		  "Mux"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "bit_slicer"
		  SrcPort		  3
		  DstBlock		  "Mux"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "bit_slicer"
		  SrcPort		  4
		  DstBlock		  "Mux"
		  DstPort		  5
		}
		Line {
		  SrcBlock		  "bit_slicer"
		  SrcPort		  5
		  DstBlock		  "Mux"
		  DstPort		  6
		}
		Line {
		  SrcBlock		  "bit_slicer"
		  SrcPort		  6
		  DstBlock		  "Mux"
		  DstPort		  7
		}
		Line {
		  SrcBlock		  "bit_slicer"
		  SrcPort		  7
		  DstBlock		  "Mux"
		  DstPort		  8
		}
		Line {
		  SrcBlock		  "bit_slicer"
		  SrcPort		  8
		  DstBlock		  "Mux"
		  DstPort		  9
		}
		Line {
		  SrcBlock		  "Counter"
		  SrcPort		  1
		  DstBlock		  "bit_slicer"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register2"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mux"
		  SrcPort		  1
		  DstBlock		  "Relational"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "sync_in"
		  SrcPort		  1
		  DstBlock		  "edge_detect"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Constant2"
		  SrcPort		  1
		  DstBlock		  "Relational"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "edge_detect"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -85]
		    Branch {
		    DstBlock		    "Register2"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -70]
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		  }
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Relational"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "dv"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "From"
		  SrcPort		  1
		  DstBlock		  "Register2"
		  DstPort		  1
		}
		Annotation {
		  Name			  "This dvgen block generates a dv sig"
"nal based on sync_in's rising\nedge and the value of ds_sel (downsample selec"
"t), which is taken\nfrom a global goto tag.  ds_sel can range from 0 to 7.  T"
"he dv\nsignal will be asserted for one cycle every 2^ds_sel cycles starting\n"
"with the first cycle after sync_out's rising edge.  Note that sync_in\nmay be"
" one or many cycles wide, but it should probably be no\nwider than 2^ds_sel c"
"ycles for typical usage.  sync_out is always\none cycle wide (corresponding t"
"o the first active cycle of sync_in)."
		  Position		  [42, 398]
		  HorizontalAlignment	  "left"
		  DropShadow		  on
		}
		Annotation {
		  Name			  "== Example Timing Diagrams ==\n\n--"
"-----  ds_sel == 0  -------\nsync_in : .S................\nsync_out : ....S.."
"...........\ndv : 111111111111111111\n\n-------  ds_sel == 1  -------\nsync_i"
"n : .S................\nsync_out : ....S.............\ndv : XXXX1.1.1.1.1.1.1"
".\n\n-------  ds_sel == 2  -------\nsync_in : .SSSS.............\nsync_out : "
"....S.............\ndv : XXXX1...1...1...1."
		  Position		  [665, 335]
		  HorizontalAlignment	  "right"
		  DropShadow		  on
		  FontName		  "Courier New"
		  FontSize		  12
		}
		Annotation {
		  Name			  "Only honor new ds_sel value\non ris"
"ing edge of sync_in"
		  Position		  [264, 50]
		  DropShadow		  on
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "k0"
	      Ports		      [0, 1]
	      Position		      [370, 129, 390, 141]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "32"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "k1"
	      Ports		      [0, 1]
	      Position		      [370, 148, 390, 162]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "32"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      From
	      Name		      "reg1_b15_bs_chop_en"
	      Position		      [190, 296, 245, 314]
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "reg1"
	    }
	    Block {
	      BlockType		      From
	      Name		      "reg1_b31_b16_bs1415"
	      Position		      [190, 266, 245, 284]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "reg1"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "test_bitsel_mux"
	      Ports		      [4, 1]
	      Position		      [405, 204, 485, 316]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"test_bitsel_mux"
		Location		[202, 74, 1430, 839]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "sync_in"
		  Position		  [25, 63, 55, 77]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "dv"
		  Position		  [25, 98, 55, 112]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "test_in"
		  Position		  [25, 128, 55, 142]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "chop_en"
		  Position		  [25, 28, 55, 42]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter"
		  Ports			  [2, 1]
		  Position		  [130, 61, 175, 94]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Free Running"
		  n_bits		  "13"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "Inf"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  off
		  period		  "1"
		  load_pin		  off
		  rst			  on
		  en			  on
		  dbl_ovrd		  off
		  show_param		  off
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical"
		  Ports			  [2, 1]
		  Position		  [290, 14, 325, 101]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical1"
		  Ports			  [2, 1]
		  Position		  [285, 133, 325, 157]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "XOR"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical2"
		  Ports			  [2, 1]
		  Position		  [285, 208, 325, 232]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "XNOR"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux"
		  Ports			  [3, 1]
		  Position		  [375, 92, 400, 158]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  mux_type		  off
		  use_rpm		  off
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux1"
		  Ports			  [3, 1]
		  Position		  [375, 167, 400, 233]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  mux_type		  off
		  use_rpm		  off
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice"
		  Ports			  [1, 1]
		  Position		  [215, 70, 250, 90]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "c_to_ri1"
		  Ports			  [1, 2]
		  Position		  [130, 114, 175, 156]
		  ShowName		  off
		  AttributesFormatString  "8_0 r/i"
		  UserDataPersistent	  on
		  UserData		  "DataTag2"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Complex to Real-Imag"
		  MaskDescription	  "Outputs real and imaginary componen"
"ts of a complex input."
		  MaskHelp		  "<pre>\nDescription::\n\nOutputs rea"
"l and imaginary components of a complex input.\nUseful for simplifying interc"
"onnects.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBi"
"t Width (n_bits): Specifies the width of the real/imaginary components.\nAssu"
"med equal for both components.\n\nBinary Point (bin_pt): Specifies the binary"
" point location in the real/imaginary components.\nAssumed equal for both com"
"ponents.\n</pre>"
		  MaskPromptString	  "Bit Width|Binary Point"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "n_bits=@1;bin_pt=@2;"
		  MaskInitialization	  "c_to_ri_init(gcb,n_bits,bin_pt);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "8|0"
		  MaskTabNameString	  ","
		  System {
		    Name		    "c_to_ri1"
		    Location		    [567, 158, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_im"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "8"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_re"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "8"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "slice_re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice_im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "ri_to_c"
		  Ports			  [2, 1]
		  Position		  [435, 85, 475, 240]
		  ShowName		  off
		  UserDataPersistent	  on
		  UserData		  "DataTag3"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Real-Imag to Complex"
		  MaskDescription	  "Concatenates real and imaginary inp"
"uts into a complex output."
		  MaskHelp		  "<pre>\nDescription::\n\nConcatenate"
"s a real and imaginary input into a complex output.\nUseful for simplifying i"
"nterconnects.\nSee also: Complex to Real-Imag (c_to_ri)\n\nMask Parameters::"
"\n\n(N/A)\n</pre>"
		  MaskInitialization	  "ri_to_c_init(gcb);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  System {
		    Name		    "ri_to_c"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "test_out"
		  Position		  [500, 158, 530, 172]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Counter"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Slice"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice"
		  SrcPort		  1
		  DstBlock		  "Logical"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Logical"
		  SrcPort		  1
		  Points		  [20, 0; 0, 45]
		  Branch {
		    Points		    [0, 75]
		    DstBlock		    "Mux1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Mux"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "c_to_ri1"
		  SrcPort		  1
		  Points		  [0, 0; 55, 0]
		  Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 15]
		    Branch {
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 85]
		    DstBlock		    "Logical2"
		    DstPort		    2
		    }
		  }
		}
		Line {
		  SrcBlock		  "c_to_ri1"
		  SrcPort		  2
		  Points		  [10, 0; 0, 55; 65, 0]
		  Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, -50]
		    DstBlock		    "Logical1"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 15]
		    DstBlock		    "Logical2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Mux"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "ri_to_c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mux1"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "ri_to_c"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "chop_en"
		  SrcPort		  1
		  DstBlock		  "Logical"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_in"
		  SrcPort		  1
		  DstBlock		  "Counter"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "test_in"
		  SrcPort		  1
		  DstBlock		  "c_to_ri1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ri_to_c"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "test_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical1"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Mux"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Logical2"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Mux1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "dv"
		  SrcPort		  1
		  Points		  [30, 0; 0, -20]
		  DstBlock		  "Counter"
		  DstPort		  2
		}
		Annotation {
		  Name			  "\n"
		  Position		  [576, 69]
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "bitsel"
	      Position		      [555, 128, 585, 142]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [555, 18, 585, 32]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "bitsel_addr"
	      SrcPort		      1
	      DstBlock		      "Dual Port RAM"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "k0"
	      SrcPort		      1
	      DstBlock		      "Dual Port RAM"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "k1"
	      SrcPort		      1
	      DstBlock		      "Dual Port RAM"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "From4"
	      SrcPort		      1
	      DstBlock		      "Dual Port RAM"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Dual Port RAM"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Goto"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Dual Port RAM"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From2"
	      SrcPort		      1
	      DstBlock		      "Dual Port RAM"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "dvgen"
	      SrcPort		      1
	      Points		      [30, 0]
	      Branch {
		DstBlock		"bitsel_addr"
		DstPort			1
	      }
	      Branch {
		Points			[0, -70]
		DstBlock		"Delay"
		DstPort			1
	      }
	      Branch {
		Points			[0, 120]
		DstBlock		"Delay1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "dvgen"
	      SrcPort		      2
	      Points		      [20, 0]
	      Branch {
		DstBlock		"bitsel_addr"
		DstPort			2
	      }
	      Branch {
		Points			[0, 115]
		DstBlock		"Delay2"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Dual Port RAM"
	      SrcPort		      2
	      Points		      [0, 0]
	      DstBlock		      "bitsel"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync_in"
	      SrcPort		      1
	      DstBlock		      "dvgen"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "reg1_b31_b16_bs1415"
	      SrcPort		      1
	      DstBlock		      "Slice8"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "reg1_b15_bs_chop_en"
	      SrcPort		      1
	      DstBlock		      "Slice9"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "test_bitsel_mux"
	      SrcPort		      1
	      DstBlock		      "Goto1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay1"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "test_bitsel_mux"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay2"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "test_bitsel_mux"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Slice8"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "test_bitsel_mux"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Slice9"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "test_bitsel_mux"
	      DstPort		      4
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "out0"
	  Position		  [490, 38, 520, 52]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "out1"
	  Position		  [530, 63, 560, 77]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "out2"
	  Position		  [490, 138, 520, 152]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "out3"
	  Position		  [530, 163, 560, 177]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "out4"
	  Position		  [490, 238, 520, 252]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "out5"
	  Position		  [530, 263, 560, 277]
	  Port			  "6"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "out6"
	  Position		  [490, 343, 520, 357]
	  Port			  "7"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "out7"
	  Position		  [530, 368, 560, 382]
	  Port			  "8"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync_out"
	  Position		  [490, 393, 520, 407]
	  Port			  "9"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "in0"
	  SrcPort		  1
	  DstBlock		  "Delay7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "bitsel_01"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "out0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "in1"
	  SrcPort		  1
	  DstBlock		  "Delay1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "in2"
	  SrcPort		  1
	  DstBlock		  "Delay2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "in3"
	  SrcPort		  1
	  DstBlock		  "Delay3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "in4"
	  SrcPort		  1
	  DstBlock		  "Delay4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "in5"
	  SrcPort		  1
	  DstBlock		  "Delay5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In6"
	  SrcPort		  1
	  DstBlock		  "Delay6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In7"
	  SrcPort		  1
	  DstBlock		  "Delay8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "bitsel_mem"
	  SrcPort		  2
	  Points		  [175, 0; 0, -50]
	  DstBlock		  "bitsel_67"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Slice"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "bitsel_01"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Slice1"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "bitsel_01"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Slice2"
	  SrcPort		  1
	  DstBlock		  "bitsel_23"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Slice3"
	  SrcPort		  1
	  DstBlock		  "bitsel_23"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Slice4"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "bitsel_45"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Slice5"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "bitsel_45"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Slice6"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "bitsel_67"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Slice7"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "bitsel_67"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "bitsel_mem"
	  SrcPort		  1
	  Points		  [90, 0; 0, -30]
	  Branch {
	    Points		    [0, -30]
	    Branch {
	      Points		      [0, -75]
	      Branch {
		DstBlock		"Slice5"
		DstPort			1
	      }
	      Branch {
		Points			[0, -30]
		Branch {
		  DstBlock		  "Slice4"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, -70]
		  Branch {
		    DstBlock		    "Slice3"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -30]
		    Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -70]
		    Branch {
		    Points		    [0, -30]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		  }
		}
	      }
	    }
	    Branch {
	      DstBlock		      "Slice6"
	      DstPort		      1
	    }
	  }
	  Branch {
	    DstBlock		    "Slice7"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "bitsel_01"
	  SrcPort		  3
	  DstBlock		  "Terminator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "bitsel_01"
	  SrcPort		  2
	  Points		  [0, 0]
	  DstBlock		  "out1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "bitsel_23"
	  SrcPort		  1
	  DstBlock		  "out2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "bitsel_23"
	  SrcPort		  3
	  DstBlock		  "Terminator1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "bitsel_23"
	  SrcPort		  2
	  DstBlock		  "out3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "bitsel_45"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "out4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "bitsel_45"
	  SrcPort		  3
	  DstBlock		  "Terminator2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "bitsel_45"
	  SrcPort		  2
	  Points		  [0, 0]
	  DstBlock		  "out5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "bitsel_67"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "out6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "bitsel_67"
	  SrcPort		  2
	  Points		  [0, 0]
	  DstBlock		  "out7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "bitsel_67"
	  SrcPort		  3
	  Points		  [0, 0]
	  DstBlock		  "sync_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sync_in"
	  SrcPort		  1
	  DstBlock		  "bitsel_mem"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant2"
	  SrcPort		  1
	  DstBlock		  "bitsel_01"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Constant3"
	  SrcPort		  1
	  DstBlock		  "bitsel_45"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Constant1"
	  SrcPort		  1
	  DstBlock		  "bitsel_23"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Delay7"
	  SrcPort		  1
	  DstBlock		  "bitsel_01"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay1"
	  SrcPort		  1
	  DstBlock		  "bitsel_01"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Delay2"
	  SrcPort		  1
	  DstBlock		  "bitsel_23"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay3"
	  SrcPort		  1
	  DstBlock		  "bitsel_23"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Delay4"
	  SrcPort		  1
	  DstBlock		  "bitsel_45"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay5"
	  SrcPort		  1
	  DstBlock		  "bitsel_45"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Delay6"
	  SrcPort		  1
	  DstBlock		  "bitsel_67"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay8"
	  SrcPort		  1
	  DstBlock		  "bitsel_67"
	  DstPort		  3
	}
	Annotation {
	  Name			  "Input/Output Marble Listing:\n\nin0/out0: C"
"y0 Cx0 Ay0 Ax0\nin1/out1: Cy1 Cx1 Ay1 Ax1\nin2/out2: Cy2 Cx2 Ay2 Ax2\nin3/out"
"3: Cy3 Cx3 Ay3 Ax3\n\nNpQ\nN=Antenna\np=Polarization\nQ=Spectral quarter"
	  Position		  [676, 114]
	  DropShadow		  on
	}
	Annotation {
	  Name			  "Input/Output Marble Listing:\n\nin4/out4: D"
"y0 Dx0 By0 Bx0\nin5/out5: Dy1 Dx1 By1 Bx1\nin6/out6: Dy2 Dx2 By2 Bx2\nin7/out"
"7: Dy3 Dx3 By3 Bx3\n\nNpQ\nN=Antenna\np=Polarization\nQ=Spectral quarter"
	  Position		  [671, 319]
	  DropShadow		  on
	}
	Annotation {
	  Name			  "reg1[31:28] = bitsel14 real\nreg1[27:24] = "
"bitsel14 imag\nreg1[23:20] = bitsel15 real\nreg1[19:16] = bitsel15 imag"
	  Position		  [604, 478]
	  HorizontalAlignment	  "left"
	  DropShadow		  on
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "ct4"
      Ports		      [9, 5]
      Position		      [580, 80, 670, 510]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      System {
	Name			"ct4"
	Location		[550, 577, 1030, 928]
	Open			off
	ModelBrowserVisibility	on
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "in0"
	  Position		  [215, 38, 245, 52]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "in1"
	  Position		  [215, 73, 245, 87]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "in2"
	  Position		  [215, 108, 245, 122]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "in3"
	  Position		  [215, 143, 245, 157]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "in4"
	  Position		  [215, 178, 245, 192]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "in5"
	  Position		  [215, 213, 245, 227]
	  Port			  "6"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "in6"
	  Position		  [215, 248, 245, 262]
	  Port			  "7"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "in7"
	  Position		  [215, 283, 245, 297]
	  Port			  "8"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "sync_in"
	  Position		  [220, 338, 250, 352]
	  Port			  "9"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay"
	  Ports			  [1, 1]
	  Position		  [290, 36, 335, 54]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "3"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay1"
	  Ports			  [1, 1]
	  Position		  [290, 71, 335, 89]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "3"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay2"
	  Ports			  [1, 1]
	  Position		  [290, 106, 335, 124]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "3"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay3"
	  Ports			  [1, 1]
	  Position		  [290, 141, 335, 159]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "3"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay4"
	  Ports			  [1, 1]
	  Position		  [290, 176, 335, 194]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "3"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay5"
	  Ports			  [1, 1]
	  Position		  [290, 211, 335, 229]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "3"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay6"
	  Ports			  [1, 1]
	  Position		  [290, 246, 335, 264]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "3"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay7"
	  Ports			  [1, 1]
	  Position		  [290, 281, 335, 299]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "3"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "ct4"
	  Ports			  [10, 5]
	  Position		  [410, 17, 510, 388]
	  SourceBlock		  "xbsIndex_r3/Black Box"
	  SourceType		  "Xilinx Blackbox Block"
	  init_code		  "ct4_dv_config"
	  sim_method		  "Inactive"
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "dvgen"
	  Ports			  [1, 2]
	  Position		  [290, 306, 335, 379]
	  AttributesFormatString  "Latency=3"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "dvgen"
	    Location		    [331, 85, 1298, 637]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "sync_in"
	      Position		      [25, 173, 55, 187]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant2"
	      Ports		      [0, 1]
	      Position		      [430, 143, 445, 157]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      Ports		      [1, 1]
	      Position		      [175, 167, 225, 193]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "7"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      off
	      period		      "1"
	      load_pin		      off
	      rst		      on
	      en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      Ports		      [1, 1]
	      Position		      [370, 13, 415, 37]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "3"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      From
	      Name		      "From"
	      Position		      [95, 74, 145, 86]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "ds_sel"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux"
	      Ports		      [9, 1]
	      Position		      [385, 74, 415, 266]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "8"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      mux_type		      off
	      use_rpm		      off
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register2"
	      Ports		      [2, 1]
	      Position		      [180, 72, 225, 103]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      off
	      explicit_period	      off
	      period		      "1"
	      rst		      off
	      en		      on
	      out_en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational"
	      Ports		      [2, 1]
	      Position		      [460, 138, 505, 182]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a=b"
	      latency		      "1"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "bit_slicer"
	      Ports		      [1, 8]
	      Position		      [255, 95, 295, 265]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"bit_slicer"
		Location		[478, 427, 708, 722]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "in"
		  Position		  [25, 58, 55, 72]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant"
		  Ports			  [0, 1]
		  Position		  [110, 29, 150, 41]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "0"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "1"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "bit6_0"
		  Ports			  [1, 1]
		  Position		  [105, 239, 150, 251]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "7"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "bits0_0"
		  Ports			  [1, 1]
		  Position		  [105, 59, 150, 71]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "bits1_0"
		  Ports			  [1, 1]
		  Position		  [105, 89, 150, 101]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "2"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "bits2_0"
		  Ports			  [1, 1]
		  Position		  [105, 119, 150, 131]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "3"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "bits3_0"
		  Ports			  [1, 1]
		  Position		  [105, 149, 150, 161]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "4"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "bits4_0"
		  Ports			  [1, 1]
		  Position		  [105, 179, 150, 191]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "5"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "bits5_0"
		  Ports			  [1, 1]
		  Position		  [105, 209, 150, 221]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "6"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "zero"
		  Position		  [175, 28, 205, 42]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "b0_0"
		  Position		  [175, 58, 205, 72]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "b1_0"
		  Position		  [175, 88, 205, 102]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "b2_0"
		  Position		  [175, 118, 205, 132]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "b3_0"
		  Position		  [175, 148, 205, 162]
		  Port			  "5"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "b4_0"
		  Position		  [175, 178, 205, 192]
		  Port			  "6"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "b5_0"
		  Position		  [175, 208, 205, 222]
		  Port			  "7"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "b6_0"
		  Position		  [175, 238, 205, 252]
		  Port			  "8"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "in"
		  SrcPort		  1
		  Points		  [15, 0]
		  Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    DstBlock		    "bits5_0"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "bit6_0"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "bits4_0"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "bits3_0"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "bits2_0"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "bits1_0"
		    DstPort		    1
		    }
		  }
		  Branch {
		    DstBlock		    "bits0_0"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "bits0_0"
		  SrcPort		  1
		  DstBlock		  "b0_0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "bits1_0"
		  SrcPort		  1
		  DstBlock		  "b1_0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "bits2_0"
		  SrcPort		  1
		  DstBlock		  "b2_0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "bits3_0"
		  SrcPort		  1
		  DstBlock		  "b3_0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "bits4_0"
		  SrcPort		  1
		  DstBlock		  "b4_0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "bits5_0"
		  SrcPort		  1
		  DstBlock		  "b5_0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "bit6_0"
		  SrcPort		  1
		  DstBlock		  "b6_0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Constant"
		  SrcPort		  1
		  DstBlock		  "zero"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "edge_detect"
	      Ports		      [1, 1]
	      Position		      [100, 170, 145, 190]
	      AttributesFormatString  "rising edge\nactive high"
	      UserDataPersistent      on
	      UserData		      "DataTag4"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Edge Detector"
	      MaskDescription	      "Output is active for one-cycle after ea"
"ch edge of the specified type (i.e. rising, falling or both)."
	      MaskHelp		      "Output is active for one-cycle after ea"
"ch edge of the specified type (i.e. rising, falling, or both).  Latency is ze"
"ro."
	      MaskPromptString	      "Edge Type|Output Polarity|Input X Posit"
"ions|Input Y Positions|Output X Positions|Output Y Positions"
	      MaskStyleString	      "popup(Rising|Falling|Both),popup(Active"
" High|Active Low),edit,edit,edit,edit"
	      MaskTunableValueString  "on,on,off,off,off,off"
	      MaskCallbackString      "|||||"
	      MaskEnableString	      "on,on,off,off,off,off"
	      MaskVisibilityString    "on,on,off,off,off,off"
	      MaskToolTipString	      "on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,"
	      MaskVariables	      "edge=@1;polarity=@2;xin=@3;yin=@4;xout="
"@5;yout=@6;"
	      MaskInitialization      "edge_detect_init(gcb,edge,polarity);"
	      MaskDisplay	      "plot(xin,0.5+yin{edge}*0.2)\nplot(xout,"
"0.5+yout{edge}*0.2*(3-2*polarity))\n"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "normalized"
	      MaskValueString	      "Rising|Active High|floor([0.5:0.5:5])*0"
".08|{[-1,-1,1,1,1,1,1,1,1,1],[1,1,-1,-1,-1,-1,-1,-1,-1,-1],[-1,-1,1,1,1,1,-1,"
"-1,-1,-1]}|1-floor([5:-0.5:0.5])*0.08|{[-1,-1,1,1,-1,-1,-1,-1,-1,-1],[-1,-1,1"
",1,-1,-1,-1,-1,-1,-1],[-1,-1,1,1,-1,-1,1,1,-1,-1]}"
	      MaskTabNameString	      ",,,,,"
	      System {
		Name			"edge_detect"
		Location		[433, 403, 1041, 568]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "in"
		  Position		  [50, 53, 80, 67]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [180, 72, 225, 88]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [180, 52, 225, 68]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "edge_op"
		  Ports			  [2, 1]
		  Position		  [275, 48, 320, 92]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "NOR"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "out"
		  Position		  [380, 63, 410, 77]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  DstBlock		  "edge_op"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "in"
		  SrcPort		  1
		  Points		  [0, 0; 40, 0]
		  Branch {
		    Points		    [0, 20]
		    DstBlock		    "Delay"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "edge_op"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  DstBlock		  "edge_op"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [525, 18, 555, 32]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dv"
	      Position		      [530, 153, 560, 167]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "bit_slicer"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "bit_slicer"
	      SrcPort		      2
	      DstBlock		      "Mux"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "bit_slicer"
	      SrcPort		      3
	      DstBlock		      "Mux"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "bit_slicer"
	      SrcPort		      4
	      DstBlock		      "Mux"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "bit_slicer"
	      SrcPort		      5
	      DstBlock		      "Mux"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "bit_slicer"
	      SrcPort		      6
	      DstBlock		      "Mux"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "bit_slicer"
	      SrcPort		      7
	      DstBlock		      "Mux"
	      DstPort		      8
	    }
	    Line {
	      SrcBlock		      "bit_slicer"
	      SrcPort		      8
	      DstBlock		      "Mux"
	      DstPort		      9
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      DstBlock		      "bit_slicer"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Register2"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      DstBlock		      "Relational"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "sync_in"
	      SrcPort		      1
	      DstBlock		      "edge_detect"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant2"
	      SrcPort		      1
	      DstBlock		      "Relational"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "edge_detect"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		DstBlock		"Counter"
		DstPort			1
	      }
	      Branch {
		Points			[0, -85]
		Branch {
		  DstBlock		  "Register2"
		  DstPort		  2
		}
		Branch {
		  Points		  [0, -70]
		  DstBlock		  "Delay"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Relational"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "dv"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From"
	      SrcPort		      1
	      DstBlock		      "Register2"
	      DstPort		      1
	    }
	    Annotation {
	      Name		      "This dvgen block generates a dv signal "
"based on sync_in's rising\nedge and the value of ds_sel (downsample select), "
"which is taken\nfrom a global goto tag.  ds_sel can range from 0 to 7.  The d"
"v\nsignal will be asserted for one cycle every 2^ds_sel cycles starting\nwith"
" the first cycle after sync_out's rising edge.  Note that sync_in\nmay be one"
" or many cycles wide, but it should probably be no\nwider than 2^ds_sel cycle"
"s for typical usage.  sync_out is always\none cycle wide (corresponding to th"
"e first active cycle of sync_in)."
	      Position		      [42, 398]
	      HorizontalAlignment     "left"
	      DropShadow	      on
	    }
	    Annotation {
	      Name		      "== Example Timing Diagrams ==\n\n------"
"-  ds_sel == 0  -------\nsync_in : .S................\nsync_out : ....S......"
".......\ndv : 111111111111111111\n\n-------  ds_sel == 1  -------\nsync_in : "
".S................\nsync_out : ....S.............\ndv : XXXX1.1.1.1.1.1.1.\n"
"\n-------  ds_sel == 2  -------\nsync_in : .SSSS.............\nsync_out : ..."
".S.............\ndv : XXXX1...1...1...1."
	      Position		      [665, 335]
	      HorizontalAlignment     "right"
	      DropShadow	      on
	      FontName		      "Courier New"
	      FontSize		      12
	    }
	    Annotation {
	      Name		      "Only honor new ds_sel value\non rising "
"edge of sync_in"
	      Position		      [264, 50]
	      DropShadow	      on
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "out0"
	  Position		  [545, 48, 575, 62]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "out1"
	  Position		  [545, 123, 575, 137]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "out2"
	  Position		  [545, 198, 575, 212]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "out3"
	  Position		  [545, 273, 575, 287]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync_out"
	  Position		  [545, 348, 575, 362]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "in0"
	  SrcPort		  1
	  DstBlock		  "Delay"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ct4"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "out0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "in1"
	  SrcPort		  1
	  DstBlock		  "Delay1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ct4"
	  SrcPort		  2
	  Points		  [0, 0]
	  DstBlock		  "out1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "in2"
	  SrcPort		  1
	  DstBlock		  "Delay2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ct4"
	  SrcPort		  3
	  Points		  [0, 0]
	  DstBlock		  "out2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "in3"
	  SrcPort		  1
	  DstBlock		  "Delay3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ct4"
	  SrcPort		  4
	  Points		  [0, 0]
	  DstBlock		  "out3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "in4"
	  SrcPort		  1
	  DstBlock		  "Delay4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ct4"
	  SrcPort		  5
	  Points		  [0, 0]
	  DstBlock		  "sync_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "in5"
	  SrcPort		  1
	  DstBlock		  "Delay5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "in6"
	  SrcPort		  1
	  DstBlock		  "Delay6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "in7"
	  SrcPort		  1
	  DstBlock		  "Delay7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "dvgen"
	  SrcPort		  1
	  DstBlock		  "ct4"
	  DstPort		  9
	}
	Line {
	  SrcBlock		  "dvgen"
	  SrcPort		  2
	  DstBlock		  "ct4"
	  DstPort		  10
	}
	Line {
	  SrcBlock		  "sync_in"
	  SrcPort		  1
	  DstBlock		  "dvgen"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay"
	  SrcPort		  1
	  DstBlock		  "ct4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay1"
	  SrcPort		  1
	  DstBlock		  "ct4"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Delay2"
	  SrcPort		  1
	  DstBlock		  "ct4"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Delay3"
	  SrcPort		  1
	  DstBlock		  "ct4"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Delay4"
	  SrcPort		  1
	  DstBlock		  "ct4"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Delay5"
	  SrcPort		  1
	  DstBlock		  "ct4"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "Delay6"
	  SrcPort		  1
	  DstBlock		  "ct4"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "Delay7"
	  SrcPort		  1
	  DstBlock		  "ct4"
	  DstPort		  8
	}
	Annotation {
	  Name			  "Input Marble Listing:\n\nin0: Cy0 Cx0 Ay0 A"
"x0\nin1: Cy1 Cx1 Ay1 Ax1\nin2: Cy2 Cx2 Ay2 Ax2\nin3: Cy3 Cx3 Ay3 Ax3\n\nNpQ\n"
"N=Antenna\np=Polarization\nQ=Spectral quarter"
	  Position		  [101, 114]
	}
	Annotation {
	  Name			  "Input Marble Listing:\n\nin4: Dy0 Dx0 By0 B"
"x0\nin5: Dy1 Dx1 By1 Bx1\nin6: Dy2 Dx2 By2 Bx2\nin7: Dy3 Dx3 By3 Bx3\n\nNpQ\n"
"N=Antenna\np=Polarization\nQ=Spectral quarter"
	  Position		  [101, 269]
	}
	Annotation {
	  Name			  "Output Marble Listing:\n\nout0: C1 C0 A1 A0"
"\nout1: D0 D1 B0 B1\nout2: C3 C2 A3 A2\nout3: D2 D3 B2 B3\n\nNQ\nN=Antenna\nQ"
"=Spectral quarter"
	  Position		  [686, 194]
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "downsample"
      Ports		      [3, 3]
      Position		      [150, 98, 230, 492]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      System {
	Name			"downsample"
	Location		[202, 74, 1243, 709]
	Open			off
	ModelBrowserVisibility	on
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "in0123"
	  Position		  [25, 23, 55, 37]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "in4567"
	  Position		  [25, 63, 55, 77]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "sync_in"
	  Position		  [25, 123, 55, 137]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay1"
	  Ports			  [1, 1]
	  Position		  [130, 19, 175, 41]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "3"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay2"
	  Ports			  [1, 1]
	  Position		  [130, 59, 175, 81]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "3"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register"
	  Ports			  [2, 1]
	  Position		  [270, 22, 315, 53]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  reg_only_valid	  off
	  explicit_period	  off
	  period		  "1"
	  rst			  off
	  en			  on
	  out_en		  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register1"
	  Ports			  [2, 1]
	  Position		  [270, 62, 315, 93]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  reg_only_valid	  off
	  explicit_period	  off
	  period		  "1"
	  rst			  off
	  en			  on
	  out_en		  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register2"
	  Ports			  [2, 1]
	  Position		  [270, 102, 315, 133]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  reg_only_valid	  off
	  explicit_period	  off
	  period		  "1"
	  rst			  off
	  en			  on
	  out_en		  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "dvgen"
	  Ports			  [1, 2]
	  Position		  [130, 91, 175, 164]
	  AttributesFormatString  "Latency=3"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "dvgen"
	    Location		    [331, 85, 1298, 637]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "sync_in"
	      Position		      [25, 173, 55, 187]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant2"
	      Ports		      [0, 1]
	      Position		      [430, 143, 445, 157]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      Ports		      [1, 1]
	      Position		      [175, 167, 225, 193]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "7"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      off
	      period		      "1"
	      load_pin		      off
	      rst		      on
	      en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      Ports		      [1, 1]
	      Position		      [370, 13, 415, 37]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "3"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      From
	      Name		      "From"
	      Position		      [95, 74, 145, 86]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "ds_sel"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux"
	      Ports		      [9, 1]
	      Position		      [385, 74, 415, 266]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "8"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      mux_type		      off
	      use_rpm		      off
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register2"
	      Ports		      [2, 1]
	      Position		      [180, 72, 225, 103]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      off
	      explicit_period	      off
	      period		      "1"
	      rst		      off
	      en		      on
	      out_en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational"
	      Ports		      [2, 1]
	      Position		      [460, 138, 505, 182]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a=b"
	      latency		      "1"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "bit_slicer"
	      Ports		      [1, 8]
	      Position		      [255, 95, 295, 265]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"bit_slicer"
		Location		[478, 427, 708, 722]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "in"
		  Position		  [25, 58, 55, 72]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant"
		  Ports			  [0, 1]
		  Position		  [110, 29, 150, 41]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "0"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "1"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "bit6_0"
		  Ports			  [1, 1]
		  Position		  [105, 239, 150, 251]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "7"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "bits0_0"
		  Ports			  [1, 1]
		  Position		  [105, 59, 150, 71]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "bits1_0"
		  Ports			  [1, 1]
		  Position		  [105, 89, 150, 101]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "2"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "bits2_0"
		  Ports			  [1, 1]
		  Position		  [105, 119, 150, 131]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "3"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "bits3_0"
		  Ports			  [1, 1]
		  Position		  [105, 149, 150, 161]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "4"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "bits4_0"
		  Ports			  [1, 1]
		  Position		  [105, 179, 150, 191]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "5"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "bits5_0"
		  Ports			  [1, 1]
		  Position		  [105, 209, 150, 221]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "6"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "zero"
		  Position		  [175, 28, 205, 42]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "b0_0"
		  Position		  [175, 58, 205, 72]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "b1_0"
		  Position		  [175, 88, 205, 102]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "b2_0"
		  Position		  [175, 118, 205, 132]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "b3_0"
		  Position		  [175, 148, 205, 162]
		  Port			  "5"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "b4_0"
		  Position		  [175, 178, 205, 192]
		  Port			  "6"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "b5_0"
		  Position		  [175, 208, 205, 222]
		  Port			  "7"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "b6_0"
		  Position		  [175, 238, 205, 252]
		  Port			  "8"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "in"
		  SrcPort		  1
		  Points		  [15, 0]
		  Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    DstBlock		    "bits5_0"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "bit6_0"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "bits4_0"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "bits3_0"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "bits2_0"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "bits1_0"
		    DstPort		    1
		    }
		  }
		  Branch {
		    DstBlock		    "bits0_0"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "bits0_0"
		  SrcPort		  1
		  DstBlock		  "b0_0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "bits1_0"
		  SrcPort		  1
		  DstBlock		  "b1_0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "bits2_0"
		  SrcPort		  1
		  DstBlock		  "b2_0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "bits3_0"
		  SrcPort		  1
		  DstBlock		  "b3_0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "bits4_0"
		  SrcPort		  1
		  DstBlock		  "b4_0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "bits5_0"
		  SrcPort		  1
		  DstBlock		  "b5_0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "bit6_0"
		  SrcPort		  1
		  DstBlock		  "b6_0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Constant"
		  SrcPort		  1
		  DstBlock		  "zero"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "edge_detect"
	      Ports		      [1, 1]
	      Position		      [100, 170, 145, 190]
	      AttributesFormatString  "rising edge\nactive high"
	      UserDataPersistent      on
	      UserData		      "DataTag5"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Edge Detector"
	      MaskDescription	      "Output is active for one-cycle after ea"
"ch edge of the specified type (i.e. rising, falling or both)."
	      MaskHelp		      "Output is active for one-cycle after ea"
"ch edge of the specified type (i.e. rising, falling, or both).  Latency is ze"
"ro."
	      MaskPromptString	      "Edge Type|Output Polarity|Input X Posit"
"ions|Input Y Positions|Output X Positions|Output Y Positions"
	      MaskStyleString	      "popup(Rising|Falling|Both),popup(Active"
" High|Active Low),edit,edit,edit,edit"
	      MaskTunableValueString  "on,on,off,off,off,off"
	      MaskCallbackString      "|||||"
	      MaskEnableString	      "on,on,off,off,off,off"
	      MaskVisibilityString    "on,on,off,off,off,off"
	      MaskToolTipString	      "on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,"
	      MaskVariables	      "edge=@1;polarity=@2;xin=@3;yin=@4;xout="
"@5;yout=@6;"
	      MaskInitialization      "edge_detect_init(gcb,edge,polarity);"
	      MaskDisplay	      "plot(xin,0.5+yin{edge}*0.2)\nplot(xout,"
"0.5+yout{edge}*0.2*(3-2*polarity))\n"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "normalized"
	      MaskValueString	      "Rising|Active High|floor([0.5:0.5:5])*0"
".08|{[-1,-1,1,1,1,1,1,1,1,1],[1,1,-1,-1,-1,-1,-1,-1,-1,-1],[-1,-1,1,1,1,1,-1,"
"-1,-1,-1]}|1-floor([5:-0.5:0.5])*0.08|{[-1,-1,1,1,-1,-1,-1,-1,-1,-1],[-1,-1,1"
",1,-1,-1,-1,-1,-1,-1],[-1,-1,1,1,-1,-1,1,1,-1,-1]}"
	      MaskTabNameString	      ",,,,,"
	      System {
		Name			"edge_detect"
		Location		[433, 403, 1041, 568]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "in"
		  Position		  [50, 53, 80, 67]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [180, 72, 225, 88]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [180, 52, 225, 68]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "edge_op"
		  Ports			  [2, 1]
		  Position		  [275, 48, 320, 92]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "NOR"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "out"
		  Position		  [380, 63, 410, 77]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  DstBlock		  "edge_op"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "in"
		  SrcPort		  1
		  Points		  [0, 0; 40, 0]
		  Branch {
		    Points		    [0, 20]
		    DstBlock		    "Delay"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "edge_op"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  DstBlock		  "edge_op"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [525, 18, 555, 32]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dv"
	      Position		      [530, 153, 560, 167]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "bit_slicer"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "bit_slicer"
	      SrcPort		      2
	      DstBlock		      "Mux"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "bit_slicer"
	      SrcPort		      3
	      DstBlock		      "Mux"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "bit_slicer"
	      SrcPort		      4
	      DstBlock		      "Mux"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "bit_slicer"
	      SrcPort		      5
	      DstBlock		      "Mux"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "bit_slicer"
	      SrcPort		      6
	      DstBlock		      "Mux"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "bit_slicer"
	      SrcPort		      7
	      DstBlock		      "Mux"
	      DstPort		      8
	    }
	    Line {
	      SrcBlock		      "bit_slicer"
	      SrcPort		      8
	      DstBlock		      "Mux"
	      DstPort		      9
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      DstBlock		      "bit_slicer"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Register2"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      DstBlock		      "Relational"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "sync_in"
	      SrcPort		      1
	      DstBlock		      "edge_detect"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant2"
	      SrcPort		      1
	      DstBlock		      "Relational"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "edge_detect"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		DstBlock		"Counter"
		DstPort			1
	      }
	      Branch {
		Points			[0, -85]
		Branch {
		  DstBlock		  "Register2"
		  DstPort		  2
		}
		Branch {
		  Points		  [0, -70]
		  DstBlock		  "Delay"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Relational"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "dv"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From"
	      SrcPort		      1
	      DstBlock		      "Register2"
	      DstPort		      1
	    }
	    Annotation {
	      Name		      "This dvgen block generates a dv signal "
"based on sync_in's rising\nedge and the value of ds_sel (downsample select), "
"which is taken\nfrom a global goto tag.  ds_sel can range from 0 to 7.  The d"
"v\nsignal will be asserted for one cycle every 2^ds_sel cycles starting\nwith"
" the first cycle after sync_out's rising edge.  Note that sync_in\nmay be one"
" or many cycles wide, but it should probably be no\nwider than 2^ds_sel cycle"
"s for typical usage.  sync_out is always\none cycle wide (corresponding to th"
"e first active cycle of sync_in)."
	      Position		      [42, 398]
	      HorizontalAlignment     "left"
	      DropShadow	      on
	    }
	    Annotation {
	      Name		      "== Example Timing Diagrams ==\n\n------"
"-  ds_sel == 0  -------\nsync_in : .S................\nsync_out : ....S......"
".......\ndv : 111111111111111111\n\n-------  ds_sel == 1  -------\nsync_in : "
".S................\nsync_out : ....S.............\ndv : XXXX1.1.1.1.1.1.1.\n"
"\n-------  ds_sel == 2  -------\nsync_in : .SSSS.............\nsync_out : ..."
".S.............\ndv : XXXX1...1...1...1."
	      Position		      [665, 335]
	      HorizontalAlignment     "right"
	      DropShadow	      on
	      FontName		      "Courier New"
	      FontSize		      12
	    }
	    Annotation {
	      Name		      "Only honor new ds_sel value\non rising "
"edge of sync_in"
	      Position		      [264, 50]
	      DropShadow	      on
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "out0123"
	  Position		  [385, 33, 415, 47]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "out4567"
	  Position		  [385, 73, 415, 87]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync_out"
	  Position		  [385, 113, 415, 127]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "in0123"
	  SrcPort		  1
	  DstBlock		  "Delay1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "in4567"
	  SrcPort		  1
	  DstBlock		  "Delay2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sync_in"
	  SrcPort		  1
	  DstBlock		  "dvgen"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Register"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "out0123"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Register1"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "out4567"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Register2"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "sync_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "dvgen"
	  SrcPort		  1
	  DstBlock		  "Register2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "dvgen"
	  SrcPort		  2
	  Points		  [50, 0; 0, -20]
	  Branch {
	    DstBlock		    "Register2"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, -40]
	    Branch {
	      Points		      [0, -40]
	      DstBlock		      "Register"
	      DstPort		      2
	    }
	    Branch {
	      DstBlock		      "Register1"
	      DstPort		      2
	    }
	  }
	}
	Line {
	  SrcBlock		  "Delay1"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Register"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay2"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Register1"
	  DstPort		  1
	}
	Annotation {
	  Name			  "The down-sampling step down-samples the syn"
"c pulse to the\nslower rate and down-samples data to the slower rate as well."
	  Position		  [182, 241]
	  DropShadow		  on
	}
	Annotation {
	  Name			  "sync_in (1/1 rate): _S_____________\ndata_i"
"n (1/1 rate): YZ0123456789ABC\nsync_out (1/2 rate): _____SS________\ndata_out"
" (1/2 rate): TVVXXZZ11335577\ndv (1/2 rate): 010101010101010"
	  Position		  [302, 323]
	  HorizontalAlignment	  "right"
	  FontName		  "Courier New"
	  FontSize		  12
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "host_interface"
      Ports		      []
      Position		      [430, 546, 506, 614]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      System {
	Name			"host_interface"
	Location		[202, 74, 1430, 839]
	Open			off
	ModelBrowserVisibility	on
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Reference
	  Name			  "Delay"
	  Ports			  [1, 1]
	  Position		  [235, 193, 290, 207]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay1"
	  Ports			  [1, 1]
	  Position		  [235, 233, 290, 247]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay2"
	  Ports			  [1, 1]
	  Position		  [235, 273, 290, 287]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay3"
	  Ports			  [1, 1]
	  Position		  [235, 313, 290, 327]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay4"
	  Ports			  [1, 1]
	  Position		  [235, 353, 290, 367]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay5"
	  Ports			  [1, 1]
	  Position		  [235, 113, 290, 127]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay6"
	  Ports			  [1, 1]
	  Position		  [235, 153, 290, 167]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay7"
	  Ports			  [1, 1]
	  Position		  [235, 73, 290, 87]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay8"
	  Ports			  [1, 1]
	  Position		  [580, 248, 615, 262]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "3"
	  reg_retiming		  on
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay9"
	  Ports			  [1, 1]
	  Position		  [580, 278, 615, 292]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "3"
	  reg_retiming		  on
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  From
	  Name			  "From"
	  Position		  [45, 352, 130, 368]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "xaui_status"
	}
	Block {
	  BlockType		  From
	  Name			  "From1"
	  Position		  [20, 33, 130, 47]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "host_bs_data_rd"
	}
	Block {
	  BlockType		  From
	  Name			  "From2"
	  Position		  [45, 272, 130, 288]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "oob2sync"
	}
	Block {
	  BlockType		  From
	  Name			  "From3"
	  Position		  [45, 312, 130, 328]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "time"
	}
	Block {
	  BlockType		  From
	  Name			  "From4"
	  Position		  [45, 192, 130, 208]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "top_syncs"
	}
	Block {
	  BlockType		  From
	  Name			  "From5"
	  Position		  [45, 232, 130, 248]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "bot_syncs"
	}
	Block {
	  BlockType		  From
	  Name			  "From6"
	  Position		  [45, 112, 130, 128]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "top_downs"
	}
	Block {
	  BlockType		  From
	  Name			  "From7"
	  Position		  [45, 152, 130, 168]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "bot_downs"
	}
	Block {
	  BlockType		  From
	  Name			  "From8"
	  Position		  [45, 72, 130, 88]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "xaui_uflows"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto"
	  Position		  [555, 113, 685, 127]
	  ShowName		  off
	  GotoTag		  "host_bs_data_wr"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto1"
	  Position		  [675, 223, 730, 237]
	  ShowName		  off
	  GotoTag		  "reg0"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto2"
	  Position		  [680, 278, 735, 292]
	  ShowName		  off
	  GotoTag		  "reg1"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto3"
	  Position		  [565, 373, 620, 387]
	  ShowName		  off
	  GotoTag		  "reset"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto4"
	  Position		  [675, 248, 730, 262]
	  ShowName		  off
	  GotoTag		  "ds_sel"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto5"
	  Position		  [555, 168, 685, 182]
	  ShowName		  off
	  GotoTag		  "host_bs_we"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto6"
	  Position		  [555, 58, 685, 72]
	  ShowName		  off
	  GotoTag		  "host_bs_addr"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Terminator
	  Name			  "T12"
	  Position		  [670, 333, 690, 347]
	  ShowName		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "b22_20"
	  Ports			  [1, 1]
	  Position		  [485, 248, 520, 262]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "3"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "20"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "host_interface"
	  Ports			  [9, 6]
	  Position		  [345, 29, 450, 371]
	  SourceBlock		  "xbsIndex_r3/Black Box"
	  SourceType		  "Xilinx Blackbox Block"
	  init_code		  "host_interface_config"
	  sim_method		  "Inactive"
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "reset"
	  Ports			  [1, 1]
	  Position		  [565, 329, 620, 351]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Line {
	  SrcBlock		  "reset"
	  SrcPort		  1
	  DstBlock		  "T12"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From1"
	  SrcPort		  1
	  DstBlock		  "host_interface"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "host_interface"
	  SrcPort		  6
	  Points		  [45, 0]
	  Branch {
	    DstBlock		    "reset"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 40]
	    DstBlock		    "Goto3"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "host_interface"
	  SrcPort		  2
	  DstBlock		  "Goto"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From4"
	  SrcPort		  1
	  DstBlock		  "Delay"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From5"
	  SrcPort		  1
	  DstBlock		  "Delay1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From2"
	  SrcPort		  1
	  DstBlock		  "Delay2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From3"
	  SrcPort		  1
	  DstBlock		  "Delay3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From"
	  SrcPort		  1
	  DstBlock		  "Delay4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From6"
	  SrcPort		  1
	  DstBlock		  "Delay5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From7"
	  SrcPort		  1
	  DstBlock		  "Delay6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "host_interface"
	  SrcPort		  4
	  Points		  [10, 0]
	  Branch {
	    DstBlock		    "Goto1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 25]
	    DstBlock		    "b22_20"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "host_interface"
	  SrcPort		  5
	  DstBlock		  "Delay9"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From8"
	  SrcPort		  1
	  DstBlock		  "Delay7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay7"
	  SrcPort		  1
	  DstBlock		  "host_interface"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Delay5"
	  SrcPort		  1
	  DstBlock		  "host_interface"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Delay6"
	  SrcPort		  1
	  DstBlock		  "host_interface"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Delay"
	  SrcPort		  1
	  DstBlock		  "host_interface"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Delay1"
	  SrcPort		  1
	  DstBlock		  "host_interface"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "Delay2"
	  SrcPort		  1
	  DstBlock		  "host_interface"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "Delay3"
	  SrcPort		  1
	  DstBlock		  "host_interface"
	  DstPort		  8
	}
	Line {
	  SrcBlock		  "Delay4"
	  SrcPort		  1
	  DstBlock		  "host_interface"
	  DstPort		  9
	}
	Line {
	  SrcBlock		  "b22_20"
	  SrcPort		  1
	  DstBlock		  "Delay8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "host_interface"
	  SrcPort		  3
	  DstBlock		  "Goto5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "host_interface"
	  SrcPort		  1
	  DstBlock		  "Goto6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay8"
	  SrcPort		  1
	  DstBlock		  "Goto4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay9"
	  SrcPort		  1
	  DstBlock		  "Goto2"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "pfb8"
      Ports		      [3, 9]
      Position		      [260, 98, 340, 492]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      System {
	Name			"pfb8"
	Location		[202, 74, 1241, 839]
	Open			off
	ModelBrowserVisibility	on
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "in0123"
	  Position		  [25, 128, 55, 142]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "in4567"
	  Position		  [25, 328, 55, 342]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "sync_in"
	  Position		  [30, 453, 60, 467]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "b64x1_b16x4_bot"
	  Ports			  [1, 4]
	  Position		  [110, 236, 190, 434]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "b64x1_b16x4_bot"
	    Location		    [416, 682, 695, 1030]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      Position		      [25, 98, 55, 112]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice0"
	      Ports		      [1, 1]
	      Position		      [115, 161, 160, 189]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "16"
	      bit1		      "0"
	      base1		      "LSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      Ports		      [1, 1]
	      Position		      [115, 116, 160, 144]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "16"
	      bit1		      "0"
	      base1		      "LSB of Input"
	      bit0		      "16"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice2"
	      Ports		      [1, 1]
	      Position		      [115, 71, 160, 99]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "16"
	      bit1		      "0"
	      base1		      "LSB of Input"
	      bit0		      "32"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice3"
	      Ports		      [1, 1]
	      Position		      [115, 26, 160, 54]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "16"
	      bit1		      "0"
	      base1		      "LSB of Input"
	      bit0		      "48"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout0"
	      Position		      [185, 33, 215, 47]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout1"
	      Position		      [185, 78, 215, 92]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout2"
	      Position		      [185, 123, 215, 137]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout3"
	      Position		      [185, 168, 215, 182]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Slice0"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "dout3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "dout2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice2"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "dout1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice3"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "dout0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      Points		      [0, 0; 15, 0]
	      Branch {
		Points			[0, 25]
		Branch {
		  DstBlock		  "Slice1"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 45]
		  DstBlock		  "Slice0"
		  DstPort		  1
		}
	      }
	      Branch {
		Points			[0, -20]
		Branch {
		  DstBlock		  "Slice2"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, -45]
		  DstBlock		  "Slice3"
		  DstPort		  1
		}
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "b64x1_b16x4_top"
	  Ports			  [1, 4]
	  Position		  [110, 37, 190, 233]
	  NamePlacement		  "alternate"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "b64x1_b16x4_top"
	    Location		    [416, 682, 696, 1030]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      Position		      [25, 98, 55, 112]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice0"
	      Ports		      [1, 1]
	      Position		      [115, 161, 160, 189]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "16"
	      bit1		      "0"
	      base1		      "LSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      Ports		      [1, 1]
	      Position		      [115, 116, 160, 144]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "16"
	      bit1		      "0"
	      base1		      "LSB of Input"
	      bit0		      "16"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice2"
	      Ports		      [1, 1]
	      Position		      [115, 71, 160, 99]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "16"
	      bit1		      "0"
	      base1		      "LSB of Input"
	      bit0		      "32"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice3"
	      Ports		      [1, 1]
	      Position		      [115, 26, 160, 54]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "16"
	      bit1		      "0"
	      base1		      "LSB of Input"
	      bit0		      "48"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout0"
	      Position		      [185, 33, 215, 47]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout1"
	      Position		      [185, 78, 215, 92]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout2"
	      Position		      [185, 123, 215, 137]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout3"
	      Position		      [185, 168, 215, 182]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      Points		      [0, 0; 15, 0]
	      Branch {
		Points			[0, -20]
		Branch {
		  Points		  [0, -45]
		  DstBlock		  "Slice3"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "Slice2"
		  DstPort		  1
		}
	      }
	      Branch {
		Points			[0, 25]
		Branch {
		  Points		  [0, 45]
		  DstBlock		  "Slice0"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "Slice1"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Slice3"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "dout0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice2"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "dout1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "dout2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice0"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "dout3"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "fir8"
	  Ports			  [9, 9]
	  Position		  [265, 33, 365, 487]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskPromptString	  "Number of taps"
	  MaskStyleString	  "edit"
	  MaskTunableValueString  "on"
	  MaskEnableString	  "on"
	  MaskVisibilityString	  "on"
	  MaskToolTipString	  "on"
	  MaskVariables		  "fb_ntaps=@1;"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "4"
	  System {
	    Name		    "fir8"
	    Location		    [202, 74, 1227, 709]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "in0"
	      Position		      [25, 38, 55, 52]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "in1"
	      Position		      [25, 68, 55, 82]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "in2"
	      Position		      [25, 193, 55, 207]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "in3"
	      Position		      [25, 223, 55, 237]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "in4"
	      Position		      [25, 348, 55, 362]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "in5"
	      Position		      [25, 378, 55, 392]
	      Port		      "6"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "in6"
	      Position		      [25, 503, 55, 517]
	      Port		      "7"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "in7"
	      Position		      [25, 533, 55, 547]
	      Port		      "8"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync_in"
	      Position		      [25, 613, 55, 627]
	      Port		      "9"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      Ports		      [1, 1]
	      Position		      [130, 36, 175, 54]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "3"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay1"
	      Ports		      [1, 1]
	      Position		      [130, 66, 175, 84]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "3"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay2"
	      Ports		      [1, 1]
	      Position		      [130, 191, 175, 209]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "3"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay3"
	      Ports		      [1, 1]
	      Position		      [130, 221, 175, 239]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "3"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay4"
	      Ports		      [1, 1]
	      Position		      [130, 346, 175, 364]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "3"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay5"
	      Ports		      [1, 1]
	      Position		      [130, 376, 175, 394]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "3"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay6"
	      Ports		      [1, 1]
	      Position		      [130, 501, 175, 519]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "3"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay7"
	      Ports		      [1, 1]
	      Position		      [130, 531, 175, 549]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "3"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator"
	      Position		      [430, 130, 440, 140]
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator2"
	      Position		      [430, 285, 440, 295]
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator4"
	      Position		      [430, 440, 440, 450]
	      ShowName		      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "dvgen"
	      Ports		      [1, 2]
	      Position		      [130, 581, 175, 654]
	      AttributesFormatString  "Latency=3"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"dvgen"
		Location		[331, 85, 1298, 637]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "sync_in"
		  Position		  [25, 173, 55, 187]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant2"
		  Ports			  [0, 1]
		  Position		  [430, 143, 445, 157]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "0"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "1"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter"
		  Ports			  [1, 1]
		  Position		  [175, 167, 225, 193]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Free Running"
		  n_bits		  "7"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "Inf"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  off
		  period		  "1"
		  load_pin		  off
		  rst			  on
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [370, 13, 415, 37]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "3"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  From
		  Name			  "From"
		  Position		  [95, 74, 145, 86]
		  ShowName		  off
		  CloseFcn		  "tagdialog Close"
		  GotoTag		  "ds_sel"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux"
		  Ports			  [9, 1]
		  Position		  [385, 74, 415, 266]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "8"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  mux_type		  off
		  use_rpm		  off
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register2"
		  Ports			  [2, 1]
		  Position		  [180, 72, 225, 103]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  off
		  explicit_period	  off
		  period		  "1"
		  rst			  off
		  en			  on
		  out_en		  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational"
		  Ports			  [2, 1]
		  Position		  [460, 138, 505, 182]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Relational"
		  SourceType		  "Xilinx Relational Block"
		  mode			  "a=b"
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "bit_slicer"
		  Ports			  [1, 8]
		  Position		  [255, 95, 295, 265]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "bit_slicer"
		    Location		    [478, 427, 708, 722]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    Position		    [25, 58, 55, 72]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [110, 29, 150, 41]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    on
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bit6_0"
		    Ports		    [1, 1]
		    Position		    [105, 239, 150, 251]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "7"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bits0_0"
		    Ports		    [1, 1]
		    Position		    [105, 59, 150, 71]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bits1_0"
		    Ports		    [1, 1]
		    Position		    [105, 89, 150, 101]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "2"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bits2_0"
		    Ports		    [1, 1]
		    Position		    [105, 119, 150, 131]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "3"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bits3_0"
		    Ports		    [1, 1]
		    Position		    [105, 149, 150, 161]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "4"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bits4_0"
		    Ports		    [1, 1]
		    Position		    [105, 179, 150, 191]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "5"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bits5_0"
		    Ports		    [1, 1]
		    Position		    [105, 209, 150, 221]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "6"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "zero"
		    Position		    [175, 28, 205, 42]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "b0_0"
		    Position		    [175, 58, 205, 72]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "b1_0"
		    Position		    [175, 88, 205, 102]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "b2_0"
		    Position		    [175, 118, 205, 132]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "b3_0"
		    Position		    [175, 148, 205, 162]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "b4_0"
		    Position		    [175, 178, 205, 192]
		    Port		    "6"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "b5_0"
		    Position		    [175, 208, 205, 222]
		    Port		    "7"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "b6_0"
		    Position		    [175, 238, 205, 252]
		    Port		    "8"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    DstBlock		    "bits5_0"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "bit6_0"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "bits4_0"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "bits3_0"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "bits2_0"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "bits1_0"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "bits0_0"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "bits0_0"
		    SrcPort		    1
		    DstBlock		    "b0_0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "bits1_0"
		    SrcPort		    1
		    DstBlock		    "b1_0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "bits2_0"
		    SrcPort		    1
		    DstBlock		    "b2_0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "bits3_0"
		    SrcPort		    1
		    DstBlock		    "b3_0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "bits4_0"
		    SrcPort		    1
		    DstBlock		    "b4_0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "bits5_0"
		    SrcPort		    1
		    DstBlock		    "b5_0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "bit6_0"
		    SrcPort		    1
		    DstBlock		    "b6_0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "zero"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "edge_detect"
		  Ports			  [1, 1]
		  Position		  [100, 170, 145, 190]
		  AttributesFormatString  "rising edge\nactive high"
		  UserDataPersistent	  on
		  UserData		  "DataTag6"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Edge Detector"
		  MaskDescription	  "Output is active for one-cycle afte"
"r each edge of the specified type (i.e. rising, falling or both)."
		  MaskHelp		  "Output is active for one-cycle afte"
"r each edge of the specified type (i.e. rising, falling, or both).  Latency i"
"s zero."
		  MaskPromptString	  "Edge Type|Output Polarity|Input X P"
"ositions|Input Y Positions|Output X Positions|Output Y Positions"
		  MaskStyleString	  "popup(Rising|Falling|Both),popup(Ac"
"tive High|Active Low),edit,edit,edit,edit"
		  MaskTunableValueString  "on,on,off,off,off,off"
		  MaskCallbackString	  "|||||"
		  MaskEnableString	  "on,on,off,off,off,off"
		  MaskVisibilityString	  "on,on,off,off,off,off"
		  MaskToolTipString	  "on,on,on,on,on,on"
		  MaskVarAliasString	  ",,,,,"
		  MaskVariables		  "edge=@1;polarity=@2;xin=@3;yin=@4;x"
"out=@5;yout=@6;"
		  MaskInitialization	  "edge_detect_init(gcb,edge,polarity)"
";"
		  MaskDisplay		  "plot(xin,0.5+yin{edge}*0.2)\nplot(x"
"out,0.5+yout{edge}*0.2*(3-2*polarity))\n"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "normalized"
		  MaskValueString	  "Rising|Active High|floor([0.5:0.5:5"
"])*0.08|{[-1,-1,1,1,1,1,1,1,1,1],[1,1,-1,-1,-1,-1,-1,-1,-1,-1],[-1,-1,1,1,1,1"
",-1,-1,-1,-1]}|1-floor([5:-0.5:0.5])*0.08|{[-1,-1,1,1,-1,-1,-1,-1,-1,-1],[-1,"
"-1,1,1,-1,-1,-1,-1,-1,-1],[-1,-1,1,1,-1,-1,1,1,-1,-1]}"
		  MaskTabNameString	  ",,,,,"
		  System {
		    Name		    "edge_detect"
		    Location		    [433, 403, 1041, 568]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    Position		    [50, 53, 80, 67]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [180, 72, 225, 88]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [180, 52, 225, 68]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "edge_op"
		    Ports		    [2, 1]
		    Position		    [275, 48, 320, 92]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    Position		    [380, 63, 410, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "edge_op"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    Points		    [0, 0; 40, 0]
		    Branch {
		    Points		    [0, 20]
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "edge_op"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    DstBlock		    "edge_op"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [525, 18, 555, 32]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "dv"
		  Position		  [530, 153, 560, 167]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "bit_slicer"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "bit_slicer"
		  SrcPort		  2
		  DstBlock		  "Mux"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "bit_slicer"
		  SrcPort		  3
		  DstBlock		  "Mux"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "bit_slicer"
		  SrcPort		  4
		  DstBlock		  "Mux"
		  DstPort		  5
		}
		Line {
		  SrcBlock		  "bit_slicer"
		  SrcPort		  5
		  DstBlock		  "Mux"
		  DstPort		  6
		}
		Line {
		  SrcBlock		  "bit_slicer"
		  SrcPort		  6
		  DstBlock		  "Mux"
		  DstPort		  7
		}
		Line {
		  SrcBlock		  "bit_slicer"
		  SrcPort		  7
		  DstBlock		  "Mux"
		  DstPort		  8
		}
		Line {
		  SrcBlock		  "bit_slicer"
		  SrcPort		  8
		  DstBlock		  "Mux"
		  DstPort		  9
		}
		Line {
		  SrcBlock		  "Counter"
		  SrcPort		  1
		  DstBlock		  "bit_slicer"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register2"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mux"
		  SrcPort		  1
		  DstBlock		  "Relational"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "sync_in"
		  SrcPort		  1
		  DstBlock		  "edge_detect"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Constant2"
		  SrcPort		  1
		  DstBlock		  "Relational"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "edge_detect"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -85]
		    Branch {
		    DstBlock		    "Register2"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -70]
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		  }
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Relational"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "dv"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "From"
		  SrcPort		  1
		  DstBlock		  "Register2"
		  DstPort		  1
		}
		Annotation {
		  Name			  "This dvgen block generates a dv sig"
"nal based on sync_in's rising\nedge and the value of ds_sel (downsample selec"
"t), which is taken\nfrom a global goto tag.  ds_sel can range from 0 to 7.  T"
"he dv\nsignal will be asserted for one cycle every 2^ds_sel cycles starting\n"
"with the first cycle after sync_out's rising edge.  Note that sync_in\nmay be"
" one or many cycles wide, but it should probably be no\nwider than 2^ds_sel c"
"ycles for typical usage.  sync_out is always\none cycle wide (corresponding t"
"o the first active cycle of sync_in)."
		  Position		  [42, 398]
		  HorizontalAlignment	  "left"
		  DropShadow		  on
		}
		Annotation {
		  Name			  "== Example Timing Diagrams ==\n\n--"
"-----  ds_sel == 0  -------\nsync_in : .S................\nsync_out : ....S.."
"...........\ndv : 111111111111111111\n\n-------  ds_sel == 1  -------\nsync_i"
"n : .S................\nsync_out : ....S.............\ndv : XXXX1.1.1.1.1.1.1"
".\n\n-------  ds_sel == 2  -------\nsync_in : .SSSS.............\nsync_out : "
"....S.............\ndv : XXXX1...1...1...1."
		  Position		  [665, 335]
		  HorizontalAlignment	  "right"
		  DropShadow		  on
		  FontName		  "Courier New"
		  FontSize		  12
		}
		Annotation {
		  Name			  "Only honor new ds_sel value\non ris"
"ing edge of sync_in"
		  Position		  [264, 50]
		  DropShadow		  on
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "pfb_fir_0"
	      Ports		      [4, 3]
	      Position		      [325, 25, 415, 155]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"pfb_fir_0"
		Location		[451, 141, 1559, 928]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "pol1_in"
		  Position		  [25, 43, 55, 57]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "pol2_in"
		  Position		  [25, 88, 55, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync_in"
		  Position		  [25, 133, 55, 147]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "dv"
		  Position		  [25, 178, 55, 192]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "pfb_fir_dv"
		  Ports			  [4, 3]
		  Position		  [100, 29, 200, 206]
		  SourceBlock		  "xbsIndex_r3/Black Box"
		  SourceType		  "Xilinx Blackbox Block"
		  init_code		  "pfb_fir_dv_config"
		  sim_method		  "Inactive"
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "pol1_out"
		  Position		  [230, 53, 260, 67]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "pol2_out"
		  Position		  [230, 113, 260, 127]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [230, 173, 260, 187]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "pol1_in"
		  SrcPort		  1
		  DstBlock		  "pfb_fir_dv"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "pfb_fir_dv"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "pol1_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "pol2_in"
		  SrcPort		  1
		  DstBlock		  "pfb_fir_dv"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "pfb_fir_dv"
		  SrcPort		  2
		  Points		  [0, 0]
		  DstBlock		  "pol2_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_in"
		  SrcPort		  1
		  DstBlock		  "pfb_fir_dv"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "pfb_fir_dv"
		  SrcPort		  3
		  Points		  [0, 0]
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "dv"
		  SrcPort		  1
		  DstBlock		  "pfb_fir_dv"
		  DstPort		  4
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "pfb_fir_1"
	      Ports		      [4, 3]
	      Position		      [325, 180, 415, 310]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"pfb_fir_1"
		Location		[209, 79, 1250, 714]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "pol1_in"
		  Position		  [25, 43, 55, 57]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "pol2_in"
		  Position		  [25, 88, 55, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync_in"
		  Position		  [25, 133, 55, 147]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "dv"
		  Position		  [25, 178, 55, 192]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "pfb_fir_dv"
		  Ports			  [4, 3]
		  Position		  [100, 29, 200, 206]
		  SourceBlock		  "xbsIndex_r3/Black Box"
		  SourceType		  "Xilinx Blackbox Block"
		  init_code		  "pfb_fir_dv_config"
		  sim_method		  "Inactive"
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "pol1_out"
		  Position		  [230, 53, 260, 67]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "pol2_out"
		  Position		  [230, 113, 260, 127]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [230, 173, 260, 187]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "pol1_in"
		  SrcPort		  1
		  DstBlock		  "pfb_fir_dv"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "pfb_fir_dv"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "pol1_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "pol2_in"
		  SrcPort		  1
		  DstBlock		  "pfb_fir_dv"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "pfb_fir_dv"
		  SrcPort		  2
		  Points		  [0, 0]
		  DstBlock		  "pol2_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_in"
		  SrcPort		  1
		  DstBlock		  "pfb_fir_dv"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "pfb_fir_dv"
		  SrcPort		  3
		  Points		  [0, 0]
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "dv"
		  SrcPort		  1
		  DstBlock		  "pfb_fir_dv"
		  DstPort		  4
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "pfb_fir_2"
	      Ports		      [4, 3]
	      Position		      [325, 335, 415, 465]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"pfb_fir_2"
		Location		[209, 79, 1250, 714]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "pol1_in"
		  Position		  [25, 43, 55, 57]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "pol2_in"
		  Position		  [25, 88, 55, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync_in"
		  Position		  [25, 133, 55, 147]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "dv"
		  Position		  [25, 178, 55, 192]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "pfb_fir_dv"
		  Ports			  [4, 3]
		  Position		  [100, 29, 200, 206]
		  SourceBlock		  "xbsIndex_r3/Black Box"
		  SourceType		  "Xilinx Blackbox Block"
		  init_code		  "pfb_fir_dv_config"
		  sim_method		  "Inactive"
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "pol1_out"
		  Position		  [230, 53, 260, 67]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "pol2_out"
		  Position		  [230, 113, 260, 127]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [230, 173, 260, 187]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "pol1_in"
		  SrcPort		  1
		  DstBlock		  "pfb_fir_dv"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "pfb_fir_dv"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "pol1_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "pol2_in"
		  SrcPort		  1
		  DstBlock		  "pfb_fir_dv"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "pfb_fir_dv"
		  SrcPort		  2
		  Points		  [0, 0]
		  DstBlock		  "pol2_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_in"
		  SrcPort		  1
		  DstBlock		  "pfb_fir_dv"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "pfb_fir_dv"
		  SrcPort		  3
		  Points		  [0, 0]
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "dv"
		  SrcPort		  1
		  DstBlock		  "pfb_fir_dv"
		  DstPort		  4
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "pfb_fir_3"
	      Ports		      [4, 3]
	      Position		      [325, 490, 415, 620]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"pfb_fir_3"
		Location		[209, 79, 1250, 714]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "pol1_in"
		  Position		  [25, 43, 55, 57]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "pol2_in"
		  Position		  [25, 88, 55, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync_in"
		  Position		  [25, 133, 55, 147]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "dv"
		  Position		  [25, 178, 55, 192]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "pfb_fir_dv"
		  Ports			  [4, 3]
		  Position		  [100, 29, 200, 206]
		  SourceBlock		  "xbsIndex_r3/Black Box"
		  SourceType		  "Xilinx Blackbox Block"
		  init_code		  "pfb_fir_dv_config"
		  sim_method		  "Inactive"
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "pol1_out"
		  Position		  [230, 53, 260, 67]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "pol2_out"
		  Position		  [230, 113, 260, 127]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [230, 173, 260, 187]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "pol1_in"
		  SrcPort		  1
		  DstBlock		  "pfb_fir_dv"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "pfb_fir_dv"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "pol1_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "pol2_in"
		  SrcPort		  1
		  DstBlock		  "pfb_fir_dv"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "pfb_fir_dv"
		  SrcPort		  2
		  Points		  [0, 0]
		  DstBlock		  "pol2_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_in"
		  SrcPort		  1
		  DstBlock		  "pfb_fir_dv"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "pfb_fir_dv"
		  SrcPort		  3
		  Points		  [0, 0]
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "dv"
		  SrcPort		  1
		  DstBlock		  "pfb_fir_dv"
		  DstPort		  4
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out0"
	      Position		      [440, 38, 470, 52]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out1"
	      Position		      [440, 83, 470, 97]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out2"
	      Position		      [440, 193, 470, 207]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out3"
	      Position		      [440, 238, 470, 252]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out4"
	      Position		      [440, 348, 470, 362]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out5"
	      Position		      [440, 393, 470, 407]
	      Port		      "6"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out6"
	      Position		      [440, 503, 470, 517]
	      Port		      "7"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out7"
	      Position		      [440, 548, 470, 562]
	      Port		      "8"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [440, 593, 470, 607]
	      Port		      "9"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "in0"
	      SrcPort		      1
	      DstBlock		      "Delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pfb_fir_0"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "out0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "in1"
	      SrcPort		      1
	      DstBlock		      "Delay1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pfb_fir_0"
	      SrcPort		      2
	      Points		      [0, 0]
	      DstBlock		      "out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "in2"
	      SrcPort		      1
	      DstBlock		      "Delay2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pfb_fir_1"
	      SrcPort		      1
	      DstBlock		      "out2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "in3"
	      SrcPort		      1
	      DstBlock		      "Delay3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pfb_fir_1"
	      SrcPort		      2
	      DstBlock		      "out3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "in4"
	      SrcPort		      1
	      DstBlock		      "Delay4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pfb_fir_2"
	      SrcPort		      1
	      DstBlock		      "out4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "in5"
	      SrcPort		      1
	      DstBlock		      "Delay5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pfb_fir_2"
	      SrcPort		      2
	      DstBlock		      "out5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "dvgen"
	      SrcPort		      1
	      Points		      [90, 0; 0, -30]
	      Branch {
		Points			[0, -155]
		Branch {
		  Points		  [0, -155]
		  Branch {
		    Points		    [0, -155]
		    DstBlock		    "pfb_fir_0"
		    DstPort		    3
		  }
		  Branch {
		    DstBlock		    "pfb_fir_1"
		    DstPort		    3
		  }
		}
		Branch {
		  DstBlock		  "pfb_fir_2"
		  DstPort		  3
		}
	      }
	      Branch {
		DstBlock		"pfb_fir_3"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "pfb_fir_3"
	      SrcPort		      3
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "in6"
	      SrcPort		      1
	      DstBlock		      "Delay6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pfb_fir_3"
	      SrcPort		      1
	      DstBlock		      "out6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pfb_fir_3"
	      SrcPort		      2
	      DstBlock		      "out7"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "in7"
	      SrcPort		      1
	      DstBlock		      "Delay7"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pfb_fir_0"
	      SrcPort		      3
	      DstBlock		      "Terminator"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pfb_fir_1"
	      SrcPort		      3
	      DstBlock		      "Terminator2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pfb_fir_2"
	      SrcPort		      3
	      DstBlock		      "Terminator4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "dvgen"
	      SrcPort		      2
	      Points		      [115, 0; 0, -35]
	      Branch {
		Points			[0, -155]
		Branch {
		  Points		  [0, -155]
		  Branch {
		    Points		    [0, -155]
		    DstBlock		    "pfb_fir_0"
		    DstPort		    4
		  }
		  Branch {
		    DstBlock		    "pfb_fir_1"
		    DstPort		    4
		  }
		}
		Branch {
		  DstBlock		  "pfb_fir_2"
		  DstPort		  4
		}
	      }
	      Branch {
		DstBlock		"pfb_fir_3"
		DstPort			4
	      }
	    }
	    Line {
	      SrcBlock		      "sync_in"
	      SrcPort		      1
	      DstBlock		      "dvgen"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      DstBlock		      "pfb_fir_0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay1"
	      SrcPort		      1
	      DstBlock		      "pfb_fir_0"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Delay2"
	      SrcPort		      1
	      DstBlock		      "pfb_fir_1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay3"
	      SrcPort		      1
	      DstBlock		      "pfb_fir_1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Delay4"
	      SrcPort		      1
	      DstBlock		      "pfb_fir_2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay5"
	      SrcPort		      1
	      DstBlock		      "pfb_fir_2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Delay6"
	      SrcPort		      1
	      DstBlock		      "pfb_fir_3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay7"
	      SrcPort		      1
	      DstBlock		      "pfb_fir_3"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "pfb_fft8"
	  Ports			  [9, 9]
	  Position		  [445, 44, 560, 476]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "pfb_fft8"
	    Location		    [451, 141, 1559, 928]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    212
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "in0"
	      Position		      [15, 38, 45, 52]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	      Port {
		PortNumber		1
		Name			"Ax"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "in1"
	      Position		      [15, 68, 45, 82]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	      Port {
		PortNumber		1
		Name			"Ay"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "in2"
	      Position		      [15, 98, 45, 112]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	      Port {
		PortNumber		1
		Name			"Bx"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "in3"
	      Position		      [15, 128, 45, 142]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	      Port {
		PortNumber		1
		Name			"By"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "in4"
	      Position		      [15, 228, 45, 242]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	      Port {
		PortNumber		1
		Name			"Cx"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "in5"
	      Position		      [15, 258, 45, 272]
	      Port		      "6"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	      Port {
		PortNumber		1
		Name			"Cy"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "in6"
	      Position		      [15, 293, 45, 307]
	      Port		      "7"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	      Port {
		PortNumber		1
		Name			"Dx"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "in7"
	      Position		      [15, 323, 45, 337]
	      Port		      "8"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	      Port {
		PortNumber		1
		Name			"Dy"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync_in"
	      Position		      [15, 373, 45, 387]
	      Port		      "9"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      Ports		      [1, 1]
	      Position		      [80, 35, 110, 55]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "3"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay1"
	      Ports		      [1, 1]
	      Position		      [80, 65, 110, 85]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "3"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay2"
	      Ports		      [1, 1]
	      Position		      [80, 95, 110, 115]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "3"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay3"
	      Ports		      [1, 1]
	      Position		      [80, 125, 110, 145]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "3"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay4"
	      Ports		      [1, 1]
	      Position		      [80, 225, 110, 245]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "3"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay5"
	      Ports		      [1, 1]
	      Position		      [80, 255, 110, 275]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "3"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay6"
	      Ports		      [1, 1]
	      Position		      [80, 290, 110, 310]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "3"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay7"
	      Ports		      [1, 1]
	      Position		      [80, 320, 110, 340]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "3"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator"
	      Position		      [455, 185, 465, 195]
	      ShowName		      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "dvgen"
	      Ports		      [1, 2]
	      Position		      [175, 341, 220, 414]
	      AttributesFormatString  "Latency=3"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"dvgen"
		Location		[331, 85, 1298, 637]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "sync_in"
		  Position		  [25, 173, 55, 187]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant2"
		  Ports			  [0, 1]
		  Position		  [430, 143, 445, 157]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "0"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "1"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter"
		  Ports			  [1, 1]
		  Position		  [175, 167, 225, 193]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Free Running"
		  n_bits		  "7"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "Inf"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  off
		  period		  "1"
		  load_pin		  off
		  rst			  on
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [370, 13, 415, 37]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "3"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  From
		  Name			  "From"
		  Position		  [95, 74, 145, 86]
		  ShowName		  off
		  CloseFcn		  "tagdialog Close"
		  GotoTag		  "ds_sel"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux"
		  Ports			  [9, 1]
		  Position		  [385, 74, 415, 266]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "8"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  mux_type		  off
		  use_rpm		  off
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register2"
		  Ports			  [2, 1]
		  Position		  [180, 72, 225, 103]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  off
		  explicit_period	  off
		  period		  "1"
		  rst			  off
		  en			  on
		  out_en		  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational"
		  Ports			  [2, 1]
		  Position		  [460, 138, 505, 182]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Relational"
		  SourceType		  "Xilinx Relational Block"
		  mode			  "a=b"
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "bit_slicer"
		  Ports			  [1, 8]
		  Position		  [255, 95, 295, 265]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "bit_slicer"
		    Location		    [478, 427, 708, 722]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    Position		    [25, 58, 55, 72]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [110, 29, 150, 41]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    on
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bit6_0"
		    Ports		    [1, 1]
		    Position		    [105, 239, 150, 251]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "7"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bits0_0"
		    Ports		    [1, 1]
		    Position		    [105, 59, 150, 71]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bits1_0"
		    Ports		    [1, 1]
		    Position		    [105, 89, 150, 101]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "2"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bits2_0"
		    Ports		    [1, 1]
		    Position		    [105, 119, 150, 131]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "3"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bits3_0"
		    Ports		    [1, 1]
		    Position		    [105, 149, 150, 161]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "4"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bits4_0"
		    Ports		    [1, 1]
		    Position		    [105, 179, 150, 191]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "5"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bits5_0"
		    Ports		    [1, 1]
		    Position		    [105, 209, 150, 221]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "6"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "zero"
		    Position		    [175, 28, 205, 42]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "b0_0"
		    Position		    [175, 58, 205, 72]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "b1_0"
		    Position		    [175, 88, 205, 102]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "b2_0"
		    Position		    [175, 118, 205, 132]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "b3_0"
		    Position		    [175, 148, 205, 162]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "b4_0"
		    Position		    [175, 178, 205, 192]
		    Port		    "6"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "b5_0"
		    Position		    [175, 208, 205, 222]
		    Port		    "7"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "b6_0"
		    Position		    [175, 238, 205, 252]
		    Port		    "8"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    DstBlock		    "bits5_0"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "bit6_0"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "bits4_0"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "bits3_0"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "bits2_0"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "bits1_0"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "bits0_0"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "bits0_0"
		    SrcPort		    1
		    DstBlock		    "b0_0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "bits1_0"
		    SrcPort		    1
		    DstBlock		    "b1_0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "bits2_0"
		    SrcPort		    1
		    DstBlock		    "b2_0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "bits3_0"
		    SrcPort		    1
		    DstBlock		    "b3_0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "bits4_0"
		    SrcPort		    1
		    DstBlock		    "b4_0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "bits5_0"
		    SrcPort		    1
		    DstBlock		    "b5_0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "bit6_0"
		    SrcPort		    1
		    DstBlock		    "b6_0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "zero"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "edge_detect"
		  Ports			  [1, 1]
		  Position		  [100, 170, 145, 190]
		  AttributesFormatString  "rising edge\nactive high"
		  UserDataPersistent	  on
		  UserData		  "DataTag7"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Edge Detector"
		  MaskDescription	  "Output is active for one-cycle afte"
"r each edge of the specified type (i.e. rising, falling or both)."
		  MaskHelp		  "Output is active for one-cycle afte"
"r each edge of the specified type (i.e. rising, falling, or both).  Latency i"
"s zero."
		  MaskPromptString	  "Edge Type|Output Polarity|Input X P"
"ositions|Input Y Positions|Output X Positions|Output Y Positions"
		  MaskStyleString	  "popup(Rising|Falling|Both),popup(Ac"
"tive High|Active Low),edit,edit,edit,edit"
		  MaskTunableValueString  "on,on,off,off,off,off"
		  MaskCallbackString	  "|||||"
		  MaskEnableString	  "on,on,off,off,off,off"
		  MaskVisibilityString	  "on,on,off,off,off,off"
		  MaskToolTipString	  "on,on,on,on,on,on"
		  MaskVarAliasString	  ",,,,,"
		  MaskVariables		  "edge=@1;polarity=@2;xin=@3;yin=@4;x"
"out=@5;yout=@6;"
		  MaskInitialization	  "edge_detect_init(gcb,edge,polarity)"
";"
		  MaskDisplay		  "plot(xin,0.5+yin{edge}*0.2)\nplot(x"
"out,0.5+yout{edge}*0.2*(3-2*polarity))\n"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "normalized"
		  MaskValueString	  "Rising|Active High|floor([0.5:0.5:5"
"])*0.08|{[-1,-1,1,1,1,1,1,1,1,1],[1,1,-1,-1,-1,-1,-1,-1,-1,-1],[-1,-1,1,1,1,1"
",-1,-1,-1,-1]}|1-floor([5:-0.5:0.5])*0.08|{[-1,-1,1,1,-1,-1,-1,-1,-1,-1],[-1,"
"-1,1,1,-1,-1,-1,-1,-1,-1],[-1,-1,1,1,-1,-1,1,1,-1,-1]}"
		  MaskTabNameString	  ",,,,,"
		  System {
		    Name		    "edge_detect"
		    Location		    [433, 403, 1041, 568]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    Position		    [50, 53, 80, 67]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [180, 72, 225, 88]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [180, 52, 225, 68]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "edge_op"
		    Ports		    [2, 1]
		    Position		    [275, 48, 320, 92]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    Position		    [380, 63, 410, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "edge_op"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    Points		    [0, 0; 40, 0]
		    Branch {
		    Points		    [0, 20]
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "edge_op"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    DstBlock		    "edge_op"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [525, 18, 555, 32]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "dv"
		  Position		  [530, 153, 560, 167]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "bit_slicer"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "bit_slicer"
		  SrcPort		  2
		  DstBlock		  "Mux"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "bit_slicer"
		  SrcPort		  3
		  DstBlock		  "Mux"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "bit_slicer"
		  SrcPort		  4
		  DstBlock		  "Mux"
		  DstPort		  5
		}
		Line {
		  SrcBlock		  "bit_slicer"
		  SrcPort		  5
		  DstBlock		  "Mux"
		  DstPort		  6
		}
		Line {
		  SrcBlock		  "bit_slicer"
		  SrcPort		  6
		  DstBlock		  "Mux"
		  DstPort		  7
		}
		Line {
		  SrcBlock		  "bit_slicer"
		  SrcPort		  7
		  DstBlock		  "Mux"
		  DstPort		  8
		}
		Line {
		  SrcBlock		  "bit_slicer"
		  SrcPort		  8
		  DstBlock		  "Mux"
		  DstPort		  9
		}
		Line {
		  SrcBlock		  "Counter"
		  SrcPort		  1
		  DstBlock		  "bit_slicer"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register2"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mux"
		  SrcPort		  1
		  DstBlock		  "Relational"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "sync_in"
		  SrcPort		  1
		  DstBlock		  "edge_detect"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Constant2"
		  SrcPort		  1
		  DstBlock		  "Relational"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "edge_detect"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -85]
		    Branch {
		    DstBlock		    "Register2"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -70]
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		  }
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Relational"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "dv"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "From"
		  SrcPort		  1
		  DstBlock		  "Register2"
		  DstPort		  1
		}
		Annotation {
		  Name			  "This dvgen block generates a dv sig"
"nal based on sync_in's rising\nedge and the value of ds_sel (downsample selec"
"t), which is taken\nfrom a global goto tag.  ds_sel can range from 0 to 7.  T"
"he dv\nsignal will be asserted for one cycle every 2^ds_sel cycles starting\n"
"with the first cycle after sync_out's rising edge.  Note that sync_in\nmay be"
" one or many cycles wide, but it should probably be no\nwider than 2^ds_sel c"
"ycles for typical usage.  sync_out is always\none cycle wide (corresponding t"
"o the first active cycle of sync_in)."
		  Position		  [42, 398]
		  HorizontalAlignment	  "left"
		  DropShadow		  on
		}
		Annotation {
		  Name			  "== Example Timing Diagrams ==\n\n--"
"-----  ds_sel == 0  -------\nsync_in : .S................\nsync_out : ....S.."
"...........\ndv : 111111111111111111\n\n-------  ds_sel == 1  -------\nsync_i"
"n : .S................\nsync_out : ....S.............\ndv : XXXX1.1.1.1.1.1.1"
".\n\n-------  ds_sel == 2  -------\nsync_in : .SSSS.............\nsync_out : "
"....S.............\ndv : XXXX1...1...1...1."
		  Position		  [665, 335]
		  HorizontalAlignment	  "right"
		  DropShadow		  on
		  FontName		  "Courier New"
		  FontSize		  12
		}
		Annotation {
		  Name			  "Only honor new ds_sel value\non ris"
"ing edge of sync_in"
		  Position		  [264, 50]
		  DropShadow		  on
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "quadplex_fft_0"
	      Ports		      [6, 5]
	      Position		      [355, 35, 440, 205]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"quadplex_fft_0"
		Location		[777, 235, 1052, 438]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "in0"
		  Position		  [25, 38, 55, 52]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "in1"
		  Position		  [25, 68, 55, 82]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "in2"
		  Position		  [25, 98, 55, 112]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "in3"
		  Position		  [25, 128, 55, 142]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync_in"
		  Position		  [25, 158, 55, 172]
		  Port			  "5"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "dv"
		  Position		  [25, 188, 55, 202]
		  Port			  "6"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "pfb_fft"
		  Ports			  [6, 5]
		  Position		  [90, 32, 205, 208]
		  SourceBlock		  "xbsIndex_r3/Black Box"
		  SourceType		  "Xilinx Blackbox Block"
		  init_code		  "pfb_fft_dv_config"
		  sim_method		  "Inactive"
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "out0"
		  Position		  [240, 43, 270, 57]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "out1"
		  Position		  [240, 78, 270, 92]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "out2"
		  Position		  [240, 113, 270, 127]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "out3"
		  Position		  [240, 148, 270, 162]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [240, 183, 270, 197]
		  Port			  "5"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "in0"
		  SrcPort		  1
		  DstBlock		  "pfb_fft"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "pfb_fft"
		  SrcPort		  1
		  DstBlock		  "out0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "in1"
		  SrcPort		  1
		  DstBlock		  "pfb_fft"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "pfb_fft"
		  SrcPort		  2
		  DstBlock		  "out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "in2"
		  SrcPort		  1
		  DstBlock		  "pfb_fft"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "pfb_fft"
		  SrcPort		  3
		  DstBlock		  "out2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "in3"
		  SrcPort		  1
		  DstBlock		  "pfb_fft"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "pfb_fft"
		  SrcPort		  4
		  DstBlock		  "out3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_in"
		  SrcPort		  1
		  DstBlock		  "pfb_fft"
		  DstPort		  5
		}
		Line {
		  SrcBlock		  "pfb_fft"
		  SrcPort		  5
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "dv"
		  SrcPort		  1
		  DstBlock		  "pfb_fft"
		  DstPort		  6
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "quadplex_fft_1"
	      Ports		      [6, 5]
	      Position		      [350, 223, 435, 407]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"quadplex_fft_1"
		Location		[272, 127, 1313, 762]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "in0"
		  Position		  [25, 38, 55, 52]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "in1"
		  Position		  [25, 68, 55, 82]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "in2"
		  Position		  [25, 98, 55, 112]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "in3"
		  Position		  [25, 128, 55, 142]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync_in"
		  Position		  [25, 158, 55, 172]
		  Port			  "5"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "dv"
		  Position		  [25, 188, 55, 202]
		  Port			  "6"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "pfb_fft"
		  Ports			  [6, 5]
		  Position		  [90, 32, 205, 208]
		  SourceBlock		  "xbsIndex_r3/Black Box"
		  SourceType		  "Xilinx Blackbox Block"
		  init_code		  "pfb_fft_dv_config"
		  sim_method		  "Inactive"
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "out0"
		  Position		  [240, 43, 270, 57]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "out1"
		  Position		  [240, 78, 270, 92]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "out2"
		  Position		  [240, 113, 270, 127]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "out3"
		  Position		  [240, 148, 270, 162]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [240, 183, 270, 197]
		  Port			  "5"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "in0"
		  SrcPort		  1
		  DstBlock		  "pfb_fft"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "pfb_fft"
		  SrcPort		  1
		  DstBlock		  "out0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "in1"
		  SrcPort		  1
		  DstBlock		  "pfb_fft"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "pfb_fft"
		  SrcPort		  2
		  DstBlock		  "out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "in2"
		  SrcPort		  1
		  DstBlock		  "pfb_fft"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "pfb_fft"
		  SrcPort		  3
		  DstBlock		  "out2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "in3"
		  SrcPort		  1
		  DstBlock		  "pfb_fft"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "pfb_fft"
		  SrcPort		  4
		  DstBlock		  "out3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_in"
		  SrcPort		  1
		  DstBlock		  "pfb_fft"
		  DstPort		  5
		}
		Line {
		  SrcBlock		  "pfb_fft"
		  SrcPort		  5
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "dv"
		  SrcPort		  1
		  DstBlock		  "pfb_fft"
		  DstPort		  6
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out0"
	      Position		      [480, 43, 510, 57]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out1"
	      Position		      [480, 78, 510, 92]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out2"
	      Position		      [480, 113, 510, 127]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out3"
	      Position		      [480, 148, 510, 162]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out4"
	      Position		      [480, 238, 510, 252]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out5"
	      Position		      [480, 273, 510, 287]
	      Port		      "6"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out6"
	      Position		      [480, 308, 510, 322]
	      Port		      "7"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out7"
	      Position		      [480, 343, 510, 357]
	      Port		      "8"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [480, 378, 510, 392]
	      Port		      "9"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      Name		      "Ax"
	      Labels		      [0, 0]
	      SrcBlock		      "in0"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "quadplex_fft_0"
	      SrcPort		      1
	      DstBlock		      "out0"
	      DstPort		      1
	    }
	    Line {
	      Name		      "Ay"
	      Labels		      [0, 0]
	      SrcBlock		      "in1"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Delay1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "quadplex_fft_0"
	      SrcPort		      2
	      DstBlock		      "out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "quadplex_fft_0"
	      SrcPort		      3
	      DstBlock		      "out2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "quadplex_fft_0"
	      SrcPort		      4
	      DstBlock		      "out3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "quadplex_fft_1"
	      SrcPort		      1
	      DstBlock		      "out4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "quadplex_fft_1"
	      SrcPort		      2
	      DstBlock		      "out5"
	      DstPort		      1
	    }
	    Line {
	      Name		      "Dx"
	      Labels		      [0, 0]
	      SrcBlock		      "in6"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Delay6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "quadplex_fft_1"
	      SrcPort		      3
	      DstBlock		      "out6"
	      DstPort		      1
	    }
	    Line {
	      Name		      "Dy"
	      Labels		      [0, 0]
	      SrcBlock		      "in7"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Delay7"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "quadplex_fft_1"
	      SrcPort		      4
	      DstBlock		      "out7"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "dvgen"
	      SrcPort		      1
	      Points		      [70, 0]
	      Branch {
		Points			[0, -195]
		DstBlock		"quadplex_fft_0"
		DstPort			5
	      }
	      Branch {
		DstBlock		"quadplex_fft_1"
		DstPort			5
	      }
	    }
	    Line {
	      SrcBlock		      "quadplex_fft_1"
	      SrcPort		      5
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "quadplex_fft_0"
	      SrcPort		      5
	      DstBlock		      "Terminator"
	      DstPort		      1
	    }
	    Line {
	      Name		      "Bx"
	      Labels		      [0, 0]
	      SrcBlock		      "in2"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Delay2"
	      DstPort		      1
	    }
	    Line {
	      Name		      "By"
	      Labels		      [0, 0]
	      SrcBlock		      "in3"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Delay3"
	      DstPort		      1
	    }
	    Line {
	      Name		      "Cx"
	      Labels		      [0, 0]
	      SrcBlock		      "in4"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Delay4"
	      DstPort		      1
	    }
	    Line {
	      Name		      "Cy"
	      Labels		      [0, 0]
	      SrcBlock		      "in5"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Delay5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "quadplex_fft_0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay1"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "quadplex_fft_0"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Delay2"
	      SrcPort		      1
	      Points		      [25, 0; 135, 135]
	      DstBlock		      "quadplex_fft_1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay3"
	      SrcPort		      1
	      Points		      [25, 0; 135, 135]
	      DstBlock		      "quadplex_fft_1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Delay4"
	      SrcPort		      1
	      Points		      [30, 0; 130, -130]
	      DstBlock		      "quadplex_fft_0"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Delay5"
	      SrcPort		      1
	      Points		      [30, 0; 130, -130]
	      DstBlock		      "quadplex_fft_0"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Delay6"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "quadplex_fft_1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Delay7"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "quadplex_fft_1"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "sync_in"
	      SrcPort		      1
	      DstBlock		      "dvgen"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "dvgen"
	      SrcPort		      2
	      Points		      [85, 0; 0, -5]
	      Branch {
		Points			[0, -195]
		DstBlock		"quadplex_fft_0"
		DstPort			6
	      }
	      Branch {
		DstBlock		"quadplex_fft_1"
		DstPort			6
	      }
	    }
	    Annotation {
	      Name		      "Output Marble Listing:\n\nout0: Cy0 Cx0"
" Ay0 Ax0\nout1: Cy1 Cx1 Ay1 Ax1\nout2: Cy2 Cx2 Ay2 Ax2\nout3: Cy3 Cx3 Ay3 Ax3"
"\n\nNpQ\nN=Antenna\np=Polarization\nQ=Spectral quarter"
	      Position		      [611, 119]
	    }
	    Annotation {
	      Name		      "Output Marble Listing:\n\nout4: Dy0 Dx0"
" By0 Bx0\nout5: Dy1 Dx1 By1 Bx1\nout6: Dy2 Dx2 By2 Bx2\nout7: Dy3 Dx3 By3 Bx3"
"\n\nNpQ\nN=Antenna\np=Polarization\nQ=Spectral quarter"
	      Position		      [611, 309]
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "out0"
	  Position		  [640, 53, 670, 67]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "out1"
	  Position		  [640, 103, 670, 117]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "out2"
	  Position		  [640, 153, 670, 167]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "out3"
	  Position		  [640, 203, 670, 217]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "out4"
	  Position		  [640, 253, 670, 267]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "out5"
	  Position		  [640, 303, 670, 317]
	  Port			  "6"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "out6"
	  Position		  [640, 353, 670, 367]
	  Port			  "7"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "out7"
	  Position		  [640, 403, 670, 417]
	  Port			  "8"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync_out"
	  Position		  [640, 453, 670, 467]
	  Port			  "9"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "fir8"
	  SrcPort		  8
	  DstBlock		  "pfb_fft8"
	  DstPort		  8
	}
	Line {
	  SrcBlock		  "fir8"
	  SrcPort		  7
	  DstBlock		  "pfb_fft8"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "fir8"
	  SrcPort		  9
	  DstBlock		  "pfb_fft8"
	  DstPort		  9
	}
	Line {
	  SrcBlock		  "fir8"
	  SrcPort		  6
	  DstBlock		  "pfb_fft8"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "fir8"
	  SrcPort		  5
	  DstBlock		  "pfb_fft8"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "fir8"
	  SrcPort		  4
	  DstBlock		  "pfb_fft8"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "fir8"
	  SrcPort		  3
	  DstBlock		  "pfb_fft8"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "fir8"
	  SrcPort		  2
	  DstBlock		  "pfb_fft8"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "fir8"
	  SrcPort		  1
	  DstBlock		  "pfb_fft8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "b64x1_b16x4_top"
	  SrcPort		  2
	  DstBlock		  "fir8"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "b64x1_b16x4_top"
	  SrcPort		  1
	  DstBlock		  "fir8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "b64x1_b16x4_bot"
	  SrcPort		  4
	  DstBlock		  "fir8"
	  DstPort		  8
	}
	Line {
	  SrcBlock		  "b64x1_b16x4_bot"
	  SrcPort		  3
	  DstBlock		  "fir8"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "b64x1_b16x4_bot"
	  SrcPort		  2
	  DstBlock		  "fir8"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "b64x1_b16x4_bot"
	  SrcPort		  1
	  DstBlock		  "fir8"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "b64x1_b16x4_top"
	  SrcPort		  4
	  DstBlock		  "fir8"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "b64x1_b16x4_top"
	  SrcPort		  3
	  DstBlock		  "fir8"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "pfb_fft8"
	  SrcPort		  1
	  DstBlock		  "out0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "pfb_fft8"
	  SrcPort		  2
	  DstBlock		  "out1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "in0123"
	  SrcPort		  1
	  DstBlock		  "b64x1_b16x4_top"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "pfb_fft8"
	  SrcPort		  3
	  DstBlock		  "out2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "pfb_fft8"
	  SrcPort		  4
	  DstBlock		  "out3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "pfb_fft8"
	  SrcPort		  5
	  DstBlock		  "out4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "pfb_fft8"
	  SrcPort		  6
	  DstBlock		  "out5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "in4567"
	  SrcPort		  1
	  DstBlock		  "b64x1_b16x4_bot"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "pfb_fft8"
	  SrcPort		  7
	  DstBlock		  "out6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "pfb_fft8"
	  SrcPort		  8
	  DstBlock		  "out7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "pfb_fft8"
	  SrcPort		  9
	  DstBlock		  "sync_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sync_in"
	  SrcPort		  1
	  DstBlock		  "fir8"
	  DstPort		  9
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "sync0_out"
      Ports		      [1, 1]
      Position		      [880, 309, 935, 331]
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "sync1_out"
      Ports		      [1, 1]
      Position		      [880, 364, 935, 386]
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "sync2_out"
      Ports		      [1, 1]
      Position		      [880, 419, 935, 441]
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "sync3_out"
      Ports		      [1, 1]
      Position		      [880, 474, 935, 496]
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      SubSystem
      Name		      "xaui"
      Ports		      [0, 3]
      Position		      [35, 96, 85, 494]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      Port {
	PortNumber		1
	Name			"Ax,Ay,Bx,By"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
	ShowSigGenPortName	on
      }
      Port {
	PortNumber		2
	Name			"Cx,Cy,Dx,Dy"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
	ShowSigGenPortName	on
      }
      System {
	Name			"xaui"
	Location		[272, 127, 1314, 775]
	Open			off
	ModelBrowserVisibility	on
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Reference
	  Name			  "Constant"
	  Ports			  [0, 1]
	  Position		  [35, 130, 55, 150]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  equ			  "P=C"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant1"
	  Ports			  [0, 1]
	  Position		  [35, 160, 55, 180]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "1"
	  equ			  "P=C"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay"
	  Ports			  [1, 1]
	  Position		  [150, 383, 195, 407]
	  Orientation		  "left"
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "16"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay1"
	  Ports			  [1, 1]
	  Position		  [150, 348, 195, 372]
	  Orientation		  "left"
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "16"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter"
	  Ports			  [1, 1]
	  Position		  [75, 252, 120, 268]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Inverter"
	  SourceType		  "Xilinx Inverter"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter1"
	  Ports			  [1, 1]
	  Position		  [75, 282, 120, 298]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Inverter"
	  SourceType		  "Xilinx Inverter"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "bit0"
	  Ports			  [1, 1]
	  Position		  [85, 223, 115, 237]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "1"
	  bit1			  "12"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  on
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "bit1"
	  Ports			  [1, 1]
	  Position		  [85, 193, 115, 207]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "1"
	  bit1			  "12"
	  base1			  "MSB of Input"
	  bit0			  "1"
	  base0			  "LSB of Input"
	  boolean_output	  on
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "fb_xaui"
	  Ports			  [6, 9]
	  Position		  [140, 128, 240, 302]
	  SourceBlock		  "fb_xaui/fb_xaui"
	  SourceType		  "SubSystem"
	  ShowPortLabels	  on
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "llc"
	  Ports			  [1, 1]
	  Position		  [320, 286, 355, 304]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "llc"
	    Location		    [471, 85, 1306, 366]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "in"
	      Position		      [25, 43, 55, 57]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      Ports		      [3, 1]
	      Position		      [335, 68, 390, 232]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "16"
	      bin_pt		      "0"
	      arith_type	      "Signed  (2's comp)"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      off
	      period		      "1"
	      load_pin		      on
	      rst		      off
	      en		      on
	      dbl_ovrd		      off
	      show_param	      off
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical"
	      Ports		      [2, 1]
	      Position		      [530, 119, 570, 161]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "OR"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Negate"
	      Ports		      [1, 1]
	      Position		      [225, 133, 280, 167]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Negate"
	      SourceType	      "Xilinx Negate Block"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "16"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      use_core		      on
	      show_param	      off
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "b14_b0"
	      Ports		      [1, 1]
	      Position		      [115, 141, 160, 159]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "15"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "falling_edge"
	      Ports		      [1, 1]
	      Position		      [630, 127, 700, 153]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"falling_edge"
		Location		[206, 74, 1434, 876]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "in"
		  Position		  [25, 63, 55, 77]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [120, 60, 165, 80]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Expression"
		  Ports			  [2, 1]
		  Position		  [230, 33, 315, 82]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Expression"
		  SourceType		  "Xilinx Expression Block"
		  expression		  "~curr & prev"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "out"
		  Position		  [340, 53, 370, 67]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  DstBlock		  "Expression"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "in"
		  SrcPort		  1
		  Points		  [0, 0; 15, 0]
		  Branch {
		    Points		    [0, -25]
		    DstBlock		    "Expression"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Expression"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "out"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "msb"
	      Ports		      [1, 1]
	      Position		      [450, 142, 490, 158]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      on
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      From
	      Name		      "reg1_b14_b0_llc"
	      Position		      [20, 142, 60, 158]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "reg1"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "rising_edge"
	      Ports		      [1, 1]
	      Position		      [90, 37, 160, 63]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"rising_edge"
		Location		[358, 227, 1286, 779]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "in"
		  Position		  [25, 63, 55, 77]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [120, 60, 165, 80]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Expression"
		  Ports			  [2, 1]
		  Position		  [230, 33, 315, 82]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Expression"
		  SourceType		  "Xilinx Expression Block"
		  expression		  "curr & ~prev"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "out"
		  Position		  [340, 53, 370, 67]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  DstBlock		  "Expression"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "in"
		  SrcPort		  1
		  Points		  [0, 0; 15, 0]
		  Branch {
		    Points		    [0, -25]
		    DstBlock		    "Expression"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Expression"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "out"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out"
	      Position		      [740, 133, 770, 147]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "rising_edge"
	      SrcPort		      1
	      Points		      [125, 0]
	      Branch {
		Points			[0, 45]
		DstBlock		"Counter"
		DstPort			1
	      }
	      Branch {
		Points			[225, 0]
		DstBlock		"Logical"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "in"
	      SrcPort		      1
	      DstBlock		      "rising_edge"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      DstBlock		      "msb"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "msb"
	      SrcPort		      1
	      DstBlock		      "Logical"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "b14_b0"
	      SrcPort		      1
	      DstBlock		      "Negate"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Negate"
	      SrcPort		      1
	      DstBlock		      "Counter"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "reg1_b14_b0_llc"
	      SrcPort		      1
	      DstBlock		      "b14_b0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "falling_edge"
	      SrcPort		      1
	      DstBlock		      "out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical"
	      SrcPort		      1
	      Points		      [0, 0; 25, 0]
	      Branch {
		Points			[0, 115; -310, 0; 0, -50]
		DstBlock		"Counter"
		DstPort			3
	      }
	      Branch {
		DstBlock		"falling_edge"
		DstPort			1
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "realign"
	  Ports			  [5, 3]
	  Position		  [575, 139, 660, 331]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "realign"
	    Location		    [358, 227, 1286, 779]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din0"
	      Position		      [15, 23, 45, 37]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync0"
	      Position		      [15, 63, 45, 77]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "din1"
	      Position		      [15, 118, 45, 132]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync1"
	      Position		      [15, 158, 45, 172]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync_in"
	      Position		      [15, 203, 45, 217]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      Ports		      [2, 1]
	      Position		      [580, 76, 630, 109]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "2"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      Ports		      [1, 1]
	      Position		      [175, 200, 220, 220]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[1 1 0 0 0 0 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay1"
	      Ports		      [1, 1]
	      Position		      [185, 238, 220, 252]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[1 1 0 0 0 0 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      From
	      Name		      "From1"
	      Position		      [90, 238, 140, 252]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "reset"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto1"
	      Position		      [685, 88, 770, 102]
	      ShowName		      off
	      GotoTag		      "oob2sync"
	      TagVisibility	      "global"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice2"
	      Ports		      [1, 1]
	      Position		      [100, 64, 130, 76]
	      NamePlacement	      "alternate"
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      on
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice3"
	      Ports		      [1, 1]
	      Position		      [370, 49, 400, 61]
	      NamePlacement	      "alternate"
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "6"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice4"
	      Ports		      [1, 1]
	      Position		      [100, 159, 130, 171]
	      NamePlacement	      "alternate"
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      on
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice6"
	      Ports		      [1, 1]
	      Position		      [370, 144, 400, 156]
	      NamePlacement	      "alternate"
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "6"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "addr0"
	      Ports		      [3, 1]
	      Position		      [285, 60, 330, 110]
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "hex2dec('DEC0')"
	      reg_only_valid	      off
	      explicit_period	      off
	      period		      "1"
	      rst		      on
	      en		      on
	      out_en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      xl_area		      "[3 6 0 0 0 0 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "addr1"
	      Ports		      [3, 1]
	      Position		      [285, 155, 330, 205]
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "hex2dec('DEC0')"
	      reg_only_valid	      off
	      explicit_period	      off
	      period		      "1"
	      rst		      on
	      en		      on
	      out_en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      xl_area		      "[3 6 0 0 0 0 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "asr0"
	      Ports		      [2, 1]
	      Position		      [460, 17, 510, 68]
	      SourceBlock	      "xbsIndex_r3/Addressable Shift Register"
	      SourceType	      "Xilinx Addressable Shift Register"
	      infer_latency	      on
	      depth		      "64"
	      initVector	      "[0]"
	      explicit_period	      off
	      period		      "1"
	      accept_only_valid	      off
	      en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[192 0 0 384 0 0 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "asr1"
	      Ports		      [2, 1]
	      Position		      [460, 112, 510, 163]
	      SourceBlock	      "xbsIndex_r3/Addressable Shift Register"
	      SourceType	      "Xilinx Addressable Shift Register"
	      infer_latency	      on
	      depth		      "64"
	      initVector	      "[0]"
	      explicit_period	      off
	      period		      "1"
	      accept_only_valid	      off
	      en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[192 0 0 384 0 0 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bit8"
	      Ports		      [1, 1]
	      Position		      [155, 303, 195, 317]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "1"
	      bit1		      "12"
	      base1		      "MSB of Input"
	      bit0		      "8"
	      base0		      "LSB of Input"
	      boolean_output	      on
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "count0"
	      Ports		      [1, 1]
	      Position		      [170, 60, 220, 80]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Count Limited"
	      n_bits		      "16"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "hex2dec('FFFF')"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      off
	      period		      "1"
	      load_pin		      off
	      rst		      on
	      en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[3 6 0 6 0 0 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "count1"
	      Ports		      [1, 1]
	      Position		      [170, 155, 220, 175]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Count Limited"
	      n_bits		      "16"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "hex2dec('FFFF')"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      off
	      period		      "1"
	      load_pin		      off
	      rst		      on
	      en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[3 6 0 6 0 0 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      From
	      Name		      "reg0_b8_rearm"
	      Position		      [20, 303, 80, 317]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "reg0"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "timebase"
	      Ports		      [2, 1]
	      Position		      [305, 253, 390, 297]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"timebase"
		Location		[272, 127, 1313, 762]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "sync_in"
		  Position		  [55, 113, 85, 127]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "arm"
		  Position		  [55, 83, 85, 97]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  From
		  Name			  "From"
		  Position		  [520, 108, 585, 122]
		  ShowName		  off
		  CloseFcn		  "tagdialog Close"
		  GotoTag		  "one_pps"
		}
		Block {
		  BlockType		  From
		  Name			  "From1"
		  Position		  [520, 68, 585, 82]
		  ShowName		  off
		  CloseFcn		  "tagdialog Close"
		  GotoTag		  "mcount"
		}
		Block {
		  BlockType		  From
		  Name			  "From2"
		  Position		  [520, 88, 585, 102]
		  ShowName		  off
		  CloseFcn		  "tagdialog Close"
		  GotoTag		  "time"
		}
		Block {
		  BlockType		  From
		  Name			  "From3"
		  Position		  [520, 128, 585, 142]
		  ShowName		  off
		  CloseFcn		  "tagdialog Close"
		  GotoTag		  "one_ppt"
		}
		Block {
		  BlockType		  Goto
		  Name			  "Goto2"
		  Position		  [465, 128, 520, 142]
		  ShowName		  off
		  GotoTag		  "one_ppt"
		  TagVisibility		  "global"
		}
		Block {
		  BlockType		  Goto
		  Name			  "Goto3"
		  Position		  [465, 108, 520, 122]
		  ShowName		  off
		  GotoTag		  "one_pps"
		  TagVisibility		  "global"
		}
		Block {
		  BlockType		  Goto
		  Name			  "Goto4"
		  Position		  [465, 68, 520, 82]
		  ShowName		  off
		  GotoTag		  "mcount"
		  TagVisibility		  "global"
		}
		Block {
		  BlockType		  Goto
		  Name			  "Goto6"
		  Position		  [465, 88, 520, 102]
		  ShowName		  off
		  GotoTag		  "time"
		  TagVisibility		  "global"
		}
		Block {
		  BlockType		  Terminator
		  Name			  "Terminator"
		  Position		  [600, 70, 610, 80]
		  ShowName		  off
		}
		Block {
		  BlockType		  Terminator
		  Name			  "Terminator2"
		  Position		  [600, 90, 610, 100]
		  ShowName		  off
		}
		Block {
		  BlockType		  Terminator
		  Name			  "Terminator4"
		  Position		  [600, 130, 610, 140]
		  ShowName		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "armed_trigger"
		  Ports			  [2, 1]
		  Position		  [160, 76, 240, 134]
		  LinkData {
		    BlockName		    "Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		  }
		  SourceBlock		  "newfft_library/Utility/armed_trigge"
"r"
		  SourceType		  "Armed Trigger"
		  ShowPortLabels	  on
		  hidden		  "0"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "master_timebase"
		  Ports			  [1, 4]
		  Position		  [335, 66, 400, 144]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "master_timebase"
		    Location		    [358, 227, 1286, 779]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    Position		    [20, 418, 50, 432]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [635, 162, 685, 213]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [315, 258, 330, 272]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "7"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    off
		    period		    "0"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant2"
		    Ports		    [0, 1]
		    Position		    [530, 183, 550, 197]
		    Orientation		    "left"
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "99"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "7"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    Ports		    [1, 1]
		    Position		    [520, 411, 565, 439]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay2"
		    Ports		    [1, 1]
		    Position		    [520, 261, 565, 289]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "2"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay3"
		    Ports		    [1, 1]
		    Position		    [280, 187, 325, 213]
		    Orientation		    "left"
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay4"
		    Ports		    [1, 1]
		    Position		    [290, 287, 335, 313]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay5"
		    Ports		    [1, 1]
		    Position		    [290, 71, 335, 99]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay6"
		    Ports		    [1, 1]
		    Position		    [520, 331, 565, 359]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "2"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Gateway Out"
		    Ports		    [1, 1]
		    Position		    [645, 79, 700, 101]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Gateway Out"
		    SourceType		    "Xilinx Gateway Out"
		    output_type		    "Double"
		    nbits		    "8"
		    bin_pt		    "6"
		    arith_type		    "Boolean"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    hdl_port		    off
		    timing_constraint	    "None"
		    locs_specified	    off
		    LOCs		    "{}"
		    needs_fixed_name	    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Gateway Out1"
		    Ports		    [1, 1]
		    Position		    [645, 104, 700, 126]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Gateway Out"
		    SourceType		    "Xilinx Gateway Out"
		    output_type		    "Double"
		    nbits		    "8"
		    bin_pt		    "6"
		    arith_type		    "Boolean"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    hdl_port		    off
		    timing_constraint	    "None"
		    locs_specified	    off
		    LOCs		    "{}"
		    needs_fixed_name	    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Gateway Out2"
		    Ports		    [1, 1]
		    Position		    [645, 264, 700, 286]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Gateway Out"
		    SourceType		    "Xilinx Gateway Out"
		    output_type		    "Double"
		    nbits		    "8"
		    bin_pt		    "6"
		    arith_type		    "Boolean"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    hdl_port		    off
		    timing_constraint	    "None"
		    locs_specified	    off
		    LOCs		    "{}"
		    needs_fixed_name	    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Gateway Out3"
		    Ports		    [1, 1]
		    Position		    [650, 374, 705, 396]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Gateway Out"
		    SourceType		    "Xilinx Gateway Out"
		    output_type		    "Double"
		    nbits		    "8"
		    bin_pt		    "6"
		    arith_type		    "Boolean"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    hdl_port		    off
		    timing_constraint	    "None"
		    locs_specified	    off
		    LOCs		    "{}"
		    needs_fixed_name	    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational"
		    Ports		    [2, 1]
		    Position		    [400, 178, 445, 222]
		    Orientation		    "left"
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a=b"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Scope
		    Name		    "Scope"
		    Ports		    [4]
		    Position		    [780, 123, 810, 157]
		    Location		    [27, 213, 652, 635]
		    Open		    off
		    NumInputPorts	    "4"
		    ZoomMode		    "xonly"
		    List {
		    ListType		    AxesTitles
		    axes1		    "%<SignalLabel>"
		    axes2		    "%<SignalLabel>"
		    axes3		    "%<SignalLabel>"
		    axes4		    "%<SignalLabel>"
		    }
		    YMin		    "-5~-5~-5~-5"
		    YMax		    "5~5~5~5"
		    DataFormat		    "StructureWithTime"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "master_counter"
		    Ports		    [1, 1]
		    Position		    [95, 400, 145, 450]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "32"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "Inf"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    off
		    period		    "1"
		    load_pin		    off
		    rst			    on
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "seconds_counter"
		    Ports		    [2, 1]
		    Position		    [395, 86, 445, 139]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "25"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "4"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    off
		    period		    "1"
		    load_pin		    off
		    rst			    on
		    en			    on
		    dbl_ovrd		    off
		    show_param		    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "seconds_en"
		    Ports		    [1, 1]
		    Position		    [280, 112, 350, 138]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "seconds_en"
		    Location		    [206, 74, 1434, 876]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    Position		    [25, 63, 55, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [120, 60, 165, 80]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Expression"
		    Ports		    [2, 1]
		    Position		    [230, 33, 315, 82]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Expression"
		    SourceType		    "Xilinx Expression Block"
		    expression		    "~curr & prev"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    Position		    [340, 53, 370, 67]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Expression"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Expression"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "Expression"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "tick_slice"
		    Ports		    [1, 1]
		    Position		    [200, 336, 235, 354]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "1"
		    bit1		    "1"
		    base1		    "MSB of Input"
		    bit0		    "19"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ticks_counter"
		    Ports		    [4, 1]
		    Position		    [395, 239, 445, 306]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "7"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "4"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    off
		    period		    "1"
		    load_pin		    on
		    rst			    on
		    en			    on
		    dbl_ovrd		    off
		    show_param		    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ticks_en"
		    Ports		    [1, 1]
		    Position		    [280, 332, 350, 358]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "ticks_en"
		    Location		    [505, 287, 900, 405]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    Position		    [25, 63, 55, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [120, 60, 165, 80]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Expression"
		    Ports		    [2, 1]
		    Position		    [230, 33, 315, 82]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Expression"
		    SourceType		    "Xilinx Expression Block"
		    expression		    "~curr & prev"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    Position		    [340, 53, 370, 67]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "Expression"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Expression"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Expression"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "master"
		    Position		    [835, 418, 865, 432]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "time"
		    Position		    [830, 183, 860, 197]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "one_pps"
		    Position		    [835, 23, 865, 37]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "one_ppt"
		    Position		    [835, 338, 865, 352]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "master_counter"
		    SrcPort		    1
		    Points		    [0, 0; 20, 0]
		    Branch {
		    Points		    [0, -80]
		    DstBlock		    "tick_slice"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "ticks_counter"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, -65]
		    DstBlock		    "Relational"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Delay2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Gateway Out"
		    SrcPort		    1
		    Points		    [10, 0; 0, 35]
		    DstBlock		    "Scope"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Gateway Out1"
		    SrcPort		    1
		    Points		    [0, 20]
		    DstBlock		    "Scope"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Relational"
		    SrcPort		    1
		    Points		    [0, 0; -30, 0]
		    Branch {
		    DstBlock		    "Delay3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 50]
		    DstBlock		    "ticks_counter"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "ticks_counter"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Constant2"
		    SrcPort		    1
		    DstBlock		    "Relational"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "tick_slice"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "ticks_en"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Gateway Out2"
		    SrcPort		    1
		    Points		    [35, 0; 0, -130]
		    DstBlock		    "Scope"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Gateway Out3"
		    SrcPort		    1
		    Points		    [40, 0; 0, -230]
		    DstBlock		    "Scope"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Delay3"
		    SrcPort		    1
		    Points		    [-15, 0; 0, -75]
		    DstBlock		    "seconds_en"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ticks_en"
		    SrcPort		    1
		    Points		    [0, 0; 25, 0]
		    Branch {
		    DstBlock		    "ticks_counter"
		    DstPort		    4
		    }
		    Branch {
		    DstBlock		    "Delay6"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    DstBlock		    "master_counter"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -125]
		    Branch {
		    Points		    [0, -215]
		    DstBlock		    "Delay5"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Delay4"
		    DstPort		    1
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Delay4"
		    SrcPort		    1
		    Points		    [15, 0; 0, -20]
		    DstBlock		    "ticks_counter"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Delay5"
		    SrcPort		    1
		    Points		    [20, 0; 0, 15]
		    DstBlock		    "seconds_counter"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay2"
		    SrcPort		    1
		    Points		    [0, 0; 40, 0]
		    Branch {
		    DstBlock		    "Gateway Out2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -75]
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "seconds_counter"
		    SrcPort		    1
		    Points		    [0, 0; 160, 0]
		    Branch {
		    DstBlock		    "Gateway Out1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    Points		    [0, 0; 55, 0]
		    Branch {
		    Points		    [0, -40]
		    DstBlock		    "Gateway Out3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "master"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "seconds_en"
		    SrcPort		    1
		    Points		    [0, 0; 20, 0]
		    Branch {
		    Points		    [0, -95; 230, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Gateway Out"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "one_pps"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "seconds_counter"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "time"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay6"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "one_ppt"
		    DstPort		    1
		    }
		    Annotation {
		    Name		    "100 ticks per second"
		    Position		    [536, 222]
		    DropShadow		    on
		    }
		    Annotation {
		    Name		    "bit 19 == 2^20 clocks per tick"
		    Position		    [262, 393]
		    DropShadow		    on
		    }
		    Annotation {
		    Name		    "32 bit time is\n128*seconds + tic"
"ks"
		    Position		    [847, 238]
		    DropShadow		    on
		    }
		    Annotation {
		    Name		    "one pulse per tick"
		    Position		    [849, 382]
		    DropShadow		    on
		    }
		    Annotation {
		    Name		    "one pulse per second (leads\nzero"
"-tick time by one clock)"
		    Position		    [833, 74]
		    DropShadow		    on
		    }
		    Annotation {
		    Name		    "A \"second\" is really a second\n"
"and a \"tick\" is really 10 ms\nwhen the FPGA is clocked\nat 104.8576 MHz\n(1"
"00*2^20 Hz)"
		    Position		    [160, 246]
		    DropShadow		    on
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "one_pps"
		  Position		  [635, 108, 665, 122]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "master_timebase"
		  SrcPort		  1
		  DstBlock		  "Goto4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "master_timebase"
		  SrcPort		  2
		  DstBlock		  "Goto6"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "master_timebase"
		  SrcPort		  4
		  DstBlock		  "Goto2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "master_timebase"
		  SrcPort		  3
		  DstBlock		  "Goto3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_in"
		  SrcPort		  1
		  DstBlock		  "armed_trigger"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "arm"
		  SrcPort		  1
		  DstBlock		  "armed_trigger"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "From"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "one_pps"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "From1"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Terminator"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "From2"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Terminator2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "From3"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Terminator4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "armed_trigger"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "master_timebase"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout0"
	      Position		      [735, 38, 765, 52]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout1"
	      Position		      [735, 133, 765, 147]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [730, 268, 760, 282]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "count0"
	      SrcPort		      1
	      DstBlock		      "addr0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "addr0"
	      SrcPort		      1
	      Points		      [0, 0; 10, 0]
	      Branch {
		Points			[0, -30]
		DstBlock		"Slice3"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Concat"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "count1"
	      SrcPort		      1
	      DstBlock		      "addr1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "addr1"
	      SrcPort		      1
	      Points		      [0, 0; 10, 0]
	      Branch {
		Points			[0, -30]
		DstBlock		"Slice6"
		DstPort			1
	      }
	      Branch {
		Points			[220, 0]
		DstBlock		"Concat"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "din0"
	      SrcPort		      1
	      DstBlock		      "asr0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "asr0"
	      SrcPort		      1
	      DstBlock		      "dout0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync0"
	      SrcPort		      1
	      DstBlock		      "Slice2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "din1"
	      SrcPort		      1
	      DstBlock		      "asr1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "asr1"
	      SrcPort		      1
	      DstBlock		      "dout1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync1"
	      SrcPort		      1
	      DstBlock		      "Slice4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync_in"
	      SrcPort		      1
	      Points		      [20, 0]
	      Branch {
		DstBlock		"Delay"
		DstPort			1
	      }
	      Branch {
		Points			[0, 55]
		DstBlock		"timebase"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "timebase"
	      SrcPort		      1
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "bit8"
	      SrcPort		      1
	      Points		      [50, 0; 0, -25]
	      DstBlock		      "timebase"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "reg0_b8_rearm"
	      SrcPort		      1
	      DstBlock		      "bit8"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice2"
	      SrcPort		      1
	      DstBlock		      "count0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice4"
	      SrcPort		      1
	      DstBlock		      "count1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      Points		      [35, 0; 0, -15]
	      Branch {
		Points			[0, -95]
		DstBlock		"addr0"
		DstPort			3
	      }
	      Branch {
		DstBlock		"addr1"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "Slice3"
	      SrcPort		      1
	      DstBlock		      "asr0"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Slice6"
	      SrcPort		      1
	      DstBlock		      "asr1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      DstBlock		      "Goto1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From1"
	      SrcPort		      1
	      DstBlock		      "Delay1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay1"
	      SrcPort		      1
	      Points		      [25, 0; 0, -65]
	      Branch {
		Points			[0, -95]
		DstBlock		"addr0"
		DstPort			2
	      }
	      Branch {
		DstBlock		"addr1"
		DstPort			2
	      }
	    }
	    Annotation {
	      Name		      "Re-arm timebase on rising\nedge of reg0"
" & 0x100"
	      Position		      [170, 354]
	      DropShadow	      on
	    }
	  }
	}
	Block {
	  BlockType		  From
	  Name			  "reg0_b1_b0_xaui_rx_resets"
	  Position		  [15, 223, 60, 237]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "reg0"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "status_monitor"
	  Ports			  [2]
	  Position		  [445, 394, 535, 441]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "status_monitor"
	    Location		    [451, 141, 1559, 928]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "top_status"
	      Position		      [25, 118, 55, 132]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "bot_status"
	      Position		      [25, 228, 55, 242]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      Ports		      [2, 1]
	      Position		      [350, 288, 395, 412]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "2"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay10"
	      Ports		      [1, 1]
	      Position		      [185, 37, 230, 53]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay11"
	      Ports		      [1, 1]
	      Position		      [260, 37, 305, 53]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay12"
	      Ports		      [1, 1]
	      Position		      [425, 37, 470, 53]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay13"
	      Ports		      [1, 1]
	      Position		      [185, 137, 230, 153]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay14"
	      Ports		      [1, 1]
	      Position		      [260, 137, 305, 153]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay15"
	      Ports		      [1, 1]
	      Position		      [430, 137, 475, 153]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      From
	      Name		      "From"
	      Position		      [260, 253, 320, 267]
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "reset"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto"
	      Position		      [610, 340, 695, 360]
	      GotoTag		      "xaui_status"
	      TagVisibility	      "global"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto5"
	      Position		      [610, 45, 695, 65]
	      GotoTag		      "top_downs"
	      TagVisibility	      "global"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto6"
	      Position		      [610, 145, 695, 165]
	      GotoTag		      "bot_downs"
	      TagVisibility	      "global"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      Ports		      [1, 1]
	      Position		      [260, 72, 305, 88]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter1"
	      Ports		      [1, 1]
	      Position		      [260, 172, 305, 188]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical"
	      Ports		      [2, 1]
	      Position		      [355, 26, 395, 99]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical1"
	      Ports		      [2, 1]
	      Position		      [355, 127, 395, 198]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register"
	      Ports		      [1, 1]
	      Position		      [525, 325, 570, 375]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      off
	      explicit_period	      off
	      period		      "1"
	      rst		      off
	      en		      off
	      out_en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice2"
	      Ports		      [1, 1]
	      Position		      [115, 38, 155, 52]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "1"
	      bit1		      "12"
	      base1		      "MSB of Input"
	      bit0		      "12"
	      base0		      "LSB of Input"
	      boolean_output	      on
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice3"
	      Ports		      [1, 1]
	      Position		      [115, 138, 155, 152]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "1"
	      bit1		      "12"
	      base1		      "MSB of Input"
	      bit0		      "12"
	      base0		      "LSB of Input"
	      boolean_output	      on
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bot_downs"
	      Ports		      [2, 1]
	      Position		      [515, 136, 580, 174]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "32"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      off
	      period		      "1"
	      load_pin		      off
	      rst		      on
	      en		      on
	      dbl_ovrd		      off
	      show_param	      off
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "bot_status_reformat"
	      Ports		      [1, 1]
	      Position		      [165, 361, 235, 399]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"bot_status_reformat"
		Location		[671, 798, 1111, 995]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "in"
		  Position		  [20, 98, 50, 112]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  Ports			  [4, 1]
		  Position		  [265, 40, 310, 170]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "4"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "aligned"
		  Ports			  [1, 1]
		  Position		  [100, 83, 140, 97]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "1"
		  bit1			  "12"
		  base1			  "MSB of Input"
		  bit0			  "10"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "four_bits1"
		  Ports			  [1, 1]
		  Position		  [175, 51, 220, 69]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Unsigned"
		  n_bits		  "4"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  off
		  inserted_by_tool	  off
		  pipeline		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "four_bits2"
		  Ports			  [1, 1]
		  Position		  [175, 81, 220, 99]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Unsigned"
		  n_bits		  "4"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  off
		  inserted_by_tool	  off
		  pipeline		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "four_bits3"
		  Ports			  [1, 1]
		  Position		  [175, 111, 220, 129]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Unsigned"
		  n_bits		  "4"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  off
		  inserted_by_tool	  off
		  pipeline		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "four_bits4"
		  Ports			  [1, 1]
		  Position		  [175, 141, 220, 159]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Unsigned"
		  n_bits		  "4"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  off
		  inserted_by_tool	  off
		  pipeline		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "fsm"
		  Ports			  [1, 1]
		  Position		  [100, 143, 140, 157]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "4"
		  bit1			  "12"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "link"
		  Ports			  [1, 1]
		  Position		  [100, 53, 140, 67]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "1"
		  bit1			  "12"
		  base1			  "MSB of Input"
		  bit0			  "12"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "syncs"
		  Ports			  [1, 1]
		  Position		  [100, 113, 140, 127]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "4"
		  bit1			  "12"
		  base1			  "MSB of Input"
		  bit0			  "6"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "out"
		  Position		  [335, 98, 365, 112]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "in"
		  SrcPort		  1
		  Points		  [15, 0]
		  Branch {
		    Points		    [0, 15]
		    Branch {
		    DstBlock		    "syncs"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "fsm"
		    DstPort		    1
		    }
		  }
		  Branch {
		    Points		    [0, -15]
		    Branch {
		    DstBlock		    "aligned"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -30]
		    DstBlock		    "link"
		    DstPort		    1
		    }
		  }
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "four_bits4"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "four_bits3"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "four_bits2"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "four_bits1"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fsm"
		  SrcPort		  1
		  DstBlock		  "four_bits4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "syncs"
		  SrcPort		  1
		  DstBlock		  "four_bits3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "aligned"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "four_bits2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "link"
		  SrcPort		  1
		  DstBlock		  "four_bits1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "top_downs"
	      Ports		      [2, 1]
	      Position		      [515, 36, 580, 74]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "32"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      off
	      period		      "1"
	      load_pin		      off
	      rst		      on
	      en		      on
	      dbl_ovrd		      off
	      show_param	      off
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "top_status_reformat"
	      Ports		      [1, 1]
	      Position		      [165, 301, 235, 339]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"top_status_reformat"
		Location		[671, 798, 1111, 995]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "in"
		  Position		  [20, 98, 50, 112]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  Ports			  [4, 1]
		  Position		  [265, 40, 310, 170]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "4"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "aligned"
		  Ports			  [1, 1]
		  Position		  [100, 83, 140, 97]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "1"
		  bit1			  "12"
		  base1			  "MSB of Input"
		  bit0			  "10"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "four_bits1"
		  Ports			  [1, 1]
		  Position		  [175, 51, 220, 69]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Unsigned"
		  n_bits		  "4"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  off
		  inserted_by_tool	  off
		  pipeline		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "four_bits2"
		  Ports			  [1, 1]
		  Position		  [175, 81, 220, 99]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Unsigned"
		  n_bits		  "4"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  off
		  inserted_by_tool	  off
		  pipeline		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "four_bits3"
		  Ports			  [1, 1]
		  Position		  [175, 111, 220, 129]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Unsigned"
		  n_bits		  "4"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  off
		  inserted_by_tool	  off
		  pipeline		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "four_bits4"
		  Ports			  [1, 1]
		  Position		  [175, 141, 220, 159]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Unsigned"
		  n_bits		  "4"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  off
		  inserted_by_tool	  off
		  pipeline		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "fsm"
		  Ports			  [1, 1]
		  Position		  [100, 143, 140, 157]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "4"
		  bit1			  "12"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "link"
		  Ports			  [1, 1]
		  Position		  [100, 53, 140, 67]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "1"
		  bit1			  "12"
		  base1			  "MSB of Input"
		  bit0			  "12"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "syncs"
		  Ports			  [1, 1]
		  Position		  [100, 113, 140, 127]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "4"
		  bit1			  "12"
		  base1			  "MSB of Input"
		  bit0			  "6"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "out"
		  Position		  [335, 98, 365, 112]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "link"
		  SrcPort		  1
		  DstBlock		  "four_bits1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "aligned"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "four_bits2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "syncs"
		  SrcPort		  1
		  DstBlock		  "four_bits3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fsm"
		  SrcPort		  1
		  DstBlock		  "four_bits4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "four_bits1"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "four_bits2"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "four_bits3"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "four_bits4"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "in"
		  SrcPort		  1
		  Points		  [15, 0]
		  Branch {
		    Points		    [0, -15]
		    Branch {
		    Points		    [0, -30]
		    DstBlock		    "link"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "aligned"
		    DstPort		    1
		    }
		  }
		  Branch {
		    Points		    [0, 15]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "fsm"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "syncs"
		    DstPort		    1
		    }
		  }
		}
	      }
	    }
	    Line {
	      SrcBlock		      "top_status"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		Points			[0, -80]
		DstBlock		"Slice2"
		DstPort			1
	      }
	      Branch {
		Points			[0, 195]
		DstBlock		"top_status_reformat"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "bot_status"
	      SrcPort		      1
	      Points		      [30, 0]
	      Branch {
		Points			[0, -90]
		DstBlock		"Slice3"
		DstPort			1
	      }
	      Branch {
		Points			[0, 145]
		DstBlock		"bot_status_reformat"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "top_status_reformat"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "bot_status_reformat"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Register"
	      SrcPort		      1
	      DstBlock		      "Goto"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      DstBlock		      "Register"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From"
	      SrcPort		      1
	      Points		      [85, 0; 0, -115]
	      Branch {
		DstBlock		"Delay15"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Delay12"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Delay10"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		DstBlock		"Delay11"
		DstPort			1
	      }
	      Branch {
		Points			[0, 35]
		DstBlock		"Inverter"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Delay11"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Logical"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Logical"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Delay12"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "top_downs"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "top_downs"
	      SrcPort		      1
	      DstBlock		      "Goto5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay13"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		DstBlock		"Delay14"
		DstPort			1
	      }
	      Branch {
		Points			[0, 35]
		DstBlock		"Inverter1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Delay14"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Logical1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inverter1"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Logical1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Delay15"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "bot_downs"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "bot_downs"
	      SrcPort		      1
	      DstBlock		      "Goto6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical1"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "bot_downs"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Logical"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "top_downs"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Slice2"
	      SrcPort		      1
	      DstBlock		      "Delay10"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice3"
	      SrcPort		      1
	      DstBlock		      "Delay13"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "sync_monitor"
	  Ports			  [2]
	  Position		  [450, 94, 520, 136]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "sync_monitor"
	    Location		    [676, 302, 1404, 681]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "top_sync"
	      Position		      [15, 47, 45, 63]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "bot_sync"
	      Position		      [15, 117, 45, 133]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay4"
	      Ports		      [1, 1]
	      Position		      [235, 27, 280, 43]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay5"
	      Ports		      [1, 1]
	      Position		      [235, 97, 280, 113]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay6"
	      Ports		      [1, 1]
	      Position		      [235, 47, 280, 63]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay7"
	      Ports		      [1, 1]
	      Position		      [235, 117, 280, 133]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      From
	      Name		      "From"
	      Position		      [15, 173, 75, 187]
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "reset"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto3"
	      Position		      [465, 35, 550, 55]
	      ShowName		      off
	      GotoTag		      "top_syncs"
	      TagVisibility	      "global"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto4"
	      Position		      [465, 105, 550, 125]
	      ShowName		      off
	      GotoTag		      "bot_syncs"
	      TagVisibility	      "global"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice"
	      Ports		      [1, 1]
	      Position		      [110, 49, 140, 61]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      on
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      Ports		      [1, 1]
	      Position		      [110, 119, 140, 131]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      on
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bot_syncs"
	      Ports		      [2, 1]
	      Position		      [320, 96, 385, 134]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "32"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      off
	      period		      "1"
	      load_pin		      off
	      rst		      on
	      en		      on
	      dbl_ovrd		      off
	      show_param	      off
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "top_syncs"
	      Ports		      [2, 1]
	      Position		      [320, 26, 385, 64]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "32"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      off
	      period		      "1"
	      load_pin		      off
	      rst		      on
	      en		      on
	      dbl_ovrd		      off
	      show_param	      off
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Line {
	      SrcBlock		      "bot_sync"
	      SrcPort		      1
	      DstBlock		      "Slice1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay4"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "top_syncs"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay5"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "bot_syncs"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "top_syncs"
	      SrcPort		      1
	      DstBlock		      "Goto3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "bot_syncs"
	      SrcPort		      1
	      DstBlock		      "Goto4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay6"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "top_syncs"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Delay7"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "bot_syncs"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "top_sync"
	      SrcPort		      1
	      DstBlock		      "Slice"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From"
	      SrcPort		      1
	      Points		      [95, 0; 0, -75]
	      Branch {
		DstBlock		"Delay5"
		DstPort			1
	      }
	      Branch {
		Points			[0, -70]
		DstBlock		"Delay4"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      DstBlock		      "Delay7"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice"
	      SrcPort		      1
	      DstBlock		      "Delay6"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "sync_sel"
	  Ports			  [3, 1]
	  Position		  [450, 290, 530, 340]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "sync_sel"
	    Location		    [358, 227, 1286, 779]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "top_sync"
	      Position		      [30, 248, 60, 262]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "bot_sync"
	      Position		      [30, 283, 60, 297]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "ext_sync"
	      Position		      [30, 318, 60, 332]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      Ports		      [1, 1]
	      Position		      [320, 281, 365, 299]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "31"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux"
	      Ports		      [5, 1]
	      Position		      [240, 205, 280, 375]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "4"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      mux_type		      off
	      use_rpm		      off
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      Ports		      [1, 1]
	      Position		      [130, 284, 160, 296]
	      NamePlacement	      "alternate"
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "1"
	      base0		      "LSB of Input"
	      boolean_output	      on
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice4"
	      Ports		      [1, 1]
	      Position		      [130, 249, 160, 261]
	      NamePlacement	      "alternate"
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "1"
	      base0		      "LSB of Input"
	      boolean_output	      on
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "b5_b4"
	      Ports		      [1, 1]
	      Position		      [130, 213, 170, 227]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "2"
	      bit1		      "12"
	      base1		      "MSB of Input"
	      bit0		      "4"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      From
	      Name		      "reg0_b5_b4_sync_sel"
	      Position		      [20, 213, 80, 227]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "reg0"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [410, 283, 440, 297]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      DstBlock		      "Delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "top_sync"
	      SrcPort		      1
	      DstBlock		      "Slice4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "bot_sync"
	      SrcPort		      1
	      DstBlock		      "Slice1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "b5_b4"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "reg0_b5_b4_sync_sel"
	      SrcPort		      1
	      DstBlock		      "b5_b4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ext_sync"
	      SrcPort		      1
	      Points		      [135, 0]
	      Branch {
		DstBlock		"Mux"
		DstPort			4
	      }
	      Branch {
		Points			[0, 35]
		DstBlock		"Mux"
		DstPort			5
	      }
	    }
	    Line {
	      SrcBlock		      "Slice4"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      3
	    }
	    Annotation {
	      Position		      [242, 294]
	    }
	    Annotation {
	      Name		      "reg0 & 0x30"
	      Position		      [145, 184]
	      DropShadow	      on
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "uflow_monitor"
	  Ports			  [2]
	  Position		  [450, 32, 525, 68]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "uflow_monitor"
	    Location		    [451, 141, 1559, 928]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "top_rx_empty"
	      Position		      [25, 63, 55, 77]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "bot_rx_empty"
	      Position		      [25, 163, 55, 177]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      Ports		      [2, 1]
	      Position		      [635, 77, 685, 128]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "2"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay1"
	      Ports		      [1, 1]
	      Position		      [140, 162, 185, 178]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay11"
	      Ports		      [1, 1]
	      Position		      [140, 62, 185, 78]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay12"
	      Ports		      [1, 1]
	      Position		      [425, 37, 470, 53]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay15"
	      Ports		      [1, 1]
	      Position		      [430, 137, 475, 153]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Expression"
	      Ports		      [2, 1]
	      Position		      [230, 45, 355, 80]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Expression"
	      SourceType	      "Xilinx Expression Block"
	      expression	      "curr & ~prev"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Expression1"
	      Ports		      [2, 1]
	      Position		      [230, 145, 355, 180]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Expression"
	      SourceType	      "Xilinx Expression Block"
	      expression	      "curr & ~prev"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      From
	      Name		      "From"
	      Position		      [260, 253, 320, 267]
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "reset"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto5"
	      Position		      [745, 95, 830, 115]
	      ShowName		      off
	      GotoTag		      "xaui_uflows"
	      TagVisibility	      "global"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bot_uflows"
	      Ports		      [2, 1]
	      Position		      [515, 136, 580, 174]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "16"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      off
	      period		      "1"
	      load_pin		      off
	      rst		      on
	      en		      on
	      dbl_ovrd		      off
	      show_param	      off
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "top_uflows"
	      Ports		      [2, 1]
	      Position		      [515, 36, 580, 74]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "16"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      off
	      period		      "1"
	      load_pin		      off
	      rst		      on
	      en		      on
	      dbl_ovrd		      off
	      show_param	      off
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Line {
	      SrcBlock		      "From"
	      SrcPort		      1
	      Points		      [85, 0; 0, -115]
	      Branch {
		DstBlock		"Delay15"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Delay12"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Delay12"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "top_uflows"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "top_uflows"
	      SrcPort		      1
	      Points		      [35, 0]
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay15"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "bot_uflows"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "bot_uflows"
	      SrcPort		      1
	      Points		      [35, 0]
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      DstBlock		      "Goto5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay11"
	      SrcPort		      1
	      DstBlock		      "Expression"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "top_rx_empty"
	      SrcPort		      1
	      Points		      [45, 0]
	      Branch {
		DstBlock		"Delay11"
		DstPort			1
	      }
	      Branch {
		Points			[0, -15]
		DstBlock		"Expression"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Expression"
	      SrcPort		      1
	      DstBlock		      "top_uflows"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Delay1"
	      SrcPort		      1
	      DstBlock		      "Expression1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "bot_rx_empty"
	      SrcPort		      1
	      Points		      [0, 0; 45, 0]
	      Branch {
		Points			[0, -15]
		DstBlock		"Expression1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Delay1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Expression1"
	      SrcPort		      1
	      DstBlock		      "bot_uflows"
	      DstPort		      2
	    }
	    Annotation {
	      Name		      "Count rising edges of the rx_empty sign"
"als"
	      Position		      [233, 110]
	      DropShadow	      on
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "in0123"
	  Position		  [740, 163, 770, 177]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "in4567"
	  Position		  [740, 228, 770, 242]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync_out"
	  Position		  [740, 293, 770, 307]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  DstBlock		  "fb_xaui"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant1"
	  SrcPort		  1
	  DstBlock		  "fb_xaui"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "fb_xaui"
	  SrcPort		  8
	  Points		  [40, 0; 0, 155]
	  DstBlock		  "status_monitor"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "fb_xaui"
	  SrcPort		  4
	  Points		  [55, 0; 0, 210]
	  DstBlock		  "status_monitor"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "fb_xaui"
	  SrcPort		  2
	  DstBlock		  "realign"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "fb_xaui"
	  SrcPort		  3
	  Points		  [160, 0]
	  Branch {
	    Points		    [0, -70]
	    DstBlock		    "sync_monitor"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 20]
	    Branch {
	      Points		      [0, 105]
	      DstBlock		      "sync_sel"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "realign"
	      DstPort		      2
	    }
	  }
	}
	Line {
	  SrcBlock		  "fb_xaui"
	  SrcPort		  6
	  DstBlock		  "realign"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "fb_xaui"
	  SrcPort		  7
	  Points		  [140, 0]
	  Branch {
	    Points		    [0, -130]
	    DstBlock		    "sync_monitor"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 20]
	    Branch {
	      DstBlock		      "realign"
	      DstPort		      4
	    }
	    Branch {
	      Points		      [0, 40]
	      DstBlock		      "sync_sel"
	      DstPort		      2
	    }
	  }
	}
	Line {
	  SrcBlock		  "realign"
	  SrcPort		  1
	  DstBlock		  "in0123"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "realign"
	  SrcPort		  2
	  DstBlock		  "in4567"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "realign"
	  SrcPort		  3
	  DstBlock		  "sync_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sync_sel"
	  SrcPort		  1
	  DstBlock		  "realign"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "fb_xaui"
	  SrcPort		  1
	  Points		  [25, 0]
	  Branch {
	    Points		    [55, 0; 0, -95]
	    DstBlock		    "uflow_monitor"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 260]
	    DstBlock		    "Delay"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "fb_xaui"
	  SrcPort		  5
	  Points		  [10, 0]
	  Branch {
	    Points		    [110, 0; 0, -155]
	    DstBlock		    "uflow_monitor"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 145]
	    DstBlock		    "Delay1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "reg0_b1_b0_xaui_rx_resets"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    DstBlock		    "bit0"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "bit1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "bit1"
	  SrcPort		  1
	  DstBlock		  "fb_xaui"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "bit0"
	  SrcPort		  1
	  DstBlock		  "fb_xaui"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Delay"
	  SrcPort		  1
	  Points		  [-110, 0; 0, -135]
	  DstBlock		  "Inverter"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay1"
	  SrcPort		  1
	  Points		  [-95, 0; 0, -70]
	  DstBlock		  "Inverter1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Inverter"
	  SrcPort		  1
	  DstBlock		  "fb_xaui"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Inverter1"
	  SrcPort		  1
	  DstBlock		  "fb_xaui"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "fb_xaui"
	  SrcPort		  9
	  DstBlock		  "llc"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "llc"
	  SrcPort		  1
	  Points		  [10, 0; 0, 35]
	  DstBlock		  "sync_sel"
	  DstPort		  3
	}
	Annotation {
	  Name			  "Delay by 16 to allow a few samples to be\nb"
"uffered in the fifo to prevent underflow."
	  Position		  [171, 432]
	  DropShadow		  on
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "zbt_transpose"
      Ports		      [5, 8]
      Position		      [735, 79, 815, 506]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      System {
	Name			"zbt_transpose"
	Location		[272, 127, 1313, 762]
	Open			off
	ModelBrowserVisibility	on
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "in0	"
	  Position		  [220, 108, 250, 122]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "in1"
	  Position		  [220, 148, 250, 162]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "in2"
	  Position		  [220, 188, 250, 202]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "in3"
	  Position		  [220, 228, 250, 242]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "sync_in"
	  Position		  [205, 368, 235, 382]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay1"
	  Ports			  [1, 1]
	  Position		  [280, 186, 325, 204]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "3"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay2"
	  Ports			  [1, 1]
	  Position		  [280, 146, 325, 164]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "3"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay3"
	  Ports			  [1, 1]
	  Position		  [280, 106, 325, 124]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "3"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay7"
	  Ports			  [1, 1]
	  Position		  [280, 226, 325, 244]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "3"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "b15_b12"
	  Ports			  [1, 1]
	  Position		  [130, 268, 170, 282]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "4"
	  bit1			  "12"
	  base1			  "MSB of Input"
	  bit0			  "12"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "b17_b16"
	  Ports			  [1, 1]
	  Position		  [130, 308, 170, 322]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "2"
	  bit1			  "12"
	  base1			  "MSB of Input"
	  bit0			  "16"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "dvgen"
	  Ports			  [1, 2]
	  Position		  [280, 336, 325, 409]
	  AttributesFormatString  "Latency=3"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "dvgen"
	    Location		    [331, 85, 1298, 637]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "sync_in"
	      Position		      [25, 173, 55, 187]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant2"
	      Ports		      [0, 1]
	      Position		      [430, 143, 445, 157]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      Ports		      [1, 1]
	      Position		      [175, 167, 225, 193]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "7"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      off
	      period		      "1"
	      load_pin		      off
	      rst		      on
	      en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      Ports		      [1, 1]
	      Position		      [370, 13, 415, 37]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "3"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      From
	      Name		      "From"
	      Position		      [95, 74, 145, 86]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "ds_sel"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux"
	      Ports		      [9, 1]
	      Position		      [385, 74, 415, 266]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "8"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      mux_type		      off
	      use_rpm		      off
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register2"
	      Ports		      [2, 1]
	      Position		      [180, 72, 225, 103]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      off
	      explicit_period	      off
	      period		      "1"
	      rst		      off
	      en		      on
	      out_en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational"
	      Ports		      [2, 1]
	      Position		      [460, 138, 505, 182]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a=b"
	      latency		      "1"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "bit_slicer"
	      Ports		      [1, 8]
	      Position		      [255, 95, 295, 265]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"bit_slicer"
		Location		[478, 427, 708, 722]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "in"
		  Position		  [25, 58, 55, 72]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant"
		  Ports			  [0, 1]
		  Position		  [110, 29, 150, 41]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "0"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "1"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "bit6_0"
		  Ports			  [1, 1]
		  Position		  [105, 239, 150, 251]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "7"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "bits0_0"
		  Ports			  [1, 1]
		  Position		  [105, 59, 150, 71]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "bits1_0"
		  Ports			  [1, 1]
		  Position		  [105, 89, 150, 101]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "2"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "bits2_0"
		  Ports			  [1, 1]
		  Position		  [105, 119, 150, 131]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "3"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "bits3_0"
		  Ports			  [1, 1]
		  Position		  [105, 149, 150, 161]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "4"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "bits4_0"
		  Ports			  [1, 1]
		  Position		  [105, 179, 150, 191]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "5"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "bits5_0"
		  Ports			  [1, 1]
		  Position		  [105, 209, 150, 221]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "6"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "zero"
		  Position		  [175, 28, 205, 42]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "b0_0"
		  Position		  [175, 58, 205, 72]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "b1_0"
		  Position		  [175, 88, 205, 102]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "b2_0"
		  Position		  [175, 118, 205, 132]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "b3_0"
		  Position		  [175, 148, 205, 162]
		  Port			  "5"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "b4_0"
		  Position		  [175, 178, 205, 192]
		  Port			  "6"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "b5_0"
		  Position		  [175, 208, 205, 222]
		  Port			  "7"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "b6_0"
		  Position		  [175, 238, 205, 252]
		  Port			  "8"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "in"
		  SrcPort		  1
		  Points		  [15, 0]
		  Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    DstBlock		    "bits5_0"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "bit6_0"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "bits4_0"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "bits3_0"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "bits2_0"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "bits1_0"
		    DstPort		    1
		    }
		  }
		  Branch {
		    DstBlock		    "bits0_0"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "bits0_0"
		  SrcPort		  1
		  DstBlock		  "b0_0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "bits1_0"
		  SrcPort		  1
		  DstBlock		  "b1_0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "bits2_0"
		  SrcPort		  1
		  DstBlock		  "b2_0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "bits3_0"
		  SrcPort		  1
		  DstBlock		  "b3_0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "bits4_0"
		  SrcPort		  1
		  DstBlock		  "b4_0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "bits5_0"
		  SrcPort		  1
		  DstBlock		  "b5_0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "bit6_0"
		  SrcPort		  1
		  DstBlock		  "b6_0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Constant"
		  SrcPort		  1
		  DstBlock		  "zero"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "edge_detect"
	      Ports		      [1, 1]
	      Position		      [100, 170, 145, 190]
	      AttributesFormatString  "rising edge\nactive high"
	      UserDataPersistent      on
	      UserData		      "DataTag8"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Edge Detector"
	      MaskDescription	      "Output is active for one-cycle after ea"
"ch edge of the specified type (i.e. rising, falling or both)."
	      MaskHelp		      "Output is active for one-cycle after ea"
"ch edge of the specified type (i.e. rising, falling, or both).  Latency is ze"
"ro."
	      MaskPromptString	      "Edge Type|Output Polarity|Input X Posit"
"ions|Input Y Positions|Output X Positions|Output Y Positions"
	      MaskStyleString	      "popup(Rising|Falling|Both),popup(Active"
" High|Active Low),edit,edit,edit,edit"
	      MaskTunableValueString  "on,on,off,off,off,off"
	      MaskCallbackString      "|||||"
	      MaskEnableString	      "on,on,off,off,off,off"
	      MaskVisibilityString    "on,on,off,off,off,off"
	      MaskToolTipString	      "on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,"
	      MaskVariables	      "edge=@1;polarity=@2;xin=@3;yin=@4;xout="
"@5;yout=@6;"
	      MaskInitialization      "edge_detect_init(gcb,edge,polarity);"
	      MaskDisplay	      "plot(xin,0.5+yin{edge}*0.2)\nplot(xout,"
"0.5+yout{edge}*0.2*(3-2*polarity))\n"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "normalized"
	      MaskValueString	      "Rising|Active High|floor([0.5:0.5:5])*0"
".08|{[-1,-1,1,1,1,1,1,1,1,1],[1,1,-1,-1,-1,-1,-1,-1,-1,-1],[-1,-1,1,1,1,1,-1,"
"-1,-1,-1]}|1-floor([5:-0.5:0.5])*0.08|{[-1,-1,1,1,-1,-1,-1,-1,-1,-1],[-1,-1,1"
",1,-1,-1,-1,-1,-1,-1],[-1,-1,1,1,-1,-1,1,1,-1,-1]}"
	      MaskTabNameString	      ",,,,,"
	      System {
		Name			"edge_detect"
		Location		[433, 403, 1041, 568]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "in"
		  Position		  [50, 53, 80, 67]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [180, 72, 225, 88]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [180, 52, 225, 68]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "edge_op"
		  Ports			  [2, 1]
		  Position		  [275, 48, 320, 92]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "NOR"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "out"
		  Position		  [380, 63, 410, 77]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  DstBlock		  "edge_op"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "in"
		  SrcPort		  1
		  Points		  [0, 0; 40, 0]
		  Branch {
		    Points		    [0, 20]
		    DstBlock		    "Delay"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "edge_op"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  DstBlock		  "edge_op"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [525, 18, 555, 32]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dv"
	      Position		      [530, 153, 560, 167]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "bit_slicer"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "bit_slicer"
	      SrcPort		      2
	      DstBlock		      "Mux"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "bit_slicer"
	      SrcPort		      3
	      DstBlock		      "Mux"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "bit_slicer"
	      SrcPort		      4
	      DstBlock		      "Mux"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "bit_slicer"
	      SrcPort		      5
	      DstBlock		      "Mux"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "bit_slicer"
	      SrcPort		      6
	      DstBlock		      "Mux"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "bit_slicer"
	      SrcPort		      7
	      DstBlock		      "Mux"
	      DstPort		      8
	    }
	    Line {
	      SrcBlock		      "bit_slicer"
	      SrcPort		      8
	      DstBlock		      "Mux"
	      DstPort		      9
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      DstBlock		      "bit_slicer"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Register2"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      DstBlock		      "Relational"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "sync_in"
	      SrcPort		      1
	      DstBlock		      "edge_detect"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant2"
	      SrcPort		      1
	      DstBlock		      "Relational"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "edge_detect"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		DstBlock		"Counter"
		DstPort			1
	      }
	      Branch {
		Points			[0, -85]
		Branch {
		  DstBlock		  "Register2"
		  DstPort		  2
		}
		Branch {
		  Points		  [0, -70]
		  DstBlock		  "Delay"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Relational"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "dv"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From"
	      SrcPort		      1
	      DstBlock		      "Register2"
	      DstPort		      1
	    }
	    Annotation {
	      Name		      "This dvgen block generates a dv signal "
"based on sync_in's rising\nedge and the value of ds_sel (downsample select), "
"which is taken\nfrom a global goto tag.  ds_sel can range from 0 to 7.  The d"
"v\nsignal will be asserted for one cycle every 2^ds_sel cycles starting\nwith"
" the first cycle after sync_out's rising edge.  Note that sync_in\nmay be one"
" or many cycles wide, but it should probably be no\nwider than 2^ds_sel cycle"
"s for typical usage.  sync_out is always\none cycle wide (corresponding to th"
"e first active cycle of sync_in)."
	      Position		      [42, 398]
	      HorizontalAlignment     "left"
	      DropShadow	      on
	    }
	    Annotation {
	      Name		      "== Example Timing Diagrams ==\n\n------"
"-  ds_sel == 0  -------\nsync_in : .S................\nsync_out : ....S......"
".......\ndv : 111111111111111111\n\n-------  ds_sel == 1  -------\nsync_in : "
".S................\nsync_out : ....S.............\ndv : XXXX1.1.1.1.1.1.1.\n"
"\n-------  ds_sel == 2  -------\nsync_in : .SSSS.............\nsync_out : ..."
".S.............\ndv : XXXX1...1...1...1."
	      Position		      [665, 335]
	      HorizontalAlignment     "right"
	      DropShadow	      on
	      FontName		      "Courier New"
	      FontSize		      12
	    }
	    Annotation {
	      Name		      "Only honor new ds_sel value\non rising "
"edge of sync_in"
	      Position		      [264, 50]
	      DropShadow	      on
	    }
	  }
	}
	Block {
	  BlockType		  From
	  Name			  "reg0_b15_b12_chan_rot"
	  Position		  [30, 268, 90, 282]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "reg0"
	}
	Block {
	  BlockType		  From
	  Name			  "reg0_b17_b16_chan_mode"
	  Position		  [30, 308, 90, 322]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "reg0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "zbt_transpose"
	  Ports			  [8, 8]
	  Position		  [360, 85, 435, 425]
	  SourceBlock		  "xbsIndex_r3/Black Box"
	  SourceType		  "Xilinx Blackbox Block"
	  init_code		  "zbt_transpose_config"
	  sim_method		  "Inactive"
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "out0"
	  Position		  [460, 108, 490, 122]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "out1"
	  Position		  [460, 148, 490, 162]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "out2"
	  Position		  [460, 188, 490, 202]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "out3"
	  Position		  [460, 228, 490, 242]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync0"
	  Position		  [460, 268, 490, 282]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync1"
	  Position		  [460, 308, 490, 322]
	  Port			  "6"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync2"
	  Position		  [460, 348, 490, 362]
	  Port			  "7"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync3"
	  Position		  [460, 388, 490, 402]
	  Port			  "8"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "zbt_transpose"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "out0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "in0	"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Delay3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "zbt_transpose"
	  SrcPort		  2
	  Points		  [0, 0]
	  DstBlock		  "out1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "in1"
	  SrcPort		  1
	  DstBlock		  "Delay2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "zbt_transpose"
	  SrcPort		  3
	  Points		  [0, 0]
	  DstBlock		  "out2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "zbt_transpose"
	  SrcPort		  4
	  Points		  [0, 0]
	  DstBlock		  "out3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "in2"
	  SrcPort		  1
	  DstBlock		  "Delay1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "zbt_transpose"
	  SrcPort		  5
	  Points		  [0, 0]
	  DstBlock		  "sync0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "in3"
	  SrcPort		  1
	  DstBlock		  "Delay7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "zbt_transpose"
	  SrcPort		  6
	  Points		  [0, 0]
	  DstBlock		  "sync1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "zbt_transpose"
	  SrcPort		  7
	  Points		  [0, 0]
	  DstBlock		  "sync2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "zbt_transpose"
	  SrcPort		  8
	  Points		  [0, 0]
	  DstBlock		  "sync3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reg0_b15_b12_chan_rot"
	  SrcPort		  1
	  DstBlock		  "b15_b12"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reg0_b17_b16_chan_mode"
	  SrcPort		  1
	  DstBlock		  "b17_b16"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "b15_b12"
	  SrcPort		  1
	  DstBlock		  "zbt_transpose"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "b17_b16"
	  SrcPort		  1
	  DstBlock		  "zbt_transpose"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "Delay7"
	  SrcPort		  1
	  DstBlock		  "zbt_transpose"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Delay1"
	  SrcPort		  1
	  DstBlock		  "zbt_transpose"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Delay2"
	  SrcPort		  1
	  DstBlock		  "zbt_transpose"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Delay3"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "zbt_transpose"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "dvgen"
	  SrcPort		  1
	  DstBlock		  "zbt_transpose"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "dvgen"
	  SrcPort		  2
	  Points		  [0, 5]
	  DstBlock		  "zbt_transpose"
	  DstPort		  8
	}
	Line {
	  SrcBlock		  "sync_in"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "dvgen"
	  DstPort		  1
	}
	Annotation {
	  Name			  "Input Marble Listing:\n\nin0: 1024 sp x (C1"
" C0 A1 A0)\nin1: 1024 sp x (D0 D1 B0 B1)\nin2: 1024 sp x (C3 C2 A3 A2)\nin3: "
"1024 sp x (D2 D3 B2 B3)\n\nNQ = 256 samples\n\nN=Antenna\nQ=Spectral quarter"
"\n\nEach quarter is in bit\nreversed channel order."
	  Position		  [86, 129]
	  DropShadow		  on
	}
	Annotation {
	  Name			  "Output Marble Listing:\n\nout0: 256 ch x (D"
"0 C0 B0 A0)\nout1: 256 ch x (C1 D1 A1 B1)\nout2: 256 ch x (D2 C2 B2 A2)\nout3"
": 256 ch x (C3 D3 A3 B3)\n\nNQ = 1024 samples\n\nN=Antenna\nQ=Spectral quarte"
"r\n\nEach quarter is in\nnormal channel order."
	  Position		  [611, 149]
	  DropShadow		  on
	}
	Annotation {
	  Name			  "Bits 15 to 12 of reg0\nspecify the channel "
"rotation\nto be used to permute the\noutput order to corner turner. "
	  Position		  [105, 369]
	  DropShadow		  on
	}
      }
    }
    Line {
      SrcBlock		      "pfb8"
      SrcPort		      1
      DstBlock		      "bitsel"
      DstPort		      1
    }
    Line {
      SrcBlock		      "pfb8"
      SrcPort		      2
      DstBlock		      "bitsel"
      DstPort		      2
    }
    Line {
      SrcBlock		      "pfb8"
      SrcPort		      3
      DstBlock		      "bitsel"
      DstPort		      3
    }
    Line {
      SrcBlock		      "pfb8"
      SrcPort		      4
      DstBlock		      "bitsel"
      DstPort		      4
    }
    Line {
      SrcBlock		      "pfb8"
      SrcPort		      5
      DstBlock		      "bitsel"
      DstPort		      5
    }
    Line {
      SrcBlock		      "pfb8"
      SrcPort		      6
      DstBlock		      "bitsel"
      DstPort		      6
    }
    Line {
      SrcBlock		      "pfb8"
      SrcPort		      7
      DstBlock		      "bitsel"
      DstPort		      7
    }
    Line {
      SrcBlock		      "pfb8"
      SrcPort		      8
      DstBlock		      "bitsel"
      DstPort		      8
    }
    Line {
      SrcBlock		      "pfb8"
      SrcPort		      9
      DstBlock		      "bitsel"
      DstPort		      9
    }
    Line {
      SrcBlock		      "bitsel"
      SrcPort		      1
      DstBlock		      "ct4"
      DstPort		      1
    }
    Line {
      SrcBlock		      "ct4"
      SrcPort		      1
      DstBlock		      "zbt_transpose"
      DstPort		      1
    }
    Line {
      SrcBlock		      "ct4"
      SrcPort		      2
      DstBlock		      "zbt_transpose"
      DstPort		      2
    }
    Line {
      SrcBlock		      "ct4"
      SrcPort		      3
      DstBlock		      "zbt_transpose"
      DstPort		      3
    }
    Line {
      SrcBlock		      "ct4"
      SrcPort		      4
      DstBlock		      "zbt_transpose"
      DstPort		      4
    }
    Line {
      SrcBlock		      "ct4"
      SrcPort		      5
      DstBlock		      "zbt_transpose"
      DstPort		      5
    }
    Line {
      SrcBlock		      "zbt_transpose"
      SrcPort		      1
      DstBlock		      "bank0_out"
      DstPort		      1
    }
    Line {
      SrcBlock		      "zbt_transpose"
      SrcPort		      2
      DstBlock		      "bank1_out"
      DstPort		      1
    }
    Line {
      SrcBlock		      "zbt_transpose"
      SrcPort		      3
      DstBlock		      "bank2_out"
      DstPort		      1
    }
    Line {
      SrcBlock		      "zbt_transpose"
      SrcPort		      4
      DstBlock		      "bank3_out"
      DstPort		      1
    }
    Line {
      SrcBlock		      "zbt_transpose"
      SrcPort		      5
      DstBlock		      "sync0_out"
      DstPort		      1
    }
    Line {
      SrcBlock		      "zbt_transpose"
      SrcPort		      6
      DstBlock		      "sync1_out"
      DstPort		      1
    }
    Line {
      SrcBlock		      "zbt_transpose"
      SrcPort		      7
      DstBlock		      "sync2_out"
      DstPort		      1
    }
    Line {
      SrcBlock		      "zbt_transpose"
      SrcPort		      8
      DstBlock		      "sync3_out"
      DstPort		      1
    }
    Line {
      SrcBlock		      "bitsel"
      SrcPort		      2
      DstBlock		      "ct4"
      DstPort		      2
    }
    Line {
      SrcBlock		      "bitsel"
      SrcPort		      3
      DstBlock		      "ct4"
      DstPort		      3
    }
    Line {
      SrcBlock		      "bitsel"
      SrcPort		      4
      DstBlock		      "ct4"
      DstPort		      4
    }
    Line {
      SrcBlock		      "bitsel"
      SrcPort		      5
      DstBlock		      "ct4"
      DstPort		      5
    }
    Line {
      SrcBlock		      "bitsel"
      SrcPort		      6
      DstBlock		      "ct4"
      DstPort		      6
    }
    Line {
      SrcBlock		      "bitsel"
      SrcPort		      7
      DstBlock		      "ct4"
      DstPort		      7
    }
    Line {
      SrcBlock		      "bitsel"
      SrcPort		      8
      DstBlock		      "ct4"
      DstPort		      8
    }
    Line {
      SrcBlock		      "bitsel"
      SrcPort		      9
      DstBlock		      "ct4"
      DstPort		      9
    }
    Line {
      SrcBlock		      "bank0_out"
      SrcPort		      1
      DstBlock		      "Terminator"
      DstPort		      1
    }
    Line {
      SrcBlock		      "bank1_out"
      SrcPort		      1
      DstBlock		      "Terminator2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "bank2_out"
      SrcPort		      1
      DstBlock		      "Terminator4"
      DstPort		      1
    }
    Line {
      SrcBlock		      "bank3_out"
      SrcPort		      1
      DstBlock		      "Terminator6"
      DstPort		      1
    }
    Line {
      SrcBlock		      "sync0_out"
      SrcPort		      1
      DstBlock		      "Terminator8"
      DstPort		      1
    }
    Line {
      SrcBlock		      "sync1_out"
      SrcPort		      1
      DstBlock		      "Terminator10"
      DstPort		      1
    }
    Line {
      SrcBlock		      "sync2_out"
      SrcPort		      1
      DstBlock		      "Terminator12"
      DstPort		      1
    }
    Line {
      SrcBlock		      "sync3_out"
      SrcPort		      1
      DstBlock		      "Terminator14"
      DstPort		      1
    }
    Line {
      Name		      "Ax,Ay,Bx,By"
      Labels		      [0, 0]
      SrcBlock		      "xaui"
      SrcPort		      1
      DstBlock		      "downsample"
      DstPort		      1
    }
    Line {
      Name		      "Cx,Cy,Dx,Dy"
      Labels		      [0, 0]
      SrcBlock		      "xaui"
      SrcPort		      2
      DstBlock		      "downsample"
      DstPort		      2
    }
    Line {
      SrcBlock		      "xaui"
      SrcPort		      3
      DstBlock		      "downsample"
      DstPort		      3
    }
    Line {
      SrcBlock		      "downsample"
      SrcPort		      1
      DstBlock		      "pfb8"
      DstPort		      1
    }
    Line {
      SrcBlock		      "downsample"
      SrcPort		      2
      DstBlock		      "pfb8"
      DstPort		      2
    }
    Line {
      SrcBlock		      "downsample"
      SrcPort		      3
      DstBlock		      "pfb8"
      DstPort		      3
    }
  }
}
MatData {
  NumRecords		  9
  DataRecord {
    Tag			    DataTag8
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
"0     0         0    $    &5D9V5?9&5T96-T7VEN:70.    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            / _#@   #@    &    \" "
"    8         !0    @    !     0    $         \"0    @           #P/P"
  }
  DataRecord {
    Tag			    DataTag7
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
"0     0         0    $    &5D9V5?9&5T96-T7VEN:70.    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            / _#@   #@    &    \" "
"    8         !0    @    !     0    $         \"0    @           #P/P"
  }
  DataRecord {
    Tag			    DataTag6
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
"0     0         0    $    &5D9V5?9&5T96-T7VEN:70.    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            / _#@   #@    &    \" "
"    8         !0    @    !     0    $         \"0    @           #P/P"
  }
  DataRecord {
    Tag			    DataTag5
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
"0     0         0    $    &5D9V5?9&5T96-T7VEN:70.    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            / _#@   #@    &    \" "
"    8         !0    @    !     0    $         \"0    @           #P/P"
  }
  DataRecord {
    Tag			    DataTag4
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
"0     0         0    $    &5D9V5?9&5T96-T7VEN:70.    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            / _#@   #@    &    \" "
"    8         !0    @    !     0    $         \"0    @           #P/P"
  }
  DataRecord {
    Tag			    DataTag3
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag2
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @               "
  }
  DataRecord {
    Tag			    DataTag1
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
"0     0         0    $    &5D9V5?9&5T96-T7VEN:70.    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            / _#@   #@    &    \" "
"    8         !0    @    !     0    $         \"0    @           #P/P"
  }
  DataRecord {
    Tag			    DataTag0
    Data		    "  %)30     .    .!$   8    (     @         %    "
"\"     $    !     0         %  0 !@    $    ,    <V%V960 =V]R:P        X   !P"
"\"   !@    @    \"          4    (     0    $    !          4 !  ,     0   !@"
"   !S:&%R960       !C;VUP:6QA=&EO;@ .    @ ,   8    (     @         %    \"  "
"   $    !     0         %  0 $P    $   \"%    8V]M<&EL871I;VX          &-O;7!"
"I;&%T:6]N7VQU=     !S:6UU;&EN:U]P97)I;V0     :6YC<E]N971L:7-T         '1R:6U?"
"=F)I=',           !D8FQ?;W9R9               9&5P<F5C871E9%]C;VYT<F]L      X  "
"  X    !@    @    $          4    (     0    <    !         !     '    =&%R9V"
"5T,0 .    , $   8    (     @         %    \"     $    !     0         %  0 !P"
"    $    .    :V5Y<P   '9A;'5E<P    X   !P    !@    @    !          4    (   "
"  0    $    !          X   !     !@    @    $          4    (     0    L    !"
"         !     +    2$1,($YE=&QI<W0       X   !H    !@    @    !          4  "
"  (     0    $    !          X    X    !@    @    $          4    (     0    "
"<    !         !     '    =&%R9V5T,0 .    ,     8    (    !          %    \" "
"    $    !     0         0  $ ,0    X    P    !@    @    $          4    (   "
"  0    ,    !         !   P!O9F8 #@   $@    &    \"     0         !0    @    "
"!    %P    $         $    !<   !%=F5R>7=H97)E(&EN(%-U8E-Y<W1E;0 .    2     8 "
"   (    !          %    \"     $    8     0         0    &    $%C8V]R9&EN9R!T"
";R!\";&]C:R!-87-K<PX    P    !@    @    $          4    (     0    ,    !    "
"     !   P!O9F8 #@   ) $   &    \"     (         !0    @    !     0    $     "
"    !0 $  @    !    \"    '1A<F=E=#$ #@   $@$   &    \"     (         !0    @"
"    !     0    $         !0 $ !,    !    ]P   'AI;&EN>&9A;6EL>0        !P87)T"
"                    <W!E960                  '!A8VMA9V4               !S>6YT:"
"&5S:7-?=&]O;       9&ER96-T;W)Y             '1E<W1B96YC:             !S>7-C;&"
"M?<&5R:6]D        8V]R95]G96YE<F%T:6]N     ')U;E]C;W)E9V5N          !E=F%L7V9"
"I96QD            8VQO8VM?;&]C             '-Y;G1H97-I<U]L86YG=6%G90  #@   #@ "
"   &    \"     0         !0    @    !    \"     $         $     @   !6:7)T97@"
"R4 X    X    !@    @    $          4    (     0    <    !         !     '    "
">&,R=G T,  .    ,     8    (    !          %    \"     $    \"     0         "
"0  ( +38   X    X    !@    @    $          4    (     0    8    !         !  "
"   &    9F8Q,34R   .    ,     8    (    !          %    \"     $    #     0  "
"       0  , 6%-4  X   !     !@    @    $          4    (     0    D    !     "
"    !     )    +B]N971L:7-T          X    P    !@    @    $          4    (  "
"   0    ,    !         !   P!O9F8 #@   #     &    \"     0         !0    @   "
" !     P    $         $  # #$P,  .    2     8    (    !          %    \"     "
"$    8     0         0    &    $%C8V]R9&EN9R!T;R!\";&]C:R!-87-K<PX    P    !@"
"    @    $          4    (     0    ,    !         !   P!O9F8 #@   #     &   "
" \"     0         !0    @    !     0    $         $  ! #     .    ,     8    "
"(    !          %    \"                0         0          X    P    !@    @"
"    $          4    (     0    0    !         !  ! !62$1,#@   ' (   &    \"  "
"   (         !0    @    !     0    $         !0 $  P    !    &    '-H87)E9   "
"     &-O;7!I;&%T:6]N  X   \"  P  !@    @    \"          4    (     0    $    "
"!          4 !  3     0   (4   !C;VUP:6QA=&EO;@          8V]M<&EL871I;VY?;'5T"
"     '-I;75L:6YK7W!E<FEO9     !I;F-R7VYE=&QI<W0         =')I;5]V8FET<P       "
"    &1B;%]O=G)D              !D97!R96-A=&5D7V-O;G1R;VP     #@   #@    &    \""
"     0         !0    @    !    !P    $         $     <   !T87)G970Q  X    P 0"
"  !@    @    \"          4    (     0    $    !          4 !  '     0    X   "
"!K97ES    =F%L=65S    #@   '     &    \"     $         !0    @    !     0    "
"$         #@   $     &    \"     0         !0    @    !    \"P    $         $"
"     L   !(1$P@3F5T;&ES=       #@   &@    &    \"     $         !0    @    ! "
"    0    $         #@   #@    &    \"     0         !0    @    !    !P    $  "
"       $     <   !T87)G970Q  X    P    !@    @    $          4    (     0    "
"$    !         !   0 Q    #@   #     &    \"     0         !0    @    !     P"
"    $         $  # &]F9@ .    2     8    (    !          %    \"     $    7  "
"   0         0    %P   $5V97)Y=VAE<F4@:6X@4W5B4WES=&5M  X   !(    !@    @    "
"$          4    (     0   !@    !         !     8    06-C;W)D:6YG('1O($)L;V-K"
"($UA<VMS#@   #     &    \"     0         !0    @    !     P    $         $  #"
" &]F9@ .    D 0   8    (     @         %    \"     $    !     0         %  0 "
"\"     $    (    =&%R9V5T,0 .    2 0   8    (     @         %    \"     $    "
"!     0         %  0 $P    $   #W    >&EL:6YX9F%M:6QY         '!A<G0         "
"          !S<&5E9                   <&%C:V%G90               '-Y;G1H97-I<U]T;"
"V]L      !D:7)E8W1O<GD             =&5S=&)E;F-H             '-Y<V-L:U]P97)I;V"
"0       !C;W)E7V=E;F5R871I;VX     <G5N7V-O<F5G96X          &5V86Q?9FEE;&0    "
"       !C;&]C:U]L;V,             <WEN=&AE<VES7VQA;F=U86=E   .    .     8    ("
"    !          %    \"     $    (     0         0    \"    %9I<G1E>#)0#@   #@"
"    &    \"     0         !0    @    !    !P    $         $     <   !X8S)V<#0"
"P  X    P    !@    @    $          4    (     0    (    !         !   @ M-@  "
"#@   #@    &    \"     0         !0    @    !    !@    $         $     8   !F"
"9C$Q-3(   X    P    !@    @    $          4    (     0    ,    !         !   "
"P!84U0 #@   $     &    \"     0         !0    @    !    \"0    $         $   "
"  D    N+VYE=&QI<W0         #@   #     &    \"     0         !0    @    !    "
" P    $         $  # &]F9@ .    ,     8    (    !          %    \"     $    #"
"     0         0  , ,3 P  X   !(    !@    @    $          4    (     0   !@  "
"  !         !     8    06-C;W)D:6YG('1O($)L;V-K($UA<VMS#@   #     &    \"    "
" 0         !0    @    !     P    $         $  # &]F9@ .    ,     8    (    ! "
"         %    \"     $    !     0         0  $ ,     X    P    !@    @    $  "
"        4    (               !         !          #@   #     &    \"     0   "
"      !0    @    !    !     $         $  $ %9(1$P"
  }
}
