// Verilog Code

module even_odd #parameter (DATA_WIDTH = 8,
                            EVEN  =  1,
                            ODD   =  2) 
                            
                (input [DATA_WIDTH-1 : 0] i_number,
                 output [1:0]             o_even_odd);     // 01 = Even number, 10 = ODD number 

always@ (i_number)
begin
  if (i_number[0] == 0)
      o_even_odd = EVEN;
  else
      o_even_odd = ODD;
end

endmodule

// End of Verilog Code

__________________________________________________________
// C Code

#include<stdio.h>
void main()
{
  int num;
  printf("Enter a number : ");
  scanf ("%d", &num);

  if (num%2 == 0)
    printf("The number, %d is EVEN number.",num);
  else
    printf("The number, %d is ODD number.",num);
}

// End of C Code
