[
    {
        "question_id": 128509465,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Performance Analysis and Optimization: Tracing and Profiling Tools",
            "1": "Architectural Support: Security and Virtualization",
            "2": "Architectural Support: Scheduling and Compilation/Compilers"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -1.6026015281677246,
        "y": -3.2544307708740234
    },
    {
        "question_id": 128509469,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Performance Analysis and Optimization: Hardware Performance Counters"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -6.358750343322754,
        "y": -2.632061719894409
    },
    {
        "question_id": 128509471,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Architectural Support: Security and Virtualization",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Architectural Support: Programming Languages and Software Development"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 6.027689456939697,
        "y": -0.6813036799430847
    },
    {
        "question_id": 128509473,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Architectural Support: Security and Virtualization",
            "1": "Architectural Support: Programming Languages and Software Development",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 5.87405252456665,
        "y": -0.7659772634506226
    },
    {
        "question_id": 128509475,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling",
            "1": "Processor Architecture: Prediction and Speculation",
            "2": "Modeling and Simulation: Analytical Modeling"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -7.004030704498291,
        "y": 2.3767852783203125
    },
    {
        "question_id": 128509483,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Memory Systems: Caching",
            "2": "Architectural Support: Security and Virtualization"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -9.879066467285156,
        "y": -2.034543991088867
    },
    {
        "question_id": 128509489,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: Non-Volatile/Persistent Memory",
            "1": "Memory Systems: DRAM",
            "2": "Memory Systems: Memory Hierarchy"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 1,
        "gpt-4o": 0,
        "x": 1.789433479309082,
        "y": -1.9029653072357178
    },
    {
        "question_id": 128509491,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: DRAM",
            "1": "Circuits: 3D Integration",
            "2": "IP Design and Manufacturing: Packaging and Integration Technologies"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": 0.4917756915092468,
        "y": -5.4823527336120605
    },
    {
        "question_id": 128509495,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: Non-Volatile/Persistent Memory",
            "1": "Memory Systems: DRAM",
            "2": "Memory Systems: Caching"
        },
        "claude-3.5": 0,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": 2.6491265296936035,
        "y": 0.44158220291137695
    },
    {
        "question_id": 128509497,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Performance Analysis and Optimization: Workload Characterization and Optimization",
            "1": "Computing Domains and Workloads: Cloud and Datacenter Computing",
            "2": "Computing Domains and Workloads: Power-Aware and Energy-Efficient Computing"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 1,
        "gpt-4o": 0,
        "x": 7.124466896057129,
        "y": -4.545718193054199
    },
    {
        "question_id": 128509501,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: Caching",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Memory Systems: DRAM"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -0.4123303294181824,
        "y": -5.461522102355957
    },
    {
        "question_id": 128509503,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: Non-Volatile/Persistent Memory",
            "1": "Memory Systems: DRAM",
            "2": "Memory Systems: Memory Hierarchy"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 3.8154211044311523,
        "y": -0.0873938798904419
    },
    {
        "question_id": 128509507,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Memory Systems: DRAM",
            "2": "Memory Systems: Caching"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": 8.133525848388672,
        "y": -3.7580294609069824
    },
    {
        "question_id": 128509511,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Computing Domains and Workloads: Augmented and Virtual Reality (AR/VR)",
            "1": "Computing Domains and Workloads: Multimedia, Graphics, and Gaming",
            "2": "Graphics Processing Unit (GPU) Architecture"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": -0.17190209031105042,
        "y": -1.9421639442443848
    },
    {
        "question_id": 128509513,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Hardware Accelerator Architectures",
            "2": "Reconfigurable Architectures (FPGA / CGRA)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -3.646127223968506,
        "y": 0.19093452394008636
    },
    {
        "question_id": 128509515,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: Memory Bandwidth",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Memory Systems: Processing In-/Near-Memory"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 5.470381736755371,
        "y": -0.296646386384964
    },
    {
        "question_id": 128509519,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Chiplet Architectures",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -6.1352314949035645,
        "y": 0.6071509718894958
    },
    {
        "question_id": 128509521,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Memory Systems: Memory Bandwidth",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -6.5918049812316895,
        "y": 0.1812995821237564
    },
    {
        "question_id": 128509523,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Architectural Support: Security and Virtualization",
            "2": "Architectural Support: Interfacing with Accelerators"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -5.180312156677246,
        "y": 2.432267427444458
    },
    {
        "question_id": 128509525,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -8.343938827514648,
        "y": -1.8137972354888916
    },
    {
        "question_id": 128509531,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: Processing In-/Near-Memory",
            "1": "Interconnection Networks: Network Bandwidth",
            "2": "Storage Systems: In-/Near-Storage Processing"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 2.892136573791504,
        "y": 3.9275412559509277
    },
    {
        "question_id": 128509535,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Performance Analysis and Optimization: Workload Characterization and Optimization",
            "1": "Computing Domains and Workloads: Cloud and Datacenter Computing",
            "2": "Computing Domains and Workloads: High-Performance Computing (HPC)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -5.130477428436279,
        "y": 5.69749116897583
    },
    {
        "question_id": 128509539,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Computing Domains and Workloads: Cloud and Datacenter Computing",
            "1": "Performance Analysis and Optimization: Workload Characterization and Optimization",
            "2": "Computing Domains and Workloads: Blockchain and Cryptocurrencies"
        },
        "claude-3.5": "NA",
        "gemini-1.5": "NA",
        "gemma-2-2b": "NA",
        "gemma-2-9b": "NA",
        "gemma-2-27b": "NA",
        "llama-3.2-1b": "NA",
        "llama-3.2-3b": "NA",
        "llama-3.1-8b": "NA",
        "llama-3.1-70b": "NA",
        "mistral-7b": "NA",
        "gpt-4o": "NA",
        "x": -4.956839084625244,
        "y": 5.7242889404296875
    },
    {
        "question_id": 128509541,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Performance Analysis and Optimization: Workload Characterization and Optimization",
            "1": "Computing Domains and Workloads: Cloud and Datacenter Computing",
            "2": "Computing Domains and Workloads: High-Performance Computing (HPC)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -5.406542778015137,
        "y": 5.928843021392822
    },
    {
        "question_id": 128509543,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Modeling and Simulation: Analytical Modeling",
            "1": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling",
            "2": "Modeling and Simulation: Statistical Approaches"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -7.075011253356934,
        "y": 6.925666809082031
    },
    {
        "question_id": 128509545,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Prediction and Speculation",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -9.125019073486328,
        "y": -2.873971939086914
    },
    {
        "question_id": 128509555,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling",
            "1": "Performance Analysis and Optimization: Tracing and Profiling Tools",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -5.156931400299072,
        "y": -0.20335868000984192
    },
    {
        "question_id": 128509557,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling",
            "1": "Architectural Support: Security and Virtualization",
            "2": "Architectural Support: Approximate Computing"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -6.301584720611572,
        "y": 1.2094007730484009
    },
    {
        "question_id": 128515316,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Multicore and Multiprocessor Systems",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Hardware Accelerator Architectures"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -5.194157123565674,
        "y": 2.347768783569336
    },
    {
        "question_id": 128515320,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Architectural Support: Interfacing with Accelerators",
            "1": "Processor Architecture: Prediction and Speculation",
            "2": "Memory Systems: Memory Bandwidth"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -3.566927671432495,
        "y": 0.7621883153915405
    },
    {
        "question_id": 128515322,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: Caching",
            "1": "Memory Systems: Processing In-/Near-Memory",
            "2": "Memory Systems: Memory Hierarchy"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 5.630167007446289,
        "y": 0.06656921654939651
    },
    {
        "question_id": 128515324,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Chiplet Architectures",
            "1": "Processor Architecture: Multicore and Multiprocessor Systems",
            "2": "Reconfigurable Architectures (FPGA / CGRA)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 1.4352673292160034,
        "y": -2.1258468627929688
    },
    {
        "question_id": 128515326,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Processor Architecture: Multicore and Multiprocessor Systems",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 1.2037901878356934,
        "y": -3.780513286590576
    },
    {
        "question_id": 128515330,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: Processing In-/Near-Memory",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -5.972568511962891,
        "y": 1.8872039318084717
    },
    {
        "question_id": 128515334,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Electronic Design Automation (EDA)",
            "1": "Computing Domains and Workloads: Scientific Computing and Simulations",
            "2": "Modeling and Simulation: Analytical Modeling"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": -5.501976013183594,
        "y": 3.2862846851348877
    },
    {
        "question_id": 128515336,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Computing Domains and Workloads: High-Performance Computing (HPC)",
            "1": "Computing Domains and Workloads: Scientific Computing and Simulations",
            "2": "Computing Domains and Workloads: Multimedia, Graphics, and Gaming"
        },
        "claude-3.5": 0,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -0.9962906837463379,
        "y": -0.5126073360443115
    },
    {
        "question_id": 128515340,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Emerging Architectures: Quantum Computing Architectures",
            "1": "Architectural Support: Approximate Computing",
            "2": "Circuits: 3D Integration"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 3.2270705699920654,
        "y": 11.344225883483887
    },
    {
        "question_id": 128515342,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Emerging Architectures: Quantum Computing Architectures",
            "1": "Circuits: 3D Integration",
            "2": "Graphics Processing Unit (GPU) Architecture"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 3.517080783843994,
        "y": 11.475929260253906
    },
    {
        "question_id": 128515344,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Emerging Architectures: Quantum Computing Architectures",
            "1": "Circuits: Wireless, RF, and Optical Devices and Systems",
            "2": "Circuits: Emerging and Novel Technologies and Devices"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 3.4919798374176025,
        "y": 11.480592727661133
    },
    {
        "question_id": 128515346,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Emerging Architectures: Quantum Computing Architectures",
            "1": "Architectural Support: Interfacing with Accelerators",
            "2": "Computing Domains and Workloads: Security and Privacy-Preserving Computing"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 2.807461738586426,
        "y": 11.358552932739258
    },
    {
        "question_id": 128515348,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Emerging Architectures: Quantum Computing Architectures",
            "1": "Circuits: Wireless, RF, and Optical Devices and Systems",
            "2": "Circuits: Emerging and Novel Technologies and Devices"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 3.4646644592285156,
        "y": 11.163034439086914
    },
    {
        "question_id": 128515350,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Emerging Architectures: Quantum Computing Architectures",
            "1": "Circuits: 3D Integration",
            "2": "Interconnection Networks: Topology"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 3.4809248447418213,
        "y": 11.291746139526367
    },
    {
        "question_id": 128515352,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Emerging Architectures: Quantum Computing Architectures",
            "1": "Architectural Support: Programming Languages and Software Development",
            "2": "Architectural Support: Approximate Computing"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 1.9771045446395874,
        "y": 11.858651161193848
    },
    {
        "question_id": 128515354,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Emerging Architectures: Quantum Computing Architectures",
            "1": "Interconnection Networks: Topology",
            "2": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 0,
        "x": 3.02996826171875,
        "y": 11.366992950439453
    },
    {
        "question_id": 128515358,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Emerging Architectures: Quantum Computing Architectures",
            "1": "Computing Domains and Workloads: Artificial Intelligence (AI), Deep Learning (DL), and Machine Learning (ML)",
            "2": "Computing Domains and Workloads: Security and Privacy-Preserving Computing"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 3.7452526092529297,
        "y": 11.588343620300293
    },
    {
        "question_id": 128515360,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Emerging Architectures: Quantum Computing Architectures",
            "1": "Interconnection Networks: Topology",
            "2": "Circuits: 3D Integration"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 3.6597609519958496,
        "y": 11.154223442077637
    },
    {
        "question_id": 128515364,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: Caching",
            "1": "Computing Domains and Workloads: Security and Privacy-Preserving Computing",
            "2": "Architectural Support: Programming Languages and Software Development"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -1.1778532266616821,
        "y": 5.471590995788574
    },
    {
        "question_id": 128515366,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: Processing In-/Near-Memory",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Memory Systems: Memory Hierarchy"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 9.577970504760742,
        "y": -2.7798712253570557
    },
    {
        "question_id": 128515368,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: DRAM",
            "1": "Memory Systems: Memory Bandwidth",
            "2": "Memory Systems: Processing In-/Near-Memory"
        },
        "claude-3.5": "NA",
        "gemini-1.5": "NA",
        "gemma-2-2b": "NA",
        "gemma-2-9b": "NA",
        "gemma-2-27b": "NA",
        "llama-3.2-1b": "NA",
        "llama-3.2-3b": "NA",
        "llama-3.1-8b": "NA",
        "llama-3.1-70b": "NA",
        "mistral-7b": "NA",
        "gpt-4o": "NA",
        "x": 0.9012834429740906,
        "y": -5.42220401763916
    },
    {
        "question_id": 128515370,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: DRAM",
            "1": "Memory Systems: Processing In-/Near-Memory",
            "2": "Memory Systems: Memory Bandwidth"
        },
        "claude-3.5": 0,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 1.178396224975586,
        "y": -5.631906032562256
    },
    {
        "question_id": 128515372,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: DRAM",
            "1": "Memory Systems: Memory Bandwidth",
            "2": "Memory Systems: Memory Hierarchy"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -0.9106274843215942,
        "y": -4.226717472076416
    },
    {
        "question_id": 128515374,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: DRAM",
            "1": "Memory Systems: Non-Volatile/Persistent Memory",
            "2": "Memory Systems: Memory Hierarchy"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": 1.346848964691162,
        "y": -5.807171821594238
    },
    {
        "question_id": 128515376,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Computing Domains and Workloads: Cloud and Datacenter Computing",
            "1": "Memory Systems: Memory Bandwidth",
            "2": "Memory Systems: DRAM"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 6.67067289352417,
        "y": 1.6660513877868652
    },
    {
        "question_id": 128515378,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: Memory Bandwidth",
            "1": "Interconnection Networks: Network Bandwidth",
            "2": "Interconnection Networks: Buses, Switches and MultiPorts"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 5.566030502319336,
        "y": 1.1873791217803955
    },
    {
        "question_id": 128515384,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Modeling and Simulation: Analytical Modeling",
            "1": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling",
            "2": "Modeling and Simulation: Statistical Approaches"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -5.30336856842041,
        "y": 1.5338832139968872
    },
    {
        "question_id": 128515392,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Chiplet Architectures",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Architectural Support: Interfacing with Accelerators"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -9.691240310668945,
        "y": -2.0145955085754395
    },
    {
        "question_id": 128515396,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Architectural Support: Interfacing with Accelerators",
            "1": "Architectural Support: Security and Virtualization",
            "2": "Hardware Accelerator Architectures"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 2.5880231857299805,
        "y": -3.3879804611206055
    },
    {
        "question_id": 128515402,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Memory Systems: Caching",
            "2": "Architectural Support: Approximate Computing"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 5.426783561706543,
        "y": 0.3542712926864624
    },
    {
        "question_id": 128515404,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: DRAM",
            "1": "Memory Systems: Caching",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": 4.533414840698242,
        "y": 0.16793298721313477
    },
    {
        "question_id": 128515408,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: Caching",
            "1": "Memory Systems: Memory Hierarchy",
            "2": "Memory Systems: Processing In-/Near-Memory"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 4.702653884887695,
        "y": -0.8292178511619568
    },
    {
        "question_id": 128515412,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Architectural Support: Approximate Computing",
            "2": "Chiplet Architectures"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -6.913327217102051,
        "y": 0.1352596879005432
    },
    {
        "question_id": 128515414,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Computing Domains and Workloads: Power-Aware and Energy-Efficient Computing",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Computing Domains and Workloads: Embedded and Mobile Computing"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -8.850855827331543,
        "y": -0.8521152138710022
    },
    {
        "question_id": 128515418,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Memory Systems: DRAM"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -6.479824066162109,
        "y": -0.13654577732086182
    },
    {
        "question_id": 128515420,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Computing Domains and Workloads: Power-Aware and Energy-Efficient Computing",
            "1": "Performance Analysis and Optimization: Hardware Performance Counters",
            "2": "Processor Architecture: Multicore and Multiprocessor Systems"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 3.2949743270874023,
        "y": -3.275930166244507
    },
    {
        "question_id": 128515426,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Circuits: 3D Integration",
            "2": "Architectural Support: Approximate Computing"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -6.928847312927246,
        "y": 0.16887523233890533
    },
    {
        "question_id": 128515436,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: Non-Volatile/Persistent Memory",
            "1": "Memory Systems: Processing In-/Near-Memory",
            "2": "Memory Systems: Caching"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 8.933359146118164,
        "y": -4.788634300231934
    },
    {
        "question_id": 128515438,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: Processing In-/Near-Memory",
            "1": "Memory Systems: Non-Volatile/Persistent Memory",
            "2": "Memory Systems: Caching"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 6.054098606109619,
        "y": 1.9939162731170654
    },
    {
        "question_id": 128515440,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: Non-Volatile/Persistent Memory",
            "1": "Memory Systems: Processing In-/Near-Memory",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": -3.329334259033203,
        "y": 2.506993293762207
    },
    {
        "question_id": 128515442,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Prediction and Speculation",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -5.5634565353393555,
        "y": -1.3086323738098145
    },
    {
        "question_id": 128515444,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Architectural Support: Security and Virtualization",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -5.1045613288879395,
        "y": -0.14733067154884338
    },
    {
        "question_id": 128515446,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Prediction and Speculation",
            "1": "Architectural Support: Programming Languages and Software Development",
            "2": "Architectural Support: Approximate Computing"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": -2.0981152057647705,
        "y": 6.728017330169678
    },
    {
        "question_id": 128515448,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: Processing In-/Near-Memory",
            "1": "Storage Systems: In-/Near-Storage Processing",
            "2": "Memory Systems: Non-Volatile/Persistent Memory"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -1.4690603017807007,
        "y": 10.497414588928223
    },
    {
        "question_id": 128515450,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: Processing In-/Near-Memory",
            "1": "Memory Systems: Non-Volatile/Persistent Memory",
            "2": "Memory Systems: Memory Hierarchy"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 9.125337600708008,
        "y": -2.108729124069214
    },
    {
        "question_id": 128515452,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Memory Systems: Processing In-/Near-Memory",
            "2": "Memory Systems: DRAM"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.677266597747803,
        "y": 0.31092581152915955
    },
    {
        "question_id": 128515454,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: Non-Volatile/Persistent Memory",
            "1": "Memory Systems: Processing In-/Near-Memory",
            "2": "Storage Systems: In-/Near-Storage Processing"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -1.8571867942810059,
        "y": 9.402549743652344
    },
    {
        "question_id": 128515456,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Architectural Support: Security and Virtualization",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -8.078338623046875,
        "y": -1.5149807929992676
    },
    {
        "question_id": 128515458,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: Processing In-/Near-Memory",
            "1": "Processor Architecture: Prediction and Speculation",
            "2": "Memory Systems: Caching"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -3.2796332836151123,
        "y": 2.402149200439453
    },
    {
        "question_id": 128884066,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Interconnection Networks: Topology",
            "1": "Memory Systems: DRAM",
            "2": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 1.777184009552002,
        "y": 2.2377469539642334
    },
    {
        "question_id": 128884070,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Computing Domains and Workloads: Artificial Intelligence (AI), Deep Learning (DL), and Machine Learning (ML)",
            "1": "Computing Domains and Workloads: Cloud and Datacenter Computing",
            "2": "Architectural Support: Approximate Computing"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 2.0048983097076416,
        "y": 3.180353879928589
    },
    {
        "question_id": 128884072,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Architectural Support: Approximate Computing",
            "1": "Reconfigurable Architectures (FPGA / CGRA)",
            "2": "Architectural Support: Interfacing with Accelerators"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": -2.0150585174560547,
        "y": 2.2825846672058105
    },
    {
        "question_id": 128884076,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Architectural Support: Approximate Computing",
            "1": "Computing Domains and Workloads: Artificial Intelligence (AI), Deep Learning (DL), and Machine Learning (ML)",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 1.9262667894363403,
        "y": 3.0866963863372803
    },
    {
        "question_id": 128884086,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Hardware Accelerator Architectures",
            "1": "Computing Domains and Workloads: Artificial Intelligence (AI), Deep Learning (DL), and Machine Learning (ML)",
            "2": "Reconfigurable Architectures (FPGA / CGRA)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -0.4862020015716553,
        "y": 1.9696991443634033
    },
    {
        "question_id": 128884088,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Reconfigurable Architectures (FPGA / CGRA)",
            "1": "Hardware Accelerator Architectures",
            "2": "Computing Domains and Workloads: Artificial Intelligence (AI), Deep Learning (DL), and Machine Learning (ML)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.982619762420654,
        "y": 1.8527090549468994
    },
    {
        "question_id": 128884090,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Architectural Support: Scheduling and Compilation/Compilers",
            "2": "Processor Architecture: Multicore and Multiprocessor Systems"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.918632984161377,
        "y": -0.8350750207901001
    },
    {
        "question_id": 128884092,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: Memory Bandwidth",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Memory Systems: Non-Volatile/Persistent Memory"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 0,
        "x": 5.212700843811035,
        "y": 1.9059466123580933
    },
    {
        "question_id": 128884098,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -5.287732124328613,
        "y": -0.9603866338729858
    },
    {
        "question_id": 128884100,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Memory Systems: Processing In-/Near-Memory"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -5.501116752624512,
        "y": -1.362579345703125
    },
    {
        "question_id": 128884102,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: Non-Volatile/Persistent Memory",
            "1": "Memory Systems: Processing In-/Near-Memory",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 5.61171293258667,
        "y": 1.8067702054977417
    },
    {
        "question_id": 128884104,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: Processing In-/Near-Memory",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -8.076606750488281,
        "y": -1.5411782264709473
    },
    {
        "question_id": 128884106,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -4.939541816711426,
        "y": -0.4751805067062378
    },
    {
        "question_id": 128884108,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: Non-Volatile/Persistent Memory",
            "1": "Memory Systems: Caching",
            "2": "Architectural Support: Security and Virtualization"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": 3.0533268451690674,
        "y": -0.7444191575050354
    },
    {
        "question_id": 128884110,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Architectural Support: Scheduling and Compilation/Compilers",
            "2": "Computing Domains and Workloads: Cloud and Datacenter Computing"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -5.204204082489014,
        "y": -1.1832218170166016
    },
    {
        "question_id": 128884114,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling",
            "1": "Modeling and Simulation: Analytical Modeling",
            "2": "Modeling and Simulation: Architecture Modeling and Simulation"
        },
        "claude-3.5": 0,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": -5.242595195770264,
        "y": 1.4039422273635864
    },
    {
        "question_id": 128884116,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Modeling and Simulation: Architecture Modeling and Simulation",
            "1": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling",
            "2": "Modeling and Simulation: Analytical Modeling"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -8.771079063415527,
        "y": 6.355874061584473
    },
    {
        "question_id": 128884120,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling",
            "1": "Modeling and Simulation: Architecture Modeling and Simulation",
            "2": "Modeling and Simulation: Analytical Modeling"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": -5.149102687835693,
        "y": 1.4120674133300781
    },
    {
        "question_id": 128884124,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling",
            "1": "Processor Architecture: Prediction and Speculation",
            "2": "Architectural Support: Interfacing with Accelerators"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": -3.9541218280792236,
        "y": 1.6303867101669312
    },
    {
        "question_id": 128884126,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Hardware Accelerator Architectures"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -5.269290924072266,
        "y": 1.7269015312194824
    },
    {
        "question_id": 128884128,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling",
            "1": "Hardware Accelerator Architectures",
            "2": "Architectural Support: Interfacing with Accelerators"
        },
        "claude-3.5": 0,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -5.462926864624023,
        "y": 2.0398037433624268
    },
    {
        "question_id": 128884130,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling",
            "1": "Benchmarking and Measurement: Real System Evaluation",
            "2": "Computing Domains and Workloads: Scientific Computing and Simulations"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": -5.604629993438721,
        "y": 1.6859849691390991
    },
    {
        "question_id": 128884132,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Modeling and Simulation: Architecture Modeling and Simulation",
            "1": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling",
            "2": "Modeling and Simulation: Analytical Modeling"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -8.492517471313477,
        "y": 6.697395324707031
    },
    {
        "question_id": 128884134,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling",
            "1": "Architectural Support: Approximate Computing",
            "2": "Modeling and Simulation: Architecture Modeling and Simulation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -5.913322925567627,
        "y": 4.968132019042969
    },
    {
        "question_id": 128884138,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Interconnection Networks: Network Bandwidth",
            "1": "Interconnection Networks: Topology",
            "2": "Interconnection Networks: Network On-Chip (NoC)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 5.152039527893066,
        "y": -1.1637715101242065
    },
    {
        "question_id": 128884144,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Interconnection Networks: Network Bandwidth",
            "1": "Interconnection Networks: Router and Network Interface Architectures",
            "2": "Interconnection Networks: Buses, Switches and MultiPorts"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 5.505841255187988,
        "y": 4.01804256439209
    },
    {
        "question_id": 128884146,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Interconnection Networks: Topology",
            "1": "Interconnection Networks: Buses, Switches and MultiPorts",
            "2": "Circuits: 3D Integration"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 4.201899528503418,
        "y": 3.879891872406006
    },
    {
        "question_id": 128884148,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Interconnection Networks: Router and Network Interface Architectures",
            "1": "Interconnection Networks: Buses, Switches and MultiPorts",
            "2": "Computing Domains and Workloads: Autonomous Systems"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 6.672703266143799,
        "y": 4.5041890144348145
    },
    {
        "question_id": 128884150,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Interconnection Networks: Topology",
            "1": "Interconnection Networks: Buses, Switches and MultiPorts",
            "2": "Interconnection Networks: Router and Network Interface Architectures"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 4.009045600891113,
        "y": 7.104011535644531
    },
    {
        "question_id": 128884152,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Interconnection Networks: Router and Network Interface Architectures",
            "1": "Reconfigurable Architectures (FPGA / CGRA)",
            "2": "Interconnection Networks: Buses, Switches and MultiPorts"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 7.544185161590576,
        "y": 4.779394626617432
    },
    {
        "question_id": 128884156,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Computing Domains and Workloads: Power-Aware and Energy-Efficient Computing",
            "1": "Computing Domains and Workloads: Cloud and Datacenter Computing",
            "2": "Benchmarking and Measurement: Real System Evaluation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 0.6684936285018921,
        "y": 1.647885799407959
    },
    {
        "question_id": 128884158,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Computing Domains and Workloads: Power-Aware and Energy-Efficient Computing",
            "1": "Computing Domains and Workloads: Cloud and Datacenter Computing",
            "2": "Storage Systems: In-/Near-Storage Processing"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 0.8219649791717529,
        "y": 1.6315568685531616
    },
    {
        "question_id": 128895042,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Multicore and Multiprocessor Systems",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 0,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": 0.32901087403297424,
        "y": -2.7970426082611084
    },
    {
        "question_id": 128895044,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Multicore and Multiprocessor Systems",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -5.089787483215332,
        "y": -1.2766947746276855
    },
    {
        "question_id": 128895048,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Multicore and Multiprocessor Systems"
        },
        "claude-3.5": 0,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -3.919572591781616,
        "y": 2.49703311920166
    },
    {
        "question_id": 128895050,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Multicore and Multiprocessor Systems"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.9048542976379395,
        "y": -1.0444741249084473
    },
    {
        "question_id": 128895052,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Multicore and Multiprocessor Systems"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 0,
        "x": -4.2228569984436035,
        "y": 1.4573476314544678
    },
    {
        "question_id": 128895054,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: Caching",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Memory Systems: Memory Bandwidth"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": 5.586561679840088,
        "y": -0.025302264839410782
    },
    {
        "question_id": 128895056,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Architectural Support: Approximate Computing"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -9.207765579223633,
        "y": -1.902649164199829
    },
    {
        "question_id": 128895062,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Multicore and Multiprocessor Systems",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -8.905441284179688,
        "y": -2.420788049697876
    },
    {
        "question_id": 128895066,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Circuits: Emerging and Novel Technologies and Devices",
            "2": "Architectural Support: Security and Virtualization"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 4.773143291473389,
        "y": -1.054787516593933
    },
    {
        "question_id": 128895068,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Architectural Support: Security and Virtualization",
            "1": "Computing Domains and Workloads: Security and Privacy-Preserving Computing",
            "2": "Memory Systems: Memory Hierarchy"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 1.809561014175415,
        "y": 0.14161038398742676
    },
    {
        "question_id": 128895070,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Architectural Support: Security and Virtualization",
            "1": "Computing Domains and Workloads: Security and Privacy-Preserving Computing",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -3.156405448913574,
        "y": 8.763715744018555
    },
    {
        "question_id": 128895074,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Architectural Support: Security and Virtualization",
            "1": "Memory Systems: DRAM",
            "2": "Computing Domains and Workloads: Cloud and Datacenter Computing"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 1.5839630365371704,
        "y": -1.2103451490402222
    },
    {
        "question_id": 128895076,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: DRAM",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Circuits: Analog and Mixed-Signal Circuits"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -3.3273403644561768,
        "y": 2.1284515857696533
    },
    {
        "question_id": 128895078,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -2.0610129833221436,
        "y": 5.715647220611572
    },
    {
        "question_id": 128895082,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Memory Systems: DRAM",
            "2": "Memory Systems: Caching"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 1,
        "gpt-4o": 0,
        "x": 6.726204872131348,
        "y": -4.311610698699951
    },
    {
        "question_id": 128895086,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Computing Domains and Workloads: Security and Privacy-Preserving Computing",
            "1": "Computing Domains and Workloads: Blockchain and Cryptocurrencies",
            "2": "Electronic Design Automation (EDA)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -0.35580581426620483,
        "y": -3.38598370552063
    },
    {
        "question_id": 129000840,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Interconnection Networks: Topology",
            "1": "Computing Domains and Workloads: Cloud and Datacenter Computing",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 1.6758828163146973,
        "y": -0.2499384880065918
    },
    {
        "question_id": 129000846,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: Processing In-/Near-Memory",
            "1": "Memory Systems: Memory Bandwidth",
            "2": "Computing Domains and Workloads: High-Performance Computing (HPC)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 3.7159085273742676,
        "y": 1.0397214889526367
    },
    {
        "question_id": 129000848,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Computing Domains and Workloads: High-Performance Computing (HPC)",
            "1": "Computing Domains and Workloads: Scientific Computing and Simulations",
            "2": "Storage Systems: In-/Near-Storage Processing"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 0.9699708819389343,
        "y": -1.5452446937561035
    },
    {
        "question_id": 129000850,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Interconnection Networks: Network Bandwidth",
            "1": "Memory Systems: Memory Bandwidth",
            "2": "Circuits: Wireless, RF, and Optical Devices and Systems"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 3.061314582824707,
        "y": 6.117460250854492
    },
    {
        "question_id": 129000854,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: Processing In-/Near-Memory",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Architectural Support: Approximate Computing"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -5.200591087341309,
        "y": 1.591151475906372
    },
    {
        "question_id": 129000858,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: Memory Hierarchy",
            "1": "Interconnection Networks: Topology",
            "2": "Memory Systems: Processing In-/Near-Memory"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 8.006771087646484,
        "y": -3.0665411949157715
    },
    {
        "question_id": 129000864,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: Processing In-/Near-Memory",
            "1": "Architectural Support: Approximate Computing",
            "2": "Computing Domains and Workloads: Artificial Intelligence (AI), Deep Learning (DL), and Machine Learning (ML)"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": 2.405202865600586,
        "y": 2.9991486072540283
    },
    {
        "question_id": 129000870,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Modeling and Simulation: Analytical Modeling",
            "1": "Computing Domains and Workloads: Artificial Intelligence (AI), Deep Learning (DL), and Machine Learning (ML)",
            "2": "Modeling and Simulation: Statistical Approaches"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 1.948648452758789,
        "y": 3.1505117416381836
    },
    {
        "question_id": 129000876,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Interconnection Networks: Router and Network Interface Architectures",
            "1": "Memory Systems: Memory Bandwidth",
            "2": "Interconnection Networks: Network Bandwidth"
        },
        "claude-3.5": 0,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 6.980430603027344,
        "y": 3.9576265811920166
    },
    {
        "question_id": 129000880,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Interconnection Networks: Topology",
            "1": "Circuits: 3D Integration",
            "2": "Interconnection Networks: Buses, Switches and MultiPorts"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 4.096011161804199,
        "y": 3.8057491779327393
    },
    {
        "question_id": 129000882,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Interconnection Networks: Topology",
            "1": "Interconnection Networks: Buses, Switches and MultiPorts",
            "2": "Interconnection Networks: Router and Network Interface Architectures"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": 4.5662102699279785,
        "y": 4.139309406280518
    },
    {
        "question_id": 129000884,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Interconnection Networks: Topology",
            "1": "Interconnection Networks: Network On-Chip (NoC)",
            "2": "Interconnection Networks: Router and Network Interface Architectures"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 5.302633285522461,
        "y": 4.776496887207031
    },
    {
        "question_id": 129000886,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Interconnection Networks: Network Bandwidth",
            "1": "Interconnection Networks: Router and Network Interface Architectures",
            "2": "Interconnection Networks: Buses, Switches and MultiPorts"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 5.850579738616943,
        "y": 5.678799629211426
    },
    {
        "question_id": 129000888,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Interconnection Networks: Router and Network Interface Architectures",
            "1": "Interconnection Networks: Topology",
            "2": "Interconnection Networks: Network Bandwidth"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 6.694064617156982,
        "y": 5.122964382171631
    },
    {
        "question_id": 129000890,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Interconnection Networks: Network Bandwidth",
            "1": "Interconnection Networks: Buses, Switches and MultiPorts",
            "2": "Interconnection Networks: Topology"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -3.6864118576049805,
        "y": -4.247550010681152
    },
    {
        "question_id": 129000892,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Architectural Support: Security and Virtualization",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Architectural Support: Interfacing with Accelerators"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 1.7532423734664917,
        "y": -1.178985834121704
    },
    {
        "question_id": 129000898,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Storage Systems: In-/Near-Storage Processing",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.982249736785889,
        "y": -0.6163319945335388
    },
    {
        "question_id": 129000900,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Memory Systems: Caching",
            "2": "Memory Systems: Memory Bandwidth"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 5.296839714050293,
        "y": 0.05711128190159798
    },
    {
        "question_id": 129000902,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Architectural Support: Security and Virtualization",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -5.1954216957092285,
        "y": -0.5065621137619019
    },
    {
        "question_id": 129000908,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Processor Architecture: Prediction and Speculation",
            "2": "Architectural Support: Interfacing with Accelerators"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -3.491126298904419,
        "y": 3.9311511516571045
    },
    {
        "question_id": 129000912,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Prediction and Speculation",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": -1.8479124307632446,
        "y": 3.0186593532562256
    },
    {
        "question_id": 129000914,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Prediction and Speculation",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -2.6721649169921875,
        "y": 5.164526462554932
    },
    {
        "question_id": 129000918,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Processor Architecture: Prediction and Speculation",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -8.319026947021484,
        "y": -2.0386803150177
    },
    {
        "question_id": 129000920,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Processor Architecture: Prediction and Speculation",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": -3.9466240406036377,
        "y": 3.827265977859497
    },
    {
        "question_id": 129000926,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Interconnection Networks: Network Bandwidth",
            "1": "Architectural Support: Interfacing with Accelerators",
            "2": "Memory Systems: Memory Bandwidth"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": 6.271315097808838,
        "y": -2.497952938079834
    },
    {
        "question_id": 129000928,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Interconnection Networks: Topology",
            "1": "Interconnection Networks: Buses, Switches and MultiPorts",
            "2": "Interconnection Networks: Network On-Chip (NoC)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 4.23555850982666,
        "y": 4.091104984283447
    },
    {
        "question_id": 129000930,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Interconnection Networks: Network Bandwidth",
            "1": "Interconnection Networks: Network On-Chip (NoC)",
            "2": "Interconnection Networks: Topology"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 5.3875017166137695,
        "y": 6.724222183227539
    },
    {
        "question_id": 129000932,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Interconnection Networks: Router and Network Interface Architectures",
            "1": "Interconnection Networks: Network Bandwidth",
            "2": "Interconnection Networks: Network On-Chip (NoC)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 9.41844654083252,
        "y": 4.252957820892334
    },
    {
        "question_id": 129000938,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Storage Systems: In-/Near-Storage Processing",
            "1": "Architectural Support: Scheduling and Compilation/Compilers",
            "2": "Computing Domains and Workloads: Cloud and Datacenter Computing"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -2.9115402698516846,
        "y": 1.234045386314392
    },
    {
        "question_id": 129000940,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Interconnection Networks: Network Bandwidth",
            "1": "Interconnection Networks: Router and Network Interface Architectures",
            "2": "Interconnection Networks: Buses, Switches and MultiPorts"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": 5.305449962615967,
        "y": 6.053537368774414
    },
    {
        "question_id": 129000942,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Interconnection Networks: Network Bandwidth",
            "1": "Interconnection Networks: Network On-Chip (NoC)",
            "2": "Interconnection Networks: Topology"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 4.2009406089782715,
        "y": 5.268585681915283
    },
    {
        "question_id": 129000944,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Modeling and Simulation: Analytical Modeling",
            "1": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling",
            "2": "Modeling and Simulation: Statistical Approaches"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -5.730114936828613,
        "y": 2.7169384956359863
    },
    {
        "question_id": 129000946,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Circuits: 3D Integration",
            "1": "Circuits: Wireless, RF, and Optical Devices and Systems",
            "2": "Interconnection Networks: Network Bandwidth"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 2.641745090484619,
        "y": 6.735841751098633
    },
    {
        "question_id": 129000948,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Circuits: Wireless, RF, and Optical Devices and Systems",
            "1": "Interconnection Networks: Router and Network Interface Architectures",
            "2": "Interconnection Networks: Buses, Switches and MultiPorts"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 2.485292434692383,
        "y": 6.890381813049316
    },
    {
        "question_id": 129000950,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Circuits: Wireless, RF, and Optical Devices and Systems",
            "1": "Interconnection Networks: Network Bandwidth",
            "2": "Computing Domains and Workloads: Power-Aware and Energy-Efficient Computing"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 2.7840962409973145,
        "y": 6.80291748046875
    },
    {
        "question_id": 129000952,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Interconnection Networks: Topology",
            "1": "Interconnection Networks: Buses, Switches and MultiPorts",
            "2": "Interconnection Networks: Router and Network Interface Architectures"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 1,
        "gpt-4o": 0,
        "x": -3.6136574745178223,
        "y": -4.321016788482666
    },
    {
        "question_id": 129000954,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Circuits: 3D Integration",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "IP Design and Manufacturing: Packaging and Integration Technologies"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 4.990708827972412,
        "y": 7.579267978668213
    },
    {
        "question_id": 129000956,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Interconnection Networks: Network On-Chip (NoC)",
            "1": "Interconnection Networks: Buses, Switches and MultiPorts",
            "2": "Interconnection Networks: Network Bandwidth"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": 7.785362243652344,
        "y": 7.245316982269287
    },
    {
        "question_id": 129000958,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Circuits: Wireless, RF, and Optical Devices and Systems",
            "1": "Circuits: Emerging and Novel Technologies and Devices",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 2.7226815223693848,
        "y": 7.403898239135742
    },
    {
        "question_id": 129000960,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Circuits: Wireless, RF, and Optical Devices and Systems",
            "1": "Computing Domains and Workloads: Power-Aware and Energy-Efficient Computing",
            "2": "Interconnection Networks: Network Bandwidth"
        },
        "claude-3.5": 0,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 3.103893995285034,
        "y": 6.90311861038208
    },
    {
        "question_id": 129012540,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Performance Analysis and Optimization: Hardware Performance Counters",
            "1": "Architectural Support: Approximate Computing",
            "2": "Performance Analysis and Optimization: Metrics and Bottleneck Analysis"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": 3.9036285877227783,
        "y": 3.1026253700256348
    },
    {
        "question_id": 129012542,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Interconnection Networks: Topology",
            "1": "Memory Systems: DRAM",
            "2": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -5.349607944488525,
        "y": 2.9700238704681396
    },
    {
        "question_id": 129012544,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling",
            "1": "Computing Domains and Workloads: Power-Aware and Energy-Efficient Computing",
            "2": "Memory Systems: DRAM"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 2.90631103515625,
        "y": -3.6575796604156494
    },
    {
        "question_id": 129012552,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Architectural Support: Approximate Computing",
            "1": "Computing Domains and Workloads: Power-Aware and Energy-Efficient Computing",
            "2": "Computing Domains and Workloads: Embedded and Mobile Computing"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 1,
        "gpt-4o": 0,
        "x": 3.9975783824920654,
        "y": 0.47641992568969727
    },
    {
        "question_id": 129012554,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Architectural Support: Approximate Computing",
            "2": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -8.67490005493164,
        "y": -2.0442938804626465
    },
    {
        "question_id": 129012556,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Architectural Support: Approximate Computing",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Memory Systems: Non-Volatile/Persistent Memory"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -6.796029567718506,
        "y": 0.24097920954227448
    },
    {
        "question_id": 129012558,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Processor Architecture: Prediction and Speculation",
            "2": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 0,
        "x": -6.807854652404785,
        "y": 0.2486386001110077
    },
    {
        "question_id": 129012562,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling",
            "1": "Architectural Support: Approximate Computing",
            "2": "Memory Systems: Processing In-/Near-Memory"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -1.0356264114379883,
        "y": -2.9882748126983643
    },
    {
        "question_id": 129012564,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling",
            "1": "Memory Systems: DRAM",
            "2": "Interconnection Networks: Topology"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -6.694005489349365,
        "y": 1.7453796863555908
    },
    {
        "question_id": 129012566,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Processor Architecture: Prediction and Speculation",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 0,
        "x": -7.858700275421143,
        "y": -1.4481635093688965
    },
    {
        "question_id": 129012568,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Reconfigurable Architectures (FPGA / CGRA)",
            "2": "Hardware Accelerator Architectures"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -6.7761359214782715,
        "y": 0.2558039724826813
    },
    {
        "question_id": 129012570,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Prediction and Speculation",
            "1": "Memory Systems: Caching",
            "2": "Architectural Support: Approximate Computing"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -0.48469722270965576,
        "y": -3.3919148445129395
    },
    {
        "question_id": 129012574,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Interconnection Networks: Topology",
            "1": "Computing Domains and Workloads: Cloud and Datacenter Computing",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": -4.909002304077148,
        "y": -0.7382365465164185
    },
    {
        "question_id": 129012576,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: Caching",
            "1": "Architectural Support: Approximate Computing",
            "2": "Circuits: Wireless, RF, and Optical Devices and Systems"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 7.883425712585449,
        "y": -1.4494502544403076
    },
    {
        "question_id": 129012578,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: DRAM",
            "1": "Memory Systems: Caching",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 8.953218460083008,
        "y": -4.767629623413086
    },
    {
        "question_id": 129012580,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: Caching",
            "1": "Memory Systems: DRAM",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 6.534071445465088,
        "y": -1.0009596347808838
    },
    {
        "question_id": 129012582,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Benchmarking and Measurement: Real System Evaluation",
            "1": "Memory Systems: Non-Volatile/Persistent Memory",
            "2": "Memory Systems: Caching"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 0.327134370803833,
        "y": 0.33921724557876587
    },
    {
        "question_id": 129012584,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: Non-Volatile/Persistent Memory",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Architectural Support: Security and Virtualization"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 2.2756423950195312,
        "y": -2.7127528190612793
    },
    {
        "question_id": 129012588,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Architectural Support: Security and Virtualization",
            "1": "Computing Domains and Workloads: Cloud and Datacenter Computing",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 1.721049427986145,
        "y": -0.7006827592849731
    },
    {
        "question_id": 129012592,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Architectural Support: Security and Virtualization",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 3.436368703842163,
        "y": -1.049882411956787
    },
    {
        "question_id": 129012594,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Architectural Support: Security and Virtualization",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": 4.9243268966674805,
        "y": -0.6340331435203552
    },
    {
        "question_id": 129012596,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Architectural Support: Security and Virtualization",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Architectural Support: Interfacing with Accelerators"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 1.9965698719024658,
        "y": -0.5619098544120789
    },
    {
        "question_id": 129012598,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Performance Analysis and Optimization: Hardware Performance Counters",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 2.446075439453125,
        "y": 2.338132381439209
    },
    {
        "question_id": 129012600,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Architectural Support: Security and Virtualization",
            "1": "Processor Architecture: Multicore and Multiprocessor Systems",
            "2": "Memory Systems: Caching"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 6.7922515869140625,
        "y": -3.9718034267425537
    },
    {
        "question_id": 129012602,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Architectural Support: Interfacing with Accelerators",
            "1": "Architectural Support: Security and Virtualization",
            "2": "Reconfigurable Architectures (FPGA / CGRA)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 2.6306211948394775,
        "y": -0.5981283187866211
    },
    {
        "question_id": 129012604,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Architectural Support: Security and Virtualization",
            "1": "Interconnection Networks: Network Bandwidth",
            "2": "Performance Analysis and Optimization: Hardware Performance Counters"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 2.2425191402435303,
        "y": 0.000361025333404541
    },
    {
        "question_id": 129012608,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Architectural Support: Security and Virtualization",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Architectural Support: Interfacing with Accelerators"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 2.3733272552490234,
        "y": -0.5468736290931702
    },
    {
        "question_id": 129012616,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Architectural Support: Security and Virtualization",
            "1": "Storage Systems: In-/Near-Storage Processing",
            "2": "Computing Domains and Workloads: Cloud and Datacenter Computing"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 0.6571065187454224,
        "y": 0.5402529239654541
    },
    {
        "question_id": 129012618,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Computing Domains and Workloads: Autonomous Systems",
            "1": "Computing Domains and Workloads: Cloud and Datacenter Computing",
            "2": "Interconnection Networks: Network Bandwidth"
        },
        "claude-3.5": 0,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": 0.5895563364028931,
        "y": -1.418135404586792
    },
    {
        "question_id": 129012620,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Computing Domains and Workloads: Cloud and Datacenter Computing",
            "1": "Computing Domains and Workloads: Power-Aware and Energy-Efficient Computing",
            "2": "Storage Systems: In-/Near-Storage Processing"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 0.5625898241996765,
        "y": 0.7515000104904175
    },
    {
        "question_id": 129012622,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Computing Domains and Workloads: Cloud and Datacenter Computing",
            "1": "Computing Domains and Workloads: Power-Aware and Energy-Efficient Computing",
            "2": "Computing Domains and Workloads: High-Performance Computing (HPC)"
        },
        "claude-3.5": 0,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 0.8362938165664673,
        "y": 0.9161043167114258
    },
    {
        "question_id": 129012626,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Computing Domains and Workloads: Cloud and Datacenter Computing",
            "1": "Computing Domains and Workloads: Power-Aware and Energy-Efficient Computing",
            "2": "Storage Systems: In-/Near-Storage Processing"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 1.239892601966858,
        "y": 0.9700320959091187
    },
    {
        "question_id": 129012628,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Computing Domains and Workloads: Cloud and Datacenter Computing",
            "1": "Computing Domains and Workloads: High-Performance Computing (HPC)",
            "2": "Computing Domains and Workloads: Autonomous Systems"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 0.904492199420929,
        "y": -0.3470459282398224
    },
    {
        "question_id": 129012632,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Computing Domains and Workloads: Cloud and Datacenter Computing",
            "1": "Computing Domains and Workloads: Power-Aware and Energy-Efficient Computing",
            "2": "Storage Systems: In-/Near-Storage Processing"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 1.078524112701416,
        "y": -0.2644265592098236
    },
    {
        "question_id": 129012634,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Computing Domains and Workloads: Cloud and Datacenter Computing",
            "1": "Computing Domains and Workloads: Power-Aware and Energy-Efficient Computing",
            "2": "Computing Domains and Workloads: High-Performance Computing (HPC)"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 1,
        "gpt-4o": 0,
        "x": 3.132510185241699,
        "y": -1.2621030807495117
    },
    {
        "question_id": 129012636,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Computing Domains and Workloads: Cloud and Datacenter Computing",
            "1": "Architectural Support: Security and Virtualization",
            "2": "Computing Domains and Workloads: Security and Privacy-Preserving Computing"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 5.229843616485596,
        "y": -0.15285257995128632
    },
    {
        "question_id": 129012638,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: Caching",
            "1": "Memory Systems: Memory Hierarchy",
            "2": "Memory Systems: DRAM"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 5.837558746337891,
        "y": -1.655077338218689
    },
    {
        "question_id": 129012646,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: Caching",
            "1": "Memory Systems: Memory Hierarchy",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 5.401352405548096,
        "y": -1.2356303930282593
    },
    {
        "question_id": 129012650,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: Caching",
            "1": "Processor Architecture: Prediction and Speculation",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 0,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 5.932461738586426,
        "y": -1.9168787002563477
    },
    {
        "question_id": 129012652,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: Caching",
            "1": "Performance Analysis and Optimization: Workload Characterization and Optimization",
            "2": "Performance Analysis and Optimization: Hardware Performance Counters"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 6.287079334259033,
        "y": -2.057037353515625
    },
    {
        "question_id": 129012656,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: Caching",
            "1": "Performance Analysis and Optimization: Metrics and Bottleneck Analysis",
            "2": "Memory Systems: Memory Hierarchy"
        },
        "claude-3.5": 0,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 6.352133750915527,
        "y": -2.146052122116089
    },
    {
        "question_id": 129012658,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: Caching",
            "1": "Processor Architecture: Prediction and Speculation",
            "2": "Performance Analysis and Optimization: Workload Characterization and Optimization"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 6.465073585510254,
        "y": -2.2936251163482666
    },
    {
        "question_id": 129012662,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Architectural Support: Security and Virtualization",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -7.592357158660889,
        "y": -1.211586594581604
    },
    {
        "question_id": 129012664,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Memory Systems: Processing In-/Near-Memory",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.870169639587402,
        "y": -0.33221033215522766
    },
    {
        "question_id": 129012666,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Storage Systems: In-/Near-Storage Processing",
            "1": "Memory Systems: Processing In-/Near-Memory",
            "2": "Memory Systems: Memory Bandwidth"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -1.2108912467956543,
        "y": -2.665601968765259
    },
    {
        "question_id": 129012668,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Emerging Architectures: Quantum Computing Architectures",
            "1": "Memory Systems: Non-Volatile/Persistent Memory",
            "2": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 5.696161270141602,
        "y": 2.360447406768799
    },
    {
        "question_id": 129012670,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: Caching",
            "1": "Memory Systems: Memory Hierarchy",
            "2": "Memory Systems: Processing In-/Near-Memory"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 6.564637184143066,
        "y": -2.1140666007995605
    },
    {
        "question_id": 129012674,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: Caching",
            "1": "Memory Systems: Non-Volatile/Persistent Memory",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 6.950523376464844,
        "y": -2.2200963497161865
    },
    {
        "question_id": 129012676,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: Caching",
            "1": "Memory Systems: Memory Hierarchy",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 6.745389938354492,
        "y": -2.383542060852051
    },
    {
        "question_id": 129012678,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: Memory Hierarchy",
            "1": "Memory Systems: Caching",
            "2": "Memory Systems: Processing In-/Near-Memory"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 6.693005561828613,
        "y": -2.4256792068481445
    },
    {
        "question_id": 129012680,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: Caching",
            "1": "Memory Systems: Memory Hierarchy",
            "2": "Memory Systems: Processing In-/Near-Memory"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 6.901413440704346,
        "y": -2.793017625808716
    },
    {
        "question_id": 129012682,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: Caching",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 6.996799468994141,
        "y": -2.842508554458618
    },
    {
        "question_id": 129014147,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: Processing In-/Near-Memory",
            "1": "Storage Systems: In-/Near-Storage Processing",
            "2": "Memory Systems: Caching"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 6.8052825927734375,
        "y": -2.358894109725952
    },
    {
        "question_id": 129014149,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Interconnection Networks: Topology",
            "1": "Memory Systems: Processing In-/Near-Memory",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.62606954574585,
        "y": 2.8299572467803955
    },
    {
        "question_id": 129014151,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Computing Domains and Workloads: Power-Aware and Energy-Efficient Computing",
            "1": "Computing Domains and Workloads: Cloud and Datacenter Computing",
            "2": "Performance Analysis and Optimization: Hardware Performance Counters"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 1.0291427373886108,
        "y": 0.5312154293060303
    },
    {
        "question_id": 129014153,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: Memory Bandwidth",
            "1": "Memory Systems: DRAM",
            "2": "Computing Domains and Workloads: Power-Aware and Energy-Efficient Computing"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 3.3207805156707764,
        "y": -3.325491189956665
    },
    {
        "question_id": 129014155,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Computing Domains and Workloads: Cloud and Datacenter Computing",
            "1": "Computing Domains and Workloads: Power-Aware and Energy-Efficient Computing",
            "2": "Computing Domains and Workloads: High-Performance Computing (HPC)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 0.8823369741439819,
        "y": 0.4130907654762268
    },
    {
        "question_id": 129014161,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Computing Domains and Workloads: Security and Privacy-Preserving Computing",
            "1": "Computing Domains and Workloads: Cloud and Datacenter Computing",
            "2": "Architectural Support: Security and Virtualization"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 1.9469596147537231,
        "y": 0.07652677595615387
    },
    {
        "question_id": 129014163,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Architectural Support: Interfacing with Accelerators",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -3.7237048149108887,
        "y": 2.97467303276062
    },
    {
        "question_id": 129014169,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: Processing In-/Near-Memory",
            "1": "Performance Analysis and Optimization: Workload Characterization and Optimization",
            "2": "Performance Analysis and Optimization: Metrics and Bottleneck Analysis"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 2.5178563594818115,
        "y": 9.883744239807129
    },
    {
        "question_id": 129014175,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Architectural Support: Scheduling and Compilation/Compilers",
            "1": "Modeling and Simulation: Analytical Modeling",
            "2": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.995842933654785,
        "y": 0.49262768030166626
    },
    {
        "question_id": 129014179,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: Caching",
            "1": "Computing Domains and Workloads: Cloud and Datacenter Computing",
            "2": "Memory Systems: Memory Hierarchy"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": 3.214078903198242,
        "y": -1.496420979499817
    },
    {
        "question_id": 129014191,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Modeling and Simulation: Architecture Modeling and Simulation",
            "1": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -8.249720573425293,
        "y": 6.060099124908447
    },
    {
        "question_id": 129014197,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: Memory Hierarchy",
            "1": "Memory Systems: Caching",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 6.985574245452881,
        "y": -2.760267734527588
    },
    {
        "question_id": 129014207,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -6.567631244659424,
        "y": 0.04657483100891113
    },
    {
        "question_id": 129014215,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Prediction and Speculation",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -1.1624478101730347,
        "y": 1.8712193965911865
    },
    {
        "question_id": 129014217,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Interconnection Networks: Network Bandwidth",
            "1": "Interconnection Networks: Router and Network Interface Architectures",
            "2": "Interconnection Networks: Buses, Switches and MultiPorts"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": 6.7706618309021,
        "y": 2.6873929500579834
    },
    {
        "question_id": 129014219,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Architectural Support: Security and Virtualization",
            "1": "Computing Domains and Workloads: Blockchain and Cryptocurrencies",
            "2": "Computing Domains and Workloads: Security and Privacy-Preserving Computing"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.518368721008301,
        "y": 1.2208385467529297
    },
    {
        "question_id": 129014221,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Computing Domains and Workloads: Security and Privacy-Preserving Computing",
            "1": "Architectural Support: Security and Virtualization",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 2.0305991172790527,
        "y": 0.06017325818538666
    },
    {
        "question_id": 129014227,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Architectural Support: Security and Virtualization",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 2.7132198810577393,
        "y": -0.9453743100166321
    },
    {
        "question_id": 129014229,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Architectural Support: Security and Virtualization",
            "1": "Computing Domains and Workloads: Security and Privacy-Preserving Computing",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 2.7701098918914795,
        "y": -1.1160422563552856
    },
    {
        "question_id": 129014231,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Architectural Support: Security and Virtualization",
            "1": "Processor Architecture: Multicore and Multiprocessor Systems",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 2.6972100734710693,
        "y": -0.22322887182235718
    },
    {
        "question_id": 129014239,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Hardware Accelerator Architectures",
            "2": "Architectural Support: Security and Virtualization"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 5.635730743408203,
        "y": -1.5813504457473755
    },
    {
        "question_id": 129014243,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Prediction and Speculation",
            "1": "Memory Systems: Caching",
            "2": "Memory Systems: Processing In-/Near-Memory"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 9.229239463806152,
        "y": -3.0820212364196777
    },
    {
        "question_id": 129014245,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Prediction and Speculation",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -6.661092758178711,
        "y": 0.6057095527648926
    },
    {
        "question_id": 129014247,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Prediction and Speculation",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Memory Systems: Caching"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 9.0293550491333,
        "y": -4.22459602355957
    },
    {
        "question_id": 129014249,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Processor Architecture: Prediction and Speculation",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": -1.7321150302886963,
        "y": 1.66853666305542
    },
    {
        "question_id": 129014251,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Prediction and Speculation",
            "1": "Memory Systems: Memory Bandwidth",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 5.327407360076904,
        "y": 0.13073231279850006
    },
    {
        "question_id": 129014253,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Prediction and Speculation",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -1.0711153745651245,
        "y": 1.2220386266708374
    },
    {
        "question_id": 129014257,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Prediction and Speculation",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Memory Systems: Caching"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": 9.174196243286133,
        "y": -3.1561496257781982
    },
    {
        "question_id": 129014259,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Prediction and Speculation",
            "1": "Memory Systems: Memory Bandwidth",
            "2": "Memory Systems: Processing In-/Near-Memory"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -0.9450576305389404,
        "y": 0.9830111861228943
    },
    {
        "question_id": 129014263,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: DRAM",
            "1": "Graphics Processing Unit (GPU) Architecture",
            "2": "Storage Systems: In-/Near-Storage Processing"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 8.614824295043945,
        "y": -3.9793508052825928
    },
    {
        "question_id": 129014265,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: Caching",
            "1": "Processor Architecture: Prediction and Speculation",
            "2": "Memory Systems: Memory Hierarchy"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 9.150883674621582,
        "y": -3.184079885482788
    },
    {
        "question_id": 129014267,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Computing Domains and Workloads: Power-Aware and Energy-Efficient Computing",
            "1": "Computing Domains and Workloads: Embedded and Mobile Computing",
            "2": "Performance Analysis and Optimization: Metrics and Bottleneck Analysis"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 3.05604887008667,
        "y": -1.0622268915176392
    },
    {
        "question_id": 129014271,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Architectural Support: Programming Languages and Software Development",
            "1": "Architectural Support: Interfacing with Accelerators",
            "2": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 1.283912181854248,
        "y": 2.4980194568634033
    },
    {
        "question_id": 129014275,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Architectural Support: Approximate Computing",
            "2": "Graphics Processing Unit (GPU) Architecture"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 3.236410617828369,
        "y": 6.153749942779541
    },
    {
        "question_id": 129014281,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Storage Systems: In-/Near-Storage Processing",
            "1": "Computing Domains and Workloads: Power-Aware and Energy-Efficient Computing",
            "2": "Computing Domains and Workloads: Multimedia, Graphics, and Gaming"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 2.9038825035095215,
        "y": 1.0691606998443604
    },
    {
        "question_id": 129014283,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Architectural Support: Programming Languages and Software Development",
            "1": "Architectural Support: Approximate Computing",
            "2": "Reconfigurable Architectures (FPGA / CGRA)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -6.258548259735107,
        "y": 4.606654167175293
    },
    {
        "question_id": 129241297,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Computing Domains and Workloads: Security and Privacy-Preserving Computing",
            "1": "Architectural Support: Approximate Computing",
            "2": "Circuits: Analog and Mixed-Signal Circuits"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -8.309696197509766,
        "y": 3.477585792541504
    },
    {
        "question_id": 129241309,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Circuits: 3D Integration",
            "1": "Electronic Design Automation (EDA)",
            "2": "Computing Domains and Workloads: Security and Privacy-Preserving Computing"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": -11.736117362976074,
        "y": 0.3531852066516876
    },
    {
        "question_id": 129241311,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Architectural Support: Approximate Computing",
            "1": "Modeling and Simulation: Statistical Approaches",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -7.461822032928467,
        "y": -1.0801541805267334
    },
    {
        "question_id": 129241313,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Computing Domains and Workloads: Security and Privacy-Preserving Computing",
            "1": "Computing Domains and Workloads: Blockchain and Cryptocurrencies",
            "2": "Emerging Architectures: Quantum Computing Architectures"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -8.363103866577148,
        "y": 3.6101975440979004
    },
    {
        "question_id": 129241315,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Architectural Support: Approximate Computing",
            "1": "Modeling and Simulation: Analytical Modeling",
            "2": "Modeling and Simulation: Statistical Approaches"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -7.114072322845459,
        "y": 3.9153695106506348
    },
    {
        "question_id": 129241317,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Computing Domains and Workloads: Security and Privacy-Preserving Computing",
            "2": "Architectural Support: Security and Virtualization"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -8.563441276550293,
        "y": 3.674409866333008
    },
    {
        "question_id": 129241319,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Interconnection Networks: Network Bandwidth",
            "1": "Computing Domains and Workloads: Blockchain and Cryptocurrencies",
            "2": "Architectural Support: Approximate Computing"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -10.359039306640625,
        "y": 5.094295024871826
    },
    {
        "question_id": 129241323,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: DRAM",
            "1": "Chiplet Architectures",
            "2": "Memory Systems: Memory Bandwidth"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 0.10722911357879639,
        "y": -4.197872161865234
    },
    {
        "question_id": 129241325,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: Memory Bandwidth",
            "1": "Memory Systems: Processing In-/Near-Memory",
            "2": "Memory Systems: Memory Hierarchy"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 3.530928373336792,
        "y": 0.03344994783401489
    },
    {
        "question_id": 129241327,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Prediction and Speculation",
            "1": "Architectural Support: Approximate Computing",
            "2": "Architectural Support: Interfacing with Accelerators"
        },
        "claude-3.5": 0,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 1,
        "gpt-4o": 0,
        "x": -1.0364232063293457,
        "y": 0.509131133556366
    },
    {
        "question_id": 129241331,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Architectural Support: Interfacing with Accelerators",
            "1": "Chiplet Architectures",
            "2": "Memory Systems: Memory Bandwidth"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 5.4444098472595215,
        "y": 0.3970120847225189
    },
    {
        "question_id": 129241333,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Interconnection Networks: Network Bandwidth",
            "1": "Memory Systems: Memory Bandwidth",
            "2": "Memory Systems: DRAM"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": 0.4265914559364319,
        "y": -4.439523220062256
    },
    {
        "question_id": 129241337,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: DRAM",
            "1": "Memory Systems: Processing In-/Near-Memory",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": 2.57523250579834,
        "y": -5.84856653213501
    },
    {
        "question_id": 129241339,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: Processing In-/Near-Memory",
            "1": "Memory Systems: DRAM",
            "2": "Computing Domains and Workloads: Power-Aware and Energy-Efficient Computing"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 2.7823870182037354,
        "y": -5.890560626983643
    },
    {
        "question_id": 129241341,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Interconnection Networks: Network Bandwidth",
            "1": "Circuits: 3D Integration",
            "2": "Interconnection Networks: Buses, Switches and MultiPorts"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 0.7569134831428528,
        "y": 2.082642078399658
    },
    {
        "question_id": 129241343,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Storage Systems: Solid State Drives and Hard Disk Drives",
            "1": "Storage Systems: In-/Near-Storage Processing",
            "2": "Memory Systems: Processing In-/Near-Memory"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 8.387449264526367,
        "y": -1.0652954578399658
    },
    {
        "question_id": 129241345,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Storage Systems: In-/Near-Storage Processing",
            "1": "Storage Systems: Solid State Drives and Hard Disk Drives",
            "2": "Interconnection Networks: Buses, Switches and MultiPorts"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -2.693798065185547,
        "y": -4.061676979064941
    },
    {
        "question_id": 129241347,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Computing Domains and Workloads: Cloud and Datacenter Computing",
            "1": "Computing Domains and Workloads: High-Performance Computing (HPC)",
            "2": "Storage Systems: In-/Near-Storage Processing"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 0.8507479429244995,
        "y": -0.503063440322876
    },
    {
        "question_id": 129241351,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Computing Domains and Workloads: Cloud and Datacenter Computing",
            "1": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling",
            "2": "Memory Systems: Memory Bandwidth"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 2.227680206298828,
        "y": -0.41650933027267456
    },
    {
        "question_id": 129241353,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Interconnection Networks: Network Bandwidth",
            "1": "Interconnection Networks: Topology",
            "2": "Interconnection Networks: Router and Network Interface Architectures"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 5.333761215209961,
        "y": 3.906519651412964
    },
    {
        "question_id": 129241355,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Graphics Processing Unit (GPU) Architecture",
            "1": "Chiplet Architectures",
            "2": "Hardware Accelerator Architectures"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -2.486844301223755,
        "y": 0.7889707684516907
    },
    {
        "question_id": 129241359,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Interconnection Networks: Router and Network Interface Architectures",
            "1": "Interconnection Networks: Buses, Switches and MultiPorts",
            "2": "Interconnection Networks: Topology"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 6.560569763183594,
        "y": 4.707486629486084
    },
    {
        "question_id": 129241361,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Computing Domains and Workloads: Cloud and Datacenter Computing",
            "1": "Storage Systems: In-/Near-Storage Processing",
            "2": "Computing Domains and Workloads: High-Performance Computing (HPC)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 2.0833775997161865,
        "y": 0.34966742992401123
    },
    {
        "question_id": 129241363,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Computing Domains and Workloads: Power-Aware and Energy-Efficient Computing",
            "1": "Computing Domains and Workloads: Cloud and Datacenter Computing",
            "2": "Performance Analysis and Optimization: Workload Characterization and Optimization"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 1.9283329248428345,
        "y": 0.2835323214530945
    },
    {
        "question_id": 129241369,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: Caching",
            "1": "Memory Systems: Memory Hierarchy",
            "2": "Storage Systems: Solid State Drives and Hard Disk Drives"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 7.257081031799316,
        "y": -2.5224764347076416
    },
    {
        "question_id": 129241373,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Memory Systems: Caching",
            "2": "Memory Systems: Non-Volatile/Persistent Memory"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 2.964188575744629,
        "y": 0.4699302613735199
    },
    {
        "question_id": 129241377,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: Non-Volatile/Persistent Memory",
            "1": "Memory Systems: Processing In-/Near-Memory",
            "2": "Memory Systems: Memory Bandwidth"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 4.791748523712158,
        "y": 2.3919026851654053
    },
    {
        "question_id": 129241379,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Memory Systems: DRAM",
            "2": "Memory Systems: Non-Volatile/Persistent Memory"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 5.333204746246338,
        "y": 1.5142364501953125
    },
    {
        "question_id": 129241381,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: Non-Volatile/Persistent Memory",
            "1": "Memory Systems: Processing In-/Near-Memory",
            "2": "Storage Systems: In-/Near-Storage Processing"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 4.353219985961914,
        "y": 3.188826322555542
    },
    {
        "question_id": 129241383,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: Non-Volatile/Persistent Memory",
            "1": "Memory Systems: Processing In-/Near-Memory",
            "2": "Memory Systems: Caching"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 4.161891937255859,
        "y": 3.452308177947998
    },
    {
        "question_id": 129241387,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: Non-Volatile/Persistent Memory",
            "1": "Memory Systems: Processing In-/Near-Memory",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": 3.980137586593628,
        "y": 3.7808587551116943
    },
    {
        "question_id": 129241389,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: Non-Volatile/Persistent Memory",
            "1": "Storage Systems: In-/Near-Storage Processing",
            "2": "Memory Systems: Processing In-/Near-Memory"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": 3.8725619316101074,
        "y": 4.057597637176514
    },
    {
        "question_id": 129241393,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Prediction and Speculation",
            "2": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": -4.721554279327393,
        "y": -0.026002198457717896
    },
    {
        "question_id": 129241397,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Processor Architecture: Prediction and Speculation",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.558093070983887,
        "y": 0.35043978691101074
    },
    {
        "question_id": 129241409,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling",
            "2": "Architectural Support: Security and Virtualization"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.465040683746338,
        "y": 0.43466341495513916
    },
    {
        "question_id": 129241411,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling",
            "1": "Memory Systems: Caching",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -4.477897644042969,
        "y": 0.3447011113166809
    },
    {
        "question_id": 129241413,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Interconnection Networks: Buses, Switches and MultiPorts",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Interconnection Networks: Topology"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.323333263397217,
        "y": 0.5286825299263
    },
    {
        "question_id": 129241415,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: Processing In-/Near-Memory",
            "1": "Interconnection Networks: Topology",
            "2": "Computing Domains and Workloads: Blockchain and Cryptocurrencies"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 10.662120819091797,
        "y": 3.8619184494018555
    },
    {
        "question_id": 129241421,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Architectural Support: Interfacing with Accelerators",
            "1": "Graphics Processing Unit (GPU) Architecture",
            "2": "Computing Domains and Workloads: Artificial Intelligence (AI), Deep Learning (DL), and Machine Learning (ML)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 2.530376434326172,
        "y": 2.582759380340576
    },
    {
        "question_id": 129241423,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: Caching",
            "1": "Memory Systems: Processing In-/Near-Memory",
            "2": "Memory Systems: Memory Hierarchy"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 9.05715274810791,
        "y": -4.688311576843262
    },
    {
        "question_id": 129241425,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Hardware Accelerator Architectures",
            "1": "Architectural Support: Interfacing with Accelerators",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -0.35050493478775024,
        "y": 1.7804348468780518
    },
    {
        "question_id": 129241429,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Modeling and Simulation: Statistical Approaches",
            "1": "Computing Domains and Workloads: Cloud and Datacenter Computing",
            "2": "Benchmarking and Measurement: Real System Evaluation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": 5.71796989440918,
        "y": -6.537436008453369
    },
    {
        "question_id": 129241431,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Interconnection Networks: Topology",
            "1": "Interconnection Networks: Network Bandwidth",
            "2": "Memory Systems: Memory Bandwidth"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 3.28235125541687,
        "y": -0.029543563723564148
    },
    {
        "question_id": 129241433,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Interconnection Networks: Topology",
            "1": "Memory Systems: Memory Hierarchy",
            "2": "Circuits: 3D Integration"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 9.176482200622559,
        "y": -2.4622411727905273
    },
    {
        "question_id": 129241437,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Interconnection Networks: Network Bandwidth",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Memory Systems: Processing In-/Near-Memory"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.667992115020752,
        "y": 0.7821858525276184
    },
    {
        "question_id": 129241439,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: Processing In-/Near-Memory",
            "1": "Memory Systems: Non-Volatile/Persistent Memory",
            "2": "Memory Systems: DRAM"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 1.423133373260498,
        "y": -4.8360724449157715
    },
    {
        "question_id": 129666970,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: Memory Bandwidth",
            "1": "Hardware Accelerator Architectures",
            "2": "Interconnection Networks: Network Bandwidth"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 3.2925236225128174,
        "y": 1.0078163146972656
    },
    {
        "question_id": 129666972,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Computing Domains and Workloads: Artificial Intelligence (AI), Deep Learning (DL), and Machine Learning (ML)",
            "1": "Architectural Support: Interfacing with Accelerators",
            "2": "Interconnection Networks: Network Bandwidth"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 2.5383355617523193,
        "y": 2.5225939750671387
    },
    {
        "question_id": 129666974,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Computing Domains and Workloads: Artificial Intelligence (AI), Deep Learning (DL), and Machine Learning (ML)",
            "1": "Modeling and Simulation: Statistical Approaches",
            "2": "Computing Domains and Workloads: Cloud and Datacenter Computing"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 1.734162449836731,
        "y": 3.2902774810791016
    },
    {
        "question_id": 129666976,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Memory Systems: Processing In-/Near-Memory",
            "2": "Architectural Support: Scheduling and Compilation/Compilers"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -2.8961992263793945,
        "y": 2.238861322402954
    },
    {
        "question_id": 129666980,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Architectural Support: Approximate Computing",
            "1": "Modeling and Simulation: Statistical Approaches",
            "2": "Modeling and Simulation: Analytical Modeling"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 0.6657241582870483,
        "y": 3.706015110015869
    },
    {
        "question_id": 129666986,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Computing Domains and Workloads: Artificial Intelligence (AI), Deep Learning (DL), and Machine Learning (ML)",
            "1": "Modeling and Simulation: Analytical Modeling",
            "2": "Benchmarking and Measurement: Real System Evaluation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 5.416989326477051,
        "y": 8.764103889465332
    },
    {
        "question_id": 129666988,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: Caching",
            "1": "Memory Systems: DRAM",
            "2": "Memory Systems: Memory Hierarchy"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 7.609981536865234,
        "y": -3.3133723735809326
    },
    {
        "question_id": 129666990,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Interconnection Networks: Network Bandwidth",
            "1": "Memory Systems: Memory Bandwidth",
            "2": "Computing Domains and Workloads: Cloud and Datacenter Computing"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": 6.138171195983887,
        "y": -1.7500700950622559
    },
    {
        "question_id": 129666992,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Architectural Support: Security and Virtualization",
            "1": "Memory Systems: Memory Hierarchy",
            "2": "Memory Systems: Caching"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 4.840044975280762,
        "y": -0.3759155571460724
    },
    {
        "question_id": 129666996,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: Memory Hierarchy",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Architectural Support: Security and Virtualization"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 5.527669906616211,
        "y": -0.8988111019134521
    },
    {
        "question_id": 129666998,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Memory Systems: Caching",
            "2": "Memory Systems: Processing In-/Near-Memory"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 7.805959701538086,
        "y": -4.5652313232421875
    },
    {
        "question_id": 129667000,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: Non-Volatile/Persistent Memory",
            "1": "Memory Systems: Caching",
            "2": "Memory Systems: DRAM"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 7.861685276031494,
        "y": -3.8343520164489746
    },
    {
        "question_id": 129667002,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: Memory Hierarchy",
            "1": "Memory Systems: Caching",
            "2": "Architectural Support: Security and Virtualization"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 3.270801544189453,
        "y": -1.6306267976760864
    },
    {
        "question_id": 129667004,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: Memory Hierarchy",
            "1": "Memory Systems: DRAM",
            "2": "Memory Systems: Caching"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 3.9780027866363525,
        "y": -1.6908411979675293
    },
    {
        "question_id": 129667008,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: Caching",
            "1": "Architectural Support: Interfacing with Accelerators",
            "2": "Memory Systems: Memory Hierarchy"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 10.974276542663574,
        "y": -1.5363744497299194
    },
    {
        "question_id": 129667012,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: Caching",
            "1": "Architectural Support: Security and Virtualization",
            "2": "Memory Systems: Memory Hierarchy"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 5.87447452545166,
        "y": -0.8710684776306152
    },
    {
        "question_id": 129667014,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Memory Systems: Caching",
            "2": "Architectural Support: Security and Virtualization"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 7.914155006408691,
        "y": -4.557741641998291
    },
    {
        "question_id": 129667020,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Multicore and Multiprocessor Systems"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -4.150834083557129,
        "y": 0.7435261607170105
    },
    {
        "question_id": 129667024,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Chiplet Architectures",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -3.799063205718994,
        "y": 2.7599680423736572
    },
    {
        "question_id": 129667026,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Chiplet Architectures",
            "1": "Processor Architecture: Multicore and Multiprocessor Systems",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 2.3759684562683105,
        "y": -1.6827949285507202
    },
    {
        "question_id": 129667030,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Chiplet Architectures",
            "1": "Interconnection Networks: Network On-Chip (NoC)",
            "2": "Processor Architecture: Multicore and Multiprocessor Systems"
        },
        "claude-3.5": 0,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 5.754409313201904,
        "y": -0.27439212799072266
    },
    {
        "question_id": 129667032,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Prediction and Speculation",
            "1": "Memory Systems: Processing In-/Near-Memory",
            "2": "Storage Systems: In-/Near-Storage Processing"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": -2.414661407470703,
        "y": 2.9253478050231934
    },
    {
        "question_id": 129667036,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Prediction and Speculation",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -1.9484617710113525,
        "y": 1.6147979497909546
    },
    {
        "question_id": 129667038,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: Memory Hierarchy",
            "1": "Memory Systems: Processing In-/Near-Memory",
            "2": "Storage Systems: In-/Near-Storage Processing"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 5.703388214111328,
        "y": -1.297947645187378
    },
    {
        "question_id": 129667040,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Circuits: 3D Integration",
            "1": "IP Design and Manufacturing: Packaging and Integration Technologies",
            "2": "Chiplet Architectures"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 2.5391950607299805,
        "y": -1.0805000066757202
    },
    {
        "question_id": 129667042,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Circuits: 3D Integration",
            "1": "Memory Systems: Caching",
            "2": "Memory Systems: Memory Hierarchy"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 3.882150411605835,
        "y": -2.485677719116211
    },
    {
        "question_id": 129667044,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Circuits: 3D Integration",
            "1": "Memory Systems: Processing In-/Near-Memory",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 2.978199005126953,
        "y": -1.3124788999557495
    },
    {
        "question_id": 129667046,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: Caching",
            "1": "Circuits: 3D Integration",
            "2": "Memory Systems: Memory Hierarchy"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 7.279045581817627,
        "y": -3.017609119415283
    },
    {
        "question_id": 129667048,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Emerging Architectures: Quantum Computing Architectures",
            "1": "Interconnection Networks: Topology",
            "2": "Circuits: Wireless, RF, and Optical Devices and Systems"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 3.492417335510254,
        "y": 11.452502250671387
    },
    {
        "question_id": 129667056,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Emerging Architectures: Quantum Computing Architectures",
            "1": "Memory Systems: DRAM",
            "2": "Computing Domains and Workloads: Cloud and Datacenter Computing"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 3.1400551795959473,
        "y": 11.3351411819458
    },
    {
        "question_id": 129667060,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Emerging Architectures: Quantum Computing Architectures",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -2.520573377609253,
        "y": 8.790327072143555
    },
    {
        "question_id": 129667062,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Emerging Architectures: Quantum Computing Architectures",
            "1": "Modeling and Simulation: Statistical Approaches",
            "2": "Modeling and Simulation: Analytical Modeling"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 3.5870118141174316,
        "y": 11.554529190063477
    },
    {
        "question_id": 129667064,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Emerging Architectures: Quantum Computing Architectures",
            "1": "Computing Domains and Workloads: Blockchain and Cryptocurrencies",
            "2": "Memory Systems: Processing In-/Near-Memory"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 3.0370266437530518,
        "y": 11.20436954498291
    },
    {
        "question_id": 129667066,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Emerging Architectures: Quantum Computing Architectures",
            "1": "Architectural Support: Approximate Computing",
            "2": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": 3.7366628646850586,
        "y": 11.703524589538574
    },
    {
        "question_id": 129667068,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Emerging Architectures: Quantum Computing Architectures",
            "1": "Architectural Support: Approximate Computing",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 3.1899094581604004,
        "y": 11.349052429199219
    },
    {
        "question_id": 129667082,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Circuits: 3D Integration",
            "1": "Computing Domains and Workloads: Augmented and Virtual Reality (AR/VR)",
            "2": "Computing Domains and Workloads: Multimedia, Graphics, and Gaming"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -0.14649774134159088,
        "y": -1.8745919466018677
    },
    {
        "question_id": 129667084,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "IP Design and Manufacturing: Packaging and Integration Technologies",
            "1": "Computing Domains and Workloads: Augmented and Virtual Reality (AR/VR)",
            "2": "Circuits: Emerging and Novel Technologies and Devices"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -0.11470512300729752,
        "y": -2.016638994216919
    },
    {
        "question_id": 129667086,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Computing Domains and Workloads: Augmented and Virtual Reality (AR/VR)",
            "1": "Memory Systems: Processing In-/Near-Memory",
            "2": "Graphics Processing Unit (GPU) Architecture"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -0.024015560746192932,
        "y": -2.041062593460083
    },
    {
        "question_id": 129667092,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Computing Domains and Workloads: Scientific Computing and Simulations",
            "1": "Computing Domains and Workloads: Augmented and Virtual Reality (AR/VR)",
            "2": "Computing Domains and Workloads: Multimedia, Graphics, and Gaming"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 1.7524245977401733,
        "y": 3.179976463317871
    },
    {
        "question_id": 130052965,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Multicore and Multiprocessor Systems",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -0.5587259531021118,
        "y": -0.8034684658050537
    },
    {
        "question_id": 130052967,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Memory Systems: Caching",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 8.883479118347168,
        "y": -4.358839511871338
    },
    {
        "question_id": 130052969,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Performance Analysis and Optimization: Tracing and Profiling Tools",
            "2": "Performance Analysis and Optimization: Hardware Performance Counters"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -3.7057108879089355,
        "y": 4.157222270965576
    },
    {
        "question_id": 130052971,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Computing Domains and Workloads: Autonomous Systems",
            "1": "Interconnection Networks: Topology",
            "2": "Interconnection Networks: Network Bandwidth"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 0,
        "x": 3.4219436645507812,
        "y": 5.2120208740234375
    },
    {
        "question_id": 130052973,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Performance Analysis and Optimization: Tracing and Profiling Tools",
            "2": "Interconnection Networks: Topology"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.472283840179443,
        "y": 0.9212474822998047
    },
    {
        "question_id": 130052977,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Circuits: 3D Integration",
            "2": "Reconfigurable Architectures (FPGA / CGRA)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": -7.88536262512207,
        "y": -1.5114742517471313
    },
    {
        "question_id": 130052979,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling",
            "2": "Performance Analysis and Optimization: Hardware Performance Counters"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.469074726104736,
        "y": 1.0197709798812866
    },
    {
        "question_id": 130052981,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Circuits: 3D Integration"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -7.856426239013672,
        "y": -1.4584969282150269
    },
    {
        "question_id": 130052983,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Architectural Support: Security and Virtualization",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.247880935668945,
        "y": 1.0805999040603638
    },
    {
        "question_id": 130052985,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: Processing In-/Near-Memory",
            "1": "Memory Systems: Caching",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 8.934598922729492,
        "y": -4.440728187561035
    },
    {
        "question_id": 130052991,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Hardware Accelerator Architectures",
            "1": "Architectural Support: Interfacing with Accelerators",
            "2": "Reconfigurable Architectures (FPGA / CGRA)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -2.7108986377716064,
        "y": -0.17316487431526184
    },
    {
        "question_id": 130052993,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Architectural Support: Interfacing with Accelerators",
            "1": "Memory Systems: Caching",
            "2": "Hardware Accelerator Architectures"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 4.548427581787109,
        "y": -5.519435882568359
    },
    {
        "question_id": 130052997,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Electronic Design Automation (EDA)",
            "1": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling",
            "2": "Reconfigurable Architectures (FPGA / CGRA)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -8.995192527770996,
        "y": 5.200550079345703
    },
    {
        "question_id": 130053003,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling",
            "1": "Electronic Design Automation (EDA)",
            "2": "Circuits: Analog and Mixed-Signal Circuits"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -9.060441017150879,
        "y": 5.570986270904541
    },
    {
        "question_id": 130053019,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Storage Systems: In-/Near-Storage Processing",
            "1": "Memory Systems: Processing In-/Near-Memory",
            "2": "Memory Systems: DRAM"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": 2.525631904602051,
        "y": -5.134023666381836
    },
    {
        "question_id": 130053021,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: Caching",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Memory Systems: Memory Hierarchy"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": 7.559999942779541,
        "y": -3.261139154434204
    },
    {
        "question_id": 130053023,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: Caching",
            "1": "Memory Systems: Memory Hierarchy",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 7.472987651824951,
        "y": -3.023425340652466
    },
    {
        "question_id": 130053025,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Architectural Support: Approximate Computing",
            "1": "Memory Systems: Non-Volatile/Persistent Memory",
            "2": "Memory Systems: DRAM"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 2.297029495239258,
        "y": -5.251592636108398
    },
    {
        "question_id": 130053029,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: Memory Hierarchy",
            "1": "Memory Systems: Processing In-/Near-Memory",
            "2": "Memory Systems: DRAM"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 1,
        "gpt-4o": 0,
        "x": 4.398933410644531,
        "y": -1.793582558631897
    },
    {
        "question_id": 130053039,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Graphics Processing Unit (GPU) Architecture",
            "2": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -1.94478440284729,
        "y": 6.491543769836426
    },
    {
        "question_id": 130053041,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: Memory Bandwidth",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Graphics Processing Unit (GPU) Architecture"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 0.19651693105697632,
        "y": 3.3989198207855225
    },
    {
        "question_id": 130053045,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Hardware Accelerator Architectures",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Architectural Support: Interfacing with Accelerators"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.669118881225586,
        "y": 0.9646664261817932
    },
    {
        "question_id": 130053047,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Computing Domains and Workloads: Cloud and Datacenter Computing",
            "2": "Computing Domains and Workloads: Blockchain and Cryptocurrencies"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.2413129806518555,
        "y": 1.1268651485443115
    },
    {
        "question_id": 130053049,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: Memory Bandwidth",
            "1": "Circuits: 3D Integration",
            "2": "Interconnection Networks: Network Bandwidth"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 3.6426148414611816,
        "y": 1.661362886428833
    },
    {
        "question_id": 130053051,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Multicore and Multiprocessor Systems",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": -4.069151401519775,
        "y": 1.477833867073059
    },
    {
        "question_id": 130053053,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: Processing In-/Near-Memory",
            "1": "Interconnection Networks: Topology",
            "2": "Modeling and Simulation: Analytical Modeling"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 1,
        "gpt-4o": 0,
        "x": 1.304466724395752,
        "y": 5.583539009094238
    },
    {
        "question_id": 130053057,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Graphics Processing Unit (GPU) Architecture",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Hardware Accelerator Architectures"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -0.16211983561515808,
        "y": 3.2625131607055664
    },
    {
        "question_id": 130053061,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: Memory Bandwidth",
            "1": "Hardware Accelerator Architectures",
            "2": "Architectural Support: Interfacing with Accelerators"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 3.2580416202545166,
        "y": 1.1735974550247192
    },
    {
        "question_id": 130053063,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Processor Architecture: Prediction and Speculation",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": -4.098711013793945,
        "y": 1.438489317893982
    },
    {
        "question_id": 130053067,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: Caching",
            "1": "Storage Systems: In-/Near-Storage Processing",
            "2": "Memory Systems: Processing In-/Near-Memory"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 0,
        "x": 8.12657356262207,
        "y": -4.1345367431640625
    },
    {
        "question_id": 130053071,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Interconnection Networks: Network On-Chip (NoC)",
            "1": "Interconnection Networks: Router and Network Interface Architectures",
            "2": "Interconnection Networks: Topology"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 6.901647090911865,
        "y": 5.987585067749023
    },
    {
        "question_id": 130053073,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Prediction and Speculation",
            "2": "Memory Systems: Processing In-/Near-Memory"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 0,
        "x": -4.057082653045654,
        "y": 1.490180492401123
    },
    {
        "question_id": 130053075,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Hardware Accelerator Architectures",
            "1": "Architectural Support: Interfacing with Accelerators",
            "2": "Computing Domains and Workloads: Artificial Intelligence (AI), Deep Learning (DL), and Machine Learning (ML)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -0.24308615922927856,
        "y": 1.6776819229125977
    },
    {
        "question_id": 130053077,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: Processing In-/Near-Memory",
            "1": "Storage Systems: In-/Near-Storage Processing",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -4.050383567810059,
        "y": 1.6151585578918457
    },
    {
        "question_id": 130053079,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Interconnection Networks: Topology",
            "1": "Interconnection Networks: Network On-Chip (NoC)",
            "2": "Interconnection Networks: Buses, Switches and MultiPorts"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 5.325061798095703,
        "y": 4.96174955368042
    },
    {
        "question_id": 130053081,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Memory Systems: DRAM"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 6.084466934204102,
        "y": -4.4451446533203125
    },
    {
        "question_id": 130053085,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Reconfigurable Architectures (FPGA / CGRA)",
            "1": "Interconnection Networks: Network Bandwidth",
            "2": "Interconnection Networks: Buses, Switches and MultiPorts"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -4.246164321899414,
        "y": 2.018577814102173
    },
    {
        "question_id": 130053095,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Reconfigurable Architectures (FPGA / CGRA)",
            "1": "Hardware Accelerator Architectures",
            "2": "Memory Systems: Memory Bandwidth"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -3.719712734222412,
        "y": 2.0723845958709717
    },
    {
        "question_id": 130053099,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Reconfigurable Architectures (FPGA / CGRA)",
            "1": "Hardware Accelerator Architectures",
            "2": "Architectural Support: Interfacing with Accelerators"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.190550804138184,
        "y": 2.2240777015686035
    },
    {
        "question_id": 130053101,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Modeling and Simulation: Analytical Modeling",
            "1": "Modeling and Simulation: Statistical Approaches",
            "2": "Circuits: Analog and Mixed-Signal Circuits"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -10.761425971984863,
        "y": 6.865408897399902
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Storage Systems: In-/Near-Storage Processing",
            "1": "Storage Systems: Solid State Drives and Hard Disk Drives",
            "2": "Memory Systems: Non-Volatile/Persistent Memory"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 0,
        "x": 4.838982582092285,
        "y": -3.0377745628356934
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Memory Systems: DRAM",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Storage Systems: In-/Near-Storage Processing"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": 8.340218544006348,
        "y": -4.004305839538574
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Architectural Support: Programming Languages and Software Development",
            "1": "Architectural Support: Scheduling and Compilation/Compilers",
            "2": "Electronic Design Automation (EDA)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -6.29215669631958,
        "y": 0.6384931206703186
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Memory Systems: Non-Volatile/Persistent Memory",
            "1": "Memory Systems: DRAM",
            "2": "Memory Systems: Memory Hierarchy"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 4.123701572418213,
        "y": -5.704122543334961
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Memory Systems: DRAM",
            "1": "Memory Systems: Memory Hierarchy",
            "2": "Memory Systems: Caching"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 8.105083465576172,
        "y": -3.6209845542907715
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Architectural Support: Interfacing with Accelerators",
            "1": "Architectural Support: Approximate Computing",
            "2": "Hardware Accelerator Architectures"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": -4.184798717498779,
        "y": -1.1584243774414062
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling",
            "2": "Architectural Support: Scheduling and Compilation/Compilers"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": -6.434069633483887,
        "y": 0.4405210316181183
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Computing Domains and Workloads: Blockchain and Cryptocurrencies",
            "2": "Memory Systems: DRAM"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -2.147132396697998,
        "y": 5.20067024230957
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Architectural Support: Interfacing with Accelerators",
            "1": "Processor Architecture: Multicore and Multiprocessor Systems",
            "2": "Graphics Processing Unit (GPU) Architecture"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 3.5213441848754883,
        "y": -7.488220691680908
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Interconnection Networks: Buses, Switches and MultiPorts",
            "1": "Architectural Support: Interfacing with Accelerators",
            "2": "Interconnection Networks: Router and Network Interface Architectures"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 1,
        "gpt-4o": 0,
        "x": -2.579451560974121,
        "y": -4.027243614196777
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Architectural Support: Interfacing with Accelerators",
            "1": "Interconnection Networks: Buses, Switches and MultiPorts",
            "2": "Interconnection Networks: Router and Network Interface Architectures"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -2.288648843765259,
        "y": -4.0529255867004395
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Memory Systems: Caching",
            "1": "Memory Systems: Memory Hierarchy",
            "2": "Memory Systems: Processing In-/Near-Memory"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 7.713146209716797,
        "y": -2.5520026683807373
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Memory Systems: Memory Hierarchy",
            "1": "Memory Systems: Caching",
            "2": "Memory Systems: DRAM"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 4.5264410972595215,
        "y": -1.2492177486419678
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Architectural Support: Programming Languages and Software Development",
            "1": "Benchmarking and Measurement: Benchmark Methodologies and Suites",
            "2": "Modeling and Simulation: Architecture Modeling and Simulation"
        },
        "claude-3.5": 0,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 3.5798285007476807,
        "y": 3.9521725177764893
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Memory Systems: Memory Bandwidth",
            "1": "Memory Systems: DRAM",
            "2": "Memory Systems: Memory Hierarchy"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 5.970998764038086,
        "y": -0.46104130148887634
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Prediction and Speculation",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -2.419224262237549,
        "y": 4.330418109893799
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Architectural Support: Approximate Computing"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -2.671785831451416,
        "y": 3.7934281826019287
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Memory Systems: Memory Hierarchy",
            "1": "Storage Systems: Solid State Drives and Hard Disk Drives",
            "2": "Memory Systems: Non-Volatile/Persistent Memory"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 10.662590980529785,
        "y": -1.6887643337249756
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Architectural Support: Scheduling and Compilation/Compilers",
            "2": "Architectural Support: Programming Languages and Software Development"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -5.183671474456787,
        "y": -0.4792507588863373
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Memory Systems: Memory Bandwidth",
            "1": "Memory Systems: Memory Hierarchy",
            "2": "Memory Systems: Processing In-/Near-Memory"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 10.516029357910156,
        "y": -1.7274705171585083
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "IP Design and Manufacturing: Intellectual Property (IP) Cores",
            "1": "IP Design and Manufacturing: Packaging and Integration Technologies",
            "2": "Interconnection Networks: Router and Network Interface Architectures"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 9.227771759033203,
        "y": 7.747478008270264
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Interconnection Networks: Network On-Chip (NoC)",
            "1": "Chiplet Architectures",
            "2": "Interconnection Networks: Buses, Switches and MultiPorts"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -2.075843572616577,
        "y": -4.1435723304748535
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Prediction and Speculation",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -2.511115312576294,
        "y": 4.23773193359375
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Chiplet Architectures",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Reconfigurable Architectures (FPGA / CGRA)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -5.673727989196777,
        "y": 1.7249341011047363
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Memory Systems: DRAM",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Memory Systems: Caching"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 8.488852500915527,
        "y": -4.277352809906006
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Interconnection Networks: Buses, Switches and MultiPorts",
            "1": "Architectural Support: Interfacing with Accelerators",
            "2": "Architectural Support: Security and Virtualization"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -0.9541945457458496,
        "y": -3.3225131034851074
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Architectural Support: Interfacing with Accelerators",
            "1": "Interconnection Networks: Network Bandwidth",
            "2": "Memory Systems: Memory Bandwidth"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 6.286170959472656,
        "y": 1.453340768814087
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Interconnection Networks: Buses, Switches and MultiPorts",
            "1": "Architectural Support: Interfacing with Accelerators",
            "2": "Interconnection Networks: Network Bandwidth"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -1.5036606788635254,
        "y": -4.086514472961426
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Interconnection Networks: Buses, Switches and MultiPorts",
            "1": "Architectural Support: Interfacing with Accelerators",
            "2": "Memory Systems: Memory Bandwidth"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -1.3434011936187744,
        "y": -4.339361190795898
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Electronic Design Automation (EDA)",
            "1": "Architectural Support: Programming Languages and Software Development",
            "2": "Benchmarking and Measurement: Benchmark Methodologies and Suites"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 3.0679895877838135,
        "y": 5.6194000244140625
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Interconnection Networks: Buses, Switches and MultiPorts",
            "1": "Architectural Support: Interfacing with Accelerators",
            "2": "Memory Systems: Memory Bandwidth"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": -1.1142582893371582,
        "y": -4.026425838470459
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Interconnection Networks: Buses, Switches and MultiPorts",
            "1": "Memory Systems: DRAM",
            "2": "Memory Systems: Memory Bandwidth"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 3.9803996086120605,
        "y": 2.772348642349243
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Interconnection Networks: Buses, Switches and MultiPorts",
            "1": "Interconnection Networks: Network Bandwidth",
            "2": "Architectural Support: Interfacing with Accelerators"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 0.11185184121131897,
        "y": -3.30224871635437
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Interconnection Networks: Buses, Switches and MultiPorts",
            "1": "Architectural Support: Interfacing with Accelerators",
            "2": "Interconnection Networks: Network Bandwidth"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -0.3731439411640167,
        "y": -3.816448211669922
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Memory Systems: Processing In-/Near-Memory",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -2.2849161624908447,
        "y": 5.692215919494629
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Multicore and Multiprocessor Systems",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 0,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 1,
        "gpt-4o": 0,
        "x": -2.93841814994812,
        "y": 3.3448054790496826
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -6.5089263916015625,
        "y": 0.7219517230987549
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Prediction and Speculation",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Hardware Accelerator Architectures"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.825380802154541,
        "y": 0.9950243234634399
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Processor Architecture: Multicore and Multiprocessor Systems",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -6.514101982116699,
        "y": 0.18979015946388245
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Architectural Support: Scheduling and Compilation/Compilers",
            "1": "Architectural Support: Programming Languages and Software Development",
            "2": "Performance Analysis and Optimization: Workload Characterization and Optimization"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -6.050559997558594,
        "y": 0.3659191131591797
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Architectural Support: Scheduling and Compilation/Compilers",
            "1": "Architectural Support: Programming Languages and Software Development",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -6.083270072937012,
        "y": 0.4272547662258148
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Benchmarking and Measurement: Benchmark Methodologies and Suites",
            "1": "Electronic Design Automation (EDA)",
            "2": "Benchmarking and Measurement: Real System Evaluation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 3.0612521171569824,
        "y": 7.116634845733643
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Benchmarking and Measurement: Real System Evaluation",
            "1": "Benchmarking and Measurement: Benchmark Methodologies and Suites",
            "2": "Performance Analysis and Optimization: Metrics and Bottleneck Analysis"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": -4.564685344696045,
        "y": 5.009612083435059
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Memory Systems: Processing In-/Near-Memory",
            "2": "Storage Systems: In-/Near-Storage Processing"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -2.4348487854003906,
        "y": 5.477663516998291
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Processor Architecture: Prediction and Speculation",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -2.567624807357788,
        "y": 1.5497952699661255
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Prediction and Speculation",
            "2": "Memory Systems: Memory Bandwidth"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -3.1676652431488037,
        "y": 2.1285979747772217
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Chiplet Architectures",
            "1": "Reconfigurable Architectures (FPGA / CGRA)",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -5.464221954345703,
        "y": 1.373621940612793
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Multicore and Multiprocessor Systems",
            "1": "Processor Architecture: Prediction and Speculation",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -2.591488838195801,
        "y": -0.7015941143035889
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Processor Architecture: Prediction and Speculation",
            "2": "Architectural Support: Interfacing with Accelerators"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -2.8768131732940674,
        "y": 3.258495330810547
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Memory Systems: DRAM",
            "2": "Architectural Support: Security and Virtualization"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -2.920776128768921,
        "y": 5.270102024078369
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Prediction and Speculation",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": -2.863344192504883,
        "y": 3.2108054161071777
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: Processing In-/Near-Memory",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -2.855917453765869,
        "y": 3.488894462585449
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: DRAM",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Memory Systems: Processing In-/Near-Memory"
        },
        "claude-3.5": 0,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": -2.8407559394836426,
        "y": 3.337467670440674
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Processor Architecture: Prediction and Speculation",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -2.838961124420166,
        "y": 3.366873264312744
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Memory Systems: Processing In-/Near-Memory"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -2.8331096172332764,
        "y": 3.3080363273620605
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Multicore and Multiprocessor Systems",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 0,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 1,
        "gpt-4o": 0,
        "x": -2.8169288635253906,
        "y": 3.1652631759643555
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -2.823068141937256,
        "y": 3.180311679840088
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: Memory Hierarchy",
            "1": "Memory Systems: Non-Volatile/Persistent Memory",
            "2": "Memory Systems: Processing In-/Near-Memory"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 9.652226448059082,
        "y": -2.040769100189209
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Hardware Accelerator Architectures",
            "1": "Architectural Support: Approximate Computing",
            "2": "Architectural Support: Interfacing with Accelerators"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -2.145336151123047,
        "y": 0.9909446835517883
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Architectural Support: Approximate Computing",
            "1": "Architectural Support: Programming Languages and Software Development",
            "2": "Memory Systems: Non-Volatile/Persistent Memory"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 1.3984510898590088,
        "y": 2.2969675064086914
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Circuits: Analog and Mixed-Signal Circuits",
            "1": "Architectural Support: Approximate Computing",
            "2": "Computing Domains and Workloads: Security and Privacy-Preserving Computing"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 1,
        "gpt-4o": 0,
        "x": -10.179020881652832,
        "y": -1.4955527782440186
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Circuits: Analog and Mixed-Signal Circuits",
            "1": "Architectural Support: Approximate Computing",
            "2": "Performance Analysis and Optimization: Hardware Performance Counters"
        },
        "claude-3.5": 0,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": -10.362262725830078,
        "y": -1.519087314605713
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Circuits: 3D Integration",
            "1": "Architectural Support: Approximate Computing",
            "2": "Circuits: Analog and Mixed-Signal Circuits"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -10.720243453979492,
        "y": -1.9916119575500488
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Performance Analysis and Optimization: Hardware Performance Counters",
            "1": "Processor Architecture: Prediction and Speculation",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -3.1636602878570557,
        "y": 1.7324937582015991
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: DRAM",
            "1": "Reconfigurable Architectures (FPGA / CGRA)",
            "2": "Performance Analysis and Optimization: Hardware Performance Counters"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.31274938583374,
        "y": -4.638861179351807
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Architectural Support: Interfacing with Accelerators",
            "2": "Architectural Support: Security and Virtualization"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -2.3995776176452637,
        "y": 4.175102233886719
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Processor Architecture: Prediction and Speculation",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 1,
        "gpt-4o": 0,
        "x": -2.8061447143554688,
        "y": 2.8351097106933594
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Hardware Accelerator Architectures",
            "2": "Processor Architecture: Multicore and Multiprocessor Systems"
        },
        "claude-3.5": 0,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -3.1706769466400146,
        "y": 1.6013087034225464
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Architectural Support: Approximate Computing",
            "1": "Memory Systems: Caching",
            "2": "Memory Systems: Processing In-/Near-Memory"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -7.8572516441345215,
        "y": 1.0703336000442505
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Architectural Support: Approximate Computing",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Circuits: Analog and Mixed-Signal Circuits"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -3.967742443084717,
        "y": 1.0377798080444336
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Circuits: Analog and Mixed-Signal Circuits",
            "1": "Circuits: 3D Integration",
            "2": "Architectural Support: Approximate Computing"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -10.834145545959473,
        "y": -3.6287648677825928
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Circuits: Analog and Mixed-Signal Circuits",
            "1": "Performance Analysis and Optimization: Hardware Performance Counters",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": -11.31991958618164,
        "y": -2.0749359130859375
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: Memory Hierarchy",
            "1": "Memory Systems: DRAM",
            "2": "Memory Systems: Non-Volatile/Persistent Memory"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 5.635094165802002,
        "y": -2.079014778137207
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Storage Systems: In-/Near-Storage Processing",
            "1": "Storage Systems: Solid State Drives and Hard Disk Drives",
            "2": "Memory Systems: Memory Hierarchy"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 1,
        "gpt-4o": 0,
        "x": 4.610611915588379,
        "y": -1.7724462747573853
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Multicore and Multiprocessor Systems",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Memory Systems: Memory Bandwidth"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 4.5457305908203125,
        "y": 0.16551558673381805
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Memory Systems: DRAM",
            "2": "Memory Systems: Processing In-/Near-Memory"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -6.335482597351074,
        "y": 0.03134198486804962
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Storage Systems: In-/Near-Storage Processing"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -2.7319724559783936,
        "y": 2.484484910964966
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Architectural Support: Interfacing with Accelerators",
            "2": "Hardware Accelerator Architectures"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -6.319633483886719,
        "y": 0.021653756499290466
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: Memory Hierarchy",
            "1": "Memory Systems: Caching",
            "2": "Memory Systems: DRAM"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 5.224305152893066,
        "y": -1.4053183794021606
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: Memory Bandwidth",
            "1": "Memory Systems: Processing In-/Near-Memory",
            "2": "Memory Systems: Memory Hierarchy"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": 5.952861785888672,
        "y": 0.2435084879398346
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: Memory Hierarchy",
            "1": "Memory Systems: Caching",
            "2": "Memory Systems: DRAM"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 8.6869478225708,
        "y": -2.808318853378296
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Prediction and Speculation",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": -3.0030970573425293,
        "y": 2.299170970916748
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Architectural Support: Approximate Computing",
            "1": "Architectural Support: Interfacing with Accelerators",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -2.3757128715515137,
        "y": 4.522227764129639
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Architectural Support: Interfacing with Accelerators",
            "2": "Architectural Support: Security and Virtualization"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 5.606886386871338,
        "y": -0.8890308141708374
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: DRAM",
            "1": "Architectural Support: Security and Virtualization",
            "2": "Memory Systems: Memory Hierarchy"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 5.136772632598877,
        "y": -1.1596362590789795
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: Memory Hierarchy",
            "1": "Storage Systems: In-/Near-Storage Processing",
            "2": "Memory Systems: Caching"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 7.998452663421631,
        "y": -2.358226776123047
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Prediction and Speculation",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -3.0131757259368896,
        "y": 2.3706398010253906
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: Caching",
            "1": "Memory Systems: Memory Hierarchy",
            "2": "Memory Systems: DRAM"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 6.594740390777588,
        "y": -2.1893062591552734
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Storage Systems: Solid State Drives and Hard Disk Drives",
            "1": "Memory Systems: Non-Volatile/Persistent Memory",
            "2": "Architectural Support: Security and Virtualization"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": 10.73924446105957,
        "y": -2.0252468585968018
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Storage Systems: In-/Near-Storage Processing",
            "1": "Memory Systems: Processing In-/Near-Memory",
            "2": "Memory Systems: Memory Bandwidth"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 6.037854194641113,
        "y": 0.1703367829322815
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Memory Systems: Memory Hierarchy",
            "2": "Memory Systems: Caching"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": 5.469352722167969,
        "y": -1.364224910736084
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Interconnection Networks: Router and Network Interface Architectures",
            "1": "Interconnection Networks: Network On-Chip (NoC)",
            "2": "Interconnection Networks: Topology"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 4.02094841003418,
        "y": -1.413063406944275
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": -2.9966020584106445,
        "y": 2.1888933181762695
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Circuits: 3D Integration",
            "2": "Architectural Support: Approximate Computing"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -2.5860626697540283,
        "y": 4.031064987182617
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Interconnection Networks: Router and Network Interface Architectures",
            "2": "Circuits: 3D Integration"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -2.8071181774139404,
        "y": 3.839425563812256
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Memory Systems: DRAM",
            "2": "Architectural Support: Security and Virtualization"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -2.7256271839141846,
        "y": 4.413871765136719
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Prediction and Speculation",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -5.95829963684082,
        "y": 0.7188478708267212
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Prediction and Speculation",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": -6.112349987030029,
        "y": 0.552074670791626
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Prediction and Speculation",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -3.255643129348755,
        "y": 0.7365512251853943
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Prediction and Speculation",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -3.1610445976257324,
        "y": 2.024068593978882
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Architectural Support: Approximate Computing",
            "1": "Performance Analysis and Optimization: Hardware Performance Counters",
            "2": "Circuits: 3D Integration"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -9.144302368164062,
        "y": 0.9869433045387268
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Architectural Support: Scheduling and Compilation/Compilers",
            "1": "Architectural Support: Programming Languages and Software Development",
            "2": "Architectural Support: Interfacing with Accelerators"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.312139511108398,
        "y": 0.284871369600296
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -3.1722755432128906,
        "y": 1.9574167728424072
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Architectural Support: Interfacing with Accelerators",
            "2": "Architectural Support: Approximate Computing"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -3.1062653064727783,
        "y": 1.7997056245803833
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Architectural Support: Programming Languages and Software Development",
            "1": "Architectural Support: Scheduling and Compilation/Compilers",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 0,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.823535442352295,
        "y": 0.19463080167770386
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Electronic Design Automation (EDA)",
            "2": "Architectural Support: Approximate Computing"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -2.8273160457611084,
        "y": 3.8137359619140625
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Architectural Support: Security and Virtualization",
            "1": "Architectural Support: Interfacing with Accelerators",
            "2": "Computing Domains and Workloads: Autonomous Systems"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 5.312844276428223,
        "y": -1.135771632194519
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Architectural Support: Interfacing with Accelerators",
            "2": "Architectural Support: Scheduling and Compilation/Compilers"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": -5.5710673332214355,
        "y": -0.8816407918930054
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: DRAM",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Architectural Support: Interfacing with Accelerators"
        },
        "claude-3.5": 0,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 7.735430717468262,
        "y": -4.560370922088623
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Architectural Support: Programming Languages and Software Development",
            "1": "Electronic Design Automation (EDA)",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 0,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": -4.078559398651123,
        "y": -1.7003076076507568
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Architectural Support: Programming Languages and Software Development",
            "1": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling",
            "2": "Architectural Support: Scheduling and Compilation/Compilers"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -5.890178203582764,
        "y": -0.9810823202133179
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Architectural Support: Scheduling and Compilation/Compilers",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -4.725766658782959,
        "y": -0.38260260224342346
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Architectural Support: Scheduling and Compilation/Compilers",
            "1": "Memory Systems: Memory Hierarchy",
            "2": "Memory Systems: Caching"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.772894859313965,
        "y": -0.35468655824661255
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Architectural Support: Scheduling and Compilation/Compilers",
            "1": "Architectural Support: Programming Languages and Software Development",
            "2": "Memory Systems: Memory Hierarchy"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.812258243560791,
        "y": -0.5598042607307434
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Architectural Support: Scheduling and Compilation/Compilers",
            "1": "Architectural Support: Programming Languages and Software Development",
            "2": "Architectural Support: Interfacing with Accelerators"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.753140926361084,
        "y": -0.9346264600753784
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Architectural Support: Programming Languages and Software Development",
            "1": "Architectural Support: Scheduling and Compilation/Compilers",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.910288333892822,
        "y": -0.9211403131484985
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Architectural Support: Interfacing with Accelerators",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 0,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 0,
        "x": -3.1309213638305664,
        "y": 1.7075384855270386
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: Memory Hierarchy",
            "1": "Memory Systems: Non-Volatile/Persistent Memory",
            "2": "Storage Systems: In-/Near-Storage Processing"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 9.833605766296387,
        "y": -1.7208927869796753
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Architectural Support: Programming Languages and Software Development",
            "1": "Circuits: 3D Integration",
            "2": "Architectural Support: Scheduling and Compilation/Compilers"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.485352039337158,
        "y": 1.309421181678772
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Architectural Support: Scheduling and Compilation/Compilers",
            "1": "Interconnection Networks: Topology",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -3.1271276473999023,
        "y": 1.4771257638931274
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Architectural Support: Interfacing with Accelerators",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Architectural Support: Scheduling and Compilation/Compilers"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -3.127613067626953,
        "y": 1.5378484725952148
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Architectural Support: Interfacing with Accelerators",
            "1": "Architectural Support: Programming Languages and Software Development",
            "2": "Architectural Support: Scheduling and Compilation/Compilers"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -5.996723175048828,
        "y": 0.013601839542388916
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Storage Systems: In-/Near-Storage Processing",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Memory Systems: Processing In-/Near-Memory"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -4.632425308227539,
        "y": -0.24476681649684906
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Architectural Support: Interfacing with Accelerators",
            "1": "Storage Systems: In-/Near-Storage Processing",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -3.040851593017578,
        "y": 4.616826057434082
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Architectural Support: Programming Languages and Software Development",
            "1": "Performance Analysis and Optimization: Tracing and Profiling Tools",
            "2": "Architectural Support: Interfacing with Accelerators"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -6.806399822235107,
        "y": -1.58160400390625
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Architectural Support: Programming Languages and Software Development",
            "2": "Processor Architecture: Multicore and Multiprocessor Systems"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -3.2419419288635254,
        "y": -4.059237957000732
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Architectural Support: Security and Virtualization",
            "2": "Computing Domains and Workloads: Cloud and Datacenter Computing"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -3.051575183868408,
        "y": 4.566218852996826
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Architectural Support: Security and Virtualization",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Memory Systems: DRAM"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 5.226761341094971,
        "y": -0.43061238527297974
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Performance Analysis and Optimization: Hardware Performance Counters",
            "2": "Architectural Support: Interfacing with Accelerators"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -3.0924787521362305,
        "y": 4.577310562133789
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: DRAM",
            "1": "Memory Systems: Memory Hierarchy",
            "2": "Memory Systems: Processing In-/Near-Memory"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 9.636265754699707,
        "y": -1.6405143737792969
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Architectural Support: Security and Virtualization",
            "2": "Memory Systems: DRAM"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -3.174989700317383,
        "y": 4.449080467224121
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Memory Systems: Memory Hierarchy",
            "2": "Architectural Support: Interfacing with Accelerators"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 9.476967811584473,
        "y": -1.676431655883789
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: Memory Hierarchy",
            "1": "Architectural Support: Security and Virtualization",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": 9.283132553100586,
        "y": -1.6458710432052612
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Architectural Support: Programming Languages and Software Development",
            "1": "Architectural Support: Scheduling and Compilation/Compilers",
            "2": "Architectural Support: Security and Virtualization"
        },
        "claude-3.5": 0,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 0,
        "x": -4.6954874992370605,
        "y": 0.730014443397522
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Architectural Support: Scheduling and Compilation/Compilers",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Storage Systems: In-/Near-Storage Processing"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -6.052741050720215,
        "y": 1.4023674726486206
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Architectural Support: Interfacing with Accelerators",
            "1": "Architectural Support: Security and Virtualization",
            "2": "Architectural Support: Scheduling and Compilation/Compilers"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 1,
        "gpt-4o": 0,
        "x": -5.110518455505371,
        "y": -3.0817065238952637
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: Processing In-/Near-Memory",
            "1": "Memory Systems: Memory Bandwidth",
            "2": "Memory Systems: Memory Hierarchy"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 6.800572395324707,
        "y": -1.0690399408340454
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Interconnection Networks: Topology",
            "1": "Interconnection Networks: Buses, Switches and MultiPorts",
            "2": "Memory Systems: DRAM"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -0.3214080035686493,
        "y": -3.8267548084259033
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Architectural Support: Interfacing with Accelerators",
            "1": "Memory Systems: Memory Bandwidth",
            "2": "Memory Systems: Processing In-/Near-Memory"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 5.8423309326171875,
        "y": -4.285131454467773
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Architectural Support: Security and Virtualization",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Memory Systems: DRAM"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 7.766266345977783,
        "y": -4.5426764488220215
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Architectural Support: Interfacing with Accelerators",
            "1": "Memory Systems: Memory Bandwidth",
            "2": "Memory Systems: Caching"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": 8.198298454284668,
        "y": -3.5375139713287354
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Performance Analysis and Optimization: Hardware Performance Counters",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -3.302426338195801,
        "y": 0.7558402419090271
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Architectural Support: Interfacing with Accelerators",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -5.753753662109375,
        "y": 0.5504018068313599
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: Memory Bandwidth",
            "1": "Storage Systems: In-/Near-Storage Processing",
            "2": "Architectural Support: Interfacing with Accelerators"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 3.287726879119873,
        "y": -4.6523003578186035
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -3.338660717010498,
        "y": 0.6938528418540955
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: DRAM",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Architectural Support: Security and Virtualization"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -3.2100651264190674,
        "y": 3.2895030975341797
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Architectural Support: Interfacing with Accelerators",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Architectural Support: Security and Virtualization"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -3.2493176460266113,
        "y": 1.2878855466842651
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Architectural Support: Interfacing with Accelerators",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Circuits: Wireless, RF, and Optical Devices and Systems"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -3.3627302646636963,
        "y": 2.9503860473632812
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 0,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": -5.300159931182861,
        "y": 0.6235260963439941
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling",
            "1": "Interconnection Networks: Network Bandwidth",
            "2": "Memory Systems: DRAM"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -7.142205238342285,
        "y": -0.8225113749504089
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Multicore and Multiprocessor Systems",
            "1": "Storage Systems: In-/Near-Storage Processing",
            "2": "Memory Systems: Caching"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -1.0957403182983398,
        "y": -4.511256217956543
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Circuits: Analog and Mixed-Signal Circuits",
            "1": "Circuits: 3D Integration",
            "2": "Circuits: Emerging and Novel Technologies and Devices"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -12.766486167907715,
        "y": -0.37396952509880066
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Circuits: Wireless, RF, and Optical Devices and Systems",
            "1": "Circuits: Analog and Mixed-Signal Circuits",
            "2": "Storage Systems: In-/Near-Storage Processing"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -12.023444175720215,
        "y": -0.9587780833244324
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Architectural Support: Security and Virtualization",
            "1": "Architectural Support: Interfacing with Accelerators",
            "2": "Memory Systems: Non-Volatile/Persistent Memory"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 4.95017671585083,
        "y": -1.304924488067627
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Architectural Support: Interfacing with Accelerators",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Multicore and Multiprocessor Systems"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -6.028439521789551,
        "y": 0.18898186087608337
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Architectural Support: Security and Virtualization",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 4.968026638031006,
        "y": -1.3085293769836426
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Architectural Support: Interfacing with Accelerators",
            "1": "Architectural Support: Security and Virtualization",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -5.998392105102539,
        "y": 0.17914851009845734
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Interconnection Networks: Buses, Switches and MultiPorts",
            "1": "Memory Systems: Memory Bandwidth",
            "2": "Architectural Support: Interfacing with Accelerators"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 3.914562702178955,
        "y": 1.7601771354675293
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Architectural Support: Interfacing with Accelerators",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": -5.974722862243652,
        "y": 0.18287673592567444
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Architectural Support: Interfacing with Accelerators",
            "1": "Processor Architecture: Multicore and Multiprocessor Systems",
            "2": "Interconnection Networks: Buses, Switches and MultiPorts"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -1.4927042722702026,
        "y": -4.529507160186768
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Architectural Support: Security and Virtualization",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Memory Systems: DRAM"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -3.2044522762298584,
        "y": 3.282683849334717
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Architectural Support: Interfacing with Accelerators",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Hardware Accelerator Architectures"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -5.959618091583252,
        "y": 0.20292100310325623
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Architectural Support: Interfacing with Accelerators",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": -5.934886455535889,
        "y": 0.2071291208267212
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Architectural Support: Interfacing with Accelerators",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Architectural Support: Security and Virtualization"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -5.909549713134766,
        "y": 0.21127882599830627
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Architectural Support: Interfacing with Accelerators",
            "1": "Processor Architecture: Multicore and Multiprocessor Systems",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 0,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -1.388149380683899,
        "y": -5.02670431137085
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Interconnection Networks: Buses, Switches and MultiPorts",
            "1": "Interconnection Networks: Router and Network Interface Architectures",
            "2": "Interconnection Networks: Topology"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 3.993250846862793,
        "y": 1.6888515949249268
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Multicore and Multiprocessor Systems",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Architectural Support: Interfacing with Accelerators"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 1,
        "gpt-4o": 0,
        "x": -3.212817668914795,
        "y": 3.1668550968170166
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Architectural Support: Interfacing with Accelerators",
            "1": "Hardware Accelerator Architectures",
            "2": "Architectural Support: Scheduling and Compilation/Compilers"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -6.1314167976379395,
        "y": -0.4379008412361145
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Interconnection Networks: Topology",
            "1": "Interconnection Networks: Buses, Switches and MultiPorts",
            "2": "Architectural Support: Interfacing with Accelerators"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 4.25525426864624,
        "y": 1.8504620790481567
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Circuits: Wireless, RF, and Optical Devices and Systems",
            "1": "Interconnection Networks: Buses, Switches and MultiPorts",
            "2": "Interconnection Networks: Network Bandwidth"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 4.090545654296875,
        "y": 0.8123816847801208
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Architectural Support: Interfacing with Accelerators",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -5.578924655914307,
        "y": 0.5043014883995056
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Architectural Support: Interfacing with Accelerators",
            "2": "Memory Systems: DRAM"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -3.130692720413208,
        "y": 3.372908115386963
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Architectural Support: Interfacing with Accelerators",
            "1": "IP Design and Manufacturing: Intellectual Property (IP) Cores",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -3.210242986679077,
        "y": 3.253800392150879
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Architectural Support: Interfacing with Accelerators"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": -5.857522010803223,
        "y": 0.2149420529603958
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Prediction and Speculation",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 0,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -6.369683265686035,
        "y": -0.3730391561985016
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Architectural Support: Programming Languages and Software Development",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -1.7632936239242554,
        "y": 3.6140518188476562
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Performance Analysis and Optimization: Tracing and Profiling Tools",
            "1": "Electronic Design Automation (EDA)",
            "2": "Benchmarking and Measurement: Benchmark Methodologies and Suites"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 1.7405575513839722,
        "y": -5.261806488037109
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Architectural Support: Security and Virtualization",
            "1": "Performance Analysis and Optimization: Tracing and Profiling Tools",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -6.352334499359131,
        "y": -0.7613688707351685
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Performance Analysis and Optimization: Tracing and Profiling Tools",
            "1": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -5.4024763107299805,
        "y": -6.507113456726074
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Prediction and Speculation",
            "1": "Performance Analysis and Optimization: Tracing and Profiling Tools",
            "2": "Performance Analysis and Optimization: Hardware Performance Counters"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -5.49902868270874,
        "y": -6.542593002319336
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Computing Domains and Workloads: Multimedia, Graphics, and Gaming",
            "1": "Processor Architecture: Multicore and Multiprocessor Systems",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -2.1306495666503906,
        "y": -3.8426520824432373
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Architectural Support: Security and Virtualization",
            "1": "Architectural Support: Scheduling and Compilation/Compilers",
            "2": "Architectural Support: Interfacing with Accelerators"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 4.7541184425354,
        "y": -1.3949168920516968
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Architectural Support: Security and Virtualization",
            "1": "Computing Domains and Workloads: Security and Privacy-Preserving Computing",
            "2": "Architectural Support: Interfacing with Accelerators"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 4.753810405731201,
        "y": -0.043637555092573166
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Architectural Support: Security and Virtualization",
            "1": "Computing Domains and Workloads: Security and Privacy-Preserving Computing",
            "2": "Architectural Support: Interfacing with Accelerators"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 4.6935834884643555,
        "y": 0.10846096277236938
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Architectural Support: Interfacing with Accelerators",
            "1": "Memory Systems: DRAM",
            "2": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": 7.7841477394104,
        "y": -4.870535850524902
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Architectural Support: Interfacing with Accelerators",
            "1": "Hardware Accelerator Architectures",
            "2": "Electronic Design Automation (EDA)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 1.934708595275879,
        "y": -6.256516933441162
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Architectural Support: Interfacing with Accelerators",
            "1": "Memory Systems: DRAM",
            "2": "Memory Systems: Memory Bandwidth"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 4.512070655822754,
        "y": -0.953754723072052
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Architectural Support: Interfacing with Accelerators",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Hardware Accelerator Architectures"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 2.1443214416503906,
        "y": -6.544427871704102
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: DRAM",
            "1": "Architectural Support: Interfacing with Accelerators",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": 1.679450273513794,
        "y": -4.716782093048096
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: DRAM",
            "1": "Memory Systems: Memory Bandwidth",
            "2": "Architectural Support: Interfacing with Accelerators"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 7.195249557495117,
        "y": -4.935610771179199
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Interconnection Networks: Buses, Switches and MultiPorts",
            "1": "Interconnection Networks: Topology",
            "2": "Interconnection Networks: Router and Network Interface Architectures"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 0.5909267663955688,
        "y": -3.5050735473632812
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Architectural Support: Interfacing with Accelerators",
            "2": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 1.5183446407318115,
        "y": -6.898933410644531
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Memory Systems: Processing In-/Near-Memory",
            "2": "Architectural Support: Security and Virtualization"
        },
        "claude-3.5": 0,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 7.879649639129639,
        "y": 0.46540915966033936
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Interconnection Networks: Router and Network Interface Architectures",
            "1": "Architectural Support: Interfacing with Accelerators",
            "2": "Interconnection Networks: Buses, Switches and MultiPorts"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 0.6217780709266663,
        "y": -3.6099555492401123
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Interconnection Networks: Buses, Switches and MultiPorts",
            "1": "Architectural Support: Security and Virtualization",
            "2": "Computing Domains and Workloads: Autonomous Systems"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 3.658085823059082,
        "y": 1.112967848777771
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Memory Systems: DRAM",
            "1": "Reconfigurable Architectures (FPGA / CGRA)",
            "2": "Memory Systems: Caching"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -6.660573482513428,
        "y": -2.512646436691284
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Architectural Support: Interfacing with Accelerators",
            "1": "Memory Systems: Memory Bandwidth",
            "2": "Memory Systems: DRAM"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": 4.390625476837158,
        "y": -1.2144063711166382
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Architectural Support: Interfacing with Accelerators",
            "1": "Memory Systems: DRAM",
            "2": "Memory Systems: Memory Bandwidth"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 1.7024121284484863,
        "y": -7.118400573730469
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Interconnection Networks: Buses, Switches and MultiPorts",
            "1": "Architectural Support: Interfacing with Accelerators",
            "2": "Architectural Support: Security and Virtualization"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 3.7421627044677734,
        "y": 1.034747838973999
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "MEDIUM",
        "taxonomy": {
            "0": "Interconnection Networks: Buses, Switches and MultiPorts",
            "1": "Interconnection Networks: Router and Network Interface Architectures",
            "2": "Architectural Support: Interfacing with Accelerators"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 3.801081657409668,
        "y": 0.9113055467605591
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Architectural Support: Interfacing with Accelerators",
            "2": "Processor Architecture: Multicore and Multiprocessor Systems"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 0.48715323209762573,
        "y": -5.773929119110107
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Circuits: Analog and Mixed-Signal Circuits",
            "1": "Circuits: Wireless, RF, and Optical Devices and Systems",
            "2": "Circuits: 3D Integration"
        },
        "claude-3.5": 0,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": -11.023039817810059,
        "y": -3.1202428340911865
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Interconnection Networks: Buses, Switches and MultiPorts",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Architectural Support: Interfacing with Accelerators"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": 3.8893308639526367,
        "y": 0.8308506011962891
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Architectural Support: Interfacing with Accelerators",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": 1.1364606618881226,
        "y": -6.997781753540039
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Interconnection Networks: Buses, Switches and MultiPorts",
            "1": "Architectural Support: Interfacing with Accelerators",
            "2": "Hardware Accelerator Architectures"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 3.951613664627075,
        "y": 0.7339959740638733
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Interconnection Networks: Buses, Switches and MultiPorts",
            "1": "Interconnection Networks: Network Bandwidth",
            "2": "Architectural Support: Interfacing with Accelerators"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 1,
        "gpt-4o": 0,
        "x": 3.996199369430542,
        "y": 0.641686737537384
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Interconnection Networks: Buses, Switches and MultiPorts",
            "1": "Interconnection Networks: Network Bandwidth",
            "2": "Interconnection Networks: Topology"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 4.035393238067627,
        "y": 0.5843823552131653
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Interconnection Networks: Buses, Switches and MultiPorts",
            "1": "Architectural Support: Interfacing with Accelerators",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 4.088624000549316,
        "y": 0.45210203528404236
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Interconnection Networks: Buses, Switches and MultiPorts",
            "1": "Interconnection Networks: Network Bandwidth",
            "2": "Memory Systems: Memory Bandwidth"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 4.120795249938965,
        "y": 0.3920467793941498
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Computing Domains and Workloads: Blockchain and Cryptocurrencies",
            "1": "Computing Domains and Workloads: Autonomous Systems",
            "2": "Storage Systems: In-/Near-Storage Processing"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 1.7950702905654907,
        "y": -11.334497451782227
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Interconnection Networks: Buses, Switches and MultiPorts",
            "1": "Interconnection Networks: Network Bandwidth",
            "2": "Interconnection Networks: Router and Network Interface Architectures"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 4.193870544433594,
        "y": 0.257293164730072
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Interconnection Networks: Buses, Switches and MultiPorts",
            "1": "Hardware Accelerator Architectures",
            "2": "Architectural Support: Interfacing with Accelerators"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": 4.235447883605957,
        "y": 0.1517373025417328
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Interconnection Networks: Buses, Switches and MultiPorts",
            "1": "Interconnection Networks: Network Bandwidth",
            "2": "Interconnection Networks: Router and Network Interface Architectures"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": 4.266981601715088,
        "y": 0.04642094671726227
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Architectural Support: Interfacing with Accelerators",
            "1": "Interconnection Networks: Buses, Switches and MultiPorts",
            "2": "Memory Systems: Memory Bandwidth"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 4.631393909454346,
        "y": -0.4951730966567993
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling",
            "1": "Modeling and Simulation: Analytical Modeling",
            "2": "Circuits: Analog and Mixed-Signal Circuits"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 1,
        "gpt-4o": 0,
        "x": -8.917317390441895,
        "y": -0.2597152888774872
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Architectural Support: Interfacing with Accelerators",
            "1": "Circuits: Wireless, RF, and Optical Devices and Systems",
            "2": "Memory Systems: Memory Bandwidth"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 0.599969744682312,
        "y": -4.225370407104492
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Benchmarking and Measurement: Measurement Tools and Techniques",
            "1": "Storage Systems: In-/Near-Storage Processing",
            "2": "Circuits: Analog and Mixed-Signal Circuits"
        },
        "claude-3.5": 0,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": -10.672406196594238,
        "y": -10.7273588180542
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: DRAM",
            "1": "Modeling and Simulation: Statistical Approaches",
            "2": "Electronic Design Automation (EDA)"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": 3.7535996437072754,
        "y": -4.891664505004883
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Interconnection Networks: Buses, Switches and MultiPorts",
            "1": "Memory Systems: Memory Bandwidth",
            "2": "Processor Architecture: Multicore and Multiprocessor Systems"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 2.317373752593994,
        "y": -3.2417984008789062
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Interconnection Networks: Buses, Switches and MultiPorts",
            "1": "Interconnection Networks: Network Bandwidth",
            "2": "Memory Systems: Memory Bandwidth"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 2.693054437637329,
        "y": -2.980046033859253
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Interconnection Networks: Buses, Switches and MultiPorts",
            "1": "Architectural Support: Interfacing with Accelerators",
            "2": "Interconnection Networks: Router and Network Interface Architectures"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 2.563004732131958,
        "y": -3.0791728496551514
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Architectural Support: Interfacing with Accelerators",
            "1": "Interconnection Networks: Router and Network Interface Architectures",
            "2": "Circuits: 3D Integration"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 3.4077248573303223,
        "y": -3.5332112312316895
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Circuits: Analog and Mixed-Signal Circuits",
            "1": "Circuits: 3D Integration",
            "2": "Interconnection Networks: Topology"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 1,
        "gpt-4o": 0,
        "x": -12.15548324584961,
        "y": -0.6145473122596741
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Interconnection Networks: Network Bandwidth",
            "1": "Memory Systems: Memory Bandwidth",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 10.787158012390137,
        "y": -0.17976748943328857
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Memory Systems: DRAM",
            "2": "Architectural Support: Security and Virtualization"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -3.355297565460205,
        "y": 3.0168166160583496
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Architectural Support: Security and Virtualization",
            "2": "Memory Systems: DRAM"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -3.784123659133911,
        "y": 2.9384799003601074
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Storage Systems: In-/Near-Storage Processing",
            "1": "Computing Domains and Workloads: Multimedia, Graphics, and Gaming",
            "2": "Storage Systems: Solid State Drives and Hard Disk Drives"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": 6.550873279571533,
        "y": -7.246387958526611
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Storage Systems: In-/Near-Storage Processing",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Architectural Support: Interfacing with Accelerators"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -3.6196632385253906,
        "y": 2.6190006732940674
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Architectural Support: Interfacing with Accelerators",
            "1": "Interconnection Networks: Buses, Switches and MultiPorts",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 2.6853177547454834,
        "y": -3.1098074913024902
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Architectural Support: Interfacing with Accelerators",
            "1": "Interconnection Networks: Buses, Switches and MultiPorts",
            "2": "Memory Systems: Memory Bandwidth"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 2.7719476222991943,
        "y": -3.056154727935791
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Electronic Design Automation (EDA)",
            "1": "Computing Domains and Workloads: Autonomous Systems",
            "2": "Architectural Support: Interfacing with Accelerators"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 4.113401889801025,
        "y": 0.05636405944824219
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: DRAM",
            "1": "Architectural Support: Security and Virtualization",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 5.061915397644043,
        "y": 0.10977794229984283
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Interconnection Networks: Topology",
            "1": "Interconnection Networks: Buses, Switches and MultiPorts",
            "2": "Memory Systems: DRAM"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": 2.788541793823242,
        "y": -2.9501523971557617
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Storage Systems: Solid State Drives and Hard Disk Drives",
            "1": "Storage Systems: In-/Near-Storage Processing",
            "2": "Architectural Support: Interfacing with Accelerators"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 9.229094505310059,
        "y": 0.006262093782424927
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Benchmarking and Measurement: Benchmark Methodologies and Suites",
            "1": "Storage Systems: In-/Near-Storage Processing",
            "2": "IP Design and Manufacturing: Packaging and Integration Technologies"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 3.2049179077148438,
        "y": 7.314856052398682
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Multicore and Multiprocessor Systems",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 1,
        "gpt-4o": 0,
        "x": -1.0839070081710815,
        "y": -2.0834434032440186
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Architectural Support: Interfacing with Accelerators",
            "1": "Interconnection Networks: Router and Network Interface Architectures",
            "2": "Interconnection Networks: Buses, Switches and MultiPorts"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 3.040555715560913,
        "y": -2.8624606132507324
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Electronic Design Automation (EDA)",
            "1": "IP Design and Manufacturing: Packaging and Integration Technologies",
            "2": "IP Design and Manufacturing: Intellectual Property (IP) Cores"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 8.822349548339844,
        "y": 8.175520896911621
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Circuits: Analog and Mixed-Signal Circuits",
            "1": "Circuits: 3D Integration",
            "2": "Circuits: Wireless, RF, and Optical Devices and Systems"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -11.09110164642334,
        "y": -2.8308088779449463
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Circuits: Analog and Mixed-Signal Circuits",
            "1": "Circuits: 3D Integration",
            "2": "Circuits: Emerging and Novel Technologies and Devices"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -12.73449993133545,
        "y": -1.6866271495819092
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Circuits: Wireless, RF, and Optical Devices and Systems",
            "1": "Interconnection Networks: Network Bandwidth",
            "2": "Interconnection Networks: Topology"
        },
        "claude-3.5": 0,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 8.066258430480957,
        "y": 2.6194047927856445
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Circuits: Analog and Mixed-Signal Circuits",
            "1": "Circuits: Wireless, RF, and Optical Devices and Systems",
            "2": "Circuits: 3D Integration"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": -11.385382652282715,
        "y": -2.615640878677368
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Interconnection Networks: Network Bandwidth",
            "2": "Memory Systems: Memory Bandwidth"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -3.3903982639312744,
        "y": 2.806143045425415
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Architectural Support: Interfacing with Accelerators",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 0.42152634263038635,
        "y": -6.253537178039551
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Circuits: Analog and Mixed-Signal Circuits",
            "1": "Circuits: 3D Integration",
            "2": "Circuits: Emerging and Novel Technologies and Devices"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": -13.608601570129395,
        "y": 2.716341018676758
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Architectural Support: Interfacing with Accelerators",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Circuits: Analog and Mixed-Signal Circuits"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 1,
        "gpt-4o": 0,
        "x": -3.2593393325805664,
        "y": -5.823427200317383
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: DRAM",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Computing Domains and Workloads: Cloud and Datacenter Computing"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": 5.189923286437988,
        "y": -4.921889305114746
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Architectural Support: Interfacing with Accelerators",
            "1": "Interconnection Networks: Router and Network Interface Architectures",
            "2": "Interconnection Networks: Buses, Switches and MultiPorts"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 4.633580207824707,
        "y": -0.27916577458381653
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Interconnection Networks: Network Bandwidth",
            "1": "Memory Systems: Memory Bandwidth",
            "2": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": 8.412483215332031,
        "y": 2.8043742179870605
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Interconnection Networks: Buses, Switches and MultiPorts",
            "1": "Architectural Support: Interfacing with Accelerators",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 3.338836193084717,
        "y": -2.7727694511413574
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Multicore and Multiprocessor Systems",
            "1": "Architectural Support: Interfacing with Accelerators",
            "2": "Interconnection Networks: Buses, Switches and MultiPorts"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 3.394242763519287,
        "y": -2.7328264713287354
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Architectural Support: Interfacing with Accelerators",
            "1": "Graphics Processing Unit (GPU) Architecture",
            "2": "Memory Systems: Caching"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": 3.714080572128296,
        "y": 1.804136037826538
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Architectural Support: Interfacing with Accelerators",
            "1": "Interconnection Networks: Buses, Switches and MultiPorts",
            "2": "Reconfigurable Architectures (FPGA / CGRA)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 3.567456007003784,
        "y": -2.648940086364746
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Electronic Design Automation (EDA)",
            "1": "Circuits: Wireless, RF, and Optical Devices and Systems",
            "2": "Circuits: Emerging and Novel Technologies and Devices"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -5.2097601890563965,
        "y": 4.9613261222839355
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Architectural Support: Interfacing with Accelerators",
            "1": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling",
            "2": "Memory Systems: DRAM"
        },
        "claude-3.5": 0,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": 4.77824592590332,
        "y": -2.2348859310150146
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Memory Systems: DRAM",
            "2": "Interconnection Networks: Network Bandwidth"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 8.825949668884277,
        "y": 2.764580726623535
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Interconnection Networks: Buses, Switches and MultiPorts",
            "1": "Electronic Design Automation (EDA)",
            "2": "Interconnection Networks: Topology"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 3.7452430725097656,
        "y": -2.506619930267334
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Memory Systems: DRAM",
            "2": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -3.1914243698120117,
        "y": 3.1995797157287598
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Computing Domains and Workloads: Multimedia, Graphics, and Gaming",
            "1": "Processor Architecture: Multicore and Multiprocessor Systems",
            "2": "Computing Domains and Workloads: Embedded and Mobile Computing"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 8.677128791809082,
        "y": 6.671599864959717
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Interconnection Networks: Buses, Switches and MultiPorts",
            "1": "Memory Systems: Memory Bandwidth",
            "2": "Architectural Support: Interfacing with Accelerators"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 3.5035178661346436,
        "y": -2.5750479698181152
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Interconnection Networks: Buses, Switches and MultiPorts",
            "1": "Architectural Support: Interfacing with Accelerators",
            "2": "Interconnection Networks: Network Bandwidth"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 4.050135612487793,
        "y": -2.234081745147705
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "IP Design and Manufacturing: Packaging and Integration Technologies",
            "1": "IP Design and Manufacturing: Intellectual Property (IP) Cores",
            "2": "Chiplet Architectures"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 8.66897964477539,
        "y": 7.424638271331787
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Architectural Support: Interfacing with Accelerators",
            "1": "Interconnection Networks: Buses, Switches and MultiPorts",
            "2": "Processor Architecture: Multicore and Multiprocessor Systems"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 3.783005952835083,
        "y": -2.3687167167663574
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Architectural Support: Interfacing with Accelerators",
            "1": "Architectural Support: Security and Virtualization",
            "2": "Interconnection Networks: Buses, Switches and MultiPorts"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 3.831801414489746,
        "y": -2.4449551105499268
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Architectural Support: Interfacing with Accelerators",
            "1": "Memory Systems: Memory Bandwidth",
            "2": "Memory Systems: DRAM"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 6.073846817016602,
        "y": 0.4635796546936035
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Architectural Support: Interfacing with Accelerators",
            "1": "Chiplet Architectures",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 1.8261566162109375,
        "y": -7.550360679626465
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Circuits: Analog and Mixed-Signal Circuits",
            "1": "Circuits: Wireless, RF, and Optical Devices and Systems",
            "2": "Circuits: Emerging and Novel Technologies and Devices"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 1,
        "gpt-4o": 0,
        "x": -13.19992446899414,
        "y": -1.058437705039978
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Memory Systems: DRAM",
            "2": "Memory Systems: Memory Bandwidth"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 6.48171854019165,
        "y": 0.29975801706314087
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Interconnection Networks: Buses, Switches and MultiPorts",
            "1": "Interconnection Networks: Network Bandwidth",
            "2": "Interconnection Networks: Router and Network Interface Architectures"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 1,
        "gpt-4o": 0,
        "x": 4.848782062530518,
        "y": -0.7673326134681702
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Interconnection Networks: Buses, Switches and MultiPorts",
            "1": "Architectural Support: Interfacing with Accelerators",
            "2": "Interconnection Networks: Router and Network Interface Architectures"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 3.996255874633789,
        "y": -2.208247661590576
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: DRAM",
            "1": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling",
            "2": "Architectural Support: Interfacing with Accelerators"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -4.183954238891602,
        "y": -5.968677520751953
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Circuits: Analog and Mixed-Signal Circuits",
            "1": "Circuits: Wireless, RF, and Optical Devices and Systems",
            "2": "Architectural Support: Interfacing with Accelerators"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": -13.112547874450684,
        "y": -1.2786264419555664
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Circuits: Analog and Mixed-Signal Circuits",
            "1": "Memory Systems: DRAM",
            "2": "Circuits: 3D Integration"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -13.100059509277344,
        "y": -1.6594940423965454
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Circuits: Wireless, RF, and Optical Devices and Systems",
            "1": "Memory Systems: DRAM",
            "2": "Circuits: Analog and Mixed-Signal Circuits"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -13.032808303833008,
        "y": -1.6660367250442505
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Electronic Design Automation (EDA)",
            "1": "Architectural Support: Interfacing with Accelerators",
            "2": "Circuits: Analog and Mixed-Signal Circuits"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -13.04328727722168,
        "y": -2.0227890014648438
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Circuits: Wireless, RF, and Optical Devices and Systems",
            "1": "Circuits: Emerging and Novel Technologies and Devices",
            "2": "Circuits: Analog and Mixed-Signal Circuits"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": -13.023241996765137,
        "y": -2.1383914947509766
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Interconnection Networks: Buses, Switches and MultiPorts",
            "1": "Architectural Support: Interfacing with Accelerators",
            "2": "Interconnection Networks: Network Bandwidth"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": 4.126312255859375,
        "y": -2.2013533115386963
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Interconnection Networks: Buses, Switches and MultiPorts",
            "1": "Architectural Support: Interfacing with Accelerators",
            "2": "Interconnection Networks: Network Bandwidth"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 4.538722515106201,
        "y": -1.976606011390686
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Interconnection Networks: Buses, Switches and MultiPorts",
            "1": "Architectural Support: Interfacing with Accelerators",
            "2": "Storage Systems: In-/Near-Storage Processing"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": 4.860478401184082,
        "y": -0.8019843101501465
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: DRAM",
            "1": "Memory Systems: Memory Bandwidth",
            "2": "Interconnection Networks: Network Bandwidth"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 3.4173951148986816,
        "y": 1.5510646104812622
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Circuits: Analog and Mixed-Signal Circuits",
            "1": "Memory Systems: Memory Bandwidth",
            "2": "Circuits: Wireless, RF, and Optical Devices and Systems"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -12.950417518615723,
        "y": -2.4329066276550293
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Circuits: Analog and Mixed-Signal Circuits",
            "1": "Electronic Design Automation (EDA)",
            "2": "Circuits: Wireless, RF, and Optical Devices and Systems"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 1,
        "gpt-4o": 0,
        "x": -12.933505058288574,
        "y": -2.6055076122283936
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Architectural Support: Interfacing with Accelerators",
            "1": "Interconnection Networks: Buses, Switches and MultiPorts",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 4.884275436401367,
        "y": -0.8774691224098206
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Circuits: Analog and Mixed-Signal Circuits",
            "1": "Architectural Support: Interfacing with Accelerators",
            "2": "Circuits: Wireless, RF, and Optical Devices and Systems"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": -6.001796722412109,
        "y": -2.8893930912017822
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: DRAM",
            "1": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling",
            "2": "Architectural Support: Security and Virtualization"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 4.366762161254883,
        "y": -0.24651014804840088
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Interconnection Networks: Buses, Switches and MultiPorts",
            "1": "Architectural Support: Interfacing with Accelerators",
            "2": "Interconnection Networks: Network Bandwidth"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 4.825099945068359,
        "y": -0.9611599445343018
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Storage Systems: Solid State Drives and Hard Disk Drives",
            "1": "Storage Systems: In-/Near-Storage Processing",
            "2": "Architectural Support: Interfacing with Accelerators"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 9.302549362182617,
        "y": 0.30036160349845886
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Electronic Design Automation (EDA)",
            "1": "Architectural Support: Programming Languages and Software Development",
            "2": "Benchmarking and Measurement: Benchmark Methodologies and Suites"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 3.355971097946167,
        "y": 5.600060939788818
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Interconnection Networks: Network Bandwidth",
            "1": "Interconnection Networks: Buses, Switches and MultiPorts",
            "2": "Memory Systems: Memory Bandwidth"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 4.90067720413208,
        "y": -1.1332008838653564
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Circuits: Wireless, RF, and Optical Devices and Systems",
            "1": "Circuits: Analog and Mixed-Signal Circuits",
            "2": "Interconnection Networks: Network Bandwidth"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -10.389681816101074,
        "y": -0.9417051672935486
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Electronic Design Automation (EDA)",
            "1": "Storage Systems: Solid State Drives and Hard Disk Drives",
            "2": "Computing Domains and Workloads: Augmented and Virtual Reality (AR/VR)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 8.946966171264648,
        "y": 1.2528101205825806
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Interconnection Networks: Network Bandwidth",
            "1": "Interconnection Networks: Buses, Switches and MultiPorts",
            "2": "Memory Systems: Memory Bandwidth"
        },
        "claude-3.5": 0,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": 4.91329288482666,
        "y": -1.2080166339874268
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Interconnection Networks: Network Bandwidth",
            "1": "Interconnection Networks: Buses, Switches and MultiPorts",
            "2": "Interconnection Networks: Topology"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 4.914428234100342,
        "y": -1.3335940837860107
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Architectural Support: Interfacing with Accelerators",
            "2": "Architectural Support: Security and Virtualization"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 3.194288730621338,
        "y": -2.686429977416992
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Interconnection Networks: Network Bandwidth",
            "1": "Memory Systems: Memory Bandwidth",
            "2": "Interconnection Networks: Buses, Switches and MultiPorts"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 4.644343852996826,
        "y": -1.9002541303634644
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Storage Systems: In-/Near-Storage Processing",
            "1": "Storage Systems: Solid State Drives and Hard Disk Drives",
            "2": "Memory Systems: Caching"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 8.975221633911133,
        "y": -1.375096321105957
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: Memory Bandwidth",
            "1": "Interconnection Networks: Network Bandwidth",
            "2": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 9.400592803955078,
        "y": 3.094301223754883
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Circuits: Emerging and Novel Technologies and Devices",
            "1": "Hardware Accelerator Architectures",
            "2": "IP Design and Manufacturing: Packaging and Integration Technologies"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 9.919753074645996,
        "y": 4.455926418304443
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling",
            "1": "Memory Systems: DRAM",
            "2": "Modeling and Simulation: Statistical Approaches"
        },
        "claude-3.5": 0,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 2.3416409492492676,
        "y": 8.526453018188477
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Graphics Processing Unit (GPU) Architecture",
            "1": "IP Design and Manufacturing: Packaging and Integration Technologies",
            "2": "Storage Systems: Solid State Drives and Hard Disk Drives"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 9.651678085327148,
        "y": 4.692964553833008
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: Memory Hierarchy",
            "1": "Interconnection Networks: Topology",
            "2": "Storage Systems: In-/Near-Storage Processing"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 6.075381278991699,
        "y": 2.490817070007324
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Interconnection Networks: Buses, Switches and MultiPorts",
            "1": "Circuits: Wireless, RF, and Optical Devices and Systems",
            "2": "Interconnection Networks: Router and Network Interface Architectures"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": 4.783595561981201,
        "y": -1.3933278322219849
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Interconnection Networks: Buses, Switches and MultiPorts",
            "1": "Interconnection Networks: Topology",
            "2": "Memory Systems: Memory Bandwidth"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": 4.912044525146484,
        "y": -1.713165044784546
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Interconnection Networks: Buses, Switches and MultiPorts",
            "1": "Circuits: Wireless, RF, and Optical Devices and Systems",
            "2": "Electronic Design Automation (EDA)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 5.0182318687438965,
        "y": -1.4967037439346313
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Interconnection Networks: Buses, Switches and MultiPorts",
            "1": "Interconnection Networks: Topology",
            "2": "Circuits: Emerging and Novel Technologies and Devices"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 5.1232500076293945,
        "y": -1.3851617574691772
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Storage Systems: In-/Near-Storage Processing",
            "1": "Interconnection Networks: Buses, Switches and MultiPorts",
            "2": "Memory Systems: Memory Bandwidth"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 6.313964366912842,
        "y": 0.46661391854286194
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Interconnection Networks: Buses, Switches and MultiPorts",
            "1": "Interconnection Networks: Network Bandwidth",
            "2": "Memory Systems: Memory Bandwidth"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 0,
        "x": 5.238637924194336,
        "y": -1.3470282554626465
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Interconnection Networks: Buses, Switches and MultiPorts",
            "1": "Circuits: Wireless, RF, and Optical Devices and Systems",
            "2": "IP Design and Manufacturing: Packaging and Integration Technologies"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 5.346762657165527,
        "y": -1.2725329399108887
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Interconnection Networks: Network Bandwidth",
            "1": "IP Design and Manufacturing: Packaging and Integration Technologies",
            "2": "Computing Domains and Workloads: Autonomous Systems"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": 3.53651762008667,
        "y": -2.3875644207000732
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "IP Design and Manufacturing: Packaging and Integration Technologies",
            "1": "Interconnection Networks: Network Bandwidth",
            "2": "Circuits: Wireless, RF, and Optical Devices and Systems"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 3.377535581588745,
        "y": -2.642794132232666
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Computing Domains and Workloads: Blockchain and Cryptocurrencies",
            "1": "Computing Domains and Workloads: Security and Privacy-Preserving Computing",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -2.8422470092773438,
        "y": -6.477962493896484
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: DRAM",
            "1": "Computing Domains and Workloads: Cloud and Datacenter Computing",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 1.8500996828079224,
        "y": -1.3051897287368774
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Architectural Support: Security and Virtualization",
            "1": "Architectural Support: Interfacing with Accelerators",
            "2": "Benchmarking and Measurement: Real System Evaluation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 6.011812210083008,
        "y": -1.7804489135742188
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Interconnection Networks: Buses, Switches and MultiPorts",
            "1": "Interconnection Networks: Network Bandwidth",
            "2": "Circuits: Wireless, RF, and Optical Devices and Systems"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": 5.446354866027832,
        "y": -1.1906777620315552
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Circuits: Wireless, RF, and Optical Devices and Systems",
            "1": "Architectural Support: Interfacing with Accelerators",
            "2": "Memory Systems: DRAM"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -6.440617561340332,
        "y": -2.534198045730591
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Computing Domains and Workloads: Autonomous Systems",
            "1": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling",
            "2": "Circuits: Wireless, RF, and Optical Devices and Systems"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -6.719547271728516,
        "y": -3.759953498840332
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Computing Domains and Workloads: Power-Aware and Energy-Efficient Computing",
            "1": "Computing Domains and Workloads: Cloud and Datacenter Computing",
            "2": "Computing Domains and Workloads: Embedded and Mobile Computing"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 10.334811210632324,
        "y": 3.8144030570983887
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling",
            "1": "Memory Systems: Memory Bandwidth",
            "2": "Interconnection Networks: Network Bandwidth"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -7.036407470703125,
        "y": -1.4114400148391724
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: Memory Bandwidth",
            "1": "Memory Systems: DRAM",
            "2": "Memory Systems: Caching"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 4.36453104019165,
        "y": -6.541626453399658
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Architectural Support: Security and Virtualization",
            "1": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling",
            "2": "Architectural Support: Programming Languages and Software Development"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 4.515359401702881,
        "y": 4.252950668334961
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: Memory Bandwidth",
            "1": "Performance Analysis and Optimization: Metrics and Bottleneck Analysis",
            "2": "Interconnection Networks: Network Bandwidth"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": 2.3221004009246826,
        "y": 4.584407806396484
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: Memory Hierarchy",
            "1": "Memory Systems: Caching",
            "2": "Architectural Support: Security and Virtualization"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 5.919100284576416,
        "y": -0.5647358894348145
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Electronic Design Automation (EDA)",
            "1": "Circuits: 3D Integration",
            "2": "Circuits: Analog and Mixed-Signal Circuits"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -8.103999137878418,
        "y": 4.76217794418335
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Interconnection Networks: Topology",
            "1": "Interconnection Networks: Network Bandwidth",
            "2": "Interconnection Networks: Buses, Switches and MultiPorts"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 5.017163276672363,
        "y": -1.474843978881836
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Interconnection Networks: Topology",
            "1": "Interconnection Networks: Buses, Switches and MultiPorts",
            "2": "Circuits: 3D Integration"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 4.992119312286377,
        "y": -1.5872254371643066
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: DRAM",
            "1": "Memory Systems: Memory Bandwidth",
            "2": "Circuits: 3D Integration"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 7.832100868225098,
        "y": -5.0763115882873535
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: DRAM",
            "1": "Memory Systems: Memory Hierarchy",
            "2": "Memory Systems: Memory Bandwidth"
        },
        "claude-3.5": 0,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": 4.35358190536499,
        "y": -6.877465724945068
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: DRAM",
            "1": "Memory Systems: Memory Hierarchy",
            "2": "Memory Systems: Memory Bandwidth"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 1,
        "gpt-4o": 0,
        "x": 4.426999092102051,
        "y": -6.9769487380981445
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: Non-Volatile/Persistent Memory",
            "1": "Circuits: Analog and Mixed-Signal Circuits",
            "2": "Circuits: Emerging and Novel Technologies and Devices"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 0.6602457761764526,
        "y": 1.8151302337646484
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: DRAM",
            "1": "Memory Systems: Memory Bandwidth",
            "2": "Interconnection Networks: Network Bandwidth"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": 4.494121551513672,
        "y": -7.105205535888672
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: DRAM",
            "1": "Memory Systems: Non-Volatile/Persistent Memory",
            "2": "Memory Systems: Memory Hierarchy"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 7.631352424621582,
        "y": -1.9648265838623047
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Chiplet Architectures",
            "1": "Memory Systems: DRAM",
            "2": "Memory Systems: Memory Bandwidth"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": 4.5343918800354,
        "y": -7.227083683013916
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: DRAM",
            "1": "Memory Systems: Memory Hierarchy",
            "2": "Memory Systems: Caching"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": 7.585318565368652,
        "y": -2.3465240001678467
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: DRAM",
            "1": "Memory Systems: Memory Hierarchy",
            "2": "Memory Systems: Processing In-/Near-Memory"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 6.665893077850342,
        "y": -5.37736177444458
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: DRAM",
            "1": "Memory Systems: Non-Volatile/Persistent Memory",
            "2": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 6.238193511962891,
        "y": -7.0025553703308105
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: DRAM",
            "1": "Memory Systems: Non-Volatile/Persistent Memory",
            "2": "Circuits: Analog and Mixed-Signal Circuits"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 6.486539840698242,
        "y": -7.0764875411987305
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Circuits: Analog and Mixed-Signal Circuits",
            "1": "Circuits: 3D Integration",
            "2": "Circuits: Emerging and Novel Technologies and Devices"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -11.05977725982666,
        "y": -3.2151384353637695
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Storage Systems: In-/Near-Storage Processing",
            "1": "Interconnection Networks: Buses, Switches and MultiPorts",
            "2": "Interconnection Networks: Network Bandwidth"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 5.398512840270996,
        "y": -1.5568574666976929
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: Memory Hierarchy",
            "1": "Memory Systems: Processing In-/Near-Memory",
            "2": "Memory Systems: Caching"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 5.764814853668213,
        "y": -1.883227825164795
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: DRAM",
            "1": "Architectural Support: Interfacing with Accelerators",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 4.596677780151367,
        "y": -4.663644790649414
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Memory Systems: Memory Bandwidth",
            "2": "Memory Systems: Processing In-/Near-Memory"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": 6.134828090667725,
        "y": -0.7048224210739136
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: DRAM",
            "1": "Memory Systems: Memory Bandwidth",
            "2": "Memory Systems: Processing In-/Near-Memory"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": 5.147796630859375,
        "y": -4.080626964569092
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: DRAM",
            "1": "Memory Systems: Memory Bandwidth",
            "2": "Memory Systems: Processing In-/Near-Memory"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 7.538818836212158,
        "y": -5.153494834899902
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: DRAM",
            "1": "Memory Systems: Memory Bandwidth",
            "2": "Interconnection Networks: Network Bandwidth"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": 7.702515602111816,
        "y": -5.083455562591553
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: DRAM",
            "1": "Memory Systems: Non-Volatile/Persistent Memory",
            "2": "Storage Systems: In-/Near-Storage Processing"
        },
        "claude-3.5": 0,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 7.223249912261963,
        "y": -5.919658660888672
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Memory Systems: DRAM"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 0,
        "x": 7.401999473571777,
        "y": -5.326324939727783
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: Memory Bandwidth",
            "1": "Memory Systems: DRAM",
            "2": "Memory Systems: Processing In-/Near-Memory"
        },
        "claude-3.5": 0,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": 6.061244964599609,
        "y": -0.634380042552948
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: DRAM",
            "1": "Memory Systems: Memory Bandwidth",
            "2": "Memory Systems: Processing In-/Near-Memory"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 7.793648719787598,
        "y": -5.046452522277832
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: DRAM",
            "1": "Memory Systems: Memory Bandwidth",
            "2": "Memory Systems: Processing In-/Near-Memory"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 8.032490730285645,
        "y": -4.982741355895996
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: Processing In-/Near-Memory",
            "1": "Storage Systems: In-/Near-Storage Processing",
            "2": "Memory Systems: Memory Bandwidth"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 5.173394203186035,
        "y": -1.0988949537277222
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Chiplet Architectures",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Circuits: 3D Integration"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 7.959799289703369,
        "y": 1.2208105325698853
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: Memory Hierarchy",
            "1": "Memory Systems: DRAM",
            "2": "Chiplet Architectures"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 7.485245704650879,
        "y": -5.469454765319824
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: Memory Hierarchy",
            "1": "Memory Systems: DRAM",
            "2": "Memory Systems: Non-Volatile/Persistent Memory"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 7.181285858154297,
        "y": -2.3862433433532715
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: DRAM",
            "1": "Memory Systems: Caching",
            "2": "Memory Systems: Memory Hierarchy"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 8.175972938537598,
        "y": -4.035493850708008
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Architectural Support: Interfacing with Accelerators",
            "2": "Memory Systems: Memory Hierarchy"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 7.051706790924072,
        "y": -1.545628547668457
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Interconnection Networks: Buses, Switches and MultiPorts",
            "2": "Architectural Support: Interfacing with Accelerators"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 5.035877704620361,
        "y": -1.3485631942749023
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Interconnection Networks: Buses, Switches and MultiPorts",
            "1": "Architectural Support: Interfacing with Accelerators",
            "2": "Circuits: Analog and Mixed-Signal Circuits"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 1,
        "gpt-4o": 0,
        "x": 4.979809761047363,
        "y": -1.405875563621521
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Architectural Support: Interfacing with Accelerators",
            "1": "Circuits: Analog and Mixed-Signal Circuits",
            "2": "Circuits: Wireless, RF, and Optical Devices and Systems"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -12.91118049621582,
        "y": -3.4358935356140137
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: DRAM",
            "1": "Memory Systems: Memory Bandwidth",
            "2": "Memory Systems: Processing In-/Near-Memory"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 6.464196681976318,
        "y": -7.068889617919922
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: Memory Bandwidth",
            "1": "Memory Systems: DRAM",
            "2": "Memory Systems: Processing In-/Near-Memory"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": 7.0688629150390625,
        "y": -0.6318361163139343
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: DRAM",
            "1": "Memory Systems: Memory Bandwidth",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 8.496442794799805,
        "y": -5.205461025238037
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Hardware Accelerator Architectures",
            "1": "Architectural Support: Interfacing with Accelerators",
            "2": "Memory Systems: Processing In-/Near-Memory"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": 0.3999999761581421,
        "y": -3.5208568572998047
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: Memory Bandwidth",
            "1": "Memory Systems: DRAM",
            "2": "Interconnection Networks: Network Bandwidth"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": 7.47449254989624,
        "y": -0.8300926089286804
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: DRAM",
            "1": "Memory Systems: Memory Bandwidth",
            "2": "Interconnection Networks: Network Bandwidth"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 8.611374855041504,
        "y": -5.134225845336914
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: Memory Bandwidth",
            "1": "Memory Systems: DRAM",
            "2": "Interconnection Networks: Network Bandwidth"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 8.80963134765625,
        "y": -5.10400390625
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: DRAM",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Interconnection Networks: Topology"
        },
        "claude-3.5": 0,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": 6.503079891204834,
        "y": -4.5749711990356445
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: DRAM",
            "1": "Chiplet Architectures",
            "2": "Memory Systems: Memory Bandwidth"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": 9.066519737243652,
        "y": -5.1292033195495605
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: Memory Bandwidth",
            "1": "Memory Systems: DRAM",
            "2": "Interconnection Networks: Network Bandwidth"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 9.209071159362793,
        "y": -4.989659786224365
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: DRAM",
            "1": "Memory Systems: Memory Bandwidth",
            "2": "Memory Systems: Memory Hierarchy"
        },
        "claude-3.5": 0,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 0,
        "x": 9.338196754455566,
        "y": -5.2764177322387695
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: Non-Volatile/Persistent Memory",
            "1": "Memory Systems: DRAM",
            "2": "Storage Systems: In-/Near-Storage Processing"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 7.739016056060791,
        "y": 0.5332394242286682
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: Non-Volatile/Persistent Memory",
            "1": "Memory Systems: DRAM",
            "2": "Memory Systems: Memory Hierarchy"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": 7.985342025756836,
        "y": 0.4165017902851105
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: DRAM",
            "1": "Memory Systems: Non-Volatile/Persistent Memory",
            "2": "Circuits: Analog and Mixed-Signal Circuits"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 8.60346508026123,
        "y": 0.38487106561660767
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: Non-Volatile/Persistent Memory",
            "1": "Memory Systems: DRAM",
            "2": "Memory Systems: Memory Hierarchy"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 7.863166809082031,
        "y": -0.2987130284309387
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: Non-Volatile/Persistent Memory",
            "1": "Memory Systems: DRAM",
            "2": "Electronic Design Automation (EDA)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 9.31352424621582,
        "y": 0.000952988862991333
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: DRAM",
            "1": "Memory Systems: Non-Volatile/Persistent Memory",
            "2": "Memory Systems: Memory Hierarchy"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 9.682767868041992,
        "y": 0.24490201473236084
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: Non-Volatile/Persistent Memory",
            "1": "Memory Systems: DRAM",
            "2": "Storage Systems: In-/Near-Storage Processing"
        },
        "claude-3.5": 0,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 10.007564544677734,
        "y": 0.24895694851875305
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: Non-Volatile/Persistent Memory",
            "1": "Memory Systems: DRAM",
            "2": "Memory Systems: Memory Hierarchy"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 8.626279830932617,
        "y": -1.5402252674102783
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: Non-Volatile/Persistent Memory",
            "1": "Computing Domains and Workloads: Embedded and Mobile Computing",
            "2": "Memory Systems: Memory Hierarchy"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 9.155607223510742,
        "y": -1.640113353729248
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: DRAM",
            "1": "Memory Systems: Memory Hierarchy",
            "2": "Memory Systems: Non-Volatile/Persistent Memory"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 9.296215057373047,
        "y": -1.6772361993789673
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Storage Systems: Solid State Drives and Hard Disk Drives",
            "1": "Memory Systems: Non-Volatile/Persistent Memory",
            "2": "Memory Systems: DRAM"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 11.641579627990723,
        "y": -3.8963191509246826
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Storage Systems: Solid State Drives and Hard Disk Drives",
            "1": "Memory Systems: Memory Bandwidth",
            "2": "Memory Systems: DRAM"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 0,
        "x": 11.52802562713623,
        "y": -3.8812708854675293
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: DRAM",
            "1": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling",
            "2": "Memory Systems: Memory Hierarchy"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 8.054101943969727,
        "y": -2.3374032974243164
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: DRAM",
            "1": "Memory Systems: Memory Bandwidth",
            "2": "Memory Systems: Memory Hierarchy"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 10.031392097473145,
        "y": -4.893777847290039
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: Processing In-/Near-Memory",
            "1": "Memory Systems: Memory Bandwidth",
            "2": "Storage Systems: Solid State Drives and Hard Disk Drives"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 6.876692771911621,
        "y": -0.5849329829216003
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: Memory Hierarchy",
            "1": "Memory Systems: Caching",
            "2": "Memory Systems: Processing In-/Near-Memory"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 8.72778606414795,
        "y": -3.499601125717163
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: Memory Hierarchy",
            "1": "Memory Systems: Caching",
            "2": "Memory Systems: Processing In-/Near-Memory"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 7.6265435218811035,
        "y": -2.654344081878662
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: Memory Hierarchy",
            "1": "Memory Systems: Caching",
            "2": "Memory Systems: Memory Bandwidth"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": 7.786735534667969,
        "y": -2.7838897705078125
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: Memory Hierarchy",
            "1": "Memory Systems: Non-Volatile/Persistent Memory",
            "2": "Memory Systems: DRAM"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 8.092288970947266,
        "y": -2.8315060138702393
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: Caching",
            "1": "Memory Systems: Memory Hierarchy",
            "2": "Memory Systems: Processing In-/Near-Memory"
        },
        "claude-3.5": 0,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 8.187271118164062,
        "y": -3.045666217803955
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: Caching",
            "1": "Memory Systems: Memory Hierarchy",
            "2": "Memory Systems: Memory Bandwidth"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 8.19809627532959,
        "y": -3.1505379676818848
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: Processing In-/Near-Memory",
            "1": "Architectural Support: Scheduling and Compilation/Compilers",
            "2": "Memory Systems: Memory Hierarchy"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 8.698225021362305,
        "y": -1.6662777662277222
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: Processing In-/Near-Memory",
            "1": "Storage Systems: In-/Near-Storage Processing",
            "2": "Memory Systems: Memory Hierarchy"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 8.764577865600586,
        "y": -1.4837539196014404
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: Caching",
            "1": "Memory Systems: Memory Hierarchy",
            "2": "Memory Systems: Memory Bandwidth"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 8.753593444824219,
        "y": -3.2064239978790283
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: Caching",
            "1": "Memory Systems: Processing In-/Near-Memory",
            "2": "Memory Systems: Memory Hierarchy"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 8.845122337341309,
        "y": -3.8992652893066406
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: Processing In-/Near-Memory",
            "1": "Storage Systems: In-/Near-Storage Processing",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -6.021238803863525,
        "y": -0.04809194058179855
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: Caching",
            "1": "Memory Systems: Memory Hierarchy",
            "2": "Memory Systems: Processing In-/Near-Memory"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 9.52631950378418,
        "y": -3.216996669769287
    }
]