

================================================================
== Vivado HLS Report for 'classify'
================================================================
* Date:           Fri Feb  6 10:54:18 2026

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        SVM_Accelerator_HLS_Cordic_Optimized
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.480|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  391223|  391223|  391223|  391223|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+-----+-----+-----+-----+---------+
        |                        |             |  Latency  |  Interval | Pipeline|
        |        Instance        |    Module   | min | max | min | max |   Type  |
        +------------------------+-------------+-----+-----+-----+-----+---------+
        |grp_compute_exp_fu_184  |compute_exp  |   13|   13|   13|   13|   none  |
        +------------------------+-------------+-----+-----+-----+-----+---------+

        * Loop: 
        +--------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                    |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- classify_label2   |  391215|  391215|      2371|          -|          -|   165|    no    |
        | + classify_label1  |    2352|    2352|         3|          -|          -|   784|    no    |
        +--------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      0|       0|    412|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      7|    1652|   5795|
|Memory           |       65|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    130|
|Register         |        -|      -|     319|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       65|      8|    1971|   6337|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       23|      3|       1|     11|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+------+------+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF  |  LUT |
    +-------------------------+----------------------+---------+-------+------+------+
    |classify_sitodp_3bkb_U2  |classify_sitodp_3bkb  |        0|      0|   412|   645|
    |grp_compute_exp_fu_184   |compute_exp           |        0|      7|  1240|  5150|
    +-------------------------+----------------------+---------+-------+------+------+
    |Total                    |                      |        0|      7|  1652|  5795|
    +-------------------------+----------------------+---------+-------+------+------+

    * DSP48: 
    +-------------------------+----------------------+-----------+
    |         Instance        |        Module        | Expression|
    +-------------------------+----------------------+-----------+
    |classify_mul_mul_cud_U3  |classify_mul_mul_cud  |  i0 * i1  |
    +-------------------------+----------------------+-----------+

    * Memory: 
    +------------+-------------------+---------+---+----+--------+-----+------+-------------+
    |   Memory   |       Module      | BRAM_18K| FF| LUT|  Words | Bits| Banks| W*Bits*Banks|
    +------------+-------------------+---------+---+----+--------+-----+------+-------------+
    |alphas_V_U  |classify_alphas_V  |        1|  0|   0|     165|    8|     1|         1320|
    |svs_V_U     |classify_svs_V     |       64|  0|   0|  129360|    8|     1|      1034880|
    +------------+-------------------+---------+---+----+--------+-----+------+-------------+
    |Total       |                   |       65|  0|   0|  129525|   16|     2|      1036200|
    +------------+-------------------+---------+---+----+--------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |p_Val2_8_fu_301_p2           |     *    |      0|  0|  41|           8|           8|
    |exp_V_2_fu_371_p2            |     +    |      0|  0|  13|          11|           6|
    |i_1_fu_204_p2                |     +    |      0|  0|  15|           8|           1|
    |j_1_fu_232_p2                |     +    |      0|  0|  14|          10|           1|
    |l2Squared_fixed_V_fu_319_p2  |     +    |      0|  0|  38|          31|          31|
    |next_mul_fu_192_p2           |     +    |      0|  0|  24|          17|          10|
    |sum_V_fu_348_p2              |     +    |      0|  0|  37|          30|          30|
    |tmp_41_fu_238_p2             |     +    |      0|  0|  24|          17|          17|
    |tmp_s_fu_210_p2              |     +    |      0|  0|  37|          30|          15|
    |p_Val2_1_fu_276_p2           |     -    |      0|  0|  24|          24|          24|
    |p_Val2_5_fu_292_p2           |     -    |      0|  0|  15|           8|           8|
    |p_neg_fu_270_p2              |     -    |      0|  0|  24|           1|          24|
    |exitcond1_fu_198_p2          |   icmp   |      0|  0|  11|           8|           8|
    |exitcond_fu_226_p2           |   icmp   |      0|  0|  13|          10|           9|
    |tmp_37_fu_216_p2             |   icmp   |      0|  0|  18|          30|           1|
    |ap_return                    |  select  |      0|  0|  64|           1|           1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0| 412|         244|         194|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  85|         17|    1|         17|
    |i_reg_137          |   9|          2|    8|         16|
    |j_reg_173          |   9|          2|   10|         20|
    |p_Val2_12_reg_161  |   9|          2|   31|         62|
    |p_Val2_s_reg_125   |   9|          2|   30|         60|
    |phi_mul_reg_149    |   9|          2|   17|         34|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 130|         27|   97|        209|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |alphas_V_load_reg_473                |   8|   0|    8|          0|
    |ap_CS_fsm                            |  16|   0|   16|          0|
    |dp_1_reg_493                         |  64|   0|   64|          0|
    |grp_compute_exp_fu_184_ap_start_reg  |   1|   0|    1|          0|
    |i_1_reg_415                          |   8|   0|    8|          0|
    |i_reg_137                            |   8|   0|    8|          0|
    |j_1_reg_433                          |  10|   0|   10|          0|
    |j_reg_173                            |  10|   0|   10|          0|
    |next_mul_reg_407                     |  17|   0|   17|          0|
    |p_Val2_12_reg_161                    |  31|   0|   31|          0|
    |p_Val2_5_reg_453                     |   8|   0|    8|          0|
    |p_Val2_7_reg_468                     |  22|   0|   22|          0|
    |p_Val2_s_reg_125                     |  30|   0|   30|          0|
    |phi_mul_reg_149                      |  17|   0|   17|          0|
    |this_assign_6_reg_448                |  16|   0|   16|          0|
    |tmp_37_reg_425                       |   1|   0|    1|          0|
    |tmp_58_reg_478                       |  22|   0|   22|          0|
    |tmp_s_reg_420                        |  30|   0|   30|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 319|   0|  319|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   classify   | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   classify   | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   classify   | return value |
|ap_done       | out |    1| ap_ctrl_hs |   classify   | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   classify   | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   classify   | return value |
|ap_return     | out |   64| ap_ctrl_hs |   classify   | return value |
|x_V_address0  | out |   10|  ap_memory |      x_V     |     array    |
|x_V_ce0       | out |    1|  ap_memory |      x_V     |     array    |
|x_V_q0        |  in |    8|  ap_memory |      x_V     |     array    |
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	10  / (exitcond1)
	3  / (!exitcond1)
3 --> 
	4  / (!exitcond)
	6  / (exitcond)
4 --> 
	5  / true
5 --> 
	3  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	2  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([784 x i8]* %x_V), !map !144"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(double 0.000000e+00) nounwind, !map !150"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @classify_str) nounwind"   --->   Operation 19 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.76ns)   --->   "br label %1" [SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:9]   --->   Operation 20 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 4.96>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i30 [ 0, %0 ], [ %sum_V, %ap_fixed_base.exit ]"   --->   Operation 21 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%i = phi i8 [ 0, %0 ], [ %i_1, %ap_fixed_base.exit ]"   --->   Operation 22 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%phi_mul = phi i17 [ 0, %0 ], [ %next_mul, %ap_fixed_base.exit ]"   --->   Operation 23 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (2.10ns)   --->   "%next_mul = add i17 %phi_mul, 784"   --->   Operation 24 'add' 'next_mul' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.55ns)   --->   "%exitcond1 = icmp eq i8 %i, -91" [SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:9]   --->   Operation 25 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 165, i64 165, i64 165)"   --->   Operation 26 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.91ns)   --->   "%i_1 = add i8 %i, 1" [SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:9]   --->   Operation 27 'add' 'i_1' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %_ifconv, label %2" [SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:9]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str) nounwind" [SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:9]   --->   Operation 29 'specloopname' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_57 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str)" [SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:9]   --->   Operation 30 'specregionbegin' 'tmp_57' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.76ns)   --->   "br label %3" [SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:13]   --->   Operation 31 'br' <Predicate = (!exitcond1)> <Delay = 1.76>
ST_2 : Operation 32 [1/1] (2.49ns)   --->   "%tmp_s = add i30 %p_Val2_s, -11776" [SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:28]   --->   Operation 32 'add' 'tmp_s' <Predicate = (exitcond1)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (2.46ns)   --->   "%tmp_37 = icmp eq i30 %tmp_s, 0" [SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:28]   --->   Operation 33 'icmp' 'tmp_37' <Predicate = (exitcond1)> <Delay = 2.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.36>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%p_Val2_12 = phi i31 [ 0, %2 ], [ %l2Squared_fixed_V, %4 ]"   --->   Operation 34 'phi' 'p_Val2_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%j = phi i10 [ 0, %2 ], [ %j_1, %4 ]"   --->   Operation 35 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%j_cast2 = zext i10 %j to i17" [SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:13]   --->   Operation 36 'zext' 'j_cast2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.77ns)   --->   "%exitcond = icmp eq i10 %j, -240" [SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:13]   --->   Operation 37 'icmp' 'exitcond' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 38 'speclooptripcount' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (1.73ns)   --->   "%j_1 = add i10 %j, 1" [SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:13]   --->   Operation 39 'add' 'j_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %ap_fixed_base.exit, label %4" [SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:13]   --->   Operation 40 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (2.10ns)   --->   "%tmp_41 = add i17 %j_cast2, %phi_mul" [SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:14]   --->   Operation 41 'add' 'tmp_41' <Predicate = (!exitcond)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_42 = zext i17 %tmp_41 to i64" [SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:14]   --->   Operation 42 'zext' 'tmp_42' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%svs_V_addr = getelementptr [129360 x i8]* @svs_V, i64 0, i64 %tmp_42" [SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:14]   --->   Operation 43 'getelementptr' 'svs_V_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 44 [2/2] (3.25ns)   --->   "%p_Val2_10 = load i8* %svs_V_addr, align 1" [SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:14]   --->   Operation 44 'load' 'p_Val2_10' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 165> <ROM>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_43 = zext i10 %j to i64" [SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:15]   --->   Operation 45 'zext' 'tmp_43' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%x_V_addr = getelementptr [784 x i8]* %x_V, i64 0, i64 %tmp_43" [SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:15]   --->   Operation 46 'getelementptr' 'x_V_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 47 [2/2] (3.25ns)   --->   "%p_Val2_11 = load i8* %x_V_addr, align 1" [SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:15]   --->   Operation 47 'load' 'p_Val2_11' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 784> <RAM>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%tmp = trunc i31 %p_Val2_12 to i24" [SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:24]   --->   Operation 48 'trunc' 'tmp' <Predicate = (exitcond)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_84 = trunc i31 %p_Val2_12 to i22" [SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:19]   --->   Operation 49 'trunc' 'tmp_84' <Predicate = (exitcond)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%p_shl = call i24 @_ssdm_op_BitConcatenate.i24.i22.i2(i22 %tmp_84, i2 0)" [SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:24]   --->   Operation 50 'bitconcatenate' 'p_shl' <Predicate = (exitcond)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%p_neg = sub i24 0, %p_shl" [SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:24]   --->   Operation 51 'sub' 'p_neg' <Predicate = (exitcond)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 52 [1/1] (4.13ns) (root node of TernaryAdder)   --->   "%p_Val2_1 = sub i24 %p_neg, %tmp" [SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:24]   --->   Operation 52 'sub' 'p_Val2_1' <Predicate = (exitcond)> <Delay = 4.13> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%this_assign_6 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %p_Val2_1, i32 8, i32 23)" [SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:24]   --->   Operation 53 'partselect' 'this_assign_6' <Predicate = (exitcond)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.16>
ST_4 : Operation 54 [1/2] (3.25ns)   --->   "%p_Val2_10 = load i8* %svs_V_addr, align 1" [SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:14]   --->   Operation 54 'load' 'p_Val2_10' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 165> <ROM>
ST_4 : Operation 55 [1/2] (3.25ns)   --->   "%p_Val2_11 = load i8* %x_V_addr, align 1" [SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:15]   --->   Operation 55 'load' 'p_Val2_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 784> <RAM>
ST_4 : Operation 56 [1/1] (1.91ns)   --->   "%p_Val2_5 = sub i8 %p_Val2_10, %p_Val2_11" [SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:15]   --->   Operation 56 'sub' 'p_Val2_5' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.69>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str4) nounwind" [SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:13]   --->   Operation 57 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%OP1_V_2 = sext i8 %p_Val2_5 to i16" [SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:19]   --->   Operation 58 'sext' 'OP1_V_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (4.17ns)   --->   "%p_Val2_8 = mul i16 %OP1_V_2, %OP1_V_2" [SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:19]   --->   Operation 59 'mul' 'p_Val2_8' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%p_Val2_9 = call i22 @_ssdm_op_BitConcatenate.i22.i16.i6(i16 %p_Val2_8, i6 0)" [SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:19]   --->   Operation 60 'bitconcatenate' 'p_Val2_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_45_cast = sext i22 %p_Val2_9 to i31" [SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:19]   --->   Operation 61 'sext' 'tmp_45_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (2.52ns)   --->   "%l2Squared_fixed_V = add i31 %p_Val2_12, %tmp_45_cast" [SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:19]   --->   Operation 62 'add' 'l2Squared_fixed_V' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "br label %3" [SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:13]   --->   Operation 63 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 3> <Delay = 8.48>
ST_6 : Operation 64 [2/2] (8.48ns)   --->   "%p_Val2_7 = call fastcc i22 @compute_exp(i16 %this_assign_6)" [SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:24]   --->   Operation 64 'call' 'p_Val2_7' <Predicate = true> <Delay = 8.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_40 = zext i8 %i to i64" [SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:25]   --->   Operation 65 'zext' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%alphas_V_addr = getelementptr [165 x i8]* @alphas_V, i64 0, i64 %tmp_40" [SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:25]   --->   Operation 66 'getelementptr' 'alphas_V_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [2/2] (3.25ns)   --->   "%alphas_V_load = load i8* %alphas_V_addr, align 1" [SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:25]   --->   Operation 67 'load' 'alphas_V_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 165> <ROM>

State 7 <SV = 4> <Delay = 6.17>
ST_7 : Operation 68 [1/2] (6.17ns)   --->   "%p_Val2_7 = call fastcc i22 @compute_exp(i16 %this_assign_6)" [SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:24]   --->   Operation 68 'call' 'p_Val2_7' <Predicate = true> <Delay = 6.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 69 [1/2] (3.25ns)   --->   "%alphas_V_load = load i8* %alphas_V_addr, align 1" [SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:25]   --->   Operation 69 'load' 'alphas_V_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 165> <ROM>

State 8 <SV = 5> <Delay = 6.38>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%OP1_V = sext i8 %alphas_V_load to i30" [SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:25]   --->   Operation 70 'sext' 'OP1_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%OP2_V = sext i22 %p_Val2_7 to i30" [SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:25]   --->   Operation 71 'sext' 'OP2_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (6.38ns)   --->   "%p_Val2_2 = mul i30 %OP1_V, %OP2_V" [SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:25]   --->   Operation 72 'mul' 'p_Val2_2' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_58 = call i22 @_ssdm_op_PartSelect.i22.i30.i32.i32(i30 %p_Val2_2, i32 8, i32 29)" [SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:25]   --->   Operation 73 'partselect' 'tmp_58' <Predicate = true> <Delay = 0.00>

State 9 <SV = 6> <Delay = 2.49>
ST_9 : Operation 74 [1/1] (0.00ns)   --->   "%p_Val2_3_cast = sext i22 %tmp_58 to i30" [SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:25]   --->   Operation 74 'sext' 'p_Val2_3_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 75 [1/1] (2.49ns)   --->   "%sum_V = add i30 %p_Val2_s, %p_Val2_3_cast" [SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:25]   --->   Operation 75 'add' 'sum_V' <Predicate = true> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 76 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str, i32 %tmp_57)" [SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:26]   --->   Operation 76 'specregionend' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "br label %1" [SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:9]   --->   Operation 77 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 2> <Delay = 6.28>
ST_10 : Operation 78 [1/1] (0.00ns)   --->   "%dp_s = sext i30 %tmp_s to i32" [SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:28]   --->   Operation 78 'sext' 'dp_s' <Predicate = (!tmp_37)> <Delay = 0.00>
ST_10 : Operation 79 [6/6] (6.28ns)   --->   "%dp_1 = sitofp i32 %dp_s to double" [SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:28]   --->   Operation 79 'sitodp' 'dp_1' <Predicate = (!tmp_37)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 3> <Delay = 6.28>
ST_11 : Operation 80 [5/6] (6.28ns)   --->   "%dp_1 = sitofp i32 %dp_s to double" [SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:28]   --->   Operation 80 'sitodp' 'dp_1' <Predicate = (!tmp_37)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 4> <Delay = 6.28>
ST_12 : Operation 81 [4/6] (6.28ns)   --->   "%dp_1 = sitofp i32 %dp_s to double" [SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:28]   --->   Operation 81 'sitodp' 'dp_1' <Predicate = (!tmp_37)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 5> <Delay = 6.28>
ST_13 : Operation 82 [3/6] (6.28ns)   --->   "%dp_1 = sitofp i32 %dp_s to double" [SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:28]   --->   Operation 82 'sitodp' 'dp_1' <Predicate = (!tmp_37)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 6> <Delay = 6.28>
ST_14 : Operation 83 [2/6] (6.28ns)   --->   "%dp_1 = sitofp i32 %dp_s to double" [SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:28]   --->   Operation 83 'sitodp' 'dp_1' <Predicate = (!tmp_37)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 7> <Delay = 6.28>
ST_15 : Operation 84 [1/6] (6.28ns)   --->   "%dp_1 = sitofp i32 %dp_s to double" [SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:28]   --->   Operation 84 'sitodp' 'dp_1' <Predicate = (!tmp_37)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 8> <Delay = 3.12>
ST_16 : Operation 85 [1/1] (0.00ns)   --->   "%res_V_1 = bitcast double %dp_1 to i64" [SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:28]   --->   Operation 85 'bitcast' 'res_V_1' <Predicate = (!tmp_37)> <Delay = 0.00>
ST_16 : Operation 86 [1/1] (0.00ns)   --->   "%exp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %res_V_1, i32 52, i32 62)" [SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:28]   --->   Operation 86 'partselect' 'exp_V' <Predicate = (!tmp_37)> <Delay = 0.00>
ST_16 : Operation 87 [1/1] (1.63ns)   --->   "%exp_V_2 = add i11 %exp_V, -16" [SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:28]   --->   Operation 87 'add' 'exp_V_2' <Predicate = (!tmp_37)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 88 [1/1] (0.00ns)   --->   "%p_Result_s = call i64 @llvm.part.set.i64.i11(i64 %res_V_1, i11 %exp_V_2, i32 52, i32 62) nounwind" [SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:28]   --->   Operation 88 'partset' 'p_Result_s' <Predicate = (!tmp_37)> <Delay = 0.00>
ST_16 : Operation 89 [1/1] (0.00ns)   --->   "%dp = bitcast i64 %p_Result_s to double" [SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:28]   --->   Operation 89 'bitcast' 'dp' <Predicate = (!tmp_37)> <Delay = 0.00>
ST_16 : Operation 90 [1/1] (1.48ns)   --->   "%p_0_i = select i1 %tmp_37, double 0.000000e+00, double %dp" [SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:28]   --->   Operation 90 'select' 'p_0_i' <Predicate = true> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 91 [1/1] (0.00ns)   --->   "ret double %p_0_i" [SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:28]   --->   Operation 91 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ svs_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ alphas_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_17       (specbitsmap      ) [ 00000000000000000]
StgValue_18       (specbitsmap      ) [ 00000000000000000]
StgValue_19       (spectopmodule    ) [ 00000000000000000]
StgValue_20       (br               ) [ 01111111110000000]
p_Val2_s          (phi              ) [ 00111111110000000]
i                 (phi              ) [ 00111110000000000]
phi_mul           (phi              ) [ 00111100000000000]
next_mul          (add              ) [ 01111111110000000]
exitcond1         (icmp             ) [ 00111111110000000]
empty             (speclooptripcount) [ 00000000000000000]
i_1               (add              ) [ 01111111110000000]
StgValue_28       (br               ) [ 00000000000000000]
StgValue_29       (specloopname     ) [ 00000000000000000]
tmp_57            (specregionbegin  ) [ 00011111110000000]
StgValue_31       (br               ) [ 00111111110000000]
tmp_s             (add              ) [ 00000000001000000]
tmp_37            (icmp             ) [ 00000000001111111]
p_Val2_12         (phi              ) [ 00011100000000000]
j                 (phi              ) [ 00010000000000000]
j_cast2           (zext             ) [ 00000000000000000]
exitcond          (icmp             ) [ 00111111110000000]
empty_30          (speclooptripcount) [ 00000000000000000]
j_1               (add              ) [ 00111111110000000]
StgValue_40       (br               ) [ 00000000000000000]
tmp_41            (add              ) [ 00000000000000000]
tmp_42            (zext             ) [ 00000000000000000]
svs_V_addr        (getelementptr    ) [ 00001000000000000]
tmp_43            (zext             ) [ 00000000000000000]
x_V_addr          (getelementptr    ) [ 00001000000000000]
tmp               (trunc            ) [ 00000000000000000]
tmp_84            (trunc            ) [ 00000000000000000]
p_shl             (bitconcatenate   ) [ 00000000000000000]
p_neg             (sub              ) [ 00000000000000000]
p_Val2_1          (sub              ) [ 00000000000000000]
this_assign_6     (partselect       ) [ 00000011000000000]
p_Val2_10         (load             ) [ 00000000000000000]
p_Val2_11         (load             ) [ 00000000000000000]
p_Val2_5          (sub              ) [ 00000100000000000]
StgValue_57       (specloopname     ) [ 00000000000000000]
OP1_V_2           (sext             ) [ 00000000000000000]
p_Val2_8          (mul              ) [ 00000000000000000]
p_Val2_9          (bitconcatenate   ) [ 00000000000000000]
tmp_45_cast       (sext             ) [ 00000000000000000]
l2Squared_fixed_V (add              ) [ 00111111110000000]
StgValue_63       (br               ) [ 00111111110000000]
tmp_40            (zext             ) [ 00000000000000000]
alphas_V_addr     (getelementptr    ) [ 00000001000000000]
p_Val2_7          (call             ) [ 00000000100000000]
alphas_V_load     (load             ) [ 00000000100000000]
OP1_V             (sext             ) [ 00000000000000000]
OP2_V             (sext             ) [ 00000000000000000]
p_Val2_2          (mul              ) [ 00000000000000000]
tmp_58            (partselect       ) [ 00000000010000000]
p_Val2_3_cast     (sext             ) [ 00000000000000000]
sum_V             (add              ) [ 01111111110000000]
empty_31          (specregionend    ) [ 00000000000000000]
StgValue_77       (br               ) [ 01111111110000000]
dp_s              (sext             ) [ 00000000000111110]
dp_1              (sitodp           ) [ 00000000000000001]
res_V_1           (bitcast          ) [ 00000000000000000]
exp_V             (partselect       ) [ 00000000000000000]
exp_V_2           (add              ) [ 00000000000000000]
p_Result_s        (partset          ) [ 00000000000000000]
dp                (bitcast          ) [ 00000000000000000]
p_0_i             (select           ) [ 00000000000000000]
StgValue_91       (ret              ) [ 00000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="svs_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="svs_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="alphas_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alphas_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="classify_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i22.i2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i16.i6"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_exp"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i64.i11"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="svs_V_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="8" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="17" slack="0"/>
<pin id="90" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="svs_V_addr/3 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="17" slack="0"/>
<pin id="95" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="96" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_10/3 "/>
</bind>
</comp>

<comp id="99" class="1004" name="x_V_addr_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="8" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="10" slack="0"/>
<pin id="103" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_V_addr/3 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_access_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="10" slack="0"/>
<pin id="108" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="109" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_11/3 "/>
</bind>
</comp>

<comp id="112" class="1004" name="alphas_V_addr_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="8" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="8" slack="0"/>
<pin id="116" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="alphas_V_addr/6 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_access_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="8" slack="0"/>
<pin id="121" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="alphas_V_load/6 "/>
</bind>
</comp>

<comp id="125" class="1005" name="p_Val2_s_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="30" slack="1"/>
<pin id="127" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="129" class="1004" name="p_Val2_s_phi_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="1"/>
<pin id="131" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="30" slack="1"/>
<pin id="133" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/2 "/>
</bind>
</comp>

<comp id="137" class="1005" name="i_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="8" slack="1"/>
<pin id="139" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="141" class="1004" name="i_phi_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="1"/>
<pin id="143" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="8" slack="0"/>
<pin id="145" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="149" class="1005" name="phi_mul_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="17" slack="1"/>
<pin id="151" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="153" class="1004" name="phi_mul_phi_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="1"/>
<pin id="155" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="17" slack="0"/>
<pin id="157" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="161" class="1005" name="p_Val2_12_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="31" slack="1"/>
<pin id="163" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_12 (phireg) "/>
</bind>
</comp>

<comp id="165" class="1004" name="p_Val2_12_phi_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="1"/>
<pin id="167" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="31" slack="1"/>
<pin id="169" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_12/3 "/>
</bind>
</comp>

<comp id="173" class="1005" name="j_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="10" slack="1"/>
<pin id="175" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="177" class="1004" name="j_phi_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="1"/>
<pin id="179" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="10" slack="0"/>
<pin id="181" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_compute_exp_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="22" slack="0"/>
<pin id="186" dir="0" index="1" bw="16" slack="1"/>
<pin id="187" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_7/6 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="30" slack="0"/>
<pin id="191" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="dp_1/10 "/>
</bind>
</comp>

<comp id="192" class="1004" name="next_mul_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="17" slack="0"/>
<pin id="194" dir="0" index="1" bw="11" slack="0"/>
<pin id="195" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="exitcond1_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="8" slack="0"/>
<pin id="200" dir="0" index="1" bw="8" slack="0"/>
<pin id="201" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="i_1_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="8" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="tmp_s_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="30" slack="0"/>
<pin id="212" dir="0" index="1" bw="15" slack="0"/>
<pin id="213" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="tmp_37_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="30" slack="0"/>
<pin id="218" dir="0" index="1" bw="30" slack="0"/>
<pin id="219" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_37/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="j_cast2_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="10" slack="0"/>
<pin id="224" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast2/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="exitcond_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="10" slack="0"/>
<pin id="228" dir="0" index="1" bw="10" slack="0"/>
<pin id="229" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="j_1_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="10" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="tmp_41_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="10" slack="0"/>
<pin id="240" dir="0" index="1" bw="17" slack="1"/>
<pin id="241" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_41/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="tmp_42_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="17" slack="0"/>
<pin id="246" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_42/3 "/>
</bind>
</comp>

<comp id="249" class="1004" name="tmp_43_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="10" slack="0"/>
<pin id="251" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_43/3 "/>
</bind>
</comp>

<comp id="254" class="1004" name="tmp_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="31" slack="0"/>
<pin id="256" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_84_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="31" slack="0"/>
<pin id="260" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_84/3 "/>
</bind>
</comp>

<comp id="262" class="1004" name="p_shl_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="24" slack="0"/>
<pin id="264" dir="0" index="1" bw="22" slack="0"/>
<pin id="265" dir="0" index="2" bw="1" slack="0"/>
<pin id="266" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="p_neg_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="0" index="1" bw="24" slack="0"/>
<pin id="273" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_neg/3 "/>
</bind>
</comp>

<comp id="276" class="1004" name="p_Val2_1_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="24" slack="0"/>
<pin id="278" dir="0" index="1" bw="24" slack="0"/>
<pin id="279" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_1/3 "/>
</bind>
</comp>

<comp id="282" class="1004" name="this_assign_6_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="16" slack="0"/>
<pin id="284" dir="0" index="1" bw="24" slack="0"/>
<pin id="285" dir="0" index="2" bw="5" slack="0"/>
<pin id="286" dir="0" index="3" bw="6" slack="0"/>
<pin id="287" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="this_assign_6/3 "/>
</bind>
</comp>

<comp id="292" class="1004" name="p_Val2_5_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="8" slack="0"/>
<pin id="294" dir="0" index="1" bw="8" slack="0"/>
<pin id="295" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_5/4 "/>
</bind>
</comp>

<comp id="298" class="1004" name="OP1_V_2_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="8" slack="1"/>
<pin id="300" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_2/5 "/>
</bind>
</comp>

<comp id="301" class="1004" name="p_Val2_8_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="8" slack="0"/>
<pin id="303" dir="0" index="1" bw="8" slack="0"/>
<pin id="304" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_8/5 "/>
</bind>
</comp>

<comp id="307" class="1004" name="p_Val2_9_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="22" slack="0"/>
<pin id="309" dir="0" index="1" bw="16" slack="0"/>
<pin id="310" dir="0" index="2" bw="1" slack="0"/>
<pin id="311" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Val2_9/5 "/>
</bind>
</comp>

<comp id="315" class="1004" name="tmp_45_cast_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="22" slack="0"/>
<pin id="317" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_45_cast/5 "/>
</bind>
</comp>

<comp id="319" class="1004" name="l2Squared_fixed_V_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="31" slack="2"/>
<pin id="321" dir="0" index="1" bw="22" slack="0"/>
<pin id="322" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="l2Squared_fixed_V/5 "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp_40_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="8" slack="2"/>
<pin id="327" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_40/6 "/>
</bind>
</comp>

<comp id="330" class="1004" name="OP1_V_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="8" slack="1"/>
<pin id="332" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V/8 "/>
</bind>
</comp>

<comp id="333" class="1004" name="OP2_V_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="22" slack="1"/>
<pin id="335" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V/8 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp_58_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="22" slack="0"/>
<pin id="338" dir="0" index="1" bw="30" slack="0"/>
<pin id="339" dir="0" index="2" bw="5" slack="0"/>
<pin id="340" dir="0" index="3" bw="6" slack="0"/>
<pin id="341" dir="1" index="4" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_58/8 "/>
</bind>
</comp>

<comp id="345" class="1004" name="p_Val2_3_cast_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="22" slack="1"/>
<pin id="347" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_Val2_3_cast/9 "/>
</bind>
</comp>

<comp id="348" class="1004" name="sum_V_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="30" slack="5"/>
<pin id="350" dir="0" index="1" bw="22" slack="0"/>
<pin id="351" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_V/9 "/>
</bind>
</comp>

<comp id="354" class="1004" name="dp_s_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="30" slack="1"/>
<pin id="356" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="dp_s/10 "/>
</bind>
</comp>

<comp id="358" class="1004" name="res_V_1_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="64" slack="1"/>
<pin id="360" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="res_V_1/16 "/>
</bind>
</comp>

<comp id="361" class="1004" name="exp_V_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="11" slack="0"/>
<pin id="363" dir="0" index="1" bw="64" slack="0"/>
<pin id="364" dir="0" index="2" bw="7" slack="0"/>
<pin id="365" dir="0" index="3" bw="7" slack="0"/>
<pin id="366" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_V/16 "/>
</bind>
</comp>

<comp id="371" class="1004" name="exp_V_2_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="11" slack="0"/>
<pin id="373" dir="0" index="1" bw="5" slack="0"/>
<pin id="374" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_V_2/16 "/>
</bind>
</comp>

<comp id="377" class="1004" name="p_Result_s_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="64" slack="0"/>
<pin id="379" dir="0" index="1" bw="64" slack="0"/>
<pin id="380" dir="0" index="2" bw="11" slack="0"/>
<pin id="381" dir="0" index="3" bw="7" slack="0"/>
<pin id="382" dir="0" index="4" bw="7" slack="0"/>
<pin id="383" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_s/16 "/>
</bind>
</comp>

<comp id="389" class="1004" name="dp_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="64" slack="0"/>
<pin id="391" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="dp/16 "/>
</bind>
</comp>

<comp id="393" class="1004" name="p_0_i_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="7"/>
<pin id="395" dir="0" index="1" bw="64" slack="0"/>
<pin id="396" dir="0" index="2" bw="64" slack="0"/>
<pin id="397" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_0_i/16 "/>
</bind>
</comp>

<comp id="400" class="1007" name="p_Val2_2_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="8" slack="0"/>
<pin id="402" dir="0" index="1" bw="22" slack="0"/>
<pin id="403" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_2/8 "/>
</bind>
</comp>

<comp id="407" class="1005" name="next_mul_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="17" slack="0"/>
<pin id="409" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="415" class="1005" name="i_1_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="8" slack="0"/>
<pin id="417" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="420" class="1005" name="tmp_s_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="30" slack="1"/>
<pin id="422" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="425" class="1005" name="tmp_37_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="1"/>
<pin id="427" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="tmp_37 "/>
</bind>
</comp>

<comp id="433" class="1005" name="j_1_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="10" slack="0"/>
<pin id="435" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="438" class="1005" name="svs_V_addr_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="17" slack="1"/>
<pin id="440" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="svs_V_addr "/>
</bind>
</comp>

<comp id="443" class="1005" name="x_V_addr_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="10" slack="1"/>
<pin id="445" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="x_V_addr "/>
</bind>
</comp>

<comp id="448" class="1005" name="this_assign_6_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="16" slack="1"/>
<pin id="450" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="this_assign_6 "/>
</bind>
</comp>

<comp id="453" class="1005" name="p_Val2_5_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="8" slack="1"/>
<pin id="455" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_5 "/>
</bind>
</comp>

<comp id="458" class="1005" name="l2Squared_fixed_V_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="31" slack="1"/>
<pin id="460" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="l2Squared_fixed_V "/>
</bind>
</comp>

<comp id="463" class="1005" name="alphas_V_addr_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="8" slack="1"/>
<pin id="465" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="alphas_V_addr "/>
</bind>
</comp>

<comp id="468" class="1005" name="p_Val2_7_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="22" slack="1"/>
<pin id="470" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_7 "/>
</bind>
</comp>

<comp id="473" class="1005" name="alphas_V_load_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="8" slack="1"/>
<pin id="475" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="alphas_V_load "/>
</bind>
</comp>

<comp id="478" class="1005" name="tmp_58_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="22" slack="1"/>
<pin id="480" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="tmp_58 "/>
</bind>
</comp>

<comp id="483" class="1005" name="sum_V_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="30" slack="1"/>
<pin id="485" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="sum_V "/>
</bind>
</comp>

<comp id="488" class="1005" name="dp_s_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="1"/>
<pin id="490" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dp_s "/>
</bind>
</comp>

<comp id="493" class="1005" name="dp_1_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="64" slack="1"/>
<pin id="495" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dp_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="91"><net_src comp="2" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="48" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="86" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="104"><net_src comp="0" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="48" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="111"><net_src comp="99" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="117"><net_src comp="4" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="48" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="112" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="128"><net_src comp="14" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="135"><net_src comp="125" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="136"><net_src comp="129" pin="4"/><net_sink comp="125" pin=0"/></net>

<net id="140"><net_src comp="16" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="137" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="148"><net_src comp="141" pin="4"/><net_sink comp="137" pin=0"/></net>

<net id="152"><net_src comp="18" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="149" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="160"><net_src comp="153" pin="4"/><net_sink comp="149" pin=0"/></net>

<net id="164"><net_src comp="38" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="171"><net_src comp="161" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="172"><net_src comp="165" pin="4"/><net_sink comp="161" pin=0"/></net>

<net id="176"><net_src comp="40" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="183"><net_src comp="173" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="188"><net_src comp="68" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="196"><net_src comp="153" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="20" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="141" pin="4"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="22" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="141" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="28" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="129" pin="4"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="36" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="210" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="14" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="225"><net_src comp="177" pin="4"/><net_sink comp="222" pin=0"/></net>

<net id="230"><net_src comp="177" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="42" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="177" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="46" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="222" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="149" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="247"><net_src comp="238" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="252"><net_src comp="177" pin="4"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="257"><net_src comp="165" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="165" pin="4"/><net_sink comp="258" pin=0"/></net>

<net id="267"><net_src comp="50" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="258" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="269"><net_src comp="52" pin="0"/><net_sink comp="262" pin=2"/></net>

<net id="274"><net_src comp="54" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="262" pin="3"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="270" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="254" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="288"><net_src comp="56" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="276" pin="2"/><net_sink comp="282" pin=1"/></net>

<net id="290"><net_src comp="58" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="291"><net_src comp="60" pin="0"/><net_sink comp="282" pin=3"/></net>

<net id="296"><net_src comp="93" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="106" pin="3"/><net_sink comp="292" pin=1"/></net>

<net id="305"><net_src comp="298" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="298" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="312"><net_src comp="64" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="313"><net_src comp="301" pin="2"/><net_sink comp="307" pin=1"/></net>

<net id="314"><net_src comp="66" pin="0"/><net_sink comp="307" pin=2"/></net>

<net id="318"><net_src comp="307" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="323"><net_src comp="161" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="315" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="328"><net_src comp="137" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="342"><net_src comp="70" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="58" pin="0"/><net_sink comp="336" pin=2"/></net>

<net id="344"><net_src comp="72" pin="0"/><net_sink comp="336" pin=3"/></net>

<net id="352"><net_src comp="125" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="345" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="357"><net_src comp="354" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="367"><net_src comp="76" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="368"><net_src comp="358" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="369"><net_src comp="78" pin="0"/><net_sink comp="361" pin=2"/></net>

<net id="370"><net_src comp="80" pin="0"/><net_sink comp="361" pin=3"/></net>

<net id="375"><net_src comp="361" pin="4"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="82" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="384"><net_src comp="84" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="385"><net_src comp="358" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="386"><net_src comp="371" pin="2"/><net_sink comp="377" pin=2"/></net>

<net id="387"><net_src comp="78" pin="0"/><net_sink comp="377" pin=3"/></net>

<net id="388"><net_src comp="80" pin="0"/><net_sink comp="377" pin=4"/></net>

<net id="392"><net_src comp="377" pin="5"/><net_sink comp="389" pin=0"/></net>

<net id="398"><net_src comp="8" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="399"><net_src comp="389" pin="1"/><net_sink comp="393" pin=2"/></net>

<net id="404"><net_src comp="330" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="333" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="406"><net_src comp="400" pin="2"/><net_sink comp="336" pin=1"/></net>

<net id="410"><net_src comp="192" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="418"><net_src comp="204" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="423"><net_src comp="210" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="428"><net_src comp="216" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="436"><net_src comp="232" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="441"><net_src comp="86" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="446"><net_src comp="99" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="451"><net_src comp="282" pin="4"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="456"><net_src comp="292" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="461"><net_src comp="319" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="466"><net_src comp="112" pin="3"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="471"><net_src comp="184" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="476"><net_src comp="119" pin="3"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="481"><net_src comp="336" pin="4"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="486"><net_src comp="348" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="491"><net_src comp="354" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="496"><net_src comp="189" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="358" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: classify : x_V | {3 4 }
	Port: classify : svs_V | {3 4 }
	Port: classify : alphas_V | {6 7 }
  - Chain level:
	State 1
	State 2
		next_mul : 1
		exitcond1 : 1
		i_1 : 1
		StgValue_28 : 2
		tmp_s : 1
		tmp_37 : 2
	State 3
		j_cast2 : 1
		exitcond : 1
		j_1 : 1
		StgValue_40 : 2
		tmp_41 : 2
		tmp_42 : 3
		svs_V_addr : 4
		p_Val2_10 : 5
		tmp_43 : 1
		x_V_addr : 2
		p_Val2_11 : 3
		tmp : 1
		tmp_84 : 1
		p_shl : 2
		p_neg : 3
		p_Val2_1 : 4
		this_assign_6 : 5
	State 4
		p_Val2_5 : 1
	State 5
		p_Val2_8 : 1
		p_Val2_9 : 2
		tmp_45_cast : 3
		l2Squared_fixed_V : 4
	State 6
		alphas_V_addr : 1
		alphas_V_load : 2
	State 7
	State 8
		p_Val2_2 : 1
		tmp_58 : 2
	State 9
		sum_V : 1
	State 10
		dp_1 : 1
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
		exp_V : 1
		exp_V_2 : 2
		p_Result_s : 3
		dp : 4
		p_0_i : 5
		StgValue_91 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|   call   |  grp_compute_exp_fu_184  |    7    |   1313  |   5283  |
|----------|--------------------------|---------|---------|---------|
|  sitodp  |        grp_fu_189        |    0    |   412   |   645   |
|----------|--------------------------|---------|---------|---------|
|          |      next_mul_fu_192     |    0    |    0    |    24   |
|          |        i_1_fu_204        |    0    |    0    |    15   |
|          |       tmp_s_fu_210       |    0    |    0    |    37   |
|    add   |        j_1_fu_232        |    0    |    0    |    14   |
|          |       tmp_41_fu_238      |    0    |    0    |    24   |
|          | l2Squared_fixed_V_fu_319 |    0    |    0    |    38   |
|          |       sum_V_fu_348       |    0    |    0    |    37   |
|          |      exp_V_2_fu_371      |    0    |    0    |    13   |
|----------|--------------------------|---------|---------|---------|
|  select  |       p_0_i_fu_393       |    0    |    0    |    64   |
|----------|--------------------------|---------|---------|---------|
|          |       p_neg_fu_270       |    0    |    0    |    24   |
|    sub   |      p_Val2_1_fu_276     |    0    |    0    |    24   |
|          |      p_Val2_5_fu_292     |    0    |    0    |    15   |
|----------|--------------------------|---------|---------|---------|
|          |     exitcond1_fu_198     |    0    |    0    |    11   |
|   icmp   |       tmp_37_fu_216      |    0    |    0    |    18   |
|          |      exitcond_fu_226     |    0    |    0    |    13   |
|----------|--------------------------|---------|---------|---------|
|    mul   |      p_Val2_8_fu_301     |    0    |    0    |    41   |
|          |      p_Val2_2_fu_400     |    1    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |      j_cast2_fu_222      |    0    |    0    |    0    |
|   zext   |       tmp_42_fu_244      |    0    |    0    |    0    |
|          |       tmp_43_fu_249      |    0    |    0    |    0    |
|          |       tmp_40_fu_325      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   trunc  |        tmp_fu_254        |    0    |    0    |    0    |
|          |       tmp_84_fu_258      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|bitconcatenate|       p_shl_fu_262       |    0    |    0    |    0    |
|          |      p_Val2_9_fu_307     |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |   this_assign_6_fu_282   |    0    |    0    |    0    |
|partselect|       tmp_58_fu_336      |    0    |    0    |    0    |
|          |       exp_V_fu_361       |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |      OP1_V_2_fu_298      |    0    |    0    |    0    |
|          |    tmp_45_cast_fu_315    |    0    |    0    |    0    |
|   sext   |       OP1_V_fu_330       |    0    |    0    |    0    |
|          |       OP2_V_fu_333       |    0    |    0    |    0    |
|          |   p_Val2_3_cast_fu_345   |    0    |    0    |    0    |
|          |        dp_s_fu_354       |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|  partset |     p_Result_s_fu_377    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    8    |   1725  |   6340  |
|----------|--------------------------|---------|---------|---------|

Memories:
+--------+--------+--------+--------+
|        |  BRAM  |   FF   |   LUT  |
+--------+--------+--------+--------+
|alphas_V|    1   |    0   |    0   |
|  svs_V |   64   |    0   |    0   |
+--------+--------+--------+--------+
|  Total |   65   |    0   |    0   |
+--------+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|  alphas_V_addr_reg_463  |    8   |
|  alphas_V_load_reg_473  |    8   |
|       dp_1_reg_493      |   64   |
|       dp_s_reg_488      |   32   |
|       i_1_reg_415       |    8   |
|        i_reg_137        |    8   |
|       j_1_reg_433       |   10   |
|        j_reg_173        |   10   |
|l2Squared_fixed_V_reg_458|   31   |
|     next_mul_reg_407    |   17   |
|    p_Val2_12_reg_161    |   31   |
|     p_Val2_5_reg_453    |    8   |
|     p_Val2_7_reg_468    |   22   |
|     p_Val2_s_reg_125    |   30   |
|     phi_mul_reg_149     |   17   |
|      sum_V_reg_483      |   30   |
|    svs_V_addr_reg_438   |   17   |
|  this_assign_6_reg_448  |   16   |
|      tmp_37_reg_425     |    1   |
|      tmp_58_reg_478     |   22   |
|      tmp_s_reg_420      |   30   |
|     x_V_addr_reg_443    |   10   |
+-------------------------+--------+
|          Total          |   430  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_93 |  p0  |   2  |  17  |   34   ||    9    |
| grp_access_fu_106 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_119 |  p0  |   2  |   8  |   16   ||    9    |
|  p_Val2_s_reg_125 |  p0  |   2  |  30  |   60   ||    9    |
|     i_reg_137     |  p0  |   2  |   8  |   16   ||    9    |
|  phi_mul_reg_149  |  p0  |   2  |  17  |   34   ||    9    |
| p_Val2_12_reg_161 |  p0  |   2  |  31  |   62   ||    9    |
|     grp_fu_189    |  p0  |   2  |  30  |   60   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   302  ||  14.152 ||    72   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    8   |    -   |  1725  |  6340  |
|   Memory  |   65   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   14   |    -   |   72   |
|  Register |    -   |    -   |    -   |   430  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   65   |    8   |   14   |  2155  |  6412  |
+-----------+--------+--------+--------+--------+--------+
