
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/output_activation_18_10_32_1/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/output_activation_18_10_32_1
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/output_activation_18_10_32_1.v
# synth_design -part xc7z020clg484-3 -top output_activation_18_10_32_1 -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top output_activation_18_10_32_1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 196438 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1501.535 ; gain = 27.895 ; free physical = 239935 ; free virtual = 304499
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'output_activation_18_10_32_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/output_activation_18_10_32_1.v:3]
INFO: [Synth 8-6157] synthesizing module 'elementwise_add_core_18_18_32' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/output_activation_18_10_32_1.v:1128]
INFO: [Synth 8-6155] done synthesizing module 'elementwise_add_core_18_18_32' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/output_activation_18_10_32_1.v:1128]
INFO: [Synth 8-6157] synthesizing module 'sigmoid_core_18_18_10_32_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/output_activation_18_10_32_1.v:701]
INFO: [Synth 8-6157] synthesizing module 'dsp_signed_mac_18_13_23_32' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/output_activation_18_10_32_1.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'dsp_signed_mac_18_13_23_32' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/output_activation_18_10_32_1.v:1082]
INFO: [Synth 8-6157] synthesizing module 'shift_register_unit_1_3' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/output_activation_18_10_32_1.v:1623]
INFO: [Synth 8-6155] done synthesizing module 'shift_register_unit_1_3' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/output_activation_18_10_32_1.v:1623]
INFO: [Synth 8-6157] synthesizing module 'abs_unit_18' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/output_activation_18_10_32_1.v:1048]
INFO: [Synth 8-6155] done synthesizing module 'abs_unit_18' (4#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/output_activation_18_10_32_1.v:1048]
INFO: [Synth 8-6157] synthesizing module 'fp_rounding_unit_1_32_11' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/output_activation_18_10_32_1.v:1573]
INFO: [Synth 8-6155] done synthesizing module 'fp_rounding_unit_1_32_11' (5#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/output_activation_18_10_32_1.v:1573]
INFO: [Synth 8-4471] merging register 'k_list_26_reg[12:0]' into 'k_list_25_reg[12:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/output_activation_18_10_32_1.v:804]
INFO: [Synth 8-4471] merging register 'k_list_28_reg[12:0]' into 'k_list_27_reg[12:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/output_activation_18_10_32_1.v:806]
INFO: [Synth 8-4471] merging register 'k_list_30_reg[12:0]' into 'k_list_29_reg[12:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/output_activation_18_10_32_1.v:808]
INFO: [Synth 8-4471] merging register 'k_list_31_reg[12:0]' into 'k_list_29_reg[12:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/output_activation_18_10_32_1.v:809]
WARNING: [Synth 8-6014] Unused sequential element k_list_26_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/output_activation_18_10_32_1.v:804]
WARNING: [Synth 8-6014] Unused sequential element k_list_28_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/output_activation_18_10_32_1.v:806]
WARNING: [Synth 8-6014] Unused sequential element k_list_30_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/output_activation_18_10_32_1.v:808]
WARNING: [Synth 8-6014] Unused sequential element k_list_31_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/output_activation_18_10_32_1.v:809]
INFO: [Synth 8-6155] done synthesizing module 'sigmoid_core_18_18_10_32_1' (6#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/output_activation_18_10_32_1.v:701]
INFO: [Synth 8-6155] done synthesizing module 'output_activation_18_10_32_1' (7#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/output_activation_18_10_32_1.v:3]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.301 ; gain = 72.660 ; free physical = 239926 ; free virtual = 304490
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.301 ; gain = 72.660 ; free physical = 239928 ; free virtual = 304492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.301 ; gain = 80.660 ; free physical = 239927 ; free virtual = 304491
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1586.320 ; gain = 112.680 ; free physical = 239843 ; free virtual = 304408
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------+------------+----------+
|      |RTL Partition                     |Replication |Instances |
+------+----------------------------------+------------+----------+
|1     |output_activation_18_10_32_1__GB0 |           1|     24597|
|2     |output_activation_18_10_32_1__GB1 |           1|      8468|
|3     |output_activation_18_10_32_1__GB2 |           1|     10585|
|4     |output_activation_18_10_32_1__GB3 |           1|     12702|
|5     |output_activation_18_10_32_1__GB4 |           1|     14820|
+------+----------------------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 32    
	   2 Input     22 Bit       Adders := 32    
	   2 Input     18 Bit       Adders := 64    
+---Registers : 
	               32 Bit    Registers := 64    
	               22 Bit    Registers := 32    
	               18 Bit    Registers := 192   
	               13 Bit    Registers := 1952  
	                1 Bit    Registers := 418   
+---Muxes : 
	   2 Input     32 Bit        Muxes := 64    
	   2 Input     23 Bit        Muxes := 32    
	   2 Input     18 Bit        Muxes := 32    
	   2 Input     13 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module elementwise_add_core_18_18_32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 32    
+---Registers : 
	               18 Bit    Registers := 96    
	                1 Bit    Registers := 2     
Module dsp_signed_mac_18_13_23_32__1 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__2 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__3 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__4 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__5 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__6 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__7 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__8 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__9 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__10 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__11 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__12 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__13 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__14 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__15 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__16 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__17 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__18 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__19 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__20 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__21 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__22 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__23 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__24 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__25 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__26 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__27 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__28 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__29 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__30 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__31 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
INFO: [Synth 8-3886] merging instance 'i_0/sigmoid_core_18_18_10_32_1_inst_21/b_list_31_reg[0]' (FD) to 'i_0/sigmoid_core_18_18_10_32_1_inst_21/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/sigmoid_core_18_18_10_32_1_inst_21/b_list_30_reg[0]' (FD) to 'i_0/sigmoid_core_18_18_10_32_1_inst_21/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/sigmoid_core_18_18_10_32_1_inst_21/b_list_29_reg[0]' (FD) to 'i_0/sigmoid_core_18_18_10_32_1_inst_21/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/sigmoid_core_18_18_10_32_1_inst_21/b_list_28_reg[0]' (FD) to 'i_0/sigmoid_core_18_18_10_32_1_inst_21/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/sigmoid_core_18_18_10_32_1_inst_21/b_list_27_reg[0]' (FD) to 'i_0/sigmoid_core_18_18_10_32_1_inst_21/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/sigmoid_core_18_18_10_32_1_inst_21/b_list_26_reg[0]' (FD) to 'i_0/sigmoid_core_18_18_10_32_1_inst_21/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/sigmoid_core_18_18_10_32_1_inst_21/b_list_25_reg[0]' (FD) to 'i_0/sigmoid_core_18_18_10_32_1_inst_21/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/sigmoid_core_18_18_10_32_1_inst_21/b_list_24_reg[0]' (FD) to 'i_0/sigmoid_core_18_18_10_32_1_inst_21/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/sigmoid_core_18_18_10_32_1_inst_21/b_list_23_reg[0]' (FD) to 'i_0/sigmoid_core_18_18_10_32_1_inst_21/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/sigmoid_core_18_18_10_32_1_inst_21/b_list_22_reg[0]' (FD) to 'i_0/sigmoid_core_18_18_10_32_1_inst_21/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/sigmoid_core_18_18_10_32_1_inst_21/b_list_21_reg[0]' (FD) to 'i_0/sigmoid_core_18_18_10_32_1_inst_21/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/sigmoid_core_18_18_10_32_1_inst_21/b_list_20_reg[0]' (FD) to 'i_0/sigmoid_core_18_18_10_32_1_inst_21/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/sigmoid_core_18_18_10_32_1_inst_21/b_list_19_reg[0]' (FD) to 'i_0/sigmoid_core_18_18_10_32_1_inst_21/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/sigmoid_core_18_18_10_32_1_inst_21/b_list_18_reg[0]' (FD) to 'i_0/sigmoid_core_18_18_10_32_1_inst_21/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/sigmoid_core_18_18_10_32_1_inst_21/b_list_17_reg[0]' (FD) to 'i_0/sigmoid_core_18_18_10_32_1_inst_21/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/sigmoid_core_18_18_10_32_1_inst_21/b_list_16_reg[0]' (FD) to 'i_0/sigmoid_core_18_18_10_32_1_inst_21/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/sigmoid_core_18_18_10_32_1_inst_21/b_list_15_reg[0]' (FD) to 'i_0/sigmoid_core_18_18_10_32_1_inst_21/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/sigmoid_core_18_18_10_32_1_inst_21/b_list_14_reg[0]' (FD) to 'i_0/sigmoid_core_18_18_10_32_1_inst_21/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/sigmoid_core_18_18_10_32_1_inst_21/b_list_13_reg[0]' (FD) to 'i_0/sigmoid_core_18_18_10_32_1_inst_21/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/sigmoid_core_18_18_10_32_1_inst_21/b_list_12_reg[0]' (FD) to 'i_0/sigmoid_core_18_18_10_32_1_inst_21/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/sigmoid_core_18_18_10_32_1_inst_21/b_list_11_reg[0]' (FD) to 'i_0/sigmoid_core_18_18_10_32_1_inst_21/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/sigmoid_core_18_18_10_32_1_inst_21/b_list_10_reg[0]' (FD) to 'i_0/sigmoid_core_18_18_10_32_1_inst_21/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/sigmoid_core_18_18_10_32_1_inst_21/b_list_9_reg[0]' (FD) to 'i_0/sigmoid_core_18_18_10_32_1_inst_21/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/sigmoid_core_18_18_10_32_1_inst_21/b_list_8_reg[0]' (FD) to 'i_0/sigmoid_core_18_18_10_32_1_inst_21/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/sigmoid_core_18_18_10_32_1_inst_21/b_list_7_reg[0]' (FD) to 'i_0/sigmoid_core_18_18_10_32_1_inst_21/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/sigmoid_core_18_18_10_32_1_inst_21/b_list_6_reg[0]' (FD) to 'i_0/sigmoid_core_18_18_10_32_1_inst_21/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/sigmoid_core_18_18_10_32_1_inst_21/b_list_5_reg[0]' (FD) to 'i_0/sigmoid_core_18_18_10_32_1_inst_21/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/sigmoid_core_18_18_10_32_1_inst_21/b_list_4_reg[0]' (FD) to 'i_0/sigmoid_core_18_18_10_32_1_inst_21/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/sigmoid_core_18_18_10_32_1_inst_21/b_list_3_reg[0]' (FD) to 'i_0/sigmoid_core_18_18_10_32_1_inst_21/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/sigmoid_core_18_18_10_32_1_inst_21/b_list_2_reg[0]' (FD) to 'i_0/sigmoid_core_18_18_10_32_1_inst_21/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/sigmoid_core_18_18_10_32_1_inst_21/b_list_1_reg[0]' (FD) to 'i_0/sigmoid_core_18_18_10_32_1_inst_21/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/sigmoid_core_18_18_10_32_1_inst_21/b_list_0_reg[0]' (FD) to 'i_0/sigmoid_core_18_18_10_32_1_inst_21/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/sigmoid_core_18_18_10_32_1_inst_21/b_list_31_reg[1]' (FD) to 'i_0/sigmoid_core_18_18_10_32_1_inst_21/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/sigmoid_core_18_18_10_32_1_inst_21/b_list_30_reg[1]' (FD) to 'i_0/sigmoid_core_18_18_10_32_1_inst_21/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/sigmoid_core_18_18_10_32_1_inst_21/b_list_29_reg[1]' (FD) to 'i_0/sigmoid_core_18_18_10_32_1_inst_21/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/sigmoid_core_18_18_10_32_1_inst_21/b_list_28_reg[1]' (FD) to 'i_0/sigmoid_core_18_18_10_32_1_inst_21/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/sigmoid_core_18_18_10_32_1_inst_21/b_list_27_reg[1]' (FD) to 'i_0/sigmoid_core_18_18_10_32_1_inst_21/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/sigmoid_core_18_18_10_32_1_inst_21/b_list_26_reg[1]' (FD) to 'i_0/sigmoid_core_18_18_10_32_1_inst_21/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/sigmoid_core_18_18_10_32_1_inst_21/b_list_25_reg[1]' (FD) to 'i_0/sigmoid_core_18_18_10_32_1_inst_21/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/sigmoid_core_18_18_10_32_1_inst_21/b_list_24_reg[1]' (FD) to 'i_0/sigmoid_core_18_18_10_32_1_inst_21/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/sigmoid_core_18_18_10_32_1_inst_21/b_list_23_reg[1]' (FD) to 'i_0/sigmoid_core_18_18_10_32_1_inst_21/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/sigmoid_core_18_18_10_32_1_inst_21/b_list_22_reg[1]' (FD) to 'i_0/sigmoid_core_18_18_10_32_1_inst_21/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/sigmoid_core_18_18_10_32_1_inst_21/b_list_21_reg[1]' (FD) to 'i_0/sigmoid_core_18_18_10_32_1_inst_21/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/sigmoid_core_18_18_10_32_1_inst_21/b_list_20_reg[1]' (FD) to 'i_0/sigmoid_core_18_18_10_32_1_inst_21/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/sigmoid_core_18_18_10_32_1_inst_21/b_list_19_reg[1]' (FD) to 'i_0/sigmoid_core_18_18_10_32_1_inst_21/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/sigmoid_core_18_18_10_32_1_inst_21/b_list_18_reg[1]' (FD) to 'i_0/sigmoid_core_18_18_10_32_1_inst_21/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/sigmoid_core_18_18_10_32_1_inst_21/b_list_17_reg[1]' (FD) to 'i_0/sigmoid_core_18_18_10_32_1_inst_21/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/sigmoid_core_18_18_10_32_1_inst_21/b_list_16_reg[1]' (FD) to 'i_0/sigmoid_core_18_18_10_32_1_inst_21/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/sigmoid_core_18_18_10_32_1_inst_21/b_list_15_reg[1]' (FD) to 'i_0/sigmoid_core_18_18_10_32_1_inst_21/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/sigmoid_core_18_18_10_32_1_inst_21/b_list_14_reg[1]' (FD) to 'i_0/sigmoid_core_18_18_10_32_1_inst_21/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/sigmoid_core_18_18_10_32_1_inst_21/b_list_13_reg[1]' (FD) to 'i_0/sigmoid_core_18_18_10_32_1_inst_21/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/sigmoid_core_18_18_10_32_1_inst_21/b_list_12_reg[1]' (FD) to 'i_0/sigmoid_core_18_18_10_32_1_inst_21/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/sigmoid_core_18_18_10_32_1_inst_21/b_list_11_reg[1]' (FD) to 'i_0/sigmoid_core_18_18_10_32_1_inst_21/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/sigmoid_core_18_18_10_32_1_inst_21/b_list_10_reg[1]' (FD) to 'i_0/sigmoid_core_18_18_10_32_1_inst_21/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/sigmoid_core_18_18_10_32_1_inst_21/b_list_9_reg[1]' (FD) to 'i_0/sigmoid_core_18_18_10_32_1_inst_21/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/sigmoid_core_18_18_10_32_1_inst_21/b_list_8_reg[1]' (FD) to 'i_0/sigmoid_core_18_18_10_32_1_inst_21/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/sigmoid_core_18_18_10_32_1_inst_21/b_list_7_reg[1]' (FD) to 'i_0/sigmoid_core_18_18_10_32_1_inst_21/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/sigmoid_core_18_18_10_32_1_inst_21/b_list_6_reg[1]' (FD) to 'i_0/sigmoid_core_18_18_10_32_1_inst_21/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/sigmoid_core_18_18_10_32_1_inst_21/b_list_5_reg[1]' (FD) to 'i_0/sigmoid_core_18_18_10_32_1_inst_21/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/sigmoid_core_18_18_10_32_1_inst_21/b_list_4_reg[1]' (FD) to 'i_0/sigmoid_core_18_18_10_32_1_inst_21/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/sigmoid_core_18_18_10_32_1_inst_21/b_list_3_reg[1]' (FD) to 'i_0/sigmoid_core_18_18_10_32_1_inst_21/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/sigmoid_core_18_18_10_32_1_inst_21/b_list_2_reg[1]' (FD) to 'i_0/sigmoid_core_18_18_10_32_1_inst_21/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/sigmoid_core_18_18_10_32_1_inst_21/b_list_1_reg[1]' (FD) to 'i_0/sigmoid_core_18_18_10_32_1_inst_21/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/sigmoid_core_18_18_10_32_1_inst_21/b_list_0_reg[1]' (FD) to 'i_0/sigmoid_core_18_18_10_32_1_inst_21/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/sigmoid_core_18_18_10_32_1_inst_21/b_list_31_reg[2]' (FD) to 'i_0/sigmoid_core_18_18_10_32_1_inst_21/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/sigmoid_core_18_18_10_32_1_inst_21/b_list_30_reg[2]' (FD) to 'i_0/sigmoid_core_18_18_10_32_1_inst_21/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/sigmoid_core_18_18_10_32_1_inst_21/b_list_29_reg[2]' (FD) to 'i_0/sigmoid_core_18_18_10_32_1_inst_21/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/sigmoid_core_18_18_10_32_1_inst_21/b_list_28_reg[2]' (FD) to 'i_0/sigmoid_core_18_18_10_32_1_inst_21/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/sigmoid_core_18_18_10_32_1_inst_21/b_list_27_reg[2]' (FD) to 'i_0/sigmoid_core_18_18_10_32_1_inst_21/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/sigmoid_core_18_18_10_32_1_inst_21/b_list_26_reg[2]' (FD) to 'i_0/sigmoid_core_18_18_10_32_1_inst_21/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/sigmoid_core_18_18_10_32_1_inst_21/b_list_25_reg[2]' (FD) to 'i_0/sigmoid_core_18_18_10_32_1_inst_21/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/sigmoid_core_18_18_10_32_1_inst_21/b_list_24_reg[2]' (FD) to 'i_0/sigmoid_core_18_18_10_32_1_inst_21/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/sigmoid_core_18_18_10_32_1_inst_21/b_list_23_reg[2]' (FD) to 'i_0/sigmoid_core_18_18_10_32_1_inst_21/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/sigmoid_core_18_18_10_32_1_inst_21/b_list_22_reg[2]' (FD) to 'i_0/sigmoid_core_18_18_10_32_1_inst_21/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/sigmoid_core_18_18_10_32_1_inst_21/b_list_21_reg[2]' (FD) to 'i_0/sigmoid_core_18_18_10_32_1_inst_21/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/sigmoid_core_18_18_10_32_1_inst_21/b_list_20_reg[2]' (FD) to 'i_0/sigmoid_core_18_18_10_32_1_inst_21/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/sigmoid_core_18_18_10_32_1_inst_21/b_list_19_reg[2]' (FD) to 'i_0/sigmoid_core_18_18_10_32_1_inst_21/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/sigmoid_core_18_18_10_32_1_inst_21/b_list_18_reg[2]' (FD) to 'i_0/sigmoid_core_18_18_10_32_1_inst_21/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/sigmoid_core_18_18_10_32_1_inst_21/b_list_17_reg[2]' (FD) to 'i_0/sigmoid_core_18_18_10_32_1_inst_21/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/sigmoid_core_18_18_10_32_1_inst_21/b_list_16_reg[2]' (FD) to 'i_0/sigmoid_core_18_18_10_32_1_inst_21/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/sigmoid_core_18_18_10_32_1_inst_21/b_list_15_reg[2]' (FD) to 'i_0/sigmoid_core_18_18_10_32_1_inst_21/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/sigmoid_core_18_18_10_32_1_inst_21/b_list_14_reg[2]' (FD) to 'i_0/sigmoid_core_18_18_10_32_1_inst_21/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/sigmoid_core_18_18_10_32_1_inst_21/b_list_13_reg[2]' (FD) to 'i_0/sigmoid_core_18_18_10_32_1_inst_21/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/sigmoid_core_18_18_10_32_1_inst_21/b_list_12_reg[2]' (FD) to 'i_0/sigmoid_core_18_18_10_32_1_inst_21/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/sigmoid_core_18_18_10_32_1_inst_21/b_list_11_reg[2]' (FD) to 'i_0/sigmoid_core_18_18_10_32_1_inst_21/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/sigmoid_core_18_18_10_32_1_inst_21/b_list_10_reg[2]' (FD) to 'i_0/sigmoid_core_18_18_10_32_1_inst_21/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/sigmoid_core_18_18_10_32_1_inst_21/b_list_9_reg[2]' (FD) to 'i_0/sigmoid_core_18_18_10_32_1_inst_21/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/sigmoid_core_18_18_10_32_1_inst_21/b_list_8_reg[2]' (FD) to 'i_0/sigmoid_core_18_18_10_32_1_inst_21/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/sigmoid_core_18_18_10_32_1_inst_21/b_list_7_reg[2]' (FD) to 'i_0/sigmoid_core_18_18_10_32_1_inst_21/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/sigmoid_core_18_18_10_32_1_inst_21/b_list_6_reg[2]' (FD) to 'i_0/sigmoid_core_18_18_10_32_1_inst_21/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/sigmoid_core_18_18_10_32_1_inst_21/b_list_5_reg[2]' (FD) to 'i_0/sigmoid_core_18_18_10_32_1_inst_21/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/sigmoid_core_18_18_10_32_1_inst_21/b_list_4_reg[2]' (FD) to 'i_0/sigmoid_core_18_18_10_32_1_inst_21/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/sigmoid_core_18_18_10_32_1_inst_21/b_list_3_reg[2]' (FD) to 'i_0/sigmoid_core_18_18_10_32_1_inst_21/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/sigmoid_core_18_18_10_32_1_inst_21/b_list_2_reg[2]' (FD) to 'i_0/sigmoid_core_18_18_10_32_1_inst_21/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/sigmoid_core_18_18_10_32_1_inst_21/b_list_1_reg[2]' (FD) to 'i_0/sigmoid_core_18_18_10_32_1_inst_21/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/sigmoid_core_18_18_10_32_1_inst_21/b_list_0_reg[2]' (FD) to 'i_0/sigmoid_core_18_18_10_32_1_inst_21/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/sigmoid_core_18_18_10_32_1_inst_21/b_list_31_reg[3]' (FD) to 'i_0/sigmoid_core_18_18_10_32_1_inst_21/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/sigmoid_core_18_18_10_32_1_inst_21/b_list_30_reg[3]' (FD) to 'i_0/sigmoid_core_18_18_10_32_1_inst_21/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/sigmoid_core_18_18_10_32_1_inst_21/b_list_29_reg[3]' (FD) to 'i_0/sigmoid_core_18_18_10_32_1_inst_21/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/sigmoid_core_18_18_10_32_1_inst_21/b_list_28_reg[3]' (FD) to 'i_0/sigmoid_core_18_18_10_32_1_inst_21/k_list_29_reg[12]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sigmoid_core_18_18_10_32_1_inst_21/\k_list_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_core_18_18_10_32_1_inst_21/\k_list_16_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sigmoid_core_18_18_10_32_1_inst_22/\k_list_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_core_18_18_10_32_1_inst_22/\k_list_16_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sigmoid_core_18_18_10_32_1_inst_23/\k_list_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_core_18_18_10_32_1_inst_23/\k_list_16_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sigmoid_core_18_18_10_32_1_inst_25/\k_list_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_core_18_18_10_32_1_inst_25/\k_list_16_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sigmoid_core_18_18_10_32_1_inst_26/\k_list_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_core_18_18_10_32_1_inst_26/\k_list_16_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sigmoid_core_18_18_10_32_1_inst_27/\k_list_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_core_18_18_10_32_1_inst_27/\k_list_16_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sigmoid_core_18_18_10_32_1_inst_28/\k_list_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_core_18_18_10_32_1_inst_28/\k_list_16_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sigmoid_core_18_18_10_32_1_inst_29/\k_list_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_core_18_18_10_32_1_inst_29/\k_list_16_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sigmoid_core_18_18_10_32_1_inst_30/\k_list_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_core_18_18_10_32_1_inst_30/\k_list_16_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sigmoid_core_18_18_10_32_1_inst_31/\k_list_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_core_18_18_10_32_1_inst_31/\k_list_16_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sigmoid_core_18_18_10_32_1_inst_16/b_list_31_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sigmoid_core_18_18_10_32_1_inst_16/b_list_30_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sigmoid_core_18_18_10_32_1_inst_16/b_list_29_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sigmoid_core_18_18_10_32_1_inst_16/b_list_28_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sigmoid_core_18_18_10_32_1_inst_16/b_list_27_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sigmoid_core_18_18_10_32_1_inst_16/b_list_26_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sigmoid_core_18_18_10_32_1_inst_16/b_list_25_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sigmoid_core_18_18_10_32_1_inst_16/b_list_24_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sigmoid_core_18_18_10_32_1_inst_16/b_list_23_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sigmoid_core_18_18_10_32_1_inst_16/b_list_22_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sigmoid_core_18_18_10_32_1_inst_16/b_list_21_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sigmoid_core_18_18_10_32_1_inst_16/b_list_20_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sigmoid_core_18_18_10_32_1_inst_16/b_list_19_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sigmoid_core_18_18_10_32_1_inst_16/b_list_18_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sigmoid_core_18_18_10_32_1_inst_16/b_list_17_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sigmoid_core_18_18_10_32_1_inst_16/b_list_16_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sigmoid_core_18_18_10_32_1_inst_16/b_list_15_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sigmoid_core_18_18_10_32_1_inst_16/b_list_14_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sigmoid_core_18_18_10_32_1_inst_16/b_list_13_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sigmoid_core_18_18_10_32_1_inst_16/b_list_12_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sigmoid_core_18_18_10_32_1_inst_16/b_list_11_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sigmoid_core_18_18_10_32_1_inst_16/b_list_10_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sigmoid_core_18_18_10_32_1_inst_16/b_list_9_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sigmoid_core_18_18_10_32_1_inst_16/b_list_8_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sigmoid_core_18_18_10_32_1_inst_16/b_list_7_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sigmoid_core_18_18_10_32_1_inst_16/b_list_6_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sigmoid_core_18_18_10_32_1_inst_16/b_list_5_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sigmoid_core_18_18_10_32_1_inst_16/b_list_4_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sigmoid_core_18_18_10_32_1_inst_16/b_list_3_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sigmoid_core_18_18_10_32_1_inst_16/b_list_2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sigmoid_core_18_18_10_32_1_inst_16/b_list_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sigmoid_core_18_18_10_32_1_inst_16/b_list_0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sigmoid_core_18_18_10_32_1_inst_16/b_list_31_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sigmoid_core_18_18_10_32_1_inst_16/b_list_30_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sigmoid_core_18_18_10_32_1_inst_16/b_list_29_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sigmoid_core_18_18_10_32_1_inst_16/b_list_28_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sigmoid_core_18_18_10_32_1_inst_16/b_list_27_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sigmoid_core_18_18_10_32_1_inst_16/b_list_26_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sigmoid_core_18_18_10_32_1_inst_16/b_list_25_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sigmoid_core_18_18_10_32_1_inst_16/b_list_24_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sigmoid_core_18_18_10_32_1_inst_16/b_list_23_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sigmoid_core_18_18_10_32_1_inst_16/b_list_22_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sigmoid_core_18_18_10_32_1_inst_16/b_list_21_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sigmoid_core_18_18_10_32_1_inst_16/b_list_20_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sigmoid_core_18_18_10_32_1_inst_16/b_list_19_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sigmoid_core_18_18_10_32_1_inst_16/b_list_18_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sigmoid_core_18_18_10_32_1_inst_16/b_list_17_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sigmoid_core_18_18_10_32_1_inst_16/b_list_16_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sigmoid_core_18_18_10_32_1_inst_16/b_list_15_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sigmoid_core_18_18_10_32_1_inst_16/b_list_14_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sigmoid_core_18_18_10_32_1_inst_16/b_list_13_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sigmoid_core_18_18_10_32_1_inst_16/b_list_12_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sigmoid_core_18_18_10_32_1_inst_16/b_list_11_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sigmoid_core_18_18_10_32_1_inst_16/b_list_10_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sigmoid_core_18_18_10_32_1_inst_16/b_list_9_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sigmoid_core_18_18_10_32_1_inst_16/b_list_8_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sigmoid_core_18_18_10_32_1_inst_16/b_list_7_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sigmoid_core_18_18_10_32_1_inst_16/b_list_6_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sigmoid_core_18_18_10_32_1_inst_16/b_list_5_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sigmoid_core_18_18_10_32_1_inst_16/b_list_4_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sigmoid_core_18_18_10_32_1_inst_16/b_list_3_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sigmoid_core_18_18_10_32_1_inst_16/b_list_2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sigmoid_core_18_18_10_32_1_inst_16/b_list_1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sigmoid_core_18_18_10_32_1_inst_16/b_list_0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sigmoid_core_18_18_10_32_1_inst_16/b_list_31_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sigmoid_core_18_18_10_32_1_inst_16/b_list_30_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sigmoid_core_18_18_10_32_1_inst_16/b_list_29_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sigmoid_core_18_18_10_32_1_inst_16/b_list_28_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sigmoid_core_18_18_10_32_1_inst_16/b_list_27_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sigmoid_core_18_18_10_32_1_inst_16/b_list_26_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sigmoid_core_18_18_10_32_1_inst_16/b_list_25_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sigmoid_core_18_18_10_32_1_inst_16/b_list_24_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sigmoid_core_18_18_10_32_1_inst_16/b_list_23_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sigmoid_core_18_18_10_32_1_inst_16/b_list_22_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sigmoid_core_18_18_10_32_1_inst_16/b_list_21_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sigmoid_core_18_18_10_32_1_inst_16/b_list_20_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sigmoid_core_18_18_10_32_1_inst_16/b_list_19_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sigmoid_core_18_18_10_32_1_inst_16/b_list_18_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sigmoid_core_18_18_10_32_1_inst_16/b_list_17_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sigmoid_core_18_18_10_32_1_inst_16/b_list_16_reg[2] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 1766.953 ; gain = 293.312 ; free physical = 240271 ; free virtual = 304827
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+---------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp_signed_mac_18_13_23_32 | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32 | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32 | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32 | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32 | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32 | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32 | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32 | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32 | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32 | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32 | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32 | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32 | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32 | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32 | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32 | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32 | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32 | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32 | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32 | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32 | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32 | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32 | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32 | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32 | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32 | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32 | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32 | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32 | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32 | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32 | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32 | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
+---------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------+------------+----------+
|      |RTL Partition                     |Replication |Instances |
+------+----------------------------------+------------+----------+
|1     |output_activation_18_10_32_1__GB0 |           1|      6857|
|2     |output_activation_18_10_32_1__GB1 |           1|      1753|
|3     |output_activation_18_10_32_1__GB2 |           1|      2195|
|4     |output_activation_18_10_32_1__GB3 |           1|      2634|
|5     |output_activation_18_10_32_1__GB4 |           1|      3083|
+------+----------------------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 1766.953 ; gain = 293.312 ; free physical = 240303 ; free virtual = 304859
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------+------------+----------+
|      |RTL Partition                     |Replication |Instances |
+------+----------------------------------+------------+----------+
|1     |output_activation_18_10_32_1__GB0 |           1|      6857|
|2     |output_activation_18_10_32_1__GB1 |           1|      1753|
|3     |output_activation_18_10_32_1__GB2 |           1|      2195|
|4     |output_activation_18_10_32_1__GB3 |           1|      2634|
|5     |output_activation_18_10_32_1__GB4 |           1|      3083|
+------+----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 1782.008 ; gain = 308.367 ; free physical = 240251 ; free virtual = 304807
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 1782.012 ; gain = 308.371 ; free physical = 240231 ; free virtual = 304787
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 1782.012 ; gain = 308.371 ; free physical = 240227 ; free virtual = 304783
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 1782.012 ; gain = 308.371 ; free physical = 240236 ; free virtual = 304793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 1782.012 ; gain = 308.371 ; free physical = 240234 ; free virtual = 304790
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 1782.012 ; gain = 308.371 ; free physical = 240226 ; free virtual = 304782
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 1782.012 ; gain = 308.371 ; free physical = 240240 ; free virtual = 304797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |   704|
|2     |DSP48E1 |    32|
|3     |LUT1    |   960|
|4     |LUT2    |  1090|
|5     |LUT3    |  1760|
|6     |LUT4    |    28|
|7     |LUT5    |    96|
|8     |LUT6    |   576|
|9     |FDRE    |  5098|
+------+--------+------+

Report Instance Areas: 
+------+-------------------------------------+-------------------------------+------+
|      |Instance                             |Module                         |Cells |
+------+-------------------------------------+-------------------------------+------+
|1     |top                                  |                               | 10344|
|2     |  elementwise_add_core_18_18_32_inst |elementwise_add_core_18_18_32  |  2466|
|3     |  sigmoid_core_18_18_10_32_1_inst_0  |sigmoid_core_18_18_10_32_1     |   255|
|4     |    abs_unit_18_inst                 |abs_unit_18_151                |    48|
|5     |    dsp_signed_mac_18_13_23_32_inst  |dsp_signed_mac_18_13_23_32_152 |    82|
|6     |    fp_rounding_unit_1_32_11_inst    |fp_rounding_unit_1_32_11_153   |    80|
|7     |    shift_register_unit_1_3_inst     |shift_register_unit_1_3_154    |     4|
|8     |  sigmoid_core_18_18_10_32_1_inst_1  |sigmoid_core_18_18_10_32_1_0   |   246|
|9     |    abs_unit_18_inst                 |abs_unit_18_147                |    47|
|10    |    dsp_signed_mac_18_13_23_32_inst  |dsp_signed_mac_18_13_23_32_148 |    79|
|11    |    fp_rounding_unit_1_32_11_inst    |fp_rounding_unit_1_32_11_149   |    78|
|12    |    shift_register_unit_1_3_inst     |shift_register_unit_1_3_150    |     4|
|13    |  sigmoid_core_18_18_10_32_1_inst_10 |sigmoid_core_18_18_10_32_1_1   |   246|
|14    |    abs_unit_18_inst                 |abs_unit_18_143                |    47|
|15    |    dsp_signed_mac_18_13_23_32_inst  |dsp_signed_mac_18_13_23_32_144 |    79|
|16    |    fp_rounding_unit_1_32_11_inst    |fp_rounding_unit_1_32_11_145   |    78|
|17    |    shift_register_unit_1_3_inst     |shift_register_unit_1_3_146    |     4|
|18    |  sigmoid_core_18_18_10_32_1_inst_11 |sigmoid_core_18_18_10_32_1_2   |   246|
|19    |    abs_unit_18_inst                 |abs_unit_18_139                |    47|
|20    |    dsp_signed_mac_18_13_23_32_inst  |dsp_signed_mac_18_13_23_32_140 |    79|
|21    |    fp_rounding_unit_1_32_11_inst    |fp_rounding_unit_1_32_11_141   |    78|
|22    |    shift_register_unit_1_3_inst     |shift_register_unit_1_3_142    |     4|
|23    |  sigmoid_core_18_18_10_32_1_inst_12 |sigmoid_core_18_18_10_32_1_3   |   246|
|24    |    abs_unit_18_inst                 |abs_unit_18_135                |    47|
|25    |    dsp_signed_mac_18_13_23_32_inst  |dsp_signed_mac_18_13_23_32_136 |    79|
|26    |    fp_rounding_unit_1_32_11_inst    |fp_rounding_unit_1_32_11_137   |    78|
|27    |    shift_register_unit_1_3_inst     |shift_register_unit_1_3_138    |     4|
|28    |  sigmoid_core_18_18_10_32_1_inst_13 |sigmoid_core_18_18_10_32_1_4   |   246|
|29    |    abs_unit_18_inst                 |abs_unit_18_131                |    47|
|30    |    dsp_signed_mac_18_13_23_32_inst  |dsp_signed_mac_18_13_23_32_132 |    79|
|31    |    fp_rounding_unit_1_32_11_inst    |fp_rounding_unit_1_32_11_133   |    78|
|32    |    shift_register_unit_1_3_inst     |shift_register_unit_1_3_134    |     4|
|33    |  sigmoid_core_18_18_10_32_1_inst_14 |sigmoid_core_18_18_10_32_1_5   |   246|
|34    |    abs_unit_18_inst                 |abs_unit_18_127                |    47|
|35    |    dsp_signed_mac_18_13_23_32_inst  |dsp_signed_mac_18_13_23_32_128 |    79|
|36    |    fp_rounding_unit_1_32_11_inst    |fp_rounding_unit_1_32_11_129   |    78|
|37    |    shift_register_unit_1_3_inst     |shift_register_unit_1_3_130    |     4|
|38    |  sigmoid_core_18_18_10_32_1_inst_15 |sigmoid_core_18_18_10_32_1_6   |   246|
|39    |    abs_unit_18_inst                 |abs_unit_18_123                |    47|
|40    |    dsp_signed_mac_18_13_23_32_inst  |dsp_signed_mac_18_13_23_32_124 |    79|
|41    |    fp_rounding_unit_1_32_11_inst    |fp_rounding_unit_1_32_11_125   |    78|
|42    |    shift_register_unit_1_3_inst     |shift_register_unit_1_3_126    |     4|
|43    |  sigmoid_core_18_18_10_32_1_inst_16 |sigmoid_core_18_18_10_32_1_7   |   246|
|44    |    abs_unit_18_inst                 |abs_unit_18_119                |    47|
|45    |    dsp_signed_mac_18_13_23_32_inst  |dsp_signed_mac_18_13_23_32_120 |    14|
|46    |    fp_rounding_unit_1_32_11_inst    |fp_rounding_unit_1_32_11_121   |    78|
|47    |    shift_register_unit_1_3_inst     |shift_register_unit_1_3_122    |     4|
|48    |  sigmoid_core_18_18_10_32_1_inst_17 |sigmoid_core_18_18_10_32_1_8   |   245|
|49    |    abs_unit_18_inst                 |abs_unit_18_115                |    47|
|50    |    dsp_signed_mac_18_13_23_32_inst  |dsp_signed_mac_18_13_23_32_116 |    14|
|51    |    fp_rounding_unit_1_32_11_inst    |fp_rounding_unit_1_32_11_117   |    78|
|52    |    shift_register_unit_1_3_inst     |shift_register_unit_1_3_118    |     4|
|53    |  sigmoid_core_18_18_10_32_1_inst_18 |sigmoid_core_18_18_10_32_1_9   |   246|
|54    |    abs_unit_18_inst                 |abs_unit_18_111                |    47|
|55    |    dsp_signed_mac_18_13_23_32_inst  |dsp_signed_mac_18_13_23_32_112 |    79|
|56    |    fp_rounding_unit_1_32_11_inst    |fp_rounding_unit_1_32_11_113   |    78|
|57    |    shift_register_unit_1_3_inst     |shift_register_unit_1_3_114    |     4|
|58    |  sigmoid_core_18_18_10_32_1_inst_19 |sigmoid_core_18_18_10_32_1_10  |   245|
|59    |    abs_unit_18_inst                 |abs_unit_18_107                |    47|
|60    |    dsp_signed_mac_18_13_23_32_inst  |dsp_signed_mac_18_13_23_32_108 |    14|
|61    |    fp_rounding_unit_1_32_11_inst    |fp_rounding_unit_1_32_11_109   |    78|
|62    |    shift_register_unit_1_3_inst     |shift_register_unit_1_3_110    |     4|
|63    |  sigmoid_core_18_18_10_32_1_inst_2  |sigmoid_core_18_18_10_32_1_11  |   246|
|64    |    abs_unit_18_inst                 |abs_unit_18_103                |    47|
|65    |    dsp_signed_mac_18_13_23_32_inst  |dsp_signed_mac_18_13_23_32_104 |    79|
|66    |    fp_rounding_unit_1_32_11_inst    |fp_rounding_unit_1_32_11_105   |    78|
|67    |    shift_register_unit_1_3_inst     |shift_register_unit_1_3_106    |     4|
|68    |  sigmoid_core_18_18_10_32_1_inst_20 |sigmoid_core_18_18_10_32_1_12  |   245|
|69    |    abs_unit_18_inst                 |abs_unit_18_99                 |    47|
|70    |    dsp_signed_mac_18_13_23_32_inst  |dsp_signed_mac_18_13_23_32_100 |    14|
|71    |    fp_rounding_unit_1_32_11_inst    |fp_rounding_unit_1_32_11_101   |    78|
|72    |    shift_register_unit_1_3_inst     |shift_register_unit_1_3_102    |     4|
|73    |  sigmoid_core_18_18_10_32_1_inst_21 |sigmoid_core_18_18_10_32_1_13  |   246|
|74    |    abs_unit_18_inst                 |abs_unit_18_95                 |    47|
|75    |    dsp_signed_mac_18_13_23_32_inst  |dsp_signed_mac_18_13_23_32_96  |    79|
|76    |    fp_rounding_unit_1_32_11_inst    |fp_rounding_unit_1_32_11_97    |    78|
|77    |    shift_register_unit_1_3_inst     |shift_register_unit_1_3_98     |     4|
|78    |  sigmoid_core_18_18_10_32_1_inst_22 |sigmoid_core_18_18_10_32_1_14  |   246|
|79    |    abs_unit_18_inst                 |abs_unit_18_91                 |    47|
|80    |    dsp_signed_mac_18_13_23_32_inst  |dsp_signed_mac_18_13_23_32_92  |    79|
|81    |    fp_rounding_unit_1_32_11_inst    |fp_rounding_unit_1_32_11_93    |    78|
|82    |    shift_register_unit_1_3_inst     |shift_register_unit_1_3_94     |     4|
|83    |  sigmoid_core_18_18_10_32_1_inst_23 |sigmoid_core_18_18_10_32_1_15  |   246|
|84    |    abs_unit_18_inst                 |abs_unit_18_87                 |    47|
|85    |    dsp_signed_mac_18_13_23_32_inst  |dsp_signed_mac_18_13_23_32_88  |    79|
|86    |    fp_rounding_unit_1_32_11_inst    |fp_rounding_unit_1_32_11_89    |    78|
|87    |    shift_register_unit_1_3_inst     |shift_register_unit_1_3_90     |     4|
|88    |  sigmoid_core_18_18_10_32_1_inst_24 |sigmoid_core_18_18_10_32_1_16  |   246|
|89    |    abs_unit_18_inst                 |abs_unit_18_83                 |    47|
|90    |    dsp_signed_mac_18_13_23_32_inst  |dsp_signed_mac_18_13_23_32_84  |    79|
|91    |    fp_rounding_unit_1_32_11_inst    |fp_rounding_unit_1_32_11_85    |    78|
|92    |    shift_register_unit_1_3_inst     |shift_register_unit_1_3_86     |     4|
|93    |  sigmoid_core_18_18_10_32_1_inst_25 |sigmoid_core_18_18_10_32_1_17  |   246|
|94    |    abs_unit_18_inst                 |abs_unit_18_79                 |    47|
|95    |    dsp_signed_mac_18_13_23_32_inst  |dsp_signed_mac_18_13_23_32_80  |    79|
|96    |    fp_rounding_unit_1_32_11_inst    |fp_rounding_unit_1_32_11_81    |    78|
|97    |    shift_register_unit_1_3_inst     |shift_register_unit_1_3_82     |     4|
|98    |  sigmoid_core_18_18_10_32_1_inst_26 |sigmoid_core_18_18_10_32_1_18  |   246|
|99    |    abs_unit_18_inst                 |abs_unit_18_75                 |    47|
|100   |    dsp_signed_mac_18_13_23_32_inst  |dsp_signed_mac_18_13_23_32_76  |    79|
|101   |    fp_rounding_unit_1_32_11_inst    |fp_rounding_unit_1_32_11_77    |    78|
|102   |    shift_register_unit_1_3_inst     |shift_register_unit_1_3_78     |     4|
|103   |  sigmoid_core_18_18_10_32_1_inst_27 |sigmoid_core_18_18_10_32_1_19  |   246|
|104   |    abs_unit_18_inst                 |abs_unit_18_71                 |    47|
|105   |    dsp_signed_mac_18_13_23_32_inst  |dsp_signed_mac_18_13_23_32_72  |    79|
|106   |    fp_rounding_unit_1_32_11_inst    |fp_rounding_unit_1_32_11_73    |    78|
|107   |    shift_register_unit_1_3_inst     |shift_register_unit_1_3_74     |     4|
|108   |  sigmoid_core_18_18_10_32_1_inst_28 |sigmoid_core_18_18_10_32_1_20  |   246|
|109   |    abs_unit_18_inst                 |abs_unit_18_67                 |    47|
|110   |    dsp_signed_mac_18_13_23_32_inst  |dsp_signed_mac_18_13_23_32_68  |    79|
|111   |    fp_rounding_unit_1_32_11_inst    |fp_rounding_unit_1_32_11_69    |    78|
|112   |    shift_register_unit_1_3_inst     |shift_register_unit_1_3_70     |     4|
|113   |  sigmoid_core_18_18_10_32_1_inst_29 |sigmoid_core_18_18_10_32_1_21  |   246|
|114   |    abs_unit_18_inst                 |abs_unit_18_63                 |    47|
|115   |    dsp_signed_mac_18_13_23_32_inst  |dsp_signed_mac_18_13_23_32_64  |    79|
|116   |    fp_rounding_unit_1_32_11_inst    |fp_rounding_unit_1_32_11_65    |    78|
|117   |    shift_register_unit_1_3_inst     |shift_register_unit_1_3_66     |     4|
|118   |  sigmoid_core_18_18_10_32_1_inst_3  |sigmoid_core_18_18_10_32_1_22  |   246|
|119   |    abs_unit_18_inst                 |abs_unit_18_59                 |    47|
|120   |    dsp_signed_mac_18_13_23_32_inst  |dsp_signed_mac_18_13_23_32_60  |    79|
|121   |    fp_rounding_unit_1_32_11_inst    |fp_rounding_unit_1_32_11_61    |    78|
|122   |    shift_register_unit_1_3_inst     |shift_register_unit_1_3_62     |     4|
|123   |  sigmoid_core_18_18_10_32_1_inst_30 |sigmoid_core_18_18_10_32_1_23  |   246|
|124   |    abs_unit_18_inst                 |abs_unit_18_55                 |    47|
|125   |    dsp_signed_mac_18_13_23_32_inst  |dsp_signed_mac_18_13_23_32_56  |    79|
|126   |    fp_rounding_unit_1_32_11_inst    |fp_rounding_unit_1_32_11_57    |    78|
|127   |    shift_register_unit_1_3_inst     |shift_register_unit_1_3_58     |     4|
|128   |  sigmoid_core_18_18_10_32_1_inst_31 |sigmoid_core_18_18_10_32_1_24  |   246|
|129   |    abs_unit_18_inst                 |abs_unit_18_51                 |    47|
|130   |    dsp_signed_mac_18_13_23_32_inst  |dsp_signed_mac_18_13_23_32_52  |    79|
|131   |    fp_rounding_unit_1_32_11_inst    |fp_rounding_unit_1_32_11_53    |    78|
|132   |    shift_register_unit_1_3_inst     |shift_register_unit_1_3_54     |     4|
|133   |  sigmoid_core_18_18_10_32_1_inst_4  |sigmoid_core_18_18_10_32_1_25  |   246|
|134   |    abs_unit_18_inst                 |abs_unit_18_47                 |    47|
|135   |    dsp_signed_mac_18_13_23_32_inst  |dsp_signed_mac_18_13_23_32_48  |    79|
|136   |    fp_rounding_unit_1_32_11_inst    |fp_rounding_unit_1_32_11_49    |    78|
|137   |    shift_register_unit_1_3_inst     |shift_register_unit_1_3_50     |     4|
|138   |  sigmoid_core_18_18_10_32_1_inst_5  |sigmoid_core_18_18_10_32_1_26  |   246|
|139   |    abs_unit_18_inst                 |abs_unit_18_43                 |    47|
|140   |    dsp_signed_mac_18_13_23_32_inst  |dsp_signed_mac_18_13_23_32_44  |    79|
|141   |    fp_rounding_unit_1_32_11_inst    |fp_rounding_unit_1_32_11_45    |    78|
|142   |    shift_register_unit_1_3_inst     |shift_register_unit_1_3_46     |     4|
|143   |  sigmoid_core_18_18_10_32_1_inst_6  |sigmoid_core_18_18_10_32_1_27  |   246|
|144   |    abs_unit_18_inst                 |abs_unit_18_39                 |    47|
|145   |    dsp_signed_mac_18_13_23_32_inst  |dsp_signed_mac_18_13_23_32_40  |    79|
|146   |    fp_rounding_unit_1_32_11_inst    |fp_rounding_unit_1_32_11_41    |    78|
|147   |    shift_register_unit_1_3_inst     |shift_register_unit_1_3_42     |     4|
|148   |  sigmoid_core_18_18_10_32_1_inst_7  |sigmoid_core_18_18_10_32_1_28  |   246|
|149   |    abs_unit_18_inst                 |abs_unit_18_35                 |    47|
|150   |    dsp_signed_mac_18_13_23_32_inst  |dsp_signed_mac_18_13_23_32_36  |    79|
|151   |    fp_rounding_unit_1_32_11_inst    |fp_rounding_unit_1_32_11_37    |    78|
|152   |    shift_register_unit_1_3_inst     |shift_register_unit_1_3_38     |     4|
|153   |  sigmoid_core_18_18_10_32_1_inst_8  |sigmoid_core_18_18_10_32_1_29  |   246|
|154   |    abs_unit_18_inst                 |abs_unit_18_31                 |    47|
|155   |    dsp_signed_mac_18_13_23_32_inst  |dsp_signed_mac_18_13_23_32_32  |    79|
|156   |    fp_rounding_unit_1_32_11_inst    |fp_rounding_unit_1_32_11_33    |    78|
|157   |    shift_register_unit_1_3_inst     |shift_register_unit_1_3_34     |     4|
|158   |  sigmoid_core_18_18_10_32_1_inst_9  |sigmoid_core_18_18_10_32_1_30  |   246|
|159   |    abs_unit_18_inst                 |abs_unit_18                    |    47|
|160   |    dsp_signed_mac_18_13_23_32_inst  |dsp_signed_mac_18_13_23_32     |    79|
|161   |    fp_rounding_unit_1_32_11_inst    |fp_rounding_unit_1_32_11       |    78|
|162   |    shift_register_unit_1_3_inst     |shift_register_unit_1_3        |     4|
+------+-------------------------------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 1782.012 ; gain = 308.371 ; free physical = 240240 ; free virtual = 304797
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 1782.012 ; gain = 308.371 ; free physical = 240240 ; free virtual = 304797
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 1782.016 ; gain = 308.371 ; free physical = 240248 ; free virtual = 304804
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 736 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1890.184 ; gain = 0.000 ; free physical = 240141 ; free virtual = 304697
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
229 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 1890.184 ; gain = 416.641 ; free physical = 240195 ; free virtual = 304752
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2440.836 ; gain = 550.652 ; free physical = 239471 ; free virtual = 304027
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2440.836 ; gain = 0.000 ; free physical = 239466 ; free virtual = 304023
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2464.848 ; gain = 0.000 ; free physical = 239449 ; free virtual = 304016
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/output_activation_18_10_32_1/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/output_activation_18_10_32_1/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2588.125 ; gain = 0.004 ; free physical = 239143 ; free virtual = 303747

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 4eed3788

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2588.125 ; gain = 0.000 ; free physical = 239143 ; free virtual = 303747

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 159e4a9fc

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2588.125 ; gain = 0.000 ; free physical = 239131 ; free virtual = 303737
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 32 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 159e4a9fc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2588.125 ; gain = 0.000 ; free physical = 239129 ; free virtual = 303737
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: cfe3928d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.97 . Memory (MB): peak = 2588.125 ; gain = 0.000 ; free physical = 239116 ; free virtual = 303684
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: cfe3928d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2588.125 ; gain = 0.000 ; free physical = 239096 ; free virtual = 303664
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1063b9939

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2588.125 ; gain = 0.000 ; free physical = 239095 ; free virtual = 303663
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1063b9939

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2588.125 ; gain = 0.000 ; free physical = 239091 ; free virtual = 303659
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              32  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2588.125 ; gain = 0.000 ; free physical = 239090 ; free virtual = 303657
Ending Logic Optimization Task | Checksum: 1063b9939

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2588.125 ; gain = 0.000 ; free physical = 239089 ; free virtual = 303657

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1063b9939

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2588.125 ; gain = 0.000 ; free physical = 239088 ; free virtual = 303656

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1063b9939

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2588.125 ; gain = 0.000 ; free physical = 239088 ; free virtual = 303656

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2588.125 ; gain = 0.000 ; free physical = 239088 ; free virtual = 303656
Ending Netlist Obfuscation Task | Checksum: 1063b9939

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2588.125 ; gain = 0.000 ; free physical = 239087 ; free virtual = 303655
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2588.125 ; gain = 0.004 ; free physical = 239087 ; free virtual = 303655
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 1063b9939
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module output_activation_18_10_32_1 ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2620.121 ; gain = 0.000 ; free physical = 238981 ; free virtual = 303549
INFO: [Pwropt 34-9] Applying IDT optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=6.411 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2640.117 ; gain = 19.996 ; free physical = 238978 ; free virtual = 303546
IDT: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2736.160 ; gain = 116.039 ; free physical = 238990 ; free virtual = 303558
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2846.312 ; gain = 110.152 ; free physical = 239045 ; free virtual = 303613
Power optimization passes: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2846.312 ; gain = 226.191 ; free physical = 239045 ; free virtual = 303613

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2846.312 ; gain = 0.000 ; free physical = 239107 ; free virtual = 303675


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design output_activation_18_10_32_1 ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 5098
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 1063b9939

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2846.312 ; gain = 0.000 ; free physical = 239104 ; free virtual = 303672
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 1063b9939
Power optimization: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2846.312 ; gain = 258.188 ; free physical = 239108 ; free virtual = 303676
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 23799136 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1063b9939

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2846.312 ; gain = 0.000 ; free physical = 239076 ; free virtual = 303644
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 1063b9939

Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2846.312 ; gain = 0.000 ; free physical = 239084 ; free virtual = 303652
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 1063b9939

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2846.312 ; gain = 0.000 ; free physical = 239077 ; free virtual = 303645
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 1063b9939

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2846.312 ; gain = 0.000 ; free physical = 239144 ; free virtual = 303712
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1063b9939

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2846.312 ; gain = 0.000 ; free physical = 239144 ; free virtual = 303712

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2846.312 ; gain = 0.000 ; free physical = 239144 ; free virtual = 303712
Ending Netlist Obfuscation Task | Checksum: 1063b9939

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2846.312 ; gain = 0.000 ; free physical = 239144 ; free virtual = 303712
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2846.312 ; gain = 0.000 ; free physical = 239099 ; free virtual = 303668
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 9db8651a

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2846.312 ; gain = 0.000 ; free physical = 239099 ; free virtual = 303668
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2846.312 ; gain = 0.000 ; free physical = 239091 ; free virtual = 303659

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 50aa2bdc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2846.312 ; gain = 0.000 ; free physical = 239088 ; free virtual = 303657

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 10f2b26f2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2846.312 ; gain = 0.000 ; free physical = 239066 ; free virtual = 303634

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 10f2b26f2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2846.312 ; gain = 0.000 ; free physical = 239081 ; free virtual = 303649
Phase 1 Placer Initialization | Checksum: 10f2b26f2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2846.312 ; gain = 0.000 ; free physical = 239078 ; free virtual = 303646

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 9444cf10

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2846.312 ; gain = 0.000 ; free physical = 239068 ; free virtual = 303636

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2846.312 ; gain = 0.000 ; free physical = 240405 ; free virtual = 304958

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 133fa0d64

Time (s): cpu = 00:00:21 ; elapsed = 00:00:08 . Memory (MB): peak = 2846.312 ; gain = 0.000 ; free physical = 240405 ; free virtual = 304958
Phase 2 Global Placement | Checksum: 15461f94b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 2846.312 ; gain = 0.000 ; free physical = 240408 ; free virtual = 304961

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 15461f94b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 2846.312 ; gain = 0.000 ; free physical = 240407 ; free virtual = 304961

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 14ec04af6

Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 2846.312 ; gain = 0.000 ; free physical = 241460 ; free virtual = 306014

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18ed1e75b

Time (s): cpu = 00:00:24 ; elapsed = 00:00:09 . Memory (MB): peak = 2846.312 ; gain = 0.000 ; free physical = 242226 ; free virtual = 306780

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1f02414c2

Time (s): cpu = 00:00:24 ; elapsed = 00:00:10 . Memory (MB): peak = 2846.312 ; gain = 0.000 ; free physical = 242814 ; free virtual = 307368

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 131d7ee6c

Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 2846.312 ; gain = 0.000 ; free physical = 242972 ; free virtual = 307526

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: f9929b66

Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 2846.312 ; gain = 0.000 ; free physical = 242878 ; free virtual = 307433

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1c8c24f47

Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 2846.312 ; gain = 0.000 ; free physical = 242876 ; free virtual = 307430
Phase 3 Detail Placement | Checksum: 1c8c24f47

Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 2846.312 ; gain = 0.000 ; free physical = 242862 ; free virtual = 307417

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1234d2b17

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1234d2b17

Time (s): cpu = 00:00:28 ; elapsed = 00:00:12 . Memory (MB): peak = 2846.312 ; gain = 0.000 ; free physical = 242905 ; free virtual = 307440
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.907. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 128760b38

Time (s): cpu = 00:00:28 ; elapsed = 00:00:12 . Memory (MB): peak = 2846.312 ; gain = 0.000 ; free physical = 242903 ; free virtual = 307438
Phase 4.1 Post Commit Optimization | Checksum: 128760b38

Time (s): cpu = 00:00:28 ; elapsed = 00:00:12 . Memory (MB): peak = 2846.312 ; gain = 0.000 ; free physical = 242903 ; free virtual = 307438

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 128760b38

Time (s): cpu = 00:00:29 ; elapsed = 00:00:12 . Memory (MB): peak = 2846.312 ; gain = 0.000 ; free physical = 242903 ; free virtual = 307438

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 128760b38

Time (s): cpu = 00:00:29 ; elapsed = 00:00:12 . Memory (MB): peak = 2846.312 ; gain = 0.000 ; free physical = 242903 ; free virtual = 307438

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2846.312 ; gain = 0.000 ; free physical = 242903 ; free virtual = 307438
Phase 4.4 Final Placement Cleanup | Checksum: 13cecd7b0

Time (s): cpu = 00:00:29 ; elapsed = 00:00:12 . Memory (MB): peak = 2846.312 ; gain = 0.000 ; free physical = 242903 ; free virtual = 307437
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 13cecd7b0

Time (s): cpu = 00:00:29 ; elapsed = 00:00:12 . Memory (MB): peak = 2846.312 ; gain = 0.000 ; free physical = 242899 ; free virtual = 307435
Ending Placer Task | Checksum: e44aefec

Time (s): cpu = 00:00:29 ; elapsed = 00:00:12 . Memory (MB): peak = 2846.312 ; gain = 0.000 ; free physical = 242914 ; free virtual = 307451
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:17 . Memory (MB): peak = 2846.312 ; gain = 0.000 ; free physical = 242913 ; free virtual = 307452
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2846.312 ; gain = 0.000 ; free physical = 242875 ; free virtual = 307413
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2846.312 ; gain = 0.000 ; free physical = 242882 ; free virtual = 307394
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2846.312 ; gain = 0.000 ; free physical = 242751 ; free virtual = 307272
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/output_activation_18_10_32_1/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 7f29f798 ConstDB: 0 ShapeSum: 6520f854 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "i_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "reset" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "reset". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bias_15[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bias_15[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bias_15[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bias_15[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bias_15[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bias_15[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bias_15[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bias_15[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stage1_result_15[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stage1_result_15[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stage1_result_15[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stage1_result_15[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stage1_result_15[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stage1_result_15[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stage1_result_15[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stage1_result_15[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bias_15[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bias_15[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bias_15[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bias_15[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bias_15[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bias_15[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bias_15[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bias_15[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stage1_result_15[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stage1_result_15[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stage1_result_15[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stage1_result_15[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bias_15[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bias_15[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bias_15[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bias_15[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stage1_result_12[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stage1_result_12[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stage1_result_12[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stage1_result_12[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stage1_result_12[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stage1_result_12[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bias_12[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bias_12[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bias_12[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bias_12[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bias_12[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bias_12[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bias_12[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bias_12[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bias_12[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bias_12[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stage1_result_12[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stage1_result_12[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stage1_result_12[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stage1_result_12[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stage1_result_12[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stage1_result_12[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stage1_result_12[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stage1_result_12[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bias_12[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bias_12[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bias_12[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bias_12[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bias_12[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bias_12[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bias_12[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bias_12[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stage1_result_12[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stage1_result_12[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stage1_result_12[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stage1_result_12[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bias_12[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bias_12[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bias_12[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bias_12[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bias_31[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bias_31[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bias_31[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bias_31[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bias_31[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bias_31[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bias_31[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bias_31[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stage1_result_31[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stage1_result_31[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stage1_result_31[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stage1_result_31[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stage1_result_31[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stage1_result_31[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stage1_result_31[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stage1_result_31[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bias_31[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bias_31[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bias_31[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bias_31[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bias_31[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bias_31[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bias_31[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bias_31[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stage1_result_31[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stage1_result_31[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stage1_result_31[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stage1_result_31[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stage1_result_31[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stage1_result_31[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stage1_result_31[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stage1_result_31[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bias_31[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bias_31[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bias_31[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bias_31[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bias_31[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bias_31[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bias_31[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bias_31[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stage1_result_31[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stage1_result_31[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stage1_result_31[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stage1_result_31[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bias_31[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bias_31[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bias_31[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bias_31[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stage1_result_0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stage1_result_0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stage1_result_0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stage1_result_0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stage1_result_0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stage1_result_0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stage1_result_0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stage1_result_0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bias_0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bias_0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bias_0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bias_0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bias_0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bias_0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bias_0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bias_0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stage1_result_0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stage1_result_0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stage1_result_0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stage1_result_0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stage1_result_0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stage1_result_0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stage1_result_0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stage1_result_0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bias_0[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bias_0[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bias_0[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bias_0[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bias_0[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bias_0[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bias_0[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bias_0[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stage1_result_0[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stage1_result_0[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stage1_result_0[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stage1_result_0[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stage1_result_0[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stage1_result_0[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stage1_result_0[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stage1_result_0[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bias_0[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bias_0[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bias_0[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bias_0[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bias_0[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bias_0[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bias_0[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bias_0[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stage1_result_0[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stage1_result_0[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stage1_result_0[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stage1_result_0[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bias_0[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bias_0[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bias_0[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bias_0[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bias_15[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bias_15[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bias_15[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bias_15[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bias_15[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bias_15[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bias_15[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bias_15[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stage1_result_15[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stage1_result_15[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stage1_result_15[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stage1_result_15[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stage1_result_15[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stage1_result_15[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stage1_result_15[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stage1_result_15[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stage1_result_21[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stage1_result_21[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bias_21[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bias_21[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: f207bc55

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2846.312 ; gain = 0.000 ; free physical = 241380 ; free virtual = 305896
Post Restoration Checksum: NetGraph: 817dca6 NumContArr: e9efdfaf Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: f207bc55

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2846.312 ; gain = 0.000 ; free physical = 241414 ; free virtual = 305930

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: f207bc55

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2846.312 ; gain = 0.000 ; free physical = 241382 ; free virtual = 305898

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: f207bc55

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2846.312 ; gain = 0.000 ; free physical = 241381 ; free virtual = 305897
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2cea312ac

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2846.312 ; gain = 0.000 ; free physical = 241310 ; free virtual = 305826
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.929  | TNS=0.000  | WHS=0.068  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 2ee58fe05

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2846.312 ; gain = 0.000 ; free physical = 241290 ; free virtual = 305806

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1680f7992

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 2846.312 ; gain = 0.000 ; free physical = 241298 ; free virtual = 305814

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 346
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.601  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1590b91fb

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 2846.312 ; gain = 0.000 ; free physical = 242489 ; free virtual = 307002
Phase 4 Rip-up And Reroute | Checksum: 1590b91fb

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 2846.312 ; gain = 0.000 ; free physical = 242495 ; free virtual = 307008

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1590b91fb

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 2846.312 ; gain = 0.000 ; free physical = 242501 ; free virtual = 307014

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1590b91fb

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 2846.312 ; gain = 0.000 ; free physical = 242499 ; free virtual = 307012
Phase 5 Delay and Skew Optimization | Checksum: 1590b91fb

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 2846.312 ; gain = 0.000 ; free physical = 242497 ; free virtual = 307010

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: c4557f0e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 2846.312 ; gain = 0.000 ; free physical = 242482 ; free virtual = 306995
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.601  | TNS=0.000  | WHS=0.095  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: c4557f0e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 2846.312 ; gain = 0.000 ; free physical = 242493 ; free virtual = 307006
Phase 6 Post Hold Fix | Checksum: c4557f0e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 2846.312 ; gain = 0.000 ; free physical = 242492 ; free virtual = 307005

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.458631 %
  Global Horizontal Routing Utilization  = 0.894861 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 15573f56b

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 2846.312 ; gain = 0.000 ; free physical = 242482 ; free virtual = 306995

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 15573f56b

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 2846.312 ; gain = 0.000 ; free physical = 242479 ; free virtual = 306992

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 11df21336

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 2846.312 ; gain = 0.000 ; free physical = 242433 ; free virtual = 306946

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.601  | TNS=0.000  | WHS=0.095  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 11df21336

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 2846.312 ; gain = 0.000 ; free physical = 242397 ; free virtual = 306910
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 2846.312 ; gain = 0.000 ; free physical = 242424 ; free virtual = 306937

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 2846.312 ; gain = 0.000 ; free physical = 242423 ; free virtual = 306936
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2846.312 ; gain = 0.000 ; free physical = 242421 ; free virtual = 306934
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2846.312 ; gain = 0.000 ; free physical = 242485 ; free virtual = 307002
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2846.312 ; gain = 0.000 ; free physical = 242433 ; free virtual = 306959
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/output_activation_18_10_32_1/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/output_activation_18_10_32_1/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/output_activation_18_10_32_1/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/output_activation_18_10_32_1/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2942.395 ; gain = 0.000 ; free physical = 241524 ; free virtual = 306078
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 00:22:17 2022...
