V 000036 55 318 1639835796053 gates
(_unit VHDL(gates 0 4)
	(_version ve4)
	(_time 1639835796054 2021.12.18 15:56:36)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 5c58595f0e0a0c4a5b5a4f060a5a5d5b585a595b5f)
	(_object
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 547           1639843843904 simple
(_unit VHDL(not1 0 38(simple 0 42))
	(_version ve4)
	(_time 1639843843905 2021.12.18 18:10:43)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 4f1c4c4d4f191f5c4e180a1548484b4c4e491a4919)
	(_ent
		(_time 1639843843902)
	)
	(_object
		(_port(_int x -1 0 39(_ent(_in))))
		(_port(_int y -1 0 39(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 590           1639843843910 simple
(_unit VHDL(and2 0 50(simple 0 54))
	(_version ve4)
	(_time 1639843843911 2021.12.18 18:10:43)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 4f1c184d4c181f5c4d185e154b494b4c4d494e491a)
	(_ent
		(_time 1639843843908)
	)
	(_object
		(_port(_int x0 -1 0 51(_ent(_in))))
		(_port(_int x1 -1 0 51(_ent(_in))))
		(_port(_int y -1 0 51(_ent(_out))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 589           1639843843916 simple
(_unit VHDL(or2 0 62(simple 0 66))
	(_version ve4)
	(_time 1639843843917 2021.12.18 18:10:43)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 4f1c4f4c1b1d195919195d101c4919484d4c4d4919)
	(_ent
		(_time 1639843843914)
	)
	(_object
		(_port(_int x0 -1 0 63(_ent(_in))))
		(_port(_int x1 -1 0 63(_ent(_in))))
		(_port(_int y -1 0 63(_ent(_out))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 591           1639843843922 simple
(_unit VHDL(nand2 0 74(simple 0 78))
	(_version ve4)
	(_time 1639843843923 2021.12.18 18:10:43)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 4f1c4c4d18184e594b1d5d154b494e491a494b4c4d)
	(_ent
		(_time 1639843843920)
	)
	(_object
		(_port(_int x0 -1 0 75(_ent(_in))))
		(_port(_int x1 -1 0 75(_ent(_in))))
		(_port(_int y -1 0 75(_ent(_out))))
		(_prcs
			(line__80(_arch 0 0 80(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 590           1639843843928 simple
(_unit VHDL(nor2 0 86(simple 0 90))
	(_version ve4)
	(_time 1639843843929 2021.12.18 18:10:43)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 4f1c4c4d4f19195c4d180a1548484d4c4d491a4919)
	(_ent
		(_time 1639843843926)
	)
	(_object
		(_port(_int x0 -1 0 87(_ent(_in))))
		(_port(_int x1 -1 0 87(_ent(_in))))
		(_port(_int y -1 0 87(_ent(_out))))
		(_prcs
			(line__92(_arch 0 0 92(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 594           1639843843934 simple
(_unit VHDL(xnor2 0 98(simple 0 102))
	(_version ve4)
	(_time 1639843843935 2021.12.18 18:10:43)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 5f0d015c5c085d485d0d4d0406590a5909585d5c5d)
	(_ent
		(_time 1639843843932)
	)
	(_object
		(_port(_int x0 -1 0 99(_ent(_in))))
		(_port(_int x1 -1 0 99(_ent(_in))))
		(_port(_int y -1 0 99(_ent(_out))))
		(_prcs
			(line__104(_arch 0 0 104(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 597           1639843843940 simple
(_unit VHDL(xor2 0 110(simple 0 114))
	(_version ve4)
	(_time 1639843843941 2021.12.18 18:10:43)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 5f0d015c5f09094c5d09470558585d5c5d58575909)
	(_ent
		(_time 1639843843938)
	)
	(_object
		(_port(_int x0 -1 0 111(_ent(_in))))
		(_port(_int x1 -1 0 111(_ent(_in))))
		(_port(_int y -1 0 111(_ent(_out))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 547           1639843871513 simple
(_unit VHDL(not1 0 38(simple 0 42))
	(_version ve4)
	(_time 1639843871514 2021.12.18 18:11:11)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 282b2f2c767e783b297f6d722f2f2c2b292e7d2e7e)
	(_ent
		(_time 1639843843901)
	)
	(_object
		(_port(_int x -1 0 39(_ent(_in))))
		(_port(_int y -1 0 39(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 590           1639843871519 simple
(_unit VHDL(and2 0 50(simple 0 54))
	(_version ve4)
	(_time 1639843871520 2021.12.18 18:11:11)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 282b7b2c757f783b2a7f39722c2e2c2b2a2e292e7d)
	(_ent
		(_time 1639843843907)
	)
	(_object
		(_port(_int x0 -1 0 51(_ent(_in))))
		(_port(_int x1 -1 0 51(_ent(_in))))
		(_port(_int y -1 0 51(_ent(_out))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 589           1639843871525 simple
(_unit VHDL(or2 0 62(simple 0 66))
	(_version ve4)
	(_time 1639843871526 2021.12.18 18:11:11)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 282b2c2d227a7e3e7e7e3a777b2e7e2f2a2b2a2e7e)
	(_ent
		(_time 1639843843913)
	)
	(_object
		(_port(_int x0 -1 0 63(_ent(_in))))
		(_port(_int x1 -1 0 63(_ent(_in))))
		(_port(_int y -1 0 63(_ent(_out))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 591           1639843871531 simple
(_unit VHDL(nand2 0 74(simple 0 78))
	(_version ve4)
	(_time 1639843871532 2021.12.18 18:11:11)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 282b2f2c217f293e2c7a3a722c2e292e7d2e2c2b2a)
	(_ent
		(_time 1639843843919)
	)
	(_object
		(_port(_int x0 -1 0 75(_ent(_in))))
		(_port(_int x1 -1 0 75(_ent(_in))))
		(_port(_int y -1 0 75(_ent(_out))))
		(_prcs
			(line__80(_arch 0 0 80(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 590           1639843871537 simple
(_unit VHDL(nor2 0 86(simple 0 90))
	(_version ve4)
	(_time 1639843871538 2021.12.18 18:11:11)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 282b2f2c767e7e3b2a7f6d722f2f2a2b2a2e7d2e7e)
	(_ent
		(_time 1639843843925)
	)
	(_object
		(_port(_int x0 -1 0 87(_ent(_in))))
		(_port(_int x1 -1 0 87(_ent(_in))))
		(_port(_int y -1 0 87(_ent(_out))))
		(_prcs
			(line__92(_arch 0 0 92(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 594           1639843871543 simple
(_unit VHDL(xnor2 0 98(simple 0 102))
	(_version ve4)
	(_time 1639843871544 2021.12.18 18:11:11)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 383a623d656f3a2f3a6a2a63613e6d3e6e3f3a3b3a)
	(_ent
		(_time 1639843843931)
	)
	(_object
		(_port(_int x0 -1 0 99(_ent(_in))))
		(_port(_int x1 -1 0 99(_ent(_in))))
		(_port(_int y -1 0 99(_ent(_out))))
		(_prcs
			(line__104(_arch 0 0 104(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 597           1639843871549 simple
(_unit VHDL(xor2 0 110(simple 0 114))
	(_version ve4)
	(_time 1639843871550 2021.12.18 18:11:11)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 383a623d666e6e2b3a6e20623f3f3a3b3a3f303e6e)
	(_ent
		(_time 1639843843937)
	)
	(_object
		(_port(_int x0 -1 0 111(_ent(_in))))
		(_port(_int x1 -1 0 111(_ent(_in))))
		(_port(_int y -1 0 111(_ent(_out))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 547           1639843924604 simple
(_unit VHDL(not1 0 38(simple 0 42))
	(_version ve4)
	(_time 1639843924605 2021.12.18 18:12:04)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 7f7b7b7e7f292f6c7e283a2578787b7c7e792a7929)
	(_ent
		(_time 1639843843901)
	)
	(_object
		(_port(_int x -1 0 39(_ent(_in))))
		(_port(_int y -1 0 39(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 590           1639843924610 simple
(_unit VHDL(and2 0 50(simple 0 54))
	(_version ve4)
	(_time 1639843924611 2021.12.18 18:12:04)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 8e8ade808ed9de9d8cd99fd48a888a8d8c888f88db)
	(_ent
		(_time 1639843843907)
	)
	(_object
		(_port(_int x0 -1 0 51(_ent(_in))))
		(_port(_int x1 -1 0 51(_ent(_in))))
		(_port(_int y -1 0 51(_ent(_out))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 589           1639843924616 simple
(_unit VHDL(or2 0 62(simple 0 66))
	(_version ve4)
	(_time 1639843924617 2021.12.18 18:12:04)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 8e8a8981d9dcd898d8d89cd1dd88d8898c8d8c88d8)
	(_ent
		(_time 1639843843913)
	)
	(_object
		(_port(_int x0 -1 0 63(_ent(_in))))
		(_port(_int x1 -1 0 63(_ent(_in))))
		(_port(_int y -1 0 63(_ent(_out))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 591           1639843924622 simple
(_unit VHDL(nand2 0 74(simple 0 78))
	(_version ve4)
	(_time 1639843924623 2021.12.18 18:12:04)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 8e8a8a80dad98f988adc9cd48a888f88db888a8d8c)
	(_ent
		(_time 1639843843919)
	)
	(_object
		(_port(_int x0 -1 0 75(_ent(_in))))
		(_port(_int x1 -1 0 75(_ent(_in))))
		(_port(_int y -1 0 75(_ent(_out))))
		(_prcs
			(line__80(_arch 0 0 80(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 590           1639843924628 simple
(_unit VHDL(nor2 0 86(simple 0 90))
	(_version ve4)
	(_time 1639843924629 2021.12.18 18:12:04)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 8e8a8a808dd8d89d8cd9cbd489898c8d8c88db88d8)
	(_ent
		(_time 1639843843925)
	)
	(_object
		(_port(_int x0 -1 0 87(_ent(_in))))
		(_port(_int x1 -1 0 87(_ent(_in))))
		(_port(_int y -1 0 87(_ent(_out))))
		(_prcs
			(line__92(_arch 0 0 92(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 594           1639843924634 simple
(_unit VHDL(xnor2 0 98(simple 0 102))
	(_version ve4)
	(_time 1639843924635 2021.12.18 18:12:04)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 8e8bd7808ed98c998cdc9cd5d788db88d8898c8d8c)
	(_ent
		(_time 1639843843931)
	)
	(_object
		(_port(_int x0 -1 0 99(_ent(_in))))
		(_port(_int x1 -1 0 99(_ent(_in))))
		(_port(_int y -1 0 99(_ent(_out))))
		(_prcs
			(line__104(_arch 0 0 104(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 597           1639843924640 simple
(_unit VHDL(xor2 0 110(simple 0 114))
	(_version ve4)
	(_time 1639843924641 2021.12.18 18:12:04)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 9e9bc7919dc8c88d9cc886c499999c9d9c999698c8)
	(_ent
		(_time 1639843843937)
	)
	(_object
		(_port(_int x0 -1 0 111(_ent(_in))))
		(_port(_int x1 -1 0 111(_ent(_in))))
		(_port(_int y -1 0 111(_ent(_out))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 547           1639844196327 simple
(_unit VHDL(not1 0 38(simple 0 42))
	(_version ve4)
	(_time 1639844196328 2021.12.18 18:16:36)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code f5f7f6a5a6a3a5e6f4a2b0aff2f2f1f6f4f3a0f3a3)
	(_ent
		(_time 1639843843901)
	)
	(_object
		(_port(_int x -1 0 39(_ent(_in))))
		(_port(_int y -1 0 39(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 590           1639844196333 simple
(_unit VHDL(and2 0 50(simple 0 54))
	(_version ve4)
	(_time 1639844196334 2021.12.18 18:16:36)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code f5f7a2a5a5a2a5e6f7a2e4aff1f3f1f6f7f3f4f3a0)
	(_ent
		(_time 1639843843907)
	)
	(_object
		(_port(_int x0 -1 0 51(_ent(_in))))
		(_port(_int x1 -1 0 51(_ent(_in))))
		(_port(_int y -1 0 51(_ent(_out))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 589           1639844196339 simple
(_unit VHDL(or2 0 62(simple 0 66))
	(_version ve4)
	(_time 1639844196340 2021.12.18 18:16:36)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code f5f7f5a4f2a7a3e3a3a3e7aaa6f3a3f2f7f6f7f3a3)
	(_ent
		(_time 1639843843913)
	)
	(_object
		(_port(_int x0 -1 0 63(_ent(_in))))
		(_port(_int x1 -1 0 63(_ent(_in))))
		(_port(_int y -1 0 63(_ent(_out))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 591           1639844196345 simple
(_unit VHDL(nand2 0 74(simple 0 78))
	(_version ve4)
	(_time 1639844196346 2021.12.18 18:16:36)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code f5f7f6a5f1a2f4e3f1a7e7aff1f3f4f3a0f3f1f6f7)
	(_ent
		(_time 1639843843919)
	)
	(_object
		(_port(_int x0 -1 0 75(_ent(_in))))
		(_port(_int x1 -1 0 75(_ent(_in))))
		(_port(_int y -1 0 75(_ent(_out))))
		(_prcs
			(line__80(_arch 0 0 80(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 590           1639844196351 simple
(_unit VHDL(nor2 0 86(simple 0 90))
	(_version ve4)
	(_time 1639844196352 2021.12.18 18:16:36)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code f5f7f6a5a6a3a3e6f7a2b0aff2f2f7f6f7f3a0f3a3)
	(_ent
		(_time 1639843843925)
	)
	(_object
		(_port(_int x0 -1 0 87(_ent(_in))))
		(_port(_int x1 -1 0 87(_ent(_in))))
		(_port(_int y -1 0 87(_ent(_out))))
		(_prcs
			(line__92(_arch 0 0 92(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 594           1639844196357 simple
(_unit VHDL(xnor2 0 98(simple 0 102))
	(_version ve4)
	(_time 1639844196358 2021.12.18 18:16:36)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 05070d03555207120757175e5c0350035302070607)
	(_ent
		(_time 1639843843931)
	)
	(_object
		(_port(_int x0 -1 0 99(_ent(_in))))
		(_port(_int x1 -1 0 99(_ent(_in))))
		(_port(_int y -1 0 99(_ent(_out))))
		(_prcs
			(line__104(_arch 0 0 104(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 597           1639844196363 simple
(_unit VHDL(xor2 0 110(simple 0 114))
	(_version ve4)
	(_time 1639844196364 2021.12.18 18:16:36)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 05070d035653531607531d5f0202070607020d0353)
	(_ent
		(_time 1639843843937)
	)
	(_object
		(_port(_int x0 -1 0 111(_ent(_in))))
		(_port(_int x1 -1 0 111(_ent(_in))))
		(_port(_int y -1 0 111(_ent(_out))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 547           1639844242267 simple
(_unit VHDL(not1 0 38(simple 0 42))
	(_version ve4)
	(_time 1639844242268 2021.12.18 18:17:22)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 66603066363036756731233c616162656760336030)
	(_ent
		(_time 1639843843901)
	)
	(_object
		(_port(_int x -1 0 39(_ent(_in))))
		(_port(_int y -1 0 39(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 590           1639844242273 simple
(_unit VHDL(and2 0 50(simple 0 54))
	(_version ve4)
	(_time 1639844242274 2021.12.18 18:17:22)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 66606466353136756431773c626062656460676033)
	(_ent
		(_time 1639843843907)
	)
	(_object
		(_port(_int x0 -1 0 51(_ent(_in))))
		(_port(_int x1 -1 0 51(_ent(_in))))
		(_port(_int y -1 0 51(_ent(_out))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 589           1639844242279 simple
(_unit VHDL(or2 0 62(simple 0 66))
	(_version ve4)
	(_time 1639844242280 2021.12.18 18:17:22)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 666033676234307030307439356030616465646030)
	(_ent
		(_time 1639843843913)
	)
	(_object
		(_port(_int x0 -1 0 63(_ent(_in))))
		(_port(_int x1 -1 0 63(_ent(_in))))
		(_port(_int y -1 0 63(_ent(_out))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 591           1639844242285 simple
(_unit VHDL(nand2 0 74(simple 0 78))
	(_version ve4)
	(_time 1639844242286 2021.12.18 18:17:22)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 66603066613167706234743c626067603360626564)
	(_ent
		(_time 1639843843919)
	)
	(_object
		(_port(_int x0 -1 0 75(_ent(_in))))
		(_port(_int x1 -1 0 75(_ent(_in))))
		(_port(_int y -1 0 75(_ent(_out))))
		(_prcs
			(line__80(_arch 0 0 80(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 590           1639844242291 simple
(_unit VHDL(nor2 0 86(simple 0 90))
	(_version ve4)
	(_time 1639844242292 2021.12.18 18:17:22)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 76702077262020657421332c717174757470237020)
	(_ent
		(_time 1639843843925)
	)
	(_object
		(_port(_int x0 -1 0 87(_ent(_in))))
		(_port(_int x1 -1 0 87(_ent(_in))))
		(_port(_int y -1 0 87(_ent(_out))))
		(_prcs
			(line__92(_arch 0 0 92(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 594           1639844242297 simple
(_unit VHDL(xnor2 0 98(simple 0 102))
	(_version ve4)
	(_time 1639844242298 2021.12.18 18:17:22)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 76717d77252174617424642d2f7023702071747574)
	(_ent
		(_time 1639843843931)
	)
	(_object
		(_port(_int x0 -1 0 99(_ent(_in))))
		(_port(_int x1 -1 0 99(_ent(_in))))
		(_port(_int y -1 0 99(_ent(_out))))
		(_prcs
			(line__104(_arch 0 0 104(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 597           1639844242303 simple
(_unit VHDL(xor2 0 110(simple 0 114))
	(_version ve4)
	(_time 1639844242304 2021.12.18 18:17:22)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 76717d772620206574206e2c7171747574717e7020)
	(_ent
		(_time 1639843843937)
	)
	(_object
		(_port(_int x0 -1 0 111(_ent(_in))))
		(_port(_int x1 -1 0 111(_ent(_in))))
		(_port(_int y -1 0 111(_ent(_out))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 547           1639844280675 simple
(_unit VHDL(not1 0 38(simple 0 42))
	(_version ve4)
	(_time 1639844280676 2021.12.18 18:18:00)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 6d62316d6f3b3d7e6c3a28376a6a696e6c6b386b3b)
	(_ent
		(_time 1639843843901)
	)
	(_object
		(_port(_int x -1 0 39(_ent(_in))))
		(_port(_int y -1 0 39(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 590           1639844280681 simple
(_unit VHDL(and2 0 50(simple 0 54))
	(_version ve4)
	(_time 1639844280682 2021.12.18 18:18:00)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 6d62656d6c3a3d7e6f3a7c37696b696e6f6b6c6b38)
	(_ent
		(_time 1639843843907)
	)
	(_object
		(_port(_int x0 -1 0 51(_ent(_in))))
		(_port(_int x1 -1 0 51(_ent(_in))))
		(_port(_int y -1 0 51(_ent(_out))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 589           1639844280687 simple
(_unit VHDL(or2 0 62(simple 0 66))
	(_version ve4)
	(_time 1639844280688 2021.12.18 18:18:00)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 6d62326c3b3f3b7b3b3b7f323e6b3b6a6f6e6f6b3b)
	(_ent
		(_time 1639843843913)
	)
	(_object
		(_port(_int x0 -1 0 63(_ent(_in))))
		(_port(_int x1 -1 0 63(_ent(_in))))
		(_port(_int y -1 0 63(_ent(_out))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 591           1639844280693 simple
(_unit VHDL(nand2 0 74(simple 0 78))
	(_version ve4)
	(_time 1639844280694 2021.12.18 18:18:00)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 6d62316d383a6c7b693f7f37696b6c6b386b696e6f)
	(_ent
		(_time 1639843843919)
	)
	(_object
		(_port(_int x0 -1 0 75(_ent(_in))))
		(_port(_int x1 -1 0 75(_ent(_in))))
		(_port(_int y -1 0 75(_ent(_out))))
		(_prcs
			(line__80(_arch 0 0 80(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 590           1639844280699 simple
(_unit VHDL(nor2 0 86(simple 0 90))
	(_version ve4)
	(_time 1639844280700 2021.12.18 18:18:00)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 7c73207d792a2a6f7e2b39267b7b7e7f7e7a297a2a)
	(_ent
		(_time 1639843843925)
	)
	(_object
		(_port(_int x0 -1 0 87(_ent(_in))))
		(_port(_int x1 -1 0 87(_ent(_in))))
		(_port(_int y -1 0 87(_ent(_out))))
		(_prcs
			(line__92(_arch 0 0 92(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 594           1639844280705 simple
(_unit VHDL(xnor2 0 98(simple 0 102))
	(_version ve4)
	(_time 1639844280706 2021.12.18 18:18:00)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 7c727d7d7a2b7e6b7e2e6e27257a297a2a7b7e7f7e)
	(_ent
		(_time 1639843843931)
	)
	(_object
		(_port(_int x0 -1 0 99(_ent(_in))))
		(_port(_int x1 -1 0 99(_ent(_in))))
		(_port(_int y -1 0 99(_ent(_out))))
		(_prcs
			(line__104(_arch 0 0 104(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 597           1639844280711 simple
(_unit VHDL(xor2 0 110(simple 0 114))
	(_version ve4)
	(_time 1639844280712 2021.12.18 18:18:00)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 7c727d7d792a2a6f7e2a64267b7b7e7f7e7b747a2a)
	(_ent
		(_time 1639843843937)
	)
	(_object
		(_port(_int x0 -1 0 111(_ent(_in))))
		(_port(_int x1 -1 0 111(_ent(_in))))
		(_port(_int y -1 0 111(_ent(_out))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 640           1639844280717 simple
(_unit VHDL(xor3 0 122(simple 0 126))
	(_version ve4)
	(_time 1639844280718 2021.12.18 18:18:00)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 7c727d7d792a2a6f7f2a64267b7b7e7f7f7b747a2a)
	(_ent
		(_time 1639844280715)
	)
	(_object
		(_port(_int x0 -1 0 123(_ent(_in))))
		(_port(_int x1 -1 0 123(_ent(_in))))
		(_port(_int x2 -1 0 123(_ent(_in))))
		(_port(_int y -1 0 123(_ent(_out))))
		(_prcs
			(line__128(_arch 0 0 128(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 823           1639849018850 simple
(_unit VHDL(fulladder 0 4(simple 0 8))
	(_version ve4)
	(_time 1639849018851 2021.12.18 19:36:58)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code e9baeabbe5beeeffbabdf8b3bcefedefeceeebefef)
	(_ent
		(_time 1639849018848)
	)
	(_inst g1 0 11(_ent . xor3 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((x2)(z))
			((y)(s))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 9(_arch(_uni))))
		(_sig(_int b -1 0 9(_arch(_uni))))
		(_sig(_int c -1 0 9(_arch(_uni))))
		(_sig(_int d -1 0 9(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1212          1639849212754 simple
(_unit VHDL(fulladder 0 4(simple 0 8))
	(_version ve4)
	(_time 1639849212755 2021.12.18 19:40:12)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 5b090f590c0c5c4d080b4a010e5d5f5d5e5c595d5d)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 11(_ent . xor3 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((x2)(z))
			((y)(s))
		)
	)
	(_inst g2 0 12(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(a))
		)
	)
	(_inst g3 0 13(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(b))
		)
	)
	(_inst g4 0 14(_ent . xor2 simple)
		(_port
			((x0)(b))
			((x1)(z))
			((y)(c))
		)
	)
	(_inst g5 0 15(_ent . and2 simple)
		(_port
			((x0)(a))
			((x1)(c))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 9(_arch(_uni))))
		(_sig(_int b -1 0 9(_arch(_uni))))
		(_sig(_int c -1 0 9(_arch(_uni))))
		(_sig(_int d -1 0 9(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1212          1639849218739 simple
(_unit VHDL(fulladder 0 4(simple 0 8))
	(_version ve4)
	(_time 1639849218740 2021.12.18 19:40:18)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code bbebbfeeececbcade8ebaae1eebdbfbdbebcb9bdbd)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 11(_ent . xor3 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((x2)(z))
			((y)(s))
		)
	)
	(_inst g2 0 12(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(a))
		)
	)
	(_inst g3 0 13(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(b))
		)
	)
	(_inst g4 0 14(_ent . xor2 simple)
		(_port
			((x0)(b))
			((x1)(z))
			((y)(c))
		)
	)
	(_inst g5 0 15(_ent . and2 simple)
		(_port
			((x0)(a))
			((x1)(c))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 9(_arch(_uni))))
		(_sig(_int b -1 0 9(_arch(_uni))))
		(_sig(_int c -1 0 9(_arch(_uni))))
		(_sig(_int d -1 0 9(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1212          1639849252561 simple
(_unit VHDL(fulladder 0 4(simple 0 8))
	(_version ve4)
	(_time 1639849252562 2021.12.18 19:40:52)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code dfdedf8c8c88d8c98c8fce858ad9dbd9dad8ddd9d9)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 11(_ent . xor3 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((x2)(z))
			((y)(s))
		)
	)
	(_inst g2 0 12(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(a))
		)
	)
	(_inst g3 0 13(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(b))
		)
	)
	(_inst g4 0 14(_ent . xor2 simple)
		(_port
			((x0)(b))
			((x1)(z))
			((y)(c))
		)
	)
	(_inst g5 0 15(_ent . and2 simple)
		(_port
			((x0)(a))
			((x1)(c))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 9(_arch(_uni))))
		(_sig(_int b -1 0 9(_arch(_uni))))
		(_sig(_int c -1 0 9(_arch(_uni))))
		(_sig(_int d -1 0 9(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 546           1639849407754 simple
(_unit VHDL(not1 0 38(simple 0 8))
	(_version ve4)
	(_time 1639849407755 2021.12.18 19:43:27)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 134143144645430012445649141417101215461545)
	(_ent
		(_time 1639843843901)
	)
	(_object
		(_port(_int x -1 0 39(_ent(_in))))
		(_port(_int y -1 0 39(_ent(_out))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 590           1639849407760 simple
(_unit VHDL(and2 0 50(simple 0 20))
	(_version ve4)
	(_time 1639849407761 2021.12.18 19:43:27)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 134117144544430011440249171517101115121546)
	(_ent
		(_time 1639843843907)
	)
	(_object
		(_port(_int x0 -1 0 51(_ent(_in))))
		(_port(_int x1 -1 0 51(_ent(_in))))
		(_port(_int y -1 0 51(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 589           1639849407766 simple
(_unit VHDL(or2 0 62(simple 0 32))
	(_version ve4)
	(_time 1639849407767 2021.12.18 19:43:27)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 13414015124145054545014c401545141110111545)
	(_ent
		(_time 1639843843913)
	)
	(_object
		(_port(_int x0 -1 0 63(_ent(_in))))
		(_port(_int x1 -1 0 63(_ent(_in))))
		(_port(_int y -1 0 63(_ent(_out))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 591           1639849407772 simple
(_unit VHDL(nand2 0 74(simple 0 44))
	(_version ve4)
	(_time 1639849407773 2021.12.18 19:43:27)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 227072262175233426703078262423247724262120)
	(_ent
		(_time 1639843843919)
	)
	(_object
		(_port(_int x0 -1 0 75(_ent(_in))))
		(_port(_int x1 -1 0 75(_ent(_in))))
		(_port(_int y -1 0 75(_ent(_out))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 590           1639849407778 simple
(_unit VHDL(nor2 0 86(simple 0 56))
	(_version ve4)
	(_time 1639849407779 2021.12.18 19:43:27)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 227072267674743120756778252520212024772474)
	(_ent
		(_time 1639843843925)
	)
	(_object
		(_port(_int x0 -1 0 87(_ent(_in))))
		(_port(_int x1 -1 0 87(_ent(_in))))
		(_port(_int y -1 0 87(_ent(_out))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 591           1639849407784 simple
(_unit VHDL(xnor2 0 98(simple 0 68))
	(_version ve4)
	(_time 1639849407785 2021.12.18 19:43:27)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 22712f2675752035207030797b2477247425202120)
	(_ent
		(_time 1639843843931)
	)
	(_object
		(_port(_int x0 -1 0 99(_ent(_in))))
		(_port(_int x1 -1 0 99(_ent(_in))))
		(_port(_int y -1 0 99(_ent(_out))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 594           1639849407790 simple
(_unit VHDL(xor2 0 110(simple 0 80))
	(_version ve4)
	(_time 1639849407791 2021.12.18 19:43:27)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 22712f267674743120743a782525202120252a2474)
	(_ent
		(_time 1639843843937)
	)
	(_object
		(_port(_int x0 -1 0 111(_ent(_in))))
		(_port(_int x1 -1 0 111(_ent(_in))))
		(_port(_int y -1 0 111(_ent(_out))))
		(_prcs
			(line__82(_arch 0 0 82(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 637           1639849407796 simple
(_unit VHDL(xor3 0 122(simple 0 92))
	(_version ve4)
	(_time 1639849407797 2021.12.18 19:43:27)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 22712f267674743121743a782525202121252a2474)
	(_ent
		(_time 1639844280714)
	)
	(_object
		(_port(_int x0 -1 0 123(_ent(_in))))
		(_port(_int x1 -1 0 123(_ent(_in))))
		(_port(_int x2 -1 0 123(_ent(_in))))
		(_port(_int y -1 0 123(_ent(_out))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 1212          1639849415158 simple
(_unit VHDL(fulladder 0 4(simple 0 8))
	(_version ve4)
	(_time 1639849415159 2021.12.18 19:43:35)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 01510506055606175251105b540705070406030707)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 11(_ent . xor3 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((x2)(z))
			((y)(s))
		)
	)
	(_inst g2 0 12(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(a))
		)
	)
	(_inst g3 0 13(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(b))
		)
	)
	(_inst g4 0 14(_ent . xor2 simple)
		(_port
			((x0)(b))
			((x1)(z))
			((y)(c))
		)
	)
	(_inst g5 0 15(_ent . and2 simple)
		(_port
			((x0)(a))
			((x1)(c))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 9(_arch(_uni))))
		(_sig(_int b -1 0 9(_arch(_uni))))
		(_sig(_int c -1 0 9(_arch(_uni))))
		(_sig(_int d -1 0 9(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1212          1639849626680 simple
(_unit VHDL(fulladder 0 4(simple 0 8))
	(_version ve4)
	(_time 1639849626681 2021.12.18 19:47:06)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 3d3968396c6a3a2b6e6d2c67683b393b383a3f3b3b)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 11(_ent . xor3 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((x2)(z))
			((y)(s))
		)
	)
	(_inst g2 0 12(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(a))
		)
	)
	(_inst g3 0 13(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(b))
		)
	)
	(_inst g4 0 14(_ent . xor2 simple)
		(_port
			((x0)(b))
			((x1)(z))
			((y)(c))
		)
	)
	(_inst g5 0 15(_ent . and2 simple)
		(_port
			((x0)(a))
			((x1)(c))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 9(_arch(_uni))))
		(_sig(_int b -1 0 9(_arch(_uni))))
		(_sig(_int c -1 0 9(_arch(_uni))))
		(_sig(_int d -1 0 9(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000043 55 964           1639849626686 bb
(_unit VHDL(testb 0 21(bb 0 24))
	(_version ve4)
	(_time 1639849626687 2021.12.18 19:47:06)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 4c491b4e1a1a1b5b494b5e17194a494b4f4b484a4e)
	(_ent
		(_time 1639849626684)
	)
	(_inst g1 0 27(_ent . fullAdder simple)
		(_port
			((x)(a))
			((y)(b))
			((z)(c))
			((s)(d))
			((co)(e))
		)
	)
	(_object
		(_sig(_int a -1 0 25(_arch(_uni))))
		(_sig(_int b -1 0 25(_arch(_uni))))
		(_sig(_int c -1 0 25(_arch(_uni))))
		(_sig(_int d -1 0 25(_arch(_uni))))
		(_sig(_int e -1 0 25(_arch(_uni))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((a)(_string \"1"\)))(_trgt(0)))))
			(line__31(_arch 1 0 31(_assignment(_alias((b)(_string \"1"\)))(_trgt(1)))))
			(line__33(_arch 2 0 33(_assignment(_alias((c)(_string \"1"\)))(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . bb 3 -1)
)
I 000047 55 1212          1639849628965 simple
(_unit VHDL(fulladder 0 4(simple 0 8))
	(_version ve4)
	(_time 1639849628966 2021.12.18 19:47:08)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 36333532356131206566276c633032303331343030)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 11(_ent . xor3 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((x2)(z))
			((y)(s))
		)
	)
	(_inst g2 0 12(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(a))
		)
	)
	(_inst g3 0 13(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(b))
		)
	)
	(_inst g4 0 14(_ent . xor2 simple)
		(_port
			((x0)(b))
			((x1)(z))
			((y)(c))
		)
	)
	(_inst g5 0 15(_ent . and2 simple)
		(_port
			((x0)(a))
			((x1)(c))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 9(_arch(_uni))))
		(_sig(_int b -1 0 9(_arch(_uni))))
		(_sig(_int c -1 0 9(_arch(_uni))))
		(_sig(_int d -1 0 9(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000043 55 964           1639849628971 bb
(_unit VHDL(testb 0 21(bb 0 24))
	(_version ve4)
	(_time 1639849628972 2021.12.18 19:47:08)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 36323733356061213331246d633033313531323034)
	(_ent
		(_time 1639849626683)
	)
	(_inst g1 0 27(_ent . fullAdder simple)
		(_port
			((x)(a))
			((y)(b))
			((z)(c))
			((s)(d))
			((co)(e))
		)
	)
	(_object
		(_sig(_int a -1 0 25(_arch(_uni))))
		(_sig(_int b -1 0 25(_arch(_uni))))
		(_sig(_int c -1 0 25(_arch(_uni))))
		(_sig(_int d -1 0 25(_arch(_uni))))
		(_sig(_int e -1 0 25(_arch(_uni))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((a)(_string \"1"\)))(_trgt(0)))))
			(line__31(_arch 1 0 31(_assignment(_alias((b)(_string \"1"\)))(_trgt(1)))))
			(line__33(_arch 2 0 33(_assignment(_alias((c)(_string \"1"\)))(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . bb 3 -1)
)
I 000047 55 1212          1639849721926 simple
(_unit VHDL(fulladder 0 4(simple 0 8))
	(_version ve4)
	(_time 1639849721927 2021.12.18 19:48:41)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 4f18494c1c1848591c1f5e151a494b494a484d4949)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 11(_ent . xor3 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((x2)(z))
			((y)(s))
		)
	)
	(_inst g2 0 12(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(a))
		)
	)
	(_inst g3 0 13(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(b))
		)
	)
	(_inst g4 0 14(_ent . xor2 simple)
		(_port
			((x0)(b))
			((x1)(z))
			((y)(c))
		)
	)
	(_inst g5 0 15(_ent . and2 simple)
		(_port
			((x0)(a))
			((x1)(c))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 9(_arch(_uni))))
		(_sig(_int b -1 0 9(_arch(_uni))))
		(_sig(_int c -1 0 9(_arch(_uni))))
		(_sig(_int d -1 0 9(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1212          1639849733678 simple
(_unit VHDL(fulladder 0 4(simple 0 8))
	(_version ve4)
	(_time 1639849733679 2021.12.18 19:48:53)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 35606631356232236665246f603331333032373333)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 11(_ent . xor3 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((x2)(z))
			((y)(s))
		)
	)
	(_inst g2 0 12(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(a))
		)
	)
	(_inst g3 0 13(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(b))
		)
	)
	(_inst g4 0 14(_ent . xor2 simple)
		(_port
			((x0)(b))
			((x1)(z))
			((y)(c))
		)
	)
	(_inst g5 0 15(_ent . and2 simple)
		(_port
			((x0)(a))
			((x1)(c))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 9(_arch(_uni))))
		(_sig(_int b -1 0 9(_arch(_uni))))
		(_sig(_int c -1 0 9(_arch(_uni))))
		(_sig(_int d -1 0 9(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1212          1639849752406 simple
(_unit VHDL(fulladder 0 4(simple 0 8))
	(_version ve4)
	(_time 1639849752407 2021.12.18 19:49:12)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 636462626534647530337239366567656664616565)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 11(_ent . xor3 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((x2)(z))
			((y)(s))
		)
	)
	(_inst g2 0 12(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(a))
		)
	)
	(_inst g3 0 13(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(b))
		)
	)
	(_inst g4 0 14(_ent . xor2 simple)
		(_port
			((x0)(b))
			((x1)(z))
			((y)(c))
		)
	)
	(_inst g5 0 15(_ent . and2 simple)
		(_port
			((x0)(a))
			((x1)(c))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 9(_arch(_uni))))
		(_sig(_int b -1 0 9(_arch(_uni))))
		(_sig(_int c -1 0 9(_arch(_uni))))
		(_sig(_int d -1 0 9(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000043 55 936           1639849752412 bb
(_unit VHDL(testb 0 21(bb 0 24))
	(_version ve4)
	(_time 1639849752413 2021.12.18 19:49:12)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 636560636535347466647138366566646064676561)
	(_ent
		(_time 1639849626683)
	)
	(_inst g1 0 27(_ent . fullAdder simple)
		(_port
			((x)(a))
			((y)(b))
			((z)(c))
			((s)(d))
			((co)(e))
		)
	)
	(_object
		(_sig(_int a -1 0 25(_arch(_uni))))
		(_sig(_int b -1 0 25(_arch(_uni))))
		(_sig(_int c -1 0 25(_arch(_uni))))
		(_sig(_int d -1 0 25(_arch(_uni))))
		(_sig(_int e -1 0 25(_arch(_uni))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((a)(_string \"1"\)))(_trgt(0)))))
			(line__31(_arch 1 0 31(_assignment(_trgt(1)))))
			(line__33(_arch 2 0 33(_assignment(_alias((c)(_string \"1"\)))(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . bb 3 -1)
)
I 000047 55 1212          1639853247024 simple
(_unit VHDL(fulladder 0 4(simple 0 8))
	(_version ve4)
	(_time 1639853247025 2021.12.18 20:47:27)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 34346330356333226764256e613230323133363232)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 11(_ent . xor3 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((x2)(z))
			((y)(s))
		)
	)
	(_inst g2 0 12(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(a))
		)
	)
	(_inst g3 0 13(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(b))
		)
	)
	(_inst g4 0 14(_ent . xor2 simple)
		(_port
			((x0)(b))
			((x1)(z))
			((y)(c))
		)
	)
	(_inst g5 0 15(_ent . and2 simple)
		(_port
			((x0)(a))
			((x1)(c))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 9(_arch(_uni))))
		(_sig(_int b -1 0 9(_arch(_uni))))
		(_sig(_int c -1 0 9(_arch(_uni))))
		(_sig(_int d -1 0 9(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000043 55 936           1639853247030 bb
(_unit VHDL(testb 0 21(bb 0 24))
	(_version ve4)
	(_time 1639853247031 2021.12.18 20:47:27)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 34356131356263233133266f613231333733303236)
	(_ent
		(_time 1639849626683)
	)
	(_inst g1 0 27(_ent . fullAdder simple)
		(_port
			((x)(a))
			((y)(b))
			((z)(c))
			((s)(d))
			((co)(e))
		)
	)
	(_object
		(_sig(_int a -1 0 25(_arch(_uni))))
		(_sig(_int b -1 0 25(_arch(_uni))))
		(_sig(_int c -1 0 25(_arch(_uni))))
		(_sig(_int d -1 0 25(_arch(_uni))))
		(_sig(_int e -1 0 25(_arch(_uni))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((a)(_string \"1"\)))(_trgt(0)))))
			(line__31(_arch 1 0 31(_assignment(_trgt(1)))))
			(line__33(_arch 2 0 33(_assignment(_alias((c)(_string \"1"\)))(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . bb 3 -1)
)
I 000047 55 1212          1639853445939 simple
(_unit VHDL(fulladder 0 4(simple 0 8))
	(_version ve4)
	(_time 1639853445940 2021.12.18 20:50:45)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 3e3f3b3a6e6939286d6e2f646b383a383b393c3838)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 11(_ent . xor3 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((x2)(z))
			((y)(s))
		)
	)
	(_inst g2 0 12(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(a))
		)
	)
	(_inst g3 0 13(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(b))
		)
	)
	(_inst g4 0 14(_ent . xor2 simple)
		(_port
			((x0)(b))
			((x1)(z))
			((y)(c))
		)
	)
	(_inst g5 0 15(_ent . and2 simple)
		(_port
			((x0)(a))
			((x1)(c))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 9(_arch(_uni))))
		(_sig(_int b -1 0 9(_arch(_uni))))
		(_sig(_int c -1 0 9(_arch(_uni))))
		(_sig(_int d -1 0 9(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000043 55 936           1639853445945 bb
(_unit VHDL(testb 0 21(bb 0 24))
	(_version ve4)
	(_time 1639853445946 2021.12.18 20:50:45)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 3e3e393b6e6869293b392c656b383b393d393a383c)
	(_ent
		(_time 1639849626683)
	)
	(_inst g1 0 27(_ent . fullAdder simple)
		(_port
			((x)(a))
			((y)(b))
			((z)(c))
			((s)(d))
			((co)(e))
		)
	)
	(_object
		(_sig(_int a -1 0 25(_arch(_uni))))
		(_sig(_int b -1 0 25(_arch(_uni))))
		(_sig(_int c -1 0 25(_arch(_uni))))
		(_sig(_int d -1 0 25(_arch(_uni))))
		(_sig(_int e -1 0 25(_arch(_uni))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((a)(_string \"1"\)))(_trgt(0)))))
			(line__31(_arch 1 0 31(_assignment(_trgt(1)))))
			(line__33(_arch 2 0 33(_assignment(_alias((c)(_string \"1"\)))(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . bb 3 -1)
)
I 000043 55 936           1639853807260 bb
(_unit VHDL(testb 0 21(bb 0 24))
	(_version ve4)
	(_time 1639853807261 2021.12.18 20:56:47)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 9fce9d90ccc9c8889a988dc4ca999a989c989b999d)
	(_ent
		(_time 1639849626683)
	)
	(_inst g1 0 27(_ent . fullAdder simple)
		(_port
			((x)(a))
			((y)(b))
			((z)(c))
			((s)(d))
			((co)(e))
		)
	)
	(_object
		(_sig(_int a -1 0 25(_arch(_uni))))
		(_sig(_int b -1 0 25(_arch(_uni))))
		(_sig(_int c -1 0 25(_arch(_uni))))
		(_sig(_int d -1 0 25(_arch(_uni))))
		(_sig(_int e -1 0 25(_arch(_uni))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((a)(_string \"1"\)))(_trgt(0)))))
			(line__31(_arch 1 0 31(_assignment(_trgt(1)))))
			(line__33(_arch 2 0 33(_assignment(_alias((c)(_string \"1"\)))(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . bb 3 -1)
)
I 000047 55 1197          1639853827665 simple
(_unit VHDL(fulladder 0 4(simple 0 8))
	(_version ve4)
	(_time 1639853827666 2021.12.18 20:57:07)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 55575557550252430605440f005351535052575353)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 11(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(a))
		)
	)
	(_inst g2 0 12(_ent . xor2 simple)
		(_port
			((x0)(z))
			((x1)(a))
			((y)(s))
		)
	)
	(_inst g3 0 13(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(b))
		)
	)
	(_inst g4 0 14(_ent . and2 simple)
		(_port
			((x0)(a))
			((x1)(z))
			((y)(c))
		)
	)
	(_inst g5 0 15(_ent . or2 simple)
		(_port
			((x0)(b))
			((x1)(c))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 9(_arch(_uni))))
		(_sig(_int b -1 0 9(_arch(_uni))))
		(_sig(_int c -1 0 9(_arch(_uni))))
		(_sig(_int d -1 0 9(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000043 55 936           1639853827671 bb
(_unit VHDL(testb 0 21(bb 0 24))
	(_version ve4)
	(_time 1639853827672 2021.12.18 20:57:07)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 55565756550302425052470e005350525652515357)
	(_ent
		(_time 1639849626683)
	)
	(_inst g1 0 27(_ent . fullAdder simple)
		(_port
			((x)(a))
			((y)(b))
			((z)(c))
			((s)(d))
			((co)(e))
		)
	)
	(_object
		(_sig(_int a -1 0 25(_arch(_uni))))
		(_sig(_int b -1 0 25(_arch(_uni))))
		(_sig(_int c -1 0 25(_arch(_uni))))
		(_sig(_int d -1 0 25(_arch(_uni))))
		(_sig(_int e -1 0 25(_arch(_uni))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((a)(_string \"1"\)))(_trgt(0)))))
			(line__31(_arch 1 0 31(_assignment(_trgt(1)))))
			(line__33(_arch 2 0 33(_assignment(_alias((c)(_string \"1"\)))(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . bb 3 -1)
)
I 000047 55 1197          1639853830648 simple
(_unit VHDL(fulladder 0 4(simple 0 8))
	(_version ve4)
	(_time 1639853830649 2021.12.18 20:57:10)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code fdfefaacacaafaebaeadeca7a8fbf9fbf8fafffbfb)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 11(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(a))
		)
	)
	(_inst g2 0 12(_ent . xor2 simple)
		(_port
			((x0)(z))
			((x1)(a))
			((y)(s))
		)
	)
	(_inst g3 0 13(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(b))
		)
	)
	(_inst g4 0 14(_ent . and2 simple)
		(_port
			((x0)(a))
			((x1)(z))
			((y)(c))
		)
	)
	(_inst g5 0 15(_ent . or2 simple)
		(_port
			((x0)(b))
			((x1)(c))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 9(_arch(_uni))))
		(_sig(_int b -1 0 9(_arch(_uni))))
		(_sig(_int c -1 0 9(_arch(_uni))))
		(_sig(_int d -1 0 9(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000043 55 936           1639853830654 bb
(_unit VHDL(testb 0 21(bb 0 24))
	(_version ve4)
	(_time 1639853830655 2021.12.18 20:57:10)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code fdfff8adacabaaeaf8faefa6a8fbf8fafefaf9fbff)
	(_ent
		(_time 1639849626683)
	)
	(_inst g1 0 27(_ent . fullAdder simple)
		(_port
			((x)(a))
			((y)(b))
			((z)(c))
			((s)(d))
			((co)(e))
		)
	)
	(_object
		(_sig(_int a -1 0 25(_arch(_uni))))
		(_sig(_int b -1 0 25(_arch(_uni))))
		(_sig(_int c -1 0 25(_arch(_uni))))
		(_sig(_int d -1 0 25(_arch(_uni))))
		(_sig(_int e -1 0 25(_arch(_uni))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((a)(_string \"1"\)))(_trgt(0)))))
			(line__31(_arch 1 0 31(_assignment(_trgt(1)))))
			(line__33(_arch 2 0 33(_assignment(_alias((c)(_string \"1"\)))(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . bb 3 -1)
)
I 000047 55 1197          1639859703478 simple
(_unit VHDL(fulladder 0 4(simple 0 8))
	(_version ve4)
	(_time 1639859703479 2021.12.18 22:35:03)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 336061373564342560632269663537353634313535)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 11(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(a))
		)
	)
	(_inst g2 0 12(_ent . xor2 simple)
		(_port
			((x0)(z))
			((x1)(a))
			((y)(s))
		)
	)
	(_inst g3 0 13(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(b))
		)
	)
	(_inst g4 0 14(_ent . and2 simple)
		(_port
			((x0)(a))
			((x1)(z))
			((y)(c))
		)
	)
	(_inst g5 0 15(_ent . or2 simple)
		(_port
			((x0)(b))
			((x1)(c))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 9(_arch(_uni))))
		(_sig(_int b -1 0 9(_arch(_uni))))
		(_sig(_int c -1 0 9(_arch(_uni))))
		(_sig(_int d -1 0 9(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000043 55 936           1639859703486 bb
(_unit VHDL(testb 0 21(bb 0 48))
	(_version ve4)
	(_time 1639859703487 2021.12.18 22:35:03)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 336163363565642436342168663536343034373531)
	(_ent
		(_time 1639849626683)
	)
	(_inst g1 0 51(_ent . fullAdder simple)
		(_port
			((x)(a))
			((y)(b))
			((z)(c))
			((s)(d))
			((co)(e))
		)
	)
	(_object
		(_sig(_int a -1 0 49(_arch(_uni))))
		(_sig(_int b -1 0 49(_arch(_uni))))
		(_sig(_int c -1 0 49(_arch(_uni))))
		(_sig(_int d -1 0 49(_arch(_uni))))
		(_sig(_int e -1 0 49(_arch(_uni))))
		(_prcs
			(line__53(_arch 0 0 53(_assignment(_alias((a)(_string \"1"\)))(_trgt(0)))))
			(line__55(_arch 1 0 55(_assignment(_trgt(1)))))
			(line__57(_arch 2 0 57(_assignment(_alias((c)(_string \"1"\)))(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . bb 3 -1)
)
I 000047 55 1197          1639859750031 simple
(_unit VHDL(fulladder 0 4(simple 0 8))
	(_version ve4)
	(_time 1639859750032 2021.12.18 22:35:50)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 06510301055101105556175c530002000301040000)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 11(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(a))
		)
	)
	(_inst g2 0 12(_ent . xor2 simple)
		(_port
			((x0)(z))
			((x1)(a))
			((y)(s))
		)
	)
	(_inst g3 0 13(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(b))
		)
	)
	(_inst g4 0 14(_ent . and2 simple)
		(_port
			((x0)(a))
			((x1)(z))
			((y)(c))
		)
	)
	(_inst g5 0 15(_ent . or2 simple)
		(_port
			((x0)(b))
			((x1)(c))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 9(_arch(_uni))))
		(_sig(_int b -1 0 9(_arch(_uni))))
		(_sig(_int c -1 0 9(_arch(_uni))))
		(_sig(_int d -1 0 9(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000043 55 936           1639859750039 bb
(_unit VHDL(testb 0 21(bb 0 48))
	(_version ve4)
	(_time 1639859750040 2021.12.18 22:35:50)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 06500100055051110301145d530003010501020004)
	(_ent
		(_time 1639849626683)
	)
	(_inst g1 0 51(_ent . fullAdder simple)
		(_port
			((x)(a))
			((y)(b))
			((z)(c))
			((s)(d))
			((co)(e))
		)
	)
	(_object
		(_sig(_int a -1 0 49(_arch(_uni))))
		(_sig(_int b -1 0 49(_arch(_uni))))
		(_sig(_int c -1 0 49(_arch(_uni))))
		(_sig(_int d -1 0 49(_arch(_uni))))
		(_sig(_int e -1 0 49(_arch(_uni))))
		(_prcs
			(line__53(_arch 0 0 53(_assignment(_alias((a)(_string \"1"\)))(_trgt(0)))))
			(line__55(_arch 1 0 55(_assignment(_trgt(1)))))
			(line__57(_arch 2 0 57(_assignment(_alias((c)(_string \"1"\)))(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . bb 3 -1)
)
I 000047 55 1197          1639911624661 simple
(_unit VHDL(fulladder 0 4(simple 0 8))
	(_version ve4)
	(_time 1639911624662 2021.12.19 13:00:24)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 65376664653262733635743f306361636062676363)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 11(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(a))
		)
	)
	(_inst g2 0 12(_ent . xor2 simple)
		(_port
			((x0)(z))
			((x1)(a))
			((y)(s))
		)
	)
	(_inst g3 0 13(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(b))
		)
	)
	(_inst g4 0 14(_ent . and2 simple)
		(_port
			((x0)(a))
			((x1)(z))
			((y)(c))
		)
	)
	(_inst g5 0 15(_ent . or2 simple)
		(_port
			((x0)(b))
			((x1)(c))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 9(_arch(_uni))))
		(_sig(_int b -1 0 9(_arch(_uni))))
		(_sig(_int c -1 0 9(_arch(_uni))))
		(_sig(_int d -1 0 9(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000043 55 936           1639911624669 bb
(_unit VHDL(testb 0 21(bb 0 44))
	(_version ve4)
	(_time 1639911624670 2021.12.19 13:00:24)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 75267474752322627072672e207370727672717377)
	(_ent
		(_time 1639849626683)
	)
	(_inst g1 0 47(_ent . fullAdder simple)
		(_port
			((x)(a))
			((y)(b))
			((z)(c))
			((s)(d))
			((co)(e))
		)
	)
	(_object
		(_sig(_int a -1 0 45(_arch(_uni))))
		(_sig(_int b -1 0 45(_arch(_uni))))
		(_sig(_int c -1 0 45(_arch(_uni))))
		(_sig(_int d -1 0 45(_arch(_uni))))
		(_sig(_int e -1 0 45(_arch(_uni))))
		(_prcs
			(line__49(_arch 0 0 49(_assignment(_alias((a)(_string \"1"\)))(_trgt(0)))))
			(line__51(_arch 1 0 51(_assignment(_trgt(1)))))
			(line__53(_arch 2 0 53(_assignment(_alias((c)(_string \"1"\)))(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . bb 3 -1)
)
I 000047 55 1197          1639911637637 simple
(_unit VHDL(fulladder 0 4(simple 0 8))
	(_version ve4)
	(_time 1639911637638 2021.12.19 13:00:37)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 1d1b131b4c4a1a0b4e4d0c47481b191b181a1f1b1b)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 11(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(a))
		)
	)
	(_inst g2 0 12(_ent . xor2 simple)
		(_port
			((x0)(z))
			((x1)(a))
			((y)(s))
		)
	)
	(_inst g3 0 13(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(b))
		)
	)
	(_inst g4 0 14(_ent . and2 simple)
		(_port
			((x0)(a))
			((x1)(z))
			((y)(c))
		)
	)
	(_inst g5 0 15(_ent . or2 simple)
		(_port
			((x0)(b))
			((x1)(c))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 9(_arch(_uni))))
		(_sig(_int b -1 0 9(_arch(_uni))))
		(_sig(_int c -1 0 9(_arch(_uni))))
		(_sig(_int d -1 0 9(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1755          1639911637643 simple
(_unit VHDL(adder8bits 0 21(simple 0 25))
	(_version ve4)
	(_time 1639911637644 2021.12.19 13:00:37)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 1d1b141a4d4a4d0b19180f42441b1f1b141a191a1e)
	(_ent
		(_time 1639859703481)
	)
	(_generate gen1 0 29(_for 2 )
		(_inst g1 0 31(_ent . xor2 simple)
			(_port
				((x0)(cin))
				((x1)(b(_object 0)))
				((y)(b_neg(_object 0)))
			)
		)
		(_inst g2 0 32(_ent . fullAdder simple)
			(_port
				((x)(a(_object 0)))
				((y)(b_neg(_object 0)))
				((z)(ripple(_object 0)))
				((s)(r(_object 0)))
				((co)(ripple(_index 1)))
			)
		)
		(_object
			(_cnst(_int i 2 0 29(_arch)))
		)
	)
	(_inst g3 0 34(_ent . xor2 simple)
		(_port
			((x0)(cin))
			((x1)(b(7)))
			((y)(b_neg(7)))
		)
	)
	(_inst g4 0 35(_ent . fullAdder simple)
		(_port
			((x)(a(7)))
			((y)(b_neg(7)))
			((z)(ripple(7)))
			((s)(r(7)))
			((co)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 22(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 22(_ent(_in))))
		(_port(_int b 0 0 22(_ent(_in))))
		(_port(_int cin -1 0 22(_ent(_in))))
		(_port(_int r 0 0 22(_ent(_out))))
		(_port(_int cout -1 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 26(_array -1((_dto i 7 i 0)))))
		(_sig(_int ripple 1 0 26(_arch(_uni))))
		(_sig(_int b_neg 1 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 29(_scalar (_to i 0 i 3))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_alias((ripple(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 2 -1)
)
I 000043 55 936           1639911637649 bb
(_unit VHDL(testb 0 21(bb 0 44))
	(_version ve4)
	(_time 1639911637650 2021.12.19 13:00:37)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 1d1a111a4c4b4a0a181a0f46481b181a1e1a191b1f)
	(_ent
		(_time 1639849626683)
	)
	(_inst g1 0 47(_ent . fullAdder simple)
		(_port
			((x)(a))
			((y)(b))
			((z)(c))
			((s)(d))
			((co)(e))
		)
	)
	(_object
		(_sig(_int a -1 0 45(_arch(_uni))))
		(_sig(_int b -1 0 45(_arch(_uni))))
		(_sig(_int c -1 0 45(_arch(_uni))))
		(_sig(_int d -1 0 45(_arch(_uni))))
		(_sig(_int e -1 0 45(_arch(_uni))))
		(_prcs
			(line__49(_arch 0 0 49(_assignment(_alias((a)(_string \"1"\)))(_trgt(0)))))
			(line__51(_arch 1 0 51(_assignment(_trgt(1)))))
			(line__53(_arch 2 0 53(_assignment(_alias((c)(_string \"1"\)))(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . bb 3 -1)
)
I 000047 55 1197          1639911851451 simple
(_unit VHDL(fulladder 0 4(simple 0 8))
	(_version ve4)
	(_time 1639911851452 2021.12.19 13:04:11)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 525006505505554401024308075456545755505454)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 11(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(a))
		)
	)
	(_inst g2 0 12(_ent . xor2 simple)
		(_port
			((x0)(z))
			((x1)(a))
			((y)(s))
		)
	)
	(_inst g3 0 13(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(b))
		)
	)
	(_inst g4 0 14(_ent . and2 simple)
		(_port
			((x0)(a))
			((x1)(z))
			((y)(c))
		)
	)
	(_inst g5 0 15(_ent . or2 simple)
		(_port
			((x0)(b))
			((x1)(c))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 9(_arch(_uni))))
		(_sig(_int b -1 0 9(_arch(_uni))))
		(_sig(_int c -1 0 9(_arch(_uni))))
		(_sig(_int d -1 0 9(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1755          1639911851457 simple
(_unit VHDL(adder8bits 0 21(simple 0 25))
	(_version ve4)
	(_time 1639911851458 2021.12.19 13:04:11)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 52500151540502445657400d0b5450545b55565551)
	(_ent
		(_time 1639859703481)
	)
	(_generate gen1 0 29(_for 2 )
		(_inst g1 0 31(_ent . xor2 simple)
			(_port
				((x0)(cin))
				((x1)(b(_object 0)))
				((y)(b_neg(_object 0)))
			)
		)
		(_inst g2 0 32(_ent . fullAdder simple)
			(_port
				((x)(a(_object 0)))
				((y)(b_neg(_object 0)))
				((z)(ripple(_object 0)))
				((s)(r(_object 0)))
				((co)(ripple(_index 1)))
			)
		)
		(_object
			(_cnst(_int i 2 0 29(_arch)))
		)
	)
	(_inst g3 0 34(_ent . xor2 simple)
		(_port
			((x0)(cin))
			((x1)(b(7)))
			((y)(b_neg(7)))
		)
	)
	(_inst g4 0 35(_ent . fullAdder simple)
		(_port
			((x)(a(7)))
			((y)(b_neg(7)))
			((z)(ripple(7)))
			((s)(r(7)))
			((co)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 22(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 22(_ent(_in))))
		(_port(_int b 0 0 22(_ent(_in))))
		(_port(_int cin -1 0 22(_ent(_in))))
		(_port(_int r 0 0 22(_ent(_out))))
		(_port(_int cout -1 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 26(_array -1((_dto i 7 i 0)))))
		(_sig(_int ripple 1 0 26(_arch(_uni))))
		(_sig(_int b_neg 1 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 29(_scalar (_to i 0 i 3))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_alias((ripple(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 2 -1)
)
I 000043 55 1053          1639911851463 bb
(_unit VHDL(testb 0 21(bb 0 44))
	(_version ve4)
	(_time 1639911851464 2021.12.19 13:04:11)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 525104515504054557564009075457555155565450)
	(_ent
		(_time 1639849626683)
	)
	(_inst g1 0 48(_ent . Adder8bits simple)
		(_port
			((a)(a))
			((b)(b))
			((cin)(d))
			((r)(c))
			((cout)(e))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 45(_array -1((_dto i 7 i 0)))))
		(_sig(_int a 0 0 45(_arch(_uni))))
		(_sig(_int b 0 0 45(_arch(_uni))))
		(_sig(_int c 0 0 45(_arch(_uni))))
		(_sig(_int d -1 0 46(_arch(_uni))))
		(_sig(_int e -1 0 46(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(0)))))
			(line__52(_arch 1 0 52(_assignment(_trgt(1)))))
			(line__54(_arch 2 0 54(_assignment(_alias((d)(_string \"0"\)))(_trgt(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 50463234)
		(33686018 50529027)
	)
	(_model . bb 3 -1)
)
I 000047 55 1197          1639911959353 simple
(_unit VHDL(fulladder 0 4(simple 0 8))
	(_version ve4)
	(_time 1639911959354 2021.12.19 13:05:59)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code c595c391c592c2d39695d49f90c3c1c3c0c2c7c3c3)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 11(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(a))
		)
	)
	(_inst g2 0 12(_ent . xor2 simple)
		(_port
			((x0)(z))
			((x1)(a))
			((y)(s))
		)
	)
	(_inst g3 0 13(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(b))
		)
	)
	(_inst g4 0 14(_ent . and2 simple)
		(_port
			((x0)(a))
			((x1)(z))
			((y)(c))
		)
	)
	(_inst g5 0 15(_ent . or2 simple)
		(_port
			((x0)(b))
			((x1)(c))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 9(_arch(_uni))))
		(_sig(_int b -1 0 9(_arch(_uni))))
		(_sig(_int c -1 0 9(_arch(_uni))))
		(_sig(_int d -1 0 9(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1755          1639911959359 simple
(_unit VHDL(adder8bits 0 21(simple 0 25))
	(_version ve4)
	(_time 1639911959360 2021.12.19 13:05:59)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code d484d586d48384c2d0d1c68b8dd2d6d2ddd3d0d3d7)
	(_ent
		(_time 1639859703481)
	)
	(_generate gen1 0 29(_for 2 )
		(_inst g1 0 31(_ent . xor2 simple)
			(_port
				((x0)(cin))
				((x1)(b(_object 0)))
				((y)(b_neg(_object 0)))
			)
		)
		(_inst g2 0 32(_ent . fullAdder simple)
			(_port
				((x)(a(_object 0)))
				((y)(b_neg(_object 0)))
				((z)(ripple(_object 0)))
				((s)(r(_object 0)))
				((co)(ripple(_index 1)))
			)
		)
		(_object
			(_cnst(_int i 2 0 29(_arch)))
		)
	)
	(_inst g3 0 34(_ent . xor2 simple)
		(_port
			((x0)(cin))
			((x1)(b(7)))
			((y)(b_neg(7)))
		)
	)
	(_inst g4 0 35(_ent . fullAdder simple)
		(_port
			((x)(a(7)))
			((y)(b_neg(7)))
			((z)(ripple(7)))
			((s)(r(7)))
			((co)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 22(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 22(_ent(_in))))
		(_port(_int b 0 0 22(_ent(_in))))
		(_port(_int cin -1 0 22(_ent(_in))))
		(_port(_int r 0 0 22(_ent(_out))))
		(_port(_int cout -1 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 26(_array -1((_dto i 7 i 0)))))
		(_sig(_int ripple 1 0 26(_arch(_uni))))
		(_sig(_int b_neg 1 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 29(_scalar (_to i 0 i 3))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_alias((ripple(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 2 -1)
)
I 000043 55 1053          1639911959365 bb
(_unit VHDL(testb 0 21(bb 0 44))
	(_version ve4)
	(_time 1639911959366 2021.12.19 13:05:59)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code d485d086d58283c3d1d0c68f81d2d1d3d7d3d0d2d6)
	(_ent
		(_time 1639849626683)
	)
	(_inst g1 0 48(_ent . Adder8bits simple)
		(_port
			((a)(a))
			((b)(b))
			((cin)(d))
			((r)(c))
			((cout)(e))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 45(_array -1((_dto i 7 i 0)))))
		(_sig(_int a 0 0 45(_arch(_uni))))
		(_sig(_int b 0 0 45(_arch(_uni))))
		(_sig(_int c 0 0 45(_arch(_uni))))
		(_sig(_int d -1 0 46(_arch(_uni))))
		(_sig(_int e -1 0 46(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(0)))))
			(line__52(_arch 1 0 52(_assignment(_trgt(1)))))
			(line__54(_arch 2 0 54(_assignment(_alias((d)(_string \"0"\)))(_trgt(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 50463234)
		(33686018 50529027)
	)
	(_model . bb 3 -1)
)
I 000047 55 716           1639929792200 simple
(_unit VHDL(halfadder 0 4(simple 0 8))
	(_version ve4)
	(_time 1639929792201 2021.12.19 18:03:12)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 3b3d673e686c3c2d3d6f2a616e3d3f3d3e3c393d33)
	(_ent
		(_time 1639929792198)
	)
	(_inst g1 0 10(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g2 0 11(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int c -1 0 5(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1202          1639929792206 simple
(_unit VHDL(fulladder 0 4(simple 0 21))
	(_version ve4)
	(_time 1639929792207 2021.12.19 18:03:12)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 3b3d693f6c6c3c2d686b2a616e3d3f3d3e3c393d3d)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 24(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(a))
		)
	)
	(_inst g2 0 25(_ent . xor2 simple)
		(_port
			((x0)(z))
			((x1)(a))
			((y)(s))
		)
	)
	(_inst g3 0 26(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(b))
		)
	)
	(_inst g4 0 27(_ent . and2 simple)
		(_port
			((x0)(a))
			((x1)(z))
			((y)(c))
		)
	)
	(_inst g5 0 28(_ent . or2 simple)
		(_port
			((x0)(b))
			((x1)(c))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 22(_arch(_uni))))
		(_sig(_int b -1 0 22(_arch(_uni))))
		(_sig(_int c -1 0 22(_arch(_uni))))
		(_sig(_int d -1 0 22(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1755          1639929792212 simple
(_unit VHDL(adder8bits 0 21(simple 0 38))
	(_version ve4)
	(_time 1639929792213 2021.12.19 18:03:12)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 3b3d6e3e6d6c6b2d3f3e2964623d393d323c3f3c38)
	(_ent
		(_time 1639859703481)
	)
	(_generate gen1 0 42(_for 2 )
		(_inst g1 0 44(_ent . xor2 simple)
			(_port
				((x0)(cin))
				((x1)(b(_object 0)))
				((y)(b_neg(_object 0)))
			)
		)
		(_inst g2 0 45(_ent . fullAdder simple)
			(_port
				((x)(a(_object 0)))
				((y)(b_neg(_object 0)))
				((z)(ripple(_object 0)))
				((s)(r(_object 0)))
				((co)(ripple(_index 1)))
			)
		)
		(_object
			(_cnst(_int i 2 0 42(_arch)))
		)
	)
	(_inst g3 0 47(_ent . xor2 simple)
		(_port
			((x0)(cin))
			((x1)(b(7)))
			((y)(b_neg(7)))
		)
	)
	(_inst g4 0 48(_ent . fullAdder simple)
		(_port
			((x)(a(7)))
			((y)(b_neg(7)))
			((z)(ripple(7)))
			((s)(r(7)))
			((co)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 22(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 22(_ent(_in))))
		(_port(_int b 0 0 22(_ent(_in))))
		(_port(_int cin -1 0 22(_ent(_in))))
		(_port(_int r 0 0 22(_ent(_out))))
		(_port(_int cout -1 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 39(_array -1((_dto i 7 i 0)))))
		(_sig(_int ripple 1 0 39(_arch(_uni))))
		(_sig(_int b_neg 1 0 39(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 42(_scalar (_to i 0 i 3))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_alias((ripple(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 2 -1)
)
I 000043 55 1053          1639929792218 bb
(_unit VHDL(testb 0 21(bb 0 57))
	(_version ve4)
	(_time 1639929792219 2021.12.19 18:03:12)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 3b3c6b3e6c6d6c2c3e3f29606e3d3e3c383c3f3d39)
	(_ent
		(_time 1639849626683)
	)
	(_inst g1 0 61(_ent . Adder8bits simple)
		(_port
			((a)(a))
			((b)(b))
			((cin)(d))
			((r)(c))
			((cout)(e))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 58(_array -1((_dto i 7 i 0)))))
		(_sig(_int a 0 0 58(_arch(_uni))))
		(_sig(_int b 0 0 58(_arch(_uni))))
		(_sig(_int c 0 0 58(_arch(_uni))))
		(_sig(_int d -1 0 59(_arch(_uni))))
		(_sig(_int e -1 0 59(_arch(_uni))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_trgt(0)))))
			(line__65(_arch 1 0 65(_assignment(_trgt(1)))))
			(line__67(_arch 2 0 67(_assignment(_alias((d)(_string \"0"\)))(_trgt(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 50463234)
		(33686018 50529027)
	)
	(_model . bb 3 -1)
)
I 000047 55 716           1639929965126 simple
(_unit VHDL(halfadder 0 4(simple 0 8))
	(_version ve4)
	(_time 1639929965127 2021.12.19 18:06:05)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code b5e1bde1b1e2b2a3b3e1a4efe0b3b1b3b0b2b7b3bd)
	(_ent
		(_time 1639929792197)
	)
	(_inst g1 0 10(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g2 0 11(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int c -1 0 5(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1755          1639929965134 simple
(_unit VHDL(adder8bits 0 21(simple 0 36))
	(_version ve4)
	(_time 1639929965135 2021.12.19 18:06:05)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code c490c591c49394d2c0c1d69b9dc2c6c2cdc3c0c3c7)
	(_ent
		(_time 1639859703481)
	)
	(_generate gen1 0 40(_for 2 )
		(_inst g1 0 42(_ent . xor2 simple)
			(_port
				((x0)(cin))
				((x1)(b(_object 0)))
				((y)(b_neg(_object 0)))
			)
		)
		(_inst g2 0 43(_ent . fullAdder simple)
			(_port
				((x)(a(_object 0)))
				((y)(b_neg(_object 0)))
				((z)(ripple(_object 0)))
				((s)(r(_object 0)))
				((co)(ripple(_index 1)))
			)
		)
		(_object
			(_cnst(_int i 2 0 40(_arch)))
		)
	)
	(_inst g3 0 45(_ent . xor2 simple)
		(_port
			((x0)(cin))
			((x1)(b(7)))
			((y)(b_neg(7)))
		)
	)
	(_inst g4 0 46(_ent . fullAdder simple)
		(_port
			((x)(a(7)))
			((y)(b_neg(7)))
			((z)(ripple(7)))
			((s)(r(7)))
			((co)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 22(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 22(_ent(_in))))
		(_port(_int b 0 0 22(_ent(_in))))
		(_port(_int cin -1 0 22(_ent(_in))))
		(_port(_int r 0 0 22(_ent(_out))))
		(_port(_int cout -1 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 37(_array -1((_dto i 7 i 0)))))
		(_sig(_int ripple 1 0 37(_arch(_uni))))
		(_sig(_int b_neg 1 0 37(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 40(_scalar (_to i 0 i 3))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_alias((ripple(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 2 -1)
)
I 000043 55 1053          1639929965140 bb
(_unit VHDL(testb 0 21(bb 0 55))
	(_version ve4)
	(_time 1639929965141 2021.12.19 18:06:05)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code c491c091c59293d3c1c0d69f91c2c1c3c7c3c0c2c6)
	(_ent
		(_time 1639849626683)
	)
	(_inst g1 0 59(_ent . Adder8bits simple)
		(_port
			((a)(a))
			((b)(b))
			((cin)(d))
			((r)(c))
			((cout)(e))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56(_array -1((_dto i 7 i 0)))))
		(_sig(_int a 0 0 56(_arch(_uni))))
		(_sig(_int b 0 0 56(_arch(_uni))))
		(_sig(_int c 0 0 56(_arch(_uni))))
		(_sig(_int d -1 0 57(_arch(_uni))))
		(_sig(_int e -1 0 57(_arch(_uni))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_trgt(0)))))
			(line__63(_arch 1 0 63(_assignment(_trgt(1)))))
			(line__65(_arch 2 0 65(_assignment(_alias((d)(_string \"0"\)))(_trgt(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 50463234)
		(33686018 50529027)
	)
	(_model . bb 3 -1)
)
I 000047 55 716           1639930023882 simple
(_unit VHDL(halfadder 0 4(simple 0 8))
	(_version ve4)
	(_time 1639930023883 2021.12.19 18:07:03)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 424d4c40411545544416531817444644474540444a)
	(_ent
		(_time 1639929792197)
	)
	(_inst g1 0 10(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g2 0 11(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int c -1 0 5(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1755          1639930023890 simple
(_unit VHDL(adder8bits 0 21(simple 0 36))
	(_version ve4)
	(_time 1639930023891 2021.12.19 18:07:03)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 424d4540441512544647501d1b4440444b45464541)
	(_ent
		(_time 1639859703481)
	)
	(_generate gen1 0 40(_for 2 )
		(_inst g1 0 42(_ent . xor2 simple)
			(_port
				((x0)(cin))
				((x1)(b(_object 0)))
				((y)(b_neg(_object 0)))
			)
		)
		(_inst g2 0 43(_ent . fullAdder simple)
			(_port
				((x)(a(_object 0)))
				((y)(b_neg(_object 0)))
				((z)(ripple(_object 0)))
				((s)(r(_object 0)))
				((co)(ripple(_index 1)))
			)
		)
		(_object
			(_cnst(_int i 2 0 40(_arch)))
		)
	)
	(_inst g3 0 45(_ent . xor2 simple)
		(_port
			((x0)(cin))
			((x1)(b(7)))
			((y)(b_neg(7)))
		)
	)
	(_inst g4 0 46(_ent . fullAdder simple)
		(_port
			((x)(a(7)))
			((y)(b_neg(7)))
			((z)(ripple(7)))
			((s)(r(7)))
			((co)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 22(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 22(_ent(_in))))
		(_port(_int b 0 0 22(_ent(_in))))
		(_port(_int cin -1 0 22(_ent(_in))))
		(_port(_int r 0 0 22(_ent(_out))))
		(_port(_int cout -1 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 37(_array -1((_dto i 7 i 0)))))
		(_sig(_int ripple 1 0 37(_arch(_uni))))
		(_sig(_int b_neg 1 0 37(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 40(_scalar (_to i 0 i 3))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_alias((ripple(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 2 -1)
)
I 000043 55 1053          1639930023896 bb
(_unit VHDL(testb 0 21(bb 0 55))
	(_version ve4)
	(_time 1639930023897 2021.12.19 18:07:03)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 424c40404514155547465019174447454145464440)
	(_ent
		(_time 1639849626683)
	)
	(_inst g1 0 59(_ent . Adder8bits simple)
		(_port
			((a)(a))
			((b)(b))
			((cin)(d))
			((r)(c))
			((cout)(e))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56(_array -1((_dto i 7 i 0)))))
		(_sig(_int a 0 0 56(_arch(_uni))))
		(_sig(_int b 0 0 56(_arch(_uni))))
		(_sig(_int c 0 0 56(_arch(_uni))))
		(_sig(_int d -1 0 57(_arch(_uni))))
		(_sig(_int e -1 0 57(_arch(_uni))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_trgt(0)))))
			(line__63(_arch 1 0 63(_assignment(_trgt(1)))))
			(line__65(_arch 2 0 65(_assignment(_alias((d)(_string \"0"\)))(_trgt(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 50463234)
		(33686018 50529027)
	)
	(_model . bb 3 -1)
)
I 000047 55 716           1639930067276 simple
(_unit VHDL(halfadder 0 4(simple 0 8))
	(_version ve4)
	(_time 1639930067277 2021.12.19 18:07:47)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code c1c49f94c196c6d7c795d09b94c7c5c7c4c6c3c7c9)
	(_ent
		(_time 1639929792197)
	)
	(_inst g1 0 10(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g2 0 11(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int c -1 0 5(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1040          1639930067282 simple
(_unit VHDL(fulladder 0 4(simple 0 21))
	(_version ve4)
	(_time 1639930067283 2021.12.19 18:07:47)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code c1c49195c596c6d79293d09b94c7c5c7c4c6c3c7c7)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 24(_ent . halfAdder simple)
		(_port
			((x)(x))
			((y)(y))
			((s)(a))
			((c)(b))
		)
	)
	(_inst g2 0 25(_ent . halfAdder simple)
		(_port
			((x)(a))
			((y)(z))
			((s)(s))
			((c)(d))
		)
	)
	(_inst g3 0 26(_ent . or2 simple)
		(_port
			((x0)(b))
			((x1)(d))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 22(_arch(_uni))))
		(_sig(_int b -1 0 22(_arch(_uni))))
		(_sig(_int c -1 0 22(_arch(_uni))))
		(_sig(_int d -1 0 22(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1755          1639930067288 simple
(_unit VHDL(adder8bits 0 21(simple 0 36))
	(_version ve4)
	(_time 1639930067289 2021.12.19 18:07:47)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code c1c49694c49691d7c5c4d39e98c7c3c7c8c6c5c6c2)
	(_ent
		(_time 1639859703481)
	)
	(_generate gen1 0 40(_for 2 )
		(_inst g1 0 42(_ent . xor2 simple)
			(_port
				((x0)(cin))
				((x1)(b(_object 0)))
				((y)(b_neg(_object 0)))
			)
		)
		(_inst g2 0 43(_ent . fullAdder simple)
			(_port
				((x)(a(_object 0)))
				((y)(b_neg(_object 0)))
				((z)(ripple(_object 0)))
				((s)(r(_object 0)))
				((co)(ripple(_index 1)))
			)
		)
		(_object
			(_cnst(_int i 2 0 40(_arch)))
		)
	)
	(_inst g3 0 45(_ent . xor2 simple)
		(_port
			((x0)(cin))
			((x1)(b(7)))
			((y)(b_neg(7)))
		)
	)
	(_inst g4 0 46(_ent . fullAdder simple)
		(_port
			((x)(a(7)))
			((y)(b_neg(7)))
			((z)(ripple(7)))
			((s)(r(7)))
			((co)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 22(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 22(_ent(_in))))
		(_port(_int b 0 0 22(_ent(_in))))
		(_port(_int cin -1 0 22(_ent(_in))))
		(_port(_int r 0 0 22(_ent(_out))))
		(_port(_int cout -1 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 37(_array -1((_dto i 7 i 0)))))
		(_sig(_int ripple 1 0 37(_arch(_uni))))
		(_sig(_int b_neg 1 0 37(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 40(_scalar (_to i 0 i 3))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_alias((ripple(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 2 -1)
)
I 000043 55 1053          1639930067294 bb
(_unit VHDL(testb 0 21(bb 0 55))
	(_version ve4)
	(_time 1639930067295 2021.12.19 18:07:47)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code c1c59394c59796d6c4c5d39a94c7c4c6c2c6c5c7c3)
	(_ent
		(_time 1639849626683)
	)
	(_inst g1 0 59(_ent . Adder8bits simple)
		(_port
			((a)(a))
			((b)(b))
			((cin)(d))
			((r)(c))
			((cout)(e))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56(_array -1((_dto i 7 i 0)))))
		(_sig(_int a 0 0 56(_arch(_uni))))
		(_sig(_int b 0 0 56(_arch(_uni))))
		(_sig(_int c 0 0 56(_arch(_uni))))
		(_sig(_int d -1 0 57(_arch(_uni))))
		(_sig(_int e -1 0 57(_arch(_uni))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_trgt(0)))))
			(line__63(_arch 1 0 63(_assignment(_trgt(1)))))
			(line__65(_arch 2 0 65(_assignment(_alias((d)(_string \"0"\)))(_trgt(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 50463234)
		(33686018 50529027)
	)
	(_model . bb 3 -1)
)
I 000047 55 716           1639930070576 simple
(_unit VHDL(halfadder 0 4(simple 0 8))
	(_version ve4)
	(_time 1639930070577 2021.12.19 18:07:50)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code a2a0f9f5a1f5a5b4a4f6b3f8f7a4a6a4a7a5a0a4aa)
	(_ent
		(_time 1639929792197)
	)
	(_inst g1 0 10(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g2 0 11(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int c -1 0 5(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1040          1639930070582 simple
(_unit VHDL(fulladder 0 4(simple 0 21))
	(_version ve4)
	(_time 1639930070583 2021.12.19 18:07:50)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code a2a0f7f4a5f5a5b4f1f0b3f8f7a4a6a4a7a5a0a4a4)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 24(_ent . halfAdder simple)
		(_port
			((x)(x))
			((y)(y))
			((s)(a))
			((c)(b))
		)
	)
	(_inst g2 0 25(_ent . halfAdder simple)
		(_port
			((x)(a))
			((y)(z))
			((s)(s))
			((c)(d))
		)
	)
	(_inst g3 0 26(_ent . or2 simple)
		(_port
			((x0)(b))
			((x1)(d))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 22(_arch(_uni))))
		(_sig(_int b -1 0 22(_arch(_uni))))
		(_sig(_int c -1 0 22(_arch(_uni))))
		(_sig(_int d -1 0 22(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1755          1639930070588 simple
(_unit VHDL(adder8bits 0 21(simple 0 36))
	(_version ve4)
	(_time 1639930070589 2021.12.19 18:07:50)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code a2a0f0f5a4f5f2b4a6a7b0fdfba4a0a4aba5a6a5a1)
	(_ent
		(_time 1639859703481)
	)
	(_generate gen1 0 40(_for 2 )
		(_inst g1 0 42(_ent . xor2 simple)
			(_port
				((x0)(cin))
				((x1)(b(_object 0)))
				((y)(b_neg(_object 0)))
			)
		)
		(_inst g2 0 43(_ent . fullAdder simple)
			(_port
				((x)(a(_object 0)))
				((y)(b_neg(_object 0)))
				((z)(ripple(_object 0)))
				((s)(r(_object 0)))
				((co)(ripple(_index 1)))
			)
		)
		(_object
			(_cnst(_int i 2 0 40(_arch)))
		)
	)
	(_inst g3 0 45(_ent . xor2 simple)
		(_port
			((x0)(cin))
			((x1)(b(7)))
			((y)(b_neg(7)))
		)
	)
	(_inst g4 0 46(_ent . fullAdder simple)
		(_port
			((x)(a(7)))
			((y)(b_neg(7)))
			((z)(ripple(7)))
			((s)(r(7)))
			((co)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 22(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 22(_ent(_in))))
		(_port(_int b 0 0 22(_ent(_in))))
		(_port(_int cin -1 0 22(_ent(_in))))
		(_port(_int r 0 0 22(_ent(_out))))
		(_port(_int cout -1 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 37(_array -1((_dto i 7 i 0)))))
		(_sig(_int ripple 1 0 37(_arch(_uni))))
		(_sig(_int b_neg 1 0 37(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 40(_scalar (_to i 0 i 3))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_alias((ripple(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 2 -1)
)
I 000043 55 1053          1639930070594 bb
(_unit VHDL(testb 0 21(bb 0 55))
	(_version ve4)
	(_time 1639930070595 2021.12.19 18:07:50)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code a2a1f5f5a5f4f5b5a7a6b0f9f7a4a7a5a1a5a6a4a0)
	(_ent
		(_time 1639849626683)
	)
	(_inst g1 0 59(_ent . Adder8bits simple)
		(_port
			((a)(a))
			((b)(b))
			((cin)(d))
			((r)(c))
			((cout)(e))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56(_array -1((_dto i 7 i 0)))))
		(_sig(_int a 0 0 56(_arch(_uni))))
		(_sig(_int b 0 0 56(_arch(_uni))))
		(_sig(_int c 0 0 56(_arch(_uni))))
		(_sig(_int d -1 0 57(_arch(_uni))))
		(_sig(_int e -1 0 57(_arch(_uni))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_trgt(0)))))
			(line__63(_arch 1 0 63(_assignment(_trgt(1)))))
			(line__65(_arch 2 0 65(_assignment(_alias((d)(_string \"0"\)))(_trgt(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 50463234)
		(33686018 50529027)
	)
	(_model . bb 3 -1)
)
I 000047 55 716           1639930108770 simple
(_unit VHDL(halfadder 0 4(simple 0 8))
	(_version ve4)
	(_time 1639930108771 2021.12.19 18:08:28)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code cd9ec498989acadbcb99dc9798cbc9cbc8cacfcbc5)
	(_ent
		(_time 1639929792197)
	)
	(_inst g1 0 10(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g2 0 11(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int c -1 0 5(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1040          1639930108776 simple
(_unit VHDL(fulladder 0 4(simple 0 21))
	(_version ve4)
	(_time 1639930108777 2021.12.19 18:08:28)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code dd8eda8e8c8adacb8e8fcc8788dbd9dbd8dadfdbdb)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 24(_ent . halfAdder simple)
		(_port
			((x)(x))
			((y)(y))
			((s)(a))
			((c)(b))
		)
	)
	(_inst g2 0 25(_ent . halfAdder simple)
		(_port
			((x)(a))
			((y)(z))
			((s)(s))
			((c)(d))
		)
	)
	(_inst g3 0 26(_ent . or2 simple)
		(_port
			((x0)(b))
			((x1)(d))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 22(_arch(_uni))))
		(_sig(_int b -1 0 22(_arch(_uni))))
		(_sig(_int c -1 0 22(_arch(_uni))))
		(_sig(_int d -1 0 22(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1755          1639930108782 simple
(_unit VHDL(adder8bits 0 21(simple 0 36))
	(_version ve4)
	(_time 1639930108783 2021.12.19 18:08:28)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code dd8edd8f8d8a8dcbd9d8cf8284dbdfdbd4dad9dade)
	(_ent
		(_time 1639859703481)
	)
	(_generate gen1 0 40(_for 2 )
		(_inst g1 0 42(_ent . xor2 simple)
			(_port
				((x0)(cin))
				((x1)(b(_object 0)))
				((y)(b_neg(_object 0)))
			)
		)
		(_inst g2 0 43(_ent . fullAdder simple)
			(_port
				((x)(a(_object 0)))
				((y)(b_neg(_object 0)))
				((z)(ripple(_object 0)))
				((s)(r(_object 0)))
				((co)(ripple(_index 1)))
			)
		)
		(_object
			(_cnst(_int i 2 0 40(_arch)))
		)
	)
	(_inst g3 0 45(_ent . xor2 simple)
		(_port
			((x0)(cin))
			((x1)(b(7)))
			((y)(b_neg(7)))
		)
	)
	(_inst g4 0 46(_ent . fullAdder simple)
		(_port
			((x)(a(7)))
			((y)(b_neg(7)))
			((z)(ripple(7)))
			((s)(r(7)))
			((co)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 22(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 22(_ent(_in))))
		(_port(_int b 0 0 22(_ent(_in))))
		(_port(_int cin -1 0 22(_ent(_in))))
		(_port(_int r 0 0 22(_ent(_out))))
		(_port(_int cout -1 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 37(_array -1((_dto i 7 i 0)))))
		(_sig(_int ripple 1 0 37(_arch(_uni))))
		(_sig(_int b_neg 1 0 37(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 40(_scalar (_to i 0 i 6))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_alias((ripple(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 2 -1)
)
I 000043 55 1053          1639930108788 bb
(_unit VHDL(testb 0 21(bb 0 55))
	(_version ve4)
	(_time 1639930108789 2021.12.19 18:08:28)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code dd8fd88f8c8b8acad8d9cf8688dbd8dadedad9dbdf)
	(_ent
		(_time 1639849626683)
	)
	(_inst g1 0 59(_ent . Adder8bits simple)
		(_port
			((a)(a))
			((b)(b))
			((cin)(d))
			((r)(c))
			((cout)(e))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56(_array -1((_dto i 7 i 0)))))
		(_sig(_int a 0 0 56(_arch(_uni))))
		(_sig(_int b 0 0 56(_arch(_uni))))
		(_sig(_int c 0 0 56(_arch(_uni))))
		(_sig(_int d -1 0 57(_arch(_uni))))
		(_sig(_int e -1 0 57(_arch(_uni))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_trgt(0)))))
			(line__63(_arch 1 0 63(_assignment(_trgt(1)))))
			(line__65(_arch 2 0 65(_assignment(_alias((d)(_string \"0"\)))(_trgt(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 50463234)
		(33686018 50529027)
	)
	(_model . bb 3 -1)
)
I 000047 55 716           1639936796847 simple
(_unit VHDL(halfadder 0 4(simple 0 8))
	(_version ve4)
	(_time 1639936796848 2021.12.19 19:59:56)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 1b48451c484c1c0d1d4f0a414e1d1f1d1e1c191d13)
	(_ent
		(_time 1639929792197)
	)
	(_inst g1 0 10(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g2 0 11(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int c -1 0 5(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1040          1639936796853 simple
(_unit VHDL(fulladder 0 4(simple 0 21))
	(_version ve4)
	(_time 1639936796854 2021.12.19 19:59:56)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 1b484b1d4c4c1c0d48490a414e1d1f1d1e1c191d1d)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 24(_ent . halfAdder simple)
		(_port
			((x)(x))
			((y)(y))
			((s)(a))
			((c)(b))
		)
	)
	(_inst g2 0 25(_ent . halfAdder simple)
		(_port
			((x)(a))
			((y)(z))
			((s)(s))
			((c)(d))
		)
	)
	(_inst g3 0 26(_ent . or2 simple)
		(_port
			((x0)(b))
			((x1)(d))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 22(_arch(_uni))))
		(_sig(_int b -1 0 22(_arch(_uni))))
		(_sig(_int c -1 0 22(_arch(_uni))))
		(_sig(_int d -1 0 22(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1779          1639936796859 simple
(_unit VHDL(adder8bits 0 33(simple 0 37))
	(_version ve4)
	(_time 1639936796860 2021.12.19 19:59:56)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 2b787c2f7d7c7b3d2f2f3974722d292d222c2f2c28)
	(_ent
		(_time 1639936796857)
	)
	(_generate gen1 0 41(_for 2 )
		(_inst g1 0 43(_ent . xor2 simple)
			(_port
				((x0)(cin))
				((x1)(b(_object 0)))
				((y)(b_neg(_object 0)))
			)
		)
		(_inst g2 0 44(_ent . fullAdder simple)
			(_port
				((x)(a(_object 0)))
				((y)(b_neg(_object 0)))
				((z)(ripple(_object 0)))
				((s)(r(_object 0)))
				((co)(ripple(_index 1)))
			)
		)
		(_object
			(_cnst(_int i 2 0 41(_arch)))
		)
	)
	(_inst g3 0 46(_ent . xor2 simple)
		(_port
			((x0)(cin))
			((x1)(b(7)))
			((y)(b_neg(7)))
		)
	)
	(_inst g4 0 47(_ent . fullAdder simple)
		(_port
			((x)(a(7)))
			((y)(b_neg(7)))
			((z)(ripple(7)))
			((s)(r(7)))
			((co)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 34(_ent(_in))))
		(_port(_int r 0 0 34(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int ripple 1 0 38(_arch(_uni))))
		(_sig(_int b_neg 1 0 38(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 41(_scalar (_to i 0 i 6))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_alias((ripple(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . simple 2 -1)
)
I 000043 55 1077          1639936796865 bb
(_unit VHDL(testb 0 54(bb 0 57))
	(_version ve4)
	(_time 1639936796866 2021.12.19 19:59:56)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 2b79792f7c7d7c3c2e2e39707e2d2e2c282c2f2d29)
	(_ent
		(_time 1639936796863)
	)
	(_inst g1 0 61(_ent . Adder8bits simple)
		(_port
			((a)(a))
			((b)(b))
			((cin)(d))
			((r)(c))
			((cout)(e))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 58(_array -1((_dto i 7 i 0)))))
		(_sig(_int a 0 0 58(_arch(_uni))))
		(_sig(_int b 0 0 58(_arch(_uni))))
		(_sig(_int c 0 0 58(_arch(_uni))))
		(_sig(_int d -1 0 59(_arch(_uni))))
		(_sig(_int e -1 0 59(_arch(_uni))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_trgt(0)))))
			(line__65(_arch 1 0 65(_assignment(_trgt(1)))))
			(line__67(_arch 2 0 67(_assignment(_alias((d)(_string \"0"\)))(_trgt(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 50463234)
		(33686018 50529027)
	)
	(_model . bb 3 -1)
)
I 000047 55 716           1639936859583 simple
(_unit VHDL(halfadder 0 4(simple 0 8))
	(_version ve4)
	(_time 1639936859584 2021.12.19 20:00:59)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 2a79262e7a7d2d3c2c7e3b707f2c2e2c2f2d282c22)
	(_ent
		(_time 1639929792197)
	)
	(_inst g1 0 10(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g2 0 11(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int c -1 0 5(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1040          1639936859589 simple
(_unit VHDL(fulladder 0 4(simple 0 21))
	(_version ve4)
	(_time 1639936859590 2021.12.19 20:00:59)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 396a3b3d356e3e2f6a6b28636c3f3d3f3c3e3b3f3f)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 24(_ent . halfAdder simple)
		(_port
			((x)(x))
			((y)(y))
			((s)(a))
			((c)(b))
		)
	)
	(_inst g2 0 25(_ent . halfAdder simple)
		(_port
			((x)(a))
			((y)(z))
			((s)(s))
			((c)(d))
		)
	)
	(_inst g3 0 26(_ent . or2 simple)
		(_port
			((x0)(b))
			((x1)(d))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 22(_arch(_uni))))
		(_sig(_int b -1 0 22(_arch(_uni))))
		(_sig(_int c -1 0 22(_arch(_uni))))
		(_sig(_int d -1 0 22(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1755          1639936859595 simple
(_unit VHDL(adder8bits 0 32(simple 0 36))
	(_version ve4)
	(_time 1639936859596 2021.12.19 20:00:59)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 396a3c3c346e692f3d3c2b66603f3b3f303e3d3e3a)
	(_ent
		(_time 1639936859593)
	)
	(_generate gen1 0 40(_for 2 )
		(_inst g1 0 42(_ent . xor2 simple)
			(_port
				((x0)(cin))
				((x1)(b(_object 0)))
				((y)(b_neg(_object 0)))
			)
		)
		(_inst g2 0 43(_ent . fullAdder simple)
			(_port
				((x)(a(_object 0)))
				((y)(b_neg(_object 0)))
				((z)(ripple(_object 0)))
				((s)(r(_object 0)))
				((co)(ripple(_index 1)))
			)
		)
		(_object
			(_cnst(_int i 2 0 40(_arch)))
		)
	)
	(_inst g3 0 45(_ent . xor2 simple)
		(_port
			((x0)(cin))
			((x1)(b(7)))
			((y)(b_neg(7)))
		)
	)
	(_inst g4 0 46(_ent . fullAdder simple)
		(_port
			((x)(a(7)))
			((y)(b_neg(7)))
			((z)(ripple(7)))
			((s)(r(7)))
			((co)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 33(_ent(_in))))
		(_port(_int b 0 0 33(_ent(_in))))
		(_port(_int cin -1 0 33(_ent(_in))))
		(_port(_int r 0 0 33(_ent(_out))))
		(_port(_int cout -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 37(_array -1((_dto i 7 i 0)))))
		(_sig(_int ripple 1 0 37(_arch(_uni))))
		(_sig(_int b_neg 1 0 37(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 40(_scalar (_to i 0 i 6))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_alias((ripple(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 2 -1)
)
I 000043 55 1053          1639936859601 bb
(_unit VHDL(testb 0 52(bb 0 55))
	(_version ve4)
	(_time 1639936859602 2021.12.19 20:00:59)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 396b393c356f6e2e3c3d2b626c3f3c3e3a3e3d3f3b)
	(_ent
		(_time 1639936859599)
	)
	(_inst g1 0 59(_ent . Adder8bits simple)
		(_port
			((a)(a))
			((b)(b))
			((cin)(d))
			((r)(c))
			((cout)(e))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56(_array -1((_dto i 7 i 0)))))
		(_sig(_int a 0 0 56(_arch(_uni))))
		(_sig(_int b 0 0 56(_arch(_uni))))
		(_sig(_int c 0 0 56(_arch(_uni))))
		(_sig(_int d -1 0 57(_arch(_uni))))
		(_sig(_int e -1 0 57(_arch(_uni))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_trgt(0)))))
			(line__63(_arch 1 0 63(_assignment(_trgt(1)))))
			(line__65(_arch 2 0 65(_assignment(_alias((d)(_string \"0"\)))(_trgt(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 50463234)
		(33686018 50529027)
	)
	(_model . bb 3 -1)
)
I 000047 55 716           1639937194592 simple
(_unit VHDL(halfadder 0 4(simple 0 8))
	(_version ve4)
	(_time 1639937194593 2021.12.19 20:06:34)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code d1d7d983d186d6c7d785c08b84d7d5d7d4d6d3d7d9)
	(_ent
		(_time 1639929792197)
	)
	(_inst g1 0 10(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g2 0 11(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int c -1 0 5(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1040          1639937194598 simple
(_unit VHDL(fulladder 0 4(simple 0 21))
	(_version ve4)
	(_time 1639937194599 2021.12.19 20:06:34)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code d1d7d782d586d6c78283c08b84d7d5d7d4d6d3d7d7)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 24(_ent . halfAdder simple)
		(_port
			((x)(x))
			((y)(y))
			((s)(a))
			((c)(b))
		)
	)
	(_inst g2 0 25(_ent . halfAdder simple)
		(_port
			((x)(a))
			((y)(z))
			((s)(s))
			((c)(d))
		)
	)
	(_inst g3 0 26(_ent . or2 simple)
		(_port
			((x0)(b))
			((x1)(d))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 22(_arch(_uni))))
		(_sig(_int b -1 0 22(_arch(_uni))))
		(_sig(_int c -1 0 22(_arch(_uni))))
		(_sig(_int d -1 0 22(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1779          1639937194604 simple
(_unit VHDL(adder8bits 0 33(simple 0 37))
	(_version ve4)
	(_time 1639937194605 2021.12.19 20:06:34)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code d1d7d083d48681c7d5d5c38e88d7d3d7d8d6d5d6d2)
	(_ent
		(_time 1639937194602)
	)
	(_generate gen1 0 41(_for 2 )
		(_inst g1 0 43(_ent . xor2 simple)
			(_port
				((x0)(cin))
				((x1)(b(_object 0)))
				((y)(b_neg(_object 0)))
			)
		)
		(_inst g2 0 44(_ent . fullAdder simple)
			(_port
				((x)(a(_object 0)))
				((y)(b_neg(_object 0)))
				((z)(ripple(_object 0)))
				((s)(r(_object 0)))
				((co)(ripple(_index 1)))
			)
		)
		(_object
			(_cnst(_int i 2 0 41(_arch)))
		)
	)
	(_inst g3 0 46(_ent . xor2 simple)
		(_port
			((x0)(cin))
			((x1)(b(7)))
			((y)(b_neg(7)))
		)
	)
	(_inst g4 0 47(_ent . fullAdder simple)
		(_port
			((x)(a(7)))
			((y)(b_neg(7)))
			((z)(ripple(7)))
			((s)(r(7)))
			((co)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 34(_ent(_in))))
		(_port(_int r 0 0 34(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int ripple 1 0 38(_arch(_uni))))
		(_sig(_int b_neg 1 0 38(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 41(_scalar (_to i 0 i 6))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_alias((ripple(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . simple 2 -1)
)
I 000043 55 1077          1639937194610 bb
(_unit VHDL(testb 0 54(bb 0 57))
	(_version ve4)
	(_time 1639937194611 2021.12.19 20:06:34)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code e1e6e5b2e5b7b6f6e4e4f3bab4e7e4e6e2e6e5e7e3)
	(_ent
		(_time 1639937194608)
	)
	(_inst g1 0 61(_ent . Adder8bits simple)
		(_port
			((a)(a))
			((b)(b))
			((cin)(d))
			((r)(c))
			((cout)(e))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 58(_array -1((_dto i 7 i 0)))))
		(_sig(_int a 0 0 58(_arch(_uni))))
		(_sig(_int b 0 0 58(_arch(_uni))))
		(_sig(_int c 0 0 58(_arch(_uni))))
		(_sig(_int d -1 0 59(_arch(_uni))))
		(_sig(_int e -1 0 59(_arch(_uni))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_trgt(0)))))
			(line__65(_arch 1 0 65(_assignment(_trgt(1)))))
			(line__67(_arch 2 0 67(_assignment(_alias((d)(_string \"0"\)))(_trgt(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(50463234 50529026)
		(33751811 50463235)
	)
	(_model . bb 3 -1)
)
I 000047 55 716           1639937362183 simple
(_unit VHDL(halfadder 0 4(simple 0 8))
	(_version ve4)
	(_time 1639937362184 2021.12.19 20:09:22)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 7b75257a282c7c6d7d2f6a212e7d7f7d7e7c797d73)
	(_ent
		(_time 1639929792197)
	)
	(_inst g1 0 10(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g2 0 11(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int c -1 0 5(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1040          1639937362189 simple
(_unit VHDL(fulladder 0 4(simple 0 21))
	(_version ve4)
	(_time 1639937362190 2021.12.19 20:09:22)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 7b752b7b2c2c7c6d28296a212e7d7f7d7e7c797d7d)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 24(_ent . halfAdder simple)
		(_port
			((x)(x))
			((y)(y))
			((s)(a))
			((c)(b))
		)
	)
	(_inst g2 0 25(_ent . halfAdder simple)
		(_port
			((x)(a))
			((y)(z))
			((s)(s))
			((c)(d))
		)
	)
	(_inst g3 0 26(_ent . or2 simple)
		(_port
			((x0)(b))
			((x1)(d))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 22(_arch(_uni))))
		(_sig(_int b -1 0 22(_arch(_uni))))
		(_sig(_int c -1 0 22(_arch(_uni))))
		(_sig(_int d -1 0 22(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1779          1639937362195 simple
(_unit VHDL(adder8bits 0 33(simple 0 37))
	(_version ve4)
	(_time 1639937362196 2021.12.19 20:09:22)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 7b752c7a2d2c2b6d7f7f6924227d797d727c7f7c78)
	(_ent
		(_time 1639937194601)
	)
	(_generate gen1 0 41(_for 2 )
		(_inst g1 0 43(_ent . xor2 simple)
			(_port
				((x0)(cin))
				((x1)(b(_object 0)))
				((y)(b_neg(_object 0)))
			)
		)
		(_inst g2 0 44(_ent . fullAdder simple)
			(_port
				((x)(a(_object 0)))
				((y)(b_neg(_object 0)))
				((z)(ripple(_object 0)))
				((s)(r(_object 0)))
				((co)(ripple(_index 1)))
			)
		)
		(_object
			(_cnst(_int i 2 0 41(_arch)))
		)
	)
	(_inst g3 0 46(_ent . xor2 simple)
		(_port
			((x0)(cin))
			((x1)(b(7)))
			((y)(b_neg(7)))
		)
	)
	(_inst g4 0 47(_ent . fullAdder simple)
		(_port
			((x)(a(7)))
			((y)(b_neg(7)))
			((z)(ripple(7)))
			((s)(r(7)))
			((co)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 34(_ent(_in))))
		(_port(_int r 0 0 34(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int ripple 1 0 38(_arch(_uni))))
		(_sig(_int b_neg 1 0 38(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 41(_scalar (_to i 0 i 6))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_alias((ripple(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . simple 2 -1)
)
I 000043 55 1077          1639937362201 bb
(_unit VHDL(testb 0 54(bb 0 57))
	(_version ve4)
	(_time 1639937362202 2021.12.19 20:09:22)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 7b74297a2c2d2c6c7e7e69202e7d7e7c787c7f7d79)
	(_ent
		(_time 1639937194607)
	)
	(_inst g1 0 61(_ent . Adder8bits simple)
		(_port
			((a)(a))
			((b)(b))
			((cin)(d))
			((r)(c))
			((cout)(e))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 58(_array -1((_dto i 7 i 0)))))
		(_sig(_int a 0 0 58(_arch(_uni))))
		(_sig(_int b 0 0 58(_arch(_uni))))
		(_sig(_int c 0 0 58(_arch(_uni))))
		(_sig(_int d -1 0 59(_arch(_uni))))
		(_sig(_int e -1 0 59(_arch(_uni))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_trgt(0)))))
			(line__65(_arch 1 0 65(_assignment(_trgt(1)))))
			(line__67(_arch 2 0 67(_assignment(_alias((d)(_string \"1"\)))(_trgt(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(50463234 50529026)
		(33751811 50463235)
	)
	(_model . bb 3 -1)
)
I 000047 55 716           1639937481249 simple
(_unit VHDL(halfadder 0 4(simple 0 8))
	(_version ve4)
	(_time 1639937481250 2021.12.19 20:11:21)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 92929a9d91c5958494c683c8c7949694979590949a)
	(_ent
		(_time 1639929792197)
	)
	(_inst g1 0 10(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g2 0 11(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int c -1 0 5(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1040          1639937481255 simple
(_unit VHDL(fulladder 0 4(simple 0 21))
	(_version ve4)
	(_time 1639937481256 2021.12.19 20:11:21)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 9292949c95c59584c1c083c8c79496949795909494)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 24(_ent . halfAdder simple)
		(_port
			((x)(x))
			((y)(y))
			((s)(a))
			((c)(b))
		)
	)
	(_inst g2 0 25(_ent . halfAdder simple)
		(_port
			((x)(a))
			((y)(z))
			((s)(s))
			((c)(d))
		)
	)
	(_inst g3 0 26(_ent . or2 simple)
		(_port
			((x0)(b))
			((x1)(d))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 22(_arch(_uni))))
		(_sig(_int b -1 0 22(_arch(_uni))))
		(_sig(_int c -1 0 22(_arch(_uni))))
		(_sig(_int d -1 0 22(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1779          1639937481261 simple
(_unit VHDL(adder8bits 0 33(simple 0 37))
	(_version ve4)
	(_time 1639937481262 2021.12.19 20:11:21)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 9292939d94c5c284969680cdcb9490949b95969591)
	(_ent
		(_time 1639937194601)
	)
	(_generate gen1 0 41(_for 2 )
		(_inst g1 0 43(_ent . xor2 simple)
			(_port
				((x0)(cin))
				((x1)(b(_object 0)))
				((y)(b_neg(_object 0)))
			)
		)
		(_inst g2 0 44(_ent . fullAdder simple)
			(_port
				((x)(a(_object 0)))
				((y)(b_neg(_object 0)))
				((z)(ripple(_object 0)))
				((s)(r(_object 0)))
				((co)(ripple(_index 1)))
			)
		)
		(_object
			(_cnst(_int i 2 0 41(_arch)))
		)
	)
	(_inst g3 0 46(_ent . xor2 simple)
		(_port
			((x0)(cin))
			((x1)(b(7)))
			((y)(b_neg(7)))
		)
	)
	(_inst g4 0 47(_ent . fullAdder simple)
		(_port
			((x)(a(7)))
			((y)(b_neg(7)))
			((z)(ripple(7)))
			((s)(r(7)))
			((co)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 34(_ent(_in))))
		(_port(_int r 0 0 34(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int ripple 1 0 38(_arch(_uni))))
		(_sig(_int b_neg 1 0 38(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 41(_scalar (_to i 0 i 6))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_alias((ripple(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . simple 2 -1)
)
I 000043 55 1077          1639937481267 bb
(_unit VHDL(testb 0 54(bb 0 57))
	(_version ve4)
	(_time 1639937481268 2021.12.19 20:11:21)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code a1a0a5f6a5f7f6b6a4a4b3faf4a7a4a6a2a6a5a7a3)
	(_ent
		(_time 1639937194607)
	)
	(_inst g1 0 61(_ent . Adder8bits simple)
		(_port
			((a)(a))
			((b)(b))
			((cin)(d))
			((r)(c))
			((cout)(e))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 58(_array -1((_dto i 7 i 0)))))
		(_sig(_int a 0 0 58(_arch(_uni))))
		(_sig(_int b 0 0 58(_arch(_uni))))
		(_sig(_int c 0 0 58(_arch(_uni))))
		(_sig(_int d -1 0 59(_arch(_uni))))
		(_sig(_int e -1 0 59(_arch(_uni))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_trgt(1)))))
			(line__65(_arch 1 0 65(_assignment(_trgt(0)))))
			(line__67(_arch 2 0 67(_assignment(_alias((d)(_string \"1"\)))(_trgt(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(50463234 50529026)
		(33751811 50463235)
	)
	(_model . bb 3 -1)
)
I 000047 55 716           1639940470066 simple
(_unit VHDL(halfadder 0 4(simple 0 8))
	(_version ve4)
	(_time 1639940470067 2021.12.19 21:01:10)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 9ecec491cac9998898ca8fc4cb989a989b999c9896)
	(_ent
		(_time 1639929792197)
	)
	(_inst g1 0 10(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g2 0 11(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int c -1 0 5(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1040          1639940470072 simple
(_unit VHDL(fulladder 0 4(simple 0 21))
	(_version ve4)
	(_time 1639940470073 2021.12.19 21:01:10)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 9ececa90cec99988cdcc8fc4cb989a989b999c9898)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 24(_ent . halfAdder simple)
		(_port
			((x)(x))
			((y)(y))
			((s)(a))
			((c)(b))
		)
	)
	(_inst g2 0 25(_ent . halfAdder simple)
		(_port
			((x)(a))
			((y)(z))
			((s)(s))
			((c)(d))
		)
	)
	(_inst g3 0 26(_ent . or2 simple)
		(_port
			((x0)(b))
			((x1)(d))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 22(_arch(_uni))))
		(_sig(_int b -1 0 22(_arch(_uni))))
		(_sig(_int c -1 0 22(_arch(_uni))))
		(_sig(_int d -1 0 22(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1779          1639940470078 simple
(_unit VHDL(adder8bits 0 33(simple 0 37))
	(_version ve4)
	(_time 1639940470079 2021.12.19 21:01:10)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code aefefdf9fff9feb8aaaabcf1f7a8aca8a7a9aaa9ad)
	(_ent
		(_time 1639937194601)
	)
	(_generate gen1 0 41(_for 2 )
		(_inst g1 0 43(_ent . xor2 simple)
			(_port
				((x0)(cin))
				((x1)(b(_object 0)))
				((y)(b_neg(_object 0)))
			)
		)
		(_inst g2 0 44(_ent . fullAdder simple)
			(_port
				((x)(a(_object 0)))
				((y)(b_neg(_object 0)))
				((z)(ripple(_object 0)))
				((s)(r(_object 0)))
				((co)(ripple(_index 1)))
			)
		)
		(_object
			(_cnst(_int i 2 0 41(_arch)))
		)
	)
	(_inst g3 0 46(_ent . xor2 simple)
		(_port
			((x0)(cin))
			((x1)(b(7)))
			((y)(b_neg(7)))
		)
	)
	(_inst g4 0 47(_ent . fullAdder simple)
		(_port
			((x)(a(7)))
			((y)(b_neg(7)))
			((z)(ripple(7)))
			((s)(r(7)))
			((co)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 34(_ent(_in))))
		(_port(_int r 0 0 34(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int ripple 1 0 38(_arch(_uni))))
		(_sig(_int b_neg 1 0 38(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 41(_scalar (_to i 0 i 6))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_alias((ripple(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . simple 2 -1)
)
I 000047 55 1261          1639940470084 Stage1
(_unit VHDL(comparator 0 54(stage1 0 58))
	(_version ve4)
	(_time 1639940470085 2021.12.19 21:01:10)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code aefefff9adf9aeb9afacbff5fda8afa9aaa8f8a9ac)
	(_ent
		(_time 1639940470082)
	)
	(_inst g1 0 63(_ent . Adder8bits simple)
		(_port
			((a)(x))
			((b)(y))
			((cin)(c1))
			((r)(r))
			((cout)(c2))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59(_array -1((_dto i 7 i 0)))))
		(_sig(_int r 1 0 59(_arch(_uni))))
		(_sig(_int c1 -1 0 60(_arch(_uni((i 3))))))
		(_sig(_int c2 -1 0 61(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_assignment(_trgt(2))(_sens(5)))))
			(line__66(_arch 1 0 66(_assignment(_trgt(3))(_sens(5)))))
			(line__67(_arch 2 0 67(_assignment(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(2)
	)
	(_model . Stage1 3 -1)
)
I 000043 55 1077          1639940470090 bb
(_unit VHDL(testb 0 54(bb 0 79))
	(_version ve4)
	(_time 1639940470091 2021.12.19 21:01:10)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code aefff8f9fef8f9b9ababbcf5fba8aba9ada9aaa8ac)
	(_ent
		(_time 1639937194607)
	)
	(_inst g1 0 83(_ent . Adder8bits simple)
		(_port
			((a)(a))
			((b)(b))
			((cin)(d))
			((r)(c))
			((cout)(e))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 80(_array -1((_dto i 7 i 0)))))
		(_sig(_int a 0 0 80(_arch(_uni))))
		(_sig(_int b 0 0 80(_arch(_uni))))
		(_sig(_int c 0 0 80(_arch(_uni))))
		(_sig(_int d -1 0 81(_arch(_uni))))
		(_sig(_int e -1 0 81(_arch(_uni))))
		(_prcs
			(line__85(_arch 0 0 85(_assignment(_trgt(1)))))
			(line__87(_arch 1 0 87(_assignment(_trgt(0)))))
			(line__89(_arch 2 0 89(_assignment(_alias((d)(_string \"1"\)))(_trgt(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(50463234 50529026)
		(33751811 50463235)
	)
	(_model . bb 3 -1)
)
I 000047 55 716           1639940565810 simple
(_unit VHDL(halfadder 0 4(simple 0 8))
	(_version ve4)
	(_time 1639940565811 2021.12.19 21:02:45)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code a4a5adf3a1f3a3b2a2f0b5fef1a2a0a2a1a3a6a2ac)
	(_ent
		(_time 1639929792197)
	)
	(_inst g1 0 10(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g2 0 11(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int c -1 0 5(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1040          1639940565816 simple
(_unit VHDL(fulladder 0 4(simple 0 21))
	(_version ve4)
	(_time 1639940565817 2021.12.19 21:02:45)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code a4a5a3f2a5f3a3b2f7f6b5fef1a2a0a2a1a3a6a2a2)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 24(_ent . halfAdder simple)
		(_port
			((x)(x))
			((y)(y))
			((s)(a))
			((c)(b))
		)
	)
	(_inst g2 0 25(_ent . halfAdder simple)
		(_port
			((x)(a))
			((y)(z))
			((s)(s))
			((c)(d))
		)
	)
	(_inst g3 0 26(_ent . or2 simple)
		(_port
			((x0)(b))
			((x1)(d))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 22(_arch(_uni))))
		(_sig(_int b -1 0 22(_arch(_uni))))
		(_sig(_int c -1 0 22(_arch(_uni))))
		(_sig(_int d -1 0 22(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1779          1639940565822 simple
(_unit VHDL(adder8bits 0 33(simple 0 37))
	(_version ve4)
	(_time 1639940565823 2021.12.19 21:02:45)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code a4a5a4f3a4f3f4b2a0a0b6fbfda2a6a2ada3a0a3a7)
	(_ent
		(_time 1639937194601)
	)
	(_generate gen1 0 41(_for 2 )
		(_inst g1 0 43(_ent . xor2 simple)
			(_port
				((x0)(cin))
				((x1)(b(_object 0)))
				((y)(b_neg(_object 0)))
			)
		)
		(_inst g2 0 44(_ent . fullAdder simple)
			(_port
				((x)(a(_object 0)))
				((y)(b_neg(_object 0)))
				((z)(ripple(_object 0)))
				((s)(r(_object 0)))
				((co)(ripple(_index 1)))
			)
		)
		(_object
			(_cnst(_int i 2 0 41(_arch)))
		)
	)
	(_inst g3 0 46(_ent . xor2 simple)
		(_port
			((x0)(cin))
			((x1)(b(7)))
			((y)(b_neg(7)))
		)
	)
	(_inst g4 0 47(_ent . fullAdder simple)
		(_port
			((x)(a(7)))
			((y)(b_neg(7)))
			((z)(ripple(7)))
			((s)(r(7)))
			((co)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 34(_ent(_in))))
		(_port(_int r 0 0 34(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int ripple 1 0 38(_arch(_uni))))
		(_sig(_int b_neg 1 0 38(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 41(_scalar (_to i 0 i 6))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_alias((ripple(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . simple 2 -1)
)
I 000047 55 1261          1639940565828 Stage1
(_unit VHDL(comparator 0 54(stage1 0 58))
	(_version ve4)
	(_time 1639940565829 2021.12.19 21:02:45)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code b4b5b6e0e6e3b4a3b5b1a5efe7b2b5b3b0b2e2b3b6)
	(_ent
		(_time 1639940470081)
	)
	(_inst g1 0 63(_ent . Adder8bits simple)
		(_port
			((a)(x))
			((b)(y))
			((cin)(c1))
			((r)(r))
			((cout)(c2))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59(_array -1((_dto i 7 i 0)))))
		(_sig(_int r 1 0 59(_arch(_uni))))
		(_sig(_int c1 -1 0 60(_arch(_uni((i 3))))))
		(_sig(_int c2 -1 0 61(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_assignment(_trgt(2))(_sens(5)))))
			(line__66(_arch 1 0 66(_assignment(_trgt(3))(_sens(5)))))
			(line__67(_arch 2 0 67(_assignment(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(2)
	)
	(_model . Stage1 3 -1)
)
I 000043 55 993           1639940565834 bb
(_unit VHDL(testb 0 54(bb 0 78))
	(_version ve4)
	(_time 1639940565835 2021.12.19 21:02:45)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code b4b4b1e0b5e2e3a3b1b3a6efe1b2b1b3b7b3b0b2b6)
	(_ent
		(_time 1639937194607)
	)
	(_inst g1 0 82(_ent . Comparator Stage1)
		(_port
			((x)(a))
			((y)(b))
			((b)(d))
			((e)(c))
			((s)(e))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 79(_array -1((_dto i 7 i 0)))))
		(_sig(_int a 0 0 79(_arch(_uni))))
		(_sig(_int b 0 0 79(_arch(_uni))))
		(_sig(_int c -1 0 80(_arch(_uni))))
		(_sig(_int d -1 0 80(_arch(_uni))))
		(_sig(_int e -1 0 80(_arch(_uni))))
		(_prcs
			(line__84(_arch 0 0 84(_assignment(_trgt(1)))))
			(line__86(_arch 1 0 86(_assignment(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(50463234 50529026)
		(33751811 50463235)
	)
	(_model . bb 2 -1)
)
I 000047 55 716           1639940567650 simple
(_unit VHDL(halfadder 0 4(simple 0 8))
	(_version ve4)
	(_time 1639940567651 2021.12.19 21:02:47)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code d8d9d88ad18fdfcede8cc9828ddedcdedddfdaded0)
	(_ent
		(_time 1639929792197)
	)
	(_inst g1 0 10(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g2 0 11(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int c -1 0 5(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1040          1639940567656 simple
(_unit VHDL(fulladder 0 4(simple 0 21))
	(_version ve4)
	(_time 1639940567657 2021.12.19 21:02:47)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code d8d9d68bd58fdfce8b8ac9828ddedcdedddfdadede)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 24(_ent . halfAdder simple)
		(_port
			((x)(x))
			((y)(y))
			((s)(a))
			((c)(b))
		)
	)
	(_inst g2 0 25(_ent . halfAdder simple)
		(_port
			((x)(a))
			((y)(z))
			((s)(s))
			((c)(d))
		)
	)
	(_inst g3 0 26(_ent . or2 simple)
		(_port
			((x0)(b))
			((x1)(d))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 22(_arch(_uni))))
		(_sig(_int b -1 0 22(_arch(_uni))))
		(_sig(_int c -1 0 22(_arch(_uni))))
		(_sig(_int d -1 0 22(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1779          1639940567662 simple
(_unit VHDL(adder8bits 0 33(simple 0 37))
	(_version ve4)
	(_time 1639940567663 2021.12.19 21:02:47)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code d8d9d18ad48f88cedcdcca8781dedaded1dfdcdfdb)
	(_ent
		(_time 1639937194601)
	)
	(_generate gen1 0 41(_for 2 )
		(_inst g1 0 43(_ent . xor2 simple)
			(_port
				((x0)(cin))
				((x1)(b(_object 0)))
				((y)(b_neg(_object 0)))
			)
		)
		(_inst g2 0 44(_ent . fullAdder simple)
			(_port
				((x)(a(_object 0)))
				((y)(b_neg(_object 0)))
				((z)(ripple(_object 0)))
				((s)(r(_object 0)))
				((co)(ripple(_index 1)))
			)
		)
		(_object
			(_cnst(_int i 2 0 41(_arch)))
		)
	)
	(_inst g3 0 46(_ent . xor2 simple)
		(_port
			((x0)(cin))
			((x1)(b(7)))
			((y)(b_neg(7)))
		)
	)
	(_inst g4 0 47(_ent . fullAdder simple)
		(_port
			((x)(a(7)))
			((y)(b_neg(7)))
			((z)(ripple(7)))
			((s)(r(7)))
			((co)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 34(_ent(_in))))
		(_port(_int r 0 0 34(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int ripple 1 0 38(_arch(_uni))))
		(_sig(_int b_neg 1 0 38(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 41(_scalar (_to i 0 i 6))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_alias((ripple(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . simple 2 -1)
)
I 000047 55 1261          1639940567668 Stage1
(_unit VHDL(comparator 0 54(stage1 0 58))
	(_version ve4)
	(_time 1639940567669 2021.12.19 21:02:47)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code d8d9d38a868fd8cfd9ddc9838bded9dfdcde8edfda)
	(_ent
		(_time 1639940470081)
	)
	(_inst g1 0 63(_ent . Adder8bits simple)
		(_port
			((a)(x))
			((b)(y))
			((cin)(c1))
			((r)(r))
			((cout)(c2))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59(_array -1((_dto i 7 i 0)))))
		(_sig(_int r 1 0 59(_arch(_uni))))
		(_sig(_int c1 -1 0 60(_arch(_uni((i 3))))))
		(_sig(_int c2 -1 0 61(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_assignment(_trgt(2))(_sens(5)))))
			(line__66(_arch 1 0 66(_assignment(_trgt(3))(_sens(5)))))
			(line__67(_arch 2 0 67(_assignment(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(2)
	)
	(_model . Stage1 3 -1)
)
I 000043 55 993           1639940567674 bb
(_unit VHDL(testb 0 54(bb 0 78))
	(_version ve4)
	(_time 1639940567675 2021.12.19 21:02:47)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code d8d8d48ad58e8fcfdddfca838ddedddfdbdfdcdeda)
	(_ent
		(_time 1639937194607)
	)
	(_inst g1 0 82(_ent . Comparator Stage1)
		(_port
			((x)(a))
			((y)(b))
			((b)(d))
			((e)(c))
			((s)(e))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 79(_array -1((_dto i 7 i 0)))))
		(_sig(_int a 0 0 79(_arch(_uni))))
		(_sig(_int b 0 0 79(_arch(_uni))))
		(_sig(_int c -1 0 80(_arch(_uni))))
		(_sig(_int d -1 0 80(_arch(_uni))))
		(_sig(_int e -1 0 80(_arch(_uni))))
		(_prcs
			(line__84(_arch 0 0 84(_assignment(_trgt(1)))))
			(line__86(_arch 1 0 86(_assignment(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(50463234 50529026)
		(33751811 50463235)
	)
	(_model . bb 2 -1)
)
I 000047 55 716           1639940613289 simple
(_unit VHDL(halfadder 0 4(simple 0 8))
	(_version ve4)
	(_time 1639940613290 2021.12.19 21:03:33)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 20247a24217727362674317a752624262527222628)
	(_ent
		(_time 1639929792197)
	)
	(_inst g1 0 10(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g2 0 11(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int c -1 0 5(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1040          1639940613295 simple
(_unit VHDL(fulladder 0 4(simple 0 21))
	(_version ve4)
	(_time 1639940613296 2021.12.19 21:03:33)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 20247425257727367372317a752624262527222626)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 24(_ent . halfAdder simple)
		(_port
			((x)(x))
			((y)(y))
			((s)(a))
			((c)(b))
		)
	)
	(_inst g2 0 25(_ent . halfAdder simple)
		(_port
			((x)(a))
			((y)(z))
			((s)(s))
			((c)(d))
		)
	)
	(_inst g3 0 26(_ent . or2 simple)
		(_port
			((x0)(b))
			((x1)(d))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 22(_arch(_uni))))
		(_sig(_int b -1 0 22(_arch(_uni))))
		(_sig(_int c -1 0 22(_arch(_uni))))
		(_sig(_int d -1 0 22(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1779          1639940613301 simple
(_unit VHDL(adder8bits 0 33(simple 0 37))
	(_version ve4)
	(_time 1639940613302 2021.12.19 21:03:33)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 20247324247770362424327f792622262927242723)
	(_ent
		(_time 1639937194601)
	)
	(_generate gen1 0 41(_for 2 )
		(_inst g1 0 43(_ent . xor2 simple)
			(_port
				((x0)(cin))
				((x1)(b(_object 0)))
				((y)(b_neg(_object 0)))
			)
		)
		(_inst g2 0 44(_ent . fullAdder simple)
			(_port
				((x)(a(_object 0)))
				((y)(b_neg(_object 0)))
				((z)(ripple(_object 0)))
				((s)(r(_object 0)))
				((co)(ripple(_index 1)))
			)
		)
		(_object
			(_cnst(_int i 2 0 41(_arch)))
		)
	)
	(_inst g3 0 46(_ent . xor2 simple)
		(_port
			((x0)(cin))
			((x1)(b(7)))
			((y)(b_neg(7)))
		)
	)
	(_inst g4 0 47(_ent . fullAdder simple)
		(_port
			((x)(a(7)))
			((y)(b_neg(7)))
			((z)(ripple(7)))
			((s)(r(7)))
			((co)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 34(_ent(_in))))
		(_port(_int r 0 0 34(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int ripple 1 0 38(_arch(_uni))))
		(_sig(_int b_neg 1 0 38(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 41(_scalar (_to i 0 i 6))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_alias((ripple(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . simple 2 -1)
)
I 000047 55 1261          1639940613307 Stage1
(_unit VHDL(comparator 0 54(stage1 0 58))
	(_version ve4)
	(_time 1639940613308 2021.12.19 21:03:33)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 20247124767720372125317b732621272426762722)
	(_ent
		(_time 1639940470081)
	)
	(_inst g1 0 63(_ent . Adder8bits simple)
		(_port
			((a)(x))
			((b)(y))
			((cin)(c1))
			((r)(r))
			((cout)(c2))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59(_array -1((_dto i 7 i 0)))))
		(_sig(_int r 1 0 59(_arch(_uni))))
		(_sig(_int c1 -1 0 60(_arch(_uni((i 3))))))
		(_sig(_int c2 -1 0 61(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_assignment(_trgt(2))(_sens(5)))))
			(line__66(_arch 1 0 66(_assignment(_trgt(3))(_sens(5)))))
			(line__67(_arch 2 0 67(_assignment(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(2)
	)
	(_model . Stage1 3 -1)
)
I 000043 55 993           1639940613313 bb
(_unit VHDL(testb 0 54(bb 0 78))
	(_version ve4)
	(_time 1639940613314 2021.12.19 21:03:33)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 20257624257677372527327b752625272327242622)
	(_ent
		(_time 1639937194607)
	)
	(_inst g1 0 82(_ent . Comparator Stage1)
		(_port
			((x)(a))
			((y)(b))
			((b)(d))
			((e)(c))
			((s)(e))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 79(_array -1((_dto i 7 i 0)))))
		(_sig(_int a 0 0 79(_arch(_uni))))
		(_sig(_int b 0 0 79(_arch(_uni))))
		(_sig(_int c -1 0 80(_arch(_uni))))
		(_sig(_int d -1 0 80(_arch(_uni))))
		(_sig(_int e -1 0 80(_arch(_uni))))
		(_prcs
			(line__84(_arch 0 0 84(_assignment(_trgt(1)))))
			(line__86(_arch 1 0 86(_assignment(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(50463234 50529026)
		(33751811 50463235)
	)
	(_model . bb 2 -1)
)
I 000047 55 716           1639940681399 simple
(_unit VHDL(halfadder 0 4(simple 0 8))
	(_version ve4)
	(_time 1639940681400 2021.12.19 21:04:41)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 2e2b232a7a792938287a3f747b282a282b292c2826)
	(_ent
		(_time 1639929792197)
	)
	(_inst g1 0 10(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g2 0 11(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int c -1 0 5(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1040          1639940681405 simple
(_unit VHDL(fulladder 0 4(simple 0 21))
	(_version ve4)
	(_time 1639940681406 2021.12.19 21:04:41)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 2e2b2d2b7e7929387d7c3f747b282a282b292c2828)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 24(_ent . halfAdder simple)
		(_port
			((x)(x))
			((y)(y))
			((s)(a))
			((c)(b))
		)
	)
	(_inst g2 0 25(_ent . halfAdder simple)
		(_port
			((x)(a))
			((y)(z))
			((s)(s))
			((c)(d))
		)
	)
	(_inst g3 0 26(_ent . or2 simple)
		(_port
			((x0)(b))
			((x1)(d))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 22(_arch(_uni))))
		(_sig(_int b -1 0 22(_arch(_uni))))
		(_sig(_int c -1 0 22(_arch(_uni))))
		(_sig(_int d -1 0 22(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1779          1639940681411 simple
(_unit VHDL(adder8bits 0 33(simple 0 37))
	(_version ve4)
	(_time 1639940681412 2021.12.19 21:04:41)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 2e2b2a2a7f797e382a2a3c7177282c2827292a292d)
	(_ent
		(_time 1639937194601)
	)
	(_generate gen1 0 41(_for 2 )
		(_inst g1 0 43(_ent . xor2 simple)
			(_port
				((x0)(cin))
				((x1)(b(_object 0)))
				((y)(b_neg(_object 0)))
			)
		)
		(_inst g2 0 44(_ent . fullAdder simple)
			(_port
				((x)(a(_object 0)))
				((y)(b_neg(_object 0)))
				((z)(ripple(_object 0)))
				((s)(r(_object 0)))
				((co)(ripple(_index 1)))
			)
		)
		(_object
			(_cnst(_int i 2 0 41(_arch)))
		)
	)
	(_inst g3 0 46(_ent . xor2 simple)
		(_port
			((x0)(cin))
			((x1)(b(7)))
			((y)(b_neg(7)))
		)
	)
	(_inst g4 0 47(_ent . fullAdder simple)
		(_port
			((x)(a(7)))
			((y)(b_neg(7)))
			((z)(ripple(7)))
			((s)(r(7)))
			((co)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 34(_ent(_in))))
		(_port(_int r 0 0 34(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int ripple 1 0 38(_arch(_uni))))
		(_sig(_int b_neg 1 0 38(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 41(_scalar (_to i 0 i 6))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_alias((ripple(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . simple 2 -1)
)
I 000047 55 1261          1639940681417 Stage1
(_unit VHDL(comparator 0 54(stage1 0 58))
	(_version ve4)
	(_time 1639940681418 2021.12.19 21:04:41)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 2e2b282a2d792e392f2b3f757d282f292a2878292c)
	(_ent
		(_time 1639940470081)
	)
	(_inst g1 0 63(_ent . Adder8bits simple)
		(_port
			((a)(x))
			((b)(y))
			((cin)(c1))
			((r)(r))
			((cout)(c2))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59(_array -1((_dto i 7 i 0)))))
		(_sig(_int r 1 0 59(_arch(_uni))))
		(_sig(_int c1 -1 0 60(_arch(_uni((i 3))))))
		(_sig(_int c2 -1 0 61(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_assignment(_trgt(2))(_sens(5)))))
			(line__66(_arch 1 0 66(_assignment(_trgt(3))(_sens(5)))))
			(line__67(_arch 2 0 67(_assignment(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(2)
	)
	(_model . Stage1 3 -1)
)
I 000043 55 993           1639940681423 bb
(_unit VHDL(testb 0 54(bb 0 78))
	(_version ve4)
	(_time 1639940681424 2021.12.19 21:04:41)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 2e2a2f2a7e7879392b293c757b282b292d292a282c)
	(_ent
		(_time 1639937194607)
	)
	(_inst g1 0 82(_ent . Comparator Stage1)
		(_port
			((x)(a))
			((y)(b))
			((b)(d))
			((e)(c))
			((s)(e))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 79(_array -1((_dto i 7 i 0)))))
		(_sig(_int a 0 0 79(_arch(_uni))))
		(_sig(_int b 0 0 79(_arch(_uni))))
		(_sig(_int c -1 0 80(_arch(_uni))))
		(_sig(_int d -1 0 80(_arch(_uni))))
		(_sig(_int e -1 0 80(_arch(_uni))))
		(_prcs
			(line__84(_arch 0 0 84(_assignment(_trgt(1)))))
			(line__86(_arch 1 0 86(_assignment(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(50463234 50529026)
		(50463234 33686019)
	)
	(_model . bb 2 -1)
)
I 000047 55 716           1639940725376 simple
(_unit VHDL(halfadder 0 4(simple 0 8))
	(_version ve4)
	(_time 1639940725377 2021.12.19 21:05:25)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code efbce7bcb8b8e8f9e9bbfeb5bae9ebe9eae8ede9e7)
	(_ent
		(_time 1639929792197)
	)
	(_inst g1 0 10(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g2 0 11(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int c -1 0 5(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1040          1639940725382 simple
(_unit VHDL(fulladder 0 4(simple 0 21))
	(_version ve4)
	(_time 1639940725383 2021.12.19 21:05:25)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code efbce9bdbcb8e8f9bcbdfeb5bae9ebe9eae8ede9e9)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 24(_ent . halfAdder simple)
		(_port
			((x)(x))
			((y)(y))
			((s)(a))
			((c)(b))
		)
	)
	(_inst g2 0 25(_ent . halfAdder simple)
		(_port
			((x)(a))
			((y)(z))
			((s)(s))
			((c)(d))
		)
	)
	(_inst g3 0 26(_ent . or2 simple)
		(_port
			((x0)(b))
			((x1)(d))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 22(_arch(_uni))))
		(_sig(_int b -1 0 22(_arch(_uni))))
		(_sig(_int c -1 0 22(_arch(_uni))))
		(_sig(_int d -1 0 22(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1779          1639940725388 simple
(_unit VHDL(adder8bits 0 33(simple 0 37))
	(_version ve4)
	(_time 1639940725389 2021.12.19 21:05:25)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code efbceebcbdb8bff9ebebfdb0b6e9ede9e6e8ebe8ec)
	(_ent
		(_time 1639937194601)
	)
	(_generate gen1 0 41(_for 2 )
		(_inst g1 0 43(_ent . xor2 simple)
			(_port
				((x0)(cin))
				((x1)(b(_object 0)))
				((y)(b_neg(_object 0)))
			)
		)
		(_inst g2 0 44(_ent . fullAdder simple)
			(_port
				((x)(a(_object 0)))
				((y)(b_neg(_object 0)))
				((z)(ripple(_object 0)))
				((s)(r(_object 0)))
				((co)(ripple(_index 1)))
			)
		)
		(_object
			(_cnst(_int i 2 0 41(_arch)))
		)
	)
	(_inst g3 0 46(_ent . xor2 simple)
		(_port
			((x0)(cin))
			((x1)(b(7)))
			((y)(b_neg(7)))
		)
	)
	(_inst g4 0 47(_ent . fullAdder simple)
		(_port
			((x)(a(7)))
			((y)(b_neg(7)))
			((z)(ripple(7)))
			((s)(r(7)))
			((co)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 34(_ent(_in))))
		(_port(_int r 0 0 34(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int ripple 1 0 38(_arch(_uni))))
		(_sig(_int b_neg 1 0 38(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 41(_scalar (_to i 0 i 6))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_alias((ripple(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . simple 2 -1)
)
I 000047 55 1261          1639940725394 Stage1
(_unit VHDL(comparator 0 54(stage1 0 58))
	(_version ve4)
	(_time 1639940725395 2021.12.19 21:05:25)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code feadfdaefda9fee9fffbefa5adf8fff9faf8a8f9fc)
	(_ent
		(_time 1639940470081)
	)
	(_inst g1 0 63(_ent . Adder8bits simple)
		(_port
			((a)(x))
			((b)(y))
			((cin)(c1))
			((r)(r))
			((cout)(c2))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59(_array -1((_dto i 7 i 0)))))
		(_sig(_int r 1 0 59(_arch(_uni))))
		(_sig(_int c1 -1 0 60(_arch(_uni((i 3))))))
		(_sig(_int c2 -1 0 61(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_assignment(_trgt(2))(_sens(5)))))
			(line__66(_arch 1 0 66(_assignment(_trgt(3))(_sens(5)))))
			(line__67(_arch 2 0 67(_assignment(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(2)
	)
	(_model . Stage1 3 -1)
)
I 000043 55 970           1639940725400 bb
(_unit VHDL(testb 0 54(bb 0 78))
	(_version ve4)
	(_time 1639940725401 2021.12.19 21:05:25)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code feacfaaeaea8a9e9fbf9eca5abf8fbf9fdf9faf8fc)
	(_ent
		(_time 1639937194607)
	)
	(_inst g1 0 82(_ent . Comparator Stage1)
		(_port
			((x)(a))
			((y)(b))
			((b)(d))
			((e)(c))
			((s)(e))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 79(_array -1((_dto i 7 i 0)))))
		(_sig(_int a 0 0 79(_arch(_uni))))
		(_sig(_int b 0 0 79(_arch(_uni))))
		(_sig(_int c -1 0 80(_arch(_uni))))
		(_sig(_int d -1 0 80(_arch(_uni))))
		(_sig(_int e -1 0 80(_arch(_uni))))
		(_prcs
			(line__84(_arch 0 0 84(_assignment(_trgt(1)))))
			(line__86(_arch 1 0 86(_assignment(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(50463234 50529026)
	)
	(_model . bb 2 -1)
)
I 000047 55 716           1639943127503 simple
(_unit VHDL(halfadder 0 4(simple 0 8))
	(_version ve4)
	(_time 1639943127504 2021.12.19 21:45:27)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 3c323c396e6b3b2a3a682d66693a383a393b3e3a34)
	(_ent
		(_time 1639929792197)
	)
	(_inst g1 0 10(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g2 0 11(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int c -1 0 5(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1040          1639943127509 simple
(_unit VHDL(fulladder 0 4(simple 0 21))
	(_version ve4)
	(_time 1639943127510 2021.12.19 21:45:27)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 3c3232386a6b3b2a6f6e2d66693a383a393b3e3a3a)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 24(_ent . halfAdder simple)
		(_port
			((x)(x))
			((y)(y))
			((s)(a))
			((c)(b))
		)
	)
	(_inst g2 0 25(_ent . halfAdder simple)
		(_port
			((x)(a))
			((y)(z))
			((s)(s))
			((c)(d))
		)
	)
	(_inst g3 0 26(_ent . or2 simple)
		(_port
			((x0)(b))
			((x1)(d))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 22(_arch(_uni))))
		(_sig(_int b -1 0 22(_arch(_uni))))
		(_sig(_int c -1 0 22(_arch(_uni))))
		(_sig(_int d -1 0 22(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1779          1639943127515 simple
(_unit VHDL(adder8bits 0 33(simple 0 37))
	(_version ve4)
	(_time 1639943127516 2021.12.19 21:45:27)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 4b4542491d1c1b5d4f4f5914124d494d424c4f4c48)
	(_ent
		(_time 1639937194601)
	)
	(_generate gen1 0 41(_for 2 )
		(_inst g1 0 43(_ent . xor2 simple)
			(_port
				((x0)(cin))
				((x1)(b(_object 0)))
				((y)(b_neg(_object 0)))
			)
		)
		(_inst g2 0 44(_ent . fullAdder simple)
			(_port
				((x)(a(_object 0)))
				((y)(b_neg(_object 0)))
				((z)(ripple(_object 0)))
				((s)(r(_object 0)))
				((co)(ripple(_index 1)))
			)
		)
		(_object
			(_cnst(_int i 2 0 41(_arch)))
		)
	)
	(_inst g3 0 46(_ent . xor2 simple)
		(_port
			((x0)(cin))
			((x1)(b(7)))
			((y)(b_neg(7)))
		)
	)
	(_inst g4 0 47(_ent . fullAdder simple)
		(_port
			((x)(a(7)))
			((y)(b_neg(7)))
			((z)(ripple(7)))
			((s)(r(7)))
			((co)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 34(_ent(_in))))
		(_port(_int r 0 0 34(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int ripple 1 0 38(_arch(_uni))))
		(_sig(_int b_neg 1 0 38(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 41(_scalar (_to i 0 i 6))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_alias((ripple(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . simple 2 -1)
)
I 000047 55 1347          1639943127521 Stage1
(_unit VHDL(comparator 0 54(stage1 0 58))
	(_version ve4)
	(_time 1639943127522 2021.12.19 21:45:27)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 4b4540494f1c4b5c4a4f5a10184d4a4c4f4d1d4c49)
	(_ent
		(_time 1639940470081)
	)
	(_inst g1 0 63(_ent . Adder8bits simple)
		(_port
			((a)(x))
			((b)(y))
			((cin)(c1))
			((r)(r))
			((cout)(c2))
		)
	)
	(_inst g2 0 64(_ent . xor2 simple)
		(_port
			((x0)(r(7)))
			((x1)(_code 0))
			((y)(b))
		)
	)
	(_inst g3 0 65(_ent . and2 simple)
		(_port
			((x0)(r(7)))
			((x1)(_code 1))
			((y)(s))
		)
	)
	(_inst g4 0 66(_ent . nor2 simple)
		(_port
			((x0)(b))
			((x1)(s))
			((y)(e))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59(_array -1((_dto i 7 i 0)))))
		(_sig(_int r 1 0 59(_arch(_uni))))
		(_sig(_int c1 -1 0 60(_arch(_uni((i 3))))))
		(_sig(_int c2 -1 0 61(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage1 2 -1)
)
I 000043 55 970           1639943127527 bb
(_unit VHDL(testb 0 54(bb 0 77))
	(_version ve4)
	(_time 1639943127528 2021.12.19 21:45:27)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 4b4447491c1d1c5c4e4c59101e4d4e4c484c4f4d49)
	(_ent
		(_time 1639937194607)
	)
	(_inst g1 0 81(_ent . Comparator Stage1)
		(_port
			((x)(a))
			((y)(b))
			((b)(d))
			((e)(c))
			((s)(e))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 78(_array -1((_dto i 7 i 0)))))
		(_sig(_int a 0 0 78(_arch(_uni))))
		(_sig(_int b 0 0 78(_arch(_uni))))
		(_sig(_int c -1 0 79(_arch(_uni))))
		(_sig(_int d -1 0 79(_arch(_uni))))
		(_sig(_int e -1 0 79(_arch(_uni))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(1)))))
			(line__85(_arch 1 0 85(_assignment(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(50463234 50529026)
	)
	(_model . bb 2 -1)
)
I 000047 55 716           1639943277855 simple
(_unit VHDL(halfadder 0 4(simple 0 8))
	(_version ve4)
	(_time 1639943277856 2021.12.19 21:47:57)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 93c1989c91c4948595c782c9c6959795969491959b)
	(_ent
		(_time 1639929792197)
	)
	(_inst g1 0 10(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g2 0 11(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int c -1 0 5(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1040          1639943277861 simple
(_unit VHDL(fulladder 0 4(simple 0 21))
	(_version ve4)
	(_time 1639943277862 2021.12.19 21:47:57)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 93c1969d95c49485c0c182c9c69597959694919595)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 24(_ent . halfAdder simple)
		(_port
			((x)(x))
			((y)(y))
			((s)(a))
			((c)(b))
		)
	)
	(_inst g2 0 25(_ent . halfAdder simple)
		(_port
			((x)(a))
			((y)(z))
			((s)(s))
			((c)(d))
		)
	)
	(_inst g3 0 26(_ent . or2 simple)
		(_port
			((x0)(b))
			((x1)(d))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 22(_arch(_uni))))
		(_sig(_int b -1 0 22(_arch(_uni))))
		(_sig(_int c -1 0 22(_arch(_uni))))
		(_sig(_int d -1 0 22(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1779          1639943277867 simple
(_unit VHDL(adder8bits 0 33(simple 0 37))
	(_version ve4)
	(_time 1639943277868 2021.12.19 21:47:57)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 93c1919c94c4c385979781ccca9591959a94979490)
	(_ent
		(_time 1639937194601)
	)
	(_generate gen1 0 41(_for 2 )
		(_inst g1 0 43(_ent . xor2 simple)
			(_port
				((x0)(cin))
				((x1)(b(_object 0)))
				((y)(b_neg(_object 0)))
			)
		)
		(_inst g2 0 44(_ent . fullAdder simple)
			(_port
				((x)(a(_object 0)))
				((y)(b_neg(_object 0)))
				((z)(ripple(_object 0)))
				((s)(r(_object 0)))
				((co)(ripple(_index 1)))
			)
		)
		(_object
			(_cnst(_int i 2 0 41(_arch)))
		)
	)
	(_inst g3 0 46(_ent . xor2 simple)
		(_port
			((x0)(cin))
			((x1)(b(7)))
			((y)(b_neg(7)))
		)
	)
	(_inst g4 0 47(_ent . fullAdder simple)
		(_port
			((x)(a(7)))
			((y)(b_neg(7)))
			((z)(ripple(7)))
			((s)(r(7)))
			((co)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 34(_ent(_in))))
		(_port(_int r 0 0 34(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int ripple 1 0 38(_arch(_uni))))
		(_sig(_int b_neg 1 0 38(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 41(_scalar (_to i 0 i 6))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_alias((ripple(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . simple 2 -1)
)
I 000047 55 1634          1639943277873 Stage1
(_unit VHDL(comparator 0 54(stage1 0 58))
	(_version ve4)
	(_time 1639943277874 2021.12.19 21:47:57)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 93c1939cc6c49384929182c8c09592949795c59491)
	(_ent
		(_time 1639940470081)
	)
	(_inst g1 0 64(_ent . Adder8bits simple)
		(_port
			((a)(x))
			((b)(y))
			((cin)(c1))
			((r)(r))
			((cout)(c2))
		)
	)
	(_inst g2 0 65(_ent . xor2 simple)
		(_port
			((x0)(r(7)))
			((x1)(_code 2))
			((y)(f))
		)
	)
	(_inst g3 0 66(_ent . and2 simple)
		(_port
			((x0)(r(7)))
			((x1)(_code 3))
			((y)(g))
		)
	)
	(_inst g4 0 67(_ent . nor2 simple)
		(_port
			((x0)(f))
			((x1)(g))
			((y)(e))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59(_array -1((_dto i 7 i 0)))))
		(_sig(_int r 1 0 59(_arch(_uni))))
		(_sig(_int c1 -1 0 60(_arch(_uni((i 3))))))
		(_sig(_int c2 -1 0 61(_arch(_uni))))
		(_sig(_int f -1 0 62(_arch(_uni))))
		(_sig(_int g -1 0 62(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment(_alias((b)(f)))(_simpleassign BUF)(_trgt(2))(_sens(8)))))
			(line__69(_arch 1 0 69(_assignment(_alias((s)(g)))(_simpleassign BUF)(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage1 4 -1)
)
I 000043 55 970           1639943277879 bb
(_unit VHDL(testb 0 54(bb 0 79))
	(_version ve4)
	(_time 1639943277880 2021.12.19 21:47:57)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code a3f0a4f4a5f5f4b4a6a4b1f8f6a5a6a4a0a4a7a5a1)
	(_ent
		(_time 1639937194607)
	)
	(_inst g1 0 83(_ent . Comparator Stage1)
		(_port
			((x)(a))
			((y)(b))
			((b)(d))
			((e)(c))
			((s)(e))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 80(_array -1((_dto i 7 i 0)))))
		(_sig(_int a 0 0 80(_arch(_uni))))
		(_sig(_int b 0 0 80(_arch(_uni))))
		(_sig(_int c -1 0 81(_arch(_uni))))
		(_sig(_int d -1 0 81(_arch(_uni))))
		(_sig(_int e -1 0 81(_arch(_uni))))
		(_prcs
			(line__85(_arch 0 0 85(_assignment(_trgt(1)))))
			(line__87(_arch 1 0 87(_assignment(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(50463234 50529026)
	)
	(_model . bb 2 -1)
)
I 000047 55 716           1639943279925 simple
(_unit VHDL(halfadder 0 4(simple 0 8))
	(_version ve4)
	(_time 1639943279926 2021.12.19 21:47:59)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code a1f3fbf6a1f6a6b7a7f5b0fbf4a7a5a7a4a6a3a7a9)
	(_ent
		(_time 1639929792197)
	)
	(_inst g1 0 10(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g2 0 11(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int c -1 0 5(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1040          1639943279931 simple
(_unit VHDL(fulladder 0 4(simple 0 21))
	(_version ve4)
	(_time 1639943279932 2021.12.19 21:47:59)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code a1f3f5f7a5f6a6b7f2f3b0fbf4a7a5a7a4a6a3a7a7)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 24(_ent . halfAdder simple)
		(_port
			((x)(x))
			((y)(y))
			((s)(a))
			((c)(b))
		)
	)
	(_inst g2 0 25(_ent . halfAdder simple)
		(_port
			((x)(a))
			((y)(z))
			((s)(s))
			((c)(d))
		)
	)
	(_inst g3 0 26(_ent . or2 simple)
		(_port
			((x0)(b))
			((x1)(d))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 22(_arch(_uni))))
		(_sig(_int b -1 0 22(_arch(_uni))))
		(_sig(_int c -1 0 22(_arch(_uni))))
		(_sig(_int d -1 0 22(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1779          1639943279937 simple
(_unit VHDL(adder8bits 0 33(simple 0 37))
	(_version ve4)
	(_time 1639943279938 2021.12.19 21:47:59)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code b1e3e2e5b4e6e1a7b5b5a3eee8b7b3b7b8b6b5b6b2)
	(_ent
		(_time 1639937194601)
	)
	(_generate gen1 0 41(_for 2 )
		(_inst g1 0 43(_ent . xor2 simple)
			(_port
				((x0)(cin))
				((x1)(b(_object 0)))
				((y)(b_neg(_object 0)))
			)
		)
		(_inst g2 0 44(_ent . fullAdder simple)
			(_port
				((x)(a(_object 0)))
				((y)(b_neg(_object 0)))
				((z)(ripple(_object 0)))
				((s)(r(_object 0)))
				((co)(ripple(_index 1)))
			)
		)
		(_object
			(_cnst(_int i 2 0 41(_arch)))
		)
	)
	(_inst g3 0 46(_ent . xor2 simple)
		(_port
			((x0)(cin))
			((x1)(b(7)))
			((y)(b_neg(7)))
		)
	)
	(_inst g4 0 47(_ent . fullAdder simple)
		(_port
			((x)(a(7)))
			((y)(b_neg(7)))
			((z)(ripple(7)))
			((s)(r(7)))
			((co)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 34(_ent(_in))))
		(_port(_int r 0 0 34(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int ripple 1 0 38(_arch(_uni))))
		(_sig(_int b_neg 1 0 38(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 41(_scalar (_to i 0 i 6))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_alias((ripple(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . simple 2 -1)
)
I 000047 55 1634          1639943279943 Stage1
(_unit VHDL(comparator 0 54(stage1 0 58))
	(_version ve4)
	(_time 1639943279944 2021.12.19 21:47:59)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code b1e3e0e5e6e6b1a6b0b3a0eae2b7b0b6b5b7e7b6b3)
	(_ent
		(_time 1639940470081)
	)
	(_inst g1 0 64(_ent . Adder8bits simple)
		(_port
			((a)(x))
			((b)(y))
			((cin)(c1))
			((r)(r))
			((cout)(c2))
		)
	)
	(_inst g2 0 65(_ent . xor2 simple)
		(_port
			((x0)(r(7)))
			((x1)(_code 2))
			((y)(f))
		)
	)
	(_inst g3 0 66(_ent . and2 simple)
		(_port
			((x0)(r(7)))
			((x1)(_code 3))
			((y)(g))
		)
	)
	(_inst g4 0 67(_ent . nor2 simple)
		(_port
			((x0)(f))
			((x1)(g))
			((y)(e))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59(_array -1((_dto i 7 i 0)))))
		(_sig(_int r 1 0 59(_arch(_uni))))
		(_sig(_int c1 -1 0 60(_arch(_uni((i 3))))))
		(_sig(_int c2 -1 0 61(_arch(_uni))))
		(_sig(_int f -1 0 62(_arch(_uni))))
		(_sig(_int g -1 0 62(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment(_alias((b)(f)))(_simpleassign BUF)(_trgt(2))(_sens(8)))))
			(line__69(_arch 1 0 69(_assignment(_alias((s)(g)))(_simpleassign BUF)(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage1 4 -1)
)
I 000043 55 970           1639943279949 bb
(_unit VHDL(testb 0 54(bb 0 79))
	(_version ve4)
	(_time 1639943279950 2021.12.19 21:47:59)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code b1e2e7e5b5e7e6a6b4b6a3eae4b7b4b6b2b6b5b7b3)
	(_ent
		(_time 1639937194607)
	)
	(_inst g1 0 83(_ent . Comparator Stage1)
		(_port
			((x)(a))
			((y)(b))
			((b)(d))
			((e)(c))
			((s)(e))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 80(_array -1((_dto i 7 i 0)))))
		(_sig(_int a 0 0 80(_arch(_uni))))
		(_sig(_int b 0 0 80(_arch(_uni))))
		(_sig(_int c -1 0 81(_arch(_uni))))
		(_sig(_int d -1 0 81(_arch(_uni))))
		(_sig(_int e -1 0 81(_arch(_uni))))
		(_prcs
			(line__85(_arch 0 0 85(_assignment(_trgt(1)))))
			(line__87(_arch 1 0 87(_assignment(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(50463234 50529026)
	)
	(_model . bb 2 -1)
)
I 000047 55 716           1639943381550 simple
(_unit VHDL(halfadder 0 4(simple 0 8))
	(_version ve4)
	(_time 1639943381551 2021.12.19 21:49:41)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 9a9a9a95cacd9d8c9cce8bc0cf9c9e9c9f9d989c92)
	(_ent
		(_time 1639929792197)
	)
	(_inst g1 0 10(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g2 0 11(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int c -1 0 5(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1040          1639943381556 simple
(_unit VHDL(fulladder 0 4(simple 0 21))
	(_version ve4)
	(_time 1639943381557 2021.12.19 21:49:41)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 9a9a9494cecd9d8cc9c88bc0cf9c9e9c9f9d989c9c)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 24(_ent . halfAdder simple)
		(_port
			((x)(x))
			((y)(y))
			((s)(a))
			((c)(b))
		)
	)
	(_inst g2 0 25(_ent . halfAdder simple)
		(_port
			((x)(a))
			((y)(z))
			((s)(s))
			((c)(d))
		)
	)
	(_inst g3 0 26(_ent . or2 simple)
		(_port
			((x0)(b))
			((x1)(d))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 22(_arch(_uni))))
		(_sig(_int b -1 0 22(_arch(_uni))))
		(_sig(_int c -1 0 22(_arch(_uni))))
		(_sig(_int d -1 0 22(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1779          1639943381562 simple
(_unit VHDL(adder8bits 0 33(simple 0 37))
	(_version ve4)
	(_time 1639943381563 2021.12.19 21:49:41)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code aaaaa3fdfffdfabcaeaeb8f5f3aca8aca3adaeada9)
	(_ent
		(_time 1639937194601)
	)
	(_generate gen1 0 41(_for 2 )
		(_inst g1 0 43(_ent . xor2 simple)
			(_port
				((x0)(cin))
				((x1)(b(_object 0)))
				((y)(b_neg(_object 0)))
			)
		)
		(_inst g2 0 44(_ent . fullAdder simple)
			(_port
				((x)(a(_object 0)))
				((y)(b_neg(_object 0)))
				((z)(ripple(_object 0)))
				((s)(r(_object 0)))
				((co)(ripple(_index 1)))
			)
		)
		(_object
			(_cnst(_int i 2 0 41(_arch)))
		)
	)
	(_inst g3 0 46(_ent . xor2 simple)
		(_port
			((x0)(cin))
			((x1)(b(7)))
			((y)(b_neg(7)))
		)
	)
	(_inst g4 0 47(_ent . fullAdder simple)
		(_port
			((x)(a(7)))
			((y)(b_neg(7)))
			((z)(ripple(7)))
			((s)(r(7)))
			((co)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 34(_ent(_in))))
		(_port(_int r 0 0 34(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int ripple 1 0 38(_arch(_uni))))
		(_sig(_int b_neg 1 0 38(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 41(_scalar (_to i 0 i 6))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_alias((ripple(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . simple 2 -1)
)
I 000047 55 1634          1639943381568 Stage1
(_unit VHDL(comparator 0 54(stage1 0 58))
	(_version ve4)
	(_time 1639943381569 2021.12.19 21:49:41)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code aaaaa1fdadfdaabdaba8bbf1f9acabadaeacfcada8)
	(_ent
		(_time 1639940470081)
	)
	(_inst g1 0 64(_ent . Adder8bits simple)
		(_port
			((a)(x))
			((b)(y))
			((cin)(c1))
			((r)(r))
			((cout)(c2))
		)
	)
	(_inst g2 0 65(_ent . xor2 simple)
		(_port
			((x0)(r(7)))
			((x1)(_code 2))
			((y)(f))
		)
	)
	(_inst g3 0 66(_ent . and2 simple)
		(_port
			((x0)(r(7)))
			((x1)(_code 3))
			((y)(g))
		)
	)
	(_inst g4 0 67(_ent . nor2 simple)
		(_port
			((x0)(f))
			((x1)(g))
			((y)(e))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59(_array -1((_dto i 7 i 0)))))
		(_sig(_int r 1 0 59(_arch(_uni))))
		(_sig(_int c1 -1 0 60(_arch(_uni((i 3))))))
		(_sig(_int c2 -1 0 61(_arch(_uni))))
		(_sig(_int f -1 0 62(_arch(_uni))))
		(_sig(_int g -1 0 62(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment(_alias((b)(f)))(_simpleassign BUF)(_trgt(2))(_sens(8)))))
			(line__69(_arch 1 0 69(_assignment(_alias((s)(g)))(_simpleassign BUF)(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage1 4 -1)
)
I 000043 55 970           1639943381574 bb
(_unit VHDL(testb 0 54(bb 0 79))
	(_version ve4)
	(_time 1639943381575 2021.12.19 21:49:41)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code aaaba6fdfefcfdbdafadb8f1ffacafada9adaeaca8)
	(_ent
		(_time 1639937194607)
	)
	(_inst g1 0 83(_ent . Comparator Stage1)
		(_port
			((x)(x))
			((y)(y))
			((b)(b))
			((e)(e))
			((s)(s))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 80(_array -1((_dto i 7 i 0)))))
		(_sig(_int x 0 0 80(_arch(_uni))))
		(_sig(_int y 0 0 80(_arch(_uni))))
		(_sig(_int b -1 0 81(_arch(_uni))))
		(_sig(_int e -1 0 81(_arch(_uni))))
		(_sig(_int s -1 0 81(_arch(_uni))))
		(_prcs
			(line__85(_arch 0 0 85(_assignment(_trgt(0)))))
			(line__87(_arch 1 0 87(_assignment(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(50463234 50529026)
	)
	(_model . bb 2 -1)
)
I 000047 55 716           1639943421744 simple
(_unit VHDL(halfadder 0 4(simple 0 8))
	(_version ve4)
	(_time 1639943421745 2021.12.19 21:50:21)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code a6a0abf1a1f1a1b0a0f2b7fcf3a0a2a0a3a1a4a0ae)
	(_ent
		(_time 1639929792197)
	)
	(_inst g1 0 10(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g2 0 11(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int c -1 0 5(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1040          1639943421750 simple
(_unit VHDL(fulladder 0 4(simple 0 21))
	(_version ve4)
	(_time 1639943421751 2021.12.19 21:50:21)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code a6a0a5f0a5f1a1b0f5f4b7fcf3a0a2a0a3a1a4a0a0)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 24(_ent . halfAdder simple)
		(_port
			((x)(x))
			((y)(y))
			((s)(a))
			((c)(b))
		)
	)
	(_inst g2 0 25(_ent . halfAdder simple)
		(_port
			((x)(a))
			((y)(z))
			((s)(s))
			((c)(d))
		)
	)
	(_inst g3 0 26(_ent . or2 simple)
		(_port
			((x0)(b))
			((x1)(d))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 22(_arch(_uni))))
		(_sig(_int b -1 0 22(_arch(_uni))))
		(_sig(_int c -1 0 22(_arch(_uni))))
		(_sig(_int d -1 0 22(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1779          1639943421756 simple
(_unit VHDL(adder8bits 0 33(simple 0 37))
	(_version ve4)
	(_time 1639943421757 2021.12.19 21:50:21)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code a6a0a2f1a4f1f6b0a2a2b4f9ffa0a4a0afa1a2a1a5)
	(_ent
		(_time 1639937194601)
	)
	(_generate gen1 0 41(_for 2 )
		(_inst g1 0 43(_ent . xor2 simple)
			(_port
				((x0)(cin))
				((x1)(b(_object 0)))
				((y)(b_neg(_object 0)))
			)
		)
		(_inst g2 0 44(_ent . fullAdder simple)
			(_port
				((x)(a(_object 0)))
				((y)(b_neg(_object 0)))
				((z)(ripple(_object 0)))
				((s)(r(_object 0)))
				((co)(ripple(_index 1)))
			)
		)
		(_object
			(_cnst(_int i 2 0 41(_arch)))
		)
	)
	(_inst g3 0 46(_ent . xor2 simple)
		(_port
			((x0)(cin))
			((x1)(b(7)))
			((y)(b_neg(7)))
		)
	)
	(_inst g4 0 47(_ent . fullAdder simple)
		(_port
			((x)(a(7)))
			((y)(b_neg(7)))
			((z)(ripple(7)))
			((s)(r(7)))
			((co)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 34(_ent(_in))))
		(_port(_int r 0 0 34(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int ripple 1 0 38(_arch(_uni))))
		(_sig(_int b_neg 1 0 38(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 41(_scalar (_to i 0 i 6))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_alias((ripple(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . simple 2 -1)
)
I 000047 55 1634          1639943421762 Stage1
(_unit VHDL(comparator 0 54(stage1 0 58))
	(_version ve4)
	(_time 1639943421763 2021.12.19 21:50:21)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code a6a0a0f1f6f1a6b1a7a4b7fdf5a0a7a1a2a0f0a1a4)
	(_ent
		(_time 1639940470081)
	)
	(_inst g1 0 64(_ent . Adder8bits simple)
		(_port
			((a)(x))
			((b)(y))
			((cin)(c1))
			((r)(r))
			((cout)(c2))
		)
	)
	(_inst g2 0 65(_ent . xor2 simple)
		(_port
			((x0)(r(7)))
			((x1)(_code 2))
			((y)(f))
		)
	)
	(_inst g3 0 66(_ent . and2 simple)
		(_port
			((x0)(r(7)))
			((x1)(_code 3))
			((y)(g))
		)
	)
	(_inst g4 0 67(_ent . nor2 simple)
		(_port
			((x0)(f))
			((x1)(g))
			((y)(e))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59(_array -1((_dto i 7 i 0)))))
		(_sig(_int r 1 0 59(_arch(_uni))))
		(_sig(_int c1 -1 0 60(_arch(_uni((i 3))))))
		(_sig(_int c2 -1 0 61(_arch(_uni))))
		(_sig(_int f -1 0 62(_arch(_uni))))
		(_sig(_int g -1 0 62(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment(_alias((b)(f)))(_simpleassign BUF)(_trgt(2))(_sens(8)))))
			(line__69(_arch 1 0 69(_assignment(_alias((s)(g)))(_simpleassign BUF)(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage1 4 -1)
)
I 000043 55 993           1639943421768 bb
(_unit VHDL(testb 0 54(bb 0 79))
	(_version ve4)
	(_time 1639943421769 2021.12.19 21:50:21)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code a6a1a7f1a5f0f1b1a3a1b4fdf3a0a3a1a5a1a2a0a4)
	(_ent
		(_time 1639937194607)
	)
	(_inst g1 0 83(_ent . Comparator Stage1)
		(_port
			((x)(x))
			((y)(y))
			((b)(b))
			((e)(e))
			((s)(s))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 80(_array -1((_dto i 7 i 0)))))
		(_sig(_int x 0 0 80(_arch(_uni))))
		(_sig(_int y 0 0 80(_arch(_uni))))
		(_sig(_int b -1 0 81(_arch(_uni))))
		(_sig(_int e -1 0 81(_arch(_uni))))
		(_sig(_int s -1 0 81(_arch(_uni))))
		(_prcs
			(line__85(_arch 0 0 85(_assignment(_trgt(0)))))
			(line__87(_arch 1 0 87(_assignment(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(50463234 33686019)
		(50463234 50529026)
	)
	(_model . bb 2 -1)
)
I 000047 55 716           1639943451053 simple
(_unit VHDL(halfadder 0 4(simple 0 8))
	(_version ve4)
	(_time 1639943451054 2021.12.19 21:50:51)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 16171611114111001042074c43101210131114101e)
	(_ent
		(_time 1639929792197)
	)
	(_inst g1 0 10(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g2 0 11(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int c -1 0 5(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1040          1639943451059 simple
(_unit VHDL(fulladder 0 4(simple 0 21))
	(_version ve4)
	(_time 1639943451060 2021.12.19 21:50:51)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 26272823257121307574377c732022202321242020)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 24(_ent . halfAdder simple)
		(_port
			((x)(x))
			((y)(y))
			((s)(a))
			((c)(b))
		)
	)
	(_inst g2 0 25(_ent . halfAdder simple)
		(_port
			((x)(a))
			((y)(z))
			((s)(s))
			((c)(d))
		)
	)
	(_inst g3 0 26(_ent . or2 simple)
		(_port
			((x0)(b))
			((x1)(d))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 22(_arch(_uni))))
		(_sig(_int b -1 0 22(_arch(_uni))))
		(_sig(_int c -1 0 22(_arch(_uni))))
		(_sig(_int d -1 0 22(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1779          1639943451065 simple
(_unit VHDL(adder8bits 0 33(simple 0 37))
	(_version ve4)
	(_time 1639943451066 2021.12.19 21:50:51)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 26272f2224717630222234797f2024202f21222125)
	(_ent
		(_time 1639937194601)
	)
	(_generate gen1 0 41(_for 2 )
		(_inst g1 0 43(_ent . xor2 simple)
			(_port
				((x0)(cin))
				((x1)(b(_object 0)))
				((y)(b_neg(_object 0)))
			)
		)
		(_inst g2 0 44(_ent . fullAdder simple)
			(_port
				((x)(a(_object 0)))
				((y)(b_neg(_object 0)))
				((z)(ripple(_object 0)))
				((s)(r(_object 0)))
				((co)(ripple(_index 1)))
			)
		)
		(_object
			(_cnst(_int i 2 0 41(_arch)))
		)
	)
	(_inst g3 0 46(_ent . xor2 simple)
		(_port
			((x0)(cin))
			((x1)(b(7)))
			((y)(b_neg(7)))
		)
	)
	(_inst g4 0 47(_ent . fullAdder simple)
		(_port
			((x)(a(7)))
			((y)(b_neg(7)))
			((z)(ripple(7)))
			((s)(r(7)))
			((co)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 34(_ent(_in))))
		(_port(_int r 0 0 34(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int ripple 1 0 38(_arch(_uni))))
		(_sig(_int b_neg 1 0 38(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 41(_scalar (_to i 0 i 6))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_alias((ripple(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . simple 2 -1)
)
I 000047 55 1634          1639943451071 Stage1
(_unit VHDL(comparator 0 54(stage1 0 58))
	(_version ve4)
	(_time 1639943451072 2021.12.19 21:50:51)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 26272d22767126312724377d752027212220702124)
	(_ent
		(_time 1639940470081)
	)
	(_inst g1 0 64(_ent . Adder8bits simple)
		(_port
			((a)(x))
			((b)(y))
			((cin)(c1))
			((r)(r))
			((cout)(c2))
		)
	)
	(_inst g2 0 65(_ent . xor2 simple)
		(_port
			((x0)(r(7)))
			((x1)(_code 2))
			((y)(f))
		)
	)
	(_inst g3 0 66(_ent . and2 simple)
		(_port
			((x0)(r(7)))
			((x1)(_code 3))
			((y)(g))
		)
	)
	(_inst g4 0 67(_ent . nor2 simple)
		(_port
			((x0)(f))
			((x1)(g))
			((y)(e))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59(_array -1((_dto i 7 i 0)))))
		(_sig(_int r 1 0 59(_arch(_uni))))
		(_sig(_int c1 -1 0 60(_arch(_uni((i 3))))))
		(_sig(_int c2 -1 0 61(_arch(_uni))))
		(_sig(_int f -1 0 62(_arch(_uni))))
		(_sig(_int g -1 0 62(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment(_alias((b)(f)))(_simpleassign BUF)(_trgt(2))(_sens(8)))))
			(line__69(_arch 1 0 69(_assignment(_alias((s)(g)))(_simpleassign BUF)(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage1 4 -1)
)
I 000043 55 993           1639943451077 bb
(_unit VHDL(testb 0 54(bb 0 79))
	(_version ve4)
	(_time 1639943451078 2021.12.19 21:50:51)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 26262a22257071312321347d732023212521222024)
	(_ent
		(_time 1639937194607)
	)
	(_inst g1 0 83(_ent . Comparator Stage1)
		(_port
			((x)(x))
			((y)(y))
			((b)(b))
			((e)(e))
			((s)(s))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 80(_array -1((_dto i 7 i 0)))))
		(_sig(_int x 0 0 80(_arch(_uni))))
		(_sig(_int y 0 0 80(_arch(_uni))))
		(_sig(_int b -1 0 81(_arch(_uni))))
		(_sig(_int e -1 0 81(_arch(_uni))))
		(_sig(_int s -1 0 81(_arch(_uni))))
		(_prcs
			(line__85(_arch 0 0 85(_assignment(_trgt(0)))))
			(line__87(_arch 1 0 87(_assignment(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(50463234 50529026)
		(50463234 33686019)
	)
	(_model . bb 2 -1)
)
I 000047 55 716           1639943502474 simple
(_unit VHDL(halfadder 0 4(simple 0 8))
	(_version ve4)
	(_time 1639943502475 2021.12.19 21:51:42)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code f4f6fca4f1a3f3e2f2a0e5aea1f2f0f2f1f3f6f2fc)
	(_ent
		(_time 1639929792197)
	)
	(_inst g1 0 10(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g2 0 11(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int c -1 0 5(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1040          1639943502480 simple
(_unit VHDL(fulladder 0 4(simple 0 21))
	(_version ve4)
	(_time 1639943502481 2021.12.19 21:51:42)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 04060303055303125756155e510200020103060202)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 24(_ent . halfAdder simple)
		(_port
			((x)(x))
			((y)(y))
			((s)(a))
			((c)(b))
		)
	)
	(_inst g2 0 25(_ent . halfAdder simple)
		(_port
			((x)(a))
			((y)(z))
			((s)(s))
			((c)(d))
		)
	)
	(_inst g3 0 26(_ent . or2 simple)
		(_port
			((x0)(b))
			((x1)(d))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 22(_arch(_uni))))
		(_sig(_int b -1 0 22(_arch(_uni))))
		(_sig(_int c -1 0 22(_arch(_uni))))
		(_sig(_int d -1 0 22(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1779          1639943502486 simple
(_unit VHDL(adder8bits 0 33(simple 0 37))
	(_version ve4)
	(_time 1639943502487 2021.12.19 21:51:42)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 04060402045354120000165b5d0206020d03000307)
	(_ent
		(_time 1639937194601)
	)
	(_generate gen1 0 41(_for 2 )
		(_inst g1 0 43(_ent . xor2 simple)
			(_port
				((x0)(cin))
				((x1)(b(_object 0)))
				((y)(b_neg(_object 0)))
			)
		)
		(_inst g2 0 44(_ent . fullAdder simple)
			(_port
				((x)(a(_object 0)))
				((y)(b_neg(_object 0)))
				((z)(ripple(_object 0)))
				((s)(r(_object 0)))
				((co)(ripple(_index 1)))
			)
		)
		(_object
			(_cnst(_int i 2 0 41(_arch)))
		)
	)
	(_inst g3 0 46(_ent . xor2 simple)
		(_port
			((x0)(cin))
			((x1)(b(7)))
			((y)(b_neg(7)))
		)
	)
	(_inst g4 0 47(_ent . fullAdder simple)
		(_port
			((x)(a(7)))
			((y)(b_neg(7)))
			((z)(ripple(7)))
			((s)(r(7)))
			((co)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 34(_ent(_in))))
		(_port(_int r 0 0 34(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int ripple 1 0 38(_arch(_uni))))
		(_sig(_int b_neg 1 0 38(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 41(_scalar (_to i 0 i 6))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_alias((ripple(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . simple 2 -1)
)
I 000047 55 1634          1639943502492 Stage1
(_unit VHDL(comparator 0 54(stage1 0 58))
	(_version ve4)
	(_time 1639943502493 2021.12.19 21:51:42)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 04060602565304130506155f570205030002520306)
	(_ent
		(_time 1639940470081)
	)
	(_inst g1 0 64(_ent . Adder8bits simple)
		(_port
			((a)(x))
			((b)(y))
			((cin)(c1))
			((r)(r))
			((cout)(c2))
		)
	)
	(_inst g2 0 65(_ent . xor2 simple)
		(_port
			((x0)(r(7)))
			((x1)(_code 2))
			((y)(f))
		)
	)
	(_inst g3 0 66(_ent . and2 simple)
		(_port
			((x0)(r(7)))
			((x1)(_code 3))
			((y)(g))
		)
	)
	(_inst g4 0 67(_ent . nor2 simple)
		(_port
			((x0)(f))
			((x1)(g))
			((y)(e))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59(_array -1((_dto i 7 i 0)))))
		(_sig(_int r 1 0 59(_arch(_uni))))
		(_sig(_int c1 -1 0 60(_arch(_uni((i 3))))))
		(_sig(_int c2 -1 0 61(_arch(_uni))))
		(_sig(_int f -1 0 62(_arch(_uni))))
		(_sig(_int g -1 0 62(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment(_alias((b)(f)))(_simpleassign BUF)(_trgt(2))(_sens(8)))))
			(line__69(_arch 1 0 69(_assignment(_alias((s)(g)))(_simpleassign BUF)(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage1 4 -1)
)
I 000043 55 970           1639943502498 bb
(_unit VHDL(testb 0 54(bb 0 79))
	(_version ve4)
	(_time 1639943502499 2021.12.19 21:51:42)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 04070102055253130103165f510201030703000206)
	(_ent
		(_time 1639937194607)
	)
	(_inst g1 0 83(_ent . Comparator Stage1)
		(_port
			((x)(x))
			((y)(y))
			((b)(b))
			((e)(e))
			((s)(s))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 80(_array -1((_dto i 7 i 0)))))
		(_sig(_int x 0 0 80(_arch(_uni))))
		(_sig(_int y 0 0 80(_arch(_uni))))
		(_sig(_int b -1 0 81(_arch(_uni))))
		(_sig(_int e -1 0 81(_arch(_uni))))
		(_sig(_int s -1 0 81(_arch(_uni))))
		(_prcs
			(line__85(_arch 0 0 85(_assignment(_trgt(0)))))
			(line__87(_arch 1 0 87(_assignment(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(50463234 50529026)
	)
	(_model . bb 2 -1)
)
I 000047 55 716           1639946408148 simple
(_unit VHDL(halfadder 0 4(simple 0 8))
	(_version ve4)
	(_time 1639946408149 2021.12.19 22:40:08)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code cfc0c19a9898c8d9c99bde959ac9cbc9cac8cdc9c7)
	(_ent
		(_time 1639929792197)
	)
	(_inst g1 0 10(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g2 0 11(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int c -1 0 5(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1040          1639946408154 simple
(_unit VHDL(fulladder 0 4(simple 0 21))
	(_version ve4)
	(_time 1639946408155 2021.12.19 22:40:08)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code cfc0cf9b9c98c8d99c9dde959ac9cbc9cac8cdc9c9)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 24(_ent . halfAdder simple)
		(_port
			((x)(x))
			((y)(y))
			((s)(a))
			((c)(b))
		)
	)
	(_inst g2 0 25(_ent . halfAdder simple)
		(_port
			((x)(a))
			((y)(z))
			((s)(s))
			((c)(d))
		)
	)
	(_inst g3 0 26(_ent . or2 simple)
		(_port
			((x0)(b))
			((x1)(d))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 22(_arch(_uni))))
		(_sig(_int b -1 0 22(_arch(_uni))))
		(_sig(_int c -1 0 22(_arch(_uni))))
		(_sig(_int d -1 0 22(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1779          1639946408160 simple
(_unit VHDL(adder8bits 0 33(simple 0 37))
	(_version ve4)
	(_time 1639946408161 2021.12.19 22:40:08)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code cfc0c89a9d989fd9cbcbdd9096c9cdc9c6c8cbc8cc)
	(_ent
		(_time 1639937194601)
	)
	(_generate gen1 0 41(_for 2 )
		(_inst g1 0 43(_ent . xor2 simple)
			(_port
				((x0)(cin))
				((x1)(b(_object 0)))
				((y)(b_neg(_object 0)))
			)
		)
		(_inst g2 0 44(_ent . fullAdder simple)
			(_port
				((x)(a(_object 0)))
				((y)(b_neg(_object 0)))
				((z)(ripple(_object 0)))
				((s)(r(_object 0)))
				((co)(ripple(_index 1)))
			)
		)
		(_object
			(_cnst(_int i 2 0 41(_arch)))
		)
	)
	(_inst g3 0 46(_ent . xor2 simple)
		(_port
			((x0)(cin))
			((x1)(b(7)))
			((y)(b_neg(7)))
		)
	)
	(_inst g4 0 47(_ent . fullAdder simple)
		(_port
			((x)(a(7)))
			((y)(b_neg(7)))
			((z)(ripple(7)))
			((s)(r(7)))
			((co)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 34(_ent(_in))))
		(_port(_int r 0 0 34(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int ripple 1 0 38(_arch(_uni))))
		(_sig(_int b_neg 1 0 38(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 41(_scalar (_to i 0 i 6))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_alias((ripple(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . simple 2 -1)
)
I 000047 55 679           1639946408166 simple
(_unit VHDL(zerocheck 0 52(simple 0 56))
	(_version ve4)
	(_time 1639946408167 2021.12.19 22:40:08)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code ded0898c8e8888c889d8cd8487d8dbd8ddd88cd98f)
	(_ent
		(_time 1639946408164)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 53(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 53(_ent(_in))))
		(_port(_int y -1 0 53(_ent(_out))))
		(_var(_int z -1 0 59(_prcs 0((i 2)))))
		(_prcs
			(line__58(_arch 0 0 58(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 1634          1639946408172 Stage1
(_unit VHDL(comparator 0 54(stage1 0 76))
	(_version ve4)
	(_time 1639946408173 2021.12.19 22:40:08)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code ded1db8cdd89dec9dfdccf858dd8dfd9dad888d9dc)
	(_ent
		(_time 1639940470081)
	)
	(_inst g1 0 82(_ent . Adder8bits simple)
		(_port
			((a)(x))
			((b)(y))
			((cin)(c1))
			((r)(r))
			((cout)(c2))
		)
	)
	(_inst g2 0 83(_ent . xor2 simple)
		(_port
			((x0)(r(7)))
			((x1)(_code 2))
			((y)(f))
		)
	)
	(_inst g3 0 84(_ent . and2 simple)
		(_port
			((x0)(r(7)))
			((x1)(_code 3))
			((y)(g))
		)
	)
	(_inst g4 0 85(_ent . nor2 simple)
		(_port
			((x0)(f))
			((x1)(g))
			((y)(e))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 77(_array -1((_dto i 7 i 0)))))
		(_sig(_int r 1 0 77(_arch(_uni))))
		(_sig(_int c1 -1 0 78(_arch(_uni((i 3))))))
		(_sig(_int c2 -1 0 79(_arch(_uni))))
		(_sig(_int f -1 0 80(_arch(_uni))))
		(_sig(_int g -1 0 80(_arch(_uni))))
		(_prcs
			(line__86(_arch 0 0 86(_assignment(_alias((b)(f)))(_simpleassign BUF)(_trgt(2))(_sens(8)))))
			(line__87(_arch 1 0 87(_assignment(_alias((s)(g)))(_simpleassign BUF)(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage1 4 -1)
)
I 000043 55 975           1639946408178 bb
(_unit VHDL(testb 0 54(bb 0 97))
	(_version ve4)
	(_time 1639946408179 2021.12.19 22:40:08)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code ded0dc8c8e8889c9dbd9cc858bd8dbd9ddd9dad8dc)
	(_ent
		(_time 1639937194607)
	)
	(_inst g1 0 101(_ent . Comparator Stage1)
		(_port
			((x)(x))
			((y)(y))
			((b)(b))
			((e)(e))
			((s)(s))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 98(_array -1((_dto i 7 i 0)))))
		(_sig(_int x 0 0 98(_arch(_uni))))
		(_sig(_int y 0 0 98(_arch(_uni))))
		(_sig(_int b -1 0 99(_arch(_uni))))
		(_sig(_int e -1 0 99(_arch(_uni))))
		(_sig(_int s -1 0 99(_arch(_uni))))
		(_prcs
			(line__103(_arch 0 0 103(_assignment(_trgt(0)))))
			(line__105(_arch 1 0 105(_assignment(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(50463234 50529026)
	)
	(_model . bb 2 -1)
)
I 000047 55 716           1639946527217 simple
(_unit VHDL(halfadder 0 4(simple 0 8))
	(_version ve4)
	(_time 1639946527218 2021.12.19 22:42:07)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code e5e5eab6e1b2e2f3e3b1f4bfb0e3e1e3e0e2e7e3ed)
	(_ent
		(_time 1639929792197)
	)
	(_inst g1 0 10(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g2 0 11(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int c -1 0 5(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1040          1639946527223 simple
(_unit VHDL(fulladder 0 4(simple 0 21))
	(_version ve4)
	(_time 1639946527224 2021.12.19 22:42:07)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code e5e5e4b7e5b2e2f3b6b7f4bfb0e3e1e3e0e2e7e3e3)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 24(_ent . halfAdder simple)
		(_port
			((x)(x))
			((y)(y))
			((s)(a))
			((c)(b))
		)
	)
	(_inst g2 0 25(_ent . halfAdder simple)
		(_port
			((x)(a))
			((y)(z))
			((s)(s))
			((c)(d))
		)
	)
	(_inst g3 0 26(_ent . or2 simple)
		(_port
			((x0)(b))
			((x1)(d))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 22(_arch(_uni))))
		(_sig(_int b -1 0 22(_arch(_uni))))
		(_sig(_int c -1 0 22(_arch(_uni))))
		(_sig(_int d -1 0 22(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1779          1639946527229 simple
(_unit VHDL(adder8bits 0 33(simple 0 37))
	(_version ve4)
	(_time 1639946527230 2021.12.19 22:42:07)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code e5e5e3b6e4b2b5f3e1e1f7babce3e7e3ece2e1e2e6)
	(_ent
		(_time 1639937194601)
	)
	(_generate gen1 0 41(_for 2 )
		(_inst g1 0 43(_ent . xor2 simple)
			(_port
				((x0)(cin))
				((x1)(b(_object 0)))
				((y)(b_neg(_object 0)))
			)
		)
		(_inst g2 0 44(_ent . fullAdder simple)
			(_port
				((x)(a(_object 0)))
				((y)(b_neg(_object 0)))
				((z)(ripple(_object 0)))
				((s)(r(_object 0)))
				((co)(ripple(_index 1)))
			)
		)
		(_object
			(_cnst(_int i 2 0 41(_arch)))
		)
	)
	(_inst g3 0 46(_ent . xor2 simple)
		(_port
			((x0)(cin))
			((x1)(b(7)))
			((y)(b_neg(7)))
		)
	)
	(_inst g4 0 47(_ent . fullAdder simple)
		(_port
			((x)(a(7)))
			((y)(b_neg(7)))
			((z)(ripple(7)))
			((s)(r(7)))
			((co)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 34(_ent(_in))))
		(_port(_int r 0 0 34(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int ripple 1 0 38(_arch(_uni))))
		(_sig(_int b_neg 1 0 38(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 41(_scalar (_to i 0 i 6))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_alias((ripple(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . simple 2 -1)
)
I 000047 55 679           1639946527235 simple
(_unit VHDL(zerocheck 0 52(simple 0 56))
	(_version ve4)
	(_time 1639946527236 2021.12.19 22:42:07)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code f5f4a3a5f5a3a3e3a2f3e6afacf3f0f3f6f3a7f2a4)
	(_ent
		(_time 1639946408163)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 53(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 53(_ent(_in))))
		(_port(_int y -1 0 53(_ent(_out))))
		(_var(_int z -1 0 59(_prcs 0((i 2)))))
		(_prcs
			(line__58(_arch 0 0 58(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 1615          1639946527241 Stage1
(_unit VHDL(comparator 0 54(stage1 0 76))
	(_version ve4)
	(_time 1639946527242 2021.12.19 22:42:07)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code f5f5f1a5a6a2f5e2f4f7e4aea6f3f4f2f1f3a3f2f7)
	(_ent
		(_time 1639940470081)
	)
	(_inst g1 0 82(_ent . Adder8bits simple)
		(_port
			((a)(x))
			((b)(y))
			((cin)(c1))
			((r)(r))
			((cout)(c2))
		)
	)
	(_inst g2 0 83(_ent . xor2 simple)
		(_port
			((x0)(r(7)))
			((x1)(_code 2))
			((y)(f))
		)
	)
	(_inst g3 0 84(_ent . zeroCheck simple)
		(_port
			((x)(r))
			((y)(g))
		)
	)
	(_inst g4 0 85(_ent . nor2 simple)
		(_port
			((x0)(f))
			((x1)(g))
			((y)(b))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 77(_array -1((_dto i 7 i 0)))))
		(_sig(_int r 1 0 77(_arch(_uni))))
		(_sig(_int c1 -1 0 78(_arch(_uni((i 3))))))
		(_sig(_int c2 -1 0 79(_arch(_uni))))
		(_sig(_int f -1 0 80(_arch(_uni))))
		(_sig(_int g -1 0 80(_arch(_uni))))
		(_prcs
			(line__86(_arch 0 0 86(_assignment(_alias((e)(f)))(_simpleassign BUF)(_trgt(3))(_sens(8)))))
			(line__87(_arch 1 0 87(_assignment(_alias((s)(g)))(_simpleassign BUF)(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage1 3 -1)
)
I 000043 55 975           1639946527247 bb
(_unit VHDL(testb 0 54(bb 0 97))
	(_version ve4)
	(_time 1639946527248 2021.12.19 22:42:07)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code f5f4f6a5f5a3a2e2f0f2e7aea0f3f0f2f6f2f1f3f7)
	(_ent
		(_time 1639937194607)
	)
	(_inst g1 0 101(_ent . Comparator Stage1)
		(_port
			((x)(x))
			((y)(y))
			((b)(b))
			((e)(e))
			((s)(s))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 98(_array -1((_dto i 7 i 0)))))
		(_sig(_int x 0 0 98(_arch(_uni))))
		(_sig(_int y 0 0 98(_arch(_uni))))
		(_sig(_int b -1 0 99(_arch(_uni))))
		(_sig(_int e -1 0 99(_arch(_uni))))
		(_sig(_int s -1 0 99(_arch(_uni))))
		(_prcs
			(line__103(_arch 0 0 103(_assignment(_trgt(0)))))
			(line__105(_arch 1 0 105(_assignment(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(50463234 50529026)
	)
	(_model . bb 2 -1)
)
I 000047 55 716           1639946532280 simple
(_unit VHDL(halfadder 0 4(simple 0 8))
	(_version ve4)
	(_time 1639946532281 2021.12.19 22:42:12)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code acadf6fbfefbabbaaaf8bdf6f9aaa8aaa9abaeaaa4)
	(_ent
		(_time 1639929792197)
	)
	(_inst g1 0 10(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g2 0 11(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int c -1 0 5(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1040          1639946532286 simple
(_unit VHDL(fulladder 0 4(simple 0 21))
	(_version ve4)
	(_time 1639946532287 2021.12.19 22:42:12)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code acadf8fafafbabbafffebdf6f9aaa8aaa9abaeaaaa)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 24(_ent . halfAdder simple)
		(_port
			((x)(x))
			((y)(y))
			((s)(a))
			((c)(b))
		)
	)
	(_inst g2 0 25(_ent . halfAdder simple)
		(_port
			((x)(a))
			((y)(z))
			((s)(s))
			((c)(d))
		)
	)
	(_inst g3 0 26(_ent . or2 simple)
		(_port
			((x0)(b))
			((x1)(d))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 22(_arch(_uni))))
		(_sig(_int b -1 0 22(_arch(_uni))))
		(_sig(_int c -1 0 22(_arch(_uni))))
		(_sig(_int d -1 0 22(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1779          1639946532292 simple
(_unit VHDL(adder8bits 0 33(simple 0 37))
	(_version ve4)
	(_time 1639946532293 2021.12.19 22:42:12)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code acadfffbfbfbfcbaa8a8bef3f5aaaeaaa5aba8abaf)
	(_ent
		(_time 1639937194601)
	)
	(_generate gen1 0 41(_for 2 )
		(_inst g1 0 43(_ent . xor2 simple)
			(_port
				((x0)(cin))
				((x1)(b(_object 0)))
				((y)(b_neg(_object 0)))
			)
		)
		(_inst g2 0 44(_ent . fullAdder simple)
			(_port
				((x)(a(_object 0)))
				((y)(b_neg(_object 0)))
				((z)(ripple(_object 0)))
				((s)(r(_object 0)))
				((co)(ripple(_index 1)))
			)
		)
		(_object
			(_cnst(_int i 2 0 41(_arch)))
		)
	)
	(_inst g3 0 46(_ent . xor2 simple)
		(_port
			((x0)(cin))
			((x1)(b(7)))
			((y)(b_neg(7)))
		)
	)
	(_inst g4 0 47(_ent . fullAdder simple)
		(_port
			((x)(a(7)))
			((y)(b_neg(7)))
			((z)(ripple(7)))
			((s)(r(7)))
			((co)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 34(_ent(_in))))
		(_port(_int r 0 0 34(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int ripple 1 0 38(_arch(_uni))))
		(_sig(_int b_neg 1 0 38(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 41(_scalar (_to i 0 i 6))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_alias((ripple(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . simple 2 -1)
)
I 000047 55 679           1639946532298 simple
(_unit VHDL(zerocheck 0 52(simple 0 56))
	(_version ve4)
	(_time 1639946532299 2021.12.19 22:42:12)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code bbbbb8efecededadecbda8e1e2bdbebdb8bde9bcea)
	(_ent
		(_time 1639946408163)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 53(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 53(_ent(_in))))
		(_port(_int y -1 0 53(_ent(_out))))
		(_var(_int z -1 0 59(_prcs 0((i 2)))))
		(_prcs
			(line__58(_arch 0 0 58(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 1615          1639946532304 Stage1
(_unit VHDL(comparator 0 54(stage1 0 76))
	(_version ve4)
	(_time 1639946532305 2021.12.19 22:42:12)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code bbbaeaefbfecbbacbab9aae0e8bdbabcbfbdedbcb9)
	(_ent
		(_time 1639940470081)
	)
	(_inst g1 0 82(_ent . Adder8bits simple)
		(_port
			((a)(x))
			((b)(y))
			((cin)(c1))
			((r)(r))
			((cout)(c2))
		)
	)
	(_inst g2 0 83(_ent . xor2 simple)
		(_port
			((x0)(r(7)))
			((x1)(_code 2))
			((y)(f))
		)
	)
	(_inst g3 0 84(_ent . zeroCheck simple)
		(_port
			((x)(r))
			((y)(g))
		)
	)
	(_inst g4 0 85(_ent . nor2 simple)
		(_port
			((x0)(f))
			((x1)(g))
			((y)(b))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 77(_array -1((_dto i 7 i 0)))))
		(_sig(_int r 1 0 77(_arch(_uni))))
		(_sig(_int c1 -1 0 78(_arch(_uni((i 3))))))
		(_sig(_int c2 -1 0 79(_arch(_uni))))
		(_sig(_int f -1 0 80(_arch(_uni))))
		(_sig(_int g -1 0 80(_arch(_uni))))
		(_prcs
			(line__86(_arch 0 0 86(_assignment(_alias((e)(f)))(_simpleassign BUF)(_trgt(3))(_sens(8)))))
			(line__87(_arch 1 0 87(_assignment(_alias((s)(g)))(_simpleassign BUF)(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage1 3 -1)
)
I 000043 55 975           1639946532310 bb
(_unit VHDL(testb 0 54(bb 0 97))
	(_version ve4)
	(_time 1639946532311 2021.12.19 22:42:12)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code bbbbedefecedecacbebca9e0eebdbebcb8bcbfbdb9)
	(_ent
		(_time 1639937194607)
	)
	(_inst g1 0 101(_ent . Comparator Stage1)
		(_port
			((x)(x))
			((y)(y))
			((b)(b))
			((e)(e))
			((s)(s))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 98(_array -1((_dto i 7 i 0)))))
		(_sig(_int x 0 0 98(_arch(_uni))))
		(_sig(_int y 0 0 98(_arch(_uni))))
		(_sig(_int b -1 0 99(_arch(_uni))))
		(_sig(_int e -1 0 99(_arch(_uni))))
		(_sig(_int s -1 0 99(_arch(_uni))))
		(_prcs
			(line__103(_arch 0 0 103(_assignment(_trgt(0)))))
			(line__105(_arch 1 0 105(_assignment(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(50463234 50529026)
	)
	(_model . bb 2 -1)
)
I 000047 55 716           1639946562009 simple
(_unit VHDL(halfadder 0 4(simple 0 8))
	(_version ve4)
	(_time 1639946562010 2021.12.19 22:42:42)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code c3909d96c194c4d5c597d29996c5c7c5c6c4c1c5cb)
	(_ent
		(_time 1639929792197)
	)
	(_inst g1 0 10(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g2 0 11(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int c -1 0 5(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1040          1639946562015 simple
(_unit VHDL(fulladder 0 4(simple 0 21))
	(_version ve4)
	(_time 1639946562016 2021.12.19 22:42:42)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code d2818281d585d5c48180c38887d4d6d4d7d5d0d4d4)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 24(_ent . halfAdder simple)
		(_port
			((x)(x))
			((y)(y))
			((s)(a))
			((c)(b))
		)
	)
	(_inst g2 0 25(_ent . halfAdder simple)
		(_port
			((x)(a))
			((y)(z))
			((s)(s))
			((c)(d))
		)
	)
	(_inst g3 0 26(_ent . or2 simple)
		(_port
			((x0)(b))
			((x1)(d))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 22(_arch(_uni))))
		(_sig(_int b -1 0 22(_arch(_uni))))
		(_sig(_int c -1 0 22(_arch(_uni))))
		(_sig(_int d -1 0 22(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1779          1639946562021 simple
(_unit VHDL(adder8bits 0 33(simple 0 37))
	(_version ve4)
	(_time 1639946562022 2021.12.19 22:42:42)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code d2818580d48582c4d6d6c08d8bd4d0d4dbd5d6d5d1)
	(_ent
		(_time 1639937194601)
	)
	(_generate gen1 0 41(_for 2 )
		(_inst g1 0 43(_ent . xor2 simple)
			(_port
				((x0)(cin))
				((x1)(b(_object 0)))
				((y)(b_neg(_object 0)))
			)
		)
		(_inst g2 0 44(_ent . fullAdder simple)
			(_port
				((x)(a(_object 0)))
				((y)(b_neg(_object 0)))
				((z)(ripple(_object 0)))
				((s)(r(_object 0)))
				((co)(ripple(_index 1)))
			)
		)
		(_object
			(_cnst(_int i 2 0 41(_arch)))
		)
	)
	(_inst g3 0 46(_ent . xor2 simple)
		(_port
			((x0)(cin))
			((x1)(b(7)))
			((y)(b_neg(7)))
		)
	)
	(_inst g4 0 47(_ent . fullAdder simple)
		(_port
			((x)(a(7)))
			((y)(b_neg(7)))
			((z)(ripple(7)))
			((s)(r(7)))
			((co)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 34(_ent(_in))))
		(_port(_int r 0 0 34(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int ripple 1 0 38(_arch(_uni))))
		(_sig(_int b_neg 1 0 38(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 41(_scalar (_to i 0 i 6))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_alias((ripple(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . simple 2 -1)
)
I 000047 55 679           1639946562027 simple
(_unit VHDL(zerocheck 0 52(simple 0 56))
	(_version ve4)
	(_time 1639946562028 2021.12.19 22:42:42)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code d280d580d58484c485d4c1888bd4d7d4d1d480d583)
	(_ent
		(_time 1639946408163)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 53(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 53(_ent(_in))))
		(_port(_int y -1 0 53(_ent(_out))))
		(_var(_int z -1 0 59(_prcs 0((i 2)))))
		(_prcs
			(line__58(_arch 0 0 58(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 1615          1639946562033 Stage1
(_unit VHDL(comparator 0 54(stage1 0 76))
	(_version ve4)
	(_time 1639946562034 2021.12.19 22:42:42)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code d28187808685d2c5d3d0c38981d4d3d5d6d484d5d0)
	(_ent
		(_time 1639940470081)
	)
	(_inst g1 0 82(_ent . Adder8bits simple)
		(_port
			((a)(x))
			((b)(y))
			((cin)(c1))
			((r)(r))
			((cout)(c2))
		)
	)
	(_inst g2 0 83(_ent . xor2 simple)
		(_port
			((x0)(r(7)))
			((x1)(_code 2))
			((y)(f))
		)
	)
	(_inst g3 0 84(_ent . zeroCheck simple)
		(_port
			((x)(r))
			((y)(g))
		)
	)
	(_inst g4 0 85(_ent . nor2 simple)
		(_port
			((x0)(f))
			((x1)(g))
			((y)(b))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 77(_array -1((_dto i 7 i 0)))))
		(_sig(_int r 1 0 77(_arch(_uni))))
		(_sig(_int c1 -1 0 78(_arch(_uni((i 3))))))
		(_sig(_int c2 -1 0 79(_arch(_uni))))
		(_sig(_int f -1 0 80(_arch(_uni))))
		(_sig(_int g -1 0 80(_arch(_uni))))
		(_prcs
			(line__86(_arch 0 0 86(_assignment(_alias((e)(f)))(_simpleassign BUF)(_trgt(3))(_sens(8)))))
			(line__87(_arch 1 0 87(_assignment(_alias((s)(g)))(_simpleassign BUF)(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage1 3 -1)
)
I 000043 55 998           1639946562039 bb
(_unit VHDL(testb 0 54(bb 0 97))
	(_version ve4)
	(_time 1639946562040 2021.12.19 22:42:42)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code e2b0b0b1e5b4b5f5e7e5f0b9b7e4e7e5e1e5e6e4e0)
	(_ent
		(_time 1639937194607)
	)
	(_inst g1 0 101(_ent . Comparator Stage1)
		(_port
			((x)(x))
			((y)(y))
			((b)(b))
			((e)(e))
			((s)(s))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 98(_array -1((_dto i 7 i 0)))))
		(_sig(_int x 0 0 98(_arch(_uni))))
		(_sig(_int y 0 0 98(_arch(_uni))))
		(_sig(_int b -1 0 99(_arch(_uni))))
		(_sig(_int e -1 0 99(_arch(_uni))))
		(_sig(_int s -1 0 99(_arch(_uni))))
		(_prcs
			(line__103(_arch 0 0 103(_assignment(_trgt(0)))))
			(line__105(_arch 1 0 105(_assignment(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(50463234 33751810)
		(50463234 50529026)
	)
	(_model . bb 2 -1)
)
I 000047 55 716           1639946660120 simple
(_unit VHDL(halfadder 0 4(simple 0 8))
	(_version ve4)
	(_time 1639946660121 2021.12.19 22:44:20)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 00005e06015707160654115a550604060507020608)
	(_ent
		(_time 1639929792197)
	)
	(_inst g1 0 10(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g2 0 11(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int c -1 0 5(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1040          1639946660126 simple
(_unit VHDL(fulladder 0 4(simple 0 21))
	(_version ve4)
	(_time 1639946660127 2021.12.19 22:44:20)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 00005007055707165352115a550604060507020606)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 24(_ent . halfAdder simple)
		(_port
			((x)(x))
			((y)(y))
			((s)(a))
			((c)(b))
		)
	)
	(_inst g2 0 25(_ent . halfAdder simple)
		(_port
			((x)(a))
			((y)(z))
			((s)(s))
			((c)(d))
		)
	)
	(_inst g3 0 26(_ent . or2 simple)
		(_port
			((x0)(b))
			((x1)(d))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 22(_arch(_uni))))
		(_sig(_int b -1 0 22(_arch(_uni))))
		(_sig(_int c -1 0 22(_arch(_uni))))
		(_sig(_int d -1 0 22(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1779          1639946660132 simple
(_unit VHDL(adder8bits 0 33(simple 0 37))
	(_version ve4)
	(_time 1639946660133 2021.12.19 22:44:20)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 10104717144740061414024f491612161917141713)
	(_ent
		(_time 1639937194601)
	)
	(_generate gen1 0 41(_for 2 )
		(_inst g1 0 43(_ent . xor2 simple)
			(_port
				((x0)(cin))
				((x1)(b(_object 0)))
				((y)(b_neg(_object 0)))
			)
		)
		(_inst g2 0 44(_ent . fullAdder simple)
			(_port
				((x)(a(_object 0)))
				((y)(b_neg(_object 0)))
				((z)(ripple(_object 0)))
				((s)(r(_object 0)))
				((co)(ripple(_index 1)))
			)
		)
		(_object
			(_cnst(_int i 2 0 41(_arch)))
		)
	)
	(_inst g3 0 46(_ent . xor2 simple)
		(_port
			((x0)(cin))
			((x1)(b(7)))
			((y)(b_neg(7)))
		)
	)
	(_inst g4 0 47(_ent . fullAdder simple)
		(_port
			((x)(a(7)))
			((y)(b_neg(7)))
			((z)(ripple(7)))
			((s)(r(7)))
			((co)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 34(_ent(_in))))
		(_port(_int r 0 0 34(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int ripple 1 0 38(_arch(_uni))))
		(_sig(_int b_neg 1 0 38(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 41(_scalar (_to i 0 i 6))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_alias((ripple(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . simple 2 -1)
)
I 000047 55 679           1639946660138 simple
(_unit VHDL(zerocheck 0 52(simple 0 56))
	(_version ve4)
	(_time 1639946660139 2021.12.19 22:44:20)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 10111717154646064716034a491615161316421741)
	(_ent
		(_time 1639946408163)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 53(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 53(_ent(_in))))
		(_port(_int y -1 0 53(_ent(_out))))
		(_var(_int z -1 0 59(_prcs 0((i 2)))))
		(_prcs
			(line__58(_arch 0 0 58(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 1615          1639946660144 Stage1
(_unit VHDL(comparator 0 54(stage1 0 76))
	(_version ve4)
	(_time 1639946660145 2021.12.19 22:44:20)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 10104517464710071112014b431611171416461712)
	(_ent
		(_time 1639940470081)
	)
	(_inst g1 0 82(_ent . Adder8bits simple)
		(_port
			((a)(x))
			((b)(y))
			((cin)(c1))
			((r)(r))
			((cout)(c2))
		)
	)
	(_inst g2 0 83(_ent . and2 simple)
		(_port
			((x0)(r(7)))
			((x1)(_code 2))
			((y)(f))
		)
	)
	(_inst g3 0 84(_ent . zeroCheck simple)
		(_port
			((x)(r))
			((y)(g))
		)
	)
	(_inst g4 0 85(_ent . nor2 simple)
		(_port
			((x0)(f))
			((x1)(g))
			((y)(b))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 77(_array -1((_dto i 7 i 0)))))
		(_sig(_int r 1 0 77(_arch(_uni))))
		(_sig(_int c1 -1 0 78(_arch(_uni((i 3))))))
		(_sig(_int c2 -1 0 79(_arch(_uni))))
		(_sig(_int f -1 0 80(_arch(_uni))))
		(_sig(_int g -1 0 80(_arch(_uni))))
		(_prcs
			(line__86(_arch 0 0 86(_assignment(_alias((e)(g)))(_simpleassign BUF)(_trgt(3))(_sens(9)))))
			(line__87(_arch 1 0 87(_assignment(_alias((s)(f)))(_simpleassign BUF)(_trgt(4))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage1 3 -1)
)
I 000043 55 998           1639946660150 bb
(_unit VHDL(testb 0 54(bb 0 97))
	(_version ve4)
	(_time 1639946660151 2021.12.19 22:44:20)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 10114217154647071517024b451615171317141612)
	(_ent
		(_time 1639937194607)
	)
	(_inst g1 0 101(_ent . Comparator Stage1)
		(_port
			((x)(x))
			((y)(y))
			((b)(b))
			((e)(e))
			((s)(s))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 98(_array -1((_dto i 7 i 0)))))
		(_sig(_int x 0 0 98(_arch(_uni))))
		(_sig(_int y 0 0 98(_arch(_uni))))
		(_sig(_int b -1 0 99(_arch(_uni))))
		(_sig(_int e -1 0 99(_arch(_uni))))
		(_sig(_int s -1 0 99(_arch(_uni))))
		(_prcs
			(line__103(_arch 0 0 103(_assignment(_trgt(0)))))
			(line__105(_arch 1 0 105(_assignment(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(50463234 33751810)
		(50463234 50529026)
	)
	(_model . bb 2 -1)
)
I 000047 55 716           1639946694690 simple
(_unit VHDL(halfadder 0 4(simple 0 8))
	(_version ve4)
	(_time 1639946694691 2021.12.19 22:44:54)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 12421c15114515041446034847141614171510141a)
	(_ent
		(_time 1639929792197)
	)
	(_inst g1 0 10(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g2 0 11(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int c -1 0 5(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1040          1639946694696 simple
(_unit VHDL(fulladder 0 4(simple 0 21))
	(_version ve4)
	(_time 1639946694697 2021.12.19 22:44:54)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 124212141545150441400348471416141715101414)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 24(_ent . halfAdder simple)
		(_port
			((x)(x))
			((y)(y))
			((s)(a))
			((c)(b))
		)
	)
	(_inst g2 0 25(_ent . halfAdder simple)
		(_port
			((x)(a))
			((y)(z))
			((s)(s))
			((c)(d))
		)
	)
	(_inst g3 0 26(_ent . or2 simple)
		(_port
			((x0)(b))
			((x1)(d))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 22(_arch(_uni))))
		(_sig(_int b -1 0 22(_arch(_uni))))
		(_sig(_int c -1 0 22(_arch(_uni))))
		(_sig(_int d -1 0 22(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1779          1639946694702 simple
(_unit VHDL(adder8bits 0 33(simple 0 37))
	(_version ve4)
	(_time 1639946694703 2021.12.19 22:44:54)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 12421515144542041616004d4b1410141b15161511)
	(_ent
		(_time 1639937194601)
	)
	(_generate gen1 0 41(_for 2 )
		(_inst g1 0 43(_ent . xor2 simple)
			(_port
				((x0)(cin))
				((x1)(b(_object 0)))
				((y)(b_neg(_object 0)))
			)
		)
		(_inst g2 0 44(_ent . fullAdder simple)
			(_port
				((x)(a(_object 0)))
				((y)(b_neg(_object 0)))
				((z)(ripple(_object 0)))
				((s)(r(_object 0)))
				((co)(ripple(_index 1)))
			)
		)
		(_object
			(_cnst(_int i 2 0 41(_arch)))
		)
	)
	(_inst g3 0 46(_ent . xor2 simple)
		(_port
			((x0)(cin))
			((x1)(b(7)))
			((y)(b_neg(7)))
		)
	)
	(_inst g4 0 47(_ent . fullAdder simple)
		(_port
			((x)(a(7)))
			((y)(b_neg(7)))
			((z)(ripple(7)))
			((s)(r(7)))
			((co)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 34(_ent(_in))))
		(_port(_int r 0 0 34(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int ripple 1 0 38(_arch(_uni))))
		(_sig(_int b_neg 1 0 38(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 41(_scalar (_to i 0 i 6))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_alias((ripple(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . simple 2 -1)
)
I 000047 55 679           1639946694708 simple
(_unit VHDL(zerocheck 0 52(simple 0 56))
	(_version ve4)
	(_time 1639946694709 2021.12.19 22:44:54)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 1243451515444404451401484b1417141114401543)
	(_ent
		(_time 1639946408163)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 53(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 53(_ent(_in))))
		(_port(_int y -1 0 53(_ent(_out))))
		(_var(_int z -1 0 59(_prcs 0((i 2)))))
		(_prcs
			(line__58(_arch 0 0 58(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 1615          1639946694714 Stage1
(_unit VHDL(comparator 0 54(stage1 0 76))
	(_version ve4)
	(_time 1639946694715 2021.12.19 22:44:54)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 124217154645120513100349411413151614441510)
	(_ent
		(_time 1639940470081)
	)
	(_inst g1 0 82(_ent . Adder8bits simple)
		(_port
			((a)(x))
			((b)(y))
			((cin)(c1))
			((r)(r))
			((cout)(c2))
		)
	)
	(_inst g2 0 83(_ent . and2 simple)
		(_port
			((x0)(r(7)))
			((x1)(_code 2))
			((y)(f))
		)
	)
	(_inst g3 0 84(_ent . zeroCheck simple)
		(_port
			((x)(r))
			((y)(g))
		)
	)
	(_inst g4 0 85(_ent . nor2 simple)
		(_port
			((x0)(f))
			((x1)(g))
			((y)(b))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 77(_array -1((_dto i 7 i 0)))))
		(_sig(_int r 1 0 77(_arch(_uni))))
		(_sig(_int c1 -1 0 78(_arch(_uni((i 3))))))
		(_sig(_int c2 -1 0 79(_arch(_uni))))
		(_sig(_int f -1 0 80(_arch(_uni))))
		(_sig(_int g -1 0 80(_arch(_uni))))
		(_prcs
			(line__86(_arch 0 0 86(_assignment(_alias((e)(g)))(_simpleassign BUF)(_trgt(3))(_sens(9)))))
			(line__87(_arch 1 0 87(_assignment(_alias((s)(f)))(_simpleassign BUF)(_trgt(4))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage1 3 -1)
)
I 000043 55 975           1639946694720 bb
(_unit VHDL(testb 0 54(bb 0 97))
	(_version ve4)
	(_time 1639946694721 2021.12.19 22:44:54)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 227320262574753527253079772427252125262420)
	(_ent
		(_time 1639937194607)
	)
	(_inst g1 0 101(_ent . Comparator Stage1)
		(_port
			((x)(x))
			((y)(y))
			((b)(b))
			((e)(e))
			((s)(s))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 98(_array -1((_dto i 7 i 0)))))
		(_sig(_int x 0 0 98(_arch(_uni))))
		(_sig(_int y 0 0 98(_arch(_uni))))
		(_sig(_int b -1 0 99(_arch(_uni))))
		(_sig(_int e -1 0 99(_arch(_uni))))
		(_sig(_int s -1 0 99(_arch(_uni))))
		(_prcs
			(line__103(_arch 0 0 103(_assignment(_trgt(0)))))
			(line__105(_arch 1 0 105(_assignment(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(50463234 50529026)
	)
	(_model . bb 2 -1)
)
I 000047 55 716           1639946768485 simple
(_unit VHDL(halfadder 0 4(simple 0 8))
	(_version ve4)
	(_time 1639946768486 2021.12.19 22:46:08)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 47404945411040514113561d12414341424045414f)
	(_ent
		(_time 1639929792197)
	)
	(_inst g1 0 10(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g2 0 11(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int c -1 0 5(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1040          1639946768491 simple
(_unit VHDL(fulladder 0 4(simple 0 21))
	(_version ve4)
	(_time 1639946768492 2021.12.19 22:46:08)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 47404744451040511415561d124143414240454141)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 24(_ent . halfAdder simple)
		(_port
			((x)(x))
			((y)(y))
			((s)(a))
			((c)(b))
		)
	)
	(_inst g2 0 25(_ent . halfAdder simple)
		(_port
			((x)(a))
			((y)(z))
			((s)(s))
			((c)(d))
		)
	)
	(_inst g3 0 26(_ent . or2 simple)
		(_port
			((x0)(b))
			((x1)(d))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 22(_arch(_uni))))
		(_sig(_int b -1 0 22(_arch(_uni))))
		(_sig(_int c -1 0 22(_arch(_uni))))
		(_sig(_int d -1 0 22(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1779          1639946768497 simple
(_unit VHDL(adder8bits 0 33(simple 0 37))
	(_version ve4)
	(_time 1639946768498 2021.12.19 22:46:08)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 4740404544101751434355181e4145414e40434044)
	(_ent
		(_time 1639937194601)
	)
	(_generate gen1 0 41(_for 2 )
		(_inst g1 0 43(_ent . xor2 simple)
			(_port
				((x0)(cin))
				((x1)(b(_object 0)))
				((y)(b_neg(_object 0)))
			)
		)
		(_inst g2 0 44(_ent . fullAdder simple)
			(_port
				((x)(a(_object 0)))
				((y)(b_neg(_object 0)))
				((z)(ripple(_object 0)))
				((s)(r(_object 0)))
				((co)(ripple(_index 1)))
			)
		)
		(_object
			(_cnst(_int i 2 0 41(_arch)))
		)
	)
	(_inst g3 0 46(_ent . xor2 simple)
		(_port
			((x0)(cin))
			((x1)(b(7)))
			((y)(b_neg(7)))
		)
	)
	(_inst g4 0 47(_ent . fullAdder simple)
		(_port
			((x)(a(7)))
			((y)(b_neg(7)))
			((z)(ripple(7)))
			((s)(r(7)))
			((co)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 34(_ent(_in))))
		(_port(_int r 0 0 34(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int ripple 1 0 38(_arch(_uni))))
		(_sig(_int b_neg 1 0 38(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 41(_scalar (_to i 0 i 6))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_alias((ripple(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . simple 2 -1)
)
I 000047 55 679           1639946768503 simple
(_unit VHDL(zerocheck 0 52(simple 0 56))
	(_version ve4)
	(_time 1639946768504 2021.12.19 22:46:08)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 57510054550101410051440d0e5152515451055006)
	(_ent
		(_time 1639946408163)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 53(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 53(_ent(_in))))
		(_port(_int y -1 0 53(_ent(_out))))
		(_var(_int z -1 0 59(_prcs 0((i 2)))))
		(_prcs
			(line__58(_arch 0 0 58(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 1615          1639946768509 Stage1
(_unit VHDL(comparator 0 54(stage1 0 76))
	(_version ve4)
	(_time 1639946768510 2021.12.19 22:46:08)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 57505254060057405655460c045156505351015055)
	(_ent
		(_time 1639940470081)
	)
	(_inst g1 0 82(_ent . Adder8bits simple)
		(_port
			((a)(x))
			((b)(y))
			((cin)(c1))
			((r)(r))
			((cout)(c2))
		)
	)
	(_inst g2 0 83(_ent . and2 simple)
		(_port
			((x0)(r(7)))
			((x1)(_code 2))
			((y)(f))
		)
	)
	(_inst g3 0 84(_ent . zeroCheck simple)
		(_port
			((x)(r))
			((y)(g))
		)
	)
	(_inst g4 0 85(_ent . nor2 simple)
		(_port
			((x0)(f))
			((x1)(g))
			((y)(b))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 77(_array -1((_dto i 7 i 0)))))
		(_sig(_int r 1 0 77(_arch(_uni))))
		(_sig(_int c1 -1 0 78(_arch(_uni((i 3))))))
		(_sig(_int c2 -1 0 79(_arch(_uni))))
		(_sig(_int f -1 0 80(_arch(_uni))))
		(_sig(_int g -1 0 80(_arch(_uni))))
		(_prcs
			(line__86(_arch 0 0 86(_assignment(_alias((e)(g)))(_simpleassign BUF)(_trgt(3))(_sens(9)))))
			(line__87(_arch 1 0 87(_assignment(_alias((s)(f)))(_simpleassign BUF)(_trgt(4))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage1 3 -1)
)
I 000043 55 975           1639946768515 bb
(_unit VHDL(testb 0 54(bb 0 97))
	(_version ve4)
	(_time 1639946768516 2021.12.19 22:46:08)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 57515554550100405250450c025152505450535155)
	(_ent
		(_time 1639937194607)
	)
	(_inst g1 0 101(_ent . Comparator Stage1)
		(_port
			((x)(x))
			((y)(y))
			((b)(b))
			((e)(e))
			((s)(s))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 98(_array -1((_dto i 7 i 0)))))
		(_sig(_int x 0 0 98(_arch(_uni))))
		(_sig(_int y 0 0 98(_arch(_uni))))
		(_sig(_int b -1 0 99(_arch(_uni))))
		(_sig(_int e -1 0 99(_arch(_uni))))
		(_sig(_int s -1 0 99(_arch(_uni))))
		(_prcs
			(line__103(_arch 0 0 103(_assignment(_trgt(0)))))
			(line__105(_arch 1 0 105(_assignment(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(50463234 50529026)
	)
	(_model . bb 2 -1)
)
I 000047 55 716           1639946819268 simple
(_unit VHDL(halfadder 0 4(simple 0 8))
	(_version ve4)
	(_time 1639946819269 2021.12.19 22:46:59)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code a5f7fef2a1f2a2b3a3f1b4fff0a3a1a3a0a2a7a3ad)
	(_ent
		(_time 1639929792197)
	)
	(_inst g1 0 10(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g2 0 11(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int c -1 0 5(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1040          1639946819274 simple
(_unit VHDL(fulladder 0 4(simple 0 21))
	(_version ve4)
	(_time 1639946819275 2021.12.19 22:46:59)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code a5f7f0f3a5f2a2b3f6f7b4fff0a3a1a3a0a2a7a3a3)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 24(_ent . halfAdder simple)
		(_port
			((x)(x))
			((y)(y))
			((s)(a))
			((c)(b))
		)
	)
	(_inst g2 0 25(_ent . halfAdder simple)
		(_port
			((x)(a))
			((y)(z))
			((s)(s))
			((c)(d))
		)
	)
	(_inst g3 0 26(_ent . or2 simple)
		(_port
			((x0)(b))
			((x1)(d))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 22(_arch(_uni))))
		(_sig(_int b -1 0 22(_arch(_uni))))
		(_sig(_int c -1 0 22(_arch(_uni))))
		(_sig(_int d -1 0 22(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1779          1639946819280 simple
(_unit VHDL(adder8bits 0 33(simple 0 37))
	(_version ve4)
	(_time 1639946819281 2021.12.19 22:46:59)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code a5f7f7f2a4f2f5b3a1a1b7fafca3a7a3aca2a1a2a6)
	(_ent
		(_time 1639937194601)
	)
	(_generate gen1 0 41(_for 2 )
		(_inst g1 0 43(_ent . xor2 simple)
			(_port
				((x0)(cin))
				((x1)(b(_object 0)))
				((y)(b_neg(_object 0)))
			)
		)
		(_inst g2 0 44(_ent . fullAdder simple)
			(_port
				((x)(a(_object 0)))
				((y)(b_neg(_object 0)))
				((z)(ripple(_object 0)))
				((s)(r(_object 0)))
				((co)(ripple(_index 1)))
			)
		)
		(_object
			(_cnst(_int i 2 0 41(_arch)))
		)
	)
	(_inst g3 0 46(_ent . xor2 simple)
		(_port
			((x0)(cin))
			((x1)(b(7)))
			((y)(b_neg(7)))
		)
	)
	(_inst g4 0 47(_ent . fullAdder simple)
		(_port
			((x)(a(7)))
			((y)(b_neg(7)))
			((z)(ripple(7)))
			((s)(r(7)))
			((co)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 34(_ent(_in))))
		(_port(_int r 0 0 34(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int ripple 1 0 38(_arch(_uni))))
		(_sig(_int b_neg 1 0 38(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 41(_scalar (_to i 0 i 6))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_alias((ripple(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . simple 2 -1)
)
I 000047 55 679           1639946819286 simple
(_unit VHDL(zerocheck 0 52(simple 0 56))
	(_version ve4)
	(_time 1639946819287 2021.12.19 22:46:59)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code b4e7b6e0b5e2e2a2e3b2a7eeedb2b1b2b7b2e6b3e5)
	(_ent
		(_time 1639946408163)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 53(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 53(_ent(_in))))
		(_port(_int y -1 0 53(_ent(_out))))
		(_var(_int z -1 0 59(_prcs 0((i 2)))))
		(_prcs
			(line__58(_arch 0 0 58(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 1615          1639946819292 Stage1
(_unit VHDL(comparator 0 54(stage1 0 76))
	(_version ve4)
	(_time 1639946819293 2021.12.19 22:46:59)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code b4e6e4e0e6e3b4a3b5b6a5efe7b2b5b3b0b2e2b3b6)
	(_ent
		(_time 1639940470081)
	)
	(_inst g1 0 82(_ent . Adder8bits simple)
		(_port
			((a)(x))
			((b)(y))
			((cin)(c1))
			((r)(r))
			((cout)(c2))
		)
	)
	(_inst g2 0 83(_ent . and2 simple)
		(_port
			((x0)(r(7)))
			((x1)(_code 2))
			((y)(f))
		)
	)
	(_inst g3 0 84(_ent . zeroCheck simple)
		(_port
			((x)(r))
			((y)(g))
		)
	)
	(_inst g4 0 85(_ent . nor2 simple)
		(_port
			((x0)(f))
			((x1)(g))
			((y)(b))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 77(_array -1((_dto i 7 i 0)))))
		(_sig(_int r 1 0 77(_arch(_uni))))
		(_sig(_int c1 -1 0 78(_arch(_uni((i 3))))))
		(_sig(_int c2 -1 0 79(_arch(_uni))))
		(_sig(_int f -1 0 80(_arch(_uni))))
		(_sig(_int g -1 0 80(_arch(_uni))))
		(_prcs
			(line__86(_arch 0 0 86(_assignment(_alias((e)(g)))(_simpleassign BUF)(_trgt(3))(_sens(9)))))
			(line__87(_arch 1 0 87(_assignment(_alias((s)(f)))(_simpleassign BUF)(_trgt(4))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage1 3 -1)
)
I 000043 55 975           1639946819298 bb
(_unit VHDL(testb 0 54(bb 0 97))
	(_version ve4)
	(_time 1639946819299 2021.12.19 22:46:59)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code b4e7e3e0b5e2e3a3b1b3a6efe1b2b1b3b7b3b0b2b6)
	(_ent
		(_time 1639937194607)
	)
	(_inst g1 0 101(_ent . Comparator Stage1)
		(_port
			((x)(x))
			((y)(y))
			((b)(b))
			((e)(e))
			((s)(s))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 98(_array -1((_dto i 7 i 0)))))
		(_sig(_int x 0 0 98(_arch(_uni))))
		(_sig(_int y 0 0 98(_arch(_uni))))
		(_sig(_int b -1 0 99(_arch(_uni))))
		(_sig(_int e -1 0 99(_arch(_uni))))
		(_sig(_int s -1 0 99(_arch(_uni))))
		(_prcs
			(line__103(_arch 0 0 103(_assignment(_trgt(0)))))
			(line__105(_arch 1 0 105(_assignment(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(50463234 50529026)
	)
	(_model . bb 2 -1)
)
I 000047 55 716           1639947001797 simple
(_unit VHDL(halfadder 0 4(simple 0 8))
	(_version ve4)
	(_time 1639947001798 2021.12.19 22:50:01)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 98cf959791cf9f8e9ecc89c2cd9e9c9e9d9f9a9e90)
	(_ent
		(_time 1639929792197)
	)
	(_inst g1 0 10(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g2 0 11(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int c -1 0 5(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1040          1639947001803 simple
(_unit VHDL(fulladder 0 4(simple 0 21))
	(_version ve4)
	(_time 1639947001804 2021.12.19 22:50:01)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 98cf9b9695cf9f8ecbca89c2cd9e9c9e9d9f9a9e9e)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 24(_ent . halfAdder simple)
		(_port
			((x)(x))
			((y)(y))
			((s)(a))
			((c)(b))
		)
	)
	(_inst g2 0 25(_ent . halfAdder simple)
		(_port
			((x)(a))
			((y)(z))
			((s)(s))
			((c)(d))
		)
	)
	(_inst g3 0 26(_ent . or2 simple)
		(_port
			((x0)(b))
			((x1)(d))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 22(_arch(_uni))))
		(_sig(_int b -1 0 22(_arch(_uni))))
		(_sig(_int c -1 0 22(_arch(_uni))))
		(_sig(_int d -1 0 22(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1779          1639947001809 simple
(_unit VHDL(adder8bits 0 33(simple 0 37))
	(_version ve4)
	(_time 1639947001810 2021.12.19 22:50:01)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code a8ffacffa4fff8beacacbaf7f1aeaaaea1afacafab)
	(_ent
		(_time 1639937194601)
	)
	(_generate gen1 0 41(_for 2 )
		(_inst g1 0 43(_ent . xor2 simple)
			(_port
				((x0)(cin))
				((x1)(b(_object 0)))
				((y)(b_neg(_object 0)))
			)
		)
		(_inst g2 0 44(_ent . fullAdder simple)
			(_port
				((x)(a(_object 0)))
				((y)(b_neg(_object 0)))
				((z)(ripple(_object 0)))
				((s)(r(_object 0)))
				((co)(ripple(_index 1)))
			)
		)
		(_object
			(_cnst(_int i 2 0 41(_arch)))
		)
	)
	(_inst g3 0 46(_ent . xor2 simple)
		(_port
			((x0)(cin))
			((x1)(b(7)))
			((y)(b_neg(7)))
		)
	)
	(_inst g4 0 47(_ent . fullAdder simple)
		(_port
			((x)(a(7)))
			((y)(b_neg(7)))
			((z)(ripple(7)))
			((s)(r(7)))
			((co)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 34(_ent(_in))))
		(_port(_int r 0 0 34(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int ripple 1 0 38(_arch(_uni))))
		(_sig(_int b_neg 1 0 38(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 41(_scalar (_to i 0 i 6))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_alias((ripple(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . simple 2 -1)
)
I 000047 55 679           1639947001815 simple
(_unit VHDL(zerocheck 0 52(simple 0 56))
	(_version ve4)
	(_time 1639947001816 2021.12.19 22:50:01)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code a8fefcffa5fefebeffaebbf2f1aeadaeabaefaaff9)
	(_ent
		(_time 1639946408163)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 53(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 53(_ent(_in))))
		(_port(_int y -1 0 53(_ent(_out))))
		(_var(_int z -1 0 59(_prcs 0((i 2)))))
		(_prcs
			(line__58(_arch 0 0 58(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 1615          1639947001821 Stage1
(_unit VHDL(comparator 0 54(stage1 0 76))
	(_version ve4)
	(_time 1639947001822 2021.12.19 22:50:01)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code a8ffaefff6ffa8bfa9aab9f3fbaea9afacaefeafaa)
	(_ent
		(_time 1639940470081)
	)
	(_inst g1 0 82(_ent . Adder8bits simple)
		(_port
			((a)(x))
			((b)(y))
			((cin)(c1))
			((r)(r))
			((cout)(c2))
		)
	)
	(_inst g2 0 83(_ent . and2 simple)
		(_port
			((x0)(r(7)))
			((x1)(_code 2))
			((y)(f))
		)
	)
	(_inst g3 0 84(_ent . zeroCheck simple)
		(_port
			((x)(r))
			((y)(g))
		)
	)
	(_inst g4 0 85(_ent . nor2 simple)
		(_port
			((x0)(f))
			((x1)(g))
			((y)(b))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 77(_array -1((_dto i 7 i 0)))))
		(_sig(_int r 1 0 77(_arch(_uni))))
		(_sig(_int c1 -1 0 78(_arch(_uni((i 3))))))
		(_sig(_int c2 -1 0 79(_arch(_uni))))
		(_sig(_int f -1 0 80(_arch(_uni))))
		(_sig(_int g -1 0 80(_arch(_uni))))
		(_prcs
			(line__86(_arch 0 0 86(_assignment(_alias((e)(g)))(_simpleassign BUF)(_trgt(3))(_sens(9)))))
			(line__87(_arch 1 0 87(_assignment(_alias((s)(f)))(_simpleassign BUF)(_trgt(4))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage1 3 -1)
)
I 000043 55 975           1639947001827 bb
(_unit VHDL(testb 0 54(bb 0 97))
	(_version ve4)
	(_time 1639947001828 2021.12.19 22:50:01)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code a8fea9ffa5feffbfadafbaf3fdaeadafabafacaeaa)
	(_ent
		(_time 1639937194607)
	)
	(_inst g1 0 101(_ent . Comparator Stage1)
		(_port
			((x)(x))
			((y)(y))
			((b)(b))
			((e)(e))
			((s)(s))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 98(_array -1((_dto i 7 i 0)))))
		(_sig(_int x 0 0 98(_arch(_uni))))
		(_sig(_int y 0 0 98(_arch(_uni))))
		(_sig(_int b -1 0 99(_arch(_uni))))
		(_sig(_int e -1 0 99(_arch(_uni))))
		(_sig(_int s -1 0 99(_arch(_uni))))
		(_prcs
			(line__103(_arch 0 0 103(_assignment(_trgt(0)))))
			(line__105(_arch 1 0 105(_assignment(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(50463234 50529026)
	)
	(_model . bb 2 -1)
)
I 000047 55 716           1639947482463 simple
(_unit VHDL(halfadder 0 4(simple 0 8))
	(_version ve4)
	(_time 1639947482464 2021.12.19 22:58:02)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 1949431e114e1e0f1f4d08434c1f1d1f1c1e1b1f11)
	(_ent
		(_time 1639929792197)
	)
	(_inst g1 0 10(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g2 0 11(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int c -1 0 5(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1040          1639947482469 simple
(_unit VHDL(fulladder 0 4(simple 0 21))
	(_version ve4)
	(_time 1639947482470 2021.12.19 22:58:02)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 19494d1f154e1e0f4a4b08434c1f1d1f1c1e1b1f1f)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 24(_ent . halfAdder simple)
		(_port
			((x)(x))
			((y)(y))
			((s)(a))
			((c)(b))
		)
	)
	(_inst g2 0 25(_ent . halfAdder simple)
		(_port
			((x)(a))
			((y)(z))
			((s)(s))
			((c)(d))
		)
	)
	(_inst g3 0 26(_ent . or2 simple)
		(_port
			((x0)(b))
			((x1)(d))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 22(_arch(_uni))))
		(_sig(_int b -1 0 22(_arch(_uni))))
		(_sig(_int c -1 0 22(_arch(_uni))))
		(_sig(_int d -1 0 22(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1779          1639947482475 simple
(_unit VHDL(adder8bits 0 33(simple 0 37))
	(_version ve4)
	(_time 1639947482476 2021.12.19 22:58:02)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 28787b2c247f783e2c2c3a77712e2a2e212f2c2f2b)
	(_ent
		(_time 1639937194601)
	)
	(_generate gen1 0 41(_for 2 )
		(_inst g1 0 43(_ent . xor2 simple)
			(_port
				((x0)(cin))
				((x1)(b(_object 0)))
				((y)(b_neg(_object 0)))
			)
		)
		(_inst g2 0 44(_ent . fullAdder simple)
			(_port
				((x)(a(_object 0)))
				((y)(b_neg(_object 0)))
				((z)(ripple(_object 0)))
				((s)(r(_object 0)))
				((co)(ripple(_index 1)))
			)
		)
		(_object
			(_cnst(_int i 2 0 41(_arch)))
		)
	)
	(_inst g3 0 46(_ent . xor2 simple)
		(_port
			((x0)(cin))
			((x1)(b(7)))
			((y)(b_neg(7)))
		)
	)
	(_inst g4 0 47(_ent . fullAdder simple)
		(_port
			((x)(a(7)))
			((y)(b_neg(7)))
			((z)(ripple(7)))
			((s)(r(7)))
			((co)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 34(_ent(_in))))
		(_port(_int r 0 0 34(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int ripple 1 0 38(_arch(_uni))))
		(_sig(_int b_neg 1 0 38(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 41(_scalar (_to i 0 i 6))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_alias((ripple(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . simple 2 -1)
)
I 000047 55 656           1639947482481 simple
(_unit VHDL(zerocheck 0 52(simple 0 56))
	(_version ve4)
	(_time 1639947482482 2021.12.19 22:58:02)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 28792b2c257e7e3e7e273b72712e2d2e2b2e7a2f79)
	(_ent
		(_time 1639946408163)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 53(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 53(_ent(_in))))
		(_port(_int y -1 0 53(_ent(_out))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(2)
	)
	(_model . simple 1 -1)
)
I 000047 55 1615          1639947482487 Stage1
(_unit VHDL(comparator 0 54(stage1 0 69))
	(_version ve4)
	(_time 1639947482488 2021.12.19 22:58:02)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 2878792c767f283f292a39737b2e292f2c2e7e2f2a)
	(_ent
		(_time 1639940470081)
	)
	(_inst g1 0 75(_ent . Adder8bits simple)
		(_port
			((a)(x))
			((b)(y))
			((cin)(c1))
			((r)(r))
			((cout)(c2))
		)
	)
	(_inst g2 0 76(_ent . and2 simple)
		(_port
			((x0)(r(7)))
			((x1)(_code 2))
			((y)(f))
		)
	)
	(_inst g3 0 77(_ent . zeroCheck simple)
		(_port
			((x)(r))
			((y)(g))
		)
	)
	(_inst g4 0 78(_ent . nor2 simple)
		(_port
			((x0)(f))
			((x1)(g))
			((y)(b))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 70(_array -1((_dto i 7 i 0)))))
		(_sig(_int r 1 0 70(_arch(_uni))))
		(_sig(_int c1 -1 0 71(_arch(_uni((i 3))))))
		(_sig(_int c2 -1 0 72(_arch(_uni))))
		(_sig(_int f -1 0 73(_arch(_uni))))
		(_sig(_int g -1 0 73(_arch(_uni))))
		(_prcs
			(line__79(_arch 0 0 79(_assignment(_alias((e)(g)))(_simpleassign BUF)(_trgt(3))(_sens(9)))))
			(line__80(_arch 1 0 80(_assignment(_alias((s)(f)))(_simpleassign BUF)(_trgt(4))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage1 3 -1)
)
I 000043 55 970           1639947482493 bb
(_unit VHDL(testb 0 54(bb 0 90))
	(_version ve4)
	(_time 1639947482494 2021.12.19 22:58:02)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 28797e2c257e7f3f2d2f3a737d2e2d2f2b2f2c2e2a)
	(_ent
		(_time 1639937194607)
	)
	(_inst g1 0 94(_ent . Comparator Stage1)
		(_port
			((x)(x))
			((y)(y))
			((b)(b))
			((e)(e))
			((s)(s))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 91(_array -1((_dto i 7 i 0)))))
		(_sig(_int x 0 0 91(_arch(_uni))))
		(_sig(_int y 0 0 91(_arch(_uni))))
		(_sig(_int b -1 0 92(_arch(_uni))))
		(_sig(_int e -1 0 92(_arch(_uni))))
		(_sig(_int s -1 0 92(_arch(_uni))))
		(_prcs
			(line__96(_arch 0 0 96(_assignment(_trgt(0)))))
			(line__98(_arch 1 0 98(_assignment(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(50463234 50529026)
	)
	(_model . bb 2 -1)
)
I 000047 55 716           1639947534998 simple
(_unit VHDL(halfadder 0 4(simple 0 8))
	(_version ve4)
	(_time 1639947534999 2021.12.19 22:58:54)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 4c194c4e1e1b4b5a4a185d16194a484a494b4e4a44)
	(_ent
		(_time 1639929792197)
	)
	(_inst g1 0 10(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g2 0 11(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int c -1 0 5(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1040          1639947535004 simple
(_unit VHDL(fulladder 0 4(simple 0 21))
	(_version ve4)
	(_time 1639947535005 2021.12.19 22:58:54)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 4c19424f1a1b4b5a1f1e5d16194a484a494b4e4a4a)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 24(_ent . halfAdder simple)
		(_port
			((x)(x))
			((y)(y))
			((s)(a))
			((c)(b))
		)
	)
	(_inst g2 0 25(_ent . halfAdder simple)
		(_port
			((x)(a))
			((y)(z))
			((s)(s))
			((c)(d))
		)
	)
	(_inst g3 0 26(_ent . or2 simple)
		(_port
			((x0)(b))
			((x1)(d))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 22(_arch(_uni))))
		(_sig(_int b -1 0 22(_arch(_uni))))
		(_sig(_int c -1 0 22(_arch(_uni))))
		(_sig(_int d -1 0 22(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1779          1639947535010 simple
(_unit VHDL(adder8bits 0 33(simple 0 37))
	(_version ve4)
	(_time 1639947535011 2021.12.19 22:58:55)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 5c09555f0b0b0c4a58584e03055a5e5a555b585b5f)
	(_ent
		(_time 1639937194601)
	)
	(_generate gen1 0 41(_for 2 )
		(_inst g1 0 43(_ent . xor2 simple)
			(_port
				((x0)(cin))
				((x1)(b(_object 0)))
				((y)(b_neg(_object 0)))
			)
		)
		(_inst g2 0 44(_ent . fullAdder simple)
			(_port
				((x)(a(_object 0)))
				((y)(b_neg(_object 0)))
				((z)(ripple(_object 0)))
				((s)(r(_object 0)))
				((co)(ripple(_index 1)))
			)
		)
		(_object
			(_cnst(_int i 2 0 41(_arch)))
		)
	)
	(_inst g3 0 46(_ent . xor2 simple)
		(_port
			((x0)(cin))
			((x1)(b(7)))
			((y)(b_neg(7)))
		)
	)
	(_inst g4 0 47(_ent . fullAdder simple)
		(_port
			((x)(a(7)))
			((y)(b_neg(7)))
			((z)(ripple(7)))
			((s)(r(7)))
			((co)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 34(_ent(_in))))
		(_port(_int r 0 0 34(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int ripple 1 0 38(_arch(_uni))))
		(_sig(_int b_neg 1 0 38(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 41(_scalar (_to i 0 i 6))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_alias((ripple(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . simple 2 -1)
)
I 000047 55 656           1639947535016 simple
(_unit VHDL(zerocheck 0 52(simple 0 56))
	(_version ve4)
	(_time 1639947535017 2021.12.19 22:58:55)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 5c08055f0a0a0a4a0a534f06055a595a5f5a0e5b0d)
	(_ent
		(_time 1639946408163)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 53(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 53(_ent(_in))))
		(_port(_int y -1 0 53(_ent(_out))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(2)
	)
	(_model . simple 1 -1)
)
I 000047 55 1615          1639947535022 Stage1
(_unit VHDL(comparator 0 54(stage1 0 69))
	(_version ve4)
	(_time 1639947535023 2021.12.19 22:58:55)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 5c09575f590b5c4b5d5e4d070f5a5d5b585a0a5b5e)
	(_ent
		(_time 1639940470081)
	)
	(_inst g1 0 75(_ent . Adder8bits simple)
		(_port
			((a)(x))
			((b)(y))
			((cin)(c1))
			((r)(r))
			((cout)(c2))
		)
	)
	(_inst g2 0 76(_ent . and2 simple)
		(_port
			((x0)(r(7)))
			((x1)(_code 2))
			((y)(f))
		)
	)
	(_inst g3 0 77(_ent . zeroCheck simple)
		(_port
			((x)(r))
			((y)(g))
		)
	)
	(_inst g4 0 78(_ent . nor2 simple)
		(_port
			((x0)(f))
			((x1)(g))
			((y)(b))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 70(_array -1((_dto i 7 i 0)))))
		(_sig(_int r 1 0 70(_arch(_uni))))
		(_sig(_int c1 -1 0 71(_arch(_uni((i 3))))))
		(_sig(_int c2 -1 0 72(_arch(_uni))))
		(_sig(_int f -1 0 73(_arch(_uni))))
		(_sig(_int g -1 0 73(_arch(_uni))))
		(_prcs
			(line__79(_arch 0 0 79(_assignment(_alias((e)(g)))(_simpleassign BUF)(_trgt(3))(_sens(9)))))
			(line__80(_arch 1 0 80(_assignment(_alias((s)(f)))(_simpleassign BUF)(_trgt(4))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage1 3 -1)
)
I 000043 55 970           1639947535028 bb
(_unit VHDL(testb 0 54(bb 0 90))
	(_version ve4)
	(_time 1639947535029 2021.12.19 22:58:55)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 5c08505f0a0a0b4b595b4e07095a595b5f5b585a5e)
	(_ent
		(_time 1639937194607)
	)
	(_inst g1 0 94(_ent . Comparator Stage1)
		(_port
			((x)(x))
			((y)(y))
			((b)(b))
			((e)(e))
			((s)(s))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 91(_array -1((_dto i 7 i 0)))))
		(_sig(_int x 0 0 91(_arch(_uni))))
		(_sig(_int y 0 0 91(_arch(_uni))))
		(_sig(_int b -1 0 92(_arch(_uni))))
		(_sig(_int e -1 0 92(_arch(_uni))))
		(_sig(_int s -1 0 92(_arch(_uni))))
		(_prcs
			(line__96(_arch 0 0 96(_assignment(_trgt(0)))))
			(line__98(_arch 1 0 98(_assignment(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(50463234 50529026)
	)
	(_model . bb 2 -1)
)
I 000047 55 716           1639947562295 simple
(_unit VHDL(halfadder 0 4(simple 0 8))
	(_version ve4)
	(_time 1639947562296 2021.12.19 22:59:22)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code ede8e7beb8baeafbebb9fcb7b8ebe9ebe8eaefebe5)
	(_ent
		(_time 1639929792197)
	)
	(_inst g1 0 10(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g2 0 11(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int c -1 0 5(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1040          1639947562301 simple
(_unit VHDL(fulladder 0 4(simple 0 21))
	(_version ve4)
	(_time 1639947562302 2021.12.19 22:59:22)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code ede8e9bfbcbaeafbbebffcb7b8ebe9ebe8eaefebeb)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 24(_ent . halfAdder simple)
		(_port
			((x)(x))
			((y)(y))
			((s)(a))
			((c)(b))
		)
	)
	(_inst g2 0 25(_ent . halfAdder simple)
		(_port
			((x)(a))
			((y)(z))
			((s)(s))
			((c)(d))
		)
	)
	(_inst g3 0 26(_ent . or2 simple)
		(_port
			((x0)(b))
			((x1)(d))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 22(_arch(_uni))))
		(_sig(_int b -1 0 22(_arch(_uni))))
		(_sig(_int c -1 0 22(_arch(_uni))))
		(_sig(_int d -1 0 22(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1779          1639947562307 simple
(_unit VHDL(adder8bits 0 33(simple 0 37))
	(_version ve4)
	(_time 1639947562308 2021.12.19 22:59:22)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code fdf8feadadaaadebf9f9efa2a4fbfffbf4faf9fafe)
	(_ent
		(_time 1639937194601)
	)
	(_generate gen1 0 41(_for 2 )
		(_inst g1 0 43(_ent . xor2 simple)
			(_port
				((x0)(cin))
				((x1)(b(_object 0)))
				((y)(b_neg(_object 0)))
			)
		)
		(_inst g2 0 44(_ent . fullAdder simple)
			(_port
				((x)(a(_object 0)))
				((y)(b_neg(_object 0)))
				((z)(ripple(_object 0)))
				((s)(r(_object 0)))
				((co)(ripple(_index 1)))
			)
		)
		(_object
			(_cnst(_int i 2 0 41(_arch)))
		)
	)
	(_inst g3 0 46(_ent . xor2 simple)
		(_port
			((x0)(cin))
			((x1)(b(7)))
			((y)(b_neg(7)))
		)
	)
	(_inst g4 0 47(_ent . fullAdder simple)
		(_port
			((x)(a(7)))
			((y)(b_neg(7)))
			((z)(ripple(7)))
			((s)(r(7)))
			((co)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 34(_ent(_in))))
		(_port(_int r 0 0 34(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int ripple 1 0 38(_arch(_uni))))
		(_sig(_int b_neg 1 0 38(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 41(_scalar (_to i 0 i 6))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_alias((ripple(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . simple 2 -1)
)
I 000047 55 656           1639947562313 simple
(_unit VHDL(zerocheck 0 52(simple 0 56))
	(_version ve4)
	(_time 1639947562314 2021.12.19 22:59:22)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code fdf9aeadacababebabf2eea7a4fbf8fbfefbaffaac)
	(_ent
		(_time 1639946408163)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 53(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 53(_ent(_in))))
		(_port(_int y -1 0 53(_ent(_out))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(2)
	)
	(_model . simple 1 -1)
)
I 000047 55 1615          1639947562319 Stage1
(_unit VHDL(comparator 0 54(stage1 0 69))
	(_version ve4)
	(_time 1639947562320 2021.12.19 22:59:22)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code fdf8fcadffaafdeafcffeca6aefbfcfaf9fbabfaff)
	(_ent
		(_time 1639940470081)
	)
	(_inst g1 0 75(_ent . Adder8bits simple)
		(_port
			((a)(x))
			((b)(y))
			((cin)(c1))
			((r)(r))
			((cout)(c2))
		)
	)
	(_inst g2 0 76(_ent . and2 simple)
		(_port
			((x0)(r(7)))
			((x1)(_code 2))
			((y)(f))
		)
	)
	(_inst g3 0 77(_ent . zeroCheck simple)
		(_port
			((x)(r))
			((y)(g))
		)
	)
	(_inst g4 0 78(_ent . nor2 simple)
		(_port
			((x0)(f))
			((x1)(g))
			((y)(b))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 70(_array -1((_dto i 7 i 0)))))
		(_sig(_int r 1 0 70(_arch(_uni))))
		(_sig(_int c1 -1 0 71(_arch(_uni((i 3))))))
		(_sig(_int c2 -1 0 72(_arch(_uni))))
		(_sig(_int f -1 0 73(_arch(_uni))))
		(_sig(_int g -1 0 73(_arch(_uni))))
		(_prcs
			(line__79(_arch 0 0 79(_assignment(_alias((e)(g)))(_simpleassign BUF)(_trgt(3))(_sens(9)))))
			(line__80(_arch 1 0 80(_assignment(_alias((s)(f)))(_simpleassign BUF)(_trgt(4))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage1 3 -1)
)
I 000043 55 970           1639947562325 bb
(_unit VHDL(testb 0 54(bb 0 90))
	(_version ve4)
	(_time 1639947562326 2021.12.19 22:59:22)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code fdf9fbadacabaaeaf8faefa6a8fbf8fafefaf9fbff)
	(_ent
		(_time 1639937194607)
	)
	(_inst g1 0 94(_ent . Comparator Stage1)
		(_port
			((x)(x))
			((y)(y))
			((b)(b))
			((e)(e))
			((s)(s))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 91(_array -1((_dto i 7 i 0)))))
		(_sig(_int x 0 0 91(_arch(_uni))))
		(_sig(_int y 0 0 91(_arch(_uni))))
		(_sig(_int b -1 0 92(_arch(_uni))))
		(_sig(_int e -1 0 92(_arch(_uni))))
		(_sig(_int s -1 0 92(_arch(_uni))))
		(_prcs
			(line__96(_arch 0 0 96(_assignment(_trgt(0)))))
			(line__98(_arch 1 0 98(_assignment(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(50463234 50529026)
	)
	(_model . bb 2 -1)
)
I 000047 55 716           1639947578142 simple
(_unit VHDL(halfadder 0 4(simple 0 8))
	(_version ve4)
	(_time 1639947578143 2021.12.19 22:59:38)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code d1d0d983d186d6c7d785c08b84d7d5d7d4d6d3d7d9)
	(_ent
		(_time 1639929792197)
	)
	(_inst g1 0 10(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g2 0 11(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int c -1 0 5(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1040          1639947578148 simple
(_unit VHDL(fulladder 0 4(simple 0 21))
	(_version ve4)
	(_time 1639947578149 2021.12.19 22:59:38)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code d1d0d782d586d6c78283c08b84d7d5d7d4d6d3d7d7)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 24(_ent . halfAdder simple)
		(_port
			((x)(x))
			((y)(y))
			((s)(a))
			((c)(b))
		)
	)
	(_inst g2 0 25(_ent . halfAdder simple)
		(_port
			((x)(a))
			((y)(z))
			((s)(s))
			((c)(d))
		)
	)
	(_inst g3 0 26(_ent . or2 simple)
		(_port
			((x0)(b))
			((x1)(d))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 22(_arch(_uni))))
		(_sig(_int b -1 0 22(_arch(_uni))))
		(_sig(_int c -1 0 22(_arch(_uni))))
		(_sig(_int d -1 0 22(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1779          1639947578154 simple
(_unit VHDL(adder8bits 0 33(simple 0 37))
	(_version ve4)
	(_time 1639947578155 2021.12.19 22:59:38)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code e0e1e1b3e4b7b0f6e4e4f2bfb9e6e2e6e9e7e4e7e3)
	(_ent
		(_time 1639937194601)
	)
	(_generate gen1 0 41(_for 2 )
		(_inst g1 0 43(_ent . xor2 simple)
			(_port
				((x0)(cin))
				((x1)(b(_object 0)))
				((y)(b_neg(_object 0)))
			)
		)
		(_inst g2 0 44(_ent . fullAdder simple)
			(_port
				((x)(a(_object 0)))
				((y)(b_neg(_object 0)))
				((z)(ripple(_object 0)))
				((s)(r(_object 0)))
				((co)(ripple(_index 1)))
			)
		)
		(_object
			(_cnst(_int i 2 0 41(_arch)))
		)
	)
	(_inst g3 0 46(_ent . xor2 simple)
		(_port
			((x0)(cin))
			((x1)(b(7)))
			((y)(b_neg(7)))
		)
	)
	(_inst g4 0 47(_ent . fullAdder simple)
		(_port
			((x)(a(7)))
			((y)(b_neg(7)))
			((z)(ripple(7)))
			((s)(r(7)))
			((co)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 34(_ent(_in))))
		(_port(_int r 0 0 34(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int ripple 1 0 38(_arch(_uni))))
		(_sig(_int b_neg 1 0 38(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 41(_scalar (_to i 0 i 6))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_alias((ripple(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . simple 2 -1)
)
I 000047 55 672           1639947578160 simple
(_unit VHDL(zerocheck 0 52(simple 0 56))
	(_version ve4)
	(_time 1639947578161 2021.12.19 22:59:38)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code e0e0b1b3e5b6b6f6b6eff3bab9e6e5e6e3e6b2e7b1)
	(_ent
		(_time 1639946408163)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 53(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 53(_ent(_in))))
		(_port(_int y -1 0 53(_ent(_out))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
	)
	(_model . simple 1 -1)
)
I 000047 55 1615          1639947578166 Stage1
(_unit VHDL(comparator 0 54(stage1 0 69))
	(_version ve4)
	(_time 1639947578167 2021.12.19 22:59:38)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code e0e1e3b3b6b7e0f7e1e2f1bbb3e6e1e7e4e6b6e7e2)
	(_ent
		(_time 1639940470081)
	)
	(_inst g1 0 75(_ent . Adder8bits simple)
		(_port
			((a)(x))
			((b)(y))
			((cin)(c1))
			((r)(r))
			((cout)(c2))
		)
	)
	(_inst g2 0 76(_ent . and2 simple)
		(_port
			((x0)(r(7)))
			((x1)(_code 2))
			((y)(f))
		)
	)
	(_inst g3 0 77(_ent . zeroCheck simple)
		(_port
			((x)(r))
			((y)(g))
		)
	)
	(_inst g4 0 78(_ent . nor2 simple)
		(_port
			((x0)(f))
			((x1)(g))
			((y)(b))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 70(_array -1((_dto i 7 i 0)))))
		(_sig(_int r 1 0 70(_arch(_uni))))
		(_sig(_int c1 -1 0 71(_arch(_uni((i 3))))))
		(_sig(_int c2 -1 0 72(_arch(_uni))))
		(_sig(_int f -1 0 73(_arch(_uni))))
		(_sig(_int g -1 0 73(_arch(_uni))))
		(_prcs
			(line__79(_arch 0 0 79(_assignment(_alias((e)(g)))(_simpleassign BUF)(_trgt(3))(_sens(9)))))
			(line__80(_arch 1 0 80(_assignment(_alias((s)(f)))(_simpleassign BUF)(_trgt(4))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage1 3 -1)
)
I 000043 55 970           1639947578172 bb
(_unit VHDL(testb 0 54(bb 0 90))
	(_version ve4)
	(_time 1639947578173 2021.12.19 22:59:38)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code e0e0e4b3e5b6b7f7e5e7f2bbb5e6e5e7e3e7e4e6e2)
	(_ent
		(_time 1639937194607)
	)
	(_inst g1 0 94(_ent . Comparator Stage1)
		(_port
			((x)(x))
			((y)(y))
			((b)(b))
			((e)(e))
			((s)(s))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 91(_array -1((_dto i 7 i 0)))))
		(_sig(_int x 0 0 91(_arch(_uni))))
		(_sig(_int y 0 0 91(_arch(_uni))))
		(_sig(_int b -1 0 92(_arch(_uni))))
		(_sig(_int e -1 0 92(_arch(_uni))))
		(_sig(_int s -1 0 92(_arch(_uni))))
		(_prcs
			(line__96(_arch 0 0 96(_assignment(_trgt(0)))))
			(line__98(_arch 1 0 98(_assignment(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(50463234 50529026)
	)
	(_model . bb 2 -1)
)
I 000047 55 716           1639947622547 simple
(_unit VHDL(halfadder 0 4(simple 0 8))
	(_version ve4)
	(_time 1639947622548 2021.12.19 23:00:22)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 47401a45411040514113561d12414341424045414f)
	(_ent
		(_time 1639929792197)
	)
	(_inst g1 0 10(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g2 0 11(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int c -1 0 5(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1040          1639947622553 simple
(_unit VHDL(fulladder 0 4(simple 0 21))
	(_version ve4)
	(_time 1639947622554 2021.12.19 23:00:22)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 47401444451040511415561d124143414240454141)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 24(_ent . halfAdder simple)
		(_port
			((x)(x))
			((y)(y))
			((s)(a))
			((c)(b))
		)
	)
	(_inst g2 0 25(_ent . halfAdder simple)
		(_port
			((x)(a))
			((y)(z))
			((s)(s))
			((c)(d))
		)
	)
	(_inst g3 0 26(_ent . or2 simple)
		(_port
			((x0)(b))
			((x1)(d))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 22(_arch(_uni))))
		(_sig(_int b -1 0 22(_arch(_uni))))
		(_sig(_int c -1 0 22(_arch(_uni))))
		(_sig(_int d -1 0 22(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1779          1639947622559 simple
(_unit VHDL(adder8bits 0 33(simple 0 37))
	(_version ve4)
	(_time 1639947622560 2021.12.19 23:00:22)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 5750035454000741535345080e5155515e50535054)
	(_ent
		(_time 1639937194601)
	)
	(_generate gen1 0 41(_for 2 )
		(_inst g1 0 43(_ent . xor2 simple)
			(_port
				((x0)(cin))
				((x1)(b(_object 0)))
				((y)(b_neg(_object 0)))
			)
		)
		(_inst g2 0 44(_ent . fullAdder simple)
			(_port
				((x)(a(_object 0)))
				((y)(b_neg(_object 0)))
				((z)(ripple(_object 0)))
				((s)(r(_object 0)))
				((co)(ripple(_index 1)))
			)
		)
		(_object
			(_cnst(_int i 2 0 41(_arch)))
		)
	)
	(_inst g3 0 46(_ent . xor2 simple)
		(_port
			((x0)(cin))
			((x1)(b(7)))
			((y)(b_neg(7)))
		)
	)
	(_inst g4 0 47(_ent . fullAdder simple)
		(_port
			((x)(a(7)))
			((y)(b_neg(7)))
			((z)(ripple(7)))
			((s)(r(7)))
			((co)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 34(_ent(_in))))
		(_port(_int r 0 0 34(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int ripple 1 0 38(_arch(_uni))))
		(_sig(_int b_neg 1 0 38(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 41(_scalar (_to i 0 i 6))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_alias((ripple(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . simple 2 -1)
)
I 000047 55 672           1639947622565 simple
(_unit VHDL(zerocheck 0 52(simple 0 56))
	(_version ve4)
	(_time 1639947622566 2021.12.19 23:00:22)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 57515354550101410158440d0e5152515451055006)
	(_ent
		(_time 1639946408163)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 53(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 53(_ent(_in))))
		(_port(_int y -1 0 53(_ent(_out))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
	)
	(_model . simple 1 -1)
)
I 000047 55 1615          1639947622571 Stage1
(_unit VHDL(comparator 0 54(stage1 0 69))
	(_version ve4)
	(_time 1639947622572 2021.12.19 23:00:22)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 57500154060057405655460c045156505351015055)
	(_ent
		(_time 1639940470081)
	)
	(_inst g1 0 75(_ent . Adder8bits simple)
		(_port
			((a)(x))
			((b)(y))
			((cin)(c1))
			((r)(r))
			((cout)(c2))
		)
	)
	(_inst g2 0 76(_ent . and2 simple)
		(_port
			((x0)(r(7)))
			((x1)(_code 2))
			((y)(f))
		)
	)
	(_inst g3 0 77(_ent . zeroCheck simple)
		(_port
			((x)(r))
			((y)(g))
		)
	)
	(_inst g4 0 78(_ent . nor2 simple)
		(_port
			((x0)(f))
			((x1)(g))
			((y)(b))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 70(_array -1((_dto i 7 i 0)))))
		(_sig(_int r 1 0 70(_arch(_uni))))
		(_sig(_int c1 -1 0 71(_arch(_uni((i 3))))))
		(_sig(_int c2 -1 0 72(_arch(_uni))))
		(_sig(_int f -1 0 73(_arch(_uni))))
		(_sig(_int g -1 0 73(_arch(_uni))))
		(_prcs
			(line__79(_arch 0 0 79(_assignment(_alias((e)(g)))(_simpleassign BUF)(_trgt(3))(_sens(9)))))
			(line__80(_arch 1 0 80(_assignment(_alias((s)(f)))(_simpleassign BUF)(_trgt(4))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage1 3 -1)
)
I 000043 55 993           1639947622577 bb
(_unit VHDL(testb 0 54(bb 0 90))
	(_version ve4)
	(_time 1639947622578 2021.12.19 23:00:22)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 57510654550100405250450c025152505450535155)
	(_ent
		(_time 1639937194607)
	)
	(_inst g1 0 94(_ent . Comparator Stage1)
		(_port
			((x)(x))
			((y)(y))
			((b)(b))
			((e)(e))
			((s)(s))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 91(_array -1((_dto i 7 i 0)))))
		(_sig(_int x 0 0 91(_arch(_uni))))
		(_sig(_int y 0 0 91(_arch(_uni))))
		(_sig(_int b -1 0 92(_arch(_uni))))
		(_sig(_int e -1 0 92(_arch(_uni))))
		(_sig(_int s -1 0 92(_arch(_uni))))
		(_prcs
			(line__96(_arch 0 0 96(_assignment(_trgt(0)))))
			(line__98(_arch 1 0 98(_assignment(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(50463234 50529026)
		(50463234 33751810)
	)
	(_model . bb 2 -1)
)
I 000047 55 716           1640196927084 simple
(_unit VHDL(halfadder 0 4(simple 0 8))
	(_version ve4)
	(_time 1640196927085 2021.12.22 20:15:27)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 21207a25217626372775307b742725272426232729)
	(_ent
		(_time 1639929792197)
	)
	(_inst g1 0 10(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g2 0 11(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int c -1 0 5(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1040          1640196927090 simple
(_unit VHDL(fulladder 0 4(simple 0 21))
	(_version ve4)
	(_time 1640196927091 2021.12.22 20:15:27)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 31306435356636276263206b643735373436333737)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 24(_ent . halfAdder simple)
		(_port
			((x)(x))
			((y)(y))
			((s)(a))
			((c)(b))
		)
	)
	(_inst g2 0 25(_ent . halfAdder simple)
		(_port
			((x)(a))
			((y)(z))
			((s)(s))
			((c)(d))
		)
	)
	(_inst g3 0 26(_ent . or2 simple)
		(_port
			((x0)(b))
			((x1)(d))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 22(_arch(_uni))))
		(_sig(_int b -1 0 22(_arch(_uni))))
		(_sig(_int c -1 0 22(_arch(_uni))))
		(_sig(_int d -1 0 22(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1779          1640196927096 simple
(_unit VHDL(adder8bits 0 33(simple 0 37))
	(_version ve4)
	(_time 1640196927097 2021.12.22 20:15:27)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 31306334346661273535236e683733373836353632)
	(_ent
		(_time 1639937194601)
	)
	(_generate gen1 0 41(_for 2 )
		(_inst g1 0 43(_ent . xor2 simple)
			(_port
				((x0)(cin))
				((x1)(b(_object 0)))
				((y)(b_neg(_object 0)))
			)
		)
		(_inst g2 0 44(_ent . fullAdder simple)
			(_port
				((x)(a(_object 0)))
				((y)(b_neg(_object 0)))
				((z)(ripple(_object 0)))
				((s)(r(_object 0)))
				((co)(ripple(_index 1)))
			)
		)
		(_object
			(_cnst(_int i 2 0 41(_arch)))
		)
	)
	(_inst g3 0 46(_ent . xor2 simple)
		(_port
			((x0)(cin))
			((x1)(b(7)))
			((y)(b_neg(7)))
		)
	)
	(_inst g4 0 47(_ent . fullAdder simple)
		(_port
			((x)(a(7)))
			((y)(b_neg(7)))
			((z)(ripple(7)))
			((s)(r(7)))
			((co)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 34(_ent(_in))))
		(_port(_int r 0 0 34(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int ripple 1 0 38(_arch(_uni))))
		(_sig(_int b_neg 1 0 38(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 41(_scalar (_to i 0 i 6))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_alias((ripple(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . simple 2 -1)
)
I 000047 55 672           1640196927102 simple
(_unit VHDL(zerocheck 0 52(simple 0 56))
	(_version ve4)
	(_time 1640196927103 2021.12.22 20:15:27)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 3131333435676727673e226b683734373237633660)
	(_ent
		(_time 1639946408163)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 53(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 53(_ent(_in))))
		(_port(_int y -1 0 53(_ent(_out))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
	)
	(_model . simple 1 -1)
)
I 000047 55 1615          1640196927108 Stage1
(_unit VHDL(comparator 0 54(stage1 0 69))
	(_version ve4)
	(_time 1640196927109 2021.12.22 20:15:27)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 31306134666631263033206a623730363537673633)
	(_ent
		(_time 1639940470081)
	)
	(_inst g1 0 75(_ent . Adder8bits simple)
		(_port
			((a)(x))
			((b)(y))
			((cin)(c1))
			((r)(r))
			((cout)(c2))
		)
	)
	(_inst g2 0 76(_ent . and2 simple)
		(_port
			((x0)(r(7)))
			((x1)(_code 2))
			((y)(f))
		)
	)
	(_inst g3 0 77(_ent . zeroCheck simple)
		(_port
			((x)(r))
			((y)(g))
		)
	)
	(_inst g4 0 78(_ent . nor2 simple)
		(_port
			((x0)(f))
			((x1)(g))
			((y)(b))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 70(_array -1((_dto i 7 i 0)))))
		(_sig(_int r 1 0 70(_arch(_uni))))
		(_sig(_int c1 -1 0 71(_arch(_uni((i 3))))))
		(_sig(_int c2 -1 0 72(_arch(_uni))))
		(_sig(_int f -1 0 73(_arch(_uni))))
		(_sig(_int g -1 0 73(_arch(_uni))))
		(_prcs
			(line__79(_arch 0 0 79(_assignment(_alias((e)(g)))(_simpleassign BUF)(_trgt(3))(_sens(9)))))
			(line__80(_arch 1 0 80(_assignment(_alias((s)(f)))(_simpleassign BUF)(_trgt(4))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage1 3 -1)
)
I 000043 55 993           1640196927114 bb
(_unit VHDL(testb 0 54(bb 0 90))
	(_version ve4)
	(_time 1640196927115 2021.12.22 20:15:27)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 31316634356766263436236a643734363236353733)
	(_ent
		(_time 1639937194607)
	)
	(_inst g1 0 94(_ent . Comparator Stage1)
		(_port
			((x)(x))
			((y)(y))
			((b)(b))
			((e)(e))
			((s)(s))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 91(_array -1((_dto i 7 i 0)))))
		(_sig(_int x 0 0 91(_arch(_uni))))
		(_sig(_int y 0 0 91(_arch(_uni))))
		(_sig(_int b -1 0 92(_arch(_uni))))
		(_sig(_int e -1 0 92(_arch(_uni))))
		(_sig(_int s -1 0 92(_arch(_uni))))
		(_prcs
			(line__96(_arch 0 0 96(_assignment(_trgt(0)))))
			(line__98(_arch 1 0 98(_assignment(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(50463234 50529026)
		(50463234 33751810)
	)
	(_model . bb 2 -1)
)
I 000047 55 546           1640197178642 simple
(_unit VHDL(not1 0 38(simple 0 8))
	(_version ve4)
	(_time 1640197178643 2021.12.22 20:19:38)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code bcbfebe8b9eaecafbdebf9e6bbbbb8bfbdbae9baea)
	(_ent
		(_time 1639843843901)
	)
	(_object
		(_port(_int x -1 0 39(_ent(_in))))
		(_port(_int y -1 0 39(_ent(_out))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 590           1640197178648 simple
(_unit VHDL(and2 0 50(simple 0 20))
	(_version ve4)
	(_time 1640197178649 2021.12.22 20:19:38)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code bcbfbfe8baebecafbeebade6b8bab8bfbebabdbae9)
	(_ent
		(_time 1639843843907)
	)
	(_object
		(_port(_int x0 -1 0 51(_ent(_in))))
		(_port(_int x1 -1 0 51(_ent(_in))))
		(_port(_int y -1 0 51(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 632           1640197178654 simple
(_unit VHDL(and3 0 28(simple 0 32))
	(_version ve4)
	(_time 1640197178655 2021.12.22 20:19:38)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code bcbfbfe8baebecafbfebade6b8bab8bfbfbabdbae9)
	(_ent
		(_time 1640197178652)
	)
	(_object
		(_port(_int x0 -1 0 29(_ent(_in))))
		(_port(_int x1 -1 0 29(_ent(_in))))
		(_port(_int x2 -1 0 29(_ent(_in))))
		(_port(_int y -1 0 29(_ent(_out))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 674           1640197178660 simple
(_unit VHDL(and4 0 40(simple 0 44))
	(_version ve4)
	(_time 1640197178661 2021.12.22 20:19:38)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code bcbfbfe8baebecafb8ebade6b8bab8bfb8babdbae9)
	(_ent
		(_time 1640197178658)
	)
	(_object
		(_port(_int x0 -1 0 41(_ent(_in))))
		(_port(_int x1 -1 0 41(_ent(_in))))
		(_port(_int x2 -1 0 41(_ent(_in))))
		(_port(_int x3 -1 0 41(_ent(_in))))
		(_port(_int y -1 0 41(_ent(_out))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 589           1640197178666 simple
(_unit VHDL(or2 0 62(simple 0 56))
	(_version ve4)
	(_time 1640197178667 2021.12.22 20:19:38)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code cccf98989d9e9ada9a9ade939fca9acbcecfceca9a)
	(_ent
		(_time 1639843843913)
	)
	(_object
		(_port(_int x0 -1 0 63(_ent(_in))))
		(_port(_int x1 -1 0 63(_ent(_in))))
		(_port(_int y -1 0 63(_ent(_out))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 673           1640197178672 simple
(_unit VHDL(or4 0 64(simple 0 68))
	(_version ve4)
	(_time 1640197178673 2021.12.22 20:19:38)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code cccf98989d9e9cda9a9ade9399ca9acbcecfc8ca9a)
	(_ent
		(_time 1640197178670)
	)
	(_object
		(_port(_int x0 -1 0 65(_ent(_in))))
		(_port(_int x1 -1 0 65(_ent(_in))))
		(_port(_int x2 -1 0 65(_ent(_in))))
		(_port(_int x3 -1 0 65(_ent(_in))))
		(_port(_int y -1 0 65(_ent(_out))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 591           1640197178678 simple
(_unit VHDL(nand2 0 74(simple 0 80))
	(_version ve4)
	(_time 1640197178679 2021.12.22 20:19:38)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code cccf9b999e9bcddac89ede96c8cacdca99cac8cfce)
	(_ent
		(_time 1639843843919)
	)
	(_object
		(_port(_int x0 -1 0 75(_ent(_in))))
		(_port(_int x1 -1 0 75(_ent(_in))))
		(_port(_int y -1 0 75(_ent(_out))))
		(_prcs
			(line__82(_arch 0 0 82(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 590           1640197178684 simple
(_unit VHDL(nor2 0 86(simple 0 92))
	(_version ve4)
	(_time 1640197178685 2021.12.22 20:19:38)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code cccf9b99c99a9adfce9b8996cbcbcecfceca99ca9a)
	(_ent
		(_time 1639843843925)
	)
	(_object
		(_port(_int x0 -1 0 87(_ent(_in))))
		(_port(_int x1 -1 0 87(_ent(_in))))
		(_port(_int y -1 0 87(_ent(_out))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 594           1640197178690 simple
(_unit VHDL(xnor2 0 98(simple 0 104))
	(_version ve4)
	(_time 1640197178691 2021.12.22 20:19:38)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code dbd9d189dc8cd9ccd989c98082dd8edd8ddcd9d8d9)
	(_ent
		(_time 1639843843931)
	)
	(_object
		(_port(_int x0 -1 0 99(_ent(_in))))
		(_port(_int x1 -1 0 99(_ent(_in))))
		(_port(_int y -1 0 99(_ent(_out))))
		(_prcs
			(line__106(_arch 0 0 106(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 597           1640197178696 simple
(_unit VHDL(xor2 0 110(simple 0 116))
	(_version ve4)
	(_time 1640197178697 2021.12.22 20:19:38)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code dbd9d189df8d8dc8d98dc381dcdcd9d8d9dcd3dd8d)
	(_ent
		(_time 1639843843937)
	)
	(_object
		(_port(_int x0 -1 0 111(_ent(_in))))
		(_port(_int x1 -1 0 111(_ent(_in))))
		(_port(_int y -1 0 111(_ent(_out))))
		(_prcs
			(line__118(_arch 0 0 118(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 640           1640197178702 simple
(_unit VHDL(xor3 0 122(simple 0 128))
	(_version ve4)
	(_time 1640197178703 2021.12.22 20:19:38)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code dbd9d189df8d8dc8d88dc381dcdcd9d8d8dcd3dd8d)
	(_ent
		(_time 1639844280714)
	)
	(_object
		(_port(_int x0 -1 0 123(_ent(_in))))
		(_port(_int x1 -1 0 123(_ent(_in))))
		(_port(_int x2 -1 0 123(_ent(_in))))
		(_port(_int y -1 0 123(_ent(_out))))
		(_prcs
			(line__130(_arch 0 0 130(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 2254          1640197184159 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640197184160 2021.12.22 20:19:44)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 4848454a151f1f5e1c4a5c121c4f4a4b404f404b4b)
	(_ent
		(_time 1640197184157)
	)
	(_inst g1 0 23(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(y(2)))
		)
	)
	(_inst g2 0 24(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 25(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 26(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 27(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 28(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 29(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 31(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(y(1)))
		)
	)
	(_inst g10 0 32(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 33(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(6)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 34(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 35(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(y(0)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 5(_array -1((_dto i 2 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 2254          1640197187124 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640197187125 2021.12.22 20:19:47)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code e0e1e6b3b5b7b7f6b4e2f4bab4e7e2e3e8e7e8e3e3)
	(_ent
		(_time 1640197184156)
	)
	(_inst g1 0 23(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(y(2)))
		)
	)
	(_inst g2 0 24(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 25(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 26(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 27(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 28(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 29(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 31(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(y(1)))
		)
	)
	(_inst g10 0 32(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 33(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(6)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 34(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 35(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(y(0)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 5(_array -1((_dto i 2 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 2254          1640198827547 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640198827548 2021.12.22 20:47:07)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 69683e69353e3e7f3d6b7d333d6e6b6a616e616a6a)
	(_ent
		(_time 1640197184156)
	)
	(_inst g1 0 23(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(y(2)))
		)
	)
	(_inst g2 0 24(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 25(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 26(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 27(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 28(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 29(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 31(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(y(1)))
		)
	)
	(_inst g10 0 32(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 33(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(6)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 34(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 35(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(y(0)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 5(_array -1((_dto i 2 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 2254          1640198900395 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640198900396 2021.12.22 20:48:20)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code f4fbf6a4a5a3a3e2a0f6e0aea0f3f6f7fcf3fcf7f7)
	(_ent
		(_time 1640197184156)
	)
	(_inst g1 0 23(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(y(2)))
		)
	)
	(_inst g2 0 24(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 25(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 26(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 27(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 28(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 29(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 31(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(y(1)))
		)
	)
	(_inst g10 0 32(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 33(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(6)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 34(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 35(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(y(0)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 5(_array -1((_dto i 2 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 2254          1640198927924 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640198927925 2021.12.22 20:48:47)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 8086868ed5d7d796d48294dad48782838887888383)
	(_ent
		(_time 1640197184156)
	)
	(_inst g1 0 23(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(y(2)))
		)
	)
	(_inst g2 0 24(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 25(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 26(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 27(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 28(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 29(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 31(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(y(1)))
		)
	)
	(_inst g10 0 32(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 33(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(6)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 34(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 35(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(y(0)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 5(_array -1((_dto i 2 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1386          1640198927930 simple
(_unit VHDL(onebitcomp 0 43(simple 0 47))
	(_version ve4)
	(_time 1640198927931 2021.12.22 20:48:47)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 8086d58ed5d7d196838799dbd5868386d686d48780)
	(_ent
		(_time 1640198927928)
	)
	(_inst g1 0 50(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 51(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 52(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(b))
		)
	)
	(_inst g4 0 53(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g5 0 54(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 55(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 56(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 44(_ent(_in))))
		(_port(_int y -1 0 44(_ent(_in))))
		(_port(_int b -1 0 44(_ent(_out))))
		(_port(_int e -1 0 44(_ent(_out))))
		(_port(_int s -1 0 44(_ent(_out))))
		(_sig(_int xn -1 0 48(_arch(_uni))))
		(_sig(_int yn -1 0 48(_arch(_uni))))
		(_sig(_int c1 -1 0 48(_arch(_uni))))
		(_sig(_int c2 -1 0 48(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 546           1640269293819 simple
(_unit VHDL(not1 0 38(simple 0 8))
	(_version ve4)
	(_time 1640269293820 2021.12.23 16:21:33)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 336760366665632032647669343437303235663565)
	(_ent
		(_time 1639843843901)
	)
	(_object
		(_port(_int x -1 0 39(_ent(_in))))
		(_port(_int y -1 0 39(_ent(_out))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 590           1640269293825 simple
(_unit VHDL(and2 0 50(simple 0 20))
	(_version ve4)
	(_time 1640269293826 2021.12.23 16:21:33)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 336734366564632031642269373537303135323566)
	(_ent
		(_time 1639843843907)
	)
	(_object
		(_port(_int x0 -1 0 51(_ent(_in))))
		(_port(_int x1 -1 0 51(_ent(_in))))
		(_port(_int y -1 0 51(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 632           1640269293831 simple
(_unit VHDL(and3 0 28(simple 0 32))
	(_version ve4)
	(_time 1640269293832 2021.12.23 16:21:33)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 336734366564632030642269373537303035323566)
	(_ent
		(_time 1640197178651)
	)
	(_object
		(_port(_int x0 -1 0 29(_ent(_in))))
		(_port(_int x1 -1 0 29(_ent(_in))))
		(_port(_int x2 -1 0 29(_ent(_in))))
		(_port(_int y -1 0 29(_ent(_out))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 674           1640269293837 simple
(_unit VHDL(and4 0 40(simple 0 44))
	(_version ve4)
	(_time 1640269293838 2021.12.23 16:21:33)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 421645401515125146155318464446414644434417)
	(_ent
		(_time 1640197178657)
	)
	(_object
		(_port(_int x0 -1 0 41(_ent(_in))))
		(_port(_int x1 -1 0 41(_ent(_in))))
		(_port(_int x2 -1 0 41(_ent(_in))))
		(_port(_int x3 -1 0 41(_ent(_in))))
		(_port(_int y -1 0 41(_ent(_out))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 589           1640269293843 simple
(_unit VHDL(or2 0 62(simple 0 56))
	(_version ve4)
	(_time 1640269293844 2021.12.23 16:21:33)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 42161241421014541414501d114414454041404414)
	(_ent
		(_time 1639843843913)
	)
	(_object
		(_port(_int x0 -1 0 63(_ent(_in))))
		(_port(_int x1 -1 0 63(_ent(_in))))
		(_port(_int y -1 0 63(_ent(_out))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 673           1640269293849 simple
(_unit VHDL(or4 0 64(simple 0 68))
	(_version ve4)
	(_time 1640269293850 2021.12.23 16:21:33)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 42161241421012541414501d174414454041464414)
	(_ent
		(_time 1640197178669)
	)
	(_object
		(_port(_int x0 -1 0 65(_ent(_in))))
		(_port(_int x1 -1 0 65(_ent(_in))))
		(_port(_int x2 -1 0 65(_ent(_in))))
		(_port(_int x3 -1 0 65(_ent(_in))))
		(_port(_int y -1 0 65(_ent(_out))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 591           1640269293855 simple
(_unit VHDL(nand2 0 74(simple 0 80))
	(_version ve4)
	(_time 1640269293856 2021.12.23 16:21:33)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 421611404115435446105018464443441744464140)
	(_ent
		(_time 1639843843919)
	)
	(_object
		(_port(_int x0 -1 0 75(_ent(_in))))
		(_port(_int x1 -1 0 75(_ent(_in))))
		(_port(_int y -1 0 75(_ent(_out))))
		(_prcs
			(line__82(_arch 0 0 82(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 590           1640269293861 simple
(_unit VHDL(nor2 0 86(simple 0 92))
	(_version ve4)
	(_time 1640269293862 2021.12.23 16:21:33)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 421611401614145140150718454540414044174414)
	(_ent
		(_time 1639843843925)
	)
	(_object
		(_port(_int x0 -1 0 87(_ent(_in))))
		(_port(_int x1 -1 0 87(_ent(_in))))
		(_port(_int y -1 0 87(_ent(_out))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 594           1640269293867 simple
(_unit VHDL(xnor2 0 98(simple 0 104))
	(_version ve4)
	(_time 1640269293868 2021.12.23 16:21:33)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 52075c5105055045500040090b5407540455505150)
	(_ent
		(_time 1639843843931)
	)
	(_object
		(_port(_int x0 -1 0 99(_ent(_in))))
		(_port(_int x1 -1 0 99(_ent(_in))))
		(_port(_int y -1 0 99(_ent(_out))))
		(_prcs
			(line__106(_arch 0 0 106(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 597           1640269293873 simple
(_unit VHDL(xor2 0 110(simple 0 116))
	(_version ve4)
	(_time 1640269293874 2021.12.23 16:21:33)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 52075c510604044150044a085555505150555a5404)
	(_ent
		(_time 1639843843937)
	)
	(_object
		(_port(_int x0 -1 0 111(_ent(_in))))
		(_port(_int x1 -1 0 111(_ent(_in))))
		(_port(_int y -1 0 111(_ent(_out))))
		(_prcs
			(line__118(_arch 0 0 118(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 640           1640269293879 simple
(_unit VHDL(xor3 0 122(simple 0 128))
	(_version ve4)
	(_time 1640269293880 2021.12.23 16:21:33)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 52075c510604044151044a085555505151555a5404)
	(_ent
		(_time 1639844280714)
	)
	(_object
		(_port(_int x0 -1 0 123(_ent(_in))))
		(_port(_int x1 -1 0 123(_ent(_in))))
		(_port(_int x2 -1 0 123(_ent(_in))))
		(_port(_int y -1 0 123(_ent(_out))))
		(_prcs
			(line__130(_arch 0 0 130(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 685           1640269293885 simple
(_unit VHDL(dff 0 136(simple 0 140))
	(_version ve4)
	(_time 1640269293886 2021.12.23 16:21:33)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 520650515605004456024408055456545454545456)
	(_ent
		(_time 1640269293883)
	)
	(_object
		(_port(_int D -1 0 137(_ent(_in))))
		(_port(_int clk -1 0 137(_ent(_in)(_event))))
		(_port(_int Q -1 0 137(_ent(_out))))
		(_prcs
			(line__142(_arch 0 0 142(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 546           1640269542913 simple
(_unit VHDL(not1 0 38(simple 0 8))
	(_version ve4)
	(_time 1640269542914 2021.12.23 16:25:42)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 38366e3d666e682b396f7d623f3f3c3b393e6d3e6e)
	(_ent
		(_time 1639843843901)
	)
	(_object
		(_port(_int x -1 0 39(_ent(_in))))
		(_port(_int y -1 0 39(_ent(_out))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 590           1640269542919 simple
(_unit VHDL(and2 0 50(simple 0 20))
	(_version ve4)
	(_time 1640269542920 2021.12.23 16:25:42)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 38363a3d656f682b3a6f29623c3e3c3b3a3e393e6d)
	(_ent
		(_time 1639843843907)
	)
	(_object
		(_port(_int x0 -1 0 51(_ent(_in))))
		(_port(_int x1 -1 0 51(_ent(_in))))
		(_port(_int y -1 0 51(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 632           1640269542925 simple
(_unit VHDL(and3 0 28(simple 0 32))
	(_version ve4)
	(_time 1640269542926 2021.12.23 16:25:42)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 38363a3d656f682b3b6f29623c3e3c3b3b3e393e6d)
	(_ent
		(_time 1640197178651)
	)
	(_object
		(_port(_int x0 -1 0 29(_ent(_in))))
		(_port(_int x1 -1 0 29(_ent(_in))))
		(_port(_int x2 -1 0 29(_ent(_in))))
		(_port(_int y -1 0 29(_ent(_out))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 674           1640269542931 simple
(_unit VHDL(and4 0 40(simple 0 44))
	(_version ve4)
	(_time 1640269542932 2021.12.23 16:25:42)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 48464a4a151f185b4c1f59124c4e4c4b4c4e494e1d)
	(_ent
		(_time 1640197178657)
	)
	(_object
		(_port(_int x0 -1 0 41(_ent(_in))))
		(_port(_int x1 -1 0 41(_ent(_in))))
		(_port(_int x2 -1 0 41(_ent(_in))))
		(_port(_int x3 -1 0 41(_ent(_in))))
		(_port(_int y -1 0 41(_ent(_out))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 589           1640269542937 simple
(_unit VHDL(or2 0 62(simple 0 56))
	(_version ve4)
	(_time 1640269542938 2021.12.23 16:25:42)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 48461d4b421a1e5e1e1e5a171b4e1e4f4a4b4a4e1e)
	(_ent
		(_time 1639843843913)
	)
	(_object
		(_port(_int x0 -1 0 63(_ent(_in))))
		(_port(_int x1 -1 0 63(_ent(_in))))
		(_port(_int y -1 0 63(_ent(_out))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 673           1640269542943 simple
(_unit VHDL(or4 0 64(simple 0 68))
	(_version ve4)
	(_time 1640269542944 2021.12.23 16:25:42)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 48461d4b421a185e1e1e5a171d4e1e4f4a4b4c4e1e)
	(_ent
		(_time 1640197178669)
	)
	(_object
		(_port(_int x0 -1 0 65(_ent(_in))))
		(_port(_int x1 -1 0 65(_ent(_in))))
		(_port(_int x2 -1 0 65(_ent(_in))))
		(_port(_int x3 -1 0 65(_ent(_in))))
		(_port(_int y -1 0 65(_ent(_out))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 672           1640269542949 simple
(_unit VHDL(or8 0 76(simple 0 80))
	(_version ve4)
	(_time 1640269542950 2021.12.23 16:25:42)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 48461d4b421a145e1e1e5a17114e1e4f4a4b404e1e)
	(_ent
		(_time 1640269542947)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 77(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 77(_ent(_in))))
		(_port(_int y -1 0 77(_ent(_out))))
		(_prcs
			(line__82(_arch 0 0 82(_assignment(_trgt(1))(_sens(0(7))(0(6))(0(5))(0(4))(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 591           1640269542955 simple
(_unit VHDL(nand2 0 74(simple 0 92))
	(_version ve4)
	(_time 1640269542956 2021.12.23 16:25:42)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 58560e5b510f594e5c0a4a025c5e595e0d5e5c5b5a)
	(_ent
		(_time 1639843843919)
	)
	(_object
		(_port(_int x0 -1 0 75(_ent(_in))))
		(_port(_int x1 -1 0 75(_ent(_in))))
		(_port(_int y -1 0 75(_ent(_out))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 593           1640269542961 simple
(_unit VHDL(nor2 0 86(simple 0 104))
	(_version ve4)
	(_time 1640269542962 2021.12.23 16:25:42)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 58560e5b060e0e4b5a0f1d025f5f5a5b5a5e0d5e0e)
	(_ent
		(_time 1639843843925)
	)
	(_object
		(_port(_int x0 -1 0 87(_ent(_in))))
		(_port(_int x1 -1 0 87(_ent(_in))))
		(_port(_int y -1 0 87(_ent(_out))))
		(_prcs
			(line__106(_arch 0 0 106(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 594           1640269542967 simple
(_unit VHDL(xnor2 0 98(simple 0 116))
	(_version ve4)
	(_time 1640269542968 2021.12.23 16:25:42)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 5857535b050f5a4f5a0a4a03015e0d5e0e5f5a5b5a)
	(_ent
		(_time 1639843843931)
	)
	(_object
		(_port(_int x0 -1 0 99(_ent(_in))))
		(_port(_int x1 -1 0 99(_ent(_in))))
		(_port(_int y -1 0 99(_ent(_out))))
		(_prcs
			(line__118(_arch 0 0 118(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 597           1640269542973 simple
(_unit VHDL(xor2 0 110(simple 0 128))
	(_version ve4)
	(_time 1640269542974 2021.12.23 16:25:42)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 5857535b060e0e4b5a0e40025f5f5a5b5a5f505e0e)
	(_ent
		(_time 1639843843937)
	)
	(_object
		(_port(_int x0 -1 0 111(_ent(_in))))
		(_port(_int x1 -1 0 111(_ent(_in))))
		(_port(_int y -1 0 111(_ent(_out))))
		(_prcs
			(line__130(_arch 0 0 130(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 640           1640269542979 simple
(_unit VHDL(xor3 0 122(simple 0 140))
	(_version ve4)
	(_time 1640269542980 2021.12.23 16:25:42)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 67686c673631317464317f3d6060656464606f6131)
	(_ent
		(_time 1639844280714)
	)
	(_object
		(_port(_int x0 -1 0 123(_ent(_in))))
		(_port(_int x1 -1 0 123(_ent(_in))))
		(_port(_int x2 -1 0 123(_ent(_in))))
		(_port(_int y -1 0 123(_ent(_out))))
		(_prcs
			(line__142(_arch 0 0 142(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 685           1640269542985 simple
(_unit VHDL(dff 0 136(simple 0 152))
	(_version ve4)
	(_time 1640269542986 2021.12.23 16:25:42)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 67696067663035716337713d306163616161616163)
	(_ent
		(_time 1640269293882)
	)
	(_object
		(_port(_int D -1 0 137(_ent(_in))))
		(_port(_int clk -1 0 137(_ent(_in)(_event))))
		(_port(_int Q -1 0 137(_ent(_out))))
		(_prcs
			(line__154(_arch 0 0 154(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 2339          1640269651968 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640269651969 2021.12.23 16:27:31)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 3f3b6e3a3c6868296b3c2b656b383d3c3738373c3c)
	(_ent
		(_time 1640269651966)
	)
	(_inst g1 0 23(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(y(2)))
		)
	)
	(_inst g2 0 24(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 25(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 26(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 27(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 28(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 29(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 31(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(y(1)))
		)
	)
	(_inst g10 0 32(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 33(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(6)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 34(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 35(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(y(0)))
		)
	)
	(_inst g14 0 36(_ent . or8 simple)
		(_port
			((x)(x))
			((y)(y(3)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1386          1640269651974 simple
(_unit VHDL(onebitcomp 0 43(simple 0 48))
	(_version ve4)
	(_time 1640269651975 2021.12.23 16:27:31)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 3f3b3d3a3c686e293c3826646a393c3969396b383f)
	(_ent
		(_time 1640198927927)
	)
	(_inst g1 0 51(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 52(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 53(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(b))
		)
	)
	(_inst g4 0 54(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g5 0 55(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 56(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 57(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 44(_ent(_in))))
		(_port(_int y -1 0 44(_ent(_in))))
		(_port(_int b -1 0 44(_ent(_out))))
		(_port(_int e -1 0 44(_ent(_out))))
		(_port(_int s -1 0 44(_ent(_out))))
		(_sig(_int xn -1 0 49(_arch(_uni))))
		(_sig(_int yn -1 0 49(_arch(_uni))))
		(_sig(_int c1 -1 0 49(_arch(_uni))))
		(_sig(_int c2 -1 0 49(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 2339          1640270291259 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640270291260 2021.12.23 16:38:11)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 70232071252727662473642a247772737877787373)
	(_ent
		(_time 1640269651965)
	)
	(_inst g1 0 23(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(y(2)))
		)
	)
	(_inst g2 0 24(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 25(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 26(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 27(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 28(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 29(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 31(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(y(1)))
		)
	)
	(_inst g10 0 32(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 33(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(6)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 34(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 35(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(y(0)))
		)
	)
	(_inst g14 0 36(_ent . or8 simple)
		(_port
			((x)(x))
			((y)(y(3)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1386          1640270291265 simple
(_unit VHDL(onebitcomp 0 43(simple 0 48))
	(_version ve4)
	(_time 1640270291266 2021.12.23 16:38:11)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 70237371252721667377692b257673762676247770)
	(_ent
		(_time 1640198927927)
	)
	(_inst g1 0 51(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 52(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 53(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(b))
		)
	)
	(_inst g4 0 54(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g5 0 55(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 56(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 57(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 44(_ent(_in))))
		(_port(_int y -1 0 44(_ent(_in))))
		(_port(_int b -1 0 44(_ent(_out))))
		(_port(_int e -1 0 44(_ent(_out))))
		(_port(_int s -1 0 44(_ent(_out))))
		(_sig(_int xn -1 0 49(_arch(_uni))))
		(_sig(_int yn -1 0 49(_arch(_uni))))
		(_sig(_int c1 -1 0 49(_arch(_uni))))
		(_sig(_int c2 -1 0 49(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 2339          1640270305725 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640270305726 2021.12.23 16:38:25)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code f5f1f6a5a5a2a2e3a1f6e1afa1f2f7f6fdf2fdf6f6)
	(_ent
		(_time 1640269651965)
	)
	(_inst g1 0 23(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(y(2)))
		)
	)
	(_inst g2 0 24(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 25(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 26(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 27(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 28(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 29(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 31(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(y(1)))
		)
	)
	(_inst g10 0 32(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 33(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(6)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 34(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 35(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(y(0)))
		)
	)
	(_inst g14 0 36(_ent . or8 simple)
		(_port
			((x)(x))
			((y)(y(3)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1386          1640270305731 simple
(_unit VHDL(onebitcomp 0 43(simple 0 48))
	(_version ve4)
	(_time 1640270305732 2021.12.23 16:38:25)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code f5f1a5a5a5a2a4e3f6f2ecaea0f3f6f3a3f3a1f2f5)
	(_ent
		(_time 1640198927927)
	)
	(_inst g1 0 51(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 52(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 53(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(b))
		)
	)
	(_inst g4 0 54(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g5 0 55(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 56(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 57(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 44(_ent(_in))))
		(_port(_int y -1 0 44(_ent(_in))))
		(_port(_int b -1 0 44(_ent(_out))))
		(_port(_int e -1 0 44(_ent(_out))))
		(_port(_int s -1 0 44(_ent(_out))))
		(_sig(_int xn -1 0 49(_arch(_uni))))
		(_sig(_int yn -1 0 49(_arch(_uni))))
		(_sig(_int c1 -1 0 49(_arch(_uni))))
		(_sig(_int c2 -1 0 49(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1384          1640270305737 simple
(_unit VHDL(signcomp 0 63(simple 0 67))
	(_version ve4)
	(_time 1640270305738 2021.12.23 16:38:25)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code f5f0f0a5f9a2a6e3a1f2e6aff2f3a1f2f5f2f6f3fc)
	(_ent
		(_time 1640270305735)
	)
	(_inst g1 0 70(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 71(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 72(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(b))
		)
	)
	(_inst g4 0 73(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(s))
		)
	)
	(_inst g5 0 74(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 75(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 76(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 64(_ent(_in))))
		(_port(_int y -1 0 64(_ent(_in))))
		(_port(_int b -1 0 64(_ent(_out))))
		(_port(_int e -1 0 64(_ent(_out))))
		(_port(_int s -1 0 64(_ent(_out))))
		(_sig(_int xn -1 0 68(_arch(_uni))))
		(_sig(_int yn -1 0 68(_arch(_uni))))
		(_sig(_int c1 -1 0 68(_arch(_uni))))
		(_sig(_int c2 -1 0 68(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 2339          1640270309073 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640270309074 2021.12.23 16:38:29)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 05000403555252135106115f510207060d020d0606)
	(_ent
		(_time 1640269651965)
	)
	(_inst g1 0 23(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(y(2)))
		)
	)
	(_inst g2 0 24(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 25(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 26(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 27(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 28(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 29(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 31(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(y(1)))
		)
	)
	(_inst g10 0 32(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 33(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(6)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 34(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 35(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(y(0)))
		)
	)
	(_inst g14 0 36(_ent . or8 simple)
		(_port
			((x)(x))
			((y)(y(3)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1386          1640270309079 simple
(_unit VHDL(onebitcomp 0 43(simple 0 48))
	(_version ve4)
	(_time 1640270309080 2021.12.23 16:38:29)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 141146134543450217130d4f411217124212401314)
	(_ent
		(_time 1640198927927)
	)
	(_inst g1 0 51(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 52(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 53(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(b))
		)
	)
	(_inst g4 0 54(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g5 0 55(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 56(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 57(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 44(_ent(_in))))
		(_port(_int y -1 0 44(_ent(_in))))
		(_port(_int b -1 0 44(_ent(_out))))
		(_port(_int e -1 0 44(_ent(_out))))
		(_port(_int s -1 0 44(_ent(_out))))
		(_sig(_int xn -1 0 49(_arch(_uni))))
		(_sig(_int yn -1 0 49(_arch(_uni))))
		(_sig(_int c1 -1 0 49(_arch(_uni))))
		(_sig(_int c2 -1 0 49(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1384          1640270309085 simple
(_unit VHDL(signcomp 0 63(simple 0 67))
	(_version ve4)
	(_time 1640270309086 2021.12.23 16:38:29)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 14101313194347024013074e13124013141317121d)
	(_ent
		(_time 1640270305734)
	)
	(_inst g1 0 70(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 71(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 72(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(b))
		)
	)
	(_inst g4 0 73(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(s))
		)
	)
	(_inst g5 0 74(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 75(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 76(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 64(_ent(_in))))
		(_port(_int y -1 0 64(_ent(_in))))
		(_port(_int b -1 0 64(_ent(_out))))
		(_port(_int e -1 0 64(_ent(_out))))
		(_port(_int s -1 0 64(_ent(_out))))
		(_sig(_int xn -1 0 68(_arch(_uni))))
		(_sig(_int yn -1 0 68(_arch(_uni))))
		(_sig(_int c1 -1 0 68(_arch(_uni))))
		(_sig(_int c2 -1 0 68(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 2339          1640272045815 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640272045816 2021.12.23 17:07:25)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 336732366564642567302769673431303b343b3030)
	(_ent
		(_time 1640269651965)
	)
	(_inst g1 0 23(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(y(2)))
		)
	)
	(_inst g2 0 24(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 25(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 26(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 27(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 28(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 29(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 31(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(y(1)))
		)
	)
	(_inst g10 0 32(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 33(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(6)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 34(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 35(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(y(0)))
		)
	)
	(_inst g14 0 36(_ent . or8 simple)
		(_port
			((x)(x))
			((y)(y(3)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1386          1640272045821 simple
(_unit VHDL(onebitcomp 0 43(simple 0 48))
	(_version ve4)
	(_time 1640272045822 2021.12.23 17:07:25)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 336761366564622530342a68663530356535673433)
	(_ent
		(_time 1640198927927)
	)
	(_inst g1 0 51(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 52(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 53(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(b))
		)
	)
	(_inst g4 0 54(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g5 0 55(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 56(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 57(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 44(_ent(_in))))
		(_port(_int y -1 0 44(_ent(_in))))
		(_port(_int b -1 0 44(_ent(_out))))
		(_port(_int e -1 0 44(_ent(_out))))
		(_port(_int s -1 0 44(_ent(_out))))
		(_sig(_int xn -1 0 49(_arch(_uni))))
		(_sig(_int yn -1 0 49(_arch(_uni))))
		(_sig(_int c1 -1 0 49(_arch(_uni))))
		(_sig(_int c2 -1 0 49(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1384          1640272045827 simple
(_unit VHDL(signcomp 0 63(simple 0 67))
	(_version ve4)
	(_time 1640272045828 2021.12.23 17:07:25)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 33663436396460256734206934356734333430353a)
	(_ent
		(_time 1640270305734)
	)
	(_inst g1 0 70(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 71(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 72(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(b))
		)
	)
	(_inst g4 0 73(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(s))
		)
	)
	(_inst g5 0 74(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 75(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 76(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 64(_ent(_in))))
		(_port(_int y -1 0 64(_ent(_in))))
		(_port(_int b -1 0 64(_ent(_out))))
		(_port(_int e -1 0 64(_ent(_out))))
		(_port(_int s -1 0 64(_ent(_out))))
		(_sig(_int xn -1 0 68(_arch(_uni))))
		(_sig(_int yn -1 0 68(_arch(_uni))))
		(_sig(_int c1 -1 0 68(_arch(_uni))))
		(_sig(_int c2 -1 0 68(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 2339          1640272056666 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640272056667 2021.12.23 17:07:36)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 8edcde808ed9d998da8d9ad4da898c8d8689868d8d)
	(_ent
		(_time 1640269651965)
	)
	(_inst g1 0 23(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(y(2)))
		)
	)
	(_inst g2 0 24(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 25(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 26(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 27(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 28(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 29(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 31(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(y(1)))
		)
	)
	(_inst g10 0 32(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 33(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(6)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 34(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 35(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(y(0)))
		)
	)
	(_inst g14 0 36(_ent . or8 simple)
		(_port
			((x)(x))
			((y)(y(3)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1386          1640272056672 simple
(_unit VHDL(onebitcomp 0 43(simple 0 48))
	(_version ve4)
	(_time 1640272056673 2021.12.23 17:07:36)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 8edc8d808ed9df988d8997d5db888d88d888da898e)
	(_ent
		(_time 1640198927927)
	)
	(_inst g1 0 51(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 52(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 53(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(b))
		)
	)
	(_inst g4 0 54(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g5 0 55(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 56(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 57(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 44(_ent(_in))))
		(_port(_int y -1 0 44(_ent(_in))))
		(_port(_int b -1 0 44(_ent(_out))))
		(_port(_int e -1 0 44(_ent(_out))))
		(_port(_int s -1 0 44(_ent(_out))))
		(_sig(_int xn -1 0 49(_arch(_uni))))
		(_sig(_int yn -1 0 49(_arch(_uni))))
		(_sig(_int c1 -1 0 49(_arch(_uni))))
		(_sig(_int c2 -1 0 49(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1384          1640272056678 simple
(_unit VHDL(signcomp 0 63(simple 0 67))
	(_version ve4)
	(_time 1640272056679 2021.12.23 17:07:36)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 9ecdc891c2c9cd88ca998dc49998ca999e999d9897)
	(_ent
		(_time 1640270305734)
	)
	(_inst g1 0 70(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 71(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 72(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(b))
		)
	)
	(_inst g4 0 73(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(s))
		)
	)
	(_inst g5 0 74(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 75(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 76(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 64(_ent(_in))))
		(_port(_int y -1 0 64(_ent(_in))))
		(_port(_int b -1 0 64(_ent(_out))))
		(_port(_int e -1 0 64(_ent(_out))))
		(_port(_int s -1 0 64(_ent(_out))))
		(_sig(_int xn -1 0 68(_arch(_uni))))
		(_sig(_int yn -1 0 68(_arch(_uni))))
		(_sig(_int c1 -1 0 68(_arch(_uni))))
		(_sig(_int c2 -1 0 68(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 2339          1640272074047 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640272074048 2021.12.23 17:07:54)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 7d797a7c7c2a2a6b297e6927297a7f7e757a757e7e)
	(_ent
		(_time 1640269651965)
	)
	(_inst g1 0 23(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(y(2)))
		)
	)
	(_inst g2 0 24(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 25(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 26(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 27(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 28(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 29(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 31(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(y(1)))
		)
	)
	(_inst g10 0 32(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 33(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(6)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 34(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 35(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(y(0)))
		)
	)
	(_inst g14 0 36(_ent . or8 simple)
		(_port
			((x)(x))
			((y)(y(3)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1386          1640272074053 simple
(_unit VHDL(onebitcomp 0 43(simple 0 48))
	(_version ve4)
	(_time 1640272074054 2021.12.23 17:07:54)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 7d79297c7c2a2c6b7e7a6426287b7e7b2b7b297a7d)
	(_ent
		(_time 1640198927927)
	)
	(_inst g1 0 51(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 52(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 53(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(b))
		)
	)
	(_inst g4 0 54(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g5 0 55(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 56(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 57(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 44(_ent(_in))))
		(_port(_int y -1 0 44(_ent(_in))))
		(_port(_int b -1 0 44(_ent(_out))))
		(_port(_int e -1 0 44(_ent(_out))))
		(_port(_int s -1 0 44(_ent(_out))))
		(_sig(_int xn -1 0 49(_arch(_uni))))
		(_sig(_int yn -1 0 49(_arch(_uni))))
		(_sig(_int c1 -1 0 49(_arch(_uni))))
		(_sig(_int c2 -1 0 49(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1384          1640272074059 simple
(_unit VHDL(signcomp 0 63(simple 0 67))
	(_version ve4)
	(_time 1640272074060 2021.12.23 17:07:54)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 7d787c7c202a2e6b297a6e277a7b297a7d7a7e7b74)
	(_ent
		(_time 1640270305734)
	)
	(_inst g1 0 70(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 71(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 72(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(b))
		)
	)
	(_inst g4 0 73(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(s))
		)
	)
	(_inst g5 0 74(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 75(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 76(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 64(_ent(_in))))
		(_port(_int y -1 0 64(_ent(_in))))
		(_port(_int b -1 0 64(_ent(_out))))
		(_port(_int e -1 0 64(_ent(_out))))
		(_port(_int s -1 0 64(_ent(_out))))
		(_sig(_int xn -1 0 68(_arch(_uni))))
		(_sig(_int yn -1 0 68(_arch(_uni))))
		(_sig(_int c1 -1 0 68(_arch(_uni))))
		(_sig(_int c2 -1 0 68(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1110          1640272074063 Stage2
(_unit VHDL(comparator 0 54(stage2 1 79))
	(_version ve4)
	(_time 1640272074064 2021.12.23 17:07:54)
	(_source(\../src/Stage1.vhd\(\../src/Stage2.vhd\)))
	(_parameters tan)
	(_code 7d797c7c7f2a7d6a7d2d6c262e7b7c7a797b2b7a7f)
	(_ent
		(_time 1639940470081)
	)
	(_generate g1 1 82(_for 2 )
		(_inst g 1 84(_ent . xor2 simple)
			(_port
				((x0)(x(_object 0)))
				((x1)(y(_object 0)))
				((y)(diff(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 2 1 82(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 80(_array -1((_dto i 7 i 0)))))
		(_sig(_int diff 1 1 80(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 1 82(_scalar (_to i 0 i 7))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
)
I 000047 55 2339          1640272174123 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640272174124 2021.12.23 17:09:34)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 6b3c676b6c3c3c7d3f687f313f6c6968636c636868)
	(_ent
		(_time 1640269651965)
	)
	(_inst g1 0 23(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(y(2)))
		)
	)
	(_inst g2 0 24(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 25(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 26(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 27(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 28(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 29(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 31(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(y(1)))
		)
	)
	(_inst g10 0 32(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 33(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(6)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 34(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 35(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(y(0)))
		)
	)
	(_inst g14 0 36(_ent . or8 simple)
		(_port
			((x)(x))
			((y)(y(3)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1386          1640272174129 simple
(_unit VHDL(onebitcomp 0 43(simple 0 48))
	(_version ve4)
	(_time 1640272174130 2021.12.23 17:09:34)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 6b3c346b6c3c3a7d686c72303e6d686d3d6d3f6c6b)
	(_ent
		(_time 1640198927927)
	)
	(_inst g1 0 51(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 52(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 53(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(b))
		)
	)
	(_inst g4 0 54(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g5 0 55(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 56(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 57(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 44(_ent(_in))))
		(_port(_int y -1 0 44(_ent(_in))))
		(_port(_int b -1 0 44(_ent(_out))))
		(_port(_int e -1 0 44(_ent(_out))))
		(_port(_int s -1 0 44(_ent(_out))))
		(_sig(_int xn -1 0 49(_arch(_uni))))
		(_sig(_int yn -1 0 49(_arch(_uni))))
		(_sig(_int c1 -1 0 49(_arch(_uni))))
		(_sig(_int c2 -1 0 49(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1384          1640272174135 simple
(_unit VHDL(signcomp 0 63(simple 0 67))
	(_version ve4)
	(_time 1640272174136 2021.12.23 17:09:34)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 6b3d616b303c387d3f6c78316c6d3f6c6b6c686d62)
	(_ent
		(_time 1640270305734)
	)
	(_inst g1 0 70(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 71(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 72(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(b))
		)
	)
	(_inst g4 0 73(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(s))
		)
	)
	(_inst g5 0 74(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 75(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 76(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 64(_ent(_in))))
		(_port(_int y -1 0 64(_ent(_in))))
		(_port(_int b -1 0 64(_ent(_out))))
		(_port(_int e -1 0 64(_ent(_out))))
		(_port(_int s -1 0 64(_ent(_out))))
		(_sig(_int xn -1 0 68(_arch(_uni))))
		(_sig(_int yn -1 0 68(_arch(_uni))))
		(_sig(_int c1 -1 0 68(_arch(_uni))))
		(_sig(_int c2 -1 0 68(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 2339          1640272200907 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640272200908 2021.12.23 17:10:00)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 080f0f0e555f5f1e5c0b1c525c0f0a0b000f000b0b)
	(_ent
		(_time 1640269651965)
	)
	(_inst g1 0 23(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(y(2)))
		)
	)
	(_inst g2 0 24(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 25(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 26(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 27(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 28(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 29(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 31(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(y(1)))
		)
	)
	(_inst g10 0 32(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 33(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(6)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 34(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 35(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(y(0)))
		)
	)
	(_inst g14 0 36(_ent . or8 simple)
		(_port
			((x)(x))
			((y)(y(3)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1386          1640272200913 simple
(_unit VHDL(onebitcomp 0 43(simple 0 48))
	(_version ve4)
	(_time 1640272200914 2021.12.23 17:10:00)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 080f5c0e555f591e0b0f11535d0e0b0e5e0e5c0f08)
	(_ent
		(_time 1640198927927)
	)
	(_inst g1 0 51(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 52(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 53(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(b))
		)
	)
	(_inst g4 0 54(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g5 0 55(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 56(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 57(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 44(_ent(_in))))
		(_port(_int y -1 0 44(_ent(_in))))
		(_port(_int b -1 0 44(_ent(_out))))
		(_port(_int e -1 0 44(_ent(_out))))
		(_port(_int s -1 0 44(_ent(_out))))
		(_sig(_int xn -1 0 49(_arch(_uni))))
		(_sig(_int yn -1 0 49(_arch(_uni))))
		(_sig(_int c1 -1 0 49(_arch(_uni))))
		(_sig(_int c2 -1 0 49(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1384          1640272200919 simple
(_unit VHDL(signcomp 0 63(simple 0 67))
	(_version ve4)
	(_time 1640272200920 2021.12.23 17:10:00)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 080e090e095f5b1e5c0f1b520f0e5c0f080f0b0e01)
	(_ent
		(_time 1640270305734)
	)
	(_inst g1 0 70(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 71(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 72(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(b))
		)
	)
	(_inst g4 0 73(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(s))
		)
	)
	(_inst g5 0 74(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 75(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 76(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 64(_ent(_in))))
		(_port(_int y -1 0 64(_ent(_in))))
		(_port(_int b -1 0 64(_ent(_out))))
		(_port(_int e -1 0 64(_ent(_out))))
		(_port(_int s -1 0 64(_ent(_out))))
		(_sig(_int xn -1 0 68(_arch(_uni))))
		(_sig(_int yn -1 0 68(_arch(_uni))))
		(_sig(_int c1 -1 0 68(_arch(_uni))))
		(_sig(_int c2 -1 0 68(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1323          1640272200923 Stage2
(_unit VHDL(comparator 0 54(stage2 1 79))
	(_version ve4)
	(_time 1640272200924 2021.12.23 17:10:00)
	(_source(\../src/Stage1.vhd\(\../src/Stage2.vhd\)))
	(_parameters tan)
	(_code 080f090e565f081f090f19535b0e090f0c0e5e0f0a)
	(_ent
		(_time 1639940470081)
	)
	(_generate g1 1 83(_for 3 )
		(_inst g 1 85(_ent . xor2 simple)
			(_port
				((x0)(x(_object 0)))
				((x1)(y(_object 0)))
				((y)(diff(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 1 83(_arch)))
		)
	)
	(_inst g2 1 87(_ent . Encoder8x3 simple)
		(_port
			((x)(diff))
			((y)(en))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 80(_array -1((_dto i 7 i 0)))))
		(_sig(_int diff 1 1 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 81(_array -1((_dto i 3 i 0)))))
		(_sig(_int en 2 1 81(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 1 83(_scalar (_to i 0 i 7))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
)
I 000047 55 2339          1640272955246 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640272955247 2021.12.23 17:22:35)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code a0afa1f7f5f7f7b6f4a3b4faf4a7a2a3a8a7a8a3a3)
	(_ent
		(_time 1640269651965)
	)
	(_inst g1 0 23(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(y(2)))
		)
	)
	(_inst g2 0 24(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 25(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 26(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 27(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 28(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 29(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 31(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(y(1)))
		)
	)
	(_inst g10 0 32(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 33(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(6)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 34(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 35(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(y(0)))
		)
	)
	(_inst g14 0 36(_ent . or8 simple)
		(_port
			((x)(x))
			((y)(y(3)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1386          1640272955252 simple
(_unit VHDL(onebitcomp 0 43(simple 0 48))
	(_version ve4)
	(_time 1640272955253 2021.12.23 17:22:35)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code b0bfe2e4e5e7e1a6b3b7a9ebe5b6b3b6e6b6e4b7b0)
	(_ent
		(_time 1640198927927)
	)
	(_inst g1 0 51(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 52(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 53(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(b))
		)
	)
	(_inst g4 0 54(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g5 0 55(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 56(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 57(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 44(_ent(_in))))
		(_port(_int y -1 0 44(_ent(_in))))
		(_port(_int b -1 0 44(_ent(_out))))
		(_port(_int e -1 0 44(_ent(_out))))
		(_port(_int s -1 0 44(_ent(_out))))
		(_sig(_int xn -1 0 49(_arch(_uni))))
		(_sig(_int yn -1 0 49(_arch(_uni))))
		(_sig(_int c1 -1 0 49(_arch(_uni))))
		(_sig(_int c2 -1 0 49(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1384          1640272955258 simple
(_unit VHDL(signcomp 0 63(simple 0 67))
	(_version ve4)
	(_time 1640272955259 2021.12.23 17:22:35)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code b0beb7e4b9e7e3a6e4b7a3eab7b6e4b7b0b7b3b6b9)
	(_ent
		(_time 1640270305734)
	)
	(_inst g1 0 70(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 71(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 72(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(b))
		)
	)
	(_inst g4 0 73(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(s))
		)
	)
	(_inst g5 0 74(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 75(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 76(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 64(_ent(_in))))
		(_port(_int y -1 0 64(_ent(_in))))
		(_port(_int b -1 0 64(_ent(_out))))
		(_port(_int e -1 0 64(_ent(_out))))
		(_port(_int s -1 0 64(_ent(_out))))
		(_sig(_int xn -1 0 68(_arch(_uni))))
		(_sig(_int yn -1 0 68(_arch(_uni))))
		(_sig(_int c1 -1 0 68(_arch(_uni))))
		(_sig(_int c2 -1 0 68(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 2339          1640273111916 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640273111917 2021.12.23 17:25:11)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code a0f0adf7f5f7f7b6f4a3b4faf4a7a2a3a8a7a8a3a3)
	(_ent
		(_time 1640269651965)
	)
	(_inst g1 0 23(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(y(2)))
		)
	)
	(_inst g2 0 24(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 25(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 26(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 27(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 28(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 29(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 31(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(y(1)))
		)
	)
	(_inst g10 0 32(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 33(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(6)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 34(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 35(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(y(0)))
		)
	)
	(_inst g14 0 36(_ent . or8 simple)
		(_port
			((x)(x))
			((y)(y(3)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1386          1640273111922 simple
(_unit VHDL(onebitcomp 0 43(simple 0 48))
	(_version ve4)
	(_time 1640273111923 2021.12.23 17:25:11)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code a0f0fef7f5f7f1b6a3a7b9fbf5a6a3a6f6a6f4a7a0)
	(_ent
		(_time 1640198927927)
	)
	(_inst g1 0 51(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 52(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 53(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(b))
		)
	)
	(_inst g4 0 54(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g5 0 55(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 56(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 57(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 44(_ent(_in))))
		(_port(_int y -1 0 44(_ent(_in))))
		(_port(_int b -1 0 44(_ent(_out))))
		(_port(_int e -1 0 44(_ent(_out))))
		(_port(_int s -1 0 44(_ent(_out))))
		(_sig(_int xn -1 0 49(_arch(_uni))))
		(_sig(_int yn -1 0 49(_arch(_uni))))
		(_sig(_int c1 -1 0 49(_arch(_uni))))
		(_sig(_int c2 -1 0 49(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1384          1640273111928 simple
(_unit VHDL(signcomp 0 63(simple 0 67))
	(_version ve4)
	(_time 1640273111929 2021.12.23 17:25:11)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code b0e1bbe4b9e7e3a6e4b7a3eab7b6e4b7b0b7b3b6b9)
	(_ent
		(_time 1640270305734)
	)
	(_inst g1 0 70(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 71(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 72(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(b))
		)
	)
	(_inst g4 0 73(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(s))
		)
	)
	(_inst g5 0 74(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 75(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 76(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 64(_ent(_in))))
		(_port(_int y -1 0 64(_ent(_in))))
		(_port(_int b -1 0 64(_ent(_out))))
		(_port(_int e -1 0 64(_ent(_out))))
		(_port(_int s -1 0 64(_ent(_out))))
		(_sig(_int xn -1 0 68(_arch(_uni))))
		(_sig(_int yn -1 0 68(_arch(_uni))))
		(_sig(_int c1 -1 0 68(_arch(_uni))))
		(_sig(_int c2 -1 0 68(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 2374          1640278066396 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640278066397 2021.12.23 18:47:46)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 151a1212454242034116014f411217161d121d1616)
	(_ent
		(_time 1640278066394)
	)
	(_inst g1 0 23(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(y(2)))
		)
	)
	(_inst g2 0 24(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 25(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 26(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 27(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 28(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 29(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 31(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(y(1)))
		)
	)
	(_inst g10 0 32(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 33(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(6)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 34(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 35(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(y(0)))
		)
	)
	(_inst g14 0 36(_ent . or8 simple)
		(_port
			((x)(x))
			((y)(v))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 5(_array -1((_dto i 2 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_port(_int v -1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1386          1640278066402 simple
(_unit VHDL(onebitcomp 0 43(simple 0 48))
	(_version ve4)
	(_time 1640278066403 2021.12.23 18:47:46)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 151a41124542440316120c4e401316134313411215)
	(_ent
		(_time 1640198927927)
	)
	(_inst g1 0 51(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 52(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 53(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(b))
		)
	)
	(_inst g4 0 54(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g5 0 55(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 56(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 57(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 44(_ent(_in))))
		(_port(_int y -1 0 44(_ent(_in))))
		(_port(_int b -1 0 44(_ent(_out))))
		(_port(_int e -1 0 44(_ent(_out))))
		(_port(_int s -1 0 44(_ent(_out))))
		(_sig(_int xn -1 0 49(_arch(_uni))))
		(_sig(_int yn -1 0 49(_arch(_uni))))
		(_sig(_int c1 -1 0 49(_arch(_uni))))
		(_sig(_int c2 -1 0 49(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1384          1640278066408 simple
(_unit VHDL(signcomp 0 63(simple 0 67))
	(_version ve4)
	(_time 1640278066409 2021.12.23 18:47:46)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 151b1412194246034112064f12134112151216131c)
	(_ent
		(_time 1640270305734)
	)
	(_inst g1 0 70(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 71(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 72(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(b))
		)
	)
	(_inst g4 0 73(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(s))
		)
	)
	(_inst g5 0 74(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 75(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 76(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 64(_ent(_in))))
		(_port(_int y -1 0 64(_ent(_in))))
		(_port(_int b -1 0 64(_ent(_out))))
		(_port(_int e -1 0 64(_ent(_out))))
		(_port(_int s -1 0 64(_ent(_out))))
		(_sig(_int xn -1 0 68(_arch(_uni))))
		(_sig(_int yn -1 0 68(_arch(_uni))))
		(_sig(_int c1 -1 0 68(_arch(_uni))))
		(_sig(_int c2 -1 0 68(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 2374          1640278089432 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640278089433 2021.12.23 18:48:09)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 0c5f5a0a0a5b5b1a580f1856580b0e0f040b040f0f)
	(_ent
		(_time 1640278066393)
	)
	(_inst g1 0 23(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(y(2)))
		)
	)
	(_inst g2 0 24(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 25(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 26(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 27(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 28(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 29(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 31(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(y(1)))
		)
	)
	(_inst g10 0 32(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 33(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(6)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 34(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 35(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(y(0)))
		)
	)
	(_inst g14 0 36(_ent . or8 simple)
		(_port
			((x)(x))
			((y)(v))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 5(_array -1((_dto i 2 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_port(_int v -1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1386          1640278089438 simple
(_unit VHDL(onebitcomp 0 43(simple 0 48))
	(_version ve4)
	(_time 1640278089439 2021.12.23 18:48:09)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 1c4f191b1a4b4d0a1f1b0547491a1f1a4a1a481b1c)
	(_ent
		(_time 1640198927927)
	)
	(_inst g1 0 51(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 52(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 53(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(b))
		)
	)
	(_inst g4 0 54(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g5 0 55(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 56(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 57(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 44(_ent(_in))))
		(_port(_int y -1 0 44(_ent(_in))))
		(_port(_int b -1 0 44(_ent(_out))))
		(_port(_int e -1 0 44(_ent(_out))))
		(_port(_int s -1 0 44(_ent(_out))))
		(_sig(_int xn -1 0 49(_arch(_uni))))
		(_sig(_int yn -1 0 49(_arch(_uni))))
		(_sig(_int c1 -1 0 49(_arch(_uni))))
		(_sig(_int c2 -1 0 49(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1384          1640278089444 simple
(_unit VHDL(signcomp 0 63(simple 0 67))
	(_version ve4)
	(_time 1640278089445 2021.12.23 18:48:09)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 1c4e4c1b464b4f0a481b0f461b1a481b1c1b1f1a15)
	(_ent
		(_time 1640270305734)
	)
	(_inst g1 0 70(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 71(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 72(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(b))
		)
	)
	(_inst g4 0 73(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(s))
		)
	)
	(_inst g5 0 74(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 75(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 76(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 64(_ent(_in))))
		(_port(_int y -1 0 64(_ent(_in))))
		(_port(_int b -1 0 64(_ent(_out))))
		(_port(_int e -1 0 64(_ent(_out))))
		(_port(_int s -1 0 64(_ent(_out))))
		(_sig(_int xn -1 0 68(_arch(_uni))))
		(_sig(_int yn -1 0 68(_arch(_uni))))
		(_sig(_int c1 -1 0 68(_arch(_uni))))
		(_sig(_int c2 -1 0 68(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1639          1640278089448 Stage2
(_unit VHDL(comparator 0 54(stage2 1 79))
	(_version ve4)
	(_time 1640278089449 2021.12.23 18:48:09)
	(_source(\../src/Stage1.vhd\(\../src/Stage2.vhd\)))
	(_parameters tan)
	(_code 1c4f4c1b194b1c0b1d1f0d474f1a1d1b181a4a1b1e)
	(_ent
		(_time 1639940470081)
	)
	(_generate g1 1 85(_for 4 )
		(_inst g 1 87(_ent . xor2 simple)
			(_port
				((x0)(x(_object 0)))
				((x1)(y(_object 0)))
				((y)(diff(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 4 1 85(_arch)))
		)
	)
	(_inst g2 1 89(_ent . Encoder8x3 simple)
		(_port
			((x)(diff))
			((y)(en))
			((v)(v))
		)
	)
	(_inst g4 1 91(_ent . signComp simple)
		(_port
			((x)(x(7)))
			((y)(y(7)))
			((b)(re(3)))
			((e)(re(4)))
			((s)(re(5)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 80(_array -1((_dto i 7 i 0)))))
		(_sig(_int diff 1 1 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 81(_array -1((_dto i 2 i 0)))))
		(_sig(_int en 2 1 81(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 1 82(_array -1((_dto i 5 i 0)))))
		(_sig(_int re 3 1 82(_arch(_uni))))
		(_sig(_int v -1 1 83(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 1 85(_scalar (_to i 0 i 7))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
)
I 000047 55 2374          1640278116636 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640278116637 2021.12.23 18:48:36)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 4f4c4c4d4c1818591b4c5b151b484d4c4748474c4c)
	(_ent
		(_time 1640278066393)
	)
	(_inst g1 0 23(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(y(2)))
		)
	)
	(_inst g2 0 24(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 25(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 26(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 27(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 28(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 29(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 31(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(y(1)))
		)
	)
	(_inst g10 0 32(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 33(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(6)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 34(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 35(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(y(0)))
		)
	)
	(_inst g14 0 36(_ent . or8 simple)
		(_port
			((x)(x))
			((y)(v))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 5(_array -1((_dto i 2 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_port(_int v -1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1386          1640278116642 simple
(_unit VHDL(onebitcomp 0 43(simple 0 48))
	(_version ve4)
	(_time 1640278116643 2021.12.23 18:48:36)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 5f5c0f5c5c080e495c5846040a595c5909590b585f)
	(_ent
		(_time 1640198927927)
	)
	(_inst g1 0 51(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 52(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 53(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(b))
		)
	)
	(_inst g4 0 54(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g5 0 55(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 56(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 57(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 44(_ent(_in))))
		(_port(_int y -1 0 44(_ent(_in))))
		(_port(_int b -1 0 44(_ent(_out))))
		(_port(_int e -1 0 44(_ent(_out))))
		(_port(_int s -1 0 44(_ent(_out))))
		(_sig(_int xn -1 0 49(_arch(_uni))))
		(_sig(_int yn -1 0 49(_arch(_uni))))
		(_sig(_int c1 -1 0 49(_arch(_uni))))
		(_sig(_int c2 -1 0 49(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1384          1640278116648 simple
(_unit VHDL(signcomp 0 63(simple 0 67))
	(_version ve4)
	(_time 1640278116649 2021.12.23 18:48:36)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 5f5d5a5c00080c490b584c0558590b585f585c5956)
	(_ent
		(_time 1640270305734)
	)
	(_inst g1 0 70(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 71(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 72(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(b))
		)
	)
	(_inst g4 0 73(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(s))
		)
	)
	(_inst g5 0 74(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 75(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 76(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 64(_ent(_in))))
		(_port(_int y -1 0 64(_ent(_in))))
		(_port(_int b -1 0 64(_ent(_out))))
		(_port(_int e -1 0 64(_ent(_out))))
		(_port(_int s -1 0 64(_ent(_out))))
		(_sig(_int xn -1 0 68(_arch(_uni))))
		(_sig(_int yn -1 0 68(_arch(_uni))))
		(_sig(_int c1 -1 0 68(_arch(_uni))))
		(_sig(_int c2 -1 0 68(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1784          1640278116652 Stage2
(_unit VHDL(comparator 0 54(stage2 1 79))
	(_version ve4)
	(_time 1640278116653 2021.12.23 18:48:36)
	(_source(\../src/Stage1.vhd\(\../src/Stage2.vhd\)))
	(_parameters tan)
	(_code 5f5c5a5c5f085f485e5c4e040c595e585b5909585d)
	(_ent
		(_time 1639940470081)
	)
	(_generate g1 1 85(_for 4 )
		(_inst g 1 87(_ent . xor2 simple)
			(_port
				((x0)(x(_object 0)))
				((x1)(y(_object 0)))
				((y)(diff(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 4 1 85(_arch)))
		)
	)
	(_inst g2 1 89(_ent . Encoder8x3 simple)
		(_port
			((x)(diff))
			((y)(en))
			((v)(v))
		)
	)
	(_inst g3 1 90(_ent . oneBitComp simple)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((b)(re(0)))
			((e)(re(1)))
			((s)(re(2)))
		)
	)
	(_inst g4 1 91(_ent . signComp simple)
		(_port
			((x)(x(7)))
			((y)(y(7)))
			((b)(re(3)))
			((e)(re(4)))
			((s)(re(5)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 80(_array -1((_dto i 7 i 0)))))
		(_sig(_int diff 1 1 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 81(_array -1((_dto i 2 i 0)))))
		(_sig(_int en 2 1 81(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 1 82(_array -1((_dto i 5 i 0)))))
		(_sig(_int re 3 1 82(_arch(_uni))))
		(_sig(_int v -1 1 83(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 1 85(_scalar (_to i 0 i 7))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
)
I 000047 55 2374          1640278118448 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640278118449 2021.12.23 18:48:38)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 64673564353333723067703e306366676c636c6767)
	(_ent
		(_time 1640278066393)
	)
	(_inst g1 0 23(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(y(2)))
		)
	)
	(_inst g2 0 24(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 25(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 26(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 27(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 28(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 29(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 31(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(y(1)))
		)
	)
	(_inst g10 0 32(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 33(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(6)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 34(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 35(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(y(0)))
		)
	)
	(_inst g14 0 36(_ent . or8 simple)
		(_port
			((x)(x))
			((y)(v))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 5(_array -1((_dto i 2 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_port(_int v -1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1386          1640278118454 simple
(_unit VHDL(onebitcomp 0 43(simple 0 48))
	(_version ve4)
	(_time 1640278118455 2021.12.23 18:48:38)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 646766643533357267637d3f316267623262306364)
	(_ent
		(_time 1640198927927)
	)
	(_inst g1 0 51(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 52(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 53(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(b))
		)
	)
	(_inst g4 0 54(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g5 0 55(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 56(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 57(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 44(_ent(_in))))
		(_port(_int y -1 0 44(_ent(_in))))
		(_port(_int b -1 0 44(_ent(_out))))
		(_port(_int e -1 0 44(_ent(_out))))
		(_port(_int s -1 0 44(_ent(_out))))
		(_sig(_int xn -1 0 49(_arch(_uni))))
		(_sig(_int yn -1 0 49(_arch(_uni))))
		(_sig(_int c1 -1 0 49(_arch(_uni))))
		(_sig(_int c2 -1 0 49(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1384          1640278118460 simple
(_unit VHDL(signcomp 0 63(simple 0 67))
	(_version ve4)
	(_time 1640278118461 2021.12.23 18:48:38)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 73712472792420652774602974752774737470757a)
	(_ent
		(_time 1640270305734)
	)
	(_inst g1 0 70(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 71(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 72(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(b))
		)
	)
	(_inst g4 0 73(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(s))
		)
	)
	(_inst g5 0 74(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 75(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 76(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 64(_ent(_in))))
		(_port(_int y -1 0 64(_ent(_in))))
		(_port(_int b -1 0 64(_ent(_out))))
		(_port(_int e -1 0 64(_ent(_out))))
		(_port(_int s -1 0 64(_ent(_out))))
		(_sig(_int xn -1 0 68(_arch(_uni))))
		(_sig(_int yn -1 0 68(_arch(_uni))))
		(_sig(_int c1 -1 0 68(_arch(_uni))))
		(_sig(_int c2 -1 0 68(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1784          1640278118464 Stage2
(_unit VHDL(comparator 0 54(stage2 1 79))
	(_version ve4)
	(_time 1640278118465 2021.12.23 18:48:38)
	(_source(\../src/Stage1.vhd\(\../src/Stage2.vhd\)))
	(_parameters tan)
	(_code 737024722624736472706228207572747775257471)
	(_ent
		(_time 1639940470081)
	)
	(_generate g1 1 85(_for 4 )
		(_inst g 1 87(_ent . xor2 simple)
			(_port
				((x0)(x(_object 0)))
				((x1)(y(_object 0)))
				((y)(diff(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 4 1 85(_arch)))
		)
	)
	(_inst g2 1 89(_ent . Encoder8x3 simple)
		(_port
			((x)(diff))
			((y)(en))
			((v)(v))
		)
	)
	(_inst g3 1 90(_ent . oneBitComp simple)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((b)(re(0)))
			((e)(re(1)))
			((s)(re(2)))
		)
	)
	(_inst g4 1 91(_ent . signComp simple)
		(_port
			((x)(x(7)))
			((y)(y(7)))
			((b)(re(3)))
			((e)(re(4)))
			((s)(re(5)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 80(_array -1((_dto i 7 i 0)))))
		(_sig(_int diff 1 1 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 81(_array -1((_dto i 2 i 0)))))
		(_sig(_int en 2 1 81(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 1 82(_array -1((_dto i 5 i 0)))))
		(_sig(_int re 3 1 82(_arch(_uni))))
		(_sig(_int v -1 1 83(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 1 85(_scalar (_to i 0 i 7))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
)
I 000047 55 2374          1640278187642 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640278187643 2021.12.23 18:49:47)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code b7b7e0e3e5e0e0a1e3b4a3ede3b0b5b4bfb0bfb4b4)
	(_ent
		(_time 1640278066393)
	)
	(_inst g1 0 23(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(y(2)))
		)
	)
	(_inst g2 0 24(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 25(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 26(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 27(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 28(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 29(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 31(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(y(1)))
		)
	)
	(_inst g10 0 32(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 33(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(6)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 34(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 35(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(y(0)))
		)
	)
	(_inst g14 0 36(_ent . or8 simple)
		(_port
			((x)(x))
			((y)(v))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 5(_array -1((_dto i 2 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_port(_int v -1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1386          1640278187648 simple
(_unit VHDL(onebitcomp 0 43(simple 0 48))
	(_version ve4)
	(_time 1640278187649 2021.12.23 18:49:47)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code b7b7b3e3e5e0e6a1b4b0aeece2b1b4b1e1b1e3b0b7)
	(_ent
		(_time 1640198927927)
	)
	(_inst g1 0 51(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 52(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 53(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(b))
		)
	)
	(_inst g4 0 54(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g5 0 55(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 56(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 57(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 44(_ent(_in))))
		(_port(_int y -1 0 44(_ent(_in))))
		(_port(_int b -1 0 44(_ent(_out))))
		(_port(_int e -1 0 44(_ent(_out))))
		(_port(_int s -1 0 44(_ent(_out))))
		(_sig(_int xn -1 0 49(_arch(_uni))))
		(_sig(_int yn -1 0 49(_arch(_uni))))
		(_sig(_int c1 -1 0 49(_arch(_uni))))
		(_sig(_int c2 -1 0 49(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1384          1640278187654 simple
(_unit VHDL(signcomp 0 63(simple 0 67))
	(_version ve4)
	(_time 1640278187655 2021.12.23 18:49:47)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code b7b6e6e3b9e0e4a1e3b0a4edb0b1e3b0b7b0b4b1be)
	(_ent
		(_time 1640270305734)
	)
	(_inst g1 0 70(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 71(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 72(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(b))
		)
	)
	(_inst g4 0 73(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(s))
		)
	)
	(_inst g5 0 74(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 75(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 76(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 64(_ent(_in))))
		(_port(_int y -1 0 64(_ent(_in))))
		(_port(_int b -1 0 64(_ent(_out))))
		(_port(_int e -1 0 64(_ent(_out))))
		(_port(_int s -1 0 64(_ent(_out))))
		(_sig(_int xn -1 0 68(_arch(_uni))))
		(_sig(_int yn -1 0 68(_arch(_uni))))
		(_sig(_int c1 -1 0 68(_arch(_uni))))
		(_sig(_int c2 -1 0 68(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 2374          1640278830358 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640278830359 2021.12.23 19:00:30)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 55500156050202430156410f015257565d525d5656)
	(_ent
		(_time 1640278066393)
	)
	(_inst g1 0 23(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(y(2)))
		)
	)
	(_inst g2 0 24(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 25(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 26(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 27(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 28(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 29(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 31(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(y(1)))
		)
	)
	(_inst g10 0 32(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 33(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(6)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 34(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 35(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(y(0)))
		)
	)
	(_inst g14 0 36(_ent . or8 simple)
		(_port
			((x)(x))
			((y)(v))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 5(_array -1((_dto i 2 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_port(_int v -1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1386          1640278830364 simple
(_unit VHDL(onebitcomp 0 43(simple 0 48))
	(_version ve4)
	(_time 1640278830365 2021.12.23 19:00:30)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 555052560502044356524c0e005356530353015255)
	(_ent
		(_time 1640198927927)
	)
	(_inst g1 0 51(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 52(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 53(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(b))
		)
	)
	(_inst g4 0 54(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g5 0 55(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 56(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 57(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 44(_ent(_in))))
		(_port(_int y -1 0 44(_ent(_in))))
		(_port(_int b -1 0 44(_ent(_out))))
		(_port(_int e -1 0 44(_ent(_out))))
		(_port(_int s -1 0 44(_ent(_out))))
		(_sig(_int xn -1 0 49(_arch(_uni))))
		(_sig(_int yn -1 0 49(_arch(_uni))))
		(_sig(_int c1 -1 0 49(_arch(_uni))))
		(_sig(_int c2 -1 0 49(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1384          1640278830370 simple
(_unit VHDL(signcomp 0 63(simple 0 67))
	(_version ve4)
	(_time 1640278830371 2021.12.23 19:00:30)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 55510756590206430152460f52530152555256535c)
	(_ent
		(_time 1640270305734)
	)
	(_inst g1 0 70(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 71(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 72(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(b))
		)
	)
	(_inst g4 0 73(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(s))
		)
	)
	(_inst g5 0 74(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 75(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 76(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 64(_ent(_in))))
		(_port(_int y -1 0 64(_ent(_in))))
		(_port(_int b -1 0 64(_ent(_out))))
		(_port(_int e -1 0 64(_ent(_out))))
		(_port(_int s -1 0 64(_ent(_out))))
		(_sig(_int xn -1 0 68(_arch(_uni))))
		(_sig(_int yn -1 0 68(_arch(_uni))))
		(_sig(_int c1 -1 0 68(_arch(_uni))))
		(_sig(_int c2 -1 0 68(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 2374          1640278832520 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640278832521 2021.12.23 19:00:32)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code c2c0c597959595d496c1d69896c5c0c1cac5cac1c1)
	(_ent
		(_time 1640278066393)
	)
	(_inst g1 0 23(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(y(2)))
		)
	)
	(_inst g2 0 24(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 25(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 26(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 27(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 28(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 29(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 31(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(y(1)))
		)
	)
	(_inst g10 0 32(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 33(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(6)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 34(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 35(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(y(0)))
		)
	)
	(_inst g14 0 36(_ent . or8 simple)
		(_port
			((x)(x))
			((y)(v))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 5(_array -1((_dto i 2 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_port(_int v -1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1386          1640278832526 simple
(_unit VHDL(onebitcomp 0 43(simple 0 48))
	(_version ve4)
	(_time 1640278832527 2021.12.23 19:00:32)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code c2c09697959593d4c1c5db9997c4c1c494c496c5c2)
	(_ent
		(_time 1640198927927)
	)
	(_inst g1 0 51(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 52(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 53(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(b))
		)
	)
	(_inst g4 0 54(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g5 0 55(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 56(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 57(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 44(_ent(_in))))
		(_port(_int y -1 0 44(_ent(_in))))
		(_port(_int b -1 0 44(_ent(_out))))
		(_port(_int e -1 0 44(_ent(_out))))
		(_port(_int s -1 0 44(_ent(_out))))
		(_sig(_int xn -1 0 49(_arch(_uni))))
		(_sig(_int yn -1 0 49(_arch(_uni))))
		(_sig(_int c1 -1 0 49(_arch(_uni))))
		(_sig(_int c2 -1 0 49(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1384          1640278832532 simple
(_unit VHDL(signcomp 0 63(simple 0 67))
	(_version ve4)
	(_time 1640278832533 2021.12.23 19:00:32)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code c2c1c397c99591d496c5d198c5c496c5c2c5c1c4cb)
	(_ent
		(_time 1640270305734)
	)
	(_inst g1 0 70(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 71(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 72(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(b))
		)
	)
	(_inst g4 0 73(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(s))
		)
	)
	(_inst g5 0 74(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 75(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 76(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 64(_ent(_in))))
		(_port(_int y -1 0 64(_ent(_in))))
		(_port(_int b -1 0 64(_ent(_out))))
		(_port(_int e -1 0 64(_ent(_out))))
		(_port(_int s -1 0 64(_ent(_out))))
		(_sig(_int xn -1 0 68(_arch(_uni))))
		(_sig(_int yn -1 0 68(_arch(_uni))))
		(_sig(_int c1 -1 0 68(_arch(_uni))))
		(_sig(_int c2 -1 0 68(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 2374          1640278931249 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640278931250 2021.12.23 19:02:11)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 70257171252727662473642a247772737877787373)
	(_ent
		(_time 1640278066393)
	)
	(_inst g1 0 23(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(y(2)))
		)
	)
	(_inst g2 0 24(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 25(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 26(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 27(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 28(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 29(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 31(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(y(1)))
		)
	)
	(_inst g10 0 32(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 33(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(6)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 34(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 35(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(y(0)))
		)
	)
	(_inst g14 0 36(_ent . or8 simple)
		(_port
			((x)(x))
			((y)(v))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 5(_array -1((_dto i 2 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_port(_int v -1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1386          1640278931255 simple
(_unit VHDL(onebitcomp 0 43(simple 0 48))
	(_version ve4)
	(_time 1640278931256 2021.12.23 19:02:11)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 70252271252721667377692b257673762676247770)
	(_ent
		(_time 1640198927927)
	)
	(_inst g1 0 51(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 52(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 53(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(b))
		)
	)
	(_inst g4 0 54(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g5 0 55(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 56(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 57(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 44(_ent(_in))))
		(_port(_int y -1 0 44(_ent(_in))))
		(_port(_int b -1 0 44(_ent(_out))))
		(_port(_int e -1 0 44(_ent(_out))))
		(_port(_int s -1 0 44(_ent(_out))))
		(_sig(_int xn -1 0 49(_arch(_uni))))
		(_sig(_int yn -1 0 49(_arch(_uni))))
		(_sig(_int c1 -1 0 49(_arch(_uni))))
		(_sig(_int c2 -1 0 49(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1384          1640278931261 simple
(_unit VHDL(signcomp 0 63(simple 0 67))
	(_version ve4)
	(_time 1640278931262 2021.12.23 19:02:11)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 70247771792723662477632a777624777077737679)
	(_ent
		(_time 1640270305734)
	)
	(_inst g1 0 70(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 71(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 72(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(b))
		)
	)
	(_inst g4 0 73(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(s))
		)
	)
	(_inst g5 0 74(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 75(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 76(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 64(_ent(_in))))
		(_port(_int y -1 0 64(_ent(_in))))
		(_port(_int b -1 0 64(_ent(_out))))
		(_port(_int e -1 0 64(_ent(_out))))
		(_port(_int s -1 0 64(_ent(_out))))
		(_sig(_int xn -1 0 68(_arch(_uni))))
		(_sig(_int yn -1 0 68(_arch(_uni))))
		(_sig(_int c1 -1 0 68(_arch(_uni))))
		(_sig(_int c2 -1 0 68(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 2062          1640278931265 Stage2
(_unit VHDL(comparator 0 54(stage2 1 79))
	(_version ve4)
	(_time 1640278931266 2021.12.23 19:02:11)
	(_source(\../src/Stage1.vhd\(\../src/Stage2.vhd\)))
	(_parameters tan)
	(_code 70257771262770677171612b237671777476267772)
	(_ent
		(_time 1639940470081)
	)
	(_generate g1 1 86(_for 4 )
		(_inst g 1 88(_ent . xor2 simple)
			(_port
				((x0)(x(_object 0)))
				((x1)(y(_object 0)))
				((y)(diff(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 4 1 86(_arch)))
		)
	)
	(_inst g2 1 90(_ent . Encoder8x3 simple)
		(_port
			((x)(diff))
			((y)(en))
			((v)(v))
		)
	)
	(_inst g3 1 92(_ent . oneBitComp simple)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((b)(re(0)))
			((e)(re(1)))
			((s)(re(2)))
		)
	)
	(_inst g4 1 93(_ent . signComp simple)
		(_port
			((x)(x(7)))
			((y)(y(7)))
			((b)(re(3)))
			((e)(re(4)))
			((s)(re(5)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 80(_array -1((_dto i 7 i 0)))))
		(_sig(_int diff 1 1 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 81(_array -1((_dto i 2 i 0)))))
		(_sig(_int en 2 1 81(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 1 82(_array -1((_dto i 5 i 0)))))
		(_sig(_int re 3 1 82(_arch(_uni))))
		(_sig(_int v -1 1 83(_arch(_uni))))
		(_sig(_int m -2 1 84(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 1 86(_scalar (_to i 0 i 7))))
		(_prcs
			(line__91(_arch 0 1 91(_assignment(_trgt(9))(_sens(6))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage2 1 -1)
)
I 000047 55 2374          1640278948752 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640278948753 2021.12.23 19:02:28)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code cccac199ca9b9bda98cfd89698cbcecfc4cbc4cfcf)
	(_ent
		(_time 1640278066393)
	)
	(_inst g1 0 23(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(y(2)))
		)
	)
	(_inst g2 0 24(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 25(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 26(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 27(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 28(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 29(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 31(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(y(1)))
		)
	)
	(_inst g10 0 32(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 33(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(6)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 34(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 35(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(y(0)))
		)
	)
	(_inst g14 0 36(_ent . or8 simple)
		(_port
			((x)(x))
			((y)(v))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 5(_array -1((_dto i 2 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_port(_int v -1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1386          1640278948758 simple
(_unit VHDL(onebitcomp 0 43(simple 0 48))
	(_version ve4)
	(_time 1640278948759 2021.12.23 19:02:28)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code ccca9299ca9b9ddacfcbd59799cacfca9aca98cbcc)
	(_ent
		(_time 1640198927927)
	)
	(_inst g1 0 51(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 52(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 53(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(b))
		)
	)
	(_inst g4 0 54(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g5 0 55(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 56(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 57(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 44(_ent(_in))))
		(_port(_int y -1 0 44(_ent(_in))))
		(_port(_int b -1 0 44(_ent(_out))))
		(_port(_int e -1 0 44(_ent(_out))))
		(_port(_int s -1 0 44(_ent(_out))))
		(_sig(_int xn -1 0 49(_arch(_uni))))
		(_sig(_int yn -1 0 49(_arch(_uni))))
		(_sig(_int c1 -1 0 49(_arch(_uni))))
		(_sig(_int c2 -1 0 49(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1384          1640278948764 simple
(_unit VHDL(signcomp 0 63(simple 0 67))
	(_version ve4)
	(_time 1640278948765 2021.12.23 19:02:28)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code cccbc799969b9fda98cbdf96cbca98cbcccbcfcac5)
	(_ent
		(_time 1640270305734)
	)
	(_inst g1 0 70(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 71(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 72(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(b))
		)
	)
	(_inst g4 0 73(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(s))
		)
	)
	(_inst g5 0 74(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 75(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 76(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 64(_ent(_in))))
		(_port(_int y -1 0 64(_ent(_in))))
		(_port(_int b -1 0 64(_ent(_out))))
		(_port(_int e -1 0 64(_ent(_out))))
		(_port(_int s -1 0 64(_ent(_out))))
		(_sig(_int xn -1 0 68(_arch(_uni))))
		(_sig(_int yn -1 0 68(_arch(_uni))))
		(_sig(_int c1 -1 0 68(_arch(_uni))))
		(_sig(_int c2 -1 0 68(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 2374          1640278974164 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640278974165 2021.12.23 19:02:54)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 0a0a5c0c0e5d5d1c5e091e505e0d0809020d020909)
	(_ent
		(_time 1640278066393)
	)
	(_inst g1 0 23(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(y(2)))
		)
	)
	(_inst g2 0 24(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 25(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 26(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 27(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 28(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 29(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 31(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(y(1)))
		)
	)
	(_inst g10 0 32(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 33(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(6)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 34(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 35(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(y(0)))
		)
	)
	(_inst g14 0 36(_ent . or8 simple)
		(_port
			((x)(x))
			((y)(v))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 5(_array -1((_dto i 2 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_port(_int v -1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1386          1640278974170 simple
(_unit VHDL(onebitcomp 0 43(simple 0 48))
	(_version ve4)
	(_time 1640278974171 2021.12.23 19:02:54)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 0a0a0f0c0e5d5b1c090d13515f0c090c5c0c5e0d0a)
	(_ent
		(_time 1640198927927)
	)
	(_inst g1 0 51(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 52(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 53(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(b))
		)
	)
	(_inst g4 0 54(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g5 0 55(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 56(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 57(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 44(_ent(_in))))
		(_port(_int y -1 0 44(_ent(_in))))
		(_port(_int b -1 0 44(_ent(_out))))
		(_port(_int e -1 0 44(_ent(_out))))
		(_port(_int s -1 0 44(_ent(_out))))
		(_sig(_int xn -1 0 49(_arch(_uni))))
		(_sig(_int yn -1 0 49(_arch(_uni))))
		(_sig(_int c1 -1 0 49(_arch(_uni))))
		(_sig(_int c2 -1 0 49(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1384          1640278974176 simple
(_unit VHDL(signcomp 0 63(simple 0 67))
	(_version ve4)
	(_time 1640278974177 2021.12.23 19:02:54)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 1a1b4a1d424d490c4e1d09401d1c4e1d1a1d191c13)
	(_ent
		(_time 1640270305734)
	)
	(_inst g1 0 70(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 71(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 72(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(b))
		)
	)
	(_inst g4 0 73(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(s))
		)
	)
	(_inst g5 0 74(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 75(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 76(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 64(_ent(_in))))
		(_port(_int y -1 0 64(_ent(_in))))
		(_port(_int b -1 0 64(_ent(_out))))
		(_port(_int e -1 0 64(_ent(_out))))
		(_port(_int s -1 0 64(_ent(_out))))
		(_sig(_int xn -1 0 68(_arch(_uni))))
		(_sig(_int yn -1 0 68(_arch(_uni))))
		(_sig(_int c1 -1 0 68(_arch(_uni))))
		(_sig(_int c2 -1 0 68(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 716           1640345609911 simple
(_unit VHDL(halfadder 0 4(simple 0 8))
	(_version ve4)
	(_time 1640345609912 2021.12.24 13:33:29)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 23272227217424352577327976252725262421252b)
	(_ent
		(_time 1639929792197)
	)
	(_inst g1 0 10(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g2 0 11(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int c -1 0 5(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1040          1640345609917 simple
(_unit VHDL(fulladder 0 4(simple 0 21))
	(_version ve4)
	(_time 1640345609918 2021.12.24 13:33:29)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 23272c262574243570713279762527252624212525)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 24(_ent . halfAdder simple)
		(_port
			((x)(x))
			((y)(y))
			((s)(a))
			((c)(b))
		)
	)
	(_inst g2 0 25(_ent . halfAdder simple)
		(_port
			((x)(a))
			((y)(z))
			((s)(s))
			((c)(d))
		)
	)
	(_inst g3 0 26(_ent . or2 simple)
		(_port
			((x0)(b))
			((x1)(d))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 22(_arch(_uni))))
		(_sig(_int b -1 0 22(_arch(_uni))))
		(_sig(_int c -1 0 22(_arch(_uni))))
		(_sig(_int d -1 0 22(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1779          1640345609923 simple
(_unit VHDL(adder8bits 0 33(simple 0 37))
	(_version ve4)
	(_time 1640345609924 2021.12.24 13:33:29)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 23272b27247473352727317c7a2521252a24272420)
	(_ent
		(_time 1639937194601)
	)
	(_generate gen1 0 41(_for 2 )
		(_inst g1 0 43(_ent . xor2 simple)
			(_port
				((x0)(cin))
				((x1)(b(_object 0)))
				((y)(b_neg(_object 0)))
			)
		)
		(_inst g2 0 44(_ent . fullAdder simple)
			(_port
				((x)(a(_object 0)))
				((y)(b_neg(_object 0)))
				((z)(ripple(_object 0)))
				((s)(r(_object 0)))
				((co)(ripple(_index 1)))
			)
		)
		(_object
			(_cnst(_int i 2 0 41(_arch)))
		)
	)
	(_inst g3 0 46(_ent . xor2 simple)
		(_port
			((x0)(cin))
			((x1)(b(7)))
			((y)(b_neg(7)))
		)
	)
	(_inst g4 0 47(_ent . fullAdder simple)
		(_port
			((x)(a(7)))
			((y)(b_neg(7)))
			((z)(ripple(7)))
			((s)(r(7)))
			((co)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 34(_ent(_in))))
		(_port(_int r 0 0 34(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int ripple 1 0 38(_arch(_uni))))
		(_sig(_int b_neg 1 0 38(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 41(_scalar (_to i 0 i 6))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_alias((ripple(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . simple 2 -1)
)
V 000047 55 672           1640345609929 simple
(_unit VHDL(zerocheck 0 52(simple 0 56))
	(_version ve4)
	(_time 1640345609930 2021.12.24 13:33:29)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 23267b2725757535752c30797a2526252025712472)
	(_ent
		(_time 1639946408163)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 53(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 53(_ent(_in))))
		(_port(_int y -1 0 53(_ent(_out))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
	)
	(_model . simple 1 -1)
)
I 000047 55 1609          1640345609935 Stage1
(_unit VHDL(comparator 0 54(stage1 0 69))
	(_version ve4)
	(_time 1640345609936 2021.12.24 13:33:29)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 232729277674233422213278702522242725752421)
	(_ent
		(_time 1639940470081)
	)
	(_inst g1 0 75(_ent . Adder8bits simple)
		(_port
			((a)(x))
			((b)(y))
			((cin)(c1))
			((r)(r))
			((cout)(c2))
		)
	)
	(_inst g2 0 76(_ent . and2 simple)
		(_port
			((x0)(r(7)))
			((x1)(_code 2))
			((y)(f))
		)
	)
	(_inst g3 0 77(_ent . or8 simple)
		(_port
			((x)(r))
			((y)(g))
		)
	)
	(_inst g4 0 78(_ent . nor2 simple)
		(_port
			((x0)(f))
			((x1)(g))
			((y)(b))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 70(_array -1((_dto i 7 i 0)))))
		(_sig(_int r 1 0 70(_arch(_uni))))
		(_sig(_int c1 -1 0 71(_arch(_uni((i 3))))))
		(_sig(_int c2 -1 0 72(_arch(_uni))))
		(_sig(_int f -1 0 73(_arch(_uni))))
		(_sig(_int g -1 0 73(_arch(_uni))))
		(_prcs
			(line__79(_arch 0 0 79(_assignment(_alias((e)(g)))(_simpleassign BUF)(_trgt(3))(_sens(9)))))
			(line__80(_arch 1 0 80(_assignment(_alias((s)(f)))(_simpleassign BUF)(_trgt(4))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage1 3 -1)
)
I 000043 55 993           1640345609941 bb
(_unit VHDL(testb 0 54(bb 0 90))
	(_version ve4)
	(_time 1640345609942 2021.12.24 13:33:29)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 32373f373564652537352069673437353135363430)
	(_ent
		(_time 1639937194607)
	)
	(_inst g1 0 94(_ent . Comparator Stage1)
		(_port
			((x)(x))
			((y)(y))
			((b)(b))
			((e)(e))
			((s)(s))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 91(_array -1((_dto i 7 i 0)))))
		(_sig(_int x 0 0 91(_arch(_uni))))
		(_sig(_int y 0 0 91(_arch(_uni))))
		(_sig(_int b -1 0 92(_arch(_uni))))
		(_sig(_int e -1 0 92(_arch(_uni))))
		(_sig(_int s -1 0 92(_arch(_uni))))
		(_prcs
			(line__96(_arch 0 0 96(_assignment(_trgt(0)))))
			(line__98(_arch 1 0 98(_assignment(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(50463234 50529026)
		(50463234 33751810)
	)
	(_model . bb 2 -1)
)
I 000047 55 2374          1640347818214 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640347818215 2021.12.24 14:10:18)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 4c1e1b4e4a1b1b5a184f5816184b4e4f444b444f4f)
	(_ent
		(_time 1640278066393)
	)
	(_inst g1 0 23(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(y(2)))
		)
	)
	(_inst g2 0 24(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 25(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 26(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 27(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 28(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 29(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 31(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(y(1)))
		)
	)
	(_inst g10 0 32(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 33(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(6)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 34(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 35(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(y(0)))
		)
	)
	(_inst g14 0 36(_ent . or8 simple)
		(_port
			((x)(x))
			((y)(v))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 5(_array -1((_dto i 2 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_port(_int v -1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1386          1640347818220 simple
(_unit VHDL(onebitcomp 0 43(simple 0 48))
	(_version ve4)
	(_time 1640347818221 2021.12.24 14:10:18)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 4c1e484e4a1b1d5a4f4b5517194a4f4a1a4a184b4c)
	(_ent
		(_time 1640198927927)
	)
	(_inst g1 0 51(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 52(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 53(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(b))
		)
	)
	(_inst g4 0 54(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g5 0 55(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 56(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 57(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 44(_ent(_in))))
		(_port(_int y -1 0 44(_ent(_in))))
		(_port(_int b -1 0 44(_ent(_out))))
		(_port(_int e -1 0 44(_ent(_out))))
		(_port(_int s -1 0 44(_ent(_out))))
		(_sig(_int xn -1 0 49(_arch(_uni))))
		(_sig(_int yn -1 0 49(_arch(_uni))))
		(_sig(_int c1 -1 0 49(_arch(_uni))))
		(_sig(_int c2 -1 0 49(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1384          1640347818226 simple
(_unit VHDL(signcomp 0 63(simple 0 67))
	(_version ve4)
	(_time 1640347818227 2021.12.24 14:10:18)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 4c1f1d4e161b1f5a184b5f164b4a184b4c4b4f4a45)
	(_ent
		(_time 1640270305734)
	)
	(_inst g1 0 70(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 71(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 72(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(b))
		)
	)
	(_inst g4 0 73(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(s))
		)
	)
	(_inst g5 0 74(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 75(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 76(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 64(_ent(_in))))
		(_port(_int y -1 0 64(_ent(_in))))
		(_port(_int b -1 0 64(_ent(_out))))
		(_port(_int e -1 0 64(_ent(_out))))
		(_port(_int s -1 0 64(_ent(_out))))
		(_sig(_int xn -1 0 68(_arch(_uni))))
		(_sig(_int yn -1 0 68(_arch(_uni))))
		(_sig(_int c1 -1 0 68(_arch(_uni))))
		(_sig(_int c2 -1 0 68(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 2374          1640348703549 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640348703550 2021.12.24 14:25:03)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 9c9fcd939acbcb8ac89f88c6c89b9e9f949b949f9f)
	(_ent
		(_time 1640278066393)
	)
	(_inst g1 0 23(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(y(2)))
		)
	)
	(_inst g2 0 24(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 25(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 26(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 27(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 28(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 29(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 31(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(y(1)))
		)
	)
	(_inst g10 0 32(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 33(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(6)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 34(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 35(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(y(0)))
		)
	)
	(_inst g14 0 36(_ent . or8 simple)
		(_port
			((x)(x))
			((y)(v))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 5(_array -1((_dto i 2 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_port(_int v -1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1386          1640348703555 simple
(_unit VHDL(onebitcomp 0 43(simple 0 48))
	(_version ve4)
	(_time 1640348703556 2021.12.24 14:25:03)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code aba8a9fcacfcfabda8acb2f0feada8adfdadffacab)
	(_ent
		(_time 1640198927927)
	)
	(_inst g1 0 51(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 52(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 53(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(b))
		)
	)
	(_inst g4 0 54(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g5 0 55(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 56(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 57(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 44(_ent(_in))))
		(_port(_int y -1 0 44(_ent(_in))))
		(_port(_int b -1 0 44(_ent(_out))))
		(_port(_int e -1 0 44(_ent(_out))))
		(_port(_int s -1 0 44(_ent(_out))))
		(_sig(_int xn -1 0 49(_arch(_uni))))
		(_sig(_int yn -1 0 49(_arch(_uni))))
		(_sig(_int c1 -1 0 49(_arch(_uni))))
		(_sig(_int c2 -1 0 49(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1384          1640348703561 simple
(_unit VHDL(signcomp 0 63(simple 0 67))
	(_version ve4)
	(_time 1640348703562 2021.12.24 14:25:03)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code aba9fcfcf0fcf8bdffacb8f1acadffacabaca8ada2)
	(_ent
		(_time 1640270305734)
	)
	(_inst g1 0 70(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 71(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 72(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(b))
		)
	)
	(_inst g4 0 73(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(s))
		)
	)
	(_inst g5 0 74(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 75(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 76(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 64(_ent(_in))))
		(_port(_int y -1 0 64(_ent(_in))))
		(_port(_int b -1 0 64(_ent(_out))))
		(_port(_int e -1 0 64(_ent(_out))))
		(_port(_int s -1 0 64(_ent(_out))))
		(_sig(_int xn -1 0 68(_arch(_uni))))
		(_sig(_int yn -1 0 68(_arch(_uni))))
		(_sig(_int c1 -1 0 68(_arch(_uni))))
		(_sig(_int c2 -1 0 68(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 2374          1640348771386 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640348771387 2021.12.24 14:26:11)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 9f9f9c909cc8c889cb9c8bc5cb989d9c9798979c9c)
	(_ent
		(_time 1640278066393)
	)
	(_inst g1 0 23(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(y(2)))
		)
	)
	(_inst g2 0 24(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 25(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 26(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 27(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 28(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 29(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 31(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(y(1)))
		)
	)
	(_inst g10 0 32(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 33(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(6)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 34(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 35(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(y(0)))
		)
	)
	(_inst g14 0 36(_ent . or8 simple)
		(_port
			((x)(x))
			((y)(v))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 5(_array -1((_dto i 2 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_port(_int v -1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1386          1640348771392 simple
(_unit VHDL(onebitcomp 0 43(simple 0 48))
	(_version ve4)
	(_time 1640348771393 2021.12.24 14:26:11)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 9f9fcf909cc8ce899c9886c4ca999c99c999cb989f)
	(_ent
		(_time 1640198927927)
	)
	(_inst g1 0 51(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 52(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 53(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(b))
		)
	)
	(_inst g4 0 54(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g5 0 55(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 56(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 57(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 44(_ent(_in))))
		(_port(_int y -1 0 44(_ent(_in))))
		(_port(_int b -1 0 44(_ent(_out))))
		(_port(_int e -1 0 44(_ent(_out))))
		(_port(_int s -1 0 44(_ent(_out))))
		(_sig(_int xn -1 0 49(_arch(_uni))))
		(_sig(_int yn -1 0 49(_arch(_uni))))
		(_sig(_int c1 -1 0 49(_arch(_uni))))
		(_sig(_int c2 -1 0 49(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1384          1640348771398 simple
(_unit VHDL(signcomp 0 63(simple 0 67))
	(_version ve4)
	(_time 1640348771399 2021.12.24 14:26:11)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 9f9e9a90c0c8cc89cb988cc59899cb989f989c9996)
	(_ent
		(_time 1640270305734)
	)
	(_inst g1 0 70(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 71(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 72(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(b))
		)
	)
	(_inst g4 0 73(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(s))
		)
	)
	(_inst g5 0 74(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 75(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 76(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 64(_ent(_in))))
		(_port(_int y -1 0 64(_ent(_in))))
		(_port(_int b -1 0 64(_ent(_out))))
		(_port(_int e -1 0 64(_ent(_out))))
		(_port(_int s -1 0 64(_ent(_out))))
		(_sig(_int xn -1 0 68(_arch(_uni))))
		(_sig(_int yn -1 0 68(_arch(_uni))))
		(_sig(_int c1 -1 0 68(_arch(_uni))))
		(_sig(_int c2 -1 0 68(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 2374          1640348782676 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640348782677 2021.12.24 14:26:22)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code c0cfc795959797d694c3d49a94c7c2c3c8c7c8c3c3)
	(_ent
		(_time 1640278066393)
	)
	(_inst g1 0 23(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(y(2)))
		)
	)
	(_inst g2 0 24(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 25(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 26(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 27(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 28(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 29(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 31(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(y(1)))
		)
	)
	(_inst g10 0 32(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 33(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(6)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 34(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 35(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(y(0)))
		)
	)
	(_inst g14 0 36(_ent . or8 simple)
		(_port
			((x)(x))
			((y)(v))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 5(_array -1((_dto i 2 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_port(_int v -1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1386          1640348782682 simple
(_unit VHDL(onebitcomp 0 43(simple 0 48))
	(_version ve4)
	(_time 1640348782683 2021.12.24 14:26:22)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code c0cf9495959791d6c3c7d99b95c6c3c696c694c7c0)
	(_ent
		(_time 1640198927927)
	)
	(_inst g1 0 51(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 52(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 53(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(b))
		)
	)
	(_inst g4 0 54(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g5 0 55(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 56(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 57(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 44(_ent(_in))))
		(_port(_int y -1 0 44(_ent(_in))))
		(_port(_int b -1 0 44(_ent(_out))))
		(_port(_int e -1 0 44(_ent(_out))))
		(_port(_int s -1 0 44(_ent(_out))))
		(_sig(_int xn -1 0 49(_arch(_uni))))
		(_sig(_int yn -1 0 49(_arch(_uni))))
		(_sig(_int c1 -1 0 49(_arch(_uni))))
		(_sig(_int c2 -1 0 49(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1384          1640348782688 simple
(_unit VHDL(signcomp 0 63(simple 0 67))
	(_version ve4)
	(_time 1640348782689 2021.12.24 14:26:22)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code c0cec195c99793d694c7d39ac7c694c7c0c7c3c6c9)
	(_ent
		(_time 1640270305734)
	)
	(_inst g1 0 70(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 71(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 72(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(b))
		)
	)
	(_inst g4 0 73(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(s))
		)
	)
	(_inst g5 0 74(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 75(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 76(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 64(_ent(_in))))
		(_port(_int y -1 0 64(_ent(_in))))
		(_port(_int b -1 0 64(_ent(_out))))
		(_port(_int e -1 0 64(_ent(_out))))
		(_port(_int s -1 0 64(_ent(_out))))
		(_sig(_int xn -1 0 68(_arch(_uni))))
		(_sig(_int yn -1 0 68(_arch(_uni))))
		(_sig(_int c1 -1 0 68(_arch(_uni))))
		(_sig(_int c2 -1 0 68(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 2374          1640348969502 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640348969503 2021.12.24 14:29:29)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 7d7d2b7c7c2a2a6b297e6927297a7f7e757a757e7e)
	(_ent
		(_time 1640278066393)
	)
	(_inst g1 0 23(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(y(2)))
		)
	)
	(_inst g2 0 24(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 25(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 26(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 27(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 28(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 29(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 31(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(y(1)))
		)
	)
	(_inst g10 0 32(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 33(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(6)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 34(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 35(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(y(0)))
		)
	)
	(_inst g14 0 36(_ent . or8 simple)
		(_port
			((x)(x))
			((y)(v))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 5(_array -1((_dto i 2 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_port(_int v -1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1386          1640348969508 simple
(_unit VHDL(onebitcomp 0 43(simple 0 48))
	(_version ve4)
	(_time 1640348969509 2021.12.24 14:29:29)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 8c8c89828adbdd9a8f8b95d7d98a8f8ada8ad88b8c)
	(_ent
		(_time 1640198927927)
	)
	(_inst g1 0 51(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 52(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 53(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(b))
		)
	)
	(_inst g4 0 54(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g5 0 55(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 56(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 57(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 44(_ent(_in))))
		(_port(_int y -1 0 44(_ent(_in))))
		(_port(_int b -1 0 44(_ent(_out))))
		(_port(_int e -1 0 44(_ent(_out))))
		(_port(_int s -1 0 44(_ent(_out))))
		(_sig(_int xn -1 0 49(_arch(_uni))))
		(_sig(_int yn -1 0 49(_arch(_uni))))
		(_sig(_int c1 -1 0 49(_arch(_uni))))
		(_sig(_int c2 -1 0 49(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1384          1640348969514 simple
(_unit VHDL(signcomp 0 63(simple 0 67))
	(_version ve4)
	(_time 1640348969515 2021.12.24 14:29:29)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 8c8ddc82d6dbdf9ad88b9fd68b8ad88b8c8b8f8a85)
	(_ent
		(_time 1640270305734)
	)
	(_inst g1 0 70(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 71(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 72(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(b))
		)
	)
	(_inst g4 0 73(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(s))
		)
	)
	(_inst g5 0 74(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 75(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 76(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 64(_ent(_in))))
		(_port(_int y -1 0 64(_ent(_in))))
		(_port(_int b -1 0 64(_ent(_out))))
		(_port(_int e -1 0 64(_ent(_out))))
		(_port(_int s -1 0 64(_ent(_out))))
		(_sig(_int xn -1 0 68(_arch(_uni))))
		(_sig(_int yn -1 0 68(_arch(_uni))))
		(_sig(_int c1 -1 0 68(_arch(_uni))))
		(_sig(_int c2 -1 0 68(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 2374          1640348992557 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640348992558 2021.12.24 14:29:52)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 93c6909cc5c4c485c79087c9c79491909b949b9090)
	(_ent
		(_time 1640278066393)
	)
	(_inst g1 0 23(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(y(2)))
		)
	)
	(_inst g2 0 24(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 25(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 26(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 27(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 28(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 29(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 31(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(y(1)))
		)
	)
	(_inst g10 0 32(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 33(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(6)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 34(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 35(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(y(0)))
		)
	)
	(_inst g14 0 36(_ent . or8 simple)
		(_port
			((x)(x))
			((y)(v))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 5(_array -1((_dto i 2 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_port(_int v -1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1386          1640348992563 simple
(_unit VHDL(onebitcomp 0 43(simple 0 48))
	(_version ve4)
	(_time 1640348992564 2021.12.24 14:29:52)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 93c6c39cc5c4c28590948ac8c6959095c595c79493)
	(_ent
		(_time 1640198927927)
	)
	(_inst g1 0 51(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 52(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 53(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(b))
		)
	)
	(_inst g4 0 54(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g5 0 55(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 56(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 57(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 44(_ent(_in))))
		(_port(_int y -1 0 44(_ent(_in))))
		(_port(_int b -1 0 44(_ent(_out))))
		(_port(_int e -1 0 44(_ent(_out))))
		(_port(_int s -1 0 44(_ent(_out))))
		(_sig(_int xn -1 0 49(_arch(_uni))))
		(_sig(_int yn -1 0 49(_arch(_uni))))
		(_sig(_int c1 -1 0 49(_arch(_uni))))
		(_sig(_int c2 -1 0 49(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1384          1640348992569 simple
(_unit VHDL(signcomp 0 63(simple 0 67))
	(_version ve4)
	(_time 1640348992570 2021.12.24 14:29:52)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 93c7969c99c4c085c79480c99495c794939490959a)
	(_ent
		(_time 1640270305734)
	)
	(_inst g1 0 70(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 71(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 72(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(b))
		)
	)
	(_inst g4 0 73(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(s))
		)
	)
	(_inst g5 0 74(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 75(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 76(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 64(_ent(_in))))
		(_port(_int y -1 0 64(_ent(_in))))
		(_port(_int b -1 0 64(_ent(_out))))
		(_port(_int e -1 0 64(_ent(_out))))
		(_port(_int s -1 0 64(_ent(_out))))
		(_sig(_int xn -1 0 68(_arch(_uni))))
		(_sig(_int yn -1 0 68(_arch(_uni))))
		(_sig(_int c1 -1 0 68(_arch(_uni))))
		(_sig(_int c2 -1 0 68(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 2374          1640349000798 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640349000799 2021.12.24 14:30:00)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code beedbdeabee9e9a8eabdaae4eab9bcbdb6b9b6bdbd)
	(_ent
		(_time 1640278066393)
	)
	(_inst g1 0 23(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(y(2)))
		)
	)
	(_inst g2 0 24(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 25(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 26(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 27(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 28(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 29(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 31(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(y(1)))
		)
	)
	(_inst g10 0 32(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 33(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(6)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 34(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 35(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(y(0)))
		)
	)
	(_inst g14 0 36(_ent . or8 simple)
		(_port
			((x)(x))
			((y)(v))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 5(_array -1((_dto i 2 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_port(_int v -1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1386          1640349000804 simple
(_unit VHDL(onebitcomp 0 43(simple 0 48))
	(_version ve4)
	(_time 1640349000805 2021.12.24 14:30:00)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code cd9e9d98cc9a9cdbcecad49698cbcecb9bcb99cacd)
	(_ent
		(_time 1640198927927)
	)
	(_inst g1 0 51(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 52(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 53(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(b))
		)
	)
	(_inst g4 0 54(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g5 0 55(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 56(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 57(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 44(_ent(_in))))
		(_port(_int y -1 0 44(_ent(_in))))
		(_port(_int b -1 0 44(_ent(_out))))
		(_port(_int e -1 0 44(_ent(_out))))
		(_port(_int s -1 0 44(_ent(_out))))
		(_sig(_int xn -1 0 49(_arch(_uni))))
		(_sig(_int yn -1 0 49(_arch(_uni))))
		(_sig(_int c1 -1 0 49(_arch(_uni))))
		(_sig(_int c2 -1 0 49(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1384          1640349000810 simple
(_unit VHDL(signcomp 0 63(simple 0 67))
	(_version ve4)
	(_time 1640349000811 2021.12.24 14:30:00)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code cd9fc898909a9edb99cade97cacb99cacdcacecbc4)
	(_ent
		(_time 1640270305734)
	)
	(_inst g1 0 70(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 71(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 72(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(b))
		)
	)
	(_inst g4 0 73(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(s))
		)
	)
	(_inst g5 0 74(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 75(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 76(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 64(_ent(_in))))
		(_port(_int y -1 0 64(_ent(_in))))
		(_port(_int b -1 0 64(_ent(_out))))
		(_port(_int e -1 0 64(_ent(_out))))
		(_port(_int s -1 0 64(_ent(_out))))
		(_sig(_int xn -1 0 68(_arch(_uni))))
		(_sig(_int yn -1 0 68(_arch(_uni))))
		(_sig(_int c1 -1 0 68(_arch(_uni))))
		(_sig(_int c2 -1 0 68(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 2374          1640349247408 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640349247409 2021.12.24 14:34:07)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 0f585b090c5858195b0c1b555b080d0c0708070c0c)
	(_ent
		(_time 1640278066393)
	)
	(_inst g1 0 23(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(y(2)))
		)
	)
	(_inst g2 0 24(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 25(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 26(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 27(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 28(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 29(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 31(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(y(1)))
		)
	)
	(_inst g10 0 32(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 33(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(6)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 34(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 35(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(y(0)))
		)
	)
	(_inst g14 0 36(_ent . or8 simple)
		(_port
			((x)(x))
			((y)(v))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 5(_array -1((_dto i 2 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_port(_int v -1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1386          1640349247414 simple
(_unit VHDL(onebitcomp 0 43(simple 0 48))
	(_version ve4)
	(_time 1640349247415 2021.12.24 14:34:07)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 1f4818181c484e091c1806444a191c1949194b181f)
	(_ent
		(_time 1640198927927)
	)
	(_inst g1 0 51(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 52(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 53(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(b))
		)
	)
	(_inst g4 0 54(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g5 0 55(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 56(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 57(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 44(_ent(_in))))
		(_port(_int y -1 0 44(_ent(_in))))
		(_port(_int b -1 0 44(_ent(_out))))
		(_port(_int e -1 0 44(_ent(_out))))
		(_port(_int s -1 0 44(_ent(_out))))
		(_sig(_int xn -1 0 49(_arch(_uni))))
		(_sig(_int yn -1 0 49(_arch(_uni))))
		(_sig(_int c1 -1 0 49(_arch(_uni))))
		(_sig(_int c2 -1 0 49(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1384          1640349247420 simple
(_unit VHDL(signcomp 0 63(simple 0 67))
	(_version ve4)
	(_time 1640349247421 2021.12.24 14:34:07)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 1f494d1840484c094b180c4518194b181f181c1916)
	(_ent
		(_time 1640270305734)
	)
	(_inst g1 0 70(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 71(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 72(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(b))
		)
	)
	(_inst g4 0 73(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(s))
		)
	)
	(_inst g5 0 74(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 75(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 76(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 64(_ent(_in))))
		(_port(_int y -1 0 64(_ent(_in))))
		(_port(_int b -1 0 64(_ent(_out))))
		(_port(_int e -1 0 64(_ent(_out))))
		(_port(_int s -1 0 64(_ent(_out))))
		(_sig(_int xn -1 0 68(_arch(_uni))))
		(_sig(_int yn -1 0 68(_arch(_uni))))
		(_sig(_int c1 -1 0 68(_arch(_uni))))
		(_sig(_int c2 -1 0 68(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1885          1640349247424 Stage2
(_unit VHDL(comparator 0 54(stage2 1 79))
	(_version ve4)
	(_time 1640349247425 2021.12.24 14:34:07)
	(_source(\../src/Stage1.vhd\(\../src/Stage2.vhd\)))
	(_parameters tan)
	(_code 1f484d181f481f081e4c0e444c191e181b1949181d)
	(_ent
		(_time 1639940470081)
	)
	(_generate g1 1 86(_for 4 )
		(_inst g 1 88(_ent . xor2 simple)
			(_port
				((x0)(x(_object 0)))
				((x1)(y(_object 0)))
				((y)(diff(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 4 1 86(_arch)))
		)
	)
	(_inst g2 1 90(_ent . Encoder8x3 simple)
		(_port
			((x)(diff))
			((y)(en))
			((v)(v))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 80(_array -1((_dto i 7 i 0)))))
		(_sig(_int diff 1 1 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 81(_array -1((_dto i 2 i 0)))))
		(_sig(_int en 2 1 81(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 1 82(_array -1((_dto i 5 i 0)))))
		(_sig(_int re 3 1 82(_arch(_uni))))
		(_sig(_int v -1 1 83(_arch(_uni))))
		(_sig(_int m -2 1 84(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~7~13 1 86(_scalar (_to i 0 i 7))))
		(_prcs
			(line__91(_arch 0 1 91(_assignment(_trgt(9))(_sens(6))(_mon))))
			(line__92(_arch 1 1 92(_prcs(_simple)(_trgt(2)(3)(4))(_sens(9))(_read(0)(1)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage2 2 -1)
)
I 000047 55 2455          1640349486833 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640349486834 2021.12.24 14:38:06)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 5d5e595e5c0a0a4b095e4907095a5f5e555a555e5e)
	(_ent
		(_time 1640278066393)
	)
	(_inst g1 0 23(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(y(2)))
		)
	)
	(_inst g2 0 24(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 25(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 26(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 27(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 28(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 29(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 31(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(y(1)))
		)
	)
	(_inst g10 0 32(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 33(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(6)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 34(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 35(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(y(0)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 5(_array -1((_dto i 2 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_port(_int v -1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_alias((v)(x(7))))(_simpleassign BUF)(_trgt(2))(_sens(0(7))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 1386          1640349486839 simple
(_unit VHDL(onebitcomp 0 43(simple 0 48))
	(_version ve4)
	(_time 1640349486840 2021.12.24 14:38:06)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 5d5e0a5e5c0a0c4b5e5a4406085b5e5b0b5b095a5d)
	(_ent
		(_time 1640198927927)
	)
	(_inst g1 0 51(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 52(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 53(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(b))
		)
	)
	(_inst g4 0 54(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g5 0 55(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 56(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 57(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 44(_ent(_in))))
		(_port(_int y -1 0 44(_ent(_in))))
		(_port(_int b -1 0 44(_ent(_out))))
		(_port(_int e -1 0 44(_ent(_out))))
		(_port(_int s -1 0 44(_ent(_out))))
		(_sig(_int xn -1 0 49(_arch(_uni))))
		(_sig(_int yn -1 0 49(_arch(_uni))))
		(_sig(_int c1 -1 0 49(_arch(_uni))))
		(_sig(_int c2 -1 0 49(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1384          1640349486845 simple
(_unit VHDL(signcomp 0 63(simple 0 67))
	(_version ve4)
	(_time 1640349486846 2021.12.24 14:38:06)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 5d5f5f5e000a0e4b095a4e075a5b095a5d5a5e5b54)
	(_ent
		(_time 1640270305734)
	)
	(_inst g1 0 70(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 71(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 72(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(b))
		)
	)
	(_inst g4 0 73(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(s))
		)
	)
	(_inst g5 0 74(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 75(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 76(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 64(_ent(_in))))
		(_port(_int y -1 0 64(_ent(_in))))
		(_port(_int b -1 0 64(_ent(_out))))
		(_port(_int e -1 0 64(_ent(_out))))
		(_port(_int s -1 0 64(_ent(_out))))
		(_sig(_int xn -1 0 68(_arch(_uni))))
		(_sig(_int yn -1 0 68(_arch(_uni))))
		(_sig(_int c1 -1 0 68(_arch(_uni))))
		(_sig(_int c2 -1 0 68(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1885          1640349486849 Stage2
(_unit VHDL(comparator 0 54(stage2 1 79))
	(_version ve4)
	(_time 1640349486850 2021.12.24 14:38:06)
	(_source(\../src/Stage1.vhd\(\../src/Stage2.vhd\)))
	(_parameters tan)
	(_code 5d5e5f5e5f0a5d4a5c0e4c060e5b5c5a595b0b5a5f)
	(_ent
		(_time 1639940470081)
	)
	(_generate g1 1 86(_for 4 )
		(_inst g 1 88(_ent . xor2 simple)
			(_port
				((x0)(x(_object 0)))
				((x1)(y(_object 0)))
				((y)(diff(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 4 1 86(_arch)))
		)
	)
	(_inst g2 1 90(_ent . Encoder8x3 simple)
		(_port
			((x)(diff))
			((y)(en))
			((v)(v))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 80(_array -1((_dto i 7 i 0)))))
		(_sig(_int diff 1 1 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 81(_array -1((_dto i 2 i 0)))))
		(_sig(_int en 2 1 81(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 1 82(_array -1((_dto i 5 i 0)))))
		(_sig(_int re 3 1 82(_arch(_uni))))
		(_sig(_int v -1 1 83(_arch(_uni))))
		(_sig(_int m -2 1 84(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~7~13 1 86(_scalar (_to i 0 i 7))))
		(_prcs
			(line__91(_arch 0 1 91(_assignment(_trgt(9))(_sens(6))(_mon))))
			(line__92(_arch 1 1 92(_prcs(_simple)(_trgt(2)(3)(4))(_sens(9))(_read(0)(1)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage2 2 -1)
)
I 000047 55 2455          1640350194396 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640350194397 2021.12.24 14:49:54)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 47401645151010511344531d134045444f404f4444)
	(_ent
		(_time 1640278066393)
	)
	(_inst g1 0 23(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(y(2)))
		)
	)
	(_inst g2 0 24(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 25(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 26(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 27(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 28(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 29(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 31(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(y(1)))
		)
	)
	(_inst g10 0 32(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 33(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(6)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 34(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 35(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(y(0)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 5(_array -1((_dto i 2 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_port(_int v -1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_alias((v)(x(7))))(_simpleassign BUF)(_trgt(2))(_sens(0(7))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 1386          1640350194402 simple
(_unit VHDL(onebitcomp 0 43(simple 0 48))
	(_version ve4)
	(_time 1640350194403 2021.12.24 14:49:54)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 474045451510165144405e1c124144411141134047)
	(_ent
		(_time 1640198927927)
	)
	(_inst g1 0 51(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 52(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 53(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(b))
		)
	)
	(_inst g4 0 54(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g5 0 55(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 56(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 57(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 44(_ent(_in))))
		(_port(_int y -1 0 44(_ent(_in))))
		(_port(_int b -1 0 44(_ent(_out))))
		(_port(_int e -1 0 44(_ent(_out))))
		(_port(_int s -1 0 44(_ent(_out))))
		(_sig(_int xn -1 0 49(_arch(_uni))))
		(_sig(_int yn -1 0 49(_arch(_uni))))
		(_sig(_int c1 -1 0 49(_arch(_uni))))
		(_sig(_int c2 -1 0 49(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1384          1640350194408 simple
(_unit VHDL(signcomp 0 63(simple 0 67))
	(_version ve4)
	(_time 1640350194409 2021.12.24 14:49:54)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 47411045491014511340541d40411340474044414e)
	(_ent
		(_time 1640270305734)
	)
	(_inst g1 0 70(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 71(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 72(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(b))
		)
	)
	(_inst g4 0 73(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(s))
		)
	)
	(_inst g5 0 74(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 75(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 76(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 64(_ent(_in))))
		(_port(_int y -1 0 64(_ent(_in))))
		(_port(_int b -1 0 64(_ent(_out))))
		(_port(_int e -1 0 64(_ent(_out))))
		(_port(_int s -1 0 64(_ent(_out))))
		(_sig(_int xn -1 0 68(_arch(_uni))))
		(_sig(_int yn -1 0 68(_arch(_uni))))
		(_sig(_int c1 -1 0 68(_arch(_uni))))
		(_sig(_int c2 -1 0 68(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 2455          1640350378389 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640350378390 2021.12.24 14:52:58)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code f7a4a0a7a5a0a0e1a3f4e3ada3f0f5f4fff0fff4f4)
	(_ent
		(_time 1640278066393)
	)
	(_inst g1 0 23(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(y(2)))
		)
	)
	(_inst g2 0 24(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 25(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 26(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 27(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 28(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 29(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 31(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(y(1)))
		)
	)
	(_inst g10 0 32(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 33(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(6)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 34(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 35(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(y(0)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 5(_array -1((_dto i 2 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_port(_int v -1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_alias((v)(x(7))))(_simpleassign BUF)(_trgt(2))(_sens(0(7))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 1386          1640350378395 simple
(_unit VHDL(onebitcomp 0 43(simple 0 48))
	(_version ve4)
	(_time 1640350378396 2021.12.24 14:52:58)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 075402015550561104001e5c520104015101530007)
	(_ent
		(_time 1640198927927)
	)
	(_inst g1 0 51(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 52(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 53(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(b))
		)
	)
	(_inst g4 0 54(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g5 0 55(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 56(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 57(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 44(_ent(_in))))
		(_port(_int y -1 0 44(_ent(_in))))
		(_port(_int b -1 0 44(_ent(_out))))
		(_port(_int e -1 0 44(_ent(_out))))
		(_port(_int s -1 0 44(_ent(_out))))
		(_sig(_int xn -1 0 49(_arch(_uni))))
		(_sig(_int yn -1 0 49(_arch(_uni))))
		(_sig(_int c1 -1 0 49(_arch(_uni))))
		(_sig(_int c2 -1 0 49(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1384          1640350378401 simple
(_unit VHDL(signcomp 0 63(simple 0 67))
	(_version ve4)
	(_time 1640350378402 2021.12.24 14:52:58)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 07555701095054115300145d00015300070004010e)
	(_ent
		(_time 1640270305734)
	)
	(_inst g1 0 70(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 71(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 72(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(b))
		)
	)
	(_inst g4 0 73(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(s))
		)
	)
	(_inst g5 0 74(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 75(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 76(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 64(_ent(_in))))
		(_port(_int y -1 0 64(_ent(_in))))
		(_port(_int b -1 0 64(_ent(_out))))
		(_port(_int e -1 0 64(_ent(_out))))
		(_port(_int s -1 0 64(_ent(_out))))
		(_sig(_int xn -1 0 68(_arch(_uni))))
		(_sig(_int yn -1 0 68(_arch(_uni))))
		(_sig(_int c1 -1 0 68(_arch(_uni))))
		(_sig(_int c2 -1 0 68(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1885          1640350378405 Stage2
(_unit VHDL(comparator 0 54(stage2 1 79))
	(_version ve4)
	(_time 1640350378406 2021.12.24 14:52:58)
	(_source(\../src/Stage1.vhd\(\../src/Stage2.vhd\)))
	(_parameters tan)
	(_code 07545701565007100654165c540106000301510005)
	(_ent
		(_time 1639940470081)
	)
	(_generate g1 1 86(_for 4 )
		(_inst g 1 88(_ent . xor2 simple)
			(_port
				((x0)(x(_object 0)))
				((x1)(y(_object 0)))
				((y)(diff(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 4 1 86(_arch)))
		)
	)
	(_inst g2 1 90(_ent . Encoder8x3 simple)
		(_port
			((x)(diff))
			((y)(en))
			((v)(v))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 80(_array -1((_dto i 7 i 0)))))
		(_sig(_int diff 1 1 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 81(_array -1((_dto i 2 i 0)))))
		(_sig(_int en 2 1 81(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 1 82(_array -1((_dto i 5 i 0)))))
		(_sig(_int re 3 1 82(_arch(_uni))))
		(_sig(_int v -1 1 83(_arch(_uni))))
		(_sig(_int m -2 1 84(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~7~13 1 86(_scalar (_to i 0 i 7))))
		(_prcs
			(line__91(_arch 0 1 91(_assignment(_trgt(9))(_sens(6))(_mon))))
			(line__92(_arch 1 1 92(_prcs(_simple)(_trgt(2)(3)(4))(_sens(9))(_read(0)(1)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage2 2 -1)
)
I 000047 55 2649          1640350775012 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640350775013 2021.12.24 14:59:35)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 4818444a151f1f5e1c495c121c4f4a4b404f404b4b)
	(_ent
		(_time 1640350775010)
	)
	(_inst g1 0 24(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(reg2(2)))
		)
	)
	(_inst g2 0 25(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 26(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 27(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 28(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 29(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 31(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 32(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(reg2(1)))
		)
	)
	(_inst g10 0 33(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 34(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(6)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 35(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 36(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(reg2(0)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_port(_int v -1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 10(_array -1((_dto i 2 i 0)))))
		(_sig(_int reg2 3 0 10(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_alias((v)(x(7))))(_simpleassign BUF)(_trgt(2))(_sens(0(7))))))
			(line__38(_arch 1 0 38(_assignment(_trgt(1))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 2 -1)
)
I 000047 55 1386          1640350775018 simple
(_unit VHDL(onebitcomp 0 43(simple 0 50))
	(_version ve4)
	(_time 1640350775019 2021.12.24 14:59:35)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 4818174a151f195e4b4f51131d4e4b4e1e4e1c4f48)
	(_ent
		(_time 1640198927927)
	)
	(_inst g1 0 53(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 54(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 55(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(b))
		)
	)
	(_inst g4 0 56(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g5 0 57(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 58(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 59(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 44(_ent(_in))))
		(_port(_int y -1 0 44(_ent(_in))))
		(_port(_int b -1 0 44(_ent(_out))))
		(_port(_int e -1 0 44(_ent(_out))))
		(_port(_int s -1 0 44(_ent(_out))))
		(_sig(_int xn -1 0 51(_arch(_uni))))
		(_sig(_int yn -1 0 51(_arch(_uni))))
		(_sig(_int c1 -1 0 51(_arch(_uni))))
		(_sig(_int c2 -1 0 51(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1384          1640350775024 simple
(_unit VHDL(signcomp 0 63(simple 0 69))
	(_version ve4)
	(_time 1640350775025 2021.12.24 14:59:35)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 5809525b590f0b4e0c5f4b025f5e0c5f585f5b5e51)
	(_ent
		(_time 1640270305734)
	)
	(_inst g1 0 72(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 73(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 74(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(b))
		)
	)
	(_inst g4 0 75(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(s))
		)
	)
	(_inst g5 0 76(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 77(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 78(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 64(_ent(_in))))
		(_port(_int y -1 0 64(_ent(_in))))
		(_port(_int b -1 0 64(_ent(_out))))
		(_port(_int e -1 0 64(_ent(_out))))
		(_port(_int s -1 0 64(_ent(_out))))
		(_sig(_int xn -1 0 70(_arch(_uni))))
		(_sig(_int yn -1 0 70(_arch(_uni))))
		(_sig(_int c1 -1 0 70(_arch(_uni))))
		(_sig(_int c2 -1 0 70(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 2649          1640350788917 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640350788918 2021.12.24 14:59:48)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 9b9fc8949ccccc8dcf9a8fc1cf9c9998939c939898)
	(_ent
		(_time 1640350775009)
	)
	(_inst g1 0 24(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(reg2(2)))
		)
	)
	(_inst g2 0 25(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 26(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 27(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 28(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 29(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 31(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 32(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(reg2(1)))
		)
	)
	(_inst g10 0 33(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 34(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(6)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 35(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 36(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(reg2(0)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_port(_int v -1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 10(_array -1((_dto i 2 i 0)))))
		(_sig(_int reg2 3 0 10(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_alias((v)(x(7))))(_simpleassign BUF)(_trgt(2))(_sens(0(7))))))
			(line__38(_arch 1 0 38(_assignment(_trgt(1))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 2 -1)
)
I 000047 55 1386          1640350788923 simple
(_unit VHDL(onebitcomp 0 43(simple 0 50))
	(_version ve4)
	(_time 1640350788924 2021.12.24 14:59:48)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 9b9f9b949cccca8d989c82c0ce9d989dcd9dcf9c9b)
	(_ent
		(_time 1640198927927)
	)
	(_inst g1 0 53(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 54(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 55(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(b))
		)
	)
	(_inst g4 0 56(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g5 0 57(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 58(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 59(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 44(_ent(_in))))
		(_port(_int y -1 0 44(_ent(_in))))
		(_port(_int b -1 0 44(_ent(_out))))
		(_port(_int e -1 0 44(_ent(_out))))
		(_port(_int s -1 0 44(_ent(_out))))
		(_sig(_int xn -1 0 51(_arch(_uni))))
		(_sig(_int yn -1 0 51(_arch(_uni))))
		(_sig(_int c1 -1 0 51(_arch(_uni))))
		(_sig(_int c2 -1 0 51(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1384          1640350788929 simple
(_unit VHDL(signcomp 0 63(simple 0 69))
	(_version ve4)
	(_time 1640350788930 2021.12.24 14:59:48)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 9b9ece94c0ccc88dcf9c88c19c9dcf9c9b9c989d92)
	(_ent
		(_time 1640270305734)
	)
	(_inst g1 0 72(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 73(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 74(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(b))
		)
	)
	(_inst g4 0 75(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(s))
		)
	)
	(_inst g5 0 76(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 77(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 78(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 64(_ent(_in))))
		(_port(_int y -1 0 64(_ent(_in))))
		(_port(_int b -1 0 64(_ent(_out))))
		(_port(_int e -1 0 64(_ent(_out))))
		(_port(_int s -1 0 64(_ent(_out))))
		(_sig(_int xn -1 0 70(_arch(_uni))))
		(_sig(_int yn -1 0 70(_arch(_uni))))
		(_sig(_int c1 -1 0 70(_arch(_uni))))
		(_sig(_int c2 -1 0 70(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 2649          1640350796245 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640350796246 2021.12.24 14:59:56)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 3b396d3e3c6c6c2d6f3a2f616f3c3938333c333838)
	(_ent
		(_time 1640350775009)
	)
	(_inst g1 0 24(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(reg2(2)))
		)
	)
	(_inst g2 0 25(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 26(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 27(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 28(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 29(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 31(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 32(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(reg2(1)))
		)
	)
	(_inst g10 0 33(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 34(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(6)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 35(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 36(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(reg2(0)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_port(_int v -1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 10(_array -1((_dto i 2 i 0)))))
		(_sig(_int reg2 3 0 10(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_alias((v)(x(7))))(_simpleassign BUF)(_trgt(2))(_sens(0(7))))))
			(line__38(_arch 1 0 38(_assignment(_trgt(1))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 2 -1)
)
I 000047 55 1386          1640350796251 simple
(_unit VHDL(onebitcomp 0 43(simple 0 50))
	(_version ve4)
	(_time 1640350796252 2021.12.24 14:59:56)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 3b393e3e3c6c6a2d383c22606e3d383d6d3d6f3c3b)
	(_ent
		(_time 1640198927927)
	)
	(_inst g1 0 53(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 54(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 55(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(b))
		)
	)
	(_inst g4 0 56(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g5 0 57(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 58(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 59(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 44(_ent(_in))))
		(_port(_int y -1 0 44(_ent(_in))))
		(_port(_int b -1 0 44(_ent(_out))))
		(_port(_int e -1 0 44(_ent(_out))))
		(_port(_int s -1 0 44(_ent(_out))))
		(_sig(_int xn -1 0 51(_arch(_uni))))
		(_sig(_int yn -1 0 51(_arch(_uni))))
		(_sig(_int c1 -1 0 51(_arch(_uni))))
		(_sig(_int c2 -1 0 51(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1384          1640350796257 simple
(_unit VHDL(signcomp 0 63(simple 0 69))
	(_version ve4)
	(_time 1640350796258 2021.12.24 14:59:56)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 3b386b3e606c682d6f3c28613c3d6f3c3b3c383d32)
	(_ent
		(_time 1640270305734)
	)
	(_inst g1 0 72(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 73(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 74(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(b))
		)
	)
	(_inst g4 0 75(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(s))
		)
	)
	(_inst g5 0 76(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 77(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 78(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 64(_ent(_in))))
		(_port(_int y -1 0 64(_ent(_in))))
		(_port(_int b -1 0 64(_ent(_out))))
		(_port(_int e -1 0 64(_ent(_out))))
		(_port(_int s -1 0 64(_ent(_out))))
		(_sig(_int xn -1 0 70(_arch(_uni))))
		(_sig(_int yn -1 0 70(_arch(_uni))))
		(_sig(_int c1 -1 0 70(_arch(_uni))))
		(_sig(_int c2 -1 0 70(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1886          1640350796261 Stage2
(_unit VHDL(comparator 0 54(stage2 1 81))
	(_version ve4)
	(_time 1640350796262 2021.12.24 14:59:56)
	(_source(\../src/Stage1.vhd\(\../src/Stage2.vhd\)))
	(_parameters tan)
	(_code 4a481a484d1d4a5d4b195b11194c4b4d4e4c1c4d48)
	(_ent
		(_time 1639940470081)
	)
	(_generate g1 1 88(_for 4 )
		(_inst g 1 90(_ent . xor2 simple)
			(_port
				((x0)(x(_object 0)))
				((x1)(y(_object 0)))
				((y)(diff(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 4 1 88(_arch)))
		)
	)
	(_inst g2 1 92(_ent . Encoder8x3 simple)
		(_port
			((x)(diff))
			((y)(en))
			((v)(v))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 82(_array -1((_dto i 7 i 0)))))
		(_sig(_int diff 1 1 82(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 83(_array -1((_dto i 3 i 0)))))
		(_sig(_int en 2 1 83(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 1 84(_array -1((_dto i 5 i 0)))))
		(_sig(_int re 3 1 84(_arch(_uni))))
		(_sig(_int v -1 1 85(_arch(_uni))))
		(_sig(_int m -2 1 86(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~7~13 1 88(_scalar (_to i 0 i 7))))
		(_prcs
			(line__93(_arch 0 1 93(_assignment(_trgt(9))(_sens(6))(_mon))))
			(line__94(_arch 1 1 94(_prcs(_simple)(_trgt(2)(3)(4))(_sens(9))(_read(0)(1)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage2 2 -1)
)
I 000047 55 2649          1640359405510 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640359405511 2021.12.24 17:23:25)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 2c7b78282a7b7b3a782d3876782b2e2f242b242f2f)
	(_ent
		(_time 1640350775009)
	)
	(_inst g1 0 24(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(reg2(2)))
		)
	)
	(_inst g2 0 25(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 26(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 27(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 28(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 29(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 31(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 32(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(reg2(1)))
		)
	)
	(_inst g10 0 33(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 34(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(6)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 35(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 36(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(reg2(0)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_port(_int v -1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 10(_array -1((_dto i 2 i 0)))))
		(_sig(_int reg2 3 0 10(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_alias((v)(x(7))))(_simpleassign BUF)(_trgt(2))(_sens(0(7))))))
			(line__38(_arch 1 0 38(_assignment(_trgt(1))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 2 -1)
)
I 000047 55 1386          1640359405516 simple
(_unit VHDL(onebitcomp 0 43(simple 0 50))
	(_version ve4)
	(_time 1640359405517 2021.12.24 17:23:25)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 2c7b2b282a7b7d3a2f2b3577792a2f2a7a2a782b2c)
	(_ent
		(_time 1640198927927)
	)
	(_inst g1 0 53(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 54(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 55(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(b))
		)
	)
	(_inst g4 0 56(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g5 0 57(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 58(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 59(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 44(_ent(_in))))
		(_port(_int y -1 0 44(_ent(_in))))
		(_port(_int b -1 0 44(_ent(_out))))
		(_port(_int e -1 0 44(_ent(_out))))
		(_port(_int s -1 0 44(_ent(_out))))
		(_sig(_int xn -1 0 51(_arch(_uni))))
		(_sig(_int yn -1 0 51(_arch(_uni))))
		(_sig(_int c1 -1 0 51(_arch(_uni))))
		(_sig(_int c2 -1 0 51(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1384          1640359405522 simple
(_unit VHDL(signcomp 0 63(simple 0 69))
	(_version ve4)
	(_time 1640359405523 2021.12.24 17:23:25)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 2c7a7e28767b7f3a782b3f762b2a782b2c2b2f2a25)
	(_ent
		(_time 1640270305734)
	)
	(_inst g1 0 72(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 73(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 74(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(b))
		)
	)
	(_inst g4 0 75(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(s))
		)
	)
	(_inst g5 0 76(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 77(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 78(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 64(_ent(_in))))
		(_port(_int y -1 0 64(_ent(_in))))
		(_port(_int b -1 0 64(_ent(_out))))
		(_port(_int e -1 0 64(_ent(_out))))
		(_port(_int s -1 0 64(_ent(_out))))
		(_sig(_int xn -1 0 70(_arch(_uni))))
		(_sig(_int yn -1 0 70(_arch(_uni))))
		(_sig(_int c1 -1 0 70(_arch(_uni))))
		(_sig(_int c2 -1 0 70(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1886          1640359405526 Stage2
(_unit VHDL(comparator 0 54(stage2 1 81))
	(_version ve4)
	(_time 1640359405527 2021.12.24 17:23:25)
	(_source(\../src/Stage1.vhd\(\../src/Stage2.vhd\)))
	(_parameters tan)
	(_code 2c7b7e28297b2c3b2d7e3d777f2a2d2b282a7a2b2e)
	(_ent
		(_time 1639940470081)
	)
	(_generate g1 1 88(_for 4 )
		(_inst g 1 90(_ent . xor2 simple)
			(_port
				((x0)(x(_object 0)))
				((x1)(y(_object 0)))
				((y)(diff(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 4 1 88(_arch)))
		)
	)
	(_inst g2 1 92(_ent . Encoder8x3 simple)
		(_port
			((x)(diff))
			((y)(en))
			((v)(v))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 82(_array -1((_dto i 7 i 0)))))
		(_sig(_int diff 1 1 82(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 83(_array -1((_dto i 3 i 0)))))
		(_sig(_int en 2 1 83(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 1 84(_array -1((_dto i 5 i 0)))))
		(_sig(_int re 3 1 84(_arch(_uni))))
		(_sig(_int v -1 1 85(_arch(_uni))))
		(_sig(_int m -2 1 86(_arch(_uni((i 1))))))
		(_type(_int ~INTEGER~range~0~to~7~13 1 88(_scalar (_to i 0 i 7))))
		(_prcs
			(line__93(_arch 0 1 93(_assignment(_trgt(9))(_sens(6))(_mon))))
			(line__94(_arch 1 1 94(_prcs(_simple)(_trgt(2)(3)(4))(_sens(9))(_read(0)(1)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage2 2 -1)
)
I 000047 55 2649          1640359419174 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640359419175 2021.12.24 17:23:39)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 94c6c79bc5c3c382c09580cec09396979c939c9797)
	(_ent
		(_time 1640350775009)
	)
	(_inst g1 0 24(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(reg2(2)))
		)
	)
	(_inst g2 0 25(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 26(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 27(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 28(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 29(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 31(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 32(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(reg2(1)))
		)
	)
	(_inst g10 0 33(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 34(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(6)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 35(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 36(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(reg2(0)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_port(_int v -1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 10(_array -1((_dto i 2 i 0)))))
		(_sig(_int reg2 3 0 10(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_alias((v)(x(7))))(_simpleassign BUF)(_trgt(2))(_sens(0(7))))))
			(line__38(_arch 1 0 38(_assignment(_trgt(1))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 2 -1)
)
I 000047 55 1386          1640359419180 simple
(_unit VHDL(onebitcomp 0 43(simple 0 50))
	(_version ve4)
	(_time 1640359419181 2021.12.24 17:23:39)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 94c6949bc5c3c58297938dcfc1929792c292c09394)
	(_ent
		(_time 1640198927927)
	)
	(_inst g1 0 53(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 54(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 55(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(b))
		)
	)
	(_inst g4 0 56(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g5 0 57(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 58(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 59(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 44(_ent(_in))))
		(_port(_int y -1 0 44(_ent(_in))))
		(_port(_int b -1 0 44(_ent(_out))))
		(_port(_int e -1 0 44(_ent(_out))))
		(_port(_int s -1 0 44(_ent(_out))))
		(_sig(_int xn -1 0 51(_arch(_uni))))
		(_sig(_int yn -1 0 51(_arch(_uni))))
		(_sig(_int c1 -1 0 51(_arch(_uni))))
		(_sig(_int c2 -1 0 51(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1384          1640359419186 simple
(_unit VHDL(signcomp 0 63(simple 0 69))
	(_version ve4)
	(_time 1640359419187 2021.12.24 17:23:39)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 94c7c19b99c3c782c09387ce9392c093949397929d)
	(_ent
		(_time 1640270305734)
	)
	(_inst g1 0 72(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 73(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 74(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(b))
		)
	)
	(_inst g4 0 75(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(s))
		)
	)
	(_inst g5 0 76(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 77(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 78(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 64(_ent(_in))))
		(_port(_int y -1 0 64(_ent(_in))))
		(_port(_int b -1 0 64(_ent(_out))))
		(_port(_int e -1 0 64(_ent(_out))))
		(_port(_int s -1 0 64(_ent(_out))))
		(_sig(_int xn -1 0 70(_arch(_uni))))
		(_sig(_int yn -1 0 70(_arch(_uni))))
		(_sig(_int c1 -1 0 70(_arch(_uni))))
		(_sig(_int c2 -1 0 70(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1886          1640359419190 Stage2
(_unit VHDL(comparator 0 54(stage2 1 81))
	(_version ve4)
	(_time 1640359419191 2021.12.24 17:23:39)
	(_source(\../src/Stage1.vhd\(\../src/Stage2.vhd\)))
	(_parameters tan)
	(_code 94c6c19bc6c3948395c685cfc79295939092c29396)
	(_ent
		(_time 1639940470081)
	)
	(_generate g1 1 88(_for 4 )
		(_inst g 1 90(_ent . xor2 simple)
			(_port
				((x0)(x(_object 0)))
				((x1)(y(_object 0)))
				((y)(diff(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 4 1 88(_arch)))
		)
	)
	(_inst g2 1 92(_ent . Encoder8x3 simple)
		(_port
			((x)(diff))
			((y)(en))
			((v)(v))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 82(_array -1((_dto i 7 i 0)))))
		(_sig(_int diff 1 1 82(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 83(_array -1((_dto i 3 i 0)))))
		(_sig(_int en 2 1 83(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 1 84(_array -1((_dto i 5 i 0)))))
		(_sig(_int re 3 1 84(_arch(_uni))))
		(_sig(_int v -1 1 85(_arch(_uni))))
		(_sig(_int m -2 1 86(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~7~13 1 88(_scalar (_to i 0 i 7))))
		(_prcs
			(line__93(_arch 0 1 93(_assignment(_trgt(9))(_sens(6))(_mon))))
			(line__94(_arch 1 1 94(_prcs(_simple)(_trgt(2)(3)(4))(_sens(9))(_read(0)(1)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage2 2 -1)
)
I 000047 55 716           1640361085840 simple
(_unit VHDL(halfadder 0 4(simple 0 8))
	(_version ve4)
	(_time 1640361085841 2021.12.24 17:51:25)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code f5f7a9a5f1a2f2e3f3a1e4afa0f3f1f3f0f2f7f3fd)
	(_ent
		(_time 1639929792197)
	)
	(_inst g1 0 10(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g2 0 11(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int c -1 0 5(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1040          1640361085846 simple
(_unit VHDL(fulladder 0 4(simple 0 21))
	(_version ve4)
	(_time 1640361085847 2021.12.24 17:51:25)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code f5f7a7a4f5a2f2e3a6a7e4afa0f3f1f3f0f2f7f3f3)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 24(_ent . halfAdder simple)
		(_port
			((x)(x))
			((y)(y))
			((s)(a))
			((c)(b))
		)
	)
	(_inst g2 0 25(_ent . halfAdder simple)
		(_port
			((x)(a))
			((y)(z))
			((s)(s))
			((c)(d))
		)
	)
	(_inst g3 0 26(_ent . or2 simple)
		(_port
			((x0)(b))
			((x1)(d))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 22(_arch(_uni))))
		(_sig(_int b -1 0 22(_arch(_uni))))
		(_sig(_int c -1 0 22(_arch(_uni))))
		(_sig(_int d -1 0 22(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1779          1640361085852 simple
(_unit VHDL(adder8bits 0 33(simple 0 37))
	(_version ve4)
	(_time 1640361085853 2021.12.24 17:51:25)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code f5f7a0a5f4a2a5e3f1f1e7aaacf3f7f3fcf2f1f2f6)
	(_ent
		(_time 1639937194601)
	)
	(_generate gen1 0 41(_for 2 )
		(_inst g1 0 43(_ent . xor2 simple)
			(_port
				((x0)(cin))
				((x1)(b(_object 0)))
				((y)(b_neg(_object 0)))
			)
		)
		(_inst g2 0 44(_ent . fullAdder simple)
			(_port
				((x)(a(_object 0)))
				((y)(b_neg(_object 0)))
				((z)(ripple(_object 0)))
				((s)(r(_object 0)))
				((co)(ripple(_index 1)))
			)
		)
		(_object
			(_cnst(_int i 2 0 41(_arch)))
		)
	)
	(_inst g3 0 46(_ent . xor2 simple)
		(_port
			((x0)(cin))
			((x1)(b(7)))
			((y)(b_neg(7)))
		)
	)
	(_inst g4 0 47(_ent . fullAdder simple)
		(_port
			((x)(a(7)))
			((y)(b_neg(7)))
			((z)(ripple(7)))
			((s)(r(7)))
			((co)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 34(_ent(_in))))
		(_port(_int r 0 0 34(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int ripple 1 0 38(_arch(_uni))))
		(_sig(_int b_neg 1 0 38(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 41(_scalar (_to i 0 i 6))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_alias((ripple(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . simple 2 -1)
)
I 000047 55 1609          1640361085858 Stage1
(_unit VHDL(comparator 0 54(stage1 0 58))
	(_version ve4)
	(_time 1640361085859 2021.12.24 17:51:25)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 04065202565304130506155f570205030002520306)
	(_ent
		(_time 1639940470081)
	)
	(_inst g1 0 64(_ent . Adder8bits simple)
		(_port
			((a)(x))
			((b)(y))
			((cin)(c1))
			((r)(r))
			((cout)(c2))
		)
	)
	(_inst g2 0 65(_ent . and2 simple)
		(_port
			((x0)(r(7)))
			((x1)(_code 2))
			((y)(f))
		)
	)
	(_inst g3 0 66(_ent . or8 simple)
		(_port
			((x)(r))
			((y)(g))
		)
	)
	(_inst g4 0 67(_ent . nor2 simple)
		(_port
			((x0)(f))
			((x1)(g))
			((y)(b))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59(_array -1((_dto i 7 i 0)))))
		(_sig(_int r 1 0 59(_arch(_uni))))
		(_sig(_int c1 -1 0 60(_arch(_uni((i 3))))))
		(_sig(_int c2 -1 0 61(_arch(_uni))))
		(_sig(_int f -1 0 62(_arch(_uni))))
		(_sig(_int g -1 0 62(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment(_alias((e)(g)))(_simpleassign BUF)(_trgt(3))(_sens(9)))))
			(line__69(_arch 1 0 69(_assignment(_alias((s)(f)))(_simpleassign BUF)(_trgt(4))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage1 3 -1)
)
I 000043 55 993           1640361085864 bb
(_unit VHDL(testb 0 54(bb 0 79))
	(_version ve4)
	(_time 1640361085865 2021.12.24 17:51:25)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 04075502055253130103165f510201030703000206)
	(_ent
		(_time 1639937194607)
	)
	(_inst g1 0 83(_ent . Comparator Stage1)
		(_port
			((x)(x))
			((y)(y))
			((b)(b))
			((e)(e))
			((s)(s))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 80(_array -1((_dto i 7 i 0)))))
		(_sig(_int x 0 0 80(_arch(_uni))))
		(_sig(_int y 0 0 80(_arch(_uni))))
		(_sig(_int b -1 0 81(_arch(_uni))))
		(_sig(_int e -1 0 81(_arch(_uni))))
		(_sig(_int s -1 0 81(_arch(_uni))))
		(_prcs
			(line__85(_arch 0 0 85(_assignment(_trgt(0)))))
			(line__87(_arch 1 0 87(_assignment(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(50463234 50529026)
		(50463234 33751810)
	)
	(_model . bb 2 -1)
)
I 000047 55 2649          1640361281239 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640361281240 2021.12.24 17:54:41)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 43414f411514145517425719174441404b444b4040)
	(_ent
		(_time 1640350775009)
	)
	(_inst g1 0 24(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(reg2(2)))
		)
	)
	(_inst g2 0 25(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 26(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 27(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 28(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 29(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 31(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 32(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(reg2(1)))
		)
	)
	(_inst g10 0 33(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 34(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(6)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 35(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 36(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(reg2(0)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_port(_int v -1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 10(_array -1((_dto i 2 i 0)))))
		(_sig(_int reg2 3 0 10(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_alias((v)(x(7))))(_simpleassign BUF)(_trgt(2))(_sens(0(7))))))
			(line__38(_arch 1 0 38(_assignment(_trgt(1))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 2 -1)
)
I 000047 55 1386          1640361281245 simple
(_unit VHDL(onebitcomp 0 43(simple 0 50))
	(_version ve4)
	(_time 1640361281246 2021.12.24 17:54:41)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 43411c411514125540445a18164540451545174443)
	(_ent
		(_time 1640198927927)
	)
	(_inst g1 0 53(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 54(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 55(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(b))
		)
	)
	(_inst g4 0 56(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g5 0 57(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 58(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 59(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 44(_ent(_in))))
		(_port(_int y -1 0 44(_ent(_in))))
		(_port(_int b -1 0 44(_ent(_out))))
		(_port(_int e -1 0 44(_ent(_out))))
		(_port(_int s -1 0 44(_ent(_out))))
		(_sig(_int xn -1 0 51(_arch(_uni))))
		(_sig(_int yn -1 0 51(_arch(_uni))))
		(_sig(_int c1 -1 0 51(_arch(_uni))))
		(_sig(_int c2 -1 0 51(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1384          1640361281251 simple
(_unit VHDL(signcomp 0 63(simple 0 69))
	(_version ve4)
	(_time 1640361281252 2021.12.24 17:54:41)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 43404941491410551744501944451744434440454a)
	(_ent
		(_time 1640270305734)
	)
	(_inst g1 0 72(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 73(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 74(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(b))
		)
	)
	(_inst g4 0 75(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(s))
		)
	)
	(_inst g5 0 76(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 77(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 78(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 64(_ent(_in))))
		(_port(_int y -1 0 64(_ent(_in))))
		(_port(_int b -1 0 64(_ent(_out))))
		(_port(_int e -1 0 64(_ent(_out))))
		(_port(_int s -1 0 64(_ent(_out))))
		(_sig(_int xn -1 0 70(_arch(_uni))))
		(_sig(_int yn -1 0 70(_arch(_uni))))
		(_sig(_int c1 -1 0 70(_arch(_uni))))
		(_sig(_int c2 -1 0 70(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1747          1640361281255 Stage2
(_unit VHDL(comparator 0 54(stage2 1 81))
	(_version ve4)
	(_time 1640361281256 2021.12.24 17:54:41)
	(_source(\../src/Stage1.vhd\(\../src/Stage2.vhd\)))
	(_parameters tan)
	(_code 434149411614435442165218104542444745154441)
	(_ent
		(_time 1639940470081)
	)
	(_generate g1 1 87(_for 3 )
		(_inst g 1 89(_ent . xor2 simple)
			(_port
				((x0)(x(_object 0)))
				((x1)(y(_object 0)))
				((y)(diff(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 1 87(_arch)))
		)
	)
	(_inst g2 1 91(_ent . Encoder8x3 simple)
		(_port
			((x)(diff))
			((y)(en))
			((v)(v))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 82(_array -1((_dto i 7 i 0)))))
		(_sig(_int diff 1 1 82(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 83(_array -1((_dto i 3 i 0)))))
		(_sig(_int en 2 1 83(_arch(_uni))))
		(_sig(_int v -1 1 84(_arch(_uni))))
		(_sig(_int m -2 1 85(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~7~13 1 87(_scalar (_to i 0 i 7))))
		(_prcs
			(line__92(_arch 0 1 92(_assignment(_trgt(8))(_sens(6))(_mon))))
			(line__93(_arch 1 1 93(_prcs(_simple)(_trgt(2)(3)(4))(_sens(8))(_read(0)(1)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage2 2 -1)
)
I 000047 55 2649          1640361289656 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640361289657 2021.12.24 17:54:49)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 19194d1e454e4e0f4d180d434d1e1b1a111e111a1a)
	(_ent
		(_time 1640350775009)
	)
	(_inst g1 0 24(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(reg2(2)))
		)
	)
	(_inst g2 0 25(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 26(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 27(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 28(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 29(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 31(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 32(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(reg2(1)))
		)
	)
	(_inst g10 0 33(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 34(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(6)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 35(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 36(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(reg2(0)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_port(_int v -1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 10(_array -1((_dto i 2 i 0)))))
		(_sig(_int reg2 3 0 10(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_alias((v)(x(7))))(_simpleassign BUF)(_trgt(2))(_sens(0(7))))))
			(line__38(_arch 1 0 38(_assignment(_trgt(1))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 2 -1)
)
I 000047 55 1386          1640361289662 simple
(_unit VHDL(onebitcomp 0 43(simple 0 50))
	(_version ve4)
	(_time 1640361289663 2021.12.24 17:54:49)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 29292e2d757e783f2a2e30727c2f2a2f7f2f7d2e29)
	(_ent
		(_time 1640198927927)
	)
	(_inst g1 0 53(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 54(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 55(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(b))
		)
	)
	(_inst g4 0 56(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g5 0 57(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 58(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 59(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 44(_ent(_in))))
		(_port(_int y -1 0 44(_ent(_in))))
		(_port(_int b -1 0 44(_ent(_out))))
		(_port(_int e -1 0 44(_ent(_out))))
		(_port(_int s -1 0 44(_ent(_out))))
		(_sig(_int xn -1 0 51(_arch(_uni))))
		(_sig(_int yn -1 0 51(_arch(_uni))))
		(_sig(_int c1 -1 0 51(_arch(_uni))))
		(_sig(_int c2 -1 0 51(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1384          1640361289668 simple
(_unit VHDL(signcomp 0 63(simple 0 69))
	(_version ve4)
	(_time 1640361289669 2021.12.24 17:54:49)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 29287b2d297e7a3f7d2e3a732e2f7d2e292e2a2f20)
	(_ent
		(_time 1640270305734)
	)
	(_inst g1 0 72(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 73(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 74(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(b))
		)
	)
	(_inst g4 0 75(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(s))
		)
	)
	(_inst g5 0 76(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 77(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 78(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 64(_ent(_in))))
		(_port(_int y -1 0 64(_ent(_in))))
		(_port(_int b -1 0 64(_ent(_out))))
		(_port(_int e -1 0 64(_ent(_out))))
		(_port(_int s -1 0 64(_ent(_out))))
		(_sig(_int xn -1 0 70(_arch(_uni))))
		(_sig(_int yn -1 0 70(_arch(_uni))))
		(_sig(_int c1 -1 0 70(_arch(_uni))))
		(_sig(_int c2 -1 0 70(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1740          1640361289672 Stage2
(_unit VHDL(comparator 0 54(stage2 1 81))
	(_version ve4)
	(_time 1640361289673 2021.12.24 17:54:49)
	(_source(\../src/Stage1.vhd\(\../src/Stage2.vhd\)))
	(_parameters tan)
	(_code 29297b2d767e293e287c38727a2f282e2d2f7f2e2b)
	(_ent
		(_time 1639940470081)
	)
	(_generate g1 1 87(_for 3 )
		(_inst g 1 89(_ent . xor2 simple)
			(_port
				((x0)(x(_object 0)))
				((x1)(y(_object 0)))
				((y)(diff(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 1 87(_arch)))
		)
	)
	(_inst g2 1 91(_ent . Encoder8x3 simple)
		(_port
			((x)(diff))
			((y)(en))
			((v)(v))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 82(_array -1((_dto i 7 i 0)))))
		(_sig(_int diff 1 1 82(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 83(_array -1((_dto i 3 i 0)))))
		(_sig(_int en 2 1 83(_arch(_uni))))
		(_sig(_int v -1 1 84(_arch(_uni))))
		(_sig(_int m -2 1 85(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 1 87(_scalar (_to i 0 i 7))))
		(_prcs
			(line__92(_arch 0 1 92(_assignment(_trgt(8))(_sens(6))(_mon))))
			(line__93(_arch 1 1 93(_prcs(_simple)(_trgt(2)(3)(4))(_sens(8))(_read(0)(1)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage2 2 -1)
)
I 000047 55 2649          1640361388420 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640361388421 2021.12.24 17:56:28)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code e7b4b0b4b5b0b0f1b3e6f3bdb3e0e5e4efe0efe4e4)
	(_ent
		(_time 1640350775009)
	)
	(_inst g1 0 24(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(reg2(2)))
		)
	)
	(_inst g2 0 25(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 26(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 27(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 28(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 29(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 31(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 32(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(reg2(1)))
		)
	)
	(_inst g10 0 33(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 34(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(6)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 35(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 36(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(reg2(0)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_port(_int v -1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 10(_array -1((_dto i 2 i 0)))))
		(_sig(_int reg2 3 0 10(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_alias((v)(x(7))))(_simpleassign BUF)(_trgt(2))(_sens(0(7))))))
			(line__38(_arch 1 0 38(_assignment(_trgt(1))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 2 -1)
)
I 000047 55 1386          1640361388426 simple
(_unit VHDL(onebitcomp 0 43(simple 0 50))
	(_version ve4)
	(_time 1640361388427 2021.12.24 17:56:28)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code f6a5f2a6a5a1a7e0f5f1efada3f0f5f0a0f0a2f1f6)
	(_ent
		(_time 1640198927927)
	)
	(_inst g1 0 53(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 54(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 55(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(b))
		)
	)
	(_inst g4 0 56(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g5 0 57(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 58(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 59(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 44(_ent(_in))))
		(_port(_int y -1 0 44(_ent(_in))))
		(_port(_int b -1 0 44(_ent(_out))))
		(_port(_int e -1 0 44(_ent(_out))))
		(_port(_int s -1 0 44(_ent(_out))))
		(_sig(_int xn -1 0 51(_arch(_uni))))
		(_sig(_int yn -1 0 51(_arch(_uni))))
		(_sig(_int c1 -1 0 51(_arch(_uni))))
		(_sig(_int c2 -1 0 51(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1384          1640361388432 simple
(_unit VHDL(signcomp 0 63(simple 0 69))
	(_version ve4)
	(_time 1640361388433 2021.12.24 17:56:28)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code f6a4a7a6f9a1a5e0a2f1e5acf1f0a2f1f6f1f5f0ff)
	(_ent
		(_time 1640270305734)
	)
	(_inst g1 0 72(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 73(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 74(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(b))
		)
	)
	(_inst g4 0 75(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(s))
		)
	)
	(_inst g5 0 76(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 77(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 78(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 64(_ent(_in))))
		(_port(_int y -1 0 64(_ent(_in))))
		(_port(_int b -1 0 64(_ent(_out))))
		(_port(_int e -1 0 64(_ent(_out))))
		(_port(_int s -1 0 64(_ent(_out))))
		(_sig(_int xn -1 0 70(_arch(_uni))))
		(_sig(_int yn -1 0 70(_arch(_uni))))
		(_sig(_int c1 -1 0 70(_arch(_uni))))
		(_sig(_int c2 -1 0 70(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1747          1640361388436 Stage2
(_unit VHDL(comparator 0 54(stage2 1 81))
	(_version ve4)
	(_time 1640361388437 2021.12.24 17:56:28)
	(_source(\../src/Stage1.vhd\(\../src/Stage2.vhd\)))
	(_parameters tan)
	(_code f6a5a7a6a6a1f6e1f7a3e7ada5f0f7f1f2f0a0f1f4)
	(_ent
		(_time 1639940470081)
	)
	(_generate g1 1 87(_for 3 )
		(_inst g 1 89(_ent . xor2 simple)
			(_port
				((x0)(x(_object 0)))
				((x1)(y(_object 0)))
				((y)(diff(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 1 87(_arch)))
		)
	)
	(_inst g2 1 91(_ent . Encoder8x3 simple)
		(_port
			((x)(diff))
			((y)(en))
			((v)(v))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 82(_array -1((_dto i 7 i 0)))))
		(_sig(_int diff 1 1 82(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 83(_array -1((_dto i 3 i 0)))))
		(_sig(_int en 2 1 83(_arch(_uni))))
		(_sig(_int v -1 1 84(_arch(_uni))))
		(_sig(_int m -2 1 85(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~7~13 1 87(_scalar (_to i 0 i 7))))
		(_prcs
			(line__92(_arch 0 1 92(_assignment(_trgt(8))(_sens(6))(_mon))))
			(line__93(_arch 1 1 93(_prcs(_simple)(_trgt(2)(3)(4))(_sens(8))(_read(0)(1)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage2 2 -1)
)
I 000047 55 546           1640378072491 simple
(_unit VHDL(not1 0 38(simple 0 8))
	(_version ve4)
	(_time 1640378072492 2021.12.24 22:34:32)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 151b4012464345061442504f121211161413401343)
	(_ent
		(_time 1639843843901)
	)
	(_object
		(_port(_int x -1 0 39(_ent(_in))))
		(_port(_int y -1 0 39(_ent(_out))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 590           1640378072497 simple
(_unit VHDL(and2 0 50(simple 0 20))
	(_version ve4)
	(_time 1640378072498 2021.12.24 22:34:32)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 151b1412454245061742044f111311161713141340)
	(_ent
		(_time 1639843843907)
	)
	(_object
		(_port(_int x0 -1 0 51(_ent(_in))))
		(_port(_int x1 -1 0 51(_ent(_in))))
		(_port(_int y -1 0 51(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 632           1640378072503 simple
(_unit VHDL(and3 0 28(simple 0 32))
	(_version ve4)
	(_time 1640378072504 2021.12.24 22:34:32)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 151b1412454245061642044f111311161613141340)
	(_ent
		(_time 1640197178651)
	)
	(_object
		(_port(_int x0 -1 0 29(_ent(_in))))
		(_port(_int x1 -1 0 29(_ent(_in))))
		(_port(_int x2 -1 0 29(_ent(_in))))
		(_port(_int y -1 0 29(_ent(_out))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 674           1640378072509 simple
(_unit VHDL(and4 0 40(simple 0 44))
	(_version ve4)
	(_time 1640378072510 2021.12.24 22:34:32)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 151b1412454245061142044f111311161113141340)
	(_ent
		(_time 1640197178657)
	)
	(_object
		(_port(_int x0 -1 0 41(_ent(_in))))
		(_port(_int x1 -1 0 41(_ent(_in))))
		(_port(_int x2 -1 0 41(_ent(_in))))
		(_port(_int x3 -1 0 41(_ent(_in))))
		(_port(_int y -1 0 41(_ent(_out))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 589           1640378072515 simple
(_unit VHDL(or2 0 62(simple 0 56))
	(_version ve4)
	(_time 1640378072516 2021.12.24 22:34:32)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 151b4313124743034343074a461343121716171343)
	(_ent
		(_time 1639843843913)
	)
	(_object
		(_port(_int x0 -1 0 63(_ent(_in))))
		(_port(_int x1 -1 0 63(_ent(_in))))
		(_port(_int y -1 0 63(_ent(_out))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 673           1640378072521 simple
(_unit VHDL(or4 0 64(simple 0 68))
	(_version ve4)
	(_time 1640378072522 2021.12.24 22:34:32)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 242a7221227674327272367b712272232627202272)
	(_ent
		(_time 1640197178669)
	)
	(_object
		(_port(_int x0 -1 0 65(_ent(_in))))
		(_port(_int x1 -1 0 65(_ent(_in))))
		(_port(_int x2 -1 0 65(_ent(_in))))
		(_port(_int x3 -1 0 65(_ent(_in))))
		(_port(_int y -1 0 65(_ent(_out))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 672           1640378072527 simple
(_unit VHDL(or8 0 76(simple 0 80))
	(_version ve4)
	(_time 1640378072528 2021.12.24 22:34:32)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 242a7221227678327272367b7d22722326272c2272)
	(_ent
		(_time 1640269542946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 77(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 77(_ent(_in))))
		(_port(_int y -1 0 77(_ent(_out))))
		(_prcs
			(line__82(_arch 0 0 82(_assignment(_trgt(1))(_sens(0(7))(0(6))(0(5))(0(4))(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 591           1640378072533 simple
(_unit VHDL(nand2 0 74(simple 0 92))
	(_version ve4)
	(_time 1640378072534 2021.12.24 22:34:32)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 242a7120217325322076367e202225227122202726)
	(_ent
		(_time 1639843843919)
	)
	(_object
		(_port(_int x0 -1 0 75(_ent(_in))))
		(_port(_int x1 -1 0 75(_ent(_in))))
		(_port(_int y -1 0 75(_ent(_out))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 593           1640378072539 simple
(_unit VHDL(nor2 0 86(simple 0 104))
	(_version ve4)
	(_time 1640378072540 2021.12.24 22:34:32)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 242a7120767272372673617e232326272622712272)
	(_ent
		(_time 1639843843925)
	)
	(_object
		(_port(_int x0 -1 0 87(_ent(_in))))
		(_port(_int x1 -1 0 87(_ent(_in))))
		(_port(_int y -1 0 87(_ent(_out))))
		(_prcs
			(line__106(_arch 0 0 106(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 594           1640378072545 simple
(_unit VHDL(xnor2 0 98(simple 0 116))
	(_version ve4)
	(_time 1640378072546 2021.12.24 22:34:32)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 343b3c31656336233666266f6d3261326233363736)
	(_ent
		(_time 1639843843931)
	)
	(_object
		(_port(_int x0 -1 0 99(_ent(_in))))
		(_port(_int x1 -1 0 99(_ent(_in))))
		(_port(_int y -1 0 99(_ent(_out))))
		(_prcs
			(line__118(_arch 0 0 118(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 597           1640378072551 simple
(_unit VHDL(xor2 0 110(simple 0 128))
	(_version ve4)
	(_time 1640378072552 2021.12.24 22:34:32)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 343b3c316662622736622c6e3333363736333c3262)
	(_ent
		(_time 1639843843937)
	)
	(_object
		(_port(_int x0 -1 0 111(_ent(_in))))
		(_port(_int x1 -1 0 111(_ent(_in))))
		(_port(_int y -1 0 111(_ent(_out))))
		(_prcs
			(line__130(_arch 0 0 130(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 640           1640378072557 simple
(_unit VHDL(xor3 0 122(simple 0 140))
	(_version ve4)
	(_time 1640378072558 2021.12.24 22:34:32)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 343b3c316662622737622c6e3333363737333c3262)
	(_ent
		(_time 1639844280714)
	)
	(_object
		(_port(_int x0 -1 0 123(_ent(_in))))
		(_port(_int x1 -1 0 123(_ent(_in))))
		(_port(_int x2 -1 0 123(_ent(_in))))
		(_port(_int y -1 0 123(_ent(_out))))
		(_prcs
			(line__142(_arch 0 0 142(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 685           1640378072563 simple
(_unit VHDL(dff 0 136(simple 0 152))
	(_version ve4)
	(_time 1640378072564 2021.12.24 22:34:32)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 343a3031366366223064226e633230323232323230)
	(_ent
		(_time 1640269293882)
	)
	(_object
		(_port(_int D -1 0 137(_ent(_in))))
		(_port(_int clk -1 0 137(_ent(_in)(_event))))
		(_port(_int Q -1 0 137(_ent(_out))))
		(_prcs
			(line__154(_arch 0 0 154(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 685           1640378072567 simple
(_unit VHDL(dff 0 136(simple 0 169))
	(_version ve4)
	(_time 1640378072568 2021.12.24 22:34:32)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 444a4046461316524014521e134240424242424240)
	(_ent
		(_time 1640269293882)
	)
	(_object
		(_port(_int D -1 0 137(_ent(_in))))
		(_port(_int clk -1 0 137(_ent(_in)(_event))))
		(_port(_int Q -1 0 137(_ent(_out))))
		(_prcs
			(line__171(_arch 0 0 171(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 546           1640378083222 simple
(_unit VHDL(not1 0 38(simple 0 8))
	(_version ve4)
	(_time 1640378083223 2021.12.24 22:34:43)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code f4a3a8a4a6a2a4e7f5a3b1aef3f3f0f7f5f2a1f2a2)
	(_ent
		(_time 1639843843901)
	)
	(_object
		(_port(_int x -1 0 39(_ent(_in))))
		(_port(_int y -1 0 39(_ent(_out))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 590           1640378083228 simple
(_unit VHDL(and2 0 50(simple 0 20))
	(_version ve4)
	(_time 1640378083229 2021.12.24 22:34:43)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 035453055554531001541259070507000105020556)
	(_ent
		(_time 1639843843907)
	)
	(_object
		(_port(_int x0 -1 0 51(_ent(_in))))
		(_port(_int x1 -1 0 51(_ent(_in))))
		(_port(_int y -1 0 51(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 632           1640378083234 simple
(_unit VHDL(and3 0 28(simple 0 32))
	(_version ve4)
	(_time 1640378083235 2021.12.24 22:34:43)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 035453055554531000541259070507000005020556)
	(_ent
		(_time 1640197178651)
	)
	(_object
		(_port(_int x0 -1 0 29(_ent(_in))))
		(_port(_int x1 -1 0 29(_ent(_in))))
		(_port(_int x2 -1 0 29(_ent(_in))))
		(_port(_int y -1 0 29(_ent(_out))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 674           1640378083240 simple
(_unit VHDL(and4 0 40(simple 0 44))
	(_version ve4)
	(_time 1640378083241 2021.12.24 22:34:43)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 035453055554531007541259070507000705020556)
	(_ent
		(_time 1640197178657)
	)
	(_object
		(_port(_int x0 -1 0 41(_ent(_in))))
		(_port(_int x1 -1 0 41(_ent(_in))))
		(_port(_int x2 -1 0 41(_ent(_in))))
		(_port(_int x3 -1 0 41(_ent(_in))))
		(_port(_int y -1 0 41(_ent(_out))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 589           1640378083246 simple
(_unit VHDL(or2 0 62(simple 0 56))
	(_version ve4)
	(_time 1640378083247 2021.12.24 22:34:43)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 03540404025155155555115c500555040100010555)
	(_ent
		(_time 1639843843913)
	)
	(_object
		(_port(_int x0 -1 0 63(_ent(_in))))
		(_port(_int x1 -1 0 63(_ent(_in))))
		(_port(_int y -1 0 63(_ent(_out))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 673           1640378083252 simple
(_unit VHDL(or4 0 64(simple 0 68))
	(_version ve4)
	(_time 1640378083253 2021.12.24 22:34:43)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 03540404025153155555115c560555040100070555)
	(_ent
		(_time 1640197178669)
	)
	(_object
		(_port(_int x0 -1 0 65(_ent(_in))))
		(_port(_int x1 -1 0 65(_ent(_in))))
		(_port(_int x2 -1 0 65(_ent(_in))))
		(_port(_int x3 -1 0 65(_ent(_in))))
		(_port(_int y -1 0 65(_ent(_out))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 672           1640378083258 simple
(_unit VHDL(or8 0 76(simple 0 80))
	(_version ve4)
	(_time 1640378083259 2021.12.24 22:34:43)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 1344141512414f054545014c4a15451411101b1545)
	(_ent
		(_time 1640269542946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 77(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 77(_ent(_in))))
		(_port(_int y -1 0 77(_ent(_out))))
		(_prcs
			(line__82(_arch 0 0 82(_assignment(_trgt(1))(_sens(0(7))(0(6))(0(5))(0(4))(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 591           1640378083264 simple
(_unit VHDL(nand2 0 74(simple 0 92))
	(_version ve4)
	(_time 1640378083265 2021.12.24 22:34:43)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 134417141144120517410149171512154615171011)
	(_ent
		(_time 1639843843919)
	)
	(_object
		(_port(_int x0 -1 0 75(_ent(_in))))
		(_port(_int x1 -1 0 75(_ent(_in))))
		(_port(_int y -1 0 75(_ent(_out))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 593           1640378083270 simple
(_unit VHDL(nor2 0 86(simple 0 104))
	(_version ve4)
	(_time 1640378083271 2021.12.24 22:34:43)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 134417144645450011445649141411101115461545)
	(_ent
		(_time 1639843843925)
	)
	(_object
		(_port(_int x0 -1 0 87(_ent(_in))))
		(_port(_int x1 -1 0 87(_ent(_in))))
		(_port(_int y -1 0 87(_ent(_out))))
		(_prcs
			(line__106(_arch 0 0 106(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 594           1640378083276 simple
(_unit VHDL(xnor2 0 98(simple 0 116))
	(_version ve4)
	(_time 1640378083277 2021.12.24 22:34:43)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 13454a1445441104114101484a1546154514111011)
	(_ent
		(_time 1639843843931)
	)
	(_object
		(_port(_int x0 -1 0 99(_ent(_in))))
		(_port(_int x1 -1 0 99(_ent(_in))))
		(_port(_int y -1 0 99(_ent(_out))))
		(_prcs
			(line__118(_arch 0 0 118(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 597           1640378083282 simple
(_unit VHDL(xor2 0 110(simple 0 128))
	(_version ve4)
	(_time 1640378083283 2021.12.24 22:34:43)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 22747b267674743120743a782525202120252a2474)
	(_ent
		(_time 1639843843937)
	)
	(_object
		(_port(_int x0 -1 0 111(_ent(_in))))
		(_port(_int x1 -1 0 111(_ent(_in))))
		(_port(_int y -1 0 111(_ent(_out))))
		(_prcs
			(line__130(_arch 0 0 130(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 640           1640378083288 simple
(_unit VHDL(xor3 0 122(simple 0 140))
	(_version ve4)
	(_time 1640378083289 2021.12.24 22:34:43)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 22747b267674743121743a782525202121252a2474)
	(_ent
		(_time 1639844280714)
	)
	(_object
		(_port(_int x0 -1 0 123(_ent(_in))))
		(_port(_int x1 -1 0 123(_ent(_in))))
		(_port(_int x2 -1 0 123(_ent(_in))))
		(_port(_int y -1 0 123(_ent(_out))))
		(_prcs
			(line__142(_arch 0 0 142(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 685           1640378083294 simple
(_unit VHDL(dff 0 136(simple 0 152))
	(_version ve4)
	(_time 1640378083295 2021.12.24 22:34:43)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 227577262675703426723478752426242424242426)
	(_ent
		(_time 1640269293882)
	)
	(_object
		(_port(_int D -1 0 137(_ent(_in))))
		(_port(_int clk -1 0 137(_ent(_in)(_event))))
		(_port(_int Q -1 0 137(_ent(_out))))
		(_prcs
			(line__154(_arch 0 0 154(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 546           1640378090030 simple
(_unit VHDL(not1 0 38(simple 0 8))
	(_version ve4)
	(_time 1640378090031 2021.12.24 22:34:50)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 90c5c19fc6c6c08391c7d5ca979794939196c596c6)
	(_ent
		(_time 1639843843901)
	)
	(_object
		(_port(_int x -1 0 39(_ent(_in))))
		(_port(_int y -1 0 39(_ent(_out))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 590           1640378090036 simple
(_unit VHDL(and2 0 50(simple 0 20))
	(_version ve4)
	(_time 1640378090037 2021.12.24 22:34:50)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 90c5959fc5c7c08392c781ca9496949392969196c5)
	(_ent
		(_time 1639843843907)
	)
	(_object
		(_port(_int x0 -1 0 51(_ent(_in))))
		(_port(_int x1 -1 0 51(_ent(_in))))
		(_port(_int y -1 0 51(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 632           1640378090042 simple
(_unit VHDL(and3 0 28(simple 0 32))
	(_version ve4)
	(_time 1640378090043 2021.12.24 22:34:50)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code a0f5a5f7f5f7f0b3a3f7b1faa4a6a4a3a3a6a1a6f5)
	(_ent
		(_time 1640197178651)
	)
	(_object
		(_port(_int x0 -1 0 29(_ent(_in))))
		(_port(_int x1 -1 0 29(_ent(_in))))
		(_port(_int x2 -1 0 29(_ent(_in))))
		(_port(_int y -1 0 29(_ent(_out))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 674           1640378090048 simple
(_unit VHDL(and4 0 40(simple 0 44))
	(_version ve4)
	(_time 1640378090049 2021.12.24 22:34:50)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code a0f5a5f7f5f7f0b3a4f7b1faa4a6a4a3a4a6a1a6f5)
	(_ent
		(_time 1640197178657)
	)
	(_object
		(_port(_int x0 -1 0 41(_ent(_in))))
		(_port(_int x1 -1 0 41(_ent(_in))))
		(_port(_int x2 -1 0 41(_ent(_in))))
		(_port(_int x3 -1 0 41(_ent(_in))))
		(_port(_int y -1 0 41(_ent(_out))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 589           1640378090054 simple
(_unit VHDL(or2 0 62(simple 0 56))
	(_version ve4)
	(_time 1640378090055 2021.12.24 22:34:50)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code a0f5f2f6a2f2f6b6f6f6b2fff3a6f6a7a2a3a2a6f6)
	(_ent
		(_time 1639843843913)
	)
	(_object
		(_port(_int x0 -1 0 63(_ent(_in))))
		(_port(_int x1 -1 0 63(_ent(_in))))
		(_port(_int y -1 0 63(_ent(_out))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 673           1640378090060 simple
(_unit VHDL(or4 0 64(simple 0 68))
	(_version ve4)
	(_time 1640378090061 2021.12.24 22:34:50)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code a0f5f2f6a2f2f0b6f6f6b2fff5a6f6a7a2a3a4a6f6)
	(_ent
		(_time 1640197178669)
	)
	(_object
		(_port(_int x0 -1 0 65(_ent(_in))))
		(_port(_int x1 -1 0 65(_ent(_in))))
		(_port(_int x2 -1 0 65(_ent(_in))))
		(_port(_int x3 -1 0 65(_ent(_in))))
		(_port(_int y -1 0 65(_ent(_out))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 672           1640378090066 simple
(_unit VHDL(or8 0 76(simple 0 80))
	(_version ve4)
	(_time 1640378090067 2021.12.24 22:34:50)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code a0f5f2f6a2f2fcb6f6f6b2fff9a6f6a7a2a3a8a6f6)
	(_ent
		(_time 1640269542946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 77(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 77(_ent(_in))))
		(_port(_int y -1 0 77(_ent(_out))))
		(_prcs
			(line__82(_arch 0 0 82(_assignment(_trgt(1))(_sens(0(7))(0(6))(0(5))(0(4))(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 591           1640378090072 simple
(_unit VHDL(nand2 0 74(simple 0 92))
	(_version ve4)
	(_time 1640378090073 2021.12.24 22:34:50)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code affafef8f8f8aeb9abfdbdf5aba9aea9faa9abacad)
	(_ent
		(_time 1639843843919)
	)
	(_object
		(_port(_int x0 -1 0 75(_ent(_in))))
		(_port(_int x1 -1 0 75(_ent(_in))))
		(_port(_int y -1 0 75(_ent(_out))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 593           1640378090078 simple
(_unit VHDL(nor2 0 86(simple 0 104))
	(_version ve4)
	(_time 1640378090079 2021.12.24 22:34:50)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code affafef8aff9f9bcadf8eaf5a8a8adacada9faa9f9)
	(_ent
		(_time 1639843843925)
	)
	(_object
		(_port(_int x0 -1 0 87(_ent(_in))))
		(_port(_int x1 -1 0 87(_ent(_in))))
		(_port(_int y -1 0 87(_ent(_out))))
		(_prcs
			(line__106(_arch 0 0 106(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 594           1640378090084 simple
(_unit VHDL(xnor2 0 98(simple 0 116))
	(_version ve4)
	(_time 1640378090085 2021.12.24 22:34:50)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code affba3f8acf8adb8adfdbdf4f6a9faa9f9a8adacad)
	(_ent
		(_time 1639843843931)
	)
	(_object
		(_port(_int x0 -1 0 99(_ent(_in))))
		(_port(_int x1 -1 0 99(_ent(_in))))
		(_port(_int y -1 0 99(_ent(_out))))
		(_prcs
			(line__118(_arch 0 0 118(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 597           1640378090090 simple
(_unit VHDL(xor2 0 110(simple 0 128))
	(_version ve4)
	(_time 1640378090091 2021.12.24 22:34:50)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code affba3f8aff9f9bcadf9b7f5a8a8adacada8a7a9f9)
	(_ent
		(_time 1639843843937)
	)
	(_object
		(_port(_int x0 -1 0 111(_ent(_in))))
		(_port(_int x1 -1 0 111(_ent(_in))))
		(_port(_int y -1 0 111(_ent(_out))))
		(_prcs
			(line__130(_arch 0 0 130(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 640           1640378090096 simple
(_unit VHDL(xor3 0 122(simple 0 140))
	(_version ve4)
	(_time 1640378090097 2021.12.24 22:34:50)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code bfebb3ebbfe9e9acbce9a7e5b8b8bdbcbcb8b7b9e9)
	(_ent
		(_time 1639844280714)
	)
	(_object
		(_port(_int x0 -1 0 123(_ent(_in))))
		(_port(_int x1 -1 0 123(_ent(_in))))
		(_port(_int x2 -1 0 123(_ent(_in))))
		(_port(_int y -1 0 123(_ent(_out))))
		(_prcs
			(line__142(_arch 0 0 142(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 685           1640378090102 simple
(_unit VHDL(dff 0 136(simple 0 152))
	(_version ve4)
	(_time 1640378090103 2021.12.24 22:34:50)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code bfeabfebefe8eda9bbefa9e5e8b9bbb9b9b9b9b9bb)
	(_ent
		(_time 1640269293882)
	)
	(_object
		(_port(_int D -1 0 137(_ent(_in))))
		(_port(_int clk -1 0 137(_ent(_in)(_event))))
		(_port(_int Q -1 0 137(_ent(_out))))
		(_prcs
			(line__154(_arch 0 0 154(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 546           1640378097139 simple
(_unit VHDL(not1 0 38(simple 0 8))
	(_version ve4)
	(_time 1640378097140 2021.12.24 22:34:57)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 55060056060305465402100f525251565453005303)
	(_ent
		(_time 1639843843901)
	)
	(_object
		(_port(_int x -1 0 39(_ent(_in))))
		(_port(_int y -1 0 39(_ent(_out))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 590           1640378097145 simple
(_unit VHDL(and2 0 50(simple 0 20))
	(_version ve4)
	(_time 1640378097146 2021.12.24 22:34:57)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 55065456050205465702440f515351565753545300)
	(_ent
		(_time 1639843843907)
	)
	(_object
		(_port(_int x0 -1 0 51(_ent(_in))))
		(_port(_int x1 -1 0 51(_ent(_in))))
		(_port(_int y -1 0 51(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 632           1640378097151 simple
(_unit VHDL(and3 0 28(simple 0 32))
	(_version ve4)
	(_time 1640378097152 2021.12.24 22:34:57)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 55065456050205465602440f515351565653545300)
	(_ent
		(_time 1640197178651)
	)
	(_object
		(_port(_int x0 -1 0 29(_ent(_in))))
		(_port(_int x1 -1 0 29(_ent(_in))))
		(_port(_int x2 -1 0 29(_ent(_in))))
		(_port(_int y -1 0 29(_ent(_out))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 674           1640378097157 simple
(_unit VHDL(and4 0 40(simple 0 44))
	(_version ve4)
	(_time 1640378097158 2021.12.24 22:34:57)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 65366465353235766132743f616361666163646330)
	(_ent
		(_time 1640197178657)
	)
	(_object
		(_port(_int x0 -1 0 41(_ent(_in))))
		(_port(_int x1 -1 0 41(_ent(_in))))
		(_port(_int x2 -1 0 41(_ent(_in))))
		(_port(_int x3 -1 0 41(_ent(_in))))
		(_port(_int y -1 0 41(_ent(_out))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 589           1640378097163 simple
(_unit VHDL(or2 0 62(simple 0 56))
	(_version ve4)
	(_time 1640378097164 2021.12.24 22:34:57)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 65363364623733733333773a366333626766676333)
	(_ent
		(_time 1639843843913)
	)
	(_object
		(_port(_int x0 -1 0 63(_ent(_in))))
		(_port(_int x1 -1 0 63(_ent(_in))))
		(_port(_int y -1 0 63(_ent(_out))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 673           1640378097169 simple
(_unit VHDL(or4 0 64(simple 0 68))
	(_version ve4)
	(_time 1640378097170 2021.12.24 22:34:57)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 65363364623735733333773a306333626766616333)
	(_ent
		(_time 1640197178669)
	)
	(_object
		(_port(_int x0 -1 0 65(_ent(_in))))
		(_port(_int x1 -1 0 65(_ent(_in))))
		(_port(_int x2 -1 0 65(_ent(_in))))
		(_port(_int x3 -1 0 65(_ent(_in))))
		(_port(_int y -1 0 65(_ent(_out))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 672           1640378097175 simple
(_unit VHDL(or8 0 76(simple 0 80))
	(_version ve4)
	(_time 1640378097176 2021.12.24 22:34:57)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 65363364623739733333773a3c63336267666d6333)
	(_ent
		(_time 1640269542946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 77(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 77(_ent(_in))))
		(_port(_int y -1 0 77(_ent(_out))))
		(_prcs
			(line__82(_arch 0 0 82(_assignment(_trgt(1))(_sens(0(7))(0(6))(0(5))(0(4))(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 591           1640378097181 simple
(_unit VHDL(nand2 0 74(simple 0 92))
	(_version ve4)
	(_time 1640378097182 2021.12.24 22:34:57)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 65363065613264736137773f616364633063616667)
	(_ent
		(_time 1639843843919)
	)
	(_object
		(_port(_int x0 -1 0 75(_ent(_in))))
		(_port(_int x1 -1 0 75(_ent(_in))))
		(_port(_int y -1 0 75(_ent(_out))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 593           1640378097187 simple
(_unit VHDL(nor2 0 86(simple 0 104))
	(_version ve4)
	(_time 1640378097188 2021.12.24 22:34:57)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 75262074262323667722302f727277767773207323)
	(_ent
		(_time 1639843843925)
	)
	(_object
		(_port(_int x0 -1 0 87(_ent(_in))))
		(_port(_int x1 -1 0 87(_ent(_in))))
		(_port(_int y -1 0 87(_ent(_out))))
		(_prcs
			(line__106(_arch 0 0 106(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 594           1640378097193 simple
(_unit VHDL(xnor2 0 98(simple 0 116))
	(_version ve4)
	(_time 1640378097194 2021.12.24 22:34:57)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 75277d74252277627727672e2c7320732372777677)
	(_ent
		(_time 1639843843931)
	)
	(_object
		(_port(_int x0 -1 0 99(_ent(_in))))
		(_port(_int x1 -1 0 99(_ent(_in))))
		(_port(_int y -1 0 99(_ent(_out))))
		(_prcs
			(line__118(_arch 0 0 118(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 597           1640378097199 simple
(_unit VHDL(xor2 0 110(simple 0 128))
	(_version ve4)
	(_time 1640378097200 2021.12.24 22:34:57)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 75277d742623236677236d2f7272777677727d7323)
	(_ent
		(_time 1639843843937)
	)
	(_object
		(_port(_int x0 -1 0 111(_ent(_in))))
		(_port(_int x1 -1 0 111(_ent(_in))))
		(_port(_int y -1 0 111(_ent(_out))))
		(_prcs
			(line__130(_arch 0 0 130(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 640           1640378097205 simple
(_unit VHDL(xor3 0 122(simple 0 140))
	(_version ve4)
	(_time 1640378097206 2021.12.24 22:34:57)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 75277d742623236676236d2f7272777676727d7323)
	(_ent
		(_time 1639844280714)
	)
	(_object
		(_port(_int x0 -1 0 123(_ent(_in))))
		(_port(_int x1 -1 0 123(_ent(_in))))
		(_port(_int x2 -1 0 123(_ent(_in))))
		(_port(_int y -1 0 123(_ent(_out))))
		(_prcs
			(line__142(_arch 0 0 142(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 685           1640378097211 simple
(_unit VHDL(dff 0 136(simple 0 152))
	(_version ve4)
	(_time 1640378097212 2021.12.24 22:34:57)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 84d7808a86d3d69280d492ded38280828282828280)
	(_ent
		(_time 1640269293882)
	)
	(_object
		(_port(_int D -1 0 137(_ent(_in))))
		(_port(_int clk -1 0 137(_ent(_in)(_event))))
		(_port(_int Q -1 0 137(_ent(_out))))
		(_prcs
			(line__154(_arch 0 0 154(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 767           1640378097217 simple
(_unit VHDL(dff8 0 165(simple 0 169))
	(_version ve4)
	(_time 1640378097218 2021.12.24 22:34:57)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 84d7808a86d3d6978cd490ded38282878c82808282)
	(_ent
		(_time 1640378097215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 166(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 166(_ent(_in))))
		(_port(_int clk -1 0 166(_ent(_in)(_event))))
		(_port(_int Q 0 0 166(_ent(_out))))
		(_prcs
			(line__171(_arch 0 0 171(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 716           1640378528214 simple
(_unit VHDL(halfadder 0 4(simple 0 8))
	(_version ve4)
	(_time 1640378528215 2021.12.24 22:42:08)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 3c3d30396e6b3b2a3a682d66693a383a393b3e3a34)
	(_ent
		(_time 1639929792197)
	)
	(_inst g1 0 10(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g2 0 11(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int c -1 0 5(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1040          1640378528220 simple
(_unit VHDL(fulladder 0 4(simple 0 21))
	(_version ve4)
	(_time 1640378528221 2021.12.24 22:42:08)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 3c3d3e386a6b3b2a6f6e2d66693a383a393b3e3a3a)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 24(_ent . halfAdder simple)
		(_port
			((x)(x))
			((y)(y))
			((s)(a))
			((c)(b))
		)
	)
	(_inst g2 0 25(_ent . halfAdder simple)
		(_port
			((x)(a))
			((y)(z))
			((s)(s))
			((c)(d))
		)
	)
	(_inst g3 0 26(_ent . or2 simple)
		(_port
			((x0)(b))
			((x1)(d))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 22(_arch(_uni))))
		(_sig(_int b -1 0 22(_arch(_uni))))
		(_sig(_int c -1 0 22(_arch(_uni))))
		(_sig(_int d -1 0 22(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1779          1640378528226 simple
(_unit VHDL(adder8bits 0 33(simple 0 37))
	(_version ve4)
	(_time 1640378528227 2021.12.24 22:42:08)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 3c3d39396b6b6c2a38382e63653a3e3a353b383b3f)
	(_ent
		(_time 1639937194601)
	)
	(_generate gen1 0 41(_for 2 )
		(_inst g1 0 43(_ent . xor2 simple)
			(_port
				((x0)(cin))
				((x1)(b(_object 0)))
				((y)(b_neg(_object 0)))
			)
		)
		(_inst g2 0 44(_ent . fullAdder simple)
			(_port
				((x)(a(_object 0)))
				((y)(b_neg(_object 0)))
				((z)(ripple(_object 0)))
				((s)(r(_object 0)))
				((co)(ripple(_index 1)))
			)
		)
		(_object
			(_cnst(_int i 2 0 41(_arch)))
		)
	)
	(_inst g3 0 46(_ent . xor2 simple)
		(_port
			((x0)(cin))
			((x1)(b(7)))
			((y)(b_neg(7)))
		)
	)
	(_inst g4 0 47(_ent . fullAdder simple)
		(_port
			((x)(a(7)))
			((y)(b_neg(7)))
			((z)(ripple(7)))
			((s)(r(7)))
			((co)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 34(_ent(_in))))
		(_port(_int r 0 0 34(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int ripple 1 0 38(_arch(_uni))))
		(_sig(_int b_neg 1 0 38(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 41(_scalar (_to i 0 i 6))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_alias((ripple(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . simple 2 -1)
)
I 000047 55 2028          1640378528232 Stage1
(_unit VHDL(comparator 0 54(stage1 0 58))
	(_version ve4)
	(_time 1640378528233 2021.12.24 22:42:08)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 4b4a4c494f1c4b5c4a4a5a10184d4a4c4f4d1d4c49)
	(_ent
		(_time 1640378528230)
	)
	(_inst reg1 0 64(_ent . DFF8)
		(_port
			((D)(x))
			((clk)(clk))
			((Q)(x1))
		)
	)
	(_inst reg2 0 65(_ent . DFF8)
		(_port
			((D)(y))
			((clk)(clk))
			((Q)(y1))
		)
	)
	(_inst g1 0 66(_ent . Adder8bits simple)
		(_port
			((a)(x1))
			((b)(y1))
			((cin)(c1))
			((r)(r))
			((cout)(c2))
		)
	)
	(_inst g2 0 67(_ent . and2 simple)
		(_port
			((x0)(r(7)))
			((x1)(_code 0))
			((y)(f))
		)
	)
	(_inst g3 0 68(_ent . or8 simple)
		(_port
			((x)(r))
			((y)(g))
		)
	)
	(_inst g4 0 69(_ent . nor2 simple)
		(_port
			((x0)(f))
			((x1)(g))
			((y)(h))
		)
	)
	(_inst reg3 0 70(_ent . DFF)
		(_port
			((D)(h))
			((clk)(clk))
			((Q)(b))
		)
	)
	(_inst reg4 0 71(_ent . DFF)
		(_port
			((D)(g))
			((clk)(clk))
			((Q)(e))
		)
	)
	(_inst reg5 0 72(_ent . DFF)
		(_port
			((D)(f))
			((clk)(clk))
			((Q)(s))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59(_array -1((_dto i 7 i 0)))))
		(_sig(_int r 1 0 59(_arch(_uni))))
		(_sig(_int x1 1 0 59(_arch(_uni))))
		(_sig(_int y1 1 0 59(_arch(_uni))))
		(_sig(_int c1 -1 0 60(_arch(_uni((i 3))))))
		(_sig(_int c2 -1 0 61(_arch(_uni))))
		(_sig(_int f -1 0 62(_arch(_uni))))
		(_sig(_int g -1 0 62(_arch(_uni))))
		(_sig(_int h -1 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage1 1 -1)
)
I 000043 55 995           1640378528238 bb
(_unit VHDL(testb 0 54(bb 0 82))
	(_version ve4)
	(_time 1640378528239 2021.12.24 22:42:08)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 4b4b4b491c1d1c5c4e4c59101e4d4e4c484c4f4d49)
	(_ent
		(_time 1639937194607)
	)
	(_inst g1 0 86(_ent . Comparator Stage1)
		(_port
			((x)(x))
			((y)(y))
			((clk)(b))
			((b)(e))
			((e)(s))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 83(_array -1((_dto i 7 i 0)))))
		(_sig(_int x 0 0 83(_arch(_uni))))
		(_sig(_int y 0 0 83(_arch(_uni))))
		(_sig(_int b -1 0 84(_arch(_uni))))
		(_sig(_int e -1 0 84(_arch(_uni))))
		(_sig(_int s -1 0 84(_arch(_uni))))
		(_prcs
			(line__88(_arch 0 0 88(_assignment(_trgt(0)))))
			(line__90(_arch 1 0 90(_assignment(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(50463234 50529026)
		(50463234 33751810)
	)
	(_model . bb 2 -1)
)
I 000047 55 2649          1640378537988 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640378537989 2021.12.24 22:42:17)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 717e2570252626672570652b257673727976797272)
	(_ent
		(_time 1640350775009)
	)
	(_inst g1 0 24(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(reg2(2)))
		)
	)
	(_inst g2 0 25(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 26(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 27(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 28(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 29(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 31(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 32(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(reg2(1)))
		)
	)
	(_inst g10 0 33(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 34(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(6)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 35(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 36(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(reg2(0)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_port(_int v -1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 10(_array -1((_dto i 2 i 0)))))
		(_sig(_int reg2 3 0 10(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_alias((v)(x(7))))(_simpleassign BUF)(_trgt(2))(_sens(0(7))))))
			(line__38(_arch 1 0 38(_assignment(_trgt(1))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 2 -1)
)
I 000047 55 1386          1640378537994 simple
(_unit VHDL(onebitcomp 0 43(simple 0 50))
	(_version ve4)
	(_time 1640378537995 2021.12.24 22:42:17)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 717e7670252620677276682a247772772777257671)
	(_ent
		(_time 1640198927927)
	)
	(_inst g1 0 53(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 54(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 55(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(b))
		)
	)
	(_inst g4 0 56(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g5 0 57(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 58(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 59(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 44(_ent(_in))))
		(_port(_int y -1 0 44(_ent(_in))))
		(_port(_int b -1 0 44(_ent(_out))))
		(_port(_int e -1 0 44(_ent(_out))))
		(_port(_int s -1 0 44(_ent(_out))))
		(_sig(_int xn -1 0 51(_arch(_uni))))
		(_sig(_int yn -1 0 51(_arch(_uni))))
		(_sig(_int c1 -1 0 51(_arch(_uni))))
		(_sig(_int c2 -1 0 51(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1384          1640378538000 simple
(_unit VHDL(signcomp 0 63(simple 0 69))
	(_version ve4)
	(_time 1640378538001 2021.12.24 22:42:17)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 717f2370792622672576622b767725767176727778)
	(_ent
		(_time 1640270305734)
	)
	(_inst g1 0 72(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 73(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 74(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(b))
		)
	)
	(_inst g4 0 75(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(s))
		)
	)
	(_inst g5 0 76(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 77(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 78(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 64(_ent(_in))))
		(_port(_int y -1 0 64(_ent(_in))))
		(_port(_int b -1 0 64(_ent(_out))))
		(_port(_int e -1 0 64(_ent(_out))))
		(_port(_int s -1 0 64(_ent(_out))))
		(_sig(_int xn -1 0 70(_arch(_uni))))
		(_sig(_int yn -1 0 70(_arch(_uni))))
		(_sig(_int c1 -1 0 70(_arch(_uni))))
		(_sig(_int c2 -1 0 70(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1787          1640378538004 Stage2
(_unit VHDL(comparator 0 54(stage2 1 81))
	(_version ve4)
	(_time 1640378538005 2021.12.24 22:42:17)
	(_source(\../src/Stage1.vhd\(\../src/Stage2.vhd\)))
	(_parameters tan)
	(_code 717e2370262671667024602a227770767577277673)
	(_ent
		(_time 1640378528229)
	)
	(_generate g1 1 87(_for 3 )
		(_inst g 1 89(_ent . xor2 simple)
			(_port
				((x0)(x(_object 0)))
				((x1)(y(_object 0)))
				((y)(diff(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 1 87(_arch)))
		)
	)
	(_inst g2 1 91(_ent . Encoder8x3 simple)
		(_port
			((x)(diff))
			((y)(en))
			((v)(v))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 82(_array -1((_dto i 7 i 0)))))
		(_sig(_int diff 1 1 82(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 83(_array -1((_dto i 3 i 0)))))
		(_sig(_int en 2 1 83(_arch(_uni))))
		(_sig(_int v -1 1 84(_arch(_uni))))
		(_sig(_int m -2 1 85(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~7~13 1 87(_scalar (_to i 0 i 7))))
		(_prcs
			(line__92(_arch 0 1 92(_assignment(_trgt(9))(_sens(7))(_mon))))
			(line__93(_arch 1 1 93(_prcs(_simple)(_trgt(3)(4)(5))(_sens(9))(_read(0)(1)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage2 2 -1)
)
I 000047 55 716           1640378541648 simple
(_unit VHDL(halfadder 0 4(simple 0 8))
	(_version ve4)
	(_time 1640378541649 2021.12.24 22:42:21)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code b9eeb9edb1eebeafbfeda8e3ecbfbdbfbcbebbbfb1)
	(_ent
		(_time 1639929792197)
	)
	(_inst g1 0 10(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g2 0 11(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int c -1 0 5(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1040          1640378541654 simple
(_unit VHDL(fulladder 0 4(simple 0 21))
	(_version ve4)
	(_time 1640378541655 2021.12.24 22:42:21)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code b9eeb7ecb5eebeafeaeba8e3ecbfbdbfbcbebbbfbf)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 24(_ent . halfAdder simple)
		(_port
			((x)(x))
			((y)(y))
			((s)(a))
			((c)(b))
		)
	)
	(_inst g2 0 25(_ent . halfAdder simple)
		(_port
			((x)(a))
			((y)(z))
			((s)(s))
			((c)(d))
		)
	)
	(_inst g3 0 26(_ent . or2 simple)
		(_port
			((x0)(b))
			((x1)(d))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 22(_arch(_uni))))
		(_sig(_int b -1 0 22(_arch(_uni))))
		(_sig(_int c -1 0 22(_arch(_uni))))
		(_sig(_int d -1 0 22(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1779          1640378541660 simple
(_unit VHDL(adder8bits 0 33(simple 0 37))
	(_version ve4)
	(_time 1640378541661 2021.12.24 22:42:21)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code b9eeb0edb4eee9afbdbdabe6e0bfbbbfb0bebdbeba)
	(_ent
		(_time 1639937194601)
	)
	(_generate gen1 0 41(_for 2 )
		(_inst g1 0 43(_ent . xor2 simple)
			(_port
				((x0)(cin))
				((x1)(b(_object 0)))
				((y)(b_neg(_object 0)))
			)
		)
		(_inst g2 0 44(_ent . fullAdder simple)
			(_port
				((x)(a(_object 0)))
				((y)(b_neg(_object 0)))
				((z)(ripple(_object 0)))
				((s)(r(_object 0)))
				((co)(ripple(_index 1)))
			)
		)
		(_object
			(_cnst(_int i 2 0 41(_arch)))
		)
	)
	(_inst g3 0 46(_ent . xor2 simple)
		(_port
			((x0)(cin))
			((x1)(b(7)))
			((y)(b_neg(7)))
		)
	)
	(_inst g4 0 47(_ent . fullAdder simple)
		(_port
			((x)(a(7)))
			((y)(b_neg(7)))
			((z)(ripple(7)))
			((s)(r(7)))
			((co)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 34(_ent(_in))))
		(_port(_int r 0 0 34(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int ripple 1 0 38(_arch(_uni))))
		(_sig(_int b_neg 1 0 38(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 41(_scalar (_to i 0 i 6))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_alias((ripple(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . simple 2 -1)
)
I 000047 55 2028          1640378541666 Stage1
(_unit VHDL(comparator 0 54(stage1 0 58))
	(_version ve4)
	(_time 1640378541667 2021.12.24 22:42:21)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code b9eeb2ede6eeb9aeb8b8a8e2eabfb8bebdbfefbebb)
	(_ent
		(_time 1640378528229)
	)
	(_inst reg1 0 64(_ent . DFF8)
		(_port
			((D)(x))
			((clk)(clk))
			((Q)(x1))
		)
	)
	(_inst reg2 0 65(_ent . DFF8)
		(_port
			((D)(y))
			((clk)(clk))
			((Q)(y1))
		)
	)
	(_inst g1 0 66(_ent . Adder8bits simple)
		(_port
			((a)(x1))
			((b)(y1))
			((cin)(c1))
			((r)(r))
			((cout)(c2))
		)
	)
	(_inst g2 0 67(_ent . and2 simple)
		(_port
			((x0)(r(7)))
			((x1)(_code 0))
			((y)(f))
		)
	)
	(_inst g3 0 68(_ent . or8 simple)
		(_port
			((x)(r))
			((y)(g))
		)
	)
	(_inst g4 0 69(_ent . nor2 simple)
		(_port
			((x0)(f))
			((x1)(g))
			((y)(h))
		)
	)
	(_inst reg3 0 70(_ent . DFF)
		(_port
			((D)(h))
			((clk)(clk))
			((Q)(b))
		)
	)
	(_inst reg4 0 71(_ent . DFF)
		(_port
			((D)(g))
			((clk)(clk))
			((Q)(e))
		)
	)
	(_inst reg5 0 72(_ent . DFF)
		(_port
			((D)(f))
			((clk)(clk))
			((Q)(s))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59(_array -1((_dto i 7 i 0)))))
		(_sig(_int r 1 0 59(_arch(_uni))))
		(_sig(_int x1 1 0 59(_arch(_uni))))
		(_sig(_int y1 1 0 59(_arch(_uni))))
		(_sig(_int c1 -1 0 60(_arch(_uni((i 3))))))
		(_sig(_int c2 -1 0 61(_arch(_uni))))
		(_sig(_int f -1 0 62(_arch(_uni))))
		(_sig(_int g -1 0 62(_arch(_uni))))
		(_sig(_int h -1 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage1 1 -1)
)
I 000043 55 995           1640378541672 bb
(_unit VHDL(testb 0 54(bb 0 82))
	(_version ve4)
	(_time 1640378541673 2021.12.24 22:42:21)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code c99fc59cc59f9edecccedb929ccfcccecacecdcfcb)
	(_ent
		(_time 1639937194607)
	)
	(_inst g1 0 86(_ent . Comparator Stage1)
		(_port
			((x)(x))
			((y)(y))
			((clk)(b))
			((b)(e))
			((e)(s))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 83(_array -1((_dto i 7 i 0)))))
		(_sig(_int x 0 0 83(_arch(_uni))))
		(_sig(_int y 0 0 83(_arch(_uni))))
		(_sig(_int b -1 0 84(_arch(_uni))))
		(_sig(_int e -1 0 84(_arch(_uni))))
		(_sig(_int s -1 0 84(_arch(_uni))))
		(_prcs
			(line__88(_arch 0 0 88(_assignment(_trgt(0)))))
			(line__90(_arch 1 0 90(_assignment(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(50463234 50529026)
		(50463234 33751810)
	)
	(_model . bb 2 -1)
)
I 000047 55 716           1640378732853 simple
(_unit VHDL(halfadder 0 4(simple 0 8))
	(_version ve4)
	(_time 1640378732854 2021.12.24 22:45:32)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 9c939793cecb9b8a9ac88dc6c99a989a999b9e9a94)
	(_ent
		(_time 1639929792197)
	)
	(_inst g1 0 10(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g2 0 11(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int c -1 0 5(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1040          1640378732859 simple
(_unit VHDL(fulladder 0 4(simple 0 21))
	(_version ve4)
	(_time 1640378732860 2021.12.24 22:45:32)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 9c939992cacb9b8acfce8dc6c99a989a999b9e9a9a)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 24(_ent . halfAdder simple)
		(_port
			((x)(x))
			((y)(y))
			((s)(a))
			((c)(b))
		)
	)
	(_inst g2 0 25(_ent . halfAdder simple)
		(_port
			((x)(a))
			((y)(z))
			((s)(s))
			((c)(d))
		)
	)
	(_inst g3 0 26(_ent . or2 simple)
		(_port
			((x0)(b))
			((x1)(d))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 22(_arch(_uni))))
		(_sig(_int b -1 0 22(_arch(_uni))))
		(_sig(_int c -1 0 22(_arch(_uni))))
		(_sig(_int d -1 0 22(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1779          1640378732865 simple
(_unit VHDL(adder8bits 0 33(simple 0 37))
	(_version ve4)
	(_time 1640378732866 2021.12.24 22:45:32)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 9c939e93cbcbcc8a98988ec3c59a9e9a959b989b9f)
	(_ent
		(_time 1639937194601)
	)
	(_generate gen1 0 41(_for 2 )
		(_inst g1 0 43(_ent . xor2 simple)
			(_port
				((x0)(cin))
				((x1)(b(_object 0)))
				((y)(b_neg(_object 0)))
			)
		)
		(_inst g2 0 44(_ent . fullAdder simple)
			(_port
				((x)(a(_object 0)))
				((y)(b_neg(_object 0)))
				((z)(ripple(_object 0)))
				((s)(r(_object 0)))
				((co)(ripple(_index 1)))
			)
		)
		(_object
			(_cnst(_int i 2 0 41(_arch)))
		)
	)
	(_inst g3 0 46(_ent . xor2 simple)
		(_port
			((x0)(cin))
			((x1)(b(7)))
			((y)(b_neg(7)))
		)
	)
	(_inst g4 0 47(_ent . fullAdder simple)
		(_port
			((x)(a(7)))
			((y)(b_neg(7)))
			((z)(ripple(7)))
			((s)(r(7)))
			((co)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 34(_ent(_in))))
		(_port(_int r 0 0 34(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int ripple 1 0 38(_arch(_uni))))
		(_sig(_int b_neg 1 0 38(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 41(_scalar (_to i 0 i 6))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_alias((ripple(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . simple 2 -1)
)
I 000047 55 2028          1640378732871 Stage1
(_unit VHDL(comparator 0 54(stage1 0 58))
	(_version ve4)
	(_time 1640378732872 2021.12.24 22:45:32)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 9c939c9399cb9c8b9d9d8dc7cf9a9d9b989aca9b9e)
	(_ent
		(_time 1640378528229)
	)
	(_inst reg1 0 64(_ent . DFF8)
		(_port
			((D)(x))
			((clk)(clk))
			((Q)(x1))
		)
	)
	(_inst reg2 0 65(_ent . DFF8)
		(_port
			((D)(y))
			((clk)(clk))
			((Q)(y1))
		)
	)
	(_inst g1 0 66(_ent . Adder8bits simple)
		(_port
			((a)(x1))
			((b)(y1))
			((cin)(c1))
			((r)(r))
			((cout)(c2))
		)
	)
	(_inst g2 0 67(_ent . and2 simple)
		(_port
			((x0)(r(7)))
			((x1)(_code 0))
			((y)(f))
		)
	)
	(_inst g3 0 68(_ent . or8 simple)
		(_port
			((x)(r))
			((y)(g))
		)
	)
	(_inst g4 0 69(_ent . nor2 simple)
		(_port
			((x0)(f))
			((x1)(g))
			((y)(h))
		)
	)
	(_inst reg3 0 70(_ent . DFF)
		(_port
			((D)(h))
			((clk)(clk))
			((Q)(b))
		)
	)
	(_inst reg4 0 71(_ent . DFF)
		(_port
			((D)(g))
			((clk)(clk))
			((Q)(e))
		)
	)
	(_inst reg5 0 72(_ent . DFF)
		(_port
			((D)(f))
			((clk)(clk))
			((Q)(s))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59(_array -1((_dto i 7 i 0)))))
		(_sig(_int r 1 0 59(_arch(_uni))))
		(_sig(_int x1 1 0 59(_arch(_uni))))
		(_sig(_int y1 1 0 59(_arch(_uni))))
		(_sig(_int c1 -1 0 60(_arch(_uni((i 3))))))
		(_sig(_int c2 -1 0 61(_arch(_uni))))
		(_sig(_int f -1 0 62(_arch(_uni))))
		(_sig(_int g -1 0 62(_arch(_uni))))
		(_sig(_int h -1 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage1 1 -1)
)
I 000047 55 716           1640378743693 simple
(_unit VHDL(halfadder 0 4(simple 0 8))
	(_version ve4)
	(_time 1640378743694 2021.12.24 22:45:43)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code f8aca4a8f1afffeefeace9a2adfefcfefdfffafef0)
	(_ent
		(_time 1639929792197)
	)
	(_inst g1 0 10(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g2 0 11(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int c -1 0 5(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1040          1640378743699 simple
(_unit VHDL(fulladder 0 4(simple 0 21))
	(_version ve4)
	(_time 1640378743700 2021.12.24 22:45:43)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code f8acaaa9f5afffeeabaae9a2adfefcfefdfffafefe)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 24(_ent . halfAdder simple)
		(_port
			((x)(x))
			((y)(y))
			((s)(a))
			((c)(b))
		)
	)
	(_inst g2 0 25(_ent . halfAdder simple)
		(_port
			((x)(a))
			((y)(z))
			((s)(s))
			((c)(d))
		)
	)
	(_inst g3 0 26(_ent . or2 simple)
		(_port
			((x0)(b))
			((x1)(d))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 22(_arch(_uni))))
		(_sig(_int b -1 0 22(_arch(_uni))))
		(_sig(_int c -1 0 22(_arch(_uni))))
		(_sig(_int d -1 0 22(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1779          1640378743705 simple
(_unit VHDL(adder8bits 0 33(simple 0 37))
	(_version ve4)
	(_time 1640378743706 2021.12.24 22:45:43)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code f8acada8f4afa8eefcfceaa7a1fefafef1fffcfffb)
	(_ent
		(_time 1639937194601)
	)
	(_generate gen1 0 41(_for 2 )
		(_inst g1 0 43(_ent . xor2 simple)
			(_port
				((x0)(cin))
				((x1)(b(_object 0)))
				((y)(b_neg(_object 0)))
			)
		)
		(_inst g2 0 44(_ent . fullAdder simple)
			(_port
				((x)(a(_object 0)))
				((y)(b_neg(_object 0)))
				((z)(ripple(_object 0)))
				((s)(r(_object 0)))
				((co)(ripple(_index 1)))
			)
		)
		(_object
			(_cnst(_int i 2 0 41(_arch)))
		)
	)
	(_inst g3 0 46(_ent . xor2 simple)
		(_port
			((x0)(cin))
			((x1)(b(7)))
			((y)(b_neg(7)))
		)
	)
	(_inst g4 0 47(_ent . fullAdder simple)
		(_port
			((x)(a(7)))
			((y)(b_neg(7)))
			((z)(ripple(7)))
			((s)(r(7)))
			((co)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 34(_ent(_in))))
		(_port(_int r 0 0 34(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int ripple 1 0 38(_arch(_uni))))
		(_sig(_int b_neg 1 0 38(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 41(_scalar (_to i 0 i 6))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_alias((ripple(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . simple 2 -1)
)
I 000047 55 2028          1640378743711 Stage1
(_unit VHDL(comparator 0 54(stage1 0 58))
	(_version ve4)
	(_time 1640378743712 2021.12.24 22:45:43)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code f8acafa8a6aff8eff9f9e9a3abfef9fffcfeaefffa)
	(_ent
		(_time 1640378528229)
	)
	(_inst reg1 0 64(_ent . DFF8)
		(_port
			((D)(x))
			((clk)(clk))
			((Q)(x1))
		)
	)
	(_inst reg2 0 65(_ent . DFF8)
		(_port
			((D)(y))
			((clk)(clk))
			((Q)(y1))
		)
	)
	(_inst g1 0 66(_ent . Adder8bits simple)
		(_port
			((a)(x1))
			((b)(y1))
			((cin)(c1))
			((r)(r))
			((cout)(c2))
		)
	)
	(_inst g2 0 67(_ent . and2 simple)
		(_port
			((x0)(r(7)))
			((x1)(_code 0))
			((y)(f))
		)
	)
	(_inst g3 0 68(_ent . or8 simple)
		(_port
			((x)(r))
			((y)(g))
		)
	)
	(_inst g4 0 69(_ent . nor2 simple)
		(_port
			((x0)(f))
			((x1)(g))
			((y)(h))
		)
	)
	(_inst reg3 0 70(_ent . DFF)
		(_port
			((D)(h))
			((clk)(clk))
			((Q)(b))
		)
	)
	(_inst reg4 0 71(_ent . DFF)
		(_port
			((D)(g))
			((clk)(clk))
			((Q)(e))
		)
	)
	(_inst reg5 0 72(_ent . DFF)
		(_port
			((D)(f))
			((clk)(clk))
			((Q)(s))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59(_array -1((_dto i 7 i 0)))))
		(_sig(_int r 1 0 59(_arch(_uni))))
		(_sig(_int x1 1 0 59(_arch(_uni))))
		(_sig(_int y1 1 0 59(_arch(_uni))))
		(_sig(_int c1 -1 0 60(_arch(_uni((i 3))))))
		(_sig(_int c2 -1 0 61(_arch(_uni))))
		(_sig(_int f -1 0 62(_arch(_uni))))
		(_sig(_int g -1 0 62(_arch(_uni))))
		(_sig(_int h -1 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage1 1 -1)
)
I 000043 55 1120          1640378743717 bb
(_unit VHDL(testb 0 54(bb 0 82))
	(_version ve4)
	(_time 1640378743718 2021.12.24 22:45:43)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code f8ada8a8f5aeafeffdfaeaa3adfefdfffbfffcfefa)
	(_ent
		(_time 1639937194607)
	)
	(_inst g1 0 87(_ent . Comparator Stage1)
		(_port
			((x)(x))
			((y)(y))
			((clk)(clk))
			((b)(b))
			((e)(e))
			((s)(s))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 83(_array -1((_dto i 7 i 0)))))
		(_sig(_int x 0 0 83(_arch(_uni))))
		(_sig(_int y 0 0 83(_arch(_uni))))
		(_sig(_int clk -1 0 84(_arch(_uni((i 3))))))
		(_sig(_int b -1 0 85(_arch(_uni))))
		(_sig(_int e -1 0 85(_arch(_uni))))
		(_sig(_int s -1 0 85(_arch(_uni))))
		(_prcs
			(line__89(_arch 0 0 89(_assignment(_trgt(0)))))
			(line__91(_arch 1 0 91(_assignment(_trgt(1)))))
			(line__93(_arch 2 0 93(_assignment(_trgt(2))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(50463234 50529026)
		(50463234 33751810)
	)
	(_model . bb 3 -1)
)
I 000047 55 716           1640378921699 simple
(_unit VHDL(halfadder 0 4(simple 0 8))
	(_version ve4)
	(_time 1640378921700 2021.12.24 22:48:41)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 4849454a411f4f5e4e1c59121d4e4c4e4d4f4a4e40)
	(_ent
		(_time 1639929792197)
	)
	(_inst g1 0 10(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g2 0 11(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int c -1 0 5(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1040          1640378921705 simple
(_unit VHDL(fulladder 0 4(simple 0 21))
	(_version ve4)
	(_time 1640378921706 2021.12.24 22:48:41)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 48494b4b451f4f5e1b1a59121d4e4c4e4d4f4a4e4e)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 24(_ent . halfAdder simple)
		(_port
			((x)(x))
			((y)(y))
			((s)(a))
			((c)(b))
		)
	)
	(_inst g2 0 25(_ent . halfAdder simple)
		(_port
			((x)(a))
			((y)(z))
			((s)(s))
			((c)(d))
		)
	)
	(_inst g3 0 26(_ent . or2 simple)
		(_port
			((x0)(b))
			((x1)(d))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 22(_arch(_uni))))
		(_sig(_int b -1 0 22(_arch(_uni))))
		(_sig(_int c -1 0 22(_arch(_uni))))
		(_sig(_int d -1 0 22(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1779          1640378921711 simple
(_unit VHDL(adder8bits 0 33(simple 0 37))
	(_version ve4)
	(_time 1640378921712 2021.12.24 22:48:41)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 48494c4a441f185e4c4c5a17114e4a4e414f4c4f4b)
	(_ent
		(_time 1639937194601)
	)
	(_generate gen1 0 41(_for 2 )
		(_inst g1 0 43(_ent . xor2 simple)
			(_port
				((x0)(cin))
				((x1)(b(_object 0)))
				((y)(b_neg(_object 0)))
			)
		)
		(_inst g2 0 44(_ent . fullAdder simple)
			(_port
				((x)(a(_object 0)))
				((y)(b_neg(_object 0)))
				((z)(ripple(_object 0)))
				((s)(r(_object 0)))
				((co)(ripple(_index 1)))
			)
		)
		(_object
			(_cnst(_int i 2 0 41(_arch)))
		)
	)
	(_inst g3 0 46(_ent . xor2 simple)
		(_port
			((x0)(cin))
			((x1)(b(7)))
			((y)(b_neg(7)))
		)
	)
	(_inst g4 0 47(_ent . fullAdder simple)
		(_port
			((x)(a(7)))
			((y)(b_neg(7)))
			((z)(ripple(7)))
			((s)(r(7)))
			((co)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 34(_ent(_in))))
		(_port(_int r 0 0 34(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int ripple 1 0 38(_arch(_uni))))
		(_sig(_int b_neg 1 0 38(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 41(_scalar (_to i 0 i 6))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_alias((ripple(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . simple 2 -1)
)
I 000047 55 2028          1640378921717 Stage1
(_unit VHDL(comparator 0 54(stage1 0 58))
	(_version ve4)
	(_time 1640378921718 2021.12.24 22:48:41)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 58595e5b060f584f595949030b5e595f5c5e0e5f5a)
	(_ent
		(_time 1640378528229)
	)
	(_inst reg1 0 64(_ent . DFF8)
		(_port
			((D)(x))
			((clk)(clk))
			((Q)(x1))
		)
	)
	(_inst reg2 0 65(_ent . DFF8)
		(_port
			((D)(y))
			((clk)(clk))
			((Q)(y1))
		)
	)
	(_inst g1 0 66(_ent . Adder8bits simple)
		(_port
			((a)(x1))
			((b)(y1))
			((cin)(c1))
			((r)(r))
			((cout)(c2))
		)
	)
	(_inst g2 0 67(_ent . and2 simple)
		(_port
			((x0)(r(7)))
			((x1)(_code 0))
			((y)(f))
		)
	)
	(_inst g3 0 68(_ent . or8 simple)
		(_port
			((x)(r))
			((y)(g))
		)
	)
	(_inst g4 0 69(_ent . nor2 simple)
		(_port
			((x0)(f))
			((x1)(g))
			((y)(h))
		)
	)
	(_inst reg3 0 70(_ent . DFF)
		(_port
			((D)(h))
			((clk)(clk))
			((Q)(b))
		)
	)
	(_inst reg4 0 71(_ent . DFF)
		(_port
			((D)(g))
			((clk)(clk))
			((Q)(e))
		)
	)
	(_inst reg5 0 72(_ent . DFF)
		(_port
			((D)(f))
			((clk)(clk))
			((Q)(s))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59(_array -1((_dto i 7 i 0)))))
		(_sig(_int r 1 0 59(_arch(_uni))))
		(_sig(_int x1 1 0 59(_arch(_uni))))
		(_sig(_int y1 1 0 59(_arch(_uni))))
		(_sig(_int c1 -1 0 60(_arch(_uni((i 3))))))
		(_sig(_int c2 -1 0 61(_arch(_uni))))
		(_sig(_int f -1 0 62(_arch(_uni))))
		(_sig(_int g -1 0 62(_arch(_uni))))
		(_sig(_int h -1 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage1 1 -1)
)
I 000043 55 1187          1640378921723 bb
(_unit VHDL(testb 0 54(bb 0 82))
	(_version ve4)
	(_time 1640378921724 2021.12.24 22:48:41)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 5858595b550e0f4f5d5a4a030d5e5d5f5b5f5c5e5a)
	(_ent
		(_time 1639937194607)
	)
	(_inst g1 0 87(_ent . Comparator Stage1)
		(_port
			((x)(x))
			((y)(y))
			((clk)(clk))
			((b)(b))
			((e)(e))
			((s)(s))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 83(_array -1((_dto i 7 i 0)))))
		(_sig(_int x 0 0 83(_arch(_uni))))
		(_sig(_int y 0 0 83(_arch(_uni))))
		(_sig(_int clk -1 0 84(_arch(_uni((i 3))))))
		(_sig(_int b -1 0 85(_arch(_uni))))
		(_sig(_int e -1 0 85(_arch(_uni))))
		(_sig(_int s -1 0 85(_arch(_uni))))
		(_prcs
			(line__89(_arch 0 0 89(_assignment(_trgt(0)))))
			(line__91(_arch 1 0 91(_assignment(_trgt(1)))))
			(line__93(_arch 2 0 93(_assignment(_trgt(2))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)(1)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(50463235 50528771)
		(50463234 50529026)
		(50528771 50463491)
		(50463234 33751810)
	)
	(_model . bb 3 -1)
)
I 000047 55 716           1640379035760 simple
(_unit VHDL(halfadder 0 4(simple 0 8))
	(_version ve4)
	(_time 1640379035761 2021.12.24 22:50:35)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code d6d3dc84d181d1c0d082c78c83d0d2d0d3d1d4d0de)
	(_ent
		(_time 1639929792197)
	)
	(_inst g1 0 10(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g2 0 11(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int c -1 0 5(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1040          1640379035766 simple
(_unit VHDL(fulladder 0 4(simple 0 21))
	(_version ve4)
	(_time 1640379035767 2021.12.24 22:50:35)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code d6d3d285d581d1c08584c78c83d0d2d0d3d1d4d0d0)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 24(_ent . halfAdder simple)
		(_port
			((x)(x))
			((y)(y))
			((s)(a))
			((c)(b))
		)
	)
	(_inst g2 0 25(_ent . halfAdder simple)
		(_port
			((x)(a))
			((y)(z))
			((s)(s))
			((c)(d))
		)
	)
	(_inst g3 0 26(_ent . or2 simple)
		(_port
			((x0)(b))
			((x1)(d))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 22(_arch(_uni))))
		(_sig(_int b -1 0 22(_arch(_uni))))
		(_sig(_int c -1 0 22(_arch(_uni))))
		(_sig(_int d -1 0 22(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1779          1640379035772 simple
(_unit VHDL(adder8bits 0 33(simple 0 37))
	(_version ve4)
	(_time 1640379035773 2021.12.24 22:50:35)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code d6d3d584d48186c0d2d2c4898fd0d4d0dfd1d2d1d5)
	(_ent
		(_time 1639937194601)
	)
	(_generate gen1 0 41(_for 2 )
		(_inst g1 0 43(_ent . xor2 simple)
			(_port
				((x0)(cin))
				((x1)(b(_object 0)))
				((y)(b_neg(_object 0)))
			)
		)
		(_inst g2 0 44(_ent . fullAdder simple)
			(_port
				((x)(a(_object 0)))
				((y)(b_neg(_object 0)))
				((z)(ripple(_object 0)))
				((s)(r(_object 0)))
				((co)(ripple(_index 1)))
			)
		)
		(_object
			(_cnst(_int i 2 0 41(_arch)))
		)
	)
	(_inst g3 0 46(_ent . xor2 simple)
		(_port
			((x0)(cin))
			((x1)(b(7)))
			((y)(b_neg(7)))
		)
	)
	(_inst g4 0 47(_ent . fullAdder simple)
		(_port
			((x)(a(7)))
			((y)(b_neg(7)))
			((z)(ripple(7)))
			((s)(r(7)))
			((co)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 34(_ent(_in))))
		(_port(_int r 0 0 34(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int ripple 1 0 38(_arch(_uni))))
		(_sig(_int b_neg 1 0 38(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 41(_scalar (_to i 0 i 6))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_alias((ripple(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . simple 2 -1)
)
I 000047 55 2028          1640379035778 Stage1
(_unit VHDL(comparator 0 54(stage1 0 58))
	(_version ve4)
	(_time 1640379035779 2021.12.24 22:50:35)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code e6e3e7b5b6b1e6f1e7e7f7bdb5e0e7e1e2e0b0e1e4)
	(_ent
		(_time 1640378528229)
	)
	(_inst reg1 0 64(_ent . DFF8)
		(_port
			((D)(x))
			((clk)(clk))
			((Q)(x1))
		)
	)
	(_inst reg2 0 65(_ent . DFF8)
		(_port
			((D)(y))
			((clk)(clk))
			((Q)(y1))
		)
	)
	(_inst g1 0 66(_ent . Adder8bits simple)
		(_port
			((a)(x1))
			((b)(y1))
			((cin)(c1))
			((r)(r))
			((cout)(c2))
		)
	)
	(_inst g2 0 67(_ent . and2 simple)
		(_port
			((x0)(r(7)))
			((x1)(_code 0))
			((y)(f))
		)
	)
	(_inst g3 0 68(_ent . or8 simple)
		(_port
			((x)(r))
			((y)(g))
		)
	)
	(_inst g4 0 69(_ent . nor2 simple)
		(_port
			((x0)(f))
			((x1)(g))
			((y)(h))
		)
	)
	(_inst reg3 0 70(_ent . DFF)
		(_port
			((D)(h))
			((clk)(clk))
			((Q)(b))
		)
	)
	(_inst reg4 0 71(_ent . DFF)
		(_port
			((D)(g))
			((clk)(clk))
			((Q)(e))
		)
	)
	(_inst reg5 0 72(_ent . DFF)
		(_port
			((D)(f))
			((clk)(clk))
			((Q)(s))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59(_array -1((_dto i 7 i 0)))))
		(_sig(_int r 1 0 59(_arch(_uni))))
		(_sig(_int x1 1 0 59(_arch(_uni))))
		(_sig(_int y1 1 0 59(_arch(_uni))))
		(_sig(_int c1 -1 0 60(_arch(_uni((i 3))))))
		(_sig(_int c2 -1 0 61(_arch(_uni))))
		(_sig(_int f -1 0 62(_arch(_uni))))
		(_sig(_int g -1 0 62(_arch(_uni))))
		(_sig(_int h -1 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage1 1 -1)
)
I 000043 55 1187          1640379035784 bb
(_unit VHDL(testb 0 54(bb 0 82))
	(_version ve4)
	(_time 1640379035785 2021.12.24 22:50:35)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code e6e2e0b5e5b0b1f1e3e4f4bdb3e0e3e1e5e1e2e0e4)
	(_ent
		(_time 1639937194607)
	)
	(_inst g1 0 87(_ent . Comparator Stage1)
		(_port
			((x)(x))
			((y)(y))
			((clk)(clk))
			((b)(b))
			((e)(e))
			((s)(s))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 83(_array -1((_dto i 7 i 0)))))
		(_sig(_int x 0 0 83(_arch(_uni))))
		(_sig(_int y 0 0 83(_arch(_uni))))
		(_sig(_int clk -1 0 84(_arch(_uni((i 2))))))
		(_sig(_int b -1 0 85(_arch(_uni))))
		(_sig(_int e -1 0 85(_arch(_uni))))
		(_sig(_int s -1 0 85(_arch(_uni))))
		(_prcs
			(line__89(_arch 0 0 89(_assignment(_trgt(0)))))
			(line__91(_arch 1 0 91(_assignment(_trgt(1)))))
			(line__93(_arch 2 0 93(_assignment(_trgt(2))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)(1)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(50463235 50528771)
		(50463234 50529026)
		(50528771 50463491)
		(50463234 33751810)
	)
	(_model . bb 3 -1)
)
I 000047 55 546           1640379448982 simple
(_unit VHDL(not1 0 38(simple 0 8))
	(_version ve4)
	(_time 1640379448983 2021.12.24 22:57:28)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code f9f7aca9a6afa9eaf8aebca3fefefdfaf8ffacffaf)
	(_ent
		(_time 1639843843901)
	)
	(_object
		(_port(_int x -1 0 39(_ent(_in))))
		(_port(_int y -1 0 39(_ent(_out))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 590           1640379448988 simple
(_unit VHDL(and2 0 50(simple 0 20))
	(_version ve4)
	(_time 1640379448989 2021.12.24 22:57:28)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code f9f7f8a9a5aea9eafbaee8a3fdfffdfafbfff8ffac)
	(_ent
		(_time 1639843843907)
	)
	(_object
		(_port(_int x0 -1 0 51(_ent(_in))))
		(_port(_int x1 -1 0 51(_ent(_in))))
		(_port(_int y -1 0 51(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 632           1640379448994 simple
(_unit VHDL(and3 0 28(simple 0 32))
	(_version ve4)
	(_time 1640379448995 2021.12.24 22:57:28)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 0907090f555e591a0a5e18530d0f0d0a0a0f080f5c)
	(_ent
		(_time 1640197178651)
	)
	(_object
		(_port(_int x0 -1 0 29(_ent(_in))))
		(_port(_int x1 -1 0 29(_ent(_in))))
		(_port(_int x2 -1 0 29(_ent(_in))))
		(_port(_int y -1 0 29(_ent(_out))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 674           1640379449000 simple
(_unit VHDL(and4 0 40(simple 0 44))
	(_version ve4)
	(_time 1640379449001 2021.12.24 22:57:28)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 0907090f555e591a0d5e18530d0f0d0a0d0f080f5c)
	(_ent
		(_time 1640197178657)
	)
	(_object
		(_port(_int x0 -1 0 41(_ent(_in))))
		(_port(_int x1 -1 0 41(_ent(_in))))
		(_port(_int x2 -1 0 41(_ent(_in))))
		(_port(_int x3 -1 0 41(_ent(_in))))
		(_port(_int y -1 0 41(_ent(_out))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 589           1640379449006 simple
(_unit VHDL(or2 0 62(simple 0 56))
	(_version ve4)
	(_time 1640379449007 2021.12.24 22:57:28)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 09075e0e025b5f1f5f5f1b565a0f5f0e0b0a0b0f5f)
	(_ent
		(_time 1639843843913)
	)
	(_object
		(_port(_int x0 -1 0 63(_ent(_in))))
		(_port(_int x1 -1 0 63(_ent(_in))))
		(_port(_int y -1 0 63(_ent(_out))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 673           1640379449012 simple
(_unit VHDL(or4 0 64(simple 0 68))
	(_version ve4)
	(_time 1640379449013 2021.12.24 22:57:28)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 09075e0e025b591f5f5f1b565c0f5f0e0b0a0d0f5f)
	(_ent
		(_time 1640197178669)
	)
	(_object
		(_port(_int x0 -1 0 65(_ent(_in))))
		(_port(_int x1 -1 0 65(_ent(_in))))
		(_port(_int x2 -1 0 65(_ent(_in))))
		(_port(_int x3 -1 0 65(_ent(_in))))
		(_port(_int y -1 0 65(_ent(_out))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 672           1640379449018 simple
(_unit VHDL(or8 0 76(simple 0 80))
	(_version ve4)
	(_time 1640379449019 2021.12.24 22:57:29)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 09075e0e025b551f5f5f1b56500f5f0e0b0a010f5f)
	(_ent
		(_time 1640269542946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 77(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 77(_ent(_in))))
		(_port(_int y -1 0 77(_ent(_out))))
		(_prcs
			(line__82(_arch 0 0 82(_assignment(_trgt(1))(_sens(0(7))(0(6))(0(5))(0(4))(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 591           1640379449024 simple
(_unit VHDL(nand2 0 74(simple 0 92))
	(_version ve4)
	(_time 1640379449025 2021.12.24 22:57:29)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 18164c1f114f190e1c4a0a421c1e191e4d1e1c1b1a)
	(_ent
		(_time 1639843843919)
	)
	(_object
		(_port(_int x0 -1 0 75(_ent(_in))))
		(_port(_int x1 -1 0 75(_ent(_in))))
		(_port(_int y -1 0 75(_ent(_out))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 593           1640379449030 simple
(_unit VHDL(nor2 0 86(simple 0 104))
	(_version ve4)
	(_time 1640379449031 2021.12.24 22:57:29)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 18164c1f464e4e0b1a4f5d421f1f1a1b1a1e4d1e4e)
	(_ent
		(_time 1639843843925)
	)
	(_object
		(_port(_int x0 -1 0 87(_ent(_in))))
		(_port(_int x1 -1 0 87(_ent(_in))))
		(_port(_int y -1 0 87(_ent(_out))))
		(_prcs
			(line__106(_arch 0 0 106(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 594           1640379449038 simple
(_unit VHDL(xnor2 0 98(simple 0 128))
	(_version ve4)
	(_time 1640379449039 2021.12.24 22:57:29)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 2827212c757f2a3f2a7a3a73712e7d2e7e2f2a2b2a)
	(_ent
		(_time 1639843843931)
	)
	(_object
		(_port(_int x0 -1 0 99(_ent(_in))))
		(_port(_int x1 -1 0 99(_ent(_in))))
		(_port(_int y -1 0 99(_ent(_out))))
		(_prcs
			(line__130(_arch 0 0 130(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 597           1640379449044 simple
(_unit VHDL(xor2 0 110(simple 0 140))
	(_version ve4)
	(_time 1640379449045 2021.12.24 22:57:29)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 2827212c767e7e3b2a7e30722f2f2a2b2a2f202e7e)
	(_ent
		(_time 1639843843937)
	)
	(_object
		(_port(_int x0 -1 0 111(_ent(_in))))
		(_port(_int x1 -1 0 111(_ent(_in))))
		(_port(_int y -1 0 111(_ent(_out))))
		(_prcs
			(line__142(_arch 0 0 142(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 640           1640379449050 simple
(_unit VHDL(xor3 0 122(simple 0 152))
	(_version ve4)
	(_time 1640379449051 2021.12.24 22:57:29)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 2827212c767e7e3b2b7e30722f2f2a2b2b2f202e7e)
	(_ent
		(_time 1639844280714)
	)
	(_object
		(_port(_int x0 -1 0 123(_ent(_in))))
		(_port(_int x1 -1 0 123(_ent(_in))))
		(_port(_int x2 -1 0 123(_ent(_in))))
		(_port(_int y -1 0 123(_ent(_out))))
		(_prcs
			(line__154(_arch 0 0 154(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 685           1640379449056 simple
(_unit VHDL(dff 0 136(simple 0 164))
	(_version ve4)
	(_time 1640379449057 2021.12.24 22:57:29)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 28262d2c267f7a3e2c783e727f2e2c2e2e2e2e2e2c)
	(_ent
		(_time 1640269293882)
	)
	(_object
		(_port(_int D -1 0 137(_ent(_in))))
		(_port(_int clk -1 0 137(_ent(_in)(_event))))
		(_port(_int Q -1 0 137(_ent(_out))))
		(_prcs
			(line__166(_arch 0 0 166(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 767           1640379449062 simple
(_unit VHDL(dff8 0 165(simple 0 181))
	(_version ve4)
	(_time 1640379449063 2021.12.24 22:57:29)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 38363d3d366f6a2b30682c626f3e3e3b303e3c3e3e)
	(_ent
		(_time 1640378097214)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 166(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 166(_ent(_in))))
		(_port(_int clk -1 0 166(_ent(_in)(_event))))
		(_port(_int Q 0 0 166(_ent(_out))))
		(_prcs
			(line__183(_arch 0 0 183(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 546           1640379461772 simple
(_unit VHDL(not1 0 38(simple 0 8))
	(_version ve4)
	(_time 1640379461773 2021.12.24 22:57:41)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code f6a2a1a6a6a0a6e5f7a1b3acf1f1f2f5f7f0a3f0a0)
	(_ent
		(_time 1639843843901)
	)
	(_object
		(_port(_int x -1 0 39(_ent(_in))))
		(_port(_int y -1 0 39(_ent(_out))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 590           1640379461778 simple
(_unit VHDL(and2 0 50(simple 0 20))
	(_version ve4)
	(_time 1640379461779 2021.12.24 22:57:41)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code f6a2f5a6a5a1a6e5f4a1e7acf2f0f2f5f4f0f7f0a3)
	(_ent
		(_time 1639843843907)
	)
	(_object
		(_port(_int x0 -1 0 51(_ent(_in))))
		(_port(_int x1 -1 0 51(_ent(_in))))
		(_port(_int y -1 0 51(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 632           1640379461784 simple
(_unit VHDL(and3 0 28(simple 0 32))
	(_version ve4)
	(_time 1640379461785 2021.12.24 22:57:41)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code f6a2f5a6a5a1a6e5f5a1e7acf2f0f2f5f5f0f7f0a3)
	(_ent
		(_time 1640197178651)
	)
	(_object
		(_port(_int x0 -1 0 29(_ent(_in))))
		(_port(_int x1 -1 0 29(_ent(_in))))
		(_port(_int x2 -1 0 29(_ent(_in))))
		(_port(_int y -1 0 29(_ent(_out))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 674           1640379461790 simple
(_unit VHDL(and4 0 40(simple 0 44))
	(_version ve4)
	(_time 1640379461791 2021.12.24 22:57:41)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code f6a2f5a6a5a1a6e5f2a1e7acf2f0f2f5f2f0f7f0a3)
	(_ent
		(_time 1640197178657)
	)
	(_object
		(_port(_int x0 -1 0 41(_ent(_in))))
		(_port(_int x1 -1 0 41(_ent(_in))))
		(_port(_int x2 -1 0 41(_ent(_in))))
		(_port(_int x3 -1 0 41(_ent(_in))))
		(_port(_int y -1 0 41(_ent(_out))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 589           1640379461796 simple
(_unit VHDL(or2 0 62(simple 0 56))
	(_version ve4)
	(_time 1640379461797 2021.12.24 22:57:41)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code f6a2a2a7f2a4a0e0a0a0e4a9a5f0a0f1f4f5f4f0a0)
	(_ent
		(_time 1639843843913)
	)
	(_object
		(_port(_int x0 -1 0 63(_ent(_in))))
		(_port(_int x1 -1 0 63(_ent(_in))))
		(_port(_int y -1 0 63(_ent(_out))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 673           1640379461802 simple
(_unit VHDL(or4 0 64(simple 0 68))
	(_version ve4)
	(_time 1640379461803 2021.12.24 22:57:41)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 065253010254561050501459530050010405020050)
	(_ent
		(_time 1640197178669)
	)
	(_object
		(_port(_int x0 -1 0 65(_ent(_in))))
		(_port(_int x1 -1 0 65(_ent(_in))))
		(_port(_int x2 -1 0 65(_ent(_in))))
		(_port(_int x3 -1 0 65(_ent(_in))))
		(_port(_int y -1 0 65(_ent(_out))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 672           1640379461808 simple
(_unit VHDL(or8 0 76(simple 0 80))
	(_version ve4)
	(_time 1640379461809 2021.12.24 22:57:41)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 0652530102545a10505014595f00500104050e0050)
	(_ent
		(_time 1640269542946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 77(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 77(_ent(_in))))
		(_port(_int y -1 0 77(_ent(_out))))
		(_prcs
			(line__82(_arch 0 0 82(_assignment(_trgt(1))(_sens(0(7))(0(6))(0(5))(0(4))(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 591           1640379461814 simple
(_unit VHDL(nand2 0 74(simple 0 92))
	(_version ve4)
	(_time 1640379461815 2021.12.24 22:57:41)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 06525000015107100254145c020007005300020504)
	(_ent
		(_time 1639843843919)
	)
	(_object
		(_port(_int x0 -1 0 75(_ent(_in))))
		(_port(_int x1 -1 0 75(_ent(_in))))
		(_port(_int y -1 0 75(_ent(_out))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 593           1640379461820 simple
(_unit VHDL(nor2 0 86(simple 0 104))
	(_version ve4)
	(_time 1640379461821 2021.12.24 22:57:41)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 06525000565050150451435c010104050400530050)
	(_ent
		(_time 1639843843925)
	)
	(_object
		(_port(_int x0 -1 0 87(_ent(_in))))
		(_port(_int x1 -1 0 87(_ent(_in))))
		(_port(_int y -1 0 87(_ent(_out))))
		(_prcs
			(line__106(_arch 0 0 106(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 594           1640379461828 simple
(_unit VHDL(xnor2 0 98(simple 0 128))
	(_version ve4)
	(_time 1640379461829 2021.12.24 22:57:41)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 15401e12454217021747074e4c1340134312171617)
	(_ent
		(_time 1639843843931)
	)
	(_object
		(_port(_int x0 -1 0 99(_ent(_in))))
		(_port(_int x1 -1 0 99(_ent(_in))))
		(_port(_int y -1 0 99(_ent(_out))))
		(_prcs
			(line__130(_arch 0 0 130(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 597           1640379461834 simple
(_unit VHDL(xor2 0 110(simple 0 140))
	(_version ve4)
	(_time 1640379461835 2021.12.24 22:57:41)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 15401e124643430617430d4f1212171617121d1343)
	(_ent
		(_time 1639843843937)
	)
	(_object
		(_port(_int x0 -1 0 111(_ent(_in))))
		(_port(_int x1 -1 0 111(_ent(_in))))
		(_port(_int y -1 0 111(_ent(_out))))
		(_prcs
			(line__142(_arch 0 0 142(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 640           1640379461840 simple
(_unit VHDL(xor3 0 122(simple 0 152))
	(_version ve4)
	(_time 1640379461841 2021.12.24 22:57:41)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 15401e124643430616430d4f1212171616121d1343)
	(_ent
		(_time 1639844280714)
	)
	(_object
		(_port(_int x0 -1 0 123(_ent(_in))))
		(_port(_int x1 -1 0 123(_ent(_in))))
		(_port(_int x2 -1 0 123(_ent(_in))))
		(_port(_int y -1 0 123(_ent(_out))))
		(_prcs
			(line__154(_arch 0 0 154(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 685           1640379461846 simple
(_unit VHDL(dff 0 136(simple 0 164))
	(_version ve4)
	(_time 1640379461847 2021.12.24 22:57:41)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 25712221267277332175337f722321232323232321)
	(_ent
		(_time 1640269293882)
	)
	(_object
		(_port(_int D -1 0 137(_ent(_in))))
		(_port(_int clk -1 0 137(_ent(_in)(_event))))
		(_port(_int Q -1 0 137(_ent(_out))))
		(_prcs
			(line__166(_arch 0 0 166(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 767           1640379461852 simple
(_unit VHDL(dff8 0 165(simple 0 181))
	(_version ve4)
	(_time 1640379461853 2021.12.24 22:57:41)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 25712221267277362d75317f722323262d23212323)
	(_ent
		(_time 1640378097214)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 166(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 166(_ent(_in))))
		(_port(_int clk -1 0 166(_ent(_in)(_event))))
		(_port(_int Q 0 0 166(_ent(_out))))
		(_prcs
			(line__183(_arch 0 0 183(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 546           1640379587469 simple
(_unit VHDL(not1 0 38(simple 0 8))
	(_version ve4)
	(_time 1640379587470 2021.12.24 22:59:47)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code eee1efbdedb8befdefb9abb4e9e9eaedefe8bbe8b8)
	(_ent
		(_time 1639843843901)
	)
	(_object
		(_port(_int x -1 0 39(_ent(_in))))
		(_port(_int y -1 0 39(_ent(_out))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 590           1640379587475 simple
(_unit VHDL(and2 0 50(simple 0 20))
	(_version ve4)
	(_time 1640379587476 2021.12.24 22:59:47)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code fdf2a8adfcaaadeeffaaeca7f9fbf9fefffbfcfba8)
	(_ent
		(_time 1639843843907)
	)
	(_object
		(_port(_int x0 -1 0 51(_ent(_in))))
		(_port(_int x1 -1 0 51(_ent(_in))))
		(_port(_int y -1 0 51(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 632           1640379587481 simple
(_unit VHDL(and3 0 28(simple 0 32))
	(_version ve4)
	(_time 1640379587482 2021.12.24 22:59:47)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code fdf2a8adfcaaadeefeaaeca7f9fbf9fefefbfcfba8)
	(_ent
		(_time 1640197178651)
	)
	(_object
		(_port(_int x0 -1 0 29(_ent(_in))))
		(_port(_int x1 -1 0 29(_ent(_in))))
		(_port(_int x2 -1 0 29(_ent(_in))))
		(_port(_int y -1 0 29(_ent(_out))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 674           1640379587487 simple
(_unit VHDL(and4 0 40(simple 0 44))
	(_version ve4)
	(_time 1640379587488 2021.12.24 22:59:47)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code fdf2a8adfcaaadeef9aaeca7f9fbf9fef9fbfcfba8)
	(_ent
		(_time 1640197178657)
	)
	(_object
		(_port(_int x0 -1 0 41(_ent(_in))))
		(_port(_int x1 -1 0 41(_ent(_in))))
		(_port(_int x2 -1 0 41(_ent(_in))))
		(_port(_int x3 -1 0 41(_ent(_in))))
		(_port(_int y -1 0 41(_ent(_out))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 589           1640379587493 simple
(_unit VHDL(or2 0 62(simple 0 56))
	(_version ve4)
	(_time 1640379587494 2021.12.24 22:59:47)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code fdf2ffacabafabebababefa2aefbabfafffefffbab)
	(_ent
		(_time 1639843843913)
	)
	(_object
		(_port(_int x0 -1 0 63(_ent(_in))))
		(_port(_int x1 -1 0 63(_ent(_in))))
		(_port(_int y -1 0 63(_ent(_out))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 673           1640379587499 simple
(_unit VHDL(or4 0 64(simple 0 68))
	(_version ve4)
	(_time 1640379587500 2021.12.24 22:59:47)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code fdf2ffacabafadebababefa2a8fbabfafffef9fbab)
	(_ent
		(_time 1640197178669)
	)
	(_object
		(_port(_int x0 -1 0 65(_ent(_in))))
		(_port(_int x1 -1 0 65(_ent(_in))))
		(_port(_int x2 -1 0 65(_ent(_in))))
		(_port(_int x3 -1 0 65(_ent(_in))))
		(_port(_int y -1 0 65(_ent(_out))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 672           1640379587505 simple
(_unit VHDL(or8 0 76(simple 0 80))
	(_version ve4)
	(_time 1640379587506 2021.12.24 22:59:47)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 0d020e0a5b5f511b5b5b1f52540b5b0a0f0e050b5b)
	(_ent
		(_time 1640269542946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 77(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 77(_ent(_in))))
		(_port(_int y -1 0 77(_ent(_out))))
		(_prcs
			(line__82(_arch 0 0 82(_assignment(_trgt(1))(_sens(0(7))(0(6))(0(5))(0(4))(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 591           1640379587511 simple
(_unit VHDL(nand2 0 74(simple 0 92))
	(_version ve4)
	(_time 1640379587512 2021.12.24 22:59:47)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 0d020d0b585a0c1b095f1f57090b0c0b580b090e0f)
	(_ent
		(_time 1639843843919)
	)
	(_object
		(_port(_int x0 -1 0 75(_ent(_in))))
		(_port(_int x1 -1 0 75(_ent(_in))))
		(_port(_int y -1 0 75(_ent(_out))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 593           1640379587517 simple
(_unit VHDL(nor2 0 86(simple 0 104))
	(_version ve4)
	(_time 1640379587518 2021.12.24 22:59:47)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 0d020d0b0f5b5b1e0f5a48570a0a0f0e0f0b580b5b)
	(_ent
		(_time 1639843843925)
	)
	(_object
		(_port(_int x0 -1 0 87(_ent(_in))))
		(_port(_int x1 -1 0 87(_ent(_in))))
		(_port(_int y -1 0 87(_ent(_out))))
		(_prcs
			(line__106(_arch 0 0 106(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 719           1640379587523 simple
(_unit VHDL(nor8 0 112(simple 0 116))
	(_version ve4)
	(_time 1640379587524 2021.12.24 22:59:47)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 0d020d0b0f5b5b1e055848570a0a0f0e050b580b5b)
	(_ent
		(_time 1640379461823)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 113(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 113(_ent(_in))))
		(_port(_int y -1 0 113(_ent(_out))))
		(_sig(_int n -1 0 117(_int(_uni))))
		(_prcs
			(line__120(_arch 0 0 120(_assignment(_trgt(1))(_sens(0(7))(0(6))(0(5))(0(4))(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 594           1640379587529 simple
(_unit VHDL(xnor2 0 98(simple 0 130))
	(_version ve4)
	(_time 1640379587530 2021.12.24 22:59:47)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 1c12411b1a4b1e0b1e4e0e47451a491a4a1b1e1f1e)
	(_ent
		(_time 1639843843931)
	)
	(_object
		(_port(_int x0 -1 0 99(_ent(_in))))
		(_port(_int x1 -1 0 99(_ent(_in))))
		(_port(_int y -1 0 99(_ent(_out))))
		(_prcs
			(line__132(_arch 0 0 132(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 597           1640379587535 simple
(_unit VHDL(xor2 0 110(simple 0 142))
	(_version ve4)
	(_time 1640379587536 2021.12.24 22:59:47)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 1c12411b194a4a0f1e4a04461b1b1e1f1e1b141a4a)
	(_ent
		(_time 1639843843937)
	)
	(_object
		(_port(_int x0 -1 0 111(_ent(_in))))
		(_port(_int x1 -1 0 111(_ent(_in))))
		(_port(_int y -1 0 111(_ent(_out))))
		(_prcs
			(line__144(_arch 0 0 144(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 640           1640379587541 simple
(_unit VHDL(xor3 0 122(simple 0 154))
	(_version ve4)
	(_time 1640379587542 2021.12.24 22:59:47)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 1c12411b194a4a0f1f4a04461b1b1e1f1f1b141a4a)
	(_ent
		(_time 1639844280714)
	)
	(_object
		(_port(_int x0 -1 0 123(_ent(_in))))
		(_port(_int x1 -1 0 123(_ent(_in))))
		(_port(_int x2 -1 0 123(_ent(_in))))
		(_port(_int y -1 0 123(_ent(_out))))
		(_prcs
			(line__156(_arch 0 0 156(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 685           1640379587547 simple
(_unit VHDL(dff 0 136(simple 0 166))
	(_version ve4)
	(_time 1640379587548 2021.12.24 22:59:47)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 1c134d1b494b4e0a184c0a464b1a181a1a1a1a1a18)
	(_ent
		(_time 1640269293882)
	)
	(_object
		(_port(_int D -1 0 137(_ent(_in))))
		(_port(_int clk -1 0 137(_ent(_in)(_event))))
		(_port(_int Q -1 0 137(_ent(_out))))
		(_prcs
			(line__168(_arch 0 0 168(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 767           1640379587553 simple
(_unit VHDL(dff8 0 165(simple 0 183))
	(_version ve4)
	(_time 1640379587554 2021.12.24 22:59:47)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 2c237d28797b7e3f247c38767b2a2a2f242a282a2a)
	(_ent
		(_time 1640378097214)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 166(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 166(_ent(_in))))
		(_port(_int clk -1 0 166(_ent(_in)(_event))))
		(_port(_int Q 0 0 166(_ent(_out))))
		(_prcs
			(line__185(_arch 0 0 185(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 716           1640379599985 simple
(_unit VHDL(halfadder 0 4(simple 0 8))
	(_version ve4)
	(_time 1640379599986 2021.12.24 22:59:59)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code d1848c83d186d6c7d785c08b84d7d5d7d4d6d3d7d9)
	(_ent
		(_time 1639929792197)
	)
	(_inst g1 0 10(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g2 0 11(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int c -1 0 5(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1040          1640379599991 simple
(_unit VHDL(fulladder 0 4(simple 0 21))
	(_version ve4)
	(_time 1640379599992 2021.12.24 22:59:59)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code e1b4b2b3e5b6e6f7b2b3f0bbb4e7e5e7e4e6e3e7e7)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 24(_ent . halfAdder simple)
		(_port
			((x)(x))
			((y)(y))
			((s)(a))
			((c)(b))
		)
	)
	(_inst g2 0 25(_ent . halfAdder simple)
		(_port
			((x)(a))
			((y)(z))
			((s)(s))
			((c)(d))
		)
	)
	(_inst g3 0 26(_ent . or2 simple)
		(_port
			((x0)(b))
			((x1)(d))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 22(_arch(_uni))))
		(_sig(_int b -1 0 22(_arch(_uni))))
		(_sig(_int c -1 0 22(_arch(_uni))))
		(_sig(_int d -1 0 22(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1779          1640379599997 simple
(_unit VHDL(adder8bits 0 33(simple 0 37))
	(_version ve4)
	(_time 1640379599998 2021.12.24 22:59:59)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code e1b4b5b2e4b6b1f7e5e5f3beb8e7e3e7e8e6e5e6e2)
	(_ent
		(_time 1639937194601)
	)
	(_generate gen1 0 41(_for 2 )
		(_inst g1 0 43(_ent . xor2 simple)
			(_port
				((x0)(cin))
				((x1)(b(_object 0)))
				((y)(b_neg(_object 0)))
			)
		)
		(_inst g2 0 44(_ent . fullAdder simple)
			(_port
				((x)(a(_object 0)))
				((y)(b_neg(_object 0)))
				((z)(ripple(_object 0)))
				((s)(r(_object 0)))
				((co)(ripple(_index 1)))
			)
		)
		(_object
			(_cnst(_int i 2 0 41(_arch)))
		)
	)
	(_inst g3 0 46(_ent . xor2 simple)
		(_port
			((x0)(cin))
			((x1)(b(7)))
			((y)(b_neg(7)))
		)
	)
	(_inst g4 0 47(_ent . fullAdder simple)
		(_port
			((x)(a(7)))
			((y)(b_neg(7)))
			((z)(ripple(7)))
			((s)(r(7)))
			((co)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 34(_ent(_in))))
		(_port(_int r 0 0 34(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int ripple 1 0 38(_arch(_uni))))
		(_sig(_int b_neg 1 0 38(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 41(_scalar (_to i 0 i 6))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_alias((ripple(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . simple 2 -1)
)
I 000047 55 2029          1640379600003 Stage1
(_unit VHDL(comparator 0 54(stage1 0 58))
	(_version ve4)
	(_time 1640379600004 2021.12.24 22:59:59)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code e1b4b7b2b6b6e1f6e0e0f0bab2e7e0e6e5e7b7e6e3)
	(_ent
		(_time 1640378528229)
	)
	(_inst reg1 0 64(_ent . DFF8)
		(_port
			((D)(x))
			((clk)(clk))
			((Q)(x1))
		)
	)
	(_inst reg2 0 65(_ent . DFF8)
		(_port
			((D)(y))
			((clk)(clk))
			((Q)(y1))
		)
	)
	(_inst g1 0 66(_ent . Adder8bits simple)
		(_port
			((a)(x1))
			((b)(y1))
			((cin)(c1))
			((r)(r))
			((cout)(c2))
		)
	)
	(_inst g2 0 67(_ent . and2 simple)
		(_port
			((x0)(r(7)))
			((x1)(_code 0))
			((y)(f))
		)
	)
	(_inst g3 0 68(_ent . nor8 simple)
		(_port
			((x)(r))
			((y)(g))
		)
	)
	(_inst g4 0 69(_ent . nor2 simple)
		(_port
			((x0)(f))
			((x1)(g))
			((y)(h))
		)
	)
	(_inst reg3 0 70(_ent . DFF)
		(_port
			((D)(h))
			((clk)(clk))
			((Q)(b))
		)
	)
	(_inst reg4 0 71(_ent . DFF)
		(_port
			((D)(g))
			((clk)(clk))
			((Q)(e))
		)
	)
	(_inst reg5 0 72(_ent . DFF)
		(_port
			((D)(f))
			((clk)(clk))
			((Q)(s))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59(_array -1((_dto i 7 i 0)))))
		(_sig(_int r 1 0 59(_arch(_uni))))
		(_sig(_int x1 1 0 59(_arch(_uni))))
		(_sig(_int y1 1 0 59(_arch(_uni))))
		(_sig(_int c1 -1 0 60(_arch(_uni((i 3))))))
		(_sig(_int c2 -1 0 61(_arch(_uni))))
		(_sig(_int f -1 0 62(_arch(_uni))))
		(_sig(_int g -1 0 62(_arch(_uni))))
		(_sig(_int h -1 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage1 1 -1)
)
I 000043 55 1187          1640379600009 bb
(_unit VHDL(testb 0 54(bb 0 82))
	(_version ve4)
	(_time 1640379600010 2021.12.24 23:00:00)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code e1b5b0b2e5b7b6f6e4e3f3bab4e7e4e6e2e6e5e7e3)
	(_ent
		(_time 1639937194607)
	)
	(_inst g1 0 87(_ent . Comparator Stage1)
		(_port
			((x)(x))
			((y)(y))
			((clk)(clk))
			((b)(b))
			((e)(e))
			((s)(s))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 83(_array -1((_dto i 7 i 0)))))
		(_sig(_int x 0 0 83(_arch(_uni))))
		(_sig(_int y 0 0 83(_arch(_uni))))
		(_sig(_int clk -1 0 84(_arch(_uni((i 2))))))
		(_sig(_int b -1 0 85(_arch(_uni))))
		(_sig(_int e -1 0 85(_arch(_uni))))
		(_sig(_int s -1 0 85(_arch(_uni))))
		(_prcs
			(line__89(_arch 0 0 89(_assignment(_trgt(0)))))
			(line__91(_arch 1 0 91(_assignment(_trgt(1)))))
			(line__93(_arch 2 0 93(_assignment(_trgt(2))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)(1)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(50463235 50528771)
		(50463234 50529026)
		(50528771 50463491)
		(50463234 33751810)
	)
	(_model . bb 3 -1)
)
I 000047 55 716           1640379681135 simple
(_unit VHDL(halfadder 0 4(simple 0 8))
	(_version ve4)
	(_time 1640379681136 2021.12.24 23:01:21)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code d5d38f87d182d2c3d381c48f80d3d1d3d0d2d7d3dd)
	(_ent
		(_time 1639929792197)
	)
	(_inst g1 0 10(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g2 0 11(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int c -1 0 5(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1040          1640379681141 simple
(_unit VHDL(fulladder 0 4(simple 0 21))
	(_version ve4)
	(_time 1640379681142 2021.12.24 23:01:21)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code d5d38186d582d2c38687c48f80d3d1d3d0d2d7d3d3)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 24(_ent . halfAdder simple)
		(_port
			((x)(x))
			((y)(y))
			((s)(a))
			((c)(b))
		)
	)
	(_inst g2 0 25(_ent . halfAdder simple)
		(_port
			((x)(a))
			((y)(z))
			((s)(s))
			((c)(d))
		)
	)
	(_inst g3 0 26(_ent . or2 simple)
		(_port
			((x0)(b))
			((x1)(d))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 22(_arch(_uni))))
		(_sig(_int b -1 0 22(_arch(_uni))))
		(_sig(_int c -1 0 22(_arch(_uni))))
		(_sig(_int d -1 0 22(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1779          1640379681147 simple
(_unit VHDL(adder8bits 0 33(simple 0 37))
	(_version ve4)
	(_time 1640379681148 2021.12.24 23:01:21)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code d5d38687d48285c3d1d1c78a8cd3d7d3dcd2d1d2d6)
	(_ent
		(_time 1639937194601)
	)
	(_generate gen1 0 41(_for 2 )
		(_inst g1 0 43(_ent . xor2 simple)
			(_port
				((x0)(cin))
				((x1)(b(_object 0)))
				((y)(b_neg(_object 0)))
			)
		)
		(_inst g2 0 44(_ent . fullAdder simple)
			(_port
				((x)(a(_object 0)))
				((y)(b_neg(_object 0)))
				((z)(ripple(_object 0)))
				((s)(r(_object 0)))
				((co)(ripple(_index 1)))
			)
		)
		(_object
			(_cnst(_int i 2 0 41(_arch)))
		)
	)
	(_inst g3 0 46(_ent . xor2 simple)
		(_port
			((x0)(cin))
			((x1)(b(7)))
			((y)(b_neg(7)))
		)
	)
	(_inst g4 0 47(_ent . fullAdder simple)
		(_port
			((x)(a(7)))
			((y)(b_neg(7)))
			((z)(ripple(7)))
			((s)(r(7)))
			((co)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 34(_ent(_in))))
		(_port(_int r 0 0 34(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int ripple 1 0 38(_arch(_uni))))
		(_sig(_int b_neg 1 0 38(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 41(_scalar (_to i 0 i 6))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_alias((ripple(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . simple 2 -1)
)
I 000047 55 2029          1640379681153 Stage1
(_unit VHDL(comparator 0 54(stage1 0 58))
	(_version ve4)
	(_time 1640379681154 2021.12.24 23:01:21)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code e5e3b4b6b6b2e5f2e4e4f4beb6e3e4e2e1e3b3e2e7)
	(_ent
		(_time 1640378528229)
	)
	(_inst reg1 0 64(_ent . DFF8)
		(_port
			((D)(x))
			((clk)(clk))
			((Q)(x1))
		)
	)
	(_inst reg2 0 65(_ent . DFF8)
		(_port
			((D)(y))
			((clk)(clk))
			((Q)(y1))
		)
	)
	(_inst g1 0 66(_ent . Adder8bits simple)
		(_port
			((a)(x1))
			((b)(y1))
			((cin)(c1))
			((r)(r))
			((cout)(c2))
		)
	)
	(_inst g2 0 67(_ent . and2 simple)
		(_port
			((x0)(r(7)))
			((x1)(_code 0))
			((y)(f))
		)
	)
	(_inst g3 0 68(_ent . nor8 simple)
		(_port
			((x)(r))
			((y)(g))
		)
	)
	(_inst g4 0 69(_ent . nor2 simple)
		(_port
			((x0)(f))
			((x1)(g))
			((y)(h))
		)
	)
	(_inst reg3 0 70(_ent . DFF)
		(_port
			((D)(h))
			((clk)(clk))
			((Q)(b))
		)
	)
	(_inst reg4 0 71(_ent . DFF)
		(_port
			((D)(g))
			((clk)(clk))
			((Q)(e))
		)
	)
	(_inst reg5 0 72(_ent . DFF)
		(_port
			((D)(f))
			((clk)(clk))
			((Q)(s))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59(_array -1((_dto i 7 i 0)))))
		(_sig(_int r 1 0 59(_arch(_uni))))
		(_sig(_int x1 1 0 59(_arch(_uni))))
		(_sig(_int y1 1 0 59(_arch(_uni))))
		(_sig(_int c1 -1 0 60(_arch(_uni((i 3))))))
		(_sig(_int c2 -1 0 61(_arch(_uni))))
		(_sig(_int f -1 0 62(_arch(_uni))))
		(_sig(_int g -1 0 62(_arch(_uni))))
		(_sig(_int h -1 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage1 1 -1)
)
I 000043 55 1187          1640379681159 bb
(_unit VHDL(testb 0 54(bb 0 82))
	(_version ve4)
	(_time 1640379681160 2021.12.24 23:01:21)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code e5e2b3b6e5b3b2f2e0e7f7beb0e3e0e2e6e2e1e3e7)
	(_ent
		(_time 1639937194607)
	)
	(_inst g1 0 87(_ent . Comparator Stage1)
		(_port
			((x)(x))
			((y)(y))
			((clk)(clk))
			((b)(b))
			((e)(e))
			((s)(s))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 83(_array -1((_dto i 7 i 0)))))
		(_sig(_int x 0 0 83(_arch(_uni))))
		(_sig(_int y 0 0 83(_arch(_uni))))
		(_sig(_int clk -1 0 84(_arch(_uni((i 2))))))
		(_sig(_int b -1 0 85(_arch(_uni))))
		(_sig(_int e -1 0 85(_arch(_uni))))
		(_sig(_int s -1 0 85(_arch(_uni))))
		(_prcs
			(line__89(_arch 0 0 89(_assignment(_trgt(0)))))
			(line__91(_arch 1 0 91(_assignment(_trgt(1)))))
			(line__93(_arch 2 0 93(_assignment(_trgt(2))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)(1)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(50463235 50528771)
		(50463234 50529026)
		(50528771 50463491)
		(50463234 33751810)
	)
	(_model . bb 3 -1)
)
I 000047 55 716           1640379808362 simple
(_unit VHDL(halfadder 0 4(simple 0 8))
	(_version ve4)
	(_time 1640379808363 2021.12.24 23:03:28)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code c898939dc19fcfdece9cd9929dcecccecdcfcacec0)
	(_ent
		(_time 1639929792197)
	)
	(_inst g1 0 10(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g2 0 11(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int c -1 0 5(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1040          1640379808368 simple
(_unit VHDL(fulladder 0 4(simple 0 21))
	(_version ve4)
	(_time 1640379808369 2021.12.24 23:03:28)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code d8888d8bd58fdfce8b8ac9828ddedcdedddfdadede)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 24(_ent . halfAdder simple)
		(_port
			((x)(x))
			((y)(y))
			((s)(a))
			((c)(b))
		)
	)
	(_inst g2 0 25(_ent . halfAdder simple)
		(_port
			((x)(a))
			((y)(z))
			((s)(s))
			((c)(d))
		)
	)
	(_inst g3 0 26(_ent . or2 simple)
		(_port
			((x0)(b))
			((x1)(d))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 22(_arch(_uni))))
		(_sig(_int b -1 0 22(_arch(_uni))))
		(_sig(_int c -1 0 22(_arch(_uni))))
		(_sig(_int d -1 0 22(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1779          1640379808374 simple
(_unit VHDL(adder8bits 0 33(simple 0 37))
	(_version ve4)
	(_time 1640379808375 2021.12.24 23:03:28)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code d8888a8ad48f88cedcdcca8781dedaded1dfdcdfdb)
	(_ent
		(_time 1639937194601)
	)
	(_generate gen1 0 41(_for 2 )
		(_inst g1 0 43(_ent . xor2 simple)
			(_port
				((x0)(cin))
				((x1)(b(_object 0)))
				((y)(b_neg(_object 0)))
			)
		)
		(_inst g2 0 44(_ent . fullAdder simple)
			(_port
				((x)(a(_object 0)))
				((y)(b_neg(_object 0)))
				((z)(ripple(_object 0)))
				((s)(r(_object 0)))
				((co)(ripple(_index 1)))
			)
		)
		(_object
			(_cnst(_int i 2 0 41(_arch)))
		)
	)
	(_inst g3 0 46(_ent . xor2 simple)
		(_port
			((x0)(cin))
			((x1)(b(7)))
			((y)(b_neg(7)))
		)
	)
	(_inst g4 0 47(_ent . fullAdder simple)
		(_port
			((x)(a(7)))
			((y)(b_neg(7)))
			((z)(ripple(7)))
			((s)(r(7)))
			((co)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 34(_ent(_in))))
		(_port(_int r 0 0 34(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int ripple 1 0 38(_arch(_uni))))
		(_sig(_int b_neg 1 0 38(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 41(_scalar (_to i 0 i 6))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_alias((ripple(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . simple 2 -1)
)
I 000047 55 2029          1640379808380 Stage1
(_unit VHDL(comparator 0 54(stage1 0 58))
	(_version ve4)
	(_time 1640379808381 2021.12.24 23:03:28)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code d888888a868fd8cfd9d9c9838bded9dfdcde8edfda)
	(_ent
		(_time 1640378528229)
	)
	(_inst reg1 0 64(_ent . DFF8)
		(_port
			((D)(x))
			((clk)(clk))
			((Q)(x1))
		)
	)
	(_inst reg2 0 65(_ent . DFF8)
		(_port
			((D)(y))
			((clk)(clk))
			((Q)(y1))
		)
	)
	(_inst g1 0 66(_ent . Adder8bits simple)
		(_port
			((a)(x1))
			((b)(y1))
			((cin)(c1))
			((r)(r))
			((cout)(c2))
		)
	)
	(_inst g2 0 67(_ent . and2 simple)
		(_port
			((x0)(r(7)))
			((x1)(_code 0))
			((y)(f))
		)
	)
	(_inst g3 0 68(_ent . nor8 simple)
		(_port
			((x)(r))
			((y)(g))
		)
	)
	(_inst g4 0 69(_ent . nor2 simple)
		(_port
			((x0)(f))
			((x1)(g))
			((y)(h))
		)
	)
	(_inst reg3 0 70(_ent . DFF)
		(_port
			((D)(h))
			((clk)(clk))
			((Q)(b))
		)
	)
	(_inst reg4 0 71(_ent . DFF)
		(_port
			((D)(g))
			((clk)(clk))
			((Q)(e))
		)
	)
	(_inst reg5 0 72(_ent . DFF)
		(_port
			((D)(f))
			((clk)(clk))
			((Q)(s))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59(_array -1((_dto i 7 i 0)))))
		(_sig(_int r 1 0 59(_arch(_uni))))
		(_sig(_int x1 1 0 59(_arch(_uni))))
		(_sig(_int y1 1 0 59(_arch(_uni))))
		(_sig(_int c1 -1 0 60(_arch(_uni((i 3))))))
		(_sig(_int c2 -1 0 61(_arch(_uni))))
		(_sig(_int f -1 0 62(_arch(_uni))))
		(_sig(_int g -1 0 62(_arch(_uni))))
		(_sig(_int h -1 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage1 1 -1)
)
I 000043 55 1187          1640379808386 bb
(_unit VHDL(testb 0 54(bb 0 82))
	(_version ve4)
	(_time 1640379808387 2021.12.24 23:03:28)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code d8898f8ad58e8fcfdddaca838ddedddfdbdfdcdeda)
	(_ent
		(_time 1639937194607)
	)
	(_inst g1 0 87(_ent . Comparator Stage1)
		(_port
			((x)(x))
			((y)(y))
			((clk)(clk))
			((b)(b))
			((e)(e))
			((s)(s))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 83(_array -1((_dto i 7 i 0)))))
		(_sig(_int x 0 0 83(_arch(_uni))))
		(_sig(_int y 0 0 83(_arch(_uni))))
		(_sig(_int clk -1 0 84(_arch(_uni((i 2))))))
		(_sig(_int b -1 0 85(_arch(_uni))))
		(_sig(_int e -1 0 85(_arch(_uni))))
		(_sig(_int s -1 0 85(_arch(_uni))))
		(_prcs
			(line__89(_arch 0 0 89(_assignment(_trgt(0)))))
			(line__91(_arch 1 0 91(_assignment(_trgt(1)))))
			(line__93(_arch 2 0 93(_assignment(_trgt(2))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)(1)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(50463235 50528771)
		(50463234 50529026)
		(50528771 50463491)
		(50463234 33751810)
	)
	(_model . bb 3 -1)
)
I 000047 55 716           1640379919066 simple
(_unit VHDL(halfadder 0 4(simple 0 8))
	(_version ve4)
	(_time 1640379919067 2021.12.24 23:05:19)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 47101b45411040514113561d12414341424045414f)
	(_ent
		(_time 1639929792197)
	)
	(_inst g1 0 10(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g2 0 11(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int c -1 0 5(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1040          1640379919072 simple
(_unit VHDL(fulladder 0 4(simple 0 21))
	(_version ve4)
	(_time 1640379919073 2021.12.24 23:05:19)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 47101544451040511415561d124143414240454141)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 24(_ent . halfAdder simple)
		(_port
			((x)(x))
			((y)(y))
			((s)(a))
			((c)(b))
		)
	)
	(_inst g2 0 25(_ent . halfAdder simple)
		(_port
			((x)(a))
			((y)(z))
			((s)(s))
			((c)(d))
		)
	)
	(_inst g3 0 26(_ent . or2 simple)
		(_port
			((x0)(b))
			((x1)(d))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 22(_arch(_uni))))
		(_sig(_int b -1 0 22(_arch(_uni))))
		(_sig(_int c -1 0 22(_arch(_uni))))
		(_sig(_int d -1 0 22(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1779          1640379919078 simple
(_unit VHDL(adder8bits 0 33(simple 0 37))
	(_version ve4)
	(_time 1640379919079 2021.12.24 23:05:19)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 4710124544101751434355181e4145414e40434044)
	(_ent
		(_time 1639937194601)
	)
	(_generate gen1 0 41(_for 2 )
		(_inst g1 0 43(_ent . xor2 simple)
			(_port
				((x0)(cin))
				((x1)(b(_object 0)))
				((y)(b_neg(_object 0)))
			)
		)
		(_inst g2 0 44(_ent . fullAdder simple)
			(_port
				((x)(a(_object 0)))
				((y)(b_neg(_object 0)))
				((z)(ripple(_object 0)))
				((s)(r(_object 0)))
				((co)(ripple(_index 1)))
			)
		)
		(_object
			(_cnst(_int i 2 0 41(_arch)))
		)
	)
	(_inst g3 0 46(_ent . xor2 simple)
		(_port
			((x0)(cin))
			((x1)(b(7)))
			((y)(b_neg(7)))
		)
	)
	(_inst g4 0 47(_ent . fullAdder simple)
		(_port
			((x)(a(7)))
			((y)(b_neg(7)))
			((z)(ripple(7)))
			((s)(r(7)))
			((co)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 34(_ent(_in))))
		(_port(_int r 0 0 34(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int ripple 1 0 38(_arch(_uni))))
		(_sig(_int b_neg 1 0 38(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 41(_scalar (_to i 0 i 6))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_alias((ripple(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . simple 2 -1)
)
I 000047 55 2029          1640379919084 Stage1
(_unit VHDL(comparator 0 54(stage1 0 58))
	(_version ve4)
	(_time 1640379919085 2021.12.24 23:05:19)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 47101045161047504646561c144146404341114045)
	(_ent
		(_time 1640378528229)
	)
	(_inst reg1 0 64(_ent . DFF8)
		(_port
			((D)(x))
			((clk)(clk))
			((Q)(x1))
		)
	)
	(_inst reg2 0 65(_ent . DFF8)
		(_port
			((D)(y))
			((clk)(clk))
			((Q)(y1))
		)
	)
	(_inst g1 0 66(_ent . Adder8bits simple)
		(_port
			((a)(x1))
			((b)(y1))
			((cin)(c1))
			((r)(r))
			((cout)(c2))
		)
	)
	(_inst g2 0 67(_ent . and2 simple)
		(_port
			((x0)(r(7)))
			((x1)(_code 0))
			((y)(f))
		)
	)
	(_inst g3 0 68(_ent . nor8 simple)
		(_port
			((x)(r))
			((y)(g))
		)
	)
	(_inst g4 0 69(_ent . nor2 simple)
		(_port
			((x0)(f))
			((x1)(g))
			((y)(h))
		)
	)
	(_inst reg3 0 70(_ent . DFF)
		(_port
			((D)(h))
			((clk)(clk))
			((Q)(b))
		)
	)
	(_inst reg4 0 71(_ent . DFF)
		(_port
			((D)(g))
			((clk)(clk))
			((Q)(e))
		)
	)
	(_inst reg5 0 72(_ent . DFF)
		(_port
			((D)(f))
			((clk)(clk))
			((Q)(s))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59(_array -1((_dto i 7 i 0)))))
		(_sig(_int r 1 0 59(_arch(_uni))))
		(_sig(_int x1 1 0 59(_arch(_uni))))
		(_sig(_int y1 1 0 59(_arch(_uni))))
		(_sig(_int c1 -1 0 60(_arch(_uni((i 3))))))
		(_sig(_int c2 -1 0 61(_arch(_uni))))
		(_sig(_int f -1 0 62(_arch(_uni))))
		(_sig(_int g -1 0 62(_arch(_uni))))
		(_sig(_int h -1 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage1 1 -1)
)
I 000043 55 1187          1640379919090 bb
(_unit VHDL(testb 0 54(bb 0 82))
	(_version ve4)
	(_time 1640379919091 2021.12.24 23:05:19)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 47111745451110504245551c124142404440434145)
	(_ent
		(_time 1639937194607)
	)
	(_inst g1 0 87(_ent . Comparator Stage1)
		(_port
			((x)(x))
			((y)(y))
			((clk)(clk))
			((b)(b))
			((e)(e))
			((s)(s))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 83(_array -1((_dto i 7 i 0)))))
		(_sig(_int x 0 0 83(_arch(_uni))))
		(_sig(_int y 0 0 83(_arch(_uni))))
		(_sig(_int clk -1 0 84(_arch(_uni((i 2))))))
		(_sig(_int b -1 0 85(_arch(_uni))))
		(_sig(_int e -1 0 85(_arch(_uni))))
		(_sig(_int s -1 0 85(_arch(_uni))))
		(_prcs
			(line__89(_arch 0 0 89(_assignment(_trgt(0)))))
			(line__91(_arch 1 0 91(_assignment(_trgt(1)))))
			(line__93(_arch 2 0 93(_assignment(_trgt(2))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)(1)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(50463234 50529026)
		(50463235 50528771)
		(50528771 50463491)
		(50463234 33751810)
	)
	(_model . bb 3 -1)
)
I 000047 55 716           1640381731706 simple
(_unit VHDL(halfadder 0 4(simple 0 8))
	(_version ve4)
	(_time 1640381731707 2021.12.24 23:35:31)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code d8dbd58ad18fdfcede8cc9828ddedcdedddfdaded0)
	(_ent
		(_time 1639929792197)
	)
	(_inst g1 0 10(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g2 0 11(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int c -1 0 5(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1040          1640381731712 simple
(_unit VHDL(fulladder 0 4(simple 0 21))
	(_version ve4)
	(_time 1640381731713 2021.12.24 23:35:31)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code e8ebebbae5bfeffebbbaf9b2bdeeeceeedefeaeeee)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 24(_ent . halfAdder simple)
		(_port
			((x)(x))
			((y)(y))
			((s)(a))
			((c)(b))
		)
	)
	(_inst g2 0 25(_ent . halfAdder simple)
		(_port
			((x)(a))
			((y)(z))
			((s)(s))
			((c)(d))
		)
	)
	(_inst g3 0 26(_ent . or2 simple)
		(_port
			((x0)(b))
			((x1)(d))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 22(_arch(_uni))))
		(_sig(_int b -1 0 22(_arch(_uni))))
		(_sig(_int c -1 0 22(_arch(_uni))))
		(_sig(_int d -1 0 22(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1779          1640381731718 simple
(_unit VHDL(adder8bits 0 33(simple 0 37))
	(_version ve4)
	(_time 1640381731719 2021.12.24 23:35:31)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code e8ebecbbe4bfb8feececfab7b1eeeaeee1efecefeb)
	(_ent
		(_time 1639937194601)
	)
	(_generate gen1 0 41(_for 2 )
		(_inst g1 0 43(_ent . xor2 simple)
			(_port
				((x0)(cin))
				((x1)(b(_object 0)))
				((y)(b_neg(_object 0)))
			)
		)
		(_inst g2 0 44(_ent . fullAdder simple)
			(_port
				((x)(a(_object 0)))
				((y)(b_neg(_object 0)))
				((z)(ripple(_object 0)))
				((s)(r(_object 0)))
				((co)(ripple(_index 1)))
			)
		)
		(_object
			(_cnst(_int i 2 0 41(_arch)))
		)
	)
	(_inst g3 0 46(_ent . xor2 simple)
		(_port
			((x0)(cin))
			((x1)(b(7)))
			((y)(b_neg(7)))
		)
	)
	(_inst g4 0 47(_ent . fullAdder simple)
		(_port
			((x)(a(7)))
			((y)(b_neg(7)))
			((z)(ripple(7)))
			((s)(r(7)))
			((co)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 34(_ent(_in))))
		(_port(_int r 0 0 34(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int ripple 1 0 38(_arch(_uni))))
		(_sig(_int b_neg 1 0 38(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 41(_scalar (_to i 0 i 6))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_alias((ripple(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . simple 2 -1)
)
I 000047 55 2027          1640381731724 Stage1
(_unit VHDL(comparator 0 54(stage1 0 58))
	(_version ve4)
	(_time 1640381731725 2021.12.24 23:35:31)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code e8ebeebbb6bfe8ffe9e9f9b3bbeee9efeceebeefea)
	(_ent
		(_time 1640378528229)
	)
	(_inst reg1 0 64(_ent . DFF8)
		(_port
			((D)(x))
			((clk)(clk))
			((Q)(x1))
		)
	)
	(_inst reg2 0 65(_ent . DFF8)
		(_port
			((D)(y))
			((clk)(clk))
			((Q)(y1))
		)
	)
	(_inst g1 0 66(_ent . Adder8bits simple)
		(_port
			((a)(x))
			((b)(y))
			((cin)(c1))
			((r)(r))
			((cout)(c2))
		)
	)
	(_inst g2 0 67(_ent . and2 simple)
		(_port
			((x0)(r(7)))
			((x1)(_code 0))
			((y)(f))
		)
	)
	(_inst g3 0 68(_ent . nor8 simple)
		(_port
			((x)(r))
			((y)(g))
		)
	)
	(_inst g4 0 69(_ent . nor2 simple)
		(_port
			((x0)(f))
			((x1)(g))
			((y)(h))
		)
	)
	(_inst reg3 0 70(_ent . DFF)
		(_port
			((D)(h))
			((clk)(clk))
			((Q)(b))
		)
	)
	(_inst reg4 0 71(_ent . DFF)
		(_port
			((D)(g))
			((clk)(clk))
			((Q)(e))
		)
	)
	(_inst reg5 0 72(_ent . DFF)
		(_port
			((D)(f))
			((clk)(clk))
			((Q)(s))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59(_array -1((_dto i 7 i 0)))))
		(_sig(_int r 1 0 59(_arch(_uni))))
		(_sig(_int x1 1 0 59(_arch(_uni))))
		(_sig(_int y1 1 0 59(_arch(_uni))))
		(_sig(_int c1 -1 0 60(_arch(_uni((i 3))))))
		(_sig(_int c2 -1 0 61(_arch(_uni))))
		(_sig(_int f -1 0 62(_arch(_uni))))
		(_sig(_int g -1 0 62(_arch(_uni))))
		(_sig(_int h -1 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage1 1 -1)
)
I 000043 55 1187          1640381731730 bb
(_unit VHDL(testb 0 54(bb 0 82))
	(_version ve4)
	(_time 1640381731731 2021.12.24 23:35:31)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code e8eae9bbe5bebfffedeafab3bdeeedefebefeceeea)
	(_ent
		(_time 1639937194607)
	)
	(_inst g1 0 87(_ent . Comparator Stage1)
		(_port
			((x)(x))
			((y)(y))
			((clk)(clk))
			((b)(b))
			((e)(e))
			((s)(s))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 83(_array -1((_dto i 7 i 0)))))
		(_sig(_int x 0 0 83(_arch(_uni))))
		(_sig(_int y 0 0 83(_arch(_uni))))
		(_sig(_int clk -1 0 84(_arch(_uni((i 2))))))
		(_sig(_int b -1 0 85(_arch(_uni))))
		(_sig(_int e -1 0 85(_arch(_uni))))
		(_sig(_int s -1 0 85(_arch(_uni))))
		(_prcs
			(line__89(_arch 0 0 89(_assignment(_trgt(0)))))
			(line__91(_arch 1 0 91(_assignment(_trgt(1)))))
			(line__93(_arch 2 0 93(_assignment(_trgt(2))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)(1)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(50463234 50529026)
		(50463235 50528771)
		(50528771 50463491)
		(50463234 33751810)
	)
	(_model . bb 3 -1)
)
I 000047 55 716           1640382110857 simple
(_unit VHDL(halfadder 0 4(simple 0 8))
	(_version ve4)
	(_time 1640382110858 2021.12.24 23:41:50)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code ecebb1bfbebbebfaeab8fdb6b9eae8eae9ebeeeae4)
	(_ent
		(_time 1639929792197)
	)
	(_inst g1 0 10(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g2 0 11(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int c -1 0 5(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1040          1640382110863 simple
(_unit VHDL(fulladder 0 4(simple 0 21))
	(_version ve4)
	(_time 1640382110864 2021.12.24 23:41:50)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code ecebbfbebabbebfabfbefdb6b9eae8eae9ebeeeaea)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 24(_ent . halfAdder simple)
		(_port
			((x)(x))
			((y)(y))
			((s)(a))
			((c)(b))
		)
	)
	(_inst g2 0 25(_ent . halfAdder simple)
		(_port
			((x)(a))
			((y)(z))
			((s)(s))
			((c)(d))
		)
	)
	(_inst g3 0 26(_ent . or2 simple)
		(_port
			((x0)(b))
			((x1)(d))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 22(_arch(_uni))))
		(_sig(_int b -1 0 22(_arch(_uni))))
		(_sig(_int c -1 0 22(_arch(_uni))))
		(_sig(_int d -1 0 22(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1779          1640382110869 simple
(_unit VHDL(adder8bits 0 33(simple 0 37))
	(_version ve4)
	(_time 1640382110870 2021.12.24 23:41:50)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code ecebb8bfbbbbbcfae8e8feb3b5eaeeeae5ebe8ebef)
	(_ent
		(_time 1639937194601)
	)
	(_generate gen1 0 41(_for 2 )
		(_inst g1 0 43(_ent . xor2 simple)
			(_port
				((x0)(cin))
				((x1)(b(_object 0)))
				((y)(b_neg(_object 0)))
			)
		)
		(_inst g2 0 44(_ent . fullAdder simple)
			(_port
				((x)(a(_object 0)))
				((y)(b_neg(_object 0)))
				((z)(ripple(_object 0)))
				((s)(r(_object 0)))
				((co)(ripple(_index 1)))
			)
		)
		(_object
			(_cnst(_int i 2 0 41(_arch)))
		)
	)
	(_inst g3 0 46(_ent . xor2 simple)
		(_port
			((x0)(cin))
			((x1)(b(7)))
			((y)(b_neg(7)))
		)
	)
	(_inst g4 0 47(_ent . fullAdder simple)
		(_port
			((x)(a(7)))
			((y)(b_neg(7)))
			((z)(ripple(7)))
			((s)(r(7)))
			((co)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 34(_ent(_in))))
		(_port(_int r 0 0 34(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int ripple 1 0 38(_arch(_uni))))
		(_sig(_int b_neg 1 0 38(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 41(_scalar (_to i 0 i 6))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_alias((ripple(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . simple 2 -1)
)
I 000047 55 2029          1640382110875 Stage1
(_unit VHDL(comparator 0 54(stage1 0 58))
	(_version ve4)
	(_time 1640382110876 2021.12.24 23:41:50)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code fcfbaaacf9abfcebfdfdeda7affafdfbf8faaafbfe)
	(_ent
		(_time 1640378528229)
	)
	(_inst reg1 0 64(_ent . DFF8)
		(_port
			((D)(x))
			((clk)(clk))
			((Q)(x1))
		)
	)
	(_inst reg2 0 65(_ent . DFF8)
		(_port
			((D)(y))
			((clk)(clk))
			((Q)(y1))
		)
	)
	(_inst g1 0 66(_ent . Adder8bits simple)
		(_port
			((a)(x1))
			((b)(y1))
			((cin)(c1))
			((r)(r))
			((cout)(c2))
		)
	)
	(_inst g2 0 67(_ent . and2 simple)
		(_port
			((x0)(r(7)))
			((x1)(_code 0))
			((y)(f))
		)
	)
	(_inst g3 0 68(_ent . nor8 simple)
		(_port
			((x)(r))
			((y)(g))
		)
	)
	(_inst g4 0 69(_ent . nor2 simple)
		(_port
			((x0)(f))
			((x1)(g))
			((y)(h))
		)
	)
	(_inst reg3 0 70(_ent . DFF)
		(_port
			((D)(h))
			((clk)(clk))
			((Q)(b))
		)
	)
	(_inst reg4 0 71(_ent . DFF)
		(_port
			((D)(g))
			((clk)(clk))
			((Q)(e))
		)
	)
	(_inst reg5 0 72(_ent . DFF)
		(_port
			((D)(f))
			((clk)(clk))
			((Q)(s))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59(_array -1((_dto i 7 i 0)))))
		(_sig(_int r 1 0 59(_arch(_uni))))
		(_sig(_int x1 1 0 59(_arch(_uni))))
		(_sig(_int y1 1 0 59(_arch(_uni))))
		(_sig(_int c1 -1 0 60(_arch(_uni((i 3))))))
		(_sig(_int c2 -1 0 61(_arch(_uni))))
		(_sig(_int f -1 0 62(_arch(_uni))))
		(_sig(_int g -1 0 62(_arch(_uni))))
		(_sig(_int h -1 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage1 1 -1)
)
I 000043 55 1187          1640382110881 bb
(_unit VHDL(testb 0 54(bb 0 82))
	(_version ve4)
	(_time 1640382110882 2021.12.24 23:41:50)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code fcfaadacaaaaabebf9feeea7a9faf9fbfffbf8fafe)
	(_ent
		(_time 1639937194607)
	)
	(_inst g1 0 87(_ent . Comparator Stage1)
		(_port
			((x)(x))
			((y)(y))
			((clk)(clk))
			((b)(b))
			((e)(e))
			((s)(s))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 83(_array -1((_dto i 7 i 0)))))
		(_sig(_int x 0 0 83(_arch(_uni))))
		(_sig(_int y 0 0 83(_arch(_uni))))
		(_sig(_int clk -1 0 84(_arch(_uni((i 2))))))
		(_sig(_int b -1 0 85(_arch(_uni))))
		(_sig(_int e -1 0 85(_arch(_uni))))
		(_sig(_int s -1 0 85(_arch(_uni))))
		(_prcs
			(line__89(_arch 0 0 89(_assignment(_trgt(0)))))
			(line__91(_arch 1 0 91(_assignment(_trgt(1)))))
			(line__93(_arch 2 0 93(_assignment(_trgt(2))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)(1)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(50463234 50529026)
		(50463235 50528771)
		(50528771 50463491)
		(50463234 33751810)
	)
	(_model . bb 3 -1)
)
I 000047 55 716           1640382245603 simple
(_unit VHDL(halfadder 0 4(simple 0 8))
	(_version ve4)
	(_time 1640382245604 2021.12.24 23:44:05)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 4a4e16481a1d4d5c4c1e5b101f4c4e4c4f4d484c42)
	(_ent
		(_time 1639929792197)
	)
	(_inst g1 0 10(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g2 0 11(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int c -1 0 5(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1040          1640382245609 simple
(_unit VHDL(fulladder 0 4(simple 0 21))
	(_version ve4)
	(_time 1640382245610 2021.12.24 23:44:05)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 4a4e18491e1d4d5c19185b101f4c4e4c4f4d484c4c)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 24(_ent . halfAdder simple)
		(_port
			((x)(x))
			((y)(y))
			((s)(a))
			((c)(b))
		)
	)
	(_inst g2 0 25(_ent . halfAdder simple)
		(_port
			((x)(a))
			((y)(z))
			((s)(s))
			((c)(d))
		)
	)
	(_inst g3 0 26(_ent . or2 simple)
		(_port
			((x0)(b))
			((x1)(d))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 22(_arch(_uni))))
		(_sig(_int b -1 0 22(_arch(_uni))))
		(_sig(_int c -1 0 22(_arch(_uni))))
		(_sig(_int d -1 0 22(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1779          1640382245615 simple
(_unit VHDL(adder8bits 0 33(simple 0 37))
	(_version ve4)
	(_time 1640382245616 2021.12.24 23:44:05)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 4a4e1f481f1d1a5c4e4e5815134c484c434d4e4d49)
	(_ent
		(_time 1639937194601)
	)
	(_generate gen1 0 41(_for 2 )
		(_inst g1 0 43(_ent . xor2 simple)
			(_port
				((x0)(cin))
				((x1)(b(_object 0)))
				((y)(b_neg(_object 0)))
			)
		)
		(_inst g2 0 44(_ent . fullAdder simple)
			(_port
				((x)(a(_object 0)))
				((y)(b_neg(_object 0)))
				((z)(ripple(_object 0)))
				((s)(r(_object 0)))
				((co)(ripple(_index 1)))
			)
		)
		(_object
			(_cnst(_int i 2 0 41(_arch)))
		)
	)
	(_inst g3 0 46(_ent . xor2 simple)
		(_port
			((x0)(cin))
			((x1)(b(7)))
			((y)(b_neg(7)))
		)
	)
	(_inst g4 0 47(_ent . fullAdder simple)
		(_port
			((x)(a(7)))
			((y)(b_neg(7)))
			((z)(ripple(7)))
			((s)(r(7)))
			((co)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 34(_ent(_in))))
		(_port(_int r 0 0 34(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int ripple 1 0 38(_arch(_uni))))
		(_sig(_int b_neg 1 0 38(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 41(_scalar (_to i 0 i 6))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_alias((ripple(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . simple 2 -1)
)
I 000047 55 2029          1640382245621 Stage1
(_unit VHDL(comparator 0 54(stage1 0 58))
	(_version ve4)
	(_time 1640382245622 2021.12.24 23:44:05)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 4a4e1d484d1d4a5d4b4b5b11194c4b4d4e4c1c4d48)
	(_ent
		(_time 1640378528229)
	)
	(_inst reg1 0 64(_ent . DFF8)
		(_port
			((D)(x))
			((clk)(clk))
			((Q)(x1))
		)
	)
	(_inst reg2 0 65(_ent . DFF8)
		(_port
			((D)(y))
			((clk)(clk))
			((Q)(y1))
		)
	)
	(_inst g1 0 66(_ent . Adder8bits simple)
		(_port
			((a)(x1))
			((b)(y1))
			((cin)(c1))
			((r)(r))
			((cout)(c2))
		)
	)
	(_inst g2 0 67(_ent . and2 simple)
		(_port
			((x0)(r(7)))
			((x1)(_code 0))
			((y)(f))
		)
	)
	(_inst g3 0 68(_ent . nor8 simple)
		(_port
			((x)(r))
			((y)(g))
		)
	)
	(_inst g4 0 69(_ent . nor2 simple)
		(_port
			((x0)(f))
			((x1)(g))
			((y)(h))
		)
	)
	(_inst reg3 0 70(_ent . DFF)
		(_port
			((D)(h))
			((clk)(clk))
			((Q)(b))
		)
	)
	(_inst reg4 0 71(_ent . DFF)
		(_port
			((D)(g))
			((clk)(clk))
			((Q)(e))
		)
	)
	(_inst reg5 0 72(_ent . DFF)
		(_port
			((D)(f))
			((clk)(clk))
			((Q)(s))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59(_array -1((_dto i 7 i 0)))))
		(_sig(_int r 1 0 59(_arch(_uni))))
		(_sig(_int x1 1 0 59(_arch(_uni))))
		(_sig(_int y1 1 0 59(_arch(_uni))))
		(_sig(_int c1 -1 0 60(_arch(_uni((i 3))))))
		(_sig(_int c2 -1 0 61(_arch(_uni))))
		(_sig(_int f -1 0 62(_arch(_uni))))
		(_sig(_int g -1 0 62(_arch(_uni))))
		(_sig(_int h -1 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage1 1 -1)
)
I 000043 55 1187          1640382245627 bb
(_unit VHDL(testb 0 54(bb 0 82))
	(_version ve4)
	(_time 1640382245628 2021.12.24 23:44:05)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 5a5f0a590e0c0d4d5f5848010f5c5f5d595d5e5c58)
	(_ent
		(_time 1639937194607)
	)
	(_inst g1 0 87(_ent . Comparator Stage1)
		(_port
			((x)(x))
			((y)(y))
			((clk)(clk))
			((b)(b))
			((e)(e))
			((s)(s))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 83(_array -1((_dto i 7 i 0)))))
		(_sig(_int x 0 0 83(_arch(_uni))))
		(_sig(_int y 0 0 83(_arch(_uni))))
		(_sig(_int clk -1 0 84(_arch(_uni((i 2))))))
		(_sig(_int b -1 0 85(_arch(_uni))))
		(_sig(_int e -1 0 85(_arch(_uni))))
		(_sig(_int s -1 0 85(_arch(_uni))))
		(_prcs
			(line__89(_arch 0 0 89(_assignment(_trgt(0)))))
			(line__91(_arch 1 0 91(_assignment(_trgt(1)))))
			(line__93(_arch 2 0 93(_assignment(_trgt(2))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)(1)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(50463234 50529026)
		(50463235 50528771)
		(50528771 50463491)
		(50463234 33751810)
	)
	(_model . bb 3 -1)
)
I 000047 55 716           1640385068952 simple
(_unit VHDL(halfadder 0 4(simple 0 8))
	(_version ve4)
	(_time 1640385068953 2021.12.25 00:31:08)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code faf8f3aaaaadfdecfcaeeba0affcfefcfffdf8fcf2)
	(_ent
		(_time 1639929792197)
	)
	(_inst g1 0 10(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g2 0 11(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int c -1 0 5(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1040          1640385068958 simple
(_unit VHDL(fulladder 0 4(simple 0 21))
	(_version ve4)
	(_time 1640385068959 2021.12.25 00:31:08)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code faf8fdabaeadfdeca9a8eba0affcfefcfffdf8fcfc)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 24(_ent . halfAdder simple)
		(_port
			((x)(x))
			((y)(y))
			((s)(a))
			((c)(b))
		)
	)
	(_inst g2 0 25(_ent . halfAdder simple)
		(_port
			((x)(a))
			((y)(z))
			((s)(s))
			((c)(d))
		)
	)
	(_inst g3 0 26(_ent . or2 simple)
		(_port
			((x0)(b))
			((x1)(d))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 22(_arch(_uni))))
		(_sig(_int b -1 0 22(_arch(_uni))))
		(_sig(_int c -1 0 22(_arch(_uni))))
		(_sig(_int d -1 0 22(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1779          1640385068964 simple
(_unit VHDL(adder8bits 0 33(simple 0 37))
	(_version ve4)
	(_time 1640385068965 2021.12.25 00:31:08)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 0a08090c5f5d5a1c0e0e1855530c080c030d0e0d09)
	(_ent
		(_time 1639937194601)
	)
	(_generate gen1 0 41(_for 2 )
		(_inst g1 0 43(_ent . xor2 simple)
			(_port
				((x0)(cin))
				((x1)(b(_object 0)))
				((y)(b_neg(_object 0)))
			)
		)
		(_inst g2 0 44(_ent . fullAdder simple)
			(_port
				((x)(a(_object 0)))
				((y)(b_neg(_object 0)))
				((z)(ripple(_object 0)))
				((s)(r(_object 0)))
				((co)(ripple(_index 1)))
			)
		)
		(_object
			(_cnst(_int i 2 0 41(_arch)))
		)
	)
	(_inst g3 0 46(_ent . xor2 simple)
		(_port
			((x0)(cin))
			((x1)(b(7)))
			((y)(b_neg(7)))
		)
	)
	(_inst g4 0 47(_ent . fullAdder simple)
		(_port
			((x)(a(7)))
			((y)(b_neg(7)))
			((z)(ripple(7)))
			((s)(r(7)))
			((co)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 34(_ent(_in))))
		(_port(_int r 0 0 34(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int ripple 1 0 38(_arch(_uni))))
		(_sig(_int b_neg 1 0 38(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 41(_scalar (_to i 0 i 6))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_alias((ripple(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . simple 2 -1)
)
I 000047 55 2029          1640385068970 Stage1
(_unit VHDL(comparator 0 54(stage1 0 58))
	(_version ve4)
	(_time 1640385068971 2021.12.25 00:31:08)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 0a080b0c0d5d0a1d0b0b1b51590c0b0d0e0c5c0d08)
	(_ent
		(_time 1640378528229)
	)
	(_inst reg1 0 64(_ent . DFF8)
		(_port
			((D)(x))
			((clk)(clk))
			((Q)(x1))
		)
	)
	(_inst reg2 0 65(_ent . DFF8)
		(_port
			((D)(y))
			((clk)(clk))
			((Q)(y1))
		)
	)
	(_inst g1 0 66(_ent . Adder8bits simple)
		(_port
			((a)(x1))
			((b)(y1))
			((cin)(c1))
			((r)(r))
			((cout)(c2))
		)
	)
	(_inst g2 0 67(_ent . and2 simple)
		(_port
			((x0)(r(7)))
			((x1)(_code 0))
			((y)(f))
		)
	)
	(_inst g3 0 68(_ent . nor8 simple)
		(_port
			((x)(r))
			((y)(g))
		)
	)
	(_inst g4 0 69(_ent . nor2 simple)
		(_port
			((x0)(f))
			((x1)(g))
			((y)(h))
		)
	)
	(_inst reg3 0 70(_ent . DFF)
		(_port
			((D)(h))
			((clk)(clk))
			((Q)(b))
		)
	)
	(_inst reg4 0 71(_ent . DFF)
		(_port
			((D)(g))
			((clk)(clk))
			((Q)(e))
		)
	)
	(_inst reg5 0 72(_ent . DFF)
		(_port
			((D)(f))
			((clk)(clk))
			((Q)(s))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59(_array -1((_dto i 7 i 0)))))
		(_sig(_int r 1 0 59(_arch(_uni))))
		(_sig(_int x1 1 0 59(_arch(_uni))))
		(_sig(_int y1 1 0 59(_arch(_uni))))
		(_sig(_int c1 -1 0 60(_arch(_uni((i 3))))))
		(_sig(_int c2 -1 0 61(_arch(_uni))))
		(_sig(_int f -1 0 62(_arch(_uni))))
		(_sig(_int g -1 0 62(_arch(_uni))))
		(_sig(_int h -1 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage1 1 -1)
)
I 000043 55 1187          1640385068976 bb
(_unit VHDL(testb 0 54(bb 0 82))
	(_version ve4)
	(_time 1640385068977 2021.12.25 00:31:08)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 0a090c0c5e5c5d1d0f0818515f0c0f0d090d0e0c08)
	(_ent
		(_time 1639937194607)
	)
	(_inst g1 0 87(_ent . Comparator Stage2)
		(_port
			((x)(x))
			((y)(y))
			((clk)(clk))
			((b)(b))
			((e)(e))
			((s)(s))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 83(_array -1((_dto i 7 i 0)))))
		(_sig(_int x 0 0 83(_arch(_uni))))
		(_sig(_int y 0 0 83(_arch(_uni))))
		(_sig(_int clk -1 0 84(_arch(_uni((i 2))))))
		(_sig(_int b -1 0 85(_arch(_uni))))
		(_sig(_int e -1 0 85(_arch(_uni))))
		(_sig(_int s -1 0 85(_arch(_uni))))
		(_prcs
			(line__89(_arch 0 0 89(_assignment(_trgt(0)))))
			(line__91(_arch 1 0 91(_assignment(_trgt(1)))))
			(line__93(_arch 2 0 93(_assignment(_trgt(2))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)(1)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(50463234 50529026)
		(50463235 50528771)
		(50528771 50463491)
		(50463234 33751810)
	)
	(_model . bb 3 -1)
)
I 000047 55 716           1640385143509 simple
(_unit VHDL(halfadder 0 4(simple 0 8))
	(_version ve4)
	(_time 1640385143510 2021.12.25 00:32:23)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 3c3c31396e6b3b2a3a682d66693a383a393b3e3a34)
	(_ent
		(_time 1639929792197)
	)
	(_inst g1 0 10(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g2 0 11(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int c -1 0 5(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1040          1640385143515 simple
(_unit VHDL(fulladder 0 4(simple 0 21))
	(_version ve4)
	(_time 1640385143516 2021.12.25 00:32:23)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 3c3c3f386a6b3b2a6f6e2d66693a383a393b3e3a3a)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 24(_ent . halfAdder simple)
		(_port
			((x)(x))
			((y)(y))
			((s)(a))
			((c)(b))
		)
	)
	(_inst g2 0 25(_ent . halfAdder simple)
		(_port
			((x)(a))
			((y)(z))
			((s)(s))
			((c)(d))
		)
	)
	(_inst g3 0 26(_ent . or2 simple)
		(_port
			((x0)(b))
			((x1)(d))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 22(_arch(_uni))))
		(_sig(_int b -1 0 22(_arch(_uni))))
		(_sig(_int c -1 0 22(_arch(_uni))))
		(_sig(_int d -1 0 22(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1779          1640385143521 simple
(_unit VHDL(adder8bits 0 33(simple 0 37))
	(_version ve4)
	(_time 1640385143522 2021.12.25 00:32:23)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 3c3c38396b6b6c2a38382e63653a3e3a353b383b3f)
	(_ent
		(_time 1639937194601)
	)
	(_generate gen1 0 41(_for 2 )
		(_inst g1 0 43(_ent . xor2 simple)
			(_port
				((x0)(cin))
				((x1)(b(_object 0)))
				((y)(b_neg(_object 0)))
			)
		)
		(_inst g2 0 44(_ent . fullAdder simple)
			(_port
				((x)(a(_object 0)))
				((y)(b_neg(_object 0)))
				((z)(ripple(_object 0)))
				((s)(r(_object 0)))
				((co)(ripple(_index 1)))
			)
		)
		(_object
			(_cnst(_int i 2 0 41(_arch)))
		)
	)
	(_inst g3 0 46(_ent . xor2 simple)
		(_port
			((x0)(cin))
			((x1)(b(7)))
			((y)(b_neg(7)))
		)
	)
	(_inst g4 0 47(_ent . fullAdder simple)
		(_port
			((x)(a(7)))
			((y)(b_neg(7)))
			((z)(ripple(7)))
			((s)(r(7)))
			((co)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 34(_ent(_in))))
		(_port(_int r 0 0 34(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int ripple 1 0 38(_arch(_uni))))
		(_sig(_int b_neg 1 0 38(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 41(_scalar (_to i 0 i 6))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_alias((ripple(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . simple 2 -1)
)
I 000047 55 2029          1640385143527 Stage1
(_unit VHDL(comparator 0 54(stage1 0 58))
	(_version ve4)
	(_time 1640385143528 2021.12.25 00:32:23)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 3c3c3a39396b3c2b3d3d2d676f3a3d3b383a6a3b3e)
	(_ent
		(_time 1640378528229)
	)
	(_inst reg1 0 64(_ent . DFF8)
		(_port
			((D)(x))
			((clk)(clk))
			((Q)(x1))
		)
	)
	(_inst reg2 0 65(_ent . DFF8)
		(_port
			((D)(y))
			((clk)(clk))
			((Q)(y1))
		)
	)
	(_inst g1 0 66(_ent . Adder8bits simple)
		(_port
			((a)(x1))
			((b)(y1))
			((cin)(c1))
			((r)(r))
			((cout)(c2))
		)
	)
	(_inst g2 0 67(_ent . and2 simple)
		(_port
			((x0)(r(7)))
			((x1)(_code 0))
			((y)(f))
		)
	)
	(_inst g3 0 68(_ent . nor8 simple)
		(_port
			((x)(r))
			((y)(g))
		)
	)
	(_inst g4 0 69(_ent . nor2 simple)
		(_port
			((x0)(f))
			((x1)(g))
			((y)(h))
		)
	)
	(_inst reg3 0 70(_ent . DFF)
		(_port
			((D)(h))
			((clk)(clk))
			((Q)(b))
		)
	)
	(_inst reg4 0 71(_ent . DFF)
		(_port
			((D)(g))
			((clk)(clk))
			((Q)(e))
		)
	)
	(_inst reg5 0 72(_ent . DFF)
		(_port
			((D)(f))
			((clk)(clk))
			((Q)(s))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59(_array -1((_dto i 7 i 0)))))
		(_sig(_int r 1 0 59(_arch(_uni))))
		(_sig(_int x1 1 0 59(_arch(_uni))))
		(_sig(_int y1 1 0 59(_arch(_uni))))
		(_sig(_int c1 -1 0 60(_arch(_uni((i 3))))))
		(_sig(_int c2 -1 0 61(_arch(_uni))))
		(_sig(_int f -1 0 62(_arch(_uni))))
		(_sig(_int g -1 0 62(_arch(_uni))))
		(_sig(_int h -1 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage1 1 -1)
)
I 000043 55 1187          1640385143533 bb
(_unit VHDL(testb 0 54(bb 0 82))
	(_version ve4)
	(_time 1640385143534 2021.12.25 00:32:23)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 4c4d4d4e1a1a1b5b494e5e17194a494b4f4b484a4e)
	(_ent
		(_time 1639937194607)
	)
	(_inst g1 0 87(_ent . Comparator Stage1)
		(_port
			((x)(x))
			((y)(y))
			((clk)(clk))
			((b)(b))
			((e)(e))
			((s)(s))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 83(_array -1((_dto i 7 i 0)))))
		(_sig(_int x 0 0 83(_arch(_uni))))
		(_sig(_int y 0 0 83(_arch(_uni))))
		(_sig(_int clk -1 0 84(_arch(_uni((i 2))))))
		(_sig(_int b -1 0 85(_arch(_uni))))
		(_sig(_int e -1 0 85(_arch(_uni))))
		(_sig(_int s -1 0 85(_arch(_uni))))
		(_prcs
			(line__89(_arch 0 0 89(_assignment(_trgt(0)))))
			(line__91(_arch 1 0 91(_assignment(_trgt(1)))))
			(line__93(_arch 2 0 93(_assignment(_trgt(2))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)(1)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(50463234 50529026)
		(50463235 50528771)
		(50528771 50463491)
		(50463234 33751810)
	)
	(_model . bb 3 -1)
)
I 000047 55 2649          1640428680306 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640428680307 2021.12.25 12:38:00)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code d98dda8b858e8ecf8dd8cd838ddedbdad1ded1dada)
	(_ent
		(_time 1640350775009)
	)
	(_inst g1 0 24(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(reg2(2)))
		)
	)
	(_inst g2 0 25(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 26(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 27(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 28(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 29(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 31(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 32(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(reg2(1)))
		)
	)
	(_inst g10 0 33(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 34(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(6)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 35(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 36(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(reg2(0)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_port(_int v -1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 10(_array -1((_dto i 2 i 0)))))
		(_sig(_int reg2 3 0 10(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_alias((v)(x(7))))(_simpleassign BUF)(_trgt(2))(_sens(0(7))))))
			(line__38(_arch 1 0 38(_assignment(_trgt(1))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 2 -1)
)
I 000047 55 1386          1640428680312 simple
(_unit VHDL(onebitcomp 0 43(simple 0 50))
	(_version ve4)
	(_time 1640428680313 2021.12.25 12:38:00)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code d98d898b858e88cfdadec0828cdfdadf8fdf8dded9)
	(_ent
		(_time 1640198927927)
	)
	(_inst g1 0 53(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 54(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 55(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(b))
		)
	)
	(_inst g4 0 56(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g5 0 57(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 58(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 59(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 44(_ent(_in))))
		(_port(_int y -1 0 44(_ent(_in))))
		(_port(_int b -1 0 44(_ent(_out))))
		(_port(_int e -1 0 44(_ent(_out))))
		(_port(_int s -1 0 44(_ent(_out))))
		(_sig(_int xn -1 0 51(_arch(_uni))))
		(_sig(_int yn -1 0 51(_arch(_uni))))
		(_sig(_int c1 -1 0 51(_arch(_uni))))
		(_sig(_int c2 -1 0 51(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1384          1640428680318 simple
(_unit VHDL(signcomp 0 63(simple 0 69))
	(_version ve4)
	(_time 1640428680319 2021.12.25 12:38:00)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code d98cdc8bd98e8acf8ddeca83dedf8dded9dedadfd0)
	(_ent
		(_time 1640270305734)
	)
	(_inst g1 0 72(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 73(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 74(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(b))
		)
	)
	(_inst g4 0 75(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(s))
		)
	)
	(_inst g5 0 76(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 77(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 78(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 64(_ent(_in))))
		(_port(_int y -1 0 64(_ent(_in))))
		(_port(_int b -1 0 64(_ent(_out))))
		(_port(_int e -1 0 64(_ent(_out))))
		(_port(_int s -1 0 64(_ent(_out))))
		(_sig(_int xn -1 0 70(_arch(_uni))))
		(_sig(_int yn -1 0 70(_arch(_uni))))
		(_sig(_int c1 -1 0 70(_arch(_uni))))
		(_sig(_int c2 -1 0 70(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1787          1640428680322 Stage2
(_unit VHDL(comparator 0 54(stage2 1 81))
	(_version ve4)
	(_time 1640428680323 2021.12.25 12:38:00)
	(_source(\../src/Stage1.vhd\(\../src/Stage2.vhd\)))
	(_parameters tan)
	(_code d98ddc8b868ed9ced88cc8828adfd8dedddf8fdedb)
	(_ent
		(_time 1640378528229)
	)
	(_generate g1 1 87(_for 3 )
		(_inst g 1 89(_ent . xor2 simple)
			(_port
				((x0)(x(_object 0)))
				((x1)(y(_object 0)))
				((y)(diff(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 1 87(_arch)))
		)
	)
	(_inst g2 1 91(_ent . Encoder8x3 simple)
		(_port
			((x)(diff))
			((y)(en))
			((v)(v))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 82(_array -1((_dto i 7 i 0)))))
		(_sig(_int diff 1 1 82(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 83(_array -1((_dto i 3 i 0)))))
		(_sig(_int en 2 1 83(_arch(_uni))))
		(_sig(_int v -1 1 84(_arch(_uni))))
		(_sig(_int m -2 1 85(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~7~13 1 87(_scalar (_to i 0 i 7))))
		(_prcs
			(line__92(_arch 0 1 92(_assignment(_trgt(9))(_sens(7))(_mon))))
			(line__93(_arch 1 1 93(_prcs(_simple)(_trgt(3)(4)(5))(_sens(9))(_read(0)(1)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage2 2 -1)
)
I 000047 55 2649          1640428756469 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640428756470 2021.12.25 12:39:16)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 56055355050101400257420c025154555e515e5555)
	(_ent
		(_time 1640350775009)
	)
	(_inst g1 0 24(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(reg2(2)))
		)
	)
	(_inst g2 0 25(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 26(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 27(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 28(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 29(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 31(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 32(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(reg2(1)))
		)
	)
	(_inst g10 0 33(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 34(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(6)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 35(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 36(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(reg2(0)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_port(_int v -1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 10(_array -1((_dto i 2 i 0)))))
		(_sig(_int reg2 3 0 10(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_alias((v)(x(7))))(_simpleassign BUF)(_trgt(2))(_sens(0(7))))))
			(line__38(_arch 1 0 38(_assignment(_trgt(1))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 2 -1)
)
I 000047 55 1386          1640428756475 simple
(_unit VHDL(onebitcomp 0 43(simple 0 50))
	(_version ve4)
	(_time 1640428756476 2021.12.25 12:39:16)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 653633653532347366627c3e306366633363316265)
	(_ent
		(_time 1640198927927)
	)
	(_inst g1 0 53(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 54(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 55(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(b))
		)
	)
	(_inst g4 0 56(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g5 0 57(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 58(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 59(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 44(_ent(_in))))
		(_port(_int y -1 0 44(_ent(_in))))
		(_port(_int b -1 0 44(_ent(_out))))
		(_port(_int e -1 0 44(_ent(_out))))
		(_port(_int s -1 0 44(_ent(_out))))
		(_sig(_int xn -1 0 51(_arch(_uni))))
		(_sig(_int yn -1 0 51(_arch(_uni))))
		(_sig(_int c1 -1 0 51(_arch(_uni))))
		(_sig(_int c2 -1 0 51(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1384          1640428756481 simple
(_unit VHDL(signcomp 0 63(simple 0 69))
	(_version ve4)
	(_time 1640428756482 2021.12.25 12:39:16)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 65376665693236733162763f62633162656266636c)
	(_ent
		(_time 1640270305734)
	)
	(_inst g1 0 72(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 73(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 74(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(b))
		)
	)
	(_inst g4 0 75(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(s))
		)
	)
	(_inst g5 0 76(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 77(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 78(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 64(_ent(_in))))
		(_port(_int y -1 0 64(_ent(_in))))
		(_port(_int b -1 0 64(_ent(_out))))
		(_port(_int e -1 0 64(_ent(_out))))
		(_port(_int s -1 0 64(_ent(_out))))
		(_sig(_int xn -1 0 70(_arch(_uni))))
		(_sig(_int yn -1 0 70(_arch(_uni))))
		(_sig(_int c1 -1 0 70(_arch(_uni))))
		(_sig(_int c2 -1 0 70(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1787          1640428756485 Stage2
(_unit VHDL(comparator 0 54(stage2 1 81))
	(_version ve4)
	(_time 1640428756486 2021.12.25 12:39:16)
	(_source(\../src/Stage1.vhd\(\../src/Stage2.vhd\)))
	(_parameters tan)
	(_code 65366665363265726430743e366364626163336267)
	(_ent
		(_time 1640378528229)
	)
	(_generate g1 1 87(_for 3 )
		(_inst g 1 89(_ent . xor2 simple)
			(_port
				((x0)(x(_object 0)))
				((x1)(y(_object 0)))
				((y)(diff(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 1 87(_arch)))
		)
	)
	(_inst g2 1 91(_ent . Encoder8x3 simple)
		(_port
			((x)(diff))
			((y)(en))
			((v)(v))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 82(_array -1((_dto i 7 i 0)))))
		(_sig(_int diff 1 1 82(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 83(_array -1((_dto i 3 i 0)))))
		(_sig(_int en 2 1 83(_arch(_uni))))
		(_sig(_int v -1 1 84(_arch(_uni))))
		(_sig(_int m -2 1 85(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~7~13 1 87(_scalar (_to i 0 i 7))))
		(_prcs
			(line__92(_arch 0 1 92(_assignment(_trgt(9))(_sens(7))(_mon))))
			(line__93(_arch 1 1 93(_prcs(_simple)(_trgt(3)(4)(5))(_sens(9))(_read(0)(1)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage2 2 -1)
)
I 000047 55 2649          1640442845544 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640442845545 2021.12.25 16:34:05)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code cc9e9b99ca9b9bda98cdd89698cbcecfc4cbc4cfcf)
	(_ent
		(_time 1640350775009)
	)
	(_inst g1 0 24(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(reg2(2)))
		)
	)
	(_inst g2 0 25(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 26(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 27(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 28(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 29(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 31(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 32(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(reg2(1)))
		)
	)
	(_inst g10 0 33(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 34(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(6)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 35(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 36(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(reg2(0)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_port(_int v -1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 10(_array -1((_dto i 2 i 0)))))
		(_sig(_int reg2 3 0 10(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_alias((v)(x(7))))(_simpleassign BUF)(_trgt(2))(_sens(0(7))))))
			(line__38(_arch 1 0 38(_assignment(_trgt(1))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 2 -1)
)
I 000047 55 1386          1640442845550 simple
(_unit VHDL(onebitcomp 0 43(simple 0 50))
	(_version ve4)
	(_time 1640442845551 2021.12.25 16:34:05)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code cc9ec899ca9b9ddacfcbd59799cacfca9aca98cbcc)
	(_ent
		(_time 1640198927927)
	)
	(_inst g1 0 53(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 54(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 55(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(b))
		)
	)
	(_inst g4 0 56(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g5 0 57(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 58(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 59(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 44(_ent(_in))))
		(_port(_int y -1 0 44(_ent(_in))))
		(_port(_int b -1 0 44(_ent(_out))))
		(_port(_int e -1 0 44(_ent(_out))))
		(_port(_int s -1 0 44(_ent(_out))))
		(_sig(_int xn -1 0 51(_arch(_uni))))
		(_sig(_int yn -1 0 51(_arch(_uni))))
		(_sig(_int c1 -1 0 51(_arch(_uni))))
		(_sig(_int c2 -1 0 51(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1384          1640442845556 simple
(_unit VHDL(signcomp 0 63(simple 0 69))
	(_version ve4)
	(_time 1640442845557 2021.12.25 16:34:05)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code db888a89808c88cd8fdcc881dcdd8fdcdbdcd8ddd2)
	(_ent
		(_time 1640270305734)
	)
	(_inst g1 0 72(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 73(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 74(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(b))
		)
	)
	(_inst g4 0 75(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(s))
		)
	)
	(_inst g5 0 76(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 77(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 78(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 64(_ent(_in))))
		(_port(_int y -1 0 64(_ent(_in))))
		(_port(_int b -1 0 64(_ent(_out))))
		(_port(_int e -1 0 64(_ent(_out))))
		(_port(_int s -1 0 64(_ent(_out))))
		(_sig(_int xn -1 0 70(_arch(_uni))))
		(_sig(_int yn -1 0 70(_arch(_uni))))
		(_sig(_int c1 -1 0 70(_arch(_uni))))
		(_sig(_int c2 -1 0 70(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1787          1640442845560 Stage2
(_unit VHDL(comparator 0 54(stage2 1 81))
	(_version ve4)
	(_time 1640442845561 2021.12.25 16:34:05)
	(_source(\../src/Stage1.vhd\(\../src/Stage2.vhd\)))
	(_parameters tan)
	(_code db898a89df8cdbccda8eca8088dddadcdfdd8ddcd9)
	(_ent
		(_time 1640378528229)
	)
	(_generate g1 1 87(_for 3 )
		(_inst g 1 89(_ent . xor2 simple)
			(_port
				((x0)(x(_object 0)))
				((x1)(y(_object 0)))
				((y)(diff(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 1 87(_arch)))
		)
	)
	(_inst g2 1 91(_ent . Encoder8x3 simple)
		(_port
			((x)(diff))
			((y)(en))
			((v)(v))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 82(_array -1((_dto i 7 i 0)))))
		(_sig(_int diff 1 1 82(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 83(_array -1((_dto i 3 i 0)))))
		(_sig(_int en 2 1 83(_arch(_uni))))
		(_sig(_int v -1 1 84(_arch(_uni))))
		(_sig(_int m -2 1 85(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~7~13 1 87(_scalar (_to i 0 i 7))))
		(_prcs
			(line__92(_arch 0 1 92(_assignment(_trgt(9))(_sens(7))(_mon))))
			(line__93(_arch 1 1 93(_prcs(_simple)(_trgt(3)(4)(5))(_sens(9))(_read(0)(1)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage2 2 -1)
)
I 000047 55 2649          1640442918838 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640442918839 2021.12.25 16:35:18)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 1d4d491a1c4a4a0b491c0947491a1f1e151a151e1e)
	(_ent
		(_time 1640350775009)
	)
	(_inst g1 0 24(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(reg2(2)))
		)
	)
	(_inst g2 0 25(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 26(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 27(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 28(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 29(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 31(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 32(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(reg2(1)))
		)
	)
	(_inst g10 0 33(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 34(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(6)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 35(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 36(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(reg2(0)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_port(_int v -1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 10(_array -1((_dto i 2 i 0)))))
		(_sig(_int reg2 3 0 10(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_alias((v)(x(7))))(_simpleassign BUF)(_trgt(2))(_sens(0(7))))))
			(line__38(_arch 1 0 38(_assignment(_trgt(1))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 2 -1)
)
I 000047 55 1386          1640442918844 simple
(_unit VHDL(onebitcomp 0 43(simple 0 50))
	(_version ve4)
	(_time 1640442918845 2021.12.25 16:35:18)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 1d4d1a1a1c4a4c0b1e1a0446481b1e1b4b1b491a1d)
	(_ent
		(_time 1640198927927)
	)
	(_inst g1 0 53(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 54(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 55(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(b))
		)
	)
	(_inst g4 0 56(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g5 0 57(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 58(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 59(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 44(_ent(_in))))
		(_port(_int y -1 0 44(_ent(_in))))
		(_port(_int b -1 0 44(_ent(_out))))
		(_port(_int e -1 0 44(_ent(_out))))
		(_port(_int s -1 0 44(_ent(_out))))
		(_sig(_int xn -1 0 51(_arch(_uni))))
		(_sig(_int yn -1 0 51(_arch(_uni))))
		(_sig(_int c1 -1 0 51(_arch(_uni))))
		(_sig(_int c2 -1 0 51(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1384          1640442918850 simple
(_unit VHDL(signcomp 0 63(simple 0 69))
	(_version ve4)
	(_time 1640442918851 2021.12.25 16:35:18)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 1d4c4f1a404a4e0b491a0e471a1b491a1d1a1e1b14)
	(_ent
		(_time 1640270305734)
	)
	(_inst g1 0 72(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 73(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 74(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(b))
		)
	)
	(_inst g4 0 75(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(s))
		)
	)
	(_inst g5 0 76(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 77(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 78(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 64(_ent(_in))))
		(_port(_int y -1 0 64(_ent(_in))))
		(_port(_int b -1 0 64(_ent(_out))))
		(_port(_int e -1 0 64(_ent(_out))))
		(_port(_int s -1 0 64(_ent(_out))))
		(_sig(_int xn -1 0 70(_arch(_uni))))
		(_sig(_int yn -1 0 70(_arch(_uni))))
		(_sig(_int c1 -1 0 70(_arch(_uni))))
		(_sig(_int c2 -1 0 70(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1787          1640442918854 Stage2
(_unit VHDL(comparator 0 54(stage2 1 81))
	(_version ve4)
	(_time 1640442918855 2021.12.25 16:35:18)
	(_source(\../src/Stage1.vhd\(\../src/Stage2.vhd\)))
	(_parameters tan)
	(_code 1d4d4f1a1f4a1d0a1c480c464e1b1c1a191b4b1a1f)
	(_ent
		(_time 1640378528229)
	)
	(_generate g1 1 87(_for 3 )
		(_inst g 1 89(_ent . xor2 simple)
			(_port
				((x0)(x(_object 0)))
				((x1)(y(_object 0)))
				((y)(diff(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 1 87(_arch)))
		)
	)
	(_inst g2 1 91(_ent . Encoder8x3 simple)
		(_port
			((x)(diff))
			((y)(en))
			((v)(v))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 82(_array -1((_dto i 7 i 0)))))
		(_sig(_int diff 1 1 82(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 83(_array -1((_dto i 3 i 0)))))
		(_sig(_int en 2 1 83(_arch(_uni))))
		(_sig(_int v -1 1 84(_arch(_uni))))
		(_sig(_int m -2 1 85(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~7~13 1 87(_scalar (_to i 0 i 7))))
		(_prcs
			(line__92(_arch 0 1 92(_assignment(_trgt(9))(_sens(7))(_mon))))
			(line__93(_arch 1 1 93(_prcs(_simple)(_trgt(3)(4)(5))(_sens(9))(_read(0)(1)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage2 2 -1)
)
I 000047 55 789           1640442918860 simple
(_unit VHDL(testgenerator 0 106(simple 0 110))
	(_version ve4)
	(_time 1640442918861 2021.12.25 16:35:18)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 2c7d79287a7a7b3b28793b76782a792a292b2e2a2d)
	(_ent
		(_time 1640428756488)
	)
	(_object
		(_port(_int clk -1 0 107(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 107(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 107(_ent(_out))))
		(_port(_int y 0 0 107(_ent(_out))))
		(_port(_int b -1 0 107(_ent(_out))))
		(_port(_int e -1 0 107(_ent(_out))))
		(_port(_int s -1 0 107(_ent(_out))))
		(_prcs
			(line__112(_arch 0 0 112(_prcs(_simple))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 546           1640442922676 simple
(_unit VHDL(not1 0 38(simple 0 8))
	(_version ve4)
	(_time 1640442922677 2021.12.25 16:35:22)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 20267c24767670332177657a272724232126752676)
	(_ent
		(_time 1639843843901)
	)
	(_object
		(_port(_int x -1 0 39(_ent(_in))))
		(_port(_int y -1 0 39(_ent(_out))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 590           1640442922682 simple
(_unit VHDL(and2 0 50(simple 0 20))
	(_version ve4)
	(_time 1640442922683 2021.12.25 16:35:22)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 20262824757770332277317a242624232226212675)
	(_ent
		(_time 1639843843907)
	)
	(_object
		(_port(_int x0 -1 0 51(_ent(_in))))
		(_port(_int x1 -1 0 51(_ent(_in))))
		(_port(_int y -1 0 51(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 632           1640442922688 simple
(_unit VHDL(and3 0 28(simple 0 32))
	(_version ve4)
	(_time 1640442922689 2021.12.25 16:35:22)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 20262824757770332377317a242624232326212675)
	(_ent
		(_time 1640197178651)
	)
	(_object
		(_port(_int x0 -1 0 29(_ent(_in))))
		(_port(_int x1 -1 0 29(_ent(_in))))
		(_port(_int x2 -1 0 29(_ent(_in))))
		(_port(_int y -1 0 29(_ent(_out))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 674           1640442922694 simple
(_unit VHDL(and4 0 40(simple 0 44))
	(_version ve4)
	(_time 1640442922695 2021.12.25 16:35:22)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 20262824757770332477317a242624232426212675)
	(_ent
		(_time 1640197178657)
	)
	(_object
		(_port(_int x0 -1 0 41(_ent(_in))))
		(_port(_int x1 -1 0 41(_ent(_in))))
		(_port(_int x2 -1 0 41(_ent(_in))))
		(_port(_int x3 -1 0 41(_ent(_in))))
		(_port(_int y -1 0 41(_ent(_out))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 589           1640442922700 simple
(_unit VHDL(or2 0 62(simple 0 56))
	(_version ve4)
	(_time 1640442922701 2021.12.25 16:35:22)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 20267f25227276367676327f732676272223222676)
	(_ent
		(_time 1639843843913)
	)
	(_object
		(_port(_int x0 -1 0 63(_ent(_in))))
		(_port(_int x1 -1 0 63(_ent(_in))))
		(_port(_int y -1 0 63(_ent(_out))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 673           1640442922706 simple
(_unit VHDL(or4 0 64(simple 0 68))
	(_version ve4)
	(_time 1640442922707 2021.12.25 16:35:22)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 30366f34326260266666226f653666373233343666)
	(_ent
		(_time 1640197178669)
	)
	(_object
		(_port(_int x0 -1 0 65(_ent(_in))))
		(_port(_int x1 -1 0 65(_ent(_in))))
		(_port(_int x2 -1 0 65(_ent(_in))))
		(_port(_int x3 -1 0 65(_ent(_in))))
		(_port(_int y -1 0 65(_ent(_out))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 672           1640442922712 simple
(_unit VHDL(or8 0 76(simple 0 80))
	(_version ve4)
	(_time 1640442922713 2021.12.25 16:35:22)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 30366f3432626c266666226f693666373233383666)
	(_ent
		(_time 1640269542946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 77(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 77(_ent(_in))))
		(_port(_int y -1 0 77(_ent(_out))))
		(_prcs
			(line__82(_arch 0 0 82(_assignment(_trgt(1))(_sens(0(7))(0(6))(0(5))(0(4))(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 591           1640442922718 simple
(_unit VHDL(nand2 0 74(simple 0 92))
	(_version ve4)
	(_time 1640442922719 2021.12.25 16:35:22)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 30366c35316731263462226a343631366536343332)
	(_ent
		(_time 1639843843919)
	)
	(_object
		(_port(_int x0 -1 0 75(_ent(_in))))
		(_port(_int x1 -1 0 75(_ent(_in))))
		(_port(_int y -1 0 75(_ent(_out))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 593           1640442922724 simple
(_unit VHDL(nor2 0 86(simple 0 104))
	(_version ve4)
	(_time 1640442922725 2021.12.25 16:35:22)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 30366c35666666233267756a373732333236653666)
	(_ent
		(_time 1639843843925)
	)
	(_object
		(_port(_int x0 -1 0 87(_ent(_in))))
		(_port(_int x1 -1 0 87(_ent(_in))))
		(_port(_int y -1 0 87(_ent(_out))))
		(_prcs
			(line__106(_arch 0 0 106(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 719           1640442922730 simple
(_unit VHDL(nor8 0 112(simple 0 116))
	(_version ve4)
	(_time 1640442922731 2021.12.25 16:35:22)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 40461c42161616534815051a474742434846154616)
	(_ent
		(_time 1640379461823)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 113(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 113(_ent(_in))))
		(_port(_int y -1 0 113(_ent(_out))))
		(_sig(_int n -1 0 117(_int(_uni))))
		(_prcs
			(line__120(_arch 0 0 120(_assignment(_trgt(1))(_sens(0(7))(0(6))(0(5))(0(4))(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 594           1640442922736 simple
(_unit VHDL(xnor2 0 98(simple 0 130))
	(_version ve4)
	(_time 1640442922737 2021.12.25 16:35:22)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 40474142151742574212521b194615461647424342)
	(_ent
		(_time 1639843843931)
	)
	(_object
		(_port(_int x0 -1 0 99(_ent(_in))))
		(_port(_int x1 -1 0 99(_ent(_in))))
		(_port(_int y -1 0 99(_ent(_out))))
		(_prcs
			(line__132(_arch 0 0 132(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 597           1640442922742 simple
(_unit VHDL(xor2 0 110(simple 0 142))
	(_version ve4)
	(_time 1640442922743 2021.12.25 16:35:22)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 40474142161616534216581a474742434247484616)
	(_ent
		(_time 1639843843937)
	)
	(_object
		(_port(_int x0 -1 0 111(_ent(_in))))
		(_port(_int x1 -1 0 111(_ent(_in))))
		(_port(_int y -1 0 111(_ent(_out))))
		(_prcs
			(line__144(_arch 0 0 144(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 640           1640442922748 simple
(_unit VHDL(xor3 0 122(simple 0 154))
	(_version ve4)
	(_time 1640442922749 2021.12.25 16:35:22)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 40474142161616534316581a474742434347484616)
	(_ent
		(_time 1639844280714)
	)
	(_object
		(_port(_int x0 -1 0 123(_ent(_in))))
		(_port(_int x1 -1 0 123(_ent(_in))))
		(_port(_int x2 -1 0 123(_ent(_in))))
		(_port(_int y -1 0 123(_ent(_out))))
		(_prcs
			(line__156(_arch 0 0 156(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 685           1640442922754 simple
(_unit VHDL(dff 0 136(simple 0 166))
	(_version ve4)
	(_time 1640442922755 2021.12.25 16:35:22)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 4f49424d1f181d594b1f591518494b49494949494b)
	(_ent
		(_time 1640269293882)
	)
	(_object
		(_port(_int D -1 0 137(_ent(_in))))
		(_port(_int clk -1 0 137(_ent(_in)(_event))))
		(_port(_int Q -1 0 137(_ent(_out))))
		(_prcs
			(line__168(_arch 0 0 168(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 546           1640442935491 simple
(_unit VHDL(not1 0 38(simple 0 8))
	(_version ve4)
	(_time 1640442935492 2021.12.25 16:35:35)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 2d282a292f7b7d3e2c7a68772a2a292e2c2b782b7b)
	(_ent
		(_time 1639843843901)
	)
	(_object
		(_port(_int x -1 0 39(_ent(_in))))
		(_port(_int y -1 0 39(_ent(_out))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 590           1640442935497 simple
(_unit VHDL(and2 0 50(simple 0 20))
	(_version ve4)
	(_time 1640442935498 2021.12.25 16:35:35)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 2d287e292c7a7d3e2f7a3c77292b292e2f2b2c2b78)
	(_ent
		(_time 1639843843907)
	)
	(_object
		(_port(_int x0 -1 0 51(_ent(_in))))
		(_port(_int x1 -1 0 51(_ent(_in))))
		(_port(_int y -1 0 51(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 632           1640442935503 simple
(_unit VHDL(and3 0 28(simple 0 32))
	(_version ve4)
	(_time 1640442935504 2021.12.25 16:35:35)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 2d287e292c7a7d3e2e7a3c77292b292e2e2b2c2b78)
	(_ent
		(_time 1640197178651)
	)
	(_object
		(_port(_int x0 -1 0 29(_ent(_in))))
		(_port(_int x1 -1 0 29(_ent(_in))))
		(_port(_int x2 -1 0 29(_ent(_in))))
		(_port(_int y -1 0 29(_ent(_out))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 674           1640442935509 simple
(_unit VHDL(and4 0 40(simple 0 44))
	(_version ve4)
	(_time 1640442935510 2021.12.25 16:35:35)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 2d287e292c7a7d3e297a3c77292b292e292b2c2b78)
	(_ent
		(_time 1640197178657)
	)
	(_object
		(_port(_int x0 -1 0 41(_ent(_in))))
		(_port(_int x1 -1 0 41(_ent(_in))))
		(_port(_int x2 -1 0 41(_ent(_in))))
		(_port(_int x3 -1 0 41(_ent(_in))))
		(_port(_int y -1 0 41(_ent(_out))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 589           1640442935515 simple
(_unit VHDL(or2 0 62(simple 0 56))
	(_version ve4)
	(_time 1640442935516 2021.12.25 16:35:35)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 2d2829287b7f7b3b7b7b3f727e2b7b2a2f2e2f2b7b)
	(_ent
		(_time 1639843843913)
	)
	(_object
		(_port(_int x0 -1 0 63(_ent(_in))))
		(_port(_int x1 -1 0 63(_ent(_in))))
		(_port(_int y -1 0 63(_ent(_out))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 673           1640442935521 simple
(_unit VHDL(or4 0 64(simple 0 68))
	(_version ve4)
	(_time 1640442935522 2021.12.25 16:35:35)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 3c3938386d6e6c2a6a6a2e63693a6a3b3e3f383a6a)
	(_ent
		(_time 1640197178669)
	)
	(_object
		(_port(_int x0 -1 0 65(_ent(_in))))
		(_port(_int x1 -1 0 65(_ent(_in))))
		(_port(_int x2 -1 0 65(_ent(_in))))
		(_port(_int x3 -1 0 65(_ent(_in))))
		(_port(_int y -1 0 65(_ent(_out))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 672           1640442935527 simple
(_unit VHDL(or8 0 76(simple 0 80))
	(_version ve4)
	(_time 1640442935528 2021.12.25 16:35:35)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 3c3938386d6e602a6a6a2e63653a6a3b3e3f343a6a)
	(_ent
		(_time 1640269542946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 77(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 77(_ent(_in))))
		(_port(_int y -1 0 77(_ent(_out))))
		(_prcs
			(line__82(_arch 0 0 82(_assignment(_trgt(1))(_sens(0(7))(0(6))(0(5))(0(4))(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 591           1640442935533 simple
(_unit VHDL(nand2 0 74(simple 0 92))
	(_version ve4)
	(_time 1640442935534 2021.12.25 16:35:35)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 3c393b396e6b3d2a386e2e66383a3d3a693a383f3e)
	(_ent
		(_time 1639843843919)
	)
	(_object
		(_port(_int x0 -1 0 75(_ent(_in))))
		(_port(_int x1 -1 0 75(_ent(_in))))
		(_port(_int y -1 0 75(_ent(_out))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 593           1640442935539 simple
(_unit VHDL(nor2 0 86(simple 0 104))
	(_version ve4)
	(_time 1640442935540 2021.12.25 16:35:35)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 3c393b39396a6a2f3e6b79663b3b3e3f3e3a693a6a)
	(_ent
		(_time 1639843843925)
	)
	(_object
		(_port(_int x0 -1 0 87(_ent(_in))))
		(_port(_int x1 -1 0 87(_ent(_in))))
		(_port(_int y -1 0 87(_ent(_out))))
		(_prcs
			(line__106(_arch 0 0 106(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 719           1640442935545 simple
(_unit VHDL(nor8 0 112(simple 0 116))
	(_version ve4)
	(_time 1640442935546 2021.12.25 16:35:35)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 4c494b4e491a1a5f441909164b4b4e4f444a194a1a)
	(_ent
		(_time 1640379461823)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 113(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 113(_ent(_in))))
		(_port(_int y -1 0 113(_ent(_out))))
		(_sig(_int n -1 0 117(_int(_uni))))
		(_prcs
			(line__120(_arch 0 0 120(_assignment(_trgt(1))(_sens(0(7))(0(6))(0(5))(0(4))(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 594           1640442935551 simple
(_unit VHDL(xnor2 0 98(simple 0 130))
	(_version ve4)
	(_time 1640442935552 2021.12.25 16:35:35)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 4c48164e4a1b4e5b4e1e5e17154a194a1a4b4e4f4e)
	(_ent
		(_time 1639843843931)
	)
	(_object
		(_port(_int x0 -1 0 99(_ent(_in))))
		(_port(_int x1 -1 0 99(_ent(_in))))
		(_port(_int y -1 0 99(_ent(_out))))
		(_prcs
			(line__132(_arch 0 0 132(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 597           1640442935557 simple
(_unit VHDL(xor2 0 110(simple 0 142))
	(_version ve4)
	(_time 1640442935558 2021.12.25 16:35:35)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 4c48164e491a1a5f4e1a54164b4b4e4f4e4b444a1a)
	(_ent
		(_time 1639843843937)
	)
	(_object
		(_port(_int x0 -1 0 111(_ent(_in))))
		(_port(_int x1 -1 0 111(_ent(_in))))
		(_port(_int y -1 0 111(_ent(_out))))
		(_prcs
			(line__144(_arch 0 0 144(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 640           1640442935563 simple
(_unit VHDL(xor3 0 122(simple 0 154))
	(_version ve4)
	(_time 1640442935564 2021.12.25 16:35:35)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 4c48164e491a1a5f4f1a54164b4b4e4f4f4b444a1a)
	(_ent
		(_time 1639844280714)
	)
	(_object
		(_port(_int x0 -1 0 123(_ent(_in))))
		(_port(_int x1 -1 0 123(_ent(_in))))
		(_port(_int x2 -1 0 123(_ent(_in))))
		(_port(_int y -1 0 123(_ent(_out))))
		(_prcs
			(line__156(_arch 0 0 156(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 685           1640442935569 simple
(_unit VHDL(dff 0 136(simple 0 166))
	(_version ve4)
	(_time 1640442935570 2021.12.25 16:35:35)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 5c590a5f090b0e4a580c4a060b5a585a5a5a5a5a58)
	(_ent
		(_time 1640269293882)
	)
	(_object
		(_port(_int D -1 0 137(_ent(_in))))
		(_port(_int clk -1 0 137(_ent(_in)(_event))))
		(_port(_int Q -1 0 137(_ent(_out))))
		(_prcs
			(line__168(_arch 0 0 168(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 767           1640442935575 simple
(_unit VHDL(dff8 0 165(simple 0 183))
	(_version ve4)
	(_time 1640442935576 2021.12.25 16:35:35)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 5c590a5f090b0e4f540c48060b5a5a5f545a585a5a)
	(_ent
		(_time 1640378097214)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 166(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 166(_ent(_in))))
		(_port(_int clk -1 0 166(_ent(_in)(_event))))
		(_port(_int Q 0 0 166(_ent(_out))))
		(_prcs
			(line__185(_arch 0 0 185(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 2649          1640442946309 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640442946310 2021.12.25 16:35:46)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 69696969353e3e7f3d687d333d6e6b6a616e616a6a)
	(_ent
		(_time 1640350775009)
	)
	(_inst g1 0 24(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(reg2(2)))
		)
	)
	(_inst g2 0 25(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 26(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 27(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 28(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 29(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 31(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 32(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(reg2(1)))
		)
	)
	(_inst g10 0 33(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 34(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(6)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 35(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 36(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(reg2(0)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_port(_int v -1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 10(_array -1((_dto i 2 i 0)))))
		(_sig(_int reg2 3 0 10(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_alias((v)(x(7))))(_simpleassign BUF)(_trgt(2))(_sens(0(7))))))
			(line__38(_arch 1 0 38(_assignment(_trgt(1))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 2 -1)
)
I 000047 55 1386          1640442946315 simple
(_unit VHDL(onebitcomp 0 43(simple 0 50))
	(_version ve4)
	(_time 1640442946316 2021.12.25 16:35:46)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 69693a69353e387f6a6e70323c6f6a6f3f6f3d6e69)
	(_ent
		(_time 1640198927927)
	)
	(_inst g1 0 53(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 54(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 55(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(b))
		)
	)
	(_inst g4 0 56(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g5 0 57(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 58(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 59(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 44(_ent(_in))))
		(_port(_int y -1 0 44(_ent(_in))))
		(_port(_int b -1 0 44(_ent(_out))))
		(_port(_int e -1 0 44(_ent(_out))))
		(_port(_int s -1 0 44(_ent(_out))))
		(_sig(_int xn -1 0 51(_arch(_uni))))
		(_sig(_int yn -1 0 51(_arch(_uni))))
		(_sig(_int c1 -1 0 51(_arch(_uni))))
		(_sig(_int c2 -1 0 51(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1384          1640442946321 simple
(_unit VHDL(signcomp 0 63(simple 0 69))
	(_version ve4)
	(_time 1640442946322 2021.12.25 16:35:46)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 69686f69693e3a7f3d6e7a336e6f3d6e696e6a6f60)
	(_ent
		(_time 1640270305734)
	)
	(_inst g1 0 72(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 73(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 74(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(b))
		)
	)
	(_inst g4 0 75(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(s))
		)
	)
	(_inst g5 0 76(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 77(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 78(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 64(_ent(_in))))
		(_port(_int y -1 0 64(_ent(_in))))
		(_port(_int b -1 0 64(_ent(_out))))
		(_port(_int e -1 0 64(_ent(_out))))
		(_port(_int s -1 0 64(_ent(_out))))
		(_sig(_int xn -1 0 70(_arch(_uni))))
		(_sig(_int yn -1 0 70(_arch(_uni))))
		(_sig(_int c1 -1 0 70(_arch(_uni))))
		(_sig(_int c2 -1 0 70(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1787          1640442946325 Stage2
(_unit VHDL(comparator 0 54(stage2 1 81))
	(_version ve4)
	(_time 1640442946326 2021.12.25 16:35:46)
	(_source(\../src/Stage1.vhd\(\../src/Stage2.vhd\)))
	(_parameters tan)
	(_code 79797f78262e796e782c68222a7f787e7d7f2f7e7b)
	(_ent
		(_time 1640378528229)
	)
	(_generate g1 1 87(_for 3 )
		(_inst g 1 89(_ent . xor2 simple)
			(_port
				((x0)(x(_object 0)))
				((x1)(y(_object 0)))
				((y)(diff(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 1 87(_arch)))
		)
	)
	(_inst g2 1 91(_ent . Encoder8x3 simple)
		(_port
			((x)(diff))
			((y)(en))
			((v)(v))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 82(_array -1((_dto i 7 i 0)))))
		(_sig(_int diff 1 1 82(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 83(_array -1((_dto i 3 i 0)))))
		(_sig(_int en 2 1 83(_arch(_uni))))
		(_sig(_int v -1 1 84(_arch(_uni))))
		(_sig(_int m -2 1 85(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~7~13 1 87(_scalar (_to i 0 i 7))))
		(_prcs
			(line__92(_arch 0 1 92(_assignment(_trgt(9))(_sens(7))(_mon))))
			(line__93(_arch 1 1 93(_prcs(_simple)(_trgt(3)(4)(5))(_sens(9))(_read(0)(1)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage2 2 -1)
)
I 000047 55 789           1640442946331 simple
(_unit VHDL(testgenerator 0 106(simple 0 110))
	(_version ve4)
	(_time 1640442946332 2021.12.25 16:35:46)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 79787878752f2e6e7d2c6e232d7f2c7f7c7e7b7f78)
	(_ent
		(_time 1640428756488)
	)
	(_object
		(_port(_int clk -1 0 107(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 107(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 107(_ent(_out))))
		(_port(_int y 0 0 107(_ent(_out))))
		(_port(_int b -1 0 107(_ent(_out))))
		(_port(_int e -1 0 107(_ent(_out))))
		(_port(_int s -1 0 107(_ent(_out))))
		(_prcs
			(line__112(_arch 0 0 112(_prcs(_simple))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 716           1640443047718 simple
(_unit VHDL(halfadder 0 4(simple 0 8))
	(_version ve4)
	(_time 1640443047719 2021.12.25 16:37:27)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 88d8818681df8f9e8edc99d2dd8e8c8e8d8f8a8e80)
	(_ent
		(_time 1639929792197)
	)
	(_inst g1 0 10(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g2 0 11(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int c -1 0 5(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1040          1640443047724 simple
(_unit VHDL(fulladder 0 4(simple 0 21))
	(_version ve4)
	(_time 1640443047725 2021.12.25 16:37:27)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 88d88f8785df8f9edbda99d2dd8e8c8e8d8f8a8e8e)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 24(_ent . halfAdder simple)
		(_port
			((x)(x))
			((y)(y))
			((s)(a))
			((c)(b))
		)
	)
	(_inst g2 0 25(_ent . halfAdder simple)
		(_port
			((x)(a))
			((y)(z))
			((s)(s))
			((c)(d))
		)
	)
	(_inst g3 0 26(_ent . or2 simple)
		(_port
			((x0)(b))
			((x1)(d))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 22(_arch(_uni))))
		(_sig(_int b -1 0 22(_arch(_uni))))
		(_sig(_int c -1 0 22(_arch(_uni))))
		(_sig(_int d -1 0 22(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1779          1640443047730 simple
(_unit VHDL(adder8bits 0 33(simple 0 37))
	(_version ve4)
	(_time 1640443047731 2021.12.25 16:37:27)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 97c7979894c0c781939385c8ce9195919e90939094)
	(_ent
		(_time 1639937194601)
	)
	(_generate gen1 0 41(_for 2 )
		(_inst g1 0 43(_ent . xor2 simple)
			(_port
				((x0)(cin))
				((x1)(b(_object 0)))
				((y)(b_neg(_object 0)))
			)
		)
		(_inst g2 0 44(_ent . fullAdder simple)
			(_port
				((x)(a(_object 0)))
				((y)(b_neg(_object 0)))
				((z)(ripple(_object 0)))
				((s)(r(_object 0)))
				((co)(ripple(_index 1)))
			)
		)
		(_object
			(_cnst(_int i 2 0 41(_arch)))
		)
	)
	(_inst g3 0 46(_ent . xor2 simple)
		(_port
			((x0)(cin))
			((x1)(b(7)))
			((y)(b_neg(7)))
		)
	)
	(_inst g4 0 47(_ent . fullAdder simple)
		(_port
			((x)(a(7)))
			((y)(b_neg(7)))
			((z)(ripple(7)))
			((s)(r(7)))
			((co)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 34(_ent(_in))))
		(_port(_int r 0 0 34(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int ripple 1 0 38(_arch(_uni))))
		(_sig(_int b_neg 1 0 38(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 41(_scalar (_to i 0 i 6))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_alias((ripple(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . simple 2 -1)
)
I 000047 55 2057          1640443047736 Stage1
(_unit VHDL(comparator 0 54(stage1 0 58))
	(_version ve4)
	(_time 1640443047737 2021.12.25 16:37:27)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 97c79598c6c0978096c086ccc49196909391c19095)
	(_ent
		(_time 1640378528229)
	)
	(_inst reg1 0 64(_ent . DFF8)
		(_port
			((D)(x))
			((clk)(clk))
			((Q)(x1))
		)
	)
	(_inst reg2 0 65(_ent . DFF8)
		(_port
			((D)(y))
			((clk)(clk))
			((Q)(y1))
		)
	)
	(_inst g1 0 66(_ent . Adder8bits simple)
		(_port
			((a)(x))
			((b)(y))
			((cin)(c1))
			((r)(r))
			((cout)(c2))
		)
	)
	(_inst g2 0 67(_ent . and2 simple)
		(_port
			((x0)(r(7)))
			((x1)(_code 3))
			((y)(f))
		)
	)
	(_inst g3 0 68(_ent . nor8 simple)
		(_port
			((x)(r))
			((y)(g))
		)
	)
	(_inst g4 0 69(_ent . nor2 simple)
		(_port
			((x0)(f))
			((x1)(g))
			((y)(h))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59(_array -1((_dto i 7 i 0)))))
		(_sig(_int r 1 0 59(_arch(_uni))))
		(_sig(_int x1 1 0 59(_arch(_uni))))
		(_sig(_int y1 1 0 59(_arch(_uni))))
		(_sig(_int c1 -1 0 60(_arch(_uni((i 3))))))
		(_sig(_int c2 -1 0 61(_arch(_uni))))
		(_sig(_int f -1 0 62(_arch(_uni))))
		(_sig(_int g -1 0 62(_arch(_uni))))
		(_sig(_int h -1 0 62(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_alias((b)(h)))(_simpleassign BUF)(_trgt(3))(_sens(13)))))
			(line__71(_arch 1 0 71(_assignment(_alias((e)(g)))(_simpleassign BUF)(_trgt(4))(_sens(12)))))
			(line__72(_arch 2 0 72(_assignment(_alias((s)(f)))(_simpleassign BUF)(_trgt(5))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage1 4 -1)
)
I 000043 55 1187          1640443047742 bb
(_unit VHDL(testb 0 54(bb 0 85))
	(_version ve4)
	(_time 1640443047743 2021.12.25 16:37:27)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 97c6929895c1c080929585ccc29192909490939195)
	(_ent
		(_time 1639937194607)
	)
	(_inst g1 0 90(_ent . Comparator Stage1)
		(_port
			((x)(x))
			((y)(y))
			((clk)(clk))
			((b)(b))
			((e)(e))
			((s)(s))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 86(_array -1((_dto i 7 i 0)))))
		(_sig(_int x 0 0 86(_arch(_uni))))
		(_sig(_int y 0 0 86(_arch(_uni))))
		(_sig(_int clk -1 0 87(_arch(_uni((i 2))))))
		(_sig(_int b -1 0 88(_arch(_uni))))
		(_sig(_int e -1 0 88(_arch(_uni))))
		(_sig(_int s -1 0 88(_arch(_uni))))
		(_prcs
			(line__92(_arch 0 0 92(_assignment(_trgt(0)))))
			(line__94(_arch 1 0 94(_assignment(_trgt(1)))))
			(line__96(_arch 2 0 96(_assignment(_trgt(2))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)(1)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(50463234 50529026)
		(50463235 50528771)
		(50528771 50463491)
		(50463234 33751810)
	)
	(_model . bb 3 -1)
)
I 000047 55 716           1640443050164 simple
(_unit VHDL(halfadder 0 4(simple 0 8))
	(_version ve4)
	(_time 1640443050165 2021.12.25 16:37:30)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 1d4d471a484a1a0b1b490c47481b191b181a1f1b15)
	(_ent
		(_time 1639929792197)
	)
	(_inst g1 0 10(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g2 0 11(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int c -1 0 5(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1040          1640443050170 simple
(_unit VHDL(fulladder 0 4(simple 0 21))
	(_version ve4)
	(_time 1640443050171 2021.12.25 16:37:30)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 1d4d491b4c4a1a0b4e4f0c47481b191b181a1f1b1b)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 24(_ent . halfAdder simple)
		(_port
			((x)(x))
			((y)(y))
			((s)(a))
			((c)(b))
		)
	)
	(_inst g2 0 25(_ent . halfAdder simple)
		(_port
			((x)(a))
			((y)(z))
			((s)(s))
			((c)(d))
		)
	)
	(_inst g3 0 26(_ent . or2 simple)
		(_port
			((x0)(b))
			((x1)(d))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 22(_arch(_uni))))
		(_sig(_int b -1 0 22(_arch(_uni))))
		(_sig(_int c -1 0 22(_arch(_uni))))
		(_sig(_int d -1 0 22(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1779          1640443050176 simple
(_unit VHDL(adder8bits 0 33(simple 0 37))
	(_version ve4)
	(_time 1640443050177 2021.12.25 16:37:30)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 1d4d4e1a4d4a4d0b19190f42441b1f1b141a191a1e)
	(_ent
		(_time 1639937194601)
	)
	(_generate gen1 0 41(_for 2 )
		(_inst g1 0 43(_ent . xor2 simple)
			(_port
				((x0)(cin))
				((x1)(b(_object 0)))
				((y)(b_neg(_object 0)))
			)
		)
		(_inst g2 0 44(_ent . fullAdder simple)
			(_port
				((x)(a(_object 0)))
				((y)(b_neg(_object 0)))
				((z)(ripple(_object 0)))
				((s)(r(_object 0)))
				((co)(ripple(_index 1)))
			)
		)
		(_object
			(_cnst(_int i 2 0 41(_arch)))
		)
	)
	(_inst g3 0 46(_ent . xor2 simple)
		(_port
			((x0)(cin))
			((x1)(b(7)))
			((y)(b_neg(7)))
		)
	)
	(_inst g4 0 47(_ent . fullAdder simple)
		(_port
			((x)(a(7)))
			((y)(b_neg(7)))
			((z)(ripple(7)))
			((s)(r(7)))
			((co)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 34(_ent(_in))))
		(_port(_int r 0 0 34(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int ripple 1 0 38(_arch(_uni))))
		(_sig(_int b_neg 1 0 38(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 41(_scalar (_to i 0 i 6))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_alias((ripple(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . simple 2 -1)
)
I 000047 55 2057          1640443050182 Stage1
(_unit VHDL(comparator 0 54(stage1 0 58))
	(_version ve4)
	(_time 1640443050183 2021.12.25 16:37:30)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 1d4d4c1a1f4a1d0a1c4a0c464e1b1c1a191b4b1a1f)
	(_ent
		(_time 1640378528229)
	)
	(_inst reg1 0 64(_ent . DFF8)
		(_port
			((D)(x))
			((clk)(clk))
			((Q)(x1))
		)
	)
	(_inst reg2 0 65(_ent . DFF8)
		(_port
			((D)(y))
			((clk)(clk))
			((Q)(y1))
		)
	)
	(_inst g1 0 66(_ent . Adder8bits simple)
		(_port
			((a)(x))
			((b)(y))
			((cin)(c1))
			((r)(r))
			((cout)(c2))
		)
	)
	(_inst g2 0 67(_ent . and2 simple)
		(_port
			((x0)(r(7)))
			((x1)(_code 3))
			((y)(f))
		)
	)
	(_inst g3 0 68(_ent . nor8 simple)
		(_port
			((x)(r))
			((y)(g))
		)
	)
	(_inst g4 0 69(_ent . nor2 simple)
		(_port
			((x0)(f))
			((x1)(g))
			((y)(h))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59(_array -1((_dto i 7 i 0)))))
		(_sig(_int r 1 0 59(_arch(_uni))))
		(_sig(_int x1 1 0 59(_arch(_uni))))
		(_sig(_int y1 1 0 59(_arch(_uni))))
		(_sig(_int c1 -1 0 60(_arch(_uni((i 3))))))
		(_sig(_int c2 -1 0 61(_arch(_uni))))
		(_sig(_int f -1 0 62(_arch(_uni))))
		(_sig(_int g -1 0 62(_arch(_uni))))
		(_sig(_int h -1 0 62(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_alias((b)(h)))(_simpleassign BUF)(_trgt(3))(_sens(13)))))
			(line__71(_arch 1 0 71(_assignment(_alias((e)(g)))(_simpleassign BUF)(_trgt(4))(_sens(12)))))
			(line__72(_arch 2 0 72(_assignment(_alias((s)(f)))(_simpleassign BUF)(_trgt(5))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage1 4 -1)
)
I 000043 55 1187          1640443050188 bb
(_unit VHDL(testb 0 54(bb 0 85))
	(_version ve4)
	(_time 1640443050189 2021.12.25 16:37:30)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 2c7d7a287a7a7b3b292e3e77792a292b2f2b282a2e)
	(_ent
		(_time 1639937194607)
	)
	(_inst g1 0 90(_ent . Comparator Stage1)
		(_port
			((x)(x))
			((y)(y))
			((clk)(clk))
			((b)(b))
			((e)(e))
			((s)(s))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 86(_array -1((_dto i 7 i 0)))))
		(_sig(_int x 0 0 86(_arch(_uni))))
		(_sig(_int y 0 0 86(_arch(_uni))))
		(_sig(_int clk -1 0 87(_arch(_uni((i 2))))))
		(_sig(_int b -1 0 88(_arch(_uni))))
		(_sig(_int e -1 0 88(_arch(_uni))))
		(_sig(_int s -1 0 88(_arch(_uni))))
		(_prcs
			(line__92(_arch 0 0 92(_assignment(_trgt(0)))))
			(line__94(_arch 1 0 94(_assignment(_trgt(1)))))
			(line__96(_arch 2 0 96(_assignment(_trgt(2))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)(1)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(50463234 50529026)
		(50463235 50528771)
		(50528771 50463491)
		(50463234 33751810)
	)
	(_model . bb 3 -1)
)
I 000047 55 716           1640443059790 simple
(_unit VHDL(halfadder 0 4(simple 0 8))
	(_version ve4)
	(_time 1640443059791 2021.12.25 16:37:39)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code b6b2bee2b1e1b1a0b0e2a7ece3b0b2b0b3b1b4b0be)
	(_ent
		(_time 1639929792197)
	)
	(_inst g1 0 10(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g2 0 11(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int c -1 0 5(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1040          1640443059796 simple
(_unit VHDL(fulladder 0 4(simple 0 21))
	(_version ve4)
	(_time 1640443059797 2021.12.25 16:37:39)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code b6b2b0e3b5e1b1a0e5e4a7ece3b0b2b0b3b1b4b0b0)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 24(_ent . halfAdder simple)
		(_port
			((x)(x))
			((y)(y))
			((s)(a))
			((c)(b))
		)
	)
	(_inst g2 0 25(_ent . halfAdder simple)
		(_port
			((x)(a))
			((y)(z))
			((s)(s))
			((c)(d))
		)
	)
	(_inst g3 0 26(_ent . or2 simple)
		(_port
			((x0)(b))
			((x1)(d))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 22(_arch(_uni))))
		(_sig(_int b -1 0 22(_arch(_uni))))
		(_sig(_int c -1 0 22(_arch(_uni))))
		(_sig(_int d -1 0 22(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1779          1640443059802 simple
(_unit VHDL(adder8bits 0 33(simple 0 37))
	(_version ve4)
	(_time 1640443059803 2021.12.25 16:37:39)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code b6b2b7e2b4e1e6a0b2b2a4e9efb0b4b0bfb1b2b1b5)
	(_ent
		(_time 1639937194601)
	)
	(_generate gen1 0 41(_for 2 )
		(_inst g1 0 43(_ent . xor2 simple)
			(_port
				((x0)(cin))
				((x1)(b(_object 0)))
				((y)(b_neg(_object 0)))
			)
		)
		(_inst g2 0 44(_ent . fullAdder simple)
			(_port
				((x)(a(_object 0)))
				((y)(b_neg(_object 0)))
				((z)(ripple(_object 0)))
				((s)(r(_object 0)))
				((co)(ripple(_index 1)))
			)
		)
		(_object
			(_cnst(_int i 2 0 41(_arch)))
		)
	)
	(_inst g3 0 46(_ent . xor2 simple)
		(_port
			((x0)(cin))
			((x1)(b(7)))
			((y)(b_neg(7)))
		)
	)
	(_inst g4 0 47(_ent . fullAdder simple)
		(_port
			((x)(a(7)))
			((y)(b_neg(7)))
			((z)(ripple(7)))
			((s)(r(7)))
			((co)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 34(_ent(_in))))
		(_port(_int r 0 0 34(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int ripple 1 0 38(_arch(_uni))))
		(_sig(_int b_neg 1 0 38(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 41(_scalar (_to i 0 i 6))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_alias((ripple(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . simple 2 -1)
)
I 000047 55 2057          1640443059808 Stage1
(_unit VHDL(comparator 0 54(stage1 0 58))
	(_version ve4)
	(_time 1640443059809 2021.12.25 16:37:39)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code b6b2b5e2e6e1b6a1b7e1a7ede5b0b7b1b2b0e0b1b4)
	(_ent
		(_time 1640378528229)
	)
	(_inst reg1 0 64(_ent . DFF8)
		(_port
			((D)(x))
			((clk)(clk))
			((Q)(x1))
		)
	)
	(_inst reg2 0 65(_ent . DFF8)
		(_port
			((D)(y))
			((clk)(clk))
			((Q)(y1))
		)
	)
	(_inst g1 0 66(_ent . Adder8bits simple)
		(_port
			((a)(x))
			((b)(y))
			((cin)(c1))
			((r)(r))
			((cout)(c2))
		)
	)
	(_inst g2 0 67(_ent . and2 simple)
		(_port
			((x0)(r(7)))
			((x1)(_code 3))
			((y)(f))
		)
	)
	(_inst g3 0 68(_ent . nor8 simple)
		(_port
			((x)(r))
			((y)(g))
		)
	)
	(_inst g4 0 69(_ent . nor2 simple)
		(_port
			((x0)(f))
			((x1)(g))
			((y)(h))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59(_array -1((_dto i 7 i 0)))))
		(_sig(_int r 1 0 59(_arch(_uni))))
		(_sig(_int x1 1 0 59(_arch(_uni))))
		(_sig(_int y1 1 0 59(_arch(_uni))))
		(_sig(_int c1 -1 0 60(_arch(_uni((i 3))))))
		(_sig(_int c2 -1 0 61(_arch(_uni))))
		(_sig(_int f -1 0 62(_arch(_uni))))
		(_sig(_int g -1 0 62(_arch(_uni))))
		(_sig(_int h -1 0 62(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_alias((b)(h)))(_simpleassign BUF)(_trgt(3))(_sens(13)))))
			(line__71(_arch 1 0 71(_assignment(_alias((e)(g)))(_simpleassign BUF)(_trgt(4))(_sens(12)))))
			(line__72(_arch 2 0 72(_assignment(_alias((s)(f)))(_simpleassign BUF)(_trgt(5))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage1 4 -1)
)
I 000043 55 1187          1640443059814 bb
(_unit VHDL(testb 0 54(bb 0 85))
	(_version ve4)
	(_time 1640443059815 2021.12.25 16:37:39)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code c5c0c190c59392d2c0c7d79e90c3c0c2c6c2c1c3c7)
	(_ent
		(_time 1639937194607)
	)
	(_inst g1 0 90(_ent . Comparator Stage1)
		(_port
			((x)(x))
			((y)(y))
			((clk)(clk))
			((b)(b))
			((e)(e))
			((s)(s))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 86(_array -1((_dto i 7 i 0)))))
		(_sig(_int x 0 0 86(_arch(_uni))))
		(_sig(_int y 0 0 86(_arch(_uni))))
		(_sig(_int clk -1 0 87(_arch(_uni((i 2))))))
		(_sig(_int b -1 0 88(_arch(_uni))))
		(_sig(_int e -1 0 88(_arch(_uni))))
		(_sig(_int s -1 0 88(_arch(_uni))))
		(_prcs
			(line__92(_arch 0 0 92(_assignment(_trgt(0)))))
			(line__94(_arch 1 0 94(_assignment(_trgt(1)))))
			(line__96(_arch 2 0 96(_assignment(_trgt(2))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)(1)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(50463234 50529026)
		(50463235 50528771)
		(50528771 50463491)
		(50463234 33751810)
	)
	(_model . bb 3 -1)
)
I 000047 55 546           1640443065896 simple
(_unit VHDL(not1 0 38(simple 0 8))
	(_version ve4)
	(_time 1640443065897 2021.12.25 16:37:45)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 9396ce9cc6c5c38092c4d6c9949497909295c695c5)
	(_ent
		(_time 1639843843901)
	)
	(_object
		(_port(_int x -1 0 39(_ent(_in))))
		(_port(_int y -1 0 39(_ent(_out))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 590           1640443065902 simple
(_unit VHDL(and2 0 50(simple 0 20))
	(_version ve4)
	(_time 1640443065903 2021.12.25 16:37:45)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 93969a9cc5c4c38091c482c99795979091959295c6)
	(_ent
		(_time 1639843843907)
	)
	(_object
		(_port(_int x0 -1 0 51(_ent(_in))))
		(_port(_int x1 -1 0 51(_ent(_in))))
		(_port(_int y -1 0 51(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 632           1640443065908 simple
(_unit VHDL(and3 0 28(simple 0 32))
	(_version ve4)
	(_time 1640443065909 2021.12.25 16:37:45)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 93969a9cc5c4c38090c482c99795979090959295c6)
	(_ent
		(_time 1640197178651)
	)
	(_object
		(_port(_int x0 -1 0 29(_ent(_in))))
		(_port(_int x1 -1 0 29(_ent(_in))))
		(_port(_int x2 -1 0 29(_ent(_in))))
		(_port(_int y -1 0 29(_ent(_out))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 674           1640443065914 simple
(_unit VHDL(and4 0 40(simple 0 44))
	(_version ve4)
	(_time 1640443065915 2021.12.25 16:37:45)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 93969a9cc5c4c38097c482c99795979097959295c6)
	(_ent
		(_time 1640197178657)
	)
	(_object
		(_port(_int x0 -1 0 41(_ent(_in))))
		(_port(_int x1 -1 0 41(_ent(_in))))
		(_port(_int x2 -1 0 41(_ent(_in))))
		(_port(_int x3 -1 0 41(_ent(_in))))
		(_port(_int y -1 0 41(_ent(_out))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 589           1640443065920 simple
(_unit VHDL(or2 0 62(simple 0 56))
	(_version ve4)
	(_time 1640443065921 2021.12.25 16:37:45)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 9396cd9d92c1c585c5c581ccc095c59491909195c5)
	(_ent
		(_time 1639843843913)
	)
	(_object
		(_port(_int x0 -1 0 63(_ent(_in))))
		(_port(_int x1 -1 0 63(_ent(_in))))
		(_port(_int y -1 0 63(_ent(_out))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 673           1640443065926 simple
(_unit VHDL(or4 0 64(simple 0 68))
	(_version ve4)
	(_time 1640443065927 2021.12.25 16:37:45)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code a3a6fdf5a2f1f3b5f5f5b1fcf6a5f5a4a1a0a7a5f5)
	(_ent
		(_time 1640197178669)
	)
	(_object
		(_port(_int x0 -1 0 65(_ent(_in))))
		(_port(_int x1 -1 0 65(_ent(_in))))
		(_port(_int x2 -1 0 65(_ent(_in))))
		(_port(_int x3 -1 0 65(_ent(_in))))
		(_port(_int y -1 0 65(_ent(_out))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 672           1640443065932 simple
(_unit VHDL(or8 0 76(simple 0 80))
	(_version ve4)
	(_time 1640443065933 2021.12.25 16:37:45)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code a3a6fdf5a2f1ffb5f5f5b1fcfaa5f5a4a1a0aba5f5)
	(_ent
		(_time 1640269542946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 77(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 77(_ent(_in))))
		(_port(_int y -1 0 77(_ent(_out))))
		(_prcs
			(line__82(_arch 0 0 82(_assignment(_trgt(1))(_sens(0(7))(0(6))(0(5))(0(4))(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 591           1640443065938 simple
(_unit VHDL(nand2 0 74(simple 0 92))
	(_version ve4)
	(_time 1640443065939 2021.12.25 16:37:45)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code a3a6fef4a1f4a2b5a7f1b1f9a7a5a2a5f6a5a7a0a1)
	(_ent
		(_time 1639843843919)
	)
	(_object
		(_port(_int x0 -1 0 75(_ent(_in))))
		(_port(_int x1 -1 0 75(_ent(_in))))
		(_port(_int y -1 0 75(_ent(_out))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 593           1640443065944 simple
(_unit VHDL(nor2 0 86(simple 0 104))
	(_version ve4)
	(_time 1640443065945 2021.12.25 16:37:45)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code a3a6fef4f6f5f5b0a1f4e6f9a4a4a1a0a1a5f6a5f5)
	(_ent
		(_time 1639843843925)
	)
	(_object
		(_port(_int x0 -1 0 87(_ent(_in))))
		(_port(_int x1 -1 0 87(_ent(_in))))
		(_port(_int y -1 0 87(_ent(_out))))
		(_prcs
			(line__106(_arch 0 0 106(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 719           1640443065950 simple
(_unit VHDL(nor8 0 112(simple 0 116))
	(_version ve4)
	(_time 1640443065951 2021.12.25 16:37:45)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code a3a6fef4f6f5f5b0abf6e6f9a4a4a1a0aba5f6a5f5)
	(_ent
		(_time 1640379461823)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 113(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 113(_ent(_in))))
		(_port(_int y -1 0 113(_ent(_out))))
		(_sig(_int n -1 0 117(_int(_uni))))
		(_prcs
			(line__120(_arch 0 0 120(_assignment(_trgt(1))(_sens(0(7))(0(6))(0(5))(0(4))(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 594           1640443065956 simple
(_unit VHDL(xnor2 0 98(simple 0 130))
	(_version ve4)
	(_time 1640443065957 2021.12.25 16:37:45)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code b2b6b2e6e5e5b0a5b0e0a0e9ebb4e7b4e4b5b0b1b0)
	(_ent
		(_time 1639843843931)
	)
	(_object
		(_port(_int x0 -1 0 99(_ent(_in))))
		(_port(_int x1 -1 0 99(_ent(_in))))
		(_port(_int y -1 0 99(_ent(_out))))
		(_prcs
			(line__132(_arch 0 0 132(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 597           1640443065962 simple
(_unit VHDL(xor2 0 110(simple 0 142))
	(_version ve4)
	(_time 1640443065963 2021.12.25 16:37:45)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code b2b6b2e6e6e4e4a1b0e4aae8b5b5b0b1b0b5bab4e4)
	(_ent
		(_time 1639843843937)
	)
	(_object
		(_port(_int x0 -1 0 111(_ent(_in))))
		(_port(_int x1 -1 0 111(_ent(_in))))
		(_port(_int y -1 0 111(_ent(_out))))
		(_prcs
			(line__144(_arch 0 0 144(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 640           1640443065968 simple
(_unit VHDL(xor3 0 122(simple 0 154))
	(_version ve4)
	(_time 1640443065969 2021.12.25 16:37:45)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code b2b6b2e6e6e4e4a1b1e4aae8b5b5b0b1b1b5bab4e4)
	(_ent
		(_time 1639844280714)
	)
	(_object
		(_port(_int x0 -1 0 123(_ent(_in))))
		(_port(_int x1 -1 0 123(_ent(_in))))
		(_port(_int x2 -1 0 123(_ent(_in))))
		(_port(_int y -1 0 123(_ent(_out))))
		(_prcs
			(line__156(_arch 0 0 156(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 685           1640443065974 simple
(_unit VHDL(dff 0 136(simple 0 166))
	(_version ve4)
	(_time 1640443065975 2021.12.25 16:37:45)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code b2b7bee6b6e5e0a4b6e2a4e8e5b4b6b4b4b4b4b4b6)
	(_ent
		(_time 1640269293882)
	)
	(_object
		(_port(_int D -1 0 137(_ent(_in))))
		(_port(_int clk -1 0 137(_ent(_in)(_event))))
		(_port(_int Q -1 0 137(_ent(_out))))
		(_prcs
			(line__168(_arch 0 0 168(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 767           1640443065980 simple
(_unit VHDL(dff8 0 165(simple 0 183))
	(_version ve4)
	(_time 1640443065981 2021.12.25 16:37:45)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code c2c7ce97c69590d1ca92d69895c4c4c1cac4c6c4c4)
	(_ent
		(_time 1640378097214)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 166(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 166(_ent(_in))))
		(_port(_int clk -1 0 166(_ent(_in)(_event))))
		(_port(_int Q 0 0 166(_ent(_out))))
		(_prcs
			(line__185(_arch 0 0 185(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 2649          1640445025954 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640445025955 2021.12.25 17:10:25)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 020606045555551456031658560500010a050a0101)
	(_ent
		(_time 1640350775009)
	)
	(_inst g1 0 24(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(reg2(2)))
		)
	)
	(_inst g2 0 25(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 26(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 27(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 28(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 29(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 31(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 32(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(reg2(1)))
		)
	)
	(_inst g10 0 33(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 34(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(6)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 35(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 36(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(reg2(0)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_port(_int v -1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 10(_array -1((_dto i 2 i 0)))))
		(_sig(_int reg2 3 0 10(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_alias((v)(x(7))))(_simpleassign BUF)(_trgt(2))(_sens(0(7))))))
			(line__38(_arch 1 0 38(_assignment(_trgt(1))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 2 -1)
)
I 000047 55 1386          1640445025960 simple
(_unit VHDL(onebitcomp 0 43(simple 0 50))
	(_version ve4)
	(_time 1640445025961 2021.12.25 17:10:25)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 121645154545430411150b49471411144414461512)
	(_ent
		(_time 1640198927927)
	)
	(_inst g1 0 53(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 54(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 55(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(b))
		)
	)
	(_inst g4 0 56(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g5 0 57(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 58(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 59(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 44(_ent(_in))))
		(_port(_int y -1 0 44(_ent(_in))))
		(_port(_int b -1 0 44(_ent(_out))))
		(_port(_int e -1 0 44(_ent(_out))))
		(_port(_int s -1 0 44(_ent(_out))))
		(_sig(_int xn -1 0 51(_arch(_uni))))
		(_sig(_int yn -1 0 51(_arch(_uni))))
		(_sig(_int c1 -1 0 51(_arch(_uni))))
		(_sig(_int c2 -1 0 51(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1384          1640445025966 simple
(_unit VHDL(signcomp 0 63(simple 0 69))
	(_version ve4)
	(_time 1640445025967 2021.12.25 17:10:25)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 12171015194541044615014815144615121511141b)
	(_ent
		(_time 1640270305734)
	)
	(_inst g1 0 72(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 73(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 74(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(b))
		)
	)
	(_inst g4 0 75(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(s))
		)
	)
	(_inst g5 0 76(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 77(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 78(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 64(_ent(_in))))
		(_port(_int y -1 0 64(_ent(_in))))
		(_port(_int b -1 0 64(_ent(_out))))
		(_port(_int e -1 0 64(_ent(_out))))
		(_port(_int s -1 0 64(_ent(_out))))
		(_sig(_int xn -1 0 70(_arch(_uni))))
		(_sig(_int yn -1 0 70(_arch(_uni))))
		(_sig(_int c1 -1 0 70(_arch(_uni))))
		(_sig(_int c2 -1 0 70(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1787          1640445025970 Stage2
(_unit VHDL(comparator 0 54(stage2 1 81))
	(_version ve4)
	(_time 1640445025971 2021.12.25 17:10:25)
	(_source(\../src/Stage1.vhd\(\../src/Stage2.vhd\)))
	(_parameters tan)
	(_code 121610154645120513470349411413151614441510)
	(_ent
		(_time 1640378528229)
	)
	(_generate g1 1 87(_for 3 )
		(_inst g 1 89(_ent . xor2 simple)
			(_port
				((x0)(x(_object 0)))
				((x1)(y(_object 0)))
				((y)(diff(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 1 87(_arch)))
		)
	)
	(_inst g2 1 91(_ent . Encoder8x3 simple)
		(_port
			((x)(diff))
			((y)(en))
			((v)(v))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 82(_array -1((_dto i 7 i 0)))))
		(_sig(_int diff 1 1 82(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 83(_array -1((_dto i 3 i 0)))))
		(_sig(_int en 2 1 83(_arch(_uni))))
		(_sig(_int v -1 1 84(_arch(_uni))))
		(_sig(_int m -2 1 85(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~7~13 1 87(_scalar (_to i 0 i 7))))
		(_prcs
			(line__92(_arch 0 1 92(_assignment(_trgt(9))(_sens(7))(_mon))))
			(line__93(_arch 1 1 93(_prcs(_simple)(_trgt(3)(4)(5))(_sens(9))(_read(0)(1)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage2 2 -1)
)
I 000047 55 2649          1640445060367 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640445060368 2021.12.25 17:11:00)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 782f7a79252f2f6e2c796c222c7f7a7b707f707b7b)
	(_ent
		(_time 1640350775009)
	)
	(_inst g1 0 24(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(reg2(2)))
		)
	)
	(_inst g2 0 25(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 26(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 27(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 28(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 29(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 31(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 32(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(reg2(1)))
		)
	)
	(_inst g10 0 33(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 34(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(6)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 35(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 36(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(reg2(0)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_port(_int v -1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 10(_array -1((_dto i 2 i 0)))))
		(_sig(_int reg2 3 0 10(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_alias((v)(x(7))))(_simpleassign BUF)(_trgt(2))(_sens(0(7))))))
			(line__38(_arch 1 0 38(_assignment(_trgt(1))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 2 -1)
)
I 000047 55 1386          1640445060373 simple
(_unit VHDL(onebitcomp 0 43(simple 0 50))
	(_version ve4)
	(_time 1640445060374 2021.12.25 17:11:00)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 782f2979252f296e7b7f61232d7e7b7e2e7e2c7f78)
	(_ent
		(_time 1640198927927)
	)
	(_inst g1 0 53(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 54(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 55(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(b))
		)
	)
	(_inst g4 0 56(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g5 0 57(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 58(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 59(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 44(_ent(_in))))
		(_port(_int y -1 0 44(_ent(_in))))
		(_port(_int b -1 0 44(_ent(_out))))
		(_port(_int e -1 0 44(_ent(_out))))
		(_port(_int s -1 0 44(_ent(_out))))
		(_sig(_int xn -1 0 51(_arch(_uni))))
		(_sig(_int yn -1 0 51(_arch(_uni))))
		(_sig(_int c1 -1 0 51(_arch(_uni))))
		(_sig(_int c2 -1 0 51(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1384          1640445060379 simple
(_unit VHDL(signcomp 0 63(simple 0 69))
	(_version ve4)
	(_time 1640445060380 2021.12.25 17:11:00)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 782e7c79792f2b6e2c7f6b227f7e2c7f787f7b7e71)
	(_ent
		(_time 1640270305734)
	)
	(_inst g1 0 72(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 73(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 74(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(b))
		)
	)
	(_inst g4 0 75(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(s))
		)
	)
	(_inst g5 0 76(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 77(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 78(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 64(_ent(_in))))
		(_port(_int y -1 0 64(_ent(_in))))
		(_port(_int b -1 0 64(_ent(_out))))
		(_port(_int e -1 0 64(_ent(_out))))
		(_port(_int s -1 0 64(_ent(_out))))
		(_sig(_int xn -1 0 70(_arch(_uni))))
		(_sig(_int yn -1 0 70(_arch(_uni))))
		(_sig(_int c1 -1 0 70(_arch(_uni))))
		(_sig(_int c2 -1 0 70(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1787          1640445060383 Stage2
(_unit VHDL(comparator 0 54(stage2 1 81))
	(_version ve4)
	(_time 1640445060384 2021.12.25 17:11:00)
	(_source(\../src/Stage1.vhd\(\../src/Stage2.vhd\)))
	(_parameters tan)
	(_code 782f7c79262f786f792d69232b7e797f7c7e2e7f7a)
	(_ent
		(_time 1640378528229)
	)
	(_generate g1 1 87(_for 3 )
		(_inst g 1 89(_ent . xor2 simple)
			(_port
				((x0)(x(_object 0)))
				((x1)(y(_object 0)))
				((y)(diff(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 1 87(_arch)))
		)
	)
	(_inst g2 1 91(_ent . Encoder8x3 simple)
		(_port
			((x)(diff))
			((y)(en))
			((v)(v))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 82(_array -1((_dto i 7 i 0)))))
		(_sig(_int diff 1 1 82(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 83(_array -1((_dto i 3 i 0)))))
		(_sig(_int en 2 1 83(_arch(_uni))))
		(_sig(_int v -1 1 84(_arch(_uni))))
		(_sig(_int m -2 1 85(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~7~13 1 87(_scalar (_to i 0 i 7))))
		(_prcs
			(line__92(_arch 0 1 92(_assignment(_trgt(9))(_sens(7))(_mon))))
			(line__93(_arch 1 1 93(_prcs(_simple)(_trgt(3)(4)(5))(_sens(9))(_read(0)(1)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage2 2 -1)
)
I 000047 55 2649          1640445142115 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640445142116 2021.12.25 17:12:22)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code ce9dcd9bce9999d89acfda949ac9cccdc6c9c6cdcd)
	(_ent
		(_time 1640350775009)
	)
	(_inst g1 0 24(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(reg2(2)))
		)
	)
	(_inst g2 0 25(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 26(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 27(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 28(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 29(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 31(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 32(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(reg2(1)))
		)
	)
	(_inst g10 0 33(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 34(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(6)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 35(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 36(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(reg2(0)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_port(_int v -1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 10(_array -1((_dto i 2 i 0)))))
		(_sig(_int reg2 3 0 10(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_alias((v)(x(7))))(_simpleassign BUF)(_trgt(2))(_sens(0(7))))))
			(line__38(_arch 1 0 38(_assignment(_trgt(1))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 2 -1)
)
I 000047 55 1386          1640445142121 simple
(_unit VHDL(onebitcomp 0 43(simple 0 50))
	(_version ve4)
	(_time 1640445142122 2021.12.25 17:12:22)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code ce9d9e9bce999fd8cdc9d7959bc8cdc898c89ac9ce)
	(_ent
		(_time 1640198927927)
	)
	(_inst g1 0 53(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 54(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 55(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(b))
		)
	)
	(_inst g4 0 56(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g5 0 57(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 58(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 59(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 44(_ent(_in))))
		(_port(_int y -1 0 44(_ent(_in))))
		(_port(_int b -1 0 44(_ent(_out))))
		(_port(_int e -1 0 44(_ent(_out))))
		(_port(_int s -1 0 44(_ent(_out))))
		(_sig(_int xn -1 0 51(_arch(_uni))))
		(_sig(_int yn -1 0 51(_arch(_uni))))
		(_sig(_int c1 -1 0 51(_arch(_uni))))
		(_sig(_int c2 -1 0 51(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1384          1640445142127 simple
(_unit VHDL(signcomp 0 63(simple 0 69))
	(_version ve4)
	(_time 1640445142128 2021.12.25 17:12:22)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code ce9ccb9b92999dd89ac9dd94c9c89ac9cec9cdc8c7)
	(_ent
		(_time 1640270305734)
	)
	(_inst g1 0 72(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 73(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 74(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(b))
		)
	)
	(_inst g4 0 75(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(s))
		)
	)
	(_inst g5 0 76(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 77(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 78(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 64(_ent(_in))))
		(_port(_int y -1 0 64(_ent(_in))))
		(_port(_int b -1 0 64(_ent(_out))))
		(_port(_int e -1 0 64(_ent(_out))))
		(_port(_int s -1 0 64(_ent(_out))))
		(_sig(_int xn -1 0 70(_arch(_uni))))
		(_sig(_int yn -1 0 70(_arch(_uni))))
		(_sig(_int c1 -1 0 70(_arch(_uni))))
		(_sig(_int c2 -1 0 70(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1787          1640445142131 Stage2
(_unit VHDL(comparator 0 54(stage2 1 81))
	(_version ve4)
	(_time 1640445142132 2021.12.25 17:12:22)
	(_source(\../src/Stage1.vhd\(\../src/Stage2.vhd\)))
	(_parameters tan)
	(_code ce9dcb9bcd99ced9cf9bdf959dc8cfc9cac898c9cc)
	(_ent
		(_time 1640378528229)
	)
	(_generate g1 1 87(_for 3 )
		(_inst g 1 89(_ent . xor2 simple)
			(_port
				((x0)(x(_object 0)))
				((x1)(y(_object 0)))
				((y)(diff(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 1 87(_arch)))
		)
	)
	(_inst g2 1 91(_ent . Encoder8x3 simple)
		(_port
			((x)(diff))
			((y)(en))
			((v)(v))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 82(_array -1((_dto i 7 i 0)))))
		(_sig(_int diff 1 1 82(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 83(_array -1((_dto i 3 i 0)))))
		(_sig(_int en 2 1 83(_arch(_uni))))
		(_sig(_int v -1 1 84(_arch(_uni))))
		(_sig(_int m -2 1 85(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~7~13 1 87(_scalar (_to i 0 i 7))))
		(_prcs
			(line__92(_arch 0 1 92(_assignment(_trgt(9))(_sens(7))(_mon))))
			(line__93(_arch 1 1 93(_prcs(_simple)(_trgt(3)(4)(5))(_sens(9))(_read(0)(1)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage2 2 -1)
)
I 000047 55 2649          1640445150960 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640445150961 2021.12.25 17:12:30)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 5a5c56595e0d0d4c0e5b4e000e5d5859525d525959)
	(_ent
		(_time 1640350775009)
	)
	(_inst g1 0 24(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(reg2(2)))
		)
	)
	(_inst g2 0 25(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 26(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 27(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 28(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 29(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 31(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 32(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(reg2(1)))
		)
	)
	(_inst g10 0 33(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 34(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(6)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 35(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 36(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(reg2(0)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_port(_int v -1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 10(_array -1((_dto i 2 i 0)))))
		(_sig(_int reg2 3 0 10(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_alias((v)(x(7))))(_simpleassign BUF)(_trgt(2))(_sens(0(7))))))
			(line__38(_arch 1 0 38(_assignment(_trgt(1))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 2 -1)
)
I 000047 55 1386          1640445150966 simple
(_unit VHDL(onebitcomp 0 43(simple 0 50))
	(_version ve4)
	(_time 1640445150967 2021.12.25 17:12:30)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 5a5c05595e0d0b4c595d43010f5c595c0c5c0e5d5a)
	(_ent
		(_time 1640198927927)
	)
	(_inst g1 0 53(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 54(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 55(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(b))
		)
	)
	(_inst g4 0 56(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g5 0 57(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 58(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 59(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 44(_ent(_in))))
		(_port(_int y -1 0 44(_ent(_in))))
		(_port(_int b -1 0 44(_ent(_out))))
		(_port(_int e -1 0 44(_ent(_out))))
		(_port(_int s -1 0 44(_ent(_out))))
		(_sig(_int xn -1 0 51(_arch(_uni))))
		(_sig(_int yn -1 0 51(_arch(_uni))))
		(_sig(_int c1 -1 0 51(_arch(_uni))))
		(_sig(_int c2 -1 0 51(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1384          1640445150972 simple
(_unit VHDL(signcomp 0 63(simple 0 69))
	(_version ve4)
	(_time 1640445150973 2021.12.25 17:12:30)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 5a5d5059020d094c0e5d49005d5c0e5d5a5d595c53)
	(_ent
		(_time 1640270305734)
	)
	(_inst g1 0 72(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 73(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 74(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(b))
		)
	)
	(_inst g4 0 75(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(s))
		)
	)
	(_inst g5 0 76(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 77(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 78(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 64(_ent(_in))))
		(_port(_int y -1 0 64(_ent(_in))))
		(_port(_int b -1 0 64(_ent(_out))))
		(_port(_int e -1 0 64(_ent(_out))))
		(_port(_int s -1 0 64(_ent(_out))))
		(_sig(_int xn -1 0 70(_arch(_uni))))
		(_sig(_int yn -1 0 70(_arch(_uni))))
		(_sig(_int c1 -1 0 70(_arch(_uni))))
		(_sig(_int c2 -1 0 70(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1787          1640445150976 Stage2
(_unit VHDL(comparator 0 54(stage2 1 81))
	(_version ve4)
	(_time 1640445150977 2021.12.25 17:12:30)
	(_source(\../src/Stage1.vhd\(\../src/Stage2.vhd\)))
	(_parameters tan)
	(_code 5a5c50595d0d5a4d5b0f4b01095c5b5d5e5c0c5d58)
	(_ent
		(_time 1640378528229)
	)
	(_generate g1 1 87(_for 3 )
		(_inst g 1 89(_ent . xor2 simple)
			(_port
				((x0)(x(_object 0)))
				((x1)(y(_object 0)))
				((y)(diff(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 1 87(_arch)))
		)
	)
	(_inst g2 1 91(_ent . Encoder8x3 simple)
		(_port
			((x)(diff))
			((y)(en))
			((v)(v))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 82(_array -1((_dto i 7 i 0)))))
		(_sig(_int diff 1 1 82(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 83(_array -1((_dto i 3 i 0)))))
		(_sig(_int en 2 1 83(_arch(_uni))))
		(_sig(_int v -1 1 84(_arch(_uni))))
		(_sig(_int m -2 1 85(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~7~13 1 87(_scalar (_to i 0 i 7))))
		(_prcs
			(line__92(_arch 0 1 92(_assignment(_trgt(9))(_sens(7))(_mon))))
			(line__93(_arch 1 1 93(_prcs(_simple)(_trgt(3)(4)(5))(_sens(9))(_read(0)(1)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage2 2 -1)
)
I 000047 55 2649          1640445261036 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640445261037 2021.12.25 17:14:21)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 580c5a5b050f0f4e0c594c020c5f5a5b505f505b5b)
	(_ent
		(_time 1640350775009)
	)
	(_inst g1 0 24(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(reg2(2)))
		)
	)
	(_inst g2 0 25(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 26(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 27(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 28(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 29(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 31(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 32(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(reg2(1)))
		)
	)
	(_inst g10 0 33(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 34(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(6)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 35(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 36(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(reg2(0)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_port(_int v -1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 10(_array -1((_dto i 2 i 0)))))
		(_sig(_int reg2 3 0 10(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_alias((v)(x(7))))(_simpleassign BUF)(_trgt(2))(_sens(0(7))))))
			(line__38(_arch 1 0 38(_assignment(_trgt(1))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 2 -1)
)
I 000047 55 1386          1640445261042 simple
(_unit VHDL(onebitcomp 0 43(simple 0 50))
	(_version ve4)
	(_time 1640445261043 2021.12.25 17:14:21)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 580c095b050f094e5b5f41030d5e5b5e0e5e0c5f58)
	(_ent
		(_time 1640198927927)
	)
	(_inst g1 0 53(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 54(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 55(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(b))
		)
	)
	(_inst g4 0 56(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g5 0 57(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 58(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 59(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 44(_ent(_in))))
		(_port(_int y -1 0 44(_ent(_in))))
		(_port(_int b -1 0 44(_ent(_out))))
		(_port(_int e -1 0 44(_ent(_out))))
		(_port(_int s -1 0 44(_ent(_out))))
		(_sig(_int xn -1 0 51(_arch(_uni))))
		(_sig(_int yn -1 0 51(_arch(_uni))))
		(_sig(_int c1 -1 0 51(_arch(_uni))))
		(_sig(_int c2 -1 0 51(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1384          1640445261048 simple
(_unit VHDL(signcomp 0 63(simple 0 69))
	(_version ve4)
	(_time 1640445261049 2021.12.25 17:14:21)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 580d5c5b590f0b4e0c5f4b025f5e0c5f585f5b5e51)
	(_ent
		(_time 1640270305734)
	)
	(_inst g1 0 72(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 73(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 74(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(b))
		)
	)
	(_inst g4 0 75(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(s))
		)
	)
	(_inst g5 0 76(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 77(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 78(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 64(_ent(_in))))
		(_port(_int y -1 0 64(_ent(_in))))
		(_port(_int b -1 0 64(_ent(_out))))
		(_port(_int e -1 0 64(_ent(_out))))
		(_port(_int s -1 0 64(_ent(_out))))
		(_sig(_int xn -1 0 70(_arch(_uni))))
		(_sig(_int yn -1 0 70(_arch(_uni))))
		(_sig(_int c1 -1 0 70(_arch(_uni))))
		(_sig(_int c2 -1 0 70(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1787          1640445261052 Stage2
(_unit VHDL(comparator 0 54(stage2 1 81))
	(_version ve4)
	(_time 1640445261053 2021.12.25 17:14:21)
	(_source(\../src/Stage1.vhd\(\../src/Stage2.vhd\)))
	(_parameters tan)
	(_code 580c5c5b060f584f590d49030b5e595f5c5e0e5f5a)
	(_ent
		(_time 1640378528229)
	)
	(_generate g1 1 87(_for 3 )
		(_inst g 1 89(_ent . xor2 simple)
			(_port
				((x0)(x(_object 0)))
				((x1)(y(_object 0)))
				((y)(diff(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 1 87(_arch)))
		)
	)
	(_inst g2 1 91(_ent . Encoder8x3 simple)
		(_port
			((x)(diff))
			((y)(en))
			((v)(v))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 82(_array -1((_dto i 7 i 0)))))
		(_sig(_int diff 1 1 82(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 83(_array -1((_dto i 3 i 0)))))
		(_sig(_int en 2 1 83(_arch(_uni))))
		(_sig(_int v -1 1 84(_arch(_uni))))
		(_sig(_int m -2 1 85(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~7~13 1 87(_scalar (_to i 0 i 7))))
		(_prcs
			(line__92(_arch 0 1 92(_assignment(_trgt(9))(_sens(7))(_mon))))
			(line__93(_arch 1 1 93(_prcs(_simple)(_trgt(3)(4)(5))(_sens(9))(_read(0)(1)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage2 2 -1)
)
I 000047 55 1363          1640445261058 simple
(_unit VHDL(testgenerator 0 108(simple 0 112))
	(_version ve4)
	(_time 1640445261059 2021.12.25 17:14:21)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 580d5b5b550e0f4f5d564f020c5e0d5e5d5f5a5e59)
	(_ent
		(_time 1640445142134)
	)
	(_object
		(_port(_int clk -1 0 109(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 109(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 109(_ent(_out))))
		(_port(_int y 0 0 109(_ent(_out))))
		(_port(_int b -1 0 109(_ent(_out))))
		(_port(_int e -1 0 109(_ent(_out))))
		(_port(_int s -1 0 109(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 115(_array -1((_dto i 7 i 0)))))
		(_var(_int x1 1 0 115(_prcs 0)))
		(_var(_int y1 1 0 115(_prcs 0)))
		(_var(_int b1 -1 0 116(_prcs 0)))
		(_var(_int e1 -1 0 116(_prcs 0)))
		(_var(_int s1 -1 0 116(_prcs 0)))
		(_prcs
			(line__114(_arch 0 0 114(_prcs(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . simple 1 -1)
)
I 000047 55 2649          1640445792842 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640445792843 2021.12.25 17:23:12)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code adffacfaacfafabbf9acb9f7f9aaafaea5aaa5aeae)
	(_ent
		(_time 1640350775009)
	)
	(_inst g1 0 24(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(reg2(2)))
		)
	)
	(_inst g2 0 25(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 26(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 27(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 28(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 29(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 31(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 32(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(reg2(1)))
		)
	)
	(_inst g10 0 33(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 34(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(6)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 35(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 36(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(reg2(0)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_port(_int v -1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 10(_array -1((_dto i 2 i 0)))))
		(_sig(_int reg2 3 0 10(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_alias((v)(x(7))))(_simpleassign BUF)(_trgt(2))(_sens(0(7))))))
			(line__38(_arch 1 0 38(_assignment(_trgt(1))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 2 -1)
)
I 000047 55 1386          1640445792848 simple
(_unit VHDL(onebitcomp 0 43(simple 0 50))
	(_version ve4)
	(_time 1640445792849 2021.12.25 17:23:12)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code adfffffaacfafcbbaeaab4f6f8abaeabfbabf9aaad)
	(_ent
		(_time 1640198927927)
	)
	(_inst g1 0 53(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 54(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 55(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(b))
		)
	)
	(_inst g4 0 56(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g5 0 57(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 58(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 59(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 44(_ent(_in))))
		(_port(_int y -1 0 44(_ent(_in))))
		(_port(_int b -1 0 44(_ent(_out))))
		(_port(_int e -1 0 44(_ent(_out))))
		(_port(_int s -1 0 44(_ent(_out))))
		(_sig(_int xn -1 0 51(_arch(_uni))))
		(_sig(_int yn -1 0 51(_arch(_uni))))
		(_sig(_int c1 -1 0 51(_arch(_uni))))
		(_sig(_int c2 -1 0 51(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1384          1640445792854 simple
(_unit VHDL(signcomp 0 63(simple 0 69))
	(_version ve4)
	(_time 1640445792855 2021.12.25 17:23:12)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code bcefbbe8e6ebefaae8bbafe6bbbae8bbbcbbbfbab5)
	(_ent
		(_time 1640270305734)
	)
	(_inst g1 0 72(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 73(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 74(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(b))
		)
	)
	(_inst g4 0 75(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(s))
		)
	)
	(_inst g5 0 76(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 77(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 78(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 64(_ent(_in))))
		(_port(_int y -1 0 64(_ent(_in))))
		(_port(_int b -1 0 64(_ent(_out))))
		(_port(_int e -1 0 64(_ent(_out))))
		(_port(_int s -1 0 64(_ent(_out))))
		(_sig(_int xn -1 0 70(_arch(_uni))))
		(_sig(_int yn -1 0 70(_arch(_uni))))
		(_sig(_int c1 -1 0 70(_arch(_uni))))
		(_sig(_int c2 -1 0 70(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1787          1640445792858 Stage2
(_unit VHDL(comparator 0 54(stage2 1 81))
	(_version ve4)
	(_time 1640445792859 2021.12.25 17:23:12)
	(_source(\../src/Stage1.vhd\(\../src/Stage2.vhd\)))
	(_parameters tan)
	(_code bceebbe8b9ebbcabbde9ade7efbabdbbb8baeabbbe)
	(_ent
		(_time 1640378528229)
	)
	(_generate g1 1 87(_for 3 )
		(_inst g 1 89(_ent . xor2 simple)
			(_port
				((x0)(x(_object 0)))
				((x1)(y(_object 0)))
				((y)(diff(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 1 87(_arch)))
		)
	)
	(_inst g2 1 91(_ent . Encoder8x3 simple)
		(_port
			((x)(diff))
			((y)(en))
			((v)(v))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 82(_array -1((_dto i 7 i 0)))))
		(_sig(_int diff 1 1 82(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 83(_array -1((_dto i 3 i 0)))))
		(_sig(_int en 2 1 83(_arch(_uni))))
		(_sig(_int v -1 1 84(_arch(_uni))))
		(_sig(_int m -2 1 85(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~7~13 1 87(_scalar (_to i 0 i 7))))
		(_prcs
			(line__92(_arch 0 1 92(_assignment(_trgt(9))(_sens(7))(_mon))))
			(line__93(_arch 1 1 93(_prcs(_simple)(_trgt(3)(4)(5))(_sens(9))(_read(0)(1)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage2 2 -1)
)
I 000047 55 1650          1640445792864 simple
(_unit VHDL(testgenerator 0 108(simple 0 112))
	(_version ve4)
	(_time 1640445792865 2021.12.25 17:23:12)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code bcefbce8eaeaebabb9e8abe6e8bae9bab9bbbebabd)
	(_ent
		(_time 1640445142134)
	)
	(_object
		(_port(_int clk -1 0 109(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 109(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 109(_ent(_out))))
		(_port(_int y 0 0 109(_ent(_out))))
		(_port(_int b -1 0 109(_ent(_out))))
		(_port(_int e -1 0 109(_ent(_out))))
		(_port(_int s -1 0 109(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 113(_array -1((_dto i 7 i 0)))))
		(_sig(_int x1 1 0 113(_arch(_uni))))
		(_sig(_int y1 1 0 113(_arch(_uni))))
		(_sig(_int b1 -1 0 114(_arch(_uni))))
		(_sig(_int e1 -1 0 114(_arch(_uni))))
		(_sig(_int s1 -1 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 117(_array -1((_dto i 7 i 0)))))
		(_var(_int x2 2 0 117(_prcs 0)))
		(_var(_int y2 2 0 117(_prcs 0)))
		(_var(_int b2 -1 0 118(_prcs 0)))
		(_var(_int e2 -1 0 118(_prcs 0)))
		(_var(_int s2 -1 0 118(_prcs 0)))
		(_prcs
			(line__116(_arch 0 0 116(_prcs(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . simple 1 -1)
)
I 000047 55 2649          1640445897638 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640445897639 2021.12.25 17:24:57)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 0909590f555e5e1f5d081d535d0e0b0a010e010a0a)
	(_ent
		(_time 1640350775009)
	)
	(_inst g1 0 24(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(reg2(2)))
		)
	)
	(_inst g2 0 25(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 26(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 27(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 28(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 29(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 31(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 32(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(reg2(1)))
		)
	)
	(_inst g10 0 33(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 34(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(6)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 35(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 36(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(reg2(0)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_port(_int v -1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 10(_array -1((_dto i 2 i 0)))))
		(_sig(_int reg2 3 0 10(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_alias((v)(x(7))))(_simpleassign BUF)(_trgt(2))(_sens(0(7))))))
			(line__38(_arch 1 0 38(_assignment(_trgt(1))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 2 -1)
)
I 000047 55 1386          1640445897644 simple
(_unit VHDL(onebitcomp 0 43(simple 0 50))
	(_version ve4)
	(_time 1640445897645 2021.12.25 17:24:57)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 09090a0f555e581f0a0e10525c0f0a0f5f0f5d0e09)
	(_ent
		(_time 1640198927927)
	)
	(_inst g1 0 53(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 54(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 55(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(b))
		)
	)
	(_inst g4 0 56(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g5 0 57(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 58(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 59(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 44(_ent(_in))))
		(_port(_int y -1 0 44(_ent(_in))))
		(_port(_int b -1 0 44(_ent(_out))))
		(_port(_int e -1 0 44(_ent(_out))))
		(_port(_int s -1 0 44(_ent(_out))))
		(_sig(_int xn -1 0 51(_arch(_uni))))
		(_sig(_int yn -1 0 51(_arch(_uni))))
		(_sig(_int c1 -1 0 51(_arch(_uni))))
		(_sig(_int c2 -1 0 51(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1384          1640445897650 simple
(_unit VHDL(signcomp 0 63(simple 0 69))
	(_version ve4)
	(_time 1640445897651 2021.12.25 17:24:57)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 09085f0f095e5a1f5d0e1a530e0f5d0e090e0a0f00)
	(_ent
		(_time 1640270305734)
	)
	(_inst g1 0 72(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 73(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 74(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(b))
		)
	)
	(_inst g4 0 75(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(s))
		)
	)
	(_inst g5 0 76(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 77(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 78(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 64(_ent(_in))))
		(_port(_int y -1 0 64(_ent(_in))))
		(_port(_int b -1 0 64(_ent(_out))))
		(_port(_int e -1 0 64(_ent(_out))))
		(_port(_int s -1 0 64(_ent(_out))))
		(_sig(_int xn -1 0 70(_arch(_uni))))
		(_sig(_int yn -1 0 70(_arch(_uni))))
		(_sig(_int c1 -1 0 70(_arch(_uni))))
		(_sig(_int c2 -1 0 70(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1787          1640445897654 Stage2
(_unit VHDL(comparator 0 54(stage2 1 81))
	(_version ve4)
	(_time 1640445897655 2021.12.25 17:24:57)
	(_source(\../src/Stage1.vhd\(\../src/Stage2.vhd\)))
	(_parameters tan)
	(_code 19194f1e464e190e184c08424a1f181e1d1f4f1e1b)
	(_ent
		(_time 1640378528229)
	)
	(_generate g1 1 87(_for 3 )
		(_inst g 1 89(_ent . xor2 simple)
			(_port
				((x0)(x(_object 0)))
				((x1)(y(_object 0)))
				((y)(diff(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 1 87(_arch)))
		)
	)
	(_inst g2 1 91(_ent . Encoder8x3 simple)
		(_port
			((x)(diff))
			((y)(en))
			((v)(v))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 82(_array -1((_dto i 7 i 0)))))
		(_sig(_int diff 1 1 82(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 83(_array -1((_dto i 3 i 0)))))
		(_sig(_int en 2 1 83(_arch(_uni))))
		(_sig(_int v -1 1 84(_arch(_uni))))
		(_sig(_int m -2 1 85(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~7~13 1 87(_scalar (_to i 0 i 7))))
		(_prcs
			(line__92(_arch 0 1 92(_assignment(_trgt(9))(_sens(7))(_mon))))
			(line__93(_arch 1 1 93(_prcs(_simple)(_trgt(3)(4)(5))(_sens(9))(_read(0)(1)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage2 2 -1)
)
I 000047 55 2649          1640445912964 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640445912965 2021.12.25 17:25:12)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code eabde6b9eebdbdfcbeebfeb0beede8e9e2ede2e9e9)
	(_ent
		(_time 1640350775009)
	)
	(_inst g1 0 24(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(reg2(2)))
		)
	)
	(_inst g2 0 25(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 26(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 27(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 28(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 29(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 31(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 32(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(reg2(1)))
		)
	)
	(_inst g10 0 33(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 34(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(6)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 35(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 36(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(reg2(0)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_port(_int v -1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 10(_array -1((_dto i 2 i 0)))))
		(_sig(_int reg2 3 0 10(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_alias((v)(x(7))))(_simpleassign BUF)(_trgt(2))(_sens(0(7))))))
			(line__38(_arch 1 0 38(_assignment(_trgt(1))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 2 -1)
)
I 000047 55 1386          1640445912970 simple
(_unit VHDL(onebitcomp 0 43(simple 0 50))
	(_version ve4)
	(_time 1640445912971 2021.12.25 17:25:12)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code eabdb5b9eebdbbfce9edf3b1bfece9ecbcecbeedea)
	(_ent
		(_time 1640198927927)
	)
	(_inst g1 0 53(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 54(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 55(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(b))
		)
	)
	(_inst g4 0 56(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g5 0 57(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 58(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 59(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 44(_ent(_in))))
		(_port(_int y -1 0 44(_ent(_in))))
		(_port(_int b -1 0 44(_ent(_out))))
		(_port(_int e -1 0 44(_ent(_out))))
		(_port(_int s -1 0 44(_ent(_out))))
		(_sig(_int xn -1 0 51(_arch(_uni))))
		(_sig(_int yn -1 0 51(_arch(_uni))))
		(_sig(_int c1 -1 0 51(_arch(_uni))))
		(_sig(_int c2 -1 0 51(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1384          1640445912976 simple
(_unit VHDL(signcomp 0 63(simple 0 69))
	(_version ve4)
	(_time 1640445912977 2021.12.25 17:25:12)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code eabce0b9b2bdb9fcbeedf9b0edecbeedeaede9ece3)
	(_ent
		(_time 1640270305734)
	)
	(_inst g1 0 72(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 73(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 74(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(b))
		)
	)
	(_inst g4 0 75(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(s))
		)
	)
	(_inst g5 0 76(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 77(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 78(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 64(_ent(_in))))
		(_port(_int y -1 0 64(_ent(_in))))
		(_port(_int b -1 0 64(_ent(_out))))
		(_port(_int e -1 0 64(_ent(_out))))
		(_port(_int s -1 0 64(_ent(_out))))
		(_sig(_int xn -1 0 70(_arch(_uni))))
		(_sig(_int yn -1 0 70(_arch(_uni))))
		(_sig(_int c1 -1 0 70(_arch(_uni))))
		(_sig(_int c2 -1 0 70(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1787          1640445912980 Stage2
(_unit VHDL(comparator 0 54(stage2 1 81))
	(_version ve4)
	(_time 1640445912981 2021.12.25 17:25:12)
	(_source(\../src/Stage1.vhd\(\../src/Stage2.vhd\)))
	(_parameters tan)
	(_code f9aef3a9a6aef9eef8ace8a2aafff8fefdffaffefb)
	(_ent
		(_time 1640378528229)
	)
	(_generate g1 1 87(_for 3 )
		(_inst g 1 89(_ent . xor2 simple)
			(_port
				((x0)(x(_object 0)))
				((x1)(y(_object 0)))
				((y)(diff(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 1 87(_arch)))
		)
	)
	(_inst g2 1 91(_ent . Encoder8x3 simple)
		(_port
			((x)(diff))
			((y)(en))
			((v)(v))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 82(_array -1((_dto i 7 i 0)))))
		(_sig(_int diff 1 1 82(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 83(_array -1((_dto i 3 i 0)))))
		(_sig(_int en 2 1 83(_arch(_uni))))
		(_sig(_int v -1 1 84(_arch(_uni))))
		(_sig(_int m -2 1 85(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~7~13 1 87(_scalar (_to i 0 i 7))))
		(_prcs
			(line__92(_arch 0 1 92(_assignment(_trgt(9))(_sens(7))(_mon))))
			(line__93(_arch 1 1 93(_prcs(_simple)(_trgt(3)(4)(5))(_sens(9))(_read(0)(1)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage2 2 -1)
)
I 000047 55 2649          1640445935416 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640445935417 2021.12.25 17:25:35)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 9f999b909cc8c889cb9e8bc5cb989d9c9798979c9c)
	(_ent
		(_time 1640350775009)
	)
	(_inst g1 0 24(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(reg2(2)))
		)
	)
	(_inst g2 0 25(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 26(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 27(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 28(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 29(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 31(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 32(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(reg2(1)))
		)
	)
	(_inst g10 0 33(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 34(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(6)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 35(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 36(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(reg2(0)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_port(_int v -1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 10(_array -1((_dto i 2 i 0)))))
		(_sig(_int reg2 3 0 10(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_alias((v)(x(7))))(_simpleassign BUF)(_trgt(2))(_sens(0(7))))))
			(line__38(_arch 1 0 38(_assignment(_trgt(1))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 2 -1)
)
I 000047 55 1386          1640445935422 simple
(_unit VHDL(onebitcomp 0 43(simple 0 50))
	(_version ve4)
	(_time 1640445935423 2021.12.25 17:25:35)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 9f99c8909cc8ce899c9886c4ca999c99c999cb989f)
	(_ent
		(_time 1640198927927)
	)
	(_inst g1 0 53(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 54(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 55(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(b))
		)
	)
	(_inst g4 0 56(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g5 0 57(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 58(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 59(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 44(_ent(_in))))
		(_port(_int y -1 0 44(_ent(_in))))
		(_port(_int b -1 0 44(_ent(_out))))
		(_port(_int e -1 0 44(_ent(_out))))
		(_port(_int s -1 0 44(_ent(_out))))
		(_sig(_int xn -1 0 51(_arch(_uni))))
		(_sig(_int yn -1 0 51(_arch(_uni))))
		(_sig(_int c1 -1 0 51(_arch(_uni))))
		(_sig(_int c2 -1 0 51(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1384          1640445935428 simple
(_unit VHDL(signcomp 0 63(simple 0 69))
	(_version ve4)
	(_time 1640445935429 2021.12.25 17:25:35)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 9f989d90c0c8cc89cb988cc59899cb989f989c9996)
	(_ent
		(_time 1640270305734)
	)
	(_inst g1 0 72(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 73(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 74(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(b))
		)
	)
	(_inst g4 0 75(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(s))
		)
	)
	(_inst g5 0 76(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 77(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 78(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 64(_ent(_in))))
		(_port(_int y -1 0 64(_ent(_in))))
		(_port(_int b -1 0 64(_ent(_out))))
		(_port(_int e -1 0 64(_ent(_out))))
		(_port(_int s -1 0 64(_ent(_out))))
		(_sig(_int xn -1 0 70(_arch(_uni))))
		(_sig(_int yn -1 0 70(_arch(_uni))))
		(_sig(_int c1 -1 0 70(_arch(_uni))))
		(_sig(_int c2 -1 0 70(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1787          1640445935432 Stage2
(_unit VHDL(comparator 0 54(stage2 1 81))
	(_version ve4)
	(_time 1640445935433 2021.12.25 17:25:35)
	(_source(\../src/Stage1.vhd\(\../src/Stage2.vhd\)))
	(_parameters tan)
	(_code 9f999d909fc89f889eca8ec4cc999e989b99c9989d)
	(_ent
		(_time 1640378528229)
	)
	(_generate g1 1 87(_for 3 )
		(_inst g 1 89(_ent . xor2 simple)
			(_port
				((x0)(x(_object 0)))
				((x1)(y(_object 0)))
				((y)(diff(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 1 87(_arch)))
		)
	)
	(_inst g2 1 91(_ent . Encoder8x3 simple)
		(_port
			((x)(diff))
			((y)(en))
			((v)(v))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 82(_array -1((_dto i 7 i 0)))))
		(_sig(_int diff 1 1 82(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 83(_array -1((_dto i 3 i 0)))))
		(_sig(_int en 2 1 83(_arch(_uni))))
		(_sig(_int v -1 1 84(_arch(_uni))))
		(_sig(_int m -2 1 85(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~7~13 1 87(_scalar (_to i 0 i 7))))
		(_prcs
			(line__92(_arch 0 1 92(_assignment(_trgt(9))(_sens(7))(_mon))))
			(line__93(_arch 1 1 93(_prcs(_simple)(_trgt(3)(4)(5))(_sens(9))(_read(0)(1)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage2 2 -1)
)
I 000047 55 1865          1640445935438 simple
(_unit VHDL(testgenerator 0 108(simple 0 112))
	(_version ve4)
	(_time 1640445935439 2021.12.25 17:25:35)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code aea9abf9fef8f9b9abfcb9f4faa8fba8aba9aca8af)
	(_ent
		(_time 1640445142134)
	)
	(_object
		(_port(_int clk -1 0 109(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 109(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 109(_ent(_out))))
		(_port(_int y 0 0 109(_ent(_out))))
		(_port(_int b -1 0 109(_ent(_out))))
		(_port(_int e -1 0 109(_ent(_out))))
		(_port(_int s -1 0 109(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 113(_array -1((_dto i 7 i 0)))))
		(_sig(_int x1 1 0 113(_arch(_uni))))
		(_sig(_int y1 1 0 113(_arch(_uni))))
		(_sig(_int b1 -1 0 114(_arch(_uni))))
		(_sig(_int e1 -1 0 114(_arch(_uni))))
		(_sig(_int s1 -1 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 117(_array -1((_dto i 7 i 0)))))
		(_var(_int x2 2 0 117(_prcs 0)))
		(_var(_int y2 2 0 117(_prcs 0)))
		(_var(_int b2 -1 0 118(_prcs 0)))
		(_var(_int e2 -1 0 118(_prcs 0)))
		(_var(_int s2 -1 0 118(_prcs 0)))
		(_prcs
			(line__116(_arch 0 0 116(_prcs(_trgt(6)(7))(_sens(0))(_mon))))
			(line__129(_arch 1 0 129(_assignment(_trgt(8))(_sens(6)(7)))))
			(line__130(_arch 2 0 130(_assignment(_trgt(9))(_sens(6)(7)))))
			(line__131(_arch 3 0 131(_assignment(_trgt(10))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . simple 4 -1)
)
I 000047 55 2649          1640446185506 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640446185507 2021.12.25 17:29:45)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 8cde8b828adbdb9ad88d98d6d88b8e8f848b848f8f)
	(_ent
		(_time 1640350775009)
	)
	(_inst g1 0 24(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(reg2(2)))
		)
	)
	(_inst g2 0 25(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 26(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 27(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 28(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 29(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 31(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 32(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(reg2(1)))
		)
	)
	(_inst g10 0 33(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 34(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(6)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 35(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 36(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(reg2(0)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_port(_int v -1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 10(_array -1((_dto i 2 i 0)))))
		(_sig(_int reg2 3 0 10(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_alias((v)(x(7))))(_simpleassign BUF)(_trgt(2))(_sens(0(7))))))
			(line__38(_arch 1 0 38(_assignment(_trgt(1))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 2 -1)
)
I 000047 55 1386          1640446185512 simple
(_unit VHDL(onebitcomp 0 43(simple 0 50))
	(_version ve4)
	(_time 1640446185513 2021.12.25 17:29:45)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 8cded8828adbdd9a8f8b95d7d98a8f8ada8ad88b8c)
	(_ent
		(_time 1640198927927)
	)
	(_inst g1 0 53(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 54(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 55(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(b))
		)
	)
	(_inst g4 0 56(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g5 0 57(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 58(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 59(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 44(_ent(_in))))
		(_port(_int y -1 0 44(_ent(_in))))
		(_port(_int b -1 0 44(_ent(_out))))
		(_port(_int e -1 0 44(_ent(_out))))
		(_port(_int s -1 0 44(_ent(_out))))
		(_sig(_int xn -1 0 51(_arch(_uni))))
		(_sig(_int yn -1 0 51(_arch(_uni))))
		(_sig(_int c1 -1 0 51(_arch(_uni))))
		(_sig(_int c2 -1 0 51(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1384          1640446185518 simple
(_unit VHDL(signcomp 0 63(simple 0 69))
	(_version ve4)
	(_time 1640446185519 2021.12.25 17:29:45)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 8cdf8d82d6dbdf9ad88b9fd68b8ad88b8c8b8f8a85)
	(_ent
		(_time 1640270305734)
	)
	(_inst g1 0 72(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 73(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 74(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(b))
		)
	)
	(_inst g4 0 75(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(s))
		)
	)
	(_inst g5 0 76(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 77(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 78(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 64(_ent(_in))))
		(_port(_int y -1 0 64(_ent(_in))))
		(_port(_int b -1 0 64(_ent(_out))))
		(_port(_int e -1 0 64(_ent(_out))))
		(_port(_int s -1 0 64(_ent(_out))))
		(_sig(_int xn -1 0 70(_arch(_uni))))
		(_sig(_int yn -1 0 70(_arch(_uni))))
		(_sig(_int c1 -1 0 70(_arch(_uni))))
		(_sig(_int c2 -1 0 70(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1787          1640446185522 Stage2
(_unit VHDL(comparator 0 54(stage2 1 81))
	(_version ve4)
	(_time 1640446185523 2021.12.25 17:29:45)
	(_source(\../src/Stage1.vhd\(\../src/Stage2.vhd\)))
	(_parameters tan)
	(_code 8cde8d8289db8c9b8dd99dd7df8a8d8b888ada8b8e)
	(_ent
		(_time 1640378528229)
	)
	(_generate g1 1 87(_for 3 )
		(_inst g 1 89(_ent . xor2 simple)
			(_port
				((x0)(x(_object 0)))
				((x1)(y(_object 0)))
				((y)(diff(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 1 87(_arch)))
		)
	)
	(_inst g2 1 91(_ent . Encoder8x3 simple)
		(_port
			((x)(diff))
			((y)(en))
			((v)(v))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 82(_array -1((_dto i 7 i 0)))))
		(_sig(_int diff 1 1 82(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 83(_array -1((_dto i 3 i 0)))))
		(_sig(_int en 2 1 83(_arch(_uni))))
		(_sig(_int v -1 1 84(_arch(_uni))))
		(_sig(_int m -2 1 85(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~7~13 1 87(_scalar (_to i 0 i 7))))
		(_prcs
			(line__92(_arch 0 1 92(_assignment(_trgt(9))(_sens(7))(_mon))))
			(line__93(_arch 1 1 93(_prcs(_simple)(_trgt(3)(4)(5))(_sens(9))(_read(0)(1)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage2 2 -1)
)
I 000047 55 1865          1640446185528 simple
(_unit VHDL(testgenerator 0 108(simple 0 112))
	(_version ve4)
	(_time 1640446185529 2021.12.25 17:29:45)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 8cdf8a82dadadb9b89df9bd6d88ad98a898b8e8a8d)
	(_ent
		(_time 1640445142134)
	)
	(_object
		(_port(_int clk -1 0 109(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 109(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 109(_ent(_out))))
		(_port(_int y 0 0 109(_ent(_out))))
		(_port(_int b -1 0 109(_ent(_out))))
		(_port(_int e -1 0 109(_ent(_out))))
		(_port(_int s -1 0 109(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 113(_array -1((_dto i 7 i 0)))))
		(_sig(_int x1 1 0 113(_arch(_uni))))
		(_sig(_int y1 1 0 113(_arch(_uni))))
		(_sig(_int b1 -1 0 114(_arch(_uni))))
		(_sig(_int e1 -1 0 114(_arch(_uni))))
		(_sig(_int s1 -1 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 117(_array -1((_dto i 7 i 0)))))
		(_var(_int x2 2 0 117(_prcs 0)))
		(_var(_int y2 2 0 117(_prcs 0)))
		(_var(_int b2 -1 0 118(_prcs 0)))
		(_var(_int e2 -1 0 118(_prcs 0)))
		(_var(_int s2 -1 0 118(_prcs 0)))
		(_prcs
			(line__116(_arch 0 0 116(_prcs(_trgt(6)(7))(_sens(0))(_mon))))
			(line__130(_arch 1 0 130(_assignment(_trgt(8))(_sens(6)(7)))))
			(line__131(_arch 2 0 131(_assignment(_trgt(9))(_sens(6)(7)))))
			(line__132(_arch 3 0 132(_assignment(_trgt(10))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . simple 4 -1)
)
I 000047 55 2649          1640446188448 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640446188449 2021.12.25 17:29:48)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 06545600555151105207125c520104050e010e0505)
	(_ent
		(_time 1640350775009)
	)
	(_inst g1 0 24(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(reg2(2)))
		)
	)
	(_inst g2 0 25(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 26(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 27(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 28(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 29(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 31(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 32(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(reg2(1)))
		)
	)
	(_inst g10 0 33(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 34(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(6)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 35(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 36(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(reg2(0)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_port(_int v -1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 10(_array -1((_dto i 2 i 0)))))
		(_sig(_int reg2 3 0 10(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_alias((v)(x(7))))(_simpleassign BUF)(_trgt(2))(_sens(0(7))))))
			(line__38(_arch 1 0 38(_assignment(_trgt(1))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 2 -1)
)
I 000047 55 1386          1640446188454 simple
(_unit VHDL(onebitcomp 0 43(simple 0 50))
	(_version ve4)
	(_time 1640446188455 2021.12.25 17:29:48)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 065405005551571005011f5d530005005000520106)
	(_ent
		(_time 1640198927927)
	)
	(_inst g1 0 53(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 54(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 55(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(b))
		)
	)
	(_inst g4 0 56(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g5 0 57(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 58(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 59(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 44(_ent(_in))))
		(_port(_int y -1 0 44(_ent(_in))))
		(_port(_int b -1 0 44(_ent(_out))))
		(_port(_int e -1 0 44(_ent(_out))))
		(_port(_int s -1 0 44(_ent(_out))))
		(_sig(_int xn -1 0 51(_arch(_uni))))
		(_sig(_int yn -1 0 51(_arch(_uni))))
		(_sig(_int c1 -1 0 51(_arch(_uni))))
		(_sig(_int c2 -1 0 51(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1384          1640446188460 simple
(_unit VHDL(signcomp 0 63(simple 0 69))
	(_version ve4)
	(_time 1640446188461 2021.12.25 17:29:48)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 06555000095155105201155c01005201060105000f)
	(_ent
		(_time 1640270305734)
	)
	(_inst g1 0 72(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 73(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 74(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(b))
		)
	)
	(_inst g4 0 75(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(s))
		)
	)
	(_inst g5 0 76(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 77(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 78(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 64(_ent(_in))))
		(_port(_int y -1 0 64(_ent(_in))))
		(_port(_int b -1 0 64(_ent(_out))))
		(_port(_int e -1 0 64(_ent(_out))))
		(_port(_int s -1 0 64(_ent(_out))))
		(_sig(_int xn -1 0 70(_arch(_uni))))
		(_sig(_int yn -1 0 70(_arch(_uni))))
		(_sig(_int c1 -1 0 70(_arch(_uni))))
		(_sig(_int c2 -1 0 70(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1787          1640446188464 Stage2
(_unit VHDL(comparator 0 54(stage2 1 81))
	(_version ve4)
	(_time 1640446188465 2021.12.25 17:29:48)
	(_source(\../src/Stage1.vhd\(\../src/Stage2.vhd\)))
	(_parameters tan)
	(_code 06545000565106110753175d550007010200500104)
	(_ent
		(_time 1640378528229)
	)
	(_generate g1 1 87(_for 3 )
		(_inst g 1 89(_ent . xor2 simple)
			(_port
				((x0)(x(_object 0)))
				((x1)(y(_object 0)))
				((y)(diff(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 1 87(_arch)))
		)
	)
	(_inst g2 1 91(_ent . Encoder8x3 simple)
		(_port
			((x)(diff))
			((y)(en))
			((v)(v))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 82(_array -1((_dto i 7 i 0)))))
		(_sig(_int diff 1 1 82(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 83(_array -1((_dto i 3 i 0)))))
		(_sig(_int en 2 1 83(_arch(_uni))))
		(_sig(_int v -1 1 84(_arch(_uni))))
		(_sig(_int m -2 1 85(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~7~13 1 87(_scalar (_to i 0 i 7))))
		(_prcs
			(line__92(_arch 0 1 92(_assignment(_trgt(9))(_sens(7))(_mon))))
			(line__93(_arch 1 1 93(_prcs(_simple)(_trgt(3)(4)(5))(_sens(9))(_read(0)(1)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage2 2 -1)
)
I 000047 55 1865          1640446188470 simple
(_unit VHDL(testgenerator 0 108(simple 0 112))
	(_version ve4)
	(_time 1640446188471 2021.12.25 17:29:48)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 16454711154041011345014c421043101311141017)
	(_ent
		(_time 1640445142134)
	)
	(_object
		(_port(_int clk -1 0 109(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 109(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 109(_ent(_out))))
		(_port(_int y 0 0 109(_ent(_out))))
		(_port(_int b -1 0 109(_ent(_out))))
		(_port(_int e -1 0 109(_ent(_out))))
		(_port(_int s -1 0 109(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 113(_array -1((_dto i 7 i 0)))))
		(_sig(_int x1 1 0 113(_arch(_uni))))
		(_sig(_int y1 1 0 113(_arch(_uni))))
		(_sig(_int b1 -1 0 114(_arch(_uni))))
		(_sig(_int e1 -1 0 114(_arch(_uni))))
		(_sig(_int s1 -1 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 117(_array -1((_dto i 7 i 0)))))
		(_var(_int x2 2 0 117(_prcs 0)))
		(_var(_int y2 2 0 117(_prcs 0)))
		(_var(_int b2 -1 0 118(_prcs 0)))
		(_var(_int e2 -1 0 118(_prcs 0)))
		(_var(_int s2 -1 0 118(_prcs 0)))
		(_prcs
			(line__116(_arch 0 0 116(_prcs(_trgt(6)(7))(_sens(0))(_mon))))
			(line__130(_arch 1 0 130(_assignment(_trgt(8))(_sens(6)(7)))))
			(line__131(_arch 2 0 131(_assignment(_trgt(9))(_sens(6)(7)))))
			(line__132(_arch 3 0 132(_assignment(_trgt(10))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . simple 4 -1)
)
I 000047 55 2649          1640446701519 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640446701520 2021.12.25 17:38:21)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 3c683b393a6b6b2a683d2866683b3e3f343b343f3f)
	(_ent
		(_time 1640350775009)
	)
	(_inst g1 0 24(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(reg2(2)))
		)
	)
	(_inst g2 0 25(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 26(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 27(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 28(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 29(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 31(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 32(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(reg2(1)))
		)
	)
	(_inst g10 0 33(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 34(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(6)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 35(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 36(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(reg2(0)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_port(_int v -1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 10(_array -1((_dto i 2 i 0)))))
		(_sig(_int reg2 3 0 10(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_alias((v)(x(7))))(_simpleassign BUF)(_trgt(2))(_sens(0(7))))))
			(line__38(_arch 1 0 38(_assignment(_trgt(1))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 2 -1)
)
I 000047 55 1386          1640446701525 simple
(_unit VHDL(onebitcomp 0 43(simple 0 50))
	(_version ve4)
	(_time 1640446701526 2021.12.25 17:38:21)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 3c6868393a6b6d2a3f3b2567693a3f3a6a3a683b3c)
	(_ent
		(_time 1640198927927)
	)
	(_inst g1 0 53(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 54(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 55(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(b))
		)
	)
	(_inst g4 0 56(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g5 0 57(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 58(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 59(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 44(_ent(_in))))
		(_port(_int y -1 0 44(_ent(_in))))
		(_port(_int b -1 0 44(_ent(_out))))
		(_port(_int e -1 0 44(_ent(_out))))
		(_port(_int s -1 0 44(_ent(_out))))
		(_sig(_int xn -1 0 51(_arch(_uni))))
		(_sig(_int yn -1 0 51(_arch(_uni))))
		(_sig(_int c1 -1 0 51(_arch(_uni))))
		(_sig(_int c2 -1 0 51(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1384          1640446701531 simple
(_unit VHDL(signcomp 0 63(simple 0 69))
	(_version ve4)
	(_time 1640446701532 2021.12.25 17:38:21)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 3c693d39666b6f2a683b2f663b3a683b3c3b3f3a35)
	(_ent
		(_time 1640270305734)
	)
	(_inst g1 0 72(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 73(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 74(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(b))
		)
	)
	(_inst g4 0 75(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(s))
		)
	)
	(_inst g5 0 76(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 77(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 78(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 64(_ent(_in))))
		(_port(_int y -1 0 64(_ent(_in))))
		(_port(_int b -1 0 64(_ent(_out))))
		(_port(_int e -1 0 64(_ent(_out))))
		(_port(_int s -1 0 64(_ent(_out))))
		(_sig(_int xn -1 0 70(_arch(_uni))))
		(_sig(_int yn -1 0 70(_arch(_uni))))
		(_sig(_int c1 -1 0 70(_arch(_uni))))
		(_sig(_int c2 -1 0 70(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1787          1640446701535 Stage2
(_unit VHDL(comparator 0 54(stage2 1 81))
	(_version ve4)
	(_time 1640446701536 2021.12.25 17:38:21)
	(_source(\../src/Stage1.vhd\(\../src/Stage2.vhd\)))
	(_parameters tan)
	(_code 3c683d39396b3c2b3d692d676f3a3d3b383a6a3b3e)
	(_ent
		(_time 1640378528229)
	)
	(_generate g1 1 87(_for 3 )
		(_inst g 1 89(_ent . xor2 simple)
			(_port
				((x0)(x(_object 0)))
				((x1)(y(_object 0)))
				((y)(diff(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 1 87(_arch)))
		)
	)
	(_inst g2 1 91(_ent . Encoder8x3 simple)
		(_port
			((x)(diff))
			((y)(en))
			((v)(v))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 82(_array -1((_dto i 7 i 0)))))
		(_sig(_int diff 1 1 82(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 83(_array -1((_dto i 3 i 0)))))
		(_sig(_int en 2 1 83(_arch(_uni))))
		(_sig(_int v -1 1 84(_arch(_uni))))
		(_sig(_int m -2 1 85(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~7~13 1 87(_scalar (_to i 0 i 7))))
		(_prcs
			(line__92(_arch 0 1 92(_assignment(_trgt(9))(_sens(7))(_mon))))
			(line__93(_arch 1 1 93(_prcs(_simple)(_trgt(3)(4)(5))(_sens(9))(_read(0)(1)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage2 2 -1)
)
I 000047 55 1598          1640446701541 simple
(_unit VHDL(testgenerator 0 108(simple 0 112))
	(_version ve4)
	(_time 1640446701542 2021.12.25 17:38:21)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 3c693a396a6a6b2b39692b66683a693a393b3e3a3d)
	(_ent
		(_time 1640445142134)
	)
	(_object
		(_port(_int clk -1 0 109(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 109(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 109(_ent(_out))))
		(_port(_int y 0 0 109(_ent(_out))))
		(_port(_int b -1 0 109(_ent(_out))))
		(_port(_int e -1 0 109(_ent(_out))))
		(_port(_int s -1 0 109(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 113(_array -1((_dto i 7 i 0)))))
		(_sig(_int x1 1 0 113(_arch(_uni))))
		(_sig(_int y1 1 0 113(_arch(_uni))))
		(_sig(_int b1 -1 0 114(_arch(_uni))))
		(_sig(_int e1 -1 0 114(_arch(_uni))))
		(_sig(_int s1 -1 0 114(_arch(_uni))))
		(_prcs
			(line__116(_arch 0 0 116(_prcs(_trgt(6)(7))(_sens(0))(_mon))))
			(line__128(_arch 1 0 128(_assignment(_trgt(8))(_sens(6)(7)))))
			(line__129(_arch 2 0 129(_assignment(_trgt(9))(_sens(6)(7)))))
			(line__130(_arch 3 0 130(_assignment(_trgt(10))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . simple 4 -1)
)
I 000047 55 2649          1640446754612 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640446754613 2021.12.25 17:39:14)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code a2aca6f5f5f5f5b4f6a3b6f8f6a5a0a1aaa5aaa1a1)
	(_ent
		(_time 1640350775009)
	)
	(_inst g1 0 24(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(reg2(2)))
		)
	)
	(_inst g2 0 25(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 26(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 27(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 28(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 29(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 31(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 32(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(reg2(1)))
		)
	)
	(_inst g10 0 33(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 34(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(6)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 35(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 36(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(reg2(0)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_port(_int v -1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 10(_array -1((_dto i 2 i 0)))))
		(_sig(_int reg2 3 0 10(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_alias((v)(x(7))))(_simpleassign BUF)(_trgt(2))(_sens(0(7))))))
			(line__38(_arch 1 0 38(_assignment(_trgt(1))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 2 -1)
)
I 000047 55 1386          1640446754618 simple
(_unit VHDL(onebitcomp 0 43(simple 0 50))
	(_version ve4)
	(_time 1640446754619 2021.12.25 17:39:14)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code a2acf5f5f5f5f3b4a1a5bbf9f7a4a1a4f4a4f6a5a2)
	(_ent
		(_time 1640198927927)
	)
	(_inst g1 0 53(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 54(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 55(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(b))
		)
	)
	(_inst g4 0 56(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g5 0 57(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 58(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 59(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 44(_ent(_in))))
		(_port(_int y -1 0 44(_ent(_in))))
		(_port(_int b -1 0 44(_ent(_out))))
		(_port(_int e -1 0 44(_ent(_out))))
		(_port(_int s -1 0 44(_ent(_out))))
		(_sig(_int xn -1 0 51(_arch(_uni))))
		(_sig(_int yn -1 0 51(_arch(_uni))))
		(_sig(_int c1 -1 0 51(_arch(_uni))))
		(_sig(_int c2 -1 0 51(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1384          1640446754624 simple
(_unit VHDL(signcomp 0 63(simple 0 69))
	(_version ve4)
	(_time 1640446754625 2021.12.25 17:39:14)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code a2ada0f5a9f5f1b4f6a5b1f8a5a4f6a5a2a5a1a4ab)
	(_ent
		(_time 1640270305734)
	)
	(_inst g1 0 72(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 73(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 74(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(b))
		)
	)
	(_inst g4 0 75(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(s))
		)
	)
	(_inst g5 0 76(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 77(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 78(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 64(_ent(_in))))
		(_port(_int y -1 0 64(_ent(_in))))
		(_port(_int b -1 0 64(_ent(_out))))
		(_port(_int e -1 0 64(_ent(_out))))
		(_port(_int s -1 0 64(_ent(_out))))
		(_sig(_int xn -1 0 70(_arch(_uni))))
		(_sig(_int yn -1 0 70(_arch(_uni))))
		(_sig(_int c1 -1 0 70(_arch(_uni))))
		(_sig(_int c2 -1 0 70(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1787          1640446754628 Stage2
(_unit VHDL(comparator 0 54(stage2 1 81))
	(_version ve4)
	(_time 1640446754629 2021.12.25 17:39:14)
	(_source(\../src/Stage1.vhd\(\../src/Stage2.vhd\)))
	(_parameters tan)
	(_code a2aca0f5f6f5a2b5a3f7b3f9f1a4a3a5a6a4f4a5a0)
	(_ent
		(_time 1640378528229)
	)
	(_generate g1 1 87(_for 3 )
		(_inst g 1 89(_ent . xor2 simple)
			(_port
				((x0)(x(_object 0)))
				((x1)(y(_object 0)))
				((y)(diff(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 1 87(_arch)))
		)
	)
	(_inst g2 1 91(_ent . Encoder8x3 simple)
		(_port
			((x)(diff))
			((y)(en))
			((v)(v))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 82(_array -1((_dto i 7 i 0)))))
		(_sig(_int diff 1 1 82(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 83(_array -1((_dto i 3 i 0)))))
		(_sig(_int en 2 1 83(_arch(_uni))))
		(_sig(_int v -1 1 84(_arch(_uni))))
		(_sig(_int m -2 1 85(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~7~13 1 87(_scalar (_to i 0 i 7))))
		(_prcs
			(line__92(_arch 0 1 92(_assignment(_trgt(9))(_sens(7))(_mon))))
			(line__93(_arch 1 1 93(_prcs(_simple)(_trgt(3)(4)(5))(_sens(9))(_read(0)(1)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage2 2 -1)
)
I 000047 55 1598          1640446754634 simple
(_unit VHDL(testgenerator 0 108(simple 0 112))
	(_version ve4)
	(_time 1640446754635 2021.12.25 17:39:14)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code a2ada7f5a5f4f5b5a7f7b5f8f6a4f7a4a7a5a0a4a3)
	(_ent
		(_time 1640445142134)
	)
	(_object
		(_port(_int clk -1 0 109(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 109(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 109(_ent(_out))))
		(_port(_int y 0 0 109(_ent(_out))))
		(_port(_int b -1 0 109(_ent(_out))))
		(_port(_int e -1 0 109(_ent(_out))))
		(_port(_int s -1 0 109(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 113(_array -1((_dto i 7 i 0)))))
		(_sig(_int x1 1 0 113(_arch(_uni))))
		(_sig(_int y1 1 0 113(_arch(_uni))))
		(_sig(_int b1 -1 0 114(_arch(_uni))))
		(_sig(_int e1 -1 0 114(_arch(_uni))))
		(_sig(_int s1 -1 0 114(_arch(_uni))))
		(_prcs
			(line__116(_arch 0 0 116(_prcs(_trgt(6)(7))(_sens(0))(_mon))))
			(line__128(_arch 1 0 128(_assignment(_trgt(8))(_sens(6)(7)))))
			(line__129(_arch 2 0 129(_assignment(_trgt(9))(_sens(6)(7)))))
			(line__130(_arch 3 0 130(_assignment(_trgt(10))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . simple 4 -1)
)
I 000047 55 2649          1640446776381 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640446776382 2021.12.25 17:39:36)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code a7f5a4f0f5f0f0b1f3a6b3fdf3a0a5a4afa0afa4a4)
	(_ent
		(_time 1640350775009)
	)
	(_inst g1 0 24(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(reg2(2)))
		)
	)
	(_inst g2 0 25(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 26(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 27(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 28(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 29(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 31(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 32(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(reg2(1)))
		)
	)
	(_inst g10 0 33(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 34(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(6)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 35(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 36(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(reg2(0)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_port(_int v -1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 10(_array -1((_dto i 2 i 0)))))
		(_sig(_int reg2 3 0 10(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_alias((v)(x(7))))(_simpleassign BUF)(_trgt(2))(_sens(0(7))))))
			(line__38(_arch 1 0 38(_assignment(_trgt(1))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 2 -1)
)
I 000047 55 1386          1640446776387 simple
(_unit VHDL(onebitcomp 0 43(simple 0 50))
	(_version ve4)
	(_time 1640446776388 2021.12.25 17:39:36)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code a7f5f7f0f5f0f6b1a4a0befcf2a1a4a1f1a1f3a0a7)
	(_ent
		(_time 1640198927927)
	)
	(_inst g1 0 53(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 54(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 55(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(b))
		)
	)
	(_inst g4 0 56(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g5 0 57(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 58(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 59(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 44(_ent(_in))))
		(_port(_int y -1 0 44(_ent(_in))))
		(_port(_int b -1 0 44(_ent(_out))))
		(_port(_int e -1 0 44(_ent(_out))))
		(_port(_int s -1 0 44(_ent(_out))))
		(_sig(_int xn -1 0 51(_arch(_uni))))
		(_sig(_int yn -1 0 51(_arch(_uni))))
		(_sig(_int c1 -1 0 51(_arch(_uni))))
		(_sig(_int c2 -1 0 51(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1384          1640446776393 simple
(_unit VHDL(signcomp 0 63(simple 0 69))
	(_version ve4)
	(_time 1640446776394 2021.12.25 17:39:36)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code a7f4a2f0a9f0f4b1f3a0b4fda0a1f3a0a7a0a4a1ae)
	(_ent
		(_time 1640270305734)
	)
	(_inst g1 0 72(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 73(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 74(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(b))
		)
	)
	(_inst g4 0 75(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(s))
		)
	)
	(_inst g5 0 76(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 77(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 78(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 64(_ent(_in))))
		(_port(_int y -1 0 64(_ent(_in))))
		(_port(_int b -1 0 64(_ent(_out))))
		(_port(_int e -1 0 64(_ent(_out))))
		(_port(_int s -1 0 64(_ent(_out))))
		(_sig(_int xn -1 0 70(_arch(_uni))))
		(_sig(_int yn -1 0 70(_arch(_uni))))
		(_sig(_int c1 -1 0 70(_arch(_uni))))
		(_sig(_int c2 -1 0 70(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1787          1640446776397 Stage2
(_unit VHDL(comparator 0 54(stage2 1 81))
	(_version ve4)
	(_time 1640446776398 2021.12.25 17:39:36)
	(_source(\../src/Stage1.vhd\(\../src/Stage2.vhd\)))
	(_parameters tan)
	(_code a7f5a2f0f6f0a7b0a6f2b6fcf4a1a6a0a3a1f1a0a5)
	(_ent
		(_time 1640378528229)
	)
	(_generate g1 1 87(_for 3 )
		(_inst g 1 89(_ent . xor2 simple)
			(_port
				((x0)(x(_object 0)))
				((x1)(y(_object 0)))
				((y)(diff(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 1 87(_arch)))
		)
	)
	(_inst g2 1 91(_ent . Encoder8x3 simple)
		(_port
			((x)(diff))
			((y)(en))
			((v)(v))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 82(_array -1((_dto i 7 i 0)))))
		(_sig(_int diff 1 1 82(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 83(_array -1((_dto i 3 i 0)))))
		(_sig(_int en 2 1 83(_arch(_uni))))
		(_sig(_int v -1 1 84(_arch(_uni))))
		(_sig(_int m -2 1 85(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~7~13 1 87(_scalar (_to i 0 i 7))))
		(_prcs
			(line__92(_arch 0 1 92(_assignment(_trgt(9))(_sens(7))(_mon))))
			(line__93(_arch 1 1 93(_prcs(_simple)(_trgt(3)(4)(5))(_sens(9))(_read(0)(1)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage2 2 -1)
)
I 000047 55 1598          1640446776403 simple
(_unit VHDL(testgenerator 0 108(simple 0 112))
	(_version ve4)
	(_time 1640446776404 2021.12.25 17:39:36)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code a7f4a5f0a5f1f0b0a2f2b0fdf3a1f2a1a2a0a5a1a6)
	(_ent
		(_time 1640445142134)
	)
	(_object
		(_port(_int clk -1 0 109(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 109(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 109(_ent(_out))))
		(_port(_int y 0 0 109(_ent(_out))))
		(_port(_int b -1 0 109(_ent(_out))))
		(_port(_int e -1 0 109(_ent(_out))))
		(_port(_int s -1 0 109(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 113(_array -1((_dto i 7 i 0)))))
		(_sig(_int x1 1 0 113(_arch(_uni))))
		(_sig(_int y1 1 0 113(_arch(_uni))))
		(_sig(_int b1 -1 0 114(_arch(_uni))))
		(_sig(_int e1 -1 0 114(_arch(_uni))))
		(_sig(_int s1 -1 0 114(_arch(_uni))))
		(_prcs
			(line__116(_arch 0 0 116(_prcs(_trgt(6)(7))(_sens(0))(_mon))))
			(line__128(_arch 1 0 128(_assignment(_trgt(8))(_sens(6)(7)))))
			(line__129(_arch 2 0 129(_assignment(_trgt(9))(_sens(6)(7)))))
			(line__130(_arch 3 0 130(_assignment(_trgt(10))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . simple 4 -1)
)
I 000047 55 1041          1640446776409 simple
(_unit VHDL(analyzer 0 136(simple 0 140))
	(_version ve4)
	(_time 1640446776410 2021.12.25 17:39:36)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code b7e5b0e3e5e0e2a1e5b0aeecb7b1b2b0b5b1b6b1e2)
	(_ent
		(_time 1640446776407)
	)
	(_object
		(_port(_int b1 -1 0 137(_ent(_in))))
		(_port(_int e1 -1 0 137(_ent(_in))))
		(_port(_int s1 -1 0 137(_ent(_in))))
		(_port(_int b2 -1 0 137(_ent(_in))))
		(_port(_int e2 -1 0 137(_ent(_in))))
		(_port(_int s2 -1 0 137(_ent(_in))))
		(_port(_int clk -1 0 137(_ent(_in)(_event))))
		(_prcs
			(line__142(_arch 0 0 142(_prcs(_sens(6))(_mon)(_read(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(1667330640 1633905012 1699881068 1936487795 1718182944 544367974 1836020326 1701344288 1952543343 2037146473 1952608032 1701734753 1651449956 1987208563 1769239393 7564911)
	)
	(_model . simple 1 -1)
)
I 000047 55 2649          1640446779004 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640446779005 2021.12.25 17:39:39)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code e8bbedbbb5bfbffebce9fcb2bcefeaebe0efe0ebeb)
	(_ent
		(_time 1640350775009)
	)
	(_inst g1 0 24(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(reg2(2)))
		)
	)
	(_inst g2 0 25(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 26(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 27(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 28(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 29(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 31(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 32(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(reg2(1)))
		)
	)
	(_inst g10 0 33(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 34(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(6)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 35(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 36(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(reg2(0)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_port(_int v -1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 10(_array -1((_dto i 2 i 0)))))
		(_sig(_int reg2 3 0 10(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_alias((v)(x(7))))(_simpleassign BUF)(_trgt(2))(_sens(0(7))))))
			(line__38(_arch 1 0 38(_assignment(_trgt(1))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 2 -1)
)
I 000047 55 1386          1640446779010 simple
(_unit VHDL(onebitcomp 0 43(simple 0 50))
	(_version ve4)
	(_time 1640446779011 2021.12.25 17:39:39)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code e8bbbebbb5bfb9feebeff1b3bdeeebeebeeebcefe8)
	(_ent
		(_time 1640198927927)
	)
	(_inst g1 0 53(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 54(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 55(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(b))
		)
	)
	(_inst g4 0 56(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g5 0 57(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 58(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 59(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 44(_ent(_in))))
		(_port(_int y -1 0 44(_ent(_in))))
		(_port(_int b -1 0 44(_ent(_out))))
		(_port(_int e -1 0 44(_ent(_out))))
		(_port(_int s -1 0 44(_ent(_out))))
		(_sig(_int xn -1 0 51(_arch(_uni))))
		(_sig(_int yn -1 0 51(_arch(_uni))))
		(_sig(_int c1 -1 0 51(_arch(_uni))))
		(_sig(_int c2 -1 0 51(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1384          1640446779016 simple
(_unit VHDL(signcomp 0 63(simple 0 69))
	(_version ve4)
	(_time 1640446779017 2021.12.25 17:39:39)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code e8baebbbe9bfbbfebceffbb2efeebcefe8efebeee1)
	(_ent
		(_time 1640270305734)
	)
	(_inst g1 0 72(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 73(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 74(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(b))
		)
	)
	(_inst g4 0 75(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(s))
		)
	)
	(_inst g5 0 76(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 77(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 78(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 64(_ent(_in))))
		(_port(_int y -1 0 64(_ent(_in))))
		(_port(_int b -1 0 64(_ent(_out))))
		(_port(_int e -1 0 64(_ent(_out))))
		(_port(_int s -1 0 64(_ent(_out))))
		(_sig(_int xn -1 0 70(_arch(_uni))))
		(_sig(_int yn -1 0 70(_arch(_uni))))
		(_sig(_int c1 -1 0 70(_arch(_uni))))
		(_sig(_int c2 -1 0 70(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1787          1640446779020 Stage2
(_unit VHDL(comparator 0 54(stage2 1 81))
	(_version ve4)
	(_time 1640446779021 2021.12.25 17:39:39)
	(_source(\../src/Stage1.vhd\(\../src/Stage2.vhd\)))
	(_parameters tan)
	(_code e8bbebbbb6bfe8ffe9bdf9b3bbeee9efeceebeefea)
	(_ent
		(_time 1640378528229)
	)
	(_generate g1 1 87(_for 3 )
		(_inst g 1 89(_ent . xor2 simple)
			(_port
				((x0)(x(_object 0)))
				((x1)(y(_object 0)))
				((y)(diff(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 1 87(_arch)))
		)
	)
	(_inst g2 1 91(_ent . Encoder8x3 simple)
		(_port
			((x)(diff))
			((y)(en))
			((v)(v))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 82(_array -1((_dto i 7 i 0)))))
		(_sig(_int diff 1 1 82(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 83(_array -1((_dto i 3 i 0)))))
		(_sig(_int en 2 1 83(_arch(_uni))))
		(_sig(_int v -1 1 84(_arch(_uni))))
		(_sig(_int m -2 1 85(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~7~13 1 87(_scalar (_to i 0 i 7))))
		(_prcs
			(line__92(_arch 0 1 92(_assignment(_trgt(9))(_sens(7))(_mon))))
			(line__93(_arch 1 1 93(_prcs(_simple)(_trgt(3)(4)(5))(_sens(9))(_read(0)(1)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage2 2 -1)
)
I 000047 55 1598          1640446779026 simple
(_unit VHDL(testgenerator 0 108(simple 0 112))
	(_version ve4)
	(_time 1640446779027 2021.12.25 17:39:39)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code e8baecbbe5bebfffedbdffb2bceebdeeedefeaeee9)
	(_ent
		(_time 1640445142134)
	)
	(_object
		(_port(_int clk -1 0 109(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 109(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 109(_ent(_out))))
		(_port(_int y 0 0 109(_ent(_out))))
		(_port(_int b -1 0 109(_ent(_out))))
		(_port(_int e -1 0 109(_ent(_out))))
		(_port(_int s -1 0 109(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 113(_array -1((_dto i 7 i 0)))))
		(_sig(_int x1 1 0 113(_arch(_uni))))
		(_sig(_int y1 1 0 113(_arch(_uni))))
		(_sig(_int b1 -1 0 114(_arch(_uni))))
		(_sig(_int e1 -1 0 114(_arch(_uni))))
		(_sig(_int s1 -1 0 114(_arch(_uni))))
		(_prcs
			(line__116(_arch 0 0 116(_prcs(_trgt(6)(7))(_sens(0))(_mon))))
			(line__128(_arch 1 0 128(_assignment(_trgt(8))(_sens(6)(7)))))
			(line__129(_arch 2 0 129(_assignment(_trgt(9))(_sens(6)(7)))))
			(line__130(_arch 3 0 130(_assignment(_trgt(10))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . simple 4 -1)
)
I 000047 55 1041          1640446779032 simple
(_unit VHDL(analyzer 0 136(simple 0 140))
	(_version ve4)
	(_time 1640446779033 2021.12.25 17:39:39)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code f8abf9a8a5afadeeaaffe1a3f8fefdfffafef9fead)
	(_ent
		(_time 1640446776406)
	)
	(_object
		(_port(_int b1 -1 0 137(_ent(_in))))
		(_port(_int e1 -1 0 137(_ent(_in))))
		(_port(_int s1 -1 0 137(_ent(_in))))
		(_port(_int b2 -1 0 137(_ent(_in))))
		(_port(_int e2 -1 0 137(_ent(_in))))
		(_port(_int s2 -1 0 137(_ent(_in))))
		(_port(_int clk -1 0 137(_ent(_in)(_event))))
		(_prcs
			(line__142(_arch 0 0 142(_prcs(_sens(6))(_mon)(_read(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(1667330640 1633905012 1699881068 1936487795 1718182944 544367974 1836020326 1701344288 1952543343 2037146473 1952608032 1701734753 1651449956 1987208563 1769239393 7564911)
	)
	(_model . simple 1 -1)
)
I 000047 55 716           1640447082602 simple
(_unit VHDL(halfadder 0 4(simple 0 8))
	(_version ve4)
	(_time 1640447082603 2021.12.25 17:44:42)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code d2dcd880d185d5c4d486c38887d4d6d4d7d5d0d4da)
	(_ent
		(_time 1639929792197)
	)
	(_inst g1 0 10(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g2 0 11(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int c -1 0 5(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1040          1640447082608 simple
(_unit VHDL(fulladder 0 4(simple 0 21))
	(_version ve4)
	(_time 1640447082609 2021.12.25 17:44:42)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code d2dcd681d585d5c48180c38887d4d6d4d7d5d0d4d4)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 24(_ent . halfAdder simple)
		(_port
			((x)(x))
			((y)(y))
			((s)(a))
			((c)(b))
		)
	)
	(_inst g2 0 25(_ent . halfAdder simple)
		(_port
			((x)(a))
			((y)(z))
			((s)(s))
			((c)(d))
		)
	)
	(_inst g3 0 26(_ent . or2 simple)
		(_port
			((x0)(b))
			((x1)(d))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 22(_arch(_uni))))
		(_sig(_int b -1 0 22(_arch(_uni))))
		(_sig(_int c -1 0 22(_arch(_uni))))
		(_sig(_int d -1 0 22(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1779          1640447082614 simple
(_unit VHDL(adder8bits 0 33(simple 0 37))
	(_version ve4)
	(_time 1640447082615 2021.12.25 17:44:42)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code d2dcd180d48582c4d6d6c08d8bd4d0d4dbd5d6d5d1)
	(_ent
		(_time 1639937194601)
	)
	(_generate gen1 0 41(_for 2 )
		(_inst g1 0 43(_ent . xor2 simple)
			(_port
				((x0)(cin))
				((x1)(b(_object 0)))
				((y)(b_neg(_object 0)))
			)
		)
		(_inst g2 0 44(_ent . fullAdder simple)
			(_port
				((x)(a(_object 0)))
				((y)(b_neg(_object 0)))
				((z)(ripple(_object 0)))
				((s)(r(_object 0)))
				((co)(ripple(_index 1)))
			)
		)
		(_object
			(_cnst(_int i 2 0 41(_arch)))
		)
	)
	(_inst g3 0 46(_ent . xor2 simple)
		(_port
			((x0)(cin))
			((x1)(b(7)))
			((y)(b_neg(7)))
		)
	)
	(_inst g4 0 47(_ent . fullAdder simple)
		(_port
			((x)(a(7)))
			((y)(b_neg(7)))
			((z)(ripple(7)))
			((s)(r(7)))
			((co)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 34(_ent(_in))))
		(_port(_int r 0 0 34(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int ripple 1 0 38(_arch(_uni))))
		(_sig(_int b_neg 1 0 38(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 41(_scalar (_to i 0 i 6))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_alias((ripple(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . simple 2 -1)
)
I 000047 55 2057          1640447082620 Stage1
(_unit VHDL(comparator 0 54(stage1 0 58))
	(_version ve4)
	(_time 1640447082621 2021.12.25 17:44:42)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code d2dcd3808685d2c5d385c38981d4d3d5d6d484d5d0)
	(_ent
		(_time 1640378528229)
	)
	(_inst reg1 0 64(_ent . DFF8)
		(_port
			((D)(x))
			((clk)(clk))
			((Q)(x1))
		)
	)
	(_inst reg2 0 65(_ent . DFF8)
		(_port
			((D)(y))
			((clk)(clk))
			((Q)(y1))
		)
	)
	(_inst g1 0 66(_ent . Adder8bits simple)
		(_port
			((a)(x))
			((b)(y))
			((cin)(c1))
			((r)(r))
			((cout)(c2))
		)
	)
	(_inst g2 0 67(_ent . and2 simple)
		(_port
			((x0)(r(7)))
			((x1)(_code 3))
			((y)(f))
		)
	)
	(_inst g3 0 68(_ent . nor8 simple)
		(_port
			((x)(r))
			((y)(g))
		)
	)
	(_inst g4 0 69(_ent . nor2 simple)
		(_port
			((x0)(f))
			((x1)(g))
			((y)(h))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59(_array -1((_dto i 7 i 0)))))
		(_sig(_int r 1 0 59(_arch(_uni))))
		(_sig(_int x1 1 0 59(_arch(_uni))))
		(_sig(_int y1 1 0 59(_arch(_uni))))
		(_sig(_int c1 -1 0 60(_arch(_uni((i 3))))))
		(_sig(_int c2 -1 0 61(_arch(_uni))))
		(_sig(_int f -1 0 62(_arch(_uni))))
		(_sig(_int g -1 0 62(_arch(_uni))))
		(_sig(_int h -1 0 62(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_alias((b)(h)))(_simpleassign BUF)(_trgt(3))(_sens(13)))))
			(line__71(_arch 1 0 71(_assignment(_alias((e)(g)))(_simpleassign BUF)(_trgt(4))(_sens(12)))))
			(line__72(_arch 2 0 72(_assignment(_alias((s)(f)))(_simpleassign BUF)(_trgt(5))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage1 4 -1)
)
I 000047 55 716           1640447093177 simple
(_unit VHDL(halfadder 0 4(simple 0 8))
	(_version ve4)
	(_time 1640447093178 2021.12.25 17:44:53)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 24737f20217323322270357e71222022212326222c)
	(_ent
		(_time 1639929792197)
	)
	(_inst g1 0 10(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g2 0 11(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int c -1 0 5(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1040          1640447093183 simple
(_unit VHDL(fulladder 0 4(simple 0 21))
	(_version ve4)
	(_time 1640447093184 2021.12.25 17:44:53)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 24737121257323327776357e712220222123262222)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 24(_ent . halfAdder simple)
		(_port
			((x)(x))
			((y)(y))
			((s)(a))
			((c)(b))
		)
	)
	(_inst g2 0 25(_ent . halfAdder simple)
		(_port
			((x)(a))
			((y)(z))
			((s)(s))
			((c)(d))
		)
	)
	(_inst g3 0 26(_ent . or2 simple)
		(_port
			((x0)(b))
			((x1)(d))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 22(_arch(_uni))))
		(_sig(_int b -1 0 22(_arch(_uni))))
		(_sig(_int c -1 0 22(_arch(_uni))))
		(_sig(_int d -1 0 22(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1779          1640447093189 simple
(_unit VHDL(adder8bits 0 33(simple 0 37))
	(_version ve4)
	(_time 1640447093190 2021.12.25 17:44:53)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 24737620247374322020367b7d2226222d23202327)
	(_ent
		(_time 1639937194601)
	)
	(_generate gen1 0 41(_for 2 )
		(_inst g1 0 43(_ent . xor2 simple)
			(_port
				((x0)(cin))
				((x1)(b(_object 0)))
				((y)(b_neg(_object 0)))
			)
		)
		(_inst g2 0 44(_ent . fullAdder simple)
			(_port
				((x)(a(_object 0)))
				((y)(b_neg(_object 0)))
				((z)(ripple(_object 0)))
				((s)(r(_object 0)))
				((co)(ripple(_index 1)))
			)
		)
		(_object
			(_cnst(_int i 2 0 41(_arch)))
		)
	)
	(_inst g3 0 46(_ent . xor2 simple)
		(_port
			((x0)(cin))
			((x1)(b(7)))
			((y)(b_neg(7)))
		)
	)
	(_inst g4 0 47(_ent . fullAdder simple)
		(_port
			((x)(a(7)))
			((y)(b_neg(7)))
			((z)(ripple(7)))
			((s)(r(7)))
			((co)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 34(_ent(_in))))
		(_port(_int r 0 0 34(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int ripple 1 0 38(_arch(_uni))))
		(_sig(_int b_neg 1 0 38(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 41(_scalar (_to i 0 i 6))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_alias((ripple(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . simple 2 -1)
)
I 000047 55 2057          1640447093195 Stage1
(_unit VHDL(comparator 0 54(stage1 0 58))
	(_version ve4)
	(_time 1640447093196 2021.12.25 17:44:53)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 24737420767324332573357f772225232022722326)
	(_ent
		(_time 1640378528229)
	)
	(_inst reg1 0 64(_ent . DFF8)
		(_port
			((D)(x))
			((clk)(clk))
			((Q)(x1))
		)
	)
	(_inst reg2 0 65(_ent . DFF8)
		(_port
			((D)(y))
			((clk)(clk))
			((Q)(y1))
		)
	)
	(_inst g1 0 66(_ent . Adder8bits simple)
		(_port
			((a)(x))
			((b)(y))
			((cin)(c1))
			((r)(r))
			((cout)(c2))
		)
	)
	(_inst g2 0 67(_ent . and2 simple)
		(_port
			((x0)(r(7)))
			((x1)(_code 3))
			((y)(f))
		)
	)
	(_inst g3 0 68(_ent . nor8 simple)
		(_port
			((x)(r))
			((y)(g))
		)
	)
	(_inst g4 0 69(_ent . nor2 simple)
		(_port
			((x0)(f))
			((x1)(g))
			((y)(h))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59(_array -1((_dto i 7 i 0)))))
		(_sig(_int r 1 0 59(_arch(_uni))))
		(_sig(_int x1 1 0 59(_arch(_uni))))
		(_sig(_int y1 1 0 59(_arch(_uni))))
		(_sig(_int c1 -1 0 60(_arch(_uni((i 3))))))
		(_sig(_int c2 -1 0 61(_arch(_uni))))
		(_sig(_int f -1 0 62(_arch(_uni))))
		(_sig(_int g -1 0 62(_arch(_uni))))
		(_sig(_int h -1 0 62(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_alias((b)(h)))(_simpleassign BUF)(_trgt(3))(_sens(13)))))
			(line__71(_arch 1 0 71(_assignment(_alias((e)(g)))(_simpleassign BUF)(_trgt(4))(_sens(12)))))
			(line__72(_arch 2 0 72(_assignment(_alias((s)(f)))(_simpleassign BUF)(_trgt(5))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage1 4 -1)
)
I 000047 55 716           1640447175300 simple
(_unit VHDL(halfadder 0 4(simple 0 8))
	(_version ve4)
	(_time 1640447175301 2021.12.25 17:46:15)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code e2b1b9b1e1b5e5f4e4b6f3b8b7e4e6e4e7e5e0e4ea)
	(_ent
		(_time 1639929792197)
	)
	(_inst g1 0 10(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g2 0 11(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int c -1 0 5(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1040          1640447175306 simple
(_unit VHDL(fulladder 0 4(simple 0 21))
	(_version ve4)
	(_time 1640447175307 2021.12.25 17:46:15)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code f1a2a4a0f5a6f6e7a2a3e0aba4f7f5f7f4f6f3f7f7)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 24(_ent . halfAdder simple)
		(_port
			((x)(x))
			((y)(y))
			((s)(a))
			((c)(b))
		)
	)
	(_inst g2 0 25(_ent . halfAdder simple)
		(_port
			((x)(a))
			((y)(z))
			((s)(s))
			((c)(d))
		)
	)
	(_inst g3 0 26(_ent . or2 simple)
		(_port
			((x0)(b))
			((x1)(d))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 22(_arch(_uni))))
		(_sig(_int b -1 0 22(_arch(_uni))))
		(_sig(_int c -1 0 22(_arch(_uni))))
		(_sig(_int d -1 0 22(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1779          1640447175312 simple
(_unit VHDL(adder8bits 0 33(simple 0 37))
	(_version ve4)
	(_time 1640447175313 2021.12.25 17:46:15)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code f1a2a3a1f4a6a1e7f5f5e3aea8f7f3f7f8f6f5f6f2)
	(_ent
		(_time 1639937194601)
	)
	(_generate gen1 0 41(_for 2 )
		(_inst g1 0 43(_ent . xor2 simple)
			(_port
				((x0)(cin))
				((x1)(b(_object 0)))
				((y)(b_neg(_object 0)))
			)
		)
		(_inst g2 0 44(_ent . fullAdder simple)
			(_port
				((x)(a(_object 0)))
				((y)(b_neg(_object 0)))
				((z)(ripple(_object 0)))
				((s)(r(_object 0)))
				((co)(ripple(_index 1)))
			)
		)
		(_object
			(_cnst(_int i 2 0 41(_arch)))
		)
	)
	(_inst g3 0 46(_ent . xor2 simple)
		(_port
			((x0)(cin))
			((x1)(b(7)))
			((y)(b_neg(7)))
		)
	)
	(_inst g4 0 47(_ent . fullAdder simple)
		(_port
			((x)(a(7)))
			((y)(b_neg(7)))
			((z)(ripple(7)))
			((s)(r(7)))
			((co)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 34(_ent(_in))))
		(_port(_int r 0 0 34(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int ripple 1 0 38(_arch(_uni))))
		(_sig(_int b_neg 1 0 38(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 41(_scalar (_to i 0 i 6))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_alias((ripple(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . simple 2 -1)
)
I 000047 55 2057          1640447175318 Stage1
(_unit VHDL(comparator 0 54(stage1 0 58))
	(_version ve4)
	(_time 1640447175319 2021.12.25 17:46:15)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code f1a2a1a1a6a6f1e6f0a6e0aaa2f7f0f6f5f7a7f6f3)
	(_ent
		(_time 1640378528229)
	)
	(_inst reg1 0 64(_ent . DFF8)
		(_port
			((D)(x))
			((clk)(clk))
			((Q)(x1))
		)
	)
	(_inst reg2 0 65(_ent . DFF8)
		(_port
			((D)(y))
			((clk)(clk))
			((Q)(y1))
		)
	)
	(_inst g1 0 66(_ent . Adder8bits simple)
		(_port
			((a)(x))
			((b)(y))
			((cin)(c1))
			((r)(r))
			((cout)(c2))
		)
	)
	(_inst g2 0 67(_ent . and2 simple)
		(_port
			((x0)(r(7)))
			((x1)(_code 3))
			((y)(f))
		)
	)
	(_inst g3 0 68(_ent . nor8 simple)
		(_port
			((x)(r))
			((y)(g))
		)
	)
	(_inst g4 0 69(_ent . nor2 simple)
		(_port
			((x0)(f))
			((x1)(g))
			((y)(h))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59(_array -1((_dto i 7 i 0)))))
		(_sig(_int r 1 0 59(_arch(_uni))))
		(_sig(_int x1 1 0 59(_arch(_uni))))
		(_sig(_int y1 1 0 59(_arch(_uni))))
		(_sig(_int c1 -1 0 60(_arch(_uni((i 3))))))
		(_sig(_int c2 -1 0 61(_arch(_uni))))
		(_sig(_int f -1 0 62(_arch(_uni))))
		(_sig(_int g -1 0 62(_arch(_uni))))
		(_sig(_int h -1 0 62(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_alias((b)(h)))(_simpleassign BUF)(_trgt(3))(_sens(13)))))
			(line__71(_arch 1 0 71(_assignment(_alias((e)(g)))(_simpleassign BUF)(_trgt(4))(_sens(12)))))
			(line__72(_arch 2 0 72(_assignment(_alias((s)(f)))(_simpleassign BUF)(_trgt(5))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage1 4 -1)
)
I 000047 55 2649          1640447179776 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640447179777 2021.12.25 17:46:19)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 66363666353131703267723c326164656e616e6565)
	(_ent
		(_time 1640350775009)
	)
	(_inst g1 0 24(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(reg2(2)))
		)
	)
	(_inst g2 0 25(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 26(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 27(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 28(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 29(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 31(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 32(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(reg2(1)))
		)
	)
	(_inst g10 0 33(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 34(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(6)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 35(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 36(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(reg2(0)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_port(_int v -1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 10(_array -1((_dto i 2 i 0)))))
		(_sig(_int reg2 3 0 10(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_alias((v)(x(7))))(_simpleassign BUF)(_trgt(2))(_sens(0(7))))))
			(line__38(_arch 1 0 38(_assignment(_trgt(1))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 2 -1)
)
I 000047 55 1386          1640447179782 simple
(_unit VHDL(onebitcomp 0 43(simple 0 50))
	(_version ve4)
	(_time 1640447179783 2021.12.25 17:46:19)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 663665663531377065617f3d336065603060326166)
	(_ent
		(_time 1640198927927)
	)
	(_inst g1 0 53(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 54(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 55(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(b))
		)
	)
	(_inst g4 0 56(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g5 0 57(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 58(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 59(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 44(_ent(_in))))
		(_port(_int y -1 0 44(_ent(_in))))
		(_port(_int b -1 0 44(_ent(_out))))
		(_port(_int e -1 0 44(_ent(_out))))
		(_port(_int s -1 0 44(_ent(_out))))
		(_sig(_int xn -1 0 51(_arch(_uni))))
		(_sig(_int yn -1 0 51(_arch(_uni))))
		(_sig(_int c1 -1 0 51(_arch(_uni))))
		(_sig(_int c2 -1 0 51(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1384          1640447179788 simple
(_unit VHDL(signcomp 0 63(simple 0 69))
	(_version ve4)
	(_time 1640447179789 2021.12.25 17:46:19)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 66373066693135703261753c61603261666165606f)
	(_ent
		(_time 1640270305734)
	)
	(_inst g1 0 72(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 73(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 74(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(b))
		)
	)
	(_inst g4 0 75(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(s))
		)
	)
	(_inst g5 0 76(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 77(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 78(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 64(_ent(_in))))
		(_port(_int y -1 0 64(_ent(_in))))
		(_port(_int b -1 0 64(_ent(_out))))
		(_port(_int e -1 0 64(_ent(_out))))
		(_port(_int s -1 0 64(_ent(_out))))
		(_sig(_int xn -1 0 70(_arch(_uni))))
		(_sig(_int yn -1 0 70(_arch(_uni))))
		(_sig(_int c1 -1 0 70(_arch(_uni))))
		(_sig(_int c2 -1 0 70(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1787          1640447179792 Stage2
(_unit VHDL(comparator 0 54(stage2 1 81))
	(_version ve4)
	(_time 1640447179793 2021.12.25 17:46:19)
	(_source(\../src/Stage1.vhd\(\../src/Stage2.vhd\)))
	(_parameters tan)
	(_code 76262077262176617723672d257077717270207174)
	(_ent
		(_time 1640378528229)
	)
	(_generate g1 1 87(_for 3 )
		(_inst g 1 89(_ent . xor2 simple)
			(_port
				((x0)(x(_object 0)))
				((x1)(y(_object 0)))
				((y)(diff(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 1 87(_arch)))
		)
	)
	(_inst g2 1 91(_ent . Encoder8x3 simple)
		(_port
			((x)(diff))
			((y)(en))
			((v)(v))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 82(_array -1((_dto i 7 i 0)))))
		(_sig(_int diff 1 1 82(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 83(_array -1((_dto i 3 i 0)))))
		(_sig(_int en 2 1 83(_arch(_uni))))
		(_sig(_int v -1 1 84(_arch(_uni))))
		(_sig(_int m -2 1 85(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~7~13 1 87(_scalar (_to i 0 i 7))))
		(_prcs
			(line__92(_arch 0 1 92(_assignment(_trgt(9))(_sens(7))(_mon))))
			(line__93(_arch 1 1 93(_prcs(_simple)(_trgt(3)(4)(5))(_sens(9))(_read(0)(1)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage2 2 -1)
)
I 000047 55 1598          1640447179798 simple
(_unit VHDL(testgenerator 0 108(simple 0 112))
	(_version ve4)
	(_time 1640447179799 2021.12.25 17:46:19)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 76272777752021617323612c227023707371747077)
	(_ent
		(_time 1640445142134)
	)
	(_object
		(_port(_int clk -1 0 109(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 109(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 109(_ent(_out))))
		(_port(_int y 0 0 109(_ent(_out))))
		(_port(_int b -1 0 109(_ent(_out))))
		(_port(_int e -1 0 109(_ent(_out))))
		(_port(_int s -1 0 109(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 113(_array -1((_dto i 7 i 0)))))
		(_sig(_int x1 1 0 113(_arch(_uni))))
		(_sig(_int y1 1 0 113(_arch(_uni))))
		(_sig(_int b1 -1 0 114(_arch(_uni))))
		(_sig(_int e1 -1 0 114(_arch(_uni))))
		(_sig(_int s1 -1 0 114(_arch(_uni))))
		(_prcs
			(line__116(_arch 0 0 116(_prcs(_trgt(6)(7))(_sens(0))(_mon))))
			(line__128(_arch 1 0 128(_assignment(_trgt(8))(_sens(6)(7)))))
			(line__129(_arch 2 0 129(_assignment(_trgt(9))(_sens(6)(7)))))
			(line__130(_arch 3 0 130(_assignment(_trgt(10))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . simple 4 -1)
)
I 000047 55 1041          1640447179804 simple
(_unit VHDL(analyzer 0 136(simple 0 140))
	(_version ve4)
	(_time 1640447179805 2021.12.25 17:46:19)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 762622772521236024716f2d767073717470777023)
	(_ent
		(_time 1640446776406)
	)
	(_object
		(_port(_int b1 -1 0 137(_ent(_in))))
		(_port(_int e1 -1 0 137(_ent(_in))))
		(_port(_int s1 -1 0 137(_ent(_in))))
		(_port(_int b2 -1 0 137(_ent(_in))))
		(_port(_int e2 -1 0 137(_ent(_in))))
		(_port(_int s2 -1 0 137(_ent(_in))))
		(_port(_int clk -1 0 137(_ent(_in)(_event))))
		(_prcs
			(line__142(_arch 0 0 142(_prcs(_sens(6))(_mon)(_read(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(1667330640 1633905012 1699881068 1936487795 1718182944 544367974 1836020326 1701344288 1952543343 2037146473 1952608032 1701734753 1651449956 1987208563 1769239393 7564911)
	)
	(_model . simple 1 -1)
)
I 000047 55 2649          1640447193107 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640447193108 2021.12.25 17:46:33)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 76737177252121602277622c227174757e717e7575)
	(_ent
		(_time 1640350775009)
	)
	(_inst g1 0 24(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(reg2(2)))
		)
	)
	(_inst g2 0 25(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 26(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 27(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 28(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 29(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 31(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 32(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(reg2(1)))
		)
	)
	(_inst g10 0 33(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 34(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(6)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 35(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 36(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(reg2(0)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_port(_int v -1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 10(_array -1((_dto i 2 i 0)))))
		(_sig(_int reg2 3 0 10(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_alias((v)(x(7))))(_simpleassign BUF)(_trgt(2))(_sens(0(7))))))
			(line__38(_arch 1 0 38(_assignment(_trgt(1))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 2 -1)
)
I 000047 55 1386          1640447193113 simple
(_unit VHDL(onebitcomp 0 43(simple 0 50))
	(_version ve4)
	(_time 1640447193114 2021.12.25 17:46:33)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 767322772521276075716f2d237075702070227176)
	(_ent
		(_time 1640198927927)
	)
	(_inst g1 0 53(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 54(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 55(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(b))
		)
	)
	(_inst g4 0 56(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g5 0 57(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 58(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 59(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 44(_ent(_in))))
		(_port(_int y -1 0 44(_ent(_in))))
		(_port(_int b -1 0 44(_ent(_out))))
		(_port(_int e -1 0 44(_ent(_out))))
		(_port(_int s -1 0 44(_ent(_out))))
		(_sig(_int xn -1 0 51(_arch(_uni))))
		(_sig(_int yn -1 0 51(_arch(_uni))))
		(_sig(_int c1 -1 0 51(_arch(_uni))))
		(_sig(_int c2 -1 0 51(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1384          1640447193119 simple
(_unit VHDL(signcomp 0 63(simple 0 69))
	(_version ve4)
	(_time 1640447193120 2021.12.25 17:46:33)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 8682878889d1d590d28195dc8180d281868185808f)
	(_ent
		(_time 1640270305734)
	)
	(_inst g1 0 72(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 73(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 74(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(b))
		)
	)
	(_inst g4 0 75(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(s))
		)
	)
	(_inst g5 0 76(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 77(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 78(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 64(_ent(_in))))
		(_port(_int y -1 0 64(_ent(_in))))
		(_port(_int b -1 0 64(_ent(_out))))
		(_port(_int e -1 0 64(_ent(_out))))
		(_port(_int s -1 0 64(_ent(_out))))
		(_sig(_int xn -1 0 70(_arch(_uni))))
		(_sig(_int yn -1 0 70(_arch(_uni))))
		(_sig(_int c1 -1 0 70(_arch(_uni))))
		(_sig(_int c2 -1 0 70(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1787          1640447193123 Stage2
(_unit VHDL(comparator 0 54(stage2 1 81))
	(_version ve4)
	(_time 1640447193124 2021.12.25 17:46:33)
	(_source(\../src/Stage1.vhd\(\../src/Stage2.vhd\)))
	(_parameters tan)
	(_code 86838788d6d1869187d397ddd58087818280d08184)
	(_ent
		(_time 1640378528229)
	)
	(_generate g1 1 87(_for 3 )
		(_inst g 1 89(_ent . xor2 simple)
			(_port
				((x0)(x(_object 0)))
				((x1)(y(_object 0)))
				((y)(diff(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 1 87(_arch)))
		)
	)
	(_inst g2 1 91(_ent . Encoder8x3 simple)
		(_port
			((x)(diff))
			((y)(en))
			((v)(v))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 82(_array -1((_dto i 7 i 0)))))
		(_sig(_int diff 1 1 82(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 83(_array -1((_dto i 3 i 0)))))
		(_sig(_int en 2 1 83(_arch(_uni))))
		(_sig(_int v -1 1 84(_arch(_uni))))
		(_sig(_int m -2 1 85(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~7~13 1 87(_scalar (_to i 0 i 7))))
		(_prcs
			(line__92(_arch 0 1 92(_assignment(_trgt(9))(_sens(7))(_mon))))
			(line__93(_arch 1 1 93(_prcs(_simple)(_trgt(3)(4)(5))(_sens(9))(_read(0)(1)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage2 2 -1)
)
I 000047 55 1598          1640447193129 simple
(_unit VHDL(testgenerator 0 108(simple 0 112))
	(_version ve4)
	(_time 1640447193130 2021.12.25 17:46:33)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 8682808885d0d19183d391dcd280d3808381848087)
	(_ent
		(_time 1640445142134)
	)
	(_object
		(_port(_int clk -1 0 109(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 109(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 109(_ent(_out))))
		(_port(_int y 0 0 109(_ent(_out))))
		(_port(_int b -1 0 109(_ent(_out))))
		(_port(_int e -1 0 109(_ent(_out))))
		(_port(_int s -1 0 109(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 113(_array -1((_dto i 7 i 0)))))
		(_sig(_int x1 1 0 113(_arch(_uni))))
		(_sig(_int y1 1 0 113(_arch(_uni))))
		(_sig(_int b1 -1 0 114(_arch(_uni))))
		(_sig(_int e1 -1 0 114(_arch(_uni))))
		(_sig(_int s1 -1 0 114(_arch(_uni))))
		(_prcs
			(line__116(_arch 0 0 116(_prcs(_trgt(6)(7))(_sens(0))(_mon))))
			(line__128(_arch 1 0 128(_assignment(_trgt(8))(_sens(6)(7)))))
			(line__129(_arch 2 0 129(_assignment(_trgt(9))(_sens(6)(7)))))
			(line__130(_arch 3 0 130(_assignment(_trgt(10))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . simple 4 -1)
)
I 000047 55 1041          1640447193135 simple
(_unit VHDL(analyzer 0 136(simple 0 140))
	(_version ve4)
	(_time 1640447193136 2021.12.25 17:46:33)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 86838588d5d1d390d4819fdd8680838184808780d3)
	(_ent
		(_time 1640446776406)
	)
	(_object
		(_port(_int b1 -1 0 137(_ent(_in))))
		(_port(_int e1 -1 0 137(_ent(_in))))
		(_port(_int s1 -1 0 137(_ent(_in))))
		(_port(_int b2 -1 0 137(_ent(_in))))
		(_port(_int e2 -1 0 137(_ent(_in))))
		(_port(_int s2 -1 0 137(_ent(_in))))
		(_port(_int clk -1 0 137(_ent(_in)(_event))))
		(_prcs
			(line__142(_arch 0 0 142(_prcs(_sens(6))(_mon)(_read(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(1667330640 1633905012 1699881068 1936487795 1718182944 544367974 1836020326 1701344288 1952543343 2037146473 1952608032 1701734753 1651449956 1987208563 1769239393 7564911)
	)
	(_model . simple 1 -1)
)
I 000047 55 716           1640447210787 simple
(_unit VHDL(halfadder 0 4(simple 0 8))
	(_version ve4)
	(_time 1640447210788 2021.12.25 17:46:50)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 8e8f8180dad9899888da9fd4db888a888b898c8886)
	(_ent
		(_time 1639929792197)
	)
	(_inst g1 0 10(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g2 0 11(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int c -1 0 5(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1040          1640447210793 simple
(_unit VHDL(fulladder 0 4(simple 0 21))
	(_version ve4)
	(_time 1640447210794 2021.12.25 17:46:50)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 8e8f8f81ded98998dddc9fd4db888a888b898c8888)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 24(_ent . halfAdder simple)
		(_port
			((x)(x))
			((y)(y))
			((s)(a))
			((c)(b))
		)
	)
	(_inst g2 0 25(_ent . halfAdder simple)
		(_port
			((x)(a))
			((y)(z))
			((s)(s))
			((c)(d))
		)
	)
	(_inst g3 0 26(_ent . or2 simple)
		(_port
			((x0)(b))
			((x1)(d))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 22(_arch(_uni))))
		(_sig(_int b -1 0 22(_arch(_uni))))
		(_sig(_int c -1 0 22(_arch(_uni))))
		(_sig(_int d -1 0 22(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1779          1640447210799 simple
(_unit VHDL(adder8bits 0 33(simple 0 37))
	(_version ve4)
	(_time 1640447210800 2021.12.25 17:46:50)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 8e8f8880dfd9de988a8a9cd1d7888c8887898a898d)
	(_ent
		(_time 1639937194601)
	)
	(_generate gen1 0 41(_for 2 )
		(_inst g1 0 43(_ent . xor2 simple)
			(_port
				((x0)(cin))
				((x1)(b(_object 0)))
				((y)(b_neg(_object 0)))
			)
		)
		(_inst g2 0 44(_ent . fullAdder simple)
			(_port
				((x)(a(_object 0)))
				((y)(b_neg(_object 0)))
				((z)(ripple(_object 0)))
				((s)(r(_object 0)))
				((co)(ripple(_index 1)))
			)
		)
		(_object
			(_cnst(_int i 2 0 41(_arch)))
		)
	)
	(_inst g3 0 46(_ent . xor2 simple)
		(_port
			((x0)(cin))
			((x1)(b(7)))
			((y)(b_neg(7)))
		)
	)
	(_inst g4 0 47(_ent . fullAdder simple)
		(_port
			((x)(a(7)))
			((y)(b_neg(7)))
			((z)(ripple(7)))
			((s)(r(7)))
			((co)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 34(_ent(_in))))
		(_port(_int r 0 0 34(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int ripple 1 0 38(_arch(_uni))))
		(_sig(_int b_neg 1 0 38(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 41(_scalar (_to i 0 i 6))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_alias((ripple(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . simple 2 -1)
)
I 000047 55 2057          1640447210805 Stage1
(_unit VHDL(comparator 0 54(stage1 0 58))
	(_version ve4)
	(_time 1640447210806 2021.12.25 17:46:50)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 8e8f8a808dd98e998fd99fd5dd888f898a88d8898c)
	(_ent
		(_time 1640378528229)
	)
	(_inst reg1 0 64(_ent . DFF8)
		(_port
			((D)(x))
			((clk)(clk))
			((Q)(x1))
		)
	)
	(_inst reg2 0 65(_ent . DFF8)
		(_port
			((D)(y))
			((clk)(clk))
			((Q)(y1))
		)
	)
	(_inst g1 0 66(_ent . Adder8bits simple)
		(_port
			((a)(x))
			((b)(y))
			((cin)(c1))
			((r)(r))
			((cout)(c2))
		)
	)
	(_inst g2 0 67(_ent . and2 simple)
		(_port
			((x0)(r(7)))
			((x1)(_code 3))
			((y)(f))
		)
	)
	(_inst g3 0 68(_ent . nor8 simple)
		(_port
			((x)(r))
			((y)(g))
		)
	)
	(_inst g4 0 69(_ent . nor2 simple)
		(_port
			((x0)(f))
			((x1)(g))
			((y)(h))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59(_array -1((_dto i 7 i 0)))))
		(_sig(_int r 1 0 59(_arch(_uni))))
		(_sig(_int x1 1 0 59(_arch(_uni))))
		(_sig(_int y1 1 0 59(_arch(_uni))))
		(_sig(_int c1 -1 0 60(_arch(_uni((i 3))))))
		(_sig(_int c2 -1 0 61(_arch(_uni))))
		(_sig(_int f -1 0 62(_arch(_uni))))
		(_sig(_int g -1 0 62(_arch(_uni))))
		(_sig(_int h -1 0 62(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_alias((b)(h)))(_simpleassign BUF)(_trgt(3))(_sens(13)))))
			(line__71(_arch 1 0 71(_assignment(_alias((e)(g)))(_simpleassign BUF)(_trgt(4))(_sens(12)))))
			(line__72(_arch 2 0 72(_assignment(_alias((s)(f)))(_simpleassign BUF)(_trgt(5))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage1 4 -1)
)
I 000047 55 716           1640447224180 simple
(_unit VHDL(halfadder 0 4(simple 0 8))
	(_version ve4)
	(_time 1640447224181 2021.12.25 17:47:04)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code dc8b868e8e8bdbcada88cd8689dad8dad9dbdedad4)
	(_ent
		(_time 1639929792197)
	)
	(_inst g1 0 10(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g2 0 11(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int c -1 0 5(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1040          1640447224186 simple
(_unit VHDL(fulladder 0 4(simple 0 21))
	(_version ve4)
	(_time 1640447224187 2021.12.25 17:47:04)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code dc8b888f8a8bdbca8f8ecd8689dad8dad9dbdedada)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 24(_ent . halfAdder simple)
		(_port
			((x)(x))
			((y)(y))
			((s)(a))
			((c)(b))
		)
	)
	(_inst g2 0 25(_ent . halfAdder simple)
		(_port
			((x)(a))
			((y)(z))
			((s)(s))
			((c)(d))
		)
	)
	(_inst g3 0 26(_ent . or2 simple)
		(_port
			((x0)(b))
			((x1)(d))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 22(_arch(_uni))))
		(_sig(_int b -1 0 22(_arch(_uni))))
		(_sig(_int c -1 0 22(_arch(_uni))))
		(_sig(_int d -1 0 22(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1779          1640447224192 simple
(_unit VHDL(adder8bits 0 33(simple 0 37))
	(_version ve4)
	(_time 1640447224193 2021.12.25 17:47:04)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code dc8b8f8e8b8b8ccad8d8ce8385dadedad5dbd8dbdf)
	(_ent
		(_time 1639937194601)
	)
	(_generate gen1 0 41(_for 2 )
		(_inst g1 0 43(_ent . xor2 simple)
			(_port
				((x0)(cin))
				((x1)(b(_object 0)))
				((y)(b_neg(_object 0)))
			)
		)
		(_inst g2 0 44(_ent . fullAdder simple)
			(_port
				((x)(a(_object 0)))
				((y)(b_neg(_object 0)))
				((z)(ripple(_object 0)))
				((s)(r(_object 0)))
				((co)(ripple(_index 1)))
			)
		)
		(_object
			(_cnst(_int i 2 0 41(_arch)))
		)
	)
	(_inst g3 0 46(_ent . xor2 simple)
		(_port
			((x0)(cin))
			((x1)(b(7)))
			((y)(b_neg(7)))
		)
	)
	(_inst g4 0 47(_ent . fullAdder simple)
		(_port
			((x)(a(7)))
			((y)(b_neg(7)))
			((z)(ripple(7)))
			((s)(r(7)))
			((co)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 34(_ent(_in))))
		(_port(_int r 0 0 34(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int ripple 1 0 38(_arch(_uni))))
		(_sig(_int b_neg 1 0 38(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 41(_scalar (_to i 0 i 6))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_alias((ripple(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . simple 2 -1)
)
I 000047 55 2057          1640447224198 Stage1
(_unit VHDL(comparator 0 54(stage1 0 58))
	(_version ve4)
	(_time 1640447224199 2021.12.25 17:47:04)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code dc8b8d8ed98bdccbdd8bcd878fdadddbd8da8adbde)
	(_ent
		(_time 1640378528229)
	)
	(_inst reg1 0 64(_ent . DFF8)
		(_port
			((D)(x))
			((clk)(clk))
			((Q)(x1))
		)
	)
	(_inst reg2 0 65(_ent . DFF8)
		(_port
			((D)(y))
			((clk)(clk))
			((Q)(y1))
		)
	)
	(_inst g1 0 66(_ent . Adder8bits simple)
		(_port
			((a)(x))
			((b)(y))
			((cin)(c1))
			((r)(r))
			((cout)(c2))
		)
	)
	(_inst g2 0 67(_ent . and2 simple)
		(_port
			((x0)(r(7)))
			((x1)(_code 3))
			((y)(f))
		)
	)
	(_inst g3 0 68(_ent . nor8 simple)
		(_port
			((x)(r))
			((y)(g))
		)
	)
	(_inst g4 0 69(_ent . nor2 simple)
		(_port
			((x0)(f))
			((x1)(g))
			((y)(h))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59(_array -1((_dto i 7 i 0)))))
		(_sig(_int r 1 0 59(_arch(_uni))))
		(_sig(_int x1 1 0 59(_arch(_uni))))
		(_sig(_int y1 1 0 59(_arch(_uni))))
		(_sig(_int c1 -1 0 60(_arch(_uni((i 3))))))
		(_sig(_int c2 -1 0 61(_arch(_uni))))
		(_sig(_int f -1 0 62(_arch(_uni))))
		(_sig(_int g -1 0 62(_arch(_uni))))
		(_sig(_int h -1 0 62(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_alias((b)(h)))(_simpleassign BUF)(_trgt(3))(_sens(13)))))
			(line__71(_arch 1 0 71(_assignment(_alias((e)(g)))(_simpleassign BUF)(_trgt(4))(_sens(12)))))
			(line__72(_arch 2 0 72(_assignment(_alias((s)(f)))(_simpleassign BUF)(_trgt(5))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage1 4 -1)
)
I 000043 55 1300          1640447224204 bb
(_unit VHDL(testb 0 54(bb 0 85))
	(_version ve4)
	(_time 1640447224205 2021.12.25 17:47:04)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code ecbababfbababbfbe9eafeb7b9eae9ebefebe8eaee)
	(_ent
		(_time 1639937194607)
	)
	(_inst g0 0 91(_ent . TestGenerator simple)
		(_port
			((clk)(clk))
			((x)(x))
			((y)(y))
			((b)(b1))
			((e)(e1))
			((s)(s1))
		)
	)
	(_inst g1 0 92(_ent . Comparator Stage1)
		(_port
			((x)(x))
			((y)(y))
			((clk)(clk))
			((b)(b2))
			((e)(e2))
			((s)(s2))
		)
	)
	(_inst g2 0 93(_ent . Analyzer simple)
		(_port
			((b1)(clk))
			((e1)(b1))
			((s1)(e1))
			((b2)(s1))
			((e2)(b2))
			((s2)(e2))
			((clk)(s2))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 86(_array -1((_dto i 7 i 0)))))
		(_sig(_int x 0 0 86(_arch(_uni))))
		(_sig(_int y 0 0 86(_arch(_uni))))
		(_sig(_int clk -1 0 87(_arch(_uni((i 2))))))
		(_sig(_int b1 -1 0 88(_arch(_uni))))
		(_sig(_int e1 -1 0 88(_arch(_uni))))
		(_sig(_int s1 -1 0 88(_arch(_uni))))
		(_sig(_int b2 -1 0 88(_arch(_uni))))
		(_sig(_int e2 -1 0 88(_arch(_uni))))
		(_sig(_int s2 -1 0 88(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
)
I 000047 55 716           1640447235503 simple
(_unit VHDL(halfadder 0 4(simple 0 8))
	(_version ve4)
	(_time 1640447235504 2021.12.25 17:47:15)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 0d5f0d0b585a0a1b0b591c57580b090b080a0f0b05)
	(_ent
		(_time 1639929792197)
	)
	(_inst g1 0 10(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g2 0 11(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int c -1 0 5(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1040          1640447235509 simple
(_unit VHDL(fulladder 0 4(simple 0 21))
	(_version ve4)
	(_time 1640447235510 2021.12.25 17:47:15)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 1c4e121a4a4b1b0a4f4e0d46491a181a191b1e1a1a)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 24(_ent . halfAdder simple)
		(_port
			((x)(x))
			((y)(y))
			((s)(a))
			((c)(b))
		)
	)
	(_inst g2 0 25(_ent . halfAdder simple)
		(_port
			((x)(a))
			((y)(z))
			((s)(s))
			((c)(d))
		)
	)
	(_inst g3 0 26(_ent . or2 simple)
		(_port
			((x0)(b))
			((x1)(d))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 22(_arch(_uni))))
		(_sig(_int b -1 0 22(_arch(_uni))))
		(_sig(_int c -1 0 22(_arch(_uni))))
		(_sig(_int d -1 0 22(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1779          1640447235515 simple
(_unit VHDL(adder8bits 0 33(simple 0 37))
	(_version ve4)
	(_time 1640447235516 2021.12.25 17:47:15)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 1c4e151b4b4b4c0a18180e43451a1e1a151b181b1f)
	(_ent
		(_time 1639937194601)
	)
	(_generate gen1 0 41(_for 2 )
		(_inst g1 0 43(_ent . xor2 simple)
			(_port
				((x0)(cin))
				((x1)(b(_object 0)))
				((y)(b_neg(_object 0)))
			)
		)
		(_inst g2 0 44(_ent . fullAdder simple)
			(_port
				((x)(a(_object 0)))
				((y)(b_neg(_object 0)))
				((z)(ripple(_object 0)))
				((s)(r(_object 0)))
				((co)(ripple(_index 1)))
			)
		)
		(_object
			(_cnst(_int i 2 0 41(_arch)))
		)
	)
	(_inst g3 0 46(_ent . xor2 simple)
		(_port
			((x0)(cin))
			((x1)(b(7)))
			((y)(b_neg(7)))
		)
	)
	(_inst g4 0 47(_ent . fullAdder simple)
		(_port
			((x)(a(7)))
			((y)(b_neg(7)))
			((z)(ripple(7)))
			((s)(r(7)))
			((co)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 34(_ent(_in))))
		(_port(_int r 0 0 34(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int ripple 1 0 38(_arch(_uni))))
		(_sig(_int b_neg 1 0 38(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 41(_scalar (_to i 0 i 6))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_alias((ripple(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . simple 2 -1)
)
I 000047 55 2057          1640447235521 Stage1
(_unit VHDL(comparator 0 54(stage1 0 58))
	(_version ve4)
	(_time 1640447235522 2021.12.25 17:47:15)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 1c4e171b194b1c0b1d4b0d474f1a1d1b181a4a1b1e)
	(_ent
		(_time 1640378528229)
	)
	(_inst reg1 0 64(_ent . DFF8)
		(_port
			((D)(x))
			((clk)(clk))
			((Q)(x1))
		)
	)
	(_inst reg2 0 65(_ent . DFF8)
		(_port
			((D)(y))
			((clk)(clk))
			((Q)(y1))
		)
	)
	(_inst g1 0 66(_ent . Adder8bits simple)
		(_port
			((a)(x))
			((b)(y))
			((cin)(c1))
			((r)(r))
			((cout)(c2))
		)
	)
	(_inst g2 0 67(_ent . and2 simple)
		(_port
			((x0)(r(7)))
			((x1)(_code 3))
			((y)(f))
		)
	)
	(_inst g3 0 68(_ent . nor8 simple)
		(_port
			((x)(r))
			((y)(g))
		)
	)
	(_inst g4 0 69(_ent . nor2 simple)
		(_port
			((x0)(f))
			((x1)(g))
			((y)(h))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59(_array -1((_dto i 7 i 0)))))
		(_sig(_int r 1 0 59(_arch(_uni))))
		(_sig(_int x1 1 0 59(_arch(_uni))))
		(_sig(_int y1 1 0 59(_arch(_uni))))
		(_sig(_int c1 -1 0 60(_arch(_uni((i 3))))))
		(_sig(_int c2 -1 0 61(_arch(_uni))))
		(_sig(_int f -1 0 62(_arch(_uni))))
		(_sig(_int g -1 0 62(_arch(_uni))))
		(_sig(_int h -1 0 62(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_alias((b)(h)))(_simpleassign BUF)(_trgt(3))(_sens(13)))))
			(line__71(_arch 1 0 71(_assignment(_alias((e)(g)))(_simpleassign BUF)(_trgt(4))(_sens(12)))))
			(line__72(_arch 2 0 72(_assignment(_alias((s)(f)))(_simpleassign BUF)(_trgt(5))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage1 4 -1)
)
I 000043 55 1300          1640447235527 bb
(_unit VHDL(testb 0 54(bb 0 85))
	(_version ve4)
	(_time 1640447235528 2021.12.25 17:47:15)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 1c4f101b4a4a4b0b191a0e47491a191b1f1b181a1e)
	(_ent
		(_time 1639937194607)
	)
	(_inst g0 0 91(_ent . TestGenerator simple)
		(_port
			((clk)(clk))
			((x)(x))
			((y)(y))
			((b)(b1))
			((e)(e1))
			((s)(s1))
		)
	)
	(_inst g1 0 92(_ent . Comparator Stage1)
		(_port
			((x)(x))
			((y)(y))
			((clk)(clk))
			((b)(b2))
			((e)(e2))
			((s)(s2))
		)
	)
	(_inst g2 0 93(_ent . Analyzer simple)
		(_port
			((b1)(clk))
			((e1)(b1))
			((s1)(e1))
			((b2)(s1))
			((e2)(b2))
			((s2)(e2))
			((clk)(s2))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 86(_array -1((_dto i 7 i 0)))))
		(_sig(_int x 0 0 86(_arch(_uni))))
		(_sig(_int y 0 0 86(_arch(_uni))))
		(_sig(_int clk -1 0 87(_arch(_uni((i 2))))))
		(_sig(_int b1 -1 0 88(_arch(_uni))))
		(_sig(_int e1 -1 0 88(_arch(_uni))))
		(_sig(_int s1 -1 0 88(_arch(_uni))))
		(_sig(_int b2 -1 0 88(_arch(_uni))))
		(_sig(_int e2 -1 0 88(_arch(_uni))))
		(_sig(_int s2 -1 0 88(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
)
I 000047 55 716           1640451476484 simple
(_unit VHDL(halfadder 0 4(simple 0 8))
	(_version ve4)
	(_time 1640451476485 2021.12.25 18:57:56)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 656b3865613262736331743f30636163606267636d)
	(_ent
		(_time 1639929792197)
	)
	(_inst g1 0 10(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g2 0 11(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int c -1 0 5(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1040          1640451476490 simple
(_unit VHDL(fulladder 0 4(simple 0 21))
	(_version ve4)
	(_time 1640451476491 2021.12.25 18:57:56)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 656b3664653262733637743f306361636062676363)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 24(_ent . halfAdder simple)
		(_port
			((x)(x))
			((y)(y))
			((s)(a))
			((c)(b))
		)
	)
	(_inst g2 0 25(_ent . halfAdder simple)
		(_port
			((x)(a))
			((y)(z))
			((s)(s))
			((c)(d))
		)
	)
	(_inst g3 0 26(_ent . or2 simple)
		(_port
			((x0)(b))
			((x1)(d))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 22(_arch(_uni))))
		(_sig(_int b -1 0 22(_arch(_uni))))
		(_sig(_int c -1 0 22(_arch(_uni))))
		(_sig(_int d -1 0 22(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1779          1640451476496 simple
(_unit VHDL(adder8bits 0 33(simple 0 37))
	(_version ve4)
	(_time 1640451476497 2021.12.25 18:57:56)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 757b2174742225637171672a2c7377737c72717276)
	(_ent
		(_time 1639937194601)
	)
	(_generate gen1 0 41(_for 2 )
		(_inst g1 0 43(_ent . xor2 simple)
			(_port
				((x0)(cin))
				((x1)(b(_object 0)))
				((y)(b_neg(_object 0)))
			)
		)
		(_inst g2 0 44(_ent . fullAdder simple)
			(_port
				((x)(a(_object 0)))
				((y)(b_neg(_object 0)))
				((z)(ripple(_object 0)))
				((s)(r(_object 0)))
				((co)(ripple(_index 1)))
			)
		)
		(_object
			(_cnst(_int i 2 0 41(_arch)))
		)
	)
	(_inst g3 0 46(_ent . xor2 simple)
		(_port
			((x0)(cin))
			((x1)(b(7)))
			((y)(b_neg(7)))
		)
	)
	(_inst g4 0 47(_ent . fullAdder simple)
		(_port
			((x)(a(7)))
			((y)(b_neg(7)))
			((z)(ripple(7)))
			((s)(r(7)))
			((co)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 34(_ent(_in))))
		(_port(_int r 0 0 34(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int ripple 1 0 38(_arch(_uni))))
		(_sig(_int b_neg 1 0 38(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 41(_scalar (_to i 0 i 6))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_alias((ripple(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . simple 2 -1)
)
I 000047 55 2057          1640451476502 Stage1
(_unit VHDL(comparator 0 54(stage1 0 58))
	(_version ve4)
	(_time 1640451476503 2021.12.25 18:57:56)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 757b2374262275627422642e267374727173237277)
	(_ent
		(_time 1640378528229)
	)
	(_inst reg1 0 64(_ent . DFF8)
		(_port
			((D)(x))
			((clk)(clk))
			((Q)(x1))
		)
	)
	(_inst reg2 0 65(_ent . DFF8)
		(_port
			((D)(y))
			((clk)(clk))
			((Q)(y1))
		)
	)
	(_inst g1 0 66(_ent . Adder8bits simple)
		(_port
			((a)(x))
			((b)(y))
			((cin)(c1))
			((r)(r))
			((cout)(c2))
		)
	)
	(_inst g2 0 67(_ent . and2 simple)
		(_port
			((x0)(r(7)))
			((x1)(_code 3))
			((y)(f))
		)
	)
	(_inst g3 0 68(_ent . nor8 simple)
		(_port
			((x)(r))
			((y)(g))
		)
	)
	(_inst g4 0 69(_ent . nor2 simple)
		(_port
			((x0)(f))
			((x1)(g))
			((y)(h))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59(_array -1((_dto i 7 i 0)))))
		(_sig(_int r 1 0 59(_arch(_uni))))
		(_sig(_int x1 1 0 59(_arch(_uni))))
		(_sig(_int y1 1 0 59(_arch(_uni))))
		(_sig(_int c1 -1 0 60(_arch(_uni((i 3))))))
		(_sig(_int c2 -1 0 61(_arch(_uni))))
		(_sig(_int f -1 0 62(_arch(_uni))))
		(_sig(_int g -1 0 62(_arch(_uni))))
		(_sig(_int h -1 0 62(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_alias((b)(h)))(_simpleassign BUF)(_trgt(3))(_sens(13)))))
			(line__71(_arch 1 0 71(_assignment(_alias((e)(g)))(_simpleassign BUF)(_trgt(4))(_sens(12)))))
			(line__72(_arch 2 0 72(_assignment(_alias((s)(f)))(_simpleassign BUF)(_trgt(5))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage1 4 -1)
)
I 000047 55 716           1640451482582 simple
(_unit VHDL(halfadder 0 4(simple 0 8))
	(_version ve4)
	(_time 1640451482583 2021.12.25 18:58:02)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 43144d41411444554517521916454745464441454b)
	(_ent
		(_time 1639929792197)
	)
	(_inst g1 0 10(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g2 0 11(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int c -1 0 5(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1040          1640451482588 simple
(_unit VHDL(fulladder 0 4(simple 0 21))
	(_version ve4)
	(_time 1640451482589 2021.12.25 18:58:02)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 431443404514445510115219164547454644414545)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 24(_ent . halfAdder simple)
		(_port
			((x)(x))
			((y)(y))
			((s)(a))
			((c)(b))
		)
	)
	(_inst g2 0 25(_ent . halfAdder simple)
		(_port
			((x)(a))
			((y)(z))
			((s)(s))
			((c)(d))
		)
	)
	(_inst g3 0 26(_ent . or2 simple)
		(_port
			((x0)(b))
			((x1)(d))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 22(_arch(_uni))))
		(_sig(_int b -1 0 22(_arch(_uni))))
		(_sig(_int c -1 0 22(_arch(_uni))))
		(_sig(_int d -1 0 22(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1779          1640451482594 simple
(_unit VHDL(adder8bits 0 33(simple 0 37))
	(_version ve4)
	(_time 1640451482595 2021.12.25 18:58:02)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 43144441441413554747511c1a4541454a44474440)
	(_ent
		(_time 1639937194601)
	)
	(_generate gen1 0 41(_for 2 )
		(_inst g1 0 43(_ent . xor2 simple)
			(_port
				((x0)(cin))
				((x1)(b(_object 0)))
				((y)(b_neg(_object 0)))
			)
		)
		(_inst g2 0 44(_ent . fullAdder simple)
			(_port
				((x)(a(_object 0)))
				((y)(b_neg(_object 0)))
				((z)(ripple(_object 0)))
				((s)(r(_object 0)))
				((co)(ripple(_index 1)))
			)
		)
		(_object
			(_cnst(_int i 2 0 41(_arch)))
		)
	)
	(_inst g3 0 46(_ent . xor2 simple)
		(_port
			((x0)(cin))
			((x1)(b(7)))
			((y)(b_neg(7)))
		)
	)
	(_inst g4 0 47(_ent . fullAdder simple)
		(_port
			((x)(a(7)))
			((y)(b_neg(7)))
			((z)(ripple(7)))
			((s)(r(7)))
			((co)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 34(_ent(_in))))
		(_port(_int r 0 0 34(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int ripple 1 0 38(_arch(_uni))))
		(_sig(_int b_neg 1 0 38(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 41(_scalar (_to i 0 i 6))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_alias((ripple(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . simple 2 -1)
)
I 000047 55 2057          1640451482600 Stage1
(_unit VHDL(comparator 0 54(stage1 0 58))
	(_version ve4)
	(_time 1640451482601 2021.12.25 18:58:02)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 431446411614435442145218104542444745154441)
	(_ent
		(_time 1640378528229)
	)
	(_inst reg1 0 64(_ent . DFF8)
		(_port
			((D)(x))
			((clk)(clk))
			((Q)(x1))
		)
	)
	(_inst reg2 0 65(_ent . DFF8)
		(_port
			((D)(y))
			((clk)(clk))
			((Q)(y1))
		)
	)
	(_inst g1 0 66(_ent . Adder8bits simple)
		(_port
			((a)(x))
			((b)(y))
			((cin)(c1))
			((r)(r))
			((cout)(c2))
		)
	)
	(_inst g2 0 67(_ent . and2 simple)
		(_port
			((x0)(r(7)))
			((x1)(_code 3))
			((y)(f))
		)
	)
	(_inst g3 0 68(_ent . nor8 simple)
		(_port
			((x)(r))
			((y)(g))
		)
	)
	(_inst g4 0 69(_ent . nor2 simple)
		(_port
			((x0)(f))
			((x1)(g))
			((y)(h))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59(_array -1((_dto i 7 i 0)))))
		(_sig(_int r 1 0 59(_arch(_uni))))
		(_sig(_int x1 1 0 59(_arch(_uni))))
		(_sig(_int y1 1 0 59(_arch(_uni))))
		(_sig(_int c1 -1 0 60(_arch(_uni((i 3))))))
		(_sig(_int c2 -1 0 61(_arch(_uni))))
		(_sig(_int f -1 0 62(_arch(_uni))))
		(_sig(_int g -1 0 62(_arch(_uni))))
		(_sig(_int h -1 0 62(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_alias((b)(h)))(_simpleassign BUF)(_trgt(3))(_sens(13)))))
			(line__71(_arch 1 0 71(_assignment(_alias((e)(g)))(_simpleassign BUF)(_trgt(4))(_sens(12)))))
			(line__72(_arch 2 0 72(_assignment(_alias((s)(f)))(_simpleassign BUF)(_trgt(5))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage1 4 -1)
)
I 000043 55 1398          1640451482606 bb
(_unit VHDL(testb 0 54(bb 0 85))
	(_version ve4)
	(_time 1640451482607 2021.12.25 18:58:02)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 431541414515145446445118164546444044474541)
	(_ent
		(_time 1639937194607)
	)
	(_inst g0 0 91(_ent . TestGenerator simple)
		(_port
			((clk)(clk))
			((x)(x))
			((y)(y))
			((b)(b1))
			((e)(e1))
			((s)(s1))
		)
	)
	(_inst g1 0 92(_ent . Comparator Stage1)
		(_port
			((x)(x))
			((y)(y))
			((clk)(clk))
			((b)(b2))
			((e)(e2))
			((s)(s2))
		)
	)
	(_inst g2 0 93(_ent . Analyzer simple)
		(_port
			((b1)(clk))
			((e1)(b1))
			((s1)(e1))
			((b2)(s1))
			((e2)(b2))
			((s2)(e2))
			((clk)(s2))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 86(_array -1((_dto i 7 i 0)))))
		(_sig(_int x 0 0 86(_arch(_uni))))
		(_sig(_int y 0 0 86(_arch(_uni))))
		(_sig(_int clk -1 0 87(_arch(_uni((i 2))))))
		(_sig(_int b1 -1 0 88(_arch(_uni))))
		(_sig(_int e1 -1 0 88(_arch(_uni))))
		(_sig(_int s1 -1 0 88(_arch(_uni))))
		(_sig(_int b2 -1 0 88(_arch(_uni))))
		(_sig(_int e2 -1 0 88(_arch(_uni))))
		(_sig(_int s2 -1 0 88(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_trgt(2))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . bb 1 -1)
)
I 000047 55 2649          1640451594981 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640451594982 2021.12.25 18:59:54)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 494a184b151e1e5f1d485d131d4e4b4a414e414a4a)
	(_ent
		(_time 1640350775009)
	)
	(_inst g1 0 24(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(reg2(2)))
		)
	)
	(_inst g2 0 25(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 26(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 27(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 28(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 29(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 31(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 32(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(reg2(1)))
		)
	)
	(_inst g10 0 33(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 34(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(6)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 35(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 36(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(reg2(0)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_port(_int v -1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 10(_array -1((_dto i 2 i 0)))))
		(_sig(_int reg2 3 0 10(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_alias((v)(x(7))))(_simpleassign BUF)(_trgt(2))(_sens(0(7))))))
			(line__38(_arch 1 0 38(_assignment(_trgt(1))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 2 -1)
)
I 000047 55 1386          1640451594987 simple
(_unit VHDL(onebitcomp 0 43(simple 0 50))
	(_version ve4)
	(_time 1640451594988 2021.12.25 18:59:54)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 494a4b4b151e185f4a4e50121c4f4a4f1f4f1d4e49)
	(_ent
		(_time 1640198927927)
	)
	(_inst g1 0 53(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 54(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 55(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(b))
		)
	)
	(_inst g4 0 56(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g5 0 57(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 58(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 59(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 44(_ent(_in))))
		(_port(_int y -1 0 44(_ent(_in))))
		(_port(_int b -1 0 44(_ent(_out))))
		(_port(_int e -1 0 44(_ent(_out))))
		(_port(_int s -1 0 44(_ent(_out))))
		(_sig(_int xn -1 0 51(_arch(_uni))))
		(_sig(_int yn -1 0 51(_arch(_uni))))
		(_sig(_int c1 -1 0 51(_arch(_uni))))
		(_sig(_int c2 -1 0 51(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1384          1640451594993 simple
(_unit VHDL(signcomp 0 63(simple 0 69))
	(_version ve4)
	(_time 1640451594994 2021.12.25 18:59:54)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 494b1e4b491e1a5f1d4e5a134e4f1d4e494e4a4f40)
	(_ent
		(_time 1640270305734)
	)
	(_inst g1 0 72(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 73(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 74(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(b))
		)
	)
	(_inst g4 0 75(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(s))
		)
	)
	(_inst g5 0 76(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 77(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 78(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 64(_ent(_in))))
		(_port(_int y -1 0 64(_ent(_in))))
		(_port(_int b -1 0 64(_ent(_out))))
		(_port(_int e -1 0 64(_ent(_out))))
		(_port(_int s -1 0 64(_ent(_out))))
		(_sig(_int xn -1 0 70(_arch(_uni))))
		(_sig(_int yn -1 0 70(_arch(_uni))))
		(_sig(_int c1 -1 0 70(_arch(_uni))))
		(_sig(_int c2 -1 0 70(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1787          1640451594997 Stage2
(_unit VHDL(comparator 0 54(stage2 1 81))
	(_version ve4)
	(_time 1640451594998 2021.12.25 18:59:54)
	(_source(\../src/Stage1.vhd\(\../src/Stage2.vhd\)))
	(_parameters tan)
	(_code 595a0e5a060e594e580c48020a5f585e5d5f0f5e5b)
	(_ent
		(_time 1640378528229)
	)
	(_generate g1 1 87(_for 3 )
		(_inst g 1 89(_ent . xor2 simple)
			(_port
				((x0)(x(_object 0)))
				((x1)(y(_object 0)))
				((y)(diff(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 1 87(_arch)))
		)
	)
	(_inst g2 1 91(_ent . Encoder8x3 simple)
		(_port
			((x)(diff))
			((y)(en))
			((v)(v))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 82(_array -1((_dto i 7 i 0)))))
		(_sig(_int diff 1 1 82(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 83(_array -1((_dto i 3 i 0)))))
		(_sig(_int en 2 1 83(_arch(_uni))))
		(_sig(_int v -1 1 84(_arch(_uni))))
		(_sig(_int m -2 1 85(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~7~13 1 87(_scalar (_to i 0 i 7))))
		(_prcs
			(line__92(_arch 0 1 92(_assignment(_trgt(9))(_sens(7))(_mon))))
			(line__93(_arch 1 1 93(_prcs(_simple)(_trgt(3)(4)(5))(_sens(9))(_read(0)(1)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage2 2 -1)
)
I 000047 55 1598          1640451595003 simple
(_unit VHDL(testgenerator 0 108(simple 0 112))
	(_version ve4)
	(_time 1640451595004 2021.12.25 18:59:54)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 595b095a550f0e4e5c0c4e030d5f0c5f5c5e5b5f58)
	(_ent
		(_time 1640445142134)
	)
	(_object
		(_port(_int clk -1 0 109(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 109(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 109(_ent(_out))))
		(_port(_int y 0 0 109(_ent(_out))))
		(_port(_int b -1 0 109(_ent(_out))))
		(_port(_int e -1 0 109(_ent(_out))))
		(_port(_int s -1 0 109(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 113(_array -1((_dto i 7 i 0)))))
		(_sig(_int x1 1 0 113(_arch(_uni))))
		(_sig(_int y1 1 0 113(_arch(_uni))))
		(_sig(_int b1 -1 0 114(_arch(_uni))))
		(_sig(_int e1 -1 0 114(_arch(_uni))))
		(_sig(_int s1 -1 0 114(_arch(_uni))))
		(_prcs
			(line__116(_arch 0 0 116(_prcs(_trgt(6)(7))(_sens(0))(_mon))))
			(line__128(_arch 1 0 128(_assignment(_trgt(8))(_sens(6)(7)))))
			(line__129(_arch 2 0 129(_assignment(_trgt(9))(_sens(6)(7)))))
			(line__130(_arch 3 0 130(_assignment(_trgt(10))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . simple 4 -1)
)
I 000047 55 1090          1640451595009 simple
(_unit VHDL(analyzer 0 136(simple 0 140))
	(_version ve4)
	(_time 1640451595010 2021.12.25 18:59:54)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 595a0c5a050e0c4f0b5e4002595f5c5e5b5f585f0c)
	(_ent
		(_time 1640451595007)
	)
	(_object
		(_port(_int b1 -1 0 137(_ent(_in((i 2))))))
		(_port(_int e1 -1 0 137(_ent(_in((i 2))))))
		(_port(_int s1 -1 0 137(_ent(_in((i 2))))))
		(_port(_int b2 -1 0 137(_ent(_in((i 2))))))
		(_port(_int e2 -1 0 137(_ent(_in((i 2))))))
		(_port(_int s2 -1 0 137(_ent(_in((i 2))))))
		(_port(_int clk -1 0 137(_ent(_in((i 2)))(_event))))
		(_prcs
			(line__142(_arch 0 0 142(_prcs(_sens(6))(_mon)(_read(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(1667330640 1633905012 1699881068 1936487795 1718182944 544367974 1836020326 1701344288 1952543343 2037146473 1952608032 1701734753 1651449956 1987208563 1769239393 7564911)
	)
	(_model . simple 1 -1)
)
I 000047 55 716           1640451599420 simple
(_unit VHDL(halfadder 0 4(simple 0 8))
	(_version ve4)
	(_time 1640451599421 2021.12.25 18:59:59)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 9f9fc290c8c8988999cb8ec5ca999b999a989d9997)
	(_ent
		(_time 1639929792197)
	)
	(_inst g1 0 10(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g2 0 11(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int c -1 0 5(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1040          1640451599426 simple
(_unit VHDL(fulladder 0 4(simple 0 21))
	(_version ve4)
	(_time 1640451599427 2021.12.25 18:59:59)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 9f9fcc91ccc89889cccd8ec5ca999b999a989d9999)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 24(_ent . halfAdder simple)
		(_port
			((x)(x))
			((y)(y))
			((s)(a))
			((c)(b))
		)
	)
	(_inst g2 0 25(_ent . halfAdder simple)
		(_port
			((x)(a))
			((y)(z))
			((s)(s))
			((c)(d))
		)
	)
	(_inst g3 0 26(_ent . or2 simple)
		(_port
			((x0)(b))
			((x1)(d))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 22(_arch(_uni))))
		(_sig(_int b -1 0 22(_arch(_uni))))
		(_sig(_int c -1 0 22(_arch(_uni))))
		(_sig(_int d -1 0 22(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1779          1640451599432 simple
(_unit VHDL(adder8bits 0 33(simple 0 37))
	(_version ve4)
	(_time 1640451599433 2021.12.25 18:59:59)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 9f9fcb90cdc8cf899b9b8dc0c6999d9996989b989c)
	(_ent
		(_time 1639937194601)
	)
	(_generate gen1 0 41(_for 2 )
		(_inst g1 0 43(_ent . xor2 simple)
			(_port
				((x0)(cin))
				((x1)(b(_object 0)))
				((y)(b_neg(_object 0)))
			)
		)
		(_inst g2 0 44(_ent . fullAdder simple)
			(_port
				((x)(a(_object 0)))
				((y)(b_neg(_object 0)))
				((z)(ripple(_object 0)))
				((s)(r(_object 0)))
				((co)(ripple(_index 1)))
			)
		)
		(_object
			(_cnst(_int i 2 0 41(_arch)))
		)
	)
	(_inst g3 0 46(_ent . xor2 simple)
		(_port
			((x0)(cin))
			((x1)(b(7)))
			((y)(b_neg(7)))
		)
	)
	(_inst g4 0 47(_ent . fullAdder simple)
		(_port
			((x)(a(7)))
			((y)(b_neg(7)))
			((z)(ripple(7)))
			((s)(r(7)))
			((co)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 34(_ent(_in))))
		(_port(_int r 0 0 34(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int ripple 1 0 38(_arch(_uni))))
		(_sig(_int b_neg 1 0 38(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 41(_scalar (_to i 0 i 6))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_alias((ripple(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . simple 2 -1)
)
I 000047 55 2057          1640451599438 Stage1
(_unit VHDL(comparator 0 54(stage1 0 58))
	(_version ve4)
	(_time 1640451599439 2021.12.25 18:59:59)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code aeaef8f9adf9aeb9aff9bff5fda8afa9aaa8f8a9ac)
	(_ent
		(_time 1640378528229)
	)
	(_inst reg1 0 64(_ent . DFF8)
		(_port
			((D)(x))
			((clk)(clk))
			((Q)(x1))
		)
	)
	(_inst reg2 0 65(_ent . DFF8)
		(_port
			((D)(y))
			((clk)(clk))
			((Q)(y1))
		)
	)
	(_inst g1 0 66(_ent . Adder8bits simple)
		(_port
			((a)(x))
			((b)(y))
			((cin)(c1))
			((r)(r))
			((cout)(c2))
		)
	)
	(_inst g2 0 67(_ent . and2 simple)
		(_port
			((x0)(r(7)))
			((x1)(_code 3))
			((y)(f))
		)
	)
	(_inst g3 0 68(_ent . nor8 simple)
		(_port
			((x)(r))
			((y)(g))
		)
	)
	(_inst g4 0 69(_ent . nor2 simple)
		(_port
			((x0)(f))
			((x1)(g))
			((y)(h))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59(_array -1((_dto i 7 i 0)))))
		(_sig(_int r 1 0 59(_arch(_uni))))
		(_sig(_int x1 1 0 59(_arch(_uni))))
		(_sig(_int y1 1 0 59(_arch(_uni))))
		(_sig(_int c1 -1 0 60(_arch(_uni((i 3))))))
		(_sig(_int c2 -1 0 61(_arch(_uni))))
		(_sig(_int f -1 0 62(_arch(_uni))))
		(_sig(_int g -1 0 62(_arch(_uni))))
		(_sig(_int h -1 0 62(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_alias((b)(h)))(_simpleassign BUF)(_trgt(3))(_sens(13)))))
			(line__71(_arch 1 0 71(_assignment(_alias((e)(g)))(_simpleassign BUF)(_trgt(4))(_sens(12)))))
			(line__72(_arch 2 0 72(_assignment(_alias((s)(f)))(_simpleassign BUF)(_trgt(5))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage1 4 -1)
)
I 000043 55 1398          1640451599444 bb
(_unit VHDL(testb 0 54(bb 0 85))
	(_version ve4)
	(_time 1640451599445 2021.12.25 18:59:59)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code aeaffff9fef8f9b9aba9bcf5fba8aba9ada9aaa8ac)
	(_ent
		(_time 1639937194607)
	)
	(_inst g0 0 91(_ent . TestGenerator simple)
		(_port
			((clk)(clk))
			((x)(x))
			((y)(y))
			((b)(b1))
			((e)(e1))
			((s)(s1))
		)
	)
	(_inst g1 0 92(_ent . Comparator Stage1)
		(_port
			((x)(x))
			((y)(y))
			((clk)(clk))
			((b)(b2))
			((e)(e2))
			((s)(s2))
		)
	)
	(_inst g2 0 93(_ent . Analyzer simple)
		(_port
			((b1)(clk))
			((e1)(b1))
			((s1)(e1))
			((b2)(s1))
			((e2)(b2))
			((s2)(e2))
			((clk)(s2))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 86(_array -1((_dto i 7 i 0)))))
		(_sig(_int x 0 0 86(_arch(_uni))))
		(_sig(_int y 0 0 86(_arch(_uni))))
		(_sig(_int clk -1 0 87(_arch(_uni((i 2))))))
		(_sig(_int b1 -1 0 88(_arch(_uni))))
		(_sig(_int e1 -1 0 88(_arch(_uni))))
		(_sig(_int s1 -1 0 88(_arch(_uni))))
		(_sig(_int b2 -1 0 88(_arch(_uni))))
		(_sig(_int e2 -1 0 88(_arch(_uni))))
		(_sig(_int s2 -1 0 88(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_trgt(2))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . bb 1 -1)
)
I 000047 55 716           1640451778839 simple
(_unit VHDL(halfadder 0 4(simple 0 8))
	(_version ve4)
	(_time 1640451778840 2021.12.25 19:02:58)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 7d79277c282a7a6b7b296c27287b797b787a7f7b75)
	(_ent
		(_time 1639929792197)
	)
	(_inst g1 0 10(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g2 0 11(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int c -1 0 5(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1040          1640451778845 simple
(_unit VHDL(fulladder 0 4(simple 0 21))
	(_version ve4)
	(_time 1640451778846 2021.12.25 19:02:58)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 7d79297d2c2a7a6b2e2f6c27287b797b787a7f7b7b)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 24(_ent . halfAdder simple)
		(_port
			((x)(x))
			((y)(y))
			((s)(a))
			((c)(b))
		)
	)
	(_inst g2 0 25(_ent . halfAdder simple)
		(_port
			((x)(a))
			((y)(z))
			((s)(s))
			((c)(d))
		)
	)
	(_inst g3 0 26(_ent . or2 simple)
		(_port
			((x0)(b))
			((x1)(d))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 22(_arch(_uni))))
		(_sig(_int b -1 0 22(_arch(_uni))))
		(_sig(_int c -1 0 22(_arch(_uni))))
		(_sig(_int d -1 0 22(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1779          1640451778851 simple
(_unit VHDL(adder8bits 0 33(simple 0 37))
	(_version ve4)
	(_time 1640451778852 2021.12.25 19:02:58)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 7d792e7c2d2a2d6b79796f22247b7f7b747a797a7e)
	(_ent
		(_time 1639937194601)
	)
	(_generate gen1 0 41(_for 2 )
		(_inst g1 0 43(_ent . xor2 simple)
			(_port
				((x0)(cin))
				((x1)(b(_object 0)))
				((y)(b_neg(_object 0)))
			)
		)
		(_inst g2 0 44(_ent . fullAdder simple)
			(_port
				((x)(a(_object 0)))
				((y)(b_neg(_object 0)))
				((z)(ripple(_object 0)))
				((s)(r(_object 0)))
				((co)(ripple(_index 1)))
			)
		)
		(_object
			(_cnst(_int i 2 0 41(_arch)))
		)
	)
	(_inst g3 0 46(_ent . xor2 simple)
		(_port
			((x0)(cin))
			((x1)(b(7)))
			((y)(b_neg(7)))
		)
	)
	(_inst g4 0 47(_ent . fullAdder simple)
		(_port
			((x)(a(7)))
			((y)(b_neg(7)))
			((z)(ripple(7)))
			((s)(r(7)))
			((co)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 34(_ent(_in))))
		(_port(_int r 0 0 34(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int ripple 1 0 38(_arch(_uni))))
		(_sig(_int b_neg 1 0 38(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 41(_scalar (_to i 0 i 6))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_alias((ripple(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . simple 2 -1)
)
I 000047 55 2057          1640451778857 Stage1
(_unit VHDL(comparator 0 54(stage1 0 58))
	(_version ve4)
	(_time 1640451778858 2021.12.25 19:02:58)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 8c88dd8289db8c9b8ddb9dd7df8a8d8b888ada8b8e)
	(_ent
		(_time 1640378528229)
	)
	(_inst reg1 0 64(_ent . DFF8)
		(_port
			((D)(x))
			((clk)(clk))
			((Q)(x1))
		)
	)
	(_inst reg2 0 65(_ent . DFF8)
		(_port
			((D)(y))
			((clk)(clk))
			((Q)(y1))
		)
	)
	(_inst g1 0 66(_ent . Adder8bits simple)
		(_port
			((a)(x))
			((b)(y))
			((cin)(c1))
			((r)(r))
			((cout)(c2))
		)
	)
	(_inst g2 0 67(_ent . and2 simple)
		(_port
			((x0)(r(7)))
			((x1)(_code 3))
			((y)(f))
		)
	)
	(_inst g3 0 68(_ent . nor8 simple)
		(_port
			((x)(r))
			((y)(g))
		)
	)
	(_inst g4 0 69(_ent . nor2 simple)
		(_port
			((x0)(f))
			((x1)(g))
			((y)(h))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59(_array -1((_dto i 7 i 0)))))
		(_sig(_int r 1 0 59(_arch(_uni))))
		(_sig(_int x1 1 0 59(_arch(_uni))))
		(_sig(_int y1 1 0 59(_arch(_uni))))
		(_sig(_int c1 -1 0 60(_arch(_uni((i 3))))))
		(_sig(_int c2 -1 0 61(_arch(_uni))))
		(_sig(_int f -1 0 62(_arch(_uni))))
		(_sig(_int g -1 0 62(_arch(_uni))))
		(_sig(_int h -1 0 62(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_alias((b)(h)))(_simpleassign BUF)(_trgt(3))(_sens(13)))))
			(line__71(_arch 1 0 71(_assignment(_alias((e)(g)))(_simpleassign BUF)(_trgt(4))(_sens(12)))))
			(line__72(_arch 2 0 72(_assignment(_alias((s)(f)))(_simpleassign BUF)(_trgt(5))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage1 4 -1)
)
I 000047 55 716           1640451791630 simple
(_unit VHDL(halfadder 0 4(simple 0 8))
	(_version ve4)
	(_time 1640451791631 2021.12.25 19:03:11)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 797a2578712e7e6f7f2d68232c7f7d7f7c7e7b7f71)
	(_ent
		(_time 1639929792197)
	)
	(_inst g1 0 10(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g2 0 11(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int c -1 0 5(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1040          1640451791636 simple
(_unit VHDL(fulladder 0 4(simple 0 21))
	(_version ve4)
	(_time 1640451791637 2021.12.25 19:03:11)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 797a2b79752e7e6f2a2b68232c7f7d7f7c7e7b7f7f)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 24(_ent . halfAdder simple)
		(_port
			((x)(x))
			((y)(y))
			((s)(a))
			((c)(b))
		)
	)
	(_inst g2 0 25(_ent . halfAdder simple)
		(_port
			((x)(a))
			((y)(z))
			((s)(s))
			((c)(d))
		)
	)
	(_inst g3 0 26(_ent . or2 simple)
		(_port
			((x0)(b))
			((x1)(d))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 22(_arch(_uni))))
		(_sig(_int b -1 0 22(_arch(_uni))))
		(_sig(_int c -1 0 22(_arch(_uni))))
		(_sig(_int d -1 0 22(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1779          1640451791642 simple
(_unit VHDL(adder8bits 0 33(simple 0 37))
	(_version ve4)
	(_time 1640451791643 2021.12.25 19:03:11)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 797a2c78742e296f7d7d6b26207f7b7f707e7d7e7a)
	(_ent
		(_time 1639937194601)
	)
	(_generate gen1 0 41(_for 2 )
		(_inst g1 0 43(_ent . xor2 simple)
			(_port
				((x0)(cin))
				((x1)(b(_object 0)))
				((y)(b_neg(_object 0)))
			)
		)
		(_inst g2 0 44(_ent . fullAdder simple)
			(_port
				((x)(a(_object 0)))
				((y)(b_neg(_object 0)))
				((z)(ripple(_object 0)))
				((s)(r(_object 0)))
				((co)(ripple(_index 1)))
			)
		)
		(_object
			(_cnst(_int i 2 0 41(_arch)))
		)
	)
	(_inst g3 0 46(_ent . xor2 simple)
		(_port
			((x0)(cin))
			((x1)(b(7)))
			((y)(b_neg(7)))
		)
	)
	(_inst g4 0 47(_ent . fullAdder simple)
		(_port
			((x)(a(7)))
			((y)(b_neg(7)))
			((z)(ripple(7)))
			((s)(r(7)))
			((co)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 34(_ent(_in))))
		(_port(_int r 0 0 34(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int ripple 1 0 38(_arch(_uni))))
		(_sig(_int b_neg 1 0 38(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 41(_scalar (_to i 0 i 6))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_alias((ripple(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . simple 2 -1)
)
I 000047 55 2057          1640451791648 Stage1
(_unit VHDL(comparator 0 54(stage1 0 58))
	(_version ve4)
	(_time 1640451791649 2021.12.25 19:03:11)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 797a2e78262e796e782e68222a7f787e7d7f2f7e7b)
	(_ent
		(_time 1640378528229)
	)
	(_inst reg1 0 64(_ent . DFF8)
		(_port
			((D)(x))
			((clk)(clk))
			((Q)(x1))
		)
	)
	(_inst reg2 0 65(_ent . DFF8)
		(_port
			((D)(y))
			((clk)(clk))
			((Q)(y1))
		)
	)
	(_inst g1 0 66(_ent . Adder8bits simple)
		(_port
			((a)(x))
			((b)(y))
			((cin)(c1))
			((r)(r))
			((cout)(c2))
		)
	)
	(_inst g2 0 67(_ent . and2 simple)
		(_port
			((x0)(r(7)))
			((x1)(_code 3))
			((y)(f))
		)
	)
	(_inst g3 0 68(_ent . nor8 simple)
		(_port
			((x)(r))
			((y)(g))
		)
	)
	(_inst g4 0 69(_ent . nor2 simple)
		(_port
			((x0)(f))
			((x1)(g))
			((y)(h))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59(_array -1((_dto i 7 i 0)))))
		(_sig(_int r 1 0 59(_arch(_uni))))
		(_sig(_int x1 1 0 59(_arch(_uni))))
		(_sig(_int y1 1 0 59(_arch(_uni))))
		(_sig(_int c1 -1 0 60(_arch(_uni((i 3))))))
		(_sig(_int c2 -1 0 61(_arch(_uni))))
		(_sig(_int f -1 0 62(_arch(_uni))))
		(_sig(_int g -1 0 62(_arch(_uni))))
		(_sig(_int h -1 0 62(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_alias((b)(h)))(_simpleassign BUF)(_trgt(3))(_sens(13)))))
			(line__71(_arch 1 0 71(_assignment(_alias((e)(g)))(_simpleassign BUF)(_trgt(4))(_sens(12)))))
			(line__72(_arch 2 0 72(_assignment(_alias((s)(f)))(_simpleassign BUF)(_trgt(5))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage1 4 -1)
)
I 000043 55 1440          1640451791654 bb
(_unit VHDL(testb 0 54(bb 0 85))
	(_version ve4)
	(_time 1640451791655 2021.12.25 19:03:11)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 898bd98785dfde9e8c8e9bd2dc8f8c8e8a8e8d8f8b)
	(_ent
		(_time 1639937194607)
	)
	(_inst g0 0 91(_ent . TestGenerator simple)
		(_port
			((clk)(clk))
			((x)(x))
			((y)(y))
			((b)(b1))
			((e)(e1))
			((s)(s1))
		)
	)
	(_inst g1 0 92(_ent . Comparator Stage1)
		(_port
			((x)(x))
			((y)(y))
			((clk)(clk))
			((b)(b2))
			((e)(e2))
			((s)(s2))
		)
	)
	(_inst g2 0 93(_ent . Analyzer simple)
		(_port
			((b1)(clk))
			((e1)(b1))
			((s1)(e1))
			((b2)(s1))
			((e2)(b2))
			((s2)(e2))
			((clk)(s2))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 86(_array -1((_dto i 7 i 0)))))
		(_sig(_int x 0 0 86(_arch(_uni))))
		(_sig(_int y 0 0 86(_arch(_uni))))
		(_sig(_int clk -1 0 87(_arch(_uni((i 2))))))
		(_sig(_int b1 -1 0 88(_arch(_uni((i 2))))))
		(_sig(_int e1 -1 0 88(_arch(_uni((i 2))))))
		(_sig(_int s1 -1 0 88(_arch(_uni((i 2))))))
		(_sig(_int b2 -1 0 88(_arch(_uni((i 2))))))
		(_sig(_int e2 -1 0 88(_arch(_uni((i 2))))))
		(_sig(_int s2 -1 0 88(_arch(_uni((i 2))))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_trgt(2))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . bb 1 -1)
)
I 000047 55 2649          1640452787277 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640452787278 2021.12.25 19:19:47)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code b2bce2e6e5e5e5a4e6b3a6e8e6b5b0b1bab5bab1b1)
	(_ent
		(_time 1640350775009)
	)
	(_inst g1 0 24(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(reg2(2)))
		)
	)
	(_inst g2 0 25(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 26(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 27(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 28(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 29(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 31(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 32(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(reg2(1)))
		)
	)
	(_inst g10 0 33(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 34(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(6)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 35(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 36(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(reg2(0)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_port(_int v -1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 10(_array -1((_dto i 2 i 0)))))
		(_sig(_int reg2 3 0 10(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_alias((v)(x(7))))(_simpleassign BUF)(_trgt(2))(_sens(0(7))))))
			(line__38(_arch 1 0 38(_assignment(_trgt(1))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 2 -1)
)
I 000047 55 1386          1640452787283 simple
(_unit VHDL(onebitcomp 0 43(simple 0 50))
	(_version ve4)
	(_time 1640452787284 2021.12.25 19:19:47)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code b2bcb1e6e5e5e3a4b1b5abe9e7b4b1b4e4b4e6b5b2)
	(_ent
		(_time 1640198927927)
	)
	(_inst g1 0 53(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 54(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 55(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(b))
		)
	)
	(_inst g4 0 56(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g5 0 57(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 58(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 59(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 44(_ent(_in))))
		(_port(_int y -1 0 44(_ent(_in))))
		(_port(_int b -1 0 44(_ent(_out))))
		(_port(_int e -1 0 44(_ent(_out))))
		(_port(_int s -1 0 44(_ent(_out))))
		(_sig(_int xn -1 0 51(_arch(_uni))))
		(_sig(_int yn -1 0 51(_arch(_uni))))
		(_sig(_int c1 -1 0 51(_arch(_uni))))
		(_sig(_int c2 -1 0 51(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1384          1640452787289 simple
(_unit VHDL(signcomp 0 63(simple 0 69))
	(_version ve4)
	(_time 1640452787290 2021.12.25 19:19:47)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code b2bde4e6b9e5e1a4e6b5a1e8b5b4e6b5b2b5b1b4bb)
	(_ent
		(_time 1640270305734)
	)
	(_inst g1 0 72(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 73(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 74(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(b))
		)
	)
	(_inst g4 0 75(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(s))
		)
	)
	(_inst g5 0 76(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 77(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 78(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 64(_ent(_in))))
		(_port(_int y -1 0 64(_ent(_in))))
		(_port(_int b -1 0 64(_ent(_out))))
		(_port(_int e -1 0 64(_ent(_out))))
		(_port(_int s -1 0 64(_ent(_out))))
		(_sig(_int xn -1 0 70(_arch(_uni))))
		(_sig(_int yn -1 0 70(_arch(_uni))))
		(_sig(_int c1 -1 0 70(_arch(_uni))))
		(_sig(_int c2 -1 0 70(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1787          1640452787293 Stage2
(_unit VHDL(comparator 0 54(stage2 1 81))
	(_version ve4)
	(_time 1640452787294 2021.12.25 19:19:47)
	(_source(\../src/Stage1.vhd\(\../src/Stage2.vhd\)))
	(_parameters tan)
	(_code c2cc94979695c2d5c397d39991c4c3c5c6c494c5c0)
	(_ent
		(_time 1640378528229)
	)
	(_generate g1 1 87(_for 3 )
		(_inst g 1 89(_ent . xor2 simple)
			(_port
				((x0)(x(_object 0)))
				((x1)(y(_object 0)))
				((y)(diff(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 1 87(_arch)))
		)
	)
	(_inst g2 1 91(_ent . Encoder8x3 simple)
		(_port
			((x)(diff))
			((y)(en))
			((v)(v))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 82(_array -1((_dto i 7 i 0)))))
		(_sig(_int diff 1 1 82(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 83(_array -1((_dto i 3 i 0)))))
		(_sig(_int en 2 1 83(_arch(_uni))))
		(_sig(_int v -1 1 84(_arch(_uni))))
		(_sig(_int m -2 1 85(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~7~13 1 87(_scalar (_to i 0 i 7))))
		(_prcs
			(line__92(_arch 0 1 92(_assignment(_trgt(9))(_sens(7))(_mon))))
			(line__93(_arch 1 1 93(_prcs(_simple)(_trgt(3)(4)(5))(_sens(9))(_read(0)(1)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage2 2 -1)
)
I 000047 55 1598          1640452787299 simple
(_unit VHDL(testgenerator 0 108(simple 0 112))
	(_version ve4)
	(_time 1640452787300 2021.12.25 19:19:47)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code c2cd9397c59495d5c797d59896c497c4c7c5c0c4c3)
	(_ent
		(_time 1640445142134)
	)
	(_object
		(_port(_int clk -1 0 109(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 109(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 109(_ent(_out))))
		(_port(_int y 0 0 109(_ent(_out))))
		(_port(_int b -1 0 109(_ent(_out))))
		(_port(_int e -1 0 109(_ent(_out))))
		(_port(_int s -1 0 109(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 113(_array -1((_dto i 7 i 0)))))
		(_sig(_int x1 1 0 113(_arch(_uni))))
		(_sig(_int y1 1 0 113(_arch(_uni))))
		(_sig(_int b1 -1 0 114(_arch(_uni))))
		(_sig(_int e1 -1 0 114(_arch(_uni))))
		(_sig(_int s1 -1 0 114(_arch(_uni))))
		(_prcs
			(line__116(_arch 0 0 116(_prcs(_trgt(6)(7))(_sens(0))(_mon))))
			(line__128(_arch 1 0 128(_assignment(_trgt(8))(_sens(6)(7)))))
			(line__129(_arch 2 0 129(_assignment(_trgt(9))(_sens(6)(7)))))
			(line__130(_arch 3 0 130(_assignment(_trgt(10))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . simple 4 -1)
)
I 000047 55 1090          1640452787305 simple
(_unit VHDL(analyzer 0 136(simple 0 140))
	(_version ve4)
	(_time 1640452787306 2021.12.25 19:19:47)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code c2cc9697959597d490c5db99c2c4c7c5c0c4c3c497)
	(_ent
		(_time 1640451595006)
	)
	(_object
		(_port(_int b1 -1 0 137(_ent(_in((i 2))))))
		(_port(_int e1 -1 0 137(_ent(_in((i 2))))))
		(_port(_int s1 -1 0 137(_ent(_in((i 2))))))
		(_port(_int b2 -1 0 137(_ent(_in((i 2))))))
		(_port(_int e2 -1 0 137(_ent(_in((i 2))))))
		(_port(_int s2 -1 0 137(_ent(_in((i 2))))))
		(_port(_int clk -1 0 137(_ent(_in((i 2)))(_event))))
		(_prcs
			(line__142(_arch 0 0 142(_prcs(_sens(6))(_mon)(_read(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(1667330640 1633905012 1699881068 1936487795 1718182944 544367974 1836020326 1701344288 1952543343 2037146473 1952608032 1701734753 1651449956 1987208563 1769239393 7564911)
	)
	(_model . simple 1 -1)
)
I 000047 55 2649          1640452793043 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640452793044 2021.12.25 19:19:53)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 386f383d656f6f2e6c392c626c3f3a3b303f303b3b)
	(_ent
		(_time 1640350775009)
	)
	(_inst g1 0 24(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(reg2(2)))
		)
	)
	(_inst g2 0 25(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 26(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 27(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 28(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 29(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 31(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 32(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(reg2(1)))
		)
	)
	(_inst g10 0 33(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 34(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(6)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 35(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 36(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(reg2(0)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_port(_int v -1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 10(_array -1((_dto i 2 i 0)))))
		(_sig(_int reg2 3 0 10(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_alias((v)(x(7))))(_simpleassign BUF)(_trgt(2))(_sens(0(7))))))
			(line__38(_arch 1 0 38(_assignment(_trgt(1))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 2 -1)
)
I 000047 55 1386          1640452793049 simple
(_unit VHDL(onebitcomp 0 43(simple 0 50))
	(_version ve4)
	(_time 1640452793050 2021.12.25 19:19:53)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 386f6b3d656f692e3b3f21636d3e3b3e6e3e6c3f38)
	(_ent
		(_time 1640198927927)
	)
	(_inst g1 0 53(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 54(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 55(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(b))
		)
	)
	(_inst g4 0 56(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g5 0 57(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 58(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 59(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 44(_ent(_in))))
		(_port(_int y -1 0 44(_ent(_in))))
		(_port(_int b -1 0 44(_ent(_out))))
		(_port(_int e -1 0 44(_ent(_out))))
		(_port(_int s -1 0 44(_ent(_out))))
		(_sig(_int xn -1 0 51(_arch(_uni))))
		(_sig(_int yn -1 0 51(_arch(_uni))))
		(_sig(_int c1 -1 0 51(_arch(_uni))))
		(_sig(_int c2 -1 0 51(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1384          1640452793055 simple
(_unit VHDL(signcomp 0 63(simple 0 69))
	(_version ve4)
	(_time 1640452793056 2021.12.25 19:19:53)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 386e3e3d396f6b2e6c3f2b623f3e6c3f383f3b3e31)
	(_ent
		(_time 1640270305734)
	)
	(_inst g1 0 72(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 73(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 74(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(b))
		)
	)
	(_inst g4 0 75(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(s))
		)
	)
	(_inst g5 0 76(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 77(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 78(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 64(_ent(_in))))
		(_port(_int y -1 0 64(_ent(_in))))
		(_port(_int b -1 0 64(_ent(_out))))
		(_port(_int e -1 0 64(_ent(_out))))
		(_port(_int s -1 0 64(_ent(_out))))
		(_sig(_int xn -1 0 70(_arch(_uni))))
		(_sig(_int yn -1 0 70(_arch(_uni))))
		(_sig(_int c1 -1 0 70(_arch(_uni))))
		(_sig(_int c2 -1 0 70(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1787          1640452793059 Stage2
(_unit VHDL(comparator 0 54(stage2 1 81))
	(_version ve4)
	(_time 1640452793060 2021.12.25 19:19:53)
	(_source(\../src/Stage1.vhd\(\../src/Stage2.vhd\)))
	(_parameters tan)
	(_code 47104145161047504612561c144146404341114045)
	(_ent
		(_time 1640378528229)
	)
	(_generate g1 1 87(_for 3 )
		(_inst g 1 89(_ent . xor2 simple)
			(_port
				((x0)(x(_object 0)))
				((x1)(y(_object 0)))
				((y)(diff(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 1 87(_arch)))
		)
	)
	(_inst g2 1 91(_ent . Encoder8x3 simple)
		(_port
			((x)(diff))
			((y)(en))
			((v)(v))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 82(_array -1((_dto i 7 i 0)))))
		(_sig(_int diff 1 1 82(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 83(_array -1((_dto i 3 i 0)))))
		(_sig(_int en 2 1 83(_arch(_uni))))
		(_sig(_int v -1 1 84(_arch(_uni))))
		(_sig(_int m -2 1 85(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~7~13 1 87(_scalar (_to i 0 i 7))))
		(_prcs
			(line__92(_arch 0 1 92(_assignment(_trgt(9))(_sens(7))(_mon))))
			(line__93(_arch 1 1 93(_prcs(_simple)(_trgt(3)(4)(5))(_sens(9))(_read(0)(1)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage2 2 -1)
)
I 000047 55 1598          1640452793065 simple
(_unit VHDL(testgenerator 0 108(simple 0 112))
	(_version ve4)
	(_time 1640452793066 2021.12.25 19:19:53)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 47114645451110504212501d134112414240454146)
	(_ent
		(_time 1640445142134)
	)
	(_object
		(_port(_int clk -1 0 109(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 109(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 109(_ent(_out))))
		(_port(_int y 0 0 109(_ent(_out))))
		(_port(_int b -1 0 109(_ent(_out))))
		(_port(_int e -1 0 109(_ent(_out))))
		(_port(_int s -1 0 109(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 113(_array -1((_dto i 7 i 0)))))
		(_sig(_int x1 1 0 113(_arch(_uni))))
		(_sig(_int y1 1 0 113(_arch(_uni))))
		(_sig(_int b1 -1 0 114(_arch(_uni))))
		(_sig(_int e1 -1 0 114(_arch(_uni))))
		(_sig(_int s1 -1 0 114(_arch(_uni))))
		(_prcs
			(line__116(_arch 0 0 116(_prcs(_trgt(6)(7))(_sens(0))(_mon))))
			(line__128(_arch 1 0 128(_assignment(_trgt(8))(_sens(6)(7)))))
			(line__129(_arch 2 0 129(_assignment(_trgt(9))(_sens(6)(7)))))
			(line__130(_arch 3 0 130(_assignment(_trgt(10))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . simple 4 -1)
)
I 000047 55 1090          1640452793071 simple
(_unit VHDL(analyzer 0 136(simple 0 140))
	(_version ve4)
	(_time 1640452793072 2021.12.25 19:19:53)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 471043451510125115405e1c474142404541464112)
	(_ent
		(_time 1640451595006)
	)
	(_object
		(_port(_int b1 -1 0 137(_ent(_in((i 2))))))
		(_port(_int e1 -1 0 137(_ent(_in((i 2))))))
		(_port(_int s1 -1 0 137(_ent(_in((i 2))))))
		(_port(_int b2 -1 0 137(_ent(_in((i 2))))))
		(_port(_int e2 -1 0 137(_ent(_in((i 2))))))
		(_port(_int s2 -1 0 137(_ent(_in((i 2))))))
		(_port(_int clk -1 0 137(_ent(_in((i 2)))(_event))))
		(_prcs
			(line__142(_arch 0 0 142(_prcs(_sens(6))(_mon)(_read(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(1667330640 1633905012 1699881068 1936487795 1718182944 544367974 1836020326 1701344288 1952543343 2037146473 1952608032 1701734753 1651449956 1987208563 1769239393 7564911)
	)
	(_model . simple 1 -1)
)
I 000047 55 716           1640452794566 simple
(_unit VHDL(halfadder 0 4(simple 0 8))
	(_version ve4)
	(_time 1640452794567 2021.12.25 19:19:54)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 33646936316434253567226966353735363431353b)
	(_ent
		(_time 1639929792197)
	)
	(_inst g1 0 10(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g2 0 11(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int c -1 0 5(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1040          1640452794572 simple
(_unit VHDL(fulladder 0 4(simple 0 21))
	(_version ve4)
	(_time 1640452794573 2021.12.25 19:19:54)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 336467373564342560612269663537353634313535)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 24(_ent . halfAdder simple)
		(_port
			((x)(x))
			((y)(y))
			((s)(a))
			((c)(b))
		)
	)
	(_inst g2 0 25(_ent . halfAdder simple)
		(_port
			((x)(a))
			((y)(z))
			((s)(s))
			((c)(d))
		)
	)
	(_inst g3 0 26(_ent . or2 simple)
		(_port
			((x0)(b))
			((x1)(d))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 22(_arch(_uni))))
		(_sig(_int b -1 0 22(_arch(_uni))))
		(_sig(_int c -1 0 22(_arch(_uni))))
		(_sig(_int d -1 0 22(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1779          1640452794578 simple
(_unit VHDL(adder8bits 0 33(simple 0 37))
	(_version ve4)
	(_time 1640452794579 2021.12.25 19:19:54)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 33646036346463253737216c6a3531353a34373430)
	(_ent
		(_time 1639937194601)
	)
	(_generate gen1 0 41(_for 2 )
		(_inst g1 0 43(_ent . xor2 simple)
			(_port
				((x0)(cin))
				((x1)(b(_object 0)))
				((y)(b_neg(_object 0)))
			)
		)
		(_inst g2 0 44(_ent . fullAdder simple)
			(_port
				((x)(a(_object 0)))
				((y)(b_neg(_object 0)))
				((z)(ripple(_object 0)))
				((s)(r(_object 0)))
				((co)(ripple(_index 1)))
			)
		)
		(_object
			(_cnst(_int i 2 0 41(_arch)))
		)
	)
	(_inst g3 0 46(_ent . xor2 simple)
		(_port
			((x0)(cin))
			((x1)(b(7)))
			((y)(b_neg(7)))
		)
	)
	(_inst g4 0 47(_ent . fullAdder simple)
		(_port
			((x)(a(7)))
			((y)(b_neg(7)))
			((z)(ripple(7)))
			((s)(r(7)))
			((co)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 34(_ent(_in))))
		(_port(_int r 0 0 34(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int ripple 1 0 38(_arch(_uni))))
		(_sig(_int b_neg 1 0 38(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 41(_scalar (_to i 0 i 6))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_alias((ripple(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . simple 2 -1)
)
I 000047 55 2057          1640452794584 Stage1
(_unit VHDL(comparator 0 54(stage1 0 58))
	(_version ve4)
	(_time 1640452794585 2021.12.25 19:19:54)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 336462366664332432642268603532343735653431)
	(_ent
		(_time 1640378528229)
	)
	(_inst reg1 0 64(_ent . DFF8)
		(_port
			((D)(x))
			((clk)(clk))
			((Q)(x1))
		)
	)
	(_inst reg2 0 65(_ent . DFF8)
		(_port
			((D)(y))
			((clk)(clk))
			((Q)(y1))
		)
	)
	(_inst g1 0 66(_ent . Adder8bits simple)
		(_port
			((a)(x))
			((b)(y))
			((cin)(c1))
			((r)(r))
			((cout)(c2))
		)
	)
	(_inst g2 0 67(_ent . and2 simple)
		(_port
			((x0)(r(7)))
			((x1)(_code 3))
			((y)(f))
		)
	)
	(_inst g3 0 68(_ent . nor8 simple)
		(_port
			((x)(r))
			((y)(g))
		)
	)
	(_inst g4 0 69(_ent . nor2 simple)
		(_port
			((x0)(f))
			((x1)(g))
			((y)(h))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59(_array -1((_dto i 7 i 0)))))
		(_sig(_int r 1 0 59(_arch(_uni))))
		(_sig(_int x1 1 0 59(_arch(_uni))))
		(_sig(_int y1 1 0 59(_arch(_uni))))
		(_sig(_int c1 -1 0 60(_arch(_uni((i 3))))))
		(_sig(_int c2 -1 0 61(_arch(_uni))))
		(_sig(_int f -1 0 62(_arch(_uni))))
		(_sig(_int g -1 0 62(_arch(_uni))))
		(_sig(_int h -1 0 62(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_alias((b)(h)))(_simpleassign BUF)(_trgt(3))(_sens(13)))))
			(line__71(_arch 1 0 71(_assignment(_alias((e)(g)))(_simpleassign BUF)(_trgt(4))(_sens(12)))))
			(line__72(_arch 2 0 72(_assignment(_alias((s)(f)))(_simpleassign BUF)(_trgt(5))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage1 4 -1)
)
I 000043 55 1398          1640452794590 bb
(_unit VHDL(testb 0 54(bb 0 85))
	(_version ve4)
	(_time 1640452794591 2021.12.25 19:19:54)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 336565363565642436342168663536343034373531)
	(_ent
		(_time 1639937194607)
	)
	(_inst g0 0 91(_ent . TestGenerator simple)
		(_port
			((clk)(clk))
			((x)(x))
			((y)(y))
			((b)(b1))
			((e)(e1))
			((s)(s1))
		)
	)
	(_inst g1 0 92(_ent . Comparator Stage1)
		(_port
			((x)(x))
			((y)(y))
			((clk)(clk))
			((b)(b2))
			((e)(e2))
			((s)(s2))
		)
	)
	(_inst g2 0 93(_ent . Analyzer simple)
		(_port
			((b1)(clk))
			((e1)(b1))
			((s1)(e1))
			((b2)(s1))
			((e2)(b2))
			((s2)(e2))
			((clk)(s2))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 86(_array -1((_dto i 7 i 0)))))
		(_sig(_int x 0 0 86(_arch(_uni))))
		(_sig(_int y 0 0 86(_arch(_uni))))
		(_sig(_int clk -1 0 87(_arch(_uni((i 2))))))
		(_sig(_int b1 -1 0 88(_arch(_uni))))
		(_sig(_int e1 -1 0 88(_arch(_uni))))
		(_sig(_int s1 -1 0 88(_arch(_uni))))
		(_sig(_int b2 -1 0 88(_arch(_uni))))
		(_sig(_int e2 -1 0 88(_arch(_uni))))
		(_sig(_int s2 -1 0 88(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_trgt(2))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . bb 1 -1)
)
I 000047 55 2649          1640452982972 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640452982973 2021.12.25 19:23:02)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 29277e2d757e7e3f7d283d737d2e2b2a212e212a2a)
	(_ent
		(_time 1640350775009)
	)
	(_inst g1 0 24(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(reg2(2)))
		)
	)
	(_inst g2 0 25(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 26(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 27(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 28(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 29(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 31(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 32(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(reg2(1)))
		)
	)
	(_inst g10 0 33(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 34(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(6)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 35(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 36(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(reg2(0)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_port(_int v -1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 10(_array -1((_dto i 2 i 0)))))
		(_sig(_int reg2 3 0 10(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_alias((v)(x(7))))(_simpleassign BUF)(_trgt(2))(_sens(0(7))))))
			(line__38(_arch 1 0 38(_assignment(_trgt(1))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 2 -1)
)
I 000047 55 1386          1640452982978 simple
(_unit VHDL(onebitcomp 0 43(simple 0 50))
	(_version ve4)
	(_time 1640452982979 2021.12.25 19:23:02)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 29272d2d757e783f2a2e30727c2f2a2f7f2f7d2e29)
	(_ent
		(_time 1640198927927)
	)
	(_inst g1 0 53(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 54(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 55(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(b))
		)
	)
	(_inst g4 0 56(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g5 0 57(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 58(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 59(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 44(_ent(_in))))
		(_port(_int y -1 0 44(_ent(_in))))
		(_port(_int b -1 0 44(_ent(_out))))
		(_port(_int e -1 0 44(_ent(_out))))
		(_port(_int s -1 0 44(_ent(_out))))
		(_sig(_int xn -1 0 51(_arch(_uni))))
		(_sig(_int yn -1 0 51(_arch(_uni))))
		(_sig(_int c1 -1 0 51(_arch(_uni))))
		(_sig(_int c2 -1 0 51(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1384          1640452982984 simple
(_unit VHDL(signcomp 0 63(simple 0 69))
	(_version ve4)
	(_time 1640452982985 2021.12.25 19:23:02)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 2926782d297e7a3f7d2e3a732e2f7d2e292e2a2f20)
	(_ent
		(_time 1640270305734)
	)
	(_inst g1 0 72(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 73(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 74(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(b))
		)
	)
	(_inst g4 0 75(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(s))
		)
	)
	(_inst g5 0 76(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 77(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 78(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 64(_ent(_in))))
		(_port(_int y -1 0 64(_ent(_in))))
		(_port(_int b -1 0 64(_ent(_out))))
		(_port(_int e -1 0 64(_ent(_out))))
		(_port(_int s -1 0 64(_ent(_out))))
		(_sig(_int xn -1 0 70(_arch(_uni))))
		(_sig(_int yn -1 0 70(_arch(_uni))))
		(_sig(_int c1 -1 0 70(_arch(_uni))))
		(_sig(_int c2 -1 0 70(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1787          1640452982988 Stage2
(_unit VHDL(comparator 0 54(stage2 1 81))
	(_version ve4)
	(_time 1640452982989 2021.12.25 19:23:02)
	(_source(\../src/Stage1.vhd\(\../src/Stage2.vhd\)))
	(_parameters tan)
	(_code 2927782d767e293e287c38727a2f282e2d2f7f2e2b)
	(_ent
		(_time 1640378528229)
	)
	(_generate g1 1 87(_for 3 )
		(_inst g 1 89(_ent . xor2 simple)
			(_port
				((x0)(x(_object 0)))
				((x1)(y(_object 0)))
				((y)(diff(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 1 87(_arch)))
		)
	)
	(_inst g2 1 91(_ent . Encoder8x3 simple)
		(_port
			((x)(diff))
			((y)(en))
			((v)(v))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 82(_array -1((_dto i 7 i 0)))))
		(_sig(_int diff 1 1 82(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 83(_array -1((_dto i 3 i 0)))))
		(_sig(_int en 2 1 83(_arch(_uni))))
		(_sig(_int v -1 1 84(_arch(_uni))))
		(_sig(_int m -2 1 85(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~7~13 1 87(_scalar (_to i 0 i 7))))
		(_prcs
			(line__92(_arch 0 1 92(_assignment(_trgt(9))(_sens(7))(_mon))))
			(line__93(_arch 1 1 93(_prcs(_simple)(_trgt(3)(4)(5))(_sens(9))(_read(0)(1)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage2 2 -1)
)
I 000047 55 1090          1640452982996 simple
(_unit VHDL(analyzer 0 136(simple 0 140))
	(_version ve4)
	(_time 1640452982997 2021.12.25 19:23:02)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 39376a3c656e6c2f6b3e2062393f3c3e3b3f383f6c)
	(_ent
		(_time 1640451595006)
	)
	(_object
		(_port(_int b1 -1 0 137(_ent(_in((i 2))))))
		(_port(_int e1 -1 0 137(_ent(_in((i 2))))))
		(_port(_int s1 -1 0 137(_ent(_in((i 2))))))
		(_port(_int b2 -1 0 137(_ent(_in((i 2))))))
		(_port(_int e2 -1 0 137(_ent(_in((i 2))))))
		(_port(_int s2 -1 0 137(_ent(_in((i 2))))))
		(_port(_int clk -1 0 137(_ent(_in((i 2)))(_event))))
		(_prcs
			(line__142(_arch 0 0 142(_prcs(_sens(6))(_mon)(_read(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(1667330640 1633905012 1699881068 1936487795 1718182944 544367974 1836020326 1701344288 1952543343 2037146473 1952608032 1701734753 1651449956 1987208563 1769239393 7564911)
	)
	(_model . simple 1 -1)
)
I 000047 55 2649          1640453026316 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640453026317 2021.12.25 19:23:46)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 797c7878252e2e6f2d786d232d7e7b7a717e717a7a)
	(_ent
		(_time 1640350775009)
	)
	(_inst g1 0 24(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(reg2(2)))
		)
	)
	(_inst g2 0 25(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 26(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 27(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 28(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 29(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 31(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 32(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(reg2(1)))
		)
	)
	(_inst g10 0 33(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 34(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(6)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 35(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 36(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(reg2(0)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_port(_int v -1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 10(_array -1((_dto i 2 i 0)))))
		(_sig(_int reg2 3 0 10(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_alias((v)(x(7))))(_simpleassign BUF)(_trgt(2))(_sens(0(7))))))
			(line__38(_arch 1 0 38(_assignment(_trgt(1))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 2 -1)
)
I 000047 55 1386          1640453026322 simple
(_unit VHDL(onebitcomp 0 43(simple 0 50))
	(_version ve4)
	(_time 1640453026323 2021.12.25 19:23:46)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 797c2b78252e286f7a7e60222c7f7a7f2f7f2d7e79)
	(_ent
		(_time 1640198927927)
	)
	(_inst g1 0 53(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 54(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 55(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(b))
		)
	)
	(_inst g4 0 56(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g5 0 57(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 58(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 59(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 44(_ent(_in))))
		(_port(_int y -1 0 44(_ent(_in))))
		(_port(_int b -1 0 44(_ent(_out))))
		(_port(_int e -1 0 44(_ent(_out))))
		(_port(_int s -1 0 44(_ent(_out))))
		(_sig(_int xn -1 0 51(_arch(_uni))))
		(_sig(_int yn -1 0 51(_arch(_uni))))
		(_sig(_int c1 -1 0 51(_arch(_uni))))
		(_sig(_int c2 -1 0 51(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1384          1640453026328 simple
(_unit VHDL(signcomp 0 63(simple 0 69))
	(_version ve4)
	(_time 1640453026329 2021.12.25 19:23:46)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 797d7e78792e2a6f2d7e6a237e7f2d7e797e7a7f70)
	(_ent
		(_time 1640270305734)
	)
	(_inst g1 0 72(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 73(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 74(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(b))
		)
	)
	(_inst g4 0 75(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(s))
		)
	)
	(_inst g5 0 76(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 77(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 78(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 64(_ent(_in))))
		(_port(_int y -1 0 64(_ent(_in))))
		(_port(_int b -1 0 64(_ent(_out))))
		(_port(_int e -1 0 64(_ent(_out))))
		(_port(_int s -1 0 64(_ent(_out))))
		(_sig(_int xn -1 0 70(_arch(_uni))))
		(_sig(_int yn -1 0 70(_arch(_uni))))
		(_sig(_int c1 -1 0 70(_arch(_uni))))
		(_sig(_int c2 -1 0 70(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1787          1640453026332 Stage2
(_unit VHDL(comparator 0 54(stage2 1 81))
	(_version ve4)
	(_time 1640453026333 2021.12.25 19:23:46)
	(_source(\../src/Stage1.vhd\(\../src/Stage2.vhd\)))
	(_parameters tan)
	(_code 797c7e78262e796e782c68222a7f787e7d7f2f7e7b)
	(_ent
		(_time 1640378528229)
	)
	(_generate g1 1 87(_for 3 )
		(_inst g 1 89(_ent . xor2 simple)
			(_port
				((x0)(x(_object 0)))
				((x1)(y(_object 0)))
				((y)(diff(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 1 87(_arch)))
		)
	)
	(_inst g2 1 91(_ent . Encoder8x3 simple)
		(_port
			((x)(diff))
			((y)(en))
			((v)(v))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 82(_array -1((_dto i 7 i 0)))))
		(_sig(_int diff 1 1 82(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 83(_array -1((_dto i 3 i 0)))))
		(_sig(_int en 2 1 83(_arch(_uni))))
		(_sig(_int v -1 1 84(_arch(_uni))))
		(_sig(_int m -2 1 85(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~7~13 1 87(_scalar (_to i 0 i 7))))
		(_prcs
			(line__92(_arch 0 1 92(_assignment(_trgt(9))(_sens(7))(_mon))))
			(line__93(_arch 1 1 93(_prcs(_simple)(_trgt(3)(4)(5))(_sens(9))(_read(0)(1)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage2 2 -1)
)
I 000047 55 1760          1640453026338 simple
(_unit VHDL(testgenerator 0 108(simple 0 112))
	(_version ve4)
	(_time 1640453026339 2021.12.25 19:23:46)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 797d7978752f2e6e7c2a6e232d7f2c7f7c7e7b7f78)
	(_ent
		(_time 1640445142134)
	)
	(_object
		(_port(_int clk -1 0 109(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 109(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 109(_ent(_out))))
		(_port(_int y 0 0 109(_ent(_out))))
		(_port(_int b -1 0 109(_ent(_out))))
		(_port(_int e -1 0 109(_ent(_out))))
		(_port(_int s -1 0 109(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 113(_array -1((_dto i 7 i 0)))))
		(_sig(_int x1 1 0 113(_arch(_uni))))
		(_sig(_int y1 1 0 113(_arch(_uni))))
		(_sig(_int b1 -1 0 114(_arch(_uni))))
		(_sig(_int e1 -1 0 114(_arch(_uni))))
		(_sig(_int s1 -1 0 114(_arch(_uni))))
		(_prcs
			(line__116(_arch 0 0 116(_prcs(_trgt(6)(7))(_sens(0))(_mon))))
			(line__128(_arch 1 0 128(_assignment(_alias((x)(x1)))(_trgt(1))(_sens(6)))))
			(line__129(_arch 2 0 129(_assignment(_alias((y)(y1)))(_trgt(2))(_sens(7)))))
			(line__130(_arch 3 0 130(_assignment(_trgt(8))(_sens(6)(7)))))
			(line__131(_arch 4 0 131(_assignment(_trgt(9))(_sens(6)(7)))))
			(line__132(_arch 5 0 132(_assignment(_trgt(10))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . simple 6 -1)
)
I 000047 55 1090          1640453026344 simple
(_unit VHDL(analyzer 0 136(simple 0 142))
	(_version ve4)
	(_time 1640453026345 2021.12.25 19:23:46)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 898c8c87d5dedc9fdb8e90d2898f8c8e8b8f888fdc)
	(_ent
		(_time 1640451595006)
	)
	(_object
		(_port(_int b1 -1 0 137(_ent(_in((i 2))))))
		(_port(_int e1 -1 0 137(_ent(_in((i 2))))))
		(_port(_int s1 -1 0 137(_ent(_in((i 2))))))
		(_port(_int b2 -1 0 137(_ent(_in((i 2))))))
		(_port(_int e2 -1 0 137(_ent(_in((i 2))))))
		(_port(_int s2 -1 0 137(_ent(_in((i 2))))))
		(_port(_int clk -1 0 137(_ent(_in((i 2)))(_event))))
		(_prcs
			(line__144(_arch 0 0 144(_prcs(_sens(6))(_mon)(_read(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(1667330640 1633905012 1699881068 1936487795 1718182944 544367974 1836020326 1701344288 1952543343 2037146473 1952608032 1701734753 1651449956 1987208563 1769239393 7564911)
	)
	(_model . simple 1 -1)
)
I 000047 55 2649          1640453318348 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640453318349 2021.12.25 19:28:38)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 386f343d656f6f2e6c392c626c3f3a3b303f303b3b)
	(_ent
		(_time 1640350775009)
	)
	(_inst g1 0 24(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(reg2(2)))
		)
	)
	(_inst g2 0 25(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 26(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 27(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 28(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 29(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 31(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 32(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(reg2(1)))
		)
	)
	(_inst g10 0 33(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 34(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(6)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 35(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 36(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(reg2(0)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_port(_int v -1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 10(_array -1((_dto i 2 i 0)))))
		(_sig(_int reg2 3 0 10(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_alias((v)(x(7))))(_simpleassign BUF)(_trgt(2))(_sens(0(7))))))
			(line__38(_arch 1 0 38(_assignment(_trgt(1))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 2 -1)
)
I 000047 55 1386          1640453318354 simple
(_unit VHDL(onebitcomp 0 43(simple 0 50))
	(_version ve4)
	(_time 1640453318355 2021.12.25 19:28:38)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 386f673d656f692e3b3f21636d3e3b3e6e3e6c3f38)
	(_ent
		(_time 1640198927927)
	)
	(_inst g1 0 53(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 54(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 55(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(b))
		)
	)
	(_inst g4 0 56(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g5 0 57(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 58(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 59(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 44(_ent(_in))))
		(_port(_int y -1 0 44(_ent(_in))))
		(_port(_int b -1 0 44(_ent(_out))))
		(_port(_int e -1 0 44(_ent(_out))))
		(_port(_int s -1 0 44(_ent(_out))))
		(_sig(_int xn -1 0 51(_arch(_uni))))
		(_sig(_int yn -1 0 51(_arch(_uni))))
		(_sig(_int c1 -1 0 51(_arch(_uni))))
		(_sig(_int c2 -1 0 51(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1384          1640453318360 simple
(_unit VHDL(signcomp 0 63(simple 0 69))
	(_version ve4)
	(_time 1640453318361 2021.12.25 19:28:38)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 386e323d396f6b2e6c3f2b623f3e6c3f383f3b3e31)
	(_ent
		(_time 1640270305734)
	)
	(_inst g1 0 72(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 73(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 74(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(b))
		)
	)
	(_inst g4 0 75(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(s))
		)
	)
	(_inst g5 0 76(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 77(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 78(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 64(_ent(_in))))
		(_port(_int y -1 0 64(_ent(_in))))
		(_port(_int b -1 0 64(_ent(_out))))
		(_port(_int e -1 0 64(_ent(_out))))
		(_port(_int s -1 0 64(_ent(_out))))
		(_sig(_int xn -1 0 70(_arch(_uni))))
		(_sig(_int yn -1 0 70(_arch(_uni))))
		(_sig(_int c1 -1 0 70(_arch(_uni))))
		(_sig(_int c2 -1 0 70(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1787          1640453318364 Stage2
(_unit VHDL(comparator 0 54(stage2 1 81))
	(_version ve4)
	(_time 1640453318365 2021.12.25 19:28:38)
	(_source(\../src/Stage1.vhd\(\../src/Stage2.vhd\)))
	(_parameters tan)
	(_code 386f323d666f382f396d29636b3e393f3c3e6e3f3a)
	(_ent
		(_time 1640378528229)
	)
	(_generate g1 1 87(_for 3 )
		(_inst g 1 89(_ent . xor2 simple)
			(_port
				((x0)(x(_object 0)))
				((x1)(y(_object 0)))
				((y)(diff(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 1 87(_arch)))
		)
	)
	(_inst g2 1 91(_ent . Encoder8x3 simple)
		(_port
			((x)(diff))
			((y)(en))
			((v)(v))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 82(_array -1((_dto i 7 i 0)))))
		(_sig(_int diff 1 1 82(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 83(_array -1((_dto i 3 i 0)))))
		(_sig(_int en 2 1 83(_arch(_uni))))
		(_sig(_int v -1 1 84(_arch(_uni))))
		(_sig(_int m -2 1 85(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~7~13 1 87(_scalar (_to i 0 i 7))))
		(_prcs
			(line__92(_arch 0 1 92(_assignment(_trgt(9))(_sens(7))(_mon))))
			(line__93(_arch 1 1 93(_prcs(_simple)(_trgt(3)(4)(5))(_sens(9))(_read(0)(1)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage2 2 -1)
)
I 000047 55 1759          1640453318370 simple
(_unit VHDL(testgenerator 0 108(simple 0 112))
	(_version ve4)
	(_time 1640453318371 2021.12.25 19:28:38)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 386e353d356e6f2f3d6b2f626c3e6d3e3d3f3a3e39)
	(_ent
		(_time 1640445142134)
	)
	(_object
		(_port(_int clk -1 0 109(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 109(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 109(_ent(_out))))
		(_port(_int y 0 0 109(_ent(_out))))
		(_port(_int b -1 0 109(_ent(_out))))
		(_port(_int e -1 0 109(_ent(_out))))
		(_port(_int s -1 0 109(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 113(_array -1((_dto i 7 i 0)))))
		(_sig(_int x1 1 0 113(_arch(_uni))))
		(_sig(_int y1 1 0 113(_arch(_uni))))
		(_sig(_int b1 -1 0 114(_arch(_uni))))
		(_sig(_int e1 -1 0 114(_arch(_uni))))
		(_sig(_int s1 -1 0 114(_arch(_uni))))
		(_prcs
			(line__116(_arch 0 0 116(_prcs(_trgt(6)(7))(_sens(0))(_mon))))
			(line__128(_arch 1 0 128(_assignment(_alias((x)(x1)))(_trgt(1))(_sens(6)))))
			(line__129(_arch 2 0 129(_assignment(_alias((y)(y1)))(_trgt(2))(_sens(7)))))
			(line__130(_arch 3 0 130(_assignment(_trgt(3))(_sens(6)(7)))))
			(line__131(_arch 4 0 131(_assignment(_trgt(4))(_sens(6)(7)))))
			(line__132(_arch 5 0 132(_assignment(_trgt(5))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . simple 6 -1)
)
I 000047 55 1090          1640453318376 simple
(_unit VHDL(analyzer 0 136(simple 0 142))
	(_version ve4)
	(_time 1640453318377 2021.12.25 19:28:38)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 481f404a151f1d5e1a4f5113484e4d4f4a4e494e1d)
	(_ent
		(_time 1640451595006)
	)
	(_object
		(_port(_int b1 -1 0 137(_ent(_in((i 2))))))
		(_port(_int e1 -1 0 137(_ent(_in((i 2))))))
		(_port(_int s1 -1 0 137(_ent(_in((i 2))))))
		(_port(_int b2 -1 0 137(_ent(_in((i 2))))))
		(_port(_int e2 -1 0 137(_ent(_in((i 2))))))
		(_port(_int s2 -1 0 137(_ent(_in((i 2))))))
		(_port(_int clk -1 0 137(_ent(_in((i 2)))(_event))))
		(_prcs
			(line__144(_arch 0 0 144(_prcs(_sens(6))(_mon)(_read(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(1667330640 1633905012 1699881068 1936487795 1718182944 544367974 1836020326 1701344288 1952543343 2037146473 1952608032 1701734753 1651449956 1987208563 1769239393 7564911)
	)
	(_model . simple 1 -1)
)
I 000047 55 2649          1640453335011 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640453335012 2021.12.25 19:28:55)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 481b1c4a151f1f5e1c495c121c4f4a4b404f404b4b)
	(_ent
		(_time 1640350775009)
	)
	(_inst g1 0 24(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(reg2(2)))
		)
	)
	(_inst g2 0 25(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 26(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 27(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 28(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 29(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 31(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 32(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(reg2(1)))
		)
	)
	(_inst g10 0 33(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 34(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(6)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 35(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 36(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(reg2(0)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_port(_int v -1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 10(_array -1((_dto i 2 i 0)))))
		(_sig(_int reg2 3 0 10(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_alias((v)(x(7))))(_simpleassign BUF)(_trgt(2))(_sens(0(7))))))
			(line__38(_arch 1 0 38(_assignment(_trgt(1))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 2 -1)
)
I 000047 55 1386          1640453335017 simple
(_unit VHDL(onebitcomp 0 43(simple 0 50))
	(_version ve4)
	(_time 1640453335018 2021.12.25 19:28:55)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 481b4f4a151f195e4b4f51131d4e4b4e1e4e1c4f48)
	(_ent
		(_time 1640198927927)
	)
	(_inst g1 0 53(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 54(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 55(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(b))
		)
	)
	(_inst g4 0 56(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g5 0 57(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 58(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 59(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 44(_ent(_in))))
		(_port(_int y -1 0 44(_ent(_in))))
		(_port(_int b -1 0 44(_ent(_out))))
		(_port(_int e -1 0 44(_ent(_out))))
		(_port(_int s -1 0 44(_ent(_out))))
		(_sig(_int xn -1 0 51(_arch(_uni))))
		(_sig(_int yn -1 0 51(_arch(_uni))))
		(_sig(_int c1 -1 0 51(_arch(_uni))))
		(_sig(_int c2 -1 0 51(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1384          1640453335023 simple
(_unit VHDL(signcomp 0 63(simple 0 69))
	(_version ve4)
	(_time 1640453335024 2021.12.25 19:28:55)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 481a1a4a491f1b5e1c4f5b124f4e1c4f484f4b4e41)
	(_ent
		(_time 1640270305734)
	)
	(_inst g1 0 72(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 73(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 74(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(b))
		)
	)
	(_inst g4 0 75(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(s))
		)
	)
	(_inst g5 0 76(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 77(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 78(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 64(_ent(_in))))
		(_port(_int y -1 0 64(_ent(_in))))
		(_port(_int b -1 0 64(_ent(_out))))
		(_port(_int e -1 0 64(_ent(_out))))
		(_port(_int s -1 0 64(_ent(_out))))
		(_sig(_int xn -1 0 70(_arch(_uni))))
		(_sig(_int yn -1 0 70(_arch(_uni))))
		(_sig(_int c1 -1 0 70(_arch(_uni))))
		(_sig(_int c2 -1 0 70(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1787          1640453335027 Stage2
(_unit VHDL(comparator 0 54(stage2 1 81))
	(_version ve4)
	(_time 1640453335028 2021.12.25 19:28:55)
	(_source(\../src/Stage1.vhd\(\../src/Stage2.vhd\)))
	(_parameters tan)
	(_code 580b0a5b060f584f590d49030b5e595f5c5e0e5f5a)
	(_ent
		(_time 1640378528229)
	)
	(_generate g1 1 87(_for 3 )
		(_inst g 1 89(_ent . xor2 simple)
			(_port
				((x0)(x(_object 0)))
				((x1)(y(_object 0)))
				((y)(diff(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 1 87(_arch)))
		)
	)
	(_inst g2 1 91(_ent . Encoder8x3 simple)
		(_port
			((x)(diff))
			((y)(en))
			((v)(v))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 82(_array -1((_dto i 7 i 0)))))
		(_sig(_int diff 1 1 82(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 83(_array -1((_dto i 3 i 0)))))
		(_sig(_int en 2 1 83(_arch(_uni))))
		(_sig(_int v -1 1 84(_arch(_uni))))
		(_sig(_int m -2 1 85(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~7~13 1 87(_scalar (_to i 0 i 7))))
		(_prcs
			(line__92(_arch 0 1 92(_assignment(_trgt(9))(_sens(7))(_mon))))
			(line__93(_arch 1 1 93(_prcs(_simple)(_trgt(3)(4)(5))(_sens(9))(_read(0)(1)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage2 2 -1)
)
I 000047 55 1759          1640453335033 simple
(_unit VHDL(testgenerator 0 108(simple 0 112))
	(_version ve4)
	(_time 1640453335034 2021.12.25 19:28:55)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 580a0d5b550e0f4f5d0b4f020c5e0d5e5d5f5a5e59)
	(_ent
		(_time 1640445142134)
	)
	(_object
		(_port(_int clk -1 0 109(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 109(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 109(_ent(_out))))
		(_port(_int y 0 0 109(_ent(_out))))
		(_port(_int b -1 0 109(_ent(_out))))
		(_port(_int e -1 0 109(_ent(_out))))
		(_port(_int s -1 0 109(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 113(_array -1((_dto i 7 i 0)))))
		(_sig(_int x1 1 0 113(_arch(_uni))))
		(_sig(_int y1 1 0 113(_arch(_uni))))
		(_sig(_int b1 -1 0 114(_arch(_uni))))
		(_sig(_int e1 -1 0 114(_arch(_uni))))
		(_sig(_int s1 -1 0 114(_arch(_uni))))
		(_prcs
			(line__116(_arch 0 0 116(_prcs(_trgt(6)(7))(_sens(0))(_mon))))
			(line__128(_arch 1 0 128(_assignment(_alias((x)(x1)))(_trgt(1))(_sens(6)))))
			(line__129(_arch 2 0 129(_assignment(_alias((y)(y1)))(_trgt(2))(_sens(7)))))
			(line__130(_arch 3 0 130(_assignment(_trgt(3))(_sens(6)(7)))))
			(line__131(_arch 4 0 131(_assignment(_trgt(4))(_sens(6)(7)))))
			(line__132(_arch 5 0 132(_assignment(_trgt(5))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . simple 6 -1)
)
I 000047 55 1090          1640453335039 simple
(_unit VHDL(analyzer 0 136(simple 0 142))
	(_version ve4)
	(_time 1640453335040 2021.12.25 19:28:55)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 580b085b050f0d4e0a5f4103585e5d5f5a5e595e0d)
	(_ent
		(_time 1640451595006)
	)
	(_object
		(_port(_int b1 -1 0 137(_ent(_in((i 2))))))
		(_port(_int e1 -1 0 137(_ent(_in((i 2))))))
		(_port(_int s1 -1 0 137(_ent(_in((i 2))))))
		(_port(_int b2 -1 0 137(_ent(_in((i 2))))))
		(_port(_int e2 -1 0 137(_ent(_in((i 2))))))
		(_port(_int s2 -1 0 137(_ent(_in((i 2))))))
		(_port(_int clk -1 0 137(_ent(_in((i 2)))(_event))))
		(_prcs
			(line__144(_arch 0 0 144(_prcs(_sens(6))(_mon)(_read(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(1667330640 1633905012 1699881068 1936487795 1718182944 544367974 1836020326 1701344288 1952543343 2037146473 1952608032 1701734753 1651449956 1987208563 1769239393 7564911)
	)
	(_model . simple 1 -1)
)
I 000047 55 2649          1640453518156 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640453518157 2021.12.25 19:31:58)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code adf9adfaacfafabbf9acb9f7f9aaafaea5aaa5aeae)
	(_ent
		(_time 1640350775009)
	)
	(_inst g1 0 24(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(reg2(2)))
		)
	)
	(_inst g2 0 25(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 26(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 27(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 28(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 29(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 31(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 32(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(reg2(1)))
		)
	)
	(_inst g10 0 33(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 34(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(6)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 35(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 36(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(reg2(0)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_port(_int v -1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 10(_array -1((_dto i 2 i 0)))))
		(_sig(_int reg2 3 0 10(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_alias((v)(x(7))))(_simpleassign BUF)(_trgt(2))(_sens(0(7))))))
			(line__38(_arch 1 0 38(_assignment(_trgt(1))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 2 -1)
)
I 000047 55 1386          1640453518162 simple
(_unit VHDL(onebitcomp 0 43(simple 0 50))
	(_version ve4)
	(_time 1640453518163 2021.12.25 19:31:58)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code bde9eee9bceaecabbebaa4e6e8bbbebbebbbe9babd)
	(_ent
		(_time 1640198927927)
	)
	(_inst g1 0 53(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 54(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 55(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(b))
		)
	)
	(_inst g4 0 56(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g5 0 57(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 58(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 59(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 44(_ent(_in))))
		(_port(_int y -1 0 44(_ent(_in))))
		(_port(_int b -1 0 44(_ent(_out))))
		(_port(_int e -1 0 44(_ent(_out))))
		(_port(_int s -1 0 44(_ent(_out))))
		(_sig(_int xn -1 0 51(_arch(_uni))))
		(_sig(_int yn -1 0 51(_arch(_uni))))
		(_sig(_int c1 -1 0 51(_arch(_uni))))
		(_sig(_int c2 -1 0 51(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1384          1640453518168 simple
(_unit VHDL(signcomp 0 63(simple 0 69))
	(_version ve4)
	(_time 1640453518169 2021.12.25 19:31:58)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code bde8bbe9e0eaeeabe9baaee7babbe9babdbabebbb4)
	(_ent
		(_time 1640270305734)
	)
	(_inst g1 0 72(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 73(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 74(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(b))
		)
	)
	(_inst g4 0 75(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(s))
		)
	)
	(_inst g5 0 76(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 77(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 78(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 64(_ent(_in))))
		(_port(_int y -1 0 64(_ent(_in))))
		(_port(_int b -1 0 64(_ent(_out))))
		(_port(_int e -1 0 64(_ent(_out))))
		(_port(_int s -1 0 64(_ent(_out))))
		(_sig(_int xn -1 0 70(_arch(_uni))))
		(_sig(_int yn -1 0 70(_arch(_uni))))
		(_sig(_int c1 -1 0 70(_arch(_uni))))
		(_sig(_int c2 -1 0 70(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1787          1640453518172 Stage2
(_unit VHDL(comparator 0 54(stage2 1 81))
	(_version ve4)
	(_time 1640453518173 2021.12.25 19:31:58)
	(_source(\../src/Stage1.vhd\(\../src/Stage2.vhd\)))
	(_parameters tan)
	(_code bde9bbe9bfeabdaabce8ace6eebbbcbab9bbebbabf)
	(_ent
		(_time 1640378528229)
	)
	(_generate g1 1 87(_for 3 )
		(_inst g 1 89(_ent . xor2 simple)
			(_port
				((x0)(x(_object 0)))
				((x1)(y(_object 0)))
				((y)(diff(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 1 87(_arch)))
		)
	)
	(_inst g2 1 91(_ent . Encoder8x3 simple)
		(_port
			((x)(diff))
			((y)(en))
			((v)(v))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 82(_array -1((_dto i 7 i 0)))))
		(_sig(_int diff 1 1 82(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 83(_array -1((_dto i 3 i 0)))))
		(_sig(_int en 2 1 83(_arch(_uni))))
		(_sig(_int v -1 1 84(_arch(_uni))))
		(_sig(_int m -2 1 85(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~7~13 1 87(_scalar (_to i 0 i 7))))
		(_prcs
			(line__92(_arch 0 1 92(_assignment(_trgt(9))(_sens(7))(_mon))))
			(line__93(_arch 1 1 93(_prcs(_simple)(_trgt(3)(4)(5))(_sens(9))(_read(0)(1)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage2 2 -1)
)
I 000047 55 1636          1640453518178 simple
(_unit VHDL(testgenerator 0 108(simple 0 112))
	(_version ve4)
	(_time 1640453518179 2021.12.25 19:31:58)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code bde8bce9ecebeaaab8efaae7e9bbe8bbb8babfbbbc)
	(_ent
		(_time 1640445142134)
	)
	(_object
		(_port(_int clk -1 0 109(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 109(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 109(_ent(_out))))
		(_port(_int y 0 0 109(_ent(_out))))
		(_port(_int b -1 0 109(_ent(_out))))
		(_port(_int e -1 0 109(_ent(_out))))
		(_port(_int s -1 0 109(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 113(_array -1((_dto i 7 i 0)))))
		(_sig(_int x1 1 0 113(_arch(_uni))))
		(_sig(_int y1 1 0 113(_arch(_uni))))
		(_prcs
			(line__115(_arch 0 0 115(_prcs(_trgt(6)(7))(_sens(0))(_mon))))
			(line__127(_arch 1 0 127(_assignment(_alias((x)(x1)))(_trgt(1))(_sens(6)))))
			(line__128(_arch 2 0 128(_assignment(_alias((y)(y1)))(_trgt(2))(_sens(7)))))
			(line__129(_arch 3 0 129(_assignment(_trgt(3))(_sens(6)(7)))))
			(line__130(_arch 4 0 130(_assignment(_trgt(4))(_sens(6)(7)))))
			(line__131(_arch 5 0 131(_assignment(_trgt(5))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . simple 6 -1)
)
I 000047 55 1090          1640453518184 simple
(_unit VHDL(analyzer 0 136(simple 0 141))
	(_version ve4)
	(_time 1640453518185 2021.12.25 19:31:58)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code bde9b9e9bceae8abefbaa4e6bdbbb8babfbbbcbbe8)
	(_ent
		(_time 1640451595006)
	)
	(_object
		(_port(_int b1 -1 0 137(_ent(_in((i 2))))))
		(_port(_int e1 -1 0 137(_ent(_in((i 2))))))
		(_port(_int s1 -1 0 137(_ent(_in((i 2))))))
		(_port(_int b2 -1 0 137(_ent(_in((i 2))))))
		(_port(_int e2 -1 0 137(_ent(_in((i 2))))))
		(_port(_int s2 -1 0 137(_ent(_in((i 2))))))
		(_port(_int clk -1 0 137(_ent(_in((i 2)))(_event))))
		(_prcs
			(line__143(_arch 0 0 143(_prcs(_sens(6))(_mon)(_read(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(1667330640 1633905012 1699881068 1936487795 1718182944 544367974 1836020326 1701344288 1952543343 2037146473 1952608032 1701734753 1651449956 1987208563 1769239393 7564911)
	)
	(_model . simple 1 -1)
)
I 000047 55 716           1640453552036 simple
(_unit VHDL(halfadder 0 4(simple 0 8))
	(_version ve4)
	(_time 1640453552037 2021.12.25 19:32:32)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 10154917114717061644014a451614161517121618)
	(_ent
		(_time 1639929792197)
	)
	(_inst g1 0 10(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g2 0 11(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int c -1 0 5(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1040          1640453552042 simple
(_unit VHDL(fulladder 0 4(simple 0 21))
	(_version ve4)
	(_time 1640453552043 2021.12.25 19:32:32)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 10154716154717064342014a451614161517121616)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 24(_ent . halfAdder simple)
		(_port
			((x)(x))
			((y)(y))
			((s)(a))
			((c)(b))
		)
	)
	(_inst g2 0 25(_ent . halfAdder simple)
		(_port
			((x)(a))
			((y)(z))
			((s)(s))
			((c)(d))
		)
	)
	(_inst g3 0 26(_ent . or2 simple)
		(_port
			((x0)(b))
			((x1)(d))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 22(_arch(_uni))))
		(_sig(_int b -1 0 22(_arch(_uni))))
		(_sig(_int c -1 0 22(_arch(_uni))))
		(_sig(_int d -1 0 22(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1779          1640453552048 simple
(_unit VHDL(adder8bits 0 33(simple 0 37))
	(_version ve4)
	(_time 1640453552049 2021.12.25 19:32:32)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 10154017144740061414024f491612161917141713)
	(_ent
		(_time 1639937194601)
	)
	(_generate gen1 0 41(_for 2 )
		(_inst g1 0 43(_ent . xor2 simple)
			(_port
				((x0)(cin))
				((x1)(b(_object 0)))
				((y)(b_neg(_object 0)))
			)
		)
		(_inst g2 0 44(_ent . fullAdder simple)
			(_port
				((x)(a(_object 0)))
				((y)(b_neg(_object 0)))
				((z)(ripple(_object 0)))
				((s)(r(_object 0)))
				((co)(ripple(_index 1)))
			)
		)
		(_object
			(_cnst(_int i 2 0 41(_arch)))
		)
	)
	(_inst g3 0 46(_ent . xor2 simple)
		(_port
			((x0)(cin))
			((x1)(b(7)))
			((y)(b_neg(7)))
		)
	)
	(_inst g4 0 47(_ent . fullAdder simple)
		(_port
			((x)(a(7)))
			((y)(b_neg(7)))
			((z)(ripple(7)))
			((s)(r(7)))
			((co)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 34(_ent(_in))))
		(_port(_int r 0 0 34(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int ripple 1 0 38(_arch(_uni))))
		(_sig(_int b_neg 1 0 38(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 41(_scalar (_to i 0 i 6))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_alias((ripple(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . simple 2 -1)
)
I 000047 55 2057          1640453552054 Stage1
(_unit VHDL(comparator 0 54(stage1 0 58))
	(_version ve4)
	(_time 1640453552055 2021.12.25 19:32:32)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 10154217464710071147014b431611171416461712)
	(_ent
		(_time 1640378528229)
	)
	(_inst reg1 0 64(_ent . DFF8)
		(_port
			((D)(x))
			((clk)(clk))
			((Q)(x1))
		)
	)
	(_inst reg2 0 65(_ent . DFF8)
		(_port
			((D)(y))
			((clk)(clk))
			((Q)(y1))
		)
	)
	(_inst g1 0 66(_ent . Adder8bits simple)
		(_port
			((a)(x))
			((b)(y))
			((cin)(c1))
			((r)(r))
			((cout)(c2))
		)
	)
	(_inst g2 0 67(_ent . and2 simple)
		(_port
			((x0)(r(7)))
			((x1)(_code 3))
			((y)(f))
		)
	)
	(_inst g3 0 68(_ent . nor8 simple)
		(_port
			((x)(r))
			((y)(g))
		)
	)
	(_inst g4 0 69(_ent . nor2 simple)
		(_port
			((x0)(f))
			((x1)(g))
			((y)(h))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59(_array -1((_dto i 7 i 0)))))
		(_sig(_int r 1 0 59(_arch(_uni))))
		(_sig(_int x1 1 0 59(_arch(_uni))))
		(_sig(_int y1 1 0 59(_arch(_uni))))
		(_sig(_int c1 -1 0 60(_arch(_uni((i 3))))))
		(_sig(_int c2 -1 0 61(_arch(_uni))))
		(_sig(_int f -1 0 62(_arch(_uni))))
		(_sig(_int g -1 0 62(_arch(_uni))))
		(_sig(_int h -1 0 62(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_alias((b)(h)))(_simpleassign BUF)(_trgt(3))(_sens(13)))))
			(line__71(_arch 1 0 71(_assignment(_alias((e)(g)))(_simpleassign BUF)(_trgt(4))(_sens(12)))))
			(line__72(_arch 2 0 72(_assignment(_alias((s)(f)))(_simpleassign BUF)(_trgt(5))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage1 4 -1)
)
I 000043 55 1398          1640453552060 bb
(_unit VHDL(testb 0 54(bb 0 85))
	(_version ve4)
	(_time 1640453552061 2021.12.25 19:32:32)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 10144517154647071517024b451615171317141612)
	(_ent
		(_time 1639937194607)
	)
	(_inst g0 0 91(_ent . TestGenerator simple)
		(_port
			((clk)(clk))
			((x)(x))
			((y)(y))
			((b)(b1))
			((e)(e1))
			((s)(s1))
		)
	)
	(_inst g1 0 92(_ent . Comparator Stage1)
		(_port
			((x)(x))
			((y)(y))
			((clk)(clk))
			((b)(b2))
			((e)(e2))
			((s)(s2))
		)
	)
	(_inst g2 0 93(_ent . Analyzer simple)
		(_port
			((b1)(clk))
			((e1)(b1))
			((s1)(e1))
			((b2)(s1))
			((e2)(b2))
			((s2)(e2))
			((clk)(s2))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 86(_array -1((_dto i 7 i 0)))))
		(_sig(_int x 0 0 86(_arch(_uni))))
		(_sig(_int y 0 0 86(_arch(_uni))))
		(_sig(_int clk -1 0 87(_arch(_uni((i 2))))))
		(_sig(_int b1 -1 0 88(_arch(_uni))))
		(_sig(_int e1 -1 0 88(_arch(_uni))))
		(_sig(_int s1 -1 0 88(_arch(_uni))))
		(_sig(_int b2 -1 0 88(_arch(_uni))))
		(_sig(_int e2 -1 0 88(_arch(_uni))))
		(_sig(_int s2 -1 0 88(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_trgt(2))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . bb 1 -1)
)
I 000047 55 2649          1640453558143 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640453558144 2021.12.25 19:32:38)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code ddded98fdc8a8acb89dcc98789dadfded5dad5dede)
	(_ent
		(_time 1640350775009)
	)
	(_inst g1 0 24(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(reg2(2)))
		)
	)
	(_inst g2 0 25(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 26(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 27(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 28(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 29(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 31(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 32(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(reg2(1)))
		)
	)
	(_inst g10 0 33(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 34(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(6)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 35(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 36(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(reg2(0)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_port(_int v -1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 10(_array -1((_dto i 2 i 0)))))
		(_sig(_int reg2 3 0 10(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_alias((v)(x(7))))(_simpleassign BUF)(_trgt(2))(_sens(0(7))))))
			(line__38(_arch 1 0 38(_assignment(_trgt(1))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 2 -1)
)
I 000047 55 1386          1640453558149 simple
(_unit VHDL(onebitcomp 0 43(simple 0 50))
	(_version ve4)
	(_time 1640453558150 2021.12.25 19:32:38)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code edeebabeecbabcfbeeeaf4b6b8ebeeebbbebb9eaed)
	(_ent
		(_time 1640198927927)
	)
	(_inst g1 0 53(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 54(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 55(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(b))
		)
	)
	(_inst g4 0 56(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g5 0 57(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 58(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 59(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 44(_ent(_in))))
		(_port(_int y -1 0 44(_ent(_in))))
		(_port(_int b -1 0 44(_ent(_out))))
		(_port(_int e -1 0 44(_ent(_out))))
		(_port(_int s -1 0 44(_ent(_out))))
		(_sig(_int xn -1 0 51(_arch(_uni))))
		(_sig(_int yn -1 0 51(_arch(_uni))))
		(_sig(_int c1 -1 0 51(_arch(_uni))))
		(_sig(_int c2 -1 0 51(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1384          1640453558155 simple
(_unit VHDL(signcomp 0 63(simple 0 69))
	(_version ve4)
	(_time 1640453558156 2021.12.25 19:32:38)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code edefefbeb0babefbb9eafeb7eaebb9eaedeaeeebe4)
	(_ent
		(_time 1640270305734)
	)
	(_inst g1 0 72(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 73(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 74(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(b))
		)
	)
	(_inst g4 0 75(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(s))
		)
	)
	(_inst g5 0 76(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 77(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 78(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 64(_ent(_in))))
		(_port(_int y -1 0 64(_ent(_in))))
		(_port(_int b -1 0 64(_ent(_out))))
		(_port(_int e -1 0 64(_ent(_out))))
		(_port(_int s -1 0 64(_ent(_out))))
		(_sig(_int xn -1 0 70(_arch(_uni))))
		(_sig(_int yn -1 0 70(_arch(_uni))))
		(_sig(_int c1 -1 0 70(_arch(_uni))))
		(_sig(_int c2 -1 0 70(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1787          1640453558159 Stage2
(_unit VHDL(comparator 0 54(stage2 1 81))
	(_version ve4)
	(_time 1640453558160 2021.12.25 19:32:38)
	(_source(\../src/Stage1.vhd\(\../src/Stage2.vhd\)))
	(_parameters tan)
	(_code edeeefbeefbaedfaecb8fcb6beebeceae9ebbbeaef)
	(_ent
		(_time 1640378528229)
	)
	(_generate g1 1 87(_for 3 )
		(_inst g 1 89(_ent . xor2 simple)
			(_port
				((x0)(x(_object 0)))
				((x1)(y(_object 0)))
				((y)(diff(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 1 87(_arch)))
		)
	)
	(_inst g2 1 91(_ent . Encoder8x3 simple)
		(_port
			((x)(diff))
			((y)(en))
			((v)(v))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 82(_array -1((_dto i 7 i 0)))))
		(_sig(_int diff 1 1 82(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 83(_array -1((_dto i 3 i 0)))))
		(_sig(_int en 2 1 83(_arch(_uni))))
		(_sig(_int v -1 1 84(_arch(_uni))))
		(_sig(_int m -2 1 85(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~7~13 1 87(_scalar (_to i 0 i 7))))
		(_prcs
			(line__92(_arch 0 1 92(_assignment(_trgt(9))(_sens(7))(_mon))))
			(line__93(_arch 1 1 93(_prcs(_simple)(_trgt(3)(4)(5))(_sens(9))(_read(0)(1)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage2 2 -1)
)
I 000047 55 1636          1640453558165 simple
(_unit VHDL(testgenerator 0 108(simple 0 112))
	(_version ve4)
	(_time 1640453558166 2021.12.25 19:32:38)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code edefe8bebcbbbafae8bffab7b9ebb8ebe8eaefebec)
	(_ent
		(_time 1640445142134)
	)
	(_object
		(_port(_int clk -1 0 109(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 109(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 109(_ent(_out))))
		(_port(_int y 0 0 109(_ent(_out))))
		(_port(_int b -1 0 109(_ent(_out))))
		(_port(_int e -1 0 109(_ent(_out))))
		(_port(_int s -1 0 109(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 113(_array -1((_dto i 7 i 0)))))
		(_sig(_int x1 1 0 113(_arch(_uni))))
		(_sig(_int y1 1 0 113(_arch(_uni))))
		(_prcs
			(line__115(_arch 0 0 115(_prcs(_trgt(6)(7))(_sens(0))(_mon))))
			(line__127(_arch 1 0 127(_assignment(_alias((x)(x1)))(_trgt(1))(_sens(6)))))
			(line__128(_arch 2 0 128(_assignment(_alias((y)(y1)))(_trgt(2))(_sens(7)))))
			(line__129(_arch 3 0 129(_assignment(_trgt(3))(_sens(6)(7)))))
			(line__130(_arch 4 0 130(_assignment(_trgt(4))(_sens(6)(7)))))
			(line__131(_arch 5 0 131(_assignment(_trgt(5))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . simple 6 -1)
)
I 000047 55 1090          1640453558171 simple
(_unit VHDL(analyzer 0 136(simple 0 141))
	(_version ve4)
	(_time 1640453558172 2021.12.25 19:32:38)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code fdfefdadfcaaa8ebaffae4a6fdfbf8fafffbfcfba8)
	(_ent
		(_time 1640451595006)
	)
	(_object
		(_port(_int b1 -1 0 137(_ent(_in((i 2))))))
		(_port(_int e1 -1 0 137(_ent(_in((i 2))))))
		(_port(_int s1 -1 0 137(_ent(_in((i 2))))))
		(_port(_int b2 -1 0 137(_ent(_in((i 2))))))
		(_port(_int e2 -1 0 137(_ent(_in((i 2))))))
		(_port(_int s2 -1 0 137(_ent(_in((i 2))))))
		(_port(_int clk -1 0 137(_ent(_in((i 2)))(_event))))
		(_prcs
			(line__143(_arch 0 0 143(_prcs(_sens(6))(_mon)(_read(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(1667330640 1633905012 1699881068 1936487795 1718182944 544367974 1836020326 1701344288 1952543343 2037146473 1952608032 1701734753 1651449956 1987208563 1769239393 7564911)
	)
	(_model . simple 1 -1)
)
I 000047 55 716           1640453998546 simple
(_unit VHDL(halfadder 0 4(simple 0 8))
	(_version ve4)
	(_time 1640453998547 2021.12.25 19:39:58)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 34326d31316333223260256e61323032313336323c)
	(_ent
		(_time 1639929792197)
	)
	(_inst g1 0 10(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g2 0 11(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int c -1 0 5(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1040          1640453998552 simple
(_unit VHDL(fulladder 0 4(simple 0 21))
	(_version ve4)
	(_time 1640453998553 2021.12.25 19:39:58)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 34326330356333226766256e613230323133363232)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 24(_ent . halfAdder simple)
		(_port
			((x)(x))
			((y)(y))
			((s)(a))
			((c)(b))
		)
	)
	(_inst g2 0 25(_ent . halfAdder simple)
		(_port
			((x)(a))
			((y)(z))
			((s)(s))
			((c)(d))
		)
	)
	(_inst g3 0 26(_ent . or2 simple)
		(_port
			((x0)(b))
			((x1)(d))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 22(_arch(_uni))))
		(_sig(_int b -1 0 22(_arch(_uni))))
		(_sig(_int c -1 0 22(_arch(_uni))))
		(_sig(_int d -1 0 22(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1779          1640453998558 simple
(_unit VHDL(adder8bits 0 33(simple 0 37))
	(_version ve4)
	(_time 1640453998559 2021.12.25 19:39:58)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 43451341441413554747511c1a4541454a44474440)
	(_ent
		(_time 1639937194601)
	)
	(_generate gen1 0 41(_for 2 )
		(_inst g1 0 43(_ent . xor2 simple)
			(_port
				((x0)(cin))
				((x1)(b(_object 0)))
				((y)(b_neg(_object 0)))
			)
		)
		(_inst g2 0 44(_ent . fullAdder simple)
			(_port
				((x)(a(_object 0)))
				((y)(b_neg(_object 0)))
				((z)(ripple(_object 0)))
				((s)(r(_object 0)))
				((co)(ripple(_index 1)))
			)
		)
		(_object
			(_cnst(_int i 2 0 41(_arch)))
		)
	)
	(_inst g3 0 46(_ent . xor2 simple)
		(_port
			((x0)(cin))
			((x1)(b(7)))
			((y)(b_neg(7)))
		)
	)
	(_inst g4 0 47(_ent . fullAdder simple)
		(_port
			((x)(a(7)))
			((y)(b_neg(7)))
			((z)(ripple(7)))
			((s)(r(7)))
			((co)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 34(_ent(_in))))
		(_port(_int r 0 0 34(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int ripple 1 0 38(_arch(_uni))))
		(_sig(_int b_neg 1 0 38(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 41(_scalar (_to i 0 i 6))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_alias((ripple(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . simple 2 -1)
)
I 000047 55 2057          1640453998564 Stage1
(_unit VHDL(comparator 0 54(stage1 0 58))
	(_version ve4)
	(_time 1640453998565 2021.12.25 19:39:58)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 434511411614435442145218104542444745154441)
	(_ent
		(_time 1640378528229)
	)
	(_inst reg1 0 64(_ent . DFF8)
		(_port
			((D)(x))
			((clk)(clk))
			((Q)(x1))
		)
	)
	(_inst reg2 0 65(_ent . DFF8)
		(_port
			((D)(y))
			((clk)(clk))
			((Q)(y1))
		)
	)
	(_inst g1 0 66(_ent . Adder8bits simple)
		(_port
			((a)(x))
			((b)(y))
			((cin)(c1))
			((r)(r))
			((cout)(c2))
		)
	)
	(_inst g2 0 67(_ent . and2 simple)
		(_port
			((x0)(r(7)))
			((x1)(_code 3))
			((y)(f))
		)
	)
	(_inst g3 0 68(_ent . nor8 simple)
		(_port
			((x)(r))
			((y)(g))
		)
	)
	(_inst g4 0 69(_ent . nor2 simple)
		(_port
			((x0)(f))
			((x1)(g))
			((y)(h))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59(_array -1((_dto i 7 i 0)))))
		(_sig(_int r 1 0 59(_arch(_uni))))
		(_sig(_int x1 1 0 59(_arch(_uni))))
		(_sig(_int y1 1 0 59(_arch(_uni))))
		(_sig(_int c1 -1 0 60(_arch(_uni((i 3))))))
		(_sig(_int c2 -1 0 61(_arch(_uni))))
		(_sig(_int f -1 0 62(_arch(_uni))))
		(_sig(_int g -1 0 62(_arch(_uni))))
		(_sig(_int h -1 0 62(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_alias((b)(h)))(_simpleassign BUF)(_trgt(3))(_sens(13)))))
			(line__71(_arch 1 0 71(_assignment(_alias((e)(g)))(_simpleassign BUF)(_trgt(4))(_sens(12)))))
			(line__72(_arch 2 0 72(_assignment(_alias((s)(f)))(_simpleassign BUF)(_trgt(5))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage1 4 -1)
)
I 000043 55 1240          1640453998570 bb
(_unit VHDL(testb 0 54(bb 0 85))
	(_version ve4)
	(_time 1640453998571 2021.12.25 19:39:58)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 434416414515145446445118164546444044474541)
	(_ent
		(_time 1639937194607)
	)
	(_inst g0 0 91(_ent . TestGenerator simple)
		(_port
			((clk)(clk))
			((x)(x))
			((y)(y))
			((b)(_open))
			((e)(_open))
			((s)(_open))
		)
	)
	(_inst g1 0 92(_ent . Comparator Stage1)
		(_port
			((x)(x))
			((y)(y))
			((clk)(clk))
			((b)(b2))
			((e)(e2))
			((s)(s2))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 86(_array -1((_dto i 7 i 0)))))
		(_sig(_int x 0 0 86(_arch(_uni))))
		(_sig(_int y 0 0 86(_arch(_uni))))
		(_sig(_int clk -1 0 87(_arch(_uni((i 2))))))
		(_sig(_int b1 -1 0 88(_arch(_uni))))
		(_sig(_int e1 -1 0 88(_arch(_uni))))
		(_sig(_int s1 -1 0 88(_arch(_uni))))
		(_sig(_int b2 -1 0 88(_arch(_uni))))
		(_sig(_int e2 -1 0 88(_arch(_uni))))
		(_sig(_int s2 -1 0 88(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_trgt(2))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . bb 1 -1)
)
I 000047 55 2649          1640454340649 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640454340650 2021.12.25 19:45:40)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 9193969ec5c6c687c59085cbc59693929996999292)
	(_ent
		(_time 1640350775009)
	)
	(_inst g1 0 24(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(reg2(2)))
		)
	)
	(_inst g2 0 25(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 26(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 27(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 28(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 29(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 31(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 32(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(reg2(1)))
		)
	)
	(_inst g10 0 33(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 34(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(6)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 35(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 36(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(reg2(0)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_port(_int v -1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 10(_array -1((_dto i 2 i 0)))))
		(_sig(_int reg2 3 0 10(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_alias((v)(x(7))))(_simpleassign BUF)(_trgt(2))(_sens(0(7))))))
			(line__38(_arch 1 0 38(_assignment(_trgt(1))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 2 -1)
)
I 000047 55 1386          1640454340655 simple
(_unit VHDL(onebitcomp 0 43(simple 0 50))
	(_version ve4)
	(_time 1640454340656 2021.12.25 19:45:40)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 9193c59ec5c6c087929688cac4979297c797c59691)
	(_ent
		(_time 1640198927927)
	)
	(_inst g1 0 53(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 54(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 55(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(b))
		)
	)
	(_inst g4 0 56(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g5 0 57(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 58(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 59(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 44(_ent(_in))))
		(_port(_int y -1 0 44(_ent(_in))))
		(_port(_int b -1 0 44(_ent(_out))))
		(_port(_int e -1 0 44(_ent(_out))))
		(_port(_int s -1 0 44(_ent(_out))))
		(_sig(_int xn -1 0 51(_arch(_uni))))
		(_sig(_int yn -1 0 51(_arch(_uni))))
		(_sig(_int c1 -1 0 51(_arch(_uni))))
		(_sig(_int c2 -1 0 51(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
V 000047 55 1384          1640454340661 simple
(_unit VHDL(signcomp 0 63(simple 0 69))
	(_version ve4)
	(_time 1640454340662 2021.12.25 19:45:40)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 9192909e99c6c287c59682cb9697c5969196929798)
	(_ent
		(_time 1640270305734)
	)
	(_inst g1 0 72(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 73(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 74(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(b))
		)
	)
	(_inst g4 0 75(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(s))
		)
	)
	(_inst g5 0 76(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 77(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 78(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 64(_ent(_in))))
		(_port(_int y -1 0 64(_ent(_in))))
		(_port(_int b -1 0 64(_ent(_out))))
		(_port(_int e -1 0 64(_ent(_out))))
		(_port(_int s -1 0 64(_ent(_out))))
		(_sig(_int xn -1 0 70(_arch(_uni))))
		(_sig(_int yn -1 0 70(_arch(_uni))))
		(_sig(_int c1 -1 0 70(_arch(_uni))))
		(_sig(_int c2 -1 0 70(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1787          1640454340665 Stage2
(_unit VHDL(comparator 0 54(stage2 1 81))
	(_version ve4)
	(_time 1640454340666 2021.12.25 19:45:40)
	(_source(\../src/Stage1.vhd\(\../src/Stage2.vhd\)))
	(_parameters tan)
	(_code 9193909ec6c6918690c480cac29790969597c79693)
	(_ent
		(_time 1640378528229)
	)
	(_generate g1 1 87(_for 3 )
		(_inst g 1 89(_ent . xor2 simple)
			(_port
				((x0)(x(_object 0)))
				((x1)(y(_object 0)))
				((y)(diff(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 1 87(_arch)))
		)
	)
	(_inst g2 1 91(_ent . Encoder8x3 simple)
		(_port
			((x)(diff))
			((y)(en))
			((v)(v))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 82(_array -1((_dto i 7 i 0)))))
		(_sig(_int diff 1 1 82(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 83(_array -1((_dto i 3 i 0)))))
		(_sig(_int en 2 1 83(_arch(_uni))))
		(_sig(_int v -1 1 84(_arch(_uni))))
		(_sig(_int m -2 1 85(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~7~13 1 87(_scalar (_to i 0 i 7))))
		(_prcs
			(line__92(_arch 0 1 92(_assignment(_trgt(9))(_sens(7))(_mon))))
			(line__93(_arch 1 1 93(_prcs(_simple)(_trgt(3)(4)(5))(_sens(9))(_read(0)(1)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage2 2 -1)
)
I 000047 55 1636          1640454340671 simple
(_unit VHDL(testgenerator 0 108(simple 0 112))
	(_version ve4)
	(_time 1640454340672 2021.12.25 19:45:40)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code a1a2a7f6a5f7f6b6a4f3b6fbf5a7f4a7a4a6a3a7a0)
	(_ent
		(_time 1640445142134)
	)
	(_object
		(_port(_int clk -1 0 109(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 109(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 109(_ent(_out))))
		(_port(_int y 0 0 109(_ent(_out))))
		(_port(_int b -1 0 109(_ent(_out))))
		(_port(_int e -1 0 109(_ent(_out))))
		(_port(_int s -1 0 109(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 113(_array -1((_dto i 7 i 0)))))
		(_sig(_int x1 1 0 113(_arch(_uni))))
		(_sig(_int y1 1 0 113(_arch(_uni))))
		(_prcs
			(line__115(_arch 0 0 115(_prcs(_trgt(6)(7))(_sens(0))(_mon))))
			(line__127(_arch 1 0 127(_assignment(_alias((x)(x1)))(_trgt(1))(_sens(6)))))
			(line__128(_arch 2 0 128(_assignment(_alias((y)(y1)))(_trgt(2))(_sens(7)))))
			(line__129(_arch 3 0 129(_assignment(_trgt(3))(_sens(6)(7)))))
			(line__130(_arch 4 0 130(_assignment(_trgt(4))(_sens(6)(7)))))
			(line__131(_arch 5 0 131(_assignment(_trgt(5))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . simple 6 -1)
)
I 000047 55 1090          1640454340677 simple
(_unit VHDL(analyzer 0 136(simple 0 141))
	(_version ve4)
	(_time 1640454340678 2021.12.25 19:45:40)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code a1a3a2f6f5f6f4b7f3a6b8faa1a7a4a6a3a7a0a7f4)
	(_ent
		(_time 1640451595006)
	)
	(_object
		(_port(_int b1 -1 0 137(_ent(_in((i 2))))))
		(_port(_int e1 -1 0 137(_ent(_in((i 2))))))
		(_port(_int s1 -1 0 137(_ent(_in((i 2))))))
		(_port(_int b2 -1 0 137(_ent(_in((i 2))))))
		(_port(_int e2 -1 0 137(_ent(_in((i 2))))))
		(_port(_int s2 -1 0 137(_ent(_in((i 2))))))
		(_port(_int clk -1 0 137(_ent(_in((i 2)))(_event))))
		(_prcs
			(line__143(_arch 0 0 143(_prcs(_sens(6))(_mon)(_read(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(1667330640 1633905012 1699881068 1936487795 1718182944 544367974 1836020326 1701344288 1952543343 2037146473 1952608032 1701734753 1651449956 1987208563 1769239393 7564911)
	)
	(_model . simple 1 -1)
)
I 000047 55 716           1640454482597 simple
(_unit VHDL(halfadder 0 4(simple 0 8))
	(_version ve4)
	(_time 1640454482598 2021.12.25 19:48:02)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 03035f05015404150557125956050705060401050b)
	(_ent
		(_time 1639929792197)
	)
	(_inst g1 0 10(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g2 0 11(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int c -1 0 5(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1040          1640454482603 simple
(_unit VHDL(fulladder 0 4(simple 0 21))
	(_version ve4)
	(_time 1640454482604 2021.12.25 19:48:02)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 121240141545150441400348471416141715101414)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 24(_ent . halfAdder simple)
		(_port
			((x)(x))
			((y)(y))
			((s)(a))
			((c)(b))
		)
	)
	(_inst g2 0 25(_ent . halfAdder simple)
		(_port
			((x)(a))
			((y)(z))
			((s)(s))
			((c)(d))
		)
	)
	(_inst g3 0 26(_ent . or2 simple)
		(_port
			((x0)(b))
			((x1)(d))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 22(_arch(_uni))))
		(_sig(_int b -1 0 22(_arch(_uni))))
		(_sig(_int c -1 0 22(_arch(_uni))))
		(_sig(_int d -1 0 22(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1779          1640454482609 simple
(_unit VHDL(adder8bits 0 33(simple 0 37))
	(_version ve4)
	(_time 1640454482610 2021.12.25 19:48:02)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 12124715144542041616004d4b1410141b15161511)
	(_ent
		(_time 1639937194601)
	)
	(_generate gen1 0 41(_for 2 )
		(_inst g1 0 43(_ent . xor2 simple)
			(_port
				((x0)(cin))
				((x1)(b(_object 0)))
				((y)(b_neg(_object 0)))
			)
		)
		(_inst g2 0 44(_ent . fullAdder simple)
			(_port
				((x)(a(_object 0)))
				((y)(b_neg(_object 0)))
				((z)(ripple(_object 0)))
				((s)(r(_object 0)))
				((co)(ripple(_index 1)))
			)
		)
		(_object
			(_cnst(_int i 2 0 41(_arch)))
		)
	)
	(_inst g3 0 46(_ent . xor2 simple)
		(_port
			((x0)(cin))
			((x1)(b(7)))
			((y)(b_neg(7)))
		)
	)
	(_inst g4 0 47(_ent . fullAdder simple)
		(_port
			((x)(a(7)))
			((y)(b_neg(7)))
			((z)(ripple(7)))
			((s)(r(7)))
			((co)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 34(_ent(_in))))
		(_port(_int r 0 0 34(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int ripple 1 0 38(_arch(_uni))))
		(_sig(_int b_neg 1 0 38(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 41(_scalar (_to i 0 i 6))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_alias((ripple(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . simple 2 -1)
)
I 000047 55 2057          1640454482615 Stage1
(_unit VHDL(comparator 0 54(stage1 0 58))
	(_version ve4)
	(_time 1640454482616 2021.12.25 19:48:02)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 121245154645120513450349411413151614441510)
	(_ent
		(_time 1640378528229)
	)
	(_inst reg1 0 64(_ent . DFF8)
		(_port
			((D)(x))
			((clk)(clk))
			((Q)(x1))
		)
	)
	(_inst reg2 0 65(_ent . DFF8)
		(_port
			((D)(y))
			((clk)(clk))
			((Q)(y1))
		)
	)
	(_inst g1 0 66(_ent . Adder8bits simple)
		(_port
			((a)(x))
			((b)(y))
			((cin)(c1))
			((r)(r))
			((cout)(c2))
		)
	)
	(_inst g2 0 67(_ent . and2 simple)
		(_port
			((x0)(r(7)))
			((x1)(_code 3))
			((y)(f))
		)
	)
	(_inst g3 0 68(_ent . nor8 simple)
		(_port
			((x)(r))
			((y)(g))
		)
	)
	(_inst g4 0 69(_ent . nor2 simple)
		(_port
			((x0)(f))
			((x1)(g))
			((y)(h))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59(_array -1((_dto i 7 i 0)))))
		(_sig(_int r 1 0 59(_arch(_uni))))
		(_sig(_int x1 1 0 59(_arch(_uni))))
		(_sig(_int y1 1 0 59(_arch(_uni))))
		(_sig(_int c1 -1 0 60(_arch(_uni((i 3))))))
		(_sig(_int c2 -1 0 61(_arch(_uni))))
		(_sig(_int f -1 0 62(_arch(_uni))))
		(_sig(_int g -1 0 62(_arch(_uni))))
		(_sig(_int h -1 0 62(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_alias((b)(h)))(_simpleassign BUF)(_trgt(3))(_sens(13)))))
			(line__71(_arch 1 0 71(_assignment(_alias((e)(g)))(_simpleassign BUF)(_trgt(4))(_sens(12)))))
			(line__72(_arch 2 0 72(_assignment(_alias((s)(f)))(_simpleassign BUF)(_trgt(5))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage1 4 -1)
)
I 000043 55 1381          1640454482621 bb
(_unit VHDL(testb 0 54(bb 0 85))
	(_version ve4)
	(_time 1640454482622 2021.12.25 19:48:02)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 121342151544450517160049471417151115161410)
	(_ent
		(_time 1639937194607)
	)
	(_inst g0 0 91(_ent . TestGenerator simple)
		(_port
			((clk)(clk))
			((x)(x))
			((y)(y))
			((b)(b1))
			((e)(e1))
			((s)(s1))
		)
	)
	(_inst g1 0 92(_ent . Comparator Stage1)
		(_port
			((x)(x))
			((y)(y))
			((clk)(clk))
			((b)(b2))
			((e)(e2))
			((s)(s2))
		)
	)
	(_inst g2 0 93(_ent . Analyzer simple)
		(_port
			((b1)(b1))
			((e1)(e1))
			((s1)(s1))
			((b2)(b2))
			((e2)(e2))
			((s2)(s2))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 86(_array -1((_dto i 7 i 0)))))
		(_sig(_int x 0 0 86(_arch(_uni))))
		(_sig(_int y 0 0 86(_arch(_uni))))
		(_sig(_int clk -1 0 87(_arch(_uni((i 2))))))
		(_sig(_int b1 -1 0 88(_arch(_uni))))
		(_sig(_int e1 -1 0 88(_arch(_uni))))
		(_sig(_int s1 -1 0 88(_arch(_uni))))
		(_sig(_int b2 -1 0 88(_arch(_uni))))
		(_sig(_int e2 -1 0 88(_arch(_uni))))
		(_sig(_int s2 -1 0 88(_arch(_uni))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . bb 1 -1)
)
I 000047 55 2649          1640463980424 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640463980425 2021.12.25 22:26:20)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code e7e4ebb4b5b0b0f1b3e6f3bdb3e0e5e4efe0efe4e4)
	(_ent
		(_time 1640350775009)
	)
	(_inst g1 0 24(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(reg2(2)))
		)
	)
	(_inst g2 0 25(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 26(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 27(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 28(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 29(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 31(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 32(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(reg2(1)))
		)
	)
	(_inst g10 0 33(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 34(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(6)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 35(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 36(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(reg2(0)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_port(_int v -1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 10(_array -1((_dto i 2 i 0)))))
		(_sig(_int reg2 3 0 10(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_alias((v)(x(7))))(_simpleassign BUF)(_trgt(2))(_sens(0(7))))))
			(line__38(_arch 1 0 38(_assignment(_trgt(1))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 2 -1)
)
I 000047 55 1386          1640463980430 simple
(_unit VHDL(onebitcomp 0 43(simple 0 50))
	(_version ve4)
	(_time 1640463980431 2021.12.25 22:26:20)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code f6f5a9a6a5a1a7e0f5f1efada3f0f5f0a0f0a2f1f6)
	(_ent
		(_time 1640198927927)
	)
	(_inst g1 0 53(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 54(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 55(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(b))
		)
	)
	(_inst g4 0 56(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g5 0 57(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 58(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 59(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 44(_ent(_in))))
		(_port(_int y -1 0 44(_ent(_in))))
		(_port(_int b -1 0 44(_ent(_out))))
		(_port(_int e -1 0 44(_ent(_out))))
		(_port(_int s -1 0 44(_ent(_out))))
		(_sig(_int xn -1 0 51(_arch(_uni))))
		(_sig(_int yn -1 0 51(_arch(_uni))))
		(_sig(_int c1 -1 0 51(_arch(_uni))))
		(_sig(_int c2 -1 0 51(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1787          1640463980434 Stage2
(_unit VHDL(comparator 0 54(stage2 1 65))
	(_version ve4)
	(_time 1640463980435 2021.12.25 22:26:20)
	(_source(\../src/Stage1.vhd\(\../src/Stage2.vhd\)))
	(_parameters tan)
	(_code f6f5fca6a6a1f6e1f7a5e7ada5f0f7f1f2f0a0f1f4)
	(_ent
		(_time 1640378528229)
	)
	(_generate g1 1 71(_for 3 )
		(_inst g 1 73(_ent . xor2 simple)
			(_port
				((x0)(x(_object 0)))
				((x1)(y(_object 0)))
				((y)(diff(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 1 71(_arch)))
		)
	)
	(_inst g2 1 75(_ent . Encoder8x3 simple)
		(_port
			((x)(diff))
			((y)(en))
			((v)(v))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 66(_array -1((_dto i 7 i 0)))))
		(_sig(_int diff 1 1 66(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 67(_array -1((_dto i 3 i 0)))))
		(_sig(_int en 2 1 67(_arch(_uni))))
		(_sig(_int v -1 1 68(_arch(_uni))))
		(_sig(_int m -2 1 69(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~7~13 1 71(_scalar (_to i 0 i 7))))
		(_prcs
			(line__76(_arch 0 1 76(_assignment(_trgt(9))(_sens(7))(_mon))))
			(line__77(_arch 1 1 77(_prcs(_simple)(_trgt(3)(4)(5))(_sens(9))(_read(0)(1)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage2 2 -1)
)
I 000047 55 1630          1640463980440 simple
(_unit VHDL(testgenerator 0 108(simple 0 95))
	(_version ve4)
	(_time 1640463980441 2021.12.25 22:26:20)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code f6f4fba6f5a0a1e1f3a4e1aca2f0a3f0f3f1f4f0f7)
	(_ent
		(_time 1640445142134)
	)
	(_object
		(_port(_int clk -1 0 109(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 109(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 109(_ent(_out))))
		(_port(_int y 0 0 109(_ent(_out))))
		(_port(_int b -1 0 109(_ent(_out))))
		(_port(_int e -1 0 109(_ent(_out))))
		(_port(_int s -1 0 109(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 96(_array -1((_dto i 7 i 0)))))
		(_sig(_int x1 1 0 96(_arch(_uni))))
		(_sig(_int y1 1 0 96(_arch(_uni))))
		(_prcs
			(line__98(_arch 0 0 98(_prcs(_trgt(6)(7))(_sens(0))(_mon))))
			(line__110(_arch 1 0 110(_assignment(_alias((x)(x1)))(_trgt(1))(_sens(6)))))
			(line__111(_arch 2 0 111(_assignment(_alias((y)(y1)))(_trgt(2))(_sens(7)))))
			(line__112(_arch 3 0 112(_assignment(_trgt(3))(_sens(6)(7)))))
			(line__113(_arch 4 0 113(_assignment(_trgt(4))(_sens(6)(7)))))
			(line__114(_arch 5 0 114(_assignment(_trgt(5))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . simple 6 -1)
)
I 000047 55 1090          1640463980446 simple
(_unit VHDL(analyzer 0 136(simple 0 124))
	(_version ve4)
	(_time 1640463980447 2021.12.25 22:26:20)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code f6f5fea6a5a1a3e0a4f1efadf6f0f3f1f4f0f7f0a3)
	(_ent
		(_time 1640451595006)
	)
	(_object
		(_port(_int b1 -1 0 137(_ent(_in((i 2))))))
		(_port(_int e1 -1 0 137(_ent(_in((i 2))))))
		(_port(_int s1 -1 0 137(_ent(_in((i 2))))))
		(_port(_int b2 -1 0 137(_ent(_in((i 2))))))
		(_port(_int e2 -1 0 137(_ent(_in((i 2))))))
		(_port(_int s2 -1 0 137(_ent(_in((i 2))))))
		(_port(_int clk -1 0 137(_ent(_in((i 2)))(_event))))
		(_prcs
			(line__126(_arch 0 0 126(_prcs(_sens(6))(_mon)(_read(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(1667330640 1633905012 1699881068 1936487795 1718182944 544367974 1836020326 1701344288 1952543343 2037146473 1952608032 1701734753 1651449956 1987208563 1769239393 7564911)
	)
	(_model . simple 1 -1)
)
I 000047 55 2649          1640464117905 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640464117906 2021.12.25 22:28:37)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code f3f2f4a3a5a4a4e5a7f2e7a9a7f4f1f0fbf4fbf0f0)
	(_ent
		(_time 1640350775009)
	)
	(_inst g1 0 24(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(reg2(2)))
		)
	)
	(_inst g2 0 25(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 26(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 27(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 28(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 29(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 31(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 32(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(reg2(1)))
		)
	)
	(_inst g10 0 33(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 34(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(6)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 35(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 36(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(reg2(0)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_port(_int v -1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 10(_array -1((_dto i 2 i 0)))))
		(_sig(_int reg2 3 0 10(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_alias((v)(x(7))))(_simpleassign BUF)(_trgt(2))(_sens(0(7))))))
			(line__38(_arch 1 0 38(_assignment(_trgt(1))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 2 -1)
)
I 000047 55 1386          1640464117911 simple
(_unit VHDL(onebitcomp 0 43(simple 0 50))
	(_version ve4)
	(_time 1640464117912 2021.12.25 22:28:37)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code f3f2a7a3a5a4a2e5f0f4eaa8a6f5f0f5a5f5a7f4f3)
	(_ent
		(_time 1640198927927)
	)
	(_inst g1 0 53(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 54(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 55(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(b))
		)
	)
	(_inst g4 0 56(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g5 0 57(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 58(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 59(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 44(_ent(_in))))
		(_port(_int y -1 0 44(_ent(_in))))
		(_port(_int b -1 0 44(_ent(_out))))
		(_port(_int e -1 0 44(_ent(_out))))
		(_port(_int s -1 0 44(_ent(_out))))
		(_sig(_int xn -1 0 51(_arch(_uni))))
		(_sig(_int yn -1 0 51(_arch(_uni))))
		(_sig(_int c1 -1 0 51(_arch(_uni))))
		(_sig(_int c2 -1 0 51(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1787          1640464117915 Stage2
(_unit VHDL(comparator 0 54(stage2 1 65))
	(_version ve4)
	(_time 1640464117916 2021.12.25 22:28:37)
	(_source(\../src/Stage1.vhd\(\../src/Stage2.vhd\)))
	(_parameters tan)
	(_code 030203055654031402501258500502040705550401)
	(_ent
		(_time 1640378528229)
	)
	(_generate g1 1 71(_for 3 )
		(_inst g 1 73(_ent . xor2 simple)
			(_port
				((x0)(x(_object 0)))
				((x1)(y(_object 0)))
				((y)(diff(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 1 71(_arch)))
		)
	)
	(_inst g2 1 75(_ent . Encoder8x3 simple)
		(_port
			((x)(diff))
			((y)(en))
			((v)(v))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 66(_array -1((_dto i 7 i 0)))))
		(_sig(_int diff 1 1 66(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 67(_array -1((_dto i 3 i 0)))))
		(_sig(_int en 2 1 67(_arch(_uni))))
		(_sig(_int v -1 1 68(_arch(_uni))))
		(_sig(_int m -2 1 69(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~7~13 1 71(_scalar (_to i 0 i 7))))
		(_prcs
			(line__76(_arch 0 1 76(_assignment(_trgt(9))(_sens(7))(_mon))))
			(line__77(_arch 1 1 77(_prcs(_simple)(_trgt(3)(4)(5))(_sens(9))(_read(0)(1)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage2 2 -1)
)
I 000047 55 1630          1640464117921 simple
(_unit VHDL(testgenerator 0 108(simple 0 95))
	(_version ve4)
	(_time 1640464117922 2021.12.25 22:28:37)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 030304050555541406511459570556050604010502)
	(_ent
		(_time 1640445142134)
	)
	(_object
		(_port(_int clk -1 0 109(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 109(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 109(_ent(_out))))
		(_port(_int y 0 0 109(_ent(_out))))
		(_port(_int b -1 0 109(_ent(_out))))
		(_port(_int e -1 0 109(_ent(_out))))
		(_port(_int s -1 0 109(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 96(_array -1((_dto i 7 i 0)))))
		(_sig(_int x1 1 0 96(_arch(_uni))))
		(_sig(_int y1 1 0 96(_arch(_uni))))
		(_prcs
			(line__98(_arch 0 0 98(_prcs(_trgt(6)(7))(_sens(0))(_mon))))
			(line__110(_arch 1 0 110(_assignment(_alias((x)(x1)))(_trgt(1))(_sens(6)))))
			(line__111(_arch 2 0 111(_assignment(_alias((y)(y1)))(_trgt(2))(_sens(7)))))
			(line__112(_arch 3 0 112(_assignment(_trgt(3))(_sens(6)(7)))))
			(line__113(_arch 4 0 113(_assignment(_trgt(4))(_sens(6)(7)))))
			(line__114(_arch 5 0 114(_assignment(_trgt(5))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . simple 6 -1)
)
I 000047 55 2649          1640464126151 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640464126152 2021.12.25 22:28:46)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 2d222b292c7a7a3b792c3977792a2f2e252a252e2e)
	(_ent
		(_time 1640350775009)
	)
	(_inst g1 0 24(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(reg2(2)))
		)
	)
	(_inst g2 0 25(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 26(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 27(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 28(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 29(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 31(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 32(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(reg2(1)))
		)
	)
	(_inst g10 0 33(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 34(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(6)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 35(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 36(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(reg2(0)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_port(_int v -1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 10(_array -1((_dto i 2 i 0)))))
		(_sig(_int reg2 3 0 10(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_alias((v)(x(7))))(_simpleassign BUF)(_trgt(2))(_sens(0(7))))))
			(line__38(_arch 1 0 38(_assignment(_trgt(1))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 2 -1)
)
I 000047 55 1386          1640464126157 simple
(_unit VHDL(onebitcomp 0 43(simple 0 50))
	(_version ve4)
	(_time 1640464126158 2021.12.25 22:28:46)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 2d2278292c7a7c3b2e2a3476782b2e2b7b2b792a2d)
	(_ent
		(_time 1640198927927)
	)
	(_inst g1 0 53(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 54(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 55(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(b))
		)
	)
	(_inst g4 0 56(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g5 0 57(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 58(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 59(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 44(_ent(_in))))
		(_port(_int y -1 0 44(_ent(_in))))
		(_port(_int b -1 0 44(_ent(_out))))
		(_port(_int e -1 0 44(_ent(_out))))
		(_port(_int s -1 0 44(_ent(_out))))
		(_sig(_int xn -1 0 51(_arch(_uni))))
		(_sig(_int yn -1 0 51(_arch(_uni))))
		(_sig(_int c1 -1 0 51(_arch(_uni))))
		(_sig(_int c2 -1 0 51(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1787          1640464126161 Stage2
(_unit VHDL(comparator 0 54(stage2 1 65))
	(_version ve4)
	(_time 1640464126162 2021.12.25 22:28:46)
	(_source(\../src/Stage1.vhd\(\../src/Stage2.vhd\)))
	(_parameters tan)
	(_code 2d222d292f7a2d3a2c7e3c767e2b2c2a292b7b2a2f)
	(_ent
		(_time 1640378528229)
	)
	(_generate g1 1 71(_for 3 )
		(_inst g 1 73(_ent . xor2 simple)
			(_port
				((x0)(x(_object 0)))
				((x1)(y(_object 0)))
				((y)(diff(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 1 71(_arch)))
		)
	)
	(_inst g2 1 75(_ent . Encoder8x3 simple)
		(_port
			((x)(diff))
			((y)(en))
			((v)(v))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 66(_array -1((_dto i 7 i 0)))))
		(_sig(_int diff 1 1 66(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 67(_array -1((_dto i 3 i 0)))))
		(_sig(_int en 2 1 67(_arch(_uni))))
		(_sig(_int v -1 1 68(_arch(_uni))))
		(_sig(_int m -2 1 69(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~7~13 1 71(_scalar (_to i 0 i 7))))
		(_prcs
			(line__76(_arch 0 1 76(_assignment(_trgt(9))(_sens(7))(_mon))))
			(line__77(_arch 1 1 77(_prcs(_simple)(_trgt(3)(4)(5))(_sens(9))(_read(0)(1)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage2 2 -1)
)
I 000047 55 1630          1640464126167 simple
(_unit VHDL(testgenerator 0 108(simple 0 95))
	(_version ve4)
	(_time 1640464126168 2021.12.25 22:28:46)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 3d333a386c6b6a2a386f2a67693b683b383a3f3b3c)
	(_ent
		(_time 1640445142134)
	)
	(_object
		(_port(_int clk -1 0 109(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 109(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 109(_ent(_out))))
		(_port(_int y 0 0 109(_ent(_out))))
		(_port(_int b -1 0 109(_ent(_out))))
		(_port(_int e -1 0 109(_ent(_out))))
		(_port(_int s -1 0 109(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 96(_array -1((_dto i 7 i 0)))))
		(_sig(_int x1 1 0 96(_arch(_uni))))
		(_sig(_int y1 1 0 96(_arch(_uni))))
		(_prcs
			(line__98(_arch 0 0 98(_prcs(_trgt(6)(7))(_sens(0))(_mon))))
			(line__110(_arch 1 0 110(_assignment(_alias((x)(x1)))(_trgt(1))(_sens(6)))))
			(line__111(_arch 2 0 111(_assignment(_alias((y)(y1)))(_trgt(2))(_sens(7)))))
			(line__112(_arch 3 0 112(_assignment(_trgt(3))(_sens(6)(7)))))
			(line__113(_arch 4 0 113(_assignment(_trgt(4))(_sens(6)(7)))))
			(line__114(_arch 5 0 114(_assignment(_trgt(5))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . simple 6 -1)
)
I 000047 55 1090          1640464126173 simple
(_unit VHDL(analyzer 0 136(simple 0 124))
	(_version ve4)
	(_time 1640464126174 2021.12.25 22:28:46)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 3d323f383c6a682b6f3a24663d3b383a3f3b3c3b68)
	(_ent
		(_time 1640451595006)
	)
	(_object
		(_port(_int b1 -1 0 137(_ent(_in((i 2))))))
		(_port(_int e1 -1 0 137(_ent(_in((i 2))))))
		(_port(_int s1 -1 0 137(_ent(_in((i 2))))))
		(_port(_int b2 -1 0 137(_ent(_in((i 2))))))
		(_port(_int e2 -1 0 137(_ent(_in((i 2))))))
		(_port(_int s2 -1 0 137(_ent(_in((i 2))))))
		(_port(_int clk -1 0 137(_ent(_in((i 2)))(_event))))
		(_prcs
			(line__126(_arch 0 0 126(_prcs(_sens(6))(_mon)(_read(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(1667330640 1633905012 1699881068 1936487795 1718182944 544367974 1836020326 1701344288 1952543343 2037146473 1952608032 1701734753 1651449956 1987208563 1769239393 7564911)
	)
	(_model . simple 1 -1)
)
I 000047 55 2649          1640464128551 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640464128552 2021.12.25 22:28:48)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 939cc59cc5c4c485c79287c9c79491909b949b9090)
	(_ent
		(_time 1640350775009)
	)
	(_inst g1 0 24(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(reg2(2)))
		)
	)
	(_inst g2 0 25(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 26(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 27(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 28(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 29(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 31(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 32(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(reg2(1)))
		)
	)
	(_inst g10 0 33(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 34(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(6)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 35(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 36(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(reg2(0)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_port(_int v -1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 10(_array -1((_dto i 2 i 0)))))
		(_sig(_int reg2 3 0 10(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_alias((v)(x(7))))(_simpleassign BUF)(_trgt(2))(_sens(0(7))))))
			(line__38(_arch 1 0 38(_assignment(_trgt(1))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 2 -1)
)
I 000047 55 1386          1640464128557 simple
(_unit VHDL(onebitcomp 0 43(simple 0 50))
	(_version ve4)
	(_time 1640464128558 2021.12.25 22:28:48)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 939c969cc5c4c28590948ac8c6959095c595c79493)
	(_ent
		(_time 1640198927927)
	)
	(_inst g1 0 53(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 54(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 55(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(b))
		)
	)
	(_inst g4 0 56(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g5 0 57(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 58(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 59(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 44(_ent(_in))))
		(_port(_int y -1 0 44(_ent(_in))))
		(_port(_int b -1 0 44(_ent(_out))))
		(_port(_int e -1 0 44(_ent(_out))))
		(_port(_int s -1 0 44(_ent(_out))))
		(_sig(_int xn -1 0 51(_arch(_uni))))
		(_sig(_int yn -1 0 51(_arch(_uni))))
		(_sig(_int c1 -1 0 51(_arch(_uni))))
		(_sig(_int c2 -1 0 51(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1787          1640464128561 Stage2
(_unit VHDL(comparator 0 54(stage2 1 65))
	(_version ve4)
	(_time 1640464128562 2021.12.25 22:28:48)
	(_source(\../src/Stage1.vhd\(\../src/Stage2.vhd\)))
	(_parameters tan)
	(_code 939cc39cc6c4938492c082c8c09592949795c59491)
	(_ent
		(_time 1640378528229)
	)
	(_generate g1 1 71(_for 3 )
		(_inst g 1 73(_ent . xor2 simple)
			(_port
				((x0)(x(_object 0)))
				((x1)(y(_object 0)))
				((y)(diff(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 1 71(_arch)))
		)
	)
	(_inst g2 1 75(_ent . Encoder8x3 simple)
		(_port
			((x)(diff))
			((y)(en))
			((v)(v))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 66(_array -1((_dto i 7 i 0)))))
		(_sig(_int diff 1 1 66(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 67(_array -1((_dto i 3 i 0)))))
		(_sig(_int en 2 1 67(_arch(_uni))))
		(_sig(_int v -1 1 68(_arch(_uni))))
		(_sig(_int m -2 1 69(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~7~13 1 71(_scalar (_to i 0 i 7))))
		(_prcs
			(line__76(_arch 0 1 76(_assignment(_trgt(9))(_sens(7))(_mon))))
			(line__77(_arch 1 1 77(_prcs(_simple)(_trgt(3)(4)(5))(_sens(9))(_read(0)(1)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage2 2 -1)
)
I 000047 55 1630          1640464128567 simple
(_unit VHDL(testgenerator 0 108(simple 0 95))
	(_version ve4)
	(_time 1640464128568 2021.12.25 22:28:48)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 939dc49c95c5c48496c184c9c795c6959694919592)
	(_ent
		(_time 1640445142134)
	)
	(_object
		(_port(_int clk -1 0 109(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 109(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 109(_ent(_out))))
		(_port(_int y 0 0 109(_ent(_out))))
		(_port(_int b -1 0 109(_ent(_out))))
		(_port(_int e -1 0 109(_ent(_out))))
		(_port(_int s -1 0 109(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 96(_array -1((_dto i 7 i 0)))))
		(_sig(_int x1 1 0 96(_arch(_uni))))
		(_sig(_int y1 1 0 96(_arch(_uni))))
		(_prcs
			(line__98(_arch 0 0 98(_prcs(_trgt(6)(7))(_sens(0))(_mon))))
			(line__110(_arch 1 0 110(_assignment(_alias((x)(x1)))(_trgt(1))(_sens(6)))))
			(line__111(_arch 2 0 111(_assignment(_alias((y)(y1)))(_trgt(2))(_sens(7)))))
			(line__112(_arch 3 0 112(_assignment(_trgt(3))(_sens(6)(7)))))
			(line__113(_arch 4 0 113(_assignment(_trgt(4))(_sens(6)(7)))))
			(line__114(_arch 5 0 114(_assignment(_trgt(5))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . simple 6 -1)
)
I 000047 55 1090          1640464128573 simple
(_unit VHDL(analyzer 0 136(simple 0 124))
	(_version ve4)
	(_time 1640464128574 2021.12.25 22:28:48)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 939cc19cc5c4c685c1948ac89395969491959295c6)
	(_ent
		(_time 1640451595006)
	)
	(_object
		(_port(_int b1 -1 0 137(_ent(_in((i 2))))))
		(_port(_int e1 -1 0 137(_ent(_in((i 2))))))
		(_port(_int s1 -1 0 137(_ent(_in((i 2))))))
		(_port(_int b2 -1 0 137(_ent(_in((i 2))))))
		(_port(_int e2 -1 0 137(_ent(_in((i 2))))))
		(_port(_int s2 -1 0 137(_ent(_in((i 2))))))
		(_port(_int clk -1 0 137(_ent(_in((i 2)))(_event))))
		(_prcs
			(line__126(_arch 0 0 126(_prcs(_sens(6))(_mon)(_read(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(1667330640 1633905012 1699881068 1936487795 1718182944 544367974 1836020326 1701344288 1952543343 2037146473 1952608032 1701734753 1651449956 1987208563 1769239393 7564911)
	)
	(_model . simple 1 -1)
)
I 000047 55 716           1640464206555 simple
(_unit VHDL(halfadder 0 4(simple 0 8))
	(_version ve4)
	(_time 1640464206556 2021.12.25 22:30:06)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 43161f41411444554517521916454745464441454b)
	(_ent
		(_time 1639929792197)
	)
	(_inst g1 0 10(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g2 0 11(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int c -1 0 5(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1040          1640464206561 simple
(_unit VHDL(fulladder 0 4(simple 0 21))
	(_version ve4)
	(_time 1640464206562 2021.12.25 22:30:06)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 431611404514445510115219164547454644414545)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 24(_ent . halfAdder simple)
		(_port
			((x)(x))
			((y)(y))
			((s)(a))
			((c)(b))
		)
	)
	(_inst g2 0 25(_ent . halfAdder simple)
		(_port
			((x)(a))
			((y)(z))
			((s)(s))
			((c)(d))
		)
	)
	(_inst g3 0 26(_ent . or2 simple)
		(_port
			((x0)(b))
			((x1)(d))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 22(_arch(_uni))))
		(_sig(_int b -1 0 22(_arch(_uni))))
		(_sig(_int c -1 0 22(_arch(_uni))))
		(_sig(_int d -1 0 22(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1779          1640464206567 simple
(_unit VHDL(adder8bits 0 33(simple 0 37))
	(_version ve4)
	(_time 1640464206568 2021.12.25 22:30:06)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 43161641441413554747511c1a4541454a44474440)
	(_ent
		(_time 1639937194601)
	)
	(_generate gen1 0 41(_for 2 )
		(_inst g1 0 43(_ent . xor2 simple)
			(_port
				((x0)(cin))
				((x1)(b(_object 0)))
				((y)(b_neg(_object 0)))
			)
		)
		(_inst g2 0 44(_ent . fullAdder simple)
			(_port
				((x)(a(_object 0)))
				((y)(b_neg(_object 0)))
				((z)(ripple(_object 0)))
				((s)(r(_object 0)))
				((co)(ripple(_index 1)))
			)
		)
		(_object
			(_cnst(_int i 2 0 41(_arch)))
		)
	)
	(_inst g3 0 46(_ent . xor2 simple)
		(_port
			((x0)(cin))
			((x1)(b(7)))
			((y)(b_neg(7)))
		)
	)
	(_inst g4 0 47(_ent . fullAdder simple)
		(_port
			((x)(a(7)))
			((y)(b_neg(7)))
			((z)(ripple(7)))
			((s)(r(7)))
			((co)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 34(_ent(_in))))
		(_port(_int r 0 0 34(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int ripple 1 0 38(_arch(_uni))))
		(_sig(_int b_neg 1 0 38(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 41(_scalar (_to i 0 i 6))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_alias((ripple(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . simple 2 -1)
)
I 000047 55 2057          1640464206573 Stage1
(_unit VHDL(comparator 0 54(stage1 0 58))
	(_version ve4)
	(_time 1640464206574 2021.12.25 22:30:06)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 431614411614435442145218104542444745154441)
	(_ent
		(_time 1640378528229)
	)
	(_inst reg1 0 64(_ent . DFF8)
		(_port
			((D)(x))
			((clk)(clk))
			((Q)(x1))
		)
	)
	(_inst reg2 0 65(_ent . DFF8)
		(_port
			((D)(y))
			((clk)(clk))
			((Q)(y1))
		)
	)
	(_inst g1 0 66(_ent . Adder8bits simple)
		(_port
			((a)(x))
			((b)(y))
			((cin)(c1))
			((r)(r))
			((cout)(c2))
		)
	)
	(_inst g2 0 67(_ent . and2 simple)
		(_port
			((x0)(r(7)))
			((x1)(_code 3))
			((y)(f))
		)
	)
	(_inst g3 0 68(_ent . nor8 simple)
		(_port
			((x)(r))
			((y)(g))
		)
	)
	(_inst g4 0 69(_ent . nor2 simple)
		(_port
			((x0)(f))
			((x1)(g))
			((y)(h))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59(_array -1((_dto i 7 i 0)))))
		(_sig(_int r 1 0 59(_arch(_uni))))
		(_sig(_int x1 1 0 59(_arch(_uni))))
		(_sig(_int y1 1 0 59(_arch(_uni))))
		(_sig(_int c1 -1 0 60(_arch(_uni((i 3))))))
		(_sig(_int c2 -1 0 61(_arch(_uni))))
		(_sig(_int f -1 0 62(_arch(_uni))))
		(_sig(_int g -1 0 62(_arch(_uni))))
		(_sig(_int h -1 0 62(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_alias((b)(h)))(_simpleassign BUF)(_trgt(3))(_sens(13)))))
			(line__71(_arch 1 0 71(_assignment(_alias((e)(g)))(_simpleassign BUF)(_trgt(4))(_sens(12)))))
			(line__72(_arch 2 0 72(_assignment(_alias((s)(f)))(_simpleassign BUF)(_trgt(5))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage1 4 -1)
)
I 000043 55 1381          1640464206579 bb
(_unit VHDL(testb 0 54(bb 0 85))
	(_version ve4)
	(_time 1640464206580 2021.12.25 22:30:06)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 530703505505044456574108065556545054575551)
	(_ent
		(_time 1639937194607)
	)
	(_inst g0 0 91(_ent . TestGenerator simple)
		(_port
			((clk)(clk))
			((x)(x))
			((y)(y))
			((b)(b1))
			((e)(e1))
			((s)(s1))
		)
	)
	(_inst g1 0 92(_ent . Comparator Stage1)
		(_port
			((x)(x))
			((y)(y))
			((clk)(clk))
			((b)(b2))
			((e)(e2))
			((s)(s2))
		)
	)
	(_inst g2 0 93(_ent . Analyzer simple)
		(_port
			((b1)(b1))
			((e1)(e1))
			((s1)(s1))
			((b2)(b2))
			((e2)(e2))
			((s2)(s2))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 86(_array -1((_dto i 7 i 0)))))
		(_sig(_int x 0 0 86(_arch(_uni))))
		(_sig(_int y 0 0 86(_arch(_uni))))
		(_sig(_int clk -1 0 87(_arch(_uni((i 2))))))
		(_sig(_int b1 -1 0 88(_arch(_uni))))
		(_sig(_int e1 -1 0 88(_arch(_uni))))
		(_sig(_int s1 -1 0 88(_arch(_uni))))
		(_sig(_int b2 -1 0 88(_arch(_uni))))
		(_sig(_int e2 -1 0 88(_arch(_uni))))
		(_sig(_int s2 -1 0 88(_arch(_uni))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . bb 1 -1)
)
I 000047 55 716           1640464362674 simple
(_unit VHDL(halfadder 0 4(simple 0 8))
	(_version ve4)
	(_time 1640464362675 2021.12.25 22:32:42)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 11154f16114616071745004b441715171416131719)
	(_ent
		(_time 1639929792197)
	)
	(_inst g1 0 10(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g2 0 11(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int c -1 0 5(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1040          1640464362680 simple
(_unit VHDL(fulladder 0 4(simple 0 21))
	(_version ve4)
	(_time 1640464362681 2021.12.25 22:32:42)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 20247025257727367372317a752624262527222626)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 24(_ent . halfAdder simple)
		(_port
			((x)(x))
			((y)(y))
			((s)(a))
			((c)(b))
		)
	)
	(_inst g2 0 25(_ent . halfAdder simple)
		(_port
			((x)(a))
			((y)(z))
			((s)(s))
			((c)(d))
		)
	)
	(_inst g3 0 26(_ent . or2 simple)
		(_port
			((x0)(b))
			((x1)(d))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 22(_arch(_uni))))
		(_sig(_int b -1 0 22(_arch(_uni))))
		(_sig(_int c -1 0 22(_arch(_uni))))
		(_sig(_int d -1 0 22(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1779          1640464362686 simple
(_unit VHDL(adder8bits 0 33(simple 0 37))
	(_version ve4)
	(_time 1640464362687 2021.12.25 22:32:42)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 20247724247770362424327f792622262927242723)
	(_ent
		(_time 1639937194601)
	)
	(_generate gen1 0 41(_for 2 )
		(_inst g1 0 43(_ent . xor2 simple)
			(_port
				((x0)(cin))
				((x1)(b(_object 0)))
				((y)(b_neg(_object 0)))
			)
		)
		(_inst g2 0 44(_ent . fullAdder simple)
			(_port
				((x)(a(_object 0)))
				((y)(b_neg(_object 0)))
				((z)(ripple(_object 0)))
				((s)(r(_object 0)))
				((co)(ripple(_index 1)))
			)
		)
		(_object
			(_cnst(_int i 2 0 41(_arch)))
		)
	)
	(_inst g3 0 46(_ent . xor2 simple)
		(_port
			((x0)(cin))
			((x1)(b(7)))
			((y)(b_neg(7)))
		)
	)
	(_inst g4 0 47(_ent . fullAdder simple)
		(_port
			((x)(a(7)))
			((y)(b_neg(7)))
			((z)(ripple(7)))
			((s)(r(7)))
			((co)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 34(_ent(_in))))
		(_port(_int r 0 0 34(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int ripple 1 0 38(_arch(_uni))))
		(_sig(_int b_neg 1 0 38(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 41(_scalar (_to i 0 i 6))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_alias((ripple(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . simple 2 -1)
)
I 000047 55 1759          1640464362692 Stage1
(_unit VHDL(comparator 0 54(stage1 0 58))
	(_version ve4)
	(_time 1640464362693 2021.12.25 22:32:42)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 20247524767720372123317b732621272426762722)
	(_ent
		(_time 1640378528229)
	)
	(_inst g1 0 64(_ent . Adder8bits simple)
		(_port
			((a)(x))
			((b)(y))
			((cin)(c1))
			((r)(r))
			((cout)(c2))
		)
	)
	(_inst g2 0 65(_ent . and2 simple)
		(_port
			((x0)(r(7)))
			((x1)(_code 0))
			((y)(f))
		)
	)
	(_inst g3 0 66(_ent . nor8 simple)
		(_port
			((x)(r))
			((y)(g))
		)
	)
	(_inst g4 0 67(_ent . nor2 simple)
		(_port
			((x0)(f))
			((x1)(g))
			((y)(h))
		)
	)
	(_inst reg0 0 68(_ent . DFF)
		(_port
			((D)(h))
			((clk)(clk))
			((Q)(b))
		)
	)
	(_inst reg1 0 69(_ent . DFF)
		(_port
			((D)(g))
			((clk)(clk))
			((Q)(e))
		)
	)
	(_inst reg2 0 70(_ent . DFF)
		(_port
			((D)(f))
			((clk)(clk))
			((Q)(s))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59(_array -1((_dto i 7 i 0)))))
		(_sig(_int r 1 0 59(_arch(_uni))))
		(_sig(_int c1 -1 0 60(_arch(_uni((i 3))))))
		(_sig(_int c2 -1 0 61(_arch(_uni))))
		(_sig(_int f -1 0 62(_arch(_uni))))
		(_sig(_int g -1 0 62(_arch(_uni))))
		(_sig(_int h -1 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage1 1 -1)
)
I 000043 55 1381          1640464362698 bb
(_unit VHDL(testb 0 54(bb 0 80))
	(_version ve4)
	(_time 1640464362699 2021.12.25 22:32:42)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 20257224257677372524327b752625272327242622)
	(_ent
		(_time 1639937194607)
	)
	(_inst g0 0 86(_ent . TestGenerator simple)
		(_port
			((clk)(clk))
			((x)(x))
			((y)(y))
			((b)(b1))
			((e)(e1))
			((s)(s1))
		)
	)
	(_inst g1 0 87(_ent . Comparator Stage1)
		(_port
			((x)(x))
			((y)(y))
			((clk)(clk))
			((b)(b2))
			((e)(e2))
			((s)(s2))
		)
	)
	(_inst g2 0 88(_ent . Analyzer simple)
		(_port
			((b1)(b1))
			((e1)(e1))
			((s1)(s1))
			((b2)(b2))
			((e2)(e2))
			((s2)(s2))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 81(_array -1((_dto i 7 i 0)))))
		(_sig(_int x 0 0 81(_arch(_uni))))
		(_sig(_int y 0 0 81(_arch(_uni))))
		(_sig(_int clk -1 0 82(_arch(_uni((i 2))))))
		(_sig(_int b1 -1 0 83(_arch(_uni))))
		(_sig(_int e1 -1 0 83(_arch(_uni))))
		(_sig(_int s1 -1 0 83(_arch(_uni))))
		(_sig(_int b2 -1 0 83(_arch(_uni))))
		(_sig(_int e2 -1 0 83(_arch(_uni))))
		(_sig(_int s2 -1 0 83(_arch(_uni))))
		(_prcs
			(line__90(_arch 0 0 90(_assignment(_trgt(2))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . bb 1 -1)
)
I 000047 55 2649          1640464670144 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640464670145 2021.12.25 22:37:50)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 2d7e28292c7a7a3b792c3977792a2f2e252a252e2e)
	(_ent
		(_time 1640350775009)
	)
	(_inst g1 0 24(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(reg2(2)))
		)
	)
	(_inst g2 0 25(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 26(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 27(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 28(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 29(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 31(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 32(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(reg2(1)))
		)
	)
	(_inst g10 0 33(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 34(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(6)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 35(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 36(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(reg2(0)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_port(_int v -1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 10(_array -1((_dto i 2 i 0)))))
		(_sig(_int reg2 3 0 10(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_alias((v)(x(7))))(_simpleassign BUF)(_trgt(2))(_sens(0(7))))))
			(line__38(_arch 1 0 38(_assignment(_trgt(1))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 2 -1)
)
I 000047 55 1386          1640464670150 simple
(_unit VHDL(onebitcomp 0 43(simple 0 50))
	(_version ve4)
	(_time 1640464670151 2021.12.25 22:37:50)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 2d7e7b292c7a7c3b2e2a3476782b2e2b7b2b792a2d)
	(_ent
		(_time 1640198927927)
	)
	(_inst g1 0 53(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 54(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 55(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(b))
		)
	)
	(_inst g4 0 56(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g5 0 57(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 58(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 59(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 44(_ent(_in))))
		(_port(_int y -1 0 44(_ent(_in))))
		(_port(_int b -1 0 44(_ent(_out))))
		(_port(_int e -1 0 44(_ent(_out))))
		(_port(_int s -1 0 44(_ent(_out))))
		(_sig(_int xn -1 0 51(_arch(_uni))))
		(_sig(_int yn -1 0 51(_arch(_uni))))
		(_sig(_int c1 -1 0 51(_arch(_uni))))
		(_sig(_int c2 -1 0 51(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1787          1640464670154 Stage2
(_unit VHDL(comparator 0 54(stage2 1 65))
	(_version ve4)
	(_time 1640464670155 2021.12.25 22:37:50)
	(_source(\../src/Stage1.vhd\(\../src/Stage2.vhd\)))
	(_parameters tan)
	(_code 2d7e2e292f7a2d3a2c7e3c767e2b2c2a292b7b2a2f)
	(_ent
		(_time 1640378528229)
	)
	(_generate g1 1 71(_for 3 )
		(_inst g 1 73(_ent . xor2 simple)
			(_port
				((x0)(x(_object 0)))
				((x1)(y(_object 0)))
				((y)(diff(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 1 71(_arch)))
		)
	)
	(_inst g2 1 75(_ent . Encoder8x3 simple)
		(_port
			((x)(diff))
			((y)(en))
			((v)(v))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 66(_array -1((_dto i 7 i 0)))))
		(_sig(_int diff 1 1 66(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 67(_array -1((_dto i 3 i 0)))))
		(_sig(_int en 2 1 67(_arch(_uni))))
		(_sig(_int v -1 1 68(_arch(_uni))))
		(_sig(_int m -2 1 69(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~7~13 1 71(_scalar (_to i 0 i 7))))
		(_prcs
			(line__76(_arch 0 1 76(_assignment(_trgt(9))(_sens(7))(_mon))))
			(line__77(_arch 1 1 77(_prcs(_simple)(_trgt(3)(4)(5))(_sens(9))(_read(0)(1)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage2 2 -1)
)
I 000047 55 1630          1640464670160 simple
(_unit VHDL(testgenerator 0 108(simple 0 95))
	(_version ve4)
	(_time 1640464670161 2021.12.25 22:37:50)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 2d7f29297c7b7a3a287f3a77792b782b282a2f2b2c)
	(_ent
		(_time 1640445142134)
	)
	(_object
		(_port(_int clk -1 0 109(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 109(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 109(_ent(_out))))
		(_port(_int y 0 0 109(_ent(_out))))
		(_port(_int b -1 0 109(_ent(_out))))
		(_port(_int e -1 0 109(_ent(_out))))
		(_port(_int s -1 0 109(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 96(_array -1((_dto i 7 i 0)))))
		(_sig(_int x1 1 0 96(_arch(_uni))))
		(_sig(_int y1 1 0 96(_arch(_uni))))
		(_prcs
			(line__98(_arch 0 0 98(_prcs(_trgt(6)(7))(_sens(0))(_mon))))
			(line__110(_arch 1 0 110(_assignment(_alias((x)(x1)))(_trgt(1))(_sens(6)))))
			(line__111(_arch 2 0 111(_assignment(_alias((y)(y1)))(_trgt(2))(_sens(7)))))
			(line__112(_arch 3 0 112(_assignment(_trgt(3))(_sens(6)(7)))))
			(line__113(_arch 4 0 113(_assignment(_trgt(4))(_sens(6)(7)))))
			(line__114(_arch 5 0 114(_assignment(_trgt(5))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . simple 6 -1)
)
I 000047 55 1090          1640464670166 simple
(_unit VHDL(analyzer 0 136(simple 0 124))
	(_version ve4)
	(_time 1640464670167 2021.12.25 22:37:50)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 2d7e2c292c7a783b7f2a34762d2b282a2f2b2c2b78)
	(_ent
		(_time 1640451595006)
	)
	(_object
		(_port(_int b1 -1 0 137(_ent(_in((i 2))))))
		(_port(_int e1 -1 0 137(_ent(_in((i 2))))))
		(_port(_int s1 -1 0 137(_ent(_in((i 2))))))
		(_port(_int b2 -1 0 137(_ent(_in((i 2))))))
		(_port(_int e2 -1 0 137(_ent(_in((i 2))))))
		(_port(_int s2 -1 0 137(_ent(_in((i 2))))))
		(_port(_int clk -1 0 137(_ent(_in((i 2)))(_event))))
		(_prcs
			(line__126(_arch 0 0 126(_prcs(_sens(6))(_mon)(_read(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(1667330640 1633905012 1699881068 1936487795 1718182944 544367974 1836020326 1701344288 1952543343 2037146473 1952608032 1701734753 1651449956 1987208563 1769239393 7564911)
	)
	(_model . simple 1 -1)
)
I 000047 55 2649          1640472055987 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640472055988 2021.12.26 00:40:55)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 2c227a282a7b7b3a782d3876782b2e2f242b242f2f)
	(_ent
		(_time 1640350775009)
	)
	(_inst g1 0 24(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(reg2(2)))
		)
	)
	(_inst g2 0 25(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 26(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 27(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 28(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 29(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 31(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 32(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(reg2(1)))
		)
	)
	(_inst g10 0 33(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 34(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(6)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 35(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 36(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(reg2(0)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_port(_int v -1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 10(_array -1((_dto i 2 i 0)))))
		(_sig(_int reg2 3 0 10(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_alias((v)(x(7))))(_simpleassign BUF)(_trgt(2))(_sens(0(7))))))
			(line__38(_arch 1 0 38(_assignment(_trgt(1))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 2 -1)
)
I 000047 55 1386          1640472055993 simple
(_unit VHDL(onebitcomp 0 43(simple 0 50))
	(_version ve4)
	(_time 1640472055994 2021.12.26 00:40:55)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 3b353e3e3c6c6a2d383c22606e3d383d6d3d6f3c3b)
	(_ent
		(_time 1640198927927)
	)
	(_inst g1 0 53(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 54(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 55(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(b))
		)
	)
	(_inst g4 0 56(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g5 0 57(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 58(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 59(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 44(_ent(_in))))
		(_port(_int y -1 0 44(_ent(_in))))
		(_port(_int b -1 0 44(_ent(_out))))
		(_port(_int e -1 0 44(_ent(_out))))
		(_port(_int s -1 0 44(_ent(_out))))
		(_sig(_int xn -1 0 51(_arch(_uni))))
		(_sig(_int yn -1 0 51(_arch(_uni))))
		(_sig(_int c1 -1 0 51(_arch(_uni))))
		(_sig(_int c2 -1 0 51(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1787          1640472055997 Stage2
(_unit VHDL(comparator 0 54(stage2 1 65))
	(_version ve4)
	(_time 1640472055998 2021.12.26 00:40:55)
	(_source(\../src/Stage1.vhd\(\../src/Stage2.vhd\)))
	(_parameters tan)
	(_code 3b356b3e3f6c3b2c3a682a60683d3a3c3f3d6d3c39)
	(_ent
		(_time 1640378528229)
	)
	(_generate g1 1 71(_for 3 )
		(_inst g 1 73(_ent . xor2 simple)
			(_port
				((x0)(x(_object 0)))
				((x1)(y(_object 0)))
				((y)(diff(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 1 71(_arch)))
		)
	)
	(_inst g2 1 75(_ent . Encoder8x3 simple)
		(_port
			((x)(diff))
			((y)(en))
			((v)(v))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 66(_array -1((_dto i 7 i 0)))))
		(_sig(_int diff 1 1 66(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 67(_array -1((_dto i 3 i 0)))))
		(_sig(_int en 2 1 67(_arch(_uni))))
		(_sig(_int v -1 1 68(_arch(_uni))))
		(_sig(_int m -2 1 69(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~7~13 1 71(_scalar (_to i 0 i 7))))
		(_prcs
			(line__76(_arch 0 1 76(_assignment(_trgt(9))(_sens(7))(_mon))))
			(line__77(_arch 1 1 77(_prcs(_simple)(_trgt(3)(4)(5))(_sens(9))(_read(0)(1)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage2 2 -1)
)
I 000047 55 1630          1640472056003 simple
(_unit VHDL(testgenerator 0 108(simple 0 95))
	(_version ve4)
	(_time 1640472056004 2021.12.26 00:40:55)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 3b346c3e6c6d6c2c3e692c616f3d6e3d3e3c393d3a)
	(_ent
		(_time 1640445142134)
	)
	(_object
		(_port(_int clk -1 0 109(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 109(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 109(_ent(_out))))
		(_port(_int y 0 0 109(_ent(_out))))
		(_port(_int b -1 0 109(_ent(_out))))
		(_port(_int e -1 0 109(_ent(_out))))
		(_port(_int s -1 0 109(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 96(_array -1((_dto i 7 i 0)))))
		(_sig(_int x1 1 0 96(_arch(_uni))))
		(_sig(_int y1 1 0 96(_arch(_uni))))
		(_prcs
			(line__98(_arch 0 0 98(_prcs(_trgt(6)(7))(_sens(0))(_mon))))
			(line__110(_arch 1 0 110(_assignment(_alias((x)(x1)))(_trgt(1))(_sens(6)))))
			(line__111(_arch 2 0 111(_assignment(_alias((y)(y1)))(_trgt(2))(_sens(7)))))
			(line__112(_arch 3 0 112(_assignment(_trgt(3))(_sens(6)(7)))))
			(line__113(_arch 4 0 113(_assignment(_trgt(4))(_sens(6)(7)))))
			(line__114(_arch 5 0 114(_assignment(_trgt(5))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . simple 6 -1)
)
I 000047 55 2649          1640472121009 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640472121010 2021.12.26 00:42:01)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 333d67366564642567322769673431303b343b3030)
	(_ent
		(_time 1640350775009)
	)
	(_inst g1 0 24(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(reg2(2)))
		)
	)
	(_inst g2 0 25(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 26(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 27(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 28(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 29(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 31(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 32(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(reg2(1)))
		)
	)
	(_inst g10 0 33(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 34(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(6)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 35(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 36(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(reg2(0)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_port(_int v -1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 10(_array -1((_dto i 2 i 0)))))
		(_sig(_int reg2 3 0 10(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_alias((v)(x(7))))(_simpleassign BUF)(_trgt(2))(_sens(0(7))))))
			(line__38(_arch 1 0 38(_assignment(_trgt(1))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 2 -1)
)
I 000047 55 1386          1640472121015 simple
(_unit VHDL(onebitcomp 0 43(simple 0 50))
	(_version ve4)
	(_time 1640472121016 2021.12.26 00:42:01)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 333d34366564622530342a68663530356535673433)
	(_ent
		(_time 1640198927927)
	)
	(_inst g1 0 53(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 54(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 55(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(b))
		)
	)
	(_inst g4 0 56(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g5 0 57(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 58(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 59(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 44(_ent(_in))))
		(_port(_int y -1 0 44(_ent(_in))))
		(_port(_int b -1 0 44(_ent(_out))))
		(_port(_int e -1 0 44(_ent(_out))))
		(_port(_int s -1 0 44(_ent(_out))))
		(_sig(_int xn -1 0 51(_arch(_uni))))
		(_sig(_int yn -1 0 51(_arch(_uni))))
		(_sig(_int c1 -1 0 51(_arch(_uni))))
		(_sig(_int c2 -1 0 51(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1787          1640472121019 Stage2
(_unit VHDL(comparator 0 54(stage2 1 65))
	(_version ve4)
	(_time 1640472121020 2021.12.26 00:42:01)
	(_source(\../src/Stage1.vhd\(\../src/Stage2.vhd\)))
	(_parameters tan)
	(_code 333d61366664332432602268603532343735653431)
	(_ent
		(_time 1640378528229)
	)
	(_generate g1 1 71(_for 3 )
		(_inst g 1 73(_ent . xor2 simple)
			(_port
				((x0)(x(_object 0)))
				((x1)(y(_object 0)))
				((y)(diff(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 1 71(_arch)))
		)
	)
	(_inst g2 1 75(_ent . Encoder8x3 simple)
		(_port
			((x)(diff))
			((y)(en))
			((v)(v))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 66(_array -1((_dto i 7 i 0)))))
		(_sig(_int diff 1 1 66(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 67(_array -1((_dto i 3 i 0)))))
		(_sig(_int en 2 1 67(_arch(_uni))))
		(_sig(_int v -1 1 68(_arch(_uni))))
		(_sig(_int m -2 1 69(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~7~13 1 71(_scalar (_to i 0 i 7))))
		(_prcs
			(line__76(_arch 0 1 76(_assignment(_trgt(9))(_sens(7))(_mon))))
			(line__77(_arch 1 1 77(_prcs(_simple)(_trgt(3)(4)(5))(_sens(9))(_read(0)(1)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage2 2 -1)
)
I 000047 55 1630          1640472121025 simple
(_unit VHDL(testgenerator 0 108(simple 0 95))
	(_version ve4)
	(_time 1640472121026 2021.12.26 00:42:01)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 333c66363565642436612469673566353634313532)
	(_ent
		(_time 1640445142134)
	)
	(_object
		(_port(_int clk -1 0 109(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 109(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 109(_ent(_out))))
		(_port(_int y 0 0 109(_ent(_out))))
		(_port(_int b -1 0 109(_ent(_out))))
		(_port(_int e -1 0 109(_ent(_out))))
		(_port(_int s -1 0 109(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 96(_array -1((_dto i 7 i 0)))))
		(_sig(_int x1 1 0 96(_arch(_uni))))
		(_sig(_int y1 1 0 96(_arch(_uni))))
		(_prcs
			(line__98(_arch 0 0 98(_prcs(_trgt(6)(7))(_sens(0))(_mon))))
			(line__110(_arch 1 0 110(_assignment(_alias((x)(x1)))(_trgt(1))(_sens(6)))))
			(line__111(_arch 2 0 111(_assignment(_alias((y)(y1)))(_trgt(2))(_sens(7)))))
			(line__112(_arch 3 0 112(_assignment(_trgt(3))(_sens(6)(7)))))
			(line__113(_arch 4 0 113(_assignment(_trgt(4))(_sens(6)(7)))))
			(line__114(_arch 5 0 114(_assignment(_trgt(5))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . simple 6 -1)
)
I 000047 55 2649          1640472138975 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640472138976 2021.12.26 00:42:18)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 64366164353333723065703e306366676c636c6767)
	(_ent
		(_time 1640350775009)
	)
	(_inst g1 0 24(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(reg2(2)))
		)
	)
	(_inst g2 0 25(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 26(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 27(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 28(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 29(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 31(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 32(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(reg2(1)))
		)
	)
	(_inst g10 0 33(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 34(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(6)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 35(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 36(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(reg2(0)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_port(_int v -1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 10(_array -1((_dto i 2 i 0)))))
		(_sig(_int reg2 3 0 10(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_alias((v)(x(7))))(_simpleassign BUF)(_trgt(2))(_sens(0(7))))))
			(line__38(_arch 1 0 38(_assignment(_trgt(1))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 2 -1)
)
I 000047 55 1386          1640472138981 simple
(_unit VHDL(onebitcomp 0 43(simple 0 50))
	(_version ve4)
	(_time 1640472138982 2021.12.26 00:42:18)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 643632643533357267637d3f316267623262306364)
	(_ent
		(_time 1640198927927)
	)
	(_inst g1 0 53(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 54(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 55(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(b))
		)
	)
	(_inst g4 0 56(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g5 0 57(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 58(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 59(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 44(_ent(_in))))
		(_port(_int y -1 0 44(_ent(_in))))
		(_port(_int b -1 0 44(_ent(_out))))
		(_port(_int e -1 0 44(_ent(_out))))
		(_port(_int s -1 0 44(_ent(_out))))
		(_sig(_int xn -1 0 51(_arch(_uni))))
		(_sig(_int yn -1 0 51(_arch(_uni))))
		(_sig(_int c1 -1 0 51(_arch(_uni))))
		(_sig(_int c2 -1 0 51(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1787          1640472138985 Stage2
(_unit VHDL(comparator 0 54(stage2 1 65))
	(_version ve4)
	(_time 1640472138986 2021.12.26 00:42:18)
	(_source(\../src/Stage1.vhd\(\../src/Stage2.vhd\)))
	(_parameters tan)
	(_code 64366764363364736537753f376265636062326366)
	(_ent
		(_time 1640378528229)
	)
	(_generate g1 1 71(_for 3 )
		(_inst g 1 73(_ent . xor2 simple)
			(_port
				((x0)(x(_object 0)))
				((x1)(y(_object 0)))
				((y)(diff(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 1 71(_arch)))
		)
	)
	(_inst g2 1 75(_ent . Encoder8x3 simple)
		(_port
			((x)(diff))
			((y)(en))
			((v)(v))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 66(_array -1((_dto i 7 i 0)))))
		(_sig(_int diff 1 1 66(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 67(_array -1((_dto i 3 i 0)))))
		(_sig(_int en 2 1 67(_arch(_uni))))
		(_sig(_int v -1 1 68(_arch(_uni))))
		(_sig(_int m -2 1 69(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~7~13 1 71(_scalar (_to i 0 i 7))))
		(_prcs
			(line__76(_arch 0 1 76(_assignment(_trgt(9))(_sens(7))(_mon))))
			(line__77(_arch 1 1 77(_prcs(_simple)(_trgt(3)(4)(5))(_sens(9))(_read(0)(1)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage2 2 -1)
)
I 000047 55 1630          1640472138991 simple
(_unit VHDL(testgenerator 0 108(simple 0 95))
	(_version ve4)
	(_time 1640472138992 2021.12.26 00:42:18)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 64376064653233736136733e306231626163666265)
	(_ent
		(_time 1640445142134)
	)
	(_object
		(_port(_int clk -1 0 109(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 109(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 109(_ent(_out))))
		(_port(_int y 0 0 109(_ent(_out))))
		(_port(_int b -1 0 109(_ent(_out))))
		(_port(_int e -1 0 109(_ent(_out))))
		(_port(_int s -1 0 109(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 96(_array -1((_dto i 7 i 0)))))
		(_sig(_int x1 1 0 96(_arch(_uni))))
		(_sig(_int y1 1 0 96(_arch(_uni))))
		(_prcs
			(line__98(_arch 0 0 98(_prcs(_trgt(6)(7))(_sens(0))(_mon))))
			(line__110(_arch 1 0 110(_assignment(_alias((x)(x1)))(_trgt(1))(_sens(6)))))
			(line__111(_arch 2 0 111(_assignment(_alias((y)(y1)))(_trgt(2))(_sens(7)))))
			(line__112(_arch 3 0 112(_assignment(_trgt(3))(_sens(6)(7)))))
			(line__113(_arch 4 0 113(_assignment(_trgt(4))(_sens(6)(7)))))
			(line__114(_arch 5 0 114(_assignment(_trgt(5))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . simple 6 -1)
)
I 000047 55 2649          1640472177147 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640472177148 2021.12.26 00:42:57)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 7f7f7f7e7c2828692b7e6b252b787d7c7778777c7c)
	(_ent
		(_time 1640350775009)
	)
	(_inst g1 0 24(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(reg2(2)))
		)
	)
	(_inst g2 0 25(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 26(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 27(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 28(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 29(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 31(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 32(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(reg2(1)))
		)
	)
	(_inst g10 0 33(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 34(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(6)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 35(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 36(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(reg2(0)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_port(_int v -1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 10(_array -1((_dto i 2 i 0)))))
		(_sig(_int reg2 3 0 10(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_alias((v)(x(7))))(_simpleassign BUF)(_trgt(2))(_sens(0(7))))))
			(line__38(_arch 1 0 38(_assignment(_trgt(1))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 2 -1)
)
I 000047 55 1386          1640472177153 simple
(_unit VHDL(onebitcomp 0 43(simple 0 50))
	(_version ve4)
	(_time 1640472177154 2021.12.26 00:42:57)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 7f7f2c7e7c282e697c7866242a797c7929792b787f)
	(_ent
		(_time 1640198927927)
	)
	(_inst g1 0 53(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 54(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 55(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(b))
		)
	)
	(_inst g4 0 56(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g5 0 57(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 58(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 59(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 44(_ent(_in))))
		(_port(_int y -1 0 44(_ent(_in))))
		(_port(_int b -1 0 44(_ent(_out))))
		(_port(_int e -1 0 44(_ent(_out))))
		(_port(_int s -1 0 44(_ent(_out))))
		(_sig(_int xn -1 0 51(_arch(_uni))))
		(_sig(_int yn -1 0 51(_arch(_uni))))
		(_sig(_int c1 -1 0 51(_arch(_uni))))
		(_sig(_int c2 -1 0 51(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1787          1640472177157 Stage2
(_unit VHDL(comparator 0 54(stage2 1 65))
	(_version ve4)
	(_time 1640472177158 2021.12.26 00:42:57)
	(_source(\../src/Stage1.vhd\(\../src/Stage2.vhd\)))
	(_parameters tan)
	(_code 7f7f797e7f287f687e2c6e242c797e787b7929787d)
	(_ent
		(_time 1640378528229)
	)
	(_generate g1 1 71(_for 3 )
		(_inst g 1 73(_ent . xor2 simple)
			(_port
				((x0)(x(_object 0)))
				((x1)(y(_object 0)))
				((y)(diff(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 1 71(_arch)))
		)
	)
	(_inst g2 1 75(_ent . Encoder8x3 simple)
		(_port
			((x)(diff))
			((y)(en))
			((v)(v))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 66(_array -1((_dto i 7 i 0)))))
		(_sig(_int diff 1 1 66(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 67(_array -1((_dto i 3 i 0)))))
		(_sig(_int en 2 1 67(_arch(_uni))))
		(_sig(_int v -1 1 68(_arch(_uni))))
		(_sig(_int m -2 1 69(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~7~13 1 71(_scalar (_to i 0 i 7))))
		(_prcs
			(line__76(_arch 0 1 76(_assignment(_trgt(9))(_sens(7))(_mon))))
			(line__77(_arch 1 1 77(_prcs(_simple)(_trgt(3)(4)(5))(_sens(9))(_read(0)(1)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage2 2 -1)
)
I 000047 55 1630          1640472177163 simple
(_unit VHDL(testgenerator 0 108(simple 0 95))
	(_version ve4)
	(_time 1640472177164 2021.12.26 00:42:57)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 7f7e7e7e2c2928687a2d68252b792a797a787d797e)
	(_ent
		(_time 1640445142134)
	)
	(_object
		(_port(_int clk -1 0 109(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 109(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 109(_ent(_out))))
		(_port(_int y 0 0 109(_ent(_out))))
		(_port(_int b -1 0 109(_ent(_out))))
		(_port(_int e -1 0 109(_ent(_out))))
		(_port(_int s -1 0 109(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 96(_array -1((_dto i 7 i 0)))))
		(_sig(_int x1 1 0 96(_arch(_uni))))
		(_sig(_int y1 1 0 96(_arch(_uni))))
		(_prcs
			(line__98(_arch 0 0 98(_prcs(_trgt(6)(7))(_sens(0))(_mon))))
			(line__110(_arch 1 0 110(_assignment(_alias((x)(x1)))(_trgt(1))(_sens(6)))))
			(line__111(_arch 2 0 111(_assignment(_alias((y)(y1)))(_trgt(2))(_sens(7)))))
			(line__112(_arch 3 0 112(_assignment(_trgt(3))(_sens(6)(7)))))
			(line__113(_arch 4 0 113(_assignment(_trgt(4))(_sens(6)(7)))))
			(line__114(_arch 5 0 114(_assignment(_trgt(5))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . simple 6 -1)
)
I 000047 55 1090          1640472177169 simple
(_unit VHDL(analyzer 0 136(simple 0 124))
	(_version ve4)
	(_time 1640472177170 2021.12.26 00:42:57)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 7f7f7b7e7c282a692d7a66247f797a787d797e792a)
	(_ent
		(_time 1640451595006)
	)
	(_object
		(_port(_int b1 -1 0 137(_ent(_in((i 2))))))
		(_port(_int e1 -1 0 137(_ent(_in((i 2))))))
		(_port(_int s1 -1 0 137(_ent(_in((i 2))))))
		(_port(_int b2 -1 0 137(_ent(_in((i 2))))))
		(_port(_int e2 -1 0 137(_ent(_in((i 2))))))
		(_port(_int s2 -1 0 137(_ent(_in((i 2))))))
		(_port(_int clk -1 0 137(_ent(_in((i 2)))(_event))))
		(_prcs
			(line__126(_arch 0 0 126(_prcs(_sens(6))(_mon)(_read(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(1667330640 1633905012 1699881068 1936487795 1718182944 544367974 1836020326 1701344288 1952543343 2037146473 1952608032 1701734753 1651449956 1987208563 1769239393 7564911)
	)
	(_model . simple 1 -1)
)
I 000047 55 2649          1640472283163 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640472283164 2021.12.26 00:44:43)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 9f9999909cc8c889cb9e8bc5cb989d9c9798979c9c)
	(_ent
		(_time 1640350775009)
	)
	(_inst g1 0 24(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(reg2(2)))
		)
	)
	(_inst g2 0 25(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 26(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 27(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 28(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 29(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 31(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 32(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(reg2(1)))
		)
	)
	(_inst g10 0 33(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 34(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(6)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 35(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 36(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(reg2(0)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_port(_int v -1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 10(_array -1((_dto i 2 i 0)))))
		(_sig(_int reg2 3 0 10(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_alias((v)(x(7))))(_simpleassign BUF)(_trgt(2))(_sens(0(7))))))
			(line__38(_arch 1 0 38(_assignment(_trgt(1))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 2 -1)
)
I 000047 55 1386          1640472283169 simple
(_unit VHDL(onebitcomp 0 43(simple 0 50))
	(_version ve4)
	(_time 1640472283170 2021.12.26 00:44:43)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 9f99ca909cc8ce899c9886c4ca999c99c999cb989f)
	(_ent
		(_time 1640198927927)
	)
	(_inst g1 0 53(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 54(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 55(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(b))
		)
	)
	(_inst g4 0 56(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g5 0 57(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 58(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 59(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 44(_ent(_in))))
		(_port(_int y -1 0 44(_ent(_in))))
		(_port(_int b -1 0 44(_ent(_out))))
		(_port(_int e -1 0 44(_ent(_out))))
		(_port(_int s -1 0 44(_ent(_out))))
		(_sig(_int xn -1 0 51(_arch(_uni))))
		(_sig(_int yn -1 0 51(_arch(_uni))))
		(_sig(_int c1 -1 0 51(_arch(_uni))))
		(_sig(_int c2 -1 0 51(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1787          1640472283173 Stage2
(_unit VHDL(comparator 0 54(stage2 1 65))
	(_version ve4)
	(_time 1640472283174 2021.12.26 00:44:43)
	(_source(\../src/Stage1.vhd\(\../src/Stage2.vhd\)))
	(_parameters tan)
	(_code 9f999f909fc89f889ecc8ec4cc999e989b99c9989d)
	(_ent
		(_time 1640378528229)
	)
	(_generate g1 1 71(_for 3 )
		(_inst g 1 73(_ent . xor2 simple)
			(_port
				((x0)(x(_object 0)))
				((x1)(y(_object 0)))
				((y)(diff(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 1 71(_arch)))
		)
	)
	(_inst g2 1 75(_ent . Encoder8x3 simple)
		(_port
			((x)(diff))
			((y)(en))
			((v)(v))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 66(_array -1((_dto i 7 i 0)))))
		(_sig(_int diff 1 1 66(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 67(_array -1((_dto i 3 i 0)))))
		(_sig(_int en 2 1 67(_arch(_uni))))
		(_sig(_int v -1 1 68(_arch(_uni))))
		(_sig(_int m -2 1 69(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~7~13 1 71(_scalar (_to i 0 i 7))))
		(_prcs
			(line__76(_arch 0 1 76(_assignment(_trgt(9))(_sens(7))(_mon))))
			(line__77(_arch 1 1 77(_prcs(_simple)(_trgt(3)(4)(5))(_sens(9))(_read(0)(1)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage2 2 -1)
)
I 000047 55 1630          1640472283179 simple
(_unit VHDL(testgenerator 0 108(simple 0 95))
	(_version ve4)
	(_time 1640472283180 2021.12.26 00:44:43)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 9f989890ccc9c8889acd88c5cb99ca999a989d999e)
	(_ent
		(_time 1640445142134)
	)
	(_object
		(_port(_int clk -1 0 109(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 109(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 109(_ent(_out))))
		(_port(_int y 0 0 109(_ent(_out))))
		(_port(_int b -1 0 109(_ent(_out))))
		(_port(_int e -1 0 109(_ent(_out))))
		(_port(_int s -1 0 109(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 96(_array -1((_dto i 7 i 0)))))
		(_sig(_int x1 1 0 96(_arch(_uni))))
		(_sig(_int y1 1 0 96(_arch(_uni))))
		(_prcs
			(line__98(_arch 0 0 98(_prcs(_trgt(6)(7))(_sens(0))(_mon))))
			(line__110(_arch 1 0 110(_assignment(_alias((x)(x1)))(_trgt(1))(_sens(6)))))
			(line__111(_arch 2 0 111(_assignment(_alias((y)(y1)))(_trgt(2))(_sens(7)))))
			(line__112(_arch 3 0 112(_assignment(_trgt(3))(_sens(6)(7)))))
			(line__113(_arch 4 0 113(_assignment(_trgt(4))(_sens(6)(7)))))
			(line__114(_arch 5 0 114(_assignment(_trgt(5))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . simple 6 -1)
)
I 000047 55 1090          1640472283185 simple
(_unit VHDL(analyzer 0 136(simple 0 124))
	(_version ve4)
	(_time 1640472283186 2021.12.26 00:44:43)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 9f999d909cc8ca89cd9886c49f999a989d999e99ca)
	(_ent
		(_time 1640451595006)
	)
	(_object
		(_port(_int b1 -1 0 137(_ent(_in((i 2))))))
		(_port(_int e1 -1 0 137(_ent(_in((i 2))))))
		(_port(_int s1 -1 0 137(_ent(_in((i 2))))))
		(_port(_int b2 -1 0 137(_ent(_in((i 2))))))
		(_port(_int e2 -1 0 137(_ent(_in((i 2))))))
		(_port(_int s2 -1 0 137(_ent(_in((i 2))))))
		(_port(_int clk -1 0 137(_ent(_in((i 2)))(_event))))
		(_prcs
			(line__126(_arch 0 0 126(_prcs(_sens(6))(_mon)(_read(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(1667330640 1633905012 1699881068 1936487795 1718182944 544367974 1836020326 1701344288 1952543343 2037146473 1952608032 1701734753 1651449956 1987208563 1769239393 7564911)
	)
	(_model . simple 1 -1)
)
I 000047 55 2649          1640473826627 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640473826628 2021.12.26 01:10:26)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code bcb3b9e8baebebaae8bda8e6e8bbbebfb4bbb4bfbf)
	(_ent
		(_time 1640350775009)
	)
	(_inst g1 0 24(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(reg2(2)))
		)
	)
	(_inst g2 0 25(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 26(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 27(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 28(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 29(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 31(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 32(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(reg2(1)))
		)
	)
	(_inst g10 0 33(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 34(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(6)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 35(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 36(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(reg2(0)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_port(_int v -1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 10(_array -1((_dto i 2 i 0)))))
		(_sig(_int reg2 3 0 10(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_alias((v)(x(7))))(_simpleassign BUF)(_trgt(2))(_sens(0(7))))))
			(line__38(_arch 1 0 38(_assignment(_trgt(1))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 2 -1)
)
I 000047 55 1386          1640473826633 simple
(_unit VHDL(onebitcomp 0 43(simple 0 50))
	(_version ve4)
	(_time 1640473826634 2021.12.26 01:10:26)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code ccc39a99ca9b9ddacfcbd59799cacfca9aca98cbcc)
	(_ent
		(_time 1640198927927)
	)
	(_inst g1 0 53(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 54(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 55(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(b))
		)
	)
	(_inst g4 0 56(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g5 0 57(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 58(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 59(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 44(_ent(_in))))
		(_port(_int y -1 0 44(_ent(_in))))
		(_port(_int b -1 0 44(_ent(_out))))
		(_port(_int e -1 0 44(_ent(_out))))
		(_port(_int s -1 0 44(_ent(_out))))
		(_sig(_int xn -1 0 51(_arch(_uni))))
		(_sig(_int yn -1 0 51(_arch(_uni))))
		(_sig(_int c1 -1 0 51(_arch(_uni))))
		(_sig(_int c2 -1 0 51(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1787          1640473826637 Stage2
(_unit VHDL(comparator 0 54(stage2 1 65))
	(_version ve4)
	(_time 1640473826638 2021.12.26 01:10:26)
	(_source(\../src/Stage1.vhd\(\../src/Stage2.vhd\)))
	(_parameters tan)
	(_code ccc3cf99c99bccdbcd9fdd979fcacdcbc8ca9acbce)
	(_ent
		(_time 1640378528229)
	)
	(_generate g1 1 71(_for 3 )
		(_inst g 1 73(_ent . xor2 simple)
			(_port
				((x0)(x(_object 0)))
				((x1)(y(_object 0)))
				((y)(diff(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 1 71(_arch)))
		)
	)
	(_inst g2 1 75(_ent . Encoder8x3 simple)
		(_port
			((x)(diff))
			((y)(en))
			((v)(v))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 66(_array -1((_dto i 7 i 0)))))
		(_sig(_int diff 1 1 66(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 67(_array -1((_dto i 3 i 0)))))
		(_sig(_int en 2 1 67(_arch(_uni))))
		(_sig(_int v -1 1 68(_arch(_uni))))
		(_sig(_int m -2 1 69(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~7~13 1 71(_scalar (_to i 0 i 7))))
		(_prcs
			(line__76(_arch 0 1 76(_assignment(_trgt(9))(_sens(7))(_mon))))
			(line__77(_arch 1 1 77(_prcs(_simple)(_trgt(3)(4)(5))(_sens(9))(_read(0)(1)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage2 2 -1)
)
I 000047 55 1630          1640473826643 simple
(_unit VHDL(testgenerator 0 108(simple 0 95))
	(_version ve4)
	(_time 1640473826644 2021.12.26 01:10:26)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code ccc2c8999a9a9bdbc99edb9698ca99cac9cbcecacd)
	(_ent
		(_time 1640445142134)
	)
	(_object
		(_port(_int clk -1 0 109(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 109(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 109(_ent(_out))))
		(_port(_int y 0 0 109(_ent(_out))))
		(_port(_int b -1 0 109(_ent(_out))))
		(_port(_int e -1 0 109(_ent(_out))))
		(_port(_int s -1 0 109(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 96(_array -1((_dto i 7 i 0)))))
		(_sig(_int x1 1 0 96(_arch(_uni))))
		(_sig(_int y1 1 0 96(_arch(_uni))))
		(_prcs
			(line__98(_arch 0 0 98(_prcs(_trgt(6)(7))(_sens(0))(_mon))))
			(line__110(_arch 1 0 110(_assignment(_alias((x)(x1)))(_trgt(1))(_sens(6)))))
			(line__111(_arch 2 0 111(_assignment(_alias((y)(y1)))(_trgt(2))(_sens(7)))))
			(line__112(_arch 3 0 112(_assignment(_trgt(3))(_sens(6)(7)))))
			(line__113(_arch 4 0 113(_assignment(_trgt(4))(_sens(6)(7)))))
			(line__114(_arch 5 0 114(_assignment(_trgt(5))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . simple 6 -1)
)
I 000047 55 2649          1640473835245 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640473835246 2021.12.26 01:10:35)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 6d396a6d6c3a3a7b396c7937396a6f6e656a656e6e)
	(_ent
		(_time 1640350775009)
	)
	(_inst g1 0 24(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(reg2(2)))
		)
	)
	(_inst g2 0 25(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 26(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 27(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 28(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 29(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 31(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 32(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(reg2(1)))
		)
	)
	(_inst g10 0 33(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 34(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(6)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 35(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 36(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(reg2(0)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_port(_int v -1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 10(_array -1((_dto i 2 i 0)))))
		(_sig(_int reg2 3 0 10(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_alias((v)(x(7))))(_simpleassign BUF)(_trgt(2))(_sens(0(7))))))
			(line__38(_arch 1 0 38(_assignment(_trgt(1))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 2 -1)
)
I 000047 55 1386          1640473835251 simple
(_unit VHDL(onebitcomp 0 43(simple 0 50))
	(_version ve4)
	(_time 1640473835252 2021.12.26 01:10:35)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 6d39396d6c3a3c7b6e6a7436386b6e6b3b6b396a6d)
	(_ent
		(_time 1640198927927)
	)
	(_inst g1 0 53(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 54(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 55(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(b))
		)
	)
	(_inst g4 0 56(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g5 0 57(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 58(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 59(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 44(_ent(_in))))
		(_port(_int y -1 0 44(_ent(_in))))
		(_port(_int b -1 0 44(_ent(_out))))
		(_port(_int e -1 0 44(_ent(_out))))
		(_port(_int s -1 0 44(_ent(_out))))
		(_sig(_int xn -1 0 51(_arch(_uni))))
		(_sig(_int yn -1 0 51(_arch(_uni))))
		(_sig(_int c1 -1 0 51(_arch(_uni))))
		(_sig(_int c2 -1 0 51(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1787          1640473835255 Stage2
(_unit VHDL(comparator 0 54(stage2 1 65))
	(_version ve4)
	(_time 1640473835256 2021.12.26 01:10:35)
	(_source(\../src/Stage1.vhd\(\../src/Stage2.vhd\)))
	(_parameters tan)
	(_code 6d396c6d6f3a6d7a6c3e7c363e6b6c6a696b3b6a6f)
	(_ent
		(_time 1640378528229)
	)
	(_generate g1 1 71(_for 3 )
		(_inst g 1 73(_ent . xor2 simple)
			(_port
				((x0)(x(_object 0)))
				((x1)(y(_object 0)))
				((y)(diff(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 1 71(_arch)))
		)
	)
	(_inst g2 1 75(_ent . Encoder8x3 simple)
		(_port
			((x)(diff))
			((y)(en))
			((v)(v))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 66(_array -1((_dto i 7 i 0)))))
		(_sig(_int diff 1 1 66(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 67(_array -1((_dto i 3 i 0)))))
		(_sig(_int en 2 1 67(_arch(_uni))))
		(_sig(_int v -1 1 68(_arch(_uni))))
		(_sig(_int m -2 1 69(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~7~13 1 71(_scalar (_to i 0 i 7))))
		(_prcs
			(line__76(_arch 0 1 76(_assignment(_trgt(9))(_sens(7))(_mon))))
			(line__77(_arch 1 1 77(_prcs(_simple)(_trgt(3)(4)(5))(_sens(9))(_read(0)(1)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage2 2 -1)
)
I 000047 55 1630          1640473835261 simple
(_unit VHDL(testgenerator 0 108(simple 0 95))
	(_version ve4)
	(_time 1640473835262 2021.12.26 01:10:35)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 7d287b7c2c2b2a6a782f6a27297b287b787a7f7b7c)
	(_ent
		(_time 1640445142134)
	)
	(_object
		(_port(_int clk -1 0 109(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 109(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 109(_ent(_out))))
		(_port(_int y 0 0 109(_ent(_out))))
		(_port(_int b -1 0 109(_ent(_out))))
		(_port(_int e -1 0 109(_ent(_out))))
		(_port(_int s -1 0 109(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 96(_array -1((_dto i 7 i 0)))))
		(_sig(_int x1 1 0 96(_arch(_uni))))
		(_sig(_int y1 1 0 96(_arch(_uni))))
		(_prcs
			(line__98(_arch 0 0 98(_prcs(_trgt(6)(7))(_sens(0))(_mon))))
			(line__110(_arch 1 0 110(_assignment(_alias((x)(x1)))(_trgt(1))(_sens(6)))))
			(line__111(_arch 2 0 111(_assignment(_alias((y)(y1)))(_trgt(2))(_sens(7)))))
			(line__112(_arch 3 0 112(_assignment(_trgt(3))(_sens(6)(7)))))
			(line__113(_arch 4 0 113(_assignment(_trgt(4))(_sens(6)(7)))))
			(line__114(_arch 5 0 114(_assignment(_trgt(5))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . simple 6 -1)
)
I 000047 55 1090          1640473835267 simple
(_unit VHDL(analyzer 0 136(simple 0 124))
	(_version ve4)
	(_time 1640473835268 2021.12.26 01:10:35)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 7d297e7c7c2a286b2f7a64267d7b787a7f7b7c7b28)
	(_ent
		(_time 1640451595006)
	)
	(_object
		(_port(_int b1 -1 0 137(_ent(_in((i 2))))))
		(_port(_int e1 -1 0 137(_ent(_in((i 2))))))
		(_port(_int s1 -1 0 137(_ent(_in((i 2))))))
		(_port(_int b2 -1 0 137(_ent(_in((i 2))))))
		(_port(_int e2 -1 0 137(_ent(_in((i 2))))))
		(_port(_int s2 -1 0 137(_ent(_in((i 2))))))
		(_port(_int clk -1 0 137(_ent(_in((i 2)))(_event))))
		(_prcs
			(line__126(_arch 0 0 126(_prcs(_sens(6))(_mon)(_read(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(1667330640 1633905012 1699881068 1936487795 1718182944 544367974 1836020326 1701344288 1952543343 2037146473 1952608032 1701734753 1651449956 1987208563 1769239393 7564911)
	)
	(_model . simple 1 -1)
)
I 000047 55 716           1640473845223 simple
(_unit VHDL(halfadder 0 4(simple 0 8))
	(_version ve4)
	(_time 1640473845224 2021.12.26 01:10:45)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 6e3c6f6e3a396978683a7f343b686a686b696c6866)
	(_ent
		(_time 1639929792197)
	)
	(_inst g1 0 10(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g2 0 11(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int c -1 0 5(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1040          1640473845229 simple
(_unit VHDL(fulladder 0 4(simple 0 21))
	(_version ve4)
	(_time 1640473845230 2021.12.26 01:10:45)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 6e3c616f3e3969783d3c7f343b686a686b696c6868)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 24(_ent . halfAdder simple)
		(_port
			((x)(x))
			((y)(y))
			((s)(a))
			((c)(b))
		)
	)
	(_inst g2 0 25(_ent . halfAdder simple)
		(_port
			((x)(a))
			((y)(z))
			((s)(s))
			((c)(d))
		)
	)
	(_inst g3 0 26(_ent . or2 simple)
		(_port
			((x0)(b))
			((x1)(d))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 22(_arch(_uni))))
		(_sig(_int b -1 0 22(_arch(_uni))))
		(_sig(_int c -1 0 22(_arch(_uni))))
		(_sig(_int d -1 0 22(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1779          1640473845235 simple
(_unit VHDL(adder8bits 0 33(simple 0 37))
	(_version ve4)
	(_time 1640473845236 2021.12.26 01:10:45)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 6e3c666e3f393e786a6a7c3137686c6867696a696d)
	(_ent
		(_time 1639937194601)
	)
	(_generate gen1 0 41(_for 2 )
		(_inst g1 0 43(_ent . xor2 simple)
			(_port
				((x0)(cin))
				((x1)(b(_object 0)))
				((y)(b_neg(_object 0)))
			)
		)
		(_inst g2 0 44(_ent . fullAdder simple)
			(_port
				((x)(a(_object 0)))
				((y)(b_neg(_object 0)))
				((z)(ripple(_object 0)))
				((s)(r(_object 0)))
				((co)(ripple(_index 1)))
			)
		)
		(_object
			(_cnst(_int i 2 0 41(_arch)))
		)
	)
	(_inst g3 0 46(_ent . xor2 simple)
		(_port
			((x0)(cin))
			((x1)(b(7)))
			((y)(b_neg(7)))
		)
	)
	(_inst g4 0 47(_ent . fullAdder simple)
		(_port
			((x)(a(7)))
			((y)(b_neg(7)))
			((z)(ripple(7)))
			((s)(r(7)))
			((co)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 34(_ent(_in))))
		(_port(_int r 0 0 34(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int ripple 1 0 38(_arch(_uni))))
		(_sig(_int b_neg 1 0 38(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 41(_scalar (_to i 0 i 6))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_alias((ripple(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . simple 2 -1)
)
I 000047 55 1759          1640473845241 Stage1
(_unit VHDL(comparator 0 54(stage1 0 58))
	(_version ve4)
	(_time 1640473845242 2021.12.26 01:10:45)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 6e3c646e6d396e796f6d7f353d686f696a6838696c)
	(_ent
		(_time 1640378528229)
	)
	(_inst g1 0 64(_ent . Adder8bits simple)
		(_port
			((a)(x))
			((b)(y))
			((cin)(c1))
			((r)(r))
			((cout)(c2))
		)
	)
	(_inst g2 0 65(_ent . and2 simple)
		(_port
			((x0)(r(7)))
			((x1)(_code 0))
			((y)(f))
		)
	)
	(_inst g3 0 66(_ent . nor8 simple)
		(_port
			((x)(r))
			((y)(g))
		)
	)
	(_inst g4 0 67(_ent . nor2 simple)
		(_port
			((x0)(f))
			((x1)(g))
			((y)(h))
		)
	)
	(_inst reg0 0 68(_ent . DFF)
		(_port
			((D)(h))
			((clk)(clk))
			((Q)(b))
		)
	)
	(_inst reg1 0 69(_ent . DFF)
		(_port
			((D)(g))
			((clk)(clk))
			((Q)(e))
		)
	)
	(_inst reg2 0 70(_ent . DFF)
		(_port
			((D)(f))
			((clk)(clk))
			((Q)(s))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59(_array -1((_dto i 7 i 0)))))
		(_sig(_int r 1 0 59(_arch(_uni))))
		(_sig(_int c1 -1 0 60(_arch(_uni((i 3))))))
		(_sig(_int c2 -1 0 61(_arch(_uni))))
		(_sig(_int f -1 0 62(_arch(_uni))))
		(_sig(_int g -1 0 62(_arch(_uni))))
		(_sig(_int h -1 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage1 1 -1)
)
I 000043 55 1381          1640473845247 bb
(_unit VHDL(testb 0 54(bb 0 80))
	(_version ve4)
	(_time 1640473845248 2021.12.26 01:10:45)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 6e3d636e3e3839796b6a7c353b686b696d696a686c)
	(_ent
		(_time 1639937194607)
	)
	(_inst g0 0 86(_ent . TestGenerator simple)
		(_port
			((clk)(clk))
			((x)(x))
			((y)(y))
			((b)(b1))
			((e)(e1))
			((s)(s1))
		)
	)
	(_inst g1 0 87(_ent . Comparator Stage1)
		(_port
			((x)(x))
			((y)(y))
			((clk)(clk))
			((b)(b2))
			((e)(e2))
			((s)(s2))
		)
	)
	(_inst g2 0 88(_ent . Analyzer simple)
		(_port
			((b1)(b1))
			((e1)(e1))
			((s1)(s1))
			((b2)(b2))
			((e2)(e2))
			((s2)(s2))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 81(_array -1((_dto i 7 i 0)))))
		(_sig(_int x 0 0 81(_arch(_uni))))
		(_sig(_int y 0 0 81(_arch(_uni))))
		(_sig(_int clk -1 0 82(_arch(_uni((i 2))))))
		(_sig(_int b1 -1 0 83(_arch(_uni))))
		(_sig(_int e1 -1 0 83(_arch(_uni))))
		(_sig(_int s1 -1 0 83(_arch(_uni))))
		(_sig(_int b2 -1 0 83(_arch(_uni))))
		(_sig(_int e2 -1 0 83(_arch(_uni))))
		(_sig(_int s2 -1 0 83(_arch(_uni))))
		(_prcs
			(line__90(_arch 0 0 90(_assignment(_trgt(2))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . bb 1 -1)
)
I 000047 55 716           1640474323939 simple
(_unit VHDL(halfadder 0 4(simple 0 8))
	(_version ve4)
	(_time 1640474323940 2021.12.26 01:18:43)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 5d59525e080a5a4b5b094c07085b595b585a5f5b55)
	(_ent
		(_time 1639929792197)
	)
	(_inst g1 0 10(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g2 0 11(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int c -1 0 5(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1040          1640474323945 simple
(_unit VHDL(fulladder 0 4(simple 0 21))
	(_version ve4)
	(_time 1640474323946 2021.12.26 01:18:43)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 6c686d6d3a3b6b7a3f3e7d36396a686a696b6e6a6a)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 24(_ent . halfAdder simple)
		(_port
			((x)(x))
			((y)(y))
			((s)(a))
			((c)(b))
		)
	)
	(_inst g2 0 25(_ent . halfAdder simple)
		(_port
			((x)(a))
			((y)(z))
			((s)(s))
			((c)(d))
		)
	)
	(_inst g3 0 26(_ent . or2 simple)
		(_port
			((x0)(b))
			((x1)(d))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 22(_arch(_uni))))
		(_sig(_int b -1 0 22(_arch(_uni))))
		(_sig(_int c -1 0 22(_arch(_uni))))
		(_sig(_int d -1 0 22(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1779          1640474323951 simple
(_unit VHDL(adder8bits 0 33(simple 0 37))
	(_version ve4)
	(_time 1640474323952 2021.12.26 01:18:43)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 6c686a6c3b3b3c7a68687e33356a6e6a656b686b6f)
	(_ent
		(_time 1639937194601)
	)
	(_generate gen1 0 41(_for 2 )
		(_inst g1 0 43(_ent . xor2 simple)
			(_port
				((x0)(cin))
				((x1)(b(_object 0)))
				((y)(b_neg(_object 0)))
			)
		)
		(_inst g2 0 44(_ent . fullAdder simple)
			(_port
				((x)(a(_object 0)))
				((y)(b_neg(_object 0)))
				((z)(ripple(_object 0)))
				((s)(r(_object 0)))
				((co)(ripple(_index 1)))
			)
		)
		(_object
			(_cnst(_int i 2 0 41(_arch)))
		)
	)
	(_inst g3 0 46(_ent . xor2 simple)
		(_port
			((x0)(cin))
			((x1)(b(7)))
			((y)(b_neg(7)))
		)
	)
	(_inst g4 0 47(_ent . fullAdder simple)
		(_port
			((x)(a(7)))
			((y)(b_neg(7)))
			((z)(ripple(7)))
			((s)(r(7)))
			((co)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 34(_ent(_in))))
		(_port(_int r 0 0 34(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int ripple 1 0 38(_arch(_uni))))
		(_sig(_int b_neg 1 0 38(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 41(_scalar (_to i 0 i 6))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_alias((ripple(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . simple 2 -1)
)
I 000047 55 1759          1640474323957 Stage1
(_unit VHDL(comparator 0 54(stage1 0 58))
	(_version ve4)
	(_time 1640474323958 2021.12.26 01:18:43)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 6c68686c693b6c7b6d6f7d373f6a6d6b686a3a6b6e)
	(_ent
		(_time 1640378528229)
	)
	(_inst g1 0 64(_ent . Adder8bits simple)
		(_port
			((a)(x))
			((b)(y))
			((cin)(c1))
			((r)(r))
			((cout)(c2))
		)
	)
	(_inst g2 0 65(_ent . and2 simple)
		(_port
			((x0)(r(7)))
			((x1)(_code 0))
			((y)(f))
		)
	)
	(_inst g3 0 66(_ent . nor8 simple)
		(_port
			((x)(r))
			((y)(g))
		)
	)
	(_inst g4 0 67(_ent . nor2 simple)
		(_port
			((x0)(f))
			((x1)(g))
			((y)(h))
		)
	)
	(_inst reg0 0 68(_ent . DFF)
		(_port
			((D)(h))
			((clk)(clk))
			((Q)(b))
		)
	)
	(_inst reg1 0 69(_ent . DFF)
		(_port
			((D)(g))
			((clk)(clk))
			((Q)(e))
		)
	)
	(_inst reg2 0 70(_ent . DFF)
		(_port
			((D)(f))
			((clk)(clk))
			((Q)(s))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59(_array -1((_dto i 7 i 0)))))
		(_sig(_int r 1 0 59(_arch(_uni))))
		(_sig(_int c1 -1 0 60(_arch(_uni((i 3))))))
		(_sig(_int c2 -1 0 61(_arch(_uni))))
		(_sig(_int f -1 0 62(_arch(_uni))))
		(_sig(_int g -1 0 62(_arch(_uni))))
		(_sig(_int h -1 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage1 1 -1)
)
I 000043 55 1381          1640474323963 bb
(_unit VHDL(testb 0 54(bb 0 80))
	(_version ve4)
	(_time 1640474323964 2021.12.26 01:18:43)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 6c696f6c3a3a3b7b69687e37396a696b6f6b686a6e)
	(_ent
		(_time 1639937194607)
	)
	(_inst g0 0 86(_ent . TestGenerator simple)
		(_port
			((clk)(clk))
			((x)(x))
			((y)(y))
			((b)(b1))
			((e)(e1))
			((s)(s1))
		)
	)
	(_inst g1 0 87(_ent . Comparator Stage2)
		(_port
			((x)(x))
			((y)(y))
			((clk)(clk))
			((b)(b2))
			((e)(e2))
			((s)(s2))
		)
	)
	(_inst g2 0 88(_ent . Analyzer simple)
		(_port
			((b1)(b1))
			((e1)(e1))
			((s1)(s1))
			((b2)(b2))
			((e2)(e2))
			((s2)(s2))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 81(_array -1((_dto i 7 i 0)))))
		(_sig(_int x 0 0 81(_arch(_uni))))
		(_sig(_int y 0 0 81(_arch(_uni))))
		(_sig(_int clk -1 0 82(_arch(_uni((i 2))))))
		(_sig(_int b1 -1 0 83(_arch(_uni))))
		(_sig(_int e1 -1 0 83(_arch(_uni))))
		(_sig(_int s1 -1 0 83(_arch(_uni))))
		(_sig(_int b2 -1 0 83(_arch(_uni))))
		(_sig(_int e2 -1 0 83(_arch(_uni))))
		(_sig(_int s2 -1 0 83(_arch(_uni))))
		(_prcs
			(line__90(_arch 0 0 90(_assignment(_trgt(2))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . bb 1 -1)
)
I 000047 55 547           1640518107529 simple
(_unit VHDL(not1 0 38(simple 0 10))
	(_version ve4)
	(_time 1640518107530 2021.12.26 13:28:27)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 06030700565056150751435c010102050700530050)
	(_ent
		(_time 1639843843901)
	)
	(_object
		(_port(_int x -1 0 39(_ent(_in))))
		(_port(_int y -1 0 39(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 590           1640518107535 simple
(_unit VHDL(and2 0 50(simple 0 22))
	(_version ve4)
	(_time 1640518107536 2021.12.26 13:28:27)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 06035300555156150451175c020002050400070053)
	(_ent
		(_time 1639843843907)
	)
	(_object
		(_port(_int x0 -1 0 51(_ent(_in))))
		(_port(_int x1 -1 0 51(_ent(_in))))
		(_port(_int y -1 0 51(_ent(_out))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 632           1640518107541 simple
(_unit VHDL(and3 0 28(simple 0 34))
	(_version ve4)
	(_time 1640518107542 2021.12.26 13:28:27)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 06035300555156150551175c020002050500070053)
	(_ent
		(_time 1640197178651)
	)
	(_object
		(_port(_int x0 -1 0 29(_ent(_in))))
		(_port(_int x1 -1 0 29(_ent(_in))))
		(_port(_int x2 -1 0 29(_ent(_in))))
		(_port(_int y -1 0 29(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 674           1640518107547 simple
(_unit VHDL(and4 0 40(simple 0 46))
	(_version ve4)
	(_time 1640518107548 2021.12.26 13:28:27)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 16134311454146051241074c121012151210171043)
	(_ent
		(_time 1640197178657)
	)
	(_object
		(_port(_int x0 -1 0 41(_ent(_in))))
		(_port(_int x1 -1 0 41(_ent(_in))))
		(_port(_int x2 -1 0 41(_ent(_in))))
		(_port(_int x3 -1 0 41(_ent(_in))))
		(_port(_int y -1 0 41(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 589           1640518107553 simple
(_unit VHDL(or2 0 62(simple 0 60))
	(_version ve4)
	(_time 1640518107554 2021.12.26 13:28:27)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 161314101244400040400449451040111415141040)
	(_ent
		(_time 1639843843913)
	)
	(_object
		(_port(_int x0 -1 0 63(_ent(_in))))
		(_port(_int x1 -1 0 63(_ent(_in))))
		(_port(_int y -1 0 63(_ent(_out))))
		(_prcs
			(line__62(_arch 0 0 62(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 673           1640518107559 simple
(_unit VHDL(or4 0 64(simple 0 72))
	(_version ve4)
	(_time 1640518107560 2021.12.26 13:28:27)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 161314101244460040400449431040111415121040)
	(_ent
		(_time 1640197178669)
	)
	(_object
		(_port(_int x0 -1 0 65(_ent(_in))))
		(_port(_int x1 -1 0 65(_ent(_in))))
		(_port(_int x2 -1 0 65(_ent(_in))))
		(_port(_int x3 -1 0 65(_ent(_in))))
		(_port(_int y -1 0 65(_ent(_out))))
		(_prcs
			(line__74(_arch 0 0 74(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 672           1640518107565 simple
(_unit VHDL(or8 0 76(simple 0 84))
	(_version ve4)
	(_time 1640518107566 2021.12.26 13:28:27)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 1613141012444a00404004494f10401114151e1040)
	(_ent
		(_time 1640269542946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 77(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 77(_ent(_in))))
		(_port(_int y -1 0 77(_ent(_out))))
		(_prcs
			(line__86(_arch 0 0 86(_assignment(_trgt(1))(_sens(0(7))(0(6))(0(5))(0(4))(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 593           1640518107571 simple
(_unit VHDL(nand2 0 74(simple 0 98))
	(_version ve4)
	(_time 1640518107572 2021.12.26 13:28:27)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 16131711114117001244044c121017104310121514)
	(_ent
		(_time 1639843843919)
	)
	(_object
		(_port(_int x0 -1 0 75(_ent(_in))))
		(_port(_int x1 -1 0 75(_ent(_in))))
		(_port(_int y -1 0 75(_ent(_out))))
		(_prcs
			(line__100(_arch 0 0 100(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 593           1640518107577 simple
(_unit VHDL(nor2 0 86(simple 0 112))
	(_version ve4)
	(_time 1640518107578 2021.12.26 13:28:27)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 26232722767070352471637c212124252420732070)
	(_ent
		(_time 1639843843925)
	)
	(_object
		(_port(_int x0 -1 0 87(_ent(_in))))
		(_port(_int x1 -1 0 87(_ent(_in))))
		(_port(_int y -1 0 87(_ent(_out))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 719           1640518107583 simple
(_unit VHDL(nor8 0 112(simple 0 124))
	(_version ve4)
	(_time 1640518107584 2021.12.26 13:28:27)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 26232722767070352e73637c212124252e20732070)
	(_ent
		(_time 1640379461823)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 113(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 113(_ent(_in))))
		(_port(_int y -1 0 113(_ent(_out))))
		(_sig(_int n -1 0 125(_int(_uni))))
		(_prcs
			(line__128(_arch 0 0 128(_assignment(_trgt(1))(_sens(0(7))(0(6))(0(5))(0(4))(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 594           1640518107589 simple
(_unit VHDL(xnor2 0 98(simple 0 140))
	(_version ve4)
	(_time 1640518107590 2021.12.26 13:28:27)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 26227a22757124312474347d7f2073207021242524)
	(_ent
		(_time 1639843843931)
	)
	(_object
		(_port(_int x0 -1 0 99(_ent(_in))))
		(_port(_int x1 -1 0 99(_ent(_in))))
		(_port(_int y -1 0 99(_ent(_out))))
		(_prcs
			(line__142(_arch 0 0 142(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 597           1640518107595 simple
(_unit VHDL(xor2 0 110(simple 0 152))
	(_version ve4)
	(_time 1640518107596 2021.12.26 13:28:27)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 26227a227670703524703e7c2121242524212e2070)
	(_ent
		(_time 1639843843937)
	)
	(_object
		(_port(_int x0 -1 0 111(_ent(_in))))
		(_port(_int x1 -1 0 111(_ent(_in))))
		(_port(_int y -1 0 111(_ent(_out))))
		(_prcs
			(line__154(_arch 0 0 154(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 640           1640518107601 simple
(_unit VHDL(xor3 0 122(simple 0 166))
	(_version ve4)
	(_time 1640518107602 2021.12.26 13:28:27)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 353169306663632636632d6f3232373636323d3363)
	(_ent
		(_time 1639844280714)
	)
	(_object
		(_port(_int x0 -1 0 123(_ent(_in))))
		(_port(_int x1 -1 0 123(_ent(_in))))
		(_port(_int x2 -1 0 123(_ent(_in))))
		(_port(_int y -1 0 123(_ent(_out))))
		(_prcs
			(line__168(_arch 0 0 168(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 685           1640518107607 simple
(_unit VHDL(dff 0 136(simple 0 180))
	(_version ve4)
	(_time 1640518107608 2021.12.26 13:28:27)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 35306530366267233165236f623331333333333331)
	(_ent
		(_time 1640269293882)
	)
	(_object
		(_port(_int D -1 0 137(_ent(_in))))
		(_port(_int clk -1 0 137(_ent(_in)(_event))))
		(_port(_int Q -1 0 137(_ent(_out))))
		(_prcs
			(line__182(_arch 0 0 182(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 859           1640518107613 simple
(_unit VHDL(dff8 0 165(simple 0 197))
	(_version ve4)
	(_time 1640518107614 2021.12.26 13:28:27)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 35306530366267263d67216f623333363d33313333)
	(_ent
		(_time 1640378097214)
	)
	(_generate gen1 0 199(_for 1 )
		(_inst g1 0 201(_ent . DFF simple)
			(_port
				((D)(D(_object 0)))
				((clk)(clk))
				((Q)(Q(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 1 0 199(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 166(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 166(_ent(_in))))
		(_port(_int clk -1 0 166(_ent(_in))))
		(_port(_int Q 0 0 166(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 199(_scalar (_to i 0 i 7))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 716           1640518110794 simple
(_unit VHDL(halfadder 0 4(simple 0 8))
	(_version ve4)
	(_time 1640518110795 2021.12.26 13:28:30)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code c8cac99dc19fcfdece9cd9929dcecccecdcfcacec0)
	(_ent
		(_time 1639929792197)
	)
	(_inst g1 0 10(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g2 0 11(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int c -1 0 5(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1040          1640518110800 simple
(_unit VHDL(fulladder 0 4(simple 0 21))
	(_version ve4)
	(_time 1640518110801 2021.12.26 13:28:30)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code c8cac79cc59fcfde9b9ad9929dcecccecdcfcacece)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 24(_ent . halfAdder simple)
		(_port
			((x)(x))
			((y)(y))
			((s)(a))
			((c)(b))
		)
	)
	(_inst g2 0 25(_ent . halfAdder simple)
		(_port
			((x)(a))
			((y)(z))
			((s)(s))
			((c)(d))
		)
	)
	(_inst g3 0 26(_ent . or2 simple)
		(_port
			((x0)(b))
			((x1)(d))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 22(_arch(_uni))))
		(_sig(_int b -1 0 22(_arch(_uni))))
		(_sig(_int c -1 0 22(_arch(_uni))))
		(_sig(_int d -1 0 22(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1779          1640518110806 simple
(_unit VHDL(adder8bits 0 33(simple 0 37))
	(_version ve4)
	(_time 1640518110807 2021.12.26 13:28:30)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code c8cac09dc49f98deccccda9791cecacec1cfcccfcb)
	(_ent
		(_time 1639937194601)
	)
	(_generate gen1 0 41(_for 2 )
		(_inst g1 0 43(_ent . xor2 simple)
			(_port
				((x0)(cin))
				((x1)(b(_object 0)))
				((y)(b_neg(_object 0)))
			)
		)
		(_inst g2 0 44(_ent . fullAdder simple)
			(_port
				((x)(a(_object 0)))
				((y)(b_neg(_object 0)))
				((z)(ripple(_object 0)))
				((s)(r(_object 0)))
				((co)(ripple(_index 1)))
			)
		)
		(_object
			(_cnst(_int i 2 0 41(_arch)))
		)
	)
	(_inst g3 0 46(_ent . xor2 simple)
		(_port
			((x0)(cin))
			((x1)(b(7)))
			((y)(b_neg(7)))
		)
	)
	(_inst g4 0 47(_ent . fullAdder simple)
		(_port
			((x)(a(7)))
			((y)(b_neg(7)))
			((z)(ripple(7)))
			((s)(r(7)))
			((co)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 34(_ent(_in))))
		(_port(_int r 0 0 34(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int ripple 1 0 38(_arch(_uni))))
		(_sig(_int b_neg 1 0 38(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 41(_scalar (_to i 0 i 6))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_alias((ripple(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . simple 2 -1)
)
I 000047 55 1759          1640518110812 Stage1
(_unit VHDL(comparator 0 54(stage1 0 58))
	(_version ve4)
	(_time 1640518110813 2021.12.26 13:28:30)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code d8dad28a868fd8cfd9dbc9838bded9dfdcde8edfda)
	(_ent
		(_time 1640378528229)
	)
	(_inst g1 0 64(_ent . Adder8bits simple)
		(_port
			((a)(x))
			((b)(y))
			((cin)(c1))
			((r)(r))
			((cout)(c2))
		)
	)
	(_inst g2 0 65(_ent . and2 simple)
		(_port
			((x0)(r(7)))
			((x1)(_code 0))
			((y)(f))
		)
	)
	(_inst g3 0 66(_ent . nor8 simple)
		(_port
			((x)(r))
			((y)(g))
		)
	)
	(_inst g4 0 67(_ent . nor2 simple)
		(_port
			((x0)(f))
			((x1)(g))
			((y)(h))
		)
	)
	(_inst reg0 0 68(_ent . DFF)
		(_port
			((D)(h))
			((clk)(clk))
			((Q)(b))
		)
	)
	(_inst reg1 0 69(_ent . DFF)
		(_port
			((D)(g))
			((clk)(clk))
			((Q)(e))
		)
	)
	(_inst reg2 0 70(_ent . DFF)
		(_port
			((D)(f))
			((clk)(clk))
			((Q)(s))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59(_array -1((_dto i 7 i 0)))))
		(_sig(_int r 1 0 59(_arch(_uni))))
		(_sig(_int c1 -1 0 60(_arch(_uni((i 3))))))
		(_sig(_int c2 -1 0 61(_arch(_uni))))
		(_sig(_int f -1 0 62(_arch(_uni))))
		(_sig(_int g -1 0 62(_arch(_uni))))
		(_sig(_int h -1 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage1 1 -1)
)
I 000043 55 1381          1640518110818 bb
(_unit VHDL(testb 0 54(bb 0 80))
	(_version ve4)
	(_time 1640518110819 2021.12.26 13:28:30)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code d8dbd58ad58e8fcfdddcca838ddedddfdbdfdcdeda)
	(_ent
		(_time 1639937194607)
	)
	(_inst g0 0 86(_ent . TestGenerator simple)
		(_port
			((clk)(clk))
			((x)(x))
			((y)(y))
			((b)(b1))
			((e)(e1))
			((s)(s1))
		)
	)
	(_inst g1 0 87(_ent . Comparator Stage2)
		(_port
			((x)(x))
			((y)(y))
			((clk)(clk))
			((b)(b2))
			((e)(e2))
			((s)(s2))
		)
	)
	(_inst g2 0 88(_ent . Analyzer simple)
		(_port
			((b1)(b1))
			((e1)(e1))
			((s1)(s1))
			((b2)(b2))
			((e2)(e2))
			((s2)(s2))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 81(_array -1((_dto i 7 i 0)))))
		(_sig(_int x 0 0 81(_arch(_uni))))
		(_sig(_int y 0 0 81(_arch(_uni))))
		(_sig(_int clk -1 0 82(_arch(_uni((i 2))))))
		(_sig(_int b1 -1 0 83(_arch(_uni))))
		(_sig(_int e1 -1 0 83(_arch(_uni))))
		(_sig(_int s1 -1 0 83(_arch(_uni))))
		(_sig(_int b2 -1 0 83(_arch(_uni))))
		(_sig(_int e2 -1 0 83(_arch(_uni))))
		(_sig(_int s2 -1 0 83(_arch(_uni))))
		(_prcs
			(line__90(_arch 0 0 90(_assignment(_trgt(2))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . bb 1 -1)
)
I 000047 55 2649          1640518113341 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640518113342 2021.12.26 13:28:33)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code bbb8bdefbcececadefbaafe1efbcb9b8b3bcb3b8b8)
	(_ent
		(_time 1640350775009)
	)
	(_inst g1 0 24(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(reg2(2)))
		)
	)
	(_inst g2 0 25(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 26(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 27(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 28(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 29(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 31(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 32(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(reg2(1)))
		)
	)
	(_inst g10 0 33(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 34(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(6)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 35(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 36(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(reg2(0)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_port(_int v -1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 10(_array -1((_dto i 2 i 0)))))
		(_sig(_int reg2 3 0 10(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_alias((v)(x(7))))(_simpleassign BUF)(_trgt(2))(_sens(0(7))))))
			(line__38(_arch 1 0 38(_assignment(_trgt(1))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 2 -1)
)
I 000047 55 1386          1640518113347 simple
(_unit VHDL(onebitcomp 0 43(simple 0 50))
	(_version ve4)
	(_time 1640518113348 2021.12.26 13:28:33)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code bbb8eeefbceceaadb8bca2e0eebdb8bdedbdefbcbb)
	(_ent
		(_time 1640198927927)
	)
	(_inst g1 0 53(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 54(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 55(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(b))
		)
	)
	(_inst g4 0 56(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g5 0 57(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 58(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 59(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 44(_ent(_in))))
		(_port(_int y -1 0 44(_ent(_in))))
		(_port(_int b -1 0 44(_ent(_out))))
		(_port(_int e -1 0 44(_ent(_out))))
		(_port(_int s -1 0 44(_ent(_out))))
		(_sig(_int xn -1 0 51(_arch(_uni))))
		(_sig(_int yn -1 0 51(_arch(_uni))))
		(_sig(_int c1 -1 0 51(_arch(_uni))))
		(_sig(_int c2 -1 0 51(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1787          1640518113351 Stage2
(_unit VHDL(comparator 0 54(stage2 1 65))
	(_version ve4)
	(_time 1640518113352 2021.12.26 13:28:33)
	(_source(\../src/Stage1.vhd\(\../src/Stage2.vhd\)))
	(_parameters tan)
	(_code bbb8bbefbfecbbacbae8aae0e8bdbabcbfbdedbcb9)
	(_ent
		(_time 1640378528229)
	)
	(_generate g1 1 71(_for 3 )
		(_inst g 1 73(_ent . xor2 simple)
			(_port
				((x0)(x(_object 0)))
				((x1)(y(_object 0)))
				((y)(diff(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 1 71(_arch)))
		)
	)
	(_inst g2 1 75(_ent . Encoder8x3 simple)
		(_port
			((x)(diff))
			((y)(en))
			((v)(v))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 66(_array -1((_dto i 7 i 0)))))
		(_sig(_int diff 1 1 66(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 67(_array -1((_dto i 3 i 0)))))
		(_sig(_int en 2 1 67(_arch(_uni))))
		(_sig(_int v -1 1 68(_arch(_uni))))
		(_sig(_int m -2 1 69(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~7~13 1 71(_scalar (_to i 0 i 7))))
		(_prcs
			(line__76(_arch 0 1 76(_assignment(_trgt(9))(_sens(7))(_mon))))
			(line__77(_arch 1 1 77(_prcs(_simple)(_trgt(3)(4)(5))(_sens(9))(_read(0)(1)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage2 2 -1)
)
I 000047 55 1630          1640518113357 simple
(_unit VHDL(testgenerator 0 108(simple 0 95))
	(_version ve4)
	(_time 1640518113358 2021.12.26 13:28:33)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code cbc9cc9e9c9d9cdcce99dc919fcd9ecdceccc9cdca)
	(_ent
		(_time 1640445142134)
	)
	(_object
		(_port(_int clk -1 0 109(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 109(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 109(_ent(_out))))
		(_port(_int y 0 0 109(_ent(_out))))
		(_port(_int b -1 0 109(_ent(_out))))
		(_port(_int e -1 0 109(_ent(_out))))
		(_port(_int s -1 0 109(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 96(_array -1((_dto i 7 i 0)))))
		(_sig(_int x1 1 0 96(_arch(_uni))))
		(_sig(_int y1 1 0 96(_arch(_uni))))
		(_prcs
			(line__98(_arch 0 0 98(_prcs(_trgt(6)(7))(_sens(0))(_mon))))
			(line__110(_arch 1 0 110(_assignment(_alias((x)(x1)))(_trgt(1))(_sens(6)))))
			(line__111(_arch 2 0 111(_assignment(_alias((y)(y1)))(_trgt(2))(_sens(7)))))
			(line__112(_arch 3 0 112(_assignment(_trgt(3))(_sens(6)(7)))))
			(line__113(_arch 4 0 113(_assignment(_trgt(4))(_sens(6)(7)))))
			(line__114(_arch 5 0 114(_assignment(_trgt(5))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . simple 6 -1)
)
I 000047 55 1090          1640518113363 simple
(_unit VHDL(analyzer 0 136(simple 0 124))
	(_version ve4)
	(_time 1640518113364 2021.12.26 13:28:33)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code cbc8c99ecc9c9edd99ccd290cbcdceccc9cdcacd9e)
	(_ent
		(_time 1640451595006)
	)
	(_object
		(_port(_int b1 -1 0 137(_ent(_in((i 2))))))
		(_port(_int e1 -1 0 137(_ent(_in((i 2))))))
		(_port(_int s1 -1 0 137(_ent(_in((i 2))))))
		(_port(_int b2 -1 0 137(_ent(_in((i 2))))))
		(_port(_int e2 -1 0 137(_ent(_in((i 2))))))
		(_port(_int s2 -1 0 137(_ent(_in((i 2))))))
		(_port(_int clk -1 0 137(_ent(_in((i 2)))(_event))))
		(_prcs
			(line__126(_arch 0 0 126(_prcs(_sens(6))(_mon)(_read(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(1667330640 1633905012 1699881068 1936487795 1718182944 544367974 1836020326 1701344288 1952543343 2037146473 1952608032 1701734753 1651449956 1987208563 1769239393 7564911)
	)
	(_model . simple 1 -1)
)
I 000047 55 547           1640518200007 simple
(_unit VHDL(not1 0 38(simple 0 10))
	(_version ve4)
	(_time 1640518200008 2021.12.26 13:30:00)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 4b1c18494f1d1b584a1c0e114c4c4f484a4d1e4d1d)
	(_ent
		(_time 1639843843901)
	)
	(_object
		(_port(_int x -1 0 39(_ent(_in))))
		(_port(_int y -1 0 39(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 590           1640518200013 simple
(_unit VHDL(and2 0 50(simple 0 22))
	(_version ve4)
	(_time 1640518200014 2021.12.26 13:30:00)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 4b1c4c494c1c1b58491c5a114f4d4f48494d4a4d1e)
	(_ent
		(_time 1639843843907)
	)
	(_object
		(_port(_int x0 -1 0 51(_ent(_in))))
		(_port(_int x1 -1 0 51(_ent(_in))))
		(_port(_int y -1 0 51(_ent(_out))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 632           1640518200019 simple
(_unit VHDL(and3 0 28(simple 0 34))
	(_version ve4)
	(_time 1640518200020 2021.12.26 13:30:00)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 4b1c4c494c1c1b58481c5a114f4d4f48484d4a4d1e)
	(_ent
		(_time 1640197178651)
	)
	(_object
		(_port(_int x0 -1 0 29(_ent(_in))))
		(_port(_int x1 -1 0 29(_ent(_in))))
		(_port(_int x2 -1 0 29(_ent(_in))))
		(_port(_int y -1 0 29(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 674           1640518200025 simple
(_unit VHDL(and4 0 40(simple 0 46))
	(_version ve4)
	(_time 1640518200026 2021.12.26 13:30:00)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 4b1c4c494c1c1b584f1c5a114f4d4f484f4d4a4d1e)
	(_ent
		(_time 1640197178657)
	)
	(_object
		(_port(_int x0 -1 0 41(_ent(_in))))
		(_port(_int x1 -1 0 41(_ent(_in))))
		(_port(_int x2 -1 0 41(_ent(_in))))
		(_port(_int x3 -1 0 41(_ent(_in))))
		(_port(_int y -1 0 41(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 589           1640518200031 simple
(_unit VHDL(or2 0 62(simple 0 60))
	(_version ve4)
	(_time 1640518200032 2021.12.26 13:30:00)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 4b1c1b481b191d5d1d1d5914184d1d4c4948494d1d)
	(_ent
		(_time 1639843843913)
	)
	(_object
		(_port(_int x0 -1 0 63(_ent(_in))))
		(_port(_int x1 -1 0 63(_ent(_in))))
		(_port(_int y -1 0 63(_ent(_out))))
		(_prcs
			(line__62(_arch 0 0 62(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 673           1640518200037 simple
(_unit VHDL(or4 0 64(simple 0 72))
	(_version ve4)
	(_time 1640518200038 2021.12.26 13:30:00)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 5a0d0a5809080a4c0c0c48050f5c0c5d58595e5c0c)
	(_ent
		(_time 1640197178669)
	)
	(_object
		(_port(_int x0 -1 0 65(_ent(_in))))
		(_port(_int x1 -1 0 65(_ent(_in))))
		(_port(_int x2 -1 0 65(_ent(_in))))
		(_port(_int x3 -1 0 65(_ent(_in))))
		(_port(_int y -1 0 65(_ent(_out))))
		(_prcs
			(line__74(_arch 0 0 74(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 672           1640518200043 simple
(_unit VHDL(or8 0 76(simple 0 84))
	(_version ve4)
	(_time 1640518200044 2021.12.26 13:30:00)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 5a0d0a580908064c0c0c4805035c0c5d5859525c0c)
	(_ent
		(_time 1640269542946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 77(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 77(_ent(_in))))
		(_port(_int y -1 0 77(_ent(_out))))
		(_prcs
			(line__86(_arch 0 0 86(_assignment(_trgt(1))(_sens(0(7))(0(6))(0(5))(0(4))(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 593           1640518200049 simple
(_unit VHDL(nand2 0 74(simple 0 98))
	(_version ve4)
	(_time 1640518200050 2021.12.26 13:30:00)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 5a0d09590a0d5b4c5e0848005e5c5b5c0f5c5e5958)
	(_ent
		(_time 1639843843919)
	)
	(_object
		(_port(_int x0 -1 0 75(_ent(_in))))
		(_port(_int x1 -1 0 75(_ent(_in))))
		(_port(_int y -1 0 75(_ent(_out))))
		(_prcs
			(line__100(_arch 0 0 100(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 593           1640518200055 simple
(_unit VHDL(nor2 0 86(simple 0 112))
	(_version ve4)
	(_time 1640518200056 2021.12.26 13:30:00)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 6a3d396a6d3c3c79683d2f306d6d6869686c3f6c3c)
	(_ent
		(_time 1639843843925)
	)
	(_object
		(_port(_int x0 -1 0 87(_ent(_in))))
		(_port(_int x1 -1 0 87(_ent(_in))))
		(_port(_int y -1 0 87(_ent(_out))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 719           1640518200061 simple
(_unit VHDL(nor8 0 112(simple 0 124))
	(_version ve4)
	(_time 1640518200062 2021.12.26 13:30:00)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 6a3d396a6d3c3c79623f2f306d6d6869626c3f6c3c)
	(_ent
		(_time 1640379461823)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 113(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 113(_ent(_in))))
		(_port(_int y -1 0 113(_ent(_out))))
		(_sig(_int n -1 0 125(_int(_uni))))
		(_prcs
			(line__128(_arch 0 0 128(_assignment(_trgt(1))(_sens(0(7))(0(6))(0(5))(0(4))(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 594           1640518200067 simple
(_unit VHDL(xnor2 0 98(simple 0 140))
	(_version ve4)
	(_time 1640518200068 2021.12.26 13:30:00)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 6a3c646a6e3d687d68387831336c3f6c3c6d686968)
	(_ent
		(_time 1639843843931)
	)
	(_object
		(_port(_int x0 -1 0 99(_ent(_in))))
		(_port(_int x1 -1 0 99(_ent(_in))))
		(_port(_int y -1 0 99(_ent(_out))))
		(_prcs
			(line__142(_arch 0 0 142(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 597           1640518200073 simple
(_unit VHDL(xor2 0 110(simple 0 152))
	(_version ve4)
	(_time 1640518200074 2021.12.26 13:30:00)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 6a3c646a6d3c3c79683c72306d6d6869686d626c3c)
	(_ent
		(_time 1639843843937)
	)
	(_object
		(_port(_int x0 -1 0 111(_ent(_in))))
		(_port(_int x1 -1 0 111(_ent(_in))))
		(_port(_int y -1 0 111(_ent(_out))))
		(_prcs
			(line__154(_arch 0 0 154(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 640           1640518200079 simple
(_unit VHDL(xor3 0 122(simple 0 166))
	(_version ve4)
	(_time 1640518200080 2021.12.26 13:30:00)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 7a2c747b7d2c2c69792c62207d7d7879797d727c2c)
	(_ent
		(_time 1639844280714)
	)
	(_object
		(_port(_int x0 -1 0 123(_ent(_in))))
		(_port(_int x1 -1 0 123(_ent(_in))))
		(_port(_int x2 -1 0 123(_ent(_in))))
		(_port(_int y -1 0 123(_ent(_out))))
		(_prcs
			(line__168(_arch 0 0 168(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 685           1640518200085 simple
(_unit VHDL(dff 0 136(simple 0 180))
	(_version ve4)
	(_time 1640518200086 2021.12.26 13:30:00)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 7a2d787b2d2d286c7e2a6c202d7c7e7c7c7c7c7c7e)
	(_ent
		(_time 1640269293882)
	)
	(_object
		(_port(_int D -1 0 137(_ent(_in))))
		(_port(_int clk -1 0 137(_ent(_in)(_event))))
		(_port(_int Q -1 0 137(_ent(_out))))
		(_prcs
			(line__182(_arch 0 0 182(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 859           1640518200091 simple
(_unit VHDL(dff8 0 165(simple 0 199))
	(_version ve4)
	(_time 1640518200092 2021.12.26 13:30:00)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 7a2d787b2d2d286972286e202d7c7c79727c7e7c7c)
	(_ent
		(_time 1640378097214)
	)
	(_generate gen1 0 201(_for 1 )
		(_inst g1 0 203(_ent . DFF simple)
			(_port
				((D)(D(_object 0)))
				((clk)(clk))
				((Q)(Q(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 1 0 201(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 166(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 166(_ent(_in))))
		(_port(_int clk -1 0 166(_ent(_in))))
		(_port(_int Q 0 0 166(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 201(_scalar (_to i 0 i 7))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 2649          1640534881238 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640534881239 2021.12.26 18:08:01)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 5d590e5e5c0a0a4b095c4907095a5f5e555a555e5e)
	(_ent
		(_time 1640350775009)
	)
	(_inst g1 0 24(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(reg2(2)))
		)
	)
	(_inst g2 0 25(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 26(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 27(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 28(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 29(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 31(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 32(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(reg2(1)))
		)
	)
	(_inst g10 0 33(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 34(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(6)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 35(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 36(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(reg2(0)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_port(_int v -1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 10(_array -1((_dto i 2 i 0)))))
		(_sig(_int reg2 3 0 10(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_alias((v)(x(7))))(_simpleassign BUF)(_trgt(2))(_sens(0(7))))))
			(line__38(_arch 1 0 38(_assignment(_trgt(1))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 2 -1)
)
I 000047 55 2381          1640534881244 simple
(_unit VHDL(mux8x1 0 45(simple 0 49))
	(_version ve4)
	(_time 1640534881245 2021.12.26 18:08:01)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 5d595f5f0c0b014e545245020d5b095a585a555e55)
	(_ent
		(_time 1640534881242)
	)
	(_inst g0 0 53(_ent . not1 simple)
		(_port
			((x)(s(0)))
			((y)(s1(0)))
		)
	)
	(_inst g1 0 54(_ent . not1 simple)
		(_port
			((x)(s(1)))
			((y)(s1(1)))
		)
	)
	(_inst g2 0 55(_ent . not1 simple)
		(_port
			((x)(s(2)))
			((y)(s1(2)))
		)
	)
	(_inst g3 0 56(_ent . and4 simple)
		(_port
			((x0)(x(0)))
			((x1)(s1(0)))
			((x2)(s1(1)))
			((x3)(s1(2)))
			((y)(x1(0)))
		)
	)
	(_inst g4 0 57(_ent . and4 simple)
		(_port
			((x0)(x(1)))
			((x1)(s(0)))
			((x2)(s1(1)))
			((x3)(s1(2)))
			((y)(x1(1)))
		)
	)
	(_inst g5 0 58(_ent . and4 simple)
		(_port
			((x0)(x(2)))
			((x1)(s1(0)))
			((x2)(s(1)))
			((x3)(s1(2)))
			((y)(x1(2)))
		)
	)
	(_inst g6 0 59(_ent . and4 simple)
		(_port
			((x0)(x(3)))
			((x1)(s(0)))
			((x2)(s(1)))
			((x3)(s1(2)))
			((y)(x1(3)))
		)
	)
	(_inst g7 0 60(_ent . and4 simple)
		(_port
			((x0)(x(4)))
			((x1)(s1(0)))
			((x2)(s1(1)))
			((x3)(s(2)))
			((y)(x1(4)))
		)
	)
	(_inst g8 0 61(_ent . and4 simple)
		(_port
			((x0)(x(5)))
			((x1)(s(0)))
			((x2)(s1(1)))
			((x3)(s(2)))
			((y)(x1(5)))
		)
	)
	(_inst g9 0 62(_ent . and4 simple)
		(_port
			((x0)(x(6)))
			((x1)(s1(0)))
			((x2)(s(1)))
			((x3)(s(2)))
			((y)(x1(6)))
		)
	)
	(_inst g10 0 63(_ent . and4 simple)
		(_port
			((x0)(x(7)))
			((x1)(s(0)))
			((x2)(s(1)))
			((x3)(s(2)))
			((y)(x1(7)))
		)
	)
	(_inst g11 0 64(_ent . or8 simple)
		(_port
			((x)(x1))
			((y)(y))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 46(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 46(_array -1((_dto i 2 i 0)))))
		(_port(_int s 1 0 46(_ent(_in))))
		(_port(_int y -1 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 50(_array -1((_dto i 2 i 0)))))
		(_sig(_int s1 2 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 51(_array -1((_dto i 7 i 0)))))
		(_sig(_int x1 3 0 51(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1386          1640534881250 simple
(_unit VHDL(onebitcomp 0 43(simple 0 76))
	(_version ve4)
	(_time 1640534881251 2021.12.26 18:08:01)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 5d595d5e5c0a0c4b5e5a4406085b5e5b0b5b095a5d)
	(_ent
		(_time 1640198927927)
	)
	(_inst g1 0 79(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 80(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 81(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(b))
		)
	)
	(_inst g4 0 82(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g5 0 83(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 84(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 85(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 44(_ent(_in))))
		(_port(_int y -1 0 44(_ent(_in))))
		(_port(_int b -1 0 44(_ent(_out))))
		(_port(_int e -1 0 44(_ent(_out))))
		(_port(_int s -1 0 44(_ent(_out))))
		(_sig(_int xn -1 0 77(_arch(_uni))))
		(_sig(_int yn -1 0 77(_arch(_uni))))
		(_sig(_int c1 -1 0 77(_arch(_uni))))
		(_sig(_int c2 -1 0 77(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1792          1640534881254 Stage2
(_unit VHDL(comparator 0 54(stage2 1 91))
	(_version ve4)
	(_time 1640534881255 2021.12.26 18:08:01)
	(_source(\../src/Stage1.vhd\(\../src/Stage2.vhd\)))
	(_parameters tan)
	(_code 5d59085e5f0a5d4a5c0e4c060e5b5c5a595b0b5a5f)
	(_ent
		(_time 1640378528229)
	)
	(_generate g1 1 97(_for 3 )
		(_inst g 1 99(_ent . xor2 simple)
			(_port
				((x0)(x(_object 0)))
				((x1)(y(_object 0)))
				((y)(diff(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 1 97(_arch)))
		)
	)
	(_inst g2 1 101(_ent . Encoder8x3 simple)
		(_port
			((x)(diff))
			((y)(en))
			((v)(v))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 92(_array -1((_dto i 7 i 0)))))
		(_sig(_int diff 1 1 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 93(_array -1((_dto i 3 i 0)))))
		(_sig(_int en 2 1 93(_arch(_uni))))
		(_sig(_int v -1 1 94(_arch(_uni))))
		(_sig(_int m -2 1 95(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~7~13 1 97(_scalar (_to i 0 i 7))))
		(_prcs
			(line__102(_arch 0 1 102(_assignment(_trgt(9))(_sens(7))(_mon))))
			(line__103(_arch 1 1 103(_prcs(_simple)(_trgt(3)(4)(5))(_sens(9))(_read(0)(1)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage2 2 -1)
)
I 000047 55 1636          1640534881260 simple
(_unit VHDL(testgenerator 0 108(simple 0 121))
	(_version ve4)
	(_time 1640534881261 2021.12.26 18:08:01)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 5d580f5e0c0b0a4a580f4a07095b085b585a5f5b5c)
	(_ent
		(_time 1640445142134)
	)
	(_object
		(_port(_int clk -1 0 109(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 109(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 109(_ent(_out))))
		(_port(_int y 0 0 109(_ent(_out))))
		(_port(_int b -1 0 109(_ent(_out))))
		(_port(_int e -1 0 109(_ent(_out))))
		(_port(_int s -1 0 109(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 122(_array -1((_dto i 7 i 0)))))
		(_sig(_int x1 1 0 122(_arch(_uni))))
		(_sig(_int y1 1 0 122(_arch(_uni))))
		(_prcs
			(line__124(_arch 0 0 124(_prcs(_trgt(6)(7))(_sens(0))(_mon))))
			(line__136(_arch 1 0 136(_assignment(_alias((x)(x1)))(_trgt(1))(_sens(6)))))
			(line__137(_arch 2 0 137(_assignment(_alias((y)(y1)))(_trgt(2))(_sens(7)))))
			(line__138(_arch 3 0 138(_assignment(_trgt(3))(_sens(6)(7)))))
			(line__139(_arch 4 0 139(_assignment(_trgt(4))(_sens(6)(7)))))
			(line__140(_arch 5 0 140(_assignment(_trgt(5))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . simple 6 -1)
)
I 000047 55 1090          1640534881266 simple
(_unit VHDL(analyzer 0 136(simple 0 150))
	(_version ve4)
	(_time 1640534881267 2021.12.26 18:08:01)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 6d693a6d6c3a387b3f6a74366d6b686a6f6b6c6b38)
	(_ent
		(_time 1640451595006)
	)
	(_object
		(_port(_int b1 -1 0 137(_ent(_in((i 2))))))
		(_port(_int e1 -1 0 137(_ent(_in((i 2))))))
		(_port(_int s1 -1 0 137(_ent(_in((i 2))))))
		(_port(_int b2 -1 0 137(_ent(_in((i 2))))))
		(_port(_int e2 -1 0 137(_ent(_in((i 2))))))
		(_port(_int s2 -1 0 137(_ent(_in((i 2))))))
		(_port(_int clk -1 0 137(_ent(_in((i 2)))(_event))))
		(_prcs
			(line__152(_arch 0 0 152(_prcs(_sens(6))(_mon)(_read(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(1667330640 1633905012 1699881068 1936487795 1718182944 544367974 1836020326 1701344288 1952543343 2037146473 1952608032 1701734753 1651449956 1987208563 1769239393 7564911)
	)
	(_model . simple 1 -1)
)
I 000047 55 2649          1640534884499 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640534884500 2021.12.26 18:08:04)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 0f0a59090c5858195b0e1b555b080d0c0708070c0c)
	(_ent
		(_time 1640350775009)
	)
	(_inst g1 0 24(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(reg2(2)))
		)
	)
	(_inst g2 0 25(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 26(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 27(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 28(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 29(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 31(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 32(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(reg2(1)))
		)
	)
	(_inst g10 0 33(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 34(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(6)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 35(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 36(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(reg2(0)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_port(_int v -1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 10(_array -1((_dto i 2 i 0)))))
		(_sig(_int reg2 3 0 10(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_alias((v)(x(7))))(_simpleassign BUF)(_trgt(2))(_sens(0(7))))))
			(line__38(_arch 1 0 38(_assignment(_trgt(1))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 2 -1)
)
I 000047 55 2381          1640534884505 simple
(_unit VHDL(mux8x1 0 45(simple 0 49))
	(_version ve4)
	(_time 1640534884506 2021.12.26 18:08:04)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 0f0a08085c59531c060017505f095b080a08070c07)
	(_ent
		(_time 1640534881241)
	)
	(_inst g0 0 53(_ent . not1 simple)
		(_port
			((x)(s(0)))
			((y)(s1(0)))
		)
	)
	(_inst g1 0 54(_ent . not1 simple)
		(_port
			((x)(s(1)))
			((y)(s1(1)))
		)
	)
	(_inst g2 0 55(_ent . not1 simple)
		(_port
			((x)(s(2)))
			((y)(s1(2)))
		)
	)
	(_inst g3 0 56(_ent . and4 simple)
		(_port
			((x0)(x(0)))
			((x1)(s1(0)))
			((x2)(s1(1)))
			((x3)(s1(2)))
			((y)(x1(0)))
		)
	)
	(_inst g4 0 57(_ent . and4 simple)
		(_port
			((x0)(x(1)))
			((x1)(s(0)))
			((x2)(s1(1)))
			((x3)(s1(2)))
			((y)(x1(1)))
		)
	)
	(_inst g5 0 58(_ent . and4 simple)
		(_port
			((x0)(x(2)))
			((x1)(s1(0)))
			((x2)(s(1)))
			((x3)(s1(2)))
			((y)(x1(2)))
		)
	)
	(_inst g6 0 59(_ent . and4 simple)
		(_port
			((x0)(x(3)))
			((x1)(s(0)))
			((x2)(s(1)))
			((x3)(s1(2)))
			((y)(x1(3)))
		)
	)
	(_inst g7 0 60(_ent . and4 simple)
		(_port
			((x0)(x(4)))
			((x1)(s1(0)))
			((x2)(s1(1)))
			((x3)(s(2)))
			((y)(x1(4)))
		)
	)
	(_inst g8 0 61(_ent . and4 simple)
		(_port
			((x0)(x(5)))
			((x1)(s(0)))
			((x2)(s1(1)))
			((x3)(s(2)))
			((y)(x1(5)))
		)
	)
	(_inst g9 0 62(_ent . and4 simple)
		(_port
			((x0)(x(6)))
			((x1)(s1(0)))
			((x2)(s(1)))
			((x3)(s(2)))
			((y)(x1(6)))
		)
	)
	(_inst g10 0 63(_ent . and4 simple)
		(_port
			((x0)(x(7)))
			((x1)(s(0)))
			((x2)(s(1)))
			((x3)(s(2)))
			((y)(x1(7)))
		)
	)
	(_inst g11 0 64(_ent . or8 simple)
		(_port
			((x)(x1))
			((y)(y))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 46(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 46(_array -1((_dto i 2 i 0)))))
		(_port(_int s 1 0 46(_ent(_in))))
		(_port(_int y -1 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 50(_array -1((_dto i 2 i 0)))))
		(_sig(_int s1 2 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 51(_array -1((_dto i 7 i 0)))))
		(_sig(_int x1 3 0 51(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1386          1640534884511 simple
(_unit VHDL(onebitcomp 0 43(simple 0 76))
	(_version ve4)
	(_time 1640534884512 2021.12.26 18:08:04)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 1f1a1a181c484e091c1806444a191c1949194b181f)
	(_ent
		(_time 1640198927927)
	)
	(_inst g1 0 79(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 80(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 81(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(b))
		)
	)
	(_inst g4 0 82(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g5 0 83(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 84(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 85(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 44(_ent(_in))))
		(_port(_int y -1 0 44(_ent(_in))))
		(_port(_int b -1 0 44(_ent(_out))))
		(_port(_int e -1 0 44(_ent(_out))))
		(_port(_int s -1 0 44(_ent(_out))))
		(_sig(_int xn -1 0 77(_arch(_uni))))
		(_sig(_int yn -1 0 77(_arch(_uni))))
		(_sig(_int c1 -1 0 77(_arch(_uni))))
		(_sig(_int c2 -1 0 77(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1792          1640534884515 Stage2
(_unit VHDL(comparator 0 54(stage2 1 91))
	(_version ve4)
	(_time 1640534884516 2021.12.26 18:08:04)
	(_source(\../src/Stage1.vhd\(\../src/Stage2.vhd\)))
	(_parameters tan)
	(_code 1f1a4f181f481f081e4c0e444c191e181b1949181d)
	(_ent
		(_time 1640378528229)
	)
	(_generate g1 1 97(_for 3 )
		(_inst g 1 99(_ent . xor2 simple)
			(_port
				((x0)(x(_object 0)))
				((x1)(y(_object 0)))
				((y)(diff(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 1 97(_arch)))
		)
	)
	(_inst g2 1 101(_ent . Encoder8x3 simple)
		(_port
			((x)(diff))
			((y)(en))
			((v)(v))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 92(_array -1((_dto i 7 i 0)))))
		(_sig(_int diff 1 1 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 93(_array -1((_dto i 3 i 0)))))
		(_sig(_int en 2 1 93(_arch(_uni))))
		(_sig(_int v -1 1 94(_arch(_uni))))
		(_sig(_int m -2 1 95(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~7~13 1 97(_scalar (_to i 0 i 7))))
		(_prcs
			(line__102(_arch 0 1 102(_assignment(_trgt(9))(_sens(7))(_mon))))
			(line__103(_arch 1 1 103(_prcs(_simple)(_trgt(3)(4)(5))(_sens(9))(_read(0)(1)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage2 2 -1)
)
I 000047 55 1636          1640534884521 simple
(_unit VHDL(testgenerator 0 108(simple 0 121))
	(_version ve4)
	(_time 1640534884522 2021.12.26 18:08:04)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 1f1b48184c4948081a4d08454b194a191a181d191e)
	(_ent
		(_time 1640445142134)
	)
	(_object
		(_port(_int clk -1 0 109(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 109(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 109(_ent(_out))))
		(_port(_int y 0 0 109(_ent(_out))))
		(_port(_int b -1 0 109(_ent(_out))))
		(_port(_int e -1 0 109(_ent(_out))))
		(_port(_int s -1 0 109(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 122(_array -1((_dto i 7 i 0)))))
		(_sig(_int x1 1 0 122(_arch(_uni))))
		(_sig(_int y1 1 0 122(_arch(_uni))))
		(_prcs
			(line__124(_arch 0 0 124(_prcs(_trgt(6)(7))(_sens(0))(_mon))))
			(line__136(_arch 1 0 136(_assignment(_alias((x)(x1)))(_trgt(1))(_sens(6)))))
			(line__137(_arch 2 0 137(_assignment(_alias((y)(y1)))(_trgt(2))(_sens(7)))))
			(line__138(_arch 3 0 138(_assignment(_trgt(3))(_sens(6)(7)))))
			(line__139(_arch 4 0 139(_assignment(_trgt(4))(_sens(6)(7)))))
			(line__140(_arch 5 0 140(_assignment(_trgt(5))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . simple 6 -1)
)
I 000047 55 1090          1640534884527 simple
(_unit VHDL(analyzer 0 136(simple 0 150))
	(_version ve4)
	(_time 1640534884528 2021.12.26 18:08:04)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 1f1a4d181c484a094d1806441f191a181d191e194a)
	(_ent
		(_time 1640451595006)
	)
	(_object
		(_port(_int b1 -1 0 137(_ent(_in((i 2))))))
		(_port(_int e1 -1 0 137(_ent(_in((i 2))))))
		(_port(_int s1 -1 0 137(_ent(_in((i 2))))))
		(_port(_int b2 -1 0 137(_ent(_in((i 2))))))
		(_port(_int e2 -1 0 137(_ent(_in((i 2))))))
		(_port(_int s2 -1 0 137(_ent(_in((i 2))))))
		(_port(_int clk -1 0 137(_ent(_in((i 2)))(_event))))
		(_prcs
			(line__152(_arch 0 0 152(_prcs(_sens(6))(_mon)(_read(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(1667330640 1633905012 1699881068 1936487795 1718182944 544367974 1836020326 1701344288 1952543343 2037146473 1952608032 1701734753 1651449956 1987208563 1769239393 7564911)
	)
	(_model . simple 1 -1)
)
I 000047 55 716           1640536779479 simple
(_unit VHDL(halfadder 0 4(simple 0 8))
	(_version ve4)
	(_time 1640536779480 2021.12.26 18:39:39)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 585c565b510f5f4e5e0c49020d5e5c5e5d5f5a5e50)
	(_ent
		(_time 1639929792197)
	)
	(_inst g1 0 10(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g2 0 11(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int c -1 0 5(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1040          1640536779485 simple
(_unit VHDL(fulladder 0 4(simple 0 21))
	(_version ve4)
	(_time 1640536779486 2021.12.26 18:39:39)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 585c585a550f5f4e0b0a49020d5e5c5e5d5f5a5e5e)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 24(_ent . halfAdder simple)
		(_port
			((x)(x))
			((y)(y))
			((s)(a))
			((c)(b))
		)
	)
	(_inst g2 0 25(_ent . halfAdder simple)
		(_port
			((x)(a))
			((y)(z))
			((s)(s))
			((c)(d))
		)
	)
	(_inst g3 0 26(_ent . or2 simple)
		(_port
			((x0)(b))
			((x1)(d))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 22(_arch(_uni))))
		(_sig(_int b -1 0 22(_arch(_uni))))
		(_sig(_int c -1 0 22(_arch(_uni))))
		(_sig(_int d -1 0 22(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1779          1640536779491 simple
(_unit VHDL(adder8bits 0 33(simple 0 37))
	(_version ve4)
	(_time 1640536779492 2021.12.26 18:39:39)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 585c5f5b540f084e5c5c4a07015e5a5e515f5c5f5b)
	(_ent
		(_time 1639937194601)
	)
	(_generate gen1 0 41(_for 2 )
		(_inst g1 0 43(_ent . xor2 simple)
			(_port
				((x0)(cin))
				((x1)(b(_object 0)))
				((y)(b_neg(_object 0)))
			)
		)
		(_inst g2 0 44(_ent . fullAdder simple)
			(_port
				((x)(a(_object 0)))
				((y)(b_neg(_object 0)))
				((z)(ripple(_object 0)))
				((s)(r(_object 0)))
				((co)(ripple(_index 1)))
			)
		)
		(_object
			(_cnst(_int i 2 0 41(_arch)))
		)
	)
	(_inst g3 0 46(_ent . xor2 simple)
		(_port
			((x0)(cin))
			((x1)(b(7)))
			((y)(b_neg(7)))
		)
	)
	(_inst g4 0 47(_ent . fullAdder simple)
		(_port
			((x)(a(7)))
			((y)(b_neg(7)))
			((z)(ripple(7)))
			((s)(r(7)))
			((co)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 34(_ent(_in))))
		(_port(_int r 0 0 34(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int ripple 1 0 38(_arch(_uni))))
		(_sig(_int b_neg 1 0 38(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 41(_scalar (_to i 0 i 6))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_alias((ripple(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . simple 2 -1)
)
I 000043 55 1381          1640536779499 bb
(_unit VHDL(testb 0 54(bb 0 83))
	(_version ve4)
	(_time 1640536779500 2021.12.26 18:39:39)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 67626567653130706263753c326162606460636165)
	(_ent
		(_time 1639937194607)
	)
	(_inst g0 0 89(_ent . TestGenerator simple)
		(_port
			((clk)(clk))
			((x)(x))
			((y)(y))
			((b)(b1))
			((e)(e1))
			((s)(s1))
		)
	)
	(_inst g1 0 90(_ent . Comparator Stage2)
		(_port
			((x)(x))
			((y)(y))
			((clk)(clk))
			((b)(b2))
			((e)(e2))
			((s)(s2))
		)
	)
	(_inst g2 0 91(_ent . Analyzer simple)
		(_port
			((b1)(b1))
			((e1)(e1))
			((s1)(s1))
			((b2)(b2))
			((e2)(e2))
			((s2)(s2))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 84(_array -1((_dto i 7 i 0)))))
		(_sig(_int x 0 0 84(_arch(_uni))))
		(_sig(_int y 0 0 84(_arch(_uni))))
		(_sig(_int clk -1 0 85(_arch(_uni((i 2))))))
		(_sig(_int b1 -1 0 86(_arch(_uni))))
		(_sig(_int e1 -1 0 86(_arch(_uni))))
		(_sig(_int s1 -1 0 86(_arch(_uni))))
		(_sig(_int b2 -1 0 86(_arch(_uni))))
		(_sig(_int e2 -1 0 86(_arch(_uni))))
		(_sig(_int s2 -1 0 86(_arch(_uni))))
		(_prcs
			(line__93(_arch 0 0 93(_assignment(_trgt(2))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . bb 1 -1)
)
I 000047 55 716           1640536800183 simple
(_unit VHDL(halfadder 0 4(simple 0 8))
	(_version ve4)
	(_time 1640536800184 2021.12.26 18:40:00)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 37363832316030213163266d62313331323035313f)
	(_ent
		(_time 1639929792197)
	)
	(_inst g1 0 10(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g2 0 11(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int c -1 0 5(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1040          1640536800189 simple
(_unit VHDL(fulladder 0 4(simple 0 21))
	(_version ve4)
	(_time 1640536800190 2021.12.26 18:40:00)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 37363633356030216465266d623133313230353131)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 24(_ent . halfAdder simple)
		(_port
			((x)(x))
			((y)(y))
			((s)(a))
			((c)(b))
		)
	)
	(_inst g2 0 25(_ent . halfAdder simple)
		(_port
			((x)(a))
			((y)(z))
			((s)(s))
			((c)(d))
		)
	)
	(_inst g3 0 26(_ent . or2 simple)
		(_port
			((x0)(b))
			((x1)(d))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 22(_arch(_uni))))
		(_sig(_int b -1 0 22(_arch(_uni))))
		(_sig(_int c -1 0 22(_arch(_uni))))
		(_sig(_int d -1 0 22(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1779          1640536800195 simple
(_unit VHDL(adder8bits 0 33(simple 0 37))
	(_version ve4)
	(_time 1640536800196 2021.12.26 18:40:00)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 3736313234606721333325686e3135313e30333034)
	(_ent
		(_time 1639937194601)
	)
	(_generate gen1 0 41(_for 2 )
		(_inst g1 0 43(_ent . xor2 simple)
			(_port
				((x0)(cin))
				((x1)(b(_object 0)))
				((y)(b_neg(_object 0)))
			)
		)
		(_inst g2 0 44(_ent . fullAdder simple)
			(_port
				((x)(a(_object 0)))
				((y)(b_neg(_object 0)))
				((z)(ripple(_object 0)))
				((s)(r(_object 0)))
				((co)(ripple(_index 1)))
			)
		)
		(_object
			(_cnst(_int i 2 0 41(_arch)))
		)
	)
	(_inst g3 0 46(_ent . xor2 simple)
		(_port
			((x0)(cin))
			((x1)(b(7)))
			((y)(b_neg(7)))
		)
	)
	(_inst g4 0 47(_ent . fullAdder simple)
		(_port
			((x)(a(7)))
			((y)(b_neg(7)))
			((z)(ripple(7)))
			((s)(r(7)))
			((co)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 34(_ent(_in))))
		(_port(_int r 0 0 34(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int ripple 1 0 38(_arch(_uni))))
		(_sig(_int b_neg 1 0 38(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 41(_scalar (_to i 0 i 6))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_alias((ripple(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . simple 2 -1)
)
I 000047 55 2166          1640536800201 Stage1
(_unit VHDL(comparator 0 54(stage1 0 58))
	(_version ve4)
	(_time 1640536800202 2021.12.26 18:40:00)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 37363332666037203639266c643136303331613035)
	(_ent
		(_time 1640378528229)
	)
	(_inst g1 0 64(_ent . Adder8bits simple)
		(_port
			((a)(x))
			((b)(y))
			((cin)(c1))
			((r)(r))
			((cout)(c2))
		)
	)
	(_inst g2 0 65(_ent . and2 simple)
		(_port
			((x0)(r(7)))
			((x1)(_code 0))
			((y)(f1))
		)
	)
	(_inst g3 0 66(_ent . not1 simple)
		(_port
			((x)(y(7)))
			((y)(yn))
		)
	)
	(_inst g4 0 67(_ent . and2 simple)
		(_port
			((x0)(x(7)))
			((x1)(yn))
			((y)(f2))
		)
	)
	(_inst g5 0 68(_ent . or2 simple)
		(_port
			((x0)(f1))
			((x1)(f2))
			((y)(f))
		)
	)
	(_inst g6 0 69(_ent . nor8 simple)
		(_port
			((x)(r))
			((y)(g))
		)
	)
	(_inst g7 0 70(_ent . nor2 simple)
		(_port
			((x0)(f))
			((x1)(g))
			((y)(h))
		)
	)
	(_inst reg0 0 71(_ent . DFF)
		(_port
			((D)(h))
			((clk)(clk))
			((Q)(b))
		)
	)
	(_inst reg1 0 72(_ent . DFF)
		(_port
			((D)(g))
			((clk)(clk))
			((Q)(e))
		)
	)
	(_inst reg2 0 73(_ent . DFF)
		(_port
			((D)(f))
			((clk)(clk))
			((Q)(s))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59(_array -1((_dto i 7 i 0)))))
		(_sig(_int r 1 0 59(_arch(_uni))))
		(_sig(_int c1 -1 0 60(_arch(_uni((i 3))))))
		(_sig(_int c2 -1 0 61(_arch(_uni))))
		(_sig(_int f1 -1 0 62(_arch(_uni))))
		(_sig(_int f2 -1 0 62(_arch(_uni))))
		(_sig(_int yn -1 0 62(_arch(_uni))))
		(_sig(_int f -1 0 62(_arch(_uni))))
		(_sig(_int g -1 0 62(_arch(_uni))))
		(_sig(_int h -1 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage1 1 -1)
)
I 000043 55 1381          1640536800207 bb
(_unit VHDL(testb 0 54(bb 0 83))
	(_version ve4)
	(_time 1640536800208 2021.12.26 18:40:00)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 46464544451011514342541d134043414541424044)
	(_ent
		(_time 1639937194607)
	)
	(_inst g0 0 89(_ent . TestGenerator simple)
		(_port
			((clk)(clk))
			((x)(x))
			((y)(y))
			((b)(b1))
			((e)(e1))
			((s)(s1))
		)
	)
	(_inst g1 0 90(_ent . Comparator Stage2)
		(_port
			((x)(x))
			((y)(y))
			((clk)(clk))
			((b)(b2))
			((e)(e2))
			((s)(s2))
		)
	)
	(_inst g2 0 91(_ent . Analyzer simple)
		(_port
			((b1)(b1))
			((e1)(e1))
			((s1)(s1))
			((b2)(b2))
			((e2)(e2))
			((s2)(s2))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 84(_array -1((_dto i 7 i 0)))))
		(_sig(_int x 0 0 84(_arch(_uni))))
		(_sig(_int y 0 0 84(_arch(_uni))))
		(_sig(_int clk -1 0 85(_arch(_uni((i 2))))))
		(_sig(_int b1 -1 0 86(_arch(_uni))))
		(_sig(_int e1 -1 0 86(_arch(_uni))))
		(_sig(_int s1 -1 0 86(_arch(_uni))))
		(_sig(_int b2 -1 0 86(_arch(_uni))))
		(_sig(_int e2 -1 0 86(_arch(_uni))))
		(_sig(_int s2 -1 0 86(_arch(_uni))))
		(_prcs
			(line__93(_arch 0 0 93(_assignment(_trgt(2))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . bb 1 -1)
)
I 000047 55 716           1640537219763 simple
(_unit VHDL(halfadder 0 4(simple 0 8))
	(_version ve4)
	(_time 1640537219764 2021.12.26 18:46:59)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 31636c34316636273765206b643735373436333739)
	(_ent
		(_time 1639929792197)
	)
	(_inst g1 0 10(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g2 0 11(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int c -1 0 5(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1040          1640537219769 simple
(_unit VHDL(fulladder 0 4(simple 0 21))
	(_version ve4)
	(_time 1640537219770 2021.12.26 18:46:59)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 31636235356636276263206b643735373436333737)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 24(_ent . halfAdder simple)
		(_port
			((x)(x))
			((y)(y))
			((s)(a))
			((c)(b))
		)
	)
	(_inst g2 0 25(_ent . halfAdder simple)
		(_port
			((x)(a))
			((y)(z))
			((s)(s))
			((c)(d))
		)
	)
	(_inst g3 0 26(_ent . or2 simple)
		(_port
			((x0)(b))
			((x1)(d))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 22(_arch(_uni))))
		(_sig(_int b -1 0 22(_arch(_uni))))
		(_sig(_int c -1 0 22(_arch(_uni))))
		(_sig(_int d -1 0 22(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1779          1640537219775 simple
(_unit VHDL(adder8bits 0 33(simple 0 37))
	(_version ve4)
	(_time 1640537219776 2021.12.26 18:46:59)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 31636534346661273535236e683733373836353632)
	(_ent
		(_time 1639937194601)
	)
	(_generate gen1 0 41(_for 2 )
		(_inst g1 0 43(_ent . xor2 simple)
			(_port
				((x0)(cin))
				((x1)(b(_object 0)))
				((y)(b_neg(_object 0)))
			)
		)
		(_inst g2 0 44(_ent . fullAdder simple)
			(_port
				((x)(a(_object 0)))
				((y)(b_neg(_object 0)))
				((z)(ripple(_object 0)))
				((s)(r(_object 0)))
				((co)(ripple(_index 1)))
			)
		)
		(_object
			(_cnst(_int i 2 0 41(_arch)))
		)
	)
	(_inst g3 0 46(_ent . xor2 simple)
		(_port
			((x0)(cin))
			((x1)(b(7)))
			((y)(b_neg(7)))
		)
	)
	(_inst g4 0 47(_ent . fullAdder simple)
		(_port
			((x)(a(7)))
			((y)(b_neg(7)))
			((z)(ripple(7)))
			((s)(r(7)))
			((co)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 34(_ent(_in))))
		(_port(_int r 0 0 34(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int ripple 1 0 38(_arch(_uni))))
		(_sig(_int b_neg 1 0 38(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 41(_scalar (_to i 0 i 6))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_alias((ripple(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . simple 2 -1)
)
I 000047 55 1879          1640537219781 Stage1
(_unit VHDL(comparator 0 54(stage1 0 58))
	(_version ve4)
	(_time 1640537219782 2021.12.26 18:46:59)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 40121642161740574140511b134641474446164742)
	(_ent
		(_time 1640378528229)
	)
	(_inst g1 0 64(_ent . Adder8bits simple)
		(_port
			((a)(x))
			((b)(y))
			((cin)(c1))
			((r)(r))
			((cout)(c2))
		)
	)
	(_inst g2 0 65(_ent . and2 simple)
		(_port
			((x0)(r(7)))
			((x1)(_code 0))
			((y)(f))
		)
	)
	(_inst g6 0 67(_ent . nor8 simple)
		(_port
			((x)(r))
			((y)(g))
		)
	)
	(_inst g7 0 68(_ent . nor2 simple)
		(_port
			((x0)(f))
			((x1)(g))
			((y)(h))
		)
	)
	(_inst reg0 0 69(_ent . DFF)
		(_port
			((D)(h))
			((clk)(clk))
			((Q)(b))
		)
	)
	(_inst reg1 0 70(_ent . DFF)
		(_port
			((D)(g))
			((clk)(clk))
			((Q)(e))
		)
	)
	(_inst reg2 0 71(_ent . DFF)
		(_port
			((D)(f))
			((clk)(clk))
			((Q)(s))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59(_array -1((_dto i 7 i 0)))))
		(_sig(_int r 1 0 59(_arch(_uni))))
		(_sig(_int c1 -1 0 60(_arch(_uni((i 3))))))
		(_sig(_int c2 -1 0 61(_arch(_uni))))
		(_sig(_int f1 -1 0 62(_arch(_uni))))
		(_sig(_int f2 -1 0 62(_arch(_uni))))
		(_sig(_int yn -1 0 62(_arch(_uni))))
		(_sig(_int f -1 0 62(_arch(_uni))))
		(_sig(_int g -1 0 62(_arch(_uni))))
		(_sig(_int h -1 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage1 1 -1)
)
I 000043 55 1381          1640537219787 bb
(_unit VHDL(testb 0 54(bb 0 81))
	(_version ve4)
	(_time 1640537219788 2021.12.26 18:46:59)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 40131142451617574544521b154645474347444642)
	(_ent
		(_time 1639937194607)
	)
	(_inst g0 0 87(_ent . TestGenerator simple)
		(_port
			((clk)(clk))
			((x)(x))
			((y)(y))
			((b)(b1))
			((e)(e1))
			((s)(s1))
		)
	)
	(_inst g1 0 88(_ent . Comparator Stage2)
		(_port
			((x)(x))
			((y)(y))
			((clk)(clk))
			((b)(b2))
			((e)(e2))
			((s)(s2))
		)
	)
	(_inst g2 0 89(_ent . Analyzer simple)
		(_port
			((b1)(b1))
			((e1)(e1))
			((s1)(s1))
			((b2)(b2))
			((e2)(e2))
			((s2)(s2))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 82(_array -1((_dto i 7 i 0)))))
		(_sig(_int x 0 0 82(_arch(_uni))))
		(_sig(_int y 0 0 82(_arch(_uni))))
		(_sig(_int clk -1 0 83(_arch(_uni((i 2))))))
		(_sig(_int b1 -1 0 84(_arch(_uni))))
		(_sig(_int e1 -1 0 84(_arch(_uni))))
		(_sig(_int s1 -1 0 84(_arch(_uni))))
		(_sig(_int b2 -1 0 84(_arch(_uni))))
		(_sig(_int e2 -1 0 84(_arch(_uni))))
		(_sig(_int s2 -1 0 84(_arch(_uni))))
		(_prcs
			(line__91(_arch 0 0 91(_assignment(_trgt(2))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . bb 1 -1)
)
I 000047 55 2649          1640537818747 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640537818748 2021.12.26 18:56:58)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code f9fffda9a5aeaeefadf8eda3adfefbfaf1fef1fafa)
	(_ent
		(_time 1640350775009)
	)
	(_inst g1 0 24(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(reg2(2)))
		)
	)
	(_inst g2 0 25(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 26(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 27(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 28(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 29(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 31(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 32(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(reg2(1)))
		)
	)
	(_inst g10 0 33(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 34(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(6)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 35(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 36(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(reg2(0)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_port(_int v -1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 10(_array -1((_dto i 2 i 0)))))
		(_sig(_int reg2 3 0 10(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_alias((v)(x(7))))(_simpleassign BUF)(_trgt(2))(_sens(0(7))))))
			(line__38(_arch 1 0 38(_assignment(_trgt(1))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 2 -1)
)
I 000047 55 2381          1640537818753 simple
(_unit VHDL(mux8x1 0 45(simple 0 49))
	(_version ve4)
	(_time 1640537818754 2021.12.26 18:56:58)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code f9ffaca8f5afa5eaf0f6e1a6a9ffadfefcfef1faf1)
	(_ent
		(_time 1640534881241)
	)
	(_inst g0 0 53(_ent . not1 simple)
		(_port
			((x)(s(0)))
			((y)(s1(0)))
		)
	)
	(_inst g1 0 54(_ent . not1 simple)
		(_port
			((x)(s(1)))
			((y)(s1(1)))
		)
	)
	(_inst g2 0 55(_ent . not1 simple)
		(_port
			((x)(s(2)))
			((y)(s1(2)))
		)
	)
	(_inst g3 0 56(_ent . and4 simple)
		(_port
			((x0)(x(0)))
			((x1)(s1(0)))
			((x2)(s1(1)))
			((x3)(s1(2)))
			((y)(x1(0)))
		)
	)
	(_inst g4 0 57(_ent . and4 simple)
		(_port
			((x0)(x(1)))
			((x1)(s(0)))
			((x2)(s1(1)))
			((x3)(s1(2)))
			((y)(x1(1)))
		)
	)
	(_inst g5 0 58(_ent . and4 simple)
		(_port
			((x0)(x(2)))
			((x1)(s1(0)))
			((x2)(s(1)))
			((x3)(s1(2)))
			((y)(x1(2)))
		)
	)
	(_inst g6 0 59(_ent . and4 simple)
		(_port
			((x0)(x(3)))
			((x1)(s(0)))
			((x2)(s(1)))
			((x3)(s1(2)))
			((y)(x1(3)))
		)
	)
	(_inst g7 0 60(_ent . and4 simple)
		(_port
			((x0)(x(4)))
			((x1)(s1(0)))
			((x2)(s1(1)))
			((x3)(s(2)))
			((y)(x1(4)))
		)
	)
	(_inst g8 0 61(_ent . and4 simple)
		(_port
			((x0)(x(5)))
			((x1)(s(0)))
			((x2)(s1(1)))
			((x3)(s(2)))
			((y)(x1(5)))
		)
	)
	(_inst g9 0 62(_ent . and4 simple)
		(_port
			((x0)(x(6)))
			((x1)(s1(0)))
			((x2)(s(1)))
			((x3)(s(2)))
			((y)(x1(6)))
		)
	)
	(_inst g10 0 63(_ent . and4 simple)
		(_port
			((x0)(x(7)))
			((x1)(s(0)))
			((x2)(s(1)))
			((x3)(s(2)))
			((y)(x1(7)))
		)
	)
	(_inst g11 0 64(_ent . or8 simple)
		(_port
			((x)(x1))
			((y)(y))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 46(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 46(_array -1((_dto i 2 i 0)))))
		(_port(_int s 1 0 46(_ent(_in))))
		(_port(_int y -1 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 50(_array -1((_dto i 2 i 0)))))
		(_sig(_int s1 2 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 51(_array -1((_dto i 7 i 0)))))
		(_sig(_int x1 3 0 51(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1386          1640537818759 simple
(_unit VHDL(onebitcomp 0 43(simple 0 76))
	(_version ve4)
	(_time 1640537818760 2021.12.26 18:56:58)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code f9ffaea9a5aea8effafee0a2acfffaffafffadfef9)
	(_ent
		(_time 1640198927927)
	)
	(_inst g1 0 79(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 80(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 81(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(yn))
			((y)(b))
		)
	)
	(_inst g4 0 82(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g5 0 83(_ent . and2 simple)
		(_port
			((x0)(xn))
			((x1)(yn))
			((y)(c1))
		)
	)
	(_inst g6 0 84(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c2))
		)
	)
	(_inst g7 0 85(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 44(_ent(_in))))
		(_port(_int y -1 0 44(_ent(_in))))
		(_port(_int b -1 0 44(_ent(_out))))
		(_port(_int e -1 0 44(_ent(_out))))
		(_port(_int s -1 0 44(_ent(_out))))
		(_sig(_int xn -1 0 77(_arch(_uni))))
		(_sig(_int yn -1 0 77(_arch(_uni))))
		(_sig(_int c1 -1 0 77(_arch(_uni))))
		(_sig(_int c2 -1 0 77(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1792          1640537818763 Stage2
(_unit VHDL(comparator 0 54(stage2 1 91))
	(_version ve4)
	(_time 1640537818764 2021.12.26 18:56:58)
	(_source(\../src/Stage1.vhd\(\../src/Stage2.vhd\)))
	(_parameters tan)
	(_code 090f080f565e091e085a18525a0f080e0d0f5f0e0b)
	(_ent
		(_time 1640378528229)
	)
	(_generate g1 1 97(_for 3 )
		(_inst g 1 99(_ent . xor2 simple)
			(_port
				((x0)(x(_object 0)))
				((x1)(y(_object 0)))
				((y)(diff(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 1 97(_arch)))
		)
	)
	(_inst g2 1 101(_ent . Encoder8x3 simple)
		(_port
			((x)(diff))
			((y)(en))
			((v)(v))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 92(_array -1((_dto i 7 i 0)))))
		(_sig(_int diff 1 1 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 93(_array -1((_dto i 3 i 0)))))
		(_sig(_int en 2 1 93(_arch(_uni))))
		(_sig(_int v -1 1 94(_arch(_uni))))
		(_sig(_int m -2 1 95(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~7~13 1 97(_scalar (_to i 0 i 7))))
		(_prcs
			(line__102(_arch 0 1 102(_assignment(_trgt(9))(_sens(7))(_mon))))
			(line__103(_arch 1 1 103(_prcs(_simple)(_trgt(3)(4)(5))(_sens(9))(_read(0)(1)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage2 2 -1)
)
I 000047 55 1636          1640537818769 simple
(_unit VHDL(testgenerator 0 108(simple 0 121))
	(_version ve4)
	(_time 1640537818770 2021.12.26 18:56:58)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 090e0f0f055f5e1e0c5b1e535d0f5c0f0c0e0b0f08)
	(_ent
		(_time 1640445142134)
	)
	(_object
		(_port(_int clk -1 0 109(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 109(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 109(_ent(_out))))
		(_port(_int y 0 0 109(_ent(_out))))
		(_port(_int b -1 0 109(_ent(_out))))
		(_port(_int e -1 0 109(_ent(_out))))
		(_port(_int s -1 0 109(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 122(_array -1((_dto i 7 i 0)))))
		(_sig(_int x1 1 0 122(_arch(_uni))))
		(_sig(_int y1 1 0 122(_arch(_uni))))
		(_prcs
			(line__124(_arch 0 0 124(_prcs(_trgt(6)(7))(_sens(0))(_mon))))
			(line__136(_arch 1 0 136(_assignment(_alias((x)(x1)))(_trgt(1))(_sens(6)))))
			(line__137(_arch 2 0 137(_assignment(_alias((y)(y1)))(_trgt(2))(_sens(7)))))
			(line__138(_arch 3 0 138(_assignment(_trgt(3))(_sens(6)(7)))))
			(line__139(_arch 4 0 139(_assignment(_trgt(4))(_sens(6)(7)))))
			(line__140(_arch 5 0 140(_assignment(_trgt(5))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . simple 6 -1)
)
I 000047 55 1090          1640537818775 simple
(_unit VHDL(analyzer 0 136(simple 0 150))
	(_version ve4)
	(_time 1640537818776 2021.12.26 18:56:58)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 090f0a0f555e5c1f5b081052090f0c0e0b0f080f5c)
	(_ent
		(_time 1640451595006)
	)
	(_object
		(_port(_int b1 -1 0 137(_ent(_in((i 2))))))
		(_port(_int e1 -1 0 137(_ent(_in((i 2))))))
		(_port(_int s1 -1 0 137(_ent(_in((i 2))))))
		(_port(_int b2 -1 0 137(_ent(_in((i 2))))))
		(_port(_int e2 -1 0 137(_ent(_in((i 2))))))
		(_port(_int s2 -1 0 137(_ent(_in((i 2))))))
		(_port(_int clk -1 0 137(_ent(_in((i 2)))(_event))))
		(_prcs
			(line__152(_arch 0 0 152(_prcs(_sens(6))(_mon)(_read(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(1667330640 1633905012 1699881068 1936487795 1718182944 544367974 1836020326 1701344288 1952543343 2037146473 1952608032 1701734753 1651449956 1987208563 1769239393 7564911)
	)
	(_model . simple 1 -1)
)
I 000047 55 2668          1640539523310 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640539523311 2021.12.26 19:25:23)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 6c6a6d6c6a3b3b7a386d7836386b6e6f646b646f6f)
	(_ent
		(_time 1640539523308)
	)
	(_inst g1 0 24(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(reg2(2)))
		)
	)
	(_inst g2 0 25(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 26(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 27(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 28(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 29(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 31(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 32(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(reg2(1)))
		)
	)
	(_inst g10 0 33(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 34(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(6)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 35(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 36(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(reg2(0)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 5(_array -1((_dto i 2 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_port(_int v -1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 10(_array -1((_dto i 2 i 0)))))
		(_sig(_int reg2 3 0 10(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_alias((v)(x(7))))(_simpleassign BUF)(_trgt(2))(_sens(0(7))))))
			(line__38(_arch 1 0 38(_assignment(_alias((y)(reg2)))(_trgt(1))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 2 -1)
)
I 000047 55 2381          1640539523316 simple
(_unit VHDL(mux8x1 0 45(simple 0 49))
	(_version ve4)
	(_time 1640539523317 2021.12.26 19:25:23)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 6c6a3c6d3a3a307f656374333c6a386b696b646f64)
	(_ent
		(_time 1640534881241)
	)
	(_inst g0 0 53(_ent . not1 simple)
		(_port
			((x)(s(0)))
			((y)(s1(0)))
		)
	)
	(_inst g1 0 54(_ent . not1 simple)
		(_port
			((x)(s(1)))
			((y)(s1(1)))
		)
	)
	(_inst g2 0 55(_ent . not1 simple)
		(_port
			((x)(s(2)))
			((y)(s1(2)))
		)
	)
	(_inst g3 0 56(_ent . and4 simple)
		(_port
			((x0)(x(0)))
			((x1)(s1(0)))
			((x2)(s1(1)))
			((x3)(s1(2)))
			((y)(x1(0)))
		)
	)
	(_inst g4 0 57(_ent . and4 simple)
		(_port
			((x0)(x(1)))
			((x1)(s(0)))
			((x2)(s1(1)))
			((x3)(s1(2)))
			((y)(x1(1)))
		)
	)
	(_inst g5 0 58(_ent . and4 simple)
		(_port
			((x0)(x(2)))
			((x1)(s1(0)))
			((x2)(s(1)))
			((x3)(s1(2)))
			((y)(x1(2)))
		)
	)
	(_inst g6 0 59(_ent . and4 simple)
		(_port
			((x0)(x(3)))
			((x1)(s(0)))
			((x2)(s(1)))
			((x3)(s1(2)))
			((y)(x1(3)))
		)
	)
	(_inst g7 0 60(_ent . and4 simple)
		(_port
			((x0)(x(4)))
			((x1)(s1(0)))
			((x2)(s1(1)))
			((x3)(s(2)))
			((y)(x1(4)))
		)
	)
	(_inst g8 0 61(_ent . and4 simple)
		(_port
			((x0)(x(5)))
			((x1)(s(0)))
			((x2)(s1(1)))
			((x3)(s(2)))
			((y)(x1(5)))
		)
	)
	(_inst g9 0 62(_ent . and4 simple)
		(_port
			((x0)(x(6)))
			((x1)(s1(0)))
			((x2)(s(1)))
			((x3)(s(2)))
			((y)(x1(6)))
		)
	)
	(_inst g10 0 63(_ent . and4 simple)
		(_port
			((x0)(x(7)))
			((x1)(s(0)))
			((x2)(s(1)))
			((x3)(s(2)))
			((y)(x1(7)))
		)
	)
	(_inst g11 0 64(_ent . or8 simple)
		(_port
			((x)(x1))
			((y)(y))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 46(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 46(_array -1((_dto i 2 i 0)))))
		(_port(_int s 1 0 46(_ent(_in))))
		(_port(_int y -1 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 50(_array -1((_dto i 2 i 0)))))
		(_sig(_int s1 2 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 51(_array -1((_dto i 7 i 0)))))
		(_sig(_int x1 3 0 51(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1636          1640539523325 simple
(_unit VHDL(testgenerator 0 108(simple 0 127))
	(_version ve4)
	(_time 1640539523326 2021.12.26 19:25:23)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 7b7c7b7a2c2d2c6c7e296c212f7d2e7d7e7c797d7a)
	(_ent
		(_time 1640445142134)
	)
	(_object
		(_port(_int clk -1 0 109(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 109(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 109(_ent(_out))))
		(_port(_int y 0 0 109(_ent(_out))))
		(_port(_int b -1 0 109(_ent(_out))))
		(_port(_int e -1 0 109(_ent(_out))))
		(_port(_int s -1 0 109(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 128(_array -1((_dto i 7 i 0)))))
		(_sig(_int x1 1 0 128(_arch(_uni))))
		(_sig(_int y1 1 0 128(_arch(_uni))))
		(_prcs
			(line__130(_arch 0 0 130(_prcs(_trgt(6)(7))(_sens(0))(_mon))))
			(line__142(_arch 1 0 142(_assignment(_alias((x)(x1)))(_trgt(1))(_sens(6)))))
			(line__143(_arch 2 0 143(_assignment(_alias((y)(y1)))(_trgt(2))(_sens(7)))))
			(line__144(_arch 3 0 144(_assignment(_trgt(3))(_sens(6)(7)))))
			(line__145(_arch 4 0 145(_assignment(_trgt(4))(_sens(6)(7)))))
			(line__146(_arch 5 0 146(_assignment(_trgt(5))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . simple 6 -1)
)
I 000047 55 1090          1640539523331 simple
(_unit VHDL(analyzer 0 136(simple 0 156))
	(_version ve4)
	(_time 1640539523332 2021.12.26 19:25:23)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 8b8d8e858cdcde9dd98a92d08b8d8e8c898d8a8dde)
	(_ent
		(_time 1640451595006)
	)
	(_object
		(_port(_int b1 -1 0 137(_ent(_in((i 2))))))
		(_port(_int e1 -1 0 137(_ent(_in((i 2))))))
		(_port(_int s1 -1 0 137(_ent(_in((i 2))))))
		(_port(_int b2 -1 0 137(_ent(_in((i 2))))))
		(_port(_int e2 -1 0 137(_ent(_in((i 2))))))
		(_port(_int s2 -1 0 137(_ent(_in((i 2))))))
		(_port(_int clk -1 0 137(_ent(_in((i 2)))(_event))))
		(_prcs
			(line__158(_arch 0 0 158(_prcs(_sens(6))(_mon)(_read(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(1667330640 1633905012 1699881068 1936487795 1718182944 544367974 1836020326 1701344288 1952543343 2037146473 1952608032 1701734753 1651449956 1987208563 1769239393 7564911)
	)
	(_model . simple 1 -1)
)
I 000047 55 2668          1640539532951 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640539532952 2021.12.26 19:25:32)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 14104013454343024015004e401316171c131c1717)
	(_ent
		(_time 1640539523307)
	)
	(_inst g1 0 24(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(reg2(2)))
		)
	)
	(_inst g2 0 25(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 26(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 27(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 28(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 29(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 31(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 32(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(reg2(1)))
		)
	)
	(_inst g10 0 33(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 34(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(6)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 35(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 36(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(reg2(0)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 5(_array -1((_dto i 2 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_port(_int v -1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 10(_array -1((_dto i 2 i 0)))))
		(_sig(_int reg2 3 0 10(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_alias((v)(x(7))))(_simpleassign BUF)(_trgt(2))(_sens(0(7))))))
			(line__38(_arch 1 0 38(_assignment(_alias((y)(reg2)))(_trgt(1))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 2 -1)
)
I 000047 55 2381          1640539532957 simple
(_unit VHDL(mux8x1 0 45(simple 0 49))
	(_version ve4)
	(_time 1640539532958 2021.12.26 19:25:32)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 14101112154248071d1b0c4b4412401311131c171c)
	(_ent
		(_time 1640534881241)
	)
	(_inst g0 0 53(_ent . not1 simple)
		(_port
			((x)(s(0)))
			((y)(s1(0)))
		)
	)
	(_inst g1 0 54(_ent . not1 simple)
		(_port
			((x)(s(1)))
			((y)(s1(1)))
		)
	)
	(_inst g2 0 55(_ent . not1 simple)
		(_port
			((x)(s(2)))
			((y)(s1(2)))
		)
	)
	(_inst g3 0 56(_ent . and4 simple)
		(_port
			((x0)(x(0)))
			((x1)(s1(0)))
			((x2)(s1(1)))
			((x3)(s1(2)))
			((y)(x1(0)))
		)
	)
	(_inst g4 0 57(_ent . and4 simple)
		(_port
			((x0)(x(1)))
			((x1)(s(0)))
			((x2)(s1(1)))
			((x3)(s1(2)))
			((y)(x1(1)))
		)
	)
	(_inst g5 0 58(_ent . and4 simple)
		(_port
			((x0)(x(2)))
			((x1)(s1(0)))
			((x2)(s(1)))
			((x3)(s1(2)))
			((y)(x1(2)))
		)
	)
	(_inst g6 0 59(_ent . and4 simple)
		(_port
			((x0)(x(3)))
			((x1)(s(0)))
			((x2)(s(1)))
			((x3)(s1(2)))
			((y)(x1(3)))
		)
	)
	(_inst g7 0 60(_ent . and4 simple)
		(_port
			((x0)(x(4)))
			((x1)(s1(0)))
			((x2)(s1(1)))
			((x3)(s(2)))
			((y)(x1(4)))
		)
	)
	(_inst g8 0 61(_ent . and4 simple)
		(_port
			((x0)(x(5)))
			((x1)(s(0)))
			((x2)(s1(1)))
			((x3)(s(2)))
			((y)(x1(5)))
		)
	)
	(_inst g9 0 62(_ent . and4 simple)
		(_port
			((x0)(x(6)))
			((x1)(s1(0)))
			((x2)(s(1)))
			((x3)(s(2)))
			((y)(x1(6)))
		)
	)
	(_inst g10 0 63(_ent . and4 simple)
		(_port
			((x0)(x(7)))
			((x1)(s(0)))
			((x2)(s(1)))
			((x3)(s(2)))
			((y)(x1(7)))
		)
	)
	(_inst g11 0 64(_ent . or8 simple)
		(_port
			((x)(x1))
			((y)(y))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 46(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 46(_array -1((_dto i 2 i 0)))))
		(_port(_int s 1 0 46(_ent(_in))))
		(_port(_int y -1 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 50(_array -1((_dto i 2 i 0)))))
		(_sig(_int s1 2 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 51(_array -1((_dto i 7 i 0)))))
		(_sig(_int x1 3 0 51(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1636          1640539532965 simple
(_unit VHDL(testgenerator 0 108(simple 0 127))
	(_version ve4)
	(_time 1640539532966 2021.12.26 19:25:32)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 24217120257273332176337e702271222123262225)
	(_ent
		(_time 1640445142134)
	)
	(_object
		(_port(_int clk -1 0 109(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 109(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 109(_ent(_out))))
		(_port(_int y 0 0 109(_ent(_out))))
		(_port(_int b -1 0 109(_ent(_out))))
		(_port(_int e -1 0 109(_ent(_out))))
		(_port(_int s -1 0 109(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 128(_array -1((_dto i 7 i 0)))))
		(_sig(_int x1 1 0 128(_arch(_uni))))
		(_sig(_int y1 1 0 128(_arch(_uni))))
		(_prcs
			(line__130(_arch 0 0 130(_prcs(_trgt(6)(7))(_sens(0))(_mon))))
			(line__142(_arch 1 0 142(_assignment(_alias((x)(x1)))(_trgt(1))(_sens(6)))))
			(line__143(_arch 2 0 143(_assignment(_alias((y)(y1)))(_trgt(2))(_sens(7)))))
			(line__144(_arch 3 0 144(_assignment(_trgt(3))(_sens(6)(7)))))
			(line__145(_arch 4 0 145(_assignment(_trgt(4))(_sens(6)(7)))))
			(line__146(_arch 5 0 146(_assignment(_trgt(5))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . simple 6 -1)
)
I 000047 55 1041          1640539532971 simple
(_unit VHDL(analyzer 0 152(simple 0 156))
	(_version ve4)
	(_time 1640539532972 2021.12.26 19:25:32)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 242074207573713276253d7f242221232622252271)
	(_ent
		(_time 1640539532969)
	)
	(_object
		(_port(_int b1 -1 0 153(_ent(_in))))
		(_port(_int e1 -1 0 153(_ent(_in))))
		(_port(_int s1 -1 0 153(_ent(_in))))
		(_port(_int b2 -1 0 153(_ent(_in))))
		(_port(_int e2 -1 0 153(_ent(_in))))
		(_port(_int s2 -1 0 153(_ent(_in))))
		(_port(_int clk -1 0 153(_ent(_in)(_event))))
		(_prcs
			(line__158(_arch 0 0 158(_prcs(_sens(6))(_mon)(_read(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(1667330640 1633905012 1699881068 1936487795 1718182944 544367974 1836020326 1701344288 1952543343 2037146473 1952608032 1701734753 1651449956 1987208563 1769239393 7564911)
	)
	(_model . simple 1 -1)
)
I 000047 55 2668          1640539588312 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640539588313 2021.12.26 19:26:28)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 54525357050303420055400e005356575c535c5757)
	(_ent
		(_time 1640539523307)
	)
	(_inst g1 0 24(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(reg2(2)))
		)
	)
	(_inst g2 0 25(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 26(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 27(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 28(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 29(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 31(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 32(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(reg2(1)))
		)
	)
	(_inst g10 0 33(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 34(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(6)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 35(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 36(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(reg2(0)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 5(_array -1((_dto i 2 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_port(_int v -1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 10(_array -1((_dto i 2 i 0)))))
		(_sig(_int reg2 3 0 10(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_alias((v)(x(7))))(_simpleassign BUF)(_trgt(2))(_sens(0(7))))))
			(line__38(_arch 1 0 38(_assignment(_alias((y)(reg2)))(_trgt(1))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 2 -1)
)
I 000047 55 2381          1640539588318 simple
(_unit VHDL(mux8x1 0 45(simple 0 49))
	(_version ve4)
	(_time 1640539588319 2021.12.26 19:26:28)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 54520256550208475d5b4c0b0452005351535c575c)
	(_ent
		(_time 1640534881241)
	)
	(_inst g0 0 53(_ent . not1 simple)
		(_port
			((x)(s(0)))
			((y)(s1(0)))
		)
	)
	(_inst g1 0 54(_ent . not1 simple)
		(_port
			((x)(s(1)))
			((y)(s1(1)))
		)
	)
	(_inst g2 0 55(_ent . not1 simple)
		(_port
			((x)(s(2)))
			((y)(s1(2)))
		)
	)
	(_inst g3 0 56(_ent . and4 simple)
		(_port
			((x0)(x(0)))
			((x1)(s1(0)))
			((x2)(s1(1)))
			((x3)(s1(2)))
			((y)(x1(0)))
		)
	)
	(_inst g4 0 57(_ent . and4 simple)
		(_port
			((x0)(x(1)))
			((x1)(s(0)))
			((x2)(s1(1)))
			((x3)(s1(2)))
			((y)(x1(1)))
		)
	)
	(_inst g5 0 58(_ent . and4 simple)
		(_port
			((x0)(x(2)))
			((x1)(s1(0)))
			((x2)(s(1)))
			((x3)(s1(2)))
			((y)(x1(2)))
		)
	)
	(_inst g6 0 59(_ent . and4 simple)
		(_port
			((x0)(x(3)))
			((x1)(s(0)))
			((x2)(s(1)))
			((x3)(s1(2)))
			((y)(x1(3)))
		)
	)
	(_inst g7 0 60(_ent . and4 simple)
		(_port
			((x0)(x(4)))
			((x1)(s1(0)))
			((x2)(s1(1)))
			((x3)(s(2)))
			((y)(x1(4)))
		)
	)
	(_inst g8 0 61(_ent . and4 simple)
		(_port
			((x0)(x(5)))
			((x1)(s(0)))
			((x2)(s1(1)))
			((x3)(s(2)))
			((y)(x1(5)))
		)
	)
	(_inst g9 0 62(_ent . and4 simple)
		(_port
			((x0)(x(6)))
			((x1)(s1(0)))
			((x2)(s(1)))
			((x3)(s(2)))
			((y)(x1(6)))
		)
	)
	(_inst g10 0 63(_ent . and4 simple)
		(_port
			((x0)(x(7)))
			((x1)(s(0)))
			((x2)(s(1)))
			((x3)(s(2)))
			((y)(x1(7)))
		)
	)
	(_inst g11 0 64(_ent . or8 simple)
		(_port
			((x)(x1))
			((y)(y))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 46(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 46(_array -1((_dto i 2 i 0)))))
		(_port(_int s 1 0 46(_ent(_in))))
		(_port(_int y -1 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 50(_array -1((_dto i 2 i 0)))))
		(_sig(_int s1 2 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 51(_array -1((_dto i 7 i 0)))))
		(_sig(_int x1 3 0 51(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1636          1640539588327 simple
(_unit VHDL(testgenerator 0 108(simple 0 127))
	(_version ve4)
	(_time 1640539588328 2021.12.26 19:26:28)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 636465636535347466317439376536656664616562)
	(_ent
		(_time 1640445142134)
	)
	(_object
		(_port(_int clk -1 0 109(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 109(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 109(_ent(_out))))
		(_port(_int y 0 0 109(_ent(_out))))
		(_port(_int b -1 0 109(_ent(_out))))
		(_port(_int e -1 0 109(_ent(_out))))
		(_port(_int s -1 0 109(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 128(_array -1((_dto i 7 i 0)))))
		(_sig(_int x1 1 0 128(_arch(_uni))))
		(_sig(_int y1 1 0 128(_arch(_uni))))
		(_prcs
			(line__130(_arch 0 0 130(_prcs(_trgt(6)(7))(_sens(0))(_mon))))
			(line__142(_arch 1 0 142(_assignment(_alias((x)(x1)))(_trgt(1))(_sens(6)))))
			(line__143(_arch 2 0 143(_assignment(_alias((y)(y1)))(_trgt(2))(_sens(7)))))
			(line__144(_arch 3 0 144(_assignment(_trgt(3))(_sens(6)(7)))))
			(line__145(_arch 4 0 145(_assignment(_trgt(4))(_sens(6)(7)))))
			(line__146(_arch 5 0 146(_assignment(_trgt(5))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . simple 6 -1)
)
I 000047 55 1041          1640539588333 simple
(_unit VHDL(analyzer 0 152(simple 0 156))
	(_version ve4)
	(_time 1640539588334 2021.12.26 19:26:28)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 737570722524266521726a28737576747175727526)
	(_ent
		(_time 1640539532968)
	)
	(_object
		(_port(_int b1 -1 0 153(_ent(_in))))
		(_port(_int e1 -1 0 153(_ent(_in))))
		(_port(_int s1 -1 0 153(_ent(_in))))
		(_port(_int b2 -1 0 153(_ent(_in))))
		(_port(_int e2 -1 0 153(_ent(_in))))
		(_port(_int s2 -1 0 153(_ent(_in))))
		(_port(_int clk -1 0 153(_ent(_in)(_event))))
		(_prcs
			(line__158(_arch 0 0 158(_prcs(_sens(6))(_mon)(_read(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(1667330640 1633905012 1699881068 1936487795 1718182944 544367974 1836020326 1701344288 1952543343 2037146473 1952608032 1701734753 1651449956 1987208563 1769239393 7564911)
	)
	(_model . simple 1 -1)
)
I 000047 55 2668          1640539598209 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640539598210 2021.12.26 19:26:38)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 06020a00555151105207125c520104050e010e0505)
	(_ent
		(_time 1640539523307)
	)
	(_inst g1 0 24(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(reg2(2)))
		)
	)
	(_inst g2 0 25(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 26(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 27(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 28(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 29(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 31(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 32(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(reg2(1)))
		)
	)
	(_inst g10 0 33(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 34(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(6)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 35(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 36(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(reg2(0)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 5(_array -1((_dto i 2 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_port(_int v -1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 10(_array -1((_dto i 2 i 0)))))
		(_sig(_int reg2 3 0 10(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_alias((v)(x(7))))(_simpleassign BUF)(_trgt(2))(_sens(0(7))))))
			(line__38(_arch 1 0 38(_assignment(_alias((y)(reg2)))(_trgt(1))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 2 -1)
)
I 000047 55 2381          1640539598215 simple
(_unit VHDL(mux8x1 0 45(simple 0 49))
	(_version ve4)
	(_time 1640539598216 2021.12.26 19:26:38)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 06025b0105505a150f091e595600520103010e050e)
	(_ent
		(_time 1640534881241)
	)
	(_inst g0 0 53(_ent . not1 simple)
		(_port
			((x)(s(0)))
			((y)(s1(0)))
		)
	)
	(_inst g1 0 54(_ent . not1 simple)
		(_port
			((x)(s(1)))
			((y)(s1(1)))
		)
	)
	(_inst g2 0 55(_ent . not1 simple)
		(_port
			((x)(s(2)))
			((y)(s1(2)))
		)
	)
	(_inst g3 0 56(_ent . and4 simple)
		(_port
			((x0)(x(0)))
			((x1)(s1(0)))
			((x2)(s1(1)))
			((x3)(s1(2)))
			((y)(x1(0)))
		)
	)
	(_inst g4 0 57(_ent . and4 simple)
		(_port
			((x0)(x(1)))
			((x1)(s(0)))
			((x2)(s1(1)))
			((x3)(s1(2)))
			((y)(x1(1)))
		)
	)
	(_inst g5 0 58(_ent . and4 simple)
		(_port
			((x0)(x(2)))
			((x1)(s1(0)))
			((x2)(s(1)))
			((x3)(s1(2)))
			((y)(x1(2)))
		)
	)
	(_inst g6 0 59(_ent . and4 simple)
		(_port
			((x0)(x(3)))
			((x1)(s(0)))
			((x2)(s(1)))
			((x3)(s1(2)))
			((y)(x1(3)))
		)
	)
	(_inst g7 0 60(_ent . and4 simple)
		(_port
			((x0)(x(4)))
			((x1)(s1(0)))
			((x2)(s1(1)))
			((x3)(s(2)))
			((y)(x1(4)))
		)
	)
	(_inst g8 0 61(_ent . and4 simple)
		(_port
			((x0)(x(5)))
			((x1)(s(0)))
			((x2)(s1(1)))
			((x3)(s(2)))
			((y)(x1(5)))
		)
	)
	(_inst g9 0 62(_ent . and4 simple)
		(_port
			((x0)(x(6)))
			((x1)(s1(0)))
			((x2)(s(1)))
			((x3)(s(2)))
			((y)(x1(6)))
		)
	)
	(_inst g10 0 63(_ent . and4 simple)
		(_port
			((x0)(x(7)))
			((x1)(s(0)))
			((x2)(s(1)))
			((x3)(s(2)))
			((y)(x1(7)))
		)
	)
	(_inst g11 0 64(_ent . or8 simple)
		(_port
			((x)(x1))
			((y)(y))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 46(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 46(_array -1((_dto i 2 i 0)))))
		(_port(_int s 1 0 46(_ent(_in))))
		(_port(_int y -1 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 50(_array -1((_dto i 2 i 0)))))
		(_sig(_int s1 2 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 51(_array -1((_dto i 7 i 0)))))
		(_sig(_int x1 3 0 51(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1636          1640539598223 simple
(_unit VHDL(testgenerator 0 108(simple 0 127))
	(_version ve4)
	(_time 1640539598224 2021.12.26 19:26:38)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 16131b11154041011344014c421043101311141017)
	(_ent
		(_time 1640445142134)
	)
	(_object
		(_port(_int clk -1 0 109(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 109(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 109(_ent(_out))))
		(_port(_int y 0 0 109(_ent(_out))))
		(_port(_int b -1 0 109(_ent(_out))))
		(_port(_int e -1 0 109(_ent(_out))))
		(_port(_int s -1 0 109(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 128(_array -1((_dto i 7 i 0)))))
		(_sig(_int x1 1 0 128(_arch(_uni))))
		(_sig(_int y1 1 0 128(_arch(_uni))))
		(_prcs
			(line__130(_arch 0 0 130(_prcs(_trgt(6)(7))(_sens(0))(_mon))))
			(line__142(_arch 1 0 142(_assignment(_alias((x)(x1)))(_trgt(1))(_sens(6)))))
			(line__143(_arch 2 0 143(_assignment(_alias((y)(y1)))(_trgt(2))(_sens(7)))))
			(line__144(_arch 3 0 144(_assignment(_trgt(3))(_sens(6)(7)))))
			(line__145(_arch 4 0 145(_assignment(_trgt(4))(_sens(6)(7)))))
			(line__146(_arch 5 0 146(_assignment(_trgt(5))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . simple 6 -1)
)
I 000047 55 1041          1640539598229 simple
(_unit VHDL(analyzer 0 152(simple 0 156))
	(_version ve4)
	(_time 1640539598230 2021.12.26 19:26:38)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 16121e114541430044170f4d161013111410171043)
	(_ent
		(_time 1640539532968)
	)
	(_object
		(_port(_int b1 -1 0 153(_ent(_in))))
		(_port(_int e1 -1 0 153(_ent(_in))))
		(_port(_int s1 -1 0 153(_ent(_in))))
		(_port(_int b2 -1 0 153(_ent(_in))))
		(_port(_int e2 -1 0 153(_ent(_in))))
		(_port(_int s2 -1 0 153(_ent(_in))))
		(_port(_int clk -1 0 153(_ent(_in)(_event))))
		(_prcs
			(line__158(_arch 0 0 158(_prcs(_sens(6))(_mon)(_read(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(1667330640 1633905012 1699881068 1936487795 1718182944 544367974 1836020326 1701344288 1952543343 2037146473 1952608032 1701734753 1651449956 1987208563 1769239393 7564911)
	)
	(_model . simple 1 -1)
)
I 000047 55 2668          1640539624993 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640539624994 2021.12.26 19:27:04)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code a3aca7f4f5f4f4b5f7a2b7f9f7a4a1a0aba4aba0a0)
	(_ent
		(_time 1640539523307)
	)
	(_inst g1 0 24(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(reg2(2)))
		)
	)
	(_inst g2 0 25(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 26(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 27(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 28(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 29(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 31(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 32(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(reg2(1)))
		)
	)
	(_inst g10 0 33(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 34(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(6)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 35(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 36(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(reg2(0)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 5(_array -1((_dto i 2 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_port(_int v -1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 10(_array -1((_dto i 2 i 0)))))
		(_sig(_int reg2 3 0 10(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_alias((v)(x(7))))(_simpleassign BUF)(_trgt(2))(_sens(0(7))))))
			(line__38(_arch 1 0 38(_assignment(_alias((y)(reg2)))(_trgt(1))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 2 -1)
)
I 000047 55 2381          1640539624999 simple
(_unit VHDL(mux8x1 0 45(simple 0 49))
	(_version ve4)
	(_time 1640539625000 2021.12.26 19:27:04)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code a3acf6f5a5f5ffb0aaacbbfcf3a5f7a4a6a4aba0ab)
	(_ent
		(_time 1640534881241)
	)
	(_inst g0 0 53(_ent . not1 simple)
		(_port
			((x)(s(0)))
			((y)(s1(0)))
		)
	)
	(_inst g1 0 54(_ent . not1 simple)
		(_port
			((x)(s(1)))
			((y)(s1(1)))
		)
	)
	(_inst g2 0 55(_ent . not1 simple)
		(_port
			((x)(s(2)))
			((y)(s1(2)))
		)
	)
	(_inst g3 0 56(_ent . and4 simple)
		(_port
			((x0)(x(0)))
			((x1)(s1(0)))
			((x2)(s1(1)))
			((x3)(s1(2)))
			((y)(x1(0)))
		)
	)
	(_inst g4 0 57(_ent . and4 simple)
		(_port
			((x0)(x(1)))
			((x1)(s(0)))
			((x2)(s1(1)))
			((x3)(s1(2)))
			((y)(x1(1)))
		)
	)
	(_inst g5 0 58(_ent . and4 simple)
		(_port
			((x0)(x(2)))
			((x1)(s1(0)))
			((x2)(s(1)))
			((x3)(s1(2)))
			((y)(x1(2)))
		)
	)
	(_inst g6 0 59(_ent . and4 simple)
		(_port
			((x0)(x(3)))
			((x1)(s(0)))
			((x2)(s(1)))
			((x3)(s1(2)))
			((y)(x1(3)))
		)
	)
	(_inst g7 0 60(_ent . and4 simple)
		(_port
			((x0)(x(4)))
			((x1)(s1(0)))
			((x2)(s1(1)))
			((x3)(s(2)))
			((y)(x1(4)))
		)
	)
	(_inst g8 0 61(_ent . and4 simple)
		(_port
			((x0)(x(5)))
			((x1)(s(0)))
			((x2)(s1(1)))
			((x3)(s(2)))
			((y)(x1(5)))
		)
	)
	(_inst g9 0 62(_ent . and4 simple)
		(_port
			((x0)(x(6)))
			((x1)(s1(0)))
			((x2)(s(1)))
			((x3)(s(2)))
			((y)(x1(6)))
		)
	)
	(_inst g10 0 63(_ent . and4 simple)
		(_port
			((x0)(x(7)))
			((x1)(s(0)))
			((x2)(s(1)))
			((x3)(s(2)))
			((y)(x1(7)))
		)
	)
	(_inst g11 0 64(_ent . or8 simple)
		(_port
			((x)(x1))
			((y)(y))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 46(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 46(_array -1((_dto i 2 i 0)))))
		(_port(_int s 1 0 46(_ent(_in))))
		(_port(_int y -1 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 50(_array -1((_dto i 2 i 0)))))
		(_sig(_int s1 2 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 51(_array -1((_dto i 7 i 0)))))
		(_sig(_int x1 3 0 51(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1892          1640539625005 simple
(_unit VHDL(onebitcomp 0 72(simple 0 76))
	(_version ve4)
	(_time 1640539625006 2021.12.26 19:27:04)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code a3acf4f4f5f4f2b5a0a0baf8f6a5a0a5f5a5f7a4a3)
	(_ent
		(_time 1640539588321)
	)
	(_inst g1 0 79(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 80(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 81(_ent . not1 simple)
		(_port
			((x)(sn))
			((y)(snn))
		)
	)
	(_inst g4 0 82(_ent . and3 simple)
		(_port
			((x0)(snn))
			((x1)(x))
			((x2)(yn))
			((y)(c1))
		)
	)
	(_inst g5 0 83(_ent . and3 simple)
		(_port
			((x0)(sn))
			((x1)(xn))
			((x2)(y))
			((y)(c2))
		)
	)
	(_inst g6 0 84(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(b))
		)
	)
	(_inst g7 0 85(_ent . and3 simple)
		(_port
			((x0)(snn))
			((x1)(xn))
			((x2)(y))
			((y)(c3))
		)
	)
	(_inst g8 0 86(_ent . and3 simple)
		(_port
			((x0)(sn))
			((x1)(x))
			((x2)(yn))
			((y)(c4))
		)
	)
	(_inst g9 0 87(_ent . or2 simple)
		(_port
			((x0)(c3))
			((x1)(c4))
			((y)(s))
		)
	)
	(_inst g10 0 88(_ent . xnor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 73(_ent(_in))))
		(_port(_int y -1 0 73(_ent(_in))))
		(_port(_int sn -1 0 73(_ent(_in))))
		(_port(_int b -1 0 73(_ent(_out))))
		(_port(_int e -1 0 73(_ent(_out))))
		(_port(_int s -1 0 73(_ent(_out))))
		(_sig(_int xn -1 0 77(_arch(_uni))))
		(_sig(_int yn -1 0 77(_arch(_uni))))
		(_sig(_int snn -1 0 77(_arch(_uni))))
		(_sig(_int c1 -1 0 77(_arch(_uni))))
		(_sig(_int c2 -1 0 77(_arch(_uni))))
		(_sig(_int c3 -1 0 77(_arch(_uni))))
		(_sig(_int c4 -1 0 77(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1636          1640539625011 simple
(_unit VHDL(testgenerator 0 108(simple 0 127))
	(_version ve4)
	(_time 1640539625012 2021.12.26 19:27:05)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code b3bdb6e7b5e5e4a4b6e1a4e9e7b5e6b5b6b4b1b5b2)
	(_ent
		(_time 1640445142134)
	)
	(_object
		(_port(_int clk -1 0 109(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 109(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 109(_ent(_out))))
		(_port(_int y 0 0 109(_ent(_out))))
		(_port(_int b -1 0 109(_ent(_out))))
		(_port(_int e -1 0 109(_ent(_out))))
		(_port(_int s -1 0 109(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 128(_array -1((_dto i 7 i 0)))))
		(_sig(_int x1 1 0 128(_arch(_uni))))
		(_sig(_int y1 1 0 128(_arch(_uni))))
		(_prcs
			(line__130(_arch 0 0 130(_prcs(_trgt(6)(7))(_sens(0))(_mon))))
			(line__142(_arch 1 0 142(_assignment(_alias((x)(x1)))(_trgt(1))(_sens(6)))))
			(line__143(_arch 2 0 143(_assignment(_alias((y)(y1)))(_trgt(2))(_sens(7)))))
			(line__144(_arch 3 0 144(_assignment(_trgt(3))(_sens(6)(7)))))
			(line__145(_arch 4 0 145(_assignment(_trgt(4))(_sens(6)(7)))))
			(line__146(_arch 5 0 146(_assignment(_trgt(5))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . simple 6 -1)
)
I 000047 55 1041          1640539625017 simple
(_unit VHDL(analyzer 0 152(simple 0 156))
	(_version ve4)
	(_time 1640539625018 2021.12.26 19:27:05)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code b3bcb3e7e5e4e6a5e1b2aae8b3b5b6b4b1b5b2b5e6)
	(_ent
		(_time 1640539532968)
	)
	(_object
		(_port(_int b1 -1 0 153(_ent(_in))))
		(_port(_int e1 -1 0 153(_ent(_in))))
		(_port(_int s1 -1 0 153(_ent(_in))))
		(_port(_int b2 -1 0 153(_ent(_in))))
		(_port(_int e2 -1 0 153(_ent(_in))))
		(_port(_int s2 -1 0 153(_ent(_in))))
		(_port(_int clk -1 0 153(_ent(_in)(_event))))
		(_prcs
			(line__158(_arch 0 0 158(_prcs(_sens(6))(_mon)(_read(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(1667330640 1633905012 1699881068 1936487795 1718182944 544367974 1836020326 1701344288 1952543343 2037146473 1952608032 1701734753 1651449956 1987208563 1769239393 7564911)
	)
	(_model . simple 1 -1)
)
I 000047 55 2668          1640539648369 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640539648370 2021.12.26 19:27:28)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code f2a1a4a2a5a5a5e4a6f3e6a8a6f5f0f1faf5faf1f1)
	(_ent
		(_time 1640539523307)
	)
	(_inst g1 0 24(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(reg2(2)))
		)
	)
	(_inst g2 0 25(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 26(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 27(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 28(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 29(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 31(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 32(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(reg2(1)))
		)
	)
	(_inst g10 0 33(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 34(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(6)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 35(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 36(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(reg2(0)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 5(_array -1((_dto i 2 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_port(_int v -1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 10(_array -1((_dto i 2 i 0)))))
		(_sig(_int reg2 3 0 10(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_alias((v)(x(7))))(_simpleassign BUF)(_trgt(2))(_sens(0(7))))))
			(line__38(_arch 1 0 38(_assignment(_alias((y)(reg2)))(_trgt(1))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 2 -1)
)
I 000047 55 2381          1640539648375 simple
(_unit VHDL(mux8x1 0 45(simple 0 49))
	(_version ve4)
	(_time 1640539648376 2021.12.26 19:27:28)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code f2a1f5a3f5a4aee1fbfdeaada2f4a6f5f7f5faf1fa)
	(_ent
		(_time 1640534881241)
	)
	(_inst g0 0 53(_ent . not1 simple)
		(_port
			((x)(s(0)))
			((y)(s1(0)))
		)
	)
	(_inst g1 0 54(_ent . not1 simple)
		(_port
			((x)(s(1)))
			((y)(s1(1)))
		)
	)
	(_inst g2 0 55(_ent . not1 simple)
		(_port
			((x)(s(2)))
			((y)(s1(2)))
		)
	)
	(_inst g3 0 56(_ent . and4 simple)
		(_port
			((x0)(x(0)))
			((x1)(s1(0)))
			((x2)(s1(1)))
			((x3)(s1(2)))
			((y)(x1(0)))
		)
	)
	(_inst g4 0 57(_ent . and4 simple)
		(_port
			((x0)(x(1)))
			((x1)(s(0)))
			((x2)(s1(1)))
			((x3)(s1(2)))
			((y)(x1(1)))
		)
	)
	(_inst g5 0 58(_ent . and4 simple)
		(_port
			((x0)(x(2)))
			((x1)(s1(0)))
			((x2)(s(1)))
			((x3)(s1(2)))
			((y)(x1(2)))
		)
	)
	(_inst g6 0 59(_ent . and4 simple)
		(_port
			((x0)(x(3)))
			((x1)(s(0)))
			((x2)(s(1)))
			((x3)(s1(2)))
			((y)(x1(3)))
		)
	)
	(_inst g7 0 60(_ent . and4 simple)
		(_port
			((x0)(x(4)))
			((x1)(s1(0)))
			((x2)(s1(1)))
			((x3)(s(2)))
			((y)(x1(4)))
		)
	)
	(_inst g8 0 61(_ent . and4 simple)
		(_port
			((x0)(x(5)))
			((x1)(s(0)))
			((x2)(s1(1)))
			((x3)(s(2)))
			((y)(x1(5)))
		)
	)
	(_inst g9 0 62(_ent . and4 simple)
		(_port
			((x0)(x(6)))
			((x1)(s1(0)))
			((x2)(s(1)))
			((x3)(s(2)))
			((y)(x1(6)))
		)
	)
	(_inst g10 0 63(_ent . and4 simple)
		(_port
			((x0)(x(7)))
			((x1)(s(0)))
			((x2)(s(1)))
			((x3)(s(2)))
			((y)(x1(7)))
		)
	)
	(_inst g11 0 64(_ent . or8 simple)
		(_port
			((x)(x1))
			((y)(y))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 46(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 46(_array -1((_dto i 2 i 0)))))
		(_port(_int s 1 0 46(_ent(_in))))
		(_port(_int y -1 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 50(_array -1((_dto i 2 i 0)))))
		(_sig(_int s1 2 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 51(_array -1((_dto i 7 i 0)))))
		(_sig(_int x1 3 0 51(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1892          1640539648381 simple
(_unit VHDL(onebitcomp 0 72(simple 0 76))
	(_version ve4)
	(_time 1640539648382 2021.12.26 19:27:28)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code f2a1f7a2a5a5a3e4f1f1eba9a7f4f1f4a4f4a6f5f2)
	(_ent
		(_time 1640539588321)
	)
	(_inst g1 0 79(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 80(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 81(_ent . not1 simple)
		(_port
			((x)(sn))
			((y)(snn))
		)
	)
	(_inst g4 0 82(_ent . and3 simple)
		(_port
			((x0)(snn))
			((x1)(x))
			((x2)(yn))
			((y)(c1))
		)
	)
	(_inst g5 0 83(_ent . and3 simple)
		(_port
			((x0)(sn))
			((x1)(xn))
			((x2)(y))
			((y)(c2))
		)
	)
	(_inst g6 0 84(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(b))
		)
	)
	(_inst g7 0 85(_ent . and3 simple)
		(_port
			((x0)(snn))
			((x1)(xn))
			((x2)(y))
			((y)(c3))
		)
	)
	(_inst g8 0 86(_ent . and3 simple)
		(_port
			((x0)(sn))
			((x1)(x))
			((x2)(yn))
			((y)(c4))
		)
	)
	(_inst g9 0 87(_ent . or2 simple)
		(_port
			((x0)(c3))
			((x1)(c4))
			((y)(s))
		)
	)
	(_inst g10 0 88(_ent . xnor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 73(_ent(_in))))
		(_port(_int y -1 0 73(_ent(_in))))
		(_port(_int sn -1 0 73(_ent(_in))))
		(_port(_int b -1 0 73(_ent(_out))))
		(_port(_int e -1 0 73(_ent(_out))))
		(_port(_int s -1 0 73(_ent(_out))))
		(_sig(_int xn -1 0 77(_arch(_uni))))
		(_sig(_int yn -1 0 77(_arch(_uni))))
		(_sig(_int snn -1 0 77(_arch(_uni))))
		(_sig(_int c1 -1 0 77(_arch(_uni))))
		(_sig(_int c2 -1 0 77(_arch(_uni))))
		(_sig(_int c3 -1 0 77(_arch(_uni))))
		(_sig(_int c4 -1 0 77(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1636          1640539648387 simple
(_unit VHDL(testgenerator 0 108(simple 0 127))
	(_version ve4)
	(_time 1640539648388 2021.12.26 19:27:28)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 025052040554551507501558560457040705000403)
	(_ent
		(_time 1640445142134)
	)
	(_object
		(_port(_int clk -1 0 109(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 109(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 109(_ent(_out))))
		(_port(_int y 0 0 109(_ent(_out))))
		(_port(_int b -1 0 109(_ent(_out))))
		(_port(_int e -1 0 109(_ent(_out))))
		(_port(_int s -1 0 109(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 128(_array -1((_dto i 7 i 0)))))
		(_sig(_int x1 1 0 128(_arch(_uni))))
		(_sig(_int y1 1 0 128(_arch(_uni))))
		(_prcs
			(line__130(_arch 0 0 130(_prcs(_trgt(6)(7))(_sens(0))(_mon))))
			(line__142(_arch 1 0 142(_assignment(_alias((x)(x1)))(_trgt(1))(_sens(6)))))
			(line__143(_arch 2 0 143(_assignment(_alias((y)(y1)))(_trgt(2))(_sens(7)))))
			(line__144(_arch 3 0 144(_assignment(_trgt(3))(_sens(6)(7)))))
			(line__145(_arch 4 0 145(_assignment(_trgt(4))(_sens(6)(7)))))
			(line__146(_arch 5 0 146(_assignment(_trgt(5))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . simple 6 -1)
)
I 000047 55 1041          1640539648393 simple
(_unit VHDL(analyzer 0 152(simple 0 156))
	(_version ve4)
	(_time 1640539648394 2021.12.26 19:27:28)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 025157045555571450031b59020407050004030457)
	(_ent
		(_time 1640539532968)
	)
	(_object
		(_port(_int b1 -1 0 153(_ent(_in))))
		(_port(_int e1 -1 0 153(_ent(_in))))
		(_port(_int s1 -1 0 153(_ent(_in))))
		(_port(_int b2 -1 0 153(_ent(_in))))
		(_port(_int e2 -1 0 153(_ent(_in))))
		(_port(_int s2 -1 0 153(_ent(_in))))
		(_port(_int clk -1 0 153(_ent(_in)(_event))))
		(_prcs
			(line__158(_arch 0 0 158(_prcs(_sens(6))(_mon)(_read(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(1667330640 1633905012 1699881068 1936487795 1718182944 544367974 1836020326 1701344288 1952543343 2037146473 1952608032 1701734753 1651449956 1987208563 1769239393 7564911)
	)
	(_model . simple 1 -1)
)
I 000047 55 2668          1640539666775 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640539666776 2021.12.26 19:27:46)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code d8ddd98a858f8fce8cd9cc828cdfdadbd0dfd0dbdb)
	(_ent
		(_time 1640539523307)
	)
	(_inst g1 0 24(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(reg2(2)))
		)
	)
	(_inst g2 0 25(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 26(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 27(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 28(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 29(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 31(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 32(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(reg2(1)))
		)
	)
	(_inst g10 0 33(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 34(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(6)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 35(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 36(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(reg2(0)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 5(_array -1((_dto i 2 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_port(_int v -1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 10(_array -1((_dto i 2 i 0)))))
		(_sig(_int reg2 3 0 10(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_alias((v)(x(7))))(_simpleassign BUF)(_trgt(2))(_sens(0(7))))))
			(line__38(_arch 1 0 38(_assignment(_alias((y)(reg2)))(_trgt(1))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 2 -1)
)
I 000047 55 2381          1640539666781 simple
(_unit VHDL(mux8x1 0 45(simple 0 49))
	(_version ve4)
	(_time 1640539666782 2021.12.26 19:27:46)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code d8dd888bd58e84cbd1d7c08788de8cdfdddfd0dbd0)
	(_ent
		(_time 1640534881241)
	)
	(_inst g0 0 53(_ent . not1 simple)
		(_port
			((x)(s(0)))
			((y)(s1(0)))
		)
	)
	(_inst g1 0 54(_ent . not1 simple)
		(_port
			((x)(s(1)))
			((y)(s1(1)))
		)
	)
	(_inst g2 0 55(_ent . not1 simple)
		(_port
			((x)(s(2)))
			((y)(s1(2)))
		)
	)
	(_inst g3 0 56(_ent . and4 simple)
		(_port
			((x0)(x(0)))
			((x1)(s1(0)))
			((x2)(s1(1)))
			((x3)(s1(2)))
			((y)(x1(0)))
		)
	)
	(_inst g4 0 57(_ent . and4 simple)
		(_port
			((x0)(x(1)))
			((x1)(s(0)))
			((x2)(s1(1)))
			((x3)(s1(2)))
			((y)(x1(1)))
		)
	)
	(_inst g5 0 58(_ent . and4 simple)
		(_port
			((x0)(x(2)))
			((x1)(s1(0)))
			((x2)(s(1)))
			((x3)(s1(2)))
			((y)(x1(2)))
		)
	)
	(_inst g6 0 59(_ent . and4 simple)
		(_port
			((x0)(x(3)))
			((x1)(s(0)))
			((x2)(s(1)))
			((x3)(s1(2)))
			((y)(x1(3)))
		)
	)
	(_inst g7 0 60(_ent . and4 simple)
		(_port
			((x0)(x(4)))
			((x1)(s1(0)))
			((x2)(s1(1)))
			((x3)(s(2)))
			((y)(x1(4)))
		)
	)
	(_inst g8 0 61(_ent . and4 simple)
		(_port
			((x0)(x(5)))
			((x1)(s(0)))
			((x2)(s1(1)))
			((x3)(s(2)))
			((y)(x1(5)))
		)
	)
	(_inst g9 0 62(_ent . and4 simple)
		(_port
			((x0)(x(6)))
			((x1)(s1(0)))
			((x2)(s(1)))
			((x3)(s(2)))
			((y)(x1(6)))
		)
	)
	(_inst g10 0 63(_ent . and4 simple)
		(_port
			((x0)(x(7)))
			((x1)(s(0)))
			((x2)(s(1)))
			((x3)(s(2)))
			((y)(x1(7)))
		)
	)
	(_inst g11 0 64(_ent . or8 simple)
		(_port
			((x)(x1))
			((y)(y))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 46(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 46(_array -1((_dto i 2 i 0)))))
		(_port(_int s 1 0 46(_ent(_in))))
		(_port(_int y -1 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 50(_array -1((_dto i 2 i 0)))))
		(_sig(_int s1 2 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 51(_array -1((_dto i 7 i 0)))))
		(_sig(_int x1 3 0 51(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1892          1640539666787 simple
(_unit VHDL(onebitcomp 0 72(simple 0 76))
	(_version ve4)
	(_time 1640539666788 2021.12.26 19:27:46)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code d8dd8a8a858f89cedbdbc1838ddedbde8ede8cdfd8)
	(_ent
		(_time 1640539588321)
	)
	(_inst g1 0 79(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 80(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 81(_ent . not1 simple)
		(_port
			((x)(sn))
			((y)(snn))
		)
	)
	(_inst g4 0 82(_ent . and3 simple)
		(_port
			((x0)(snn))
			((x1)(x))
			((x2)(yn))
			((y)(c1))
		)
	)
	(_inst g5 0 83(_ent . and3 simple)
		(_port
			((x0)(sn))
			((x1)(xn))
			((x2)(y))
			((y)(c2))
		)
	)
	(_inst g6 0 84(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(b))
		)
	)
	(_inst g7 0 85(_ent . and3 simple)
		(_port
			((x0)(snn))
			((x1)(xn))
			((x2)(y))
			((y)(c3))
		)
	)
	(_inst g8 0 86(_ent . and3 simple)
		(_port
			((x0)(sn))
			((x1)(x))
			((x2)(yn))
			((y)(c4))
		)
	)
	(_inst g9 0 87(_ent . or2 simple)
		(_port
			((x0)(c3))
			((x1)(c4))
			((y)(s))
		)
	)
	(_inst g10 0 88(_ent . xnor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 73(_ent(_in))))
		(_port(_int y -1 0 73(_ent(_in))))
		(_port(_int sn -1 0 73(_ent(_in))))
		(_port(_int b -1 0 73(_ent(_out))))
		(_port(_int e -1 0 73(_ent(_out))))
		(_port(_int s -1 0 73(_ent(_out))))
		(_sig(_int xn -1 0 77(_arch(_uni))))
		(_sig(_int yn -1 0 77(_arch(_uni))))
		(_sig(_int snn -1 0 77(_arch(_uni))))
		(_sig(_int c1 -1 0 77(_arch(_uni))))
		(_sig(_int c2 -1 0 77(_arch(_uni))))
		(_sig(_int c3 -1 0 77(_arch(_uni))))
		(_sig(_int c4 -1 0 77(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1636          1640539666793 simple
(_unit VHDL(testgenerator 0 108(simple 0 127))
	(_version ve4)
	(_time 1640539666794 2021.12.26 19:27:46)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code e8ece8bbe5bebfffedbaffb2bceebdeeedefeaeee9)
	(_ent
		(_time 1640445142134)
	)
	(_object
		(_port(_int clk -1 0 109(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 109(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 109(_ent(_out))))
		(_port(_int y 0 0 109(_ent(_out))))
		(_port(_int b -1 0 109(_ent(_out))))
		(_port(_int e -1 0 109(_ent(_out))))
		(_port(_int s -1 0 109(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 128(_array -1((_dto i 7 i 0)))))
		(_sig(_int x1 1 0 128(_arch(_uni))))
		(_sig(_int y1 1 0 128(_arch(_uni))))
		(_prcs
			(line__130(_arch 0 0 130(_prcs(_trgt(6)(7))(_sens(0))(_mon))))
			(line__142(_arch 1 0 142(_assignment(_alias((x)(x1)))(_trgt(1))(_sens(6)))))
			(line__143(_arch 2 0 143(_assignment(_alias((y)(y1)))(_trgt(2))(_sens(7)))))
			(line__144(_arch 3 0 144(_assignment(_trgt(3))(_sens(6)(7)))))
			(line__145(_arch 4 0 145(_assignment(_trgt(4))(_sens(6)(7)))))
			(line__146(_arch 5 0 146(_assignment(_trgt(5))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . simple 6 -1)
)
I 000047 55 1041          1640539666799 simple
(_unit VHDL(analyzer 0 152(simple 0 156))
	(_version ve4)
	(_time 1640539666800 2021.12.26 19:27:46)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code e8ededbbb5bfbdfebae9f1b3e8eeedefeaeee9eebd)
	(_ent
		(_time 1640539532968)
	)
	(_object
		(_port(_int b1 -1 0 153(_ent(_in))))
		(_port(_int e1 -1 0 153(_ent(_in))))
		(_port(_int s1 -1 0 153(_ent(_in))))
		(_port(_int b2 -1 0 153(_ent(_in))))
		(_port(_int e2 -1 0 153(_ent(_in))))
		(_port(_int s2 -1 0 153(_ent(_in))))
		(_port(_int clk -1 0 153(_ent(_in)(_event))))
		(_prcs
			(line__158(_arch 0 0 158(_prcs(_sens(6))(_mon)(_read(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(1667330640 1633905012 1699881068 1936487795 1718182944 544367974 1836020326 1701344288 1952543343 2037146473 1952608032 1701734753 1651449956 1987208563 1769239393 7564911)
	)
	(_model . simple 1 -1)
)
I 000047 55 2668          1640539702946 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640539702947 2021.12.26 19:28:22)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 24712320757373327025307e702326272c232c2727)
	(_ent
		(_time 1640539523307)
	)
	(_inst g1 0 24(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(reg2(2)))
		)
	)
	(_inst g2 0 25(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 26(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 27(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 28(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 29(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 31(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 32(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(reg2(1)))
		)
	)
	(_inst g10 0 33(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 34(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(6)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 35(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 36(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(reg2(0)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 5(_array -1((_dto i 2 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_port(_int v -1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 10(_array -1((_dto i 2 i 0)))))
		(_sig(_int reg2 3 0 10(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_alias((v)(x(7))))(_simpleassign BUF)(_trgt(2))(_sens(0(7))))))
			(line__38(_arch 1 0 38(_assignment(_alias((y)(reg2)))(_trgt(1))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 2 -1)
)
I 000047 55 2381          1640539702952 simple
(_unit VHDL(mux8x1 0 45(simple 0 49))
	(_version ve4)
	(_time 1640539702953 2021.12.26 19:28:22)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 24717221257278372d2b3c7b7422702321232c272c)
	(_ent
		(_time 1640534881241)
	)
	(_inst g0 0 53(_ent . not1 simple)
		(_port
			((x)(s(0)))
			((y)(s1(0)))
		)
	)
	(_inst g1 0 54(_ent . not1 simple)
		(_port
			((x)(s(1)))
			((y)(s1(1)))
		)
	)
	(_inst g2 0 55(_ent . not1 simple)
		(_port
			((x)(s(2)))
			((y)(s1(2)))
		)
	)
	(_inst g3 0 56(_ent . and4 simple)
		(_port
			((x0)(x(0)))
			((x1)(s1(0)))
			((x2)(s1(1)))
			((x3)(s1(2)))
			((y)(x1(0)))
		)
	)
	(_inst g4 0 57(_ent . and4 simple)
		(_port
			((x0)(x(1)))
			((x1)(s(0)))
			((x2)(s1(1)))
			((x3)(s1(2)))
			((y)(x1(1)))
		)
	)
	(_inst g5 0 58(_ent . and4 simple)
		(_port
			((x0)(x(2)))
			((x1)(s1(0)))
			((x2)(s(1)))
			((x3)(s1(2)))
			((y)(x1(2)))
		)
	)
	(_inst g6 0 59(_ent . and4 simple)
		(_port
			((x0)(x(3)))
			((x1)(s(0)))
			((x2)(s(1)))
			((x3)(s1(2)))
			((y)(x1(3)))
		)
	)
	(_inst g7 0 60(_ent . and4 simple)
		(_port
			((x0)(x(4)))
			((x1)(s1(0)))
			((x2)(s1(1)))
			((x3)(s(2)))
			((y)(x1(4)))
		)
	)
	(_inst g8 0 61(_ent . and4 simple)
		(_port
			((x0)(x(5)))
			((x1)(s(0)))
			((x2)(s1(1)))
			((x3)(s(2)))
			((y)(x1(5)))
		)
	)
	(_inst g9 0 62(_ent . and4 simple)
		(_port
			((x0)(x(6)))
			((x1)(s1(0)))
			((x2)(s(1)))
			((x3)(s(2)))
			((y)(x1(6)))
		)
	)
	(_inst g10 0 63(_ent . and4 simple)
		(_port
			((x0)(x(7)))
			((x1)(s(0)))
			((x2)(s(1)))
			((x3)(s(2)))
			((y)(x1(7)))
		)
	)
	(_inst g11 0 64(_ent . or8 simple)
		(_port
			((x)(x1))
			((y)(y))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 46(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 46(_array -1((_dto i 2 i 0)))))
		(_port(_int s 1 0 46(_ent(_in))))
		(_port(_int y -1 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 50(_array -1((_dto i 2 i 0)))))
		(_sig(_int s1 2 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 51(_array -1((_dto i 7 i 0)))))
		(_sig(_int x1 3 0 51(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1892          1640539702958 simple
(_unit VHDL(onebitcomp 0 72(simple 0 76))
	(_version ve4)
	(_time 1640539702959 2021.12.26 19:28:22)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 247170207573753227273d7f712227227222702324)
	(_ent
		(_time 1640539588321)
	)
	(_inst g1 0 79(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 80(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 81(_ent . not1 simple)
		(_port
			((x)(sn))
			((y)(snn))
		)
	)
	(_inst g4 0 82(_ent . and3 simple)
		(_port
			((x0)(snn))
			((x1)(x))
			((x2)(yn))
			((y)(c1))
		)
	)
	(_inst g5 0 83(_ent . and3 simple)
		(_port
			((x0)(sn))
			((x1)(xn))
			((x2)(y))
			((y)(c2))
		)
	)
	(_inst g6 0 84(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(b))
		)
	)
	(_inst g7 0 85(_ent . and3 simple)
		(_port
			((x0)(snn))
			((x1)(xn))
			((x2)(y))
			((y)(c3))
		)
	)
	(_inst g8 0 86(_ent . and3 simple)
		(_port
			((x0)(sn))
			((x1)(x))
			((x2)(yn))
			((y)(c4))
		)
	)
	(_inst g9 0 87(_ent . or2 simple)
		(_port
			((x0)(c3))
			((x1)(c4))
			((y)(s))
		)
	)
	(_inst g10 0 88(_ent . xnor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 73(_ent(_in))))
		(_port(_int y -1 0 73(_ent(_in))))
		(_port(_int sn -1 0 73(_ent(_in))))
		(_port(_int b -1 0 73(_ent(_out))))
		(_port(_int e -1 0 73(_ent(_out))))
		(_port(_int s -1 0 73(_ent(_out))))
		(_sig(_int xn -1 0 77(_arch(_uni))))
		(_sig(_int yn -1 0 77(_arch(_uni))))
		(_sig(_int snn -1 0 77(_arch(_uni))))
		(_sig(_int c1 -1 0 77(_arch(_uni))))
		(_sig(_int c2 -1 0 77(_arch(_uni))))
		(_sig(_int c3 -1 0 77(_arch(_uni))))
		(_sig(_int c4 -1 0 77(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 2088          1640539702962 Stage2
(_unit VHDL(comparator 0 54(stage2 1 95))
	(_version ve4)
	(_time 1640539702963 2021.12.26 19:28:22)
	(_source(\../src/Stage1.vhd\(\../src/Stage2.vhd\)))
	(_parameters tan)
	(_code 24712520767324332622357f772225232022722326)
	(_ent
		(_time 1640378528229)
	)
	(_generate g1 1 102(_for 3 )
		(_inst g 1 104(_ent . xor2 simple)
			(_port
				((x0)(x(_object 0)))
				((x1)(y(_object 0)))
				((y)(diff(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 1 102(_arch)))
		)
	)
	(_inst g2 1 106(_ent . Encoder8x3 simple)
		(_port
			((x)(diff))
			((y)(en))
			((v)(v))
		)
	)
	(_inst g3 1 107(_ent . Mux8x1 simple)
		(_port
			((x)(x))
			((s)(en))
			((y)(x1))
		)
	)
	(_inst g4 1 108(_ent . Mux8x1 simple)
		(_port
			((x)(y))
			((s)(en))
			((y)(y1))
		)
	)
	(_inst g5 1 109(_ent . oneBitComp simple)
		(_port
			((x)(x1))
			((y)(y1))
			((sn)(v))
			((b)(b))
			((e)(e))
			((s)(s))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 96(_array -1((_dto i 7 i 0)))))
		(_sig(_int diff 1 1 96(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 97(_array -1((_dto i 2 i 0)))))
		(_sig(_int en 2 1 97(_arch(_uni))))
		(_sig(_int v -1 1 98(_arch(_uni))))
		(_sig(_int x1 -1 1 99(_arch(_uni((i 2))))))
		(_sig(_int y1 -1 1 99(_arch(_uni((i 2))))))
		(_sig(_int m -2 1 100(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~7~13 1 102(_scalar (_to i 0 i 7))))
		(_prcs
			(line__110(_arch 0 1 110(_prcs(_simple)(_trgt(3)(4)(5))(_sens(11))(_read(0)(1)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage2 1 -1)
)
I 000047 55 1636          1640539702968 simple
(_unit VHDL(testgenerator 0 108(simple 0 127))
	(_version ve4)
	(_time 1640539702969 2021.12.26 19:28:22)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 34603231356263233166236e603261323133363235)
	(_ent
		(_time 1640445142134)
	)
	(_object
		(_port(_int clk -1 0 109(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 109(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 109(_ent(_out))))
		(_port(_int y 0 0 109(_ent(_out))))
		(_port(_int b -1 0 109(_ent(_out))))
		(_port(_int e -1 0 109(_ent(_out))))
		(_port(_int s -1 0 109(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 128(_array -1((_dto i 7 i 0)))))
		(_sig(_int x1 1 0 128(_arch(_uni))))
		(_sig(_int y1 1 0 128(_arch(_uni))))
		(_prcs
			(line__130(_arch 0 0 130(_prcs(_trgt(6)(7))(_sens(0))(_mon))))
			(line__142(_arch 1 0 142(_assignment(_alias((x)(x1)))(_trgt(1))(_sens(6)))))
			(line__143(_arch 2 0 143(_assignment(_alias((y)(y1)))(_trgt(2))(_sens(7)))))
			(line__144(_arch 3 0 144(_assignment(_trgt(3))(_sens(6)(7)))))
			(line__145(_arch 4 0 145(_assignment(_trgt(4))(_sens(6)(7)))))
			(line__146(_arch 5 0 146(_assignment(_trgt(5))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . simple 6 -1)
)
I 000047 55 1041          1640539702974 simple
(_unit VHDL(analyzer 0 152(simple 0 156))
	(_version ve4)
	(_time 1640539702975 2021.12.26 19:28:22)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 346137316563612266352d6f343231333632353261)
	(_ent
		(_time 1640539532968)
	)
	(_object
		(_port(_int b1 -1 0 153(_ent(_in))))
		(_port(_int e1 -1 0 153(_ent(_in))))
		(_port(_int s1 -1 0 153(_ent(_in))))
		(_port(_int b2 -1 0 153(_ent(_in))))
		(_port(_int e2 -1 0 153(_ent(_in))))
		(_port(_int s2 -1 0 153(_ent(_in))))
		(_port(_int clk -1 0 153(_ent(_in)(_event))))
		(_prcs
			(line__158(_arch 0 0 158(_prcs(_sens(6))(_mon)(_read(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(1667330640 1633905012 1699881068 1936487795 1718182944 544367974 1836020326 1701344288 1952543343 2037146473 1952608032 1701734753 1651449956 1987208563 1769239393 7564911)
	)
	(_model . simple 1 -1)
)
I 000047 55 2668          1640539705413 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640539705414 2021.12.26 19:28:25)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code c99c9e9c959e9edf9dc8dd939dcecbcac1cec1caca)
	(_ent
		(_time 1640539523307)
	)
	(_inst g1 0 24(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(reg2(2)))
		)
	)
	(_inst g2 0 25(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 26(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 27(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 28(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 29(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 31(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 32(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(reg2(1)))
		)
	)
	(_inst g10 0 33(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 34(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(6)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 35(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 36(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(reg2(0)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 5(_array -1((_dto i 2 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_port(_int v -1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 10(_array -1((_dto i 2 i 0)))))
		(_sig(_int reg2 3 0 10(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_alias((v)(x(7))))(_simpleassign BUF)(_trgt(2))(_sens(0(7))))))
			(line__38(_arch 1 0 38(_assignment(_alias((y)(reg2)))(_trgt(1))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 2 -1)
)
I 000047 55 2381          1640539705419 simple
(_unit VHDL(mux8x1 0 45(simple 0 49))
	(_version ve4)
	(_time 1640539705420 2021.12.26 19:28:25)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code c99ccf9dc59f95dac0c6d19699cf9dcecccec1cac1)
	(_ent
		(_time 1640534881241)
	)
	(_inst g0 0 53(_ent . not1 simple)
		(_port
			((x)(s(0)))
			((y)(s1(0)))
		)
	)
	(_inst g1 0 54(_ent . not1 simple)
		(_port
			((x)(s(1)))
			((y)(s1(1)))
		)
	)
	(_inst g2 0 55(_ent . not1 simple)
		(_port
			((x)(s(2)))
			((y)(s1(2)))
		)
	)
	(_inst g3 0 56(_ent . and4 simple)
		(_port
			((x0)(x(0)))
			((x1)(s1(0)))
			((x2)(s1(1)))
			((x3)(s1(2)))
			((y)(x1(0)))
		)
	)
	(_inst g4 0 57(_ent . and4 simple)
		(_port
			((x0)(x(1)))
			((x1)(s(0)))
			((x2)(s1(1)))
			((x3)(s1(2)))
			((y)(x1(1)))
		)
	)
	(_inst g5 0 58(_ent . and4 simple)
		(_port
			((x0)(x(2)))
			((x1)(s1(0)))
			((x2)(s(1)))
			((x3)(s1(2)))
			((y)(x1(2)))
		)
	)
	(_inst g6 0 59(_ent . and4 simple)
		(_port
			((x0)(x(3)))
			((x1)(s(0)))
			((x2)(s(1)))
			((x3)(s1(2)))
			((y)(x1(3)))
		)
	)
	(_inst g7 0 60(_ent . and4 simple)
		(_port
			((x0)(x(4)))
			((x1)(s1(0)))
			((x2)(s1(1)))
			((x3)(s(2)))
			((y)(x1(4)))
		)
	)
	(_inst g8 0 61(_ent . and4 simple)
		(_port
			((x0)(x(5)))
			((x1)(s(0)))
			((x2)(s1(1)))
			((x3)(s(2)))
			((y)(x1(5)))
		)
	)
	(_inst g9 0 62(_ent . and4 simple)
		(_port
			((x0)(x(6)))
			((x1)(s1(0)))
			((x2)(s(1)))
			((x3)(s(2)))
			((y)(x1(6)))
		)
	)
	(_inst g10 0 63(_ent . and4 simple)
		(_port
			((x0)(x(7)))
			((x1)(s(0)))
			((x2)(s(1)))
			((x3)(s(2)))
			((y)(x1(7)))
		)
	)
	(_inst g11 0 64(_ent . or8 simple)
		(_port
			((x)(x1))
			((y)(y))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 46(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 46(_array -1((_dto i 2 i 0)))))
		(_port(_int s 1 0 46(_ent(_in))))
		(_port(_int y -1 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 50(_array -1((_dto i 2 i 0)))))
		(_sig(_int s1 2 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 51(_array -1((_dto i 7 i 0)))))
		(_sig(_int x1 3 0 51(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1892          1640539705425 simple
(_unit VHDL(onebitcomp 0 72(simple 0 76))
	(_version ve4)
	(_time 1640539705426 2021.12.26 19:28:25)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code c99ccd9c959e98dfcacad0929ccfcacf9fcf9dcec9)
	(_ent
		(_time 1640539588321)
	)
	(_inst g1 0 79(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 80(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 81(_ent . not1 simple)
		(_port
			((x)(sn))
			((y)(snn))
		)
	)
	(_inst g4 0 82(_ent . and3 simple)
		(_port
			((x0)(snn))
			((x1)(x))
			((x2)(yn))
			((y)(c1))
		)
	)
	(_inst g5 0 83(_ent . and3 simple)
		(_port
			((x0)(sn))
			((x1)(xn))
			((x2)(y))
			((y)(c2))
		)
	)
	(_inst g6 0 84(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(b))
		)
	)
	(_inst g7 0 85(_ent . and3 simple)
		(_port
			((x0)(snn))
			((x1)(xn))
			((x2)(y))
			((y)(c3))
		)
	)
	(_inst g8 0 86(_ent . and3 simple)
		(_port
			((x0)(sn))
			((x1)(x))
			((x2)(yn))
			((y)(c4))
		)
	)
	(_inst g9 0 87(_ent . or2 simple)
		(_port
			((x0)(c3))
			((x1)(c4))
			((y)(s))
		)
	)
	(_inst g10 0 88(_ent . xnor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 73(_ent(_in))))
		(_port(_int y -1 0 73(_ent(_in))))
		(_port(_int sn -1 0 73(_ent(_in))))
		(_port(_int b -1 0 73(_ent(_out))))
		(_port(_int e -1 0 73(_ent(_out))))
		(_port(_int s -1 0 73(_ent(_out))))
		(_sig(_int xn -1 0 77(_arch(_uni))))
		(_sig(_int yn -1 0 77(_arch(_uni))))
		(_sig(_int snn -1 0 77(_arch(_uni))))
		(_sig(_int c1 -1 0 77(_arch(_uni))))
		(_sig(_int c2 -1 0 77(_arch(_uni))))
		(_sig(_int c3 -1 0 77(_arch(_uni))))
		(_sig(_int c4 -1 0 77(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 2088          1640539705429 Stage2
(_unit VHDL(comparator 0 54(stage2 1 95))
	(_version ve4)
	(_time 1640539705430 2021.12.26 19:28:25)
	(_source(\../src/Stage1.vhd\(\../src/Stage2.vhd\)))
	(_parameters tan)
	(_code c99c989c969ec9decbcfd8929acfc8cecdcf9fcecb)
	(_ent
		(_time 1640378528229)
	)
	(_generate g1 1 102(_for 3 )
		(_inst g 1 104(_ent . xor2 simple)
			(_port
				((x0)(x(_object 0)))
				((x1)(y(_object 0)))
				((y)(diff(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 1 102(_arch)))
		)
	)
	(_inst g2 1 106(_ent . Encoder8x3 simple)
		(_port
			((x)(diff))
			((y)(en))
			((v)(v))
		)
	)
	(_inst g3 1 107(_ent . Mux8x1 simple)
		(_port
			((x)(x))
			((s)(en))
			((y)(x1))
		)
	)
	(_inst g4 1 108(_ent . Mux8x1 simple)
		(_port
			((x)(y))
			((s)(en))
			((y)(y1))
		)
	)
	(_inst g5 1 109(_ent . oneBitComp simple)
		(_port
			((x)(x1))
			((y)(y1))
			((sn)(v))
			((b)(b))
			((e)(e))
			((s)(s))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 96(_array -1((_dto i 7 i 0)))))
		(_sig(_int diff 1 1 96(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 97(_array -1((_dto i 2 i 0)))))
		(_sig(_int en 2 1 97(_arch(_uni))))
		(_sig(_int v -1 1 98(_arch(_uni))))
		(_sig(_int x1 -1 1 99(_arch(_uni((i 2))))))
		(_sig(_int y1 -1 1 99(_arch(_uni((i 2))))))
		(_sig(_int m -2 1 100(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~7~13 1 102(_scalar (_to i 0 i 7))))
		(_prcs
			(line__110(_arch 0 1 110(_prcs(_simple)(_trgt(3)(4)(5))(_sens(11))(_read(0)(1)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage2 1 -1)
)
I 000047 55 1636          1640539705435 simple
(_unit VHDL(testgenerator 0 108(simple 0 127))
	(_version ve4)
	(_time 1640539705436 2021.12.26 19:28:25)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code c99d9f9cc59f9edecc9bde939dcf9ccfcccecbcfc8)
	(_ent
		(_time 1640445142134)
	)
	(_object
		(_port(_int clk -1 0 109(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 109(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 109(_ent(_out))))
		(_port(_int y 0 0 109(_ent(_out))))
		(_port(_int b -1 0 109(_ent(_out))))
		(_port(_int e -1 0 109(_ent(_out))))
		(_port(_int s -1 0 109(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 128(_array -1((_dto i 7 i 0)))))
		(_sig(_int x1 1 0 128(_arch(_uni))))
		(_sig(_int y1 1 0 128(_arch(_uni))))
		(_prcs
			(line__130(_arch 0 0 130(_prcs(_trgt(6)(7))(_sens(0))(_mon))))
			(line__142(_arch 1 0 142(_assignment(_alias((x)(x1)))(_trgt(1))(_sens(6)))))
			(line__143(_arch 2 0 143(_assignment(_alias((y)(y1)))(_trgt(2))(_sens(7)))))
			(line__144(_arch 3 0 144(_assignment(_trgt(3))(_sens(6)(7)))))
			(line__145(_arch 4 0 145(_assignment(_trgt(4))(_sens(6)(7)))))
			(line__146(_arch 5 0 146(_assignment(_trgt(5))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . simple 6 -1)
)
I 000047 55 1041          1640539705441 simple
(_unit VHDL(analyzer 0 152(simple 0 156))
	(_version ve4)
	(_time 1640539705442 2021.12.26 19:28:25)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code d98c8a8b858e8ccf8bd8c082d9dfdcdedbdfd8df8c)
	(_ent
		(_time 1640539532968)
	)
	(_object
		(_port(_int b1 -1 0 153(_ent(_in))))
		(_port(_int e1 -1 0 153(_ent(_in))))
		(_port(_int s1 -1 0 153(_ent(_in))))
		(_port(_int b2 -1 0 153(_ent(_in))))
		(_port(_int e2 -1 0 153(_ent(_in))))
		(_port(_int s2 -1 0 153(_ent(_in))))
		(_port(_int clk -1 0 153(_ent(_in)(_event))))
		(_prcs
			(line__158(_arch 0 0 158(_prcs(_sens(6))(_mon)(_read(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(1667330640 1633905012 1699881068 1936487795 1718182944 544367974 1836020326 1701344288 1952543343 2037146473 1952608032 1701734753 1651449956 1987208563 1769239393 7564911)
	)
	(_model . simple 1 -1)
)
I 000047 55 716           1640539978770 simple
(_unit VHDL(halfadder 0 4(simple 0 8))
	(_version ve4)
	(_time 1640539978771 2021.12.26 19:32:58)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 89d9868781de8e9f8fdd98d3dc8f8d8f8c8e8b8f81)
	(_ent
		(_time 1639929792197)
	)
	(_inst g1 0 10(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g2 0 11(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int c -1 0 5(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1040          1640539978776 simple
(_unit VHDL(fulladder 0 4(simple 0 21))
	(_version ve4)
	(_time 1640539978777 2021.12.26 19:32:58)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 98c8999695cf9f8ecbca89c2cd9e9c9e9d9f9a9e9e)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 24(_ent . halfAdder simple)
		(_port
			((x)(x))
			((y)(y))
			((s)(a))
			((c)(b))
		)
	)
	(_inst g2 0 25(_ent . halfAdder simple)
		(_port
			((x)(a))
			((y)(z))
			((s)(s))
			((c)(d))
		)
	)
	(_inst g3 0 26(_ent . or2 simple)
		(_port
			((x0)(b))
			((x1)(d))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 22(_arch(_uni))))
		(_sig(_int b -1 0 22(_arch(_uni))))
		(_sig(_int c -1 0 22(_arch(_uni))))
		(_sig(_int d -1 0 22(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1779          1640539978782 simple
(_unit VHDL(adder8bits 0 33(simple 0 37))
	(_version ve4)
	(_time 1640539978783 2021.12.26 19:32:58)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 98c89e9794cfc88e9c9c8ac7c19e9a9e919f9c9f9b)
	(_ent
		(_time 1639937194601)
	)
	(_generate gen1 0 41(_for 2 )
		(_inst g1 0 43(_ent . xor2 simple)
			(_port
				((x0)(cin))
				((x1)(b(_object 0)))
				((y)(b_neg(_object 0)))
			)
		)
		(_inst g2 0 44(_ent . fullAdder simple)
			(_port
				((x)(a(_object 0)))
				((y)(b_neg(_object 0)))
				((z)(ripple(_object 0)))
				((s)(r(_object 0)))
				((co)(ripple(_index 1)))
			)
		)
		(_object
			(_cnst(_int i 2 0 41(_arch)))
		)
	)
	(_inst g3 0 46(_ent . xor2 simple)
		(_port
			((x0)(cin))
			((x1)(b(7)))
			((y)(b_neg(7)))
		)
	)
	(_inst g4 0 47(_ent . fullAdder simple)
		(_port
			((x)(a(7)))
			((y)(b_neg(7)))
			((z)(ripple(7)))
			((s)(r(7)))
			((co)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 34(_ent(_in))))
		(_port(_int r 0 0 34(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int ripple 1 0 38(_arch(_uni))))
		(_sig(_int b_neg 1 0 38(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 41(_scalar (_to i 0 i 6))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_alias((ripple(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . simple 2 -1)
)
I 000047 55 2166          1640539978788 Stage1
(_unit VHDL(comparator 0 54(stage1 0 58))
	(_version ve4)
	(_time 1640539978789 2021.12.26 19:32:58)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 98c89c97c6cf988f999689c3cb9e999f9c9ece9f9a)
	(_ent
		(_time 1640378528229)
	)
	(_inst g1 0 64(_ent . Adder8bits simple)
		(_port
			((a)(x))
			((b)(y))
			((cin)(c1))
			((r)(r))
			((cout)(c2))
		)
	)
	(_inst g2 0 65(_ent . and2 simple)
		(_port
			((x0)(r(7)))
			((x1)(_code 0))
			((y)(f1))
		)
	)
	(_inst g3 0 66(_ent . not1 simple)
		(_port
			((x)(y(7)))
			((y)(yn))
		)
	)
	(_inst g4 0 67(_ent . and2 simple)
		(_port
			((x0)(x(7)))
			((x1)(yn))
			((y)(f2))
		)
	)
	(_inst g5 0 68(_ent . or2 simple)
		(_port
			((x0)(f1))
			((x1)(f2))
			((y)(f))
		)
	)
	(_inst g6 0 69(_ent . nor8 simple)
		(_port
			((x)(r))
			((y)(g))
		)
	)
	(_inst g7 0 70(_ent . nor2 simple)
		(_port
			((x0)(f))
			((x1)(g))
			((y)(h))
		)
	)
	(_inst reg0 0 71(_ent . DFF)
		(_port
			((D)(h))
			((clk)(clk))
			((Q)(b))
		)
	)
	(_inst reg1 0 72(_ent . DFF)
		(_port
			((D)(g))
			((clk)(clk))
			((Q)(e))
		)
	)
	(_inst reg2 0 73(_ent . DFF)
		(_port
			((D)(f))
			((clk)(clk))
			((Q)(s))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59(_array -1((_dto i 7 i 0)))))
		(_sig(_int r 1 0 59(_arch(_uni))))
		(_sig(_int c1 -1 0 60(_arch(_uni((i 3))))))
		(_sig(_int c2 -1 0 61(_arch(_uni))))
		(_sig(_int f1 -1 0 62(_arch(_uni))))
		(_sig(_int f2 -1 0 62(_arch(_uni))))
		(_sig(_int yn -1 0 62(_arch(_uni))))
		(_sig(_int f -1 0 62(_arch(_uni))))
		(_sig(_int g -1 0 62(_arch(_uni))))
		(_sig(_int h -1 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage1 1 -1)
)
I 000047 55 716           1640540017999 simple
(_unit VHDL(halfadder 0 4(simple 0 8))
	(_version ve4)
	(_time 1640540018000 2021.12.26 19:33:37)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code cbc4c39e989cccddcd9fda919ecdcfcdceccc9cdc3)
	(_ent
		(_time 1639929792197)
	)
	(_inst g1 0 10(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g2 0 11(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int c -1 0 5(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1040          1640540018005 simple
(_unit VHDL(fulladder 0 4(simple 0 21))
	(_version ve4)
	(_time 1640540018006 2021.12.26 19:33:37)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code cbc4cd9f9c9cccdd9899da919ecdcfcdceccc9cdcd)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 24(_ent . halfAdder simple)
		(_port
			((x)(x))
			((y)(y))
			((s)(a))
			((c)(b))
		)
	)
	(_inst g2 0 25(_ent . halfAdder simple)
		(_port
			((x)(a))
			((y)(z))
			((s)(s))
			((c)(d))
		)
	)
	(_inst g3 0 26(_ent . or2 simple)
		(_port
			((x0)(b))
			((x1)(d))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 22(_arch(_uni))))
		(_sig(_int b -1 0 22(_arch(_uni))))
		(_sig(_int c -1 0 22(_arch(_uni))))
		(_sig(_int d -1 0 22(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1779          1640540018011 simple
(_unit VHDL(adder8bits 0 33(simple 0 37))
	(_version ve4)
	(_time 1640540018012 2021.12.26 19:33:38)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code dbd4da898d8c8bcddfdfc98482ddd9ddd2dcdfdcd8)
	(_ent
		(_time 1639937194601)
	)
	(_generate gen1 0 41(_for 2 )
		(_inst g1 0 43(_ent . xor2 simple)
			(_port
				((x0)(cin))
				((x1)(b(_object 0)))
				((y)(b_neg(_object 0)))
			)
		)
		(_inst g2 0 44(_ent . fullAdder simple)
			(_port
				((x)(a(_object 0)))
				((y)(b_neg(_object 0)))
				((z)(ripple(_object 0)))
				((s)(r(_object 0)))
				((co)(ripple(_index 1)))
			)
		)
		(_object
			(_cnst(_int i 2 0 41(_arch)))
		)
	)
	(_inst g3 0 46(_ent . xor2 simple)
		(_port
			((x0)(cin))
			((x1)(b(7)))
			((y)(b_neg(7)))
		)
	)
	(_inst g4 0 47(_ent . fullAdder simple)
		(_port
			((x)(a(7)))
			((y)(b_neg(7)))
			((z)(ripple(7)))
			((s)(r(7)))
			((co)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 34(_ent(_in))))
		(_port(_int r 0 0 34(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int ripple 1 0 38(_arch(_uni))))
		(_sig(_int b_neg 1 0 38(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 41(_scalar (_to i 0 i 6))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_alias((ripple(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . simple 2 -1)
)
I 000047 55 2166          1640540018017 Stage1
(_unit VHDL(comparator 0 54(stage1 0 58))
	(_version ve4)
	(_time 1640540018018 2021.12.26 19:33:38)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code dbd4d889df8cdbccdad5ca8088dddadcdfdd8ddcd9)
	(_ent
		(_time 1640378528229)
	)
	(_inst g1 0 64(_ent . Adder8bits simple)
		(_port
			((a)(x))
			((b)(y))
			((cin)(c1))
			((r)(r))
			((cout)(c2))
		)
	)
	(_inst g2 0 65(_ent . and2 simple)
		(_port
			((x0)(r(7)))
			((x1)(_code 0))
			((y)(f1))
		)
	)
	(_inst g3 0 66(_ent . not1 simple)
		(_port
			((x)(y(7)))
			((y)(yn))
		)
	)
	(_inst g4 0 67(_ent . and2 simple)
		(_port
			((x0)(x(7)))
			((x1)(yn))
			((y)(f2))
		)
	)
	(_inst g5 0 68(_ent . or2 simple)
		(_port
			((x0)(f1))
			((x1)(f2))
			((y)(f))
		)
	)
	(_inst g6 0 69(_ent . nor8 simple)
		(_port
			((x)(r))
			((y)(g))
		)
	)
	(_inst g7 0 70(_ent . nor2 simple)
		(_port
			((x0)(f))
			((x1)(g))
			((y)(h))
		)
	)
	(_inst reg0 0 71(_ent . DFF)
		(_port
			((D)(h))
			((clk)(clk))
			((Q)(b))
		)
	)
	(_inst reg1 0 72(_ent . DFF)
		(_port
			((D)(g))
			((clk)(clk))
			((Q)(e))
		)
	)
	(_inst reg2 0 73(_ent . DFF)
		(_port
			((D)(f))
			((clk)(clk))
			((Q)(s))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59(_array -1((_dto i 7 i 0)))))
		(_sig(_int r 1 0 59(_arch(_uni))))
		(_sig(_int c1 -1 0 60(_arch(_uni((i 3))))))
		(_sig(_int c2 -1 0 61(_arch(_uni))))
		(_sig(_int f1 -1 0 62(_arch(_uni))))
		(_sig(_int f2 -1 0 62(_arch(_uni))))
		(_sig(_int yn -1 0 62(_arch(_uni))))
		(_sig(_int f -1 0 62(_arch(_uni))))
		(_sig(_int g -1 0 62(_arch(_uni))))
		(_sig(_int h -1 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage1 1 -1)
)
I 000043 55 1398          1640540018023 bb
(_unit VHDL(testb 0 54(bb 0 83))
	(_version ve4)
	(_time 1640540018024 2021.12.26 19:33:38)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code dbd5df898c8d8cccdedfc9808edddedcd8dcdfddd9)
	(_ent
		(_time 1639937194607)
	)
	(_inst g0 0 89(_ent . TestGenerator simple)
		(_port
			((clk)(clk))
			((x)(x))
			((y)(y))
			((b)(b1))
			((e)(e1))
			((s)(s1))
		)
	)
	(_inst g1 0 90(_ent . Comparator Stage1)
		(_port
			((x)(x))
			((y)(y))
			((clk)(clk))
			((b)(b2))
			((e)(e2))
			((s)(s2))
		)
	)
	(_inst g2 0 91(_ent . Analyzer simple)
		(_port
			((b1)(b1))
			((e1)(e1))
			((s1)(s1))
			((b2)(b2))
			((e2)(e2))
			((s2)(s2))
			((clk)(clk))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 84(_array -1((_dto i 7 i 0)))))
		(_sig(_int x 0 0 84(_arch(_uni))))
		(_sig(_int y 0 0 84(_arch(_uni))))
		(_sig(_int clk -1 0 85(_arch(_uni((i 2))))))
		(_sig(_int b1 -1 0 86(_arch(_uni))))
		(_sig(_int e1 -1 0 86(_arch(_uni))))
		(_sig(_int s1 -1 0 86(_arch(_uni))))
		(_sig(_int b2 -1 0 86(_arch(_uni))))
		(_sig(_int e2 -1 0 86(_arch(_uni))))
		(_sig(_int s2 -1 0 86(_arch(_uni))))
		(_prcs
			(line__93(_arch 0 0 93(_assignment(_trgt(2))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . bb 1 -1)
)
I 000047 55 716           1640542117192 simple
(_unit VHDL(halfadder 0 4(simple 0 8))
	(_version ve4)
	(_time 1640542117193 2021.12.26 20:08:37)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code cec1ce9b9a99c9d8c89adf949bc8cac8cbc9ccc8c6)
	(_ent
		(_time 1639929792197)
	)
	(_inst g1 0 10(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g2 0 11(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int c -1 0 5(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1040          1640542117198 simple
(_unit VHDL(fulladder 0 4(simple 0 21))
	(_version ve4)
	(_time 1640542117199 2021.12.26 20:08:37)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code cec1c09a9e99c9d89d9cdf949bc8cac8cbc9ccc8c8)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 24(_ent . halfAdder simple)
		(_port
			((x)(x))
			((y)(y))
			((s)(a))
			((c)(b))
		)
	)
	(_inst g2 0 25(_ent . halfAdder simple)
		(_port
			((x)(a))
			((y)(z))
			((s)(s))
			((c)(d))
		)
	)
	(_inst g3 0 26(_ent . or2 simple)
		(_port
			((x0)(b))
			((x1)(d))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 22(_arch(_uni))))
		(_sig(_int b -1 0 22(_arch(_uni))))
		(_sig(_int c -1 0 22(_arch(_uni))))
		(_sig(_int d -1 0 22(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1779          1640542117204 simple
(_unit VHDL(adder8bits 0 33(simple 0 37))
	(_version ve4)
	(_time 1640542117205 2021.12.26 20:08:37)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code cec1c79b9f999ed8cacadc9197c8ccc8c7c9cac9cd)
	(_ent
		(_time 1639937194601)
	)
	(_generate gen1 0 41(_for 2 )
		(_inst g1 0 43(_ent . xor2 simple)
			(_port
				((x0)(cin))
				((x1)(b(_object 0)))
				((y)(b_neg(_object 0)))
			)
		)
		(_inst g2 0 44(_ent . fullAdder simple)
			(_port
				((x)(a(_object 0)))
				((y)(b_neg(_object 0)))
				((z)(ripple(_object 0)))
				((s)(r(_object 0)))
				((co)(ripple(_index 1)))
			)
		)
		(_object
			(_cnst(_int i 2 0 41(_arch)))
		)
	)
	(_inst g3 0 46(_ent . xor2 simple)
		(_port
			((x0)(cin))
			((x1)(b(7)))
			((y)(b_neg(7)))
		)
	)
	(_inst g4 0 47(_ent . fullAdder simple)
		(_port
			((x)(a(7)))
			((y)(b_neg(7)))
			((z)(ripple(7)))
			((s)(r(7)))
			((co)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 34(_ent(_in))))
		(_port(_int r 0 0 34(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int ripple 1 0 38(_arch(_uni))))
		(_sig(_int b_neg 1 0 38(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 41(_scalar (_to i 0 i 6))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_alias((ripple(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . simple 2 -1)
)
I 000047 55 2166          1640542117210 Stage1
(_unit VHDL(comparator 0 54(stage1 0 58))
	(_version ve4)
	(_time 1640542117211 2021.12.26 20:08:37)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code cec1c59bcd99ced9cfc0df959dc8cfc9cac898c9cc)
	(_ent
		(_time 1640378528229)
	)
	(_inst g1 0 64(_ent . Adder8bits simple)
		(_port
			((a)(x))
			((b)(y))
			((cin)(c1))
			((r)(r))
			((cout)(c2))
		)
	)
	(_inst g2 0 65(_ent . and2 simple)
		(_port
			((x0)(r(7)))
			((x1)(_code 0))
			((y)(f1))
		)
	)
	(_inst g3 0 66(_ent . not1 simple)
		(_port
			((x)(y(7)))
			((y)(yn))
		)
	)
	(_inst g4 0 67(_ent . and2 simple)
		(_port
			((x0)(x(7)))
			((x1)(yn))
			((y)(f2))
		)
	)
	(_inst g5 0 68(_ent . or2 simple)
		(_port
			((x0)(f1))
			((x1)(f2))
			((y)(f))
		)
	)
	(_inst g6 0 69(_ent . nor8 simple)
		(_port
			((x)(r))
			((y)(g))
		)
	)
	(_inst g7 0 70(_ent . nor2 simple)
		(_port
			((x0)(f))
			((x1)(g))
			((y)(h))
		)
	)
	(_inst reg0 0 71(_ent . DFF)
		(_port
			((D)(h))
			((clk)(clk))
			((Q)(b))
		)
	)
	(_inst reg1 0 72(_ent . DFF)
		(_port
			((D)(g))
			((clk)(clk))
			((Q)(e))
		)
	)
	(_inst reg2 0 73(_ent . DFF)
		(_port
			((D)(f))
			((clk)(clk))
			((Q)(s))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59(_array -1((_dto i 7 i 0)))))
		(_sig(_int r 1 0 59(_arch(_uni))))
		(_sig(_int c1 -1 0 60(_arch(_uni((i 3))))))
		(_sig(_int c2 -1 0 61(_arch(_uni))))
		(_sig(_int f1 -1 0 62(_arch(_uni))))
		(_sig(_int f2 -1 0 62(_arch(_uni))))
		(_sig(_int yn -1 0 62(_arch(_uni))))
		(_sig(_int f -1 0 62(_arch(_uni))))
		(_sig(_int g -1 0 62(_arch(_uni))))
		(_sig(_int h -1 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage1 1 -1)
)
I 000043 55 1398          1640542117216 bb
(_unit VHDL(testb 0 54(bb 0 83))
	(_version ve4)
	(_time 1640542117217 2021.12.26 20:08:37)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code ded0d28c8e8889c9dbdacc858bd8dbd9ddd9dad8dc)
	(_ent
		(_time 1639937194607)
	)
	(_inst g0 0 89(_ent . TestGenerator simple)
		(_port
			((clk)(clk))
			((x)(x))
			((y)(y))
			((b)(b1))
			((e)(e1))
			((s)(s1))
		)
	)
	(_inst g1 0 90(_ent . Comparator Stage2)
		(_port
			((x)(x))
			((y)(y))
			((clk)(clk))
			((b)(b2))
			((e)(e2))
			((s)(s2))
		)
	)
	(_inst g2 0 91(_ent . Analyzer simple)
		(_port
			((b1)(b1))
			((e1)(e1))
			((s1)(s1))
			((b2)(b2))
			((e2)(e2))
			((s2)(s2))
			((clk)(clk))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 84(_array -1((_dto i 7 i 0)))))
		(_sig(_int x 0 0 84(_arch(_uni))))
		(_sig(_int y 0 0 84(_arch(_uni))))
		(_sig(_int clk -1 0 85(_arch(_uni((i 2))))))
		(_sig(_int b1 -1 0 86(_arch(_uni))))
		(_sig(_int e1 -1 0 86(_arch(_uni))))
		(_sig(_int s1 -1 0 86(_arch(_uni))))
		(_sig(_int b2 -1 0 86(_arch(_uni))))
		(_sig(_int e2 -1 0 86(_arch(_uni))))
		(_sig(_int s2 -1 0 86(_arch(_uni))))
		(_prcs
			(line__93(_arch 0 0 93(_assignment(_trgt(2))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . bb 1 -1)
)
I 000047 55 716           1640542120085 simple
(_unit VHDL(halfadder 0 4(simple 0 8))
	(_version ve4)
	(_time 1640542120086 2021.12.26 20:08:40)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 194e151e114e1e0f1f4d08434c1f1d1f1c1e1b1f11)
	(_ent
		(_time 1639929792197)
	)
	(_inst g1 0 10(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g2 0 11(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int c -1 0 5(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1040          1640542120091 simple
(_unit VHDL(fulladder 0 4(simple 0 21))
	(_version ve4)
	(_time 1640542120092 2021.12.26 20:08:40)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 194e1b1f154e1e0f4a4b08434c1f1d1f1c1e1b1f1f)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 24(_ent . halfAdder simple)
		(_port
			((x)(x))
			((y)(y))
			((s)(a))
			((c)(b))
		)
	)
	(_inst g2 0 25(_ent . halfAdder simple)
		(_port
			((x)(a))
			((y)(z))
			((s)(s))
			((c)(d))
		)
	)
	(_inst g3 0 26(_ent . or2 simple)
		(_port
			((x0)(b))
			((x1)(d))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 22(_arch(_uni))))
		(_sig(_int b -1 0 22(_arch(_uni))))
		(_sig(_int c -1 0 22(_arch(_uni))))
		(_sig(_int d -1 0 22(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1779          1640542120097 simple
(_unit VHDL(adder8bits 0 33(simple 0 37))
	(_version ve4)
	(_time 1640542120098 2021.12.26 20:08:40)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 194e1c1e144e490f1d1d0b46401f1b1f101e1d1e1a)
	(_ent
		(_time 1639937194601)
	)
	(_generate gen1 0 41(_for 2 )
		(_inst g1 0 43(_ent . xor2 simple)
			(_port
				((x0)(cin))
				((x1)(b(_object 0)))
				((y)(b_neg(_object 0)))
			)
		)
		(_inst g2 0 44(_ent . fullAdder simple)
			(_port
				((x)(a(_object 0)))
				((y)(b_neg(_object 0)))
				((z)(ripple(_object 0)))
				((s)(r(_object 0)))
				((co)(ripple(_index 1)))
			)
		)
		(_object
			(_cnst(_int i 2 0 41(_arch)))
		)
	)
	(_inst g3 0 46(_ent . xor2 simple)
		(_port
			((x0)(cin))
			((x1)(b(7)))
			((y)(b_neg(7)))
		)
	)
	(_inst g4 0 47(_ent . fullAdder simple)
		(_port
			((x)(a(7)))
			((y)(b_neg(7)))
			((z)(ripple(7)))
			((s)(r(7)))
			((co)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 34(_ent(_in))))
		(_port(_int r 0 0 34(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int ripple 1 0 38(_arch(_uni))))
		(_sig(_int b_neg 1 0 38(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 41(_scalar (_to i 0 i 6))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_alias((ripple(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . simple 2 -1)
)
I 000047 55 2166          1640542120103 Stage1
(_unit VHDL(comparator 0 54(stage1 0 58))
	(_version ve4)
	(_time 1640542120104 2021.12.26 20:08:40)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 194e1e1e464e190e181708424a1f181e1d1f4f1e1b)
	(_ent
		(_time 1640378528229)
	)
	(_inst g1 0 64(_ent . Adder8bits simple)
		(_port
			((a)(x))
			((b)(y))
			((cin)(c1))
			((r)(r))
			((cout)(c2))
		)
	)
	(_inst g2 0 65(_ent . and2 simple)
		(_port
			((x0)(r(7)))
			((x1)(_code 0))
			((y)(f1))
		)
	)
	(_inst g3 0 66(_ent . not1 simple)
		(_port
			((x)(y(7)))
			((y)(yn))
		)
	)
	(_inst g4 0 67(_ent . and2 simple)
		(_port
			((x0)(x(7)))
			((x1)(yn))
			((y)(f2))
		)
	)
	(_inst g5 0 68(_ent . or2 simple)
		(_port
			((x0)(f1))
			((x1)(f2))
			((y)(f))
		)
	)
	(_inst g6 0 69(_ent . nor8 simple)
		(_port
			((x)(r))
			((y)(g))
		)
	)
	(_inst g7 0 70(_ent . nor2 simple)
		(_port
			((x0)(f))
			((x1)(g))
			((y)(h))
		)
	)
	(_inst reg0 0 71(_ent . DFF)
		(_port
			((D)(h))
			((clk)(clk))
			((Q)(b))
		)
	)
	(_inst reg1 0 72(_ent . DFF)
		(_port
			((D)(g))
			((clk)(clk))
			((Q)(e))
		)
	)
	(_inst reg2 0 73(_ent . DFF)
		(_port
			((D)(f))
			((clk)(clk))
			((Q)(s))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59(_array -1((_dto i 7 i 0)))))
		(_sig(_int r 1 0 59(_arch(_uni))))
		(_sig(_int c1 -1 0 60(_arch(_uni((i 3))))))
		(_sig(_int c2 -1 0 61(_arch(_uni))))
		(_sig(_int f1 -1 0 62(_arch(_uni))))
		(_sig(_int f2 -1 0 62(_arch(_uni))))
		(_sig(_int yn -1 0 62(_arch(_uni))))
		(_sig(_int f -1 0 62(_arch(_uni))))
		(_sig(_int g -1 0 62(_arch(_uni))))
		(_sig(_int h -1 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage1 1 -1)
)
I 000043 55 1398          1640542120109 bb
(_unit VHDL(testb 0 54(bb 0 83))
	(_version ve4)
	(_time 1640542120110 2021.12.26 20:08:40)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 297f292d257f7e3e2c2d3b727c2f2c2e2a2e2d2f2b)
	(_ent
		(_time 1639937194607)
	)
	(_inst g0 0 89(_ent . TestGenerator simple)
		(_port
			((clk)(clk))
			((x)(x))
			((y)(y))
			((b)(b1))
			((e)(e1))
			((s)(s1))
		)
	)
	(_inst g1 0 90(_ent . Comparator Stage2)
		(_port
			((x)(x))
			((y)(y))
			((clk)(clk))
			((b)(b2))
			((e)(e2))
			((s)(s2))
		)
	)
	(_inst g2 0 91(_ent . Analyzer simple)
		(_port
			((b1)(b1))
			((e1)(e1))
			((s1)(s1))
			((b2)(b2))
			((e2)(e2))
			((s2)(s2))
			((clk)(clk))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 84(_array -1((_dto i 7 i 0)))))
		(_sig(_int x 0 0 84(_arch(_uni))))
		(_sig(_int y 0 0 84(_arch(_uni))))
		(_sig(_int clk -1 0 85(_arch(_uni((i 2))))))
		(_sig(_int b1 -1 0 86(_arch(_uni))))
		(_sig(_int e1 -1 0 86(_arch(_uni))))
		(_sig(_int s1 -1 0 86(_arch(_uni))))
		(_sig(_int b2 -1 0 86(_arch(_uni))))
		(_sig(_int e2 -1 0 86(_arch(_uni))))
		(_sig(_int s2 -1 0 86(_arch(_uni))))
		(_prcs
			(line__93(_arch 0 0 93(_assignment(_trgt(2))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . bb 1 -1)
)
I 000047 55 547           1640542123593 simple
(_unit VHDL(not1 0 38(simple 0 10))
	(_version ve4)
	(_time 1640542123594 2021.12.26 20:08:43)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code c5919190969395d6c492809fc2c2c1c6c4c390c393)
	(_ent
		(_time 1639843843901)
	)
	(_object
		(_port(_int x -1 0 39(_ent(_in))))
		(_port(_int y -1 0 39(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 590           1640542123599 simple
(_unit VHDL(and2 0 50(simple 0 22))
	(_version ve4)
	(_time 1640542123600 2021.12.26 20:08:43)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code c591c590959295d6c792d49fc1c3c1c6c7c3c4c390)
	(_ent
		(_time 1639843843907)
	)
	(_object
		(_port(_int x0 -1 0 51(_ent(_in))))
		(_port(_int x1 -1 0 51(_ent(_in))))
		(_port(_int y -1 0 51(_ent(_out))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 632           1640542123605 simple
(_unit VHDL(and3 0 28(simple 0 34))
	(_version ve4)
	(_time 1640542123606 2021.12.26 20:08:43)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code c591c590959295d6c692d49fc1c3c1c6c6c3c4c390)
	(_ent
		(_time 1640197178651)
	)
	(_object
		(_port(_int x0 -1 0 29(_ent(_in))))
		(_port(_int x1 -1 0 29(_ent(_in))))
		(_port(_int x2 -1 0 29(_ent(_in))))
		(_port(_int y -1 0 29(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 674           1640542123611 simple
(_unit VHDL(and4 0 40(simple 0 46))
	(_version ve4)
	(_time 1640542123612 2021.12.26 20:08:43)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code d581d587858285c6d182c48fd1d3d1d6d1d3d4d380)
	(_ent
		(_time 1640197178657)
	)
	(_object
		(_port(_int x0 -1 0 41(_ent(_in))))
		(_port(_int x1 -1 0 41(_ent(_in))))
		(_port(_int x2 -1 0 41(_ent(_in))))
		(_port(_int x3 -1 0 41(_ent(_in))))
		(_port(_int y -1 0 41(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 589           1640542123617 simple
(_unit VHDL(or2 0 62(simple 0 60))
	(_version ve4)
	(_time 1640542123618 2021.12.26 20:08:43)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code d5818286d28783c38383c78a86d383d2d7d6d7d383)
	(_ent
		(_time 1639843843913)
	)
	(_object
		(_port(_int x0 -1 0 63(_ent(_in))))
		(_port(_int x1 -1 0 63(_ent(_in))))
		(_port(_int y -1 0 63(_ent(_out))))
		(_prcs
			(line__62(_arch 0 0 62(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 673           1640542123623 simple
(_unit VHDL(or4 0 64(simple 0 72))
	(_version ve4)
	(_time 1640542123624 2021.12.26 20:08:43)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code d5818286d28785c38383c78a80d383d2d7d6d1d383)
	(_ent
		(_time 1640197178669)
	)
	(_object
		(_port(_int x0 -1 0 65(_ent(_in))))
		(_port(_int x1 -1 0 65(_ent(_in))))
		(_port(_int x2 -1 0 65(_ent(_in))))
		(_port(_int x3 -1 0 65(_ent(_in))))
		(_port(_int y -1 0 65(_ent(_out))))
		(_prcs
			(line__74(_arch 0 0 74(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 672           1640542123629 simple
(_unit VHDL(or8 0 76(simple 0 84))
	(_version ve4)
	(_time 1640542123630 2021.12.26 20:08:43)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code d5818286d28789c38383c78a8cd383d2d7d6ddd383)
	(_ent
		(_time 1640269542946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 77(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 77(_ent(_in))))
		(_port(_int y -1 0 77(_ent(_out))))
		(_prcs
			(line__86(_arch 0 0 86(_assignment(_trgt(1))(_sens(0(7))(0(6))(0(5))(0(4))(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 593           1640542123635 simple
(_unit VHDL(nand2 0 74(simple 0 98))
	(_version ve4)
	(_time 1640542123636 2021.12.26 20:08:43)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code e4b0b0b7e1b3e5f2e0b6f6bee0e2e5e2b1e2e0e7e6)
	(_ent
		(_time 1639843843919)
	)
	(_object
		(_port(_int x0 -1 0 75(_ent(_in))))
		(_port(_int x1 -1 0 75(_ent(_in))))
		(_port(_int y -1 0 75(_ent(_out))))
		(_prcs
			(line__100(_arch 0 0 100(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 593           1640542123641 simple
(_unit VHDL(nor2 0 86(simple 0 112))
	(_version ve4)
	(_time 1640542123642 2021.12.26 20:08:43)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code e4b0b0b7b6b2b2f7e6b3a1bee3e3e6e7e6e2b1e2b2)
	(_ent
		(_time 1639843843925)
	)
	(_object
		(_port(_int x0 -1 0 87(_ent(_in))))
		(_port(_int x1 -1 0 87(_ent(_in))))
		(_port(_int y -1 0 87(_ent(_out))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 719           1640542123647 simple
(_unit VHDL(nor8 0 112(simple 0 124))
	(_version ve4)
	(_time 1640542123648 2021.12.26 20:08:43)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code f4a0a0a4a6a2a2e7fca1b1aef3f3f6f7fcf2a1f2a2)
	(_ent
		(_time 1640379461823)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 113(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 113(_ent(_in))))
		(_port(_int y -1 0 113(_ent(_out))))
		(_sig(_int n -1 0 125(_int(_uni))))
		(_prcs
			(line__128(_arch 0 0 128(_assignment(_trgt(1))(_sens(0(7))(0(6))(0(5))(0(4))(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 594           1640542123653 simple
(_unit VHDL(xnor2 0 98(simple 0 140))
	(_version ve4)
	(_time 1640542123654 2021.12.26 20:08:43)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code f4a1fda4a5a3f6e3f6a6e6afadf2a1f2a2f3f6f7f6)
	(_ent
		(_time 1639843843931)
	)
	(_object
		(_port(_int x0 -1 0 99(_ent(_in))))
		(_port(_int x1 -1 0 99(_ent(_in))))
		(_port(_int y -1 0 99(_ent(_out))))
		(_prcs
			(line__142(_arch 0 0 142(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 597           1640542123659 simple
(_unit VHDL(xor2 0 110(simple 0 152))
	(_version ve4)
	(_time 1640542123660 2021.12.26 20:08:43)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code f4a1fda4a6a2a2e7f6a2ecaef3f3f6f7f6f3fcf2a2)
	(_ent
		(_time 1639843843937)
	)
	(_object
		(_port(_int x0 -1 0 111(_ent(_in))))
		(_port(_int x1 -1 0 111(_ent(_in))))
		(_port(_int y -1 0 111(_ent(_out))))
		(_prcs
			(line__154(_arch 0 0 154(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 640           1640542123665 simple
(_unit VHDL(xor3 0 122(simple 0 166))
	(_version ve4)
	(_time 1640542123666 2021.12.26 20:08:43)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 035609055655551000551b590404010000040b0555)
	(_ent
		(_time 1639844280714)
	)
	(_object
		(_port(_int x0 -1 0 123(_ent(_in))))
		(_port(_int x1 -1 0 123(_ent(_in))))
		(_port(_int x2 -1 0 123(_ent(_in))))
		(_port(_int y -1 0 123(_ent(_out))))
		(_prcs
			(line__168(_arch 0 0 168(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 685           1640542123671 simple
(_unit VHDL(dff 0 136(simple 0 180))
	(_version ve4)
	(_time 1640542123672 2021.12.26 20:08:43)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 035705050654511507531559540507050505050507)
	(_ent
		(_time 1640269293882)
	)
	(_object
		(_port(_int D -1 0 137(_ent(_in))))
		(_port(_int clk -1 0 137(_ent(_in)(_event))))
		(_port(_int Q -1 0 137(_ent(_out))))
		(_prcs
			(line__182(_arch 0 0 182(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 859           1640542123677 simple
(_unit VHDL(dff8 0 165(simple 0 199))
	(_version ve4)
	(_time 1640542123678 2021.12.26 20:08:43)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 13471514164441001b410749441515101b15171515)
	(_ent
		(_time 1640378097214)
	)
	(_generate gen1 0 201(_for 1 )
		(_inst g1 0 203(_ent . DFF simple)
			(_port
				((D)(D(_object 0)))
				((clk)(clk))
				((Q)(Q(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 1 0 201(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 166(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 166(_ent(_in))))
		(_port(_int clk -1 0 166(_ent(_in))))
		(_port(_int Q 0 0 166(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 201(_scalar (_to i 0 i 7))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 2659          1640544418020 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640544418021 2021.12.26 20:46:58)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 6a3e6b6a6e3d3d7c3e6b7e303e6d6869626d626969)
	(_ent
		(_time 1640539523307)
	)
	(_inst g1 0 24(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(y(2)))
		)
	)
	(_inst g2 0 25(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 26(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 27(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 28(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 29(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 31(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 32(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(y(1)))
		)
	)
	(_inst g10 0 33(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 34(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 35(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 36(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(y(0)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 5(_array -1((_dto i 2 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_port(_int v -1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 10(_array -1((_dto i 2 i 0)))))
		(_sig(_int reg2 3 0 10(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_alias((v)(x(7))))(_simpleassign BUF)(_trgt(2))(_sens(0(7))))))
			(line__38(_arch 1 0 38(_assignment(_alias((y)(reg2)))(_trgt(1))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 2 -1)
)
I 000047 55 2381          1640544418026 simple
(_unit VHDL(mux8x1 0 45(simple 0 49))
	(_version ve4)
	(_time 1640544418027 2021.12.26 20:46:58)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 6a3e3a6b3e3c3679636572353a6c3e6d6f6d626962)
	(_ent
		(_time 1640534881241)
	)
	(_inst g0 0 53(_ent . not1 simple)
		(_port
			((x)(s(0)))
			((y)(s1(0)))
		)
	)
	(_inst g1 0 54(_ent . not1 simple)
		(_port
			((x)(s(1)))
			((y)(s1(1)))
		)
	)
	(_inst g2 0 55(_ent . not1 simple)
		(_port
			((x)(s(2)))
			((y)(s1(2)))
		)
	)
	(_inst g3 0 56(_ent . and4 simple)
		(_port
			((x0)(x(0)))
			((x1)(s1(0)))
			((x2)(s1(1)))
			((x3)(s1(2)))
			((y)(x1(0)))
		)
	)
	(_inst g4 0 57(_ent . and4 simple)
		(_port
			((x0)(x(1)))
			((x1)(s(0)))
			((x2)(s1(1)))
			((x3)(s1(2)))
			((y)(x1(1)))
		)
	)
	(_inst g5 0 58(_ent . and4 simple)
		(_port
			((x0)(x(2)))
			((x1)(s1(0)))
			((x2)(s(1)))
			((x3)(s1(2)))
			((y)(x1(2)))
		)
	)
	(_inst g6 0 59(_ent . and4 simple)
		(_port
			((x0)(x(3)))
			((x1)(s(0)))
			((x2)(s(1)))
			((x3)(s1(2)))
			((y)(x1(3)))
		)
	)
	(_inst g7 0 60(_ent . and4 simple)
		(_port
			((x0)(x(4)))
			((x1)(s1(0)))
			((x2)(s1(1)))
			((x3)(s(2)))
			((y)(x1(4)))
		)
	)
	(_inst g8 0 61(_ent . and4 simple)
		(_port
			((x0)(x(5)))
			((x1)(s(0)))
			((x2)(s1(1)))
			((x3)(s(2)))
			((y)(x1(5)))
		)
	)
	(_inst g9 0 62(_ent . and4 simple)
		(_port
			((x0)(x(6)))
			((x1)(s1(0)))
			((x2)(s(1)))
			((x3)(s(2)))
			((y)(x1(6)))
		)
	)
	(_inst g10 0 63(_ent . and4 simple)
		(_port
			((x0)(x(7)))
			((x1)(s(0)))
			((x2)(s(1)))
			((x3)(s(2)))
			((y)(x1(7)))
		)
	)
	(_inst g11 0 64(_ent . or8 simple)
		(_port
			((x)(x1))
			((y)(y))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 46(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 46(_array -1((_dto i 2 i 0)))))
		(_port(_int s 1 0 46(_ent(_in))))
		(_port(_int y -1 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 50(_array -1((_dto i 2 i 0)))))
		(_sig(_int s1 2 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 51(_array -1((_dto i 7 i 0)))))
		(_sig(_int x1 3 0 51(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1892          1640544418032 simple
(_unit VHDL(onebitcomp 0 72(simple 0 76))
	(_version ve4)
	(_time 1640544418033 2021.12.26 20:46:58)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 6a3e386a6e3d3b7c696973313f6c696c3c6c3e6d6a)
	(_ent
		(_time 1640539588321)
	)
	(_inst g1 0 79(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 80(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 81(_ent . not1 simple)
		(_port
			((x)(sn))
			((y)(snn))
		)
	)
	(_inst g4 0 82(_ent . and3 simple)
		(_port
			((x0)(snn))
			((x1)(x))
			((x2)(yn))
			((y)(c1))
		)
	)
	(_inst g5 0 83(_ent . and3 simple)
		(_port
			((x0)(sn))
			((x1)(xn))
			((x2)(y))
			((y)(c2))
		)
	)
	(_inst g6 0 84(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(b))
		)
	)
	(_inst g7 0 85(_ent . and3 simple)
		(_port
			((x0)(snn))
			((x1)(xn))
			((x2)(y))
			((y)(c3))
		)
	)
	(_inst g8 0 86(_ent . and3 simple)
		(_port
			((x0)(sn))
			((x1)(x))
			((x2)(yn))
			((y)(c4))
		)
	)
	(_inst g9 0 87(_ent . or2 simple)
		(_port
			((x0)(c3))
			((x1)(c4))
			((y)(s))
		)
	)
	(_inst g10 0 88(_ent . xnor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 73(_ent(_in))))
		(_port(_int y -1 0 73(_ent(_in))))
		(_port(_int sn -1 0 73(_ent(_in))))
		(_port(_int b -1 0 73(_ent(_out))))
		(_port(_int e -1 0 73(_ent(_out))))
		(_port(_int s -1 0 73(_ent(_out))))
		(_sig(_int xn -1 0 77(_arch(_uni))))
		(_sig(_int yn -1 0 77(_arch(_uni))))
		(_sig(_int snn -1 0 77(_arch(_uni))))
		(_sig(_int c1 -1 0 77(_arch(_uni))))
		(_sig(_int c2 -1 0 77(_arch(_uni))))
		(_sig(_int c3 -1 0 77(_arch(_uni))))
		(_sig(_int c4 -1 0 77(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 2088          1640544418036 Stage2
(_unit VHDL(comparator 0 54(stage2 1 95))
	(_version ve4)
	(_time 1640544418037 2021.12.26 20:46:58)
	(_source(\../src/Stage1.vhd\(\../src/Stage2.vhd\)))
	(_parameters tan)
	(_code 6a3e6d6a6d3d6a7d686c7b31396c6b6d6e6c3c6d68)
	(_ent
		(_time 1640378528229)
	)
	(_generate g1 1 102(_for 3 )
		(_inst g 1 104(_ent . xor2 simple)
			(_port
				((x0)(x(_object 0)))
				((x1)(y(_object 0)))
				((y)(diff(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 1 102(_arch)))
		)
	)
	(_inst g2 1 106(_ent . Encoder8x3 simple)
		(_port
			((x)(diff))
			((y)(en))
			((v)(v))
		)
	)
	(_inst g3 1 107(_ent . Mux8x1 simple)
		(_port
			((x)(x))
			((s)(en))
			((y)(x1))
		)
	)
	(_inst g4 1 108(_ent . Mux8x1 simple)
		(_port
			((x)(y))
			((s)(en))
			((y)(y1))
		)
	)
	(_inst g5 1 109(_ent . oneBitComp simple)
		(_port
			((x)(x1))
			((y)(y1))
			((sn)(v))
			((b)(b))
			((e)(e))
			((s)(s))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 96(_array -1((_dto i 7 i 0)))))
		(_sig(_int diff 1 1 96(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 97(_array -1((_dto i 2 i 0)))))
		(_sig(_int en 2 1 97(_arch(_uni))))
		(_sig(_int v -1 1 98(_arch(_uni))))
		(_sig(_int x1 -1 1 99(_arch(_uni((i 2))))))
		(_sig(_int y1 -1 1 99(_arch(_uni((i 2))))))
		(_sig(_int m -2 1 100(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~7~13 1 102(_scalar (_to i 0 i 7))))
		(_prcs
			(line__110(_arch 0 1 110(_prcs(_simple)(_trgt(3)(4)(5))(_sens(11))(_read(0)(1)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage2 1 -1)
)
I 000047 55 1636          1640544418042 simple
(_unit VHDL(testgenerator 0 108(simple 0 127))
	(_version ve4)
	(_time 1640544418043 2021.12.26 20:46:58)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 6a3f6a6a3e3c3d7d6f387d303e6c3f6c6f6d686c6b)
	(_ent
		(_time 1640445142134)
	)
	(_object
		(_port(_int clk -1 0 109(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 109(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 109(_ent(_out))))
		(_port(_int y 0 0 109(_ent(_out))))
		(_port(_int b -1 0 109(_ent(_out))))
		(_port(_int e -1 0 109(_ent(_out))))
		(_port(_int s -1 0 109(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 128(_array -1((_dto i 7 i 0)))))
		(_sig(_int x1 1 0 128(_arch(_uni))))
		(_sig(_int y1 1 0 128(_arch(_uni))))
		(_prcs
			(line__130(_arch 0 0 130(_prcs(_trgt(6)(7))(_sens(0))(_mon))))
			(line__142(_arch 1 0 142(_assignment(_alias((x)(x1)))(_trgt(1))(_sens(6)))))
			(line__143(_arch 2 0 143(_assignment(_alias((y)(y1)))(_trgt(2))(_sens(7)))))
			(line__144(_arch 3 0 144(_assignment(_trgt(3))(_sens(6)(7)))))
			(line__145(_arch 4 0 145(_assignment(_trgt(4))(_sens(6)(7)))))
			(line__146(_arch 5 0 146(_assignment(_trgt(5))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . simple 6 -1)
)
I 000047 55 1041          1640544418048 simple
(_unit VHDL(analyzer 0 152(simple 0 156))
	(_version ve4)
	(_time 1640544418049 2021.12.26 20:46:58)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 7a2e7f7b7e2d2f6c287b63217a7c7f7d787c7b7c2f)
	(_ent
		(_time 1640539532968)
	)
	(_object
		(_port(_int b1 -1 0 153(_ent(_in))))
		(_port(_int e1 -1 0 153(_ent(_in))))
		(_port(_int s1 -1 0 153(_ent(_in))))
		(_port(_int b2 -1 0 153(_ent(_in))))
		(_port(_int e2 -1 0 153(_ent(_in))))
		(_port(_int s2 -1 0 153(_ent(_in))))
		(_port(_int clk -1 0 153(_ent(_in)(_event))))
		(_prcs
			(line__158(_arch 0 0 158(_prcs(_sens(6))(_mon)(_read(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(1667330640 1633905012 1699881068 1936487795 1718182944 544367974 1836020326 1701344288 1952543343 2037146473 1952608032 1701734753 1651449956 1987208563 1769239393 7564911)
	)
	(_model . simple 1 -1)
)
I 000047 55 2578          1640544463672 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640544463673 2021.12.26 20:47:43)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code b3b3b0e7e5e4e4a5e7b3a7e9e7b4b1b0bbb4bbb0b0)
	(_ent
		(_time 1640539523307)
	)
	(_inst g1 0 24(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(y(2)))
		)
	)
	(_inst g2 0 25(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 26(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 27(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 28(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 29(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 31(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 32(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(y(1)))
		)
	)
	(_inst g10 0 33(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 34(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 35(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 36(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(y(0)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 5(_array -1((_dto i 2 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_port(_int v -1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 10(_array -1((_dto i 2 i 0)))))
		(_sig(_int reg2 3 0 10(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_alias((v)(x(7))))(_simpleassign BUF)(_trgt(2))(_sens(0(7))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 2381          1640544463678 simple
(_unit VHDL(mux8x1 0 45(simple 0 48))
	(_version ve4)
	(_time 1640544463679 2021.12.26 20:47:43)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code b3b3e1e6b5e5efa0babcabece3b5e7b4b6b4bbb0bb)
	(_ent
		(_time 1640534881241)
	)
	(_inst g0 0 52(_ent . not1 simple)
		(_port
			((x)(s(0)))
			((y)(s1(0)))
		)
	)
	(_inst g1 0 53(_ent . not1 simple)
		(_port
			((x)(s(1)))
			((y)(s1(1)))
		)
	)
	(_inst g2 0 54(_ent . not1 simple)
		(_port
			((x)(s(2)))
			((y)(s1(2)))
		)
	)
	(_inst g3 0 55(_ent . and4 simple)
		(_port
			((x0)(x(0)))
			((x1)(s1(0)))
			((x2)(s1(1)))
			((x3)(s1(2)))
			((y)(x1(0)))
		)
	)
	(_inst g4 0 56(_ent . and4 simple)
		(_port
			((x0)(x(1)))
			((x1)(s(0)))
			((x2)(s1(1)))
			((x3)(s1(2)))
			((y)(x1(1)))
		)
	)
	(_inst g5 0 57(_ent . and4 simple)
		(_port
			((x0)(x(2)))
			((x1)(s1(0)))
			((x2)(s(1)))
			((x3)(s1(2)))
			((y)(x1(2)))
		)
	)
	(_inst g6 0 58(_ent . and4 simple)
		(_port
			((x0)(x(3)))
			((x1)(s(0)))
			((x2)(s(1)))
			((x3)(s1(2)))
			((y)(x1(3)))
		)
	)
	(_inst g7 0 59(_ent . and4 simple)
		(_port
			((x0)(x(4)))
			((x1)(s1(0)))
			((x2)(s1(1)))
			((x3)(s(2)))
			((y)(x1(4)))
		)
	)
	(_inst g8 0 60(_ent . and4 simple)
		(_port
			((x0)(x(5)))
			((x1)(s(0)))
			((x2)(s1(1)))
			((x3)(s(2)))
			((y)(x1(5)))
		)
	)
	(_inst g9 0 61(_ent . and4 simple)
		(_port
			((x0)(x(6)))
			((x1)(s1(0)))
			((x2)(s(1)))
			((x3)(s(2)))
			((y)(x1(6)))
		)
	)
	(_inst g10 0 62(_ent . and4 simple)
		(_port
			((x0)(x(7)))
			((x1)(s(0)))
			((x2)(s(1)))
			((x3)(s(2)))
			((y)(x1(7)))
		)
	)
	(_inst g11 0 63(_ent . or8 simple)
		(_port
			((x)(x1))
			((y)(y))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 46(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 46(_array -1((_dto i 2 i 0)))))
		(_port(_int s 1 0 46(_ent(_in))))
		(_port(_int y -1 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 49(_array -1((_dto i 2 i 0)))))
		(_sig(_int s1 2 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 50(_array -1((_dto i 7 i 0)))))
		(_sig(_int x1 3 0 50(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1892          1640544463684 simple
(_unit VHDL(onebitcomp 0 72(simple 0 75))
	(_version ve4)
	(_time 1640544463685 2021.12.26 20:47:43)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code c3c39396959492d5c0c0da9896c5c0c595c597c4c3)
	(_ent
		(_time 1640539588321)
	)
	(_inst g1 0 78(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 79(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 80(_ent . not1 simple)
		(_port
			((x)(sn))
			((y)(snn))
		)
	)
	(_inst g4 0 81(_ent . and3 simple)
		(_port
			((x0)(snn))
			((x1)(x))
			((x2)(yn))
			((y)(c1))
		)
	)
	(_inst g5 0 82(_ent . and3 simple)
		(_port
			((x0)(sn))
			((x1)(xn))
			((x2)(y))
			((y)(c2))
		)
	)
	(_inst g6 0 83(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(b))
		)
	)
	(_inst g7 0 84(_ent . and3 simple)
		(_port
			((x0)(snn))
			((x1)(xn))
			((x2)(y))
			((y)(c3))
		)
	)
	(_inst g8 0 85(_ent . and3 simple)
		(_port
			((x0)(sn))
			((x1)(x))
			((x2)(yn))
			((y)(c4))
		)
	)
	(_inst g9 0 86(_ent . or2 simple)
		(_port
			((x0)(c3))
			((x1)(c4))
			((y)(s))
		)
	)
	(_inst g10 0 87(_ent . xnor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 73(_ent(_in))))
		(_port(_int y -1 0 73(_ent(_in))))
		(_port(_int sn -1 0 73(_ent(_in))))
		(_port(_int b -1 0 73(_ent(_out))))
		(_port(_int e -1 0 73(_ent(_out))))
		(_port(_int s -1 0 73(_ent(_out))))
		(_sig(_int xn -1 0 76(_arch(_uni))))
		(_sig(_int yn -1 0 76(_arch(_uni))))
		(_sig(_int snn -1 0 76(_arch(_uni))))
		(_sig(_int c1 -1 0 76(_arch(_uni))))
		(_sig(_int c2 -1 0 76(_arch(_uni))))
		(_sig(_int c3 -1 0 76(_arch(_uni))))
		(_sig(_int c4 -1 0 76(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 2087          1640544463688 Stage2
(_unit VHDL(comparator 0 54(stage2 1 94))
	(_version ve4)
	(_time 1640544463689 2021.12.26 20:47:43)
	(_source(\../src/Stage1.vhd\(\../src/Stage2.vhd\)))
	(_parameters tan)
	(_code c3c3c6969694c3d4c1c5d29890c5c2c4c7c595c4c1)
	(_ent
		(_time 1640378528229)
	)
	(_generate g1 1 101(_for 3 )
		(_inst g 1 103(_ent . xor2 simple)
			(_port
				((x0)(x(_object 0)))
				((x1)(y(_object 0)))
				((y)(diff(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 1 101(_arch)))
		)
	)
	(_inst g2 1 105(_ent . Encoder8x3 simple)
		(_port
			((x)(diff))
			((y)(en))
			((v)(v))
		)
	)
	(_inst g3 1 106(_ent . Mux8x1 simple)
		(_port
			((x)(x))
			((s)(en))
			((y)(x1))
		)
	)
	(_inst g4 1 107(_ent . Mux8x1 simple)
		(_port
			((x)(y))
			((s)(en))
			((y)(y1))
		)
	)
	(_inst g5 1 108(_ent . oneBitComp simple)
		(_port
			((x)(x1))
			((y)(y1))
			((sn)(v))
			((b)(b))
			((e)(e))
			((s)(s))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 95(_array -1((_dto i 7 i 0)))))
		(_sig(_int diff 1 1 95(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 96(_array -1((_dto i 2 i 0)))))
		(_sig(_int en 2 1 96(_arch(_uni))))
		(_sig(_int v -1 1 97(_arch(_uni))))
		(_sig(_int x1 -1 1 98(_arch(_uni((i 2))))))
		(_sig(_int y1 -1 1 98(_arch(_uni((i 2))))))
		(_sig(_int m -2 1 99(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~7~13 1 101(_scalar (_to i 0 i 7))))
		(_prcs
			(line__109(_arch 0 1 109(_prcs(_simple)(_trgt(3)(4)(5))(_sens(11))(_read(0)(1)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage2 1 -1)
)
I 000047 55 1636          1640544463694 simple
(_unit VHDL(testgenerator 0 108(simple 0 126))
	(_version ve4)
	(_time 1640544463695 2021.12.26 20:47:43)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code c3c2c196c59594d4c691d49997c596c5c6c4c1c5c2)
	(_ent
		(_time 1640445142134)
	)
	(_object
		(_port(_int clk -1 0 109(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 109(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 109(_ent(_out))))
		(_port(_int y 0 0 109(_ent(_out))))
		(_port(_int b -1 0 109(_ent(_out))))
		(_port(_int e -1 0 109(_ent(_out))))
		(_port(_int s -1 0 109(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 127(_array -1((_dto i 7 i 0)))))
		(_sig(_int x1 1 0 127(_arch(_uni))))
		(_sig(_int y1 1 0 127(_arch(_uni))))
		(_prcs
			(line__129(_arch 0 0 129(_prcs(_trgt(6)(7))(_sens(0))(_mon))))
			(line__141(_arch 1 0 141(_assignment(_alias((x)(x1)))(_trgt(1))(_sens(6)))))
			(line__142(_arch 2 0 142(_assignment(_alias((y)(y1)))(_trgt(2))(_sens(7)))))
			(line__143(_arch 3 0 143(_assignment(_trgt(3))(_sens(6)(7)))))
			(line__144(_arch 4 0 144(_assignment(_trgt(4))(_sens(6)(7)))))
			(line__145(_arch 5 0 145(_assignment(_trgt(5))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . simple 6 -1)
)
I 000047 55 1041          1640544463700 simple
(_unit VHDL(analyzer 0 152(simple 0 155))
	(_version ve4)
	(_time 1640544463701 2021.12.26 20:47:43)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code c3c3c496959496d591c2da98c3c5c6c4c1c5c2c596)
	(_ent
		(_time 1640539532968)
	)
	(_object
		(_port(_int b1 -1 0 153(_ent(_in))))
		(_port(_int e1 -1 0 153(_ent(_in))))
		(_port(_int s1 -1 0 153(_ent(_in))))
		(_port(_int b2 -1 0 153(_ent(_in))))
		(_port(_int e2 -1 0 153(_ent(_in))))
		(_port(_int s2 -1 0 153(_ent(_in))))
		(_port(_int clk -1 0 153(_ent(_in)(_event))))
		(_prcs
			(line__157(_arch 0 0 157(_prcs(_sens(6))(_mon)(_read(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(1667330640 1633905012 1699881068 1936487795 1718182944 544367974 1836020326 1701344288 1952543343 2037146473 1952608032 1701734753 1651449956 1987208563 1769239393 7564911)
	)
	(_model . simple 1 -1)
)
I 000047 55 2455          1640544509978 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640544509979 2021.12.26 20:48:29)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 9c9bcb939acbcb8ac89f88c6c89b9e9f949b949f9f)
	(_ent
		(_time 1640539523307)
	)
	(_inst g1 0 23(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(y(2)))
		)
	)
	(_inst g2 0 24(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 25(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 26(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 27(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 28(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 29(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 31(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(y(1)))
		)
	)
	(_inst g10 0 32(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 33(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 34(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 35(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(y(0)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 5(_array -1((_dto i 2 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_port(_int v -1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_alias((v)(x(7))))(_simpleassign BUF)(_trgt(2))(_sens(0(7))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 2381          1640544509984 simple
(_unit VHDL(mux8x1 0 45(simple 0 47))
	(_version ve4)
	(_time 1640544509985 2021.12.26 20:48:29)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 9c9b9a92cacac08f959384c3cc9ac89b999b949f94)
	(_ent
		(_time 1640534881241)
	)
	(_inst g0 0 51(_ent . not1 simple)
		(_port
			((x)(s(0)))
			((y)(s1(0)))
		)
	)
	(_inst g1 0 52(_ent . not1 simple)
		(_port
			((x)(s(1)))
			((y)(s1(1)))
		)
	)
	(_inst g2 0 53(_ent . not1 simple)
		(_port
			((x)(s(2)))
			((y)(s1(2)))
		)
	)
	(_inst g3 0 54(_ent . and4 simple)
		(_port
			((x0)(x(0)))
			((x1)(s1(0)))
			((x2)(s1(1)))
			((x3)(s1(2)))
			((y)(x1(0)))
		)
	)
	(_inst g4 0 55(_ent . and4 simple)
		(_port
			((x0)(x(1)))
			((x1)(s(0)))
			((x2)(s1(1)))
			((x3)(s1(2)))
			((y)(x1(1)))
		)
	)
	(_inst g5 0 56(_ent . and4 simple)
		(_port
			((x0)(x(2)))
			((x1)(s1(0)))
			((x2)(s(1)))
			((x3)(s1(2)))
			((y)(x1(2)))
		)
	)
	(_inst g6 0 57(_ent . and4 simple)
		(_port
			((x0)(x(3)))
			((x1)(s(0)))
			((x2)(s(1)))
			((x3)(s1(2)))
			((y)(x1(3)))
		)
	)
	(_inst g7 0 58(_ent . and4 simple)
		(_port
			((x0)(x(4)))
			((x1)(s1(0)))
			((x2)(s1(1)))
			((x3)(s(2)))
			((y)(x1(4)))
		)
	)
	(_inst g8 0 59(_ent . and4 simple)
		(_port
			((x0)(x(5)))
			((x1)(s(0)))
			((x2)(s1(1)))
			((x3)(s(2)))
			((y)(x1(5)))
		)
	)
	(_inst g9 0 60(_ent . and4 simple)
		(_port
			((x0)(x(6)))
			((x1)(s1(0)))
			((x2)(s(1)))
			((x3)(s(2)))
			((y)(x1(6)))
		)
	)
	(_inst g10 0 61(_ent . and4 simple)
		(_port
			((x0)(x(7)))
			((x1)(s(0)))
			((x2)(s(1)))
			((x3)(s(2)))
			((y)(x1(7)))
		)
	)
	(_inst g11 0 62(_ent . or8 simple)
		(_port
			((x)(x1))
			((y)(y))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 46(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 46(_array -1((_dto i 2 i 0)))))
		(_port(_int s 1 0 46(_ent(_in))))
		(_port(_int y -1 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 48(_array -1((_dto i 2 i 0)))))
		(_sig(_int s1 2 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 49(_array -1((_dto i 7 i 0)))))
		(_sig(_int x1 3 0 49(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1892          1640544509990 simple
(_unit VHDL(onebitcomp 0 72(simple 0 74))
	(_version ve4)
	(_time 1640544509991 2021.12.26 20:48:29)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 9c9b98939acbcd8a9f9f85c7c99a9f9aca9ac89b9c)
	(_ent
		(_time 1640539588321)
	)
	(_inst g1 0 77(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 78(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 79(_ent . not1 simple)
		(_port
			((x)(sn))
			((y)(snn))
		)
	)
	(_inst g4 0 80(_ent . and3 simple)
		(_port
			((x0)(snn))
			((x1)(x))
			((x2)(yn))
			((y)(c1))
		)
	)
	(_inst g5 0 81(_ent . and3 simple)
		(_port
			((x0)(sn))
			((x1)(xn))
			((x2)(y))
			((y)(c2))
		)
	)
	(_inst g6 0 82(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(b))
		)
	)
	(_inst g7 0 83(_ent . and3 simple)
		(_port
			((x0)(snn))
			((x1)(xn))
			((x2)(y))
			((y)(c3))
		)
	)
	(_inst g8 0 84(_ent . and3 simple)
		(_port
			((x0)(sn))
			((x1)(x))
			((x2)(yn))
			((y)(c4))
		)
	)
	(_inst g9 0 85(_ent . or2 simple)
		(_port
			((x0)(c3))
			((x1)(c4))
			((y)(s))
		)
	)
	(_inst g10 0 86(_ent . xnor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 73(_ent(_in))))
		(_port(_int y -1 0 73(_ent(_in))))
		(_port(_int sn -1 0 73(_ent(_in))))
		(_port(_int b -1 0 73(_ent(_out))))
		(_port(_int e -1 0 73(_ent(_out))))
		(_port(_int s -1 0 73(_ent(_out))))
		(_sig(_int xn -1 0 75(_arch(_uni))))
		(_sig(_int yn -1 0 75(_arch(_uni))))
		(_sig(_int snn -1 0 75(_arch(_uni))))
		(_sig(_int c1 -1 0 75(_arch(_uni))))
		(_sig(_int c2 -1 0 75(_arch(_uni))))
		(_sig(_int c3 -1 0 75(_arch(_uni))))
		(_sig(_int c4 -1 0 75(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 2087          1640544509994 Stage2
(_unit VHDL(comparator 0 54(stage2 1 93))
	(_version ve4)
	(_time 1640544509995 2021.12.26 20:48:29)
	(_source(\../src/Stage1.vhd\(\../src/Stage2.vhd\)))
	(_parameters tan)
	(_code 9c9bcd9399cb9c8b9e9a8dc7cf9a9d9b989aca9b9e)
	(_ent
		(_time 1640378528229)
	)
	(_generate g1 1 100(_for 3 )
		(_inst g 1 102(_ent . xor2 simple)
			(_port
				((x0)(x(_object 0)))
				((x1)(y(_object 0)))
				((y)(diff(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 1 100(_arch)))
		)
	)
	(_inst g2 1 104(_ent . Encoder8x3 simple)
		(_port
			((x)(diff))
			((y)(en))
			((v)(v))
		)
	)
	(_inst g3 1 105(_ent . Mux8x1 simple)
		(_port
			((x)(x))
			((s)(en))
			((y)(x1))
		)
	)
	(_inst g4 1 106(_ent . Mux8x1 simple)
		(_port
			((x)(y))
			((s)(en))
			((y)(y1))
		)
	)
	(_inst g5 1 107(_ent . oneBitComp simple)
		(_port
			((x)(x1))
			((y)(y1))
			((sn)(v))
			((b)(b))
			((e)(e))
			((s)(s))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 94(_array -1((_dto i 7 i 0)))))
		(_sig(_int diff 1 1 94(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 95(_array -1((_dto i 2 i 0)))))
		(_sig(_int en 2 1 95(_arch(_uni))))
		(_sig(_int v -1 1 96(_arch(_uni))))
		(_sig(_int x1 -1 1 97(_arch(_uni((i 2))))))
		(_sig(_int y1 -1 1 97(_arch(_uni((i 2))))))
		(_sig(_int m -2 1 98(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~7~13 1 100(_scalar (_to i 0 i 7))))
		(_prcs
			(line__108(_arch 0 1 108(_prcs(_simple)(_trgt(3)(4)(5))(_sens(11))(_read(0)(1)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage2 1 -1)
)
I 000047 55 1636          1640544510000 simple
(_unit VHDL(testgenerator 0 108(simple 0 125))
	(_version ve4)
	(_time 1640544510001 2021.12.26 20:48:29)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code abadfdfcfcfdfcbcaef9bcf1ffadfeadaeaca9adaa)
	(_ent
		(_time 1640445142134)
	)
	(_object
		(_port(_int clk -1 0 109(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 109(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 109(_ent(_out))))
		(_port(_int y 0 0 109(_ent(_out))))
		(_port(_int b -1 0 109(_ent(_out))))
		(_port(_int e -1 0 109(_ent(_out))))
		(_port(_int s -1 0 109(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 126(_array -1((_dto i 7 i 0)))))
		(_sig(_int x1 1 0 126(_arch(_uni))))
		(_sig(_int y1 1 0 126(_arch(_uni))))
		(_prcs
			(line__128(_arch 0 0 128(_prcs(_trgt(6)(7))(_sens(0))(_mon))))
			(line__140(_arch 1 0 140(_assignment(_alias((x)(x1)))(_trgt(1))(_sens(6)))))
			(line__141(_arch 2 0 141(_assignment(_alias((y)(y1)))(_trgt(2))(_sens(7)))))
			(line__142(_arch 3 0 142(_assignment(_trgt(3))(_sens(6)(7)))))
			(line__143(_arch 4 0 143(_assignment(_trgt(4))(_sens(6)(7)))))
			(line__144(_arch 5 0 144(_assignment(_trgt(5))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . simple 6 -1)
)
I 000047 55 1041          1640544510006 simple
(_unit VHDL(analyzer 0 152(simple 0 154))
	(_version ve4)
	(_time 1640544510007 2021.12.26 20:48:29)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code abacf8fcacfcfebdf9aab2f0abadaeaca9adaaadfe)
	(_ent
		(_time 1640539532968)
	)
	(_object
		(_port(_int b1 -1 0 153(_ent(_in))))
		(_port(_int e1 -1 0 153(_ent(_in))))
		(_port(_int s1 -1 0 153(_ent(_in))))
		(_port(_int b2 -1 0 153(_ent(_in))))
		(_port(_int e2 -1 0 153(_ent(_in))))
		(_port(_int s2 -1 0 153(_ent(_in))))
		(_port(_int clk -1 0 153(_ent(_in)(_event))))
		(_prcs
			(line__156(_arch 0 0 156(_prcs(_sens(6))(_mon)(_read(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(1667330640 1633905012 1699881068 1936487795 1718182944 544367974 1836020326 1701344288 1952543343 2037146473 1952608032 1701734753 1651449956 1987208563 1769239393 7564911)
	)
	(_model . simple 1 -1)
)
I 000047 55 2455          1640545360301 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640545360302 2021.12.26 21:02:40)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 34333431656363226037206e603336373c333c3737)
	(_ent
		(_time 1640539523307)
	)
	(_inst g1 0 23(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(y(2)))
		)
	)
	(_inst g2 0 24(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 25(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 26(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 27(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 28(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 29(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 31(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(y(1)))
		)
	)
	(_inst g10 0 32(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 33(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 34(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 35(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(y(0)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 5(_array -1((_dto i 2 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_port(_int v -1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_alias((v)(x(7))))(_simpleassign BUF)(_trgt(2))(_sens(0(7))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 2381          1640545360307 simple
(_unit VHDL(mux8x1 0 45(simple 0 47))
	(_version ve4)
	(_time 1640545360308 2021.12.26 21:02:40)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 34336530356268273d3b2c6b6432603331333c373c)
	(_ent
		(_time 1640534881241)
	)
	(_inst g0 0 51(_ent . not1 simple)
		(_port
			((x)(s(0)))
			((y)(s1(0)))
		)
	)
	(_inst g1 0 52(_ent . not1 simple)
		(_port
			((x)(s(1)))
			((y)(s1(1)))
		)
	)
	(_inst g2 0 53(_ent . not1 simple)
		(_port
			((x)(s(2)))
			((y)(s1(2)))
		)
	)
	(_inst g3 0 54(_ent . and4 simple)
		(_port
			((x0)(x(0)))
			((x1)(s1(0)))
			((x2)(s1(1)))
			((x3)(s1(2)))
			((y)(x1(0)))
		)
	)
	(_inst g4 0 55(_ent . and4 simple)
		(_port
			((x0)(x(1)))
			((x1)(s(0)))
			((x2)(s1(1)))
			((x3)(s1(2)))
			((y)(x1(1)))
		)
	)
	(_inst g5 0 56(_ent . and4 simple)
		(_port
			((x0)(x(2)))
			((x1)(s1(0)))
			((x2)(s(1)))
			((x3)(s1(2)))
			((y)(x1(2)))
		)
	)
	(_inst g6 0 57(_ent . and4 simple)
		(_port
			((x0)(x(3)))
			((x1)(s(0)))
			((x2)(s(1)))
			((x3)(s1(2)))
			((y)(x1(3)))
		)
	)
	(_inst g7 0 58(_ent . and4 simple)
		(_port
			((x0)(x(4)))
			((x1)(s1(0)))
			((x2)(s1(1)))
			((x3)(s(2)))
			((y)(x1(4)))
		)
	)
	(_inst g8 0 59(_ent . and4 simple)
		(_port
			((x0)(x(5)))
			((x1)(s(0)))
			((x2)(s1(1)))
			((x3)(s(2)))
			((y)(x1(5)))
		)
	)
	(_inst g9 0 60(_ent . and4 simple)
		(_port
			((x0)(x(6)))
			((x1)(s1(0)))
			((x2)(s(1)))
			((x3)(s(2)))
			((y)(x1(6)))
		)
	)
	(_inst g10 0 61(_ent . and4 simple)
		(_port
			((x0)(x(7)))
			((x1)(s(0)))
			((x2)(s(1)))
			((x3)(s(2)))
			((y)(x1(7)))
		)
	)
	(_inst g11 0 62(_ent . or8 simple)
		(_port
			((x)(x1))
			((y)(y))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 46(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 46(_array -1((_dto i 2 i 0)))))
		(_port(_int s 1 0 46(_ent(_in))))
		(_port(_int y -1 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 48(_array -1((_dto i 2 i 0)))))
		(_sig(_int s1 2 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 49(_array -1((_dto i 7 i 0)))))
		(_sig(_int x1 3 0 49(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1892          1640545360313 simple
(_unit VHDL(onebitcomp 0 72(simple 0 74))
	(_version ve4)
	(_time 1640545360314 2021.12.26 21:02:40)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 343367316563652237342d6f613237326232603334)
	(_ent
		(_time 1640539588321)
	)
	(_inst g1 0 77(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 78(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 79(_ent . not1 simple)
		(_port
			((x)(sn))
			((y)(snn))
		)
	)
	(_inst g4 0 81(_ent . and3 simple)
		(_port
			((x0)(snn))
			((x1)(x))
			((x2)(yn))
			((y)(c1))
		)
	)
	(_inst g5 0 82(_ent . and3 simple)
		(_port
			((x0)(sn))
			((x1)(xn))
			((x2)(y))
			((y)(c2))
		)
	)
	(_inst g6 0 83(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(b))
		)
	)
	(_inst g7 0 84(_ent . and3 simple)
		(_port
			((x0)(snn))
			((x1)(xn))
			((x2)(y))
			((y)(c3))
		)
	)
	(_inst g8 0 85(_ent . and3 simple)
		(_port
			((x0)(sn))
			((x1)(x))
			((x2)(yn))
			((y)(c4))
		)
	)
	(_inst g9 0 86(_ent . or2 simple)
		(_port
			((x0)(c3))
			((x1)(c4))
			((y)(s))
		)
	)
	(_inst g10 0 87(_ent . xnor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 73(_ent(_in))))
		(_port(_int y -1 0 73(_ent(_in))))
		(_port(_int sn -1 0 73(_ent(_in))))
		(_port(_int b -1 0 73(_ent(_out))))
		(_port(_int e -1 0 73(_ent(_out))))
		(_port(_int s -1 0 73(_ent(_out))))
		(_sig(_int xn -1 0 75(_arch(_uni))))
		(_sig(_int yn -1 0 75(_arch(_uni))))
		(_sig(_int snn -1 0 75(_arch(_uni))))
		(_sig(_int c1 -1 0 75(_arch(_uni))))
		(_sig(_int c2 -1 0 75(_arch(_uni))))
		(_sig(_int c3 -1 0 75(_arch(_uni))))
		(_sig(_int c4 -1 0 75(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 2087          1640545360317 Stage2
(_unit VHDL(comparator 0 54(stage2 1 94))
	(_version ve4)
	(_time 1640545360318 2021.12.26 21:02:40)
	(_source(\../src/Stage1.vhd\(\../src/Stage2.vhd\)))
	(_parameters tan)
	(_code 34333231666334233632256f673235333032623336)
	(_ent
		(_time 1640378528229)
	)
	(_generate g1 1 101(_for 3 )
		(_inst g 1 103(_ent . xor2 simple)
			(_port
				((x0)(x(_object 0)))
				((x1)(y(_object 0)))
				((y)(diff(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 1 101(_arch)))
		)
	)
	(_inst g2 1 105(_ent . Encoder8x3 simple)
		(_port
			((x)(diff))
			((y)(en))
			((v)(v))
		)
	)
	(_inst g3 1 106(_ent . Mux8x1 simple)
		(_port
			((x)(x))
			((s)(en))
			((y)(x1))
		)
	)
	(_inst g4 1 107(_ent . Mux8x1 simple)
		(_port
			((x)(y))
			((s)(en))
			((y)(y1))
		)
	)
	(_inst g5 1 108(_ent . oneBitComp simple)
		(_port
			((x)(x1))
			((y)(y1))
			((sn)(v))
			((b)(b))
			((e)(e))
			((s)(s))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 95(_array -1((_dto i 7 i 0)))))
		(_sig(_int diff 1 1 95(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 96(_array -1((_dto i 2 i 0)))))
		(_sig(_int en 2 1 96(_arch(_uni))))
		(_sig(_int v -1 1 97(_arch(_uni))))
		(_sig(_int x1 -1 1 98(_arch(_uni((i 2))))))
		(_sig(_int y1 -1 1 98(_arch(_uni((i 2))))))
		(_sig(_int m -2 1 99(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~7~13 1 101(_scalar (_to i 0 i 7))))
		(_prcs
			(line__109(_arch 0 1 109(_prcs(_simple)(_trgt(3)(4)(5))(_sens(11))(_read(0)(1)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage2 1 -1)
)
I 000047 55 1636          1640545360323 simple
(_unit VHDL(testgenerator 0 108(simple 0 126))
	(_version ve4)
	(_time 1640545360324 2021.12.26 21:02:40)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 34323531356263233166236e603261323133363235)
	(_ent
		(_time 1640445142134)
	)
	(_object
		(_port(_int clk -1 0 109(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 109(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 109(_ent(_out))))
		(_port(_int y 0 0 109(_ent(_out))))
		(_port(_int b -1 0 109(_ent(_out))))
		(_port(_int e -1 0 109(_ent(_out))))
		(_port(_int s -1 0 109(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 127(_array -1((_dto i 7 i 0)))))
		(_sig(_int x1 1 0 127(_arch(_uni))))
		(_sig(_int y1 1 0 127(_arch(_uni))))
		(_prcs
			(line__129(_arch 0 0 129(_prcs(_trgt(6)(7))(_sens(0))(_mon))))
			(line__141(_arch 1 0 141(_assignment(_alias((x)(x1)))(_trgt(1))(_sens(6)))))
			(line__142(_arch 2 0 142(_assignment(_alias((y)(y1)))(_trgt(2))(_sens(7)))))
			(line__143(_arch 3 0 143(_assignment(_trgt(3))(_sens(6)(7)))))
			(line__144(_arch 4 0 144(_assignment(_trgt(4))(_sens(6)(7)))))
			(line__145(_arch 5 0 145(_assignment(_trgt(5))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . simple 6 -1)
)
I 000047 55 1041          1640545360329 simple
(_unit VHDL(analyzer 0 152(simple 0 155))
	(_version ve4)
	(_time 1640545360330 2021.12.26 21:02:40)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 434447411514165511425a18434546444145424516)
	(_ent
		(_time 1640539532968)
	)
	(_object
		(_port(_int b1 -1 0 153(_ent(_in))))
		(_port(_int e1 -1 0 153(_ent(_in))))
		(_port(_int s1 -1 0 153(_ent(_in))))
		(_port(_int b2 -1 0 153(_ent(_in))))
		(_port(_int e2 -1 0 153(_ent(_in))))
		(_port(_int s2 -1 0 153(_ent(_in))))
		(_port(_int clk -1 0 153(_ent(_in)(_event))))
		(_prcs
			(line__157(_arch 0 0 157(_prcs(_sens(6))(_mon)(_read(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(1667330640 1633905012 1699881068 1936487795 1718182944 544367974 1836020326 1701344288 1952543343 2037146473 1952608032 1701734753 1651449956 1987208563 1769239393 7564911)
	)
	(_model . simple 1 -1)
)
I 000047 55 2455          1640546608159 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640546608160 2021.12.26 21:23:28)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 9790c498c5c0c081c39483cdc39095949f909f9494)
	(_ent
		(_time 1640539523307)
	)
	(_inst g1 0 23(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(y(2)))
		)
	)
	(_inst g2 0 24(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 25(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 26(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 27(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 28(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 29(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 31(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(y(1)))
		)
	)
	(_inst g10 0 32(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 33(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 34(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 35(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(y(0)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 5(_array -1((_dto i 2 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_port(_int v -1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_alias((v)(x(7))))(_simpleassign BUF)(_trgt(2))(_sens(0(7))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 2381          1640546608165 simple
(_unit VHDL(mux8x1 0 45(simple 0 47))
	(_version ve4)
	(_time 1640546608166 2021.12.26 21:23:28)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code a7a0a5f1a5f1fbb4aea8bff8f7a1f3a0a2a0afa4af)
	(_ent
		(_time 1640534881241)
	)
	(_inst g0 0 51(_ent . not1 simple)
		(_port
			((x)(s(0)))
			((y)(s1(0)))
		)
	)
	(_inst g1 0 52(_ent . not1 simple)
		(_port
			((x)(s(1)))
			((y)(s1(1)))
		)
	)
	(_inst g2 0 53(_ent . not1 simple)
		(_port
			((x)(s(2)))
			((y)(s1(2)))
		)
	)
	(_inst g3 0 54(_ent . and4 simple)
		(_port
			((x0)(x(0)))
			((x1)(s1(0)))
			((x2)(s1(1)))
			((x3)(s1(2)))
			((y)(x1(0)))
		)
	)
	(_inst g4 0 55(_ent . and4 simple)
		(_port
			((x0)(x(1)))
			((x1)(s(0)))
			((x2)(s1(1)))
			((x3)(s1(2)))
			((y)(x1(1)))
		)
	)
	(_inst g5 0 56(_ent . and4 simple)
		(_port
			((x0)(x(2)))
			((x1)(s1(0)))
			((x2)(s(1)))
			((x3)(s1(2)))
			((y)(x1(2)))
		)
	)
	(_inst g6 0 57(_ent . and4 simple)
		(_port
			((x0)(x(3)))
			((x1)(s(0)))
			((x2)(s(1)))
			((x3)(s1(2)))
			((y)(x1(3)))
		)
	)
	(_inst g7 0 58(_ent . and4 simple)
		(_port
			((x0)(x(4)))
			((x1)(s1(0)))
			((x2)(s1(1)))
			((x3)(s(2)))
			((y)(x1(4)))
		)
	)
	(_inst g8 0 59(_ent . and4 simple)
		(_port
			((x0)(x(5)))
			((x1)(s(0)))
			((x2)(s1(1)))
			((x3)(s(2)))
			((y)(x1(5)))
		)
	)
	(_inst g9 0 60(_ent . and4 simple)
		(_port
			((x0)(x(6)))
			((x1)(s1(0)))
			((x2)(s(1)))
			((x3)(s(2)))
			((y)(x1(6)))
		)
	)
	(_inst g10 0 61(_ent . and4 simple)
		(_port
			((x0)(x(7)))
			((x1)(s(0)))
			((x2)(s(1)))
			((x3)(s(2)))
			((y)(x1(7)))
		)
	)
	(_inst g11 0 62(_ent . or8 simple)
		(_port
			((x)(x1))
			((y)(y))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 46(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 46(_array -1((_dto i 2 i 0)))))
		(_port(_int s 1 0 46(_ent(_in))))
		(_port(_int y -1 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 48(_array -1((_dto i 2 i 0)))))
		(_sig(_int s1 2 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 49(_array -1((_dto i 7 i 0)))))
		(_sig(_int x1 3 0 49(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1892          1640546608171 simple
(_unit VHDL(onebitcomp 0 72(simple 0 74))
	(_version ve4)
	(_time 1640546608172 2021.12.26 21:23:28)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code a7a0a7f0f5f0f6b1a4a4befcf2a1a4a1f1a1f3a0a7)
	(_ent
		(_time 1640539588321)
	)
	(_inst g1 0 77(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 78(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 79(_ent . not1 simple)
		(_port
			((x)(sn))
			((y)(snn))
		)
	)
	(_inst g4 0 80(_ent . and3 simple)
		(_port
			((x0)(snn))
			((x1)(x))
			((x2)(yn))
			((y)(c1))
		)
	)
	(_inst g5 0 81(_ent . and3 simple)
		(_port
			((x0)(sn))
			((x1)(xn))
			((x2)(y))
			((y)(c2))
		)
	)
	(_inst g6 0 82(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(b))
		)
	)
	(_inst g7 0 83(_ent . and3 simple)
		(_port
			((x0)(snn))
			((x1)(xn))
			((x2)(y))
			((y)(c3))
		)
	)
	(_inst g8 0 84(_ent . and3 simple)
		(_port
			((x0)(sn))
			((x1)(x))
			((x2)(yn))
			((y)(c4))
		)
	)
	(_inst g9 0 85(_ent . or2 simple)
		(_port
			((x0)(c3))
			((x1)(c4))
			((y)(s))
		)
	)
	(_inst g10 0 86(_ent . xnor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 73(_ent(_in))))
		(_port(_int y -1 0 73(_ent(_in))))
		(_port(_int sn -1 0 73(_ent(_in))))
		(_port(_int b -1 0 73(_ent(_out))))
		(_port(_int e -1 0 73(_ent(_out))))
		(_port(_int s -1 0 73(_ent(_out))))
		(_sig(_int xn -1 0 75(_arch(_uni))))
		(_sig(_int yn -1 0 75(_arch(_uni))))
		(_sig(_int snn -1 0 75(_arch(_uni))))
		(_sig(_int c1 -1 0 75(_arch(_uni))))
		(_sig(_int c2 -1 0 75(_arch(_uni))))
		(_sig(_int c3 -1 0 75(_arch(_uni))))
		(_sig(_int c4 -1 0 75(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 2087          1640546608175 Stage2
(_unit VHDL(comparator 0 54(stage2 1 93))
	(_version ve4)
	(_time 1640546608176 2021.12.26 21:23:28)
	(_source(\../src/Stage1.vhd\(\../src/Stage2.vhd\)))
	(_parameters tan)
	(_code a7a0f2f0f6f0a7b0a5a1b6fcf4a1a6a0a3a1f1a0a5)
	(_ent
		(_time 1640378528229)
	)
	(_generate g1 1 100(_for 3 )
		(_inst g 1 102(_ent . xor2 simple)
			(_port
				((x0)(x(_object 0)))
				((x1)(y(_object 0)))
				((y)(diff(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 1 100(_arch)))
		)
	)
	(_inst g2 1 104(_ent . Encoder8x3 simple)
		(_port
			((x)(diff))
			((y)(en))
			((v)(v))
		)
	)
	(_inst g3 1 105(_ent . Mux8x1 simple)
		(_port
			((x)(x))
			((s)(en))
			((y)(x1))
		)
	)
	(_inst g4 1 106(_ent . Mux8x1 simple)
		(_port
			((x)(y))
			((s)(en))
			((y)(y1))
		)
	)
	(_inst g5 1 107(_ent . oneBitComp simple)
		(_port
			((x)(x1))
			((y)(y1))
			((sn)(v))
			((b)(b))
			((e)(e))
			((s)(s))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 94(_array -1((_dto i 7 i 0)))))
		(_sig(_int diff 1 1 94(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 95(_array -1((_dto i 2 i 0)))))
		(_sig(_int en 2 1 95(_arch(_uni))))
		(_sig(_int v -1 1 96(_arch(_uni))))
		(_sig(_int x1 -1 1 97(_arch(_uni((i 2))))))
		(_sig(_int y1 -1 1 97(_arch(_uni((i 2))))))
		(_sig(_int m -2 1 98(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~7~13 1 100(_scalar (_to i 0 i 7))))
		(_prcs
			(line__108(_arch 0 1 108(_prcs(_simple)(_trgt(3)(4)(5))(_sens(11))(_read(0)(1)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage2 1 -1)
)
I 000047 55 1636          1640546608181 simple
(_unit VHDL(testgenerator 0 108(simple 0 125))
	(_version ve4)
	(_time 1640546608182 2021.12.26 21:23:28)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code a7a1f5f0a5f1f0b0a2f5b0fdf3a1f2a1a2a0a5a1a6)
	(_ent
		(_time 1640445142134)
	)
	(_object
		(_port(_int clk -1 0 109(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 109(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 109(_ent(_out))))
		(_port(_int y 0 0 109(_ent(_out))))
		(_port(_int b -1 0 109(_ent(_out))))
		(_port(_int e -1 0 109(_ent(_out))))
		(_port(_int s -1 0 109(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 126(_array -1((_dto i 7 i 0)))))
		(_sig(_int x1 1 0 126(_arch(_uni))))
		(_sig(_int y1 1 0 126(_arch(_uni))))
		(_prcs
			(line__128(_arch 0 0 128(_prcs(_trgt(6)(7))(_sens(0))(_mon))))
			(line__140(_arch 1 0 140(_assignment(_alias((x)(x1)))(_trgt(1))(_sens(6)))))
			(line__141(_arch 2 0 141(_assignment(_alias((y)(y1)))(_trgt(2))(_sens(7)))))
			(line__142(_arch 3 0 142(_assignment(_trgt(3))(_sens(6)(7)))))
			(line__143(_arch 4 0 143(_assignment(_trgt(4))(_sens(6)(7)))))
			(line__144(_arch 5 0 144(_assignment(_trgt(5))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . simple 6 -1)
)
I 000047 55 1041          1640546608187 simple
(_unit VHDL(analyzer 0 152(simple 0 154))
	(_version ve4)
	(_time 1640546608188 2021.12.26 21:23:28)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code b7b0e0e3e5e0e2a1e5b6aeecb7b1b2b0b5b1b6b1e2)
	(_ent
		(_time 1640539532968)
	)
	(_object
		(_port(_int b1 -1 0 153(_ent(_in))))
		(_port(_int e1 -1 0 153(_ent(_in))))
		(_port(_int s1 -1 0 153(_ent(_in))))
		(_port(_int b2 -1 0 153(_ent(_in))))
		(_port(_int e2 -1 0 153(_ent(_in))))
		(_port(_int s2 -1 0 153(_ent(_in))))
		(_port(_int clk -1 0 153(_ent(_in)(_event))))
		(_prcs
			(line__156(_arch 0 0 156(_prcs(_sens(6))(_mon)(_read(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(1667330640 1633905012 1699881068 1936487795 1718182944 544367974 1836020326 1701344288 1952543343 2037146473 1952608032 1701734753 1651449956 1987208563 1769239393 7564911)
	)
	(_model . simple 1 -1)
)
I 000047 55 716           1640546674122 simple
(_unit VHDL(halfadder 0 4(simple 0 8))
	(_version ve4)
	(_time 1640546674123 2021.12.26 21:24:34)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 484c414a411f4f5e4e1c59121d4e4c4e4d4f4a4e40)
	(_ent
		(_time 1639929792197)
	)
	(_inst g1 0 10(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g2 0 11(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int c -1 0 5(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1040          1640546674128 simple
(_unit VHDL(fulladder 0 4(simple 0 21))
	(_version ve4)
	(_time 1640546674129 2021.12.26 21:24:34)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 484c4f4b451f4f5e1b1a59121d4e4c4e4d4f4a4e4e)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 24(_ent . halfAdder simple)
		(_port
			((x)(x))
			((y)(y))
			((s)(a))
			((c)(b))
		)
	)
	(_inst g2 0 25(_ent . halfAdder simple)
		(_port
			((x)(a))
			((y)(z))
			((s)(s))
			((c)(d))
		)
	)
	(_inst g3 0 26(_ent . or2 simple)
		(_port
			((x0)(b))
			((x1)(d))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 22(_arch(_uni))))
		(_sig(_int b -1 0 22(_arch(_uni))))
		(_sig(_int c -1 0 22(_arch(_uni))))
		(_sig(_int d -1 0 22(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1779          1640546674134 simple
(_unit VHDL(adder8bits 0 33(simple 0 37))
	(_version ve4)
	(_time 1640546674135 2021.12.26 21:24:34)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 484c484a441f185e4c4c5a17114e4a4e414f4c4f4b)
	(_ent
		(_time 1639937194601)
	)
	(_generate gen1 0 41(_for 2 )
		(_inst g1 0 43(_ent . xor2 simple)
			(_port
				((x0)(cin))
				((x1)(b(_object 0)))
				((y)(b_neg(_object 0)))
			)
		)
		(_inst g2 0 44(_ent . fullAdder simple)
			(_port
				((x)(a(_object 0)))
				((y)(b_neg(_object 0)))
				((z)(ripple(_object 0)))
				((s)(r(_object 0)))
				((co)(ripple(_index 1)))
			)
		)
		(_object
			(_cnst(_int i 2 0 41(_arch)))
		)
	)
	(_inst g3 0 46(_ent . xor2 simple)
		(_port
			((x0)(cin))
			((x1)(b(7)))
			((y)(b_neg(7)))
		)
	)
	(_inst g4 0 47(_ent . fullAdder simple)
		(_port
			((x)(a(7)))
			((y)(b_neg(7)))
			((z)(ripple(7)))
			((s)(r(7)))
			((co)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 34(_ent(_in))))
		(_port(_int r 0 0 34(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int ripple 1 0 38(_arch(_uni))))
		(_sig(_int b_neg 1 0 38(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 41(_scalar (_to i 0 i 6))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_alias((ripple(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . simple 2 -1)
)
I 000047 55 2166          1640546674140 Stage1
(_unit VHDL(comparator 0 54(stage1 0 58))
	(_version ve4)
	(_time 1640546674141 2021.12.26 21:24:34)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 585c5a5b060f584f595649030b5e595f5c5e0e5f5a)
	(_ent
		(_time 1640378528229)
	)
	(_inst g1 0 64(_ent . Adder8bits simple)
		(_port
			((a)(x))
			((b)(y))
			((cin)(c1))
			((r)(r))
			((cout)(c2))
		)
	)
	(_inst g2 0 65(_ent . and2 simple)
		(_port
			((x0)(r(7)))
			((x1)(_code 0))
			((y)(f1))
		)
	)
	(_inst g3 0 66(_ent . not1 simple)
		(_port
			((x)(y(7)))
			((y)(yn))
		)
	)
	(_inst g4 0 67(_ent . and2 simple)
		(_port
			((x0)(x(7)))
			((x1)(yn))
			((y)(f2))
		)
	)
	(_inst g5 0 68(_ent . or2 simple)
		(_port
			((x0)(f1))
			((x1)(f2))
			((y)(f))
		)
	)
	(_inst g6 0 69(_ent . nor8 simple)
		(_port
			((x)(r))
			((y)(g))
		)
	)
	(_inst g7 0 70(_ent . nor2 simple)
		(_port
			((x0)(f))
			((x1)(g))
			((y)(h))
		)
	)
	(_inst reg0 0 71(_ent . DFF)
		(_port
			((D)(h))
			((clk)(clk))
			((Q)(b))
		)
	)
	(_inst reg1 0 72(_ent . DFF)
		(_port
			((D)(g))
			((clk)(clk))
			((Q)(e))
		)
	)
	(_inst reg2 0 73(_ent . DFF)
		(_port
			((D)(f))
			((clk)(clk))
			((Q)(s))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59(_array -1((_dto i 7 i 0)))))
		(_sig(_int r 1 0 59(_arch(_uni))))
		(_sig(_int c1 -1 0 60(_arch(_uni((i 3))))))
		(_sig(_int c2 -1 0 61(_arch(_uni))))
		(_sig(_int f1 -1 0 62(_arch(_uni))))
		(_sig(_int f2 -1 0 62(_arch(_uni))))
		(_sig(_int yn -1 0 62(_arch(_uni))))
		(_sig(_int f -1 0 62(_arch(_uni))))
		(_sig(_int g -1 0 62(_arch(_uni))))
		(_sig(_int h -1 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage1 1 -1)
)
I 000047 55 2056          1640546674144 Stage2
(_unit VHDL(comparator 0 54(stage2 0 76))
	(_version ve4)
	(_time 1640546674145 2021.12.26 21:24:34)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 585c5a5b060f584f590a49030b5e595f5c5e0e5f5a)
	(_ent
		(_time 1640378528229)
	)
	(_generate g1 0 83(_for 3 )
		(_inst g 0 85(_ent . xor2 simple)
			(_port
				((x0)(x(_object 0)))
				((x1)(y(_object 0)))
				((y)(diff(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 0 83(_arch)))
		)
	)
	(_inst g2 0 87(_ent . Encoder8x3 simple)
		(_port
			((x)(diff))
			((y)(en))
			((v)(v))
		)
	)
	(_inst g3 0 88(_ent . Mux8x1 simple)
		(_port
			((x)(x))
			((s)(en))
			((y)(x1))
		)
	)
	(_inst g4 0 89(_ent . Mux8x1 simple)
		(_port
			((x)(y))
			((s)(en))
			((y)(y1))
		)
	)
	(_inst g5 0 90(_ent . oneBitComp simple)
		(_port
			((x)(x1))
			((y)(y1))
			((sn)(v))
			((b)(b))
			((e)(e))
			((s)(s))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 77(_array -1((_dto i 7 i 0)))))
		(_sig(_int diff 1 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 78(_array -1((_dto i 2 i 0)))))
		(_sig(_int en 2 0 78(_arch(_uni))))
		(_sig(_int v -1 0 79(_arch(_uni))))
		(_sig(_int x1 -1 0 80(_arch(_uni((i 2))))))
		(_sig(_int y1 -1 0 80(_arch(_uni((i 2))))))
		(_sig(_int m -2 0 81(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 83(_scalar (_to i 0 i 7))))
		(_prcs
			(line__91(_arch 0 0 91(_prcs(_simple)(_trgt(3)(4)(5))(_sens(11))(_read(0)(1)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage2 1 -1)
)
I 000043 55 1414          1640546674150 bb
(_unit VHDL(testb 0 54(bb 0 106))
	(_version ve4)
	(_time 1640546674151 2021.12.26 21:24:34)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 585d5d5b550e0f4f5d5c4a030d5e5d5f5b5f5c5e5a)
	(_ent
		(_time 1639937194607)
	)
	(_inst g0 0 112(_ent . TestGenerator simple)
		(_port
			((clk)(clk))
			((x)(x))
			((y)(y))
			((b)(b1))
			((e)(e1))
			((s)(s1))
		)
	)
	(_inst g1 0 113(_ent . Comparator Stage2)
		(_port
			((x)(x))
			((y)(y))
			((clk)(clk))
			((b)(b2))
			((e)(e2))
			((s)(s2))
		)
	)
	(_inst g2 0 114(_ent . Analyzer simple)
		(_port
			((b1)(b1))
			((e1)(e1))
			((s1)(s1))
			((b2)(b2))
			((e2)(e2))
			((s2)(s2))
			((clk)(clk))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 107(_array -1((_dto i 7 i 0)))))
		(_sig(_int x 0 0 107(_arch(_uni))))
		(_sig(_int y 0 0 107(_arch(_uni))))
		(_sig(_int clk -1 0 108(_arch(_uni((i 2))))))
		(_sig(_int b1 -1 0 109(_arch(_uni))))
		(_sig(_int e1 -1 0 109(_arch(_uni))))
		(_sig(_int s1 -1 0 109(_arch(_uni))))
		(_sig(_int b2 -1 0 109(_arch(_uni))))
		(_sig(_int e2 -1 0 109(_arch(_uni))))
		(_sig(_int s2 -1 0 109(_arch(_uni))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_trgt(2))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . bb 1 -1)
)
I 000047 55 2455          1640546682770 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640546682771 2021.12.26 21:24:42)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 181a1e1f454f4f0e4c1b0c424c1f1a1b101f101b1b)
	(_ent
		(_time 1640539523307)
	)
	(_inst g1 0 23(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(y(2)))
		)
	)
	(_inst g2 0 24(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 25(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 26(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 27(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 28(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 29(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 31(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(y(1)))
		)
	)
	(_inst g10 0 32(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 33(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 34(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 35(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(y(0)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 5(_array -1((_dto i 2 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_port(_int v -1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_alias((v)(x(7))))(_simpleassign BUF)(_trgt(2))(_sens(0(7))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 2381          1640546682776 simple
(_unit VHDL(mux8x1 0 45(simple 0 47))
	(_version ve4)
	(_time 1640546682777 2021.12.26 21:24:42)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 181a4f1e154e440b11170047481e4c1f1d1f101b10)
	(_ent
		(_time 1640534881241)
	)
	(_inst g0 0 51(_ent . not1 simple)
		(_port
			((x)(s(0)))
			((y)(s1(0)))
		)
	)
	(_inst g1 0 52(_ent . not1 simple)
		(_port
			((x)(s(1)))
			((y)(s1(1)))
		)
	)
	(_inst g2 0 53(_ent . not1 simple)
		(_port
			((x)(s(2)))
			((y)(s1(2)))
		)
	)
	(_inst g3 0 54(_ent . and4 simple)
		(_port
			((x0)(x(0)))
			((x1)(s1(0)))
			((x2)(s1(1)))
			((x3)(s1(2)))
			((y)(x1(0)))
		)
	)
	(_inst g4 0 55(_ent . and4 simple)
		(_port
			((x0)(x(1)))
			((x1)(s(0)))
			((x2)(s1(1)))
			((x3)(s1(2)))
			((y)(x1(1)))
		)
	)
	(_inst g5 0 56(_ent . and4 simple)
		(_port
			((x0)(x(2)))
			((x1)(s1(0)))
			((x2)(s(1)))
			((x3)(s1(2)))
			((y)(x1(2)))
		)
	)
	(_inst g6 0 57(_ent . and4 simple)
		(_port
			((x0)(x(3)))
			((x1)(s(0)))
			((x2)(s(1)))
			((x3)(s1(2)))
			((y)(x1(3)))
		)
	)
	(_inst g7 0 58(_ent . and4 simple)
		(_port
			((x0)(x(4)))
			((x1)(s1(0)))
			((x2)(s1(1)))
			((x3)(s(2)))
			((y)(x1(4)))
		)
	)
	(_inst g8 0 59(_ent . and4 simple)
		(_port
			((x0)(x(5)))
			((x1)(s(0)))
			((x2)(s1(1)))
			((x3)(s(2)))
			((y)(x1(5)))
		)
	)
	(_inst g9 0 60(_ent . and4 simple)
		(_port
			((x0)(x(6)))
			((x1)(s1(0)))
			((x2)(s(1)))
			((x3)(s(2)))
			((y)(x1(6)))
		)
	)
	(_inst g10 0 61(_ent . and4 simple)
		(_port
			((x0)(x(7)))
			((x1)(s(0)))
			((x2)(s(1)))
			((x3)(s(2)))
			((y)(x1(7)))
		)
	)
	(_inst g11 0 62(_ent . or8 simple)
		(_port
			((x)(x1))
			((y)(y))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 46(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 46(_array -1((_dto i 2 i 0)))))
		(_port(_int s 1 0 46(_ent(_in))))
		(_port(_int y -1 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 48(_array -1((_dto i 2 i 0)))))
		(_sig(_int s1 2 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 49(_array -1((_dto i 7 i 0)))))
		(_sig(_int x1 3 0 49(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1892          1640546682782 simple
(_unit VHDL(onebitcomp 0 72(simple 0 74))
	(_version ve4)
	(_time 1640546682783 2021.12.26 21:24:42)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 181a4d1f454f490e1b1b01434d1e1b1e4e1e4c1f18)
	(_ent
		(_time 1640539588321)
	)
	(_inst g1 0 77(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 78(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 79(_ent . not1 simple)
		(_port
			((x)(sn))
			((y)(snn))
		)
	)
	(_inst g4 0 80(_ent . and3 simple)
		(_port
			((x0)(snn))
			((x1)(x))
			((x2)(yn))
			((y)(c1))
		)
	)
	(_inst g5 0 81(_ent . and3 simple)
		(_port
			((x0)(sn))
			((x1)(xn))
			((x2)(y))
			((y)(c2))
		)
	)
	(_inst g6 0 82(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(b))
		)
	)
	(_inst g7 0 83(_ent . and3 simple)
		(_port
			((x0)(snn))
			((x1)(xn))
			((x2)(y))
			((y)(c3))
		)
	)
	(_inst g8 0 84(_ent . and3 simple)
		(_port
			((x0)(sn))
			((x1)(x))
			((x2)(yn))
			((y)(c4))
		)
	)
	(_inst g9 0 85(_ent . or2 simple)
		(_port
			((x0)(c3))
			((x1)(c4))
			((y)(s))
		)
	)
	(_inst g10 0 86(_ent . xnor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 73(_ent(_in))))
		(_port(_int y -1 0 73(_ent(_in))))
		(_port(_int sn -1 0 73(_ent(_in))))
		(_port(_int b -1 0 73(_ent(_out))))
		(_port(_int e -1 0 73(_ent(_out))))
		(_port(_int s -1 0 73(_ent(_out))))
		(_sig(_int xn -1 0 75(_arch(_uni))))
		(_sig(_int yn -1 0 75(_arch(_uni))))
		(_sig(_int snn -1 0 75(_arch(_uni))))
		(_sig(_int c1 -1 0 75(_arch(_uni))))
		(_sig(_int c2 -1 0 75(_arch(_uni))))
		(_sig(_int c3 -1 0 75(_arch(_uni))))
		(_sig(_int c4 -1 0 75(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1628          1640546682788 simple
(_unit VHDL(testgenerator 0 98(simple 0 102))
	(_version ve4)
	(_time 1640546682789 2021.12.26 21:24:42)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 181b1f1f154e4f0f1e1e0f424c1e4d1e1d1f1a1e19)
	(_ent
		(_time 1640546682786)
	)
	(_object
		(_port(_int clk -1 0 99(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 99(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 99(_ent(_out))))
		(_port(_int y 0 0 99(_ent(_out))))
		(_port(_int b -1 0 99(_ent(_out))))
		(_port(_int e -1 0 99(_ent(_out))))
		(_port(_int s -1 0 99(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 103(_array -1((_dto i 7 i 0)))))
		(_sig(_int x1 1 0 103(_arch(_uni))))
		(_sig(_int y1 1 0 103(_arch(_uni))))
		(_prcs
			(line__105(_arch 0 0 105(_prcs(_trgt(6)(7))(_sens(0))(_mon))))
			(line__117(_arch 1 0 117(_assignment(_alias((x)(x1)))(_trgt(1))(_sens(6)))))
			(line__118(_arch 2 0 118(_assignment(_alias((y)(y1)))(_trgt(2))(_sens(7)))))
			(line__119(_arch 3 0 119(_assignment(_trgt(3))(_sens(6)(7)))))
			(line__120(_arch 4 0 120(_assignment(_trgt(4))(_sens(6)(7)))))
			(line__121(_arch 5 0 121(_assignment(_trgt(5))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . simple 6 -1)
)
I 000047 55 1041          1640546682794 simple
(_unit VHDL(analyzer 0 152(simple 0 131))
	(_version ve4)
	(_time 1640546682795 2021.12.26 21:24:42)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 181a1a1f454f4d0e4a190143181e1d1f1a1e191e4d)
	(_ent
		(_time 1640539532968)
	)
	(_object
		(_port(_int b1 -1 0 153(_ent(_in))))
		(_port(_int e1 -1 0 153(_ent(_in))))
		(_port(_int s1 -1 0 153(_ent(_in))))
		(_port(_int b2 -1 0 153(_ent(_in))))
		(_port(_int e2 -1 0 153(_ent(_in))))
		(_port(_int s2 -1 0 153(_ent(_in))))
		(_port(_int clk -1 0 153(_ent(_in)(_event))))
		(_prcs
			(line__133(_arch 0 0 133(_prcs(_sens(6))(_mon)(_read(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(1667330640 1633905012 1699881068 1936487795 1718182944 544367974 1836020326 1701344288 1952543343 2037146473 1952608032 1701734753 1651449956 1987208563 1769239393 7564911)
	)
	(_model . simple 1 -1)
)
I 000047 55 716           1640546893141 simple
(_unit VHDL(halfadder 0 4(simple 0 8))
	(_version ve4)
	(_time 1640546893142 2021.12.26 21:28:13)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code d0d1d082d187d7c6d684c18a85d6d4d6d5d7d2d6d8)
	(_ent
		(_time 1639929792197)
	)
	(_inst g1 0 10(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g2 0 11(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int c -1 0 5(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1040          1640546893147 simple
(_unit VHDL(fulladder 0 4(simple 0 21))
	(_version ve4)
	(_time 1640546893148 2021.12.26 21:28:13)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code d0d1de83d587d7c68382c18a85d6d4d6d5d7d2d6d6)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 24(_ent . halfAdder simple)
		(_port
			((x)(x))
			((y)(y))
			((s)(a))
			((c)(b))
		)
	)
	(_inst g2 0 25(_ent . halfAdder simple)
		(_port
			((x)(a))
			((y)(z))
			((s)(s))
			((c)(d))
		)
	)
	(_inst g3 0 26(_ent . or2 simple)
		(_port
			((x0)(b))
			((x1)(d))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 22(_arch(_uni))))
		(_sig(_int b -1 0 22(_arch(_uni))))
		(_sig(_int c -1 0 22(_arch(_uni))))
		(_sig(_int d -1 0 22(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1779          1640546893153 simple
(_unit VHDL(adder8bits 0 33(simple 0 37))
	(_version ve4)
	(_time 1640546893154 2021.12.26 21:28:13)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code dfded68d8d888fc9dbdbcd8086d9ddd9d6d8dbd8dc)
	(_ent
		(_time 1639937194601)
	)
	(_generate gen1 0 41(_for 2 )
		(_inst g1 0 43(_ent . xor2 simple)
			(_port
				((x0)(cin))
				((x1)(b(_object 0)))
				((y)(b_neg(_object 0)))
			)
		)
		(_inst g2 0 44(_ent . fullAdder simple)
			(_port
				((x)(a(_object 0)))
				((y)(b_neg(_object 0)))
				((z)(ripple(_object 0)))
				((s)(r(_object 0)))
				((co)(ripple(_index 1)))
			)
		)
		(_object
			(_cnst(_int i 2 0 41(_arch)))
		)
	)
	(_inst g3 0 46(_ent . xor2 simple)
		(_port
			((x0)(cin))
			((x1)(b(7)))
			((y)(b_neg(7)))
		)
	)
	(_inst g4 0 47(_ent . fullAdder simple)
		(_port
			((x)(a(7)))
			((y)(b_neg(7)))
			((z)(ripple(7)))
			((s)(r(7)))
			((co)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 34(_ent(_in))))
		(_port(_int r 0 0 34(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int ripple 1 0 38(_arch(_uni))))
		(_sig(_int b_neg 1 0 38(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 41(_scalar (_to i 0 i 6))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_alias((ripple(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . simple 2 -1)
)
I 000047 55 2166          1640546893159 Stage1
(_unit VHDL(comparator 0 54(stage1 0 58))
	(_version ve4)
	(_time 1640546893160 2021.12.26 21:28:13)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code dfded48ddf88dfc8ded1ce848cd9ded8dbd989d8dd)
	(_ent
		(_time 1640378528229)
	)
	(_inst g1 0 64(_ent . Adder8bits simple)
		(_port
			((a)(x))
			((b)(y))
			((cin)(c1))
			((r)(r))
			((cout)(c2))
		)
	)
	(_inst g2 0 65(_ent . and2 simple)
		(_port
			((x0)(r(7)))
			((x1)(_code 0))
			((y)(f1))
		)
	)
	(_inst g3 0 66(_ent . not1 simple)
		(_port
			((x)(y(7)))
			((y)(yn))
		)
	)
	(_inst g4 0 67(_ent . and2 simple)
		(_port
			((x0)(x(7)))
			((x1)(yn))
			((y)(f2))
		)
	)
	(_inst g5 0 68(_ent . or2 simple)
		(_port
			((x0)(f1))
			((x1)(f2))
			((y)(f))
		)
	)
	(_inst g6 0 69(_ent . nor8 simple)
		(_port
			((x)(r))
			((y)(g))
		)
	)
	(_inst g7 0 70(_ent . nor2 simple)
		(_port
			((x0)(f))
			((x1)(g))
			((y)(h))
		)
	)
	(_inst reg0 0 71(_ent . DFF)
		(_port
			((D)(h))
			((clk)(clk))
			((Q)(b))
		)
	)
	(_inst reg1 0 72(_ent . DFF)
		(_port
			((D)(g))
			((clk)(clk))
			((Q)(e))
		)
	)
	(_inst reg2 0 73(_ent . DFF)
		(_port
			((D)(f))
			((clk)(clk))
			((Q)(s))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59(_array -1((_dto i 7 i 0)))))
		(_sig(_int r 1 0 59(_arch(_uni))))
		(_sig(_int c1 -1 0 60(_arch(_uni((i 3))))))
		(_sig(_int c2 -1 0 61(_arch(_uni))))
		(_sig(_int f1 -1 0 62(_arch(_uni))))
		(_sig(_int f2 -1 0 62(_arch(_uni))))
		(_sig(_int yn -1 0 62(_arch(_uni))))
		(_sig(_int f -1 0 62(_arch(_uni))))
		(_sig(_int g -1 0 62(_arch(_uni))))
		(_sig(_int h -1 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage1 1 -1)
)
I 000047 55 1928          1640546893163 Stage2
(_unit VHDL(comparator 0 54(stage2 0 76))
	(_version ve4)
	(_time 1640546893164 2021.12.26 21:28:13)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code dfded48ddf88dfc8dedece848cd9ded8dbd989d8dd)
	(_ent
		(_time 1640378528229)
	)
	(_generate g1 0 83(_for 3 )
		(_inst g 0 85(_ent . xor2 simple)
			(_port
				((x0)(x(_object 0)))
				((x1)(y(_object 0)))
				((y)(diff(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 0 83(_arch)))
		)
	)
	(_inst g2 0 87(_ent . Encoder8x3 simple)
		(_port
			((x)(diff))
			((y)(en))
			((v)(v))
		)
	)
	(_inst g3 0 88(_ent . Mux8x1 simple)
		(_port
			((x)(x))
			((s)(en))
			((y)(x1))
		)
	)
	(_inst g4 0 89(_ent . Mux8x1 simple)
		(_port
			((x)(y))
			((s)(en))
			((y)(y1))
		)
	)
	(_inst g5 0 90(_ent . oneBitComp simple)
		(_port
			((x)(x1))
			((y)(y1))
			((sn)(v))
			((b)(b))
			((e)(e))
			((s)(s))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 77(_array -1((_dto i 7 i 0)))))
		(_sig(_int diff 1 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 78(_array -1((_dto i 2 i 0)))))
		(_sig(_int en 2 0 78(_arch(_uni))))
		(_sig(_int v -1 0 79(_arch(_uni))))
		(_sig(_int x1 -1 0 80(_arch(_uni((i 2))))))
		(_sig(_int y1 -1 0 80(_arch(_uni((i 2))))))
		(_sig(_int m -2 0 81(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 83(_scalar (_to i 0 i 7))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
)
I 000043 55 1414          1640546893169 bb
(_unit VHDL(testb 0 54(bb 0 100))
	(_version ve4)
	(_time 1640546893170 2021.12.26 21:28:13)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code dfdfd38d8c8988c8dadbcd848ad9dad8dcd8dbd9dd)
	(_ent
		(_time 1639937194607)
	)
	(_inst g0 0 106(_ent . TestGenerator simple)
		(_port
			((clk)(clk))
			((x)(x))
			((y)(y))
			((b)(b1))
			((e)(e1))
			((s)(s1))
		)
	)
	(_inst g1 0 107(_ent . Comparator Stage2)
		(_port
			((x)(x))
			((y)(y))
			((clk)(clk))
			((b)(b2))
			((e)(e2))
			((s)(s2))
		)
	)
	(_inst g2 0 108(_ent . Analyzer simple)
		(_port
			((b1)(b1))
			((e1)(e1))
			((s1)(s1))
			((b2)(b2))
			((e2)(e2))
			((s2)(s2))
			((clk)(clk))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 101(_array -1((_dto i 7 i 0)))))
		(_sig(_int x 0 0 101(_arch(_uni))))
		(_sig(_int y 0 0 101(_arch(_uni))))
		(_sig(_int clk -1 0 102(_arch(_uni((i 2))))))
		(_sig(_int b1 -1 0 103(_arch(_uni))))
		(_sig(_int e1 -1 0 103(_arch(_uni))))
		(_sig(_int s1 -1 0 103(_arch(_uni))))
		(_sig(_int b2 -1 0 103(_arch(_uni))))
		(_sig(_int e2 -1 0 103(_arch(_uni))))
		(_sig(_int s2 -1 0 103(_arch(_uni))))
		(_prcs
			(line__110(_arch 0 0 110(_assignment(_trgt(2))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . bb 1 -1)
)
I 000047 55 716           1640546958511 simple
(_unit VHDL(halfadder 0 4(simple 0 8))
	(_version ve4)
	(_time 1640546958512 2021.12.26 21:29:18)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 2f2e2f2b78782839297b3e757a292b292a282d2927)
	(_ent
		(_time 1639929792197)
	)
	(_inst g1 0 10(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g2 0 11(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int c -1 0 5(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1040          1640546958517 simple
(_unit VHDL(fulladder 0 4(simple 0 21))
	(_version ve4)
	(_time 1640546958518 2021.12.26 21:29:18)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 2f2e212a7c7828397c7d3e757a292b292a282d2929)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 24(_ent . halfAdder simple)
		(_port
			((x)(x))
			((y)(y))
			((s)(a))
			((c)(b))
		)
	)
	(_inst g2 0 25(_ent . halfAdder simple)
		(_port
			((x)(a))
			((y)(z))
			((s)(s))
			((c)(d))
		)
	)
	(_inst g3 0 26(_ent . or2 simple)
		(_port
			((x0)(b))
			((x1)(d))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 22(_arch(_uni))))
		(_sig(_int b -1 0 22(_arch(_uni))))
		(_sig(_int c -1 0 22(_arch(_uni))))
		(_sig(_int d -1 0 22(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1779          1640546958523 simple
(_unit VHDL(adder8bits 0 33(simple 0 37))
	(_version ve4)
	(_time 1640546958524 2021.12.26 21:29:18)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 2f2e262b7d787f392b2b3d7076292d2926282b282c)
	(_ent
		(_time 1639937194601)
	)
	(_generate gen1 0 41(_for 2 )
		(_inst g1 0 43(_ent . xor2 simple)
			(_port
				((x0)(cin))
				((x1)(b(_object 0)))
				((y)(b_neg(_object 0)))
			)
		)
		(_inst g2 0 44(_ent . fullAdder simple)
			(_port
				((x)(a(_object 0)))
				((y)(b_neg(_object 0)))
				((z)(ripple(_object 0)))
				((s)(r(_object 0)))
				((co)(ripple(_index 1)))
			)
		)
		(_object
			(_cnst(_int i 2 0 41(_arch)))
		)
	)
	(_inst g3 0 46(_ent . xor2 simple)
		(_port
			((x0)(cin))
			((x1)(b(7)))
			((y)(b_neg(7)))
		)
	)
	(_inst g4 0 47(_ent . fullAdder simple)
		(_port
			((x)(a(7)))
			((y)(b_neg(7)))
			((z)(ripple(7)))
			((s)(r(7)))
			((co)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 34(_ent(_in))))
		(_port(_int r 0 0 34(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int ripple 1 0 38(_arch(_uni))))
		(_sig(_int b_neg 1 0 38(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 41(_scalar (_to i 0 i 6))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_alias((ripple(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . simple 2 -1)
)
I 000047 55 2166          1640546958529 Stage1
(_unit VHDL(comparator 0 54(stage1 0 58))
	(_version ve4)
	(_time 1640546958530 2021.12.26 21:29:18)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 2f2e242b2f782f382e213e747c292e282b2979282d)
	(_ent
		(_time 1640378528229)
	)
	(_inst g1 0 64(_ent . Adder8bits simple)
		(_port
			((a)(x))
			((b)(y))
			((cin)(c1))
			((r)(r))
			((cout)(c2))
		)
	)
	(_inst g2 0 65(_ent . and2 simple)
		(_port
			((x0)(r(7)))
			((x1)(_code 0))
			((y)(f1))
		)
	)
	(_inst g3 0 66(_ent . not1 simple)
		(_port
			((x)(y(7)))
			((y)(yn))
		)
	)
	(_inst g4 0 67(_ent . and2 simple)
		(_port
			((x0)(x(7)))
			((x1)(yn))
			((y)(f2))
		)
	)
	(_inst g5 0 68(_ent . or2 simple)
		(_port
			((x0)(f1))
			((x1)(f2))
			((y)(f))
		)
	)
	(_inst g6 0 69(_ent . nor8 simple)
		(_port
			((x)(r))
			((y)(g))
		)
	)
	(_inst g7 0 70(_ent . nor2 simple)
		(_port
			((x0)(f))
			((x1)(g))
			((y)(h))
		)
	)
	(_inst reg0 0 71(_ent . DFF)
		(_port
			((D)(h))
			((clk)(clk))
			((Q)(b))
		)
	)
	(_inst reg1 0 72(_ent . DFF)
		(_port
			((D)(g))
			((clk)(clk))
			((Q)(e))
		)
	)
	(_inst reg2 0 73(_ent . DFF)
		(_port
			((D)(f))
			((clk)(clk))
			((Q)(s))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59(_array -1((_dto i 7 i 0)))))
		(_sig(_int r 1 0 59(_arch(_uni))))
		(_sig(_int c1 -1 0 60(_arch(_uni((i 3))))))
		(_sig(_int c2 -1 0 61(_arch(_uni))))
		(_sig(_int f1 -1 0 62(_arch(_uni))))
		(_sig(_int f2 -1 0 62(_arch(_uni))))
		(_sig(_int yn -1 0 62(_arch(_uni))))
		(_sig(_int f -1 0 62(_arch(_uni))))
		(_sig(_int g -1 0 62(_arch(_uni))))
		(_sig(_int h -1 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage1 1 -1)
)
I 000047 55 1928          1640546958533 Stage2
(_unit VHDL(comparator 0 54(stage2 0 76))
	(_version ve4)
	(_time 1640546958534 2021.12.26 21:29:18)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 3e3f353b3d693e293f3f2f656d383f393a3868393c)
	(_ent
		(_time 1640378528229)
	)
	(_generate g1 0 83(_for 3 )
		(_inst g 0 85(_ent . xor2 simple)
			(_port
				((x0)(x(_object 0)))
				((x1)(y(_object 0)))
				((y)(diff(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 0 83(_arch)))
		)
	)
	(_inst g2 0 87(_ent . Encoder8x3 simple)
		(_port
			((x)(diff))
			((y)(en))
			((v)(v))
		)
	)
	(_inst g3 0 88(_ent . Mux8x1 simple)
		(_port
			((x)(x))
			((s)(en))
			((y)(x1))
		)
	)
	(_inst g4 0 89(_ent . Mux8x1 simple)
		(_port
			((x)(y))
			((s)(en))
			((y)(y1))
		)
	)
	(_inst g5 0 90(_ent . oneBitComp simple)
		(_port
			((x)(x1))
			((y)(y1))
			((sn)(v))
			((b)(b))
			((e)(e))
			((s)(s))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 77(_array -1((_dto i 7 i 0)))))
		(_sig(_int diff 1 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 78(_array -1((_dto i 2 i 0)))))
		(_sig(_int en 2 0 78(_arch(_uni))))
		(_sig(_int v -1 0 79(_arch(_uni))))
		(_sig(_int x1 -1 0 80(_arch(_uni((i 2))))))
		(_sig(_int y1 -1 0 80(_arch(_uni((i 2))))))
		(_sig(_int m -2 0 81(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 83(_scalar (_to i 0 i 7))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
)
I 000043 55 1414          1640546958539 bb
(_unit VHDL(testb 0 54(bb 0 100))
	(_version ve4)
	(_time 1640546958540 2021.12.26 21:29:18)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 3e3e323b6e6869293b3a2c656b383b393d393a383c)
	(_ent
		(_time 1639937194607)
	)
	(_inst g0 0 106(_ent . TestGenerator simple)
		(_port
			((clk)(clk))
			((x)(x))
			((y)(y))
			((b)(b1))
			((e)(e1))
			((s)(s1))
		)
	)
	(_inst g1 0 107(_ent . Comparator Stage2)
		(_port
			((x)(x))
			((y)(y))
			((clk)(clk))
			((b)(b2))
			((e)(e2))
			((s)(s2))
		)
	)
	(_inst g2 0 108(_ent . Analyzer simple)
		(_port
			((b1)(b1))
			((e1)(e1))
			((s1)(s1))
			((b2)(b2))
			((e2)(e2))
			((s2)(s2))
			((clk)(clk))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 101(_array -1((_dto i 7 i 0)))))
		(_sig(_int x 0 0 101(_arch(_uni))))
		(_sig(_int y 0 0 101(_arch(_uni))))
		(_sig(_int clk -1 0 102(_arch(_uni((i 2))))))
		(_sig(_int b1 -1 0 103(_arch(_uni))))
		(_sig(_int e1 -1 0 103(_arch(_uni))))
		(_sig(_int s1 -1 0 103(_arch(_uni))))
		(_sig(_int b2 -1 0 103(_arch(_uni))))
		(_sig(_int e2 -1 0 103(_arch(_uni))))
		(_sig(_int s2 -1 0 103(_arch(_uni))))
		(_prcs
			(line__110(_arch 0 0 110(_assignment(_trgt(2))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . bb 1 -1)
)
I 000047 55 716           1640547370779 simple
(_unit VHDL(halfadder 0 4(simple 0 8))
	(_version ve4)
	(_time 1640547370780 2021.12.26 21:36:10)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 98cd929791cf9f8e9ecc89c2cd9e9c9e9d9f9a9e90)
	(_ent
		(_time 1639929792197)
	)
	(_inst g1 0 10(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g2 0 11(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int c -1 0 5(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1040          1640547370785 simple
(_unit VHDL(fulladder 0 4(simple 0 21))
	(_version ve4)
	(_time 1640547370786 2021.12.26 21:36:10)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 98cd9c9695cf9f8ecbca89c2cd9e9c9e9d9f9a9e9e)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 24(_ent . halfAdder simple)
		(_port
			((x)(x))
			((y)(y))
			((s)(a))
			((c)(b))
		)
	)
	(_inst g2 0 25(_ent . halfAdder simple)
		(_port
			((x)(a))
			((y)(z))
			((s)(s))
			((c)(d))
		)
	)
	(_inst g3 0 26(_ent . or2 simple)
		(_port
			((x0)(b))
			((x1)(d))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 22(_arch(_uni))))
		(_sig(_int b -1 0 22(_arch(_uni))))
		(_sig(_int c -1 0 22(_arch(_uni))))
		(_sig(_int d -1 0 22(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1779          1640547370791 simple
(_unit VHDL(adder8bits 0 33(simple 0 37))
	(_version ve4)
	(_time 1640547370792 2021.12.26 21:36:10)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code a8fdabffa4fff8beacacbaf7f1aeaaaea1afacafab)
	(_ent
		(_time 1639937194601)
	)
	(_generate gen1 0 41(_for 2 )
		(_inst g1 0 43(_ent . xor2 simple)
			(_port
				((x0)(cin))
				((x1)(b(_object 0)))
				((y)(b_neg(_object 0)))
			)
		)
		(_inst g2 0 44(_ent . fullAdder simple)
			(_port
				((x)(a(_object 0)))
				((y)(b_neg(_object 0)))
				((z)(ripple(_object 0)))
				((s)(r(_object 0)))
				((co)(ripple(_index 1)))
			)
		)
		(_object
			(_cnst(_int i 2 0 41(_arch)))
		)
	)
	(_inst g3 0 46(_ent . xor2 simple)
		(_port
			((x0)(cin))
			((x1)(b(7)))
			((y)(b_neg(7)))
		)
	)
	(_inst g4 0 47(_ent . fullAdder simple)
		(_port
			((x)(a(7)))
			((y)(b_neg(7)))
			((z)(ripple(7)))
			((s)(r(7)))
			((co)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 34(_ent(_in))))
		(_port(_int r 0 0 34(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int ripple 1 0 38(_arch(_uni))))
		(_sig(_int b_neg 1 0 38(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 41(_scalar (_to i 0 i 6))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_alias((ripple(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . simple 2 -1)
)
I 000047 55 2166          1640547370797 Stage1
(_unit VHDL(comparator 0 54(stage1 0 58))
	(_version ve4)
	(_time 1640547370798 2021.12.26 21:36:10)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code a8fda9fff6ffa8bfa9a6b9f3fbaea9afacaefeafaa)
	(_ent
		(_time 1640378528229)
	)
	(_inst g1 0 64(_ent . Adder8bits simple)
		(_port
			((a)(x))
			((b)(y))
			((cin)(c1))
			((r)(r))
			((cout)(c2))
		)
	)
	(_inst g2 0 65(_ent . and2 simple)
		(_port
			((x0)(r(7)))
			((x1)(_code 0))
			((y)(f1))
		)
	)
	(_inst g3 0 66(_ent . not1 simple)
		(_port
			((x)(y(7)))
			((y)(yn))
		)
	)
	(_inst g4 0 67(_ent . and2 simple)
		(_port
			((x0)(x(7)))
			((x1)(yn))
			((y)(f2))
		)
	)
	(_inst g5 0 68(_ent . or2 simple)
		(_port
			((x0)(f1))
			((x1)(f2))
			((y)(f))
		)
	)
	(_inst g6 0 69(_ent . nor8 simple)
		(_port
			((x)(r))
			((y)(g))
		)
	)
	(_inst g7 0 70(_ent . nor2 simple)
		(_port
			((x0)(f))
			((x1)(g))
			((y)(h))
		)
	)
	(_inst reg0 0 71(_ent . DFF)
		(_port
			((D)(h))
			((clk)(clk))
			((Q)(b))
		)
	)
	(_inst reg1 0 72(_ent . DFF)
		(_port
			((D)(g))
			((clk)(clk))
			((Q)(e))
		)
	)
	(_inst reg2 0 73(_ent . DFF)
		(_port
			((D)(f))
			((clk)(clk))
			((Q)(s))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59(_array -1((_dto i 7 i 0)))))
		(_sig(_int r 1 0 59(_arch(_uni))))
		(_sig(_int c1 -1 0 60(_arch(_uni((i 3))))))
		(_sig(_int c2 -1 0 61(_arch(_uni))))
		(_sig(_int f1 -1 0 62(_arch(_uni))))
		(_sig(_int f2 -1 0 62(_arch(_uni))))
		(_sig(_int yn -1 0 62(_arch(_uni))))
		(_sig(_int f -1 0 62(_arch(_uni))))
		(_sig(_int g -1 0 62(_arch(_uni))))
		(_sig(_int h -1 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage1 1 -1)
)
I 000043 55 1414          1640547370803 bb
(_unit VHDL(testb 0 54(bb 0 102))
	(_version ve4)
	(_time 1640547370804 2021.12.26 21:36:10)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code a8fcaeffa5feffbfadacbaf3fdaeadafabafacaeaa)
	(_ent
		(_time 1639937194607)
	)
	(_inst g0 0 108(_ent . TestGenerator simple)
		(_port
			((clk)(clk))
			((x)(x))
			((y)(y))
			((b)(b1))
			((e)(e1))
			((s)(s1))
		)
	)
	(_inst g1 0 109(_ent . Comparator Stage2)
		(_port
			((x)(x))
			((y)(y))
			((clk)(clk))
			((b)(b2))
			((e)(e2))
			((s)(s2))
		)
	)
	(_inst g2 0 110(_ent . Analyzer simple)
		(_port
			((b1)(b1))
			((e1)(e1))
			((s1)(s1))
			((b2)(b2))
			((e2)(e2))
			((s2)(s2))
			((clk)(clk))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 103(_array -1((_dto i 7 i 0)))))
		(_sig(_int x 0 0 103(_arch(_uni))))
		(_sig(_int y 0 0 103(_arch(_uni))))
		(_sig(_int clk -1 0 104(_arch(_uni((i 2))))))
		(_sig(_int b1 -1 0 105(_arch(_uni))))
		(_sig(_int e1 -1 0 105(_arch(_uni))))
		(_sig(_int s1 -1 0 105(_arch(_uni))))
		(_sig(_int b2 -1 0 105(_arch(_uni))))
		(_sig(_int e2 -1 0 105(_arch(_uni))))
		(_sig(_int s2 -1 0 105(_arch(_uni))))
		(_prcs
			(line__112(_arch 0 0 112(_assignment(_trgt(2))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . bb 1 -1)
)
I 000047 55 547           1640547419946 simple
(_unit VHDL(not1 0 38(simple 0 10))
	(_version ve4)
	(_time 1640547419947 2021.12.26 21:36:59)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code aca2fbfba9fafcbfadfbe9f6ababa8afadaaf9aafa)
	(_ent
		(_time 1639843843901)
	)
	(_object
		(_port(_int x -1 0 39(_ent(_in))))
		(_port(_int y -1 0 39(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 590           1640547419952 simple
(_unit VHDL(and2 0 50(simple 0 22))
	(_version ve4)
	(_time 1640547419953 2021.12.26 21:36:59)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code aca2affbaafbfcbfaefbbdf6a8aaa8afaeaaadaaf9)
	(_ent
		(_time 1639843843907)
	)
	(_object
		(_port(_int x0 -1 0 51(_ent(_in))))
		(_port(_int x1 -1 0 51(_ent(_in))))
		(_port(_int y -1 0 51(_ent(_out))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 632           1640547419958 simple
(_unit VHDL(and3 0 28(simple 0 34))
	(_version ve4)
	(_time 1640547419959 2021.12.26 21:36:59)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code aca2affbaafbfcbfaffbbdf6a8aaa8afafaaadaaf9)
	(_ent
		(_time 1640197178651)
	)
	(_object
		(_port(_int x0 -1 0 29(_ent(_in))))
		(_port(_int x1 -1 0 29(_ent(_in))))
		(_port(_int x2 -1 0 29(_ent(_in))))
		(_port(_int y -1 0 29(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 674           1640547419964 simple
(_unit VHDL(and4 0 40(simple 0 46))
	(_version ve4)
	(_time 1640547419965 2021.12.26 21:36:59)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code aca2affbaafbfcbfa8fbbdf6a8aaa8afa8aaadaaf9)
	(_ent
		(_time 1640197178657)
	)
	(_object
		(_port(_int x0 -1 0 41(_ent(_in))))
		(_port(_int x1 -1 0 41(_ent(_in))))
		(_port(_int x2 -1 0 41(_ent(_in))))
		(_port(_int x3 -1 0 41(_ent(_in))))
		(_port(_int y -1 0 41(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 589           1640547419970 simple
(_unit VHDL(or2 0 62(simple 0 60))
	(_version ve4)
	(_time 1640547419971 2021.12.26 21:36:59)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code aca2f8fafdfefabafafabef3ffaafaabaeafaeaafa)
	(_ent
		(_time 1639843843913)
	)
	(_object
		(_port(_int x0 -1 0 63(_ent(_in))))
		(_port(_int x1 -1 0 63(_ent(_in))))
		(_port(_int y -1 0 63(_ent(_out))))
		(_prcs
			(line__62(_arch 0 0 62(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 673           1640547419976 simple
(_unit VHDL(or4 0 64(simple 0 72))
	(_version ve4)
	(_time 1640547419977 2021.12.26 21:36:59)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code bcb2e8e9edeeecaaeaeaaee3e9baeabbbebfb8baea)
	(_ent
		(_time 1640197178669)
	)
	(_object
		(_port(_int x0 -1 0 65(_ent(_in))))
		(_port(_int x1 -1 0 65(_ent(_in))))
		(_port(_int x2 -1 0 65(_ent(_in))))
		(_port(_int x3 -1 0 65(_ent(_in))))
		(_port(_int y -1 0 65(_ent(_out))))
		(_prcs
			(line__74(_arch 0 0 74(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 672           1640547419982 simple
(_unit VHDL(or8 0 76(simple 0 84))
	(_version ve4)
	(_time 1640547419983 2021.12.26 21:36:59)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code bcb2e8e9edeee0aaeaeaaee3e5baeabbbebfb4baea)
	(_ent
		(_time 1640269542946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 77(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 77(_ent(_in))))
		(_port(_int y -1 0 77(_ent(_out))))
		(_prcs
			(line__86(_arch 0 0 86(_assignment(_trgt(1))(_sens(0(7))(0(6))(0(5))(0(4))(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 593           1640547419988 simple
(_unit VHDL(nand2 0 74(simple 0 98))
	(_version ve4)
	(_time 1640547419989 2021.12.26 21:36:59)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code bcb2ebe8eeebbdaab8eeaee6b8babdbae9bab8bfbe)
	(_ent
		(_time 1639843843919)
	)
	(_object
		(_port(_int x0 -1 0 75(_ent(_in))))
		(_port(_int x1 -1 0 75(_ent(_in))))
		(_port(_int y -1 0 75(_ent(_out))))
		(_prcs
			(line__100(_arch 0 0 100(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 593           1640547419994 simple
(_unit VHDL(nor2 0 86(simple 0 112))
	(_version ve4)
	(_time 1640547419995 2021.12.26 21:36:59)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code ccc29b99c99a9adfce9b8996cbcbcecfceca99ca9a)
	(_ent
		(_time 1639843843925)
	)
	(_object
		(_port(_int x0 -1 0 87(_ent(_in))))
		(_port(_int x1 -1 0 87(_ent(_in))))
		(_port(_int y -1 0 87(_ent(_out))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 719           1640547420000 simple
(_unit VHDL(nor8 0 112(simple 0 124))
	(_version ve4)
	(_time 1640547420001 2021.12.26 21:36:59)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code ccc29b99c99a9adfc4998996cbcbcecfc4ca99ca9a)
	(_ent
		(_time 1640379461823)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 113(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 113(_ent(_in))))
		(_port(_int y -1 0 113(_ent(_out))))
		(_sig(_int n -1 0 125(_int(_uni))))
		(_prcs
			(line__128(_arch 0 0 128(_assignment(_trgt(1))(_sens(0(7))(0(6))(0(5))(0(4))(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 594           1640547420006 simple
(_unit VHDL(xnor2 0 98(simple 0 140))
	(_version ve4)
	(_time 1640547420007 2021.12.26 21:36:59)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code ccc3c699ca9bcedbce9ede9795ca99ca9acbcecfce)
	(_ent
		(_time 1639843843931)
	)
	(_object
		(_port(_int x0 -1 0 99(_ent(_in))))
		(_port(_int x1 -1 0 99(_ent(_in))))
		(_port(_int y -1 0 99(_ent(_out))))
		(_prcs
			(line__142(_arch 0 0 142(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 597           1640547420012 simple
(_unit VHDL(xor2 0 110(simple 0 152))
	(_version ve4)
	(_time 1640547420013 2021.12.26 21:36:59)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code ccc3c699c99a9adfce9ad496cbcbcecfcecbc4ca9a)
	(_ent
		(_time 1639843843937)
	)
	(_object
		(_port(_int x0 -1 0 111(_ent(_in))))
		(_port(_int x1 -1 0 111(_ent(_in))))
		(_port(_int y -1 0 111(_ent(_out))))
		(_prcs
			(line__154(_arch 0 0 154(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 640           1640547420018 simple
(_unit VHDL(xor3 0 122(simple 0 166))
	(_version ve4)
	(_time 1640547420019 2021.12.26 21:36:59)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code dbd4d189df8d8dc8d88dc381dcdcd9d8d8dcd3dd8d)
	(_ent
		(_time 1639844280714)
	)
	(_object
		(_port(_int x0 -1 0 123(_ent(_in))))
		(_port(_int x1 -1 0 123(_ent(_in))))
		(_port(_int x2 -1 0 123(_ent(_in))))
		(_port(_int y -1 0 123(_ent(_out))))
		(_prcs
			(line__168(_arch 0 0 168(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 685           1640547420024 simple
(_unit VHDL(dff 0 136(simple 0 180))
	(_version ve4)
	(_time 1640547420025 2021.12.26 21:36:59)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code dbd5dd898f8c89cddf8bcd818cdddfdddddddddddf)
	(_ent
		(_time 1640269293882)
	)
	(_object
		(_port(_int D -1 0 137(_ent(_in))))
		(_port(_int clk -1 0 137(_ent(_in)(_event))))
		(_port(_int Q -1 0 137(_ent(_out))))
		(_prcs
			(line__182(_arch 0 0 182(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 859           1640547420030 simple
(_unit VHDL(dff8 0 165(simple 0 199))
	(_version ve4)
	(_time 1640547420031 2021.12.26 21:36:59)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code dbd5dd898f8c89c8d389cf818cddddd8d3dddfdddd)
	(_ent
		(_time 1640378097214)
	)
	(_generate gen1 0 201(_for 1 )
		(_inst g1 0 203(_ent . DFF simple)
			(_port
				((D)(D(_object 0)))
				((clk)(clk))
				((Q)(Q(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 1 0 201(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 166(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 166(_ent(_in))))
		(_port(_int clk -1 0 166(_ent(_in))))
		(_port(_int Q 0 0 166(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 201(_scalar (_to i 0 i 7))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 2455          1640547438963 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640547438964 2021.12.26 21:37:18)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code f4a1a2a4a5a3a3e2a0f7e0aea0f3f6f7fcf3fcf7f7)
	(_ent
		(_time 1640539523307)
	)
	(_inst g1 0 23(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(y(2)))
		)
	)
	(_inst g2 0 24(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 25(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 26(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 27(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 28(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 29(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 31(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(y(1)))
		)
	)
	(_inst g10 0 32(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 33(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 34(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 35(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(y(0)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 5(_array -1((_dto i 2 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_port(_int v -1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_alias((v)(x(7))))(_simpleassign BUF)(_trgt(2))(_sens(0(7))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 2381          1640547438969 simple
(_unit VHDL(mux8x1 0 45(simple 0 47))
	(_version ve4)
	(_time 1640547438970 2021.12.26 21:37:18)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code f4a1f3a5f5a2a8e7fdfbecaba4f2a0f3f1f3fcf7fc)
	(_ent
		(_time 1640534881241)
	)
	(_inst g0 0 51(_ent . not1 simple)
		(_port
			((x)(s(0)))
			((y)(s1(0)))
		)
	)
	(_inst g1 0 52(_ent . not1 simple)
		(_port
			((x)(s(1)))
			((y)(s1(1)))
		)
	)
	(_inst g2 0 53(_ent . not1 simple)
		(_port
			((x)(s(2)))
			((y)(s1(2)))
		)
	)
	(_inst g3 0 54(_ent . and4 simple)
		(_port
			((x0)(x(0)))
			((x1)(s1(0)))
			((x2)(s1(1)))
			((x3)(s1(2)))
			((y)(x1(0)))
		)
	)
	(_inst g4 0 55(_ent . and4 simple)
		(_port
			((x0)(x(1)))
			((x1)(s(0)))
			((x2)(s1(1)))
			((x3)(s1(2)))
			((y)(x1(1)))
		)
	)
	(_inst g5 0 56(_ent . and4 simple)
		(_port
			((x0)(x(2)))
			((x1)(s1(0)))
			((x2)(s(1)))
			((x3)(s1(2)))
			((y)(x1(2)))
		)
	)
	(_inst g6 0 57(_ent . and4 simple)
		(_port
			((x0)(x(3)))
			((x1)(s(0)))
			((x2)(s(1)))
			((x3)(s1(2)))
			((y)(x1(3)))
		)
	)
	(_inst g7 0 58(_ent . and4 simple)
		(_port
			((x0)(x(4)))
			((x1)(s1(0)))
			((x2)(s1(1)))
			((x3)(s(2)))
			((y)(x1(4)))
		)
	)
	(_inst g8 0 59(_ent . and4 simple)
		(_port
			((x0)(x(5)))
			((x1)(s(0)))
			((x2)(s1(1)))
			((x3)(s(2)))
			((y)(x1(5)))
		)
	)
	(_inst g9 0 60(_ent . and4 simple)
		(_port
			((x0)(x(6)))
			((x1)(s1(0)))
			((x2)(s(1)))
			((x3)(s(2)))
			((y)(x1(6)))
		)
	)
	(_inst g10 0 61(_ent . and4 simple)
		(_port
			((x0)(x(7)))
			((x1)(s(0)))
			((x2)(s(1)))
			((x3)(s(2)))
			((y)(x1(7)))
		)
	)
	(_inst g11 0 62(_ent . or8 simple)
		(_port
			((x)(x1))
			((y)(y))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 46(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 46(_array -1((_dto i 2 i 0)))))
		(_port(_int s 1 0 46(_ent(_in))))
		(_port(_int y -1 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 48(_array -1((_dto i 2 i 0)))))
		(_sig(_int s1 2 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 49(_array -1((_dto i 7 i 0)))))
		(_sig(_int x1 3 0 49(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1892          1640547438975 simple
(_unit VHDL(onebitcomp 0 72(simple 0 74))
	(_version ve4)
	(_time 1640547438976 2021.12.26 21:37:18)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code f4a1f1a4a5a3a5e2f7f7edafa1f2f7f2a2f2a0f3f4)
	(_ent
		(_time 1640539588321)
	)
	(_inst g1 0 77(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 78(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 79(_ent . not1 simple)
		(_port
			((x)(sn))
			((y)(snn))
		)
	)
	(_inst g4 0 80(_ent . and3 simple)
		(_port
			((x0)(snn))
			((x1)(x))
			((x2)(yn))
			((y)(c1))
		)
	)
	(_inst g5 0 81(_ent . and3 simple)
		(_port
			((x0)(sn))
			((x1)(xn))
			((x2)(y))
			((y)(c2))
		)
	)
	(_inst g6 0 82(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(b))
		)
	)
	(_inst g7 0 83(_ent . and3 simple)
		(_port
			((x0)(snn))
			((x1)(xn))
			((x2)(y))
			((y)(c3))
		)
	)
	(_inst g8 0 84(_ent . and3 simple)
		(_port
			((x0)(sn))
			((x1)(x))
			((x2)(yn))
			((y)(c4))
		)
	)
	(_inst g9 0 85(_ent . or2 simple)
		(_port
			((x0)(c3))
			((x1)(c4))
			((y)(s))
		)
	)
	(_inst g10 0 86(_ent . xnor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 73(_ent(_in))))
		(_port(_int y -1 0 73(_ent(_in))))
		(_port(_int sn -1 0 73(_ent(_in))))
		(_port(_int b -1 0 73(_ent(_out))))
		(_port(_int e -1 0 73(_ent(_out))))
		(_port(_int s -1 0 73(_ent(_out))))
		(_sig(_int xn -1 0 75(_arch(_uni))))
		(_sig(_int yn -1 0 75(_arch(_uni))))
		(_sig(_int snn -1 0 75(_arch(_uni))))
		(_sig(_int c1 -1 0 75(_arch(_uni))))
		(_sig(_int c2 -1 0 75(_arch(_uni))))
		(_sig(_int c3 -1 0 75(_arch(_uni))))
		(_sig(_int c4 -1 0 75(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1628          1640547438981 simple
(_unit VHDL(testgenerator 0 98(simple 0 102))
	(_version ve4)
	(_time 1640547438982 2021.12.26 21:37:18)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 04505402055253130202135e500251020103060205)
	(_ent
		(_time 1640546682785)
	)
	(_object
		(_port(_int clk -1 0 99(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 99(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 99(_ent(_out))))
		(_port(_int y 0 0 99(_ent(_out))))
		(_port(_int b -1 0 99(_ent(_out))))
		(_port(_int e -1 0 99(_ent(_out))))
		(_port(_int s -1 0 99(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 103(_array -1((_dto i 7 i 0)))))
		(_sig(_int x1 1 0 103(_arch(_uni))))
		(_sig(_int y1 1 0 103(_arch(_uni))))
		(_prcs
			(line__105(_arch 0 0 105(_prcs(_trgt(6)(7))(_sens(0))(_mon))))
			(line__117(_arch 1 0 117(_assignment(_alias((x)(x1)))(_trgt(1))(_sens(6)))))
			(line__118(_arch 2 0 118(_assignment(_alias((y)(y1)))(_trgt(2))(_sens(7)))))
			(line__119(_arch 3 0 119(_assignment(_trgt(3))(_sens(6)(7)))))
			(line__120(_arch 4 0 120(_assignment(_trgt(4))(_sens(6)(7)))))
			(line__121(_arch 5 0 121(_assignment(_trgt(5))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . simple 6 -1)
)
I 000047 55 1041          1640547438987 simple
(_unit VHDL(analyzer 0 152(simple 0 131))
	(_version ve4)
	(_time 1640547438988 2021.12.26 21:37:18)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 045151025553511256051d5f040201030602050251)
	(_ent
		(_time 1640539532968)
	)
	(_object
		(_port(_int b1 -1 0 153(_ent(_in))))
		(_port(_int e1 -1 0 153(_ent(_in))))
		(_port(_int s1 -1 0 153(_ent(_in))))
		(_port(_int b2 -1 0 153(_ent(_in))))
		(_port(_int e2 -1 0 153(_ent(_in))))
		(_port(_int s2 -1 0 153(_ent(_in))))
		(_port(_int clk -1 0 153(_ent(_in)(_event))))
		(_prcs
			(line__133(_arch 0 0 133(_prcs(_sens(6))(_mon)(_read(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(1667330640 1633905012 1699881068 1936487795 1718182944 544367974 1836020326 1701344288 1952543343 2037146473 1952608032 1701734753 1651449956 1987208563 1769239393 7564911)
	)
	(_model . simple 1 -1)
)
I 000047 55 716           1640547449890 simple
(_unit VHDL(halfadder 0 4(simple 0 8))
	(_version ve4)
	(_time 1640547449891 2021.12.26 21:37:29)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 9ece9191cac9998898ca8fc4cb989a989b999c9896)
	(_ent
		(_time 1639929792197)
	)
	(_inst g1 0 10(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g2 0 11(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int c -1 0 5(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1040          1640547449896 simple
(_unit VHDL(fulladder 0 4(simple 0 21))
	(_version ve4)
	(_time 1640547449897 2021.12.26 21:37:29)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 9ece9f90cec99988cdcc8fc4cb989a989b999c9898)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 24(_ent . halfAdder simple)
		(_port
			((x)(x))
			((y)(y))
			((s)(a))
			((c)(b))
		)
	)
	(_inst g2 0 25(_ent . halfAdder simple)
		(_port
			((x)(a))
			((y)(z))
			((s)(s))
			((c)(d))
		)
	)
	(_inst g3 0 26(_ent . or2 simple)
		(_port
			((x0)(b))
			((x1)(d))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 22(_arch(_uni))))
		(_sig(_int b -1 0 22(_arch(_uni))))
		(_sig(_int c -1 0 22(_arch(_uni))))
		(_sig(_int d -1 0 22(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1779          1640547449902 simple
(_unit VHDL(adder8bits 0 33(simple 0 37))
	(_version ve4)
	(_time 1640547449903 2021.12.26 21:37:29)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code adfdabfafdfafdbba9a9bff2f4abafaba4aaa9aaae)
	(_ent
		(_time 1639937194601)
	)
	(_generate gen1 0 41(_for 2 )
		(_inst g1 0 43(_ent . xor2 simple)
			(_port
				((x0)(cin))
				((x1)(b(_object 0)))
				((y)(b_neg(_object 0)))
			)
		)
		(_inst g2 0 44(_ent . fullAdder simple)
			(_port
				((x)(a(_object 0)))
				((y)(b_neg(_object 0)))
				((z)(ripple(_object 0)))
				((s)(r(_object 0)))
				((co)(ripple(_index 1)))
			)
		)
		(_object
			(_cnst(_int i 2 0 41(_arch)))
		)
	)
	(_inst g3 0 46(_ent . xor2 simple)
		(_port
			((x0)(cin))
			((x1)(b(7)))
			((y)(b_neg(7)))
		)
	)
	(_inst g4 0 47(_ent . fullAdder simple)
		(_port
			((x)(a(7)))
			((y)(b_neg(7)))
			((z)(ripple(7)))
			((s)(r(7)))
			((co)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 34(_ent(_in))))
		(_port(_int r 0 0 34(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int ripple 1 0 38(_arch(_uni))))
		(_sig(_int b_neg 1 0 38(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 41(_scalar (_to i 0 i 6))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_alias((ripple(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . simple 2 -1)
)
I 000047 55 2166          1640547449908 Stage1
(_unit VHDL(comparator 0 54(stage1 0 58))
	(_version ve4)
	(_time 1640547449909 2021.12.26 21:37:29)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code adfda9faaffaadbaaca3bcf6feabacaaa9abfbaaaf)
	(_ent
		(_time 1640378528229)
	)
	(_inst g1 0 64(_ent . Adder8bits simple)
		(_port
			((a)(x))
			((b)(y))
			((cin)(c1))
			((r)(r))
			((cout)(c2))
		)
	)
	(_inst g2 0 65(_ent . and2 simple)
		(_port
			((x0)(r(7)))
			((x1)(_code 0))
			((y)(f1))
		)
	)
	(_inst g3 0 66(_ent . not1 simple)
		(_port
			((x)(y(7)))
			((y)(yn))
		)
	)
	(_inst g4 0 67(_ent . and2 simple)
		(_port
			((x0)(x(7)))
			((x1)(yn))
			((y)(f2))
		)
	)
	(_inst g5 0 68(_ent . or2 simple)
		(_port
			((x0)(f1))
			((x1)(f2))
			((y)(f))
		)
	)
	(_inst g6 0 69(_ent . nor8 simple)
		(_port
			((x)(r))
			((y)(g))
		)
	)
	(_inst g7 0 70(_ent . nor2 simple)
		(_port
			((x0)(f))
			((x1)(g))
			((y)(h))
		)
	)
	(_inst reg0 0 71(_ent . DFF)
		(_port
			((D)(h))
			((clk)(clk))
			((Q)(b))
		)
	)
	(_inst reg1 0 72(_ent . DFF)
		(_port
			((D)(g))
			((clk)(clk))
			((Q)(e))
		)
	)
	(_inst reg2 0 73(_ent . DFF)
		(_port
			((D)(f))
			((clk)(clk))
			((Q)(s))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59(_array -1((_dto i 7 i 0)))))
		(_sig(_int r 1 0 59(_arch(_uni))))
		(_sig(_int c1 -1 0 60(_arch(_uni((i 3))))))
		(_sig(_int c2 -1 0 61(_arch(_uni))))
		(_sig(_int f1 -1 0 62(_arch(_uni))))
		(_sig(_int f2 -1 0 62(_arch(_uni))))
		(_sig(_int yn -1 0 62(_arch(_uni))))
		(_sig(_int f -1 0 62(_arch(_uni))))
		(_sig(_int g -1 0 62(_arch(_uni))))
		(_sig(_int h -1 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage1 1 -1)
)
I 000047 55 2220          1640547449912 Stage2
(_unit VHDL(comparator 0 54(stage2 0 76))
	(_version ve4)
	(_time 1640547449913 2021.12.26 21:37:29)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code adfda9faaffaadbaaca2bcf6feabacaaa9abfbaaaf)
	(_ent
		(_time 1640378528229)
	)
	(_generate g1 0 82(_for 3 )
		(_inst g 0 84(_ent . xor2 simple)
			(_port
				((x0)(x(_object 0)))
				((x1)(y(_object 0)))
				((y)(diff(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 0 82(_arch)))
		)
	)
	(_inst g2 0 86(_ent . Encoder8x3 simple)
		(_port
			((x)(diff))
			((y)(en))
			((v)(v))
		)
	)
	(_inst g3 0 87(_ent . Mux8x1 simple)
		(_port
			((x)(x))
			((s)(en))
			((y)(x1))
		)
	)
	(_inst g4 0 88(_ent . Mux8x1 simple)
		(_port
			((x)(y))
			((s)(en))
			((y)(y1))
		)
	)
	(_inst g5 0 89(_ent . oneBitComp simple)
		(_port
			((x)(x1))
			((y)(y1))
			((sn)(v))
			((b)(b1))
			((e)(e1))
			((s)(s1))
		)
	)
	(_inst reg0 0 90(_ent . DFF)
		(_port
			((D)(b1))
			((clk)(clk))
			((Q)(b))
		)
	)
	(_inst reg1 0 91(_ent . DFF)
		(_port
			((D)(e1))
			((clk)(clk))
			((Q)(e))
		)
	)
	(_inst reg2 0 92(_ent . DFF)
		(_port
			((D)(s1))
			((clk)(clk))
			((Q)(s))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 77(_array -1((_dto i 7 i 0)))))
		(_sig(_int diff 1 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 78(_array -1((_dto i 2 i 0)))))
		(_sig(_int en 2 0 78(_arch(_uni))))
		(_sig(_int v -1 0 79(_arch(_uni))))
		(_sig(_int b1 -1 0 79(_arch(_uni))))
		(_sig(_int e1 -1 0 79(_arch(_uni))))
		(_sig(_int s1 -1 0 79(_arch(_uni))))
		(_sig(_int x1 -1 0 80(_arch(_uni))))
		(_sig(_int y1 -1 0 80(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 82(_scalar (_to i 0 i 7))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
)
I 000043 55 1414          1640547449918 bb
(_unit VHDL(testb 0 54(bb 0 102))
	(_version ve4)
	(_time 1640547449919 2021.12.26 21:37:29)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code adfcaefafcfbfabaa8a9bff6f8aba8aaaeaaa9abaf)
	(_ent
		(_time 1639937194607)
	)
	(_inst g0 0 108(_ent . TestGenerator simple)
		(_port
			((clk)(clk))
			((x)(x))
			((y)(y))
			((b)(b1))
			((e)(e1))
			((s)(s1))
		)
	)
	(_inst g1 0 109(_ent . Comparator Stage2)
		(_port
			((x)(x))
			((y)(y))
			((clk)(clk))
			((b)(b2))
			((e)(e2))
			((s)(s2))
		)
	)
	(_inst g2 0 110(_ent . Analyzer simple)
		(_port
			((b1)(b1))
			((e1)(e1))
			((s1)(s1))
			((b2)(b2))
			((e2)(e2))
			((s2)(s2))
			((clk)(clk))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 103(_array -1((_dto i 7 i 0)))))
		(_sig(_int x 0 0 103(_arch(_uni))))
		(_sig(_int y 0 0 103(_arch(_uni))))
		(_sig(_int clk -1 0 104(_arch(_uni((i 2))))))
		(_sig(_int b1 -1 0 105(_arch(_uni))))
		(_sig(_int e1 -1 0 105(_arch(_uni))))
		(_sig(_int s1 -1 0 105(_arch(_uni))))
		(_sig(_int b2 -1 0 105(_arch(_uni))))
		(_sig(_int e2 -1 0 105(_arch(_uni))))
		(_sig(_int s2 -1 0 105(_arch(_uni))))
		(_prcs
			(line__112(_arch 0 0 112(_assignment(_trgt(2))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . bb 1 -1)
)
I 000047 55 2455          1640549439024 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640549439025 2021.12.26 22:10:39)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code b2b1b6e6e5e5e5a4e6b1a6e8e6b5b0b1bab5bab1b1)
	(_ent
		(_time 1640539523307)
	)
	(_inst g1 0 23(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(y(2)))
		)
	)
	(_inst g2 0 24(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 25(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 26(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 27(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 28(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 29(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 31(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(y(1)))
		)
	)
	(_inst g10 0 32(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 33(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 34(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 35(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(y(0)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 5(_array -1((_dto i 2 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_port(_int v -1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_alias((v)(x(7))))(_simpleassign BUF)(_trgt(2))(_sens(0(7))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 2381          1640549439030 simple
(_unit VHDL(mux8x1 0 45(simple 0 47))
	(_version ve4)
	(_time 1640549439031 2021.12.26 22:10:39)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code b2b1e7e7b5e4eea1bbbdaaede2b4e6b5b7b5bab1ba)
	(_ent
		(_time 1640534881241)
	)
	(_inst g0 0 51(_ent . not1 simple)
		(_port
			((x)(s(0)))
			((y)(s1(0)))
		)
	)
	(_inst g1 0 52(_ent . not1 simple)
		(_port
			((x)(s(1)))
			((y)(s1(1)))
		)
	)
	(_inst g2 0 53(_ent . not1 simple)
		(_port
			((x)(s(2)))
			((y)(s1(2)))
		)
	)
	(_inst g3 0 54(_ent . and4 simple)
		(_port
			((x0)(x(0)))
			((x1)(s1(0)))
			((x2)(s1(1)))
			((x3)(s1(2)))
			((y)(x1(0)))
		)
	)
	(_inst g4 0 55(_ent . and4 simple)
		(_port
			((x0)(x(1)))
			((x1)(s(0)))
			((x2)(s1(1)))
			((x3)(s1(2)))
			((y)(x1(1)))
		)
	)
	(_inst g5 0 56(_ent . and4 simple)
		(_port
			((x0)(x(2)))
			((x1)(s1(0)))
			((x2)(s(1)))
			((x3)(s1(2)))
			((y)(x1(2)))
		)
	)
	(_inst g6 0 57(_ent . and4 simple)
		(_port
			((x0)(x(3)))
			((x1)(s(0)))
			((x2)(s(1)))
			((x3)(s1(2)))
			((y)(x1(3)))
		)
	)
	(_inst g7 0 58(_ent . and4 simple)
		(_port
			((x0)(x(4)))
			((x1)(s1(0)))
			((x2)(s1(1)))
			((x3)(s(2)))
			((y)(x1(4)))
		)
	)
	(_inst g8 0 59(_ent . and4 simple)
		(_port
			((x0)(x(5)))
			((x1)(s(0)))
			((x2)(s1(1)))
			((x3)(s(2)))
			((y)(x1(5)))
		)
	)
	(_inst g9 0 60(_ent . and4 simple)
		(_port
			((x0)(x(6)))
			((x1)(s1(0)))
			((x2)(s(1)))
			((x3)(s(2)))
			((y)(x1(6)))
		)
	)
	(_inst g10 0 61(_ent . and4 simple)
		(_port
			((x0)(x(7)))
			((x1)(s(0)))
			((x2)(s(1)))
			((x3)(s(2)))
			((y)(x1(7)))
		)
	)
	(_inst g11 0 62(_ent . or8 simple)
		(_port
			((x)(x1))
			((y)(y))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 46(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 46(_array -1((_dto i 2 i 0)))))
		(_port(_int s 1 0 46(_ent(_in))))
		(_port(_int y -1 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 48(_array -1((_dto i 2 i 0)))))
		(_sig(_int s1 2 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 49(_array -1((_dto i 7 i 0)))))
		(_sig(_int x1 3 0 49(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1892          1640549439036 simple
(_unit VHDL(onebitcomp 0 72(simple 0 74))
	(_version ve4)
	(_time 1640549439037 2021.12.26 22:10:39)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code b2b1e5e6e5e5e3a4b1b1abe9e7b4b1b4e4b4e6b5b2)
	(_ent
		(_time 1640539588321)
	)
	(_inst g1 0 77(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 78(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 79(_ent . not1 simple)
		(_port
			((x)(sn))
			((y)(snn))
		)
	)
	(_inst g4 0 80(_ent . and3 simple)
		(_port
			((x0)(snn))
			((x1)(x))
			((x2)(yn))
			((y)(c1))
		)
	)
	(_inst g5 0 81(_ent . and3 simple)
		(_port
			((x0)(sn))
			((x1)(xn))
			((x2)(y))
			((y)(c2))
		)
	)
	(_inst g6 0 82(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(b))
		)
	)
	(_inst g7 0 83(_ent . and3 simple)
		(_port
			((x0)(snn))
			((x1)(xn))
			((x2)(y))
			((y)(c3))
		)
	)
	(_inst g8 0 84(_ent . and3 simple)
		(_port
			((x0)(sn))
			((x1)(x))
			((x2)(yn))
			((y)(c4))
		)
	)
	(_inst g9 0 85(_ent . or2 simple)
		(_port
			((x0)(c3))
			((x1)(c4))
			((y)(s))
		)
	)
	(_inst g10 0 86(_ent . xnor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 73(_ent(_in))))
		(_port(_int y -1 0 73(_ent(_in))))
		(_port(_int sn -1 0 73(_ent(_in))))
		(_port(_int b -1 0 73(_ent(_out))))
		(_port(_int e -1 0 73(_ent(_out))))
		(_port(_int s -1 0 73(_ent(_out))))
		(_sig(_int xn -1 0 75(_arch(_uni))))
		(_sig(_int yn -1 0 75(_arch(_uni))))
		(_sig(_int snn -1 0 75(_arch(_uni))))
		(_sig(_int c1 -1 0 75(_arch(_uni))))
		(_sig(_int c2 -1 0 75(_arch(_uni))))
		(_sig(_int c3 -1 0 75(_arch(_uni))))
		(_sig(_int c4 -1 0 75(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1041          1640549439044 simple
(_unit VHDL(analyzer 0 152(simple 0 134))
	(_version ve4)
	(_time 1640549439045 2021.12.26 22:10:39)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code c2c1c297959597d490c3db99c2c4c7c5c0c4c3c497)
	(_ent
		(_time 1640539532968)
	)
	(_object
		(_port(_int b1 -1 0 153(_ent(_in))))
		(_port(_int e1 -1 0 153(_ent(_in))))
		(_port(_int s1 -1 0 153(_ent(_in))))
		(_port(_int b2 -1 0 153(_ent(_in))))
		(_port(_int e2 -1 0 153(_ent(_in))))
		(_port(_int s2 -1 0 153(_ent(_in))))
		(_port(_int clk -1 0 153(_ent(_in)(_event))))
		(_prcs
			(line__136(_arch 0 0 136(_prcs(_sens(6))(_mon)(_read(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(1667330640 1633905012 1699881068 1936487795 1718182944 544367974 1836020326 1701344288 1952543343 2037146473 1952608032 1701734753 1651449956 1987208563 1769239393 7564911)
	)
	(_model . simple 1 -1)
)
I 000047 55 2455          1640549519930 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640549519931 2021.12.26 22:11:59)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code bdb3ece9bceaeaabe9bea9e7e9babfbeb5bab5bebe)
	(_ent
		(_time 1640539523307)
	)
	(_inst g1 0 23(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(y(2)))
		)
	)
	(_inst g2 0 24(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 25(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 26(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 27(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 28(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 29(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 31(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(y(1)))
		)
	)
	(_inst g10 0 32(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 33(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 34(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 35(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(y(0)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 5(_array -1((_dto i 2 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_port(_int v -1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_alias((v)(x(7))))(_simpleassign BUF)(_trgt(2))(_sens(0(7))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 2381          1640549519936 simple
(_unit VHDL(mux8x1 0 45(simple 0 47))
	(_version ve4)
	(_time 1640549519937 2021.12.26 22:11:59)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code bdb3bde8ecebe1aeb4b2a5e2edbbe9bab8bab5beb5)
	(_ent
		(_time 1640534881241)
	)
	(_inst g0 0 51(_ent . not1 simple)
		(_port
			((x)(s(0)))
			((y)(s1(0)))
		)
	)
	(_inst g1 0 52(_ent . not1 simple)
		(_port
			((x)(s(1)))
			((y)(s1(1)))
		)
	)
	(_inst g2 0 53(_ent . not1 simple)
		(_port
			((x)(s(2)))
			((y)(s1(2)))
		)
	)
	(_inst g3 0 54(_ent . and4 simple)
		(_port
			((x0)(x(0)))
			((x1)(s1(0)))
			((x2)(s1(1)))
			((x3)(s1(2)))
			((y)(x1(0)))
		)
	)
	(_inst g4 0 55(_ent . and4 simple)
		(_port
			((x0)(x(1)))
			((x1)(s(0)))
			((x2)(s1(1)))
			((x3)(s1(2)))
			((y)(x1(1)))
		)
	)
	(_inst g5 0 56(_ent . and4 simple)
		(_port
			((x0)(x(2)))
			((x1)(s1(0)))
			((x2)(s(1)))
			((x3)(s1(2)))
			((y)(x1(2)))
		)
	)
	(_inst g6 0 57(_ent . and4 simple)
		(_port
			((x0)(x(3)))
			((x1)(s(0)))
			((x2)(s(1)))
			((x3)(s1(2)))
			((y)(x1(3)))
		)
	)
	(_inst g7 0 58(_ent . and4 simple)
		(_port
			((x0)(x(4)))
			((x1)(s1(0)))
			((x2)(s1(1)))
			((x3)(s(2)))
			((y)(x1(4)))
		)
	)
	(_inst g8 0 59(_ent . and4 simple)
		(_port
			((x0)(x(5)))
			((x1)(s(0)))
			((x2)(s1(1)))
			((x3)(s(2)))
			((y)(x1(5)))
		)
	)
	(_inst g9 0 60(_ent . and4 simple)
		(_port
			((x0)(x(6)))
			((x1)(s1(0)))
			((x2)(s(1)))
			((x3)(s(2)))
			((y)(x1(6)))
		)
	)
	(_inst g10 0 61(_ent . and4 simple)
		(_port
			((x0)(x(7)))
			((x1)(s(0)))
			((x2)(s(1)))
			((x3)(s(2)))
			((y)(x1(7)))
		)
	)
	(_inst g11 0 62(_ent . or8 simple)
		(_port
			((x)(x1))
			((y)(y))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 46(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 46(_array -1((_dto i 2 i 0)))))
		(_port(_int s 1 0 46(_ent(_in))))
		(_port(_int y -1 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 48(_array -1((_dto i 2 i 0)))))
		(_sig(_int s1 2 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 49(_array -1((_dto i 7 i 0)))))
		(_sig(_int x1 3 0 49(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1892          1640549519942 simple
(_unit VHDL(onebitcomp 0 72(simple 0 74))
	(_version ve4)
	(_time 1640549519943 2021.12.26 22:11:59)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code bdb3bfe9bceaecabbebea4e6e8bbbebbebbbe9babd)
	(_ent
		(_time 1640539588321)
	)
	(_inst g1 0 77(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 78(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 79(_ent . not1 simple)
		(_port
			((x)(sn))
			((y)(snn))
		)
	)
	(_inst g4 0 80(_ent . and3 simple)
		(_port
			((x0)(snn))
			((x1)(x))
			((x2)(yn))
			((y)(c1))
		)
	)
	(_inst g5 0 81(_ent . and3 simple)
		(_port
			((x0)(sn))
			((x1)(xn))
			((x2)(y))
			((y)(c2))
		)
	)
	(_inst g6 0 82(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(b))
		)
	)
	(_inst g7 0 83(_ent . and3 simple)
		(_port
			((x0)(snn))
			((x1)(xn))
			((x2)(y))
			((y)(c3))
		)
	)
	(_inst g8 0 84(_ent . and3 simple)
		(_port
			((x0)(sn))
			((x1)(x))
			((x2)(yn))
			((y)(c4))
		)
	)
	(_inst g9 0 85(_ent . or2 simple)
		(_port
			((x0)(c3))
			((x1)(c4))
			((y)(s))
		)
	)
	(_inst g10 0 86(_ent . xnor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 73(_ent(_in))))
		(_port(_int y -1 0 73(_ent(_in))))
		(_port(_int sn -1 0 73(_ent(_in))))
		(_port(_int b -1 0 73(_ent(_out))))
		(_port(_int e -1 0 73(_ent(_out))))
		(_port(_int s -1 0 73(_ent(_out))))
		(_sig(_int xn -1 0 75(_arch(_uni))))
		(_sig(_int yn -1 0 75(_arch(_uni))))
		(_sig(_int snn -1 0 75(_arch(_uni))))
		(_sig(_int c1 -1 0 75(_arch(_uni))))
		(_sig(_int c2 -1 0 75(_arch(_uni))))
		(_sig(_int c3 -1 0 75(_arch(_uni))))
		(_sig(_int c4 -1 0 75(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 2067          1640549519948 simple
(_unit VHDL(testgenerator 0 98(simple 0 102))
	(_version ve4)
	(_time 1640549519949 2021.12.26 22:11:59)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code bdb2ede9ecebeaaabbbfaae7e9bbe8bbb8babfbbbc)
	(_ent
		(_time 1640546682785)
	)
	(_inst reg0 0 121(_ent . DFF)
		(_port
			((D)(b1))
			((clk)(clk))
			((Q)(b))
		)
	)
	(_inst reg1 0 122(_ent . DFF)
		(_port
			((D)(e1))
			((clk)(clk))
			((Q)(e))
		)
	)
	(_inst reg2 0 123(_ent . DFF)
		(_port
			((D)(s1))
			((clk)(clk))
			((Q)(s))
		)
	)
	(_inst reg3 0 124(_ent . DFF8)
		(_port
			((D)(x1))
			((clk)(clk))
			((Q)(x))
		)
	)
	(_inst reg4 0 125(_ent . DFF8)
		(_port
			((D)(y1))
			((clk)(clk))
			((Q)(y))
		)
	)
	(_object
		(_port(_int clk -1 0 99(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 99(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 99(_ent(_out))))
		(_port(_int y 0 0 99(_ent(_out))))
		(_port(_int b -1 0 99(_ent(_out))))
		(_port(_int e -1 0 99(_ent(_out))))
		(_port(_int s -1 0 99(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 103(_array -1((_dto i 7 i 0)))))
		(_sig(_int x1 1 0 103(_arch(_uni))))
		(_sig(_int y1 1 0 103(_arch(_uni))))
		(_sig(_int b1 -1 0 104(_arch(_uni))))
		(_sig(_int e1 -1 0 104(_arch(_uni))))
		(_sig(_int s1 -1 0 104(_arch(_uni))))
		(_prcs
			(line__106(_arch 0 0 106(_prcs(_trgt(6)(7))(_sens(0))(_mon))))
			(line__118(_arch 1 0 118(_assignment(_trgt(8))(_sens(6)(7)))))
			(line__119(_arch 2 0 119(_assignment(_trgt(9))(_sens(6)(7)))))
			(line__120(_arch 3 0 120(_assignment(_trgt(10))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . simple 4 -1)
)
I 000047 55 1041          1640549519954 simple
(_unit VHDL(analyzer 0 152(simple 0 135))
	(_version ve4)
	(_time 1640549519955 2021.12.26 22:11:59)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code ccc29999ca9b99da9ecdd597cccac9cbcecacdca99)
	(_ent
		(_time 1640539532968)
	)
	(_object
		(_port(_int b1 -1 0 153(_ent(_in))))
		(_port(_int e1 -1 0 153(_ent(_in))))
		(_port(_int s1 -1 0 153(_ent(_in))))
		(_port(_int b2 -1 0 153(_ent(_in))))
		(_port(_int e2 -1 0 153(_ent(_in))))
		(_port(_int s2 -1 0 153(_ent(_in))))
		(_port(_int clk -1 0 153(_ent(_in)(_event))))
		(_prcs
			(line__137(_arch 0 0 137(_prcs(_sens(6))(_mon)(_read(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(1667330640 1633905012 1699881068 1936487795 1718182944 544367974 1836020326 1701344288 1952543343 2037146473 1952608032 1701734753 1651449956 1987208563 1769239393 7564911)
	)
	(_model . simple 1 -1)
)
I 000047 55 2455          1640549709331 simple
(_unit VHDL(encoder8x3 0 4(simple 0 8))
	(_version ve4)
	(_time 1640549709332 2021.12.26 22:15:09)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 8b8a8f858cdcdc9ddf889fd1df8c8988838c838888)
	(_ent
		(_time 1640539523307)
	)
	(_inst g1 0 23(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(y(2)))
		)
	)
	(_inst g2 0 24(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 25(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 26(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 27(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 28(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 29(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 30(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 31(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(y(1)))
		)
	)
	(_inst g10 0 32(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 33(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 34(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 35(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(y(0)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 5(_array -1((_dto i 2 i 0)))))
		(_port(_int y 1 0 5(_ent(_out))))
		(_port(_int v -1 0 5(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 9(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_alias((v)(x(7))))(_simpleassign BUF)(_trgt(2))(_sens(0(7))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 2381          1640549709337 simple
(_unit VHDL(mux8x1 0 45(simple 0 47))
	(_version ve4)
	(_time 1640549709338 2021.12.26 22:15:09)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 9b9ace95cccdc788929483c4cb9dcf9c9e9c939893)
	(_ent
		(_time 1640534881241)
	)
	(_inst g0 0 51(_ent . not1 simple)
		(_port
			((x)(s(0)))
			((y)(s1(0)))
		)
	)
	(_inst g1 0 52(_ent . not1 simple)
		(_port
			((x)(s(1)))
			((y)(s1(1)))
		)
	)
	(_inst g2 0 53(_ent . not1 simple)
		(_port
			((x)(s(2)))
			((y)(s1(2)))
		)
	)
	(_inst g3 0 54(_ent . and4 simple)
		(_port
			((x0)(x(0)))
			((x1)(s1(0)))
			((x2)(s1(1)))
			((x3)(s1(2)))
			((y)(x1(0)))
		)
	)
	(_inst g4 0 55(_ent . and4 simple)
		(_port
			((x0)(x(1)))
			((x1)(s(0)))
			((x2)(s1(1)))
			((x3)(s1(2)))
			((y)(x1(1)))
		)
	)
	(_inst g5 0 56(_ent . and4 simple)
		(_port
			((x0)(x(2)))
			((x1)(s1(0)))
			((x2)(s(1)))
			((x3)(s1(2)))
			((y)(x1(2)))
		)
	)
	(_inst g6 0 57(_ent . and4 simple)
		(_port
			((x0)(x(3)))
			((x1)(s(0)))
			((x2)(s(1)))
			((x3)(s1(2)))
			((y)(x1(3)))
		)
	)
	(_inst g7 0 58(_ent . and4 simple)
		(_port
			((x0)(x(4)))
			((x1)(s1(0)))
			((x2)(s1(1)))
			((x3)(s(2)))
			((y)(x1(4)))
		)
	)
	(_inst g8 0 59(_ent . and4 simple)
		(_port
			((x0)(x(5)))
			((x1)(s(0)))
			((x2)(s1(1)))
			((x3)(s(2)))
			((y)(x1(5)))
		)
	)
	(_inst g9 0 60(_ent . and4 simple)
		(_port
			((x0)(x(6)))
			((x1)(s1(0)))
			((x2)(s(1)))
			((x3)(s(2)))
			((y)(x1(6)))
		)
	)
	(_inst g10 0 61(_ent . and4 simple)
		(_port
			((x0)(x(7)))
			((x1)(s(0)))
			((x2)(s(1)))
			((x3)(s(2)))
			((y)(x1(7)))
		)
	)
	(_inst g11 0 62(_ent . or8 simple)
		(_port
			((x)(x1))
			((y)(y))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 46(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 46(_array -1((_dto i 2 i 0)))))
		(_port(_int s 1 0 46(_ent(_in))))
		(_port(_int y -1 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 48(_array -1((_dto i 2 i 0)))))
		(_sig(_int s1 2 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 49(_array -1((_dto i 7 i 0)))))
		(_sig(_int x1 3 0 49(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1892          1640549709343 simple
(_unit VHDL(onebitcomp 0 72(simple 0 74))
	(_version ve4)
	(_time 1640549709344 2021.12.26 22:15:09)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 9b9acc949cccca8d989882c0ce9d989dcd9dcf9c9b)
	(_ent
		(_time 1640539588321)
	)
	(_inst g1 0 77(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 78(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 79(_ent . not1 simple)
		(_port
			((x)(sn))
			((y)(snn))
		)
	)
	(_inst g4 0 80(_ent . and3 simple)
		(_port
			((x0)(snn))
			((x1)(x))
			((x2)(yn))
			((y)(c1))
		)
	)
	(_inst g5 0 81(_ent . and3 simple)
		(_port
			((x0)(sn))
			((x1)(xn))
			((x2)(y))
			((y)(c2))
		)
	)
	(_inst g6 0 82(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(b))
		)
	)
	(_inst g7 0 83(_ent . and3 simple)
		(_port
			((x0)(snn))
			((x1)(xn))
			((x2)(y))
			((y)(c3))
		)
	)
	(_inst g8 0 84(_ent . and3 simple)
		(_port
			((x0)(sn))
			((x1)(x))
			((x2)(yn))
			((y)(c4))
		)
	)
	(_inst g9 0 85(_ent . or2 simple)
		(_port
			((x0)(c3))
			((x1)(c4))
			((y)(s))
		)
	)
	(_inst g10 0 86(_ent . xnor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 73(_ent(_in))))
		(_port(_int y -1 0 73(_ent(_in))))
		(_port(_int sn -1 0 73(_ent(_in))))
		(_port(_int b -1 0 73(_ent(_out))))
		(_port(_int e -1 0 73(_ent(_out))))
		(_port(_int s -1 0 73(_ent(_out))))
		(_sig(_int xn -1 0 75(_arch(_uni))))
		(_sig(_int yn -1 0 75(_arch(_uni))))
		(_sig(_int snn -1 0 75(_arch(_uni))))
		(_sig(_int c1 -1 0 75(_arch(_uni))))
		(_sig(_int c2 -1 0 75(_arch(_uni))))
		(_sig(_int c3 -1 0 75(_arch(_uni))))
		(_sig(_int c4 -1 0 75(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 2037          1640549709349 simple
(_unit VHDL(testgenerator 0 98(simple 0 102))
	(_version ve4)
	(_time 1640549709350 2021.12.26 22:15:09)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 9b9b9e94cccdcc8c9d998cc1cf9dce9d9e9c999d9a)
	(_ent
		(_time 1640546682785)
	)
	(_inst reg0 0 123(_ent . DFF)
		(_port
			((D)(b1))
			((clk)(clk))
			((Q)(b))
		)
	)
	(_inst reg1 0 124(_ent . DFF)
		(_port
			((D)(e1))
			((clk)(clk))
			((Q)(e))
		)
	)
	(_inst reg2 0 125(_ent . DFF)
		(_port
			((D)(s1))
			((clk)(clk))
			((Q)(s))
		)
	)
	(_object
		(_port(_int clk -1 0 99(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 99(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 99(_ent(_out))))
		(_port(_int y 0 0 99(_ent(_out))))
		(_port(_int b -1 0 99(_ent(_out))))
		(_port(_int e -1 0 99(_ent(_out))))
		(_port(_int s -1 0 99(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 103(_array -1((_dto i 7 i 0)))))
		(_sig(_int x1 1 0 103(_arch(_uni))))
		(_sig(_int y1 1 0 103(_arch(_uni))))
		(_sig(_int b1 -1 0 104(_arch(_uni))))
		(_sig(_int e1 -1 0 104(_arch(_uni))))
		(_sig(_int s1 -1 0 104(_arch(_uni))))
		(_prcs
			(line__106(_arch 0 0 106(_prcs(_trgt(6)(7))(_sens(0))(_mon))))
			(line__118(_arch 1 0 118(_assignment(_alias((x)(x1)))(_trgt(1))(_sens(6)))))
			(line__119(_arch 2 0 119(_assignment(_alias((y)(y1)))(_trgt(2))(_sens(7)))))
			(line__120(_arch 3 0 120(_assignment(_trgt(8))(_sens(6)(7)))))
			(line__121(_arch 4 0 121(_assignment(_trgt(9))(_sens(6)(7)))))
			(line__122(_arch 5 0 122(_assignment(_trgt(10))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . simple 6 -1)
)
I 000047 55 1041          1640549709355 simple
(_unit VHDL(analyzer 0 152(simple 0 135))
	(_version ve4)
	(_time 1640549709356 2021.12.26 22:15:09)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 9b9a9b949cccce8dc99a82c09b9d9e9c999d9a9dce)
	(_ent
		(_time 1640539532968)
	)
	(_object
		(_port(_int b1 -1 0 153(_ent(_in))))
		(_port(_int e1 -1 0 153(_ent(_in))))
		(_port(_int s1 -1 0 153(_ent(_in))))
		(_port(_int b2 -1 0 153(_ent(_in))))
		(_port(_int e2 -1 0 153(_ent(_in))))
		(_port(_int s2 -1 0 153(_ent(_in))))
		(_port(_int clk -1 0 153(_ent(_in)(_event))))
		(_prcs
			(line__137(_arch 0 0 137(_prcs(_sens(6))(_mon)(_read(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(1667330640 1633905012 1699881068 1936487795 1718182944 544367974 1836020326 1701344288 1952543343 2037146473 1952608032 1701734753 1651449956 1987208563 1769239393 7564911)
	)
	(_model . simple 1 -1)
)
I 000047 55 716           1640550388263 simple
(_unit VHDL(halfadder 0 4(simple 0 8))
	(_version ve4)
	(_time 1640550388264 2021.12.26 22:26:28)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 95c0c99a91c2928393c184cfc0939193909297939d)
	(_ent
		(_time 1639929792197)
	)
	(_inst g1 0 10(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g2 0 11(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int c -1 0 5(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1040          1640550388269 simple
(_unit VHDL(fulladder 0 4(simple 0 21))
	(_version ve4)
	(_time 1640550388270 2021.12.26 22:26:28)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 95c0c79b95c29283c6c784cfc09391939092979393)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 24(_ent . halfAdder simple)
		(_port
			((x)(x))
			((y)(y))
			((s)(a))
			((c)(b))
		)
	)
	(_inst g2 0 25(_ent . halfAdder simple)
		(_port
			((x)(a))
			((y)(z))
			((s)(s))
			((c)(d))
		)
	)
	(_inst g3 0 26(_ent . or2 simple)
		(_port
			((x0)(b))
			((x1)(d))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 22(_arch(_uni))))
		(_sig(_int b -1 0 22(_arch(_uni))))
		(_sig(_int c -1 0 22(_arch(_uni))))
		(_sig(_int d -1 0 22(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1779          1640550388275 simple
(_unit VHDL(adder8bits 0 33(simple 0 37))
	(_version ve4)
	(_time 1640550388276 2021.12.26 22:26:28)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 95c0c09a94c2c583919187cacc9397939c92919296)
	(_ent
		(_time 1639937194601)
	)
	(_generate gen1 0 41(_for 2 )
		(_inst g1 0 43(_ent . xor2 simple)
			(_port
				((x0)(cin))
				((x1)(b(_object 0)))
				((y)(b_neg(_object 0)))
			)
		)
		(_inst g2 0 44(_ent . fullAdder simple)
			(_port
				((x)(a(_object 0)))
				((y)(b_neg(_object 0)))
				((z)(ripple(_object 0)))
				((s)(r(_object 0)))
				((co)(ripple(_index 1)))
			)
		)
		(_object
			(_cnst(_int i 2 0 41(_arch)))
		)
	)
	(_inst g3 0 46(_ent . xor2 simple)
		(_port
			((x0)(cin))
			((x1)(b(7)))
			((y)(b_neg(7)))
		)
	)
	(_inst g4 0 47(_ent . fullAdder simple)
		(_port
			((x)(a(7)))
			((y)(b_neg(7)))
			((z)(ripple(7)))
			((s)(r(7)))
			((co)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 34(_ent(_in))))
		(_port(_int r 0 0 34(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int ripple 1 0 38(_arch(_uni))))
		(_sig(_int b_neg 1 0 38(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 41(_scalar (_to i 0 i 6))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_alias((ripple(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . simple 2 -1)
)
I 000047 55 2166          1640550388281 Stage1
(_unit VHDL(comparator 0 54(stage1 0 58))
	(_version ve4)
	(_time 1640550388282 2021.12.26 22:26:28)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 95c0c29ac6c29582949b84cec69394929193c39297)
	(_ent
		(_time 1640378528229)
	)
	(_inst g1 0 64(_ent . Adder8bits simple)
		(_port
			((a)(x))
			((b)(y))
			((cin)(c1))
			((r)(r))
			((cout)(c2))
		)
	)
	(_inst g2 0 65(_ent . and2 simple)
		(_port
			((x0)(r(7)))
			((x1)(_code 0))
			((y)(f1))
		)
	)
	(_inst g3 0 66(_ent . not1 simple)
		(_port
			((x)(y(7)))
			((y)(yn))
		)
	)
	(_inst g4 0 67(_ent . and2 simple)
		(_port
			((x0)(x(7)))
			((x1)(yn))
			((y)(f2))
		)
	)
	(_inst g5 0 68(_ent . or2 simple)
		(_port
			((x0)(f1))
			((x1)(f2))
			((y)(f))
		)
	)
	(_inst g6 0 69(_ent . nor8 simple)
		(_port
			((x)(r))
			((y)(g))
		)
	)
	(_inst g7 0 70(_ent . nor2 simple)
		(_port
			((x0)(f))
			((x1)(g))
			((y)(h))
		)
	)
	(_inst reg0 0 71(_ent . DFF)
		(_port
			((D)(h))
			((clk)(clk))
			((Q)(b))
		)
	)
	(_inst reg1 0 72(_ent . DFF)
		(_port
			((D)(g))
			((clk)(clk))
			((Q)(e))
		)
	)
	(_inst reg2 0 73(_ent . DFF)
		(_port
			((D)(f))
			((clk)(clk))
			((Q)(s))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59(_array -1((_dto i 7 i 0)))))
		(_sig(_int r 1 0 59(_arch(_uni))))
		(_sig(_int c1 -1 0 60(_arch(_uni((i 3))))))
		(_sig(_int c2 -1 0 61(_arch(_uni))))
		(_sig(_int f1 -1 0 62(_arch(_uni))))
		(_sig(_int f2 -1 0 62(_arch(_uni))))
		(_sig(_int yn -1 0 62(_arch(_uni))))
		(_sig(_int f -1 0 62(_arch(_uni))))
		(_sig(_int g -1 0 62(_arch(_uni))))
		(_sig(_int h -1 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage1 1 -1)
)
I 000047 55 2220          1640550388285 Stage2
(_unit VHDL(comparator 0 54(stage2 0 76))
	(_version ve4)
	(_time 1640550388286 2021.12.26 22:26:28)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 95c0c29ac6c29582949a84cec69394929193c39297)
	(_ent
		(_time 1640378528229)
	)
	(_generate g1 0 82(_for 3 )
		(_inst g 0 84(_ent . xor2 simple)
			(_port
				((x0)(x(_object 0)))
				((x1)(y(_object 0)))
				((y)(diff(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 0 82(_arch)))
		)
	)
	(_inst g2 0 86(_ent . Encoder8x3 simple)
		(_port
			((x)(diff))
			((y)(en))
			((v)(v))
		)
	)
	(_inst g3 0 87(_ent . Mux8x1 simple)
		(_port
			((x)(x))
			((s)(en))
			((y)(x1))
		)
	)
	(_inst g4 0 88(_ent . Mux8x1 simple)
		(_port
			((x)(y))
			((s)(en))
			((y)(y1))
		)
	)
	(_inst g5 0 89(_ent . oneBitComp simple)
		(_port
			((x)(x1))
			((y)(y1))
			((sn)(v))
			((b)(b1))
			((e)(e1))
			((s)(s1))
		)
	)
	(_inst reg0 0 90(_ent . DFF)
		(_port
			((D)(b1))
			((clk)(clk))
			((Q)(b))
		)
	)
	(_inst reg1 0 91(_ent . DFF)
		(_port
			((D)(e1))
			((clk)(clk))
			((Q)(e))
		)
	)
	(_inst reg2 0 92(_ent . DFF)
		(_port
			((D)(s1))
			((clk)(clk))
			((Q)(s))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 77(_array -1((_dto i 7 i 0)))))
		(_sig(_int diff 1 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 78(_array -1((_dto i 2 i 0)))))
		(_sig(_int en 2 0 78(_arch(_uni))))
		(_sig(_int v -1 0 79(_arch(_uni))))
		(_sig(_int b1 -1 0 79(_arch(_uni))))
		(_sig(_int e1 -1 0 79(_arch(_uni))))
		(_sig(_int s1 -1 0 79(_arch(_uni))))
		(_sig(_int x1 -1 0 80(_arch(_uni))))
		(_sig(_int y1 -1 0 80(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 82(_scalar (_to i 0 i 7))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
)
I 000043 55 1414          1640550388291 bb
(_unit VHDL(testb 0 54(bb 0 102))
	(_version ve4)
	(_time 1640550388292 2021.12.26 22:26:28)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code a5f1f5f2a5f3f2b2a0a1b7fef0a3a0a2a6a2a1a3a7)
	(_ent
		(_time 1639937194607)
	)
	(_inst g0 0 108(_ent . TestGenerator simple)
		(_port
			((clk)(clk))
			((x)(x))
			((y)(y))
			((b)(b1))
			((e)(e1))
			((s)(s1))
		)
	)
	(_inst g1 0 109(_ent . Comparator Stage1)
		(_port
			((x)(x))
			((y)(y))
			((clk)(clk))
			((b)(b2))
			((e)(e2))
			((s)(s2))
		)
	)
	(_inst g2 0 110(_ent . Analyzer simple)
		(_port
			((b1)(b1))
			((e1)(e1))
			((s1)(s1))
			((b2)(b2))
			((e2)(e2))
			((s2)(s2))
			((clk)(clk))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 103(_array -1((_dto i 7 i 0)))))
		(_sig(_int x 0 0 103(_arch(_uni))))
		(_sig(_int y 0 0 103(_arch(_uni))))
		(_sig(_int clk -1 0 104(_arch(_uni((i 2))))))
		(_sig(_int b1 -1 0 105(_arch(_uni))))
		(_sig(_int e1 -1 0 105(_arch(_uni))))
		(_sig(_int s1 -1 0 105(_arch(_uni))))
		(_sig(_int b2 -1 0 105(_arch(_uni))))
		(_sig(_int e2 -1 0 105(_arch(_uni))))
		(_sig(_int s2 -1 0 105(_arch(_uni))))
		(_prcs
			(line__112(_arch 0 0 112(_assignment(_trgt(2))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . bb 1 -1)
)
I 000047 55 716           1640550487967 simple
(_unit VHDL(halfadder 0 4(simple 0 8))
	(_version ve4)
	(_time 1640550487968 2021.12.26 22:28:07)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code edeee7beb8baeafbebb9fcb7b8ebe9ebe8eaefebe5)
	(_ent
		(_time 1639929792197)
	)
	(_inst g1 0 10(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g2 0 11(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int c -1 0 5(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1040          1640550487973 simple
(_unit VHDL(fulladder 0 4(simple 0 21))
	(_version ve4)
	(_time 1640550487974 2021.12.26 22:28:07)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code edeee9bfbcbaeafbbebffcb7b8ebe9ebe8eaefebeb)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 24(_ent . halfAdder simple)
		(_port
			((x)(x))
			((y)(y))
			((s)(a))
			((c)(b))
		)
	)
	(_inst g2 0 25(_ent . halfAdder simple)
		(_port
			((x)(a))
			((y)(z))
			((s)(s))
			((c)(d))
		)
	)
	(_inst g3 0 26(_ent . or2 simple)
		(_port
			((x0)(b))
			((x1)(d))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 22(_arch(_uni))))
		(_sig(_int b -1 0 22(_arch(_uni))))
		(_sig(_int c -1 0 22(_arch(_uni))))
		(_sig(_int d -1 0 22(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1779          1640550487979 simple
(_unit VHDL(adder8bits 0 33(simple 0 37))
	(_version ve4)
	(_time 1640550487980 2021.12.26 22:28:07)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code fdfefeadadaaadebf9f9efa2a4fbfffbf4faf9fafe)
	(_ent
		(_time 1639937194601)
	)
	(_generate gen1 0 41(_for 2 )
		(_inst g1 0 43(_ent . xor2 simple)
			(_port
				((x0)(cin))
				((x1)(b(_object 0)))
				((y)(b_neg(_object 0)))
			)
		)
		(_inst g2 0 44(_ent . fullAdder simple)
			(_port
				((x)(a(_object 0)))
				((y)(b_neg(_object 0)))
				((z)(ripple(_object 0)))
				((s)(r(_object 0)))
				((co)(ripple(_index 1)))
			)
		)
		(_object
			(_cnst(_int i 2 0 41(_arch)))
		)
	)
	(_inst g3 0 46(_ent . xor2 simple)
		(_port
			((x0)(cin))
			((x1)(b(7)))
			((y)(b_neg(7)))
		)
	)
	(_inst g4 0 47(_ent . fullAdder simple)
		(_port
			((x)(a(7)))
			((y)(b_neg(7)))
			((z)(ripple(7)))
			((s)(r(7)))
			((co)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 34(_ent(_in))))
		(_port(_int r 0 0 34(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int ripple 1 0 38(_arch(_uni))))
		(_sig(_int b_neg 1 0 38(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 41(_scalar (_to i 0 i 6))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_alias((ripple(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . simple 2 -1)
)
I 000047 55 2166          1640550487985 Stage1
(_unit VHDL(comparator 0 54(stage1 0 58))
	(_version ve4)
	(_time 1640550487986 2021.12.26 22:28:07)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code fdfefcadffaafdeafcf3eca6aefbfcfaf9fbabfaff)
	(_ent
		(_time 1640378528229)
	)
	(_inst g1 0 64(_ent . Adder8bits simple)
		(_port
			((a)(x))
			((b)(y))
			((cin)(c1))
			((r)(r))
			((cout)(c2))
		)
	)
	(_inst g2 0 65(_ent . and2 simple)
		(_port
			((x0)(r(7)))
			((x1)(_code 0))
			((y)(f1))
		)
	)
	(_inst g3 0 66(_ent . not1 simple)
		(_port
			((x)(y(7)))
			((y)(yn))
		)
	)
	(_inst g4 0 67(_ent . and2 simple)
		(_port
			((x0)(x(7)))
			((x1)(yn))
			((y)(f2))
		)
	)
	(_inst g5 0 68(_ent . or2 simple)
		(_port
			((x0)(f1))
			((x1)(f2))
			((y)(f))
		)
	)
	(_inst g6 0 69(_ent . nor8 simple)
		(_port
			((x)(r))
			((y)(g))
		)
	)
	(_inst g7 0 70(_ent . nor2 simple)
		(_port
			((x0)(f))
			((x1)(g))
			((y)(h))
		)
	)
	(_inst reg0 0 71(_ent . DFF)
		(_port
			((D)(h))
			((clk)(clk))
			((Q)(b))
		)
	)
	(_inst reg1 0 72(_ent . DFF)
		(_port
			((D)(g))
			((clk)(clk))
			((Q)(e))
		)
	)
	(_inst reg2 0 73(_ent . DFF)
		(_port
			((D)(f))
			((clk)(clk))
			((Q)(s))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59(_array -1((_dto i 7 i 0)))))
		(_sig(_int r 1 0 59(_arch(_uni))))
		(_sig(_int c1 -1 0 60(_arch(_uni((i 3))))))
		(_sig(_int c2 -1 0 61(_arch(_uni))))
		(_sig(_int f1 -1 0 62(_arch(_uni))))
		(_sig(_int f2 -1 0 62(_arch(_uni))))
		(_sig(_int yn -1 0 62(_arch(_uni))))
		(_sig(_int f -1 0 62(_arch(_uni))))
		(_sig(_int g -1 0 62(_arch(_uni))))
		(_sig(_int h -1 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage1 1 -1)
)
I 000047 55 2220          1640550487989 Stage2
(_unit VHDL(comparator 0 54(stage2 0 76))
	(_version ve4)
	(_time 1640550487990 2021.12.26 22:28:07)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code fdfefcadffaafdeafcf2eca6aefbfcfaf9fbabfaff)
	(_ent
		(_time 1640378528229)
	)
	(_generate g1 0 82(_for 3 )
		(_inst g 0 84(_ent . xor2 simple)
			(_port
				((x0)(x(_object 0)))
				((x1)(y(_object 0)))
				((y)(diff(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 0 82(_arch)))
		)
	)
	(_inst g2 0 86(_ent . Encoder8x3 simple)
		(_port
			((x)(diff))
			((y)(en))
			((v)(v))
		)
	)
	(_inst g3 0 87(_ent . Mux8x1 simple)
		(_port
			((x)(x))
			((s)(en))
			((y)(x1))
		)
	)
	(_inst g4 0 88(_ent . Mux8x1 simple)
		(_port
			((x)(y))
			((s)(en))
			((y)(y1))
		)
	)
	(_inst g5 0 89(_ent . oneBitComp simple)
		(_port
			((x)(x1))
			((y)(y1))
			((sn)(v))
			((b)(b1))
			((e)(e1))
			((s)(s1))
		)
	)
	(_inst reg0 0 90(_ent . DFF)
		(_port
			((D)(b1))
			((clk)(clk))
			((Q)(b))
		)
	)
	(_inst reg1 0 91(_ent . DFF)
		(_port
			((D)(e1))
			((clk)(clk))
			((Q)(e))
		)
	)
	(_inst reg2 0 92(_ent . DFF)
		(_port
			((D)(s1))
			((clk)(clk))
			((Q)(s))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 77(_array -1((_dto i 7 i 0)))))
		(_sig(_int diff 1 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 78(_array -1((_dto i 2 i 0)))))
		(_sig(_int en 2 0 78(_arch(_uni))))
		(_sig(_int v -1 0 79(_arch(_uni))))
		(_sig(_int b1 -1 0 79(_arch(_uni))))
		(_sig(_int e1 -1 0 79(_arch(_uni))))
		(_sig(_int s1 -1 0 79(_arch(_uni))))
		(_sig(_int x1 -1 0 80(_arch(_uni))))
		(_sig(_int y1 -1 0 80(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 82(_scalar (_to i 0 i 7))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
)
I 000043 55 1414          1640550487995 bb
(_unit VHDL(testb 0 54(bb 0 102))
	(_version ve4)
	(_time 1640550487996 2021.12.26 22:28:07)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code fdfffbadacabaaeaf8f9efa6a8fbf8fafefaf9fbff)
	(_ent
		(_time 1639937194607)
	)
	(_inst g0 0 108(_ent . TestGenerator simple)
		(_port
			((clk)(clk))
			((x)(x))
			((y)(y))
			((b)(b1))
			((e)(e1))
			((s)(s1))
		)
	)
	(_inst g1 0 109(_ent . Comparator Stage1)
		(_port
			((x)(x))
			((y)(y))
			((clk)(clk))
			((b)(b2))
			((e)(e2))
			((s)(s2))
		)
	)
	(_inst g2 0 110(_ent . Analyzer simple)
		(_port
			((b1)(b1))
			((e1)(e1))
			((s1)(s1))
			((b2)(b2))
			((e2)(e2))
			((s2)(s2))
			((clk)(clk))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 103(_array -1((_dto i 7 i 0)))))
		(_sig(_int x 0 0 103(_arch(_uni))))
		(_sig(_int y 0 0 103(_arch(_uni))))
		(_sig(_int clk -1 0 104(_arch(_uni((i 2))))))
		(_sig(_int b1 -1 0 105(_arch(_uni))))
		(_sig(_int e1 -1 0 105(_arch(_uni))))
		(_sig(_int s1 -1 0 105(_arch(_uni))))
		(_sig(_int b2 -1 0 105(_arch(_uni))))
		(_sig(_int e2 -1 0 105(_arch(_uni))))
		(_sig(_int s2 -1 0 105(_arch(_uni))))
		(_prcs
			(line__112(_arch 0 0 112(_assignment(_trgt(2))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . bb 1 -1)
)
I 000047 55 716           1640550553621 simple
(_unit VHDL(halfadder 0 4(simple 0 8))
	(_version ve4)
	(_time 1640550553622 2021.12.26 22:29:13)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 56555d55510151405002470c03505250535154505e)
	(_ent
		(_time 1639929792197)
	)
	(_inst g1 0 10(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g2 0 11(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int c -1 0 5(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1040          1640550553627 simple
(_unit VHDL(fulladder 0 4(simple 0 21))
	(_version ve4)
	(_time 1640550553628 2021.12.26 22:29:13)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 56555354550151400504470c035052505351545050)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 24(_ent . halfAdder simple)
		(_port
			((x)(x))
			((y)(y))
			((s)(a))
			((c)(b))
		)
	)
	(_inst g2 0 25(_ent . halfAdder simple)
		(_port
			((x)(a))
			((y)(z))
			((s)(s))
			((c)(d))
		)
	)
	(_inst g3 0 26(_ent . or2 simple)
		(_port
			((x0)(b))
			((x1)(d))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 22(_arch(_uni))))
		(_sig(_int b -1 0 22(_arch(_uni))))
		(_sig(_int c -1 0 22(_arch(_uni))))
		(_sig(_int d -1 0 22(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1779          1640550553633 simple
(_unit VHDL(adder8bits 0 33(simple 0 37))
	(_version ve4)
	(_time 1640550553634 2021.12.26 22:29:13)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 65666765643235736161773a3c6367636c62616266)
	(_ent
		(_time 1639937194601)
	)
	(_generate gen1 0 41(_for 2 )
		(_inst g1 0 43(_ent . xor2 simple)
			(_port
				((x0)(cin))
				((x1)(b(_object 0)))
				((y)(b_neg(_object 0)))
			)
		)
		(_inst g2 0 44(_ent . fullAdder simple)
			(_port
				((x)(a(_object 0)))
				((y)(b_neg(_object 0)))
				((z)(ripple(_object 0)))
				((s)(r(_object 0)))
				((co)(ripple(_index 1)))
			)
		)
		(_object
			(_cnst(_int i 2 0 41(_arch)))
		)
	)
	(_inst g3 0 46(_ent . xor2 simple)
		(_port
			((x0)(cin))
			((x1)(b(7)))
			((y)(b_neg(7)))
		)
	)
	(_inst g4 0 47(_ent . fullAdder simple)
		(_port
			((x)(a(7)))
			((y)(b_neg(7)))
			((z)(ripple(7)))
			((s)(r(7)))
			((co)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 34(_ent(_in))))
		(_port(_int r 0 0 34(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int ripple 1 0 38(_arch(_uni))))
		(_sig(_int b_neg 1 0 38(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 41(_scalar (_to i 0 i 6))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_alias((ripple(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . simple 2 -1)
)
I 000047 55 2166          1640550553639 Stage1
(_unit VHDL(comparator 0 54(stage1 0 58))
	(_version ve4)
	(_time 1640550553640 2021.12.26 22:29:13)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 6566656536326572646b743e366364626163336267)
	(_ent
		(_time 1640378528229)
	)
	(_inst g1 0 64(_ent . Adder8bits simple)
		(_port
			((a)(x))
			((b)(y))
			((cin)(c1))
			((r)(r))
			((cout)(c2))
		)
	)
	(_inst g2 0 65(_ent . and2 simple)
		(_port
			((x0)(r(7)))
			((x1)(_code 0))
			((y)(f1))
		)
	)
	(_inst g3 0 66(_ent . not1 simple)
		(_port
			((x)(y(7)))
			((y)(yn))
		)
	)
	(_inst g4 0 67(_ent . and2 simple)
		(_port
			((x0)(x(7)))
			((x1)(yn))
			((y)(f2))
		)
	)
	(_inst g5 0 68(_ent . or2 simple)
		(_port
			((x0)(f1))
			((x1)(f2))
			((y)(f))
		)
	)
	(_inst g6 0 69(_ent . nor8 simple)
		(_port
			((x)(r))
			((y)(g))
		)
	)
	(_inst g7 0 70(_ent . nor2 simple)
		(_port
			((x0)(f))
			((x1)(g))
			((y)(h))
		)
	)
	(_inst reg0 0 71(_ent . DFF)
		(_port
			((D)(h))
			((clk)(clk))
			((Q)(b))
		)
	)
	(_inst reg1 0 72(_ent . DFF)
		(_port
			((D)(g))
			((clk)(clk))
			((Q)(e))
		)
	)
	(_inst reg2 0 73(_ent . DFF)
		(_port
			((D)(f))
			((clk)(clk))
			((Q)(s))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59(_array -1((_dto i 7 i 0)))))
		(_sig(_int r 1 0 59(_arch(_uni))))
		(_sig(_int c1 -1 0 60(_arch(_uni((i 3))))))
		(_sig(_int c2 -1 0 61(_arch(_uni))))
		(_sig(_int f1 -1 0 62(_arch(_uni))))
		(_sig(_int f2 -1 0 62(_arch(_uni))))
		(_sig(_int yn -1 0 62(_arch(_uni))))
		(_sig(_int f -1 0 62(_arch(_uni))))
		(_sig(_int g -1 0 62(_arch(_uni))))
		(_sig(_int h -1 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage1 1 -1)
)
I 000047 55 2220          1640550553643 Stage2
(_unit VHDL(comparator 0 54(stage2 0 76))
	(_version ve4)
	(_time 1640550553644 2021.12.26 22:29:13)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 6566656536326572646a743e366364626163336267)
	(_ent
		(_time 1640378528229)
	)
	(_generate g1 0 82(_for 3 )
		(_inst g 0 84(_ent . xor2 simple)
			(_port
				((x0)(x(_object 0)))
				((x1)(y(_object 0)))
				((y)(diff(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 0 82(_arch)))
		)
	)
	(_inst g2 0 86(_ent . Encoder8x3 simple)
		(_port
			((x)(diff))
			((y)(en))
			((v)(v))
		)
	)
	(_inst g3 0 87(_ent . Mux8x1 simple)
		(_port
			((x)(x))
			((s)(en))
			((y)(x1))
		)
	)
	(_inst g4 0 88(_ent . Mux8x1 simple)
		(_port
			((x)(y))
			((s)(en))
			((y)(y1))
		)
	)
	(_inst g5 0 89(_ent . oneBitComp simple)
		(_port
			((x)(x1))
			((y)(y1))
			((sn)(v))
			((b)(b1))
			((e)(e1))
			((s)(s1))
		)
	)
	(_inst reg0 0 90(_ent . DFF)
		(_port
			((D)(b1))
			((clk)(clk))
			((Q)(b))
		)
	)
	(_inst reg1 0 91(_ent . DFF)
		(_port
			((D)(e1))
			((clk)(clk))
			((Q)(e))
		)
	)
	(_inst reg2 0 92(_ent . DFF)
		(_port
			((D)(s1))
			((clk)(clk))
			((Q)(s))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 77(_array -1((_dto i 7 i 0)))))
		(_sig(_int diff 1 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 78(_array -1((_dto i 2 i 0)))))
		(_sig(_int en 2 0 78(_arch(_uni))))
		(_sig(_int v -1 0 79(_arch(_uni))))
		(_sig(_int b1 -1 0 79(_arch(_uni))))
		(_sig(_int e1 -1 0 79(_arch(_uni))))
		(_sig(_int s1 -1 0 79(_arch(_uni))))
		(_sig(_int x1 -1 0 80(_arch(_uni))))
		(_sig(_int y1 -1 0 80(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 82(_scalar (_to i 0 i 7))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
)
I 000043 55 1414          1640550553649 bb
(_unit VHDL(testb 0 54(bb 0 102))
	(_version ve4)
	(_time 1640550553650 2021.12.26 22:29:13)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 65676265653332726061773e306360626662616367)
	(_ent
		(_time 1639937194607)
	)
	(_inst g0 0 108(_ent . TestGenerator simple)
		(_port
			((clk)(clk))
			((x)(x))
			((y)(y))
			((b)(b1))
			((e)(e1))
			((s)(s1))
		)
	)
	(_inst g1 0 109(_ent . Comparator Stage1)
		(_port
			((x)(x))
			((y)(y))
			((clk)(clk))
			((b)(b2))
			((e)(e2))
			((s)(s2))
		)
	)
	(_inst g2 0 110(_ent . Analyzer simple)
		(_port
			((b1)(b1))
			((e1)(e1))
			((s1)(s1))
			((b2)(b2))
			((e2)(e2))
			((s2)(s2))
			((clk)(clk))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 103(_array -1((_dto i 7 i 0)))))
		(_sig(_int x 0 0 103(_arch(_uni))))
		(_sig(_int y 0 0 103(_arch(_uni))))
		(_sig(_int clk -1 0 104(_arch(_uni((i 2))))))
		(_sig(_int b1 -1 0 105(_arch(_uni))))
		(_sig(_int e1 -1 0 105(_arch(_uni))))
		(_sig(_int s1 -1 0 105(_arch(_uni))))
		(_sig(_int b2 -1 0 105(_arch(_uni))))
		(_sig(_int e2 -1 0 105(_arch(_uni))))
		(_sig(_int s2 -1 0 105(_arch(_uni))))
		(_prcs
			(line__112(_arch 0 0 112(_assignment(_trgt(2))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . bb 1 -1)
)
I 000047 55 716           1640552362992 simple
(_unit VHDL(halfadder 0 4(simple 0 8))
	(_version ve4)
	(_time 1640552362993 2021.12.26 22:59:22)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code cd9e9198989acadbcb99dc9798cbc9cbc8cacfcbc5)
	(_ent
		(_time 1639929792197)
	)
	(_inst g1 0 10(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g2 0 11(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int c -1 0 5(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1040          1640552362998 simple
(_unit VHDL(fulladder 0 4(simple 0 21))
	(_version ve4)
	(_time 1640552362999 2021.12.26 22:59:22)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code cd9e9f999c9acadb9e9fdc9798cbc9cbc8cacfcbcb)
	(_ent
		(_time 1639849018847)
	)
	(_inst g1 0 24(_ent . halfAdder simple)
		(_port
			((x)(x))
			((y)(y))
			((s)(a))
			((c)(b))
		)
	)
	(_inst g2 0 25(_ent . halfAdder simple)
		(_port
			((x)(a))
			((y)(z))
			((s)(s))
			((c)(d))
		)
	)
	(_inst g3 0 26(_ent . or2 simple)
		(_port
			((x0)(b))
			((x1)(d))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 5(_ent(_in))))
		(_port(_int y -1 0 5(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_in))))
		(_port(_int s -1 0 5(_ent(_out))))
		(_port(_int co -1 0 5(_ent(_out))))
		(_sig(_int a -1 0 22(_arch(_uni))))
		(_sig(_int b -1 0 22(_arch(_uni))))
		(_sig(_int c -1 0 22(_arch(_uni))))
		(_sig(_int d -1 0 22(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1779          1640552363004 simple
(_unit VHDL(adder8bits 0 33(simple 0 37))
	(_version ve4)
	(_time 1640552363005 2021.12.26 22:59:22)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code cd9e98989d9a9ddbc9c9df9294cbcfcbc4cac9cace)
	(_ent
		(_time 1639937194601)
	)
	(_generate gen1 0 41(_for 2 )
		(_inst g1 0 43(_ent . xor2 simple)
			(_port
				((x0)(cin))
				((x1)(b(_object 0)))
				((y)(b_neg(_object 0)))
			)
		)
		(_inst g2 0 44(_ent . fullAdder simple)
			(_port
				((x)(a(_object 0)))
				((y)(b_neg(_object 0)))
				((z)(ripple(_object 0)))
				((s)(r(_object 0)))
				((co)(ripple(_index 1)))
			)
		)
		(_object
			(_cnst(_int i 2 0 41(_arch)))
		)
	)
	(_inst g3 0 46(_ent . xor2 simple)
		(_port
			((x0)(cin))
			((x1)(b(7)))
			((y)(b_neg(7)))
		)
	)
	(_inst g4 0 47(_ent . fullAdder simple)
		(_port
			((x)(a(7)))
			((y)(b_neg(7)))
			((z)(ripple(7)))
			((s)(r(7)))
			((co)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 34(_ent(_in))))
		(_port(_int r 0 0 34(_ent(_out))))
		(_port(_int cout -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int ripple 1 0 38(_arch(_uni))))
		(_sig(_int b_neg 1 0 38(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 41(_scalar (_to i 0 i 6))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_alias((ripple(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . simple 2 -1)
)
I 000047 55 2166          1640552363010 Stage1
(_unit VHDL(comparator 0 54(stage1 0 58))
	(_version ve4)
	(_time 1640552363011 2021.12.26 22:59:22)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code cd9e9a98cf9acddaccc3dc969ecbcccac9cb9bcacf)
	(_ent
		(_time 1640378528229)
	)
	(_inst g1 0 64(_ent . Adder8bits simple)
		(_port
			((a)(x))
			((b)(y))
			((cin)(c1))
			((r)(r))
			((cout)(c2))
		)
	)
	(_inst g2 0 65(_ent . and2 simple)
		(_port
			((x0)(r(7)))
			((x1)(_code 0))
			((y)(f1))
		)
	)
	(_inst g3 0 66(_ent . not1 simple)
		(_port
			((x)(y(7)))
			((y)(yn))
		)
	)
	(_inst g4 0 67(_ent . and2 simple)
		(_port
			((x0)(x(7)))
			((x1)(yn))
			((y)(f2))
		)
	)
	(_inst g5 0 68(_ent . or2 simple)
		(_port
			((x0)(f1))
			((x1)(f2))
			((y)(f))
		)
	)
	(_inst g6 0 69(_ent . nor8 simple)
		(_port
			((x)(r))
			((y)(g))
		)
	)
	(_inst g7 0 70(_ent . nor2 simple)
		(_port
			((x0)(f))
			((x1)(g))
			((y)(h))
		)
	)
	(_inst reg0 0 71(_ent . DFF)
		(_port
			((D)(h))
			((clk)(clk))
			((Q)(b))
		)
	)
	(_inst reg1 0 72(_ent . DFF)
		(_port
			((D)(g))
			((clk)(clk))
			((Q)(e))
		)
	)
	(_inst reg2 0 73(_ent . DFF)
		(_port
			((D)(f))
			((clk)(clk))
			((Q)(s))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59(_array -1((_dto i 7 i 0)))))
		(_sig(_int r 1 0 59(_arch(_uni))))
		(_sig(_int c1 -1 0 60(_arch(_uni((i 3))))))
		(_sig(_int c2 -1 0 61(_arch(_uni))))
		(_sig(_int f1 -1 0 62(_arch(_uni))))
		(_sig(_int f2 -1 0 62(_arch(_uni))))
		(_sig(_int yn -1 0 62(_arch(_uni))))
		(_sig(_int f -1 0 62(_arch(_uni))))
		(_sig(_int g -1 0 62(_arch(_uni))))
		(_sig(_int h -1 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage1 1 -1)
)
I 000047 55 2220          1640552363014 Stage2
(_unit VHDL(comparator 0 54(stage2 0 76))
	(_version ve4)
	(_time 1640552363015 2021.12.26 22:59:23)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code dd8e8a8fdf8addcadcd2cc868edbdcdad9db8bdadf)
	(_ent
		(_time 1640378528229)
	)
	(_generate g1 0 82(_for 3 )
		(_inst g 0 84(_ent . xor2 simple)
			(_port
				((x0)(x(_object 0)))
				((x1)(y(_object 0)))
				((y)(diff(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 0 82(_arch)))
		)
	)
	(_inst g2 0 86(_ent . Encoder8x3 simple)
		(_port
			((x)(diff))
			((y)(en))
			((v)(v))
		)
	)
	(_inst g3 0 87(_ent . Mux8x1 simple)
		(_port
			((x)(x))
			((s)(en))
			((y)(x1))
		)
	)
	(_inst g4 0 88(_ent . Mux8x1 simple)
		(_port
			((x)(y))
			((s)(en))
			((y)(y1))
		)
	)
	(_inst g5 0 89(_ent . oneBitComp simple)
		(_port
			((x)(x1))
			((y)(y1))
			((sn)(v))
			((b)(b1))
			((e)(e1))
			((s)(s1))
		)
	)
	(_inst reg0 0 90(_ent . DFF)
		(_port
			((D)(b1))
			((clk)(clk))
			((Q)(b))
		)
	)
	(_inst reg1 0 91(_ent . DFF)
		(_port
			((D)(e1))
			((clk)(clk))
			((Q)(e))
		)
	)
	(_inst reg2 0 92(_ent . DFF)
		(_port
			((D)(s1))
			((clk)(clk))
			((Q)(s))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 55(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 55(_ent(_in))))
		(_port(_int y 0 0 55(_ent(_in))))
		(_port(_int clk -1 0 55(_ent(_in))))
		(_port(_int b -1 0 55(_ent(_out))))
		(_port(_int e -1 0 55(_ent(_out))))
		(_port(_int s -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 77(_array -1((_dto i 7 i 0)))))
		(_sig(_int diff 1 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 78(_array -1((_dto i 2 i 0)))))
		(_sig(_int en 2 0 78(_arch(_uni))))
		(_sig(_int v -1 0 79(_arch(_uni))))
		(_sig(_int b1 -1 0 79(_arch(_uni))))
		(_sig(_int e1 -1 0 79(_arch(_uni))))
		(_sig(_int s1 -1 0 79(_arch(_uni))))
		(_sig(_int x1 -1 0 80(_arch(_uni))))
		(_sig(_int y1 -1 0 80(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 82(_scalar (_to i 0 i 7))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
)
I 000043 55 1414          1640552363020 bb
(_unit VHDL(testb 0 54(bb 0 102))
	(_version ve4)
	(_time 1640552363021 2021.12.26 22:59:23)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code dd8f8d8f8c8b8acad8d9cf8688dbd8dadedad9dbdf)
	(_ent
		(_time 1639937194607)
	)
	(_inst g0 0 108(_ent . TestGenerator simple)
		(_port
			((clk)(clk))
			((x)(x))
			((y)(y))
			((b)(b1))
			((e)(e1))
			((s)(s1))
		)
	)
	(_inst g1 0 109(_ent . Comparator Stage2)
		(_port
			((x)(x))
			((y)(y))
			((clk)(clk))
			((b)(b2))
			((e)(e2))
			((s)(s2))
		)
	)
	(_inst g2 0 110(_ent . Analyzer simple)
		(_port
			((b1)(b1))
			((e1)(e1))
			((s1)(s1))
			((b2)(b2))
			((e2)(e2))
			((s2)(s2))
			((clk)(clk))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 103(_array -1((_dto i 7 i 0)))))
		(_sig(_int x 0 0 103(_arch(_uni))))
		(_sig(_int y 0 0 103(_arch(_uni))))
		(_sig(_int clk -1 0 104(_arch(_uni((i 2))))))
		(_sig(_int b1 -1 0 105(_arch(_uni))))
		(_sig(_int e1 -1 0 105(_arch(_uni))))
		(_sig(_int s1 -1 0 105(_arch(_uni))))
		(_sig(_int b2 -1 0 105(_arch(_uni))))
		(_sig(_int e2 -1 0 105(_arch(_uni))))
		(_sig(_int s2 -1 0 105(_arch(_uni))))
		(_prcs
			(line__112(_arch 0 0 112(_assignment(_trgt(2))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . bb 1 -1)
)
V 000047 55 540           1695654938336 simple
(_unit VHDL(not1 0 6(simple 0 10))
	(_version vef)
	(_time 1695654938337 2023.09.25 18:15:38)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code bfb0bcebbfe9efacbee8fae5b8b8bbbcbeb9eab9e9)
	(_ent
		(_time 1695654938324)
	)
	(_object
		(_port(_int x -1 0 7(_ent(_in))))
		(_port(_int y -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
V 000047 55 586           1695654938353 simple
(_unit VHDL(and2 0 18(simple 0 22))
	(_version vef)
	(_time 1695654938354 2023.09.25 18:15:38)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code cfc0989acc989fdccd98de95cbc9cbcccdc9cec99a)
	(_ent
		(_time 1695654938347)
	)
	(_object
		(_port(_int x0 -1 0 19(_ent(_in))))
		(_port(_int x1 -1 0 19(_ent(_in))))
		(_port(_int y -1 0 19(_ent(_out))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
V 000047 55 628           1695654938371 simple
(_unit VHDL(and3 0 30(simple 0 34))
	(_version vef)
	(_time 1695654938372 2023.09.25 18:15:38)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code ded1898cde898ecddd89cf84dad8daddddd8dfd88b)
	(_ent
		(_time 1695654938364)
	)
	(_object
		(_port(_int x0 -1 0 31(_ent(_in))))
		(_port(_int x1 -1 0 31(_ent(_in))))
		(_port(_int x2 -1 0 31(_ent(_in))))
		(_port(_int y -1 0 31(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
V 000047 55 670           1695654938385 simple
(_unit VHDL(and4 0 42(simple 0 46))
	(_version vef)
	(_time 1695654938386 2023.09.25 18:15:38)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code eee1b9bdeeb9befdeab9ffb4eae8eaedeae8efe8bb)
	(_ent
		(_time 1695654938379)
	)
	(_object
		(_port(_int x0 -1 0 43(_ent(_in))))
		(_port(_int x1 -1 0 43(_ent(_in))))
		(_port(_int x2 -1 0 43(_ent(_in))))
		(_port(_int x3 -1 0 43(_ent(_in))))
		(_port(_int y -1 0 43(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
V 000047 55 585           1695654938398 simple
(_unit VHDL(or2 0 56(simple 0 60))
	(_version vef)
	(_time 1695654938399 2023.09.25 18:15:38)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code fef1feafa9aca8e8a8a8eca1adf8a8f9fcfdfcf8a8)
	(_ent
		(_time 1695654938393)
	)
	(_object
		(_port(_int x0 -1 0 57(_ent(_in))))
		(_port(_int x1 -1 0 57(_ent(_in))))
		(_port(_int y -1 0 57(_ent(_out))))
		(_prcs
			(line__62(_arch 0 0 62(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
V 000047 55 669           1695654938410 simple
(_unit VHDL(or4 0 68(simple 0 72))
	(_version vef)
	(_time 1695654938411 2023.09.25 18:15:38)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 0d5a5b0a5b5f5d1b5b5b1f52580b5b0a0f0e090b5b)
	(_ent
		(_time 1695654938405)
	)
	(_object
		(_port(_int x0 -1 0 69(_ent(_in))))
		(_port(_int x1 -1 0 69(_ent(_in))))
		(_port(_int x2 -1 0 69(_ent(_in))))
		(_port(_int x3 -1 0 69(_ent(_in))))
		(_port(_int y -1 0 69(_ent(_out))))
		(_prcs
			(line__74(_arch 0 0 74(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
V 000047 55 668           1695654938421 simple
(_unit VHDL(or8 0 80(simple 0 84))
	(_version vef)
	(_time 1695654938422 2023.09.25 18:15:38)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 0d5a5b0a5b5f511b5b5b1f52540b5b0a0f0e050b5b)
	(_ent
		(_time 1695654938416)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 81(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 81(_ent(_in))))
		(_port(_int y -1 0 81(_ent(_out))))
		(_prcs
			(line__86(_arch 0 0 86(_assignment(_trgt(1))(_sens(0(7))(0(6))(0(5))(0(4))(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
V 000047 55 589           1695654938433 simple
(_unit VHDL(nand2 0 94(simple 0 98))
	(_version vef)
	(_time 1695654938434 2023.09.25 18:15:38)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 1d4a481a484a1c0b194f0f47191b1c1b481b191e1f)
	(_ent
		(_time 1695654938429)
	)
	(_object
		(_port(_int x0 -1 0 95(_ent(_in))))
		(_port(_int x1 -1 0 95(_ent(_in))))
		(_port(_int y -1 0 95(_ent(_out))))
		(_prcs
			(line__100(_arch 0 0 100(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
V 000047 55 593           1695654938444 simple
(_unit VHDL(nor2 0 108(simple 0 112))
	(_version vef)
	(_time 1695654938445 2023.09.25 18:15:38)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 2c7b7928297a7a3f2e7b69762b2b2e2f2e2a792a7a)
	(_ent
		(_time 1695654938439)
	)
	(_object
		(_port(_int x0 -1 0 109(_ent(_in))))
		(_port(_int x1 -1 0 109(_ent(_in))))
		(_port(_int y -1 0 109(_ent(_out))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
V 000047 55 715           1695654938454 simple
(_unit VHDL(nor8 0 120(simple 0 124))
	(_version vef)
	(_time 1695654938455 2023.09.25 18:15:38)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 2c7b7928297a7a3f247969762b2b2e2f242a792a7a)
	(_ent
		(_time 1695654938450)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 121(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 121(_ent(_in))))
		(_port(_int y -1 0 121(_ent(_out))))
		(_sig(_int n -1 0 125(_int(_uni))))
		(_prcs
			(line__128(_arch 0 0 128(_assignment(_trgt(1))(_sens(0(7))(0(6))(0(5))(0(4))(0(3))(0(2))(0(1))(0(0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
V 000047 55 594           1695654938465 simple
(_unit VHDL(xnor2 0 136(simple 0 140))
	(_version vef)
	(_time 1695654938466 2023.09.25 18:15:38)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 3c6a34393a6b3e2b3e6e2e67653a693a6a3b3e3f3e)
	(_ent
		(_time 1695654938461)
	)
	(_object
		(_port(_int x0 -1 0 137(_ent(_in))))
		(_port(_int x1 -1 0 137(_ent(_in))))
		(_port(_int y -1 0 137(_ent(_out))))
		(_prcs
			(line__142(_arch 0 0 142(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
V 000047 55 593           1695654938476 simple
(_unit VHDL(xor2 0 148(simple 0 152))
	(_version vef)
	(_time 1695654938477 2023.09.25 18:15:38)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 4c1a444e491a1a5f4e1a54164b4b4e4f4e4b444a1a)
	(_ent
		(_time 1695654938472)
	)
	(_object
		(_port(_int x0 -1 0 149(_ent(_in))))
		(_port(_int x1 -1 0 149(_ent(_in))))
		(_port(_int y -1 0 149(_ent(_out))))
		(_prcs
			(line__154(_arch 0 0 154(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
V 000047 55 636           1695654938488 simple
(_unit VHDL(xor3 0 162(simple 0 166))
	(_version vef)
	(_time 1695654938489 2023.09.25 18:15:38)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 5b0d53585f0d0d48580d43015c5c5958585c535d0d)
	(_ent
		(_time 1695654938483)
	)
	(_object
		(_port(_int x0 -1 0 163(_ent(_in))))
		(_port(_int x1 -1 0 163(_ent(_in))))
		(_port(_int x2 -1 0 163(_ent(_in))))
		(_port(_int y -1 0 163(_ent(_out))))
		(_prcs
			(line__168(_arch 0 0 168(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
V 000047 55 677           1695654938500 simple
(_unit VHDL(dff 0 176(simple 0 180))
	(_version vef)
	(_time 1695654938501 2023.09.25 18:15:38)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 5b0c5f580f0c094d5f0b4d010c5d5f5d5d5d5d5d5f)
	(_ent
		(_time 1695654938494)
	)
	(_object
		(_port(_int D -1 0 177(_ent(_in))))
		(_port(_int clk -1 0 177(_ent(_in)(_event))))
		(_port(_int Q -1 0 177(_ent(_out))))
		(_prcs
			(line__182(_arch 0 0 182(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
V 000047 55 855           1695654938513 simple
(_unit VHDL(dff8 0 195(simple 0 199))
	(_version vef)
	(_time 1695654938514 2023.09.25 18:15:38)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 6b3c6f6b3f3c397863397f313c6d6d68636d6f6d6d)
	(_ent
		(_time 1695654938508)
	)
	(_generate gen1 0 201(_for 1 )
		(_inst g1 0 203(_ent . DFF simple)
			(_port
				((D)(D(_object 0)))
				((clk)(clk))
				((Q)(Q(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 1 0 201(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 196(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 196(_ent(_in))))
		(_port(_int clk -1 0 196(_ent(_in))))
		(_port(_int Q 0 0 196(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 201(_scalar (_to i 0 i 7))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
V 000047 55 712           1695654938665 simple
(_unit VHDL(halfadder 0 5(simple 0 9))
	(_version vef)
	(_time 1695654938666 2023.09.25 18:15:38)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 07500e01015000110153165d52010301020005010f)
	(_ent
		(_time 1695654938660)
	)
	(_inst g1 0 11(_ent . xor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(s))
		)
	)
	(_inst g2 0 12(_ent . and2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(c))
		)
	)
	(_object
		(_port(_int x -1 0 6(_ent(_in))))
		(_port(_int y -1 0 6(_ent(_in))))
		(_port(_int s -1 0 6(_ent(_out))))
		(_port(_int c -1 0 6(_ent(_out))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
V 000047 55 1042          1695654938677 simple
(_unit VHDL(fulladder 0 18(simple 0 22))
	(_version vef)
	(_time 1695654938678 2023.09.25 18:15:38)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 17401011154010014445064d421113111210151111)
	(_ent
		(_time 1695654938671)
	)
	(_inst g1 0 25(_ent . halfAdder simple)
		(_port
			((x)(x))
			((y)(y))
			((s)(a))
			((c)(b))
		)
	)
	(_inst g2 0 26(_ent . halfAdder simple)
		(_port
			((x)(a))
			((y)(z))
			((s)(s))
			((c)(d))
		)
	)
	(_inst g3 0 27(_ent . or2 simple)
		(_port
			((x0)(b))
			((x1)(d))
			((y)(co))
		)
	)
	(_object
		(_port(_int x -1 0 19(_ent(_in))))
		(_port(_int y -1 0 19(_ent(_in))))
		(_port(_int z -1 0 19(_ent(_in))))
		(_port(_int s -1 0 19(_ent(_out))))
		(_port(_int co -1 0 19(_ent(_out))))
		(_sig(_int a -1 0 23(_arch(_uni))))
		(_sig(_int b -1 0 23(_arch(_uni))))
		(_sig(_int c -1 0 23(_arch(_uni))))
		(_sig(_int d -1 0 23(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
V 000047 55 1771          1695654938692 simple
(_unit VHDL(adder8bits 0 36(simple 0 40))
	(_version vef)
	(_time 1695654938693 2023.09.25 18:15:38)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 2671262224717630222234797f2024202f21222125)
	(_ent
		(_time 1695654938685)
	)
	(_generate gen1 0 44(_for 2 )
		(_inst g1 0 46(_ent . xor2 simple)
			(_port
				((x0)(cin))
				((x1)(b(_object 0)))
				((y)(b_neg(_object 0)))
			)
		)
		(_inst g2 0 47(_ent . fullAdder simple)
			(_port
				((x)(a(_object 0)))
				((y)(b_neg(_object 0)))
				((z)(ripple(_object 0)))
				((s)(r(_object 0)))
				((co)(ripple(_index 1)))
			)
		)
		(_object
			(_cnst(_int i 2 0 44(_arch)))
		)
	)
	(_inst g3 0 49(_ent . xor2 simple)
		(_port
			((x0)(cin))
			((x1)(b(7)))
			((y)(b_neg(7)))
		)
	)
	(_inst g4 0 50(_ent . fullAdder simple)
		(_port
			((x)(a(7)))
			((y)(b_neg(7)))
			((z)(ripple(7)))
			((s)(r(7)))
			((co)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 37(_ent(_in))))
		(_port(_int b 0 0 37(_ent(_in))))
		(_port(_int cin -1 0 37(_ent(_in))))
		(_port(_int r 0 0 37(_ent(_out))))
		(_port(_int cout -1 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 41(_array -1((_dto i 7 i 0)))))
		(_sig(_int ripple 1 0 41(_arch(_uni))))
		(_sig(_int b_neg 1 0 41(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 44(_scalar (_to i 0 i 6))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_alias((ripple(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . simple 2 -1)
)
V 000047 55 2162          1695654938704 Stage1
(_unit VHDL(comparator 0 59(stage1 0 65))
	(_version vef)
	(_time 1695654938705 2023.09.25 18:15:38)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 26712422767126312728377d752027212220702124)
	(_ent
		(_time 1695654938699)
	)
	(_inst g1 0 71(_ent . Adder8bits simple)
		(_port
			((a)(x))
			((b)(y))
			((cin)(c1))
			((r)(r))
			((cout)(c2))
		)
	)
	(_inst g2 0 72(_ent . and2 simple)
		(_port
			((x0)(r(7)))
			((x1)(_code 0))
			((y)(f1))
		)
	)
	(_inst g3 0 73(_ent . not1 simple)
		(_port
			((x)(y(7)))
			((y)(yn))
		)
	)
	(_inst g4 0 74(_ent . and2 simple)
		(_port
			((x0)(x(7)))
			((x1)(yn))
			((y)(f2))
		)
	)
	(_inst g5 0 75(_ent . or2 simple)
		(_port
			((x0)(f1))
			((x1)(f2))
			((y)(f))
		)
	)
	(_inst g6 0 76(_ent . nor8 simple)
		(_port
			((x)(r))
			((y)(g))
		)
	)
	(_inst g7 0 77(_ent . nor2 simple)
		(_port
			((x0)(f))
			((x1)(g))
			((y)(h))
		)
	)
	(_inst reg0 0 78(_ent . DFF)
		(_port
			((D)(h))
			((clk)(clk))
			((Q)(b))
		)
	)
	(_inst reg1 0 79(_ent . DFF)
		(_port
			((D)(g))
			((clk)(clk))
			((Q)(e))
		)
	)
	(_inst reg2 0 80(_ent . DFF)
		(_port
			((D)(f))
			((clk)(clk))
			((Q)(s))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 60(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 60(_ent(_in))))
		(_port(_int y 0 0 60(_ent(_in))))
		(_port(_int clk -1 0 60(_ent(_in))))
		(_port(_int b -1 0 60(_ent(_out))))
		(_port(_int e -1 0 60(_ent(_out))))
		(_port(_int s -1 0 60(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 66(_array -1((_dto i 7 i 0)))))
		(_sig(_int r 1 0 66(_arch(_uni))))
		(_sig(_int c1 -1 0 67(_arch(_uni((i 3))))))
		(_sig(_int c2 -1 0 68(_arch(_uni))))
		(_sig(_int f1 -1 0 69(_arch(_uni))))
		(_sig(_int f2 -1 0 69(_arch(_uni))))
		(_sig(_int yn -1 0 69(_arch(_uni))))
		(_sig(_int f -1 0 69(_arch(_uni))))
		(_sig(_int g -1 0 69(_arch(_uni))))
		(_sig(_int h -1 0 69(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . Stage1 1 -1)
)
I 000047 55 2218          1695654938711 Stage2
(_unit VHDL(comparator 0 59(stage2 0 85))
	(_version vef)
	(_time 1695654938712 2023.09.25 18:15:38)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 36613433666136213739276d653037313230603134)
	(_ent
		(_time 1695654938699)
	)
	(_generate g1 0 91(_for 3 )
		(_inst g 0 93(_ent . xor2 simple)
			(_port
				((x0)(x(_object 0)))
				((x1)(y(_object 0)))
				((y)(diff(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 0 91(_arch)))
		)
	)
	(_inst g2 0 95(_ent . Encoder8x3 simple)
		(_port
			((x)(diff))
			((y)(en))
			((v)(v))
		)
	)
	(_inst g3 0 96(_ent . Mux8x1 simple)
		(_port
			((x)(x))
			((s)(en))
			((y)(x1))
		)
	)
	(_inst g4 0 97(_ent . Mux8x1 simple)
		(_port
			((x)(y))
			((s)(en))
			((y)(y1))
		)
	)
	(_inst g5 0 98(_ent . oneBitComp simple)
		(_port
			((x)(x1))
			((y)(y1))
			((sn)(v))
			((b)(b1))
			((e)(e1))
			((s)(s1))
		)
	)
	(_inst reg0 0 99(_ent . DFF)
		(_port
			((D)(b1))
			((clk)(clk))
			((Q)(b))
		)
	)
	(_inst reg1 0 100(_ent . DFF)
		(_port
			((D)(e1))
			((clk)(clk))
			((Q)(e))
		)
	)
	(_inst reg2 0 101(_ent . DFF)
		(_port
			((D)(s1))
			((clk)(clk))
			((Q)(s))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 60(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 60(_ent(_in))))
		(_port(_int y 0 0 60(_ent(_in))))
		(_port(_int clk -1 0 60(_ent(_in))))
		(_port(_int b -1 0 60(_ent(_out))))
		(_port(_int e -1 0 60(_ent(_out))))
		(_port(_int s -1 0 60(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 86(_array -1((_dto i 7 i 0)))))
		(_sig(_int diff 1 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 87(_array -1((_dto i 2 i 0)))))
		(_sig(_int en 2 0 87(_arch(_uni))))
		(_sig(_int v -1 0 88(_arch(_uni))))
		(_sig(_int b1 -1 0 88(_arch(_uni))))
		(_sig(_int e1 -1 0 88(_arch(_uni))))
		(_sig(_int s1 -1 0 88(_arch(_uni))))
		(_sig(_int x1 -1 0 89(_arch(_uni))))
		(_sig(_int y1 -1 0 89(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 91(_scalar (_to i 0 i 7))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
)
I 000043 55 1411          1695654938722 bb
(_unit VHDL(testb 0 110(bb 0 113))
	(_version vef)
	(_time 1695654938723 2023.09.25 18:15:38)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code 46104344451011514342541d134043414541424044)
	(_ent
		(_time 1695654938716)
	)
	(_inst g0 0 119(_ent . TestGenerator simple)
		(_port
			((clk)(clk))
			((x)(x))
			((y)(y))
			((b)(b1))
			((e)(e1))
			((s)(s1))
		)
	)
	(_inst g1 0 120(_ent . Comparator Stage2)
		(_port
			((x)(x))
			((y)(y))
			((clk)(clk))
			((b)(b2))
			((e)(e2))
			((s)(s2))
		)
	)
	(_inst g2 0 121(_ent . Analyzer simple)
		(_port
			((b1)(b1))
			((e1)(e1))
			((s1)(s1))
			((b2)(b2))
			((e2)(e2))
			((s2)(s2))
			((clk)(clk))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 114(_array -1((_dto i 7 i 0)))))
		(_sig(_int x 0 0 114(_arch(_uni))))
		(_sig(_int y 0 0 114(_arch(_uni))))
		(_sig(_int clk -1 0 115(_arch(_uni((i 2))))))
		(_sig(_int b1 -1 0 116(_arch(_uni))))
		(_sig(_int e1 -1 0 116(_arch(_uni))))
		(_sig(_int s1 -1 0 116(_arch(_uni))))
		(_sig(_int b2 -1 0 116(_arch(_uni))))
		(_sig(_int e2 -1 0 116(_arch(_uni))))
		(_sig(_int s2 -1 0 116(_arch(_uni))))
		(_prcs
			(line__123(_arch 0 0 123(_assignment(_trgt(2))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . bb 1 -1)
)
V 000047 55 2454          1695654938772 simple
(_unit VHDL(encoder8x3 0 6(simple 0 10))
	(_version vef)
	(_time 1695654938773 2023.09.25 18:15:38)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 75227174252222632176612f217277767d727d7676)
	(_ent
		(_time 1695654938767)
	)
	(_inst g1 0 25(_ent . or4 simple)
		(_port
			((x0)(x(7)))
			((x1)(x(6)))
			((x2)(x(5)))
			((x3)(x(4)))
			((y)(y(2)))
		)
	)
	(_inst g2 0 26(_ent . not1 simple)
		(_port
			((x)(x(6)))
			((y)(reg(9)))
		)
	)
	(_inst g3 0 27(_ent . not1 simple)
		(_port
			((x)(x(5)))
			((y)(reg(8)))
		)
	)
	(_inst g4 0 28(_ent . not1 simple)
		(_port
			((x)(x(4)))
			((y)(reg(7)))
		)
	)
	(_inst g5 0 29(_ent . not1 simple)
		(_port
			((x)(x(3)))
			((y)(reg(6)))
		)
	)
	(_inst g6 0 30(_ent . not1 simple)
		(_port
			((x)(x(2)))
			((y)(reg(5)))
		)
	)
	(_inst g7 0 31(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(2)))
			((y)(reg(4)))
		)
	)
	(_inst g8 0 32(_ent . and3 simple)
		(_port
			((x0)(reg(8)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(3)))
		)
	)
	(_inst g9 0 33(_ent . or4 simple)
		(_port
			((x0)(reg(4)))
			((x1)(reg(3)))
			((x2)(x(6)))
			((x3)(x(7)))
			((y)(y(1)))
		)
	)
	(_inst g10 0 34(_ent . and4 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(reg(5)))
			((x3)(x(1)))
			((y)(reg(2)))
		)
	)
	(_inst g11 0 35(_ent . and3 simple)
		(_port
			((x0)(reg(9)))
			((x1)(reg(7)))
			((x2)(x(3)))
			((y)(reg(1)))
		)
	)
	(_inst g12 0 36(_ent . and2 simple)
		(_port
			((x0)(reg(9)))
			((x1)(x(5)))
			((y)(reg(0)))
		)
	)
	(_inst g13 0 37(_ent . or4 simple)
		(_port
			((x0)(reg(2)))
			((x1)(reg(1)))
			((x2)(reg(0)))
			((x3)(x(7)))
			((y)(y(0)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_port(_int v -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 11(_array -1((_dto i 9 i 0)))))
		(_sig(_int reg 2 0 11(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_alias((v)(x(7))))(_simpleassign BUF)(_trgt(2))(_sens(0(7))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
V 000047 55 2377          1695654938783 simple
(_unit VHDL(mux8x1 0 47(simple 0 51))
	(_version vef)
	(_time 1695654938784 2023.09.25 18:15:38)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 75222075752329667c7a6d2a2573217270727d767d)
	(_ent
		(_time 1695654938778)
	)
	(_inst g0 0 55(_ent . not1 simple)
		(_port
			((x)(s(0)))
			((y)(s1(0)))
		)
	)
	(_inst g1 0 56(_ent . not1 simple)
		(_port
			((x)(s(1)))
			((y)(s1(1)))
		)
	)
	(_inst g2 0 57(_ent . not1 simple)
		(_port
			((x)(s(2)))
			((y)(s1(2)))
		)
	)
	(_inst g3 0 58(_ent . and4 simple)
		(_port
			((x0)(x(0)))
			((x1)(s1(0)))
			((x2)(s1(1)))
			((x3)(s1(2)))
			((y)(x1(0)))
		)
	)
	(_inst g4 0 59(_ent . and4 simple)
		(_port
			((x0)(x(1)))
			((x1)(s(0)))
			((x2)(s1(1)))
			((x3)(s1(2)))
			((y)(x1(1)))
		)
	)
	(_inst g5 0 60(_ent . and4 simple)
		(_port
			((x0)(x(2)))
			((x1)(s1(0)))
			((x2)(s(1)))
			((x3)(s1(2)))
			((y)(x1(2)))
		)
	)
	(_inst g6 0 61(_ent . and4 simple)
		(_port
			((x0)(x(3)))
			((x1)(s(0)))
			((x2)(s(1)))
			((x3)(s1(2)))
			((y)(x1(3)))
		)
	)
	(_inst g7 0 62(_ent . and4 simple)
		(_port
			((x0)(x(4)))
			((x1)(s1(0)))
			((x2)(s1(1)))
			((x3)(s(2)))
			((y)(x1(4)))
		)
	)
	(_inst g8 0 63(_ent . and4 simple)
		(_port
			((x0)(x(5)))
			((x1)(s(0)))
			((x2)(s1(1)))
			((x3)(s(2)))
			((y)(x1(5)))
		)
	)
	(_inst g9 0 64(_ent . and4 simple)
		(_port
			((x0)(x(6)))
			((x1)(s1(0)))
			((x2)(s(1)))
			((x3)(s(2)))
			((y)(x1(6)))
		)
	)
	(_inst g10 0 65(_ent . and4 simple)
		(_port
			((x0)(x(7)))
			((x1)(s(0)))
			((x2)(s(1)))
			((x3)(s(2)))
			((y)(x1(7)))
		)
	)
	(_inst g11 0 66(_ent . or8 simple)
		(_port
			((x)(x1))
			((y)(y))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 48(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 48(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 48(_array -1((_dto i 2 i 0)))))
		(_port(_int s 1 0 48(_ent(_in))))
		(_port(_int y -1 0 48(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 52(_array -1((_dto i 2 i 0)))))
		(_sig(_int s1 2 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 53(_array -1((_dto i 7 i 0)))))
		(_sig(_int x1 3 0 53(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
V 000047 55 1888          1695654938794 simple
(_unit VHDL(onebitcomp 0 75(simple 0 79))
	(_version vef)
	(_time 1695654938795 2023.09.25 18:15:38)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 84d3d38ad5d3d59287879ddfd1828782d282d08384)
	(_ent
		(_time 1695654938789)
	)
	(_inst g1 0 82(_ent . not1 simple)
		(_port
			((x)(x))
			((y)(xn))
		)
	)
	(_inst g2 0 83(_ent . not1 simple)
		(_port
			((x)(y))
			((y)(yn))
		)
	)
	(_inst g3 0 84(_ent . not1 simple)
		(_port
			((x)(sn))
			((y)(snn))
		)
	)
	(_inst g4 0 85(_ent . and3 simple)
		(_port
			((x0)(snn))
			((x1)(x))
			((x2)(yn))
			((y)(c1))
		)
	)
	(_inst g5 0 86(_ent . and3 simple)
		(_port
			((x0)(sn))
			((x1)(xn))
			((x2)(y))
			((y)(c2))
		)
	)
	(_inst g6 0 87(_ent . or2 simple)
		(_port
			((x0)(c1))
			((x1)(c2))
			((y)(b))
		)
	)
	(_inst g7 0 88(_ent . and3 simple)
		(_port
			((x0)(snn))
			((x1)(xn))
			((x2)(y))
			((y)(c3))
		)
	)
	(_inst g8 0 89(_ent . and3 simple)
		(_port
			((x0)(sn))
			((x1)(x))
			((x2)(yn))
			((y)(c4))
		)
	)
	(_inst g9 0 90(_ent . or2 simple)
		(_port
			((x0)(c3))
			((x1)(c4))
			((y)(s))
		)
	)
	(_inst g10 0 91(_ent . xnor2 simple)
		(_port
			((x0)(x))
			((x1)(y))
			((y)(e))
		)
	)
	(_object
		(_port(_int x -1 0 76(_ent(_in))))
		(_port(_int y -1 0 76(_ent(_in))))
		(_port(_int sn -1 0 76(_ent(_in))))
		(_port(_int b -1 0 76(_ent(_out))))
		(_port(_int e -1 0 76(_ent(_out))))
		(_port(_int s -1 0 76(_ent(_out))))
		(_sig(_int xn -1 0 80(_arch(_uni))))
		(_sig(_int yn -1 0 80(_arch(_uni))))
		(_sig(_int snn -1 0 80(_arch(_uni))))
		(_sig(_int c1 -1 0 80(_arch(_uni))))
		(_sig(_int c2 -1 0 80(_arch(_uni))))
		(_sig(_int c3 -1 0 80(_arch(_uni))))
		(_sig(_int c4 -1 0 80(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
V 000047 55 2025          1695654938806 simple
(_unit VHDL(testgenerator 0 105(simple 0 109))
	(_version vef)
	(_time 1695654938807 2023.09.25 18:15:38)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code 94c2919b95c2c383929483cec092c1929193969295)
	(_ent
		(_time 1695654938801)
	)
	(_inst reg0 0 130(_ent . DFF)
		(_port
			((D)(b1))
			((clk)(clk))
			((Q)(b))
		)
	)
	(_inst reg1 0 131(_ent . DFF)
		(_port
			((D)(e1))
			((clk)(clk))
			((Q)(e))
		)
	)
	(_inst reg2 0 132(_ent . DFF)
		(_port
			((D)(s1))
			((clk)(clk))
			((Q)(s))
		)
	)
	(_object
		(_port(_int clk -1 0 106(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 106(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 106(_ent(_out))))
		(_port(_int y 0 0 106(_ent(_out))))
		(_port(_int b -1 0 106(_ent(_out))))
		(_port(_int e -1 0 106(_ent(_out))))
		(_port(_int s -1 0 106(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 110(_array -1((_dto i 7 i 0)))))
		(_sig(_int x1 1 0 110(_arch(_uni))))
		(_sig(_int y1 1 0 110(_arch(_uni))))
		(_sig(_int b1 -1 0 111(_arch(_uni))))
		(_sig(_int e1 -1 0 111(_arch(_uni))))
		(_sig(_int s1 -1 0 111(_arch(_uni))))
		(_prcs
			(line__113(_arch 0 0 113(_prcs(_trgt(6)(7))(_sens(0))(_mon))))
			(line__125(_arch 1 0 125(_assignment(_alias((x)(x1)))(_trgt(1))(_sens(6)))))
			(line__126(_arch 2 0 126(_assignment(_alias((y)(y1)))(_trgt(2))(_sens(7)))))
			(line__127(_arch 3 0 127(_assignment(_trgt(8))(_sens(6)(7)))))
			(line__128(_arch 4 0 128(_assignment(_trgt(9))(_sens(6)(7)))))
			(line__129(_arch 5 0 129(_assignment(_trgt(10))(_sens(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . simple 6 -1)
)
V 000047 55 1033          1695654938819 simple
(_unit VHDL(analyzer 0 140(simple 0 144))
	(_version vef)
	(_time 1695654938820 2023.09.25 18:15:38)
	(_source(\../src/Stage2.vhd\))
	(_parameters tan)
	(_code a3f4a3f4f5f4f6b5f1a2baf8a3a5a6a4a1a5a2a5f6)
	(_ent
		(_time 1695654938814)
	)
	(_object
		(_port(_int b1 -1 0 141(_ent(_in))))
		(_port(_int e1 -1 0 141(_ent(_in))))
		(_port(_int s1 -1 0 141(_ent(_in))))
		(_port(_int b2 -1 0 141(_ent(_in))))
		(_port(_int e2 -1 0 141(_ent(_in))))
		(_port(_int s2 -1 0 141(_ent(_in))))
		(_port(_int clk -1 0 141(_ent(_in)(_event))))
		(_prcs
			(line__146(_arch 0 0 146(_prcs(_sens(6))(_mon)(_read(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(1667330640 1633905012 1699881068 1936487795 1718182944 544367974 1836020326 1701344288 1952543343 2037146473 1952608032 1701734753 1651449956 1987208563 1769239393 7564911)
	)
	(_model . simple 1 -1)
)
V 000047 55 2218          1695654938906 Stage2
(_unit VHDL(comparator 0 59(stage2 0 85))
	(_version vef)
	(_time 1695654938907 2023.09.25 18:15:38)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code f2a5f0a2a6a5f2e5f3fde3a9a1f4f3f5f6f4a4f5f0)
	(_ent
		(_time 1695654938698)
	)
	(_generate g1 0 91(_for 3 )
		(_inst g 0 93(_ent . xor2 simple)
			(_port
				((x0)(x(_object 0)))
				((x1)(y(_object 0)))
				((y)(diff(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 0 91(_arch)))
		)
	)
	(_inst g2 0 95(_ent . Encoder8x3 simple)
		(_port
			((x)(diff))
			((y)(en))
			((v)(v))
		)
	)
	(_inst g3 0 96(_ent . Mux8x1 simple)
		(_port
			((x)(x))
			((s)(en))
			((y)(x1))
		)
	)
	(_inst g4 0 97(_ent . Mux8x1 simple)
		(_port
			((x)(y))
			((s)(en))
			((y)(y1))
		)
	)
	(_inst g5 0 98(_ent . oneBitComp simple)
		(_port
			((x)(x1))
			((y)(y1))
			((sn)(v))
			((b)(b1))
			((e)(e1))
			((s)(s1))
		)
	)
	(_inst reg0 0 99(_ent . DFF)
		(_port
			((D)(b1))
			((clk)(clk))
			((Q)(b))
		)
	)
	(_inst reg1 0 100(_ent . DFF)
		(_port
			((D)(e1))
			((clk)(clk))
			((Q)(e))
		)
	)
	(_inst reg2 0 101(_ent . DFF)
		(_port
			((D)(s1))
			((clk)(clk))
			((Q)(s))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 60(_array -1((_dto i 7 i 0)))))
		(_port(_int x 0 0 60(_ent(_in))))
		(_port(_int y 0 0 60(_ent(_in))))
		(_port(_int clk -1 0 60(_ent(_in))))
		(_port(_int b -1 0 60(_ent(_out))))
		(_port(_int e -1 0 60(_ent(_out))))
		(_port(_int s -1 0 60(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 86(_array -1((_dto i 7 i 0)))))
		(_sig(_int diff 1 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 87(_array -1((_dto i 2 i 0)))))
		(_sig(_int en 2 0 87(_arch(_uni))))
		(_sig(_int v -1 0 88(_arch(_uni))))
		(_sig(_int b1 -1 0 88(_arch(_uni))))
		(_sig(_int e1 -1 0 88(_arch(_uni))))
		(_sig(_int s1 -1 0 88(_arch(_uni))))
		(_sig(_int x1 -1 0 89(_arch(_uni))))
		(_sig(_int y1 -1 0 89(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 91(_scalar (_to i 0 i 7))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
)
V 000043 55 1411          1695654938912 bb
(_unit VHDL(testb 0 110(bb 0 113))
	(_version vef)
	(_time 1695654938913 2023.09.25 18:15:38)
	(_source(\../src/Stage1.vhd\))
	(_parameters tan)
	(_code f2a4f7a2f5a4a5e5f7f6e0a9a7f4f7f5f1f5f6f4f0)
	(_ent
		(_time 1695654938715)
	)
	(_inst g0 0 119(_ent . TestGenerator simple)
		(_port
			((clk)(clk))
			((x)(x))
			((y)(y))
			((b)(b1))
			((e)(e1))
			((s)(s1))
		)
	)
	(_inst g1 0 120(_ent . Comparator Stage2)
		(_port
			((x)(x))
			((y)(y))
			((clk)(clk))
			((b)(b2))
			((e)(e2))
			((s)(s2))
		)
	)
	(_inst g2 0 121(_ent . Analyzer simple)
		(_port
			((b1)(b1))
			((e1)(e1))
			((s1)(s1))
			((b2)(b2))
			((e2)(e2))
			((s2)(s2))
			((clk)(clk))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 114(_array -1((_dto i 7 i 0)))))
		(_sig(_int x 0 0 114(_arch(_uni))))
		(_sig(_int y 0 0 114(_arch(_uni))))
		(_sig(_int clk -1 0 115(_arch(_uni((i 2))))))
		(_sig(_int b1 -1 0 116(_arch(_uni))))
		(_sig(_int e1 -1 0 116(_arch(_uni))))
		(_sig(_int s1 -1 0 116(_arch(_uni))))
		(_sig(_int b2 -1 0 116(_arch(_uni))))
		(_sig(_int e2 -1 0 116(_arch(_uni))))
		(_sig(_int s2 -1 0 116(_arch(_uni))))
		(_prcs
			(line__123(_arch 0 0 123(_assignment(_trgt(2))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . bb 1 -1)
)
