-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity toe_top_rxMetadataHandler is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    rxEng_metaDataFifo_dout : IN STD_LOGIC_VECTOR (107 downto 0);
    rxEng_metaDataFifo_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    rxEng_metaDataFifo_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    rxEng_metaDataFifo_empty_n : IN STD_LOGIC;
    rxEng_metaDataFifo_read : OUT STD_LOGIC;
    portTable2rxEng_check_rsp_dout : IN STD_LOGIC_VECTOR (0 downto 0);
    portTable2rxEng_check_rsp_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    portTable2rxEng_check_rsp_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    portTable2rxEng_check_rsp_empty_n : IN STD_LOGIC;
    portTable2rxEng_check_rsp_read : OUT STD_LOGIC;
    rxEng_tupleBuffer_dout : IN STD_LOGIC_VECTOR (95 downto 0);
    rxEng_tupleBuffer_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    rxEng_tupleBuffer_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    rxEng_tupleBuffer_empty_n : IN STD_LOGIC;
    rxEng_tupleBuffer_read : OUT STD_LOGIC;
    sLookup2rxEng_rsp_dout : IN STD_LOGIC_VECTOR (16 downto 0);
    sLookup2rxEng_rsp_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    sLookup2rxEng_rsp_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    sLookup2rxEng_rsp_empty_n : IN STD_LOGIC;
    sLookup2rxEng_rsp_read : OUT STD_LOGIC;
    rxEng_metaHandlerEventFifo_din : OUT STD_LOGIC_VECTOR (180 downto 0);
    rxEng_metaHandlerEventFifo_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    rxEng_metaHandlerEventFifo_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    rxEng_metaHandlerEventFifo_full_n : IN STD_LOGIC;
    rxEng_metaHandlerEventFifo_write : OUT STD_LOGIC;
    rxEng_metaHandlerDropFifo_din : OUT STD_LOGIC_VECTOR (0 downto 0);
    rxEng_metaHandlerDropFifo_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    rxEng_metaHandlerDropFifo_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    rxEng_metaHandlerDropFifo_full_n : IN STD_LOGIC;
    rxEng_metaHandlerDropFifo_write : OUT STD_LOGIC;
    rxEng2sLookup_req_din : OUT STD_LOGIC_VECTOR (96 downto 0);
    rxEng2sLookup_req_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    rxEng2sLookup_req_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    rxEng2sLookup_req_full_n : IN STD_LOGIC;
    rxEng2sLookup_req_write : OUT STD_LOGIC;
    rxEng_fsmMetaDataFifo_din : OUT STD_LOGIC_VECTOR (187 downto 0);
    rxEng_fsmMetaDataFifo_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    rxEng_fsmMetaDataFifo_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    rxEng_fsmMetaDataFifo_full_n : IN STD_LOGIC;
    rxEng_fsmMetaDataFifo_write : OUT STD_LOGIC );
end;


architecture behav of toe_top_rxMetadataHandler is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_67 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100111";
    constant ap_const_lv32_68 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101000";
    constant ap_const_lv32_6B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101011";
    constant ap_const_lv32_54 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010100";
    constant ap_const_lv32_63 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100011";
    constant ap_const_lv32_64 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100100";
    constant ap_const_lv32_65 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100101";
    constant ap_const_lv32_66 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100110";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_53 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010011";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_58 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011000";
    constant ap_const_lv32_57 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010111";
    constant ap_const_lv32_48 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001000";
    constant ap_const_lv32_47 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000111";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv112_6 : STD_LOGIC_VECTOR (111 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_51 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010001";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_6F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101111";
    constant ap_const_lv83_6 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000110";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal tmp_i_nbreadreq_fu_188_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_381_i_nbreadreq_fu_196_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_382_i_nbreadreq_fu_204_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op45_read_state1 : BOOLEAN;
    signal ap_predicate_op66_read_state1 : BOOLEAN;
    signal ap_predicate_op67_read_state1 : BOOLEAN;
    signal tmp_i_334_nbreadreq_fu_230_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op102_read_state1 : BOOLEAN;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal mh_state_load_reg_942 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_reg_951 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_381_i_reg_955 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_382_i_reg_959 : STD_LOGIC_VECTOR (0 downto 0);
    signal portIsOpen_reg_967 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_266_reg_963 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln889_reg_990 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op124_write_state2 : BOOLEAN;
    signal ap_predicate_op140_write_state2 : BOOLEAN;
    signal icmp_ln1069_2_reg_1001 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op142_write_state2 : BOOLEAN;
    signal ap_predicate_op145_write_state2 : BOOLEAN;
    signal tmp_i_334_reg_1010 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_1019 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op160_write_state2 : BOOLEAN;
    signal icmp_ln1069_reg_1024 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op163_write_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal mh_state : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal mh_meta_length_V : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal mh_meta_seqNumb_V : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal mh_meta_ackNumb_V : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal mh_meta_winSize_V : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal mh_meta_winScale_V : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal mh_meta_ack_V : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal mh_meta_rst_V : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal mh_meta_syn_V : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal mh_meta_fin_V : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal mh_meta_dataOffset_V : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal mh_srcIpAddress_V : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal mh_dstIpPort_V : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal mh_srcIpPort_V : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal rxEng_metaDataFifo_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal portTable2rxEng_check_rsp_blk_n : STD_LOGIC;
    signal rxEng_tupleBuffer_blk_n : STD_LOGIC;
    signal rxEng_metaHandlerEventFifo_blk_n : STD_LOGIC;
    signal rxEng_metaHandlerDropFifo_blk_n : STD_LOGIC;
    signal rxEng2sLookup_req_blk_n : STD_LOGIC;
    signal sLookup2rxEng_rsp_blk_n : STD_LOGIC;
    signal rxEng_fsmMetaDataFifo_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal mh_meta_length_V_load_reg_946 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_266_fu_339_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal portIsOpen_read_fu_218_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rxEng_tupleBuffer_read_reg_971 : STD_LOGIC_VECTOR (95 downto 0);
    signal tuple_srcIp_V_fu_445_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tuple_srcIp_V_reg_978 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln145_11_reg_984 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_ln889_fu_579_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_fu_589_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ret_V_reg_994 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1069_2_fu_595_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln907_fu_613_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln907_reg_1005 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln145_fu_625_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln145_reg_1014 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1069_fu_637_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rhs_V_fu_321_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_fu_299_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_267_fu_347_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_264_fu_303_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_fu_493_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_145_fu_531_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_146_fu_565_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_011_fu_733_p6 : STD_LOGIC_VECTOR (180 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal p_012_fu_837_p6 : STD_LOGIC_VECTOR (180 downto 0);
    signal xor_ln923_fu_936_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln674_fu_489_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_388_i_fu_479_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_387_i_fu_469_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_386_i_fu_459_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_391_i_fu_521_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_390_i_fu_511_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_393_i_fu_555_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_392_i_fu_545_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln1541_fu_585_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln907_fu_601_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln907_fu_607_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln174_6_fu_658_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_70_fu_649_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_ln174_18_fu_661_p5 : STD_LOGIC_VECTOR (111 downto 0);
    signal or_ln174_48_fu_673_p2 : STD_LOGIC_VECTOR (111 downto 0);
    signal tmp_51_fu_699_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_50_fu_689_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_72_fu_679_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_ln174_19_fu_709_p6 : STD_LOGIC_VECTOR (82 downto 0);
    signal or_ln174_49_fu_723_p2 : STD_LOGIC_VECTOR (82 downto 0);
    signal grp_fu_282_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_273_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln174_34_fu_729_p1 : STD_LOGIC_VECTOR (84 downto 0);
    signal seq_V_fu_746_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln174_fu_761_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_66_fu_751_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_ln174_s_fu_765_p5 : STD_LOGIC_VECTOR (111 downto 0);
    signal or_ln174_fu_777_p2 : STD_LOGIC_VECTOR (111 downto 0);
    signal tmp_48_fu_803_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_s_fu_793_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_68_fu_783_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_ln174_17_fu_813_p6 : STD_LOGIC_VECTOR (82 downto 0);
    signal or_ln174_47_fu_827_p2 : STD_LOGIC_VECTOR (82 downto 0);
    signal zext_ln174_fu_833_p1 : STD_LOGIC_VECTOR (84 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to0 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_276 : BOOLEAN;
    signal ap_condition_284 : BOOLEAN;
    signal ap_condition_341 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    mh_state_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_284)) then
                if (((tmp_i_334_nbreadreq_fu_230_p3 = ap_const_lv1_1) and (mh_state = ap_const_lv1_1))) then 
                    mh_state <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_condition_276)) then 
                    mh_state <= ap_const_lv1_1;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_382_i_nbreadreq_fu_204_p3 = ap_const_lv1_1) and (tmp_381_i_nbreadreq_fu_196_p3 = ap_const_lv1_1) and (tmp_i_nbreadreq_fu_188_p3 = ap_const_lv1_1) and (mh_state = ap_const_lv1_0) and (portIsOpen_read_fu_218_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                and_ln907_reg_1005 <= and_ln907_fu_613_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_382_i_nbreadreq_fu_204_p3 = ap_const_lv1_1) and (tmp_381_i_nbreadreq_fu_196_p3 = ap_const_lv1_1) and (tmp_i_nbreadreq_fu_188_p3 = ap_const_lv1_1) and (mh_state = ap_const_lv1_0) and (portIsOpen_read_fu_218_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln1069_2_reg_1001 <= icmp_ln1069_2_fu_595_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_334_nbreadreq_fu_230_p3 = ap_const_lv1_1) and (mh_state = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln1069_reg_1024 <= icmp_ln1069_fu_637_p2;
                tmp_reg_1019 <= sLookup2rxEng_rsp_dout(16 downto 16);
                trunc_ln145_reg_1014 <= trunc_ln145_fu_625_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_382_i_nbreadreq_fu_204_p3 = ap_const_lv1_1) and (tmp_381_i_nbreadreq_fu_196_p3 = ap_const_lv1_1) and (tmp_i_nbreadreq_fu_188_p3 = ap_const_lv1_1) and (mh_state = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                mh_dstIpPort_V <= p_Result_145_fu_531_p3;
                mh_meta_ackNumb_V <= rxEng_metaDataFifo_dout(63 downto 32);
                mh_meta_ack_V <= rxEng_metaDataFifo_dout(100 downto 100);
                mh_meta_dataOffset_V <= rxEng_metaDataFifo_dout(107 downto 104);
                mh_meta_fin_V <= rxEng_metaDataFifo_dout(103 downto 103);
                mh_meta_length_V <= rxEng_metaDataFifo_dout(99 downto 84);
                mh_meta_rst_V <= rxEng_metaDataFifo_dout(101 downto 101);
                mh_meta_seqNumb_V <= lhs_V_fu_299_p1;
                mh_meta_syn_V <= rxEng_metaDataFifo_dout(102 downto 102);
                mh_meta_winScale_V <= rxEng_metaDataFifo_dout(83 downto 80);
                mh_meta_winSize_V <= rxEng_metaDataFifo_dout(79 downto 64);
                mh_srcIpAddress_V <= p_Result_s_fu_493_p5;
                mh_srcIpPort_V <= p_Result_146_fu_565_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                mh_meta_length_V_load_reg_946 <= mh_meta_length_V;
                mh_state_load_reg_942 <= mh_state;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_382_i_nbreadreq_fu_204_p3 = ap_const_lv1_1) and (tmp_381_i_nbreadreq_fu_196_p3 = ap_const_lv1_1) and (tmp_i_nbreadreq_fu_188_p3 = ap_const_lv1_1) and (mh_state = ap_const_lv1_0) and (portIsOpen_read_fu_218_p2 = ap_const_lv1_0) and (tmp_266_fu_339_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                or_ln889_reg_990 <= or_ln889_fu_579_p2;
                ret_V_reg_994 <= ret_V_fu_589_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_predicate_op66_read_state1 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                portIsOpen_reg_967 <= portTable2rxEng_check_rsp_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_predicate_op67_read_state1 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                rxEng_tupleBuffer_read_reg_971 <= rxEng_tupleBuffer_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_382_i_nbreadreq_fu_204_p3 = ap_const_lv1_1) and (tmp_381_i_nbreadreq_fu_196_p3 = ap_const_lv1_1) and (tmp_i_nbreadreq_fu_188_p3 = ap_const_lv1_1) and (mh_state = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_266_reg_963 <= rxEng_metaDataFifo_dout(101 downto 101);
                trunc_ln145_11_reg_984 <= rxEng_tupleBuffer_dout(79 downto 64);
                tuple_srcIp_V_reg_978 <= tuple_srcIp_V_fu_445_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_nbreadreq_fu_188_p3 = ap_const_lv1_1) and (mh_state = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_381_i_reg_955 <= tmp_381_i_nbreadreq_fu_196_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_381_i_nbreadreq_fu_196_p3 = ap_const_lv1_1) and (tmp_i_nbreadreq_fu_188_p3 = ap_const_lv1_1) and (mh_state = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_382_i_reg_959 <= tmp_382_i_nbreadreq_fu_204_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((mh_state = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_i_334_reg_1010 <= tmp_i_334_nbreadreq_fu_230_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((mh_state = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_i_reg_951 <= tmp_i_nbreadreq_fu_188_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    and_ln907_fu_613_p2 <= (xor_ln907_fu_607_p2 and tmp_267_fu_347_p3);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, rxEng_metaDataFifo_empty_n, ap_predicate_op45_read_state1, portTable2rxEng_check_rsp_empty_n, ap_predicate_op66_read_state1, rxEng_tupleBuffer_empty_n, ap_predicate_op67_read_state1, sLookup2rxEng_rsp_empty_n, ap_predicate_op102_read_state1, ap_done_reg, rxEng_metaHandlerEventFifo_full_n, ap_predicate_op124_write_state2, ap_predicate_op140_write_state2, rxEng_metaHandlerDropFifo_full_n, ap_predicate_op142_write_state2, rxEng2sLookup_req_full_n, ap_predicate_op145_write_state2, rxEng_fsmMetaDataFifo_full_n, ap_predicate_op160_write_state2, ap_predicate_op163_write_state2)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op102_read_state1 = ap_const_boolean_1) and (sLookup2rxEng_rsp_empty_n = ap_const_logic_0)) or ((ap_predicate_op67_read_state1 = ap_const_boolean_1) and (rxEng_tupleBuffer_empty_n = ap_const_logic_0)) or ((ap_predicate_op66_read_state1 = ap_const_boolean_1) and (portTable2rxEng_check_rsp_empty_n = ap_const_logic_0)) or ((ap_predicate_op45_read_state1 = ap_const_boolean_1) and (rxEng_metaDataFifo_empty_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_predicate_op163_write_state2 = ap_const_boolean_1) and (rxEng_metaHandlerDropFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op160_write_state2 = ap_const_boolean_1) and (rxEng_fsmMetaDataFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op145_write_state2 = ap_const_boolean_1) and (rxEng2sLookup_req_full_n = ap_const_logic_0)) or ((ap_predicate_op142_write_state2 = ap_const_boolean_1) and (rxEng_metaHandlerDropFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op140_write_state2 = ap_const_boolean_1) and (rxEng_metaHandlerEventFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op124_write_state2 = ap_const_boolean_1) and (rxEng_metaHandlerEventFifo_full_n = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, rxEng_metaDataFifo_empty_n, ap_predicate_op45_read_state1, portTable2rxEng_check_rsp_empty_n, ap_predicate_op66_read_state1, rxEng_tupleBuffer_empty_n, ap_predicate_op67_read_state1, sLookup2rxEng_rsp_empty_n, ap_predicate_op102_read_state1, ap_done_reg, rxEng_metaHandlerEventFifo_full_n, ap_predicate_op124_write_state2, ap_predicate_op140_write_state2, rxEng_metaHandlerDropFifo_full_n, ap_predicate_op142_write_state2, rxEng2sLookup_req_full_n, ap_predicate_op145_write_state2, rxEng_fsmMetaDataFifo_full_n, ap_predicate_op160_write_state2, ap_predicate_op163_write_state2)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op102_read_state1 = ap_const_boolean_1) and (sLookup2rxEng_rsp_empty_n = ap_const_logic_0)) or ((ap_predicate_op67_read_state1 = ap_const_boolean_1) and (rxEng_tupleBuffer_empty_n = ap_const_logic_0)) or ((ap_predicate_op66_read_state1 = ap_const_boolean_1) and (portTable2rxEng_check_rsp_empty_n = ap_const_logic_0)) or ((ap_predicate_op45_read_state1 = ap_const_boolean_1) and (rxEng_metaDataFifo_empty_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_predicate_op163_write_state2 = ap_const_boolean_1) and (rxEng_metaHandlerDropFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op160_write_state2 = ap_const_boolean_1) and (rxEng_fsmMetaDataFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op145_write_state2 = ap_const_boolean_1) and (rxEng2sLookup_req_full_n = ap_const_logic_0)) or ((ap_predicate_op142_write_state2 = ap_const_boolean_1) and (rxEng_metaHandlerDropFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op140_write_state2 = ap_const_boolean_1) and (rxEng_metaHandlerEventFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op124_write_state2 = ap_const_boolean_1) and (rxEng_metaHandlerEventFifo_full_n = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, rxEng_metaDataFifo_empty_n, ap_predicate_op45_read_state1, portTable2rxEng_check_rsp_empty_n, ap_predicate_op66_read_state1, rxEng_tupleBuffer_empty_n, ap_predicate_op67_read_state1, sLookup2rxEng_rsp_empty_n, ap_predicate_op102_read_state1, ap_done_reg, rxEng_metaHandlerEventFifo_full_n, ap_predicate_op124_write_state2, ap_predicate_op140_write_state2, rxEng_metaHandlerDropFifo_full_n, ap_predicate_op142_write_state2, rxEng2sLookup_req_full_n, ap_predicate_op145_write_state2, rxEng_fsmMetaDataFifo_full_n, ap_predicate_op160_write_state2, ap_predicate_op163_write_state2)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op102_read_state1 = ap_const_boolean_1) and (sLookup2rxEng_rsp_empty_n = ap_const_logic_0)) or ((ap_predicate_op67_read_state1 = ap_const_boolean_1) and (rxEng_tupleBuffer_empty_n = ap_const_logic_0)) or ((ap_predicate_op66_read_state1 = ap_const_boolean_1) and (portTable2rxEng_check_rsp_empty_n = ap_const_logic_0)) or ((ap_predicate_op45_read_state1 = ap_const_boolean_1) and (rxEng_metaDataFifo_empty_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_predicate_op163_write_state2 = ap_const_boolean_1) and (rxEng_metaHandlerDropFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op160_write_state2 = ap_const_boolean_1) and (rxEng_fsmMetaDataFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op145_write_state2 = ap_const_boolean_1) and (rxEng2sLookup_req_full_n = ap_const_logic_0)) or ((ap_predicate_op142_write_state2 = ap_const_boolean_1) and (rxEng_metaHandlerDropFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op140_write_state2 = ap_const_boolean_1) and (rxEng_metaHandlerEventFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op124_write_state2 = ap_const_boolean_1) and (rxEng_metaHandlerEventFifo_full_n = ap_const_logic_0)))));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(rxEng_metaDataFifo_empty_n, ap_predicate_op45_read_state1, portTable2rxEng_check_rsp_empty_n, ap_predicate_op66_read_state1, rxEng_tupleBuffer_empty_n, ap_predicate_op67_read_state1, sLookup2rxEng_rsp_empty_n, ap_predicate_op102_read_state1, ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op102_read_state1 = ap_const_boolean_1) and (sLookup2rxEng_rsp_empty_n = ap_const_logic_0)) or ((ap_predicate_op67_read_state1 = ap_const_boolean_1) and (rxEng_tupleBuffer_empty_n = ap_const_logic_0)) or ((ap_predicate_op66_read_state1 = ap_const_boolean_1) and (portTable2rxEng_check_rsp_empty_n = ap_const_logic_0)) or ((ap_predicate_op45_read_state1 = ap_const_boolean_1) and (rxEng_metaDataFifo_empty_n = ap_const_logic_0)));
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(rxEng_metaHandlerEventFifo_full_n, ap_predicate_op124_write_state2, ap_predicate_op140_write_state2, rxEng_metaHandlerDropFifo_full_n, ap_predicate_op142_write_state2, rxEng2sLookup_req_full_n, ap_predicate_op145_write_state2, rxEng_fsmMetaDataFifo_full_n, ap_predicate_op160_write_state2, ap_predicate_op163_write_state2)
    begin
                ap_block_state2_pp0_stage0_iter1 <= (((ap_predicate_op163_write_state2 = ap_const_boolean_1) and (rxEng_metaHandlerDropFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op160_write_state2 = ap_const_boolean_1) and (rxEng_fsmMetaDataFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op145_write_state2 = ap_const_boolean_1) and (rxEng2sLookup_req_full_n = ap_const_logic_0)) or ((ap_predicate_op142_write_state2 = ap_const_boolean_1) and (rxEng_metaHandlerDropFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op140_write_state2 = ap_const_boolean_1) and (rxEng_metaHandlerEventFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op124_write_state2 = ap_const_boolean_1) and (rxEng_metaHandlerEventFifo_full_n = ap_const_logic_0)));
    end process;


    ap_condition_276_assign_proc : process(tmp_i_nbreadreq_fu_188_p3, tmp_381_i_nbreadreq_fu_196_p3, tmp_382_i_nbreadreq_fu_204_p3, mh_state, portIsOpen_read_fu_218_p2)
    begin
                ap_condition_276 <= ((tmp_382_i_nbreadreq_fu_204_p3 = ap_const_lv1_1) and (tmp_381_i_nbreadreq_fu_196_p3 = ap_const_lv1_1) and (tmp_i_nbreadreq_fu_188_p3 = ap_const_lv1_1) and (mh_state = ap_const_lv1_0) and (portIsOpen_read_fu_218_p2 = ap_const_lv1_1));
    end process;


    ap_condition_284_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_284 <= ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_341_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_01001)
    begin
                ap_condition_341 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_done_reg, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to0_assign_proc : process(ap_enable_reg_pp0_iter0)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_0)) then 
            ap_idle_pp0_0to0 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_predicate_op102_read_state1_assign_proc : process(tmp_i_334_nbreadreq_fu_230_p3, mh_state)
    begin
                ap_predicate_op102_read_state1 <= ((tmp_i_334_nbreadreq_fu_230_p3 = ap_const_lv1_1) and (mh_state = ap_const_lv1_1));
    end process;


    ap_predicate_op124_write_state2_assign_proc : process(mh_state_load_reg_942, tmp_i_reg_951, tmp_381_i_reg_955, tmp_382_i_reg_959, portIsOpen_reg_967, tmp_266_reg_963, or_ln889_reg_990)
    begin
                ap_predicate_op124_write_state2 <= ((or_ln889_reg_990 = ap_const_lv1_0) and (tmp_266_reg_963 = ap_const_lv1_0) and (portIsOpen_reg_967 = ap_const_lv1_0) and (tmp_382_i_reg_959 = ap_const_lv1_1) and (tmp_381_i_reg_955 = ap_const_lv1_1) and (tmp_i_reg_951 = ap_const_lv1_1) and (mh_state_load_reg_942 = ap_const_lv1_0));
    end process;


    ap_predicate_op140_write_state2_assign_proc : process(mh_state_load_reg_942, tmp_i_reg_951, tmp_381_i_reg_955, tmp_382_i_reg_959, portIsOpen_reg_967, tmp_266_reg_963, or_ln889_reg_990)
    begin
                ap_predicate_op140_write_state2 <= ((or_ln889_reg_990 = ap_const_lv1_1) and (tmp_266_reg_963 = ap_const_lv1_0) and (portIsOpen_reg_967 = ap_const_lv1_0) and (tmp_382_i_reg_959 = ap_const_lv1_1) and (tmp_381_i_reg_955 = ap_const_lv1_1) and (tmp_i_reg_951 = ap_const_lv1_1) and (mh_state_load_reg_942 = ap_const_lv1_0));
    end process;


    ap_predicate_op142_write_state2_assign_proc : process(mh_state_load_reg_942, tmp_i_reg_951, tmp_381_i_reg_955, tmp_382_i_reg_959, portIsOpen_reg_967, icmp_ln1069_2_reg_1001)
    begin
                ap_predicate_op142_write_state2 <= ((icmp_ln1069_2_reg_1001 = ap_const_lv1_0) and (portIsOpen_reg_967 = ap_const_lv1_0) and (tmp_382_i_reg_959 = ap_const_lv1_1) and (tmp_381_i_reg_955 = ap_const_lv1_1) and (tmp_i_reg_951 = ap_const_lv1_1) and (mh_state_load_reg_942 = ap_const_lv1_0));
    end process;


    ap_predicate_op145_write_state2_assign_proc : process(mh_state_load_reg_942, tmp_i_reg_951, tmp_381_i_reg_955, tmp_382_i_reg_959, portIsOpen_reg_967)
    begin
                ap_predicate_op145_write_state2 <= ((portIsOpen_reg_967 = ap_const_lv1_1) and (tmp_382_i_reg_959 = ap_const_lv1_1) and (tmp_381_i_reg_955 = ap_const_lv1_1) and (tmp_i_reg_951 = ap_const_lv1_1) and (mh_state_load_reg_942 = ap_const_lv1_0));
    end process;


    ap_predicate_op160_write_state2_assign_proc : process(mh_state_load_reg_942, tmp_i_334_reg_1010, tmp_reg_1019)
    begin
                ap_predicate_op160_write_state2 <= ((tmp_reg_1019 = ap_const_lv1_1) and (tmp_i_334_reg_1010 = ap_const_lv1_1) and (mh_state_load_reg_942 = ap_const_lv1_1));
    end process;


    ap_predicate_op163_write_state2_assign_proc : process(mh_state_load_reg_942, tmp_i_334_reg_1010, icmp_ln1069_reg_1024)
    begin
                ap_predicate_op163_write_state2 <= ((icmp_ln1069_reg_1024 = ap_const_lv1_0) and (tmp_i_334_reg_1010 = ap_const_lv1_1) and (mh_state_load_reg_942 = ap_const_lv1_1));
    end process;


    ap_predicate_op45_read_state1_assign_proc : process(tmp_i_nbreadreq_fu_188_p3, tmp_381_i_nbreadreq_fu_196_p3, tmp_382_i_nbreadreq_fu_204_p3, mh_state)
    begin
                ap_predicate_op45_read_state1 <= ((tmp_382_i_nbreadreq_fu_204_p3 = ap_const_lv1_1) and (tmp_381_i_nbreadreq_fu_196_p3 = ap_const_lv1_1) and (tmp_i_nbreadreq_fu_188_p3 = ap_const_lv1_1) and (mh_state = ap_const_lv1_0));
    end process;


    ap_predicate_op66_read_state1_assign_proc : process(tmp_i_nbreadreq_fu_188_p3, tmp_381_i_nbreadreq_fu_196_p3, tmp_382_i_nbreadreq_fu_204_p3, mh_state)
    begin
                ap_predicate_op66_read_state1 <= ((tmp_382_i_nbreadreq_fu_204_p3 = ap_const_lv1_1) and (tmp_381_i_nbreadreq_fu_196_p3 = ap_const_lv1_1) and (tmp_i_nbreadreq_fu_188_p3 = ap_const_lv1_1) and (mh_state = ap_const_lv1_0));
    end process;


    ap_predicate_op67_read_state1_assign_proc : process(tmp_i_nbreadreq_fu_188_p3, tmp_381_i_nbreadreq_fu_196_p3, tmp_382_i_nbreadreq_fu_204_p3, mh_state)
    begin
                ap_predicate_op67_read_state1 <= ((tmp_382_i_nbreadreq_fu_204_p3 = ap_const_lv1_1) and (tmp_381_i_nbreadreq_fu_196_p3 = ap_const_lv1_1) and (tmp_i_nbreadreq_fu_188_p3 = ap_const_lv1_1) and (mh_state = ap_const_lv1_0));
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to0 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_273_p4 <= rxEng_tupleBuffer_read_reg_971(63 downto 32);
    grp_fu_282_p4 <= rxEng_tupleBuffer_read_reg_971(95 downto 80);
    icmp_ln1069_2_fu_595_p2 <= "1" when (rhs_V_fu_321_p4 = ap_const_lv16_0) else "0";
    icmp_ln1069_fu_637_p2 <= "1" when (mh_meta_length_V = ap_const_lv16_0) else "0";
    lhs_V_fu_299_p1 <= rxEng_metaDataFifo_dout(32 - 1 downto 0);
    or_ln174_17_fu_813_p6 <= ((((ap_const_lv1_0 & tmp_48_fu_803_p4) & tmp_s_fu_793_p4) & tmp_68_fu_783_p4) & ap_const_lv32_0);
    or_ln174_18_fu_661_p5 <= (((trunc_ln174_6_fu_658_p1 & ap_const_lv16_0) & tmp_70_fu_649_p4) & ap_const_lv64_0);
    or_ln174_19_fu_709_p6 <= ((((ap_const_lv1_0 & tmp_51_fu_699_p4) & tmp_50_fu_689_p4) & tmp_72_fu_679_p4) & ap_const_lv32_0);
    or_ln174_47_fu_827_p2 <= (or_ln174_17_fu_813_p6 or ap_const_lv83_6);
    or_ln174_48_fu_673_p2 <= (or_ln174_18_fu_661_p5 or ap_const_lv112_6);
    or_ln174_49_fu_723_p2 <= (or_ln174_19_fu_709_p6 or ap_const_lv83_6);
    or_ln174_fu_777_p2 <= (or_ln174_s_fu_765_p5 or ap_const_lv112_6);
    or_ln174_s_fu_765_p5 <= (((trunc_ln174_fu_761_p1 & ap_const_lv16_0) & tmp_66_fu_751_p4) & ap_const_lv64_0);
    or_ln889_fu_579_p2 <= (tmp_267_fu_347_p3 or tmp_264_fu_303_p3);
    or_ln907_fu_601_p2 <= (tmp_266_fu_339_p3 or tmp_264_fu_303_p3);
    p_011_fu_733_p6 <= ((((trunc_ln145_11_reg_984 & grp_fu_282_p4) & tuple_srcIp_V_reg_978) & grp_fu_273_p4) & zext_ln174_34_fu_729_p1);
    p_012_fu_837_p6 <= ((((trunc_ln145_11_reg_984 & grp_fu_282_p4) & tuple_srcIp_V_reg_978) & grp_fu_273_p4) & zext_ln174_fu_833_p1);
    p_Result_145_fu_531_p3 <= (tmp_391_i_fu_521_p4 & tmp_390_i_fu_511_p4);
    p_Result_146_fu_565_p3 <= (tmp_393_i_fu_555_p4 & tmp_392_i_fu_545_p4);
    p_Result_s_fu_493_p5 <= (((trunc_ln674_fu_489_p1 & tmp_388_i_fu_479_p4) & tmp_387_i_fu_469_p4) & tmp_386_i_fu_459_p4);
    portIsOpen_read_fu_218_p2 <= portTable2rxEng_check_rsp_dout;

    portTable2rxEng_check_rsp_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, portTable2rxEng_check_rsp_empty_n, ap_predicate_op66_read_state1, ap_done_reg, ap_block_pp0_stage0)
    begin
        if (((ap_done_reg = ap_const_logic_0) and (ap_predicate_op66_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            portTable2rxEng_check_rsp_blk_n <= portTable2rxEng_check_rsp_empty_n;
        else 
            portTable2rxEng_check_rsp_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    portTable2rxEng_check_rsp_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op66_read_state1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_predicate_op66_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            portTable2rxEng_check_rsp_read <= ap_const_logic_1;
        else 
            portTable2rxEng_check_rsp_read <= ap_const_logic_0;
        end if; 
    end process;

    ret_V_fu_589_p2 <= std_logic_vector(unsigned(lhs_V_fu_299_p1) + unsigned(zext_ln1541_fu_585_p1));
    rhs_V_fu_321_p4 <= rxEng_metaDataFifo_dout(99 downto 84);

    rxEng2sLookup_req_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, rxEng2sLookup_req_full_n, ap_predicate_op145_write_state2, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op145_write_state2 = ap_const_boolean_1))) then 
            rxEng2sLookup_req_blk_n <= rxEng2sLookup_req_full_n;
        else 
            rxEng2sLookup_req_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    rxEng2sLookup_req_din <= (and_ln907_reg_1005 & rxEng_tupleBuffer_read_reg_971);

    rxEng2sLookup_req_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op145_write_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op145_write_state2 = ap_const_boolean_1))) then 
            rxEng2sLookup_req_write <= ap_const_logic_1;
        else 
            rxEng2sLookup_req_write <= ap_const_logic_0;
        end if; 
    end process;


    rxEng_fsmMetaDataFifo_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, rxEng_fsmMetaDataFifo_full_n, ap_predicate_op160_write_state2, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op160_write_state2 = ap_const_boolean_1))) then 
            rxEng_fsmMetaDataFifo_blk_n <= rxEng_fsmMetaDataFifo_full_n;
        else 
            rxEng_fsmMetaDataFifo_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    rxEng_fsmMetaDataFifo_din <= (((((((((((((mh_srcIpPort_V & mh_meta_dataOffset_V) & mh_meta_fin_V) & mh_meta_syn_V) & mh_meta_rst_V) & mh_meta_ack_V) & mh_meta_length_V_load_reg_946) & mh_meta_winScale_V) & mh_meta_winSize_V) & mh_meta_ackNumb_V) & mh_meta_seqNumb_V) & mh_dstIpPort_V) & mh_srcIpAddress_V) & trunc_ln145_reg_1014);

    rxEng_fsmMetaDataFifo_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op160_write_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op160_write_state2 = ap_const_boolean_1))) then 
            rxEng_fsmMetaDataFifo_write <= ap_const_logic_1;
        else 
            rxEng_fsmMetaDataFifo_write <= ap_const_logic_0;
        end if; 
    end process;


    rxEng_metaDataFifo_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, rxEng_metaDataFifo_empty_n, ap_predicate_op45_read_state1, ap_done_reg, ap_block_pp0_stage0)
    begin
        if (((ap_done_reg = ap_const_logic_0) and (ap_predicate_op45_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            rxEng_metaDataFifo_blk_n <= rxEng_metaDataFifo_empty_n;
        else 
            rxEng_metaDataFifo_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    rxEng_metaDataFifo_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op45_read_state1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_predicate_op45_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rxEng_metaDataFifo_read <= ap_const_logic_1;
        else 
            rxEng_metaDataFifo_read <= ap_const_logic_0;
        end if; 
    end process;


    rxEng_metaHandlerDropFifo_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, rxEng_metaHandlerDropFifo_full_n, ap_predicate_op142_write_state2, ap_predicate_op163_write_state2, ap_block_pp0_stage0)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op163_write_state2 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op142_write_state2 = ap_const_boolean_1)))) then 
            rxEng_metaHandlerDropFifo_blk_n <= rxEng_metaHandlerDropFifo_full_n;
        else 
            rxEng_metaHandlerDropFifo_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    rxEng_metaHandlerDropFifo_din_assign_proc : process(ap_predicate_op142_write_state2, ap_predicate_op163_write_state2, xor_ln923_fu_936_p2, ap_condition_341)
    begin
        if ((ap_const_boolean_1 = ap_condition_341)) then
            if ((ap_predicate_op163_write_state2 = ap_const_boolean_1)) then 
                rxEng_metaHandlerDropFifo_din <= xor_ln923_fu_936_p2;
            elsif ((ap_predicate_op142_write_state2 = ap_const_boolean_1)) then 
                rxEng_metaHandlerDropFifo_din <= ap_const_lv1_1;
            else 
                rxEng_metaHandlerDropFifo_din <= "X";
            end if;
        else 
            rxEng_metaHandlerDropFifo_din <= "X";
        end if; 
    end process;


    rxEng_metaHandlerDropFifo_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op142_write_state2, ap_predicate_op163_write_state2, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op163_write_state2 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op142_write_state2 = ap_const_boolean_1)))) then 
            rxEng_metaHandlerDropFifo_write <= ap_const_logic_1;
        else 
            rxEng_metaHandlerDropFifo_write <= ap_const_logic_0;
        end if; 
    end process;


    rxEng_metaHandlerEventFifo_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, rxEng_metaHandlerEventFifo_full_n, ap_predicate_op124_write_state2, ap_predicate_op140_write_state2, ap_block_pp0_stage0)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op140_write_state2 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op124_write_state2 = ap_const_boolean_1)))) then 
            rxEng_metaHandlerEventFifo_blk_n <= rxEng_metaHandlerEventFifo_full_n;
        else 
            rxEng_metaHandlerEventFifo_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    rxEng_metaHandlerEventFifo_din_assign_proc : process(ap_predicate_op124_write_state2, ap_predicate_op140_write_state2, p_011_fu_733_p6, p_012_fu_837_p6, ap_condition_341)
    begin
        if ((ap_const_boolean_1 = ap_condition_341)) then
            if ((ap_predicate_op140_write_state2 = ap_const_boolean_1)) then 
                rxEng_metaHandlerEventFifo_din <= p_012_fu_837_p6;
            elsif ((ap_predicate_op124_write_state2 = ap_const_boolean_1)) then 
                rxEng_metaHandlerEventFifo_din <= p_011_fu_733_p6;
            else 
                rxEng_metaHandlerEventFifo_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            rxEng_metaHandlerEventFifo_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxEng_metaHandlerEventFifo_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op124_write_state2, ap_predicate_op140_write_state2, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op140_write_state2 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op124_write_state2 = ap_const_boolean_1)))) then 
            rxEng_metaHandlerEventFifo_write <= ap_const_logic_1;
        else 
            rxEng_metaHandlerEventFifo_write <= ap_const_logic_0;
        end if; 
    end process;


    rxEng_tupleBuffer_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, rxEng_tupleBuffer_empty_n, ap_predicate_op67_read_state1, ap_done_reg, ap_block_pp0_stage0)
    begin
        if (((ap_done_reg = ap_const_logic_0) and (ap_predicate_op67_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            rxEng_tupleBuffer_blk_n <= rxEng_tupleBuffer_empty_n;
        else 
            rxEng_tupleBuffer_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    rxEng_tupleBuffer_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op67_read_state1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_predicate_op67_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rxEng_tupleBuffer_read <= ap_const_logic_1;
        else 
            rxEng_tupleBuffer_read <= ap_const_logic_0;
        end if; 
    end process;


    sLookup2rxEng_rsp_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, sLookup2rxEng_rsp_empty_n, ap_predicate_op102_read_state1, ap_done_reg, ap_block_pp0_stage0)
    begin
        if (((ap_done_reg = ap_const_logic_0) and (ap_predicate_op102_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            sLookup2rxEng_rsp_blk_n <= sLookup2rxEng_rsp_empty_n;
        else 
            sLookup2rxEng_rsp_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    sLookup2rxEng_rsp_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op102_read_state1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_predicate_op102_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            sLookup2rxEng_rsp_read <= ap_const_logic_1;
        else 
            sLookup2rxEng_rsp_read <= ap_const_logic_0;
        end if; 
    end process;

    seq_V_fu_746_p2 <= std_logic_vector(unsigned(ret_V_reg_994) + unsigned(ap_const_lv32_1));
    tmp_264_fu_303_p3 <= rxEng_metaDataFifo_dout(103 downto 103);
    tmp_266_fu_339_p3 <= rxEng_metaDataFifo_dout(101 downto 101);
    tmp_267_fu_347_p3 <= rxEng_metaDataFifo_dout(102 downto 102);
    tmp_381_i_nbreadreq_fu_196_p3 <= (0=>(portTable2rxEng_check_rsp_empty_n), others=>'-');
    tmp_382_i_nbreadreq_fu_204_p3 <= (0=>(rxEng_tupleBuffer_empty_n), others=>'-');
    tmp_386_i_fu_459_p4 <= rxEng_tupleBuffer_dout(31 downto 24);
    tmp_387_i_fu_469_p4 <= rxEng_tupleBuffer_dout(23 downto 16);
    tmp_388_i_fu_479_p4 <= rxEng_tupleBuffer_dout(15 downto 8);
    tmp_390_i_fu_511_p4 <= rxEng_tupleBuffer_dout(95 downto 88);
    tmp_391_i_fu_521_p4 <= rxEng_tupleBuffer_dout(87 downto 80);
    tmp_392_i_fu_545_p4 <= rxEng_tupleBuffer_dout(79 downto 72);
    tmp_393_i_fu_555_p4 <= rxEng_tupleBuffer_dout(71 downto 64);
    tmp_48_fu_803_p4 <= or_ln174_fu_777_p2(111 downto 96);
    tmp_50_fu_689_p4 <= or_ln174_48_fu_673_p2(81 downto 64);
    tmp_51_fu_699_p4 <= or_ln174_48_fu_673_p2(111 downto 96);
    tmp_66_fu_751_p4 <= seq_V_fu_746_p2(31 downto 16);
    tmp_68_fu_783_p4 <= or_ln174_fu_777_p2(47 downto 32);
    tmp_70_fu_649_p4 <= ret_V_reg_994(31 downto 16);
    tmp_72_fu_679_p4 <= or_ln174_48_fu_673_p2(47 downto 32);
    tmp_i_334_nbreadreq_fu_230_p3 <= (0=>(sLookup2rxEng_rsp_empty_n), others=>'-');
    tmp_i_nbreadreq_fu_188_p3 <= (0=>(rxEng_metaDataFifo_empty_n), others=>'-');
    tmp_s_fu_793_p4 <= or_ln174_fu_777_p2(81 downto 64);
    trunc_ln145_fu_625_p1 <= sLookup2rxEng_rsp_dout(16 - 1 downto 0);
    trunc_ln174_6_fu_658_p1 <= ret_V_reg_994(16 - 1 downto 0);
    trunc_ln174_fu_761_p1 <= seq_V_fu_746_p2(16 - 1 downto 0);
    trunc_ln674_fu_489_p1 <= rxEng_tupleBuffer_dout(8 - 1 downto 0);
    tuple_srcIp_V_fu_445_p1 <= rxEng_tupleBuffer_dout(32 - 1 downto 0);
    xor_ln907_fu_607_p2 <= (or_ln907_fu_601_p2 xor ap_const_lv1_1);
    xor_ln923_fu_936_p2 <= (tmp_reg_1019 xor ap_const_lv1_1);
    zext_ln1541_fu_585_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(rhs_V_fu_321_p4),32));
    zext_ln174_34_fu_729_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln174_49_fu_723_p2),85));
    zext_ln174_fu_833_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln174_47_fu_827_p2),85));
end behav;
