$date
	Thu Oct 29 12:03:32 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module flipflopD_tb $end
$var wire 1 ! Q $end
$var reg 1 " D $end
$var reg 1 # clk $end
$var reg 1 $ enable $end
$var reg 1 % reset $end
$scope module f1 $end
$var wire 1 " D $end
$var wire 1 # clk $end
$var wire 1 $ enable $end
$var wire 1 % reset $end
$var reg 1 ! Q $end
$scope begin flipflopD1bit $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1%
1$
0#
1"
x!
$end
#10
0!
1#
#20
0#
#30
0"
1#
#40
0#
#50
1!
0%
1#
#60
1"
0#
#70
0!
1#
#80
0#
#90
1!
0"
1#
