|ifv
CLOCK_27 => ~NO_FANOUT~
CLOCK_50 => clk_vga.CLK
CLOCK_50 => pll5025:CLK5025.inclk0
EXT_CLOCK => ~NO_FANOUT~
KEY[0] => ~NO_FANOUT~
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
SW[0] => hook:IFM.reset
SW[1] => ~NO_FANOUT~
SW[2] => vga_mod:VGA.ce
SW[3] => vga_mod:VGA.switch
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
SW[10] => ~NO_FANOUT~
SW[11] => ~NO_FANOUT~
SW[12] => ~NO_FANOUT~
SW[13] => ~NO_FANOUT~
SW[14] => ~NO_FANOUT~
SW[15] => ~NO_FANOUT~
SW[16] => ~NO_FANOUT~
SW[17] => ~NO_FANOUT~
HEX0[0] <= <VCC>
HEX0[1] <= <VCC>
HEX0[2] <= <VCC>
HEX0[3] <= <GND>
HEX0[4] <= <GND>
HEX0[5] <= <GND>
HEX0[6] <= <GND>
HEX1[0] <= <GND>
HEX1[1] <= <VCC>
HEX1[2] <= <VCC>
HEX1[3] <= <GND>
HEX1[4] <= <GND>
HEX1[5] <= <GND>
HEX1[6] <= <GND>
HEX2[0] <= <GND>
HEX2[1] <= <VCC>
HEX2[2] <= <GND>
HEX2[3] <= <GND>
HEX2[4] <= <VCC>
HEX2[5] <= <GND>
HEX2[6] <= <GND>
HEX3[0] <= <GND>
HEX3[1] <= <GND>
HEX3[2] <= <GND>
HEX3[3] <= <VCC>
HEX3[4] <= <GND>
HEX3[5] <= <GND>
HEX3[6] <= <GND>
HEX4[0] <= <VCC>
HEX4[1] <= <GND>
HEX4[2] <= <GND>
HEX4[3] <= <VCC>
HEX4[4] <= <VCC>
HEX4[5] <= <VCC>
HEX4[6] <= <VCC>
HEX5[0] <= <VCC>
HEX5[1] <= <VCC>
HEX5[2] <= <VCC>
HEX5[3] <= <GND>
HEX5[4] <= <GND>
HEX5[5] <= <GND>
HEX5[6] <= <VCC>
HEX6[0] <= <VCC>
HEX6[1] <= <GND>
HEX6[2] <= <GND>
HEX6[3] <= <GND>
HEX6[4] <= <GND>
HEX6[5] <= <GND>
HEX6[6] <= <VCC>
HEX7[0] <= <VCC>
HEX7[1] <= <GND>
HEX7[2] <= <GND>
HEX7[3] <= <GND>
HEX7[4] <= <GND>
HEX7[5] <= <VCC>
HEX7[6] <= <VCC>
LEDG[0] <= <GND>
LEDG[1] <= <GND>
LEDG[2] <= <GND>
LEDG[3] <= <GND>
LEDG[4] <= <GND>
LEDG[5] <= <GND>
LEDG[6] <= <GND>
LEDG[7] <= <GND>
LEDG[8] <= <GND>
LEDR[0] <= <GND>
LEDR[1] <= <GND>
LEDR[2] <= <GND>
LEDR[3] <= <GND>
LEDR[4] <= <GND>
LEDR[5] <= <GND>
LEDR[6] <= <GND>
LEDR[7] <= <GND>
LEDR[8] <= <GND>
LEDR[9] <= <GND>
LEDR[10] <= <GND>
LEDR[11] <= <GND>
LEDR[12] <= <GND>
LEDR[13] <= <GND>
LEDR[14] <= <GND>
LEDR[15] <= <GND>
LEDR[16] <= <GND>
LEDR[17] <= <GND>
UART_TXD <= <GND>
UART_RXD => ~NO_FANOUT~
IRDA_RXD => ~NO_FANOUT~
DRAM_DQ[0] <= nios:NIOS.zs_dq_to_and_from_the_sdram[0]
DRAM_DQ[0] <= DRAM_DQ[0]~0
DRAM_DQ[1] <= nios:NIOS.zs_dq_to_and_from_the_sdram[1]
DRAM_DQ[1] <= DRAM_DQ[1]~1
DRAM_DQ[2] <= nios:NIOS.zs_dq_to_and_from_the_sdram[2]
DRAM_DQ[2] <= DRAM_DQ[2]~2
DRAM_DQ[3] <= nios:NIOS.zs_dq_to_and_from_the_sdram[3]
DRAM_DQ[3] <= DRAM_DQ[3]~3
DRAM_DQ[4] <= nios:NIOS.zs_dq_to_and_from_the_sdram[4]
DRAM_DQ[4] <= DRAM_DQ[4]~4
DRAM_DQ[5] <= nios:NIOS.zs_dq_to_and_from_the_sdram[5]
DRAM_DQ[5] <= DRAM_DQ[5]~5
DRAM_DQ[6] <= nios:NIOS.zs_dq_to_and_from_the_sdram[6]
DRAM_DQ[6] <= DRAM_DQ[6]~6
DRAM_DQ[7] <= nios:NIOS.zs_dq_to_and_from_the_sdram[7]
DRAM_DQ[7] <= DRAM_DQ[7]~7
DRAM_DQ[8] <= nios:NIOS.zs_dq_to_and_from_the_sdram[8]
DRAM_DQ[8] <= DRAM_DQ[8]~8
DRAM_DQ[9] <= nios:NIOS.zs_dq_to_and_from_the_sdram[9]
DRAM_DQ[9] <= DRAM_DQ[9]~9
DRAM_DQ[10] <= nios:NIOS.zs_dq_to_and_from_the_sdram[10]
DRAM_DQ[10] <= DRAM_DQ[10]~10
DRAM_DQ[11] <= nios:NIOS.zs_dq_to_and_from_the_sdram[11]
DRAM_DQ[11] <= DRAM_DQ[11]~11
DRAM_DQ[12] <= nios:NIOS.zs_dq_to_and_from_the_sdram[12]
DRAM_DQ[12] <= DRAM_DQ[12]~12
DRAM_DQ[13] <= nios:NIOS.zs_dq_to_and_from_the_sdram[13]
DRAM_DQ[13] <= DRAM_DQ[13]~13
DRAM_DQ[14] <= nios:NIOS.zs_dq_to_and_from_the_sdram[14]
DRAM_DQ[14] <= DRAM_DQ[14]~14
DRAM_DQ[15] <= nios:NIOS.zs_dq_to_and_from_the_sdram[15]
DRAM_DQ[15] <= DRAM_DQ[15]~16
DRAM_ADDR[0] <= nios:NIOS.zs_addr_from_the_sdram[0]
DRAM_ADDR[1] <= nios:NIOS.zs_addr_from_the_sdram[1]
DRAM_ADDR[2] <= nios:NIOS.zs_addr_from_the_sdram[2]
DRAM_ADDR[3] <= nios:NIOS.zs_addr_from_the_sdram[3]
DRAM_ADDR[4] <= nios:NIOS.zs_addr_from_the_sdram[4]
DRAM_ADDR[5] <= nios:NIOS.zs_addr_from_the_sdram[5]
DRAM_ADDR[6] <= nios:NIOS.zs_addr_from_the_sdram[6]
DRAM_ADDR[7] <= nios:NIOS.zs_addr_from_the_sdram[7]
DRAM_ADDR[8] <= nios:NIOS.zs_addr_from_the_sdram[8]
DRAM_ADDR[9] <= nios:NIOS.zs_addr_from_the_sdram[9]
DRAM_ADDR[10] <= nios:NIOS.zs_addr_from_the_sdram[10]
DRAM_ADDR[11] <= nios:NIOS.zs_addr_from_the_sdram[11]
DRAM_LDQM <= nios:NIOS.zs_dqm_from_the_sdram[0]
DRAM_UDQM <= nios:NIOS.zs_dqm_from_the_sdram[1]
DRAM_WE_N <= nios:NIOS.zs_we_n_from_the_sdram
DRAM_CAS_N <= nios:NIOS.zs_cas_n_from_the_sdram
DRAM_RAS_N <= nios:NIOS.zs_ras_n_from_the_sdram
DRAM_CS_N <= nios:NIOS.zs_cs_n_from_the_sdram
DRAM_BA_0 <= nios:NIOS.zs_ba_from_the_sdram[0]
DRAM_BA_1 <= nios:NIOS.zs_ba_from_the_sdram[1]
DRAM_CLK <= pll5025:CLK5025.c2
DRAM_CKE <= nios:NIOS.zs_cke_from_the_sdram
FL_DQ[0] <= FL_DQ[0]~0
FL_DQ[1] <= FL_DQ[1]~1
FL_DQ[2] <= FL_DQ[2]~2
FL_DQ[3] <= FL_DQ[3]~3
FL_DQ[4] <= FL_DQ[4]~4
FL_DQ[5] <= FL_DQ[5]~5
FL_DQ[6] <= FL_DQ[6]~6
FL_DQ[7] <= FL_DQ[7]~7
FL_ADDR[0] <= <GND>
FL_ADDR[1] <= <GND>
FL_ADDR[2] <= <GND>
FL_ADDR[3] <= <GND>
FL_ADDR[4] <= <GND>
FL_ADDR[5] <= <GND>
FL_ADDR[6] <= <GND>
FL_ADDR[7] <= <GND>
FL_ADDR[8] <= <GND>
FL_ADDR[9] <= <GND>
FL_ADDR[10] <= <GND>
FL_ADDR[11] <= <GND>
FL_ADDR[12] <= <GND>
FL_ADDR[13] <= <GND>
FL_ADDR[14] <= <GND>
FL_ADDR[15] <= <GND>
FL_ADDR[16] <= <GND>
FL_ADDR[17] <= <GND>
FL_ADDR[18] <= <GND>
FL_ADDR[19] <= <GND>
FL_ADDR[20] <= <GND>
FL_ADDR[21] <= <GND>
FL_WE_N <= <VCC>
FL_RST_N <= <GND>
FL_OE_N <= <VCC>
FL_CE_N <= <VCC>
SRAM_DQ[0] <= sram:SRAM.sram_data[0]
SRAM_DQ[1] <= sram:SRAM.sram_data[1]
SRAM_DQ[2] <= sram:SRAM.sram_data[2]
SRAM_DQ[3] <= sram:SRAM.sram_data[3]
SRAM_DQ[4] <= sram:SRAM.sram_data[4]
SRAM_DQ[5] <= sram:SRAM.sram_data[5]
SRAM_DQ[6] <= sram:SRAM.sram_data[6]
SRAM_DQ[7] <= sram:SRAM.sram_data[7]
SRAM_DQ[8] <= sram:SRAM.sram_data[8]
SRAM_DQ[9] <= sram:SRAM.sram_data[9]
SRAM_DQ[10] <= sram:SRAM.sram_data[10]
SRAM_DQ[11] <= sram:SRAM.sram_data[11]
SRAM_DQ[12] <= sram:SRAM.sram_data[12]
SRAM_DQ[13] <= sram:SRAM.sram_data[13]
SRAM_DQ[14] <= sram:SRAM.sram_data[14]
SRAM_DQ[15] <= sram:SRAM.sram_data[15]
SRAM_ADDR[0] <= sram:SRAM.sram_addr[0]
SRAM_ADDR[1] <= sram:SRAM.sram_addr[1]
SRAM_ADDR[2] <= sram:SRAM.sram_addr[2]
SRAM_ADDR[3] <= sram:SRAM.sram_addr[3]
SRAM_ADDR[4] <= sram:SRAM.sram_addr[4]
SRAM_ADDR[5] <= sram:SRAM.sram_addr[5]
SRAM_ADDR[6] <= sram:SRAM.sram_addr[6]
SRAM_ADDR[7] <= sram:SRAM.sram_addr[7]
SRAM_ADDR[8] <= sram:SRAM.sram_addr[8]
SRAM_ADDR[9] <= sram:SRAM.sram_addr[9]
SRAM_ADDR[10] <= sram:SRAM.sram_addr[10]
SRAM_ADDR[11] <= sram:SRAM.sram_addr[11]
SRAM_ADDR[12] <= sram:SRAM.sram_addr[12]
SRAM_ADDR[13] <= sram:SRAM.sram_addr[13]
SRAM_ADDR[14] <= sram:SRAM.sram_addr[14]
SRAM_ADDR[15] <= sram:SRAM.sram_addr[15]
SRAM_ADDR[16] <= sram:SRAM.sram_addr[16]
SRAM_ADDR[17] <= sram:SRAM.sram_addr[17]
SRAM_UB_N <= sram:SRAM.sram_ub_n
SRAM_LB_N <= sram:SRAM.sram_lb_n
SRAM_WE_N <= sram:SRAM.sram_we_n
SRAM_CE_N <= sram:SRAM.sram_ce_n
SRAM_OE_N <= sram:SRAM.sram_oe_n
OTG_DATA[0] <= OTG_DATA[0]~0
OTG_DATA[1] <= OTG_DATA[1]~1
OTG_DATA[2] <= OTG_DATA[2]~2
OTG_DATA[3] <= OTG_DATA[3]~3
OTG_DATA[4] <= OTG_DATA[4]~4
OTG_DATA[5] <= OTG_DATA[5]~5
OTG_DATA[6] <= OTG_DATA[6]~6
OTG_DATA[7] <= OTG_DATA[7]~7
OTG_DATA[8] <= OTG_DATA[8]~8
OTG_DATA[9] <= OTG_DATA[9]~9
OTG_DATA[10] <= OTG_DATA[10]~10
OTG_DATA[11] <= OTG_DATA[11]~11
OTG_DATA[12] <= OTG_DATA[12]~12
OTG_DATA[13] <= OTG_DATA[13]~13
OTG_DATA[14] <= OTG_DATA[14]~14
OTG_DATA[15] <= OTG_DATA[15]~15
OTG_ADDR[0] <= <GND>
OTG_ADDR[1] <= <GND>
OTG_CS_N <= <VCC>
OTG_RD_N <= <VCC>
OTG_WR_N <= <VCC>
OTG_RST_N <= <VCC>
OTG_FSPEED <= <VCC>
OTG_LSPEED <= <VCC>
OTG_INT0 => ~NO_FANOUT~
OTG_INT1 => ~NO_FANOUT~
OTG_DREQ0 => ~NO_FANOUT~
OTG_DREQ1 => ~NO_FANOUT~
OTG_DACK0_N <= <VCC>
OTG_DACK1_N <= <VCC>
LCD_ON <= <VCC>
LCD_BLON <= <VCC>
LCD_RW <= <VCC>
LCD_EN <= <GND>
LCD_RS <= <GND>
LCD_DATA[0] <= LCD_DATA[0]~0
LCD_DATA[1] <= LCD_DATA[1]~1
LCD_DATA[2] <= LCD_DATA[2]~2
LCD_DATA[3] <= LCD_DATA[3]~3
LCD_DATA[4] <= LCD_DATA[4]~4
LCD_DATA[5] <= LCD_DATA[5]~5
LCD_DATA[6] <= LCD_DATA[6]~6
LCD_DATA[7] <= LCD_DATA[7]~7
SD_DAT <= SD_DAT~0
SD_DAT3 <= <VCC>
SD_CMD <= <VCC>
SD_CLK <= <VCC>
TDI => ~NO_FANOUT~
TCK => ~NO_FANOUT~
TCS => ~NO_FANOUT~
TDO <= <GND>
I2C_SDAT <= I2C_SDAT~0
I2C_SCLK <= <VCC>
PS2_DAT => ~NO_FANOUT~
PS2_CLK => ~NO_FANOUT~
VGA_CLK <= vga_mod:VGA.VGA_CLK
VGA_HS <= vga_mod:VGA.VGA_HS
VGA_VS <= vga_mod:VGA.VGA_VS
VGA_BLANK <= vga_mod:VGA.VGA_BLANK
VGA_SYNC <= vga_mod:VGA.VGA_SYNC
VGA_R[0] <= vga_mod:VGA.VGA_R[0]
VGA_R[1] <= vga_mod:VGA.VGA_R[1]
VGA_R[2] <= vga_mod:VGA.VGA_R[2]
VGA_R[3] <= vga_mod:VGA.VGA_R[3]
VGA_R[4] <= vga_mod:VGA.VGA_R[4]
VGA_R[5] <= vga_mod:VGA.VGA_R[5]
VGA_R[6] <= vga_mod:VGA.VGA_R[6]
VGA_R[7] <= vga_mod:VGA.VGA_R[7]
VGA_R[8] <= vga_mod:VGA.VGA_R[8]
VGA_R[9] <= vga_mod:VGA.VGA_R[9]
VGA_G[0] <= vga_mod:VGA.VGA_G[0]
VGA_G[1] <= vga_mod:VGA.VGA_G[1]
VGA_G[2] <= vga_mod:VGA.VGA_G[2]
VGA_G[3] <= vga_mod:VGA.VGA_G[3]
VGA_G[4] <= vga_mod:VGA.VGA_G[4]
VGA_G[5] <= vga_mod:VGA.VGA_G[5]
VGA_G[6] <= vga_mod:VGA.VGA_G[6]
VGA_G[7] <= vga_mod:VGA.VGA_G[7]
VGA_G[8] <= vga_mod:VGA.VGA_G[8]
VGA_G[9] <= vga_mod:VGA.VGA_G[9]
VGA_B[0] <= vga_mod:VGA.VGA_B[0]
VGA_B[1] <= vga_mod:VGA.VGA_B[1]
VGA_B[2] <= vga_mod:VGA.VGA_B[2]
VGA_B[3] <= vga_mod:VGA.VGA_B[3]
VGA_B[4] <= vga_mod:VGA.VGA_B[4]
VGA_B[5] <= vga_mod:VGA.VGA_B[5]
VGA_B[6] <= vga_mod:VGA.VGA_B[6]
VGA_B[7] <= vga_mod:VGA.VGA_B[7]
VGA_B[8] <= vga_mod:VGA.VGA_B[8]
VGA_B[9] <= vga_mod:VGA.VGA_B[9]
ENET_DATA[0] <= ENET_DATA[0]~0
ENET_DATA[1] <= ENET_DATA[1]~1
ENET_DATA[2] <= ENET_DATA[2]~2
ENET_DATA[3] <= ENET_DATA[3]~3
ENET_DATA[4] <= ENET_DATA[4]~4
ENET_DATA[5] <= ENET_DATA[5]~5
ENET_DATA[6] <= ENET_DATA[6]~6
ENET_DATA[7] <= ENET_DATA[7]~7
ENET_DATA[8] <= ENET_DATA[8]~8
ENET_DATA[9] <= ENET_DATA[9]~9
ENET_DATA[10] <= ENET_DATA[10]~10
ENET_DATA[11] <= ENET_DATA[11]~11
ENET_DATA[12] <= ENET_DATA[12]~12
ENET_DATA[13] <= ENET_DATA[13]~13
ENET_DATA[14] <= ENET_DATA[14]~14
ENET_DATA[15] <= ENET_DATA[15]~15
ENET_CMD <= <GND>
ENET_CS_N <= <VCC>
ENET_WR_N <= <VCC>
ENET_RD_N <= <VCC>
ENET_RST_N <= <VCC>
ENET_CLK <= <GND>
ENET_INT => ~NO_FANOUT~
AUD_ADCLRCK <= AUD_ADCLRCK~0
AUD_ADCDAT => ~NO_FANOUT~
AUD_DACLRCK <= AUD_DACLRCK~0
AUD_DACDAT <= <VCC>
AUD_BCLK <= AUD_BCLK~0
AUD_XCK <= <VCC>
TD_DATA[0] => ~NO_FANOUT~
TD_DATA[1] => ~NO_FANOUT~
TD_DATA[2] => ~NO_FANOUT~
TD_DATA[3] => ~NO_FANOUT~
TD_DATA[4] => ~NO_FANOUT~
TD_DATA[5] => ~NO_FANOUT~
TD_DATA[6] => ~NO_FANOUT~
TD_DATA[7] => ~NO_FANOUT~
TD_HS => ~NO_FANOUT~
TD_VS => ~NO_FANOUT~
TD_RESET <= <GND>
GPIO_0[0] <= GPIO_0[0]~0
GPIO_0[1] <= GPIO_0[1]~1
GPIO_0[2] <= GPIO_0[2]~2
GPIO_0[3] <= GPIO_0[3]~3
GPIO_0[4] <= GPIO_0[4]~4
GPIO_0[5] <= GPIO_0[5]~5
GPIO_0[6] <= GPIO_0[6]~6
GPIO_0[7] <= GPIO_0[7]~7
GPIO_0[8] <= GPIO_0[8]~8
GPIO_0[9] <= GPIO_0[9]~9
GPIO_0[10] <= GPIO_0[10]~10
GPIO_0[11] <= GPIO_0[11]~11
GPIO_0[12] <= GPIO_0[12]~12
GPIO_0[13] <= GPIO_0[13]~13
GPIO_0[14] <= GPIO_0[14]~14
GPIO_0[15] <= GPIO_0[15]~15
GPIO_0[16] <= GPIO_0[16]~16
GPIO_0[17] <= GPIO_0[17]~17
GPIO_0[18] <= GPIO_0[18]~18
GPIO_0[19] <= GPIO_0[19]~19
GPIO_0[20] <= GPIO_0[20]~20
GPIO_0[21] <= GPIO_0[21]~21
GPIO_0[22] <= GPIO_0[22]~22
GPIO_0[23] <= GPIO_0[23]~23
GPIO_0[24] <= GPIO_0[24]~24
GPIO_0[25] <= GPIO_0[25]~25
GPIO_0[26] <= GPIO_0[26]~26
GPIO_0[27] <= GPIO_0[27]~27
GPIO_0[28] <= GPIO_0[28]~28
GPIO_0[29] <= GPIO_0[29]~29
GPIO_0[30] <= GPIO_0[30]~30
GPIO_0[31] <= GPIO_0[31]~31
GPIO_0[32] <= GPIO_0[32]~32
GPIO_0[33] <= GPIO_0[33]~33
GPIO_0[34] <= GPIO_0[34]~34
GPIO_0[35] <= GPIO_0[35]~35
GPIO_1[0] <= GPIO_1[0]~21
GPIO_1[1] <= GPIO_1[1]~20
GPIO_1[2] <= GPIO_1[2]~19
GPIO_1[3] <= GPIO_1[3]~18
GPIO_1[4] <= GPIO_1[4]~17
GPIO_1[5] <= GPIO_1[5]~16
GPIO_1[6] <= GPIO_1[6]~15
GPIO_1[7] <= GPIO_1[7]~14
GPIO_1[8] <= GPIO_1[8]~13
GPIO_1[9] <= GPIO_1[9]~12
GPIO_1[10] <= GPIO_1[10]~11
GPIO_1[11] <= GPIO_1[11]~10
GPIO_1[12] <= GPIO_1[12]~9
GPIO_1[13] <= GPIO_1[13]~8
GPIO_1[14] <= GPIO_1[14]~7
GPIO_1[15] <= GPIO_1[15]~6
GPIO_1[16] <= GPIO_1[16]~5
GPIO_1[17] <= GPIO_1[17]~4
GPIO_1[18] <= GPIO_1[18]~3
GPIO_1[19] <= GPIO_1[19]~2
GPIO_1[20] <= GPIO_1[20]~1
GPIO_1[21] <= GPIO_1[21]~0
GPIO_1[22] <= GPIO_1[22]~22
GPIO_1[23] <= GPIO_1[23]~23
GPIO_1[24] <= GPIO_1[24]~24
GPIO_1[25] <= GPIO_1[25]~25
GPIO_1[26] <= GPIO_1[26]~26
GPIO_1[27] <= GPIO_1[27]~27
GPIO_1[28] <= GPIO_1[28]~28
GPIO_1[29] <= GPIO_1[29]~29
GPIO_1[30] <= GPIO_1[30]~30
GPIO_1[31] <= GPIO_1[31]~31
GPIO_1[32] <= GPIO_1[32]~32
GPIO_1[33] <= GPIO_1[33]~33
GPIO_1[34] <= GPIO_1[34]~34
GPIO_1[35] <= GPIO_1[35]~35


|ifv|pll5025:CLK5025
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]
c1 <= altpll:altpll_component.clk[1]
c2 <= altpll:altpll_component.clk[2]


|ifv|pll5025:CLK5025|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <= <GND>
clk[0] <= clk[0]~2.DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1]~1.DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2]~0.DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1~0.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>


|ifv|hook:IFM
clk50 => ifmunitd:ifm.clk50
clk25 => ifmunitd:ifm.clk25
clk25 => window_gen:gen.clk
reset => ifmunitd:ifm.reset
reset => window_gen:gen.reset
a_min[0] => window_gen:gen.a_min[0]
a_min[1] => window_gen:gen.a_min[1]
a_min[2] => window_gen:gen.a_min[2]
a_min[3] => window_gen:gen.a_min[3]
a_min[4] => window_gen:gen.a_min[4]
a_min[5] => window_gen:gen.a_min[5]
a_min[6] => window_gen:gen.a_min[6]
a_min[7] => window_gen:gen.a_min[7]
a_min[8] => window_gen:gen.a_min[8]
a_min[9] => window_gen:gen.a_min[9]
a_min[10] => window_gen:gen.a_min[10]
a_min[11] => window_gen:gen.a_min[11]
a_min[12] => window_gen:gen.a_min[12]
a_min[13] => window_gen:gen.a_min[13]
a_min[14] => window_gen:gen.a_min[14]
a_min[15] => window_gen:gen.a_min[15]
a_min[16] => window_gen:gen.a_min[16]
a_min[17] => window_gen:gen.a_min[17]
a_min[18] => window_gen:gen.a_min[18]
a_min[19] => window_gen:gen.a_min[19]
a_min[20] => window_gen:gen.a_min[20]
a_min[21] => window_gen:gen.a_min[21]
a_min[22] => window_gen:gen.a_min[22]
a_min[23] => window_gen:gen.a_min[23]
a_min[24] => window_gen:gen.a_min[24]
a_min[25] => window_gen:gen.a_min[25]
a_min[26] => window_gen:gen.a_min[26]
a_min[27] => window_gen:gen.a_min[27]
a_min[28] => window_gen:gen.a_min[28]
a_min[29] => window_gen:gen.a_min[29]
a_min[30] => window_gen:gen.a_min[30]
a_min[31] => window_gen:gen.a_min[31]
a_min[32] => window_gen:gen.a_min[32]
a_min[33] => window_gen:gen.a_min[33]
a_min[34] => window_gen:gen.a_min[34]
a_min[35] => window_gen:gen.a_min[35]
a_diff[0] => window_gen:gen.a_diff[0]
a_diff[1] => window_gen:gen.a_diff[1]
a_diff[2] => window_gen:gen.a_diff[2]
a_diff[3] => window_gen:gen.a_diff[3]
a_diff[4] => window_gen:gen.a_diff[4]
a_diff[5] => window_gen:gen.a_diff[5]
a_diff[6] => window_gen:gen.a_diff[6]
a_diff[7] => window_gen:gen.a_diff[7]
a_diff[8] => window_gen:gen.a_diff[8]
a_diff[9] => window_gen:gen.a_diff[9]
a_diff[10] => window_gen:gen.a_diff[10]
a_diff[11] => window_gen:gen.a_diff[11]
a_diff[12] => window_gen:gen.a_diff[12]
a_diff[13] => window_gen:gen.a_diff[13]
a_diff[14] => window_gen:gen.a_diff[14]
a_diff[15] => window_gen:gen.a_diff[15]
a_diff[16] => window_gen:gen.a_diff[16]
a_diff[17] => window_gen:gen.a_diff[17]
a_diff[18] => window_gen:gen.a_diff[18]
a_diff[19] => window_gen:gen.a_diff[19]
a_diff[20] => window_gen:gen.a_diff[20]
a_diff[21] => window_gen:gen.a_diff[21]
a_diff[22] => window_gen:gen.a_diff[22]
a_diff[23] => window_gen:gen.a_diff[23]
a_diff[24] => window_gen:gen.a_diff[24]
a_diff[25] => window_gen:gen.a_diff[25]
a_diff[26] => window_gen:gen.a_diff[26]
a_diff[27] => window_gen:gen.a_diff[27]
a_diff[28] => window_gen:gen.a_diff[28]
a_diff[29] => window_gen:gen.a_diff[29]
a_diff[30] => window_gen:gen.a_diff[30]
a_diff[31] => window_gen:gen.a_diff[31]
a_diff[32] => window_gen:gen.a_diff[32]
a_diff[33] => window_gen:gen.a_diff[33]
a_diff[34] => window_gen:gen.a_diff[34]
a_diff[35] => window_gen:gen.a_diff[35]
a_leap[0] => window_gen:gen.a_leap[0]
a_leap[1] => window_gen:gen.a_leap[1]
a_leap[2] => window_gen:gen.a_leap[2]
a_leap[3] => window_gen:gen.a_leap[3]
a_leap[4] => window_gen:gen.a_leap[4]
a_leap[5] => window_gen:gen.a_leap[5]
a_leap[6] => window_gen:gen.a_leap[6]
a_leap[7] => window_gen:gen.a_leap[7]
a_leap[8] => window_gen:gen.a_leap[8]
a_leap[9] => window_gen:gen.a_leap[9]
b_min[0] => window_gen:gen.b_min[0]
b_min[1] => window_gen:gen.b_min[1]
b_min[2] => window_gen:gen.b_min[2]
b_min[3] => window_gen:gen.b_min[3]
b_min[4] => window_gen:gen.b_min[4]
b_min[5] => window_gen:gen.b_min[5]
b_min[6] => window_gen:gen.b_min[6]
b_min[7] => window_gen:gen.b_min[7]
b_min[8] => window_gen:gen.b_min[8]
b_min[9] => window_gen:gen.b_min[9]
b_min[10] => window_gen:gen.b_min[10]
b_min[11] => window_gen:gen.b_min[11]
b_min[12] => window_gen:gen.b_min[12]
b_min[13] => window_gen:gen.b_min[13]
b_min[14] => window_gen:gen.b_min[14]
b_min[15] => window_gen:gen.b_min[15]
b_min[16] => window_gen:gen.b_min[16]
b_min[17] => window_gen:gen.b_min[17]
b_min[18] => window_gen:gen.b_min[18]
b_min[19] => window_gen:gen.b_min[19]
b_min[20] => window_gen:gen.b_min[20]
b_min[21] => window_gen:gen.b_min[21]
b_min[22] => window_gen:gen.b_min[22]
b_min[23] => window_gen:gen.b_min[23]
b_min[24] => window_gen:gen.b_min[24]
b_min[25] => window_gen:gen.b_min[25]
b_min[26] => window_gen:gen.b_min[26]
b_min[27] => window_gen:gen.b_min[27]
b_min[28] => window_gen:gen.b_min[28]
b_min[29] => window_gen:gen.b_min[29]
b_min[30] => window_gen:gen.b_min[30]
b_min[31] => window_gen:gen.b_min[31]
b_min[32] => window_gen:gen.b_min[32]
b_min[33] => window_gen:gen.b_min[33]
b_min[34] => window_gen:gen.b_min[34]
b_min[35] => window_gen:gen.b_min[35]
b_diff[0] => window_gen:gen.b_diff[0]
b_diff[1] => window_gen:gen.b_diff[1]
b_diff[2] => window_gen:gen.b_diff[2]
b_diff[3] => window_gen:gen.b_diff[3]
b_diff[4] => window_gen:gen.b_diff[4]
b_diff[5] => window_gen:gen.b_diff[5]
b_diff[6] => window_gen:gen.b_diff[6]
b_diff[7] => window_gen:gen.b_diff[7]
b_diff[8] => window_gen:gen.b_diff[8]
b_diff[9] => window_gen:gen.b_diff[9]
b_diff[10] => window_gen:gen.b_diff[10]
b_diff[11] => window_gen:gen.b_diff[11]
b_diff[12] => window_gen:gen.b_diff[12]
b_diff[13] => window_gen:gen.b_diff[13]
b_diff[14] => window_gen:gen.b_diff[14]
b_diff[15] => window_gen:gen.b_diff[15]
b_diff[16] => window_gen:gen.b_diff[16]
b_diff[17] => window_gen:gen.b_diff[17]
b_diff[18] => window_gen:gen.b_diff[18]
b_diff[19] => window_gen:gen.b_diff[19]
b_diff[20] => window_gen:gen.b_diff[20]
b_diff[21] => window_gen:gen.b_diff[21]
b_diff[22] => window_gen:gen.b_diff[22]
b_diff[23] => window_gen:gen.b_diff[23]
b_diff[24] => window_gen:gen.b_diff[24]
b_diff[25] => window_gen:gen.b_diff[25]
b_diff[26] => window_gen:gen.b_diff[26]
b_diff[27] => window_gen:gen.b_diff[27]
b_diff[28] => window_gen:gen.b_diff[28]
b_diff[29] => window_gen:gen.b_diff[29]
b_diff[30] => window_gen:gen.b_diff[30]
b_diff[31] => window_gen:gen.b_diff[31]
b_diff[32] => window_gen:gen.b_diff[32]
b_diff[33] => window_gen:gen.b_diff[33]
b_diff[34] => window_gen:gen.b_diff[34]
b_diff[35] => window_gen:gen.b_diff[35]
b_leap[0] => window_gen:gen.b_leap[0]
b_leap[1] => window_gen:gen.b_leap[1]
b_leap[2] => window_gen:gen.b_leap[2]
b_leap[3] => window_gen:gen.b_leap[3]
b_leap[4] => window_gen:gen.b_leap[4]
b_leap[5] => window_gen:gen.b_leap[5]
b_leap[6] => window_gen:gen.b_leap[6]
b_leap[7] => window_gen:gen.b_leap[7]
b_leap[8] => window_gen:gen.b_leap[8]
b_leap[9] => window_gen:gen.b_leap[9]
cr[0] => ifmunitd:ifm.cr[0]
cr[1] => ifmunitd:ifm.cr[1]
cr[2] => ifmunitd:ifm.cr[2]
cr[3] => ifmunitd:ifm.cr[3]
cr[4] => ifmunitd:ifm.cr[4]
cr[5] => ifmunitd:ifm.cr[5]
cr[6] => ifmunitd:ifm.cr[6]
cr[7] => ifmunitd:ifm.cr[7]
cr[8] => ifmunitd:ifm.cr[8]
cr[9] => ifmunitd:ifm.cr[9]
cr[10] => ifmunitd:ifm.cr[10]
cr[11] => ifmunitd:ifm.cr[11]
cr[12] => ifmunitd:ifm.cr[12]
cr[13] => ifmunitd:ifm.cr[13]
cr[14] => ifmunitd:ifm.cr[14]
cr[15] => ifmunitd:ifm.cr[15]
cr[16] => ifmunitd:ifm.cr[16]
cr[17] => ifmunitd:ifm.cr[17]
cr[18] => ifmunitd:ifm.cr[18]
cr[19] => ifmunitd:ifm.cr[19]
cr[20] => ifmunitd:ifm.cr[20]
cr[21] => ifmunitd:ifm.cr[21]
cr[22] => ifmunitd:ifm.cr[22]
cr[23] => ifmunitd:ifm.cr[23]
cr[24] => ifmunitd:ifm.cr[24]
cr[25] => ifmunitd:ifm.cr[25]
cr[26] => ifmunitd:ifm.cr[26]
cr[27] => ifmunitd:ifm.cr[27]
cr[28] => ifmunitd:ifm.cr[28]
cr[29] => ifmunitd:ifm.cr[29]
cr[30] => ifmunitd:ifm.cr[30]
cr[31] => ifmunitd:ifm.cr[31]
cr[32] => ifmunitd:ifm.cr[32]
cr[33] => ifmunitd:ifm.cr[33]
cr[34] => ifmunitd:ifm.cr[34]
cr[35] => ifmunitd:ifm.cr[35]
ci[0] => ifmunitd:ifm.ci[0]
ci[1] => ifmunitd:ifm.ci[1]
ci[2] => ifmunitd:ifm.ci[2]
ci[3] => ifmunitd:ifm.ci[3]
ci[4] => ifmunitd:ifm.ci[4]
ci[5] => ifmunitd:ifm.ci[5]
ci[6] => ifmunitd:ifm.ci[6]
ci[7] => ifmunitd:ifm.ci[7]
ci[8] => ifmunitd:ifm.ci[8]
ci[9] => ifmunitd:ifm.ci[9]
ci[10] => ifmunitd:ifm.ci[10]
ci[11] => ifmunitd:ifm.ci[11]
ci[12] => ifmunitd:ifm.ci[12]
ci[13] => ifmunitd:ifm.ci[13]
ci[14] => ifmunitd:ifm.ci[14]
ci[15] => ifmunitd:ifm.ci[15]
ci[16] => ifmunitd:ifm.ci[16]
ci[17] => ifmunitd:ifm.ci[17]
ci[18] => ifmunitd:ifm.ci[18]
ci[19] => ifmunitd:ifm.ci[19]
ci[20] => ifmunitd:ifm.ci[20]
ci[21] => ifmunitd:ifm.ci[21]
ci[22] => ifmunitd:ifm.ci[22]
ci[23] => ifmunitd:ifm.ci[23]
ci[24] => ifmunitd:ifm.ci[24]
ci[25] => ifmunitd:ifm.ci[25]
ci[26] => ifmunitd:ifm.ci[26]
ci[27] => ifmunitd:ifm.ci[27]
ci[28] => ifmunitd:ifm.ci[28]
ci[29] => ifmunitd:ifm.ci[29]
ci[30] => ifmunitd:ifm.ci[30]
ci[31] => ifmunitd:ifm.ci[31]
ci[32] => ifmunitd:ifm.ci[32]
ci[33] => ifmunitd:ifm.ci[33]
ci[34] => ifmunitd:ifm.ci[34]
ci[35] => ifmunitd:ifm.ci[35]
xout[0] <= ifmunitd:ifm.xout[0]
xout[1] <= ifmunitd:ifm.xout[1]
xout[2] <= ifmunitd:ifm.xout[2]
xout[3] <= ifmunitd:ifm.xout[3]
xout[4] <= ifmunitd:ifm.xout[4]
xout[5] <= ifmunitd:ifm.xout[5]
xout[6] <= ifmunitd:ifm.xout[6]
xout[7] <= ifmunitd:ifm.xout[7]
xout[8] <= ifmunitd:ifm.xout[8]
xout[9] <= ifmunitd:ifm.xout[9]
yout[0] <= ifmunitd:ifm.yout[0]
yout[1] <= ifmunitd:ifm.yout[1]
yout[2] <= ifmunitd:ifm.yout[2]
yout[3] <= ifmunitd:ifm.yout[3]
yout[4] <= ifmunitd:ifm.yout[4]
yout[5] <= ifmunitd:ifm.yout[5]
yout[6] <= ifmunitd:ifm.yout[6]
yout[7] <= ifmunitd:ifm.yout[7]
yout[8] <= ifmunitd:ifm.yout[8]
count[0] <= ifmunitd:ifm.count[0]
count[1] <= ifmunitd:ifm.count[1]
count[2] <= ifmunitd:ifm.count[2]
count[3] <= ifmunitd:ifm.count[3]
count[4] <= ifmunitd:ifm.count[4]
count[5] <= ifmunitd:ifm.count[5]
count[6] <= ifmunitd:ifm.count[6]
count[7] <= ifmunitd:ifm.count[7]
we <= ifmunitd:ifm.we


|ifv|hook:IFM|window_gen:gen
clk => diff_counter:b_counter.clk
clk => diff_counter:a_counter.clk
next_val => diff_counter:a_counter.next_val
next_val => b_next.IN1
reset => diff_counter:b_counter.reset
reset => a_reset.IN1
a_min[0] => diff_counter:a_counter.v_min[0]
a_min[1] => diff_counter:a_counter.v_min[1]
a_min[2] => diff_counter:a_counter.v_min[2]
a_min[3] => diff_counter:a_counter.v_min[3]
a_min[4] => diff_counter:a_counter.v_min[4]
a_min[5] => diff_counter:a_counter.v_min[5]
a_min[6] => diff_counter:a_counter.v_min[6]
a_min[7] => diff_counter:a_counter.v_min[7]
a_min[8] => diff_counter:a_counter.v_min[8]
a_min[9] => diff_counter:a_counter.v_min[9]
a_min[10] => diff_counter:a_counter.v_min[10]
a_min[11] => diff_counter:a_counter.v_min[11]
a_min[12] => diff_counter:a_counter.v_min[12]
a_min[13] => diff_counter:a_counter.v_min[13]
a_min[14] => diff_counter:a_counter.v_min[14]
a_min[15] => diff_counter:a_counter.v_min[15]
a_min[16] => diff_counter:a_counter.v_min[16]
a_min[17] => diff_counter:a_counter.v_min[17]
a_min[18] => diff_counter:a_counter.v_min[18]
a_min[19] => diff_counter:a_counter.v_min[19]
a_min[20] => diff_counter:a_counter.v_min[20]
a_min[21] => diff_counter:a_counter.v_min[21]
a_min[22] => diff_counter:a_counter.v_min[22]
a_min[23] => diff_counter:a_counter.v_min[23]
a_min[24] => diff_counter:a_counter.v_min[24]
a_min[25] => diff_counter:a_counter.v_min[25]
a_min[26] => diff_counter:a_counter.v_min[26]
a_min[27] => diff_counter:a_counter.v_min[27]
a_min[28] => diff_counter:a_counter.v_min[28]
a_min[29] => diff_counter:a_counter.v_min[29]
a_min[30] => diff_counter:a_counter.v_min[30]
a_min[31] => diff_counter:a_counter.v_min[31]
a_min[32] => diff_counter:a_counter.v_min[32]
a_min[33] => diff_counter:a_counter.v_min[33]
a_min[34] => diff_counter:a_counter.v_min[34]
a_min[35] => diff_counter:a_counter.v_min[35]
a_diff[0] => diff_counter:a_counter.v_diff[0]
a_diff[1] => diff_counter:a_counter.v_diff[1]
a_diff[2] => diff_counter:a_counter.v_diff[2]
a_diff[3] => diff_counter:a_counter.v_diff[3]
a_diff[4] => diff_counter:a_counter.v_diff[4]
a_diff[5] => diff_counter:a_counter.v_diff[5]
a_diff[6] => diff_counter:a_counter.v_diff[6]
a_diff[7] => diff_counter:a_counter.v_diff[7]
a_diff[8] => diff_counter:a_counter.v_diff[8]
a_diff[9] => diff_counter:a_counter.v_diff[9]
a_diff[10] => diff_counter:a_counter.v_diff[10]
a_diff[11] => diff_counter:a_counter.v_diff[11]
a_diff[12] => diff_counter:a_counter.v_diff[12]
a_diff[13] => diff_counter:a_counter.v_diff[13]
a_diff[14] => diff_counter:a_counter.v_diff[14]
a_diff[15] => diff_counter:a_counter.v_diff[15]
a_diff[16] => diff_counter:a_counter.v_diff[16]
a_diff[17] => diff_counter:a_counter.v_diff[17]
a_diff[18] => diff_counter:a_counter.v_diff[18]
a_diff[19] => diff_counter:a_counter.v_diff[19]
a_diff[20] => diff_counter:a_counter.v_diff[20]
a_diff[21] => diff_counter:a_counter.v_diff[21]
a_diff[22] => diff_counter:a_counter.v_diff[22]
a_diff[23] => diff_counter:a_counter.v_diff[23]
a_diff[24] => diff_counter:a_counter.v_diff[24]
a_diff[25] => diff_counter:a_counter.v_diff[25]
a_diff[26] => diff_counter:a_counter.v_diff[26]
a_diff[27] => diff_counter:a_counter.v_diff[27]
a_diff[28] => diff_counter:a_counter.v_diff[28]
a_diff[29] => diff_counter:a_counter.v_diff[29]
a_diff[30] => diff_counter:a_counter.v_diff[30]
a_diff[31] => diff_counter:a_counter.v_diff[31]
a_diff[32] => diff_counter:a_counter.v_diff[32]
a_diff[33] => diff_counter:a_counter.v_diff[33]
a_diff[34] => diff_counter:a_counter.v_diff[34]
a_diff[35] => diff_counter:a_counter.v_diff[35]
a_leap[0] => diff_counter:a_counter.v_leap[0]
a_leap[1] => diff_counter:a_counter.v_leap[1]
a_leap[2] => diff_counter:a_counter.v_leap[2]
a_leap[3] => diff_counter:a_counter.v_leap[3]
a_leap[4] => diff_counter:a_counter.v_leap[4]
a_leap[5] => diff_counter:a_counter.v_leap[5]
a_leap[6] => diff_counter:a_counter.v_leap[6]
a_leap[7] => diff_counter:a_counter.v_leap[7]
a_leap[8] => diff_counter:a_counter.v_leap[8]
a_leap[9] => diff_counter:a_counter.v_leap[9]
b_min[0] => diff_counter:b_counter.v_min[0]
b_min[1] => diff_counter:b_counter.v_min[1]
b_min[2] => diff_counter:b_counter.v_min[2]
b_min[3] => diff_counter:b_counter.v_min[3]
b_min[4] => diff_counter:b_counter.v_min[4]
b_min[5] => diff_counter:b_counter.v_min[5]
b_min[6] => diff_counter:b_counter.v_min[6]
b_min[7] => diff_counter:b_counter.v_min[7]
b_min[8] => diff_counter:b_counter.v_min[8]
b_min[9] => diff_counter:b_counter.v_min[9]
b_min[10] => diff_counter:b_counter.v_min[10]
b_min[11] => diff_counter:b_counter.v_min[11]
b_min[12] => diff_counter:b_counter.v_min[12]
b_min[13] => diff_counter:b_counter.v_min[13]
b_min[14] => diff_counter:b_counter.v_min[14]
b_min[15] => diff_counter:b_counter.v_min[15]
b_min[16] => diff_counter:b_counter.v_min[16]
b_min[17] => diff_counter:b_counter.v_min[17]
b_min[18] => diff_counter:b_counter.v_min[18]
b_min[19] => diff_counter:b_counter.v_min[19]
b_min[20] => diff_counter:b_counter.v_min[20]
b_min[21] => diff_counter:b_counter.v_min[21]
b_min[22] => diff_counter:b_counter.v_min[22]
b_min[23] => diff_counter:b_counter.v_min[23]
b_min[24] => diff_counter:b_counter.v_min[24]
b_min[25] => diff_counter:b_counter.v_min[25]
b_min[26] => diff_counter:b_counter.v_min[26]
b_min[27] => diff_counter:b_counter.v_min[27]
b_min[28] => diff_counter:b_counter.v_min[28]
b_min[29] => diff_counter:b_counter.v_min[29]
b_min[30] => diff_counter:b_counter.v_min[30]
b_min[31] => diff_counter:b_counter.v_min[31]
b_min[32] => diff_counter:b_counter.v_min[32]
b_min[33] => diff_counter:b_counter.v_min[33]
b_min[34] => diff_counter:b_counter.v_min[34]
b_min[35] => diff_counter:b_counter.v_min[35]
b_diff[0] => diff_counter:b_counter.v_diff[0]
b_diff[1] => diff_counter:b_counter.v_diff[1]
b_diff[2] => diff_counter:b_counter.v_diff[2]
b_diff[3] => diff_counter:b_counter.v_diff[3]
b_diff[4] => diff_counter:b_counter.v_diff[4]
b_diff[5] => diff_counter:b_counter.v_diff[5]
b_diff[6] => diff_counter:b_counter.v_diff[6]
b_diff[7] => diff_counter:b_counter.v_diff[7]
b_diff[8] => diff_counter:b_counter.v_diff[8]
b_diff[9] => diff_counter:b_counter.v_diff[9]
b_diff[10] => diff_counter:b_counter.v_diff[10]
b_diff[11] => diff_counter:b_counter.v_diff[11]
b_diff[12] => diff_counter:b_counter.v_diff[12]
b_diff[13] => diff_counter:b_counter.v_diff[13]
b_diff[14] => diff_counter:b_counter.v_diff[14]
b_diff[15] => diff_counter:b_counter.v_diff[15]
b_diff[16] => diff_counter:b_counter.v_diff[16]
b_diff[17] => diff_counter:b_counter.v_diff[17]
b_diff[18] => diff_counter:b_counter.v_diff[18]
b_diff[19] => diff_counter:b_counter.v_diff[19]
b_diff[20] => diff_counter:b_counter.v_diff[20]
b_diff[21] => diff_counter:b_counter.v_diff[21]
b_diff[22] => diff_counter:b_counter.v_diff[22]
b_diff[23] => diff_counter:b_counter.v_diff[23]
b_diff[24] => diff_counter:b_counter.v_diff[24]
b_diff[25] => diff_counter:b_counter.v_diff[25]
b_diff[26] => diff_counter:b_counter.v_diff[26]
b_diff[27] => diff_counter:b_counter.v_diff[27]
b_diff[28] => diff_counter:b_counter.v_diff[28]
b_diff[29] => diff_counter:b_counter.v_diff[29]
b_diff[30] => diff_counter:b_counter.v_diff[30]
b_diff[31] => diff_counter:b_counter.v_diff[31]
b_diff[32] => diff_counter:b_counter.v_diff[32]
b_diff[33] => diff_counter:b_counter.v_diff[33]
b_diff[34] => diff_counter:b_counter.v_diff[34]
b_diff[35] => diff_counter:b_counter.v_diff[35]
b_leap[0] => diff_counter:b_counter.v_leap[0]
b_leap[1] => diff_counter:b_counter.v_leap[1]
b_leap[2] => diff_counter:b_counter.v_leap[2]
b_leap[3] => diff_counter:b_counter.v_leap[3]
b_leap[4] => diff_counter:b_counter.v_leap[4]
b_leap[5] => diff_counter:b_counter.v_leap[5]
b_leap[6] => diff_counter:b_counter.v_leap[6]
b_leap[7] => diff_counter:b_counter.v_leap[7]
b_leap[8] => diff_counter:b_counter.v_leap[8]
b_leap[9] => diff_counter:b_counter.v_leap[9]
a_out[0] <= diff_counter:a_counter.v_out[0]
a_out[1] <= diff_counter:a_counter.v_out[1]
a_out[2] <= diff_counter:a_counter.v_out[2]
a_out[3] <= diff_counter:a_counter.v_out[3]
a_out[4] <= diff_counter:a_counter.v_out[4]
a_out[5] <= diff_counter:a_counter.v_out[5]
a_out[6] <= diff_counter:a_counter.v_out[6]
a_out[7] <= diff_counter:a_counter.v_out[7]
a_out[8] <= diff_counter:a_counter.v_out[8]
a_out[9] <= diff_counter:a_counter.v_out[9]
a_out[10] <= diff_counter:a_counter.v_out[10]
a_out[11] <= diff_counter:a_counter.v_out[11]
a_out[12] <= diff_counter:a_counter.v_out[12]
a_out[13] <= diff_counter:a_counter.v_out[13]
a_out[14] <= diff_counter:a_counter.v_out[14]
a_out[15] <= diff_counter:a_counter.v_out[15]
a_out[16] <= diff_counter:a_counter.v_out[16]
a_out[17] <= diff_counter:a_counter.v_out[17]
a_out[18] <= diff_counter:a_counter.v_out[18]
a_out[19] <= diff_counter:a_counter.v_out[19]
a_out[20] <= diff_counter:a_counter.v_out[20]
a_out[21] <= diff_counter:a_counter.v_out[21]
a_out[22] <= diff_counter:a_counter.v_out[22]
a_out[23] <= diff_counter:a_counter.v_out[23]
a_out[24] <= diff_counter:a_counter.v_out[24]
a_out[25] <= diff_counter:a_counter.v_out[25]
a_out[26] <= diff_counter:a_counter.v_out[26]
a_out[27] <= diff_counter:a_counter.v_out[27]
a_out[28] <= diff_counter:a_counter.v_out[28]
a_out[29] <= diff_counter:a_counter.v_out[29]
a_out[30] <= diff_counter:a_counter.v_out[30]
a_out[31] <= diff_counter:a_counter.v_out[31]
a_out[32] <= diff_counter:a_counter.v_out[32]
a_out[33] <= diff_counter:a_counter.v_out[33]
a_out[34] <= diff_counter:a_counter.v_out[34]
a_out[35] <= diff_counter:a_counter.v_out[35]
b_out[0] <= diff_counter:b_counter.v_out[0]
b_out[1] <= diff_counter:b_counter.v_out[1]
b_out[2] <= diff_counter:b_counter.v_out[2]
b_out[3] <= diff_counter:b_counter.v_out[3]
b_out[4] <= diff_counter:b_counter.v_out[4]
b_out[5] <= diff_counter:b_counter.v_out[5]
b_out[6] <= diff_counter:b_counter.v_out[6]
b_out[7] <= diff_counter:b_counter.v_out[7]
b_out[8] <= diff_counter:b_counter.v_out[8]
b_out[9] <= diff_counter:b_counter.v_out[9]
b_out[10] <= diff_counter:b_counter.v_out[10]
b_out[11] <= diff_counter:b_counter.v_out[11]
b_out[12] <= diff_counter:b_counter.v_out[12]
b_out[13] <= diff_counter:b_counter.v_out[13]
b_out[14] <= diff_counter:b_counter.v_out[14]
b_out[15] <= diff_counter:b_counter.v_out[15]
b_out[16] <= diff_counter:b_counter.v_out[16]
b_out[17] <= diff_counter:b_counter.v_out[17]
b_out[18] <= diff_counter:b_counter.v_out[18]
b_out[19] <= diff_counter:b_counter.v_out[19]
b_out[20] <= diff_counter:b_counter.v_out[20]
b_out[21] <= diff_counter:b_counter.v_out[21]
b_out[22] <= diff_counter:b_counter.v_out[22]
b_out[23] <= diff_counter:b_counter.v_out[23]
b_out[24] <= diff_counter:b_counter.v_out[24]
b_out[25] <= diff_counter:b_counter.v_out[25]
b_out[26] <= diff_counter:b_counter.v_out[26]
b_out[27] <= diff_counter:b_counter.v_out[27]
b_out[28] <= diff_counter:b_counter.v_out[28]
b_out[29] <= diff_counter:b_counter.v_out[29]
b_out[30] <= diff_counter:b_counter.v_out[30]
b_out[31] <= diff_counter:b_counter.v_out[31]
b_out[32] <= diff_counter:b_counter.v_out[32]
b_out[33] <= diff_counter:b_counter.v_out[33]
b_out[34] <= diff_counter:b_counter.v_out[34]
b_out[35] <= diff_counter:b_counter.v_out[35]
x_out[0] <= diff_counter:a_counter.c_out[0]
x_out[1] <= diff_counter:a_counter.c_out[1]
x_out[2] <= diff_counter:a_counter.c_out[2]
x_out[3] <= diff_counter:a_counter.c_out[3]
x_out[4] <= diff_counter:a_counter.c_out[4]
x_out[5] <= diff_counter:a_counter.c_out[5]
x_out[6] <= diff_counter:a_counter.c_out[6]
x_out[7] <= diff_counter:a_counter.c_out[7]
x_out[8] <= diff_counter:a_counter.c_out[8]
x_out[9] <= diff_counter:a_counter.c_out[9]
y_out[0] <= diff_counter:b_counter.c_out[0]
y_out[1] <= diff_counter:b_counter.c_out[1]
y_out[2] <= diff_counter:b_counter.c_out[2]
y_out[3] <= diff_counter:b_counter.c_out[3]
y_out[4] <= diff_counter:b_counter.c_out[4]
y_out[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y_out[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y_out[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y_out[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y_out[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
at_max <= both_max~0.DB_MAX_OUTPUT_PORT_TYPE
ready <= ready~0.DB_MAX_OUTPUT_PORT_TYPE


|ifv|hook:IFM|window_gen:gen|diff_counter:a_counter
clk => c_next[9].CLK
clk => c_next[8].CLK
clk => c_next[7].CLK
clk => c_next[6].CLK
clk => c_next[5].CLK
clk => c_next[4].CLK
clk => c_next[3].CLK
clk => c_next[2].CLK
clk => c_next[1].CLK
clk => c_next[0].CLK
clk => v_next[35].CLK
clk => v_next[34].CLK
clk => v_next[33].CLK
clk => v_next[32].CLK
clk => v_next[31].CLK
clk => v_next[30].CLK
clk => v_next[29].CLK
clk => v_next[28].CLK
clk => v_next[27].CLK
clk => v_next[26].CLK
clk => v_next[25].CLK
clk => v_next[24].CLK
clk => v_next[23].CLK
clk => v_next[22].CLK
clk => v_next[21].CLK
clk => v_next[20].CLK
clk => v_next[19].CLK
clk => v_next[18].CLK
clk => v_next[17].CLK
clk => v_next[16].CLK
clk => v_next[15].CLK
clk => v_next[14].CLK
clk => v_next[13].CLK
clk => v_next[12].CLK
clk => v_next[11].CLK
clk => v_next[10].CLK
clk => v_next[9].CLK
clk => v_next[8].CLK
clk => v_next[7].CLK
clk => v_next[6].CLK
clk => v_next[5].CLK
clk => v_next[4].CLK
clk => v_next[3].CLK
clk => v_next[2].CLK
clk => v_next[1].CLK
clk => v_next[0].CLK
clk => itr_next[9].CLK
clk => itr_next[8].CLK
clk => itr_next[7].CLK
clk => itr_next[6].CLK
clk => itr_next[5].CLK
clk => itr_next[4].CLK
clk => itr_next[3].CLK
clk => itr_next[2].CLK
clk => itr_next[1].CLK
clk => itr_next[0].CLK
clk => leap.CLK
clk => itr_count[9].CLK
clk => itr_count[8].CLK
clk => itr_count[7].CLK
clk => itr_count[6].CLK
clk => itr_count[5].CLK
clk => itr_count[4].CLK
clk => itr_count[3].CLK
clk => itr_count[2].CLK
clk => itr_count[1].CLK
clk => itr_count[0].CLK
clk => v_curr[35].CLK
clk => v_curr[34].CLK
clk => v_curr[33].CLK
clk => v_curr[32].CLK
clk => v_curr[31].CLK
clk => v_curr[30].CLK
clk => v_curr[29].CLK
clk => v_curr[28].CLK
clk => v_curr[27].CLK
clk => v_curr[26].CLK
clk => v_curr[25].CLK
clk => v_curr[24].CLK
clk => v_curr[23].CLK
clk => v_curr[22].CLK
clk => v_curr[21].CLK
clk => v_curr[20].CLK
clk => v_curr[19].CLK
clk => v_curr[18].CLK
clk => v_curr[17].CLK
clk => v_curr[16].CLK
clk => v_curr[15].CLK
clk => v_curr[14].CLK
clk => v_curr[13].CLK
clk => v_curr[12].CLK
clk => v_curr[11].CLK
clk => v_curr[10].CLK
clk => v_curr[9].CLK
clk => v_curr[8].CLK
clk => v_curr[7].CLK
clk => v_curr[6].CLK
clk => v_curr[5].CLK
clk => v_curr[4].CLK
clk => v_curr[3].CLK
clk => v_curr[2].CLK
clk => v_curr[1].CLK
clk => v_curr[0].CLK
clk => c_curr[9].CLK
clk => c_curr[8].CLK
clk => c_curr[7].CLK
clk => c_curr[6].CLK
clk => c_curr[5].CLK
clk => c_curr[4].CLK
clk => c_curr[3].CLK
clk => c_curr[2].CLK
clk => c_curr[1].CLK
clk => c_curr[0].CLK
clk => at_max~reg0.CLK
clk => ready_sig.CLK
next_val => itr_count~9.OUTPUTSELECT
next_val => itr_count~8.OUTPUTSELECT
next_val => itr_count~7.OUTPUTSELECT
next_val => itr_count~6.OUTPUTSELECT
next_val => itr_count~5.OUTPUTSELECT
next_val => itr_count~4.OUTPUTSELECT
next_val => itr_count~3.OUTPUTSELECT
next_val => itr_count~2.OUTPUTSELECT
next_val => itr_count~1.OUTPUTSELECT
next_val => itr_count~0.OUTPUTSELECT
next_val => c_curr~9.OUTPUTSELECT
next_val => c_curr~8.OUTPUTSELECT
next_val => c_curr~7.OUTPUTSELECT
next_val => c_curr~6.OUTPUTSELECT
next_val => c_curr~5.OUTPUTSELECT
next_val => c_curr~4.OUTPUTSELECT
next_val => c_curr~3.OUTPUTSELECT
next_val => c_curr~2.OUTPUTSELECT
next_val => c_curr~1.OUTPUTSELECT
next_val => c_curr~0.OUTPUTSELECT
next_val => v_curr~35.OUTPUTSELECT
next_val => v_curr~34.OUTPUTSELECT
next_val => v_curr~33.OUTPUTSELECT
next_val => v_curr~32.OUTPUTSELECT
next_val => v_curr~31.OUTPUTSELECT
next_val => v_curr~30.OUTPUTSELECT
next_val => v_curr~29.OUTPUTSELECT
next_val => v_curr~28.OUTPUTSELECT
next_val => v_curr~27.OUTPUTSELECT
next_val => v_curr~26.OUTPUTSELECT
next_val => v_curr~25.OUTPUTSELECT
next_val => v_curr~24.OUTPUTSELECT
next_val => v_curr~23.OUTPUTSELECT
next_val => v_curr~22.OUTPUTSELECT
next_val => v_curr~21.OUTPUTSELECT
next_val => v_curr~20.OUTPUTSELECT
next_val => v_curr~19.OUTPUTSELECT
next_val => v_curr~18.OUTPUTSELECT
next_val => v_curr~17.OUTPUTSELECT
next_val => v_curr~16.OUTPUTSELECT
next_val => v_curr~15.OUTPUTSELECT
next_val => v_curr~14.OUTPUTSELECT
next_val => v_curr~13.OUTPUTSELECT
next_val => v_curr~12.OUTPUTSELECT
next_val => v_curr~11.OUTPUTSELECT
next_val => v_curr~10.OUTPUTSELECT
next_val => v_curr~9.OUTPUTSELECT
next_val => v_curr~8.OUTPUTSELECT
next_val => v_curr~7.OUTPUTSELECT
next_val => v_curr~6.OUTPUTSELECT
next_val => v_curr~5.OUTPUTSELECT
next_val => v_curr~4.OUTPUTSELECT
next_val => v_curr~3.OUTPUTSELECT
next_val => v_curr~2.OUTPUTSELECT
next_val => v_curr~1.OUTPUTSELECT
next_val => v_curr~0.OUTPUTSELECT
reset => at_max~1.OUTPUTSELECT
reset => itr_count~29.OUTPUTSELECT
reset => itr_count~28.OUTPUTSELECT
reset => itr_count~27.OUTPUTSELECT
reset => itr_count~26.OUTPUTSELECT
reset => itr_count~25.OUTPUTSELECT
reset => itr_count~24.OUTPUTSELECT
reset => itr_count~23.OUTPUTSELECT
reset => itr_count~22.OUTPUTSELECT
reset => itr_count~21.OUTPUTSELECT
reset => itr_count~20.OUTPUTSELECT
reset => c_curr~29.OUTPUTSELECT
reset => c_curr~28.OUTPUTSELECT
reset => c_curr~27.OUTPUTSELECT
reset => c_curr~26.OUTPUTSELECT
reset => c_curr~25.OUTPUTSELECT
reset => c_curr~24.OUTPUTSELECT
reset => c_curr~23.OUTPUTSELECT
reset => c_curr~22.OUTPUTSELECT
reset => c_curr~21.OUTPUTSELECT
reset => c_curr~20.OUTPUTSELECT
reset => v_curr~107.OUTPUTSELECT
reset => v_curr~106.OUTPUTSELECT
reset => v_curr~105.OUTPUTSELECT
reset => v_curr~104.OUTPUTSELECT
reset => v_curr~103.OUTPUTSELECT
reset => v_curr~102.OUTPUTSELECT
reset => v_curr~101.OUTPUTSELECT
reset => v_curr~100.OUTPUTSELECT
reset => v_curr~99.OUTPUTSELECT
reset => v_curr~98.OUTPUTSELECT
reset => v_curr~97.OUTPUTSELECT
reset => v_curr~96.OUTPUTSELECT
reset => v_curr~95.OUTPUTSELECT
reset => v_curr~94.OUTPUTSELECT
reset => v_curr~93.OUTPUTSELECT
reset => v_curr~92.OUTPUTSELECT
reset => v_curr~91.OUTPUTSELECT
reset => v_curr~90.OUTPUTSELECT
reset => v_curr~89.OUTPUTSELECT
reset => v_curr~88.OUTPUTSELECT
reset => v_curr~87.OUTPUTSELECT
reset => v_curr~86.OUTPUTSELECT
reset => v_curr~85.OUTPUTSELECT
reset => v_curr~84.OUTPUTSELECT
reset => v_curr~83.OUTPUTSELECT
reset => v_curr~82.OUTPUTSELECT
reset => v_curr~81.OUTPUTSELECT
reset => v_curr~80.OUTPUTSELECT
reset => v_curr~79.OUTPUTSELECT
reset => v_curr~78.OUTPUTSELECT
reset => v_curr~77.OUTPUTSELECT
reset => v_curr~76.OUTPUTSELECT
reset => v_curr~75.OUTPUTSELECT
reset => v_curr~74.OUTPUTSELECT
reset => v_curr~73.OUTPUTSELECT
reset => v_curr~72.OUTPUTSELECT
reset => ready_sig.ENA
v_min[0] => v_curr~107.DATAB
v_min[1] => v_curr~106.DATAB
v_min[2] => v_curr~105.DATAB
v_min[3] => v_curr~104.DATAB
v_min[4] => v_curr~103.DATAB
v_min[5] => v_curr~102.DATAB
v_min[6] => v_curr~101.DATAB
v_min[7] => v_curr~100.DATAB
v_min[8] => v_curr~99.DATAB
v_min[9] => v_curr~98.DATAB
v_min[10] => v_curr~97.DATAB
v_min[11] => v_curr~96.DATAB
v_min[12] => v_curr~95.DATAB
v_min[13] => v_curr~94.DATAB
v_min[14] => v_curr~93.DATAB
v_min[15] => v_curr~92.DATAB
v_min[16] => v_curr~91.DATAB
v_min[17] => v_curr~90.DATAB
v_min[18] => v_curr~89.DATAB
v_min[19] => v_curr~88.DATAB
v_min[20] => v_curr~87.DATAB
v_min[21] => v_curr~86.DATAB
v_min[22] => v_curr~85.DATAB
v_min[23] => v_curr~84.DATAB
v_min[24] => v_curr~83.DATAB
v_min[25] => v_curr~82.DATAB
v_min[26] => v_curr~81.DATAB
v_min[27] => v_curr~80.DATAB
v_min[28] => v_curr~79.DATAB
v_min[29] => v_curr~78.DATAB
v_min[30] => v_curr~77.DATAB
v_min[31] => v_curr~76.DATAB
v_min[32] => v_curr~75.DATAB
v_min[33] => v_curr~74.DATAB
v_min[34] => v_curr~73.DATAB
v_min[35] => v_curr~72.DATAB
v_diff[0] => Add1.IN36
v_diff[1] => Add1.IN35
v_diff[2] => Add1.IN34
v_diff[3] => Add1.IN33
v_diff[4] => Add1.IN32
v_diff[5] => Add1.IN31
v_diff[6] => Add1.IN30
v_diff[7] => Add1.IN29
v_diff[8] => Add1.IN28
v_diff[9] => Add1.IN27
v_diff[10] => Add1.IN26
v_diff[11] => Add1.IN25
v_diff[12] => Add1.IN24
v_diff[13] => Add1.IN23
v_diff[14] => Add1.IN22
v_diff[15] => Add1.IN21
v_diff[16] => Add1.IN20
v_diff[17] => Add1.IN19
v_diff[18] => Add1.IN18
v_diff[19] => Add1.IN17
v_diff[20] => Add1.IN16
v_diff[21] => Add1.IN15
v_diff[22] => Add1.IN14
v_diff[23] => Add1.IN13
v_diff[24] => Add1.IN12
v_diff[25] => Add1.IN11
v_diff[26] => Add1.IN10
v_diff[27] => Add1.IN9
v_diff[28] => Add1.IN8
v_diff[29] => Add1.IN7
v_diff[30] => Add1.IN6
v_diff[31] => Add1.IN5
v_diff[32] => Add1.IN4
v_diff[33] => Add1.IN3
v_diff[34] => Add1.IN2
v_diff[35] => Add1.IN1
v_leap[0] => Equal0.IN9
v_leap[1] => Equal0.IN8
v_leap[2] => Equal0.IN7
v_leap[3] => Equal0.IN6
v_leap[4] => Equal0.IN5
v_leap[5] => Equal0.IN4
v_leap[6] => Equal0.IN3
v_leap[7] => Equal0.IN2
v_leap[8] => Equal0.IN1
v_leap[9] => Equal0.IN0
max_itr[0] => Equal1.IN9
max_itr[1] => Equal1.IN8
max_itr[2] => Equal1.IN7
max_itr[3] => Equal1.IN6
max_itr[4] => Equal1.IN5
max_itr[5] => Equal1.IN4
max_itr[6] => Equal1.IN3
max_itr[7] => Equal1.IN2
max_itr[8] => Equal1.IN1
max_itr[9] => Equal1.IN0
v_out[0] <= v_curr[0].DB_MAX_OUTPUT_PORT_TYPE
v_out[1] <= v_curr[1].DB_MAX_OUTPUT_PORT_TYPE
v_out[2] <= v_curr[2].DB_MAX_OUTPUT_PORT_TYPE
v_out[3] <= v_curr[3].DB_MAX_OUTPUT_PORT_TYPE
v_out[4] <= v_curr[4].DB_MAX_OUTPUT_PORT_TYPE
v_out[5] <= v_curr[5].DB_MAX_OUTPUT_PORT_TYPE
v_out[6] <= v_curr[6].DB_MAX_OUTPUT_PORT_TYPE
v_out[7] <= v_curr[7].DB_MAX_OUTPUT_PORT_TYPE
v_out[8] <= v_curr[8].DB_MAX_OUTPUT_PORT_TYPE
v_out[9] <= v_curr[9].DB_MAX_OUTPUT_PORT_TYPE
v_out[10] <= v_curr[10].DB_MAX_OUTPUT_PORT_TYPE
v_out[11] <= v_curr[11].DB_MAX_OUTPUT_PORT_TYPE
v_out[12] <= v_curr[12].DB_MAX_OUTPUT_PORT_TYPE
v_out[13] <= v_curr[13].DB_MAX_OUTPUT_PORT_TYPE
v_out[14] <= v_curr[14].DB_MAX_OUTPUT_PORT_TYPE
v_out[15] <= v_curr[15].DB_MAX_OUTPUT_PORT_TYPE
v_out[16] <= v_curr[16].DB_MAX_OUTPUT_PORT_TYPE
v_out[17] <= v_curr[17].DB_MAX_OUTPUT_PORT_TYPE
v_out[18] <= v_curr[18].DB_MAX_OUTPUT_PORT_TYPE
v_out[19] <= v_curr[19].DB_MAX_OUTPUT_PORT_TYPE
v_out[20] <= v_curr[20].DB_MAX_OUTPUT_PORT_TYPE
v_out[21] <= v_curr[21].DB_MAX_OUTPUT_PORT_TYPE
v_out[22] <= v_curr[22].DB_MAX_OUTPUT_PORT_TYPE
v_out[23] <= v_curr[23].DB_MAX_OUTPUT_PORT_TYPE
v_out[24] <= v_curr[24].DB_MAX_OUTPUT_PORT_TYPE
v_out[25] <= v_curr[25].DB_MAX_OUTPUT_PORT_TYPE
v_out[26] <= v_curr[26].DB_MAX_OUTPUT_PORT_TYPE
v_out[27] <= v_curr[27].DB_MAX_OUTPUT_PORT_TYPE
v_out[28] <= v_curr[28].DB_MAX_OUTPUT_PORT_TYPE
v_out[29] <= v_curr[29].DB_MAX_OUTPUT_PORT_TYPE
v_out[30] <= v_curr[30].DB_MAX_OUTPUT_PORT_TYPE
v_out[31] <= v_curr[31].DB_MAX_OUTPUT_PORT_TYPE
v_out[32] <= v_curr[32].DB_MAX_OUTPUT_PORT_TYPE
v_out[33] <= v_curr[33].DB_MAX_OUTPUT_PORT_TYPE
v_out[34] <= v_curr[34].DB_MAX_OUTPUT_PORT_TYPE
v_out[35] <= v_curr[35].DB_MAX_OUTPUT_PORT_TYPE
c_out[0] <= c_curr[0].DB_MAX_OUTPUT_PORT_TYPE
c_out[1] <= c_curr[1].DB_MAX_OUTPUT_PORT_TYPE
c_out[2] <= c_curr[2].DB_MAX_OUTPUT_PORT_TYPE
c_out[3] <= c_curr[3].DB_MAX_OUTPUT_PORT_TYPE
c_out[4] <= c_curr[4].DB_MAX_OUTPUT_PORT_TYPE
c_out[5] <= c_curr[5].DB_MAX_OUTPUT_PORT_TYPE
c_out[6] <= c_curr[6].DB_MAX_OUTPUT_PORT_TYPE
c_out[7] <= c_curr[7].DB_MAX_OUTPUT_PORT_TYPE
c_out[8] <= c_curr[8].DB_MAX_OUTPUT_PORT_TYPE
c_out[9] <= c_curr[9].DB_MAX_OUTPUT_PORT_TYPE
at_max <= at_max~reg0.DB_MAX_OUTPUT_PORT_TYPE
ready <= ready_sig.DB_MAX_OUTPUT_PORT_TYPE


|ifv|hook:IFM|window_gen:gen|diff_counter:b_counter
clk => c_next[9].CLK
clk => c_next[8].CLK
clk => c_next[7].CLK
clk => c_next[6].CLK
clk => c_next[5].CLK
clk => c_next[4].CLK
clk => c_next[3].CLK
clk => c_next[2].CLK
clk => c_next[1].CLK
clk => c_next[0].CLK
clk => v_next[35].CLK
clk => v_next[34].CLK
clk => v_next[33].CLK
clk => v_next[32].CLK
clk => v_next[31].CLK
clk => v_next[30].CLK
clk => v_next[29].CLK
clk => v_next[28].CLK
clk => v_next[27].CLK
clk => v_next[26].CLK
clk => v_next[25].CLK
clk => v_next[24].CLK
clk => v_next[23].CLK
clk => v_next[22].CLK
clk => v_next[21].CLK
clk => v_next[20].CLK
clk => v_next[19].CLK
clk => v_next[18].CLK
clk => v_next[17].CLK
clk => v_next[16].CLK
clk => v_next[15].CLK
clk => v_next[14].CLK
clk => v_next[13].CLK
clk => v_next[12].CLK
clk => v_next[11].CLK
clk => v_next[10].CLK
clk => v_next[9].CLK
clk => v_next[8].CLK
clk => v_next[7].CLK
clk => v_next[6].CLK
clk => v_next[5].CLK
clk => v_next[4].CLK
clk => v_next[3].CLK
clk => v_next[2].CLK
clk => v_next[1].CLK
clk => v_next[0].CLK
clk => itr_next[9].CLK
clk => itr_next[8].CLK
clk => itr_next[7].CLK
clk => itr_next[6].CLK
clk => itr_next[5].CLK
clk => itr_next[4].CLK
clk => itr_next[3].CLK
clk => itr_next[2].CLK
clk => itr_next[1].CLK
clk => itr_next[0].CLK
clk => leap.CLK
clk => itr_count[9].CLK
clk => itr_count[8].CLK
clk => itr_count[7].CLK
clk => itr_count[6].CLK
clk => itr_count[5].CLK
clk => itr_count[4].CLK
clk => itr_count[3].CLK
clk => itr_count[2].CLK
clk => itr_count[1].CLK
clk => itr_count[0].CLK
clk => v_curr[35].CLK
clk => v_curr[34].CLK
clk => v_curr[33].CLK
clk => v_curr[32].CLK
clk => v_curr[31].CLK
clk => v_curr[30].CLK
clk => v_curr[29].CLK
clk => v_curr[28].CLK
clk => v_curr[27].CLK
clk => v_curr[26].CLK
clk => v_curr[25].CLK
clk => v_curr[24].CLK
clk => v_curr[23].CLK
clk => v_curr[22].CLK
clk => v_curr[21].CLK
clk => v_curr[20].CLK
clk => v_curr[19].CLK
clk => v_curr[18].CLK
clk => v_curr[17].CLK
clk => v_curr[16].CLK
clk => v_curr[15].CLK
clk => v_curr[14].CLK
clk => v_curr[13].CLK
clk => v_curr[12].CLK
clk => v_curr[11].CLK
clk => v_curr[10].CLK
clk => v_curr[9].CLK
clk => v_curr[8].CLK
clk => v_curr[7].CLK
clk => v_curr[6].CLK
clk => v_curr[5].CLK
clk => v_curr[4].CLK
clk => v_curr[3].CLK
clk => v_curr[2].CLK
clk => v_curr[1].CLK
clk => v_curr[0].CLK
clk => c_curr[9].CLK
clk => c_curr[8].CLK
clk => c_curr[7].CLK
clk => c_curr[6].CLK
clk => c_curr[5].CLK
clk => c_curr[4].CLK
clk => c_curr[3].CLK
clk => c_curr[2].CLK
clk => c_curr[1].CLK
clk => c_curr[0].CLK
clk => at_max~reg0.CLK
clk => ready_sig.CLK
next_val => itr_count~9.OUTPUTSELECT
next_val => itr_count~8.OUTPUTSELECT
next_val => itr_count~7.OUTPUTSELECT
next_val => itr_count~6.OUTPUTSELECT
next_val => itr_count~5.OUTPUTSELECT
next_val => itr_count~4.OUTPUTSELECT
next_val => itr_count~3.OUTPUTSELECT
next_val => itr_count~2.OUTPUTSELECT
next_val => itr_count~1.OUTPUTSELECT
next_val => itr_count~0.OUTPUTSELECT
next_val => c_curr~9.OUTPUTSELECT
next_val => c_curr~8.OUTPUTSELECT
next_val => c_curr~7.OUTPUTSELECT
next_val => c_curr~6.OUTPUTSELECT
next_val => c_curr~5.OUTPUTSELECT
next_val => c_curr~4.OUTPUTSELECT
next_val => c_curr~3.OUTPUTSELECT
next_val => c_curr~2.OUTPUTSELECT
next_val => c_curr~1.OUTPUTSELECT
next_val => c_curr~0.OUTPUTSELECT
next_val => v_curr~35.OUTPUTSELECT
next_val => v_curr~34.OUTPUTSELECT
next_val => v_curr~33.OUTPUTSELECT
next_val => v_curr~32.OUTPUTSELECT
next_val => v_curr~31.OUTPUTSELECT
next_val => v_curr~30.OUTPUTSELECT
next_val => v_curr~29.OUTPUTSELECT
next_val => v_curr~28.OUTPUTSELECT
next_val => v_curr~27.OUTPUTSELECT
next_val => v_curr~26.OUTPUTSELECT
next_val => v_curr~25.OUTPUTSELECT
next_val => v_curr~24.OUTPUTSELECT
next_val => v_curr~23.OUTPUTSELECT
next_val => v_curr~22.OUTPUTSELECT
next_val => v_curr~21.OUTPUTSELECT
next_val => v_curr~20.OUTPUTSELECT
next_val => v_curr~19.OUTPUTSELECT
next_val => v_curr~18.OUTPUTSELECT
next_val => v_curr~17.OUTPUTSELECT
next_val => v_curr~16.OUTPUTSELECT
next_val => v_curr~15.OUTPUTSELECT
next_val => v_curr~14.OUTPUTSELECT
next_val => v_curr~13.OUTPUTSELECT
next_val => v_curr~12.OUTPUTSELECT
next_val => v_curr~11.OUTPUTSELECT
next_val => v_curr~10.OUTPUTSELECT
next_val => v_curr~9.OUTPUTSELECT
next_val => v_curr~8.OUTPUTSELECT
next_val => v_curr~7.OUTPUTSELECT
next_val => v_curr~6.OUTPUTSELECT
next_val => v_curr~5.OUTPUTSELECT
next_val => v_curr~4.OUTPUTSELECT
next_val => v_curr~3.OUTPUTSELECT
next_val => v_curr~2.OUTPUTSELECT
next_val => v_curr~1.OUTPUTSELECT
next_val => v_curr~0.OUTPUTSELECT
reset => at_max~1.OUTPUTSELECT
reset => itr_count~29.OUTPUTSELECT
reset => itr_count~28.OUTPUTSELECT
reset => itr_count~27.OUTPUTSELECT
reset => itr_count~26.OUTPUTSELECT
reset => itr_count~25.OUTPUTSELECT
reset => itr_count~24.OUTPUTSELECT
reset => itr_count~23.OUTPUTSELECT
reset => itr_count~22.OUTPUTSELECT
reset => itr_count~21.OUTPUTSELECT
reset => itr_count~20.OUTPUTSELECT
reset => c_curr~29.OUTPUTSELECT
reset => c_curr~28.OUTPUTSELECT
reset => c_curr~27.OUTPUTSELECT
reset => c_curr~26.OUTPUTSELECT
reset => c_curr~25.OUTPUTSELECT
reset => c_curr~24.OUTPUTSELECT
reset => c_curr~23.OUTPUTSELECT
reset => c_curr~22.OUTPUTSELECT
reset => c_curr~21.OUTPUTSELECT
reset => c_curr~20.OUTPUTSELECT
reset => v_curr~107.OUTPUTSELECT
reset => v_curr~106.OUTPUTSELECT
reset => v_curr~105.OUTPUTSELECT
reset => v_curr~104.OUTPUTSELECT
reset => v_curr~103.OUTPUTSELECT
reset => v_curr~102.OUTPUTSELECT
reset => v_curr~101.OUTPUTSELECT
reset => v_curr~100.OUTPUTSELECT
reset => v_curr~99.OUTPUTSELECT
reset => v_curr~98.OUTPUTSELECT
reset => v_curr~97.OUTPUTSELECT
reset => v_curr~96.OUTPUTSELECT
reset => v_curr~95.OUTPUTSELECT
reset => v_curr~94.OUTPUTSELECT
reset => v_curr~93.OUTPUTSELECT
reset => v_curr~92.OUTPUTSELECT
reset => v_curr~91.OUTPUTSELECT
reset => v_curr~90.OUTPUTSELECT
reset => v_curr~89.OUTPUTSELECT
reset => v_curr~88.OUTPUTSELECT
reset => v_curr~87.OUTPUTSELECT
reset => v_curr~86.OUTPUTSELECT
reset => v_curr~85.OUTPUTSELECT
reset => v_curr~84.OUTPUTSELECT
reset => v_curr~83.OUTPUTSELECT
reset => v_curr~82.OUTPUTSELECT
reset => v_curr~81.OUTPUTSELECT
reset => v_curr~80.OUTPUTSELECT
reset => v_curr~79.OUTPUTSELECT
reset => v_curr~78.OUTPUTSELECT
reset => v_curr~77.OUTPUTSELECT
reset => v_curr~76.OUTPUTSELECT
reset => v_curr~75.OUTPUTSELECT
reset => v_curr~74.OUTPUTSELECT
reset => v_curr~73.OUTPUTSELECT
reset => v_curr~72.OUTPUTSELECT
reset => ready_sig.ENA
v_min[0] => v_curr~107.DATAB
v_min[1] => v_curr~106.DATAB
v_min[2] => v_curr~105.DATAB
v_min[3] => v_curr~104.DATAB
v_min[4] => v_curr~103.DATAB
v_min[5] => v_curr~102.DATAB
v_min[6] => v_curr~101.DATAB
v_min[7] => v_curr~100.DATAB
v_min[8] => v_curr~99.DATAB
v_min[9] => v_curr~98.DATAB
v_min[10] => v_curr~97.DATAB
v_min[11] => v_curr~96.DATAB
v_min[12] => v_curr~95.DATAB
v_min[13] => v_curr~94.DATAB
v_min[14] => v_curr~93.DATAB
v_min[15] => v_curr~92.DATAB
v_min[16] => v_curr~91.DATAB
v_min[17] => v_curr~90.DATAB
v_min[18] => v_curr~89.DATAB
v_min[19] => v_curr~88.DATAB
v_min[20] => v_curr~87.DATAB
v_min[21] => v_curr~86.DATAB
v_min[22] => v_curr~85.DATAB
v_min[23] => v_curr~84.DATAB
v_min[24] => v_curr~83.DATAB
v_min[25] => v_curr~82.DATAB
v_min[26] => v_curr~81.DATAB
v_min[27] => v_curr~80.DATAB
v_min[28] => v_curr~79.DATAB
v_min[29] => v_curr~78.DATAB
v_min[30] => v_curr~77.DATAB
v_min[31] => v_curr~76.DATAB
v_min[32] => v_curr~75.DATAB
v_min[33] => v_curr~74.DATAB
v_min[34] => v_curr~73.DATAB
v_min[35] => v_curr~72.DATAB
v_diff[0] => Add1.IN36
v_diff[1] => Add1.IN35
v_diff[2] => Add1.IN34
v_diff[3] => Add1.IN33
v_diff[4] => Add1.IN32
v_diff[5] => Add1.IN31
v_diff[6] => Add1.IN30
v_diff[7] => Add1.IN29
v_diff[8] => Add1.IN28
v_diff[9] => Add1.IN27
v_diff[10] => Add1.IN26
v_diff[11] => Add1.IN25
v_diff[12] => Add1.IN24
v_diff[13] => Add1.IN23
v_diff[14] => Add1.IN22
v_diff[15] => Add1.IN21
v_diff[16] => Add1.IN20
v_diff[17] => Add1.IN19
v_diff[18] => Add1.IN18
v_diff[19] => Add1.IN17
v_diff[20] => Add1.IN16
v_diff[21] => Add1.IN15
v_diff[22] => Add1.IN14
v_diff[23] => Add1.IN13
v_diff[24] => Add1.IN12
v_diff[25] => Add1.IN11
v_diff[26] => Add1.IN10
v_diff[27] => Add1.IN9
v_diff[28] => Add1.IN8
v_diff[29] => Add1.IN7
v_diff[30] => Add1.IN6
v_diff[31] => Add1.IN5
v_diff[32] => Add1.IN4
v_diff[33] => Add1.IN3
v_diff[34] => Add1.IN2
v_diff[35] => Add1.IN1
v_leap[0] => Equal0.IN9
v_leap[1] => Equal0.IN8
v_leap[2] => Equal0.IN7
v_leap[3] => Equal0.IN6
v_leap[4] => Equal0.IN5
v_leap[5] => Equal0.IN4
v_leap[6] => Equal0.IN3
v_leap[7] => Equal0.IN2
v_leap[8] => Equal0.IN1
v_leap[9] => Equal0.IN0
max_itr[0] => Equal1.IN9
max_itr[1] => Equal1.IN8
max_itr[2] => Equal1.IN7
max_itr[3] => Equal1.IN6
max_itr[4] => Equal1.IN5
max_itr[5] => Equal1.IN4
max_itr[6] => Equal1.IN3
max_itr[7] => Equal1.IN2
max_itr[8] => Equal1.IN1
max_itr[9] => Equal1.IN0
v_out[0] <= v_curr[0].DB_MAX_OUTPUT_PORT_TYPE
v_out[1] <= v_curr[1].DB_MAX_OUTPUT_PORT_TYPE
v_out[2] <= v_curr[2].DB_MAX_OUTPUT_PORT_TYPE
v_out[3] <= v_curr[3].DB_MAX_OUTPUT_PORT_TYPE
v_out[4] <= v_curr[4].DB_MAX_OUTPUT_PORT_TYPE
v_out[5] <= v_curr[5].DB_MAX_OUTPUT_PORT_TYPE
v_out[6] <= v_curr[6].DB_MAX_OUTPUT_PORT_TYPE
v_out[7] <= v_curr[7].DB_MAX_OUTPUT_PORT_TYPE
v_out[8] <= v_curr[8].DB_MAX_OUTPUT_PORT_TYPE
v_out[9] <= v_curr[9].DB_MAX_OUTPUT_PORT_TYPE
v_out[10] <= v_curr[10].DB_MAX_OUTPUT_PORT_TYPE
v_out[11] <= v_curr[11].DB_MAX_OUTPUT_PORT_TYPE
v_out[12] <= v_curr[12].DB_MAX_OUTPUT_PORT_TYPE
v_out[13] <= v_curr[13].DB_MAX_OUTPUT_PORT_TYPE
v_out[14] <= v_curr[14].DB_MAX_OUTPUT_PORT_TYPE
v_out[15] <= v_curr[15].DB_MAX_OUTPUT_PORT_TYPE
v_out[16] <= v_curr[16].DB_MAX_OUTPUT_PORT_TYPE
v_out[17] <= v_curr[17].DB_MAX_OUTPUT_PORT_TYPE
v_out[18] <= v_curr[18].DB_MAX_OUTPUT_PORT_TYPE
v_out[19] <= v_curr[19].DB_MAX_OUTPUT_PORT_TYPE
v_out[20] <= v_curr[20].DB_MAX_OUTPUT_PORT_TYPE
v_out[21] <= v_curr[21].DB_MAX_OUTPUT_PORT_TYPE
v_out[22] <= v_curr[22].DB_MAX_OUTPUT_PORT_TYPE
v_out[23] <= v_curr[23].DB_MAX_OUTPUT_PORT_TYPE
v_out[24] <= v_curr[24].DB_MAX_OUTPUT_PORT_TYPE
v_out[25] <= v_curr[25].DB_MAX_OUTPUT_PORT_TYPE
v_out[26] <= v_curr[26].DB_MAX_OUTPUT_PORT_TYPE
v_out[27] <= v_curr[27].DB_MAX_OUTPUT_PORT_TYPE
v_out[28] <= v_curr[28].DB_MAX_OUTPUT_PORT_TYPE
v_out[29] <= v_curr[29].DB_MAX_OUTPUT_PORT_TYPE
v_out[30] <= v_curr[30].DB_MAX_OUTPUT_PORT_TYPE
v_out[31] <= v_curr[31].DB_MAX_OUTPUT_PORT_TYPE
v_out[32] <= v_curr[32].DB_MAX_OUTPUT_PORT_TYPE
v_out[33] <= v_curr[33].DB_MAX_OUTPUT_PORT_TYPE
v_out[34] <= v_curr[34].DB_MAX_OUTPUT_PORT_TYPE
v_out[35] <= v_curr[35].DB_MAX_OUTPUT_PORT_TYPE
c_out[0] <= c_curr[0].DB_MAX_OUTPUT_PORT_TYPE
c_out[1] <= c_curr[1].DB_MAX_OUTPUT_PORT_TYPE
c_out[2] <= c_curr[2].DB_MAX_OUTPUT_PORT_TYPE
c_out[3] <= c_curr[3].DB_MAX_OUTPUT_PORT_TYPE
c_out[4] <= c_curr[4].DB_MAX_OUTPUT_PORT_TYPE
c_out[5] <= c_curr[5].DB_MAX_OUTPUT_PORT_TYPE
c_out[6] <= c_curr[6].DB_MAX_OUTPUT_PORT_TYPE
c_out[7] <= c_curr[7].DB_MAX_OUTPUT_PORT_TYPE
c_out[8] <= c_curr[8].DB_MAX_OUTPUT_PORT_TYPE
c_out[9] <= c_curr[9].DB_MAX_OUTPUT_PORT_TYPE
at_max <= at_max~reg0.DB_MAX_OUTPUT_PORT_TYPE
ready <= ready_sig.DB_MAX_OUTPUT_PORT_TYPE


|ifv|hook:IFM|ifmunitd:ifm
clk25 => ifmd:g1:3:ifm.clock
clk25 => ifmd:g1:2:ifm.clock
clk25 => ifmd:g1:1:ifm.clock
clk25 => ia[0].d.CLK
clk25 => ia[0].a[35].CLK
clk25 => ia[0].a[34].CLK
clk25 => ia[0].a[33].CLK
clk25 => ia[0].a[32].CLK
clk25 => ia[0].a[31].CLK
clk25 => ia[0].a[30].CLK
clk25 => ia[0].a[29].CLK
clk25 => ia[0].a[28].CLK
clk25 => ia[0].a[27].CLK
clk25 => ia[0].a[26].CLK
clk25 => ia[0].a[25].CLK
clk25 => ia[0].a[24].CLK
clk25 => ia[0].a[23].CLK
clk25 => ia[0].a[22].CLK
clk25 => ia[0].a[21].CLK
clk25 => ia[0].a[20].CLK
clk25 => ia[0].a[19].CLK
clk25 => ia[0].a[18].CLK
clk25 => ia[0].a[17].CLK
clk25 => ia[0].a[16].CLK
clk25 => ia[0].a[15].CLK
clk25 => ia[0].a[14].CLK
clk25 => ia[0].a[13].CLK
clk25 => ia[0].a[12].CLK
clk25 => ia[0].a[11].CLK
clk25 => ia[0].a[10].CLK
clk25 => ia[0].a[9].CLK
clk25 => ia[0].a[8].CLK
clk25 => ia[0].a[7].CLK
clk25 => ia[0].a[6].CLK
clk25 => ia[0].a[5].CLK
clk25 => ia[0].a[4].CLK
clk25 => ia[0].a[3].CLK
clk25 => ia[0].a[2].CLK
clk25 => ia[0].a[1].CLK
clk25 => ia[0].a[0].CLK
clk25 => ia[0].b[35].CLK
clk25 => ia[0].b[34].CLK
clk25 => ia[0].b[33].CLK
clk25 => ia[0].b[32].CLK
clk25 => ia[0].b[31].CLK
clk25 => ia[0].b[30].CLK
clk25 => ia[0].b[29].CLK
clk25 => ia[0].b[28].CLK
clk25 => ia[0].b[27].CLK
clk25 => ia[0].b[26].CLK
clk25 => ia[0].b[25].CLK
clk25 => ia[0].b[24].CLK
clk25 => ia[0].b[23].CLK
clk25 => ia[0].b[22].CLK
clk25 => ia[0].b[21].CLK
clk25 => ia[0].b[20].CLK
clk25 => ia[0].b[19].CLK
clk25 => ia[0].b[18].CLK
clk25 => ia[0].b[17].CLK
clk25 => ia[0].b[16].CLK
clk25 => ia[0].b[15].CLK
clk25 => ia[0].b[14].CLK
clk25 => ia[0].b[13].CLK
clk25 => ia[0].b[12].CLK
clk25 => ia[0].b[11].CLK
clk25 => ia[0].b[10].CLK
clk25 => ia[0].b[9].CLK
clk25 => ia[0].b[8].CLK
clk25 => ia[0].b[7].CLK
clk25 => ia[0].b[6].CLK
clk25 => ia[0].b[5].CLK
clk25 => ia[0].b[4].CLK
clk25 => ia[0].b[3].CLK
clk25 => ia[0].b[2].CLK
clk25 => ia[0].b[1].CLK
clk25 => ia[0].b[0].CLK
clk25 => ia[0].cr[35].CLK
clk25 => ia[0].cr[34].CLK
clk25 => ia[0].cr[33].CLK
clk25 => ia[0].cr[32].CLK
clk25 => ia[0].cr[31].CLK
clk25 => ia[0].cr[30].CLK
clk25 => ia[0].cr[29].CLK
clk25 => ia[0].cr[28].CLK
clk25 => ia[0].cr[27].CLK
clk25 => ia[0].cr[26].CLK
clk25 => ia[0].cr[25].CLK
clk25 => ia[0].cr[24].CLK
clk25 => ia[0].cr[23].CLK
clk25 => ia[0].cr[22].CLK
clk25 => ia[0].cr[21].CLK
clk25 => ia[0].cr[20].CLK
clk25 => ia[0].cr[19].CLK
clk25 => ia[0].cr[18].CLK
clk25 => ia[0].cr[17].CLK
clk25 => ia[0].cr[16].CLK
clk25 => ia[0].cr[15].CLK
clk25 => ia[0].cr[14].CLK
clk25 => ia[0].cr[13].CLK
clk25 => ia[0].cr[12].CLK
clk25 => ia[0].cr[11].CLK
clk25 => ia[0].cr[10].CLK
clk25 => ia[0].cr[9].CLK
clk25 => ia[0].cr[8].CLK
clk25 => ia[0].cr[7].CLK
clk25 => ia[0].cr[6].CLK
clk25 => ia[0].cr[5].CLK
clk25 => ia[0].cr[4].CLK
clk25 => ia[0].cr[3].CLK
clk25 => ia[0].cr[2].CLK
clk25 => ia[0].cr[1].CLK
clk25 => ia[0].cr[0].CLK
clk25 => ia[0].ci[35].CLK
clk25 => ia[0].ci[34].CLK
clk25 => ia[0].ci[33].CLK
clk25 => ia[0].ci[32].CLK
clk25 => ia[0].ci[31].CLK
clk25 => ia[0].ci[30].CLK
clk25 => ia[0].ci[29].CLK
clk25 => ia[0].ci[28].CLK
clk25 => ia[0].ci[27].CLK
clk25 => ia[0].ci[26].CLK
clk25 => ia[0].ci[25].CLK
clk25 => ia[0].ci[24].CLK
clk25 => ia[0].ci[23].CLK
clk25 => ia[0].ci[22].CLK
clk25 => ia[0].ci[21].CLK
clk25 => ia[0].ci[20].CLK
clk25 => ia[0].ci[19].CLK
clk25 => ia[0].ci[18].CLK
clk25 => ia[0].ci[17].CLK
clk25 => ia[0].ci[16].CLK
clk25 => ia[0].ci[15].CLK
clk25 => ia[0].ci[14].CLK
clk25 => ia[0].ci[13].CLK
clk25 => ia[0].ci[12].CLK
clk25 => ia[0].ci[11].CLK
clk25 => ia[0].ci[10].CLK
clk25 => ia[0].ci[9].CLK
clk25 => ia[0].ci[8].CLK
clk25 => ia[0].ci[7].CLK
clk25 => ia[0].ci[6].CLK
clk25 => ia[0].ci[5].CLK
clk25 => ia[0].ci[4].CLK
clk25 => ia[0].ci[3].CLK
clk25 => ia[0].ci[2].CLK
clk25 => ia[0].ci[1].CLK
clk25 => ia[0].ci[0].CLK
clk25 => ia[0].x[9].CLK
clk25 => ia[0].x[8].CLK
clk25 => ia[0].x[7].CLK
clk25 => ia[0].x[6].CLK
clk25 => ia[0].x[5].CLK
clk25 => ia[0].x[4].CLK
clk25 => ia[0].x[3].CLK
clk25 => ia[0].x[2].CLK
clk25 => ia[0].x[1].CLK
clk25 => ia[0].x[0].CLK
clk25 => ia[0].y[8].CLK
clk25 => ia[0].y[7].CLK
clk25 => ia[0].y[6].CLK
clk25 => ia[0].y[5].CLK
clk25 => ia[0].y[4].CLK
clk25 => ia[0].y[3].CLK
clk25 => ia[0].y[2].CLK
clk25 => ia[0].y[1].CLK
clk25 => ia[0].y[0].CLK
clk25 => ia[1].d.CLK
clk25 => ia[1].a[35].CLK
clk25 => ia[1].a[34].CLK
clk25 => ia[1].a[33].CLK
clk25 => ia[1].a[32].CLK
clk25 => ia[1].a[31].CLK
clk25 => ia[1].a[30].CLK
clk25 => ia[1].a[29].CLK
clk25 => ia[1].a[28].CLK
clk25 => ia[1].a[27].CLK
clk25 => ia[1].a[26].CLK
clk25 => ia[1].a[25].CLK
clk25 => ia[1].a[24].CLK
clk25 => ia[1].a[23].CLK
clk25 => ia[1].a[22].CLK
clk25 => ia[1].a[21].CLK
clk25 => ia[1].a[20].CLK
clk25 => ia[1].a[19].CLK
clk25 => ia[1].a[18].CLK
clk25 => ia[1].a[17].CLK
clk25 => ia[1].a[16].CLK
clk25 => ia[1].a[15].CLK
clk25 => ia[1].a[14].CLK
clk25 => ia[1].a[13].CLK
clk25 => ia[1].a[12].CLK
clk25 => ia[1].a[11].CLK
clk25 => ia[1].a[10].CLK
clk25 => ia[1].a[9].CLK
clk25 => ia[1].a[8].CLK
clk25 => ia[1].a[7].CLK
clk25 => ia[1].a[6].CLK
clk25 => ia[1].a[5].CLK
clk25 => ia[1].a[4].CLK
clk25 => ia[1].a[3].CLK
clk25 => ia[1].a[2].CLK
clk25 => ia[1].a[1].CLK
clk25 => ia[1].a[0].CLK
clk25 => ia[1].b[35].CLK
clk25 => ia[1].b[34].CLK
clk25 => ia[1].b[33].CLK
clk25 => ia[1].b[32].CLK
clk25 => ia[1].b[31].CLK
clk25 => ia[1].b[30].CLK
clk25 => ia[1].b[29].CLK
clk25 => ia[1].b[28].CLK
clk25 => ia[1].b[27].CLK
clk25 => ia[1].b[26].CLK
clk25 => ia[1].b[25].CLK
clk25 => ia[1].b[24].CLK
clk25 => ia[1].b[23].CLK
clk25 => ia[1].b[22].CLK
clk25 => ia[1].b[21].CLK
clk25 => ia[1].b[20].CLK
clk25 => ia[1].b[19].CLK
clk25 => ia[1].b[18].CLK
clk25 => ia[1].b[17].CLK
clk25 => ia[1].b[16].CLK
clk25 => ia[1].b[15].CLK
clk25 => ia[1].b[14].CLK
clk25 => ia[1].b[13].CLK
clk25 => ia[1].b[12].CLK
clk25 => ia[1].b[11].CLK
clk25 => ia[1].b[10].CLK
clk25 => ia[1].b[9].CLK
clk25 => ia[1].b[8].CLK
clk25 => ia[1].b[7].CLK
clk25 => ia[1].b[6].CLK
clk25 => ia[1].b[5].CLK
clk25 => ia[1].b[4].CLK
clk25 => ia[1].b[3].CLK
clk25 => ia[1].b[2].CLK
clk25 => ia[1].b[1].CLK
clk25 => ia[1].b[0].CLK
clk25 => ia[1].cr[35].CLK
clk25 => ia[1].cr[34].CLK
clk25 => ia[1].cr[33].CLK
clk25 => ia[1].cr[32].CLK
clk25 => ia[1].cr[31].CLK
clk25 => ia[1].cr[30].CLK
clk25 => ia[1].cr[29].CLK
clk25 => ia[1].cr[28].CLK
clk25 => ia[1].cr[27].CLK
clk25 => ia[1].cr[26].CLK
clk25 => ia[1].cr[25].CLK
clk25 => ia[1].cr[24].CLK
clk25 => ia[1].cr[23].CLK
clk25 => ia[1].cr[22].CLK
clk25 => ia[1].cr[21].CLK
clk25 => ia[1].cr[20].CLK
clk25 => ia[1].cr[19].CLK
clk25 => ia[1].cr[18].CLK
clk25 => ia[1].cr[17].CLK
clk25 => ia[1].cr[16].CLK
clk25 => ia[1].cr[15].CLK
clk25 => ia[1].cr[14].CLK
clk25 => ia[1].cr[13].CLK
clk25 => ia[1].cr[12].CLK
clk25 => ia[1].cr[11].CLK
clk25 => ia[1].cr[10].CLK
clk25 => ia[1].cr[9].CLK
clk25 => ia[1].cr[8].CLK
clk25 => ia[1].cr[7].CLK
clk25 => ia[1].cr[6].CLK
clk25 => ia[1].cr[5].CLK
clk25 => ia[1].cr[4].CLK
clk25 => ia[1].cr[3].CLK
clk25 => ia[1].cr[2].CLK
clk25 => ia[1].cr[1].CLK
clk25 => ia[1].cr[0].CLK
clk25 => ia[1].ci[35].CLK
clk25 => ia[1].ci[34].CLK
clk25 => ia[1].ci[33].CLK
clk25 => ia[1].ci[32].CLK
clk25 => ia[1].ci[31].CLK
clk25 => ia[1].ci[30].CLK
clk25 => ia[1].ci[29].CLK
clk25 => ia[1].ci[28].CLK
clk25 => ia[1].ci[27].CLK
clk25 => ia[1].ci[26].CLK
clk25 => ia[1].ci[25].CLK
clk25 => ia[1].ci[24].CLK
clk25 => ia[1].ci[23].CLK
clk25 => ia[1].ci[22].CLK
clk25 => ia[1].ci[21].CLK
clk25 => ia[1].ci[20].CLK
clk25 => ia[1].ci[19].CLK
clk25 => ia[1].ci[18].CLK
clk25 => ia[1].ci[17].CLK
clk25 => ia[1].ci[16].CLK
clk25 => ia[1].ci[15].CLK
clk25 => ia[1].ci[14].CLK
clk25 => ia[1].ci[13].CLK
clk25 => ia[1].ci[12].CLK
clk25 => ia[1].ci[11].CLK
clk25 => ia[1].ci[10].CLK
clk25 => ia[1].ci[9].CLK
clk25 => ia[1].ci[8].CLK
clk25 => ia[1].ci[7].CLK
clk25 => ia[1].ci[6].CLK
clk25 => ia[1].ci[5].CLK
clk25 => ia[1].ci[4].CLK
clk25 => ia[1].ci[3].CLK
clk25 => ia[1].ci[2].CLK
clk25 => ia[1].ci[1].CLK
clk25 => ia[1].ci[0].CLK
clk25 => ia[1].x[9].CLK
clk25 => ia[1].x[8].CLK
clk25 => ia[1].x[7].CLK
clk25 => ia[1].x[6].CLK
clk25 => ia[1].x[5].CLK
clk25 => ia[1].x[4].CLK
clk25 => ia[1].x[3].CLK
clk25 => ia[1].x[2].CLK
clk25 => ia[1].x[1].CLK
clk25 => ia[1].x[0].CLK
clk25 => ia[1].y[8].CLK
clk25 => ia[1].y[7].CLK
clk25 => ia[1].y[6].CLK
clk25 => ia[1].y[5].CLK
clk25 => ia[1].y[4].CLK
clk25 => ia[1].y[3].CLK
clk25 => ia[1].y[2].CLK
clk25 => ia[1].y[1].CLK
clk25 => ia[1].y[0].CLK
clk25 => bclear[0].CLK
clk25 => bclear[1].CLK
clk25 => bclear[2].CLK
clk25 => bclear[3].CLK
clk25 => bcomp[0].CLK
clk25 => bcomp[1].CLK
clk25 => bcomp[2].CLK
clk25 => bcomp[3].CLK
clk25 => ifmd:g1:0:ifm.clock
clk25 => ow~4.OUTPUTSELECT
clk25 => oc~39.OUTPUTSELECT
clk25 => oc~38.OUTPUTSELECT
clk25 => oc~37.OUTPUTSELECT
clk25 => oc~36.OUTPUTSELECT
clk25 => oc~35.OUTPUTSELECT
clk25 => oc~34.OUTPUTSELECT
clk25 => oc~33.OUTPUTSELECT
clk25 => oc~32.OUTPUTSELECT
clk25 => oy~44.OUTPUTSELECT
clk25 => oy~43.OUTPUTSELECT
clk25 => oy~42.OUTPUTSELECT
clk25 => oy~41.OUTPUTSELECT
clk25 => oy~40.OUTPUTSELECT
clk25 => oy~39.OUTPUTSELECT
clk25 => oy~38.OUTPUTSELECT
clk25 => oy~37.OUTPUTSELECT
clk25 => oy~36.OUTPUTSELECT
clk25 => ox~49.OUTPUTSELECT
clk25 => ox~48.OUTPUTSELECT
clk25 => ox~47.OUTPUTSELECT
clk25 => ox~46.OUTPUTSELECT
clk25 => ox~45.OUTPUTSELECT
clk25 => ox~44.OUTPUTSELECT
clk25 => ox~43.OUTPUTSELECT
clk25 => ox~42.OUTPUTSELECT
clk25 => ox~41.OUTPUTSELECT
clk25 => ox~40.OUTPUTSELECT
clk50 => ow[0].CLK
clk50 => oc[0][7].CLK
clk50 => oc[0][6].CLK
clk50 => oc[0][5].CLK
clk50 => oc[0][4].CLK
clk50 => oc[0][3].CLK
clk50 => oc[0][2].CLK
clk50 => oc[0][1].CLK
clk50 => oc[0][0].CLK
clk50 => ox[0][9].CLK
clk50 => ox[0][8].CLK
clk50 => ox[0][7].CLK
clk50 => ox[0][6].CLK
clk50 => ox[0][5].CLK
clk50 => ox[0][4].CLK
clk50 => ox[0][3].CLK
clk50 => ox[0][2].CLK
clk50 => ox[0][1].CLK
clk50 => ox[0][0].CLK
clk50 => oy[0][8].CLK
clk50 => oy[0][7].CLK
clk50 => oy[0][6].CLK
clk50 => oy[0][5].CLK
clk50 => oy[0][4].CLK
clk50 => oy[0][3].CLK
clk50 => oy[0][2].CLK
clk50 => oy[0][1].CLK
clk50 => oy[0][0].CLK
reset => ia~987.OUTPUTSELECT
reset => ia~984.OUTPUTSELECT
reset => bcomp~27.OUTPUTSELECT
reset => bcomp~26.OUTPUTSELECT
reset => bcomp~25.OUTPUTSELECT
reset => bcomp~24.OUTPUTSELECT
reset => bclear~9.OUTPUTSELECT
reset => bclear~8.OUTPUTSELECT
reset => bclear~7.OUTPUTSELECT
reset => bclear~6.OUTPUTSELECT
reset => ia~980.OUTPUTSELECT
reset => ia~979.OUTPUTSELECT
reset => ia~978.OUTPUTSELECT
reset => ia~977.OUTPUTSELECT
reset => ia~976.OUTPUTSELECT
reset => ia~975.OUTPUTSELECT
reset => ia~974.OUTPUTSELECT
reset => ia~973.OUTPUTSELECT
reset => ia~972.OUTPUTSELECT
reset => ia~971.OUTPUTSELECT
reset => ia~970.OUTPUTSELECT
reset => ia~969.OUTPUTSELECT
reset => ia~968.OUTPUTSELECT
reset => ia~967.OUTPUTSELECT
reset => ia~966.OUTPUTSELECT
reset => ia~965.OUTPUTSELECT
reset => ia~964.OUTPUTSELECT
reset => ia~963.OUTPUTSELECT
reset => ia~962.OUTPUTSELECT
reset => ia~961.OUTPUTSELECT
reset => ia~960.OUTPUTSELECT
reset => ia~959.OUTPUTSELECT
reset => ia~958.OUTPUTSELECT
reset => ia~957.OUTPUTSELECT
reset => ia~956.OUTPUTSELECT
reset => ia~955.OUTPUTSELECT
reset => ia~954.OUTPUTSELECT
reset => ia~953.OUTPUTSELECT
reset => ia~952.OUTPUTSELECT
reset => ia~951.OUTPUTSELECT
reset => ia~950.OUTPUTSELECT
reset => ia~949.OUTPUTSELECT
reset => ia~948.OUTPUTSELECT
reset => ia~947.OUTPUTSELECT
reset => ia~946.OUTPUTSELECT
reset => ia~945.OUTPUTSELECT
reset => ia~944.OUTPUTSELECT
reset => ia~943.OUTPUTSELECT
reset => ia~942.OUTPUTSELECT
reset => ia~941.OUTPUTSELECT
reset => ia~940.OUTPUTSELECT
reset => ia~939.OUTPUTSELECT
reset => ia~938.OUTPUTSELECT
reset => ia~937.OUTPUTSELECT
reset => ia~936.OUTPUTSELECT
reset => ia~935.OUTPUTSELECT
reset => ia~934.OUTPUTSELECT
reset => ia~933.OUTPUTSELECT
reset => ia~932.OUTPUTSELECT
reset => ia~931.OUTPUTSELECT
reset => ia~930.OUTPUTSELECT
reset => ia~929.OUTPUTSELECT
reset => ia~928.OUTPUTSELECT
reset => ia~927.OUTPUTSELECT
reset => ia~926.OUTPUTSELECT
reset => ia~925.OUTPUTSELECT
reset => ia~924.OUTPUTSELECT
reset => ia~923.OUTPUTSELECT
reset => ia~922.OUTPUTSELECT
reset => ia~921.OUTPUTSELECT
reset => ia~920.OUTPUTSELECT
reset => ia~919.OUTPUTSELECT
reset => ia~918.OUTPUTSELECT
reset => ia~917.OUTPUTSELECT
reset => ia~916.OUTPUTSELECT
reset => ia~915.OUTPUTSELECT
reset => ia~914.OUTPUTSELECT
reset => ia~913.OUTPUTSELECT
reset => ia~912.OUTPUTSELECT
reset => ia~911.OUTPUTSELECT
reset => ia~910.OUTPUTSELECT
reset => ia~909.OUTPUTSELECT
reset => ia~908.OUTPUTSELECT
reset => ia~907.OUTPUTSELECT
reset => ia~906.OUTPUTSELECT
reset => ia~905.OUTPUTSELECT
reset => ia~904.OUTPUTSELECT
reset => ia~903.OUTPUTSELECT
reset => ia~902.OUTPUTSELECT
reset => ia~901.OUTPUTSELECT
reset => ia~900.OUTPUTSELECT
reset => ia~899.OUTPUTSELECT
reset => ia~898.OUTPUTSELECT
reset => ia~897.OUTPUTSELECT
reset => ia~896.OUTPUTSELECT
reset => ia~895.OUTPUTSELECT
reset => ia~894.OUTPUTSELECT
reset => ia~893.OUTPUTSELECT
reset => ia~892.OUTPUTSELECT
reset => ia~891.OUTPUTSELECT
reset => ia~890.OUTPUTSELECT
reset => ia~889.OUTPUTSELECT
reset => ia~888.OUTPUTSELECT
reset => ia~887.OUTPUTSELECT
reset => ia~886.OUTPUTSELECT
reset => ia~885.OUTPUTSELECT
reset => ia~884.OUTPUTSELECT
reset => ia~883.OUTPUTSELECT
reset => ia~882.OUTPUTSELECT
reset => ia~881.OUTPUTSELECT
reset => ia~880.OUTPUTSELECT
reset => ia~879.OUTPUTSELECT
reset => ia~878.OUTPUTSELECT
reset => ia~877.OUTPUTSELECT
reset => ia~876.OUTPUTSELECT
reset => ia~875.OUTPUTSELECT
reset => ia~874.OUTPUTSELECT
reset => ia~873.OUTPUTSELECT
reset => ia~872.OUTPUTSELECT
reset => ia~871.OUTPUTSELECT
reset => ia~870.OUTPUTSELECT
reset => ia~869.OUTPUTSELECT
reset => ia~868.OUTPUTSELECT
reset => ia~867.OUTPUTSELECT
reset => ia~866.OUTPUTSELECT
reset => ia~865.OUTPUTSELECT
reset => ia~864.OUTPUTSELECT
reset => ia~863.OUTPUTSELECT
reset => ia~862.OUTPUTSELECT
reset => ia~861.OUTPUTSELECT
reset => ia~860.OUTPUTSELECT
reset => ia~859.OUTPUTSELECT
reset => ia~858.OUTPUTSELECT
reset => ia~857.OUTPUTSELECT
reset => ia~856.OUTPUTSELECT
reset => ia~855.OUTPUTSELECT
reset => ia~854.OUTPUTSELECT
reset => ia~853.OUTPUTSELECT
reset => ia~852.OUTPUTSELECT
reset => ia~851.OUTPUTSELECT
reset => ia~850.OUTPUTSELECT
reset => ia~849.OUTPUTSELECT
reset => ia~848.OUTPUTSELECT
reset => ia~847.OUTPUTSELECT
reset => ia~846.OUTPUTSELECT
reset => ia~845.OUTPUTSELECT
reset => ia~844.OUTPUTSELECT
reset => ia~843.OUTPUTSELECT
reset => ia~842.OUTPUTSELECT
reset => ia~841.OUTPUTSELECT
reset => ia~840.OUTPUTSELECT
reset => ia~839.OUTPUTSELECT
reset => ia~838.OUTPUTSELECT
reset => ia~837.OUTPUTSELECT
reset => ia~836.OUTPUTSELECT
reset => ia~835.OUTPUTSELECT
reset => ia~834.OUTPUTSELECT
reset => ia~833.OUTPUTSELECT
reset => ia~832.OUTPUTSELECT
reset => ia~831.OUTPUTSELECT
reset => ia~830.OUTPUTSELECT
reset => ia~829.OUTPUTSELECT
reset => ia~828.OUTPUTSELECT
reset => ia~827.OUTPUTSELECT
reset => ia~826.OUTPUTSELECT
reset => ia~825.OUTPUTSELECT
reset => ia~824.OUTPUTSELECT
reset => ia~823.OUTPUTSELECT
reset => ia~822.OUTPUTSELECT
reset => ia~821.OUTPUTSELECT
reset => ia~820.OUTPUTSELECT
reset => ia~819.OUTPUTSELECT
reset => ia~818.OUTPUTSELECT
reset => ia~817.OUTPUTSELECT
reset => ia~816.OUTPUTSELECT
reset => ia~815.OUTPUTSELECT
reset => ia~814.OUTPUTSELECT
reset => ia~813.OUTPUTSELECT
reset => ia~812.OUTPUTSELECT
reset => ia~811.OUTPUTSELECT
reset => ia~810.OUTPUTSELECT
reset => ia~809.OUTPUTSELECT
reset => ia~808.OUTPUTSELECT
reset => ia~807.OUTPUTSELECT
reset => ia~806.OUTPUTSELECT
reset => ia~805.OUTPUTSELECT
reset => ia~804.OUTPUTSELECT
reset => ia~803.OUTPUTSELECT
reset => ia~802.OUTPUTSELECT
reset => ia~801.OUTPUTSELECT
reset => ia~800.OUTPUTSELECT
reset => ia~799.OUTPUTSELECT
reset => ia~798.OUTPUTSELECT
reset => ia~797.OUTPUTSELECT
reset => ia~796.OUTPUTSELECT
reset => ia~795.OUTPUTSELECT
reset => ia~794.OUTPUTSELECT
reset => ia~793.OUTPUTSELECT
reset => ia~792.OUTPUTSELECT
reset => ia~791.OUTPUTSELECT
reset => ia~790.OUTPUTSELECT
reset => ia~789.OUTPUTSELECT
reset => ia~788.OUTPUTSELECT
reset => ia~787.OUTPUTSELECT
reset => ia~786.OUTPUTSELECT
reset => ia~785.OUTPUTSELECT
reset => ia~784.OUTPUTSELECT
reset => ia~783.OUTPUTSELECT
reset => ia~782.OUTPUTSELECT
reset => ia~781.OUTPUTSELECT
reset => ia~780.OUTPUTSELECT
reset => ia~779.OUTPUTSELECT
reset => ia~778.OUTPUTSELECT
reset => ia~777.OUTPUTSELECT
reset => ia~776.OUTPUTSELECT
reset => ia~775.OUTPUTSELECT
reset => ia~774.OUTPUTSELECT
reset => ia~773.OUTPUTSELECT
reset => ia~772.OUTPUTSELECT
reset => ia~771.OUTPUTSELECT
reset => ia~770.OUTPUTSELECT
reset => ia~769.OUTPUTSELECT
reset => ia~768.OUTPUTSELECT
reset => ia~767.OUTPUTSELECT
reset => ia~766.OUTPUTSELECT
reset => ia~765.OUTPUTSELECT
reset => ia~764.OUTPUTSELECT
reset => ia~763.OUTPUTSELECT
reset => ia~762.OUTPUTSELECT
reset => ia~761.OUTPUTSELECT
reset => ia~760.OUTPUTSELECT
reset => ia~759.OUTPUTSELECT
reset => ia~758.OUTPUTSELECT
reset => ia~757.OUTPUTSELECT
reset => ia~756.OUTPUTSELECT
reset => ia~755.OUTPUTSELECT
reset => ia~754.OUTPUTSELECT
reset => ia~753.OUTPUTSELECT
reset => ia~752.OUTPUTSELECT
reset => ia~751.OUTPUTSELECT
reset => ia~750.OUTPUTSELECT
reset => ia~749.OUTPUTSELECT
reset => ia~748.OUTPUTSELECT
reset => ia~747.OUTPUTSELECT
reset => ia~746.OUTPUTSELECT
reset => ia~745.OUTPUTSELECT
reset => ia~744.OUTPUTSELECT
reset => ia~743.OUTPUTSELECT
reset => ia~742.OUTPUTSELECT
reset => ia~741.OUTPUTSELECT
reset => ia~740.OUTPUTSELECT
reset => ia~739.OUTPUTSELECT
reset => ia~738.OUTPUTSELECT
reset => ia~737.OUTPUTSELECT
reset => ia~736.OUTPUTSELECT
reset => ia~735.OUTPUTSELECT
reset => ia~734.OUTPUTSELECT
reset => ia~733.OUTPUTSELECT
reset => ia~732.OUTPUTSELECT
reset => ia~731.OUTPUTSELECT
reset => ia~730.OUTPUTSELECT
reset => ia~729.OUTPUTSELECT
reset => ia~728.OUTPUTSELECT
reset => ia~727.OUTPUTSELECT
reset => ia~726.OUTPUTSELECT
reset => ia~725.OUTPUTSELECT
reset => ia~724.OUTPUTSELECT
reset => ia~723.OUTPUTSELECT
reset => ia~722.OUTPUTSELECT
reset => ia~721.OUTPUTSELECT
reset => ia~720.OUTPUTSELECT
reset => ia~719.OUTPUTSELECT
reset => ia~718.OUTPUTSELECT
reset => ia~717.OUTPUTSELECT
reset => ia~716.OUTPUTSELECT
reset => ia~715.OUTPUTSELECT
reset => ia~714.OUTPUTSELECT
reset => ia~713.OUTPUTSELECT
reset => ia~712.OUTPUTSELECT
reset => ia~711.OUTPUTSELECT
reset => ia~710.OUTPUTSELECT
reset => ia~709.OUTPUTSELECT
reset => ia~708.OUTPUTSELECT
reset => ia~707.OUTPUTSELECT
reset => ia~706.OUTPUTSELECT
reset => ia~705.OUTPUTSELECT
reset => ia~704.OUTPUTSELECT
reset => ia~703.OUTPUTSELECT
reset => ia~702.OUTPUTSELECT
reset => ia~701.OUTPUTSELECT
reset => ia~700.OUTPUTSELECT
reset => ia~699.OUTPUTSELECT
reset => ia~698.OUTPUTSELECT
reset => ia~697.OUTPUTSELECT
reset => ia~696.OUTPUTSELECT
reset => ia~695.OUTPUTSELECT
reset => ia~694.OUTPUTSELECT
reset => ia~693.OUTPUTSELECT
reset => ia~692.OUTPUTSELECT
reset => ia~691.OUTPUTSELECT
reset => ia~690.OUTPUTSELECT
reset => ia~689.OUTPUTSELECT
reset => ia~688.OUTPUTSELECT
reset => ia~687.OUTPUTSELECT
reset => ia~686.OUTPUTSELECT
reset => ia~685.OUTPUTSELECT
reset => ia~684.OUTPUTSELECT
reset => ia~683.OUTPUTSELECT
reset => ia~682.OUTPUTSELECT
reset => ia~681.OUTPUTSELECT
reset => ia~680.OUTPUTSELECT
reset => ia~679.OUTPUTSELECT
reset => ia~678.OUTPUTSELECT
reset => ia~677.OUTPUTSELECT
reset => ia~676.OUTPUTSELECT
reset => ia~675.OUTPUTSELECT
reset => ia~674.OUTPUTSELECT
reset => ia~673.OUTPUTSELECT
reset => ia~672.OUTPUTSELECT
reset => ia~671.OUTPUTSELECT
reset => ia~670.OUTPUTSELECT
reset => ia~669.OUTPUTSELECT
reset => ia~668.OUTPUTSELECT
reset => ia~667.OUTPUTSELECT
reset => ia~666.OUTPUTSELECT
reset => ia~665.OUTPUTSELECT
reset => ia~664.OUTPUTSELECT
reset => ia~663.OUTPUTSELECT
reset => ia~662.OUTPUTSELECT
reset => ia~661.OUTPUTSELECT
reset => ia~660.OUTPUTSELECT
reset => ia~659.OUTPUTSELECT
reset => ia~658.OUTPUTSELECT
reset => ia~657.OUTPUTSELECT
reset => ia~656.OUTPUTSELECT
reset => ia~655.OUTPUTSELECT
reset => oc~47.OUTPUTSELECT
reset => oc~46.OUTPUTSELECT
reset => oc~45.OUTPUTSELECT
reset => oc~44.OUTPUTSELECT
reset => oc~43.OUTPUTSELECT
reset => oc~42.OUTPUTSELECT
reset => oc~41.OUTPUTSELECT
reset => oc~40.OUTPUTSELECT
reset => ow~5.OUTPUTSELECT
reset => oy[0][0].ENA
reset => oy[0][1].ENA
reset => oy[0][2].ENA
reset => oy[0][3].ENA
reset => oy[0][4].ENA
reset => oy[0][5].ENA
reset => oy[0][6].ENA
reset => oy[0][7].ENA
reset => oy[0][8].ENA
reset => ox[0][0].ENA
reset => ox[0][1].ENA
reset => ox[0][2].ENA
reset => ox[0][3].ENA
reset => ox[0][4].ENA
reset => ox[0][5].ENA
reset => ox[0][6].ENA
reset => ox[0][7].ENA
reset => ox[0][8].ENA
reset => ox[0][9].ENA
data => ia~165.DATAB
data => ia~985.DATAA
data => ia~164.OUTPUTSELECT
data => ia~163.OUTPUTSELECT
data => ia~162.OUTPUTSELECT
data => ia~161.OUTPUTSELECT
data => ia~160.OUTPUTSELECT
data => ia~159.OUTPUTSELECT
data => ia~158.OUTPUTSELECT
data => ia~157.OUTPUTSELECT
data => ia~156.OUTPUTSELECT
data => ia~155.OUTPUTSELECT
data => ia~154.OUTPUTSELECT
data => ia~153.OUTPUTSELECT
data => ia~152.OUTPUTSELECT
data => ia~151.OUTPUTSELECT
data => ia~150.OUTPUTSELECT
data => ia~149.OUTPUTSELECT
data => ia~148.OUTPUTSELECT
data => ia~147.OUTPUTSELECT
data => ia~146.OUTPUTSELECT
data => ia~145.OUTPUTSELECT
data => ia~144.OUTPUTSELECT
data => ia~143.OUTPUTSELECT
data => ia~142.OUTPUTSELECT
data => ia~141.OUTPUTSELECT
data => ia~140.OUTPUTSELECT
data => ia~139.OUTPUTSELECT
data => ia~138.OUTPUTSELECT
data => ia~137.OUTPUTSELECT
data => ia~136.OUTPUTSELECT
data => ia~135.OUTPUTSELECT
data => ia~134.OUTPUTSELECT
data => ia~133.OUTPUTSELECT
data => ia~132.OUTPUTSELECT
data => ia~131.OUTPUTSELECT
data => ia~130.OUTPUTSELECT
data => ia~129.OUTPUTSELECT
data => ia~128.OUTPUTSELECT
data => ia~127.OUTPUTSELECT
data => ia~126.OUTPUTSELECT
data => ia~125.OUTPUTSELECT
data => ia~124.OUTPUTSELECT
data => ia~123.OUTPUTSELECT
data => ia~122.OUTPUTSELECT
data => ia~121.OUTPUTSELECT
data => ia~120.OUTPUTSELECT
data => ia~119.OUTPUTSELECT
data => ia~118.OUTPUTSELECT
data => ia~117.OUTPUTSELECT
data => ia~116.OUTPUTSELECT
data => ia~115.OUTPUTSELECT
data => ia~114.OUTPUTSELECT
data => ia~113.OUTPUTSELECT
data => ia~112.OUTPUTSELECT
data => ia~111.OUTPUTSELECT
data => ia~110.OUTPUTSELECT
data => ia~109.OUTPUTSELECT
data => ia~108.OUTPUTSELECT
data => ia~107.OUTPUTSELECT
data => ia~106.OUTPUTSELECT
data => ia~105.OUTPUTSELECT
data => ia~104.OUTPUTSELECT
data => ia~103.OUTPUTSELECT
data => ia~102.OUTPUTSELECT
data => ia~101.OUTPUTSELECT
data => ia~100.OUTPUTSELECT
data => ia~99.OUTPUTSELECT
data => ia~98.OUTPUTSELECT
data => ia~97.OUTPUTSELECT
data => ia~96.OUTPUTSELECT
data => ia~95.OUTPUTSELECT
data => ia~94.OUTPUTSELECT
data => ia~93.OUTPUTSELECT
data => ia~92.OUTPUTSELECT
data => ia~91.OUTPUTSELECT
data => ia~90.OUTPUTSELECT
data => ia~89.OUTPUTSELECT
data => ia~88.OUTPUTSELECT
data => ia~87.OUTPUTSELECT
data => ia~86.OUTPUTSELECT
data => ia~85.OUTPUTSELECT
data => ia~84.OUTPUTSELECT
data => ia~83.OUTPUTSELECT
data => ia~82.OUTPUTSELECT
data => ia~81.OUTPUTSELECT
data => ia~80.OUTPUTSELECT
data => ia~79.OUTPUTSELECT
data => ia~78.OUTPUTSELECT
data => ia~77.OUTPUTSELECT
data => ia~76.OUTPUTSELECT
data => ia~75.OUTPUTSELECT
data => ia~74.OUTPUTSELECT
data => ia~73.OUTPUTSELECT
data => ia~72.OUTPUTSELECT
data => ia~71.OUTPUTSELECT
data => ia~70.OUTPUTSELECT
data => ia~69.OUTPUTSELECT
data => ia~68.OUTPUTSELECT
data => ia~67.OUTPUTSELECT
data => ia~66.OUTPUTSELECT
data => ia~65.OUTPUTSELECT
data => ia~64.OUTPUTSELECT
data => ia~63.OUTPUTSELECT
data => ia~62.OUTPUTSELECT
data => ia~61.OUTPUTSELECT
data => ia~60.OUTPUTSELECT
data => ia~59.OUTPUTSELECT
data => ia~58.OUTPUTSELECT
data => ia~57.OUTPUTSELECT
data => ia~56.OUTPUTSELECT
data => ia~55.OUTPUTSELECT
data => ia~54.OUTPUTSELECT
data => ia~53.OUTPUTSELECT
data => ia~52.OUTPUTSELECT
data => ia~51.OUTPUTSELECT
data => ia~50.OUTPUTSELECT
data => ia~49.OUTPUTSELECT
data => ia~48.OUTPUTSELECT
data => ia~47.OUTPUTSELECT
data => ia~46.OUTPUTSELECT
data => ia~45.OUTPUTSELECT
data => ia~44.OUTPUTSELECT
data => ia~43.OUTPUTSELECT
data => ia~42.OUTPUTSELECT
data => ia~41.OUTPUTSELECT
data => ia~40.OUTPUTSELECT
data => ia~39.OUTPUTSELECT
data => ia~38.OUTPUTSELECT
data => ia~37.OUTPUTSELECT
data => ia~36.OUTPUTSELECT
data => ia~35.OUTPUTSELECT
data => ia~34.OUTPUTSELECT
data => ia~33.OUTPUTSELECT
data => ia~32.OUTPUTSELECT
data => ia~31.OUTPUTSELECT
data => ia~30.OUTPUTSELECT
data => ia~29.OUTPUTSELECT
data => ia~28.OUTPUTSELECT
data => ia~27.OUTPUTSELECT
data => ia~26.OUTPUTSELECT
data => ia~25.OUTPUTSELECT
data => ia~24.OUTPUTSELECT
data => ia~23.OUTPUTSELECT
data => ia~22.OUTPUTSELECT
data => ia~21.OUTPUTSELECT
data => ia~20.OUTPUTSELECT
data => ia~19.OUTPUTSELECT
data => ia~18.OUTPUTSELECT
data => ia~17.OUTPUTSELECT
data => ia~16.OUTPUTSELECT
data => ia~15.OUTPUTSELECT
data => ia~14.OUTPUTSELECT
data => ia~13.OUTPUTSELECT
data => ia~12.OUTPUTSELECT
data => ia~11.OUTPUTSELECT
data => ia~10.OUTPUTSELECT
data => ia~9.OUTPUTSELECT
data => ia~8.OUTPUTSELECT
data => ia~7.OUTPUTSELECT
data => ia~6.OUTPUTSELECT
data => ia~5.OUTPUTSELECT
data => ia~4.OUTPUTSELECT
data => ia~3.OUTPUTSELECT
data => ia~2.OUTPUTSELECT
xin[0] => ia~155.DATAB
xin[1] => ia~154.DATAB
xin[2] => ia~153.DATAB
xin[3] => ia~152.DATAB
xin[4] => ia~151.DATAB
xin[5] => ia~150.DATAB
xin[6] => ia~149.DATAB
xin[7] => ia~148.DATAB
xin[8] => ia~147.DATAB
xin[9] => ia~146.DATAB
yin[0] => ia~164.DATAB
yin[1] => ia~163.DATAB
yin[2] => ia~162.DATAB
yin[3] => ia~161.DATAB
yin[4] => ia~160.DATAB
yin[5] => ia~159.DATAB
yin[6] => ia~158.DATAB
yin[7] => ia~157.DATAB
yin[8] => ia~156.DATAB
ain[0] => ia~37.DATAB
ain[1] => ia~36.DATAB
ain[2] => ia~35.DATAB
ain[3] => ia~34.DATAB
ain[4] => ia~33.DATAB
ain[5] => ia~32.DATAB
ain[6] => ia~31.DATAB
ain[7] => ia~30.DATAB
ain[8] => ia~29.DATAB
ain[9] => ia~28.DATAB
ain[10] => ia~27.DATAB
ain[11] => ia~26.DATAB
ain[12] => ia~25.DATAB
ain[13] => ia~24.DATAB
ain[14] => ia~23.DATAB
ain[15] => ia~22.DATAB
ain[16] => ia~21.DATAB
ain[17] => ia~20.DATAB
ain[18] => ia~19.DATAB
ain[19] => ia~18.DATAB
ain[20] => ia~17.DATAB
ain[21] => ia~16.DATAB
ain[22] => ia~15.DATAB
ain[23] => ia~14.DATAB
ain[24] => ia~13.DATAB
ain[25] => ia~12.DATAB
ain[26] => ia~11.DATAB
ain[27] => ia~10.DATAB
ain[28] => ia~9.DATAB
ain[29] => ia~8.DATAB
ain[30] => ia~7.DATAB
ain[31] => ia~6.DATAB
ain[32] => ia~5.DATAB
ain[33] => ia~4.DATAB
ain[34] => ia~3.DATAB
ain[35] => ia~2.DATAB
bin[0] => ia~73.DATAB
bin[1] => ia~72.DATAB
bin[2] => ia~71.DATAB
bin[3] => ia~70.DATAB
bin[4] => ia~69.DATAB
bin[5] => ia~68.DATAB
bin[6] => ia~67.DATAB
bin[7] => ia~66.DATAB
bin[8] => ia~65.DATAB
bin[9] => ia~64.DATAB
bin[10] => ia~63.DATAB
bin[11] => ia~62.DATAB
bin[12] => ia~61.DATAB
bin[13] => ia~60.DATAB
bin[14] => ia~59.DATAB
bin[15] => ia~58.DATAB
bin[16] => ia~57.DATAB
bin[17] => ia~56.DATAB
bin[18] => ia~55.DATAB
bin[19] => ia~54.DATAB
bin[20] => ia~53.DATAB
bin[21] => ia~52.DATAB
bin[22] => ia~51.DATAB
bin[23] => ia~50.DATAB
bin[24] => ia~49.DATAB
bin[25] => ia~48.DATAB
bin[26] => ia~47.DATAB
bin[27] => ia~46.DATAB
bin[28] => ia~45.DATAB
bin[29] => ia~44.DATAB
bin[30] => ia~43.DATAB
bin[31] => ia~42.DATAB
bin[32] => ia~41.DATAB
bin[33] => ia~40.DATAB
bin[34] => ia~39.DATAB
bin[35] => ia~38.DATAB
cr[0] => ia~109.DATAB
cr[1] => ia~108.DATAB
cr[2] => ia~107.DATAB
cr[3] => ia~106.DATAB
cr[4] => ia~105.DATAB
cr[5] => ia~104.DATAB
cr[6] => ia~103.DATAB
cr[7] => ia~102.DATAB
cr[8] => ia~101.DATAB
cr[9] => ia~100.DATAB
cr[10] => ia~99.DATAB
cr[11] => ia~98.DATAB
cr[12] => ia~97.DATAB
cr[13] => ia~96.DATAB
cr[14] => ia~95.DATAB
cr[15] => ia~94.DATAB
cr[16] => ia~93.DATAB
cr[17] => ia~92.DATAB
cr[18] => ia~91.DATAB
cr[19] => ia~90.DATAB
cr[20] => ia~89.DATAB
cr[21] => ia~88.DATAB
cr[22] => ia~87.DATAB
cr[23] => ia~86.DATAB
cr[24] => ia~85.DATAB
cr[25] => ia~84.DATAB
cr[26] => ia~83.DATAB
cr[27] => ia~82.DATAB
cr[28] => ia~81.DATAB
cr[29] => ia~80.DATAB
cr[30] => ia~79.DATAB
cr[31] => ia~78.DATAB
cr[32] => ia~77.DATAB
cr[33] => ia~76.DATAB
cr[34] => ia~75.DATAB
cr[35] => ia~74.DATAB
ci[0] => ia~145.DATAB
ci[1] => ia~144.DATAB
ci[2] => ia~143.DATAB
ci[3] => ia~142.DATAB
ci[4] => ia~141.DATAB
ci[5] => ia~140.DATAB
ci[6] => ia~139.DATAB
ci[7] => ia~138.DATAB
ci[8] => ia~137.DATAB
ci[9] => ia~136.DATAB
ci[10] => ia~135.DATAB
ci[11] => ia~134.DATAB
ci[12] => ia~133.DATAB
ci[13] => ia~132.DATAB
ci[14] => ia~131.DATAB
ci[15] => ia~130.DATAB
ci[16] => ia~129.DATAB
ci[17] => ia~128.DATAB
ci[18] => ia~127.DATAB
ci[19] => ia~126.DATAB
ci[20] => ia~125.DATAB
ci[21] => ia~124.DATAB
ci[22] => ia~123.DATAB
ci[23] => ia~122.DATAB
ci[24] => ia~121.DATAB
ci[25] => ia~120.DATAB
ci[26] => ia~119.DATAB
ci[27] => ia~118.DATAB
ci[28] => ia~117.DATAB
ci[29] => ia~116.DATAB
ci[30] => ia~115.DATAB
ci[31] => ia~114.DATAB
ci[32] => ia~113.DATAB
ci[33] => ia~112.DATAB
ci[34] => ia~111.DATAB
ci[35] => ia~110.DATAB
xout[0] <= ox[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= ox[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= ox[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= ox[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= ox[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= ox[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= ox[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= ox[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= ox[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= ox[0][9].DB_MAX_OUTPUT_PORT_TYPE
yout[0] <= oy[0][0].DB_MAX_OUTPUT_PORT_TYPE
yout[1] <= oy[0][1].DB_MAX_OUTPUT_PORT_TYPE
yout[2] <= oy[0][2].DB_MAX_OUTPUT_PORT_TYPE
yout[3] <= oy[0][3].DB_MAX_OUTPUT_PORT_TYPE
yout[4] <= oy[0][4].DB_MAX_OUTPUT_PORT_TYPE
yout[5] <= oy[0][5].DB_MAX_OUTPUT_PORT_TYPE
yout[6] <= oy[0][6].DB_MAX_OUTPUT_PORT_TYPE
yout[7] <= oy[0][7].DB_MAX_OUTPUT_PORT_TYPE
yout[8] <= oy[0][8].DB_MAX_OUTPUT_PORT_TYPE
count[0] <= oc[0][0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= oc[0][1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= oc[0][2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= oc[0][3].DB_MAX_OUTPUT_PORT_TYPE
count[4] <= oc[0][4].DB_MAX_OUTPUT_PORT_TYPE
count[5] <= oc[0][5].DB_MAX_OUTPUT_PORT_TYPE
count[6] <= oc[0][6].DB_MAX_OUTPUT_PORT_TYPE
count[7] <= oc[0][7].DB_MAX_OUTPUT_PORT_TYPE
full <= ia[1].d.DB_MAX_OUTPUT_PORT_TYPE
we <= ow[0].DB_MAX_OUTPUT_PORT_TYPE


|ifv|hook:IFM|ifmunitd:ifm|ifmd:\g1:0:ifm
clock => done.CLK
clock => counter[7].CLK
clock => counter[6].CLK
clock => counter[5].CLK
clock => counter[4].CLK
clock => counter[3].CLK
clock => counter[2].CLK
clock => counter[1].CLK
clock => counter[0].CLK
clock => oldr[35].CLK
clock => oldr[34].CLK
clock => oldr[33].CLK
clock => oldr[32].CLK
clock => oldr[31].CLK
clock => oldr[30].CLK
clock => oldr[29].CLK
clock => oldr[28].CLK
clock => oldr[27].CLK
clock => oldr[26].CLK
clock => oldr[25].CLK
clock => oldr[24].CLK
clock => oldr[23].CLK
clock => oldr[22].CLK
clock => oldr[21].CLK
clock => oldr[20].CLK
clock => oldr[19].CLK
clock => oldr[18].CLK
clock => oldr[17].CLK
clock => oldr[16].CLK
clock => oldr[15].CLK
clock => oldr[14].CLK
clock => oldr[13].CLK
clock => oldr[12].CLK
clock => oldr[11].CLK
clock => oldr[10].CLK
clock => oldr[9].CLK
clock => oldr[8].CLK
clock => oldr[7].CLK
clock => oldr[6].CLK
clock => oldr[5].CLK
clock => oldr[4].CLK
clock => oldr[3].CLK
clock => oldr[2].CLK
clock => oldr[1].CLK
clock => oldr[0].CLK
clock => oldi[35].CLK
clock => oldi[34].CLK
clock => oldi[33].CLK
clock => oldi[32].CLK
clock => oldi[31].CLK
clock => oldi[30].CLK
clock => oldi[29].CLK
clock => oldi[28].CLK
clock => oldi[27].CLK
clock => oldi[26].CLK
clock => oldi[25].CLK
clock => oldi[24].CLK
clock => oldi[23].CLK
clock => oldi[22].CLK
clock => oldi[21].CLK
clock => oldi[20].CLK
clock => oldi[19].CLK
clock => oldi[18].CLK
clock => oldi[17].CLK
clock => oldi[16].CLK
clock => oldi[15].CLK
clock => oldi[14].CLK
clock => oldi[13].CLK
clock => oldi[12].CLK
clock => oldi[11].CLK
clock => oldi[10].CLK
clock => oldi[9].CLK
clock => oldi[8].CLK
clock => oldi[7].CLK
clock => oldi[6].CLK
clock => oldi[5].CLK
clock => oldi[4].CLK
clock => oldi[3].CLK
clock => oldi[2].CLK
clock => oldi[1].CLK
clock => oldi[0].CLK
clock => x[9].CLK
clock => x[8].CLK
clock => x[7].CLK
clock => x[6].CLK
clock => x[5].CLK
clock => x[4].CLK
clock => x[3].CLK
clock => x[2].CLK
clock => x[1].CLK
clock => x[0].CLK
clock => y[8].CLK
clock => y[7].CLK
clock => y[6].CLK
clock => y[5].CLK
clock => y[4].CLK
clock => y[3].CLK
clock => y[2].CLK
clock => y[1].CLK
clock => y[0].CLK
clr => y~26.OUTPUTSELECT
clr => y~25.OUTPUTSELECT
clr => y~24.OUTPUTSELECT
clr => y~23.OUTPUTSELECT
clr => y~22.OUTPUTSELECT
clr => y~21.OUTPUTSELECT
clr => y~20.OUTPUTSELECT
clr => y~19.OUTPUTSELECT
clr => y~18.OUTPUTSELECT
clr => x~29.OUTPUTSELECT
clr => x~28.OUTPUTSELECT
clr => x~27.OUTPUTSELECT
clr => x~26.OUTPUTSELECT
clr => x~25.OUTPUTSELECT
clr => x~24.OUTPUTSELECT
clr => x~23.OUTPUTSELECT
clr => x~22.OUTPUTSELECT
clr => x~21.OUTPUTSELECT
clr => x~20.OUTPUTSELECT
clr => oldi~107.OUTPUTSELECT
clr => oldi~106.OUTPUTSELECT
clr => oldi~105.OUTPUTSELECT
clr => oldi~104.OUTPUTSELECT
clr => oldi~103.OUTPUTSELECT
clr => oldi~102.OUTPUTSELECT
clr => oldi~101.OUTPUTSELECT
clr => oldi~100.OUTPUTSELECT
clr => oldi~99.OUTPUTSELECT
clr => oldi~98.OUTPUTSELECT
clr => oldi~97.OUTPUTSELECT
clr => oldi~96.OUTPUTSELECT
clr => oldi~95.OUTPUTSELECT
clr => oldi~94.OUTPUTSELECT
clr => oldi~93.OUTPUTSELECT
clr => oldi~92.OUTPUTSELECT
clr => oldi~91.OUTPUTSELECT
clr => oldi~90.OUTPUTSELECT
clr => oldi~89.OUTPUTSELECT
clr => oldi~88.OUTPUTSELECT
clr => oldi~87.OUTPUTSELECT
clr => oldi~86.OUTPUTSELECT
clr => oldi~85.OUTPUTSELECT
clr => oldi~84.OUTPUTSELECT
clr => oldi~83.OUTPUTSELECT
clr => oldi~82.OUTPUTSELECT
clr => oldi~81.OUTPUTSELECT
clr => oldi~80.OUTPUTSELECT
clr => oldi~79.OUTPUTSELECT
clr => oldi~78.OUTPUTSELECT
clr => oldi~77.OUTPUTSELECT
clr => oldi~76.OUTPUTSELECT
clr => oldi~75.OUTPUTSELECT
clr => oldi~74.OUTPUTSELECT
clr => oldi~73.OUTPUTSELECT
clr => oldi~72.OUTPUTSELECT
clr => oldr~107.OUTPUTSELECT
clr => oldr~106.OUTPUTSELECT
clr => oldr~105.OUTPUTSELECT
clr => oldr~104.OUTPUTSELECT
clr => oldr~103.OUTPUTSELECT
clr => oldr~102.OUTPUTSELECT
clr => oldr~101.OUTPUTSELECT
clr => oldr~100.OUTPUTSELECT
clr => oldr~99.OUTPUTSELECT
clr => oldr~98.OUTPUTSELECT
clr => oldr~97.OUTPUTSELECT
clr => oldr~96.OUTPUTSELECT
clr => oldr~95.OUTPUTSELECT
clr => oldr~94.OUTPUTSELECT
clr => oldr~93.OUTPUTSELECT
clr => oldr~92.OUTPUTSELECT
clr => oldr~91.OUTPUTSELECT
clr => oldr~90.OUTPUTSELECT
clr => oldr~89.OUTPUTSELECT
clr => oldr~88.OUTPUTSELECT
clr => oldr~87.OUTPUTSELECT
clr => oldr~86.OUTPUTSELECT
clr => oldr~85.OUTPUTSELECT
clr => oldr~84.OUTPUTSELECT
clr => oldr~83.OUTPUTSELECT
clr => oldr~82.OUTPUTSELECT
clr => oldr~81.OUTPUTSELECT
clr => oldr~80.OUTPUTSELECT
clr => oldr~79.OUTPUTSELECT
clr => oldr~78.OUTPUTSELECT
clr => oldr~77.OUTPUTSELECT
clr => oldr~76.OUTPUTSELECT
clr => oldr~75.OUTPUTSELECT
clr => oldr~74.OUTPUTSELECT
clr => oldr~73.OUTPUTSELECT
clr => oldr~72.OUTPUTSELECT
clr => counter~31.OUTPUTSELECT
clr => counter~30.OUTPUTSELECT
clr => counter~29.OUTPUTSELECT
clr => counter~28.OUTPUTSELECT
clr => counter~27.OUTPUTSELECT
clr => counter~26.OUTPUTSELECT
clr => counter~25.OUTPUTSELECT
clr => counter~24.OUTPUTSELECT
clr => done~1.OUTPUTSELECT
clr => ready~0.IN1
compute => y~8.OUTPUTSELECT
compute => y~7.OUTPUTSELECT
compute => y~6.OUTPUTSELECT
compute => y~5.OUTPUTSELECT
compute => y~4.OUTPUTSELECT
compute => y~3.OUTPUTSELECT
compute => y~2.OUTPUTSELECT
compute => y~1.OUTPUTSELECT
compute => y~0.OUTPUTSELECT
compute => x~9.OUTPUTSELECT
compute => x~8.OUTPUTSELECT
compute => x~7.OUTPUTSELECT
compute => x~6.OUTPUTSELECT
compute => x~5.OUTPUTSELECT
compute => x~4.OUTPUTSELECT
compute => x~3.OUTPUTSELECT
compute => x~2.OUTPUTSELECT
compute => x~1.OUTPUTSELECT
compute => x~0.OUTPUTSELECT
compute => oldi~35.OUTPUTSELECT
compute => oldi~34.OUTPUTSELECT
compute => oldi~33.OUTPUTSELECT
compute => oldi~32.OUTPUTSELECT
compute => oldi~31.OUTPUTSELECT
compute => oldi~30.OUTPUTSELECT
compute => oldi~29.OUTPUTSELECT
compute => oldi~28.OUTPUTSELECT
compute => oldi~27.OUTPUTSELECT
compute => oldi~26.OUTPUTSELECT
compute => oldi~25.OUTPUTSELECT
compute => oldi~24.OUTPUTSELECT
compute => oldi~23.OUTPUTSELECT
compute => oldi~22.OUTPUTSELECT
compute => oldi~21.OUTPUTSELECT
compute => oldi~20.OUTPUTSELECT
compute => oldi~19.OUTPUTSELECT
compute => oldi~18.OUTPUTSELECT
compute => oldi~17.OUTPUTSELECT
compute => oldi~16.OUTPUTSELECT
compute => oldi~15.OUTPUTSELECT
compute => oldi~14.OUTPUTSELECT
compute => oldi~13.OUTPUTSELECT
compute => oldi~12.OUTPUTSELECT
compute => oldi~11.OUTPUTSELECT
compute => oldi~10.OUTPUTSELECT
compute => oldi~9.OUTPUTSELECT
compute => oldi~8.OUTPUTSELECT
compute => oldi~7.OUTPUTSELECT
compute => oldi~6.OUTPUTSELECT
compute => oldi~5.OUTPUTSELECT
compute => oldi~4.OUTPUTSELECT
compute => oldi~3.OUTPUTSELECT
compute => oldi~2.OUTPUTSELECT
compute => oldi~1.OUTPUTSELECT
compute => oldi~0.OUTPUTSELECT
compute => oldr~35.OUTPUTSELECT
compute => oldr~34.OUTPUTSELECT
compute => oldr~33.OUTPUTSELECT
compute => oldr~32.OUTPUTSELECT
compute => oldr~31.OUTPUTSELECT
compute => oldr~30.OUTPUTSELECT
compute => oldr~29.OUTPUTSELECT
compute => oldr~28.OUTPUTSELECT
compute => oldr~27.OUTPUTSELECT
compute => oldr~26.OUTPUTSELECT
compute => oldr~25.OUTPUTSELECT
compute => oldr~24.OUTPUTSELECT
compute => oldr~23.OUTPUTSELECT
compute => oldr~22.OUTPUTSELECT
compute => oldr~21.OUTPUTSELECT
compute => oldr~20.OUTPUTSELECT
compute => oldr~19.OUTPUTSELECT
compute => oldr~18.OUTPUTSELECT
compute => oldr~17.OUTPUTSELECT
compute => oldr~16.OUTPUTSELECT
compute => oldr~15.OUTPUTSELECT
compute => oldr~14.OUTPUTSELECT
compute => oldr~13.OUTPUTSELECT
compute => oldr~12.OUTPUTSELECT
compute => oldr~11.OUTPUTSELECT
compute => oldr~10.OUTPUTSELECT
compute => oldr~9.OUTPUTSELECT
compute => oldr~8.OUTPUTSELECT
compute => oldr~7.OUTPUTSELECT
compute => oldr~6.OUTPUTSELECT
compute => oldr~5.OUTPUTSELECT
compute => oldr~4.OUTPUTSELECT
compute => oldr~3.OUTPUTSELECT
compute => oldr~2.OUTPUTSELECT
compute => oldr~1.OUTPUTSELECT
compute => oldr~0.OUTPUTSELECT
compute => counter~15.OUTPUTSELECT
compute => counter~14.OUTPUTSELECT
compute => counter~13.OUTPUTSELECT
compute => counter~12.OUTPUTSELECT
compute => counter~11.OUTPUTSELECT
compute => counter~10.OUTPUTSELECT
compute => counter~9.OUTPUTSELECT
compute => counter~8.OUTPUTSELECT
compute => ready~0.IN0
xin[0] => x~9.DATAA
xin[1] => x~8.DATAA
xin[2] => x~7.DATAA
xin[3] => x~6.DATAA
xin[4] => x~5.DATAA
xin[5] => x~4.DATAA
xin[6] => x~3.DATAA
xin[7] => x~2.DATAA
xin[8] => x~1.DATAA
xin[9] => x~0.DATAA
yin[0] => y~8.DATAA
yin[1] => y~7.DATAA
yin[2] => y~6.DATAA
yin[3] => y~5.DATAA
yin[4] => y~4.DATAA
yin[5] => y~3.DATAA
yin[6] => y~2.DATAA
yin[7] => y~1.DATAA
yin[8] => y~0.DATAA
ain[0] => oldr~35.DATAA
ain[1] => oldr~34.DATAA
ain[2] => oldr~33.DATAA
ain[3] => oldr~32.DATAA
ain[4] => oldr~31.DATAA
ain[5] => oldr~30.DATAA
ain[6] => oldr~29.DATAA
ain[7] => oldr~28.DATAA
ain[8] => oldr~27.DATAA
ain[9] => oldr~26.DATAA
ain[10] => oldr~25.DATAA
ain[11] => oldr~24.DATAA
ain[12] => oldr~23.DATAA
ain[13] => oldr~22.DATAA
ain[14] => oldr~21.DATAA
ain[15] => oldr~20.DATAA
ain[16] => oldr~19.DATAA
ain[17] => oldr~18.DATAA
ain[18] => oldr~17.DATAA
ain[19] => oldr~16.DATAA
ain[20] => oldr~15.DATAA
ain[21] => oldr~14.DATAA
ain[22] => oldr~13.DATAA
ain[23] => oldr~12.DATAA
ain[24] => oldr~11.DATAA
ain[25] => oldr~10.DATAA
ain[26] => oldr~9.DATAA
ain[27] => oldr~8.DATAA
ain[28] => oldr~7.DATAA
ain[29] => oldr~6.DATAA
ain[30] => oldr~5.DATAA
ain[31] => oldr~4.DATAA
ain[32] => oldr~3.DATAA
ain[33] => oldr~2.DATAA
ain[34] => oldr~1.DATAA
ain[35] => oldr~0.DATAA
bin[0] => oldi~35.DATAA
bin[1] => oldi~34.DATAA
bin[2] => oldi~33.DATAA
bin[3] => oldi~32.DATAA
bin[4] => oldi~31.DATAA
bin[5] => oldi~30.DATAA
bin[6] => oldi~29.DATAA
bin[7] => oldi~28.DATAA
bin[8] => oldi~27.DATAA
bin[9] => oldi~26.DATAA
bin[10] => oldi~25.DATAA
bin[11] => oldi~24.DATAA
bin[12] => oldi~23.DATAA
bin[13] => oldi~22.DATAA
bin[14] => oldi~21.DATAA
bin[15] => oldi~20.DATAA
bin[16] => oldi~19.DATAA
bin[17] => oldi~18.DATAA
bin[18] => oldi~17.DATAA
bin[19] => oldi~16.DATAA
bin[20] => oldi~15.DATAA
bin[21] => oldi~14.DATAA
bin[22] => oldi~13.DATAA
bin[23] => oldi~12.DATAA
bin[24] => oldi~11.DATAA
bin[25] => oldi~10.DATAA
bin[26] => oldi~9.DATAA
bin[27] => oldi~8.DATAA
bin[28] => oldi~7.DATAA
bin[29] => oldi~6.DATAA
bin[30] => oldi~5.DATAA
bin[31] => oldi~4.DATAA
bin[32] => oldi~3.DATAA
bin[33] => oldi~2.DATAA
bin[34] => oldi~1.DATAA
bin[35] => oldi~0.DATAA
cr[0] => Add2.IN36
cr[1] => Add2.IN35
cr[2] => Add2.IN34
cr[3] => Add2.IN33
cr[4] => Add2.IN32
cr[5] => Add2.IN31
cr[6] => Add2.IN30
cr[7] => Add2.IN29
cr[8] => Add2.IN28
cr[9] => Add2.IN27
cr[10] => Add2.IN26
cr[11] => Add2.IN25
cr[12] => Add2.IN24
cr[13] => Add2.IN23
cr[14] => Add2.IN22
cr[15] => Add2.IN21
cr[16] => Add2.IN20
cr[17] => Add2.IN19
cr[18] => Add2.IN18
cr[19] => Add2.IN17
cr[20] => Add2.IN16
cr[21] => Add2.IN15
cr[22] => Add2.IN14
cr[23] => Add2.IN13
cr[24] => Add2.IN12
cr[25] => Add2.IN11
cr[26] => Add2.IN10
cr[27] => Add2.IN9
cr[28] => Add2.IN8
cr[29] => Add2.IN7
cr[30] => Add2.IN6
cr[31] => Add2.IN5
cr[32] => Add2.IN4
cr[33] => Add2.IN3
cr[34] => Add2.IN2
cr[35] => Add2.IN1
ci[0] => Add3.IN37
ci[1] => Add3.IN36
ci[2] => Add3.IN35
ci[3] => Add3.IN34
ci[4] => Add3.IN33
ci[5] => Add3.IN32
ci[6] => Add3.IN31
ci[7] => Add3.IN30
ci[8] => Add3.IN29
ci[9] => Add3.IN28
ci[10] => Add3.IN27
ci[11] => Add3.IN26
ci[12] => Add3.IN25
ci[13] => Add3.IN24
ci[14] => Add3.IN23
ci[15] => Add3.IN22
ci[16] => Add3.IN21
ci[17] => Add3.IN20
ci[18] => Add3.IN19
ci[19] => Add3.IN18
ci[20] => Add3.IN17
ci[21] => Add3.IN16
ci[22] => Add3.IN15
ci[23] => Add3.IN14
ci[24] => Add3.IN13
ci[25] => Add3.IN12
ci[26] => Add3.IN11
ci[27] => Add3.IN10
ci[28] => Add3.IN9
ci[29] => Add3.IN8
ci[30] => Add3.IN7
ci[31] => Add3.IN6
ci[32] => Add3.IN5
ci[33] => Add3.IN4
ci[34] => Add3.IN3
ci[35] => Add3.IN2
xout[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= x[5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= x[6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= x[7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= x[8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= x[9].DB_MAX_OUTPUT_PORT_TYPE
yout[0] <= y[0].DB_MAX_OUTPUT_PORT_TYPE
yout[1] <= y[1].DB_MAX_OUTPUT_PORT_TYPE
yout[2] <= y[2].DB_MAX_OUTPUT_PORT_TYPE
yout[3] <= y[3].DB_MAX_OUTPUT_PORT_TYPE
yout[4] <= y[4].DB_MAX_OUTPUT_PORT_TYPE
yout[5] <= y[5].DB_MAX_OUTPUT_PORT_TYPE
yout[6] <= y[6].DB_MAX_OUTPUT_PORT_TYPE
yout[7] <= y[7].DB_MAX_OUTPUT_PORT_TYPE
yout[8] <= y[8].DB_MAX_OUTPUT_PORT_TYPE
count[0] <= counter[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= counter[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= counter[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= counter[3].DB_MAX_OUTPUT_PORT_TYPE
count[4] <= counter[4].DB_MAX_OUTPUT_PORT_TYPE
count[5] <= counter[5].DB_MAX_OUTPUT_PORT_TYPE
count[6] <= counter[6].DB_MAX_OUTPUT_PORT_TYPE
count[7] <= counter[7].DB_MAX_OUTPUT_PORT_TYPE
don <= done.DB_MAX_OUTPUT_PORT_TYPE
ready <= ready~0.DB_MAX_OUTPUT_PORT_TYPE


|ifv|hook:IFM|ifmunitd:ifm|ifmd:\g1:0:ifm|sqr2:multa
dataa[0] => altsquare:altsquare_component.data[0]
dataa[1] => altsquare:altsquare_component.data[1]
dataa[2] => altsquare:altsquare_component.data[2]
dataa[3] => altsquare:altsquare_component.data[3]
dataa[4] => altsquare:altsquare_component.data[4]
dataa[5] => altsquare:altsquare_component.data[5]
dataa[6] => altsquare:altsquare_component.data[6]
dataa[7] => altsquare:altsquare_component.data[7]
dataa[8] => altsquare:altsquare_component.data[8]
dataa[9] => altsquare:altsquare_component.data[9]
dataa[10] => altsquare:altsquare_component.data[10]
dataa[11] => altsquare:altsquare_component.data[11]
dataa[12] => altsquare:altsquare_component.data[12]
dataa[13] => altsquare:altsquare_component.data[13]
dataa[14] => altsquare:altsquare_component.data[14]
dataa[15] => altsquare:altsquare_component.data[15]
dataa[16] => altsquare:altsquare_component.data[16]
dataa[17] => altsquare:altsquare_component.data[17]
dataa[18] => altsquare:altsquare_component.data[18]
dataa[19] => altsquare:altsquare_component.data[19]
dataa[20] => altsquare:altsquare_component.data[20]
dataa[21] => altsquare:altsquare_component.data[21]
dataa[22] => altsquare:altsquare_component.data[22]
dataa[23] => altsquare:altsquare_component.data[23]
dataa[24] => altsquare:altsquare_component.data[24]
dataa[25] => altsquare:altsquare_component.data[25]
dataa[26] => altsquare:altsquare_component.data[26]
dataa[27] => altsquare:altsquare_component.data[27]
dataa[28] => altsquare:altsquare_component.data[28]
dataa[29] => altsquare:altsquare_component.data[29]
dataa[30] => altsquare:altsquare_component.data[30]
dataa[31] => altsquare:altsquare_component.data[31]
dataa[32] => altsquare:altsquare_component.data[32]
dataa[33] => altsquare:altsquare_component.data[33]
dataa[34] => altsquare:altsquare_component.data[34]
dataa[35] => altsquare:altsquare_component.data[35]
result[0] <= altsquare:altsquare_component.result[0]
result[1] <= altsquare:altsquare_component.result[1]
result[2] <= altsquare:altsquare_component.result[2]
result[3] <= altsquare:altsquare_component.result[3]
result[4] <= altsquare:altsquare_component.result[4]
result[5] <= altsquare:altsquare_component.result[5]
result[6] <= altsquare:altsquare_component.result[6]
result[7] <= altsquare:altsquare_component.result[7]
result[8] <= altsquare:altsquare_component.result[8]
result[9] <= altsquare:altsquare_component.result[9]
result[10] <= altsquare:altsquare_component.result[10]
result[11] <= altsquare:altsquare_component.result[11]
result[12] <= altsquare:altsquare_component.result[12]
result[13] <= altsquare:altsquare_component.result[13]
result[14] <= altsquare:altsquare_component.result[14]
result[15] <= altsquare:altsquare_component.result[15]
result[16] <= altsquare:altsquare_component.result[16]
result[17] <= altsquare:altsquare_component.result[17]
result[18] <= altsquare:altsquare_component.result[18]
result[19] <= altsquare:altsquare_component.result[19]
result[20] <= altsquare:altsquare_component.result[20]
result[21] <= altsquare:altsquare_component.result[21]
result[22] <= altsquare:altsquare_component.result[22]
result[23] <= altsquare:altsquare_component.result[23]
result[24] <= altsquare:altsquare_component.result[24]
result[25] <= altsquare:altsquare_component.result[25]
result[26] <= altsquare:altsquare_component.result[26]
result[27] <= altsquare:altsquare_component.result[27]
result[28] <= altsquare:altsquare_component.result[28]
result[29] <= altsquare:altsquare_component.result[29]
result[30] <= altsquare:altsquare_component.result[30]
result[31] <= altsquare:altsquare_component.result[31]
result[32] <= altsquare:altsquare_component.result[32]
result[33] <= altsquare:altsquare_component.result[33]
result[34] <= altsquare:altsquare_component.result[34]
result[35] <= altsquare:altsquare_component.result[35]
result[36] <= altsquare:altsquare_component.result[36]
result[37] <= altsquare:altsquare_component.result[37]
result[38] <= altsquare:altsquare_component.result[38]
result[39] <= altsquare:altsquare_component.result[39]
result[40] <= altsquare:altsquare_component.result[40]
result[41] <= altsquare:altsquare_component.result[41]
result[42] <= altsquare:altsquare_component.result[42]
result[43] <= altsquare:altsquare_component.result[43]
result[44] <= altsquare:altsquare_component.result[44]
result[45] <= altsquare:altsquare_component.result[45]
result[46] <= altsquare:altsquare_component.result[46]
result[47] <= altsquare:altsquare_component.result[47]
result[48] <= altsquare:altsquare_component.result[48]
result[49] <= altsquare:altsquare_component.result[49]
result[50] <= altsquare:altsquare_component.result[50]
result[51] <= altsquare:altsquare_component.result[51]
result[52] <= altsquare:altsquare_component.result[52]
result[53] <= altsquare:altsquare_component.result[53]
result[54] <= altsquare:altsquare_component.result[54]
result[55] <= altsquare:altsquare_component.result[55]
result[56] <= altsquare:altsquare_component.result[56]
result[57] <= altsquare:altsquare_component.result[57]
result[58] <= altsquare:altsquare_component.result[58]
result[59] <= altsquare:altsquare_component.result[59]
result[60] <= altsquare:altsquare_component.result[60]
result[61] <= altsquare:altsquare_component.result[61]
result[62] <= altsquare:altsquare_component.result[62]
result[63] <= altsquare:altsquare_component.result[63]
result[64] <= altsquare:altsquare_component.result[64]
result[65] <= altsquare:altsquare_component.result[65]
result[66] <= altsquare:altsquare_component.result[66]
result[67] <= altsquare:altsquare_component.result[67]
result[68] <= altsquare:altsquare_component.result[68]
result[69] <= altsquare:altsquare_component.result[69]
result[70] <= altsquare:altsquare_component.result[70]
result[71] <= altsquare:altsquare_component.result[71]


|ifv|hook:IFM|ifmunitd:ifm|ifmd:\g1:0:ifm|sqr2:multa|altsquare:altsquare_component
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
data[0] => altsquare_gea:auto_generated.data[0]
data[1] => altsquare_gea:auto_generated.data[1]
data[2] => altsquare_gea:auto_generated.data[2]
data[3] => altsquare_gea:auto_generated.data[3]
data[4] => altsquare_gea:auto_generated.data[4]
data[5] => altsquare_gea:auto_generated.data[5]
data[6] => altsquare_gea:auto_generated.data[6]
data[7] => altsquare_gea:auto_generated.data[7]
data[8] => altsquare_gea:auto_generated.data[8]
data[9] => altsquare_gea:auto_generated.data[9]
data[10] => altsquare_gea:auto_generated.data[10]
data[11] => altsquare_gea:auto_generated.data[11]
data[12] => altsquare_gea:auto_generated.data[12]
data[13] => altsquare_gea:auto_generated.data[13]
data[14] => altsquare_gea:auto_generated.data[14]
data[15] => altsquare_gea:auto_generated.data[15]
data[16] => altsquare_gea:auto_generated.data[16]
data[17] => altsquare_gea:auto_generated.data[17]
data[18] => altsquare_gea:auto_generated.data[18]
data[19] => altsquare_gea:auto_generated.data[19]
data[20] => altsquare_gea:auto_generated.data[20]
data[21] => altsquare_gea:auto_generated.data[21]
data[22] => altsquare_gea:auto_generated.data[22]
data[23] => altsquare_gea:auto_generated.data[23]
data[24] => altsquare_gea:auto_generated.data[24]
data[25] => altsquare_gea:auto_generated.data[25]
data[26] => altsquare_gea:auto_generated.data[26]
data[27] => altsquare_gea:auto_generated.data[27]
data[28] => altsquare_gea:auto_generated.data[28]
data[29] => altsquare_gea:auto_generated.data[29]
data[30] => altsquare_gea:auto_generated.data[30]
data[31] => altsquare_gea:auto_generated.data[31]
data[32] => altsquare_gea:auto_generated.data[32]
data[33] => altsquare_gea:auto_generated.data[33]
data[34] => altsquare_gea:auto_generated.data[34]
data[35] => altsquare_gea:auto_generated.data[35]
ena => ~NO_FANOUT~
result[0] <= altsquare_gea:auto_generated.result[0]
result[1] <= altsquare_gea:auto_generated.result[1]
result[2] <= altsquare_gea:auto_generated.result[2]
result[3] <= altsquare_gea:auto_generated.result[3]
result[4] <= altsquare_gea:auto_generated.result[4]
result[5] <= altsquare_gea:auto_generated.result[5]
result[6] <= altsquare_gea:auto_generated.result[6]
result[7] <= altsquare_gea:auto_generated.result[7]
result[8] <= altsquare_gea:auto_generated.result[8]
result[9] <= altsquare_gea:auto_generated.result[9]
result[10] <= altsquare_gea:auto_generated.result[10]
result[11] <= altsquare_gea:auto_generated.result[11]
result[12] <= altsquare_gea:auto_generated.result[12]
result[13] <= altsquare_gea:auto_generated.result[13]
result[14] <= altsquare_gea:auto_generated.result[14]
result[15] <= altsquare_gea:auto_generated.result[15]
result[16] <= altsquare_gea:auto_generated.result[16]
result[17] <= altsquare_gea:auto_generated.result[17]
result[18] <= altsquare_gea:auto_generated.result[18]
result[19] <= altsquare_gea:auto_generated.result[19]
result[20] <= altsquare_gea:auto_generated.result[20]
result[21] <= altsquare_gea:auto_generated.result[21]
result[22] <= altsquare_gea:auto_generated.result[22]
result[23] <= altsquare_gea:auto_generated.result[23]
result[24] <= altsquare_gea:auto_generated.result[24]
result[25] <= altsquare_gea:auto_generated.result[25]
result[26] <= altsquare_gea:auto_generated.result[26]
result[27] <= altsquare_gea:auto_generated.result[27]
result[28] <= altsquare_gea:auto_generated.result[28]
result[29] <= altsquare_gea:auto_generated.result[29]
result[30] <= altsquare_gea:auto_generated.result[30]
result[31] <= altsquare_gea:auto_generated.result[31]
result[32] <= altsquare_gea:auto_generated.result[32]
result[33] <= altsquare_gea:auto_generated.result[33]
result[34] <= altsquare_gea:auto_generated.result[34]
result[35] <= altsquare_gea:auto_generated.result[35]
result[36] <= altsquare_gea:auto_generated.result[36]
result[37] <= altsquare_gea:auto_generated.result[37]
result[38] <= altsquare_gea:auto_generated.result[38]
result[39] <= altsquare_gea:auto_generated.result[39]
result[40] <= altsquare_gea:auto_generated.result[40]
result[41] <= altsquare_gea:auto_generated.result[41]
result[42] <= altsquare_gea:auto_generated.result[42]
result[43] <= altsquare_gea:auto_generated.result[43]
result[44] <= altsquare_gea:auto_generated.result[44]
result[45] <= altsquare_gea:auto_generated.result[45]
result[46] <= altsquare_gea:auto_generated.result[46]
result[47] <= altsquare_gea:auto_generated.result[47]
result[48] <= altsquare_gea:auto_generated.result[48]
result[49] <= altsquare_gea:auto_generated.result[49]
result[50] <= altsquare_gea:auto_generated.result[50]
result[51] <= altsquare_gea:auto_generated.result[51]
result[52] <= altsquare_gea:auto_generated.result[52]
result[53] <= altsquare_gea:auto_generated.result[53]
result[54] <= altsquare_gea:auto_generated.result[54]
result[55] <= altsquare_gea:auto_generated.result[55]
result[56] <= altsquare_gea:auto_generated.result[56]
result[57] <= altsquare_gea:auto_generated.result[57]
result[58] <= altsquare_gea:auto_generated.result[58]
result[59] <= altsquare_gea:auto_generated.result[59]
result[60] <= altsquare_gea:auto_generated.result[60]
result[61] <= altsquare_gea:auto_generated.result[61]
result[62] <= altsquare_gea:auto_generated.result[62]
result[63] <= altsquare_gea:auto_generated.result[63]
result[64] <= altsquare_gea:auto_generated.result[64]
result[65] <= altsquare_gea:auto_generated.result[65]
result[66] <= altsquare_gea:auto_generated.result[66]
result[67] <= altsquare_gea:auto_generated.result[67]
result[68] <= altsquare_gea:auto_generated.result[68]
result[69] <= altsquare_gea:auto_generated.result[69]
result[70] <= altsquare_gea:auto_generated.result[70]
result[71] <= altsquare_gea:auto_generated.result[71]


|ifv|hook:IFM|ifmunitd:ifm|ifmd:\g1:0:ifm|sqr2:multa|altsquare:altsquare_component|altsquare_gea:auto_generated
data[0] => result[0].DATAIN
data[0] => w1020w[0].IN1
data[0] => w1112w[0].IN1
data[0] => w1208w[0].IN1
data[0] => w120w[0].IN1
data[0] => w1308w[0].IN1
data[0] => w1412w[0].IN1
data[0] => w1520w[0].IN1
data[0] => w152w[0].IN1
data[0] => w15w[0].IN1
data[0] => w1632w[0].IN1
data[0] => w1748w[0].IN1
data[0] => w1868w[0].IN1
data[0] => w188w[0].IN1
data[0] => w1992w[0].IN1
data[0] => w19w[0].IN1
data[0] => w2120w[0].IN1
data[0] => w2252w[0].IN1
data[0] => w228w[0].IN1
data[0] => w2388w[0].IN1
data[0] => w2528w[0].IN1
data[0] => w272w[0].IN1
data[0] => w320w[0].IN1
data[0] => w32w[0].IN1
data[0] => w372w[0].IN1
data[0] => w428w[0].IN1
data[0] => w488w[0].IN1
data[0] => w48w[0].IN1
data[0] => w552w[0].IN1
data[0] => w620w[0].IN1
data[0] => w68w[0].IN1
data[0] => w692w[0].IN1
data[0] => w768w[0].IN1
data[0] => w848w[0].IN1
data[0] => w92w[0].IN1
data[0] => w932w[0].IN1
data[1] => w1024w[0].IN1
data[1] => w1116w[0].IN1
data[1] => w11w[0].IN0
data[1] => w1212w[0].IN1
data[1] => w124w[0].IN1
data[1] => w1312w[0].IN1
data[1] => w1416w[0].IN1
data[1] => w1524w[0].IN1
data[1] => w156w[0].IN1
data[1] => w15w[0].IN0
data[1] => w1636w[0].IN1
data[1] => w1752w[0].IN1
data[1] => w1872w[0].IN1
data[1] => w192w[0].IN1
data[1] => w1996w[0].IN1
data[1] => w2124w[0].IN1
data[1] => w2256w[0].IN1
data[1] => w232w[0].IN1
data[1] => w2392w[0].IN1
data[1] => w2533w[0].IN1
data[1] => w276w[0].IN1
data[1] => w28w[0].IN1
data[1] => w324w[0].IN1
data[1] => w35w[0].IN1
data[1] => w376w[0].IN1
data[1] => w432w[0].IN1
data[1] => w492w[0].IN1
data[1] => w52w[0].IN1
data[1] => w556w[0].IN1
data[1] => w624w[0].IN1
data[1] => w696w[0].IN1
data[1] => w72w[0].IN1
data[1] => w772w[0].IN1
data[1] => w852w[0].IN1
data[1] => w936w[0].IN1
data[1] => w96w[0].IN1
data[2] => w100w[0].IN1
data[2] => w1028w[0].IN1
data[2] => w1120w[0].IN1
data[2] => w1216w[0].IN1
data[2] => w128w[0].IN1
data[2] => w1316w[0].IN1
data[2] => w1420w[0].IN1
data[2] => w1528w[0].IN1
data[2] => w160w[0].IN1
data[2] => w1640w[0].IN1
data[2] => w1756w[0].IN1
data[2] => w1876w[0].IN1
data[2] => w196w[0].IN1
data[2] => w19w[0].IN0
data[2] => w2000w[0].IN1
data[2] => w2128w[0].IN1
data[2] => w2260w[0].IN1
data[2] => w236w[0].IN1
data[2] => w2396w[0].IN1
data[2] => w24w[0].IN0
data[2] => w2538w[0].IN1
data[2] => w280w[0].IN1
data[2] => w28w[0].IN0
data[2] => w328w[0].IN1
data[2] => w380w[0].IN1
data[2] => w436w[0].IN1
data[2] => w44w[0].IN1
data[2] => w496w[0].IN1
data[2] => w55w[0].IN1
data[2] => w560w[0].IN1
data[2] => w628w[0].IN1
data[2] => w700w[0].IN1
data[2] => w76w[0].IN1
data[2] => w776w[0].IN1
data[2] => w856w[0].IN1
data[2] => w940w[0].IN1
data[3] => w1032w[0].IN1
data[3] => w104w[0].IN1
data[3] => w1124w[0].IN1
data[3] => w1220w[0].IN1
data[3] => w1320w[0].IN1
data[3] => w132w[0].IN1
data[3] => w1424w[0].IN1
data[3] => w1532w[0].IN1
data[3] => w1644w[0].IN1
data[3] => w164w[0].IN1
data[3] => w1760w[0].IN1
data[3] => w1880w[0].IN1
data[3] => w2004w[0].IN1
data[3] => w200w[0].IN1
data[3] => w2132w[0].IN1
data[3] => w2264w[0].IN1
data[3] => w2400w[0].IN1
data[3] => w240w[0].IN1
data[3] => w2543w[0].IN1
data[3] => w284w[0].IN1
data[3] => w32w[0].IN0
data[3] => w332w[0].IN1
data[3] => w35w[0].IN0
data[3] => w384w[0].IN1
data[3] => w40w[0].IN0
data[3] => w440w[0].IN1
data[3] => w44w[0].IN0
data[3] => w500w[0].IN1
data[3] => w564w[0].IN1
data[3] => w632w[0].IN1
data[3] => w64w[0].IN1
data[3] => w704w[0].IN1
data[3] => w780w[0].IN1
data[3] => w79w[0].IN1
data[3] => w860w[0].IN1
data[3] => w944w[0].IN1
data[4] => w1036w[0].IN1
data[4] => w107w[0].IN1
data[4] => w1128w[0].IN1
data[4] => w1224w[0].IN1
data[4] => w1324w[0].IN1
data[4] => w136w[0].IN1
data[4] => w1428w[0].IN1
data[4] => w1536w[0].IN1
data[4] => w1648w[0].IN1
data[4] => w168w[0].IN1
data[4] => w1764w[0].IN1
data[4] => w1884w[0].IN1
data[4] => w2008w[0].IN1
data[4] => w204w[0].IN1
data[4] => w2136w[0].IN1
data[4] => w2268w[0].IN1
data[4] => w2404w[0].IN1
data[4] => w244w[0].IN1
data[4] => w2548w[0].IN1
data[4] => w288w[0].IN1
data[4] => w336w[0].IN1
data[4] => w388w[0].IN1
data[4] => w444w[0].IN1
data[4] => w48w[0].IN0
data[4] => w504w[0].IN1
data[4] => w52w[0].IN0
data[4] => w55w[0].IN0
data[4] => w568w[0].IN1
data[4] => w60w[0].IN0
data[4] => w636w[0].IN1
data[4] => w64w[0].IN0
data[4] => w708w[0].IN1
data[4] => w784w[0].IN1
data[4] => w864w[0].IN1
data[4] => w88w[0].IN1
data[4] => w948w[0].IN1
data[5] => w1040w[0].IN1
data[5] => w1132w[0].IN1
data[5] => w116w[0].IN1
data[5] => w1228w[0].IN1
data[5] => w1328w[0].IN1
data[5] => w139w[0].IN1
data[5] => w1432w[0].IN1
data[5] => w1540w[0].IN1
data[5] => w1652w[0].IN1
data[5] => w172w[0].IN1
data[5] => w1768w[0].IN1
data[5] => w1888w[0].IN1
data[5] => w2012w[0].IN1
data[5] => w208w[0].IN1
data[5] => w2140w[0].IN1
data[5] => w2272w[0].IN1
data[5] => w2408w[0].IN1
data[5] => w248w[0].IN1
data[5] => w2553w[0].IN1
data[5] => w292w[0].IN1
data[5] => w340w[0].IN1
data[5] => w392w[0].IN1
data[5] => w448w[0].IN1
data[5] => w508w[0].IN1
data[5] => w572w[0].IN1
data[5] => w640w[0].IN1
data[5] => w68w[0].IN0
data[5] => w712w[0].IN1
data[5] => w72w[0].IN0
data[5] => w76w[0].IN0
data[5] => w788w[0].IN1
data[5] => w79w[0].IN0
data[5] => w84w[0].IN0
data[5] => w868w[0].IN1
data[5] => w88w[0].IN0
data[5] => w952w[0].IN1
data[6] => w100w[0].IN0
data[6] => w1044w[0].IN1
data[6] => w104w[0].IN0
data[6] => w107w[0].IN0
data[6] => w112w[0].IN0
data[6] => w1136w[0].IN1
data[6] => w116w[0].IN0
data[6] => w1232w[0].IN1
data[6] => w1332w[0].IN1
data[6] => w1436w[0].IN1
data[6] => w148w[0].IN1
data[6] => w1544w[0].IN1
data[6] => w1656w[0].IN1
data[6] => w175w[0].IN1
data[6] => w1772w[0].IN1
data[6] => w1892w[0].IN1
data[6] => w2016w[0].IN1
data[6] => w212w[0].IN1
data[6] => w2144w[0].IN1
data[6] => w2276w[0].IN1
data[6] => w2412w[0].IN1
data[6] => w252w[0].IN1
data[6] => w2558w[0].IN1
data[6] => w296w[0].IN1
data[6] => w344w[0].IN1
data[6] => w396w[0].IN1
data[6] => w452w[0].IN1
data[6] => w512w[0].IN1
data[6] => w576w[0].IN1
data[6] => w644w[0].IN1
data[6] => w716w[0].IN1
data[6] => w792w[0].IN1
data[6] => w872w[0].IN1
data[6] => w92w[0].IN0
data[6] => w956w[0].IN1
data[6] => w96w[0].IN0
data[7] => w1048w[0].IN1
data[7] => w1140w[0].IN1
data[7] => w120w[0].IN0
data[7] => w1236w[0].IN1
data[7] => w124w[0].IN0
data[7] => w128w[0].IN0
data[7] => w132w[0].IN0
data[7] => w1336w[0].IN1
data[7] => w136w[0].IN0
data[7] => w139w[0].IN0
data[7] => w1440w[0].IN1
data[7] => w144w[0].IN0
data[7] => w148w[0].IN0
data[7] => w1548w[0].IN1
data[7] => w1660w[0].IN1
data[7] => w1776w[0].IN1
data[7] => w184w[0].IN1
data[7] => w1896w[0].IN1
data[7] => w2020w[0].IN1
data[7] => w2148w[0].IN1
data[7] => w215w[0].IN1
data[7] => w2280w[0].IN1
data[7] => w2416w[0].IN1
data[7] => w2563w[0].IN1
data[7] => w256w[0].IN1
data[7] => w300w[0].IN1
data[7] => w348w[0].IN1
data[7] => w400w[0].IN1
data[7] => w456w[0].IN1
data[7] => w516w[0].IN1
data[7] => w580w[0].IN1
data[7] => w648w[0].IN1
data[7] => w720w[0].IN1
data[7] => w796w[0].IN1
data[7] => w876w[0].IN1
data[7] => w960w[0].IN1
data[8] => w1052w[0].IN1
data[8] => w1144w[0].IN1
data[8] => w1240w[0].IN1
data[8] => w1340w[0].IN1
data[8] => w1444w[0].IN1
data[8] => w152w[0].IN0
data[8] => w1552w[0].IN1
data[8] => w156w[0].IN0
data[8] => w160w[0].IN0
data[8] => w164w[0].IN0
data[8] => w1664w[0].IN1
data[8] => w168w[0].IN0
data[8] => w172w[0].IN0
data[8] => w175w[0].IN0
data[8] => w1780w[0].IN1
data[8] => w180w[0].IN0
data[8] => w184w[0].IN0
data[8] => w1900w[0].IN1
data[8] => w2024w[0].IN1
data[8] => w2152w[0].IN1
data[8] => w224w[0].IN1
data[8] => w2284w[0].IN1
data[8] => w2420w[0].IN1
data[8] => w2568w[0].IN1
data[8] => w259w[0].IN1
data[8] => w304w[0].IN1
data[8] => w352w[0].IN1
data[8] => w404w[0].IN1
data[8] => w460w[0].IN1
data[8] => w520w[0].IN1
data[8] => w584w[0].IN1
data[8] => w652w[0].IN1
data[8] => w724w[0].IN1
data[8] => w800w[0].IN1
data[8] => w880w[0].IN1
data[8] => w964w[0].IN1
data[9] => w1056w[0].IN1
data[9] => w1148w[0].IN1
data[9] => w1244w[0].IN1
data[9] => w1344w[0].IN1
data[9] => w1448w[0].IN1
data[9] => w1556w[0].IN1
data[9] => w1668w[0].IN1
data[9] => w1784w[0].IN1
data[9] => w188w[0].IN0
data[9] => w1904w[0].IN1
data[9] => w192w[0].IN0
data[9] => w196w[0].IN0
data[9] => w200w[0].IN0
data[9] => w2028w[0].IN1
data[9] => w204w[0].IN0
data[9] => w208w[0].IN0
data[9] => w212w[0].IN0
data[9] => w2156w[0].IN1
data[9] => w215w[0].IN0
data[9] => w220w[0].IN0
data[9] => w224w[0].IN0
data[9] => w2288w[0].IN1
data[9] => w2424w[0].IN1
data[9] => w2573w[0].IN1
data[9] => w268w[0].IN1
data[9] => w307w[0].IN1
data[9] => w356w[0].IN1
data[9] => w408w[0].IN1
data[9] => w464w[0].IN1
data[9] => w524w[0].IN1
data[9] => w588w[0].IN1
data[9] => w656w[0].IN1
data[9] => w728w[0].IN1
data[9] => w804w[0].IN1
data[9] => w884w[0].IN1
data[9] => w968w[0].IN1
data[10] => w1060w[0].IN1
data[10] => w1152w[0].IN1
data[10] => w1248w[0].IN1
data[10] => w1348w[0].IN1
data[10] => w1452w[0].IN1
data[10] => w1560w[0].IN1
data[10] => w1672w[0].IN1
data[10] => w1788w[0].IN1
data[10] => w1908w[0].IN1
data[10] => w2032w[0].IN1
data[10] => w2160w[0].IN1
data[10] => w228w[0].IN0
data[10] => w2292w[0].IN1
data[10] => w232w[0].IN0
data[10] => w236w[0].IN0
data[10] => w240w[0].IN0
data[10] => w2428w[0].IN1
data[10] => w244w[0].IN0
data[10] => w248w[0].IN0
data[10] => w252w[0].IN0
data[10] => w256w[0].IN0
data[10] => w2578w[0].IN1
data[10] => w259w[0].IN0
data[10] => w264w[0].IN0
data[10] => w268w[0].IN0
data[10] => w316w[0].IN1
data[10] => w359w[0].IN1
data[10] => w412w[0].IN1
data[10] => w468w[0].IN1
data[10] => w528w[0].IN1
data[10] => w592w[0].IN1
data[10] => w660w[0].IN1
data[10] => w732w[0].IN1
data[10] => w808w[0].IN1
data[10] => w888w[0].IN1
data[10] => w972w[0].IN1
data[11] => w1064w[0].IN1
data[11] => w1156w[0].IN1
data[11] => w1252w[0].IN1
data[11] => w1352w[0].IN1
data[11] => w1456w[0].IN1
data[11] => w1564w[0].IN1
data[11] => w1676w[0].IN1
data[11] => w1792w[0].IN1
data[11] => w1912w[0].IN1
data[11] => w2036w[0].IN1
data[11] => w2164w[0].IN1
data[11] => w2296w[0].IN1
data[11] => w2432w[0].IN1
data[11] => w2583w[0].IN1
data[11] => w272w[0].IN0
data[11] => w276w[0].IN0
data[11] => w280w[0].IN0
data[11] => w284w[0].IN0
data[11] => w288w[0].IN0
data[11] => w292w[0].IN0
data[11] => w296w[0].IN0
data[11] => w300w[0].IN0
data[11] => w304w[0].IN0
data[11] => w307w[0].IN0
data[11] => w312w[0].IN0
data[11] => w316w[0].IN0
data[11] => w368w[0].IN1
data[11] => w415w[0].IN1
data[11] => w472w[0].IN1
data[11] => w532w[0].IN1
data[11] => w596w[0].IN1
data[11] => w664w[0].IN1
data[11] => w736w[0].IN1
data[11] => w812w[0].IN1
data[11] => w892w[0].IN1
data[11] => w976w[0].IN1
data[12] => w1068w[0].IN1
data[12] => w1160w[0].IN1
data[12] => w1256w[0].IN1
data[12] => w1356w[0].IN1
data[12] => w1460w[0].IN1
data[12] => w1568w[0].IN1
data[12] => w1680w[0].IN1
data[12] => w1796w[0].IN1
data[12] => w1916w[0].IN1
data[12] => w2040w[0].IN1
data[12] => w2168w[0].IN1
data[12] => w2300w[0].IN1
data[12] => w2436w[0].IN1
data[12] => w2588w[0].IN1
data[12] => w320w[0].IN0
data[12] => w324w[0].IN0
data[12] => w328w[0].IN0
data[12] => w332w[0].IN0
data[12] => w336w[0].IN0
data[12] => w340w[0].IN0
data[12] => w344w[0].IN0
data[12] => w348w[0].IN0
data[12] => w352w[0].IN0
data[12] => w356w[0].IN0
data[12] => w359w[0].IN0
data[12] => w364w[0].IN0
data[12] => w368w[0].IN0
data[12] => w424w[0].IN1
data[12] => w475w[0].IN1
data[12] => w536w[0].IN1
data[12] => w600w[0].IN1
data[12] => w668w[0].IN1
data[12] => w740w[0].IN1
data[12] => w816w[0].IN1
data[12] => w896w[0].IN1
data[12] => w980w[0].IN1
data[13] => w1072w[0].IN1
data[13] => w1164w[0].IN1
data[13] => w1260w[0].IN1
data[13] => w1360w[0].IN1
data[13] => w1464w[0].IN1
data[13] => w1572w[0].IN1
data[13] => w1684w[0].IN1
data[13] => w1800w[0].IN1
data[13] => w1920w[0].IN1
data[13] => w2044w[0].IN1
data[13] => w2172w[0].IN1
data[13] => w2304w[0].IN1
data[13] => w2440w[0].IN1
data[13] => w2593w[0].IN1
data[13] => w372w[0].IN0
data[13] => w376w[0].IN0
data[13] => w380w[0].IN0
data[13] => w384w[0].IN0
data[13] => w388w[0].IN0
data[13] => w392w[0].IN0
data[13] => w396w[0].IN0
data[13] => w400w[0].IN0
data[13] => w404w[0].IN0
data[13] => w408w[0].IN0
data[13] => w412w[0].IN0
data[13] => w415w[0].IN0
data[13] => w420w[0].IN0
data[13] => w424w[0].IN0
data[13] => w484w[0].IN1
data[13] => w539w[0].IN1
data[13] => w604w[0].IN1
data[13] => w672w[0].IN1
data[13] => w744w[0].IN1
data[13] => w820w[0].IN1
data[13] => w900w[0].IN1
data[13] => w984w[0].IN1
data[14] => w1076w[0].IN1
data[14] => w1168w[0].IN1
data[14] => w1264w[0].IN1
data[14] => w1364w[0].IN1
data[14] => w1468w[0].IN1
data[14] => w1576w[0].IN1
data[14] => w1688w[0].IN1
data[14] => w1804w[0].IN1
data[14] => w1924w[0].IN1
data[14] => w2048w[0].IN1
data[14] => w2176w[0].IN1
data[14] => w2308w[0].IN1
data[14] => w2444w[0].IN1
data[14] => w2598w[0].IN1
data[14] => w428w[0].IN0
data[14] => w432w[0].IN0
data[14] => w436w[0].IN0
data[14] => w440w[0].IN0
data[14] => w444w[0].IN0
data[14] => w448w[0].IN0
data[14] => w452w[0].IN0
data[14] => w456w[0].IN0
data[14] => w460w[0].IN0
data[14] => w464w[0].IN0
data[14] => w468w[0].IN0
data[14] => w472w[0].IN0
data[14] => w475w[0].IN0
data[14] => w480w[0].IN0
data[14] => w484w[0].IN0
data[14] => w548w[0].IN1
data[14] => w607w[0].IN1
data[14] => w676w[0].IN1
data[14] => w748w[0].IN1
data[14] => w824w[0].IN1
data[14] => w904w[0].IN1
data[14] => w988w[0].IN1
data[15] => w1080w[0].IN1
data[15] => w1172w[0].IN1
data[15] => w1268w[0].IN1
data[15] => w1368w[0].IN1
data[15] => w1472w[0].IN1
data[15] => w1580w[0].IN1
data[15] => w1692w[0].IN1
data[15] => w1808w[0].IN1
data[15] => w1928w[0].IN1
data[15] => w2052w[0].IN1
data[15] => w2180w[0].IN1
data[15] => w2312w[0].IN1
data[15] => w2448w[0].IN1
data[15] => w2603w[0].IN1
data[15] => w488w[0].IN0
data[15] => w492w[0].IN0
data[15] => w496w[0].IN0
data[15] => w500w[0].IN0
data[15] => w504w[0].IN0
data[15] => w508w[0].IN0
data[15] => w512w[0].IN0
data[15] => w516w[0].IN0
data[15] => w520w[0].IN0
data[15] => w524w[0].IN0
data[15] => w528w[0].IN0
data[15] => w532w[0].IN0
data[15] => w536w[0].IN0
data[15] => w539w[0].IN0
data[15] => w544w[0].IN0
data[15] => w548w[0].IN0
data[15] => w616w[0].IN1
data[15] => w679w[0].IN1
data[15] => w752w[0].IN1
data[15] => w828w[0].IN1
data[15] => w908w[0].IN1
data[15] => w992w[0].IN1
data[16] => w1084w[0].IN1
data[16] => w1176w[0].IN1
data[16] => w1272w[0].IN1
data[16] => w1372w[0].IN1
data[16] => w1476w[0].IN1
data[16] => w1584w[0].IN1
data[16] => w1696w[0].IN1
data[16] => w1812w[0].IN1
data[16] => w1932w[0].IN1
data[16] => w2056w[0].IN1
data[16] => w2184w[0].IN1
data[16] => w2316w[0].IN1
data[16] => w2452w[0].IN1
data[16] => w2608w[0].IN1
data[16] => w552w[0].IN0
data[16] => w556w[0].IN0
data[16] => w560w[0].IN0
data[16] => w564w[0].IN0
data[16] => w568w[0].IN0
data[16] => w572w[0].IN0
data[16] => w576w[0].IN0
data[16] => w580w[0].IN0
data[16] => w584w[0].IN0
data[16] => w588w[0].IN0
data[16] => w592w[0].IN0
data[16] => w596w[0].IN0
data[16] => w600w[0].IN0
data[16] => w604w[0].IN0
data[16] => w607w[0].IN0
data[16] => w612w[0].IN0
data[16] => w616w[0].IN0
data[16] => w688w[0].IN1
data[16] => w755w[0].IN1
data[16] => w832w[0].IN1
data[16] => w912w[0].IN1
data[16] => w996w[0].IN1
data[17] => w1000w[0].IN1
data[17] => w1088w[0].IN1
data[17] => w1180w[0].IN1
data[17] => w1276w[0].IN1
data[17] => w1376w[0].IN1
data[17] => w1480w[0].IN1
data[17] => w1588w[0].IN1
data[17] => w1700w[0].IN1
data[17] => w1816w[0].IN1
data[17] => w1936w[0].IN1
data[17] => w2060w[0].IN1
data[17] => w2188w[0].IN1
data[17] => w2320w[0].IN1
data[17] => w2456w[0].IN1
data[17] => w2613w[0].IN1
data[17] => w620w[0].IN0
data[17] => w624w[0].IN0
data[17] => w628w[0].IN0
data[17] => w632w[0].IN0
data[17] => w636w[0].IN0
data[17] => w640w[0].IN0
data[17] => w644w[0].IN0
data[17] => w648w[0].IN0
data[17] => w652w[0].IN0
data[17] => w656w[0].IN0
data[17] => w660w[0].IN0
data[17] => w664w[0].IN0
data[17] => w668w[0].IN0
data[17] => w672w[0].IN0
data[17] => w676w[0].IN0
data[17] => w679w[0].IN0
data[17] => w684w[0].IN0
data[17] => w688w[0].IN0
data[17] => w764w[0].IN1
data[17] => w835w[0].IN1
data[17] => w916w[0].IN1
data[18] => w1004w[0].IN1
data[18] => w1092w[0].IN1
data[18] => w1184w[0].IN1
data[18] => w1280w[0].IN1
data[18] => w1380w[0].IN1
data[18] => w1484w[0].IN1
data[18] => w1592w[0].IN1
data[18] => w1704w[0].IN1
data[18] => w1820w[0].IN1
data[18] => w1940w[0].IN1
data[18] => w2064w[0].IN1
data[18] => w2192w[0].IN1
data[18] => w2324w[0].IN1
data[18] => w2460w[0].IN1
data[18] => w2618w[0].IN1
data[18] => w692w[0].IN0
data[18] => w696w[0].IN0
data[18] => w700w[0].IN0
data[18] => w704w[0].IN0
data[18] => w708w[0].IN0
data[18] => w712w[0].IN0
data[18] => w716w[0].IN0
data[18] => w720w[0].IN0
data[18] => w724w[0].IN0
data[18] => w728w[0].IN0
data[18] => w732w[0].IN0
data[18] => w736w[0].IN0
data[18] => w740w[0].IN0
data[18] => w744w[0].IN0
data[18] => w748w[0].IN0
data[18] => w752w[0].IN0
data[18] => w755w[0].IN0
data[18] => w760w[0].IN0
data[18] => w764w[0].IN0
data[18] => w844w[0].IN1
data[18] => w919w[0].IN1
data[19] => w1007w[0].IN1
data[19] => w1096w[0].IN1
data[19] => w1188w[0].IN1
data[19] => w1284w[0].IN1
data[19] => w1384w[0].IN1
data[19] => w1488w[0].IN1
data[19] => w1596w[0].IN1
data[19] => w1708w[0].IN1
data[19] => w1824w[0].IN1
data[19] => w1944w[0].IN1
data[19] => w2068w[0].IN1
data[19] => w2196w[0].IN1
data[19] => w2328w[0].IN1
data[19] => w2464w[0].IN1
data[19] => w2623w[0].IN1
data[19] => w768w[0].IN0
data[19] => w772w[0].IN0
data[19] => w776w[0].IN0
data[19] => w780w[0].IN0
data[19] => w784w[0].IN0
data[19] => w788w[0].IN0
data[19] => w792w[0].IN0
data[19] => w796w[0].IN0
data[19] => w800w[0].IN0
data[19] => w804w[0].IN0
data[19] => w808w[0].IN0
data[19] => w812w[0].IN0
data[19] => w816w[0].IN0
data[19] => w820w[0].IN0
data[19] => w824w[0].IN0
data[19] => w828w[0].IN0
data[19] => w832w[0].IN0
data[19] => w835w[0].IN0
data[19] => w840w[0].IN0
data[19] => w844w[0].IN0
data[19] => w928w[0].IN1
data[20] => w1016w[0].IN1
data[20] => w1099w[0].IN1
data[20] => w1192w[0].IN1
data[20] => w1288w[0].IN1
data[20] => w1388w[0].IN1
data[20] => w1492w[0].IN1
data[20] => w1600w[0].IN1
data[20] => w1712w[0].IN1
data[20] => w1828w[0].IN1
data[20] => w1948w[0].IN1
data[20] => w2072w[0].IN1
data[20] => w2200w[0].IN1
data[20] => w2332w[0].IN1
data[20] => w2468w[0].IN1
data[20] => w2628w[0].IN1
data[20] => w848w[0].IN0
data[20] => w852w[0].IN0
data[20] => w856w[0].IN0
data[20] => w860w[0].IN0
data[20] => w864w[0].IN0
data[20] => w868w[0].IN0
data[20] => w872w[0].IN0
data[20] => w876w[0].IN0
data[20] => w880w[0].IN0
data[20] => w884w[0].IN0
data[20] => w888w[0].IN0
data[20] => w892w[0].IN0
data[20] => w896w[0].IN0
data[20] => w900w[0].IN0
data[20] => w904w[0].IN0
data[20] => w908w[0].IN0
data[20] => w912w[0].IN0
data[20] => w916w[0].IN0
data[20] => w919w[0].IN0
data[20] => w924w[0].IN0
data[20] => w928w[0].IN0
data[21] => w1000w[0].IN0
data[21] => w1004w[0].IN0
data[21] => w1007w[0].IN0
data[21] => w1012w[0].IN0
data[21] => w1016w[0].IN0
data[21] => w1108w[0].IN1
data[21] => w1195w[0].IN1
data[21] => w1292w[0].IN1
data[21] => w1392w[0].IN1
data[21] => w1496w[0].IN1
data[21] => w1604w[0].IN1
data[21] => w1716w[0].IN1
data[21] => w1832w[0].IN1
data[21] => w1952w[0].IN1
data[21] => w2076w[0].IN1
data[21] => w2204w[0].IN1
data[21] => w2336w[0].IN1
data[21] => w2472w[0].IN1
data[21] => w2633w[0].IN1
data[21] => w932w[0].IN0
data[21] => w936w[0].IN0
data[21] => w940w[0].IN0
data[21] => w944w[0].IN0
data[21] => w948w[0].IN0
data[21] => w952w[0].IN0
data[21] => w956w[0].IN0
data[21] => w960w[0].IN0
data[21] => w964w[0].IN0
data[21] => w968w[0].IN0
data[21] => w972w[0].IN0
data[21] => w976w[0].IN0
data[21] => w980w[0].IN0
data[21] => w984w[0].IN0
data[21] => w988w[0].IN0
data[21] => w992w[0].IN0
data[21] => w996w[0].IN0
data[22] => w1020w[0].IN0
data[22] => w1024w[0].IN0
data[22] => w1028w[0].IN0
data[22] => w1032w[0].IN0
data[22] => w1036w[0].IN0
data[22] => w1040w[0].IN0
data[22] => w1044w[0].IN0
data[22] => w1048w[0].IN0
data[22] => w1052w[0].IN0
data[22] => w1056w[0].IN0
data[22] => w1060w[0].IN0
data[22] => w1064w[0].IN0
data[22] => w1068w[0].IN0
data[22] => w1072w[0].IN0
data[22] => w1076w[0].IN0
data[22] => w1080w[0].IN0
data[22] => w1084w[0].IN0
data[22] => w1088w[0].IN0
data[22] => w1092w[0].IN0
data[22] => w1096w[0].IN0
data[22] => w1099w[0].IN0
data[22] => w1104w[0].IN0
data[22] => w1108w[0].IN0
data[22] => w1204w[0].IN1
data[22] => w1295w[0].IN1
data[22] => w1396w[0].IN1
data[22] => w1500w[0].IN1
data[22] => w1608w[0].IN1
data[22] => w1720w[0].IN1
data[22] => w1836w[0].IN1
data[22] => w1956w[0].IN1
data[22] => w2080w[0].IN1
data[22] => w2208w[0].IN1
data[22] => w2340w[0].IN1
data[22] => w2476w[0].IN1
data[22] => w2638w[0].IN1
data[23] => w1112w[0].IN0
data[23] => w1116w[0].IN0
data[23] => w1120w[0].IN0
data[23] => w1124w[0].IN0
data[23] => w1128w[0].IN0
data[23] => w1132w[0].IN0
data[23] => w1136w[0].IN0
data[23] => w1140w[0].IN0
data[23] => w1144w[0].IN0
data[23] => w1148w[0].IN0
data[23] => w1152w[0].IN0
data[23] => w1156w[0].IN0
data[23] => w1160w[0].IN0
data[23] => w1164w[0].IN0
data[23] => w1168w[0].IN0
data[23] => w1172w[0].IN0
data[23] => w1176w[0].IN0
data[23] => w1180w[0].IN0
data[23] => w1184w[0].IN0
data[23] => w1188w[0].IN0
data[23] => w1192w[0].IN0
data[23] => w1195w[0].IN0
data[23] => w1200w[0].IN0
data[23] => w1204w[0].IN0
data[23] => w1304w[0].IN1
data[23] => w1399w[0].IN1
data[23] => w1504w[0].IN1
data[23] => w1612w[0].IN1
data[23] => w1724w[0].IN1
data[23] => w1840w[0].IN1
data[23] => w1960w[0].IN1
data[23] => w2084w[0].IN1
data[23] => w2212w[0].IN1
data[23] => w2344w[0].IN1
data[23] => w2480w[0].IN1
data[23] => w2643w[0].IN1
data[24] => w1208w[0].IN0
data[24] => w1212w[0].IN0
data[24] => w1216w[0].IN0
data[24] => w1220w[0].IN0
data[24] => w1224w[0].IN0
data[24] => w1228w[0].IN0
data[24] => w1232w[0].IN0
data[24] => w1236w[0].IN0
data[24] => w1240w[0].IN0
data[24] => w1244w[0].IN0
data[24] => w1248w[0].IN0
data[24] => w1252w[0].IN0
data[24] => w1256w[0].IN0
data[24] => w1260w[0].IN0
data[24] => w1264w[0].IN0
data[24] => w1268w[0].IN0
data[24] => w1272w[0].IN0
data[24] => w1276w[0].IN0
data[24] => w1280w[0].IN0
data[24] => w1284w[0].IN0
data[24] => w1288w[0].IN0
data[24] => w1292w[0].IN0
data[24] => w1295w[0].IN0
data[24] => w1300w[0].IN0
data[24] => w1304w[0].IN0
data[24] => w1408w[0].IN1
data[24] => w1507w[0].IN1
data[24] => w1616w[0].IN1
data[24] => w1728w[0].IN1
data[24] => w1844w[0].IN1
data[24] => w1964w[0].IN1
data[24] => w2088w[0].IN1
data[24] => w2216w[0].IN1
data[24] => w2348w[0].IN1
data[24] => w2484w[0].IN1
data[24] => w2648w[0].IN1
data[25] => w1308w[0].IN0
data[25] => w1312w[0].IN0
data[25] => w1316w[0].IN0
data[25] => w1320w[0].IN0
data[25] => w1324w[0].IN0
data[25] => w1328w[0].IN0
data[25] => w1332w[0].IN0
data[25] => w1336w[0].IN0
data[25] => w1340w[0].IN0
data[25] => w1344w[0].IN0
data[25] => w1348w[0].IN0
data[25] => w1352w[0].IN0
data[25] => w1356w[0].IN0
data[25] => w1360w[0].IN0
data[25] => w1364w[0].IN0
data[25] => w1368w[0].IN0
data[25] => w1372w[0].IN0
data[25] => w1376w[0].IN0
data[25] => w1380w[0].IN0
data[25] => w1384w[0].IN0
data[25] => w1388w[0].IN0
data[25] => w1392w[0].IN0
data[25] => w1396w[0].IN0
data[25] => w1399w[0].IN0
data[25] => w1404w[0].IN0
data[25] => w1408w[0].IN0
data[25] => w1516w[0].IN1
data[25] => w1619w[0].IN1
data[25] => w1732w[0].IN1
data[25] => w1848w[0].IN1
data[25] => w1968w[0].IN1
data[25] => w2092w[0].IN1
data[25] => w2220w[0].IN1
data[25] => w2352w[0].IN1
data[25] => w2488w[0].IN1
data[25] => w2653w[0].IN1
data[26] => w1412w[0].IN0
data[26] => w1416w[0].IN0
data[26] => w1420w[0].IN0
data[26] => w1424w[0].IN0
data[26] => w1428w[0].IN0
data[26] => w1432w[0].IN0
data[26] => w1436w[0].IN0
data[26] => w1440w[0].IN0
data[26] => w1444w[0].IN0
data[26] => w1448w[0].IN0
data[26] => w1452w[0].IN0
data[26] => w1456w[0].IN0
data[26] => w1460w[0].IN0
data[26] => w1464w[0].IN0
data[26] => w1468w[0].IN0
data[26] => w1472w[0].IN0
data[26] => w1476w[0].IN0
data[26] => w1480w[0].IN0
data[26] => w1484w[0].IN0
data[26] => w1488w[0].IN0
data[26] => w1492w[0].IN0
data[26] => w1496w[0].IN0
data[26] => w1500w[0].IN0
data[26] => w1504w[0].IN0
data[26] => w1507w[0].IN0
data[26] => w1512w[0].IN0
data[26] => w1516w[0].IN0
data[26] => w1628w[0].IN1
data[26] => w1735w[0].IN1
data[26] => w1852w[0].IN1
data[26] => w1972w[0].IN1
data[26] => w2096w[0].IN1
data[26] => w2224w[0].IN1
data[26] => w2356w[0].IN1
data[26] => w2492w[0].IN1
data[26] => w2658w[0].IN1
data[27] => w1520w[0].IN0
data[27] => w1524w[0].IN0
data[27] => w1528w[0].IN0
data[27] => w1532w[0].IN0
data[27] => w1536w[0].IN0
data[27] => w1540w[0].IN0
data[27] => w1544w[0].IN0
data[27] => w1548w[0].IN0
data[27] => w1552w[0].IN0
data[27] => w1556w[0].IN0
data[27] => w1560w[0].IN0
data[27] => w1564w[0].IN0
data[27] => w1568w[0].IN0
data[27] => w1572w[0].IN0
data[27] => w1576w[0].IN0
data[27] => w1580w[0].IN0
data[27] => w1584w[0].IN0
data[27] => w1588w[0].IN0
data[27] => w1592w[0].IN0
data[27] => w1596w[0].IN0
data[27] => w1600w[0].IN0
data[27] => w1604w[0].IN0
data[27] => w1608w[0].IN0
data[27] => w1612w[0].IN0
data[27] => w1616w[0].IN0
data[27] => w1619w[0].IN0
data[27] => w1624w[0].IN0
data[27] => w1628w[0].IN0
data[27] => w1744w[0].IN1
data[27] => w1855w[0].IN1
data[27] => w1976w[0].IN1
data[27] => w2100w[0].IN1
data[27] => w2228w[0].IN1
data[27] => w2360w[0].IN1
data[27] => w2496w[0].IN1
data[27] => w2663w[0].IN1
data[28] => w1632w[0].IN0
data[28] => w1636w[0].IN0
data[28] => w1640w[0].IN0
data[28] => w1644w[0].IN0
data[28] => w1648w[0].IN0
data[28] => w1652w[0].IN0
data[28] => w1656w[0].IN0
data[28] => w1660w[0].IN0
data[28] => w1664w[0].IN0
data[28] => w1668w[0].IN0
data[28] => w1672w[0].IN0
data[28] => w1676w[0].IN0
data[28] => w1680w[0].IN0
data[28] => w1684w[0].IN0
data[28] => w1688w[0].IN0
data[28] => w1692w[0].IN0
data[28] => w1696w[0].IN0
data[28] => w1700w[0].IN0
data[28] => w1704w[0].IN0
data[28] => w1708w[0].IN0
data[28] => w1712w[0].IN0
data[28] => w1716w[0].IN0
data[28] => w1720w[0].IN0
data[28] => w1724w[0].IN0
data[28] => w1728w[0].IN0
data[28] => w1732w[0].IN0
data[28] => w1735w[0].IN0
data[28] => w1740w[0].IN0
data[28] => w1744w[0].IN0
data[28] => w1864w[0].IN1
data[28] => w1979w[0].IN1
data[28] => w2104w[0].IN1
data[28] => w2232w[0].IN1
data[28] => w2364w[0].IN1
data[28] => w2500w[0].IN1
data[28] => w2668w[0].IN1
data[29] => w1748w[0].IN0
data[29] => w1752w[0].IN0
data[29] => w1756w[0].IN0
data[29] => w1760w[0].IN0
data[29] => w1764w[0].IN0
data[29] => w1768w[0].IN0
data[29] => w1772w[0].IN0
data[29] => w1776w[0].IN0
data[29] => w1780w[0].IN0
data[29] => w1784w[0].IN0
data[29] => w1788w[0].IN0
data[29] => w1792w[0].IN0
data[29] => w1796w[0].IN0
data[29] => w1800w[0].IN0
data[29] => w1804w[0].IN0
data[29] => w1808w[0].IN0
data[29] => w1812w[0].IN0
data[29] => w1816w[0].IN0
data[29] => w1820w[0].IN0
data[29] => w1824w[0].IN0
data[29] => w1828w[0].IN0
data[29] => w1832w[0].IN0
data[29] => w1836w[0].IN0
data[29] => w1840w[0].IN0
data[29] => w1844w[0].IN0
data[29] => w1848w[0].IN0
data[29] => w1852w[0].IN0
data[29] => w1855w[0].IN0
data[29] => w1860w[0].IN0
data[29] => w1864w[0].IN0
data[29] => w1988w[0].IN1
data[29] => w2107w[0].IN1
data[29] => w2236w[0].IN1
data[29] => w2368w[0].IN1
data[29] => w2504w[0].IN1
data[29] => w2673w[0].IN1
data[30] => w1868w[0].IN0
data[30] => w1872w[0].IN0
data[30] => w1876w[0].IN0
data[30] => w1880w[0].IN0
data[30] => w1884w[0].IN0
data[30] => w1888w[0].IN0
data[30] => w1892w[0].IN0
data[30] => w1896w[0].IN0
data[30] => w1900w[0].IN0
data[30] => w1904w[0].IN0
data[30] => w1908w[0].IN0
data[30] => w1912w[0].IN0
data[30] => w1916w[0].IN0
data[30] => w1920w[0].IN0
data[30] => w1924w[0].IN0
data[30] => w1928w[0].IN0
data[30] => w1932w[0].IN0
data[30] => w1936w[0].IN0
data[30] => w1940w[0].IN0
data[30] => w1944w[0].IN0
data[30] => w1948w[0].IN0
data[30] => w1952w[0].IN0
data[30] => w1956w[0].IN0
data[30] => w1960w[0].IN0
data[30] => w1964w[0].IN0
data[30] => w1968w[0].IN0
data[30] => w1972w[0].IN0
data[30] => w1976w[0].IN0
data[30] => w1979w[0].IN0
data[30] => w1984w[0].IN0
data[30] => w1988w[0].IN0
data[30] => w2116w[0].IN1
data[30] => w2239w[0].IN1
data[30] => w2372w[0].IN1
data[30] => w2508w[0].IN1
data[30] => w2678w[0].IN1
data[31] => w1992w[0].IN0
data[31] => w1996w[0].IN0
data[31] => w2000w[0].IN0
data[31] => w2004w[0].IN0
data[31] => w2008w[0].IN0
data[31] => w2012w[0].IN0
data[31] => w2016w[0].IN0
data[31] => w2020w[0].IN0
data[31] => w2024w[0].IN0
data[31] => w2028w[0].IN0
data[31] => w2032w[0].IN0
data[31] => w2036w[0].IN0
data[31] => w2040w[0].IN0
data[31] => w2044w[0].IN0
data[31] => w2048w[0].IN0
data[31] => w2052w[0].IN0
data[31] => w2056w[0].IN0
data[31] => w2060w[0].IN0
data[31] => w2064w[0].IN0
data[31] => w2068w[0].IN0
data[31] => w2072w[0].IN0
data[31] => w2076w[0].IN0
data[31] => w2080w[0].IN0
data[31] => w2084w[0].IN0
data[31] => w2088w[0].IN0
data[31] => w2092w[0].IN0
data[31] => w2096w[0].IN0
data[31] => w2100w[0].IN0
data[31] => w2104w[0].IN0
data[31] => w2107w[0].IN0
data[31] => w2112w[0].IN0
data[31] => w2116w[0].IN0
data[31] => w2248w[0].IN1
data[31] => w2375w[0].IN1
data[31] => w2512w[0].IN1
data[31] => w2683w[0].IN1
data[32] => w2120w[0].IN0
data[32] => w2124w[0].IN0
data[32] => w2128w[0].IN0
data[32] => w2132w[0].IN0
data[32] => w2136w[0].IN0
data[32] => w2140w[0].IN0
data[32] => w2144w[0].IN0
data[32] => w2148w[0].IN0
data[32] => w2152w[0].IN0
data[32] => w2156w[0].IN0
data[32] => w2160w[0].IN0
data[32] => w2164w[0].IN0
data[32] => w2168w[0].IN0
data[32] => w2172w[0].IN0
data[32] => w2176w[0].IN0
data[32] => w2180w[0].IN0
data[32] => w2184w[0].IN0
data[32] => w2188w[0].IN0
data[32] => w2192w[0].IN0
data[32] => w2196w[0].IN0
data[32] => w2200w[0].IN0
data[32] => w2204w[0].IN0
data[32] => w2208w[0].IN0
data[32] => w2212w[0].IN0
data[32] => w2216w[0].IN0
data[32] => w2220w[0].IN0
data[32] => w2224w[0].IN0
data[32] => w2228w[0].IN0
data[32] => w2232w[0].IN0
data[32] => w2236w[0].IN0
data[32] => w2239w[0].IN0
data[32] => w2244w[0].IN0
data[32] => w2248w[0].IN0
data[32] => w2384w[0].IN1
data[32] => w2515w[0].IN1
data[32] => w2688w[0].IN1
data[33] => w2252w[0].IN0
data[33] => w2256w[0].IN0
data[33] => w2260w[0].IN0
data[33] => w2264w[0].IN0
data[33] => w2268w[0].IN0
data[33] => w2272w[0].IN0
data[33] => w2276w[0].IN0
data[33] => w2280w[0].IN0
data[33] => w2284w[0].IN0
data[33] => w2288w[0].IN0
data[33] => w2292w[0].IN0
data[33] => w2296w[0].IN0
data[33] => w2300w[0].IN0
data[33] => w2304w[0].IN0
data[33] => w2308w[0].IN0
data[33] => w2312w[0].IN0
data[33] => w2316w[0].IN0
data[33] => w2320w[0].IN0
data[33] => w2324w[0].IN0
data[33] => w2328w[0].IN0
data[33] => w2332w[0].IN0
data[33] => w2336w[0].IN0
data[33] => w2340w[0].IN0
data[33] => w2344w[0].IN0
data[33] => w2348w[0].IN0
data[33] => w2352w[0].IN0
data[33] => w2356w[0].IN0
data[33] => w2360w[0].IN0
data[33] => w2364w[0].IN0
data[33] => w2368w[0].IN0
data[33] => w2372w[0].IN0
data[33] => w2375w[0].IN0
data[33] => w2380w[0].IN0
data[33] => w2384w[0].IN0
data[33] => w2524w[0].IN1
data[33] => w2692w[0].IN1
data[34] => w2388w[0].IN0
data[34] => w2392w[0].IN0
data[34] => w2396w[0].IN0
data[34] => w2400w[0].IN0
data[34] => w2404w[0].IN0
data[34] => w2408w[0].IN0
data[34] => w2412w[0].IN0
data[34] => w2416w[0].IN0
data[34] => w2420w[0].IN0
data[34] => w2424w[0].IN0
data[34] => w2428w[0].IN0
data[34] => w2432w[0].IN0
data[34] => w2436w[0].IN0
data[34] => w2440w[0].IN0
data[34] => w2444w[0].IN0
data[34] => w2448w[0].IN0
data[34] => w2452w[0].IN0
data[34] => w2456w[0].IN0
data[34] => w2460w[0].IN0
data[34] => w2464w[0].IN0
data[34] => w2468w[0].IN0
data[34] => w2472w[0].IN0
data[34] => w2476w[0].IN0
data[34] => w2480w[0].IN0
data[34] => w2484w[0].IN0
data[34] => w2488w[0].IN0
data[34] => w2492w[0].IN0
data[34] => w2496w[0].IN0
data[34] => w2500w[0].IN0
data[34] => w2504w[0].IN0
data[34] => w2508w[0].IN0
data[34] => w2512w[0].IN0
data[34] => w2515w[0].IN0
data[34] => w2520w[0].IN0
data[34] => w2524w[0].IN0
data[35] => w2528w[0].IN0
data[35] => w2533w[0].IN0
data[35] => w2538w[0].IN0
data[35] => w2543w[0].IN0
data[35] => w2548w[0].IN0
data[35] => w2553w[0].IN0
data[35] => w2558w[0].IN0
data[35] => w2563w[0].IN0
data[35] => w2568w[0].IN0
data[35] => w2573w[0].IN0
data[35] => w2578w[0].IN0
data[35] => w2583w[0].IN0
data[35] => w2588w[0].IN0
data[35] => w2593w[0].IN0
data[35] => w2598w[0].IN0
data[35] => w2603w[0].IN0
data[35] => w2608w[0].IN0
data[35] => w2613w[0].IN0
data[35] => w2618w[0].IN0
data[35] => w2623w[0].IN0
data[35] => w2628w[0].IN0
data[35] => w2633w[0].IN0
data[35] => w2638w[0].IN0
data[35] => w2643w[0].IN0
data[35] => w2648w[0].IN0
data[35] => w2653w[0].IN0
data[35] => w2658w[0].IN0
data[35] => w2663w[0].IN0
data[35] => w2668w[0].IN0
data[35] => w2673w[0].IN0
data[35] => w2678w[0].IN0
data[35] => w2683w[0].IN0
data[35] => w2688w[0].IN0
data[35] => w2692w[0].IN0
data[35] => w2698w[0].IN0
result[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= <GND>
result[2] <= w11w[0].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sft4a[0].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sft4a[1].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sft4a[2].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sft4a[3].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sft4a[4].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sft4a[5].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sft4a[6].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sft4a[7].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sft4a[8].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sft4a[9].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sft4a[10].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sft4a[11].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sft4a[12].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= sft4a[13].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= sft4a[14].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sft4a[15].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sft4a[16].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sft4a[17].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sft4a[18].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sft4a[19].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sft4a[20].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sft4a[21].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sft4a[22].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sft4a[23].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sft4a[24].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sft4a[25].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sft4a[26].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sft4a[27].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sft4a[28].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= sft4a[29].DB_MAX_OUTPUT_PORT_TYPE
result[33] <= sft4a[30].DB_MAX_OUTPUT_PORT_TYPE
result[34] <= sft4a[31].DB_MAX_OUTPUT_PORT_TYPE
result[35] <= sft4a[32].DB_MAX_OUTPUT_PORT_TYPE
result[36] <= sft4a[33].DB_MAX_OUTPUT_PORT_TYPE
result[37] <= sft4a[34].DB_MAX_OUTPUT_PORT_TYPE
result[38] <= sft4a[35].DB_MAX_OUTPUT_PORT_TYPE
result[39] <= sft4a[36].DB_MAX_OUTPUT_PORT_TYPE
result[40] <= sft4a[37].DB_MAX_OUTPUT_PORT_TYPE
result[41] <= sft4a[38].DB_MAX_OUTPUT_PORT_TYPE
result[42] <= sft4a[39].DB_MAX_OUTPUT_PORT_TYPE
result[43] <= sft4a[40].DB_MAX_OUTPUT_PORT_TYPE
result[44] <= sft4a[41].DB_MAX_OUTPUT_PORT_TYPE
result[45] <= sft4a[42].DB_MAX_OUTPUT_PORT_TYPE
result[46] <= sft4a[43].DB_MAX_OUTPUT_PORT_TYPE
result[47] <= sft4a[44].DB_MAX_OUTPUT_PORT_TYPE
result[48] <= sft4a[45].DB_MAX_OUTPUT_PORT_TYPE
result[49] <= sft4a[46].DB_MAX_OUTPUT_PORT_TYPE
result[50] <= sft4a[47].DB_MAX_OUTPUT_PORT_TYPE
result[51] <= sft4a[48].DB_MAX_OUTPUT_PORT_TYPE
result[52] <= sft4a[49].DB_MAX_OUTPUT_PORT_TYPE
result[53] <= sft4a[50].DB_MAX_OUTPUT_PORT_TYPE
result[54] <= sft4a[51].DB_MAX_OUTPUT_PORT_TYPE
result[55] <= sft4a[52].DB_MAX_OUTPUT_PORT_TYPE
result[56] <= sft4a[53].DB_MAX_OUTPUT_PORT_TYPE
result[57] <= sft4a[54].DB_MAX_OUTPUT_PORT_TYPE
result[58] <= sft4a[55].DB_MAX_OUTPUT_PORT_TYPE
result[59] <= sft4a[56].DB_MAX_OUTPUT_PORT_TYPE
result[60] <= sft4a[57].DB_MAX_OUTPUT_PORT_TYPE
result[61] <= sft4a[58].DB_MAX_OUTPUT_PORT_TYPE
result[62] <= sft4a[59].DB_MAX_OUTPUT_PORT_TYPE
result[63] <= sft4a[60].DB_MAX_OUTPUT_PORT_TYPE
result[64] <= sft4a[61].DB_MAX_OUTPUT_PORT_TYPE
result[65] <= sft4a[62].DB_MAX_OUTPUT_PORT_TYPE
result[66] <= sft4a[63].DB_MAX_OUTPUT_PORT_TYPE
result[67] <= sft4a[64].DB_MAX_OUTPUT_PORT_TYPE
result[68] <= sft4a[65].DB_MAX_OUTPUT_PORT_TYPE
result[69] <= sft4a[66].DB_MAX_OUTPUT_PORT_TYPE
result[70] <= sft4a[67].DB_MAX_OUTPUT_PORT_TYPE
result[71] <= sft4a[68].DB_MAX_OUTPUT_PORT_TYPE


|ifv|hook:IFM|ifmunitd:ifm|ifmd:\g1:0:ifm|sqr2:multb
dataa[0] => altsquare:altsquare_component.data[0]
dataa[1] => altsquare:altsquare_component.data[1]
dataa[2] => altsquare:altsquare_component.data[2]
dataa[3] => altsquare:altsquare_component.data[3]
dataa[4] => altsquare:altsquare_component.data[4]
dataa[5] => altsquare:altsquare_component.data[5]
dataa[6] => altsquare:altsquare_component.data[6]
dataa[7] => altsquare:altsquare_component.data[7]
dataa[8] => altsquare:altsquare_component.data[8]
dataa[9] => altsquare:altsquare_component.data[9]
dataa[10] => altsquare:altsquare_component.data[10]
dataa[11] => altsquare:altsquare_component.data[11]
dataa[12] => altsquare:altsquare_component.data[12]
dataa[13] => altsquare:altsquare_component.data[13]
dataa[14] => altsquare:altsquare_component.data[14]
dataa[15] => altsquare:altsquare_component.data[15]
dataa[16] => altsquare:altsquare_component.data[16]
dataa[17] => altsquare:altsquare_component.data[17]
dataa[18] => altsquare:altsquare_component.data[18]
dataa[19] => altsquare:altsquare_component.data[19]
dataa[20] => altsquare:altsquare_component.data[20]
dataa[21] => altsquare:altsquare_component.data[21]
dataa[22] => altsquare:altsquare_component.data[22]
dataa[23] => altsquare:altsquare_component.data[23]
dataa[24] => altsquare:altsquare_component.data[24]
dataa[25] => altsquare:altsquare_component.data[25]
dataa[26] => altsquare:altsquare_component.data[26]
dataa[27] => altsquare:altsquare_component.data[27]
dataa[28] => altsquare:altsquare_component.data[28]
dataa[29] => altsquare:altsquare_component.data[29]
dataa[30] => altsquare:altsquare_component.data[30]
dataa[31] => altsquare:altsquare_component.data[31]
dataa[32] => altsquare:altsquare_component.data[32]
dataa[33] => altsquare:altsquare_component.data[33]
dataa[34] => altsquare:altsquare_component.data[34]
dataa[35] => altsquare:altsquare_component.data[35]
result[0] <= altsquare:altsquare_component.result[0]
result[1] <= altsquare:altsquare_component.result[1]
result[2] <= altsquare:altsquare_component.result[2]
result[3] <= altsquare:altsquare_component.result[3]
result[4] <= altsquare:altsquare_component.result[4]
result[5] <= altsquare:altsquare_component.result[5]
result[6] <= altsquare:altsquare_component.result[6]
result[7] <= altsquare:altsquare_component.result[7]
result[8] <= altsquare:altsquare_component.result[8]
result[9] <= altsquare:altsquare_component.result[9]
result[10] <= altsquare:altsquare_component.result[10]
result[11] <= altsquare:altsquare_component.result[11]
result[12] <= altsquare:altsquare_component.result[12]
result[13] <= altsquare:altsquare_component.result[13]
result[14] <= altsquare:altsquare_component.result[14]
result[15] <= altsquare:altsquare_component.result[15]
result[16] <= altsquare:altsquare_component.result[16]
result[17] <= altsquare:altsquare_component.result[17]
result[18] <= altsquare:altsquare_component.result[18]
result[19] <= altsquare:altsquare_component.result[19]
result[20] <= altsquare:altsquare_component.result[20]
result[21] <= altsquare:altsquare_component.result[21]
result[22] <= altsquare:altsquare_component.result[22]
result[23] <= altsquare:altsquare_component.result[23]
result[24] <= altsquare:altsquare_component.result[24]
result[25] <= altsquare:altsquare_component.result[25]
result[26] <= altsquare:altsquare_component.result[26]
result[27] <= altsquare:altsquare_component.result[27]
result[28] <= altsquare:altsquare_component.result[28]
result[29] <= altsquare:altsquare_component.result[29]
result[30] <= altsquare:altsquare_component.result[30]
result[31] <= altsquare:altsquare_component.result[31]
result[32] <= altsquare:altsquare_component.result[32]
result[33] <= altsquare:altsquare_component.result[33]
result[34] <= altsquare:altsquare_component.result[34]
result[35] <= altsquare:altsquare_component.result[35]
result[36] <= altsquare:altsquare_component.result[36]
result[37] <= altsquare:altsquare_component.result[37]
result[38] <= altsquare:altsquare_component.result[38]
result[39] <= altsquare:altsquare_component.result[39]
result[40] <= altsquare:altsquare_component.result[40]
result[41] <= altsquare:altsquare_component.result[41]
result[42] <= altsquare:altsquare_component.result[42]
result[43] <= altsquare:altsquare_component.result[43]
result[44] <= altsquare:altsquare_component.result[44]
result[45] <= altsquare:altsquare_component.result[45]
result[46] <= altsquare:altsquare_component.result[46]
result[47] <= altsquare:altsquare_component.result[47]
result[48] <= altsquare:altsquare_component.result[48]
result[49] <= altsquare:altsquare_component.result[49]
result[50] <= altsquare:altsquare_component.result[50]
result[51] <= altsquare:altsquare_component.result[51]
result[52] <= altsquare:altsquare_component.result[52]
result[53] <= altsquare:altsquare_component.result[53]
result[54] <= altsquare:altsquare_component.result[54]
result[55] <= altsquare:altsquare_component.result[55]
result[56] <= altsquare:altsquare_component.result[56]
result[57] <= altsquare:altsquare_component.result[57]
result[58] <= altsquare:altsquare_component.result[58]
result[59] <= altsquare:altsquare_component.result[59]
result[60] <= altsquare:altsquare_component.result[60]
result[61] <= altsquare:altsquare_component.result[61]
result[62] <= altsquare:altsquare_component.result[62]
result[63] <= altsquare:altsquare_component.result[63]
result[64] <= altsquare:altsquare_component.result[64]
result[65] <= altsquare:altsquare_component.result[65]
result[66] <= altsquare:altsquare_component.result[66]
result[67] <= altsquare:altsquare_component.result[67]
result[68] <= altsquare:altsquare_component.result[68]
result[69] <= altsquare:altsquare_component.result[69]
result[70] <= altsquare:altsquare_component.result[70]
result[71] <= altsquare:altsquare_component.result[71]


|ifv|hook:IFM|ifmunitd:ifm|ifmd:\g1:0:ifm|sqr2:multb|altsquare:altsquare_component
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
data[0] => altsquare_gea:auto_generated.data[0]
data[1] => altsquare_gea:auto_generated.data[1]
data[2] => altsquare_gea:auto_generated.data[2]
data[3] => altsquare_gea:auto_generated.data[3]
data[4] => altsquare_gea:auto_generated.data[4]
data[5] => altsquare_gea:auto_generated.data[5]
data[6] => altsquare_gea:auto_generated.data[6]
data[7] => altsquare_gea:auto_generated.data[7]
data[8] => altsquare_gea:auto_generated.data[8]
data[9] => altsquare_gea:auto_generated.data[9]
data[10] => altsquare_gea:auto_generated.data[10]
data[11] => altsquare_gea:auto_generated.data[11]
data[12] => altsquare_gea:auto_generated.data[12]
data[13] => altsquare_gea:auto_generated.data[13]
data[14] => altsquare_gea:auto_generated.data[14]
data[15] => altsquare_gea:auto_generated.data[15]
data[16] => altsquare_gea:auto_generated.data[16]
data[17] => altsquare_gea:auto_generated.data[17]
data[18] => altsquare_gea:auto_generated.data[18]
data[19] => altsquare_gea:auto_generated.data[19]
data[20] => altsquare_gea:auto_generated.data[20]
data[21] => altsquare_gea:auto_generated.data[21]
data[22] => altsquare_gea:auto_generated.data[22]
data[23] => altsquare_gea:auto_generated.data[23]
data[24] => altsquare_gea:auto_generated.data[24]
data[25] => altsquare_gea:auto_generated.data[25]
data[26] => altsquare_gea:auto_generated.data[26]
data[27] => altsquare_gea:auto_generated.data[27]
data[28] => altsquare_gea:auto_generated.data[28]
data[29] => altsquare_gea:auto_generated.data[29]
data[30] => altsquare_gea:auto_generated.data[30]
data[31] => altsquare_gea:auto_generated.data[31]
data[32] => altsquare_gea:auto_generated.data[32]
data[33] => altsquare_gea:auto_generated.data[33]
data[34] => altsquare_gea:auto_generated.data[34]
data[35] => altsquare_gea:auto_generated.data[35]
ena => ~NO_FANOUT~
result[0] <= altsquare_gea:auto_generated.result[0]
result[1] <= altsquare_gea:auto_generated.result[1]
result[2] <= altsquare_gea:auto_generated.result[2]
result[3] <= altsquare_gea:auto_generated.result[3]
result[4] <= altsquare_gea:auto_generated.result[4]
result[5] <= altsquare_gea:auto_generated.result[5]
result[6] <= altsquare_gea:auto_generated.result[6]
result[7] <= altsquare_gea:auto_generated.result[7]
result[8] <= altsquare_gea:auto_generated.result[8]
result[9] <= altsquare_gea:auto_generated.result[9]
result[10] <= altsquare_gea:auto_generated.result[10]
result[11] <= altsquare_gea:auto_generated.result[11]
result[12] <= altsquare_gea:auto_generated.result[12]
result[13] <= altsquare_gea:auto_generated.result[13]
result[14] <= altsquare_gea:auto_generated.result[14]
result[15] <= altsquare_gea:auto_generated.result[15]
result[16] <= altsquare_gea:auto_generated.result[16]
result[17] <= altsquare_gea:auto_generated.result[17]
result[18] <= altsquare_gea:auto_generated.result[18]
result[19] <= altsquare_gea:auto_generated.result[19]
result[20] <= altsquare_gea:auto_generated.result[20]
result[21] <= altsquare_gea:auto_generated.result[21]
result[22] <= altsquare_gea:auto_generated.result[22]
result[23] <= altsquare_gea:auto_generated.result[23]
result[24] <= altsquare_gea:auto_generated.result[24]
result[25] <= altsquare_gea:auto_generated.result[25]
result[26] <= altsquare_gea:auto_generated.result[26]
result[27] <= altsquare_gea:auto_generated.result[27]
result[28] <= altsquare_gea:auto_generated.result[28]
result[29] <= altsquare_gea:auto_generated.result[29]
result[30] <= altsquare_gea:auto_generated.result[30]
result[31] <= altsquare_gea:auto_generated.result[31]
result[32] <= altsquare_gea:auto_generated.result[32]
result[33] <= altsquare_gea:auto_generated.result[33]
result[34] <= altsquare_gea:auto_generated.result[34]
result[35] <= altsquare_gea:auto_generated.result[35]
result[36] <= altsquare_gea:auto_generated.result[36]
result[37] <= altsquare_gea:auto_generated.result[37]
result[38] <= altsquare_gea:auto_generated.result[38]
result[39] <= altsquare_gea:auto_generated.result[39]
result[40] <= altsquare_gea:auto_generated.result[40]
result[41] <= altsquare_gea:auto_generated.result[41]
result[42] <= altsquare_gea:auto_generated.result[42]
result[43] <= altsquare_gea:auto_generated.result[43]
result[44] <= altsquare_gea:auto_generated.result[44]
result[45] <= altsquare_gea:auto_generated.result[45]
result[46] <= altsquare_gea:auto_generated.result[46]
result[47] <= altsquare_gea:auto_generated.result[47]
result[48] <= altsquare_gea:auto_generated.result[48]
result[49] <= altsquare_gea:auto_generated.result[49]
result[50] <= altsquare_gea:auto_generated.result[50]
result[51] <= altsquare_gea:auto_generated.result[51]
result[52] <= altsquare_gea:auto_generated.result[52]
result[53] <= altsquare_gea:auto_generated.result[53]
result[54] <= altsquare_gea:auto_generated.result[54]
result[55] <= altsquare_gea:auto_generated.result[55]
result[56] <= altsquare_gea:auto_generated.result[56]
result[57] <= altsquare_gea:auto_generated.result[57]
result[58] <= altsquare_gea:auto_generated.result[58]
result[59] <= altsquare_gea:auto_generated.result[59]
result[60] <= altsquare_gea:auto_generated.result[60]
result[61] <= altsquare_gea:auto_generated.result[61]
result[62] <= altsquare_gea:auto_generated.result[62]
result[63] <= altsquare_gea:auto_generated.result[63]
result[64] <= altsquare_gea:auto_generated.result[64]
result[65] <= altsquare_gea:auto_generated.result[65]
result[66] <= altsquare_gea:auto_generated.result[66]
result[67] <= altsquare_gea:auto_generated.result[67]
result[68] <= altsquare_gea:auto_generated.result[68]
result[69] <= altsquare_gea:auto_generated.result[69]
result[70] <= altsquare_gea:auto_generated.result[70]
result[71] <= altsquare_gea:auto_generated.result[71]


|ifv|hook:IFM|ifmunitd:ifm|ifmd:\g1:0:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated
data[0] => result[0].DATAIN
data[0] => w1020w[0].IN1
data[0] => w1112w[0].IN1
data[0] => w1208w[0].IN1
data[0] => w120w[0].IN1
data[0] => w1308w[0].IN1
data[0] => w1412w[0].IN1
data[0] => w1520w[0].IN1
data[0] => w152w[0].IN1
data[0] => w15w[0].IN1
data[0] => w1632w[0].IN1
data[0] => w1748w[0].IN1
data[0] => w1868w[0].IN1
data[0] => w188w[0].IN1
data[0] => w1992w[0].IN1
data[0] => w19w[0].IN1
data[0] => w2120w[0].IN1
data[0] => w2252w[0].IN1
data[0] => w228w[0].IN1
data[0] => w2388w[0].IN1
data[0] => w2528w[0].IN1
data[0] => w272w[0].IN1
data[0] => w320w[0].IN1
data[0] => w32w[0].IN1
data[0] => w372w[0].IN1
data[0] => w428w[0].IN1
data[0] => w488w[0].IN1
data[0] => w48w[0].IN1
data[0] => w552w[0].IN1
data[0] => w620w[0].IN1
data[0] => w68w[0].IN1
data[0] => w692w[0].IN1
data[0] => w768w[0].IN1
data[0] => w848w[0].IN1
data[0] => w92w[0].IN1
data[0] => w932w[0].IN1
data[1] => w1024w[0].IN1
data[1] => w1116w[0].IN1
data[1] => w11w[0].IN0
data[1] => w1212w[0].IN1
data[1] => w124w[0].IN1
data[1] => w1312w[0].IN1
data[1] => w1416w[0].IN1
data[1] => w1524w[0].IN1
data[1] => w156w[0].IN1
data[1] => w15w[0].IN0
data[1] => w1636w[0].IN1
data[1] => w1752w[0].IN1
data[1] => w1872w[0].IN1
data[1] => w192w[0].IN1
data[1] => w1996w[0].IN1
data[1] => w2124w[0].IN1
data[1] => w2256w[0].IN1
data[1] => w232w[0].IN1
data[1] => w2392w[0].IN1
data[1] => w2533w[0].IN1
data[1] => w276w[0].IN1
data[1] => w28w[0].IN1
data[1] => w324w[0].IN1
data[1] => w35w[0].IN1
data[1] => w376w[0].IN1
data[1] => w432w[0].IN1
data[1] => w492w[0].IN1
data[1] => w52w[0].IN1
data[1] => w556w[0].IN1
data[1] => w624w[0].IN1
data[1] => w696w[0].IN1
data[1] => w72w[0].IN1
data[1] => w772w[0].IN1
data[1] => w852w[0].IN1
data[1] => w936w[0].IN1
data[1] => w96w[0].IN1
data[2] => w100w[0].IN1
data[2] => w1028w[0].IN1
data[2] => w1120w[0].IN1
data[2] => w1216w[0].IN1
data[2] => w128w[0].IN1
data[2] => w1316w[0].IN1
data[2] => w1420w[0].IN1
data[2] => w1528w[0].IN1
data[2] => w160w[0].IN1
data[2] => w1640w[0].IN1
data[2] => w1756w[0].IN1
data[2] => w1876w[0].IN1
data[2] => w196w[0].IN1
data[2] => w19w[0].IN0
data[2] => w2000w[0].IN1
data[2] => w2128w[0].IN1
data[2] => w2260w[0].IN1
data[2] => w236w[0].IN1
data[2] => w2396w[0].IN1
data[2] => w24w[0].IN0
data[2] => w2538w[0].IN1
data[2] => w280w[0].IN1
data[2] => w28w[0].IN0
data[2] => w328w[0].IN1
data[2] => w380w[0].IN1
data[2] => w436w[0].IN1
data[2] => w44w[0].IN1
data[2] => w496w[0].IN1
data[2] => w55w[0].IN1
data[2] => w560w[0].IN1
data[2] => w628w[0].IN1
data[2] => w700w[0].IN1
data[2] => w76w[0].IN1
data[2] => w776w[0].IN1
data[2] => w856w[0].IN1
data[2] => w940w[0].IN1
data[3] => w1032w[0].IN1
data[3] => w104w[0].IN1
data[3] => w1124w[0].IN1
data[3] => w1220w[0].IN1
data[3] => w1320w[0].IN1
data[3] => w132w[0].IN1
data[3] => w1424w[0].IN1
data[3] => w1532w[0].IN1
data[3] => w1644w[0].IN1
data[3] => w164w[0].IN1
data[3] => w1760w[0].IN1
data[3] => w1880w[0].IN1
data[3] => w2004w[0].IN1
data[3] => w200w[0].IN1
data[3] => w2132w[0].IN1
data[3] => w2264w[0].IN1
data[3] => w2400w[0].IN1
data[3] => w240w[0].IN1
data[3] => w2543w[0].IN1
data[3] => w284w[0].IN1
data[3] => w32w[0].IN0
data[3] => w332w[0].IN1
data[3] => w35w[0].IN0
data[3] => w384w[0].IN1
data[3] => w40w[0].IN0
data[3] => w440w[0].IN1
data[3] => w44w[0].IN0
data[3] => w500w[0].IN1
data[3] => w564w[0].IN1
data[3] => w632w[0].IN1
data[3] => w64w[0].IN1
data[3] => w704w[0].IN1
data[3] => w780w[0].IN1
data[3] => w79w[0].IN1
data[3] => w860w[0].IN1
data[3] => w944w[0].IN1
data[4] => w1036w[0].IN1
data[4] => w107w[0].IN1
data[4] => w1128w[0].IN1
data[4] => w1224w[0].IN1
data[4] => w1324w[0].IN1
data[4] => w136w[0].IN1
data[4] => w1428w[0].IN1
data[4] => w1536w[0].IN1
data[4] => w1648w[0].IN1
data[4] => w168w[0].IN1
data[4] => w1764w[0].IN1
data[4] => w1884w[0].IN1
data[4] => w2008w[0].IN1
data[4] => w204w[0].IN1
data[4] => w2136w[0].IN1
data[4] => w2268w[0].IN1
data[4] => w2404w[0].IN1
data[4] => w244w[0].IN1
data[4] => w2548w[0].IN1
data[4] => w288w[0].IN1
data[4] => w336w[0].IN1
data[4] => w388w[0].IN1
data[4] => w444w[0].IN1
data[4] => w48w[0].IN0
data[4] => w504w[0].IN1
data[4] => w52w[0].IN0
data[4] => w55w[0].IN0
data[4] => w568w[0].IN1
data[4] => w60w[0].IN0
data[4] => w636w[0].IN1
data[4] => w64w[0].IN0
data[4] => w708w[0].IN1
data[4] => w784w[0].IN1
data[4] => w864w[0].IN1
data[4] => w88w[0].IN1
data[4] => w948w[0].IN1
data[5] => w1040w[0].IN1
data[5] => w1132w[0].IN1
data[5] => w116w[0].IN1
data[5] => w1228w[0].IN1
data[5] => w1328w[0].IN1
data[5] => w139w[0].IN1
data[5] => w1432w[0].IN1
data[5] => w1540w[0].IN1
data[5] => w1652w[0].IN1
data[5] => w172w[0].IN1
data[5] => w1768w[0].IN1
data[5] => w1888w[0].IN1
data[5] => w2012w[0].IN1
data[5] => w208w[0].IN1
data[5] => w2140w[0].IN1
data[5] => w2272w[0].IN1
data[5] => w2408w[0].IN1
data[5] => w248w[0].IN1
data[5] => w2553w[0].IN1
data[5] => w292w[0].IN1
data[5] => w340w[0].IN1
data[5] => w392w[0].IN1
data[5] => w448w[0].IN1
data[5] => w508w[0].IN1
data[5] => w572w[0].IN1
data[5] => w640w[0].IN1
data[5] => w68w[0].IN0
data[5] => w712w[0].IN1
data[5] => w72w[0].IN0
data[5] => w76w[0].IN0
data[5] => w788w[0].IN1
data[5] => w79w[0].IN0
data[5] => w84w[0].IN0
data[5] => w868w[0].IN1
data[5] => w88w[0].IN0
data[5] => w952w[0].IN1
data[6] => w100w[0].IN0
data[6] => w1044w[0].IN1
data[6] => w104w[0].IN0
data[6] => w107w[0].IN0
data[6] => w112w[0].IN0
data[6] => w1136w[0].IN1
data[6] => w116w[0].IN0
data[6] => w1232w[0].IN1
data[6] => w1332w[0].IN1
data[6] => w1436w[0].IN1
data[6] => w148w[0].IN1
data[6] => w1544w[0].IN1
data[6] => w1656w[0].IN1
data[6] => w175w[0].IN1
data[6] => w1772w[0].IN1
data[6] => w1892w[0].IN1
data[6] => w2016w[0].IN1
data[6] => w212w[0].IN1
data[6] => w2144w[0].IN1
data[6] => w2276w[0].IN1
data[6] => w2412w[0].IN1
data[6] => w252w[0].IN1
data[6] => w2558w[0].IN1
data[6] => w296w[0].IN1
data[6] => w344w[0].IN1
data[6] => w396w[0].IN1
data[6] => w452w[0].IN1
data[6] => w512w[0].IN1
data[6] => w576w[0].IN1
data[6] => w644w[0].IN1
data[6] => w716w[0].IN1
data[6] => w792w[0].IN1
data[6] => w872w[0].IN1
data[6] => w92w[0].IN0
data[6] => w956w[0].IN1
data[6] => w96w[0].IN0
data[7] => w1048w[0].IN1
data[7] => w1140w[0].IN1
data[7] => w120w[0].IN0
data[7] => w1236w[0].IN1
data[7] => w124w[0].IN0
data[7] => w128w[0].IN0
data[7] => w132w[0].IN0
data[7] => w1336w[0].IN1
data[7] => w136w[0].IN0
data[7] => w139w[0].IN0
data[7] => w1440w[0].IN1
data[7] => w144w[0].IN0
data[7] => w148w[0].IN0
data[7] => w1548w[0].IN1
data[7] => w1660w[0].IN1
data[7] => w1776w[0].IN1
data[7] => w184w[0].IN1
data[7] => w1896w[0].IN1
data[7] => w2020w[0].IN1
data[7] => w2148w[0].IN1
data[7] => w215w[0].IN1
data[7] => w2280w[0].IN1
data[7] => w2416w[0].IN1
data[7] => w2563w[0].IN1
data[7] => w256w[0].IN1
data[7] => w300w[0].IN1
data[7] => w348w[0].IN1
data[7] => w400w[0].IN1
data[7] => w456w[0].IN1
data[7] => w516w[0].IN1
data[7] => w580w[0].IN1
data[7] => w648w[0].IN1
data[7] => w720w[0].IN1
data[7] => w796w[0].IN1
data[7] => w876w[0].IN1
data[7] => w960w[0].IN1
data[8] => w1052w[0].IN1
data[8] => w1144w[0].IN1
data[8] => w1240w[0].IN1
data[8] => w1340w[0].IN1
data[8] => w1444w[0].IN1
data[8] => w152w[0].IN0
data[8] => w1552w[0].IN1
data[8] => w156w[0].IN0
data[8] => w160w[0].IN0
data[8] => w164w[0].IN0
data[8] => w1664w[0].IN1
data[8] => w168w[0].IN0
data[8] => w172w[0].IN0
data[8] => w175w[0].IN0
data[8] => w1780w[0].IN1
data[8] => w180w[0].IN0
data[8] => w184w[0].IN0
data[8] => w1900w[0].IN1
data[8] => w2024w[0].IN1
data[8] => w2152w[0].IN1
data[8] => w224w[0].IN1
data[8] => w2284w[0].IN1
data[8] => w2420w[0].IN1
data[8] => w2568w[0].IN1
data[8] => w259w[0].IN1
data[8] => w304w[0].IN1
data[8] => w352w[0].IN1
data[8] => w404w[0].IN1
data[8] => w460w[0].IN1
data[8] => w520w[0].IN1
data[8] => w584w[0].IN1
data[8] => w652w[0].IN1
data[8] => w724w[0].IN1
data[8] => w800w[0].IN1
data[8] => w880w[0].IN1
data[8] => w964w[0].IN1
data[9] => w1056w[0].IN1
data[9] => w1148w[0].IN1
data[9] => w1244w[0].IN1
data[9] => w1344w[0].IN1
data[9] => w1448w[0].IN1
data[9] => w1556w[0].IN1
data[9] => w1668w[0].IN1
data[9] => w1784w[0].IN1
data[9] => w188w[0].IN0
data[9] => w1904w[0].IN1
data[9] => w192w[0].IN0
data[9] => w196w[0].IN0
data[9] => w200w[0].IN0
data[9] => w2028w[0].IN1
data[9] => w204w[0].IN0
data[9] => w208w[0].IN0
data[9] => w212w[0].IN0
data[9] => w2156w[0].IN1
data[9] => w215w[0].IN0
data[9] => w220w[0].IN0
data[9] => w224w[0].IN0
data[9] => w2288w[0].IN1
data[9] => w2424w[0].IN1
data[9] => w2573w[0].IN1
data[9] => w268w[0].IN1
data[9] => w307w[0].IN1
data[9] => w356w[0].IN1
data[9] => w408w[0].IN1
data[9] => w464w[0].IN1
data[9] => w524w[0].IN1
data[9] => w588w[0].IN1
data[9] => w656w[0].IN1
data[9] => w728w[0].IN1
data[9] => w804w[0].IN1
data[9] => w884w[0].IN1
data[9] => w968w[0].IN1
data[10] => w1060w[0].IN1
data[10] => w1152w[0].IN1
data[10] => w1248w[0].IN1
data[10] => w1348w[0].IN1
data[10] => w1452w[0].IN1
data[10] => w1560w[0].IN1
data[10] => w1672w[0].IN1
data[10] => w1788w[0].IN1
data[10] => w1908w[0].IN1
data[10] => w2032w[0].IN1
data[10] => w2160w[0].IN1
data[10] => w228w[0].IN0
data[10] => w2292w[0].IN1
data[10] => w232w[0].IN0
data[10] => w236w[0].IN0
data[10] => w240w[0].IN0
data[10] => w2428w[0].IN1
data[10] => w244w[0].IN0
data[10] => w248w[0].IN0
data[10] => w252w[0].IN0
data[10] => w256w[0].IN0
data[10] => w2578w[0].IN1
data[10] => w259w[0].IN0
data[10] => w264w[0].IN0
data[10] => w268w[0].IN0
data[10] => w316w[0].IN1
data[10] => w359w[0].IN1
data[10] => w412w[0].IN1
data[10] => w468w[0].IN1
data[10] => w528w[0].IN1
data[10] => w592w[0].IN1
data[10] => w660w[0].IN1
data[10] => w732w[0].IN1
data[10] => w808w[0].IN1
data[10] => w888w[0].IN1
data[10] => w972w[0].IN1
data[11] => w1064w[0].IN1
data[11] => w1156w[0].IN1
data[11] => w1252w[0].IN1
data[11] => w1352w[0].IN1
data[11] => w1456w[0].IN1
data[11] => w1564w[0].IN1
data[11] => w1676w[0].IN1
data[11] => w1792w[0].IN1
data[11] => w1912w[0].IN1
data[11] => w2036w[0].IN1
data[11] => w2164w[0].IN1
data[11] => w2296w[0].IN1
data[11] => w2432w[0].IN1
data[11] => w2583w[0].IN1
data[11] => w272w[0].IN0
data[11] => w276w[0].IN0
data[11] => w280w[0].IN0
data[11] => w284w[0].IN0
data[11] => w288w[0].IN0
data[11] => w292w[0].IN0
data[11] => w296w[0].IN0
data[11] => w300w[0].IN0
data[11] => w304w[0].IN0
data[11] => w307w[0].IN0
data[11] => w312w[0].IN0
data[11] => w316w[0].IN0
data[11] => w368w[0].IN1
data[11] => w415w[0].IN1
data[11] => w472w[0].IN1
data[11] => w532w[0].IN1
data[11] => w596w[0].IN1
data[11] => w664w[0].IN1
data[11] => w736w[0].IN1
data[11] => w812w[0].IN1
data[11] => w892w[0].IN1
data[11] => w976w[0].IN1
data[12] => w1068w[0].IN1
data[12] => w1160w[0].IN1
data[12] => w1256w[0].IN1
data[12] => w1356w[0].IN1
data[12] => w1460w[0].IN1
data[12] => w1568w[0].IN1
data[12] => w1680w[0].IN1
data[12] => w1796w[0].IN1
data[12] => w1916w[0].IN1
data[12] => w2040w[0].IN1
data[12] => w2168w[0].IN1
data[12] => w2300w[0].IN1
data[12] => w2436w[0].IN1
data[12] => w2588w[0].IN1
data[12] => w320w[0].IN0
data[12] => w324w[0].IN0
data[12] => w328w[0].IN0
data[12] => w332w[0].IN0
data[12] => w336w[0].IN0
data[12] => w340w[0].IN0
data[12] => w344w[0].IN0
data[12] => w348w[0].IN0
data[12] => w352w[0].IN0
data[12] => w356w[0].IN0
data[12] => w359w[0].IN0
data[12] => w364w[0].IN0
data[12] => w368w[0].IN0
data[12] => w424w[0].IN1
data[12] => w475w[0].IN1
data[12] => w536w[0].IN1
data[12] => w600w[0].IN1
data[12] => w668w[0].IN1
data[12] => w740w[0].IN1
data[12] => w816w[0].IN1
data[12] => w896w[0].IN1
data[12] => w980w[0].IN1
data[13] => w1072w[0].IN1
data[13] => w1164w[0].IN1
data[13] => w1260w[0].IN1
data[13] => w1360w[0].IN1
data[13] => w1464w[0].IN1
data[13] => w1572w[0].IN1
data[13] => w1684w[0].IN1
data[13] => w1800w[0].IN1
data[13] => w1920w[0].IN1
data[13] => w2044w[0].IN1
data[13] => w2172w[0].IN1
data[13] => w2304w[0].IN1
data[13] => w2440w[0].IN1
data[13] => w2593w[0].IN1
data[13] => w372w[0].IN0
data[13] => w376w[0].IN0
data[13] => w380w[0].IN0
data[13] => w384w[0].IN0
data[13] => w388w[0].IN0
data[13] => w392w[0].IN0
data[13] => w396w[0].IN0
data[13] => w400w[0].IN0
data[13] => w404w[0].IN0
data[13] => w408w[0].IN0
data[13] => w412w[0].IN0
data[13] => w415w[0].IN0
data[13] => w420w[0].IN0
data[13] => w424w[0].IN0
data[13] => w484w[0].IN1
data[13] => w539w[0].IN1
data[13] => w604w[0].IN1
data[13] => w672w[0].IN1
data[13] => w744w[0].IN1
data[13] => w820w[0].IN1
data[13] => w900w[0].IN1
data[13] => w984w[0].IN1
data[14] => w1076w[0].IN1
data[14] => w1168w[0].IN1
data[14] => w1264w[0].IN1
data[14] => w1364w[0].IN1
data[14] => w1468w[0].IN1
data[14] => w1576w[0].IN1
data[14] => w1688w[0].IN1
data[14] => w1804w[0].IN1
data[14] => w1924w[0].IN1
data[14] => w2048w[0].IN1
data[14] => w2176w[0].IN1
data[14] => w2308w[0].IN1
data[14] => w2444w[0].IN1
data[14] => w2598w[0].IN1
data[14] => w428w[0].IN0
data[14] => w432w[0].IN0
data[14] => w436w[0].IN0
data[14] => w440w[0].IN0
data[14] => w444w[0].IN0
data[14] => w448w[0].IN0
data[14] => w452w[0].IN0
data[14] => w456w[0].IN0
data[14] => w460w[0].IN0
data[14] => w464w[0].IN0
data[14] => w468w[0].IN0
data[14] => w472w[0].IN0
data[14] => w475w[0].IN0
data[14] => w480w[0].IN0
data[14] => w484w[0].IN0
data[14] => w548w[0].IN1
data[14] => w607w[0].IN1
data[14] => w676w[0].IN1
data[14] => w748w[0].IN1
data[14] => w824w[0].IN1
data[14] => w904w[0].IN1
data[14] => w988w[0].IN1
data[15] => w1080w[0].IN1
data[15] => w1172w[0].IN1
data[15] => w1268w[0].IN1
data[15] => w1368w[0].IN1
data[15] => w1472w[0].IN1
data[15] => w1580w[0].IN1
data[15] => w1692w[0].IN1
data[15] => w1808w[0].IN1
data[15] => w1928w[0].IN1
data[15] => w2052w[0].IN1
data[15] => w2180w[0].IN1
data[15] => w2312w[0].IN1
data[15] => w2448w[0].IN1
data[15] => w2603w[0].IN1
data[15] => w488w[0].IN0
data[15] => w492w[0].IN0
data[15] => w496w[0].IN0
data[15] => w500w[0].IN0
data[15] => w504w[0].IN0
data[15] => w508w[0].IN0
data[15] => w512w[0].IN0
data[15] => w516w[0].IN0
data[15] => w520w[0].IN0
data[15] => w524w[0].IN0
data[15] => w528w[0].IN0
data[15] => w532w[0].IN0
data[15] => w536w[0].IN0
data[15] => w539w[0].IN0
data[15] => w544w[0].IN0
data[15] => w548w[0].IN0
data[15] => w616w[0].IN1
data[15] => w679w[0].IN1
data[15] => w752w[0].IN1
data[15] => w828w[0].IN1
data[15] => w908w[0].IN1
data[15] => w992w[0].IN1
data[16] => w1084w[0].IN1
data[16] => w1176w[0].IN1
data[16] => w1272w[0].IN1
data[16] => w1372w[0].IN1
data[16] => w1476w[0].IN1
data[16] => w1584w[0].IN1
data[16] => w1696w[0].IN1
data[16] => w1812w[0].IN1
data[16] => w1932w[0].IN1
data[16] => w2056w[0].IN1
data[16] => w2184w[0].IN1
data[16] => w2316w[0].IN1
data[16] => w2452w[0].IN1
data[16] => w2608w[0].IN1
data[16] => w552w[0].IN0
data[16] => w556w[0].IN0
data[16] => w560w[0].IN0
data[16] => w564w[0].IN0
data[16] => w568w[0].IN0
data[16] => w572w[0].IN0
data[16] => w576w[0].IN0
data[16] => w580w[0].IN0
data[16] => w584w[0].IN0
data[16] => w588w[0].IN0
data[16] => w592w[0].IN0
data[16] => w596w[0].IN0
data[16] => w600w[0].IN0
data[16] => w604w[0].IN0
data[16] => w607w[0].IN0
data[16] => w612w[0].IN0
data[16] => w616w[0].IN0
data[16] => w688w[0].IN1
data[16] => w755w[0].IN1
data[16] => w832w[0].IN1
data[16] => w912w[0].IN1
data[16] => w996w[0].IN1
data[17] => w1000w[0].IN1
data[17] => w1088w[0].IN1
data[17] => w1180w[0].IN1
data[17] => w1276w[0].IN1
data[17] => w1376w[0].IN1
data[17] => w1480w[0].IN1
data[17] => w1588w[0].IN1
data[17] => w1700w[0].IN1
data[17] => w1816w[0].IN1
data[17] => w1936w[0].IN1
data[17] => w2060w[0].IN1
data[17] => w2188w[0].IN1
data[17] => w2320w[0].IN1
data[17] => w2456w[0].IN1
data[17] => w2613w[0].IN1
data[17] => w620w[0].IN0
data[17] => w624w[0].IN0
data[17] => w628w[0].IN0
data[17] => w632w[0].IN0
data[17] => w636w[0].IN0
data[17] => w640w[0].IN0
data[17] => w644w[0].IN0
data[17] => w648w[0].IN0
data[17] => w652w[0].IN0
data[17] => w656w[0].IN0
data[17] => w660w[0].IN0
data[17] => w664w[0].IN0
data[17] => w668w[0].IN0
data[17] => w672w[0].IN0
data[17] => w676w[0].IN0
data[17] => w679w[0].IN0
data[17] => w684w[0].IN0
data[17] => w688w[0].IN0
data[17] => w764w[0].IN1
data[17] => w835w[0].IN1
data[17] => w916w[0].IN1
data[18] => w1004w[0].IN1
data[18] => w1092w[0].IN1
data[18] => w1184w[0].IN1
data[18] => w1280w[0].IN1
data[18] => w1380w[0].IN1
data[18] => w1484w[0].IN1
data[18] => w1592w[0].IN1
data[18] => w1704w[0].IN1
data[18] => w1820w[0].IN1
data[18] => w1940w[0].IN1
data[18] => w2064w[0].IN1
data[18] => w2192w[0].IN1
data[18] => w2324w[0].IN1
data[18] => w2460w[0].IN1
data[18] => w2618w[0].IN1
data[18] => w692w[0].IN0
data[18] => w696w[0].IN0
data[18] => w700w[0].IN0
data[18] => w704w[0].IN0
data[18] => w708w[0].IN0
data[18] => w712w[0].IN0
data[18] => w716w[0].IN0
data[18] => w720w[0].IN0
data[18] => w724w[0].IN0
data[18] => w728w[0].IN0
data[18] => w732w[0].IN0
data[18] => w736w[0].IN0
data[18] => w740w[0].IN0
data[18] => w744w[0].IN0
data[18] => w748w[0].IN0
data[18] => w752w[0].IN0
data[18] => w755w[0].IN0
data[18] => w760w[0].IN0
data[18] => w764w[0].IN0
data[18] => w844w[0].IN1
data[18] => w919w[0].IN1
data[19] => w1007w[0].IN1
data[19] => w1096w[0].IN1
data[19] => w1188w[0].IN1
data[19] => w1284w[0].IN1
data[19] => w1384w[0].IN1
data[19] => w1488w[0].IN1
data[19] => w1596w[0].IN1
data[19] => w1708w[0].IN1
data[19] => w1824w[0].IN1
data[19] => w1944w[0].IN1
data[19] => w2068w[0].IN1
data[19] => w2196w[0].IN1
data[19] => w2328w[0].IN1
data[19] => w2464w[0].IN1
data[19] => w2623w[0].IN1
data[19] => w768w[0].IN0
data[19] => w772w[0].IN0
data[19] => w776w[0].IN0
data[19] => w780w[0].IN0
data[19] => w784w[0].IN0
data[19] => w788w[0].IN0
data[19] => w792w[0].IN0
data[19] => w796w[0].IN0
data[19] => w800w[0].IN0
data[19] => w804w[0].IN0
data[19] => w808w[0].IN0
data[19] => w812w[0].IN0
data[19] => w816w[0].IN0
data[19] => w820w[0].IN0
data[19] => w824w[0].IN0
data[19] => w828w[0].IN0
data[19] => w832w[0].IN0
data[19] => w835w[0].IN0
data[19] => w840w[0].IN0
data[19] => w844w[0].IN0
data[19] => w928w[0].IN1
data[20] => w1016w[0].IN1
data[20] => w1099w[0].IN1
data[20] => w1192w[0].IN1
data[20] => w1288w[0].IN1
data[20] => w1388w[0].IN1
data[20] => w1492w[0].IN1
data[20] => w1600w[0].IN1
data[20] => w1712w[0].IN1
data[20] => w1828w[0].IN1
data[20] => w1948w[0].IN1
data[20] => w2072w[0].IN1
data[20] => w2200w[0].IN1
data[20] => w2332w[0].IN1
data[20] => w2468w[0].IN1
data[20] => w2628w[0].IN1
data[20] => w848w[0].IN0
data[20] => w852w[0].IN0
data[20] => w856w[0].IN0
data[20] => w860w[0].IN0
data[20] => w864w[0].IN0
data[20] => w868w[0].IN0
data[20] => w872w[0].IN0
data[20] => w876w[0].IN0
data[20] => w880w[0].IN0
data[20] => w884w[0].IN0
data[20] => w888w[0].IN0
data[20] => w892w[0].IN0
data[20] => w896w[0].IN0
data[20] => w900w[0].IN0
data[20] => w904w[0].IN0
data[20] => w908w[0].IN0
data[20] => w912w[0].IN0
data[20] => w916w[0].IN0
data[20] => w919w[0].IN0
data[20] => w924w[0].IN0
data[20] => w928w[0].IN0
data[21] => w1000w[0].IN0
data[21] => w1004w[0].IN0
data[21] => w1007w[0].IN0
data[21] => w1012w[0].IN0
data[21] => w1016w[0].IN0
data[21] => w1108w[0].IN1
data[21] => w1195w[0].IN1
data[21] => w1292w[0].IN1
data[21] => w1392w[0].IN1
data[21] => w1496w[0].IN1
data[21] => w1604w[0].IN1
data[21] => w1716w[0].IN1
data[21] => w1832w[0].IN1
data[21] => w1952w[0].IN1
data[21] => w2076w[0].IN1
data[21] => w2204w[0].IN1
data[21] => w2336w[0].IN1
data[21] => w2472w[0].IN1
data[21] => w2633w[0].IN1
data[21] => w932w[0].IN0
data[21] => w936w[0].IN0
data[21] => w940w[0].IN0
data[21] => w944w[0].IN0
data[21] => w948w[0].IN0
data[21] => w952w[0].IN0
data[21] => w956w[0].IN0
data[21] => w960w[0].IN0
data[21] => w964w[0].IN0
data[21] => w968w[0].IN0
data[21] => w972w[0].IN0
data[21] => w976w[0].IN0
data[21] => w980w[0].IN0
data[21] => w984w[0].IN0
data[21] => w988w[0].IN0
data[21] => w992w[0].IN0
data[21] => w996w[0].IN0
data[22] => w1020w[0].IN0
data[22] => w1024w[0].IN0
data[22] => w1028w[0].IN0
data[22] => w1032w[0].IN0
data[22] => w1036w[0].IN0
data[22] => w1040w[0].IN0
data[22] => w1044w[0].IN0
data[22] => w1048w[0].IN0
data[22] => w1052w[0].IN0
data[22] => w1056w[0].IN0
data[22] => w1060w[0].IN0
data[22] => w1064w[0].IN0
data[22] => w1068w[0].IN0
data[22] => w1072w[0].IN0
data[22] => w1076w[0].IN0
data[22] => w1080w[0].IN0
data[22] => w1084w[0].IN0
data[22] => w1088w[0].IN0
data[22] => w1092w[0].IN0
data[22] => w1096w[0].IN0
data[22] => w1099w[0].IN0
data[22] => w1104w[0].IN0
data[22] => w1108w[0].IN0
data[22] => w1204w[0].IN1
data[22] => w1295w[0].IN1
data[22] => w1396w[0].IN1
data[22] => w1500w[0].IN1
data[22] => w1608w[0].IN1
data[22] => w1720w[0].IN1
data[22] => w1836w[0].IN1
data[22] => w1956w[0].IN1
data[22] => w2080w[0].IN1
data[22] => w2208w[0].IN1
data[22] => w2340w[0].IN1
data[22] => w2476w[0].IN1
data[22] => w2638w[0].IN1
data[23] => w1112w[0].IN0
data[23] => w1116w[0].IN0
data[23] => w1120w[0].IN0
data[23] => w1124w[0].IN0
data[23] => w1128w[0].IN0
data[23] => w1132w[0].IN0
data[23] => w1136w[0].IN0
data[23] => w1140w[0].IN0
data[23] => w1144w[0].IN0
data[23] => w1148w[0].IN0
data[23] => w1152w[0].IN0
data[23] => w1156w[0].IN0
data[23] => w1160w[0].IN0
data[23] => w1164w[0].IN0
data[23] => w1168w[0].IN0
data[23] => w1172w[0].IN0
data[23] => w1176w[0].IN0
data[23] => w1180w[0].IN0
data[23] => w1184w[0].IN0
data[23] => w1188w[0].IN0
data[23] => w1192w[0].IN0
data[23] => w1195w[0].IN0
data[23] => w1200w[0].IN0
data[23] => w1204w[0].IN0
data[23] => w1304w[0].IN1
data[23] => w1399w[0].IN1
data[23] => w1504w[0].IN1
data[23] => w1612w[0].IN1
data[23] => w1724w[0].IN1
data[23] => w1840w[0].IN1
data[23] => w1960w[0].IN1
data[23] => w2084w[0].IN1
data[23] => w2212w[0].IN1
data[23] => w2344w[0].IN1
data[23] => w2480w[0].IN1
data[23] => w2643w[0].IN1
data[24] => w1208w[0].IN0
data[24] => w1212w[0].IN0
data[24] => w1216w[0].IN0
data[24] => w1220w[0].IN0
data[24] => w1224w[0].IN0
data[24] => w1228w[0].IN0
data[24] => w1232w[0].IN0
data[24] => w1236w[0].IN0
data[24] => w1240w[0].IN0
data[24] => w1244w[0].IN0
data[24] => w1248w[0].IN0
data[24] => w1252w[0].IN0
data[24] => w1256w[0].IN0
data[24] => w1260w[0].IN0
data[24] => w1264w[0].IN0
data[24] => w1268w[0].IN0
data[24] => w1272w[0].IN0
data[24] => w1276w[0].IN0
data[24] => w1280w[0].IN0
data[24] => w1284w[0].IN0
data[24] => w1288w[0].IN0
data[24] => w1292w[0].IN0
data[24] => w1295w[0].IN0
data[24] => w1300w[0].IN0
data[24] => w1304w[0].IN0
data[24] => w1408w[0].IN1
data[24] => w1507w[0].IN1
data[24] => w1616w[0].IN1
data[24] => w1728w[0].IN1
data[24] => w1844w[0].IN1
data[24] => w1964w[0].IN1
data[24] => w2088w[0].IN1
data[24] => w2216w[0].IN1
data[24] => w2348w[0].IN1
data[24] => w2484w[0].IN1
data[24] => w2648w[0].IN1
data[25] => w1308w[0].IN0
data[25] => w1312w[0].IN0
data[25] => w1316w[0].IN0
data[25] => w1320w[0].IN0
data[25] => w1324w[0].IN0
data[25] => w1328w[0].IN0
data[25] => w1332w[0].IN0
data[25] => w1336w[0].IN0
data[25] => w1340w[0].IN0
data[25] => w1344w[0].IN0
data[25] => w1348w[0].IN0
data[25] => w1352w[0].IN0
data[25] => w1356w[0].IN0
data[25] => w1360w[0].IN0
data[25] => w1364w[0].IN0
data[25] => w1368w[0].IN0
data[25] => w1372w[0].IN0
data[25] => w1376w[0].IN0
data[25] => w1380w[0].IN0
data[25] => w1384w[0].IN0
data[25] => w1388w[0].IN0
data[25] => w1392w[0].IN0
data[25] => w1396w[0].IN0
data[25] => w1399w[0].IN0
data[25] => w1404w[0].IN0
data[25] => w1408w[0].IN0
data[25] => w1516w[0].IN1
data[25] => w1619w[0].IN1
data[25] => w1732w[0].IN1
data[25] => w1848w[0].IN1
data[25] => w1968w[0].IN1
data[25] => w2092w[0].IN1
data[25] => w2220w[0].IN1
data[25] => w2352w[0].IN1
data[25] => w2488w[0].IN1
data[25] => w2653w[0].IN1
data[26] => w1412w[0].IN0
data[26] => w1416w[0].IN0
data[26] => w1420w[0].IN0
data[26] => w1424w[0].IN0
data[26] => w1428w[0].IN0
data[26] => w1432w[0].IN0
data[26] => w1436w[0].IN0
data[26] => w1440w[0].IN0
data[26] => w1444w[0].IN0
data[26] => w1448w[0].IN0
data[26] => w1452w[0].IN0
data[26] => w1456w[0].IN0
data[26] => w1460w[0].IN0
data[26] => w1464w[0].IN0
data[26] => w1468w[0].IN0
data[26] => w1472w[0].IN0
data[26] => w1476w[0].IN0
data[26] => w1480w[0].IN0
data[26] => w1484w[0].IN0
data[26] => w1488w[0].IN0
data[26] => w1492w[0].IN0
data[26] => w1496w[0].IN0
data[26] => w1500w[0].IN0
data[26] => w1504w[0].IN0
data[26] => w1507w[0].IN0
data[26] => w1512w[0].IN0
data[26] => w1516w[0].IN0
data[26] => w1628w[0].IN1
data[26] => w1735w[0].IN1
data[26] => w1852w[0].IN1
data[26] => w1972w[0].IN1
data[26] => w2096w[0].IN1
data[26] => w2224w[0].IN1
data[26] => w2356w[0].IN1
data[26] => w2492w[0].IN1
data[26] => w2658w[0].IN1
data[27] => w1520w[0].IN0
data[27] => w1524w[0].IN0
data[27] => w1528w[0].IN0
data[27] => w1532w[0].IN0
data[27] => w1536w[0].IN0
data[27] => w1540w[0].IN0
data[27] => w1544w[0].IN0
data[27] => w1548w[0].IN0
data[27] => w1552w[0].IN0
data[27] => w1556w[0].IN0
data[27] => w1560w[0].IN0
data[27] => w1564w[0].IN0
data[27] => w1568w[0].IN0
data[27] => w1572w[0].IN0
data[27] => w1576w[0].IN0
data[27] => w1580w[0].IN0
data[27] => w1584w[0].IN0
data[27] => w1588w[0].IN0
data[27] => w1592w[0].IN0
data[27] => w1596w[0].IN0
data[27] => w1600w[0].IN0
data[27] => w1604w[0].IN0
data[27] => w1608w[0].IN0
data[27] => w1612w[0].IN0
data[27] => w1616w[0].IN0
data[27] => w1619w[0].IN0
data[27] => w1624w[0].IN0
data[27] => w1628w[0].IN0
data[27] => w1744w[0].IN1
data[27] => w1855w[0].IN1
data[27] => w1976w[0].IN1
data[27] => w2100w[0].IN1
data[27] => w2228w[0].IN1
data[27] => w2360w[0].IN1
data[27] => w2496w[0].IN1
data[27] => w2663w[0].IN1
data[28] => w1632w[0].IN0
data[28] => w1636w[0].IN0
data[28] => w1640w[0].IN0
data[28] => w1644w[0].IN0
data[28] => w1648w[0].IN0
data[28] => w1652w[0].IN0
data[28] => w1656w[0].IN0
data[28] => w1660w[0].IN0
data[28] => w1664w[0].IN0
data[28] => w1668w[0].IN0
data[28] => w1672w[0].IN0
data[28] => w1676w[0].IN0
data[28] => w1680w[0].IN0
data[28] => w1684w[0].IN0
data[28] => w1688w[0].IN0
data[28] => w1692w[0].IN0
data[28] => w1696w[0].IN0
data[28] => w1700w[0].IN0
data[28] => w1704w[0].IN0
data[28] => w1708w[0].IN0
data[28] => w1712w[0].IN0
data[28] => w1716w[0].IN0
data[28] => w1720w[0].IN0
data[28] => w1724w[0].IN0
data[28] => w1728w[0].IN0
data[28] => w1732w[0].IN0
data[28] => w1735w[0].IN0
data[28] => w1740w[0].IN0
data[28] => w1744w[0].IN0
data[28] => w1864w[0].IN1
data[28] => w1979w[0].IN1
data[28] => w2104w[0].IN1
data[28] => w2232w[0].IN1
data[28] => w2364w[0].IN1
data[28] => w2500w[0].IN1
data[28] => w2668w[0].IN1
data[29] => w1748w[0].IN0
data[29] => w1752w[0].IN0
data[29] => w1756w[0].IN0
data[29] => w1760w[0].IN0
data[29] => w1764w[0].IN0
data[29] => w1768w[0].IN0
data[29] => w1772w[0].IN0
data[29] => w1776w[0].IN0
data[29] => w1780w[0].IN0
data[29] => w1784w[0].IN0
data[29] => w1788w[0].IN0
data[29] => w1792w[0].IN0
data[29] => w1796w[0].IN0
data[29] => w1800w[0].IN0
data[29] => w1804w[0].IN0
data[29] => w1808w[0].IN0
data[29] => w1812w[0].IN0
data[29] => w1816w[0].IN0
data[29] => w1820w[0].IN0
data[29] => w1824w[0].IN0
data[29] => w1828w[0].IN0
data[29] => w1832w[0].IN0
data[29] => w1836w[0].IN0
data[29] => w1840w[0].IN0
data[29] => w1844w[0].IN0
data[29] => w1848w[0].IN0
data[29] => w1852w[0].IN0
data[29] => w1855w[0].IN0
data[29] => w1860w[0].IN0
data[29] => w1864w[0].IN0
data[29] => w1988w[0].IN1
data[29] => w2107w[0].IN1
data[29] => w2236w[0].IN1
data[29] => w2368w[0].IN1
data[29] => w2504w[0].IN1
data[29] => w2673w[0].IN1
data[30] => w1868w[0].IN0
data[30] => w1872w[0].IN0
data[30] => w1876w[0].IN0
data[30] => w1880w[0].IN0
data[30] => w1884w[0].IN0
data[30] => w1888w[0].IN0
data[30] => w1892w[0].IN0
data[30] => w1896w[0].IN0
data[30] => w1900w[0].IN0
data[30] => w1904w[0].IN0
data[30] => w1908w[0].IN0
data[30] => w1912w[0].IN0
data[30] => w1916w[0].IN0
data[30] => w1920w[0].IN0
data[30] => w1924w[0].IN0
data[30] => w1928w[0].IN0
data[30] => w1932w[0].IN0
data[30] => w1936w[0].IN0
data[30] => w1940w[0].IN0
data[30] => w1944w[0].IN0
data[30] => w1948w[0].IN0
data[30] => w1952w[0].IN0
data[30] => w1956w[0].IN0
data[30] => w1960w[0].IN0
data[30] => w1964w[0].IN0
data[30] => w1968w[0].IN0
data[30] => w1972w[0].IN0
data[30] => w1976w[0].IN0
data[30] => w1979w[0].IN0
data[30] => w1984w[0].IN0
data[30] => w1988w[0].IN0
data[30] => w2116w[0].IN1
data[30] => w2239w[0].IN1
data[30] => w2372w[0].IN1
data[30] => w2508w[0].IN1
data[30] => w2678w[0].IN1
data[31] => w1992w[0].IN0
data[31] => w1996w[0].IN0
data[31] => w2000w[0].IN0
data[31] => w2004w[0].IN0
data[31] => w2008w[0].IN0
data[31] => w2012w[0].IN0
data[31] => w2016w[0].IN0
data[31] => w2020w[0].IN0
data[31] => w2024w[0].IN0
data[31] => w2028w[0].IN0
data[31] => w2032w[0].IN0
data[31] => w2036w[0].IN0
data[31] => w2040w[0].IN0
data[31] => w2044w[0].IN0
data[31] => w2048w[0].IN0
data[31] => w2052w[0].IN0
data[31] => w2056w[0].IN0
data[31] => w2060w[0].IN0
data[31] => w2064w[0].IN0
data[31] => w2068w[0].IN0
data[31] => w2072w[0].IN0
data[31] => w2076w[0].IN0
data[31] => w2080w[0].IN0
data[31] => w2084w[0].IN0
data[31] => w2088w[0].IN0
data[31] => w2092w[0].IN0
data[31] => w2096w[0].IN0
data[31] => w2100w[0].IN0
data[31] => w2104w[0].IN0
data[31] => w2107w[0].IN0
data[31] => w2112w[0].IN0
data[31] => w2116w[0].IN0
data[31] => w2248w[0].IN1
data[31] => w2375w[0].IN1
data[31] => w2512w[0].IN1
data[31] => w2683w[0].IN1
data[32] => w2120w[0].IN0
data[32] => w2124w[0].IN0
data[32] => w2128w[0].IN0
data[32] => w2132w[0].IN0
data[32] => w2136w[0].IN0
data[32] => w2140w[0].IN0
data[32] => w2144w[0].IN0
data[32] => w2148w[0].IN0
data[32] => w2152w[0].IN0
data[32] => w2156w[0].IN0
data[32] => w2160w[0].IN0
data[32] => w2164w[0].IN0
data[32] => w2168w[0].IN0
data[32] => w2172w[0].IN0
data[32] => w2176w[0].IN0
data[32] => w2180w[0].IN0
data[32] => w2184w[0].IN0
data[32] => w2188w[0].IN0
data[32] => w2192w[0].IN0
data[32] => w2196w[0].IN0
data[32] => w2200w[0].IN0
data[32] => w2204w[0].IN0
data[32] => w2208w[0].IN0
data[32] => w2212w[0].IN0
data[32] => w2216w[0].IN0
data[32] => w2220w[0].IN0
data[32] => w2224w[0].IN0
data[32] => w2228w[0].IN0
data[32] => w2232w[0].IN0
data[32] => w2236w[0].IN0
data[32] => w2239w[0].IN0
data[32] => w2244w[0].IN0
data[32] => w2248w[0].IN0
data[32] => w2384w[0].IN1
data[32] => w2515w[0].IN1
data[32] => w2688w[0].IN1
data[33] => w2252w[0].IN0
data[33] => w2256w[0].IN0
data[33] => w2260w[0].IN0
data[33] => w2264w[0].IN0
data[33] => w2268w[0].IN0
data[33] => w2272w[0].IN0
data[33] => w2276w[0].IN0
data[33] => w2280w[0].IN0
data[33] => w2284w[0].IN0
data[33] => w2288w[0].IN0
data[33] => w2292w[0].IN0
data[33] => w2296w[0].IN0
data[33] => w2300w[0].IN0
data[33] => w2304w[0].IN0
data[33] => w2308w[0].IN0
data[33] => w2312w[0].IN0
data[33] => w2316w[0].IN0
data[33] => w2320w[0].IN0
data[33] => w2324w[0].IN0
data[33] => w2328w[0].IN0
data[33] => w2332w[0].IN0
data[33] => w2336w[0].IN0
data[33] => w2340w[0].IN0
data[33] => w2344w[0].IN0
data[33] => w2348w[0].IN0
data[33] => w2352w[0].IN0
data[33] => w2356w[0].IN0
data[33] => w2360w[0].IN0
data[33] => w2364w[0].IN0
data[33] => w2368w[0].IN0
data[33] => w2372w[0].IN0
data[33] => w2375w[0].IN0
data[33] => w2380w[0].IN0
data[33] => w2384w[0].IN0
data[33] => w2524w[0].IN1
data[33] => w2692w[0].IN1
data[34] => w2388w[0].IN0
data[34] => w2392w[0].IN0
data[34] => w2396w[0].IN0
data[34] => w2400w[0].IN0
data[34] => w2404w[0].IN0
data[34] => w2408w[0].IN0
data[34] => w2412w[0].IN0
data[34] => w2416w[0].IN0
data[34] => w2420w[0].IN0
data[34] => w2424w[0].IN0
data[34] => w2428w[0].IN0
data[34] => w2432w[0].IN0
data[34] => w2436w[0].IN0
data[34] => w2440w[0].IN0
data[34] => w2444w[0].IN0
data[34] => w2448w[0].IN0
data[34] => w2452w[0].IN0
data[34] => w2456w[0].IN0
data[34] => w2460w[0].IN0
data[34] => w2464w[0].IN0
data[34] => w2468w[0].IN0
data[34] => w2472w[0].IN0
data[34] => w2476w[0].IN0
data[34] => w2480w[0].IN0
data[34] => w2484w[0].IN0
data[34] => w2488w[0].IN0
data[34] => w2492w[0].IN0
data[34] => w2496w[0].IN0
data[34] => w2500w[0].IN0
data[34] => w2504w[0].IN0
data[34] => w2508w[0].IN0
data[34] => w2512w[0].IN0
data[34] => w2515w[0].IN0
data[34] => w2520w[0].IN0
data[34] => w2524w[0].IN0
data[35] => w2528w[0].IN0
data[35] => w2533w[0].IN0
data[35] => w2538w[0].IN0
data[35] => w2543w[0].IN0
data[35] => w2548w[0].IN0
data[35] => w2553w[0].IN0
data[35] => w2558w[0].IN0
data[35] => w2563w[0].IN0
data[35] => w2568w[0].IN0
data[35] => w2573w[0].IN0
data[35] => w2578w[0].IN0
data[35] => w2583w[0].IN0
data[35] => w2588w[0].IN0
data[35] => w2593w[0].IN0
data[35] => w2598w[0].IN0
data[35] => w2603w[0].IN0
data[35] => w2608w[0].IN0
data[35] => w2613w[0].IN0
data[35] => w2618w[0].IN0
data[35] => w2623w[0].IN0
data[35] => w2628w[0].IN0
data[35] => w2633w[0].IN0
data[35] => w2638w[0].IN0
data[35] => w2643w[0].IN0
data[35] => w2648w[0].IN0
data[35] => w2653w[0].IN0
data[35] => w2658w[0].IN0
data[35] => w2663w[0].IN0
data[35] => w2668w[0].IN0
data[35] => w2673w[0].IN0
data[35] => w2678w[0].IN0
data[35] => w2683w[0].IN0
data[35] => w2688w[0].IN0
data[35] => w2692w[0].IN0
data[35] => w2698w[0].IN0
result[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= <GND>
result[2] <= w11w[0].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sft4a[0].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sft4a[1].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sft4a[2].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sft4a[3].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sft4a[4].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sft4a[5].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sft4a[6].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sft4a[7].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sft4a[8].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sft4a[9].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sft4a[10].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sft4a[11].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sft4a[12].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= sft4a[13].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= sft4a[14].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sft4a[15].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sft4a[16].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sft4a[17].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sft4a[18].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sft4a[19].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sft4a[20].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sft4a[21].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sft4a[22].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sft4a[23].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sft4a[24].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sft4a[25].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sft4a[26].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sft4a[27].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sft4a[28].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= sft4a[29].DB_MAX_OUTPUT_PORT_TYPE
result[33] <= sft4a[30].DB_MAX_OUTPUT_PORT_TYPE
result[34] <= sft4a[31].DB_MAX_OUTPUT_PORT_TYPE
result[35] <= sft4a[32].DB_MAX_OUTPUT_PORT_TYPE
result[36] <= sft4a[33].DB_MAX_OUTPUT_PORT_TYPE
result[37] <= sft4a[34].DB_MAX_OUTPUT_PORT_TYPE
result[38] <= sft4a[35].DB_MAX_OUTPUT_PORT_TYPE
result[39] <= sft4a[36].DB_MAX_OUTPUT_PORT_TYPE
result[40] <= sft4a[37].DB_MAX_OUTPUT_PORT_TYPE
result[41] <= sft4a[38].DB_MAX_OUTPUT_PORT_TYPE
result[42] <= sft4a[39].DB_MAX_OUTPUT_PORT_TYPE
result[43] <= sft4a[40].DB_MAX_OUTPUT_PORT_TYPE
result[44] <= sft4a[41].DB_MAX_OUTPUT_PORT_TYPE
result[45] <= sft4a[42].DB_MAX_OUTPUT_PORT_TYPE
result[46] <= sft4a[43].DB_MAX_OUTPUT_PORT_TYPE
result[47] <= sft4a[44].DB_MAX_OUTPUT_PORT_TYPE
result[48] <= sft4a[45].DB_MAX_OUTPUT_PORT_TYPE
result[49] <= sft4a[46].DB_MAX_OUTPUT_PORT_TYPE
result[50] <= sft4a[47].DB_MAX_OUTPUT_PORT_TYPE
result[51] <= sft4a[48].DB_MAX_OUTPUT_PORT_TYPE
result[52] <= sft4a[49].DB_MAX_OUTPUT_PORT_TYPE
result[53] <= sft4a[50].DB_MAX_OUTPUT_PORT_TYPE
result[54] <= sft4a[51].DB_MAX_OUTPUT_PORT_TYPE
result[55] <= sft4a[52].DB_MAX_OUTPUT_PORT_TYPE
result[56] <= sft4a[53].DB_MAX_OUTPUT_PORT_TYPE
result[57] <= sft4a[54].DB_MAX_OUTPUT_PORT_TYPE
result[58] <= sft4a[55].DB_MAX_OUTPUT_PORT_TYPE
result[59] <= sft4a[56].DB_MAX_OUTPUT_PORT_TYPE
result[60] <= sft4a[57].DB_MAX_OUTPUT_PORT_TYPE
result[61] <= sft4a[58].DB_MAX_OUTPUT_PORT_TYPE
result[62] <= sft4a[59].DB_MAX_OUTPUT_PORT_TYPE
result[63] <= sft4a[60].DB_MAX_OUTPUT_PORT_TYPE
result[64] <= sft4a[61].DB_MAX_OUTPUT_PORT_TYPE
result[65] <= sft4a[62].DB_MAX_OUTPUT_PORT_TYPE
result[66] <= sft4a[63].DB_MAX_OUTPUT_PORT_TYPE
result[67] <= sft4a[64].DB_MAX_OUTPUT_PORT_TYPE
result[68] <= sft4a[65].DB_MAX_OUTPUT_PORT_TYPE
result[69] <= sft4a[66].DB_MAX_OUTPUT_PORT_TYPE
result[70] <= sft4a[67].DB_MAX_OUTPUT_PORT_TYPE
result[71] <= sft4a[68].DB_MAX_OUTPUT_PORT_TYPE


|ifv|hook:IFM|ifmunitd:ifm|ifmd:\g1:0:ifm|mult2:multc
dataa[0] => lpm_mult:lpm_mult_component.dataa[0]
dataa[1] => lpm_mult:lpm_mult_component.dataa[1]
dataa[2] => lpm_mult:lpm_mult_component.dataa[2]
dataa[3] => lpm_mult:lpm_mult_component.dataa[3]
dataa[4] => lpm_mult:lpm_mult_component.dataa[4]
dataa[5] => lpm_mult:lpm_mult_component.dataa[5]
dataa[6] => lpm_mult:lpm_mult_component.dataa[6]
dataa[7] => lpm_mult:lpm_mult_component.dataa[7]
dataa[8] => lpm_mult:lpm_mult_component.dataa[8]
dataa[9] => lpm_mult:lpm_mult_component.dataa[9]
dataa[10] => lpm_mult:lpm_mult_component.dataa[10]
dataa[11] => lpm_mult:lpm_mult_component.dataa[11]
dataa[12] => lpm_mult:lpm_mult_component.dataa[12]
dataa[13] => lpm_mult:lpm_mult_component.dataa[13]
dataa[14] => lpm_mult:lpm_mult_component.dataa[14]
dataa[15] => lpm_mult:lpm_mult_component.dataa[15]
dataa[16] => lpm_mult:lpm_mult_component.dataa[16]
dataa[17] => lpm_mult:lpm_mult_component.dataa[17]
dataa[18] => lpm_mult:lpm_mult_component.dataa[18]
dataa[19] => lpm_mult:lpm_mult_component.dataa[19]
dataa[20] => lpm_mult:lpm_mult_component.dataa[20]
dataa[21] => lpm_mult:lpm_mult_component.dataa[21]
dataa[22] => lpm_mult:lpm_mult_component.dataa[22]
dataa[23] => lpm_mult:lpm_mult_component.dataa[23]
dataa[24] => lpm_mult:lpm_mult_component.dataa[24]
dataa[25] => lpm_mult:lpm_mult_component.dataa[25]
dataa[26] => lpm_mult:lpm_mult_component.dataa[26]
dataa[27] => lpm_mult:lpm_mult_component.dataa[27]
dataa[28] => lpm_mult:lpm_mult_component.dataa[28]
dataa[29] => lpm_mult:lpm_mult_component.dataa[29]
dataa[30] => lpm_mult:lpm_mult_component.dataa[30]
dataa[31] => lpm_mult:lpm_mult_component.dataa[31]
dataa[32] => lpm_mult:lpm_mult_component.dataa[32]
dataa[33] => lpm_mult:lpm_mult_component.dataa[33]
dataa[34] => lpm_mult:lpm_mult_component.dataa[34]
dataa[35] => lpm_mult:lpm_mult_component.dataa[35]
datab[0] => lpm_mult:lpm_mult_component.datab[0]
datab[1] => lpm_mult:lpm_mult_component.datab[1]
datab[2] => lpm_mult:lpm_mult_component.datab[2]
datab[3] => lpm_mult:lpm_mult_component.datab[3]
datab[4] => lpm_mult:lpm_mult_component.datab[4]
datab[5] => lpm_mult:lpm_mult_component.datab[5]
datab[6] => lpm_mult:lpm_mult_component.datab[6]
datab[7] => lpm_mult:lpm_mult_component.datab[7]
datab[8] => lpm_mult:lpm_mult_component.datab[8]
datab[9] => lpm_mult:lpm_mult_component.datab[9]
datab[10] => lpm_mult:lpm_mult_component.datab[10]
datab[11] => lpm_mult:lpm_mult_component.datab[11]
datab[12] => lpm_mult:lpm_mult_component.datab[12]
datab[13] => lpm_mult:lpm_mult_component.datab[13]
datab[14] => lpm_mult:lpm_mult_component.datab[14]
datab[15] => lpm_mult:lpm_mult_component.datab[15]
datab[16] => lpm_mult:lpm_mult_component.datab[16]
datab[17] => lpm_mult:lpm_mult_component.datab[17]
datab[18] => lpm_mult:lpm_mult_component.datab[18]
datab[19] => lpm_mult:lpm_mult_component.datab[19]
datab[20] => lpm_mult:lpm_mult_component.datab[20]
datab[21] => lpm_mult:lpm_mult_component.datab[21]
datab[22] => lpm_mult:lpm_mult_component.datab[22]
datab[23] => lpm_mult:lpm_mult_component.datab[23]
datab[24] => lpm_mult:lpm_mult_component.datab[24]
datab[25] => lpm_mult:lpm_mult_component.datab[25]
datab[26] => lpm_mult:lpm_mult_component.datab[26]
datab[27] => lpm_mult:lpm_mult_component.datab[27]
datab[28] => lpm_mult:lpm_mult_component.datab[28]
datab[29] => lpm_mult:lpm_mult_component.datab[29]
datab[30] => lpm_mult:lpm_mult_component.datab[30]
datab[31] => lpm_mult:lpm_mult_component.datab[31]
datab[32] => lpm_mult:lpm_mult_component.datab[32]
datab[33] => lpm_mult:lpm_mult_component.datab[33]
datab[34] => lpm_mult:lpm_mult_component.datab[34]
datab[35] => lpm_mult:lpm_mult_component.datab[35]
result[0] <= lpm_mult:lpm_mult_component.result[0]
result[1] <= lpm_mult:lpm_mult_component.result[1]
result[2] <= lpm_mult:lpm_mult_component.result[2]
result[3] <= lpm_mult:lpm_mult_component.result[3]
result[4] <= lpm_mult:lpm_mult_component.result[4]
result[5] <= lpm_mult:lpm_mult_component.result[5]
result[6] <= lpm_mult:lpm_mult_component.result[6]
result[7] <= lpm_mult:lpm_mult_component.result[7]
result[8] <= lpm_mult:lpm_mult_component.result[8]
result[9] <= lpm_mult:lpm_mult_component.result[9]
result[10] <= lpm_mult:lpm_mult_component.result[10]
result[11] <= lpm_mult:lpm_mult_component.result[11]
result[12] <= lpm_mult:lpm_mult_component.result[12]
result[13] <= lpm_mult:lpm_mult_component.result[13]
result[14] <= lpm_mult:lpm_mult_component.result[14]
result[15] <= lpm_mult:lpm_mult_component.result[15]
result[16] <= lpm_mult:lpm_mult_component.result[16]
result[17] <= lpm_mult:lpm_mult_component.result[17]
result[18] <= lpm_mult:lpm_mult_component.result[18]
result[19] <= lpm_mult:lpm_mult_component.result[19]
result[20] <= lpm_mult:lpm_mult_component.result[20]
result[21] <= lpm_mult:lpm_mult_component.result[21]
result[22] <= lpm_mult:lpm_mult_component.result[22]
result[23] <= lpm_mult:lpm_mult_component.result[23]
result[24] <= lpm_mult:lpm_mult_component.result[24]
result[25] <= lpm_mult:lpm_mult_component.result[25]
result[26] <= lpm_mult:lpm_mult_component.result[26]
result[27] <= lpm_mult:lpm_mult_component.result[27]
result[28] <= lpm_mult:lpm_mult_component.result[28]
result[29] <= lpm_mult:lpm_mult_component.result[29]
result[30] <= lpm_mult:lpm_mult_component.result[30]
result[31] <= lpm_mult:lpm_mult_component.result[31]
result[32] <= lpm_mult:lpm_mult_component.result[32]
result[33] <= lpm_mult:lpm_mult_component.result[33]
result[34] <= lpm_mult:lpm_mult_component.result[34]
result[35] <= lpm_mult:lpm_mult_component.result[35]
result[36] <= lpm_mult:lpm_mult_component.result[36]
result[37] <= lpm_mult:lpm_mult_component.result[37]
result[38] <= lpm_mult:lpm_mult_component.result[38]
result[39] <= lpm_mult:lpm_mult_component.result[39]
result[40] <= lpm_mult:lpm_mult_component.result[40]
result[41] <= lpm_mult:lpm_mult_component.result[41]
result[42] <= lpm_mult:lpm_mult_component.result[42]
result[43] <= lpm_mult:lpm_mult_component.result[43]
result[44] <= lpm_mult:lpm_mult_component.result[44]
result[45] <= lpm_mult:lpm_mult_component.result[45]
result[46] <= lpm_mult:lpm_mult_component.result[46]
result[47] <= lpm_mult:lpm_mult_component.result[47]
result[48] <= lpm_mult:lpm_mult_component.result[48]
result[49] <= lpm_mult:lpm_mult_component.result[49]
result[50] <= lpm_mult:lpm_mult_component.result[50]
result[51] <= lpm_mult:lpm_mult_component.result[51]
result[52] <= lpm_mult:lpm_mult_component.result[52]
result[53] <= lpm_mult:lpm_mult_component.result[53]
result[54] <= lpm_mult:lpm_mult_component.result[54]
result[55] <= lpm_mult:lpm_mult_component.result[55]
result[56] <= lpm_mult:lpm_mult_component.result[56]
result[57] <= lpm_mult:lpm_mult_component.result[57]
result[58] <= lpm_mult:lpm_mult_component.result[58]
result[59] <= lpm_mult:lpm_mult_component.result[59]
result[60] <= lpm_mult:lpm_mult_component.result[60]
result[61] <= lpm_mult:lpm_mult_component.result[61]
result[62] <= lpm_mult:lpm_mult_component.result[62]
result[63] <= lpm_mult:lpm_mult_component.result[63]
result[64] <= lpm_mult:lpm_mult_component.result[64]
result[65] <= lpm_mult:lpm_mult_component.result[65]
result[66] <= lpm_mult:lpm_mult_component.result[66]
result[67] <= lpm_mult:lpm_mult_component.result[67]
result[68] <= lpm_mult:lpm_mult_component.result[68]
result[69] <= lpm_mult:lpm_mult_component.result[69]
result[70] <= lpm_mult:lpm_mult_component.result[70]
result[71] <= lpm_mult:lpm_mult_component.result[71]


|ifv|hook:IFM|ifmunitd:ifm|ifmd:\g1:0:ifm|mult2:multc|lpm_mult:lpm_mult_component
dataa[0] => mult_nnq:auto_generated.dataa[0]
dataa[1] => mult_nnq:auto_generated.dataa[1]
dataa[2] => mult_nnq:auto_generated.dataa[2]
dataa[3] => mult_nnq:auto_generated.dataa[3]
dataa[4] => mult_nnq:auto_generated.dataa[4]
dataa[5] => mult_nnq:auto_generated.dataa[5]
dataa[6] => mult_nnq:auto_generated.dataa[6]
dataa[7] => mult_nnq:auto_generated.dataa[7]
dataa[8] => mult_nnq:auto_generated.dataa[8]
dataa[9] => mult_nnq:auto_generated.dataa[9]
dataa[10] => mult_nnq:auto_generated.dataa[10]
dataa[11] => mult_nnq:auto_generated.dataa[11]
dataa[12] => mult_nnq:auto_generated.dataa[12]
dataa[13] => mult_nnq:auto_generated.dataa[13]
dataa[14] => mult_nnq:auto_generated.dataa[14]
dataa[15] => mult_nnq:auto_generated.dataa[15]
dataa[16] => mult_nnq:auto_generated.dataa[16]
dataa[17] => mult_nnq:auto_generated.dataa[17]
dataa[18] => mult_nnq:auto_generated.dataa[18]
dataa[19] => mult_nnq:auto_generated.dataa[19]
dataa[20] => mult_nnq:auto_generated.dataa[20]
dataa[21] => mult_nnq:auto_generated.dataa[21]
dataa[22] => mult_nnq:auto_generated.dataa[22]
dataa[23] => mult_nnq:auto_generated.dataa[23]
dataa[24] => mult_nnq:auto_generated.dataa[24]
dataa[25] => mult_nnq:auto_generated.dataa[25]
dataa[26] => mult_nnq:auto_generated.dataa[26]
dataa[27] => mult_nnq:auto_generated.dataa[27]
dataa[28] => mult_nnq:auto_generated.dataa[28]
dataa[29] => mult_nnq:auto_generated.dataa[29]
dataa[30] => mult_nnq:auto_generated.dataa[30]
dataa[31] => mult_nnq:auto_generated.dataa[31]
dataa[32] => mult_nnq:auto_generated.dataa[32]
dataa[33] => mult_nnq:auto_generated.dataa[33]
dataa[34] => mult_nnq:auto_generated.dataa[34]
dataa[35] => mult_nnq:auto_generated.dataa[35]
datab[0] => mult_nnq:auto_generated.datab[0]
datab[1] => mult_nnq:auto_generated.datab[1]
datab[2] => mult_nnq:auto_generated.datab[2]
datab[3] => mult_nnq:auto_generated.datab[3]
datab[4] => mult_nnq:auto_generated.datab[4]
datab[5] => mult_nnq:auto_generated.datab[5]
datab[6] => mult_nnq:auto_generated.datab[6]
datab[7] => mult_nnq:auto_generated.datab[7]
datab[8] => mult_nnq:auto_generated.datab[8]
datab[9] => mult_nnq:auto_generated.datab[9]
datab[10] => mult_nnq:auto_generated.datab[10]
datab[11] => mult_nnq:auto_generated.datab[11]
datab[12] => mult_nnq:auto_generated.datab[12]
datab[13] => mult_nnq:auto_generated.datab[13]
datab[14] => mult_nnq:auto_generated.datab[14]
datab[15] => mult_nnq:auto_generated.datab[15]
datab[16] => mult_nnq:auto_generated.datab[16]
datab[17] => mult_nnq:auto_generated.datab[17]
datab[18] => mult_nnq:auto_generated.datab[18]
datab[19] => mult_nnq:auto_generated.datab[19]
datab[20] => mult_nnq:auto_generated.datab[20]
datab[21] => mult_nnq:auto_generated.datab[21]
datab[22] => mult_nnq:auto_generated.datab[22]
datab[23] => mult_nnq:auto_generated.datab[23]
datab[24] => mult_nnq:auto_generated.datab[24]
datab[25] => mult_nnq:auto_generated.datab[25]
datab[26] => mult_nnq:auto_generated.datab[26]
datab[27] => mult_nnq:auto_generated.datab[27]
datab[28] => mult_nnq:auto_generated.datab[28]
datab[29] => mult_nnq:auto_generated.datab[29]
datab[30] => mult_nnq:auto_generated.datab[30]
datab[31] => mult_nnq:auto_generated.datab[31]
datab[32] => mult_nnq:auto_generated.datab[32]
datab[33] => mult_nnq:auto_generated.datab[33]
datab[34] => mult_nnq:auto_generated.datab[34]
datab[35] => mult_nnq:auto_generated.datab[35]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_nnq:auto_generated.result[0]
result[1] <= mult_nnq:auto_generated.result[1]
result[2] <= mult_nnq:auto_generated.result[2]
result[3] <= mult_nnq:auto_generated.result[3]
result[4] <= mult_nnq:auto_generated.result[4]
result[5] <= mult_nnq:auto_generated.result[5]
result[6] <= mult_nnq:auto_generated.result[6]
result[7] <= mult_nnq:auto_generated.result[7]
result[8] <= mult_nnq:auto_generated.result[8]
result[9] <= mult_nnq:auto_generated.result[9]
result[10] <= mult_nnq:auto_generated.result[10]
result[11] <= mult_nnq:auto_generated.result[11]
result[12] <= mult_nnq:auto_generated.result[12]
result[13] <= mult_nnq:auto_generated.result[13]
result[14] <= mult_nnq:auto_generated.result[14]
result[15] <= mult_nnq:auto_generated.result[15]
result[16] <= mult_nnq:auto_generated.result[16]
result[17] <= mult_nnq:auto_generated.result[17]
result[18] <= mult_nnq:auto_generated.result[18]
result[19] <= mult_nnq:auto_generated.result[19]
result[20] <= mult_nnq:auto_generated.result[20]
result[21] <= mult_nnq:auto_generated.result[21]
result[22] <= mult_nnq:auto_generated.result[22]
result[23] <= mult_nnq:auto_generated.result[23]
result[24] <= mult_nnq:auto_generated.result[24]
result[25] <= mult_nnq:auto_generated.result[25]
result[26] <= mult_nnq:auto_generated.result[26]
result[27] <= mult_nnq:auto_generated.result[27]
result[28] <= mult_nnq:auto_generated.result[28]
result[29] <= mult_nnq:auto_generated.result[29]
result[30] <= mult_nnq:auto_generated.result[30]
result[31] <= mult_nnq:auto_generated.result[31]
result[32] <= mult_nnq:auto_generated.result[32]
result[33] <= mult_nnq:auto_generated.result[33]
result[34] <= mult_nnq:auto_generated.result[34]
result[35] <= mult_nnq:auto_generated.result[35]
result[36] <= mult_nnq:auto_generated.result[36]
result[37] <= mult_nnq:auto_generated.result[37]
result[38] <= mult_nnq:auto_generated.result[38]
result[39] <= mult_nnq:auto_generated.result[39]
result[40] <= mult_nnq:auto_generated.result[40]
result[41] <= mult_nnq:auto_generated.result[41]
result[42] <= mult_nnq:auto_generated.result[42]
result[43] <= mult_nnq:auto_generated.result[43]
result[44] <= mult_nnq:auto_generated.result[44]
result[45] <= mult_nnq:auto_generated.result[45]
result[46] <= mult_nnq:auto_generated.result[46]
result[47] <= mult_nnq:auto_generated.result[47]
result[48] <= mult_nnq:auto_generated.result[48]
result[49] <= mult_nnq:auto_generated.result[49]
result[50] <= mult_nnq:auto_generated.result[50]
result[51] <= mult_nnq:auto_generated.result[51]
result[52] <= mult_nnq:auto_generated.result[52]
result[53] <= mult_nnq:auto_generated.result[53]
result[54] <= mult_nnq:auto_generated.result[54]
result[55] <= mult_nnq:auto_generated.result[55]
result[56] <= mult_nnq:auto_generated.result[56]
result[57] <= mult_nnq:auto_generated.result[57]
result[58] <= mult_nnq:auto_generated.result[58]
result[59] <= mult_nnq:auto_generated.result[59]
result[60] <= mult_nnq:auto_generated.result[60]
result[61] <= mult_nnq:auto_generated.result[61]
result[62] <= mult_nnq:auto_generated.result[62]
result[63] <= mult_nnq:auto_generated.result[63]
result[64] <= mult_nnq:auto_generated.result[64]
result[65] <= mult_nnq:auto_generated.result[65]
result[66] <= mult_nnq:auto_generated.result[66]
result[67] <= mult_nnq:auto_generated.result[67]
result[68] <= mult_nnq:auto_generated.result[68]
result[69] <= mult_nnq:auto_generated.result[69]
result[70] <= mult_nnq:auto_generated.result[70]
result[71] <= mult_nnq:auto_generated.result[71]


|ifv|hook:IFM|ifmunitd:ifm|ifmd:\g1:0:ifm|mult2:multc|lpm_mult:lpm_mult_component|mult_nnq:auto_generated
dataa[0] => mac_mult1.DATAA
dataa[0] => mac_mult3.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[1] => mac_mult3.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[2] => mac_mult3.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[3] => mac_mult3.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[4] => mac_mult3.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[5] => mac_mult3.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[6] => mac_mult3.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[7] => mac_mult3.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[8] => mac_mult3.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[9] => mac_mult3.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[10] => mac_mult3.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[11] => mac_mult3.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[12] => mac_mult3.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[13] => mac_mult3.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[14] => mac_mult3.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[15] => mac_mult3.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[16] => mac_mult3.DATAA16
dataa[17] => mac_mult1.DATAA17
dataa[17] => mac_mult3.DATAA17
dataa[18] => mac_mult5.DATAA
dataa[18] => mac_mult7.DATAA
dataa[19] => mac_mult5.DATAA1
dataa[19] => mac_mult7.DATAA1
dataa[20] => mac_mult5.DATAA2
dataa[20] => mac_mult7.DATAA2
dataa[21] => mac_mult5.DATAA3
dataa[21] => mac_mult7.DATAA3
dataa[22] => mac_mult5.DATAA4
dataa[22] => mac_mult7.DATAA4
dataa[23] => mac_mult5.DATAA5
dataa[23] => mac_mult7.DATAA5
dataa[24] => mac_mult5.DATAA6
dataa[24] => mac_mult7.DATAA6
dataa[25] => mac_mult5.DATAA7
dataa[25] => mac_mult7.DATAA7
dataa[26] => mac_mult5.DATAA8
dataa[26] => mac_mult7.DATAA8
dataa[27] => mac_mult5.DATAA9
dataa[27] => mac_mult7.DATAA9
dataa[28] => mac_mult5.DATAA10
dataa[28] => mac_mult7.DATAA10
dataa[29] => mac_mult5.DATAA11
dataa[29] => mac_mult7.DATAA11
dataa[30] => mac_mult5.DATAA12
dataa[30] => mac_mult7.DATAA12
dataa[31] => mac_mult5.DATAA13
dataa[31] => mac_mult7.DATAA13
dataa[32] => mac_mult5.DATAA14
dataa[32] => mac_mult7.DATAA14
dataa[33] => mac_mult5.DATAA15
dataa[33] => mac_mult7.DATAA15
dataa[34] => mac_mult5.DATAA16
dataa[34] => mac_mult7.DATAA16
dataa[35] => mac_mult5.DATAA17
dataa[35] => mac_mult7.DATAA17
datab[0] => mac_mult1.DATAB
datab[0] => mac_mult5.DATAB
datab[1] => mac_mult1.DATAB1
datab[1] => mac_mult5.DATAB1
datab[2] => mac_mult1.DATAB2
datab[2] => mac_mult5.DATAB2
datab[3] => mac_mult1.DATAB3
datab[3] => mac_mult5.DATAB3
datab[4] => mac_mult1.DATAB4
datab[4] => mac_mult5.DATAB4
datab[5] => mac_mult1.DATAB5
datab[5] => mac_mult5.DATAB5
datab[6] => mac_mult1.DATAB6
datab[6] => mac_mult5.DATAB6
datab[7] => mac_mult1.DATAB7
datab[7] => mac_mult5.DATAB7
datab[8] => mac_mult1.DATAB8
datab[8] => mac_mult5.DATAB8
datab[9] => mac_mult1.DATAB9
datab[9] => mac_mult5.DATAB9
datab[10] => mac_mult1.DATAB10
datab[10] => mac_mult5.DATAB10
datab[11] => mac_mult1.DATAB11
datab[11] => mac_mult5.DATAB11
datab[12] => mac_mult1.DATAB12
datab[12] => mac_mult5.DATAB12
datab[13] => mac_mult1.DATAB13
datab[13] => mac_mult5.DATAB13
datab[14] => mac_mult1.DATAB14
datab[14] => mac_mult5.DATAB14
datab[15] => mac_mult1.DATAB15
datab[15] => mac_mult5.DATAB15
datab[16] => mac_mult1.DATAB16
datab[16] => mac_mult5.DATAB16
datab[17] => mac_mult1.DATAB17
datab[17] => mac_mult5.DATAB17
datab[18] => mac_mult3.DATAB
datab[18] => mac_mult7.DATAB
datab[19] => mac_mult3.DATAB1
datab[19] => mac_mult7.DATAB1
datab[20] => mac_mult3.DATAB2
datab[20] => mac_mult7.DATAB2
datab[21] => mac_mult3.DATAB3
datab[21] => mac_mult7.DATAB3
datab[22] => mac_mult3.DATAB4
datab[22] => mac_mult7.DATAB4
datab[23] => mac_mult3.DATAB5
datab[23] => mac_mult7.DATAB5
datab[24] => mac_mult3.DATAB6
datab[24] => mac_mult7.DATAB6
datab[25] => mac_mult3.DATAB7
datab[25] => mac_mult7.DATAB7
datab[26] => mac_mult3.DATAB8
datab[26] => mac_mult7.DATAB8
datab[27] => mac_mult3.DATAB9
datab[27] => mac_mult7.DATAB9
datab[28] => mac_mult3.DATAB10
datab[28] => mac_mult7.DATAB10
datab[29] => mac_mult3.DATAB11
datab[29] => mac_mult7.DATAB11
datab[30] => mac_mult3.DATAB12
datab[30] => mac_mult7.DATAB12
datab[31] => mac_mult3.DATAB13
datab[31] => mac_mult7.DATAB13
datab[32] => mac_mult3.DATAB14
datab[32] => mac_mult7.DATAB14
datab[33] => mac_mult3.DATAB15
datab[33] => mac_mult7.DATAB15
datab[34] => mac_mult3.DATAB16
datab[34] => mac_mult7.DATAB16
datab[35] => mac_mult3.DATAB17
datab[35] => mac_mult7.DATAB17
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[32] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[33] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[34] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[35] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[36] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[37] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[38] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[39] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[40] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[41] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[42] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[43] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[44] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[45] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[46] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[47] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[48] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[49] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[50] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[51] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[52] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[53] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[54] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[55] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[56] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[57] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[58] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[59] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[60] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[61] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[62] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[63] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[64] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[65] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[66] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[67] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[68] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[69] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[70] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[71] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|ifv|hook:IFM|ifmunitd:ifm|ifmd:\g1:1:ifm
clock => done.CLK
clock => counter[7].CLK
clock => counter[6].CLK
clock => counter[5].CLK
clock => counter[4].CLK
clock => counter[3].CLK
clock => counter[2].CLK
clock => counter[1].CLK
clock => counter[0].CLK
clock => oldr[35].CLK
clock => oldr[34].CLK
clock => oldr[33].CLK
clock => oldr[32].CLK
clock => oldr[31].CLK
clock => oldr[30].CLK
clock => oldr[29].CLK
clock => oldr[28].CLK
clock => oldr[27].CLK
clock => oldr[26].CLK
clock => oldr[25].CLK
clock => oldr[24].CLK
clock => oldr[23].CLK
clock => oldr[22].CLK
clock => oldr[21].CLK
clock => oldr[20].CLK
clock => oldr[19].CLK
clock => oldr[18].CLK
clock => oldr[17].CLK
clock => oldr[16].CLK
clock => oldr[15].CLK
clock => oldr[14].CLK
clock => oldr[13].CLK
clock => oldr[12].CLK
clock => oldr[11].CLK
clock => oldr[10].CLK
clock => oldr[9].CLK
clock => oldr[8].CLK
clock => oldr[7].CLK
clock => oldr[6].CLK
clock => oldr[5].CLK
clock => oldr[4].CLK
clock => oldr[3].CLK
clock => oldr[2].CLK
clock => oldr[1].CLK
clock => oldr[0].CLK
clock => oldi[35].CLK
clock => oldi[34].CLK
clock => oldi[33].CLK
clock => oldi[32].CLK
clock => oldi[31].CLK
clock => oldi[30].CLK
clock => oldi[29].CLK
clock => oldi[28].CLK
clock => oldi[27].CLK
clock => oldi[26].CLK
clock => oldi[25].CLK
clock => oldi[24].CLK
clock => oldi[23].CLK
clock => oldi[22].CLK
clock => oldi[21].CLK
clock => oldi[20].CLK
clock => oldi[19].CLK
clock => oldi[18].CLK
clock => oldi[17].CLK
clock => oldi[16].CLK
clock => oldi[15].CLK
clock => oldi[14].CLK
clock => oldi[13].CLK
clock => oldi[12].CLK
clock => oldi[11].CLK
clock => oldi[10].CLK
clock => oldi[9].CLK
clock => oldi[8].CLK
clock => oldi[7].CLK
clock => oldi[6].CLK
clock => oldi[5].CLK
clock => oldi[4].CLK
clock => oldi[3].CLK
clock => oldi[2].CLK
clock => oldi[1].CLK
clock => oldi[0].CLK
clock => x[9].CLK
clock => x[8].CLK
clock => x[7].CLK
clock => x[6].CLK
clock => x[5].CLK
clock => x[4].CLK
clock => x[3].CLK
clock => x[2].CLK
clock => x[1].CLK
clock => x[0].CLK
clock => y[8].CLK
clock => y[7].CLK
clock => y[6].CLK
clock => y[5].CLK
clock => y[4].CLK
clock => y[3].CLK
clock => y[2].CLK
clock => y[1].CLK
clock => y[0].CLK
clr => y~26.OUTPUTSELECT
clr => y~25.OUTPUTSELECT
clr => y~24.OUTPUTSELECT
clr => y~23.OUTPUTSELECT
clr => y~22.OUTPUTSELECT
clr => y~21.OUTPUTSELECT
clr => y~20.OUTPUTSELECT
clr => y~19.OUTPUTSELECT
clr => y~18.OUTPUTSELECT
clr => x~29.OUTPUTSELECT
clr => x~28.OUTPUTSELECT
clr => x~27.OUTPUTSELECT
clr => x~26.OUTPUTSELECT
clr => x~25.OUTPUTSELECT
clr => x~24.OUTPUTSELECT
clr => x~23.OUTPUTSELECT
clr => x~22.OUTPUTSELECT
clr => x~21.OUTPUTSELECT
clr => x~20.OUTPUTSELECT
clr => oldi~107.OUTPUTSELECT
clr => oldi~106.OUTPUTSELECT
clr => oldi~105.OUTPUTSELECT
clr => oldi~104.OUTPUTSELECT
clr => oldi~103.OUTPUTSELECT
clr => oldi~102.OUTPUTSELECT
clr => oldi~101.OUTPUTSELECT
clr => oldi~100.OUTPUTSELECT
clr => oldi~99.OUTPUTSELECT
clr => oldi~98.OUTPUTSELECT
clr => oldi~97.OUTPUTSELECT
clr => oldi~96.OUTPUTSELECT
clr => oldi~95.OUTPUTSELECT
clr => oldi~94.OUTPUTSELECT
clr => oldi~93.OUTPUTSELECT
clr => oldi~92.OUTPUTSELECT
clr => oldi~91.OUTPUTSELECT
clr => oldi~90.OUTPUTSELECT
clr => oldi~89.OUTPUTSELECT
clr => oldi~88.OUTPUTSELECT
clr => oldi~87.OUTPUTSELECT
clr => oldi~86.OUTPUTSELECT
clr => oldi~85.OUTPUTSELECT
clr => oldi~84.OUTPUTSELECT
clr => oldi~83.OUTPUTSELECT
clr => oldi~82.OUTPUTSELECT
clr => oldi~81.OUTPUTSELECT
clr => oldi~80.OUTPUTSELECT
clr => oldi~79.OUTPUTSELECT
clr => oldi~78.OUTPUTSELECT
clr => oldi~77.OUTPUTSELECT
clr => oldi~76.OUTPUTSELECT
clr => oldi~75.OUTPUTSELECT
clr => oldi~74.OUTPUTSELECT
clr => oldi~73.OUTPUTSELECT
clr => oldi~72.OUTPUTSELECT
clr => oldr~107.OUTPUTSELECT
clr => oldr~106.OUTPUTSELECT
clr => oldr~105.OUTPUTSELECT
clr => oldr~104.OUTPUTSELECT
clr => oldr~103.OUTPUTSELECT
clr => oldr~102.OUTPUTSELECT
clr => oldr~101.OUTPUTSELECT
clr => oldr~100.OUTPUTSELECT
clr => oldr~99.OUTPUTSELECT
clr => oldr~98.OUTPUTSELECT
clr => oldr~97.OUTPUTSELECT
clr => oldr~96.OUTPUTSELECT
clr => oldr~95.OUTPUTSELECT
clr => oldr~94.OUTPUTSELECT
clr => oldr~93.OUTPUTSELECT
clr => oldr~92.OUTPUTSELECT
clr => oldr~91.OUTPUTSELECT
clr => oldr~90.OUTPUTSELECT
clr => oldr~89.OUTPUTSELECT
clr => oldr~88.OUTPUTSELECT
clr => oldr~87.OUTPUTSELECT
clr => oldr~86.OUTPUTSELECT
clr => oldr~85.OUTPUTSELECT
clr => oldr~84.OUTPUTSELECT
clr => oldr~83.OUTPUTSELECT
clr => oldr~82.OUTPUTSELECT
clr => oldr~81.OUTPUTSELECT
clr => oldr~80.OUTPUTSELECT
clr => oldr~79.OUTPUTSELECT
clr => oldr~78.OUTPUTSELECT
clr => oldr~77.OUTPUTSELECT
clr => oldr~76.OUTPUTSELECT
clr => oldr~75.OUTPUTSELECT
clr => oldr~74.OUTPUTSELECT
clr => oldr~73.OUTPUTSELECT
clr => oldr~72.OUTPUTSELECT
clr => counter~31.OUTPUTSELECT
clr => counter~30.OUTPUTSELECT
clr => counter~29.OUTPUTSELECT
clr => counter~28.OUTPUTSELECT
clr => counter~27.OUTPUTSELECT
clr => counter~26.OUTPUTSELECT
clr => counter~25.OUTPUTSELECT
clr => counter~24.OUTPUTSELECT
clr => done~1.OUTPUTSELECT
clr => ready~0.IN1
compute => y~8.OUTPUTSELECT
compute => y~7.OUTPUTSELECT
compute => y~6.OUTPUTSELECT
compute => y~5.OUTPUTSELECT
compute => y~4.OUTPUTSELECT
compute => y~3.OUTPUTSELECT
compute => y~2.OUTPUTSELECT
compute => y~1.OUTPUTSELECT
compute => y~0.OUTPUTSELECT
compute => x~9.OUTPUTSELECT
compute => x~8.OUTPUTSELECT
compute => x~7.OUTPUTSELECT
compute => x~6.OUTPUTSELECT
compute => x~5.OUTPUTSELECT
compute => x~4.OUTPUTSELECT
compute => x~3.OUTPUTSELECT
compute => x~2.OUTPUTSELECT
compute => x~1.OUTPUTSELECT
compute => x~0.OUTPUTSELECT
compute => oldi~35.OUTPUTSELECT
compute => oldi~34.OUTPUTSELECT
compute => oldi~33.OUTPUTSELECT
compute => oldi~32.OUTPUTSELECT
compute => oldi~31.OUTPUTSELECT
compute => oldi~30.OUTPUTSELECT
compute => oldi~29.OUTPUTSELECT
compute => oldi~28.OUTPUTSELECT
compute => oldi~27.OUTPUTSELECT
compute => oldi~26.OUTPUTSELECT
compute => oldi~25.OUTPUTSELECT
compute => oldi~24.OUTPUTSELECT
compute => oldi~23.OUTPUTSELECT
compute => oldi~22.OUTPUTSELECT
compute => oldi~21.OUTPUTSELECT
compute => oldi~20.OUTPUTSELECT
compute => oldi~19.OUTPUTSELECT
compute => oldi~18.OUTPUTSELECT
compute => oldi~17.OUTPUTSELECT
compute => oldi~16.OUTPUTSELECT
compute => oldi~15.OUTPUTSELECT
compute => oldi~14.OUTPUTSELECT
compute => oldi~13.OUTPUTSELECT
compute => oldi~12.OUTPUTSELECT
compute => oldi~11.OUTPUTSELECT
compute => oldi~10.OUTPUTSELECT
compute => oldi~9.OUTPUTSELECT
compute => oldi~8.OUTPUTSELECT
compute => oldi~7.OUTPUTSELECT
compute => oldi~6.OUTPUTSELECT
compute => oldi~5.OUTPUTSELECT
compute => oldi~4.OUTPUTSELECT
compute => oldi~3.OUTPUTSELECT
compute => oldi~2.OUTPUTSELECT
compute => oldi~1.OUTPUTSELECT
compute => oldi~0.OUTPUTSELECT
compute => oldr~35.OUTPUTSELECT
compute => oldr~34.OUTPUTSELECT
compute => oldr~33.OUTPUTSELECT
compute => oldr~32.OUTPUTSELECT
compute => oldr~31.OUTPUTSELECT
compute => oldr~30.OUTPUTSELECT
compute => oldr~29.OUTPUTSELECT
compute => oldr~28.OUTPUTSELECT
compute => oldr~27.OUTPUTSELECT
compute => oldr~26.OUTPUTSELECT
compute => oldr~25.OUTPUTSELECT
compute => oldr~24.OUTPUTSELECT
compute => oldr~23.OUTPUTSELECT
compute => oldr~22.OUTPUTSELECT
compute => oldr~21.OUTPUTSELECT
compute => oldr~20.OUTPUTSELECT
compute => oldr~19.OUTPUTSELECT
compute => oldr~18.OUTPUTSELECT
compute => oldr~17.OUTPUTSELECT
compute => oldr~16.OUTPUTSELECT
compute => oldr~15.OUTPUTSELECT
compute => oldr~14.OUTPUTSELECT
compute => oldr~13.OUTPUTSELECT
compute => oldr~12.OUTPUTSELECT
compute => oldr~11.OUTPUTSELECT
compute => oldr~10.OUTPUTSELECT
compute => oldr~9.OUTPUTSELECT
compute => oldr~8.OUTPUTSELECT
compute => oldr~7.OUTPUTSELECT
compute => oldr~6.OUTPUTSELECT
compute => oldr~5.OUTPUTSELECT
compute => oldr~4.OUTPUTSELECT
compute => oldr~3.OUTPUTSELECT
compute => oldr~2.OUTPUTSELECT
compute => oldr~1.OUTPUTSELECT
compute => oldr~0.OUTPUTSELECT
compute => counter~15.OUTPUTSELECT
compute => counter~14.OUTPUTSELECT
compute => counter~13.OUTPUTSELECT
compute => counter~12.OUTPUTSELECT
compute => counter~11.OUTPUTSELECT
compute => counter~10.OUTPUTSELECT
compute => counter~9.OUTPUTSELECT
compute => counter~8.OUTPUTSELECT
compute => ready~0.IN0
xin[0] => x~9.DATAA
xin[1] => x~8.DATAA
xin[2] => x~7.DATAA
xin[3] => x~6.DATAA
xin[4] => x~5.DATAA
xin[5] => x~4.DATAA
xin[6] => x~3.DATAA
xin[7] => x~2.DATAA
xin[8] => x~1.DATAA
xin[9] => x~0.DATAA
yin[0] => y~8.DATAA
yin[1] => y~7.DATAA
yin[2] => y~6.DATAA
yin[3] => y~5.DATAA
yin[4] => y~4.DATAA
yin[5] => y~3.DATAA
yin[6] => y~2.DATAA
yin[7] => y~1.DATAA
yin[8] => y~0.DATAA
ain[0] => oldr~35.DATAA
ain[1] => oldr~34.DATAA
ain[2] => oldr~33.DATAA
ain[3] => oldr~32.DATAA
ain[4] => oldr~31.DATAA
ain[5] => oldr~30.DATAA
ain[6] => oldr~29.DATAA
ain[7] => oldr~28.DATAA
ain[8] => oldr~27.DATAA
ain[9] => oldr~26.DATAA
ain[10] => oldr~25.DATAA
ain[11] => oldr~24.DATAA
ain[12] => oldr~23.DATAA
ain[13] => oldr~22.DATAA
ain[14] => oldr~21.DATAA
ain[15] => oldr~20.DATAA
ain[16] => oldr~19.DATAA
ain[17] => oldr~18.DATAA
ain[18] => oldr~17.DATAA
ain[19] => oldr~16.DATAA
ain[20] => oldr~15.DATAA
ain[21] => oldr~14.DATAA
ain[22] => oldr~13.DATAA
ain[23] => oldr~12.DATAA
ain[24] => oldr~11.DATAA
ain[25] => oldr~10.DATAA
ain[26] => oldr~9.DATAA
ain[27] => oldr~8.DATAA
ain[28] => oldr~7.DATAA
ain[29] => oldr~6.DATAA
ain[30] => oldr~5.DATAA
ain[31] => oldr~4.DATAA
ain[32] => oldr~3.DATAA
ain[33] => oldr~2.DATAA
ain[34] => oldr~1.DATAA
ain[35] => oldr~0.DATAA
bin[0] => oldi~35.DATAA
bin[1] => oldi~34.DATAA
bin[2] => oldi~33.DATAA
bin[3] => oldi~32.DATAA
bin[4] => oldi~31.DATAA
bin[5] => oldi~30.DATAA
bin[6] => oldi~29.DATAA
bin[7] => oldi~28.DATAA
bin[8] => oldi~27.DATAA
bin[9] => oldi~26.DATAA
bin[10] => oldi~25.DATAA
bin[11] => oldi~24.DATAA
bin[12] => oldi~23.DATAA
bin[13] => oldi~22.DATAA
bin[14] => oldi~21.DATAA
bin[15] => oldi~20.DATAA
bin[16] => oldi~19.DATAA
bin[17] => oldi~18.DATAA
bin[18] => oldi~17.DATAA
bin[19] => oldi~16.DATAA
bin[20] => oldi~15.DATAA
bin[21] => oldi~14.DATAA
bin[22] => oldi~13.DATAA
bin[23] => oldi~12.DATAA
bin[24] => oldi~11.DATAA
bin[25] => oldi~10.DATAA
bin[26] => oldi~9.DATAA
bin[27] => oldi~8.DATAA
bin[28] => oldi~7.DATAA
bin[29] => oldi~6.DATAA
bin[30] => oldi~5.DATAA
bin[31] => oldi~4.DATAA
bin[32] => oldi~3.DATAA
bin[33] => oldi~2.DATAA
bin[34] => oldi~1.DATAA
bin[35] => oldi~0.DATAA
cr[0] => Add2.IN36
cr[1] => Add2.IN35
cr[2] => Add2.IN34
cr[3] => Add2.IN33
cr[4] => Add2.IN32
cr[5] => Add2.IN31
cr[6] => Add2.IN30
cr[7] => Add2.IN29
cr[8] => Add2.IN28
cr[9] => Add2.IN27
cr[10] => Add2.IN26
cr[11] => Add2.IN25
cr[12] => Add2.IN24
cr[13] => Add2.IN23
cr[14] => Add2.IN22
cr[15] => Add2.IN21
cr[16] => Add2.IN20
cr[17] => Add2.IN19
cr[18] => Add2.IN18
cr[19] => Add2.IN17
cr[20] => Add2.IN16
cr[21] => Add2.IN15
cr[22] => Add2.IN14
cr[23] => Add2.IN13
cr[24] => Add2.IN12
cr[25] => Add2.IN11
cr[26] => Add2.IN10
cr[27] => Add2.IN9
cr[28] => Add2.IN8
cr[29] => Add2.IN7
cr[30] => Add2.IN6
cr[31] => Add2.IN5
cr[32] => Add2.IN4
cr[33] => Add2.IN3
cr[34] => Add2.IN2
cr[35] => Add2.IN1
ci[0] => Add3.IN37
ci[1] => Add3.IN36
ci[2] => Add3.IN35
ci[3] => Add3.IN34
ci[4] => Add3.IN33
ci[5] => Add3.IN32
ci[6] => Add3.IN31
ci[7] => Add3.IN30
ci[8] => Add3.IN29
ci[9] => Add3.IN28
ci[10] => Add3.IN27
ci[11] => Add3.IN26
ci[12] => Add3.IN25
ci[13] => Add3.IN24
ci[14] => Add3.IN23
ci[15] => Add3.IN22
ci[16] => Add3.IN21
ci[17] => Add3.IN20
ci[18] => Add3.IN19
ci[19] => Add3.IN18
ci[20] => Add3.IN17
ci[21] => Add3.IN16
ci[22] => Add3.IN15
ci[23] => Add3.IN14
ci[24] => Add3.IN13
ci[25] => Add3.IN12
ci[26] => Add3.IN11
ci[27] => Add3.IN10
ci[28] => Add3.IN9
ci[29] => Add3.IN8
ci[30] => Add3.IN7
ci[31] => Add3.IN6
ci[32] => Add3.IN5
ci[33] => Add3.IN4
ci[34] => Add3.IN3
ci[35] => Add3.IN2
xout[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= x[5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= x[6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= x[7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= x[8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= x[9].DB_MAX_OUTPUT_PORT_TYPE
yout[0] <= y[0].DB_MAX_OUTPUT_PORT_TYPE
yout[1] <= y[1].DB_MAX_OUTPUT_PORT_TYPE
yout[2] <= y[2].DB_MAX_OUTPUT_PORT_TYPE
yout[3] <= y[3].DB_MAX_OUTPUT_PORT_TYPE
yout[4] <= y[4].DB_MAX_OUTPUT_PORT_TYPE
yout[5] <= y[5].DB_MAX_OUTPUT_PORT_TYPE
yout[6] <= y[6].DB_MAX_OUTPUT_PORT_TYPE
yout[7] <= y[7].DB_MAX_OUTPUT_PORT_TYPE
yout[8] <= y[8].DB_MAX_OUTPUT_PORT_TYPE
count[0] <= counter[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= counter[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= counter[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= counter[3].DB_MAX_OUTPUT_PORT_TYPE
count[4] <= counter[4].DB_MAX_OUTPUT_PORT_TYPE
count[5] <= counter[5].DB_MAX_OUTPUT_PORT_TYPE
count[6] <= counter[6].DB_MAX_OUTPUT_PORT_TYPE
count[7] <= counter[7].DB_MAX_OUTPUT_PORT_TYPE
don <= done.DB_MAX_OUTPUT_PORT_TYPE
ready <= ready~0.DB_MAX_OUTPUT_PORT_TYPE


|ifv|hook:IFM|ifmunitd:ifm|ifmd:\g1:1:ifm|sqr2:multa
dataa[0] => altsquare:altsquare_component.data[0]
dataa[1] => altsquare:altsquare_component.data[1]
dataa[2] => altsquare:altsquare_component.data[2]
dataa[3] => altsquare:altsquare_component.data[3]
dataa[4] => altsquare:altsquare_component.data[4]
dataa[5] => altsquare:altsquare_component.data[5]
dataa[6] => altsquare:altsquare_component.data[6]
dataa[7] => altsquare:altsquare_component.data[7]
dataa[8] => altsquare:altsquare_component.data[8]
dataa[9] => altsquare:altsquare_component.data[9]
dataa[10] => altsquare:altsquare_component.data[10]
dataa[11] => altsquare:altsquare_component.data[11]
dataa[12] => altsquare:altsquare_component.data[12]
dataa[13] => altsquare:altsquare_component.data[13]
dataa[14] => altsquare:altsquare_component.data[14]
dataa[15] => altsquare:altsquare_component.data[15]
dataa[16] => altsquare:altsquare_component.data[16]
dataa[17] => altsquare:altsquare_component.data[17]
dataa[18] => altsquare:altsquare_component.data[18]
dataa[19] => altsquare:altsquare_component.data[19]
dataa[20] => altsquare:altsquare_component.data[20]
dataa[21] => altsquare:altsquare_component.data[21]
dataa[22] => altsquare:altsquare_component.data[22]
dataa[23] => altsquare:altsquare_component.data[23]
dataa[24] => altsquare:altsquare_component.data[24]
dataa[25] => altsquare:altsquare_component.data[25]
dataa[26] => altsquare:altsquare_component.data[26]
dataa[27] => altsquare:altsquare_component.data[27]
dataa[28] => altsquare:altsquare_component.data[28]
dataa[29] => altsquare:altsquare_component.data[29]
dataa[30] => altsquare:altsquare_component.data[30]
dataa[31] => altsquare:altsquare_component.data[31]
dataa[32] => altsquare:altsquare_component.data[32]
dataa[33] => altsquare:altsquare_component.data[33]
dataa[34] => altsquare:altsquare_component.data[34]
dataa[35] => altsquare:altsquare_component.data[35]
result[0] <= altsquare:altsquare_component.result[0]
result[1] <= altsquare:altsquare_component.result[1]
result[2] <= altsquare:altsquare_component.result[2]
result[3] <= altsquare:altsquare_component.result[3]
result[4] <= altsquare:altsquare_component.result[4]
result[5] <= altsquare:altsquare_component.result[5]
result[6] <= altsquare:altsquare_component.result[6]
result[7] <= altsquare:altsquare_component.result[7]
result[8] <= altsquare:altsquare_component.result[8]
result[9] <= altsquare:altsquare_component.result[9]
result[10] <= altsquare:altsquare_component.result[10]
result[11] <= altsquare:altsquare_component.result[11]
result[12] <= altsquare:altsquare_component.result[12]
result[13] <= altsquare:altsquare_component.result[13]
result[14] <= altsquare:altsquare_component.result[14]
result[15] <= altsquare:altsquare_component.result[15]
result[16] <= altsquare:altsquare_component.result[16]
result[17] <= altsquare:altsquare_component.result[17]
result[18] <= altsquare:altsquare_component.result[18]
result[19] <= altsquare:altsquare_component.result[19]
result[20] <= altsquare:altsquare_component.result[20]
result[21] <= altsquare:altsquare_component.result[21]
result[22] <= altsquare:altsquare_component.result[22]
result[23] <= altsquare:altsquare_component.result[23]
result[24] <= altsquare:altsquare_component.result[24]
result[25] <= altsquare:altsquare_component.result[25]
result[26] <= altsquare:altsquare_component.result[26]
result[27] <= altsquare:altsquare_component.result[27]
result[28] <= altsquare:altsquare_component.result[28]
result[29] <= altsquare:altsquare_component.result[29]
result[30] <= altsquare:altsquare_component.result[30]
result[31] <= altsquare:altsquare_component.result[31]
result[32] <= altsquare:altsquare_component.result[32]
result[33] <= altsquare:altsquare_component.result[33]
result[34] <= altsquare:altsquare_component.result[34]
result[35] <= altsquare:altsquare_component.result[35]
result[36] <= altsquare:altsquare_component.result[36]
result[37] <= altsquare:altsquare_component.result[37]
result[38] <= altsquare:altsquare_component.result[38]
result[39] <= altsquare:altsquare_component.result[39]
result[40] <= altsquare:altsquare_component.result[40]
result[41] <= altsquare:altsquare_component.result[41]
result[42] <= altsquare:altsquare_component.result[42]
result[43] <= altsquare:altsquare_component.result[43]
result[44] <= altsquare:altsquare_component.result[44]
result[45] <= altsquare:altsquare_component.result[45]
result[46] <= altsquare:altsquare_component.result[46]
result[47] <= altsquare:altsquare_component.result[47]
result[48] <= altsquare:altsquare_component.result[48]
result[49] <= altsquare:altsquare_component.result[49]
result[50] <= altsquare:altsquare_component.result[50]
result[51] <= altsquare:altsquare_component.result[51]
result[52] <= altsquare:altsquare_component.result[52]
result[53] <= altsquare:altsquare_component.result[53]
result[54] <= altsquare:altsquare_component.result[54]
result[55] <= altsquare:altsquare_component.result[55]
result[56] <= altsquare:altsquare_component.result[56]
result[57] <= altsquare:altsquare_component.result[57]
result[58] <= altsquare:altsquare_component.result[58]
result[59] <= altsquare:altsquare_component.result[59]
result[60] <= altsquare:altsquare_component.result[60]
result[61] <= altsquare:altsquare_component.result[61]
result[62] <= altsquare:altsquare_component.result[62]
result[63] <= altsquare:altsquare_component.result[63]
result[64] <= altsquare:altsquare_component.result[64]
result[65] <= altsquare:altsquare_component.result[65]
result[66] <= altsquare:altsquare_component.result[66]
result[67] <= altsquare:altsquare_component.result[67]
result[68] <= altsquare:altsquare_component.result[68]
result[69] <= altsquare:altsquare_component.result[69]
result[70] <= altsquare:altsquare_component.result[70]
result[71] <= altsquare:altsquare_component.result[71]


|ifv|hook:IFM|ifmunitd:ifm|ifmd:\g1:1:ifm|sqr2:multa|altsquare:altsquare_component
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
data[0] => altsquare_gea:auto_generated.data[0]
data[1] => altsquare_gea:auto_generated.data[1]
data[2] => altsquare_gea:auto_generated.data[2]
data[3] => altsquare_gea:auto_generated.data[3]
data[4] => altsquare_gea:auto_generated.data[4]
data[5] => altsquare_gea:auto_generated.data[5]
data[6] => altsquare_gea:auto_generated.data[6]
data[7] => altsquare_gea:auto_generated.data[7]
data[8] => altsquare_gea:auto_generated.data[8]
data[9] => altsquare_gea:auto_generated.data[9]
data[10] => altsquare_gea:auto_generated.data[10]
data[11] => altsquare_gea:auto_generated.data[11]
data[12] => altsquare_gea:auto_generated.data[12]
data[13] => altsquare_gea:auto_generated.data[13]
data[14] => altsquare_gea:auto_generated.data[14]
data[15] => altsquare_gea:auto_generated.data[15]
data[16] => altsquare_gea:auto_generated.data[16]
data[17] => altsquare_gea:auto_generated.data[17]
data[18] => altsquare_gea:auto_generated.data[18]
data[19] => altsquare_gea:auto_generated.data[19]
data[20] => altsquare_gea:auto_generated.data[20]
data[21] => altsquare_gea:auto_generated.data[21]
data[22] => altsquare_gea:auto_generated.data[22]
data[23] => altsquare_gea:auto_generated.data[23]
data[24] => altsquare_gea:auto_generated.data[24]
data[25] => altsquare_gea:auto_generated.data[25]
data[26] => altsquare_gea:auto_generated.data[26]
data[27] => altsquare_gea:auto_generated.data[27]
data[28] => altsquare_gea:auto_generated.data[28]
data[29] => altsquare_gea:auto_generated.data[29]
data[30] => altsquare_gea:auto_generated.data[30]
data[31] => altsquare_gea:auto_generated.data[31]
data[32] => altsquare_gea:auto_generated.data[32]
data[33] => altsquare_gea:auto_generated.data[33]
data[34] => altsquare_gea:auto_generated.data[34]
data[35] => altsquare_gea:auto_generated.data[35]
ena => ~NO_FANOUT~
result[0] <= altsquare_gea:auto_generated.result[0]
result[1] <= altsquare_gea:auto_generated.result[1]
result[2] <= altsquare_gea:auto_generated.result[2]
result[3] <= altsquare_gea:auto_generated.result[3]
result[4] <= altsquare_gea:auto_generated.result[4]
result[5] <= altsquare_gea:auto_generated.result[5]
result[6] <= altsquare_gea:auto_generated.result[6]
result[7] <= altsquare_gea:auto_generated.result[7]
result[8] <= altsquare_gea:auto_generated.result[8]
result[9] <= altsquare_gea:auto_generated.result[9]
result[10] <= altsquare_gea:auto_generated.result[10]
result[11] <= altsquare_gea:auto_generated.result[11]
result[12] <= altsquare_gea:auto_generated.result[12]
result[13] <= altsquare_gea:auto_generated.result[13]
result[14] <= altsquare_gea:auto_generated.result[14]
result[15] <= altsquare_gea:auto_generated.result[15]
result[16] <= altsquare_gea:auto_generated.result[16]
result[17] <= altsquare_gea:auto_generated.result[17]
result[18] <= altsquare_gea:auto_generated.result[18]
result[19] <= altsquare_gea:auto_generated.result[19]
result[20] <= altsquare_gea:auto_generated.result[20]
result[21] <= altsquare_gea:auto_generated.result[21]
result[22] <= altsquare_gea:auto_generated.result[22]
result[23] <= altsquare_gea:auto_generated.result[23]
result[24] <= altsquare_gea:auto_generated.result[24]
result[25] <= altsquare_gea:auto_generated.result[25]
result[26] <= altsquare_gea:auto_generated.result[26]
result[27] <= altsquare_gea:auto_generated.result[27]
result[28] <= altsquare_gea:auto_generated.result[28]
result[29] <= altsquare_gea:auto_generated.result[29]
result[30] <= altsquare_gea:auto_generated.result[30]
result[31] <= altsquare_gea:auto_generated.result[31]
result[32] <= altsquare_gea:auto_generated.result[32]
result[33] <= altsquare_gea:auto_generated.result[33]
result[34] <= altsquare_gea:auto_generated.result[34]
result[35] <= altsquare_gea:auto_generated.result[35]
result[36] <= altsquare_gea:auto_generated.result[36]
result[37] <= altsquare_gea:auto_generated.result[37]
result[38] <= altsquare_gea:auto_generated.result[38]
result[39] <= altsquare_gea:auto_generated.result[39]
result[40] <= altsquare_gea:auto_generated.result[40]
result[41] <= altsquare_gea:auto_generated.result[41]
result[42] <= altsquare_gea:auto_generated.result[42]
result[43] <= altsquare_gea:auto_generated.result[43]
result[44] <= altsquare_gea:auto_generated.result[44]
result[45] <= altsquare_gea:auto_generated.result[45]
result[46] <= altsquare_gea:auto_generated.result[46]
result[47] <= altsquare_gea:auto_generated.result[47]
result[48] <= altsquare_gea:auto_generated.result[48]
result[49] <= altsquare_gea:auto_generated.result[49]
result[50] <= altsquare_gea:auto_generated.result[50]
result[51] <= altsquare_gea:auto_generated.result[51]
result[52] <= altsquare_gea:auto_generated.result[52]
result[53] <= altsquare_gea:auto_generated.result[53]
result[54] <= altsquare_gea:auto_generated.result[54]
result[55] <= altsquare_gea:auto_generated.result[55]
result[56] <= altsquare_gea:auto_generated.result[56]
result[57] <= altsquare_gea:auto_generated.result[57]
result[58] <= altsquare_gea:auto_generated.result[58]
result[59] <= altsquare_gea:auto_generated.result[59]
result[60] <= altsquare_gea:auto_generated.result[60]
result[61] <= altsquare_gea:auto_generated.result[61]
result[62] <= altsquare_gea:auto_generated.result[62]
result[63] <= altsquare_gea:auto_generated.result[63]
result[64] <= altsquare_gea:auto_generated.result[64]
result[65] <= altsquare_gea:auto_generated.result[65]
result[66] <= altsquare_gea:auto_generated.result[66]
result[67] <= altsquare_gea:auto_generated.result[67]
result[68] <= altsquare_gea:auto_generated.result[68]
result[69] <= altsquare_gea:auto_generated.result[69]
result[70] <= altsquare_gea:auto_generated.result[70]
result[71] <= altsquare_gea:auto_generated.result[71]


|ifv|hook:IFM|ifmunitd:ifm|ifmd:\g1:1:ifm|sqr2:multa|altsquare:altsquare_component|altsquare_gea:auto_generated
data[0] => result[0].DATAIN
data[0] => w1020w[0].IN1
data[0] => w1112w[0].IN1
data[0] => w1208w[0].IN1
data[0] => w120w[0].IN1
data[0] => w1308w[0].IN1
data[0] => w1412w[0].IN1
data[0] => w1520w[0].IN1
data[0] => w152w[0].IN1
data[0] => w15w[0].IN1
data[0] => w1632w[0].IN1
data[0] => w1748w[0].IN1
data[0] => w1868w[0].IN1
data[0] => w188w[0].IN1
data[0] => w1992w[0].IN1
data[0] => w19w[0].IN1
data[0] => w2120w[0].IN1
data[0] => w2252w[0].IN1
data[0] => w228w[0].IN1
data[0] => w2388w[0].IN1
data[0] => w2528w[0].IN1
data[0] => w272w[0].IN1
data[0] => w320w[0].IN1
data[0] => w32w[0].IN1
data[0] => w372w[0].IN1
data[0] => w428w[0].IN1
data[0] => w488w[0].IN1
data[0] => w48w[0].IN1
data[0] => w552w[0].IN1
data[0] => w620w[0].IN1
data[0] => w68w[0].IN1
data[0] => w692w[0].IN1
data[0] => w768w[0].IN1
data[0] => w848w[0].IN1
data[0] => w92w[0].IN1
data[0] => w932w[0].IN1
data[1] => w1024w[0].IN1
data[1] => w1116w[0].IN1
data[1] => w11w[0].IN0
data[1] => w1212w[0].IN1
data[1] => w124w[0].IN1
data[1] => w1312w[0].IN1
data[1] => w1416w[0].IN1
data[1] => w1524w[0].IN1
data[1] => w156w[0].IN1
data[1] => w15w[0].IN0
data[1] => w1636w[0].IN1
data[1] => w1752w[0].IN1
data[1] => w1872w[0].IN1
data[1] => w192w[0].IN1
data[1] => w1996w[0].IN1
data[1] => w2124w[0].IN1
data[1] => w2256w[0].IN1
data[1] => w232w[0].IN1
data[1] => w2392w[0].IN1
data[1] => w2533w[0].IN1
data[1] => w276w[0].IN1
data[1] => w28w[0].IN1
data[1] => w324w[0].IN1
data[1] => w35w[0].IN1
data[1] => w376w[0].IN1
data[1] => w432w[0].IN1
data[1] => w492w[0].IN1
data[1] => w52w[0].IN1
data[1] => w556w[0].IN1
data[1] => w624w[0].IN1
data[1] => w696w[0].IN1
data[1] => w72w[0].IN1
data[1] => w772w[0].IN1
data[1] => w852w[0].IN1
data[1] => w936w[0].IN1
data[1] => w96w[0].IN1
data[2] => w100w[0].IN1
data[2] => w1028w[0].IN1
data[2] => w1120w[0].IN1
data[2] => w1216w[0].IN1
data[2] => w128w[0].IN1
data[2] => w1316w[0].IN1
data[2] => w1420w[0].IN1
data[2] => w1528w[0].IN1
data[2] => w160w[0].IN1
data[2] => w1640w[0].IN1
data[2] => w1756w[0].IN1
data[2] => w1876w[0].IN1
data[2] => w196w[0].IN1
data[2] => w19w[0].IN0
data[2] => w2000w[0].IN1
data[2] => w2128w[0].IN1
data[2] => w2260w[0].IN1
data[2] => w236w[0].IN1
data[2] => w2396w[0].IN1
data[2] => w24w[0].IN0
data[2] => w2538w[0].IN1
data[2] => w280w[0].IN1
data[2] => w28w[0].IN0
data[2] => w328w[0].IN1
data[2] => w380w[0].IN1
data[2] => w436w[0].IN1
data[2] => w44w[0].IN1
data[2] => w496w[0].IN1
data[2] => w55w[0].IN1
data[2] => w560w[0].IN1
data[2] => w628w[0].IN1
data[2] => w700w[0].IN1
data[2] => w76w[0].IN1
data[2] => w776w[0].IN1
data[2] => w856w[0].IN1
data[2] => w940w[0].IN1
data[3] => w1032w[0].IN1
data[3] => w104w[0].IN1
data[3] => w1124w[0].IN1
data[3] => w1220w[0].IN1
data[3] => w1320w[0].IN1
data[3] => w132w[0].IN1
data[3] => w1424w[0].IN1
data[3] => w1532w[0].IN1
data[3] => w1644w[0].IN1
data[3] => w164w[0].IN1
data[3] => w1760w[0].IN1
data[3] => w1880w[0].IN1
data[3] => w2004w[0].IN1
data[3] => w200w[0].IN1
data[3] => w2132w[0].IN1
data[3] => w2264w[0].IN1
data[3] => w2400w[0].IN1
data[3] => w240w[0].IN1
data[3] => w2543w[0].IN1
data[3] => w284w[0].IN1
data[3] => w32w[0].IN0
data[3] => w332w[0].IN1
data[3] => w35w[0].IN0
data[3] => w384w[0].IN1
data[3] => w40w[0].IN0
data[3] => w440w[0].IN1
data[3] => w44w[0].IN0
data[3] => w500w[0].IN1
data[3] => w564w[0].IN1
data[3] => w632w[0].IN1
data[3] => w64w[0].IN1
data[3] => w704w[0].IN1
data[3] => w780w[0].IN1
data[3] => w79w[0].IN1
data[3] => w860w[0].IN1
data[3] => w944w[0].IN1
data[4] => w1036w[0].IN1
data[4] => w107w[0].IN1
data[4] => w1128w[0].IN1
data[4] => w1224w[0].IN1
data[4] => w1324w[0].IN1
data[4] => w136w[0].IN1
data[4] => w1428w[0].IN1
data[4] => w1536w[0].IN1
data[4] => w1648w[0].IN1
data[4] => w168w[0].IN1
data[4] => w1764w[0].IN1
data[4] => w1884w[0].IN1
data[4] => w2008w[0].IN1
data[4] => w204w[0].IN1
data[4] => w2136w[0].IN1
data[4] => w2268w[0].IN1
data[4] => w2404w[0].IN1
data[4] => w244w[0].IN1
data[4] => w2548w[0].IN1
data[4] => w288w[0].IN1
data[4] => w336w[0].IN1
data[4] => w388w[0].IN1
data[4] => w444w[0].IN1
data[4] => w48w[0].IN0
data[4] => w504w[0].IN1
data[4] => w52w[0].IN0
data[4] => w55w[0].IN0
data[4] => w568w[0].IN1
data[4] => w60w[0].IN0
data[4] => w636w[0].IN1
data[4] => w64w[0].IN0
data[4] => w708w[0].IN1
data[4] => w784w[0].IN1
data[4] => w864w[0].IN1
data[4] => w88w[0].IN1
data[4] => w948w[0].IN1
data[5] => w1040w[0].IN1
data[5] => w1132w[0].IN1
data[5] => w116w[0].IN1
data[5] => w1228w[0].IN1
data[5] => w1328w[0].IN1
data[5] => w139w[0].IN1
data[5] => w1432w[0].IN1
data[5] => w1540w[0].IN1
data[5] => w1652w[0].IN1
data[5] => w172w[0].IN1
data[5] => w1768w[0].IN1
data[5] => w1888w[0].IN1
data[5] => w2012w[0].IN1
data[5] => w208w[0].IN1
data[5] => w2140w[0].IN1
data[5] => w2272w[0].IN1
data[5] => w2408w[0].IN1
data[5] => w248w[0].IN1
data[5] => w2553w[0].IN1
data[5] => w292w[0].IN1
data[5] => w340w[0].IN1
data[5] => w392w[0].IN1
data[5] => w448w[0].IN1
data[5] => w508w[0].IN1
data[5] => w572w[0].IN1
data[5] => w640w[0].IN1
data[5] => w68w[0].IN0
data[5] => w712w[0].IN1
data[5] => w72w[0].IN0
data[5] => w76w[0].IN0
data[5] => w788w[0].IN1
data[5] => w79w[0].IN0
data[5] => w84w[0].IN0
data[5] => w868w[0].IN1
data[5] => w88w[0].IN0
data[5] => w952w[0].IN1
data[6] => w100w[0].IN0
data[6] => w1044w[0].IN1
data[6] => w104w[0].IN0
data[6] => w107w[0].IN0
data[6] => w112w[0].IN0
data[6] => w1136w[0].IN1
data[6] => w116w[0].IN0
data[6] => w1232w[0].IN1
data[6] => w1332w[0].IN1
data[6] => w1436w[0].IN1
data[6] => w148w[0].IN1
data[6] => w1544w[0].IN1
data[6] => w1656w[0].IN1
data[6] => w175w[0].IN1
data[6] => w1772w[0].IN1
data[6] => w1892w[0].IN1
data[6] => w2016w[0].IN1
data[6] => w212w[0].IN1
data[6] => w2144w[0].IN1
data[6] => w2276w[0].IN1
data[6] => w2412w[0].IN1
data[6] => w252w[0].IN1
data[6] => w2558w[0].IN1
data[6] => w296w[0].IN1
data[6] => w344w[0].IN1
data[6] => w396w[0].IN1
data[6] => w452w[0].IN1
data[6] => w512w[0].IN1
data[6] => w576w[0].IN1
data[6] => w644w[0].IN1
data[6] => w716w[0].IN1
data[6] => w792w[0].IN1
data[6] => w872w[0].IN1
data[6] => w92w[0].IN0
data[6] => w956w[0].IN1
data[6] => w96w[0].IN0
data[7] => w1048w[0].IN1
data[7] => w1140w[0].IN1
data[7] => w120w[0].IN0
data[7] => w1236w[0].IN1
data[7] => w124w[0].IN0
data[7] => w128w[0].IN0
data[7] => w132w[0].IN0
data[7] => w1336w[0].IN1
data[7] => w136w[0].IN0
data[7] => w139w[0].IN0
data[7] => w1440w[0].IN1
data[7] => w144w[0].IN0
data[7] => w148w[0].IN0
data[7] => w1548w[0].IN1
data[7] => w1660w[0].IN1
data[7] => w1776w[0].IN1
data[7] => w184w[0].IN1
data[7] => w1896w[0].IN1
data[7] => w2020w[0].IN1
data[7] => w2148w[0].IN1
data[7] => w215w[0].IN1
data[7] => w2280w[0].IN1
data[7] => w2416w[0].IN1
data[7] => w2563w[0].IN1
data[7] => w256w[0].IN1
data[7] => w300w[0].IN1
data[7] => w348w[0].IN1
data[7] => w400w[0].IN1
data[7] => w456w[0].IN1
data[7] => w516w[0].IN1
data[7] => w580w[0].IN1
data[7] => w648w[0].IN1
data[7] => w720w[0].IN1
data[7] => w796w[0].IN1
data[7] => w876w[0].IN1
data[7] => w960w[0].IN1
data[8] => w1052w[0].IN1
data[8] => w1144w[0].IN1
data[8] => w1240w[0].IN1
data[8] => w1340w[0].IN1
data[8] => w1444w[0].IN1
data[8] => w152w[0].IN0
data[8] => w1552w[0].IN1
data[8] => w156w[0].IN0
data[8] => w160w[0].IN0
data[8] => w164w[0].IN0
data[8] => w1664w[0].IN1
data[8] => w168w[0].IN0
data[8] => w172w[0].IN0
data[8] => w175w[0].IN0
data[8] => w1780w[0].IN1
data[8] => w180w[0].IN0
data[8] => w184w[0].IN0
data[8] => w1900w[0].IN1
data[8] => w2024w[0].IN1
data[8] => w2152w[0].IN1
data[8] => w224w[0].IN1
data[8] => w2284w[0].IN1
data[8] => w2420w[0].IN1
data[8] => w2568w[0].IN1
data[8] => w259w[0].IN1
data[8] => w304w[0].IN1
data[8] => w352w[0].IN1
data[8] => w404w[0].IN1
data[8] => w460w[0].IN1
data[8] => w520w[0].IN1
data[8] => w584w[0].IN1
data[8] => w652w[0].IN1
data[8] => w724w[0].IN1
data[8] => w800w[0].IN1
data[8] => w880w[0].IN1
data[8] => w964w[0].IN1
data[9] => w1056w[0].IN1
data[9] => w1148w[0].IN1
data[9] => w1244w[0].IN1
data[9] => w1344w[0].IN1
data[9] => w1448w[0].IN1
data[9] => w1556w[0].IN1
data[9] => w1668w[0].IN1
data[9] => w1784w[0].IN1
data[9] => w188w[0].IN0
data[9] => w1904w[0].IN1
data[9] => w192w[0].IN0
data[9] => w196w[0].IN0
data[9] => w200w[0].IN0
data[9] => w2028w[0].IN1
data[9] => w204w[0].IN0
data[9] => w208w[0].IN0
data[9] => w212w[0].IN0
data[9] => w2156w[0].IN1
data[9] => w215w[0].IN0
data[9] => w220w[0].IN0
data[9] => w224w[0].IN0
data[9] => w2288w[0].IN1
data[9] => w2424w[0].IN1
data[9] => w2573w[0].IN1
data[9] => w268w[0].IN1
data[9] => w307w[0].IN1
data[9] => w356w[0].IN1
data[9] => w408w[0].IN1
data[9] => w464w[0].IN1
data[9] => w524w[0].IN1
data[9] => w588w[0].IN1
data[9] => w656w[0].IN1
data[9] => w728w[0].IN1
data[9] => w804w[0].IN1
data[9] => w884w[0].IN1
data[9] => w968w[0].IN1
data[10] => w1060w[0].IN1
data[10] => w1152w[0].IN1
data[10] => w1248w[0].IN1
data[10] => w1348w[0].IN1
data[10] => w1452w[0].IN1
data[10] => w1560w[0].IN1
data[10] => w1672w[0].IN1
data[10] => w1788w[0].IN1
data[10] => w1908w[0].IN1
data[10] => w2032w[0].IN1
data[10] => w2160w[0].IN1
data[10] => w228w[0].IN0
data[10] => w2292w[0].IN1
data[10] => w232w[0].IN0
data[10] => w236w[0].IN0
data[10] => w240w[0].IN0
data[10] => w2428w[0].IN1
data[10] => w244w[0].IN0
data[10] => w248w[0].IN0
data[10] => w252w[0].IN0
data[10] => w256w[0].IN0
data[10] => w2578w[0].IN1
data[10] => w259w[0].IN0
data[10] => w264w[0].IN0
data[10] => w268w[0].IN0
data[10] => w316w[0].IN1
data[10] => w359w[0].IN1
data[10] => w412w[0].IN1
data[10] => w468w[0].IN1
data[10] => w528w[0].IN1
data[10] => w592w[0].IN1
data[10] => w660w[0].IN1
data[10] => w732w[0].IN1
data[10] => w808w[0].IN1
data[10] => w888w[0].IN1
data[10] => w972w[0].IN1
data[11] => w1064w[0].IN1
data[11] => w1156w[0].IN1
data[11] => w1252w[0].IN1
data[11] => w1352w[0].IN1
data[11] => w1456w[0].IN1
data[11] => w1564w[0].IN1
data[11] => w1676w[0].IN1
data[11] => w1792w[0].IN1
data[11] => w1912w[0].IN1
data[11] => w2036w[0].IN1
data[11] => w2164w[0].IN1
data[11] => w2296w[0].IN1
data[11] => w2432w[0].IN1
data[11] => w2583w[0].IN1
data[11] => w272w[0].IN0
data[11] => w276w[0].IN0
data[11] => w280w[0].IN0
data[11] => w284w[0].IN0
data[11] => w288w[0].IN0
data[11] => w292w[0].IN0
data[11] => w296w[0].IN0
data[11] => w300w[0].IN0
data[11] => w304w[0].IN0
data[11] => w307w[0].IN0
data[11] => w312w[0].IN0
data[11] => w316w[0].IN0
data[11] => w368w[0].IN1
data[11] => w415w[0].IN1
data[11] => w472w[0].IN1
data[11] => w532w[0].IN1
data[11] => w596w[0].IN1
data[11] => w664w[0].IN1
data[11] => w736w[0].IN1
data[11] => w812w[0].IN1
data[11] => w892w[0].IN1
data[11] => w976w[0].IN1
data[12] => w1068w[0].IN1
data[12] => w1160w[0].IN1
data[12] => w1256w[0].IN1
data[12] => w1356w[0].IN1
data[12] => w1460w[0].IN1
data[12] => w1568w[0].IN1
data[12] => w1680w[0].IN1
data[12] => w1796w[0].IN1
data[12] => w1916w[0].IN1
data[12] => w2040w[0].IN1
data[12] => w2168w[0].IN1
data[12] => w2300w[0].IN1
data[12] => w2436w[0].IN1
data[12] => w2588w[0].IN1
data[12] => w320w[0].IN0
data[12] => w324w[0].IN0
data[12] => w328w[0].IN0
data[12] => w332w[0].IN0
data[12] => w336w[0].IN0
data[12] => w340w[0].IN0
data[12] => w344w[0].IN0
data[12] => w348w[0].IN0
data[12] => w352w[0].IN0
data[12] => w356w[0].IN0
data[12] => w359w[0].IN0
data[12] => w364w[0].IN0
data[12] => w368w[0].IN0
data[12] => w424w[0].IN1
data[12] => w475w[0].IN1
data[12] => w536w[0].IN1
data[12] => w600w[0].IN1
data[12] => w668w[0].IN1
data[12] => w740w[0].IN1
data[12] => w816w[0].IN1
data[12] => w896w[0].IN1
data[12] => w980w[0].IN1
data[13] => w1072w[0].IN1
data[13] => w1164w[0].IN1
data[13] => w1260w[0].IN1
data[13] => w1360w[0].IN1
data[13] => w1464w[0].IN1
data[13] => w1572w[0].IN1
data[13] => w1684w[0].IN1
data[13] => w1800w[0].IN1
data[13] => w1920w[0].IN1
data[13] => w2044w[0].IN1
data[13] => w2172w[0].IN1
data[13] => w2304w[0].IN1
data[13] => w2440w[0].IN1
data[13] => w2593w[0].IN1
data[13] => w372w[0].IN0
data[13] => w376w[0].IN0
data[13] => w380w[0].IN0
data[13] => w384w[0].IN0
data[13] => w388w[0].IN0
data[13] => w392w[0].IN0
data[13] => w396w[0].IN0
data[13] => w400w[0].IN0
data[13] => w404w[0].IN0
data[13] => w408w[0].IN0
data[13] => w412w[0].IN0
data[13] => w415w[0].IN0
data[13] => w420w[0].IN0
data[13] => w424w[0].IN0
data[13] => w484w[0].IN1
data[13] => w539w[0].IN1
data[13] => w604w[0].IN1
data[13] => w672w[0].IN1
data[13] => w744w[0].IN1
data[13] => w820w[0].IN1
data[13] => w900w[0].IN1
data[13] => w984w[0].IN1
data[14] => w1076w[0].IN1
data[14] => w1168w[0].IN1
data[14] => w1264w[0].IN1
data[14] => w1364w[0].IN1
data[14] => w1468w[0].IN1
data[14] => w1576w[0].IN1
data[14] => w1688w[0].IN1
data[14] => w1804w[0].IN1
data[14] => w1924w[0].IN1
data[14] => w2048w[0].IN1
data[14] => w2176w[0].IN1
data[14] => w2308w[0].IN1
data[14] => w2444w[0].IN1
data[14] => w2598w[0].IN1
data[14] => w428w[0].IN0
data[14] => w432w[0].IN0
data[14] => w436w[0].IN0
data[14] => w440w[0].IN0
data[14] => w444w[0].IN0
data[14] => w448w[0].IN0
data[14] => w452w[0].IN0
data[14] => w456w[0].IN0
data[14] => w460w[0].IN0
data[14] => w464w[0].IN0
data[14] => w468w[0].IN0
data[14] => w472w[0].IN0
data[14] => w475w[0].IN0
data[14] => w480w[0].IN0
data[14] => w484w[0].IN0
data[14] => w548w[0].IN1
data[14] => w607w[0].IN1
data[14] => w676w[0].IN1
data[14] => w748w[0].IN1
data[14] => w824w[0].IN1
data[14] => w904w[0].IN1
data[14] => w988w[0].IN1
data[15] => w1080w[0].IN1
data[15] => w1172w[0].IN1
data[15] => w1268w[0].IN1
data[15] => w1368w[0].IN1
data[15] => w1472w[0].IN1
data[15] => w1580w[0].IN1
data[15] => w1692w[0].IN1
data[15] => w1808w[0].IN1
data[15] => w1928w[0].IN1
data[15] => w2052w[0].IN1
data[15] => w2180w[0].IN1
data[15] => w2312w[0].IN1
data[15] => w2448w[0].IN1
data[15] => w2603w[0].IN1
data[15] => w488w[0].IN0
data[15] => w492w[0].IN0
data[15] => w496w[0].IN0
data[15] => w500w[0].IN0
data[15] => w504w[0].IN0
data[15] => w508w[0].IN0
data[15] => w512w[0].IN0
data[15] => w516w[0].IN0
data[15] => w520w[0].IN0
data[15] => w524w[0].IN0
data[15] => w528w[0].IN0
data[15] => w532w[0].IN0
data[15] => w536w[0].IN0
data[15] => w539w[0].IN0
data[15] => w544w[0].IN0
data[15] => w548w[0].IN0
data[15] => w616w[0].IN1
data[15] => w679w[0].IN1
data[15] => w752w[0].IN1
data[15] => w828w[0].IN1
data[15] => w908w[0].IN1
data[15] => w992w[0].IN1
data[16] => w1084w[0].IN1
data[16] => w1176w[0].IN1
data[16] => w1272w[0].IN1
data[16] => w1372w[0].IN1
data[16] => w1476w[0].IN1
data[16] => w1584w[0].IN1
data[16] => w1696w[0].IN1
data[16] => w1812w[0].IN1
data[16] => w1932w[0].IN1
data[16] => w2056w[0].IN1
data[16] => w2184w[0].IN1
data[16] => w2316w[0].IN1
data[16] => w2452w[0].IN1
data[16] => w2608w[0].IN1
data[16] => w552w[0].IN0
data[16] => w556w[0].IN0
data[16] => w560w[0].IN0
data[16] => w564w[0].IN0
data[16] => w568w[0].IN0
data[16] => w572w[0].IN0
data[16] => w576w[0].IN0
data[16] => w580w[0].IN0
data[16] => w584w[0].IN0
data[16] => w588w[0].IN0
data[16] => w592w[0].IN0
data[16] => w596w[0].IN0
data[16] => w600w[0].IN0
data[16] => w604w[0].IN0
data[16] => w607w[0].IN0
data[16] => w612w[0].IN0
data[16] => w616w[0].IN0
data[16] => w688w[0].IN1
data[16] => w755w[0].IN1
data[16] => w832w[0].IN1
data[16] => w912w[0].IN1
data[16] => w996w[0].IN1
data[17] => w1000w[0].IN1
data[17] => w1088w[0].IN1
data[17] => w1180w[0].IN1
data[17] => w1276w[0].IN1
data[17] => w1376w[0].IN1
data[17] => w1480w[0].IN1
data[17] => w1588w[0].IN1
data[17] => w1700w[0].IN1
data[17] => w1816w[0].IN1
data[17] => w1936w[0].IN1
data[17] => w2060w[0].IN1
data[17] => w2188w[0].IN1
data[17] => w2320w[0].IN1
data[17] => w2456w[0].IN1
data[17] => w2613w[0].IN1
data[17] => w620w[0].IN0
data[17] => w624w[0].IN0
data[17] => w628w[0].IN0
data[17] => w632w[0].IN0
data[17] => w636w[0].IN0
data[17] => w640w[0].IN0
data[17] => w644w[0].IN0
data[17] => w648w[0].IN0
data[17] => w652w[0].IN0
data[17] => w656w[0].IN0
data[17] => w660w[0].IN0
data[17] => w664w[0].IN0
data[17] => w668w[0].IN0
data[17] => w672w[0].IN0
data[17] => w676w[0].IN0
data[17] => w679w[0].IN0
data[17] => w684w[0].IN0
data[17] => w688w[0].IN0
data[17] => w764w[0].IN1
data[17] => w835w[0].IN1
data[17] => w916w[0].IN1
data[18] => w1004w[0].IN1
data[18] => w1092w[0].IN1
data[18] => w1184w[0].IN1
data[18] => w1280w[0].IN1
data[18] => w1380w[0].IN1
data[18] => w1484w[0].IN1
data[18] => w1592w[0].IN1
data[18] => w1704w[0].IN1
data[18] => w1820w[0].IN1
data[18] => w1940w[0].IN1
data[18] => w2064w[0].IN1
data[18] => w2192w[0].IN1
data[18] => w2324w[0].IN1
data[18] => w2460w[0].IN1
data[18] => w2618w[0].IN1
data[18] => w692w[0].IN0
data[18] => w696w[0].IN0
data[18] => w700w[0].IN0
data[18] => w704w[0].IN0
data[18] => w708w[0].IN0
data[18] => w712w[0].IN0
data[18] => w716w[0].IN0
data[18] => w720w[0].IN0
data[18] => w724w[0].IN0
data[18] => w728w[0].IN0
data[18] => w732w[0].IN0
data[18] => w736w[0].IN0
data[18] => w740w[0].IN0
data[18] => w744w[0].IN0
data[18] => w748w[0].IN0
data[18] => w752w[0].IN0
data[18] => w755w[0].IN0
data[18] => w760w[0].IN0
data[18] => w764w[0].IN0
data[18] => w844w[0].IN1
data[18] => w919w[0].IN1
data[19] => w1007w[0].IN1
data[19] => w1096w[0].IN1
data[19] => w1188w[0].IN1
data[19] => w1284w[0].IN1
data[19] => w1384w[0].IN1
data[19] => w1488w[0].IN1
data[19] => w1596w[0].IN1
data[19] => w1708w[0].IN1
data[19] => w1824w[0].IN1
data[19] => w1944w[0].IN1
data[19] => w2068w[0].IN1
data[19] => w2196w[0].IN1
data[19] => w2328w[0].IN1
data[19] => w2464w[0].IN1
data[19] => w2623w[0].IN1
data[19] => w768w[0].IN0
data[19] => w772w[0].IN0
data[19] => w776w[0].IN0
data[19] => w780w[0].IN0
data[19] => w784w[0].IN0
data[19] => w788w[0].IN0
data[19] => w792w[0].IN0
data[19] => w796w[0].IN0
data[19] => w800w[0].IN0
data[19] => w804w[0].IN0
data[19] => w808w[0].IN0
data[19] => w812w[0].IN0
data[19] => w816w[0].IN0
data[19] => w820w[0].IN0
data[19] => w824w[0].IN0
data[19] => w828w[0].IN0
data[19] => w832w[0].IN0
data[19] => w835w[0].IN0
data[19] => w840w[0].IN0
data[19] => w844w[0].IN0
data[19] => w928w[0].IN1
data[20] => w1016w[0].IN1
data[20] => w1099w[0].IN1
data[20] => w1192w[0].IN1
data[20] => w1288w[0].IN1
data[20] => w1388w[0].IN1
data[20] => w1492w[0].IN1
data[20] => w1600w[0].IN1
data[20] => w1712w[0].IN1
data[20] => w1828w[0].IN1
data[20] => w1948w[0].IN1
data[20] => w2072w[0].IN1
data[20] => w2200w[0].IN1
data[20] => w2332w[0].IN1
data[20] => w2468w[0].IN1
data[20] => w2628w[0].IN1
data[20] => w848w[0].IN0
data[20] => w852w[0].IN0
data[20] => w856w[0].IN0
data[20] => w860w[0].IN0
data[20] => w864w[0].IN0
data[20] => w868w[0].IN0
data[20] => w872w[0].IN0
data[20] => w876w[0].IN0
data[20] => w880w[0].IN0
data[20] => w884w[0].IN0
data[20] => w888w[0].IN0
data[20] => w892w[0].IN0
data[20] => w896w[0].IN0
data[20] => w900w[0].IN0
data[20] => w904w[0].IN0
data[20] => w908w[0].IN0
data[20] => w912w[0].IN0
data[20] => w916w[0].IN0
data[20] => w919w[0].IN0
data[20] => w924w[0].IN0
data[20] => w928w[0].IN0
data[21] => w1000w[0].IN0
data[21] => w1004w[0].IN0
data[21] => w1007w[0].IN0
data[21] => w1012w[0].IN0
data[21] => w1016w[0].IN0
data[21] => w1108w[0].IN1
data[21] => w1195w[0].IN1
data[21] => w1292w[0].IN1
data[21] => w1392w[0].IN1
data[21] => w1496w[0].IN1
data[21] => w1604w[0].IN1
data[21] => w1716w[0].IN1
data[21] => w1832w[0].IN1
data[21] => w1952w[0].IN1
data[21] => w2076w[0].IN1
data[21] => w2204w[0].IN1
data[21] => w2336w[0].IN1
data[21] => w2472w[0].IN1
data[21] => w2633w[0].IN1
data[21] => w932w[0].IN0
data[21] => w936w[0].IN0
data[21] => w940w[0].IN0
data[21] => w944w[0].IN0
data[21] => w948w[0].IN0
data[21] => w952w[0].IN0
data[21] => w956w[0].IN0
data[21] => w960w[0].IN0
data[21] => w964w[0].IN0
data[21] => w968w[0].IN0
data[21] => w972w[0].IN0
data[21] => w976w[0].IN0
data[21] => w980w[0].IN0
data[21] => w984w[0].IN0
data[21] => w988w[0].IN0
data[21] => w992w[0].IN0
data[21] => w996w[0].IN0
data[22] => w1020w[0].IN0
data[22] => w1024w[0].IN0
data[22] => w1028w[0].IN0
data[22] => w1032w[0].IN0
data[22] => w1036w[0].IN0
data[22] => w1040w[0].IN0
data[22] => w1044w[0].IN0
data[22] => w1048w[0].IN0
data[22] => w1052w[0].IN0
data[22] => w1056w[0].IN0
data[22] => w1060w[0].IN0
data[22] => w1064w[0].IN0
data[22] => w1068w[0].IN0
data[22] => w1072w[0].IN0
data[22] => w1076w[0].IN0
data[22] => w1080w[0].IN0
data[22] => w1084w[0].IN0
data[22] => w1088w[0].IN0
data[22] => w1092w[0].IN0
data[22] => w1096w[0].IN0
data[22] => w1099w[0].IN0
data[22] => w1104w[0].IN0
data[22] => w1108w[0].IN0
data[22] => w1204w[0].IN1
data[22] => w1295w[0].IN1
data[22] => w1396w[0].IN1
data[22] => w1500w[0].IN1
data[22] => w1608w[0].IN1
data[22] => w1720w[0].IN1
data[22] => w1836w[0].IN1
data[22] => w1956w[0].IN1
data[22] => w2080w[0].IN1
data[22] => w2208w[0].IN1
data[22] => w2340w[0].IN1
data[22] => w2476w[0].IN1
data[22] => w2638w[0].IN1
data[23] => w1112w[0].IN0
data[23] => w1116w[0].IN0
data[23] => w1120w[0].IN0
data[23] => w1124w[0].IN0
data[23] => w1128w[0].IN0
data[23] => w1132w[0].IN0
data[23] => w1136w[0].IN0
data[23] => w1140w[0].IN0
data[23] => w1144w[0].IN0
data[23] => w1148w[0].IN0
data[23] => w1152w[0].IN0
data[23] => w1156w[0].IN0
data[23] => w1160w[0].IN0
data[23] => w1164w[0].IN0
data[23] => w1168w[0].IN0
data[23] => w1172w[0].IN0
data[23] => w1176w[0].IN0
data[23] => w1180w[0].IN0
data[23] => w1184w[0].IN0
data[23] => w1188w[0].IN0
data[23] => w1192w[0].IN0
data[23] => w1195w[0].IN0
data[23] => w1200w[0].IN0
data[23] => w1204w[0].IN0
data[23] => w1304w[0].IN1
data[23] => w1399w[0].IN1
data[23] => w1504w[0].IN1
data[23] => w1612w[0].IN1
data[23] => w1724w[0].IN1
data[23] => w1840w[0].IN1
data[23] => w1960w[0].IN1
data[23] => w2084w[0].IN1
data[23] => w2212w[0].IN1
data[23] => w2344w[0].IN1
data[23] => w2480w[0].IN1
data[23] => w2643w[0].IN1
data[24] => w1208w[0].IN0
data[24] => w1212w[0].IN0
data[24] => w1216w[0].IN0
data[24] => w1220w[0].IN0
data[24] => w1224w[0].IN0
data[24] => w1228w[0].IN0
data[24] => w1232w[0].IN0
data[24] => w1236w[0].IN0
data[24] => w1240w[0].IN0
data[24] => w1244w[0].IN0
data[24] => w1248w[0].IN0
data[24] => w1252w[0].IN0
data[24] => w1256w[0].IN0
data[24] => w1260w[0].IN0
data[24] => w1264w[0].IN0
data[24] => w1268w[0].IN0
data[24] => w1272w[0].IN0
data[24] => w1276w[0].IN0
data[24] => w1280w[0].IN0
data[24] => w1284w[0].IN0
data[24] => w1288w[0].IN0
data[24] => w1292w[0].IN0
data[24] => w1295w[0].IN0
data[24] => w1300w[0].IN0
data[24] => w1304w[0].IN0
data[24] => w1408w[0].IN1
data[24] => w1507w[0].IN1
data[24] => w1616w[0].IN1
data[24] => w1728w[0].IN1
data[24] => w1844w[0].IN1
data[24] => w1964w[0].IN1
data[24] => w2088w[0].IN1
data[24] => w2216w[0].IN1
data[24] => w2348w[0].IN1
data[24] => w2484w[0].IN1
data[24] => w2648w[0].IN1
data[25] => w1308w[0].IN0
data[25] => w1312w[0].IN0
data[25] => w1316w[0].IN0
data[25] => w1320w[0].IN0
data[25] => w1324w[0].IN0
data[25] => w1328w[0].IN0
data[25] => w1332w[0].IN0
data[25] => w1336w[0].IN0
data[25] => w1340w[0].IN0
data[25] => w1344w[0].IN0
data[25] => w1348w[0].IN0
data[25] => w1352w[0].IN0
data[25] => w1356w[0].IN0
data[25] => w1360w[0].IN0
data[25] => w1364w[0].IN0
data[25] => w1368w[0].IN0
data[25] => w1372w[0].IN0
data[25] => w1376w[0].IN0
data[25] => w1380w[0].IN0
data[25] => w1384w[0].IN0
data[25] => w1388w[0].IN0
data[25] => w1392w[0].IN0
data[25] => w1396w[0].IN0
data[25] => w1399w[0].IN0
data[25] => w1404w[0].IN0
data[25] => w1408w[0].IN0
data[25] => w1516w[0].IN1
data[25] => w1619w[0].IN1
data[25] => w1732w[0].IN1
data[25] => w1848w[0].IN1
data[25] => w1968w[0].IN1
data[25] => w2092w[0].IN1
data[25] => w2220w[0].IN1
data[25] => w2352w[0].IN1
data[25] => w2488w[0].IN1
data[25] => w2653w[0].IN1
data[26] => w1412w[0].IN0
data[26] => w1416w[0].IN0
data[26] => w1420w[0].IN0
data[26] => w1424w[0].IN0
data[26] => w1428w[0].IN0
data[26] => w1432w[0].IN0
data[26] => w1436w[0].IN0
data[26] => w1440w[0].IN0
data[26] => w1444w[0].IN0
data[26] => w1448w[0].IN0
data[26] => w1452w[0].IN0
data[26] => w1456w[0].IN0
data[26] => w1460w[0].IN0
data[26] => w1464w[0].IN0
data[26] => w1468w[0].IN0
data[26] => w1472w[0].IN0
data[26] => w1476w[0].IN0
data[26] => w1480w[0].IN0
data[26] => w1484w[0].IN0
data[26] => w1488w[0].IN0
data[26] => w1492w[0].IN0
data[26] => w1496w[0].IN0
data[26] => w1500w[0].IN0
data[26] => w1504w[0].IN0
data[26] => w1507w[0].IN0
data[26] => w1512w[0].IN0
data[26] => w1516w[0].IN0
data[26] => w1628w[0].IN1
data[26] => w1735w[0].IN1
data[26] => w1852w[0].IN1
data[26] => w1972w[0].IN1
data[26] => w2096w[0].IN1
data[26] => w2224w[0].IN1
data[26] => w2356w[0].IN1
data[26] => w2492w[0].IN1
data[26] => w2658w[0].IN1
data[27] => w1520w[0].IN0
data[27] => w1524w[0].IN0
data[27] => w1528w[0].IN0
data[27] => w1532w[0].IN0
data[27] => w1536w[0].IN0
data[27] => w1540w[0].IN0
data[27] => w1544w[0].IN0
data[27] => w1548w[0].IN0
data[27] => w1552w[0].IN0
data[27] => w1556w[0].IN0
data[27] => w1560w[0].IN0
data[27] => w1564w[0].IN0
data[27] => w1568w[0].IN0
data[27] => w1572w[0].IN0
data[27] => w1576w[0].IN0
data[27] => w1580w[0].IN0
data[27] => w1584w[0].IN0
data[27] => w1588w[0].IN0
data[27] => w1592w[0].IN0
data[27] => w1596w[0].IN0
data[27] => w1600w[0].IN0
data[27] => w1604w[0].IN0
data[27] => w1608w[0].IN0
data[27] => w1612w[0].IN0
data[27] => w1616w[0].IN0
data[27] => w1619w[0].IN0
data[27] => w1624w[0].IN0
data[27] => w1628w[0].IN0
data[27] => w1744w[0].IN1
data[27] => w1855w[0].IN1
data[27] => w1976w[0].IN1
data[27] => w2100w[0].IN1
data[27] => w2228w[0].IN1
data[27] => w2360w[0].IN1
data[27] => w2496w[0].IN1
data[27] => w2663w[0].IN1
data[28] => w1632w[0].IN0
data[28] => w1636w[0].IN0
data[28] => w1640w[0].IN0
data[28] => w1644w[0].IN0
data[28] => w1648w[0].IN0
data[28] => w1652w[0].IN0
data[28] => w1656w[0].IN0
data[28] => w1660w[0].IN0
data[28] => w1664w[0].IN0
data[28] => w1668w[0].IN0
data[28] => w1672w[0].IN0
data[28] => w1676w[0].IN0
data[28] => w1680w[0].IN0
data[28] => w1684w[0].IN0
data[28] => w1688w[0].IN0
data[28] => w1692w[0].IN0
data[28] => w1696w[0].IN0
data[28] => w1700w[0].IN0
data[28] => w1704w[0].IN0
data[28] => w1708w[0].IN0
data[28] => w1712w[0].IN0
data[28] => w1716w[0].IN0
data[28] => w1720w[0].IN0
data[28] => w1724w[0].IN0
data[28] => w1728w[0].IN0
data[28] => w1732w[0].IN0
data[28] => w1735w[0].IN0
data[28] => w1740w[0].IN0
data[28] => w1744w[0].IN0
data[28] => w1864w[0].IN1
data[28] => w1979w[0].IN1
data[28] => w2104w[0].IN1
data[28] => w2232w[0].IN1
data[28] => w2364w[0].IN1
data[28] => w2500w[0].IN1
data[28] => w2668w[0].IN1
data[29] => w1748w[0].IN0
data[29] => w1752w[0].IN0
data[29] => w1756w[0].IN0
data[29] => w1760w[0].IN0
data[29] => w1764w[0].IN0
data[29] => w1768w[0].IN0
data[29] => w1772w[0].IN0
data[29] => w1776w[0].IN0
data[29] => w1780w[0].IN0
data[29] => w1784w[0].IN0
data[29] => w1788w[0].IN0
data[29] => w1792w[0].IN0
data[29] => w1796w[0].IN0
data[29] => w1800w[0].IN0
data[29] => w1804w[0].IN0
data[29] => w1808w[0].IN0
data[29] => w1812w[0].IN0
data[29] => w1816w[0].IN0
data[29] => w1820w[0].IN0
data[29] => w1824w[0].IN0
data[29] => w1828w[0].IN0
data[29] => w1832w[0].IN0
data[29] => w1836w[0].IN0
data[29] => w1840w[0].IN0
data[29] => w1844w[0].IN0
data[29] => w1848w[0].IN0
data[29] => w1852w[0].IN0
data[29] => w1855w[0].IN0
data[29] => w1860w[0].IN0
data[29] => w1864w[0].IN0
data[29] => w1988w[0].IN1
data[29] => w2107w[0].IN1
data[29] => w2236w[0].IN1
data[29] => w2368w[0].IN1
data[29] => w2504w[0].IN1
data[29] => w2673w[0].IN1
data[30] => w1868w[0].IN0
data[30] => w1872w[0].IN0
data[30] => w1876w[0].IN0
data[30] => w1880w[0].IN0
data[30] => w1884w[0].IN0
data[30] => w1888w[0].IN0
data[30] => w1892w[0].IN0
data[30] => w1896w[0].IN0
data[30] => w1900w[0].IN0
data[30] => w1904w[0].IN0
data[30] => w1908w[0].IN0
data[30] => w1912w[0].IN0
data[30] => w1916w[0].IN0
data[30] => w1920w[0].IN0
data[30] => w1924w[0].IN0
data[30] => w1928w[0].IN0
data[30] => w1932w[0].IN0
data[30] => w1936w[0].IN0
data[30] => w1940w[0].IN0
data[30] => w1944w[0].IN0
data[30] => w1948w[0].IN0
data[30] => w1952w[0].IN0
data[30] => w1956w[0].IN0
data[30] => w1960w[0].IN0
data[30] => w1964w[0].IN0
data[30] => w1968w[0].IN0
data[30] => w1972w[0].IN0
data[30] => w1976w[0].IN0
data[30] => w1979w[0].IN0
data[30] => w1984w[0].IN0
data[30] => w1988w[0].IN0
data[30] => w2116w[0].IN1
data[30] => w2239w[0].IN1
data[30] => w2372w[0].IN1
data[30] => w2508w[0].IN1
data[30] => w2678w[0].IN1
data[31] => w1992w[0].IN0
data[31] => w1996w[0].IN0
data[31] => w2000w[0].IN0
data[31] => w2004w[0].IN0
data[31] => w2008w[0].IN0
data[31] => w2012w[0].IN0
data[31] => w2016w[0].IN0
data[31] => w2020w[0].IN0
data[31] => w2024w[0].IN0
data[31] => w2028w[0].IN0
data[31] => w2032w[0].IN0
data[31] => w2036w[0].IN0
data[31] => w2040w[0].IN0
data[31] => w2044w[0].IN0
data[31] => w2048w[0].IN0
data[31] => w2052w[0].IN0
data[31] => w2056w[0].IN0
data[31] => w2060w[0].IN0
data[31] => w2064w[0].IN0
data[31] => w2068w[0].IN0
data[31] => w2072w[0].IN0
data[31] => w2076w[0].IN0
data[31] => w2080w[0].IN0
data[31] => w2084w[0].IN0
data[31] => w2088w[0].IN0
data[31] => w2092w[0].IN0
data[31] => w2096w[0].IN0
data[31] => w2100w[0].IN0
data[31] => w2104w[0].IN0
data[31] => w2107w[0].IN0
data[31] => w2112w[0].IN0
data[31] => w2116w[0].IN0
data[31] => w2248w[0].IN1
data[31] => w2375w[0].IN1
data[31] => w2512w[0].IN1
data[31] => w2683w[0].IN1
data[32] => w2120w[0].IN0
data[32] => w2124w[0].IN0
data[32] => w2128w[0].IN0
data[32] => w2132w[0].IN0
data[32] => w2136w[0].IN0
data[32] => w2140w[0].IN0
data[32] => w2144w[0].IN0
data[32] => w2148w[0].IN0
data[32] => w2152w[0].IN0
data[32] => w2156w[0].IN0
data[32] => w2160w[0].IN0
data[32] => w2164w[0].IN0
data[32] => w2168w[0].IN0
data[32] => w2172w[0].IN0
data[32] => w2176w[0].IN0
data[32] => w2180w[0].IN0
data[32] => w2184w[0].IN0
data[32] => w2188w[0].IN0
data[32] => w2192w[0].IN0
data[32] => w2196w[0].IN0
data[32] => w2200w[0].IN0
data[32] => w2204w[0].IN0
data[32] => w2208w[0].IN0
data[32] => w2212w[0].IN0
data[32] => w2216w[0].IN0
data[32] => w2220w[0].IN0
data[32] => w2224w[0].IN0
data[32] => w2228w[0].IN0
data[32] => w2232w[0].IN0
data[32] => w2236w[0].IN0
data[32] => w2239w[0].IN0
data[32] => w2244w[0].IN0
data[32] => w2248w[0].IN0
data[32] => w2384w[0].IN1
data[32] => w2515w[0].IN1
data[32] => w2688w[0].IN1
data[33] => w2252w[0].IN0
data[33] => w2256w[0].IN0
data[33] => w2260w[0].IN0
data[33] => w2264w[0].IN0
data[33] => w2268w[0].IN0
data[33] => w2272w[0].IN0
data[33] => w2276w[0].IN0
data[33] => w2280w[0].IN0
data[33] => w2284w[0].IN0
data[33] => w2288w[0].IN0
data[33] => w2292w[0].IN0
data[33] => w2296w[0].IN0
data[33] => w2300w[0].IN0
data[33] => w2304w[0].IN0
data[33] => w2308w[0].IN0
data[33] => w2312w[0].IN0
data[33] => w2316w[0].IN0
data[33] => w2320w[0].IN0
data[33] => w2324w[0].IN0
data[33] => w2328w[0].IN0
data[33] => w2332w[0].IN0
data[33] => w2336w[0].IN0
data[33] => w2340w[0].IN0
data[33] => w2344w[0].IN0
data[33] => w2348w[0].IN0
data[33] => w2352w[0].IN0
data[33] => w2356w[0].IN0
data[33] => w2360w[0].IN0
data[33] => w2364w[0].IN0
data[33] => w2368w[0].IN0
data[33] => w2372w[0].IN0
data[33] => w2375w[0].IN0
data[33] => w2380w[0].IN0
data[33] => w2384w[0].IN0
data[33] => w2524w[0].IN1
data[33] => w2692w[0].IN1
data[34] => w2388w[0].IN0
data[34] => w2392w[0].IN0
data[34] => w2396w[0].IN0
data[34] => w2400w[0].IN0
data[34] => w2404w[0].IN0
data[34] => w2408w[0].IN0
data[34] => w2412w[0].IN0
data[34] => w2416w[0].IN0
data[34] => w2420w[0].IN0
data[34] => w2424w[0].IN0
data[34] => w2428w[0].IN0
data[34] => w2432w[0].IN0
data[34] => w2436w[0].IN0
data[34] => w2440w[0].IN0
data[34] => w2444w[0].IN0
data[34] => w2448w[0].IN0
data[34] => w2452w[0].IN0
data[34] => w2456w[0].IN0
data[34] => w2460w[0].IN0
data[34] => w2464w[0].IN0
data[34] => w2468w[0].IN0
data[34] => w2472w[0].IN0
data[34] => w2476w[0].IN0
data[34] => w2480w[0].IN0
data[34] => w2484w[0].IN0
data[34] => w2488w[0].IN0
data[34] => w2492w[0].IN0
data[34] => w2496w[0].IN0
data[34] => w2500w[0].IN0
data[34] => w2504w[0].IN0
data[34] => w2508w[0].IN0
data[34] => w2512w[0].IN0
data[34] => w2515w[0].IN0
data[34] => w2520w[0].IN0
data[34] => w2524w[0].IN0
data[35] => w2528w[0].IN0
data[35] => w2533w[0].IN0
data[35] => w2538w[0].IN0
data[35] => w2543w[0].IN0
data[35] => w2548w[0].IN0
data[35] => w2553w[0].IN0
data[35] => w2558w[0].IN0
data[35] => w2563w[0].IN0
data[35] => w2568w[0].IN0
data[35] => w2573w[0].IN0
data[35] => w2578w[0].IN0
data[35] => w2583w[0].IN0
data[35] => w2588w[0].IN0
data[35] => w2593w[0].IN0
data[35] => w2598w[0].IN0
data[35] => w2603w[0].IN0
data[35] => w2608w[0].IN0
data[35] => w2613w[0].IN0
data[35] => w2618w[0].IN0
data[35] => w2623w[0].IN0
data[35] => w2628w[0].IN0
data[35] => w2633w[0].IN0
data[35] => w2638w[0].IN0
data[35] => w2643w[0].IN0
data[35] => w2648w[0].IN0
data[35] => w2653w[0].IN0
data[35] => w2658w[0].IN0
data[35] => w2663w[0].IN0
data[35] => w2668w[0].IN0
data[35] => w2673w[0].IN0
data[35] => w2678w[0].IN0
data[35] => w2683w[0].IN0
data[35] => w2688w[0].IN0
data[35] => w2692w[0].IN0
data[35] => w2698w[0].IN0
result[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= <GND>
result[2] <= w11w[0].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sft4a[0].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sft4a[1].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sft4a[2].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sft4a[3].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sft4a[4].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sft4a[5].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sft4a[6].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sft4a[7].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sft4a[8].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sft4a[9].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sft4a[10].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sft4a[11].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sft4a[12].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= sft4a[13].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= sft4a[14].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sft4a[15].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sft4a[16].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sft4a[17].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sft4a[18].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sft4a[19].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sft4a[20].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sft4a[21].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sft4a[22].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sft4a[23].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sft4a[24].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sft4a[25].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sft4a[26].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sft4a[27].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sft4a[28].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= sft4a[29].DB_MAX_OUTPUT_PORT_TYPE
result[33] <= sft4a[30].DB_MAX_OUTPUT_PORT_TYPE
result[34] <= sft4a[31].DB_MAX_OUTPUT_PORT_TYPE
result[35] <= sft4a[32].DB_MAX_OUTPUT_PORT_TYPE
result[36] <= sft4a[33].DB_MAX_OUTPUT_PORT_TYPE
result[37] <= sft4a[34].DB_MAX_OUTPUT_PORT_TYPE
result[38] <= sft4a[35].DB_MAX_OUTPUT_PORT_TYPE
result[39] <= sft4a[36].DB_MAX_OUTPUT_PORT_TYPE
result[40] <= sft4a[37].DB_MAX_OUTPUT_PORT_TYPE
result[41] <= sft4a[38].DB_MAX_OUTPUT_PORT_TYPE
result[42] <= sft4a[39].DB_MAX_OUTPUT_PORT_TYPE
result[43] <= sft4a[40].DB_MAX_OUTPUT_PORT_TYPE
result[44] <= sft4a[41].DB_MAX_OUTPUT_PORT_TYPE
result[45] <= sft4a[42].DB_MAX_OUTPUT_PORT_TYPE
result[46] <= sft4a[43].DB_MAX_OUTPUT_PORT_TYPE
result[47] <= sft4a[44].DB_MAX_OUTPUT_PORT_TYPE
result[48] <= sft4a[45].DB_MAX_OUTPUT_PORT_TYPE
result[49] <= sft4a[46].DB_MAX_OUTPUT_PORT_TYPE
result[50] <= sft4a[47].DB_MAX_OUTPUT_PORT_TYPE
result[51] <= sft4a[48].DB_MAX_OUTPUT_PORT_TYPE
result[52] <= sft4a[49].DB_MAX_OUTPUT_PORT_TYPE
result[53] <= sft4a[50].DB_MAX_OUTPUT_PORT_TYPE
result[54] <= sft4a[51].DB_MAX_OUTPUT_PORT_TYPE
result[55] <= sft4a[52].DB_MAX_OUTPUT_PORT_TYPE
result[56] <= sft4a[53].DB_MAX_OUTPUT_PORT_TYPE
result[57] <= sft4a[54].DB_MAX_OUTPUT_PORT_TYPE
result[58] <= sft4a[55].DB_MAX_OUTPUT_PORT_TYPE
result[59] <= sft4a[56].DB_MAX_OUTPUT_PORT_TYPE
result[60] <= sft4a[57].DB_MAX_OUTPUT_PORT_TYPE
result[61] <= sft4a[58].DB_MAX_OUTPUT_PORT_TYPE
result[62] <= sft4a[59].DB_MAX_OUTPUT_PORT_TYPE
result[63] <= sft4a[60].DB_MAX_OUTPUT_PORT_TYPE
result[64] <= sft4a[61].DB_MAX_OUTPUT_PORT_TYPE
result[65] <= sft4a[62].DB_MAX_OUTPUT_PORT_TYPE
result[66] <= sft4a[63].DB_MAX_OUTPUT_PORT_TYPE
result[67] <= sft4a[64].DB_MAX_OUTPUT_PORT_TYPE
result[68] <= sft4a[65].DB_MAX_OUTPUT_PORT_TYPE
result[69] <= sft4a[66].DB_MAX_OUTPUT_PORT_TYPE
result[70] <= sft4a[67].DB_MAX_OUTPUT_PORT_TYPE
result[71] <= sft4a[68].DB_MAX_OUTPUT_PORT_TYPE


|ifv|hook:IFM|ifmunitd:ifm|ifmd:\g1:1:ifm|sqr2:multb
dataa[0] => altsquare:altsquare_component.data[0]
dataa[1] => altsquare:altsquare_component.data[1]
dataa[2] => altsquare:altsquare_component.data[2]
dataa[3] => altsquare:altsquare_component.data[3]
dataa[4] => altsquare:altsquare_component.data[4]
dataa[5] => altsquare:altsquare_component.data[5]
dataa[6] => altsquare:altsquare_component.data[6]
dataa[7] => altsquare:altsquare_component.data[7]
dataa[8] => altsquare:altsquare_component.data[8]
dataa[9] => altsquare:altsquare_component.data[9]
dataa[10] => altsquare:altsquare_component.data[10]
dataa[11] => altsquare:altsquare_component.data[11]
dataa[12] => altsquare:altsquare_component.data[12]
dataa[13] => altsquare:altsquare_component.data[13]
dataa[14] => altsquare:altsquare_component.data[14]
dataa[15] => altsquare:altsquare_component.data[15]
dataa[16] => altsquare:altsquare_component.data[16]
dataa[17] => altsquare:altsquare_component.data[17]
dataa[18] => altsquare:altsquare_component.data[18]
dataa[19] => altsquare:altsquare_component.data[19]
dataa[20] => altsquare:altsquare_component.data[20]
dataa[21] => altsquare:altsquare_component.data[21]
dataa[22] => altsquare:altsquare_component.data[22]
dataa[23] => altsquare:altsquare_component.data[23]
dataa[24] => altsquare:altsquare_component.data[24]
dataa[25] => altsquare:altsquare_component.data[25]
dataa[26] => altsquare:altsquare_component.data[26]
dataa[27] => altsquare:altsquare_component.data[27]
dataa[28] => altsquare:altsquare_component.data[28]
dataa[29] => altsquare:altsquare_component.data[29]
dataa[30] => altsquare:altsquare_component.data[30]
dataa[31] => altsquare:altsquare_component.data[31]
dataa[32] => altsquare:altsquare_component.data[32]
dataa[33] => altsquare:altsquare_component.data[33]
dataa[34] => altsquare:altsquare_component.data[34]
dataa[35] => altsquare:altsquare_component.data[35]
result[0] <= altsquare:altsquare_component.result[0]
result[1] <= altsquare:altsquare_component.result[1]
result[2] <= altsquare:altsquare_component.result[2]
result[3] <= altsquare:altsquare_component.result[3]
result[4] <= altsquare:altsquare_component.result[4]
result[5] <= altsquare:altsquare_component.result[5]
result[6] <= altsquare:altsquare_component.result[6]
result[7] <= altsquare:altsquare_component.result[7]
result[8] <= altsquare:altsquare_component.result[8]
result[9] <= altsquare:altsquare_component.result[9]
result[10] <= altsquare:altsquare_component.result[10]
result[11] <= altsquare:altsquare_component.result[11]
result[12] <= altsquare:altsquare_component.result[12]
result[13] <= altsquare:altsquare_component.result[13]
result[14] <= altsquare:altsquare_component.result[14]
result[15] <= altsquare:altsquare_component.result[15]
result[16] <= altsquare:altsquare_component.result[16]
result[17] <= altsquare:altsquare_component.result[17]
result[18] <= altsquare:altsquare_component.result[18]
result[19] <= altsquare:altsquare_component.result[19]
result[20] <= altsquare:altsquare_component.result[20]
result[21] <= altsquare:altsquare_component.result[21]
result[22] <= altsquare:altsquare_component.result[22]
result[23] <= altsquare:altsquare_component.result[23]
result[24] <= altsquare:altsquare_component.result[24]
result[25] <= altsquare:altsquare_component.result[25]
result[26] <= altsquare:altsquare_component.result[26]
result[27] <= altsquare:altsquare_component.result[27]
result[28] <= altsquare:altsquare_component.result[28]
result[29] <= altsquare:altsquare_component.result[29]
result[30] <= altsquare:altsquare_component.result[30]
result[31] <= altsquare:altsquare_component.result[31]
result[32] <= altsquare:altsquare_component.result[32]
result[33] <= altsquare:altsquare_component.result[33]
result[34] <= altsquare:altsquare_component.result[34]
result[35] <= altsquare:altsquare_component.result[35]
result[36] <= altsquare:altsquare_component.result[36]
result[37] <= altsquare:altsquare_component.result[37]
result[38] <= altsquare:altsquare_component.result[38]
result[39] <= altsquare:altsquare_component.result[39]
result[40] <= altsquare:altsquare_component.result[40]
result[41] <= altsquare:altsquare_component.result[41]
result[42] <= altsquare:altsquare_component.result[42]
result[43] <= altsquare:altsquare_component.result[43]
result[44] <= altsquare:altsquare_component.result[44]
result[45] <= altsquare:altsquare_component.result[45]
result[46] <= altsquare:altsquare_component.result[46]
result[47] <= altsquare:altsquare_component.result[47]
result[48] <= altsquare:altsquare_component.result[48]
result[49] <= altsquare:altsquare_component.result[49]
result[50] <= altsquare:altsquare_component.result[50]
result[51] <= altsquare:altsquare_component.result[51]
result[52] <= altsquare:altsquare_component.result[52]
result[53] <= altsquare:altsquare_component.result[53]
result[54] <= altsquare:altsquare_component.result[54]
result[55] <= altsquare:altsquare_component.result[55]
result[56] <= altsquare:altsquare_component.result[56]
result[57] <= altsquare:altsquare_component.result[57]
result[58] <= altsquare:altsquare_component.result[58]
result[59] <= altsquare:altsquare_component.result[59]
result[60] <= altsquare:altsquare_component.result[60]
result[61] <= altsquare:altsquare_component.result[61]
result[62] <= altsquare:altsquare_component.result[62]
result[63] <= altsquare:altsquare_component.result[63]
result[64] <= altsquare:altsquare_component.result[64]
result[65] <= altsquare:altsquare_component.result[65]
result[66] <= altsquare:altsquare_component.result[66]
result[67] <= altsquare:altsquare_component.result[67]
result[68] <= altsquare:altsquare_component.result[68]
result[69] <= altsquare:altsquare_component.result[69]
result[70] <= altsquare:altsquare_component.result[70]
result[71] <= altsquare:altsquare_component.result[71]


|ifv|hook:IFM|ifmunitd:ifm|ifmd:\g1:1:ifm|sqr2:multb|altsquare:altsquare_component
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
data[0] => altsquare_gea:auto_generated.data[0]
data[1] => altsquare_gea:auto_generated.data[1]
data[2] => altsquare_gea:auto_generated.data[2]
data[3] => altsquare_gea:auto_generated.data[3]
data[4] => altsquare_gea:auto_generated.data[4]
data[5] => altsquare_gea:auto_generated.data[5]
data[6] => altsquare_gea:auto_generated.data[6]
data[7] => altsquare_gea:auto_generated.data[7]
data[8] => altsquare_gea:auto_generated.data[8]
data[9] => altsquare_gea:auto_generated.data[9]
data[10] => altsquare_gea:auto_generated.data[10]
data[11] => altsquare_gea:auto_generated.data[11]
data[12] => altsquare_gea:auto_generated.data[12]
data[13] => altsquare_gea:auto_generated.data[13]
data[14] => altsquare_gea:auto_generated.data[14]
data[15] => altsquare_gea:auto_generated.data[15]
data[16] => altsquare_gea:auto_generated.data[16]
data[17] => altsquare_gea:auto_generated.data[17]
data[18] => altsquare_gea:auto_generated.data[18]
data[19] => altsquare_gea:auto_generated.data[19]
data[20] => altsquare_gea:auto_generated.data[20]
data[21] => altsquare_gea:auto_generated.data[21]
data[22] => altsquare_gea:auto_generated.data[22]
data[23] => altsquare_gea:auto_generated.data[23]
data[24] => altsquare_gea:auto_generated.data[24]
data[25] => altsquare_gea:auto_generated.data[25]
data[26] => altsquare_gea:auto_generated.data[26]
data[27] => altsquare_gea:auto_generated.data[27]
data[28] => altsquare_gea:auto_generated.data[28]
data[29] => altsquare_gea:auto_generated.data[29]
data[30] => altsquare_gea:auto_generated.data[30]
data[31] => altsquare_gea:auto_generated.data[31]
data[32] => altsquare_gea:auto_generated.data[32]
data[33] => altsquare_gea:auto_generated.data[33]
data[34] => altsquare_gea:auto_generated.data[34]
data[35] => altsquare_gea:auto_generated.data[35]
ena => ~NO_FANOUT~
result[0] <= altsquare_gea:auto_generated.result[0]
result[1] <= altsquare_gea:auto_generated.result[1]
result[2] <= altsquare_gea:auto_generated.result[2]
result[3] <= altsquare_gea:auto_generated.result[3]
result[4] <= altsquare_gea:auto_generated.result[4]
result[5] <= altsquare_gea:auto_generated.result[5]
result[6] <= altsquare_gea:auto_generated.result[6]
result[7] <= altsquare_gea:auto_generated.result[7]
result[8] <= altsquare_gea:auto_generated.result[8]
result[9] <= altsquare_gea:auto_generated.result[9]
result[10] <= altsquare_gea:auto_generated.result[10]
result[11] <= altsquare_gea:auto_generated.result[11]
result[12] <= altsquare_gea:auto_generated.result[12]
result[13] <= altsquare_gea:auto_generated.result[13]
result[14] <= altsquare_gea:auto_generated.result[14]
result[15] <= altsquare_gea:auto_generated.result[15]
result[16] <= altsquare_gea:auto_generated.result[16]
result[17] <= altsquare_gea:auto_generated.result[17]
result[18] <= altsquare_gea:auto_generated.result[18]
result[19] <= altsquare_gea:auto_generated.result[19]
result[20] <= altsquare_gea:auto_generated.result[20]
result[21] <= altsquare_gea:auto_generated.result[21]
result[22] <= altsquare_gea:auto_generated.result[22]
result[23] <= altsquare_gea:auto_generated.result[23]
result[24] <= altsquare_gea:auto_generated.result[24]
result[25] <= altsquare_gea:auto_generated.result[25]
result[26] <= altsquare_gea:auto_generated.result[26]
result[27] <= altsquare_gea:auto_generated.result[27]
result[28] <= altsquare_gea:auto_generated.result[28]
result[29] <= altsquare_gea:auto_generated.result[29]
result[30] <= altsquare_gea:auto_generated.result[30]
result[31] <= altsquare_gea:auto_generated.result[31]
result[32] <= altsquare_gea:auto_generated.result[32]
result[33] <= altsquare_gea:auto_generated.result[33]
result[34] <= altsquare_gea:auto_generated.result[34]
result[35] <= altsquare_gea:auto_generated.result[35]
result[36] <= altsquare_gea:auto_generated.result[36]
result[37] <= altsquare_gea:auto_generated.result[37]
result[38] <= altsquare_gea:auto_generated.result[38]
result[39] <= altsquare_gea:auto_generated.result[39]
result[40] <= altsquare_gea:auto_generated.result[40]
result[41] <= altsquare_gea:auto_generated.result[41]
result[42] <= altsquare_gea:auto_generated.result[42]
result[43] <= altsquare_gea:auto_generated.result[43]
result[44] <= altsquare_gea:auto_generated.result[44]
result[45] <= altsquare_gea:auto_generated.result[45]
result[46] <= altsquare_gea:auto_generated.result[46]
result[47] <= altsquare_gea:auto_generated.result[47]
result[48] <= altsquare_gea:auto_generated.result[48]
result[49] <= altsquare_gea:auto_generated.result[49]
result[50] <= altsquare_gea:auto_generated.result[50]
result[51] <= altsquare_gea:auto_generated.result[51]
result[52] <= altsquare_gea:auto_generated.result[52]
result[53] <= altsquare_gea:auto_generated.result[53]
result[54] <= altsquare_gea:auto_generated.result[54]
result[55] <= altsquare_gea:auto_generated.result[55]
result[56] <= altsquare_gea:auto_generated.result[56]
result[57] <= altsquare_gea:auto_generated.result[57]
result[58] <= altsquare_gea:auto_generated.result[58]
result[59] <= altsquare_gea:auto_generated.result[59]
result[60] <= altsquare_gea:auto_generated.result[60]
result[61] <= altsquare_gea:auto_generated.result[61]
result[62] <= altsquare_gea:auto_generated.result[62]
result[63] <= altsquare_gea:auto_generated.result[63]
result[64] <= altsquare_gea:auto_generated.result[64]
result[65] <= altsquare_gea:auto_generated.result[65]
result[66] <= altsquare_gea:auto_generated.result[66]
result[67] <= altsquare_gea:auto_generated.result[67]
result[68] <= altsquare_gea:auto_generated.result[68]
result[69] <= altsquare_gea:auto_generated.result[69]
result[70] <= altsquare_gea:auto_generated.result[70]
result[71] <= altsquare_gea:auto_generated.result[71]


|ifv|hook:IFM|ifmunitd:ifm|ifmd:\g1:1:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated
data[0] => result[0].DATAIN
data[0] => w1020w[0].IN1
data[0] => w1112w[0].IN1
data[0] => w1208w[0].IN1
data[0] => w120w[0].IN1
data[0] => w1308w[0].IN1
data[0] => w1412w[0].IN1
data[0] => w1520w[0].IN1
data[0] => w152w[0].IN1
data[0] => w15w[0].IN1
data[0] => w1632w[0].IN1
data[0] => w1748w[0].IN1
data[0] => w1868w[0].IN1
data[0] => w188w[0].IN1
data[0] => w1992w[0].IN1
data[0] => w19w[0].IN1
data[0] => w2120w[0].IN1
data[0] => w2252w[0].IN1
data[0] => w228w[0].IN1
data[0] => w2388w[0].IN1
data[0] => w2528w[0].IN1
data[0] => w272w[0].IN1
data[0] => w320w[0].IN1
data[0] => w32w[0].IN1
data[0] => w372w[0].IN1
data[0] => w428w[0].IN1
data[0] => w488w[0].IN1
data[0] => w48w[0].IN1
data[0] => w552w[0].IN1
data[0] => w620w[0].IN1
data[0] => w68w[0].IN1
data[0] => w692w[0].IN1
data[0] => w768w[0].IN1
data[0] => w848w[0].IN1
data[0] => w92w[0].IN1
data[0] => w932w[0].IN1
data[1] => w1024w[0].IN1
data[1] => w1116w[0].IN1
data[1] => w11w[0].IN0
data[1] => w1212w[0].IN1
data[1] => w124w[0].IN1
data[1] => w1312w[0].IN1
data[1] => w1416w[0].IN1
data[1] => w1524w[0].IN1
data[1] => w156w[0].IN1
data[1] => w15w[0].IN0
data[1] => w1636w[0].IN1
data[1] => w1752w[0].IN1
data[1] => w1872w[0].IN1
data[1] => w192w[0].IN1
data[1] => w1996w[0].IN1
data[1] => w2124w[0].IN1
data[1] => w2256w[0].IN1
data[1] => w232w[0].IN1
data[1] => w2392w[0].IN1
data[1] => w2533w[0].IN1
data[1] => w276w[0].IN1
data[1] => w28w[0].IN1
data[1] => w324w[0].IN1
data[1] => w35w[0].IN1
data[1] => w376w[0].IN1
data[1] => w432w[0].IN1
data[1] => w492w[0].IN1
data[1] => w52w[0].IN1
data[1] => w556w[0].IN1
data[1] => w624w[0].IN1
data[1] => w696w[0].IN1
data[1] => w72w[0].IN1
data[1] => w772w[0].IN1
data[1] => w852w[0].IN1
data[1] => w936w[0].IN1
data[1] => w96w[0].IN1
data[2] => w100w[0].IN1
data[2] => w1028w[0].IN1
data[2] => w1120w[0].IN1
data[2] => w1216w[0].IN1
data[2] => w128w[0].IN1
data[2] => w1316w[0].IN1
data[2] => w1420w[0].IN1
data[2] => w1528w[0].IN1
data[2] => w160w[0].IN1
data[2] => w1640w[0].IN1
data[2] => w1756w[0].IN1
data[2] => w1876w[0].IN1
data[2] => w196w[0].IN1
data[2] => w19w[0].IN0
data[2] => w2000w[0].IN1
data[2] => w2128w[0].IN1
data[2] => w2260w[0].IN1
data[2] => w236w[0].IN1
data[2] => w2396w[0].IN1
data[2] => w24w[0].IN0
data[2] => w2538w[0].IN1
data[2] => w280w[0].IN1
data[2] => w28w[0].IN0
data[2] => w328w[0].IN1
data[2] => w380w[0].IN1
data[2] => w436w[0].IN1
data[2] => w44w[0].IN1
data[2] => w496w[0].IN1
data[2] => w55w[0].IN1
data[2] => w560w[0].IN1
data[2] => w628w[0].IN1
data[2] => w700w[0].IN1
data[2] => w76w[0].IN1
data[2] => w776w[0].IN1
data[2] => w856w[0].IN1
data[2] => w940w[0].IN1
data[3] => w1032w[0].IN1
data[3] => w104w[0].IN1
data[3] => w1124w[0].IN1
data[3] => w1220w[0].IN1
data[3] => w1320w[0].IN1
data[3] => w132w[0].IN1
data[3] => w1424w[0].IN1
data[3] => w1532w[0].IN1
data[3] => w1644w[0].IN1
data[3] => w164w[0].IN1
data[3] => w1760w[0].IN1
data[3] => w1880w[0].IN1
data[3] => w2004w[0].IN1
data[3] => w200w[0].IN1
data[3] => w2132w[0].IN1
data[3] => w2264w[0].IN1
data[3] => w2400w[0].IN1
data[3] => w240w[0].IN1
data[3] => w2543w[0].IN1
data[3] => w284w[0].IN1
data[3] => w32w[0].IN0
data[3] => w332w[0].IN1
data[3] => w35w[0].IN0
data[3] => w384w[0].IN1
data[3] => w40w[0].IN0
data[3] => w440w[0].IN1
data[3] => w44w[0].IN0
data[3] => w500w[0].IN1
data[3] => w564w[0].IN1
data[3] => w632w[0].IN1
data[3] => w64w[0].IN1
data[3] => w704w[0].IN1
data[3] => w780w[0].IN1
data[3] => w79w[0].IN1
data[3] => w860w[0].IN1
data[3] => w944w[0].IN1
data[4] => w1036w[0].IN1
data[4] => w107w[0].IN1
data[4] => w1128w[0].IN1
data[4] => w1224w[0].IN1
data[4] => w1324w[0].IN1
data[4] => w136w[0].IN1
data[4] => w1428w[0].IN1
data[4] => w1536w[0].IN1
data[4] => w1648w[0].IN1
data[4] => w168w[0].IN1
data[4] => w1764w[0].IN1
data[4] => w1884w[0].IN1
data[4] => w2008w[0].IN1
data[4] => w204w[0].IN1
data[4] => w2136w[0].IN1
data[4] => w2268w[0].IN1
data[4] => w2404w[0].IN1
data[4] => w244w[0].IN1
data[4] => w2548w[0].IN1
data[4] => w288w[0].IN1
data[4] => w336w[0].IN1
data[4] => w388w[0].IN1
data[4] => w444w[0].IN1
data[4] => w48w[0].IN0
data[4] => w504w[0].IN1
data[4] => w52w[0].IN0
data[4] => w55w[0].IN0
data[4] => w568w[0].IN1
data[4] => w60w[0].IN0
data[4] => w636w[0].IN1
data[4] => w64w[0].IN0
data[4] => w708w[0].IN1
data[4] => w784w[0].IN1
data[4] => w864w[0].IN1
data[4] => w88w[0].IN1
data[4] => w948w[0].IN1
data[5] => w1040w[0].IN1
data[5] => w1132w[0].IN1
data[5] => w116w[0].IN1
data[5] => w1228w[0].IN1
data[5] => w1328w[0].IN1
data[5] => w139w[0].IN1
data[5] => w1432w[0].IN1
data[5] => w1540w[0].IN1
data[5] => w1652w[0].IN1
data[5] => w172w[0].IN1
data[5] => w1768w[0].IN1
data[5] => w1888w[0].IN1
data[5] => w2012w[0].IN1
data[5] => w208w[0].IN1
data[5] => w2140w[0].IN1
data[5] => w2272w[0].IN1
data[5] => w2408w[0].IN1
data[5] => w248w[0].IN1
data[5] => w2553w[0].IN1
data[5] => w292w[0].IN1
data[5] => w340w[0].IN1
data[5] => w392w[0].IN1
data[5] => w448w[0].IN1
data[5] => w508w[0].IN1
data[5] => w572w[0].IN1
data[5] => w640w[0].IN1
data[5] => w68w[0].IN0
data[5] => w712w[0].IN1
data[5] => w72w[0].IN0
data[5] => w76w[0].IN0
data[5] => w788w[0].IN1
data[5] => w79w[0].IN0
data[5] => w84w[0].IN0
data[5] => w868w[0].IN1
data[5] => w88w[0].IN0
data[5] => w952w[0].IN1
data[6] => w100w[0].IN0
data[6] => w1044w[0].IN1
data[6] => w104w[0].IN0
data[6] => w107w[0].IN0
data[6] => w112w[0].IN0
data[6] => w1136w[0].IN1
data[6] => w116w[0].IN0
data[6] => w1232w[0].IN1
data[6] => w1332w[0].IN1
data[6] => w1436w[0].IN1
data[6] => w148w[0].IN1
data[6] => w1544w[0].IN1
data[6] => w1656w[0].IN1
data[6] => w175w[0].IN1
data[6] => w1772w[0].IN1
data[6] => w1892w[0].IN1
data[6] => w2016w[0].IN1
data[6] => w212w[0].IN1
data[6] => w2144w[0].IN1
data[6] => w2276w[0].IN1
data[6] => w2412w[0].IN1
data[6] => w252w[0].IN1
data[6] => w2558w[0].IN1
data[6] => w296w[0].IN1
data[6] => w344w[0].IN1
data[6] => w396w[0].IN1
data[6] => w452w[0].IN1
data[6] => w512w[0].IN1
data[6] => w576w[0].IN1
data[6] => w644w[0].IN1
data[6] => w716w[0].IN1
data[6] => w792w[0].IN1
data[6] => w872w[0].IN1
data[6] => w92w[0].IN0
data[6] => w956w[0].IN1
data[6] => w96w[0].IN0
data[7] => w1048w[0].IN1
data[7] => w1140w[0].IN1
data[7] => w120w[0].IN0
data[7] => w1236w[0].IN1
data[7] => w124w[0].IN0
data[7] => w128w[0].IN0
data[7] => w132w[0].IN0
data[7] => w1336w[0].IN1
data[7] => w136w[0].IN0
data[7] => w139w[0].IN0
data[7] => w1440w[0].IN1
data[7] => w144w[0].IN0
data[7] => w148w[0].IN0
data[7] => w1548w[0].IN1
data[7] => w1660w[0].IN1
data[7] => w1776w[0].IN1
data[7] => w184w[0].IN1
data[7] => w1896w[0].IN1
data[7] => w2020w[0].IN1
data[7] => w2148w[0].IN1
data[7] => w215w[0].IN1
data[7] => w2280w[0].IN1
data[7] => w2416w[0].IN1
data[7] => w2563w[0].IN1
data[7] => w256w[0].IN1
data[7] => w300w[0].IN1
data[7] => w348w[0].IN1
data[7] => w400w[0].IN1
data[7] => w456w[0].IN1
data[7] => w516w[0].IN1
data[7] => w580w[0].IN1
data[7] => w648w[0].IN1
data[7] => w720w[0].IN1
data[7] => w796w[0].IN1
data[7] => w876w[0].IN1
data[7] => w960w[0].IN1
data[8] => w1052w[0].IN1
data[8] => w1144w[0].IN1
data[8] => w1240w[0].IN1
data[8] => w1340w[0].IN1
data[8] => w1444w[0].IN1
data[8] => w152w[0].IN0
data[8] => w1552w[0].IN1
data[8] => w156w[0].IN0
data[8] => w160w[0].IN0
data[8] => w164w[0].IN0
data[8] => w1664w[0].IN1
data[8] => w168w[0].IN0
data[8] => w172w[0].IN0
data[8] => w175w[0].IN0
data[8] => w1780w[0].IN1
data[8] => w180w[0].IN0
data[8] => w184w[0].IN0
data[8] => w1900w[0].IN1
data[8] => w2024w[0].IN1
data[8] => w2152w[0].IN1
data[8] => w224w[0].IN1
data[8] => w2284w[0].IN1
data[8] => w2420w[0].IN1
data[8] => w2568w[0].IN1
data[8] => w259w[0].IN1
data[8] => w304w[0].IN1
data[8] => w352w[0].IN1
data[8] => w404w[0].IN1
data[8] => w460w[0].IN1
data[8] => w520w[0].IN1
data[8] => w584w[0].IN1
data[8] => w652w[0].IN1
data[8] => w724w[0].IN1
data[8] => w800w[0].IN1
data[8] => w880w[0].IN1
data[8] => w964w[0].IN1
data[9] => w1056w[0].IN1
data[9] => w1148w[0].IN1
data[9] => w1244w[0].IN1
data[9] => w1344w[0].IN1
data[9] => w1448w[0].IN1
data[9] => w1556w[0].IN1
data[9] => w1668w[0].IN1
data[9] => w1784w[0].IN1
data[9] => w188w[0].IN0
data[9] => w1904w[0].IN1
data[9] => w192w[0].IN0
data[9] => w196w[0].IN0
data[9] => w200w[0].IN0
data[9] => w2028w[0].IN1
data[9] => w204w[0].IN0
data[9] => w208w[0].IN0
data[9] => w212w[0].IN0
data[9] => w2156w[0].IN1
data[9] => w215w[0].IN0
data[9] => w220w[0].IN0
data[9] => w224w[0].IN0
data[9] => w2288w[0].IN1
data[9] => w2424w[0].IN1
data[9] => w2573w[0].IN1
data[9] => w268w[0].IN1
data[9] => w307w[0].IN1
data[9] => w356w[0].IN1
data[9] => w408w[0].IN1
data[9] => w464w[0].IN1
data[9] => w524w[0].IN1
data[9] => w588w[0].IN1
data[9] => w656w[0].IN1
data[9] => w728w[0].IN1
data[9] => w804w[0].IN1
data[9] => w884w[0].IN1
data[9] => w968w[0].IN1
data[10] => w1060w[0].IN1
data[10] => w1152w[0].IN1
data[10] => w1248w[0].IN1
data[10] => w1348w[0].IN1
data[10] => w1452w[0].IN1
data[10] => w1560w[0].IN1
data[10] => w1672w[0].IN1
data[10] => w1788w[0].IN1
data[10] => w1908w[0].IN1
data[10] => w2032w[0].IN1
data[10] => w2160w[0].IN1
data[10] => w228w[0].IN0
data[10] => w2292w[0].IN1
data[10] => w232w[0].IN0
data[10] => w236w[0].IN0
data[10] => w240w[0].IN0
data[10] => w2428w[0].IN1
data[10] => w244w[0].IN0
data[10] => w248w[0].IN0
data[10] => w252w[0].IN0
data[10] => w256w[0].IN0
data[10] => w2578w[0].IN1
data[10] => w259w[0].IN0
data[10] => w264w[0].IN0
data[10] => w268w[0].IN0
data[10] => w316w[0].IN1
data[10] => w359w[0].IN1
data[10] => w412w[0].IN1
data[10] => w468w[0].IN1
data[10] => w528w[0].IN1
data[10] => w592w[0].IN1
data[10] => w660w[0].IN1
data[10] => w732w[0].IN1
data[10] => w808w[0].IN1
data[10] => w888w[0].IN1
data[10] => w972w[0].IN1
data[11] => w1064w[0].IN1
data[11] => w1156w[0].IN1
data[11] => w1252w[0].IN1
data[11] => w1352w[0].IN1
data[11] => w1456w[0].IN1
data[11] => w1564w[0].IN1
data[11] => w1676w[0].IN1
data[11] => w1792w[0].IN1
data[11] => w1912w[0].IN1
data[11] => w2036w[0].IN1
data[11] => w2164w[0].IN1
data[11] => w2296w[0].IN1
data[11] => w2432w[0].IN1
data[11] => w2583w[0].IN1
data[11] => w272w[0].IN0
data[11] => w276w[0].IN0
data[11] => w280w[0].IN0
data[11] => w284w[0].IN0
data[11] => w288w[0].IN0
data[11] => w292w[0].IN0
data[11] => w296w[0].IN0
data[11] => w300w[0].IN0
data[11] => w304w[0].IN0
data[11] => w307w[0].IN0
data[11] => w312w[0].IN0
data[11] => w316w[0].IN0
data[11] => w368w[0].IN1
data[11] => w415w[0].IN1
data[11] => w472w[0].IN1
data[11] => w532w[0].IN1
data[11] => w596w[0].IN1
data[11] => w664w[0].IN1
data[11] => w736w[0].IN1
data[11] => w812w[0].IN1
data[11] => w892w[0].IN1
data[11] => w976w[0].IN1
data[12] => w1068w[0].IN1
data[12] => w1160w[0].IN1
data[12] => w1256w[0].IN1
data[12] => w1356w[0].IN1
data[12] => w1460w[0].IN1
data[12] => w1568w[0].IN1
data[12] => w1680w[0].IN1
data[12] => w1796w[0].IN1
data[12] => w1916w[0].IN1
data[12] => w2040w[0].IN1
data[12] => w2168w[0].IN1
data[12] => w2300w[0].IN1
data[12] => w2436w[0].IN1
data[12] => w2588w[0].IN1
data[12] => w320w[0].IN0
data[12] => w324w[0].IN0
data[12] => w328w[0].IN0
data[12] => w332w[0].IN0
data[12] => w336w[0].IN0
data[12] => w340w[0].IN0
data[12] => w344w[0].IN0
data[12] => w348w[0].IN0
data[12] => w352w[0].IN0
data[12] => w356w[0].IN0
data[12] => w359w[0].IN0
data[12] => w364w[0].IN0
data[12] => w368w[0].IN0
data[12] => w424w[0].IN1
data[12] => w475w[0].IN1
data[12] => w536w[0].IN1
data[12] => w600w[0].IN1
data[12] => w668w[0].IN1
data[12] => w740w[0].IN1
data[12] => w816w[0].IN1
data[12] => w896w[0].IN1
data[12] => w980w[0].IN1
data[13] => w1072w[0].IN1
data[13] => w1164w[0].IN1
data[13] => w1260w[0].IN1
data[13] => w1360w[0].IN1
data[13] => w1464w[0].IN1
data[13] => w1572w[0].IN1
data[13] => w1684w[0].IN1
data[13] => w1800w[0].IN1
data[13] => w1920w[0].IN1
data[13] => w2044w[0].IN1
data[13] => w2172w[0].IN1
data[13] => w2304w[0].IN1
data[13] => w2440w[0].IN1
data[13] => w2593w[0].IN1
data[13] => w372w[0].IN0
data[13] => w376w[0].IN0
data[13] => w380w[0].IN0
data[13] => w384w[0].IN0
data[13] => w388w[0].IN0
data[13] => w392w[0].IN0
data[13] => w396w[0].IN0
data[13] => w400w[0].IN0
data[13] => w404w[0].IN0
data[13] => w408w[0].IN0
data[13] => w412w[0].IN0
data[13] => w415w[0].IN0
data[13] => w420w[0].IN0
data[13] => w424w[0].IN0
data[13] => w484w[0].IN1
data[13] => w539w[0].IN1
data[13] => w604w[0].IN1
data[13] => w672w[0].IN1
data[13] => w744w[0].IN1
data[13] => w820w[0].IN1
data[13] => w900w[0].IN1
data[13] => w984w[0].IN1
data[14] => w1076w[0].IN1
data[14] => w1168w[0].IN1
data[14] => w1264w[0].IN1
data[14] => w1364w[0].IN1
data[14] => w1468w[0].IN1
data[14] => w1576w[0].IN1
data[14] => w1688w[0].IN1
data[14] => w1804w[0].IN1
data[14] => w1924w[0].IN1
data[14] => w2048w[0].IN1
data[14] => w2176w[0].IN1
data[14] => w2308w[0].IN1
data[14] => w2444w[0].IN1
data[14] => w2598w[0].IN1
data[14] => w428w[0].IN0
data[14] => w432w[0].IN0
data[14] => w436w[0].IN0
data[14] => w440w[0].IN0
data[14] => w444w[0].IN0
data[14] => w448w[0].IN0
data[14] => w452w[0].IN0
data[14] => w456w[0].IN0
data[14] => w460w[0].IN0
data[14] => w464w[0].IN0
data[14] => w468w[0].IN0
data[14] => w472w[0].IN0
data[14] => w475w[0].IN0
data[14] => w480w[0].IN0
data[14] => w484w[0].IN0
data[14] => w548w[0].IN1
data[14] => w607w[0].IN1
data[14] => w676w[0].IN1
data[14] => w748w[0].IN1
data[14] => w824w[0].IN1
data[14] => w904w[0].IN1
data[14] => w988w[0].IN1
data[15] => w1080w[0].IN1
data[15] => w1172w[0].IN1
data[15] => w1268w[0].IN1
data[15] => w1368w[0].IN1
data[15] => w1472w[0].IN1
data[15] => w1580w[0].IN1
data[15] => w1692w[0].IN1
data[15] => w1808w[0].IN1
data[15] => w1928w[0].IN1
data[15] => w2052w[0].IN1
data[15] => w2180w[0].IN1
data[15] => w2312w[0].IN1
data[15] => w2448w[0].IN1
data[15] => w2603w[0].IN1
data[15] => w488w[0].IN0
data[15] => w492w[0].IN0
data[15] => w496w[0].IN0
data[15] => w500w[0].IN0
data[15] => w504w[0].IN0
data[15] => w508w[0].IN0
data[15] => w512w[0].IN0
data[15] => w516w[0].IN0
data[15] => w520w[0].IN0
data[15] => w524w[0].IN0
data[15] => w528w[0].IN0
data[15] => w532w[0].IN0
data[15] => w536w[0].IN0
data[15] => w539w[0].IN0
data[15] => w544w[0].IN0
data[15] => w548w[0].IN0
data[15] => w616w[0].IN1
data[15] => w679w[0].IN1
data[15] => w752w[0].IN1
data[15] => w828w[0].IN1
data[15] => w908w[0].IN1
data[15] => w992w[0].IN1
data[16] => w1084w[0].IN1
data[16] => w1176w[0].IN1
data[16] => w1272w[0].IN1
data[16] => w1372w[0].IN1
data[16] => w1476w[0].IN1
data[16] => w1584w[0].IN1
data[16] => w1696w[0].IN1
data[16] => w1812w[0].IN1
data[16] => w1932w[0].IN1
data[16] => w2056w[0].IN1
data[16] => w2184w[0].IN1
data[16] => w2316w[0].IN1
data[16] => w2452w[0].IN1
data[16] => w2608w[0].IN1
data[16] => w552w[0].IN0
data[16] => w556w[0].IN0
data[16] => w560w[0].IN0
data[16] => w564w[0].IN0
data[16] => w568w[0].IN0
data[16] => w572w[0].IN0
data[16] => w576w[0].IN0
data[16] => w580w[0].IN0
data[16] => w584w[0].IN0
data[16] => w588w[0].IN0
data[16] => w592w[0].IN0
data[16] => w596w[0].IN0
data[16] => w600w[0].IN0
data[16] => w604w[0].IN0
data[16] => w607w[0].IN0
data[16] => w612w[0].IN0
data[16] => w616w[0].IN0
data[16] => w688w[0].IN1
data[16] => w755w[0].IN1
data[16] => w832w[0].IN1
data[16] => w912w[0].IN1
data[16] => w996w[0].IN1
data[17] => w1000w[0].IN1
data[17] => w1088w[0].IN1
data[17] => w1180w[0].IN1
data[17] => w1276w[0].IN1
data[17] => w1376w[0].IN1
data[17] => w1480w[0].IN1
data[17] => w1588w[0].IN1
data[17] => w1700w[0].IN1
data[17] => w1816w[0].IN1
data[17] => w1936w[0].IN1
data[17] => w2060w[0].IN1
data[17] => w2188w[0].IN1
data[17] => w2320w[0].IN1
data[17] => w2456w[0].IN1
data[17] => w2613w[0].IN1
data[17] => w620w[0].IN0
data[17] => w624w[0].IN0
data[17] => w628w[0].IN0
data[17] => w632w[0].IN0
data[17] => w636w[0].IN0
data[17] => w640w[0].IN0
data[17] => w644w[0].IN0
data[17] => w648w[0].IN0
data[17] => w652w[0].IN0
data[17] => w656w[0].IN0
data[17] => w660w[0].IN0
data[17] => w664w[0].IN0
data[17] => w668w[0].IN0
data[17] => w672w[0].IN0
data[17] => w676w[0].IN0
data[17] => w679w[0].IN0
data[17] => w684w[0].IN0
data[17] => w688w[0].IN0
data[17] => w764w[0].IN1
data[17] => w835w[0].IN1
data[17] => w916w[0].IN1
data[18] => w1004w[0].IN1
data[18] => w1092w[0].IN1
data[18] => w1184w[0].IN1
data[18] => w1280w[0].IN1
data[18] => w1380w[0].IN1
data[18] => w1484w[0].IN1
data[18] => w1592w[0].IN1
data[18] => w1704w[0].IN1
data[18] => w1820w[0].IN1
data[18] => w1940w[0].IN1
data[18] => w2064w[0].IN1
data[18] => w2192w[0].IN1
data[18] => w2324w[0].IN1
data[18] => w2460w[0].IN1
data[18] => w2618w[0].IN1
data[18] => w692w[0].IN0
data[18] => w696w[0].IN0
data[18] => w700w[0].IN0
data[18] => w704w[0].IN0
data[18] => w708w[0].IN0
data[18] => w712w[0].IN0
data[18] => w716w[0].IN0
data[18] => w720w[0].IN0
data[18] => w724w[0].IN0
data[18] => w728w[0].IN0
data[18] => w732w[0].IN0
data[18] => w736w[0].IN0
data[18] => w740w[0].IN0
data[18] => w744w[0].IN0
data[18] => w748w[0].IN0
data[18] => w752w[0].IN0
data[18] => w755w[0].IN0
data[18] => w760w[0].IN0
data[18] => w764w[0].IN0
data[18] => w844w[0].IN1
data[18] => w919w[0].IN1
data[19] => w1007w[0].IN1
data[19] => w1096w[0].IN1
data[19] => w1188w[0].IN1
data[19] => w1284w[0].IN1
data[19] => w1384w[0].IN1
data[19] => w1488w[0].IN1
data[19] => w1596w[0].IN1
data[19] => w1708w[0].IN1
data[19] => w1824w[0].IN1
data[19] => w1944w[0].IN1
data[19] => w2068w[0].IN1
data[19] => w2196w[0].IN1
data[19] => w2328w[0].IN1
data[19] => w2464w[0].IN1
data[19] => w2623w[0].IN1
data[19] => w768w[0].IN0
data[19] => w772w[0].IN0
data[19] => w776w[0].IN0
data[19] => w780w[0].IN0
data[19] => w784w[0].IN0
data[19] => w788w[0].IN0
data[19] => w792w[0].IN0
data[19] => w796w[0].IN0
data[19] => w800w[0].IN0
data[19] => w804w[0].IN0
data[19] => w808w[0].IN0
data[19] => w812w[0].IN0
data[19] => w816w[0].IN0
data[19] => w820w[0].IN0
data[19] => w824w[0].IN0
data[19] => w828w[0].IN0
data[19] => w832w[0].IN0
data[19] => w835w[0].IN0
data[19] => w840w[0].IN0
data[19] => w844w[0].IN0
data[19] => w928w[0].IN1
data[20] => w1016w[0].IN1
data[20] => w1099w[0].IN1
data[20] => w1192w[0].IN1
data[20] => w1288w[0].IN1
data[20] => w1388w[0].IN1
data[20] => w1492w[0].IN1
data[20] => w1600w[0].IN1
data[20] => w1712w[0].IN1
data[20] => w1828w[0].IN1
data[20] => w1948w[0].IN1
data[20] => w2072w[0].IN1
data[20] => w2200w[0].IN1
data[20] => w2332w[0].IN1
data[20] => w2468w[0].IN1
data[20] => w2628w[0].IN1
data[20] => w848w[0].IN0
data[20] => w852w[0].IN0
data[20] => w856w[0].IN0
data[20] => w860w[0].IN0
data[20] => w864w[0].IN0
data[20] => w868w[0].IN0
data[20] => w872w[0].IN0
data[20] => w876w[0].IN0
data[20] => w880w[0].IN0
data[20] => w884w[0].IN0
data[20] => w888w[0].IN0
data[20] => w892w[0].IN0
data[20] => w896w[0].IN0
data[20] => w900w[0].IN0
data[20] => w904w[0].IN0
data[20] => w908w[0].IN0
data[20] => w912w[0].IN0
data[20] => w916w[0].IN0
data[20] => w919w[0].IN0
data[20] => w924w[0].IN0
data[20] => w928w[0].IN0
data[21] => w1000w[0].IN0
data[21] => w1004w[0].IN0
data[21] => w1007w[0].IN0
data[21] => w1012w[0].IN0
data[21] => w1016w[0].IN0
data[21] => w1108w[0].IN1
data[21] => w1195w[0].IN1
data[21] => w1292w[0].IN1
data[21] => w1392w[0].IN1
data[21] => w1496w[0].IN1
data[21] => w1604w[0].IN1
data[21] => w1716w[0].IN1
data[21] => w1832w[0].IN1
data[21] => w1952w[0].IN1
data[21] => w2076w[0].IN1
data[21] => w2204w[0].IN1
data[21] => w2336w[0].IN1
data[21] => w2472w[0].IN1
data[21] => w2633w[0].IN1
data[21] => w932w[0].IN0
data[21] => w936w[0].IN0
data[21] => w940w[0].IN0
data[21] => w944w[0].IN0
data[21] => w948w[0].IN0
data[21] => w952w[0].IN0
data[21] => w956w[0].IN0
data[21] => w960w[0].IN0
data[21] => w964w[0].IN0
data[21] => w968w[0].IN0
data[21] => w972w[0].IN0
data[21] => w976w[0].IN0
data[21] => w980w[0].IN0
data[21] => w984w[0].IN0
data[21] => w988w[0].IN0
data[21] => w992w[0].IN0
data[21] => w996w[0].IN0
data[22] => w1020w[0].IN0
data[22] => w1024w[0].IN0
data[22] => w1028w[0].IN0
data[22] => w1032w[0].IN0
data[22] => w1036w[0].IN0
data[22] => w1040w[0].IN0
data[22] => w1044w[0].IN0
data[22] => w1048w[0].IN0
data[22] => w1052w[0].IN0
data[22] => w1056w[0].IN0
data[22] => w1060w[0].IN0
data[22] => w1064w[0].IN0
data[22] => w1068w[0].IN0
data[22] => w1072w[0].IN0
data[22] => w1076w[0].IN0
data[22] => w1080w[0].IN0
data[22] => w1084w[0].IN0
data[22] => w1088w[0].IN0
data[22] => w1092w[0].IN0
data[22] => w1096w[0].IN0
data[22] => w1099w[0].IN0
data[22] => w1104w[0].IN0
data[22] => w1108w[0].IN0
data[22] => w1204w[0].IN1
data[22] => w1295w[0].IN1
data[22] => w1396w[0].IN1
data[22] => w1500w[0].IN1
data[22] => w1608w[0].IN1
data[22] => w1720w[0].IN1
data[22] => w1836w[0].IN1
data[22] => w1956w[0].IN1
data[22] => w2080w[0].IN1
data[22] => w2208w[0].IN1
data[22] => w2340w[0].IN1
data[22] => w2476w[0].IN1
data[22] => w2638w[0].IN1
data[23] => w1112w[0].IN0
data[23] => w1116w[0].IN0
data[23] => w1120w[0].IN0
data[23] => w1124w[0].IN0
data[23] => w1128w[0].IN0
data[23] => w1132w[0].IN0
data[23] => w1136w[0].IN0
data[23] => w1140w[0].IN0
data[23] => w1144w[0].IN0
data[23] => w1148w[0].IN0
data[23] => w1152w[0].IN0
data[23] => w1156w[0].IN0
data[23] => w1160w[0].IN0
data[23] => w1164w[0].IN0
data[23] => w1168w[0].IN0
data[23] => w1172w[0].IN0
data[23] => w1176w[0].IN0
data[23] => w1180w[0].IN0
data[23] => w1184w[0].IN0
data[23] => w1188w[0].IN0
data[23] => w1192w[0].IN0
data[23] => w1195w[0].IN0
data[23] => w1200w[0].IN0
data[23] => w1204w[0].IN0
data[23] => w1304w[0].IN1
data[23] => w1399w[0].IN1
data[23] => w1504w[0].IN1
data[23] => w1612w[0].IN1
data[23] => w1724w[0].IN1
data[23] => w1840w[0].IN1
data[23] => w1960w[0].IN1
data[23] => w2084w[0].IN1
data[23] => w2212w[0].IN1
data[23] => w2344w[0].IN1
data[23] => w2480w[0].IN1
data[23] => w2643w[0].IN1
data[24] => w1208w[0].IN0
data[24] => w1212w[0].IN0
data[24] => w1216w[0].IN0
data[24] => w1220w[0].IN0
data[24] => w1224w[0].IN0
data[24] => w1228w[0].IN0
data[24] => w1232w[0].IN0
data[24] => w1236w[0].IN0
data[24] => w1240w[0].IN0
data[24] => w1244w[0].IN0
data[24] => w1248w[0].IN0
data[24] => w1252w[0].IN0
data[24] => w1256w[0].IN0
data[24] => w1260w[0].IN0
data[24] => w1264w[0].IN0
data[24] => w1268w[0].IN0
data[24] => w1272w[0].IN0
data[24] => w1276w[0].IN0
data[24] => w1280w[0].IN0
data[24] => w1284w[0].IN0
data[24] => w1288w[0].IN0
data[24] => w1292w[0].IN0
data[24] => w1295w[0].IN0
data[24] => w1300w[0].IN0
data[24] => w1304w[0].IN0
data[24] => w1408w[0].IN1
data[24] => w1507w[0].IN1
data[24] => w1616w[0].IN1
data[24] => w1728w[0].IN1
data[24] => w1844w[0].IN1
data[24] => w1964w[0].IN1
data[24] => w2088w[0].IN1
data[24] => w2216w[0].IN1
data[24] => w2348w[0].IN1
data[24] => w2484w[0].IN1
data[24] => w2648w[0].IN1
data[25] => w1308w[0].IN0
data[25] => w1312w[0].IN0
data[25] => w1316w[0].IN0
data[25] => w1320w[0].IN0
data[25] => w1324w[0].IN0
data[25] => w1328w[0].IN0
data[25] => w1332w[0].IN0
data[25] => w1336w[0].IN0
data[25] => w1340w[0].IN0
data[25] => w1344w[0].IN0
data[25] => w1348w[0].IN0
data[25] => w1352w[0].IN0
data[25] => w1356w[0].IN0
data[25] => w1360w[0].IN0
data[25] => w1364w[0].IN0
data[25] => w1368w[0].IN0
data[25] => w1372w[0].IN0
data[25] => w1376w[0].IN0
data[25] => w1380w[0].IN0
data[25] => w1384w[0].IN0
data[25] => w1388w[0].IN0
data[25] => w1392w[0].IN0
data[25] => w1396w[0].IN0
data[25] => w1399w[0].IN0
data[25] => w1404w[0].IN0
data[25] => w1408w[0].IN0
data[25] => w1516w[0].IN1
data[25] => w1619w[0].IN1
data[25] => w1732w[0].IN1
data[25] => w1848w[0].IN1
data[25] => w1968w[0].IN1
data[25] => w2092w[0].IN1
data[25] => w2220w[0].IN1
data[25] => w2352w[0].IN1
data[25] => w2488w[0].IN1
data[25] => w2653w[0].IN1
data[26] => w1412w[0].IN0
data[26] => w1416w[0].IN0
data[26] => w1420w[0].IN0
data[26] => w1424w[0].IN0
data[26] => w1428w[0].IN0
data[26] => w1432w[0].IN0
data[26] => w1436w[0].IN0
data[26] => w1440w[0].IN0
data[26] => w1444w[0].IN0
data[26] => w1448w[0].IN0
data[26] => w1452w[0].IN0
data[26] => w1456w[0].IN0
data[26] => w1460w[0].IN0
data[26] => w1464w[0].IN0
data[26] => w1468w[0].IN0
data[26] => w1472w[0].IN0
data[26] => w1476w[0].IN0
data[26] => w1480w[0].IN0
data[26] => w1484w[0].IN0
data[26] => w1488w[0].IN0
data[26] => w1492w[0].IN0
data[26] => w1496w[0].IN0
data[26] => w1500w[0].IN0
data[26] => w1504w[0].IN0
data[26] => w1507w[0].IN0
data[26] => w1512w[0].IN0
data[26] => w1516w[0].IN0
data[26] => w1628w[0].IN1
data[26] => w1735w[0].IN1
data[26] => w1852w[0].IN1
data[26] => w1972w[0].IN1
data[26] => w2096w[0].IN1
data[26] => w2224w[0].IN1
data[26] => w2356w[0].IN1
data[26] => w2492w[0].IN1
data[26] => w2658w[0].IN1
data[27] => w1520w[0].IN0
data[27] => w1524w[0].IN0
data[27] => w1528w[0].IN0
data[27] => w1532w[0].IN0
data[27] => w1536w[0].IN0
data[27] => w1540w[0].IN0
data[27] => w1544w[0].IN0
data[27] => w1548w[0].IN0
data[27] => w1552w[0].IN0
data[27] => w1556w[0].IN0
data[27] => w1560w[0].IN0
data[27] => w1564w[0].IN0
data[27] => w1568w[0].IN0
data[27] => w1572w[0].IN0
data[27] => w1576w[0].IN0
data[27] => w1580w[0].IN0
data[27] => w1584w[0].IN0
data[27] => w1588w[0].IN0
data[27] => w1592w[0].IN0
data[27] => w1596w[0].IN0
data[27] => w1600w[0].IN0
data[27] => w1604w[0].IN0
data[27] => w1608w[0].IN0
data[27] => w1612w[0].IN0
data[27] => w1616w[0].IN0
data[27] => w1619w[0].IN0
data[27] => w1624w[0].IN0
data[27] => w1628w[0].IN0
data[27] => w1744w[0].IN1
data[27] => w1855w[0].IN1
data[27] => w1976w[0].IN1
data[27] => w2100w[0].IN1
data[27] => w2228w[0].IN1
data[27] => w2360w[0].IN1
data[27] => w2496w[0].IN1
data[27] => w2663w[0].IN1
data[28] => w1632w[0].IN0
data[28] => w1636w[0].IN0
data[28] => w1640w[0].IN0
data[28] => w1644w[0].IN0
data[28] => w1648w[0].IN0
data[28] => w1652w[0].IN0
data[28] => w1656w[0].IN0
data[28] => w1660w[0].IN0
data[28] => w1664w[0].IN0
data[28] => w1668w[0].IN0
data[28] => w1672w[0].IN0
data[28] => w1676w[0].IN0
data[28] => w1680w[0].IN0
data[28] => w1684w[0].IN0
data[28] => w1688w[0].IN0
data[28] => w1692w[0].IN0
data[28] => w1696w[0].IN0
data[28] => w1700w[0].IN0
data[28] => w1704w[0].IN0
data[28] => w1708w[0].IN0
data[28] => w1712w[0].IN0
data[28] => w1716w[0].IN0
data[28] => w1720w[0].IN0
data[28] => w1724w[0].IN0
data[28] => w1728w[0].IN0
data[28] => w1732w[0].IN0
data[28] => w1735w[0].IN0
data[28] => w1740w[0].IN0
data[28] => w1744w[0].IN0
data[28] => w1864w[0].IN1
data[28] => w1979w[0].IN1
data[28] => w2104w[0].IN1
data[28] => w2232w[0].IN1
data[28] => w2364w[0].IN1
data[28] => w2500w[0].IN1
data[28] => w2668w[0].IN1
data[29] => w1748w[0].IN0
data[29] => w1752w[0].IN0
data[29] => w1756w[0].IN0
data[29] => w1760w[0].IN0
data[29] => w1764w[0].IN0
data[29] => w1768w[0].IN0
data[29] => w1772w[0].IN0
data[29] => w1776w[0].IN0
data[29] => w1780w[0].IN0
data[29] => w1784w[0].IN0
data[29] => w1788w[0].IN0
data[29] => w1792w[0].IN0
data[29] => w1796w[0].IN0
data[29] => w1800w[0].IN0
data[29] => w1804w[0].IN0
data[29] => w1808w[0].IN0
data[29] => w1812w[0].IN0
data[29] => w1816w[0].IN0
data[29] => w1820w[0].IN0
data[29] => w1824w[0].IN0
data[29] => w1828w[0].IN0
data[29] => w1832w[0].IN0
data[29] => w1836w[0].IN0
data[29] => w1840w[0].IN0
data[29] => w1844w[0].IN0
data[29] => w1848w[0].IN0
data[29] => w1852w[0].IN0
data[29] => w1855w[0].IN0
data[29] => w1860w[0].IN0
data[29] => w1864w[0].IN0
data[29] => w1988w[0].IN1
data[29] => w2107w[0].IN1
data[29] => w2236w[0].IN1
data[29] => w2368w[0].IN1
data[29] => w2504w[0].IN1
data[29] => w2673w[0].IN1
data[30] => w1868w[0].IN0
data[30] => w1872w[0].IN0
data[30] => w1876w[0].IN0
data[30] => w1880w[0].IN0
data[30] => w1884w[0].IN0
data[30] => w1888w[0].IN0
data[30] => w1892w[0].IN0
data[30] => w1896w[0].IN0
data[30] => w1900w[0].IN0
data[30] => w1904w[0].IN0
data[30] => w1908w[0].IN0
data[30] => w1912w[0].IN0
data[30] => w1916w[0].IN0
data[30] => w1920w[0].IN0
data[30] => w1924w[0].IN0
data[30] => w1928w[0].IN0
data[30] => w1932w[0].IN0
data[30] => w1936w[0].IN0
data[30] => w1940w[0].IN0
data[30] => w1944w[0].IN0
data[30] => w1948w[0].IN0
data[30] => w1952w[0].IN0
data[30] => w1956w[0].IN0
data[30] => w1960w[0].IN0
data[30] => w1964w[0].IN0
data[30] => w1968w[0].IN0
data[30] => w1972w[0].IN0
data[30] => w1976w[0].IN0
data[30] => w1979w[0].IN0
data[30] => w1984w[0].IN0
data[30] => w1988w[0].IN0
data[30] => w2116w[0].IN1
data[30] => w2239w[0].IN1
data[30] => w2372w[0].IN1
data[30] => w2508w[0].IN1
data[30] => w2678w[0].IN1
data[31] => w1992w[0].IN0
data[31] => w1996w[0].IN0
data[31] => w2000w[0].IN0
data[31] => w2004w[0].IN0
data[31] => w2008w[0].IN0
data[31] => w2012w[0].IN0
data[31] => w2016w[0].IN0
data[31] => w2020w[0].IN0
data[31] => w2024w[0].IN0
data[31] => w2028w[0].IN0
data[31] => w2032w[0].IN0
data[31] => w2036w[0].IN0
data[31] => w2040w[0].IN0
data[31] => w2044w[0].IN0
data[31] => w2048w[0].IN0
data[31] => w2052w[0].IN0
data[31] => w2056w[0].IN0
data[31] => w2060w[0].IN0
data[31] => w2064w[0].IN0
data[31] => w2068w[0].IN0
data[31] => w2072w[0].IN0
data[31] => w2076w[0].IN0
data[31] => w2080w[0].IN0
data[31] => w2084w[0].IN0
data[31] => w2088w[0].IN0
data[31] => w2092w[0].IN0
data[31] => w2096w[0].IN0
data[31] => w2100w[0].IN0
data[31] => w2104w[0].IN0
data[31] => w2107w[0].IN0
data[31] => w2112w[0].IN0
data[31] => w2116w[0].IN0
data[31] => w2248w[0].IN1
data[31] => w2375w[0].IN1
data[31] => w2512w[0].IN1
data[31] => w2683w[0].IN1
data[32] => w2120w[0].IN0
data[32] => w2124w[0].IN0
data[32] => w2128w[0].IN0
data[32] => w2132w[0].IN0
data[32] => w2136w[0].IN0
data[32] => w2140w[0].IN0
data[32] => w2144w[0].IN0
data[32] => w2148w[0].IN0
data[32] => w2152w[0].IN0
data[32] => w2156w[0].IN0
data[32] => w2160w[0].IN0
data[32] => w2164w[0].IN0
data[32] => w2168w[0].IN0
data[32] => w2172w[0].IN0
data[32] => w2176w[0].IN0
data[32] => w2180w[0].IN0
data[32] => w2184w[0].IN0
data[32] => w2188w[0].IN0
data[32] => w2192w[0].IN0
data[32] => w2196w[0].IN0
data[32] => w2200w[0].IN0
data[32] => w2204w[0].IN0
data[32] => w2208w[0].IN0
data[32] => w2212w[0].IN0
data[32] => w2216w[0].IN0
data[32] => w2220w[0].IN0
data[32] => w2224w[0].IN0
data[32] => w2228w[0].IN0
data[32] => w2232w[0].IN0
data[32] => w2236w[0].IN0
data[32] => w2239w[0].IN0
data[32] => w2244w[0].IN0
data[32] => w2248w[0].IN0
data[32] => w2384w[0].IN1
data[32] => w2515w[0].IN1
data[32] => w2688w[0].IN1
data[33] => w2252w[0].IN0
data[33] => w2256w[0].IN0
data[33] => w2260w[0].IN0
data[33] => w2264w[0].IN0
data[33] => w2268w[0].IN0
data[33] => w2272w[0].IN0
data[33] => w2276w[0].IN0
data[33] => w2280w[0].IN0
data[33] => w2284w[0].IN0
data[33] => w2288w[0].IN0
data[33] => w2292w[0].IN0
data[33] => w2296w[0].IN0
data[33] => w2300w[0].IN0
data[33] => w2304w[0].IN0
data[33] => w2308w[0].IN0
data[33] => w2312w[0].IN0
data[33] => w2316w[0].IN0
data[33] => w2320w[0].IN0
data[33] => w2324w[0].IN0
data[33] => w2328w[0].IN0
data[33] => w2332w[0].IN0
data[33] => w2336w[0].IN0
data[33] => w2340w[0].IN0
data[33] => w2344w[0].IN0
data[33] => w2348w[0].IN0
data[33] => w2352w[0].IN0
data[33] => w2356w[0].IN0
data[33] => w2360w[0].IN0
data[33] => w2364w[0].IN0
data[33] => w2368w[0].IN0
data[33] => w2372w[0].IN0
data[33] => w2375w[0].IN0
data[33] => w2380w[0].IN0
data[33] => w2384w[0].IN0
data[33] => w2524w[0].IN1
data[33] => w2692w[0].IN1
data[34] => w2388w[0].IN0
data[34] => w2392w[0].IN0
data[34] => w2396w[0].IN0
data[34] => w2400w[0].IN0
data[34] => w2404w[0].IN0
data[34] => w2408w[0].IN0
data[34] => w2412w[0].IN0
data[34] => w2416w[0].IN0
data[34] => w2420w[0].IN0
data[34] => w2424w[0].IN0
data[34] => w2428w[0].IN0
data[34] => w2432w[0].IN0
data[34] => w2436w[0].IN0
data[34] => w2440w[0].IN0
data[34] => w2444w[0].IN0
data[34] => w2448w[0].IN0
data[34] => w2452w[0].IN0
data[34] => w2456w[0].IN0
data[34] => w2460w[0].IN0
data[34] => w2464w[0].IN0
data[34] => w2468w[0].IN0
data[34] => w2472w[0].IN0
data[34] => w2476w[0].IN0
data[34] => w2480w[0].IN0
data[34] => w2484w[0].IN0
data[34] => w2488w[0].IN0
data[34] => w2492w[0].IN0
data[34] => w2496w[0].IN0
data[34] => w2500w[0].IN0
data[34] => w2504w[0].IN0
data[34] => w2508w[0].IN0
data[34] => w2512w[0].IN0
data[34] => w2515w[0].IN0
data[34] => w2520w[0].IN0
data[34] => w2524w[0].IN0
data[35] => w2528w[0].IN0
data[35] => w2533w[0].IN0
data[35] => w2538w[0].IN0
data[35] => w2543w[0].IN0
data[35] => w2548w[0].IN0
data[35] => w2553w[0].IN0
data[35] => w2558w[0].IN0
data[35] => w2563w[0].IN0
data[35] => w2568w[0].IN0
data[35] => w2573w[0].IN0
data[35] => w2578w[0].IN0
data[35] => w2583w[0].IN0
data[35] => w2588w[0].IN0
data[35] => w2593w[0].IN0
data[35] => w2598w[0].IN0
data[35] => w2603w[0].IN0
data[35] => w2608w[0].IN0
data[35] => w2613w[0].IN0
data[35] => w2618w[0].IN0
data[35] => w2623w[0].IN0
data[35] => w2628w[0].IN0
data[35] => w2633w[0].IN0
data[35] => w2638w[0].IN0
data[35] => w2643w[0].IN0
data[35] => w2648w[0].IN0
data[35] => w2653w[0].IN0
data[35] => w2658w[0].IN0
data[35] => w2663w[0].IN0
data[35] => w2668w[0].IN0
data[35] => w2673w[0].IN0
data[35] => w2678w[0].IN0
data[35] => w2683w[0].IN0
data[35] => w2688w[0].IN0
data[35] => w2692w[0].IN0
data[35] => w2698w[0].IN0
result[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= <GND>
result[2] <= w11w[0].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sft4a[0].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sft4a[1].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sft4a[2].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sft4a[3].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sft4a[4].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sft4a[5].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sft4a[6].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sft4a[7].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sft4a[8].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sft4a[9].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sft4a[10].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sft4a[11].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sft4a[12].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= sft4a[13].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= sft4a[14].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sft4a[15].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sft4a[16].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sft4a[17].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sft4a[18].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sft4a[19].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sft4a[20].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sft4a[21].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sft4a[22].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sft4a[23].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sft4a[24].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sft4a[25].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sft4a[26].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sft4a[27].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sft4a[28].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= sft4a[29].DB_MAX_OUTPUT_PORT_TYPE
result[33] <= sft4a[30].DB_MAX_OUTPUT_PORT_TYPE
result[34] <= sft4a[31].DB_MAX_OUTPUT_PORT_TYPE
result[35] <= sft4a[32].DB_MAX_OUTPUT_PORT_TYPE
result[36] <= sft4a[33].DB_MAX_OUTPUT_PORT_TYPE
result[37] <= sft4a[34].DB_MAX_OUTPUT_PORT_TYPE
result[38] <= sft4a[35].DB_MAX_OUTPUT_PORT_TYPE
result[39] <= sft4a[36].DB_MAX_OUTPUT_PORT_TYPE
result[40] <= sft4a[37].DB_MAX_OUTPUT_PORT_TYPE
result[41] <= sft4a[38].DB_MAX_OUTPUT_PORT_TYPE
result[42] <= sft4a[39].DB_MAX_OUTPUT_PORT_TYPE
result[43] <= sft4a[40].DB_MAX_OUTPUT_PORT_TYPE
result[44] <= sft4a[41].DB_MAX_OUTPUT_PORT_TYPE
result[45] <= sft4a[42].DB_MAX_OUTPUT_PORT_TYPE
result[46] <= sft4a[43].DB_MAX_OUTPUT_PORT_TYPE
result[47] <= sft4a[44].DB_MAX_OUTPUT_PORT_TYPE
result[48] <= sft4a[45].DB_MAX_OUTPUT_PORT_TYPE
result[49] <= sft4a[46].DB_MAX_OUTPUT_PORT_TYPE
result[50] <= sft4a[47].DB_MAX_OUTPUT_PORT_TYPE
result[51] <= sft4a[48].DB_MAX_OUTPUT_PORT_TYPE
result[52] <= sft4a[49].DB_MAX_OUTPUT_PORT_TYPE
result[53] <= sft4a[50].DB_MAX_OUTPUT_PORT_TYPE
result[54] <= sft4a[51].DB_MAX_OUTPUT_PORT_TYPE
result[55] <= sft4a[52].DB_MAX_OUTPUT_PORT_TYPE
result[56] <= sft4a[53].DB_MAX_OUTPUT_PORT_TYPE
result[57] <= sft4a[54].DB_MAX_OUTPUT_PORT_TYPE
result[58] <= sft4a[55].DB_MAX_OUTPUT_PORT_TYPE
result[59] <= sft4a[56].DB_MAX_OUTPUT_PORT_TYPE
result[60] <= sft4a[57].DB_MAX_OUTPUT_PORT_TYPE
result[61] <= sft4a[58].DB_MAX_OUTPUT_PORT_TYPE
result[62] <= sft4a[59].DB_MAX_OUTPUT_PORT_TYPE
result[63] <= sft4a[60].DB_MAX_OUTPUT_PORT_TYPE
result[64] <= sft4a[61].DB_MAX_OUTPUT_PORT_TYPE
result[65] <= sft4a[62].DB_MAX_OUTPUT_PORT_TYPE
result[66] <= sft4a[63].DB_MAX_OUTPUT_PORT_TYPE
result[67] <= sft4a[64].DB_MAX_OUTPUT_PORT_TYPE
result[68] <= sft4a[65].DB_MAX_OUTPUT_PORT_TYPE
result[69] <= sft4a[66].DB_MAX_OUTPUT_PORT_TYPE
result[70] <= sft4a[67].DB_MAX_OUTPUT_PORT_TYPE
result[71] <= sft4a[68].DB_MAX_OUTPUT_PORT_TYPE


|ifv|hook:IFM|ifmunitd:ifm|ifmd:\g1:1:ifm|mult2:multc
dataa[0] => lpm_mult:lpm_mult_component.dataa[0]
dataa[1] => lpm_mult:lpm_mult_component.dataa[1]
dataa[2] => lpm_mult:lpm_mult_component.dataa[2]
dataa[3] => lpm_mult:lpm_mult_component.dataa[3]
dataa[4] => lpm_mult:lpm_mult_component.dataa[4]
dataa[5] => lpm_mult:lpm_mult_component.dataa[5]
dataa[6] => lpm_mult:lpm_mult_component.dataa[6]
dataa[7] => lpm_mult:lpm_mult_component.dataa[7]
dataa[8] => lpm_mult:lpm_mult_component.dataa[8]
dataa[9] => lpm_mult:lpm_mult_component.dataa[9]
dataa[10] => lpm_mult:lpm_mult_component.dataa[10]
dataa[11] => lpm_mult:lpm_mult_component.dataa[11]
dataa[12] => lpm_mult:lpm_mult_component.dataa[12]
dataa[13] => lpm_mult:lpm_mult_component.dataa[13]
dataa[14] => lpm_mult:lpm_mult_component.dataa[14]
dataa[15] => lpm_mult:lpm_mult_component.dataa[15]
dataa[16] => lpm_mult:lpm_mult_component.dataa[16]
dataa[17] => lpm_mult:lpm_mult_component.dataa[17]
dataa[18] => lpm_mult:lpm_mult_component.dataa[18]
dataa[19] => lpm_mult:lpm_mult_component.dataa[19]
dataa[20] => lpm_mult:lpm_mult_component.dataa[20]
dataa[21] => lpm_mult:lpm_mult_component.dataa[21]
dataa[22] => lpm_mult:lpm_mult_component.dataa[22]
dataa[23] => lpm_mult:lpm_mult_component.dataa[23]
dataa[24] => lpm_mult:lpm_mult_component.dataa[24]
dataa[25] => lpm_mult:lpm_mult_component.dataa[25]
dataa[26] => lpm_mult:lpm_mult_component.dataa[26]
dataa[27] => lpm_mult:lpm_mult_component.dataa[27]
dataa[28] => lpm_mult:lpm_mult_component.dataa[28]
dataa[29] => lpm_mult:lpm_mult_component.dataa[29]
dataa[30] => lpm_mult:lpm_mult_component.dataa[30]
dataa[31] => lpm_mult:lpm_mult_component.dataa[31]
dataa[32] => lpm_mult:lpm_mult_component.dataa[32]
dataa[33] => lpm_mult:lpm_mult_component.dataa[33]
dataa[34] => lpm_mult:lpm_mult_component.dataa[34]
dataa[35] => lpm_mult:lpm_mult_component.dataa[35]
datab[0] => lpm_mult:lpm_mult_component.datab[0]
datab[1] => lpm_mult:lpm_mult_component.datab[1]
datab[2] => lpm_mult:lpm_mult_component.datab[2]
datab[3] => lpm_mult:lpm_mult_component.datab[3]
datab[4] => lpm_mult:lpm_mult_component.datab[4]
datab[5] => lpm_mult:lpm_mult_component.datab[5]
datab[6] => lpm_mult:lpm_mult_component.datab[6]
datab[7] => lpm_mult:lpm_mult_component.datab[7]
datab[8] => lpm_mult:lpm_mult_component.datab[8]
datab[9] => lpm_mult:lpm_mult_component.datab[9]
datab[10] => lpm_mult:lpm_mult_component.datab[10]
datab[11] => lpm_mult:lpm_mult_component.datab[11]
datab[12] => lpm_mult:lpm_mult_component.datab[12]
datab[13] => lpm_mult:lpm_mult_component.datab[13]
datab[14] => lpm_mult:lpm_mult_component.datab[14]
datab[15] => lpm_mult:lpm_mult_component.datab[15]
datab[16] => lpm_mult:lpm_mult_component.datab[16]
datab[17] => lpm_mult:lpm_mult_component.datab[17]
datab[18] => lpm_mult:lpm_mult_component.datab[18]
datab[19] => lpm_mult:lpm_mult_component.datab[19]
datab[20] => lpm_mult:lpm_mult_component.datab[20]
datab[21] => lpm_mult:lpm_mult_component.datab[21]
datab[22] => lpm_mult:lpm_mult_component.datab[22]
datab[23] => lpm_mult:lpm_mult_component.datab[23]
datab[24] => lpm_mult:lpm_mult_component.datab[24]
datab[25] => lpm_mult:lpm_mult_component.datab[25]
datab[26] => lpm_mult:lpm_mult_component.datab[26]
datab[27] => lpm_mult:lpm_mult_component.datab[27]
datab[28] => lpm_mult:lpm_mult_component.datab[28]
datab[29] => lpm_mult:lpm_mult_component.datab[29]
datab[30] => lpm_mult:lpm_mult_component.datab[30]
datab[31] => lpm_mult:lpm_mult_component.datab[31]
datab[32] => lpm_mult:lpm_mult_component.datab[32]
datab[33] => lpm_mult:lpm_mult_component.datab[33]
datab[34] => lpm_mult:lpm_mult_component.datab[34]
datab[35] => lpm_mult:lpm_mult_component.datab[35]
result[0] <= lpm_mult:lpm_mult_component.result[0]
result[1] <= lpm_mult:lpm_mult_component.result[1]
result[2] <= lpm_mult:lpm_mult_component.result[2]
result[3] <= lpm_mult:lpm_mult_component.result[3]
result[4] <= lpm_mult:lpm_mult_component.result[4]
result[5] <= lpm_mult:lpm_mult_component.result[5]
result[6] <= lpm_mult:lpm_mult_component.result[6]
result[7] <= lpm_mult:lpm_mult_component.result[7]
result[8] <= lpm_mult:lpm_mult_component.result[8]
result[9] <= lpm_mult:lpm_mult_component.result[9]
result[10] <= lpm_mult:lpm_mult_component.result[10]
result[11] <= lpm_mult:lpm_mult_component.result[11]
result[12] <= lpm_mult:lpm_mult_component.result[12]
result[13] <= lpm_mult:lpm_mult_component.result[13]
result[14] <= lpm_mult:lpm_mult_component.result[14]
result[15] <= lpm_mult:lpm_mult_component.result[15]
result[16] <= lpm_mult:lpm_mult_component.result[16]
result[17] <= lpm_mult:lpm_mult_component.result[17]
result[18] <= lpm_mult:lpm_mult_component.result[18]
result[19] <= lpm_mult:lpm_mult_component.result[19]
result[20] <= lpm_mult:lpm_mult_component.result[20]
result[21] <= lpm_mult:lpm_mult_component.result[21]
result[22] <= lpm_mult:lpm_mult_component.result[22]
result[23] <= lpm_mult:lpm_mult_component.result[23]
result[24] <= lpm_mult:lpm_mult_component.result[24]
result[25] <= lpm_mult:lpm_mult_component.result[25]
result[26] <= lpm_mult:lpm_mult_component.result[26]
result[27] <= lpm_mult:lpm_mult_component.result[27]
result[28] <= lpm_mult:lpm_mult_component.result[28]
result[29] <= lpm_mult:lpm_mult_component.result[29]
result[30] <= lpm_mult:lpm_mult_component.result[30]
result[31] <= lpm_mult:lpm_mult_component.result[31]
result[32] <= lpm_mult:lpm_mult_component.result[32]
result[33] <= lpm_mult:lpm_mult_component.result[33]
result[34] <= lpm_mult:lpm_mult_component.result[34]
result[35] <= lpm_mult:lpm_mult_component.result[35]
result[36] <= lpm_mult:lpm_mult_component.result[36]
result[37] <= lpm_mult:lpm_mult_component.result[37]
result[38] <= lpm_mult:lpm_mult_component.result[38]
result[39] <= lpm_mult:lpm_mult_component.result[39]
result[40] <= lpm_mult:lpm_mult_component.result[40]
result[41] <= lpm_mult:lpm_mult_component.result[41]
result[42] <= lpm_mult:lpm_mult_component.result[42]
result[43] <= lpm_mult:lpm_mult_component.result[43]
result[44] <= lpm_mult:lpm_mult_component.result[44]
result[45] <= lpm_mult:lpm_mult_component.result[45]
result[46] <= lpm_mult:lpm_mult_component.result[46]
result[47] <= lpm_mult:lpm_mult_component.result[47]
result[48] <= lpm_mult:lpm_mult_component.result[48]
result[49] <= lpm_mult:lpm_mult_component.result[49]
result[50] <= lpm_mult:lpm_mult_component.result[50]
result[51] <= lpm_mult:lpm_mult_component.result[51]
result[52] <= lpm_mult:lpm_mult_component.result[52]
result[53] <= lpm_mult:lpm_mult_component.result[53]
result[54] <= lpm_mult:lpm_mult_component.result[54]
result[55] <= lpm_mult:lpm_mult_component.result[55]
result[56] <= lpm_mult:lpm_mult_component.result[56]
result[57] <= lpm_mult:lpm_mult_component.result[57]
result[58] <= lpm_mult:lpm_mult_component.result[58]
result[59] <= lpm_mult:lpm_mult_component.result[59]
result[60] <= lpm_mult:lpm_mult_component.result[60]
result[61] <= lpm_mult:lpm_mult_component.result[61]
result[62] <= lpm_mult:lpm_mult_component.result[62]
result[63] <= lpm_mult:lpm_mult_component.result[63]
result[64] <= lpm_mult:lpm_mult_component.result[64]
result[65] <= lpm_mult:lpm_mult_component.result[65]
result[66] <= lpm_mult:lpm_mult_component.result[66]
result[67] <= lpm_mult:lpm_mult_component.result[67]
result[68] <= lpm_mult:lpm_mult_component.result[68]
result[69] <= lpm_mult:lpm_mult_component.result[69]
result[70] <= lpm_mult:lpm_mult_component.result[70]
result[71] <= lpm_mult:lpm_mult_component.result[71]


|ifv|hook:IFM|ifmunitd:ifm|ifmd:\g1:1:ifm|mult2:multc|lpm_mult:lpm_mult_component
dataa[0] => mult_nnq:auto_generated.dataa[0]
dataa[1] => mult_nnq:auto_generated.dataa[1]
dataa[2] => mult_nnq:auto_generated.dataa[2]
dataa[3] => mult_nnq:auto_generated.dataa[3]
dataa[4] => mult_nnq:auto_generated.dataa[4]
dataa[5] => mult_nnq:auto_generated.dataa[5]
dataa[6] => mult_nnq:auto_generated.dataa[6]
dataa[7] => mult_nnq:auto_generated.dataa[7]
dataa[8] => mult_nnq:auto_generated.dataa[8]
dataa[9] => mult_nnq:auto_generated.dataa[9]
dataa[10] => mult_nnq:auto_generated.dataa[10]
dataa[11] => mult_nnq:auto_generated.dataa[11]
dataa[12] => mult_nnq:auto_generated.dataa[12]
dataa[13] => mult_nnq:auto_generated.dataa[13]
dataa[14] => mult_nnq:auto_generated.dataa[14]
dataa[15] => mult_nnq:auto_generated.dataa[15]
dataa[16] => mult_nnq:auto_generated.dataa[16]
dataa[17] => mult_nnq:auto_generated.dataa[17]
dataa[18] => mult_nnq:auto_generated.dataa[18]
dataa[19] => mult_nnq:auto_generated.dataa[19]
dataa[20] => mult_nnq:auto_generated.dataa[20]
dataa[21] => mult_nnq:auto_generated.dataa[21]
dataa[22] => mult_nnq:auto_generated.dataa[22]
dataa[23] => mult_nnq:auto_generated.dataa[23]
dataa[24] => mult_nnq:auto_generated.dataa[24]
dataa[25] => mult_nnq:auto_generated.dataa[25]
dataa[26] => mult_nnq:auto_generated.dataa[26]
dataa[27] => mult_nnq:auto_generated.dataa[27]
dataa[28] => mult_nnq:auto_generated.dataa[28]
dataa[29] => mult_nnq:auto_generated.dataa[29]
dataa[30] => mult_nnq:auto_generated.dataa[30]
dataa[31] => mult_nnq:auto_generated.dataa[31]
dataa[32] => mult_nnq:auto_generated.dataa[32]
dataa[33] => mult_nnq:auto_generated.dataa[33]
dataa[34] => mult_nnq:auto_generated.dataa[34]
dataa[35] => mult_nnq:auto_generated.dataa[35]
datab[0] => mult_nnq:auto_generated.datab[0]
datab[1] => mult_nnq:auto_generated.datab[1]
datab[2] => mult_nnq:auto_generated.datab[2]
datab[3] => mult_nnq:auto_generated.datab[3]
datab[4] => mult_nnq:auto_generated.datab[4]
datab[5] => mult_nnq:auto_generated.datab[5]
datab[6] => mult_nnq:auto_generated.datab[6]
datab[7] => mult_nnq:auto_generated.datab[7]
datab[8] => mult_nnq:auto_generated.datab[8]
datab[9] => mult_nnq:auto_generated.datab[9]
datab[10] => mult_nnq:auto_generated.datab[10]
datab[11] => mult_nnq:auto_generated.datab[11]
datab[12] => mult_nnq:auto_generated.datab[12]
datab[13] => mult_nnq:auto_generated.datab[13]
datab[14] => mult_nnq:auto_generated.datab[14]
datab[15] => mult_nnq:auto_generated.datab[15]
datab[16] => mult_nnq:auto_generated.datab[16]
datab[17] => mult_nnq:auto_generated.datab[17]
datab[18] => mult_nnq:auto_generated.datab[18]
datab[19] => mult_nnq:auto_generated.datab[19]
datab[20] => mult_nnq:auto_generated.datab[20]
datab[21] => mult_nnq:auto_generated.datab[21]
datab[22] => mult_nnq:auto_generated.datab[22]
datab[23] => mult_nnq:auto_generated.datab[23]
datab[24] => mult_nnq:auto_generated.datab[24]
datab[25] => mult_nnq:auto_generated.datab[25]
datab[26] => mult_nnq:auto_generated.datab[26]
datab[27] => mult_nnq:auto_generated.datab[27]
datab[28] => mult_nnq:auto_generated.datab[28]
datab[29] => mult_nnq:auto_generated.datab[29]
datab[30] => mult_nnq:auto_generated.datab[30]
datab[31] => mult_nnq:auto_generated.datab[31]
datab[32] => mult_nnq:auto_generated.datab[32]
datab[33] => mult_nnq:auto_generated.datab[33]
datab[34] => mult_nnq:auto_generated.datab[34]
datab[35] => mult_nnq:auto_generated.datab[35]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_nnq:auto_generated.result[0]
result[1] <= mult_nnq:auto_generated.result[1]
result[2] <= mult_nnq:auto_generated.result[2]
result[3] <= mult_nnq:auto_generated.result[3]
result[4] <= mult_nnq:auto_generated.result[4]
result[5] <= mult_nnq:auto_generated.result[5]
result[6] <= mult_nnq:auto_generated.result[6]
result[7] <= mult_nnq:auto_generated.result[7]
result[8] <= mult_nnq:auto_generated.result[8]
result[9] <= mult_nnq:auto_generated.result[9]
result[10] <= mult_nnq:auto_generated.result[10]
result[11] <= mult_nnq:auto_generated.result[11]
result[12] <= mult_nnq:auto_generated.result[12]
result[13] <= mult_nnq:auto_generated.result[13]
result[14] <= mult_nnq:auto_generated.result[14]
result[15] <= mult_nnq:auto_generated.result[15]
result[16] <= mult_nnq:auto_generated.result[16]
result[17] <= mult_nnq:auto_generated.result[17]
result[18] <= mult_nnq:auto_generated.result[18]
result[19] <= mult_nnq:auto_generated.result[19]
result[20] <= mult_nnq:auto_generated.result[20]
result[21] <= mult_nnq:auto_generated.result[21]
result[22] <= mult_nnq:auto_generated.result[22]
result[23] <= mult_nnq:auto_generated.result[23]
result[24] <= mult_nnq:auto_generated.result[24]
result[25] <= mult_nnq:auto_generated.result[25]
result[26] <= mult_nnq:auto_generated.result[26]
result[27] <= mult_nnq:auto_generated.result[27]
result[28] <= mult_nnq:auto_generated.result[28]
result[29] <= mult_nnq:auto_generated.result[29]
result[30] <= mult_nnq:auto_generated.result[30]
result[31] <= mult_nnq:auto_generated.result[31]
result[32] <= mult_nnq:auto_generated.result[32]
result[33] <= mult_nnq:auto_generated.result[33]
result[34] <= mult_nnq:auto_generated.result[34]
result[35] <= mult_nnq:auto_generated.result[35]
result[36] <= mult_nnq:auto_generated.result[36]
result[37] <= mult_nnq:auto_generated.result[37]
result[38] <= mult_nnq:auto_generated.result[38]
result[39] <= mult_nnq:auto_generated.result[39]
result[40] <= mult_nnq:auto_generated.result[40]
result[41] <= mult_nnq:auto_generated.result[41]
result[42] <= mult_nnq:auto_generated.result[42]
result[43] <= mult_nnq:auto_generated.result[43]
result[44] <= mult_nnq:auto_generated.result[44]
result[45] <= mult_nnq:auto_generated.result[45]
result[46] <= mult_nnq:auto_generated.result[46]
result[47] <= mult_nnq:auto_generated.result[47]
result[48] <= mult_nnq:auto_generated.result[48]
result[49] <= mult_nnq:auto_generated.result[49]
result[50] <= mult_nnq:auto_generated.result[50]
result[51] <= mult_nnq:auto_generated.result[51]
result[52] <= mult_nnq:auto_generated.result[52]
result[53] <= mult_nnq:auto_generated.result[53]
result[54] <= mult_nnq:auto_generated.result[54]
result[55] <= mult_nnq:auto_generated.result[55]
result[56] <= mult_nnq:auto_generated.result[56]
result[57] <= mult_nnq:auto_generated.result[57]
result[58] <= mult_nnq:auto_generated.result[58]
result[59] <= mult_nnq:auto_generated.result[59]
result[60] <= mult_nnq:auto_generated.result[60]
result[61] <= mult_nnq:auto_generated.result[61]
result[62] <= mult_nnq:auto_generated.result[62]
result[63] <= mult_nnq:auto_generated.result[63]
result[64] <= mult_nnq:auto_generated.result[64]
result[65] <= mult_nnq:auto_generated.result[65]
result[66] <= mult_nnq:auto_generated.result[66]
result[67] <= mult_nnq:auto_generated.result[67]
result[68] <= mult_nnq:auto_generated.result[68]
result[69] <= mult_nnq:auto_generated.result[69]
result[70] <= mult_nnq:auto_generated.result[70]
result[71] <= mult_nnq:auto_generated.result[71]


|ifv|hook:IFM|ifmunitd:ifm|ifmd:\g1:1:ifm|mult2:multc|lpm_mult:lpm_mult_component|mult_nnq:auto_generated
dataa[0] => mac_mult1.DATAA
dataa[0] => mac_mult3.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[1] => mac_mult3.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[2] => mac_mult3.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[3] => mac_mult3.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[4] => mac_mult3.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[5] => mac_mult3.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[6] => mac_mult3.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[7] => mac_mult3.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[8] => mac_mult3.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[9] => mac_mult3.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[10] => mac_mult3.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[11] => mac_mult3.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[12] => mac_mult3.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[13] => mac_mult3.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[14] => mac_mult3.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[15] => mac_mult3.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[16] => mac_mult3.DATAA16
dataa[17] => mac_mult1.DATAA17
dataa[17] => mac_mult3.DATAA17
dataa[18] => mac_mult5.DATAA
dataa[18] => mac_mult7.DATAA
dataa[19] => mac_mult5.DATAA1
dataa[19] => mac_mult7.DATAA1
dataa[20] => mac_mult5.DATAA2
dataa[20] => mac_mult7.DATAA2
dataa[21] => mac_mult5.DATAA3
dataa[21] => mac_mult7.DATAA3
dataa[22] => mac_mult5.DATAA4
dataa[22] => mac_mult7.DATAA4
dataa[23] => mac_mult5.DATAA5
dataa[23] => mac_mult7.DATAA5
dataa[24] => mac_mult5.DATAA6
dataa[24] => mac_mult7.DATAA6
dataa[25] => mac_mult5.DATAA7
dataa[25] => mac_mult7.DATAA7
dataa[26] => mac_mult5.DATAA8
dataa[26] => mac_mult7.DATAA8
dataa[27] => mac_mult5.DATAA9
dataa[27] => mac_mult7.DATAA9
dataa[28] => mac_mult5.DATAA10
dataa[28] => mac_mult7.DATAA10
dataa[29] => mac_mult5.DATAA11
dataa[29] => mac_mult7.DATAA11
dataa[30] => mac_mult5.DATAA12
dataa[30] => mac_mult7.DATAA12
dataa[31] => mac_mult5.DATAA13
dataa[31] => mac_mult7.DATAA13
dataa[32] => mac_mult5.DATAA14
dataa[32] => mac_mult7.DATAA14
dataa[33] => mac_mult5.DATAA15
dataa[33] => mac_mult7.DATAA15
dataa[34] => mac_mult5.DATAA16
dataa[34] => mac_mult7.DATAA16
dataa[35] => mac_mult5.DATAA17
dataa[35] => mac_mult7.DATAA17
datab[0] => mac_mult1.DATAB
datab[0] => mac_mult5.DATAB
datab[1] => mac_mult1.DATAB1
datab[1] => mac_mult5.DATAB1
datab[2] => mac_mult1.DATAB2
datab[2] => mac_mult5.DATAB2
datab[3] => mac_mult1.DATAB3
datab[3] => mac_mult5.DATAB3
datab[4] => mac_mult1.DATAB4
datab[4] => mac_mult5.DATAB4
datab[5] => mac_mult1.DATAB5
datab[5] => mac_mult5.DATAB5
datab[6] => mac_mult1.DATAB6
datab[6] => mac_mult5.DATAB6
datab[7] => mac_mult1.DATAB7
datab[7] => mac_mult5.DATAB7
datab[8] => mac_mult1.DATAB8
datab[8] => mac_mult5.DATAB8
datab[9] => mac_mult1.DATAB9
datab[9] => mac_mult5.DATAB9
datab[10] => mac_mult1.DATAB10
datab[10] => mac_mult5.DATAB10
datab[11] => mac_mult1.DATAB11
datab[11] => mac_mult5.DATAB11
datab[12] => mac_mult1.DATAB12
datab[12] => mac_mult5.DATAB12
datab[13] => mac_mult1.DATAB13
datab[13] => mac_mult5.DATAB13
datab[14] => mac_mult1.DATAB14
datab[14] => mac_mult5.DATAB14
datab[15] => mac_mult1.DATAB15
datab[15] => mac_mult5.DATAB15
datab[16] => mac_mult1.DATAB16
datab[16] => mac_mult5.DATAB16
datab[17] => mac_mult1.DATAB17
datab[17] => mac_mult5.DATAB17
datab[18] => mac_mult3.DATAB
datab[18] => mac_mult7.DATAB
datab[19] => mac_mult3.DATAB1
datab[19] => mac_mult7.DATAB1
datab[20] => mac_mult3.DATAB2
datab[20] => mac_mult7.DATAB2
datab[21] => mac_mult3.DATAB3
datab[21] => mac_mult7.DATAB3
datab[22] => mac_mult3.DATAB4
datab[22] => mac_mult7.DATAB4
datab[23] => mac_mult3.DATAB5
datab[23] => mac_mult7.DATAB5
datab[24] => mac_mult3.DATAB6
datab[24] => mac_mult7.DATAB6
datab[25] => mac_mult3.DATAB7
datab[25] => mac_mult7.DATAB7
datab[26] => mac_mult3.DATAB8
datab[26] => mac_mult7.DATAB8
datab[27] => mac_mult3.DATAB9
datab[27] => mac_mult7.DATAB9
datab[28] => mac_mult3.DATAB10
datab[28] => mac_mult7.DATAB10
datab[29] => mac_mult3.DATAB11
datab[29] => mac_mult7.DATAB11
datab[30] => mac_mult3.DATAB12
datab[30] => mac_mult7.DATAB12
datab[31] => mac_mult3.DATAB13
datab[31] => mac_mult7.DATAB13
datab[32] => mac_mult3.DATAB14
datab[32] => mac_mult7.DATAB14
datab[33] => mac_mult3.DATAB15
datab[33] => mac_mult7.DATAB15
datab[34] => mac_mult3.DATAB16
datab[34] => mac_mult7.DATAB16
datab[35] => mac_mult3.DATAB17
datab[35] => mac_mult7.DATAB17
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[32] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[33] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[34] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[35] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[36] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[37] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[38] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[39] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[40] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[41] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[42] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[43] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[44] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[45] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[46] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[47] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[48] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[49] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[50] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[51] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[52] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[53] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[54] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[55] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[56] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[57] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[58] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[59] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[60] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[61] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[62] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[63] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[64] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[65] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[66] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[67] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[68] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[69] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[70] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[71] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|ifv|hook:IFM|ifmunitd:ifm|ifmd:\g1:2:ifm
clock => done.CLK
clock => counter[7].CLK
clock => counter[6].CLK
clock => counter[5].CLK
clock => counter[4].CLK
clock => counter[3].CLK
clock => counter[2].CLK
clock => counter[1].CLK
clock => counter[0].CLK
clock => oldr[35].CLK
clock => oldr[34].CLK
clock => oldr[33].CLK
clock => oldr[32].CLK
clock => oldr[31].CLK
clock => oldr[30].CLK
clock => oldr[29].CLK
clock => oldr[28].CLK
clock => oldr[27].CLK
clock => oldr[26].CLK
clock => oldr[25].CLK
clock => oldr[24].CLK
clock => oldr[23].CLK
clock => oldr[22].CLK
clock => oldr[21].CLK
clock => oldr[20].CLK
clock => oldr[19].CLK
clock => oldr[18].CLK
clock => oldr[17].CLK
clock => oldr[16].CLK
clock => oldr[15].CLK
clock => oldr[14].CLK
clock => oldr[13].CLK
clock => oldr[12].CLK
clock => oldr[11].CLK
clock => oldr[10].CLK
clock => oldr[9].CLK
clock => oldr[8].CLK
clock => oldr[7].CLK
clock => oldr[6].CLK
clock => oldr[5].CLK
clock => oldr[4].CLK
clock => oldr[3].CLK
clock => oldr[2].CLK
clock => oldr[1].CLK
clock => oldr[0].CLK
clock => oldi[35].CLK
clock => oldi[34].CLK
clock => oldi[33].CLK
clock => oldi[32].CLK
clock => oldi[31].CLK
clock => oldi[30].CLK
clock => oldi[29].CLK
clock => oldi[28].CLK
clock => oldi[27].CLK
clock => oldi[26].CLK
clock => oldi[25].CLK
clock => oldi[24].CLK
clock => oldi[23].CLK
clock => oldi[22].CLK
clock => oldi[21].CLK
clock => oldi[20].CLK
clock => oldi[19].CLK
clock => oldi[18].CLK
clock => oldi[17].CLK
clock => oldi[16].CLK
clock => oldi[15].CLK
clock => oldi[14].CLK
clock => oldi[13].CLK
clock => oldi[12].CLK
clock => oldi[11].CLK
clock => oldi[10].CLK
clock => oldi[9].CLK
clock => oldi[8].CLK
clock => oldi[7].CLK
clock => oldi[6].CLK
clock => oldi[5].CLK
clock => oldi[4].CLK
clock => oldi[3].CLK
clock => oldi[2].CLK
clock => oldi[1].CLK
clock => oldi[0].CLK
clock => x[9].CLK
clock => x[8].CLK
clock => x[7].CLK
clock => x[6].CLK
clock => x[5].CLK
clock => x[4].CLK
clock => x[3].CLK
clock => x[2].CLK
clock => x[1].CLK
clock => x[0].CLK
clock => y[8].CLK
clock => y[7].CLK
clock => y[6].CLK
clock => y[5].CLK
clock => y[4].CLK
clock => y[3].CLK
clock => y[2].CLK
clock => y[1].CLK
clock => y[0].CLK
clr => y~26.OUTPUTSELECT
clr => y~25.OUTPUTSELECT
clr => y~24.OUTPUTSELECT
clr => y~23.OUTPUTSELECT
clr => y~22.OUTPUTSELECT
clr => y~21.OUTPUTSELECT
clr => y~20.OUTPUTSELECT
clr => y~19.OUTPUTSELECT
clr => y~18.OUTPUTSELECT
clr => x~29.OUTPUTSELECT
clr => x~28.OUTPUTSELECT
clr => x~27.OUTPUTSELECT
clr => x~26.OUTPUTSELECT
clr => x~25.OUTPUTSELECT
clr => x~24.OUTPUTSELECT
clr => x~23.OUTPUTSELECT
clr => x~22.OUTPUTSELECT
clr => x~21.OUTPUTSELECT
clr => x~20.OUTPUTSELECT
clr => oldi~107.OUTPUTSELECT
clr => oldi~106.OUTPUTSELECT
clr => oldi~105.OUTPUTSELECT
clr => oldi~104.OUTPUTSELECT
clr => oldi~103.OUTPUTSELECT
clr => oldi~102.OUTPUTSELECT
clr => oldi~101.OUTPUTSELECT
clr => oldi~100.OUTPUTSELECT
clr => oldi~99.OUTPUTSELECT
clr => oldi~98.OUTPUTSELECT
clr => oldi~97.OUTPUTSELECT
clr => oldi~96.OUTPUTSELECT
clr => oldi~95.OUTPUTSELECT
clr => oldi~94.OUTPUTSELECT
clr => oldi~93.OUTPUTSELECT
clr => oldi~92.OUTPUTSELECT
clr => oldi~91.OUTPUTSELECT
clr => oldi~90.OUTPUTSELECT
clr => oldi~89.OUTPUTSELECT
clr => oldi~88.OUTPUTSELECT
clr => oldi~87.OUTPUTSELECT
clr => oldi~86.OUTPUTSELECT
clr => oldi~85.OUTPUTSELECT
clr => oldi~84.OUTPUTSELECT
clr => oldi~83.OUTPUTSELECT
clr => oldi~82.OUTPUTSELECT
clr => oldi~81.OUTPUTSELECT
clr => oldi~80.OUTPUTSELECT
clr => oldi~79.OUTPUTSELECT
clr => oldi~78.OUTPUTSELECT
clr => oldi~77.OUTPUTSELECT
clr => oldi~76.OUTPUTSELECT
clr => oldi~75.OUTPUTSELECT
clr => oldi~74.OUTPUTSELECT
clr => oldi~73.OUTPUTSELECT
clr => oldi~72.OUTPUTSELECT
clr => oldr~107.OUTPUTSELECT
clr => oldr~106.OUTPUTSELECT
clr => oldr~105.OUTPUTSELECT
clr => oldr~104.OUTPUTSELECT
clr => oldr~103.OUTPUTSELECT
clr => oldr~102.OUTPUTSELECT
clr => oldr~101.OUTPUTSELECT
clr => oldr~100.OUTPUTSELECT
clr => oldr~99.OUTPUTSELECT
clr => oldr~98.OUTPUTSELECT
clr => oldr~97.OUTPUTSELECT
clr => oldr~96.OUTPUTSELECT
clr => oldr~95.OUTPUTSELECT
clr => oldr~94.OUTPUTSELECT
clr => oldr~93.OUTPUTSELECT
clr => oldr~92.OUTPUTSELECT
clr => oldr~91.OUTPUTSELECT
clr => oldr~90.OUTPUTSELECT
clr => oldr~89.OUTPUTSELECT
clr => oldr~88.OUTPUTSELECT
clr => oldr~87.OUTPUTSELECT
clr => oldr~86.OUTPUTSELECT
clr => oldr~85.OUTPUTSELECT
clr => oldr~84.OUTPUTSELECT
clr => oldr~83.OUTPUTSELECT
clr => oldr~82.OUTPUTSELECT
clr => oldr~81.OUTPUTSELECT
clr => oldr~80.OUTPUTSELECT
clr => oldr~79.OUTPUTSELECT
clr => oldr~78.OUTPUTSELECT
clr => oldr~77.OUTPUTSELECT
clr => oldr~76.OUTPUTSELECT
clr => oldr~75.OUTPUTSELECT
clr => oldr~74.OUTPUTSELECT
clr => oldr~73.OUTPUTSELECT
clr => oldr~72.OUTPUTSELECT
clr => counter~31.OUTPUTSELECT
clr => counter~30.OUTPUTSELECT
clr => counter~29.OUTPUTSELECT
clr => counter~28.OUTPUTSELECT
clr => counter~27.OUTPUTSELECT
clr => counter~26.OUTPUTSELECT
clr => counter~25.OUTPUTSELECT
clr => counter~24.OUTPUTSELECT
clr => done~1.OUTPUTSELECT
clr => ready~0.IN1
compute => y~8.OUTPUTSELECT
compute => y~7.OUTPUTSELECT
compute => y~6.OUTPUTSELECT
compute => y~5.OUTPUTSELECT
compute => y~4.OUTPUTSELECT
compute => y~3.OUTPUTSELECT
compute => y~2.OUTPUTSELECT
compute => y~1.OUTPUTSELECT
compute => y~0.OUTPUTSELECT
compute => x~9.OUTPUTSELECT
compute => x~8.OUTPUTSELECT
compute => x~7.OUTPUTSELECT
compute => x~6.OUTPUTSELECT
compute => x~5.OUTPUTSELECT
compute => x~4.OUTPUTSELECT
compute => x~3.OUTPUTSELECT
compute => x~2.OUTPUTSELECT
compute => x~1.OUTPUTSELECT
compute => x~0.OUTPUTSELECT
compute => oldi~35.OUTPUTSELECT
compute => oldi~34.OUTPUTSELECT
compute => oldi~33.OUTPUTSELECT
compute => oldi~32.OUTPUTSELECT
compute => oldi~31.OUTPUTSELECT
compute => oldi~30.OUTPUTSELECT
compute => oldi~29.OUTPUTSELECT
compute => oldi~28.OUTPUTSELECT
compute => oldi~27.OUTPUTSELECT
compute => oldi~26.OUTPUTSELECT
compute => oldi~25.OUTPUTSELECT
compute => oldi~24.OUTPUTSELECT
compute => oldi~23.OUTPUTSELECT
compute => oldi~22.OUTPUTSELECT
compute => oldi~21.OUTPUTSELECT
compute => oldi~20.OUTPUTSELECT
compute => oldi~19.OUTPUTSELECT
compute => oldi~18.OUTPUTSELECT
compute => oldi~17.OUTPUTSELECT
compute => oldi~16.OUTPUTSELECT
compute => oldi~15.OUTPUTSELECT
compute => oldi~14.OUTPUTSELECT
compute => oldi~13.OUTPUTSELECT
compute => oldi~12.OUTPUTSELECT
compute => oldi~11.OUTPUTSELECT
compute => oldi~10.OUTPUTSELECT
compute => oldi~9.OUTPUTSELECT
compute => oldi~8.OUTPUTSELECT
compute => oldi~7.OUTPUTSELECT
compute => oldi~6.OUTPUTSELECT
compute => oldi~5.OUTPUTSELECT
compute => oldi~4.OUTPUTSELECT
compute => oldi~3.OUTPUTSELECT
compute => oldi~2.OUTPUTSELECT
compute => oldi~1.OUTPUTSELECT
compute => oldi~0.OUTPUTSELECT
compute => oldr~35.OUTPUTSELECT
compute => oldr~34.OUTPUTSELECT
compute => oldr~33.OUTPUTSELECT
compute => oldr~32.OUTPUTSELECT
compute => oldr~31.OUTPUTSELECT
compute => oldr~30.OUTPUTSELECT
compute => oldr~29.OUTPUTSELECT
compute => oldr~28.OUTPUTSELECT
compute => oldr~27.OUTPUTSELECT
compute => oldr~26.OUTPUTSELECT
compute => oldr~25.OUTPUTSELECT
compute => oldr~24.OUTPUTSELECT
compute => oldr~23.OUTPUTSELECT
compute => oldr~22.OUTPUTSELECT
compute => oldr~21.OUTPUTSELECT
compute => oldr~20.OUTPUTSELECT
compute => oldr~19.OUTPUTSELECT
compute => oldr~18.OUTPUTSELECT
compute => oldr~17.OUTPUTSELECT
compute => oldr~16.OUTPUTSELECT
compute => oldr~15.OUTPUTSELECT
compute => oldr~14.OUTPUTSELECT
compute => oldr~13.OUTPUTSELECT
compute => oldr~12.OUTPUTSELECT
compute => oldr~11.OUTPUTSELECT
compute => oldr~10.OUTPUTSELECT
compute => oldr~9.OUTPUTSELECT
compute => oldr~8.OUTPUTSELECT
compute => oldr~7.OUTPUTSELECT
compute => oldr~6.OUTPUTSELECT
compute => oldr~5.OUTPUTSELECT
compute => oldr~4.OUTPUTSELECT
compute => oldr~3.OUTPUTSELECT
compute => oldr~2.OUTPUTSELECT
compute => oldr~1.OUTPUTSELECT
compute => oldr~0.OUTPUTSELECT
compute => counter~15.OUTPUTSELECT
compute => counter~14.OUTPUTSELECT
compute => counter~13.OUTPUTSELECT
compute => counter~12.OUTPUTSELECT
compute => counter~11.OUTPUTSELECT
compute => counter~10.OUTPUTSELECT
compute => counter~9.OUTPUTSELECT
compute => counter~8.OUTPUTSELECT
compute => ready~0.IN0
xin[0] => x~9.DATAA
xin[1] => x~8.DATAA
xin[2] => x~7.DATAA
xin[3] => x~6.DATAA
xin[4] => x~5.DATAA
xin[5] => x~4.DATAA
xin[6] => x~3.DATAA
xin[7] => x~2.DATAA
xin[8] => x~1.DATAA
xin[9] => x~0.DATAA
yin[0] => y~8.DATAA
yin[1] => y~7.DATAA
yin[2] => y~6.DATAA
yin[3] => y~5.DATAA
yin[4] => y~4.DATAA
yin[5] => y~3.DATAA
yin[6] => y~2.DATAA
yin[7] => y~1.DATAA
yin[8] => y~0.DATAA
ain[0] => oldr~35.DATAA
ain[1] => oldr~34.DATAA
ain[2] => oldr~33.DATAA
ain[3] => oldr~32.DATAA
ain[4] => oldr~31.DATAA
ain[5] => oldr~30.DATAA
ain[6] => oldr~29.DATAA
ain[7] => oldr~28.DATAA
ain[8] => oldr~27.DATAA
ain[9] => oldr~26.DATAA
ain[10] => oldr~25.DATAA
ain[11] => oldr~24.DATAA
ain[12] => oldr~23.DATAA
ain[13] => oldr~22.DATAA
ain[14] => oldr~21.DATAA
ain[15] => oldr~20.DATAA
ain[16] => oldr~19.DATAA
ain[17] => oldr~18.DATAA
ain[18] => oldr~17.DATAA
ain[19] => oldr~16.DATAA
ain[20] => oldr~15.DATAA
ain[21] => oldr~14.DATAA
ain[22] => oldr~13.DATAA
ain[23] => oldr~12.DATAA
ain[24] => oldr~11.DATAA
ain[25] => oldr~10.DATAA
ain[26] => oldr~9.DATAA
ain[27] => oldr~8.DATAA
ain[28] => oldr~7.DATAA
ain[29] => oldr~6.DATAA
ain[30] => oldr~5.DATAA
ain[31] => oldr~4.DATAA
ain[32] => oldr~3.DATAA
ain[33] => oldr~2.DATAA
ain[34] => oldr~1.DATAA
ain[35] => oldr~0.DATAA
bin[0] => oldi~35.DATAA
bin[1] => oldi~34.DATAA
bin[2] => oldi~33.DATAA
bin[3] => oldi~32.DATAA
bin[4] => oldi~31.DATAA
bin[5] => oldi~30.DATAA
bin[6] => oldi~29.DATAA
bin[7] => oldi~28.DATAA
bin[8] => oldi~27.DATAA
bin[9] => oldi~26.DATAA
bin[10] => oldi~25.DATAA
bin[11] => oldi~24.DATAA
bin[12] => oldi~23.DATAA
bin[13] => oldi~22.DATAA
bin[14] => oldi~21.DATAA
bin[15] => oldi~20.DATAA
bin[16] => oldi~19.DATAA
bin[17] => oldi~18.DATAA
bin[18] => oldi~17.DATAA
bin[19] => oldi~16.DATAA
bin[20] => oldi~15.DATAA
bin[21] => oldi~14.DATAA
bin[22] => oldi~13.DATAA
bin[23] => oldi~12.DATAA
bin[24] => oldi~11.DATAA
bin[25] => oldi~10.DATAA
bin[26] => oldi~9.DATAA
bin[27] => oldi~8.DATAA
bin[28] => oldi~7.DATAA
bin[29] => oldi~6.DATAA
bin[30] => oldi~5.DATAA
bin[31] => oldi~4.DATAA
bin[32] => oldi~3.DATAA
bin[33] => oldi~2.DATAA
bin[34] => oldi~1.DATAA
bin[35] => oldi~0.DATAA
cr[0] => Add2.IN36
cr[1] => Add2.IN35
cr[2] => Add2.IN34
cr[3] => Add2.IN33
cr[4] => Add2.IN32
cr[5] => Add2.IN31
cr[6] => Add2.IN30
cr[7] => Add2.IN29
cr[8] => Add2.IN28
cr[9] => Add2.IN27
cr[10] => Add2.IN26
cr[11] => Add2.IN25
cr[12] => Add2.IN24
cr[13] => Add2.IN23
cr[14] => Add2.IN22
cr[15] => Add2.IN21
cr[16] => Add2.IN20
cr[17] => Add2.IN19
cr[18] => Add2.IN18
cr[19] => Add2.IN17
cr[20] => Add2.IN16
cr[21] => Add2.IN15
cr[22] => Add2.IN14
cr[23] => Add2.IN13
cr[24] => Add2.IN12
cr[25] => Add2.IN11
cr[26] => Add2.IN10
cr[27] => Add2.IN9
cr[28] => Add2.IN8
cr[29] => Add2.IN7
cr[30] => Add2.IN6
cr[31] => Add2.IN5
cr[32] => Add2.IN4
cr[33] => Add2.IN3
cr[34] => Add2.IN2
cr[35] => Add2.IN1
ci[0] => Add3.IN37
ci[1] => Add3.IN36
ci[2] => Add3.IN35
ci[3] => Add3.IN34
ci[4] => Add3.IN33
ci[5] => Add3.IN32
ci[6] => Add3.IN31
ci[7] => Add3.IN30
ci[8] => Add3.IN29
ci[9] => Add3.IN28
ci[10] => Add3.IN27
ci[11] => Add3.IN26
ci[12] => Add3.IN25
ci[13] => Add3.IN24
ci[14] => Add3.IN23
ci[15] => Add3.IN22
ci[16] => Add3.IN21
ci[17] => Add3.IN20
ci[18] => Add3.IN19
ci[19] => Add3.IN18
ci[20] => Add3.IN17
ci[21] => Add3.IN16
ci[22] => Add3.IN15
ci[23] => Add3.IN14
ci[24] => Add3.IN13
ci[25] => Add3.IN12
ci[26] => Add3.IN11
ci[27] => Add3.IN10
ci[28] => Add3.IN9
ci[29] => Add3.IN8
ci[30] => Add3.IN7
ci[31] => Add3.IN6
ci[32] => Add3.IN5
ci[33] => Add3.IN4
ci[34] => Add3.IN3
ci[35] => Add3.IN2
xout[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= x[5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= x[6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= x[7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= x[8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= x[9].DB_MAX_OUTPUT_PORT_TYPE
yout[0] <= y[0].DB_MAX_OUTPUT_PORT_TYPE
yout[1] <= y[1].DB_MAX_OUTPUT_PORT_TYPE
yout[2] <= y[2].DB_MAX_OUTPUT_PORT_TYPE
yout[3] <= y[3].DB_MAX_OUTPUT_PORT_TYPE
yout[4] <= y[4].DB_MAX_OUTPUT_PORT_TYPE
yout[5] <= y[5].DB_MAX_OUTPUT_PORT_TYPE
yout[6] <= y[6].DB_MAX_OUTPUT_PORT_TYPE
yout[7] <= y[7].DB_MAX_OUTPUT_PORT_TYPE
yout[8] <= y[8].DB_MAX_OUTPUT_PORT_TYPE
count[0] <= counter[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= counter[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= counter[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= counter[3].DB_MAX_OUTPUT_PORT_TYPE
count[4] <= counter[4].DB_MAX_OUTPUT_PORT_TYPE
count[5] <= counter[5].DB_MAX_OUTPUT_PORT_TYPE
count[6] <= counter[6].DB_MAX_OUTPUT_PORT_TYPE
count[7] <= counter[7].DB_MAX_OUTPUT_PORT_TYPE
don <= done.DB_MAX_OUTPUT_PORT_TYPE
ready <= ready~0.DB_MAX_OUTPUT_PORT_TYPE


|ifv|hook:IFM|ifmunitd:ifm|ifmd:\g1:2:ifm|sqr2:multa
dataa[0] => altsquare:altsquare_component.data[0]
dataa[1] => altsquare:altsquare_component.data[1]
dataa[2] => altsquare:altsquare_component.data[2]
dataa[3] => altsquare:altsquare_component.data[3]
dataa[4] => altsquare:altsquare_component.data[4]
dataa[5] => altsquare:altsquare_component.data[5]
dataa[6] => altsquare:altsquare_component.data[6]
dataa[7] => altsquare:altsquare_component.data[7]
dataa[8] => altsquare:altsquare_component.data[8]
dataa[9] => altsquare:altsquare_component.data[9]
dataa[10] => altsquare:altsquare_component.data[10]
dataa[11] => altsquare:altsquare_component.data[11]
dataa[12] => altsquare:altsquare_component.data[12]
dataa[13] => altsquare:altsquare_component.data[13]
dataa[14] => altsquare:altsquare_component.data[14]
dataa[15] => altsquare:altsquare_component.data[15]
dataa[16] => altsquare:altsquare_component.data[16]
dataa[17] => altsquare:altsquare_component.data[17]
dataa[18] => altsquare:altsquare_component.data[18]
dataa[19] => altsquare:altsquare_component.data[19]
dataa[20] => altsquare:altsquare_component.data[20]
dataa[21] => altsquare:altsquare_component.data[21]
dataa[22] => altsquare:altsquare_component.data[22]
dataa[23] => altsquare:altsquare_component.data[23]
dataa[24] => altsquare:altsquare_component.data[24]
dataa[25] => altsquare:altsquare_component.data[25]
dataa[26] => altsquare:altsquare_component.data[26]
dataa[27] => altsquare:altsquare_component.data[27]
dataa[28] => altsquare:altsquare_component.data[28]
dataa[29] => altsquare:altsquare_component.data[29]
dataa[30] => altsquare:altsquare_component.data[30]
dataa[31] => altsquare:altsquare_component.data[31]
dataa[32] => altsquare:altsquare_component.data[32]
dataa[33] => altsquare:altsquare_component.data[33]
dataa[34] => altsquare:altsquare_component.data[34]
dataa[35] => altsquare:altsquare_component.data[35]
result[0] <= altsquare:altsquare_component.result[0]
result[1] <= altsquare:altsquare_component.result[1]
result[2] <= altsquare:altsquare_component.result[2]
result[3] <= altsquare:altsquare_component.result[3]
result[4] <= altsquare:altsquare_component.result[4]
result[5] <= altsquare:altsquare_component.result[5]
result[6] <= altsquare:altsquare_component.result[6]
result[7] <= altsquare:altsquare_component.result[7]
result[8] <= altsquare:altsquare_component.result[8]
result[9] <= altsquare:altsquare_component.result[9]
result[10] <= altsquare:altsquare_component.result[10]
result[11] <= altsquare:altsquare_component.result[11]
result[12] <= altsquare:altsquare_component.result[12]
result[13] <= altsquare:altsquare_component.result[13]
result[14] <= altsquare:altsquare_component.result[14]
result[15] <= altsquare:altsquare_component.result[15]
result[16] <= altsquare:altsquare_component.result[16]
result[17] <= altsquare:altsquare_component.result[17]
result[18] <= altsquare:altsquare_component.result[18]
result[19] <= altsquare:altsquare_component.result[19]
result[20] <= altsquare:altsquare_component.result[20]
result[21] <= altsquare:altsquare_component.result[21]
result[22] <= altsquare:altsquare_component.result[22]
result[23] <= altsquare:altsquare_component.result[23]
result[24] <= altsquare:altsquare_component.result[24]
result[25] <= altsquare:altsquare_component.result[25]
result[26] <= altsquare:altsquare_component.result[26]
result[27] <= altsquare:altsquare_component.result[27]
result[28] <= altsquare:altsquare_component.result[28]
result[29] <= altsquare:altsquare_component.result[29]
result[30] <= altsquare:altsquare_component.result[30]
result[31] <= altsquare:altsquare_component.result[31]
result[32] <= altsquare:altsquare_component.result[32]
result[33] <= altsquare:altsquare_component.result[33]
result[34] <= altsquare:altsquare_component.result[34]
result[35] <= altsquare:altsquare_component.result[35]
result[36] <= altsquare:altsquare_component.result[36]
result[37] <= altsquare:altsquare_component.result[37]
result[38] <= altsquare:altsquare_component.result[38]
result[39] <= altsquare:altsquare_component.result[39]
result[40] <= altsquare:altsquare_component.result[40]
result[41] <= altsquare:altsquare_component.result[41]
result[42] <= altsquare:altsquare_component.result[42]
result[43] <= altsquare:altsquare_component.result[43]
result[44] <= altsquare:altsquare_component.result[44]
result[45] <= altsquare:altsquare_component.result[45]
result[46] <= altsquare:altsquare_component.result[46]
result[47] <= altsquare:altsquare_component.result[47]
result[48] <= altsquare:altsquare_component.result[48]
result[49] <= altsquare:altsquare_component.result[49]
result[50] <= altsquare:altsquare_component.result[50]
result[51] <= altsquare:altsquare_component.result[51]
result[52] <= altsquare:altsquare_component.result[52]
result[53] <= altsquare:altsquare_component.result[53]
result[54] <= altsquare:altsquare_component.result[54]
result[55] <= altsquare:altsquare_component.result[55]
result[56] <= altsquare:altsquare_component.result[56]
result[57] <= altsquare:altsquare_component.result[57]
result[58] <= altsquare:altsquare_component.result[58]
result[59] <= altsquare:altsquare_component.result[59]
result[60] <= altsquare:altsquare_component.result[60]
result[61] <= altsquare:altsquare_component.result[61]
result[62] <= altsquare:altsquare_component.result[62]
result[63] <= altsquare:altsquare_component.result[63]
result[64] <= altsquare:altsquare_component.result[64]
result[65] <= altsquare:altsquare_component.result[65]
result[66] <= altsquare:altsquare_component.result[66]
result[67] <= altsquare:altsquare_component.result[67]
result[68] <= altsquare:altsquare_component.result[68]
result[69] <= altsquare:altsquare_component.result[69]
result[70] <= altsquare:altsquare_component.result[70]
result[71] <= altsquare:altsquare_component.result[71]


|ifv|hook:IFM|ifmunitd:ifm|ifmd:\g1:2:ifm|sqr2:multa|altsquare:altsquare_component
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
data[0] => altsquare_gea:auto_generated.data[0]
data[1] => altsquare_gea:auto_generated.data[1]
data[2] => altsquare_gea:auto_generated.data[2]
data[3] => altsquare_gea:auto_generated.data[3]
data[4] => altsquare_gea:auto_generated.data[4]
data[5] => altsquare_gea:auto_generated.data[5]
data[6] => altsquare_gea:auto_generated.data[6]
data[7] => altsquare_gea:auto_generated.data[7]
data[8] => altsquare_gea:auto_generated.data[8]
data[9] => altsquare_gea:auto_generated.data[9]
data[10] => altsquare_gea:auto_generated.data[10]
data[11] => altsquare_gea:auto_generated.data[11]
data[12] => altsquare_gea:auto_generated.data[12]
data[13] => altsquare_gea:auto_generated.data[13]
data[14] => altsquare_gea:auto_generated.data[14]
data[15] => altsquare_gea:auto_generated.data[15]
data[16] => altsquare_gea:auto_generated.data[16]
data[17] => altsquare_gea:auto_generated.data[17]
data[18] => altsquare_gea:auto_generated.data[18]
data[19] => altsquare_gea:auto_generated.data[19]
data[20] => altsquare_gea:auto_generated.data[20]
data[21] => altsquare_gea:auto_generated.data[21]
data[22] => altsquare_gea:auto_generated.data[22]
data[23] => altsquare_gea:auto_generated.data[23]
data[24] => altsquare_gea:auto_generated.data[24]
data[25] => altsquare_gea:auto_generated.data[25]
data[26] => altsquare_gea:auto_generated.data[26]
data[27] => altsquare_gea:auto_generated.data[27]
data[28] => altsquare_gea:auto_generated.data[28]
data[29] => altsquare_gea:auto_generated.data[29]
data[30] => altsquare_gea:auto_generated.data[30]
data[31] => altsquare_gea:auto_generated.data[31]
data[32] => altsquare_gea:auto_generated.data[32]
data[33] => altsquare_gea:auto_generated.data[33]
data[34] => altsquare_gea:auto_generated.data[34]
data[35] => altsquare_gea:auto_generated.data[35]
ena => ~NO_FANOUT~
result[0] <= altsquare_gea:auto_generated.result[0]
result[1] <= altsquare_gea:auto_generated.result[1]
result[2] <= altsquare_gea:auto_generated.result[2]
result[3] <= altsquare_gea:auto_generated.result[3]
result[4] <= altsquare_gea:auto_generated.result[4]
result[5] <= altsquare_gea:auto_generated.result[5]
result[6] <= altsquare_gea:auto_generated.result[6]
result[7] <= altsquare_gea:auto_generated.result[7]
result[8] <= altsquare_gea:auto_generated.result[8]
result[9] <= altsquare_gea:auto_generated.result[9]
result[10] <= altsquare_gea:auto_generated.result[10]
result[11] <= altsquare_gea:auto_generated.result[11]
result[12] <= altsquare_gea:auto_generated.result[12]
result[13] <= altsquare_gea:auto_generated.result[13]
result[14] <= altsquare_gea:auto_generated.result[14]
result[15] <= altsquare_gea:auto_generated.result[15]
result[16] <= altsquare_gea:auto_generated.result[16]
result[17] <= altsquare_gea:auto_generated.result[17]
result[18] <= altsquare_gea:auto_generated.result[18]
result[19] <= altsquare_gea:auto_generated.result[19]
result[20] <= altsquare_gea:auto_generated.result[20]
result[21] <= altsquare_gea:auto_generated.result[21]
result[22] <= altsquare_gea:auto_generated.result[22]
result[23] <= altsquare_gea:auto_generated.result[23]
result[24] <= altsquare_gea:auto_generated.result[24]
result[25] <= altsquare_gea:auto_generated.result[25]
result[26] <= altsquare_gea:auto_generated.result[26]
result[27] <= altsquare_gea:auto_generated.result[27]
result[28] <= altsquare_gea:auto_generated.result[28]
result[29] <= altsquare_gea:auto_generated.result[29]
result[30] <= altsquare_gea:auto_generated.result[30]
result[31] <= altsquare_gea:auto_generated.result[31]
result[32] <= altsquare_gea:auto_generated.result[32]
result[33] <= altsquare_gea:auto_generated.result[33]
result[34] <= altsquare_gea:auto_generated.result[34]
result[35] <= altsquare_gea:auto_generated.result[35]
result[36] <= altsquare_gea:auto_generated.result[36]
result[37] <= altsquare_gea:auto_generated.result[37]
result[38] <= altsquare_gea:auto_generated.result[38]
result[39] <= altsquare_gea:auto_generated.result[39]
result[40] <= altsquare_gea:auto_generated.result[40]
result[41] <= altsquare_gea:auto_generated.result[41]
result[42] <= altsquare_gea:auto_generated.result[42]
result[43] <= altsquare_gea:auto_generated.result[43]
result[44] <= altsquare_gea:auto_generated.result[44]
result[45] <= altsquare_gea:auto_generated.result[45]
result[46] <= altsquare_gea:auto_generated.result[46]
result[47] <= altsquare_gea:auto_generated.result[47]
result[48] <= altsquare_gea:auto_generated.result[48]
result[49] <= altsquare_gea:auto_generated.result[49]
result[50] <= altsquare_gea:auto_generated.result[50]
result[51] <= altsquare_gea:auto_generated.result[51]
result[52] <= altsquare_gea:auto_generated.result[52]
result[53] <= altsquare_gea:auto_generated.result[53]
result[54] <= altsquare_gea:auto_generated.result[54]
result[55] <= altsquare_gea:auto_generated.result[55]
result[56] <= altsquare_gea:auto_generated.result[56]
result[57] <= altsquare_gea:auto_generated.result[57]
result[58] <= altsquare_gea:auto_generated.result[58]
result[59] <= altsquare_gea:auto_generated.result[59]
result[60] <= altsquare_gea:auto_generated.result[60]
result[61] <= altsquare_gea:auto_generated.result[61]
result[62] <= altsquare_gea:auto_generated.result[62]
result[63] <= altsquare_gea:auto_generated.result[63]
result[64] <= altsquare_gea:auto_generated.result[64]
result[65] <= altsquare_gea:auto_generated.result[65]
result[66] <= altsquare_gea:auto_generated.result[66]
result[67] <= altsquare_gea:auto_generated.result[67]
result[68] <= altsquare_gea:auto_generated.result[68]
result[69] <= altsquare_gea:auto_generated.result[69]
result[70] <= altsquare_gea:auto_generated.result[70]
result[71] <= altsquare_gea:auto_generated.result[71]


|ifv|hook:IFM|ifmunitd:ifm|ifmd:\g1:2:ifm|sqr2:multa|altsquare:altsquare_component|altsquare_gea:auto_generated
data[0] => result[0].DATAIN
data[0] => w1020w[0].IN1
data[0] => w1112w[0].IN1
data[0] => w1208w[0].IN1
data[0] => w120w[0].IN1
data[0] => w1308w[0].IN1
data[0] => w1412w[0].IN1
data[0] => w1520w[0].IN1
data[0] => w152w[0].IN1
data[0] => w15w[0].IN1
data[0] => w1632w[0].IN1
data[0] => w1748w[0].IN1
data[0] => w1868w[0].IN1
data[0] => w188w[0].IN1
data[0] => w1992w[0].IN1
data[0] => w19w[0].IN1
data[0] => w2120w[0].IN1
data[0] => w2252w[0].IN1
data[0] => w228w[0].IN1
data[0] => w2388w[0].IN1
data[0] => w2528w[0].IN1
data[0] => w272w[0].IN1
data[0] => w320w[0].IN1
data[0] => w32w[0].IN1
data[0] => w372w[0].IN1
data[0] => w428w[0].IN1
data[0] => w488w[0].IN1
data[0] => w48w[0].IN1
data[0] => w552w[0].IN1
data[0] => w620w[0].IN1
data[0] => w68w[0].IN1
data[0] => w692w[0].IN1
data[0] => w768w[0].IN1
data[0] => w848w[0].IN1
data[0] => w92w[0].IN1
data[0] => w932w[0].IN1
data[1] => w1024w[0].IN1
data[1] => w1116w[0].IN1
data[1] => w11w[0].IN0
data[1] => w1212w[0].IN1
data[1] => w124w[0].IN1
data[1] => w1312w[0].IN1
data[1] => w1416w[0].IN1
data[1] => w1524w[0].IN1
data[1] => w156w[0].IN1
data[1] => w15w[0].IN0
data[1] => w1636w[0].IN1
data[1] => w1752w[0].IN1
data[1] => w1872w[0].IN1
data[1] => w192w[0].IN1
data[1] => w1996w[0].IN1
data[1] => w2124w[0].IN1
data[1] => w2256w[0].IN1
data[1] => w232w[0].IN1
data[1] => w2392w[0].IN1
data[1] => w2533w[0].IN1
data[1] => w276w[0].IN1
data[1] => w28w[0].IN1
data[1] => w324w[0].IN1
data[1] => w35w[0].IN1
data[1] => w376w[0].IN1
data[1] => w432w[0].IN1
data[1] => w492w[0].IN1
data[1] => w52w[0].IN1
data[1] => w556w[0].IN1
data[1] => w624w[0].IN1
data[1] => w696w[0].IN1
data[1] => w72w[0].IN1
data[1] => w772w[0].IN1
data[1] => w852w[0].IN1
data[1] => w936w[0].IN1
data[1] => w96w[0].IN1
data[2] => w100w[0].IN1
data[2] => w1028w[0].IN1
data[2] => w1120w[0].IN1
data[2] => w1216w[0].IN1
data[2] => w128w[0].IN1
data[2] => w1316w[0].IN1
data[2] => w1420w[0].IN1
data[2] => w1528w[0].IN1
data[2] => w160w[0].IN1
data[2] => w1640w[0].IN1
data[2] => w1756w[0].IN1
data[2] => w1876w[0].IN1
data[2] => w196w[0].IN1
data[2] => w19w[0].IN0
data[2] => w2000w[0].IN1
data[2] => w2128w[0].IN1
data[2] => w2260w[0].IN1
data[2] => w236w[0].IN1
data[2] => w2396w[0].IN1
data[2] => w24w[0].IN0
data[2] => w2538w[0].IN1
data[2] => w280w[0].IN1
data[2] => w28w[0].IN0
data[2] => w328w[0].IN1
data[2] => w380w[0].IN1
data[2] => w436w[0].IN1
data[2] => w44w[0].IN1
data[2] => w496w[0].IN1
data[2] => w55w[0].IN1
data[2] => w560w[0].IN1
data[2] => w628w[0].IN1
data[2] => w700w[0].IN1
data[2] => w76w[0].IN1
data[2] => w776w[0].IN1
data[2] => w856w[0].IN1
data[2] => w940w[0].IN1
data[3] => w1032w[0].IN1
data[3] => w104w[0].IN1
data[3] => w1124w[0].IN1
data[3] => w1220w[0].IN1
data[3] => w1320w[0].IN1
data[3] => w132w[0].IN1
data[3] => w1424w[0].IN1
data[3] => w1532w[0].IN1
data[3] => w1644w[0].IN1
data[3] => w164w[0].IN1
data[3] => w1760w[0].IN1
data[3] => w1880w[0].IN1
data[3] => w2004w[0].IN1
data[3] => w200w[0].IN1
data[3] => w2132w[0].IN1
data[3] => w2264w[0].IN1
data[3] => w2400w[0].IN1
data[3] => w240w[0].IN1
data[3] => w2543w[0].IN1
data[3] => w284w[0].IN1
data[3] => w32w[0].IN0
data[3] => w332w[0].IN1
data[3] => w35w[0].IN0
data[3] => w384w[0].IN1
data[3] => w40w[0].IN0
data[3] => w440w[0].IN1
data[3] => w44w[0].IN0
data[3] => w500w[0].IN1
data[3] => w564w[0].IN1
data[3] => w632w[0].IN1
data[3] => w64w[0].IN1
data[3] => w704w[0].IN1
data[3] => w780w[0].IN1
data[3] => w79w[0].IN1
data[3] => w860w[0].IN1
data[3] => w944w[0].IN1
data[4] => w1036w[0].IN1
data[4] => w107w[0].IN1
data[4] => w1128w[0].IN1
data[4] => w1224w[0].IN1
data[4] => w1324w[0].IN1
data[4] => w136w[0].IN1
data[4] => w1428w[0].IN1
data[4] => w1536w[0].IN1
data[4] => w1648w[0].IN1
data[4] => w168w[0].IN1
data[4] => w1764w[0].IN1
data[4] => w1884w[0].IN1
data[4] => w2008w[0].IN1
data[4] => w204w[0].IN1
data[4] => w2136w[0].IN1
data[4] => w2268w[0].IN1
data[4] => w2404w[0].IN1
data[4] => w244w[0].IN1
data[4] => w2548w[0].IN1
data[4] => w288w[0].IN1
data[4] => w336w[0].IN1
data[4] => w388w[0].IN1
data[4] => w444w[0].IN1
data[4] => w48w[0].IN0
data[4] => w504w[0].IN1
data[4] => w52w[0].IN0
data[4] => w55w[0].IN0
data[4] => w568w[0].IN1
data[4] => w60w[0].IN0
data[4] => w636w[0].IN1
data[4] => w64w[0].IN0
data[4] => w708w[0].IN1
data[4] => w784w[0].IN1
data[4] => w864w[0].IN1
data[4] => w88w[0].IN1
data[4] => w948w[0].IN1
data[5] => w1040w[0].IN1
data[5] => w1132w[0].IN1
data[5] => w116w[0].IN1
data[5] => w1228w[0].IN1
data[5] => w1328w[0].IN1
data[5] => w139w[0].IN1
data[5] => w1432w[0].IN1
data[5] => w1540w[0].IN1
data[5] => w1652w[0].IN1
data[5] => w172w[0].IN1
data[5] => w1768w[0].IN1
data[5] => w1888w[0].IN1
data[5] => w2012w[0].IN1
data[5] => w208w[0].IN1
data[5] => w2140w[0].IN1
data[5] => w2272w[0].IN1
data[5] => w2408w[0].IN1
data[5] => w248w[0].IN1
data[5] => w2553w[0].IN1
data[5] => w292w[0].IN1
data[5] => w340w[0].IN1
data[5] => w392w[0].IN1
data[5] => w448w[0].IN1
data[5] => w508w[0].IN1
data[5] => w572w[0].IN1
data[5] => w640w[0].IN1
data[5] => w68w[0].IN0
data[5] => w712w[0].IN1
data[5] => w72w[0].IN0
data[5] => w76w[0].IN0
data[5] => w788w[0].IN1
data[5] => w79w[0].IN0
data[5] => w84w[0].IN0
data[5] => w868w[0].IN1
data[5] => w88w[0].IN0
data[5] => w952w[0].IN1
data[6] => w100w[0].IN0
data[6] => w1044w[0].IN1
data[6] => w104w[0].IN0
data[6] => w107w[0].IN0
data[6] => w112w[0].IN0
data[6] => w1136w[0].IN1
data[6] => w116w[0].IN0
data[6] => w1232w[0].IN1
data[6] => w1332w[0].IN1
data[6] => w1436w[0].IN1
data[6] => w148w[0].IN1
data[6] => w1544w[0].IN1
data[6] => w1656w[0].IN1
data[6] => w175w[0].IN1
data[6] => w1772w[0].IN1
data[6] => w1892w[0].IN1
data[6] => w2016w[0].IN1
data[6] => w212w[0].IN1
data[6] => w2144w[0].IN1
data[6] => w2276w[0].IN1
data[6] => w2412w[0].IN1
data[6] => w252w[0].IN1
data[6] => w2558w[0].IN1
data[6] => w296w[0].IN1
data[6] => w344w[0].IN1
data[6] => w396w[0].IN1
data[6] => w452w[0].IN1
data[6] => w512w[0].IN1
data[6] => w576w[0].IN1
data[6] => w644w[0].IN1
data[6] => w716w[0].IN1
data[6] => w792w[0].IN1
data[6] => w872w[0].IN1
data[6] => w92w[0].IN0
data[6] => w956w[0].IN1
data[6] => w96w[0].IN0
data[7] => w1048w[0].IN1
data[7] => w1140w[0].IN1
data[7] => w120w[0].IN0
data[7] => w1236w[0].IN1
data[7] => w124w[0].IN0
data[7] => w128w[0].IN0
data[7] => w132w[0].IN0
data[7] => w1336w[0].IN1
data[7] => w136w[0].IN0
data[7] => w139w[0].IN0
data[7] => w1440w[0].IN1
data[7] => w144w[0].IN0
data[7] => w148w[0].IN0
data[7] => w1548w[0].IN1
data[7] => w1660w[0].IN1
data[7] => w1776w[0].IN1
data[7] => w184w[0].IN1
data[7] => w1896w[0].IN1
data[7] => w2020w[0].IN1
data[7] => w2148w[0].IN1
data[7] => w215w[0].IN1
data[7] => w2280w[0].IN1
data[7] => w2416w[0].IN1
data[7] => w2563w[0].IN1
data[7] => w256w[0].IN1
data[7] => w300w[0].IN1
data[7] => w348w[0].IN1
data[7] => w400w[0].IN1
data[7] => w456w[0].IN1
data[7] => w516w[0].IN1
data[7] => w580w[0].IN1
data[7] => w648w[0].IN1
data[7] => w720w[0].IN1
data[7] => w796w[0].IN1
data[7] => w876w[0].IN1
data[7] => w960w[0].IN1
data[8] => w1052w[0].IN1
data[8] => w1144w[0].IN1
data[8] => w1240w[0].IN1
data[8] => w1340w[0].IN1
data[8] => w1444w[0].IN1
data[8] => w152w[0].IN0
data[8] => w1552w[0].IN1
data[8] => w156w[0].IN0
data[8] => w160w[0].IN0
data[8] => w164w[0].IN0
data[8] => w1664w[0].IN1
data[8] => w168w[0].IN0
data[8] => w172w[0].IN0
data[8] => w175w[0].IN0
data[8] => w1780w[0].IN1
data[8] => w180w[0].IN0
data[8] => w184w[0].IN0
data[8] => w1900w[0].IN1
data[8] => w2024w[0].IN1
data[8] => w2152w[0].IN1
data[8] => w224w[0].IN1
data[8] => w2284w[0].IN1
data[8] => w2420w[0].IN1
data[8] => w2568w[0].IN1
data[8] => w259w[0].IN1
data[8] => w304w[0].IN1
data[8] => w352w[0].IN1
data[8] => w404w[0].IN1
data[8] => w460w[0].IN1
data[8] => w520w[0].IN1
data[8] => w584w[0].IN1
data[8] => w652w[0].IN1
data[8] => w724w[0].IN1
data[8] => w800w[0].IN1
data[8] => w880w[0].IN1
data[8] => w964w[0].IN1
data[9] => w1056w[0].IN1
data[9] => w1148w[0].IN1
data[9] => w1244w[0].IN1
data[9] => w1344w[0].IN1
data[9] => w1448w[0].IN1
data[9] => w1556w[0].IN1
data[9] => w1668w[0].IN1
data[9] => w1784w[0].IN1
data[9] => w188w[0].IN0
data[9] => w1904w[0].IN1
data[9] => w192w[0].IN0
data[9] => w196w[0].IN0
data[9] => w200w[0].IN0
data[9] => w2028w[0].IN1
data[9] => w204w[0].IN0
data[9] => w208w[0].IN0
data[9] => w212w[0].IN0
data[9] => w2156w[0].IN1
data[9] => w215w[0].IN0
data[9] => w220w[0].IN0
data[9] => w224w[0].IN0
data[9] => w2288w[0].IN1
data[9] => w2424w[0].IN1
data[9] => w2573w[0].IN1
data[9] => w268w[0].IN1
data[9] => w307w[0].IN1
data[9] => w356w[0].IN1
data[9] => w408w[0].IN1
data[9] => w464w[0].IN1
data[9] => w524w[0].IN1
data[9] => w588w[0].IN1
data[9] => w656w[0].IN1
data[9] => w728w[0].IN1
data[9] => w804w[0].IN1
data[9] => w884w[0].IN1
data[9] => w968w[0].IN1
data[10] => w1060w[0].IN1
data[10] => w1152w[0].IN1
data[10] => w1248w[0].IN1
data[10] => w1348w[0].IN1
data[10] => w1452w[0].IN1
data[10] => w1560w[0].IN1
data[10] => w1672w[0].IN1
data[10] => w1788w[0].IN1
data[10] => w1908w[0].IN1
data[10] => w2032w[0].IN1
data[10] => w2160w[0].IN1
data[10] => w228w[0].IN0
data[10] => w2292w[0].IN1
data[10] => w232w[0].IN0
data[10] => w236w[0].IN0
data[10] => w240w[0].IN0
data[10] => w2428w[0].IN1
data[10] => w244w[0].IN0
data[10] => w248w[0].IN0
data[10] => w252w[0].IN0
data[10] => w256w[0].IN0
data[10] => w2578w[0].IN1
data[10] => w259w[0].IN0
data[10] => w264w[0].IN0
data[10] => w268w[0].IN0
data[10] => w316w[0].IN1
data[10] => w359w[0].IN1
data[10] => w412w[0].IN1
data[10] => w468w[0].IN1
data[10] => w528w[0].IN1
data[10] => w592w[0].IN1
data[10] => w660w[0].IN1
data[10] => w732w[0].IN1
data[10] => w808w[0].IN1
data[10] => w888w[0].IN1
data[10] => w972w[0].IN1
data[11] => w1064w[0].IN1
data[11] => w1156w[0].IN1
data[11] => w1252w[0].IN1
data[11] => w1352w[0].IN1
data[11] => w1456w[0].IN1
data[11] => w1564w[0].IN1
data[11] => w1676w[0].IN1
data[11] => w1792w[0].IN1
data[11] => w1912w[0].IN1
data[11] => w2036w[0].IN1
data[11] => w2164w[0].IN1
data[11] => w2296w[0].IN1
data[11] => w2432w[0].IN1
data[11] => w2583w[0].IN1
data[11] => w272w[0].IN0
data[11] => w276w[0].IN0
data[11] => w280w[0].IN0
data[11] => w284w[0].IN0
data[11] => w288w[0].IN0
data[11] => w292w[0].IN0
data[11] => w296w[0].IN0
data[11] => w300w[0].IN0
data[11] => w304w[0].IN0
data[11] => w307w[0].IN0
data[11] => w312w[0].IN0
data[11] => w316w[0].IN0
data[11] => w368w[0].IN1
data[11] => w415w[0].IN1
data[11] => w472w[0].IN1
data[11] => w532w[0].IN1
data[11] => w596w[0].IN1
data[11] => w664w[0].IN1
data[11] => w736w[0].IN1
data[11] => w812w[0].IN1
data[11] => w892w[0].IN1
data[11] => w976w[0].IN1
data[12] => w1068w[0].IN1
data[12] => w1160w[0].IN1
data[12] => w1256w[0].IN1
data[12] => w1356w[0].IN1
data[12] => w1460w[0].IN1
data[12] => w1568w[0].IN1
data[12] => w1680w[0].IN1
data[12] => w1796w[0].IN1
data[12] => w1916w[0].IN1
data[12] => w2040w[0].IN1
data[12] => w2168w[0].IN1
data[12] => w2300w[0].IN1
data[12] => w2436w[0].IN1
data[12] => w2588w[0].IN1
data[12] => w320w[0].IN0
data[12] => w324w[0].IN0
data[12] => w328w[0].IN0
data[12] => w332w[0].IN0
data[12] => w336w[0].IN0
data[12] => w340w[0].IN0
data[12] => w344w[0].IN0
data[12] => w348w[0].IN0
data[12] => w352w[0].IN0
data[12] => w356w[0].IN0
data[12] => w359w[0].IN0
data[12] => w364w[0].IN0
data[12] => w368w[0].IN0
data[12] => w424w[0].IN1
data[12] => w475w[0].IN1
data[12] => w536w[0].IN1
data[12] => w600w[0].IN1
data[12] => w668w[0].IN1
data[12] => w740w[0].IN1
data[12] => w816w[0].IN1
data[12] => w896w[0].IN1
data[12] => w980w[0].IN1
data[13] => w1072w[0].IN1
data[13] => w1164w[0].IN1
data[13] => w1260w[0].IN1
data[13] => w1360w[0].IN1
data[13] => w1464w[0].IN1
data[13] => w1572w[0].IN1
data[13] => w1684w[0].IN1
data[13] => w1800w[0].IN1
data[13] => w1920w[0].IN1
data[13] => w2044w[0].IN1
data[13] => w2172w[0].IN1
data[13] => w2304w[0].IN1
data[13] => w2440w[0].IN1
data[13] => w2593w[0].IN1
data[13] => w372w[0].IN0
data[13] => w376w[0].IN0
data[13] => w380w[0].IN0
data[13] => w384w[0].IN0
data[13] => w388w[0].IN0
data[13] => w392w[0].IN0
data[13] => w396w[0].IN0
data[13] => w400w[0].IN0
data[13] => w404w[0].IN0
data[13] => w408w[0].IN0
data[13] => w412w[0].IN0
data[13] => w415w[0].IN0
data[13] => w420w[0].IN0
data[13] => w424w[0].IN0
data[13] => w484w[0].IN1
data[13] => w539w[0].IN1
data[13] => w604w[0].IN1
data[13] => w672w[0].IN1
data[13] => w744w[0].IN1
data[13] => w820w[0].IN1
data[13] => w900w[0].IN1
data[13] => w984w[0].IN1
data[14] => w1076w[0].IN1
data[14] => w1168w[0].IN1
data[14] => w1264w[0].IN1
data[14] => w1364w[0].IN1
data[14] => w1468w[0].IN1
data[14] => w1576w[0].IN1
data[14] => w1688w[0].IN1
data[14] => w1804w[0].IN1
data[14] => w1924w[0].IN1
data[14] => w2048w[0].IN1
data[14] => w2176w[0].IN1
data[14] => w2308w[0].IN1
data[14] => w2444w[0].IN1
data[14] => w2598w[0].IN1
data[14] => w428w[0].IN0
data[14] => w432w[0].IN0
data[14] => w436w[0].IN0
data[14] => w440w[0].IN0
data[14] => w444w[0].IN0
data[14] => w448w[0].IN0
data[14] => w452w[0].IN0
data[14] => w456w[0].IN0
data[14] => w460w[0].IN0
data[14] => w464w[0].IN0
data[14] => w468w[0].IN0
data[14] => w472w[0].IN0
data[14] => w475w[0].IN0
data[14] => w480w[0].IN0
data[14] => w484w[0].IN0
data[14] => w548w[0].IN1
data[14] => w607w[0].IN1
data[14] => w676w[0].IN1
data[14] => w748w[0].IN1
data[14] => w824w[0].IN1
data[14] => w904w[0].IN1
data[14] => w988w[0].IN1
data[15] => w1080w[0].IN1
data[15] => w1172w[0].IN1
data[15] => w1268w[0].IN1
data[15] => w1368w[0].IN1
data[15] => w1472w[0].IN1
data[15] => w1580w[0].IN1
data[15] => w1692w[0].IN1
data[15] => w1808w[0].IN1
data[15] => w1928w[0].IN1
data[15] => w2052w[0].IN1
data[15] => w2180w[0].IN1
data[15] => w2312w[0].IN1
data[15] => w2448w[0].IN1
data[15] => w2603w[0].IN1
data[15] => w488w[0].IN0
data[15] => w492w[0].IN0
data[15] => w496w[0].IN0
data[15] => w500w[0].IN0
data[15] => w504w[0].IN0
data[15] => w508w[0].IN0
data[15] => w512w[0].IN0
data[15] => w516w[0].IN0
data[15] => w520w[0].IN0
data[15] => w524w[0].IN0
data[15] => w528w[0].IN0
data[15] => w532w[0].IN0
data[15] => w536w[0].IN0
data[15] => w539w[0].IN0
data[15] => w544w[0].IN0
data[15] => w548w[0].IN0
data[15] => w616w[0].IN1
data[15] => w679w[0].IN1
data[15] => w752w[0].IN1
data[15] => w828w[0].IN1
data[15] => w908w[0].IN1
data[15] => w992w[0].IN1
data[16] => w1084w[0].IN1
data[16] => w1176w[0].IN1
data[16] => w1272w[0].IN1
data[16] => w1372w[0].IN1
data[16] => w1476w[0].IN1
data[16] => w1584w[0].IN1
data[16] => w1696w[0].IN1
data[16] => w1812w[0].IN1
data[16] => w1932w[0].IN1
data[16] => w2056w[0].IN1
data[16] => w2184w[0].IN1
data[16] => w2316w[0].IN1
data[16] => w2452w[0].IN1
data[16] => w2608w[0].IN1
data[16] => w552w[0].IN0
data[16] => w556w[0].IN0
data[16] => w560w[0].IN0
data[16] => w564w[0].IN0
data[16] => w568w[0].IN0
data[16] => w572w[0].IN0
data[16] => w576w[0].IN0
data[16] => w580w[0].IN0
data[16] => w584w[0].IN0
data[16] => w588w[0].IN0
data[16] => w592w[0].IN0
data[16] => w596w[0].IN0
data[16] => w600w[0].IN0
data[16] => w604w[0].IN0
data[16] => w607w[0].IN0
data[16] => w612w[0].IN0
data[16] => w616w[0].IN0
data[16] => w688w[0].IN1
data[16] => w755w[0].IN1
data[16] => w832w[0].IN1
data[16] => w912w[0].IN1
data[16] => w996w[0].IN1
data[17] => w1000w[0].IN1
data[17] => w1088w[0].IN1
data[17] => w1180w[0].IN1
data[17] => w1276w[0].IN1
data[17] => w1376w[0].IN1
data[17] => w1480w[0].IN1
data[17] => w1588w[0].IN1
data[17] => w1700w[0].IN1
data[17] => w1816w[0].IN1
data[17] => w1936w[0].IN1
data[17] => w2060w[0].IN1
data[17] => w2188w[0].IN1
data[17] => w2320w[0].IN1
data[17] => w2456w[0].IN1
data[17] => w2613w[0].IN1
data[17] => w620w[0].IN0
data[17] => w624w[0].IN0
data[17] => w628w[0].IN0
data[17] => w632w[0].IN0
data[17] => w636w[0].IN0
data[17] => w640w[0].IN0
data[17] => w644w[0].IN0
data[17] => w648w[0].IN0
data[17] => w652w[0].IN0
data[17] => w656w[0].IN0
data[17] => w660w[0].IN0
data[17] => w664w[0].IN0
data[17] => w668w[0].IN0
data[17] => w672w[0].IN0
data[17] => w676w[0].IN0
data[17] => w679w[0].IN0
data[17] => w684w[0].IN0
data[17] => w688w[0].IN0
data[17] => w764w[0].IN1
data[17] => w835w[0].IN1
data[17] => w916w[0].IN1
data[18] => w1004w[0].IN1
data[18] => w1092w[0].IN1
data[18] => w1184w[0].IN1
data[18] => w1280w[0].IN1
data[18] => w1380w[0].IN1
data[18] => w1484w[0].IN1
data[18] => w1592w[0].IN1
data[18] => w1704w[0].IN1
data[18] => w1820w[0].IN1
data[18] => w1940w[0].IN1
data[18] => w2064w[0].IN1
data[18] => w2192w[0].IN1
data[18] => w2324w[0].IN1
data[18] => w2460w[0].IN1
data[18] => w2618w[0].IN1
data[18] => w692w[0].IN0
data[18] => w696w[0].IN0
data[18] => w700w[0].IN0
data[18] => w704w[0].IN0
data[18] => w708w[0].IN0
data[18] => w712w[0].IN0
data[18] => w716w[0].IN0
data[18] => w720w[0].IN0
data[18] => w724w[0].IN0
data[18] => w728w[0].IN0
data[18] => w732w[0].IN0
data[18] => w736w[0].IN0
data[18] => w740w[0].IN0
data[18] => w744w[0].IN0
data[18] => w748w[0].IN0
data[18] => w752w[0].IN0
data[18] => w755w[0].IN0
data[18] => w760w[0].IN0
data[18] => w764w[0].IN0
data[18] => w844w[0].IN1
data[18] => w919w[0].IN1
data[19] => w1007w[0].IN1
data[19] => w1096w[0].IN1
data[19] => w1188w[0].IN1
data[19] => w1284w[0].IN1
data[19] => w1384w[0].IN1
data[19] => w1488w[0].IN1
data[19] => w1596w[0].IN1
data[19] => w1708w[0].IN1
data[19] => w1824w[0].IN1
data[19] => w1944w[0].IN1
data[19] => w2068w[0].IN1
data[19] => w2196w[0].IN1
data[19] => w2328w[0].IN1
data[19] => w2464w[0].IN1
data[19] => w2623w[0].IN1
data[19] => w768w[0].IN0
data[19] => w772w[0].IN0
data[19] => w776w[0].IN0
data[19] => w780w[0].IN0
data[19] => w784w[0].IN0
data[19] => w788w[0].IN0
data[19] => w792w[0].IN0
data[19] => w796w[0].IN0
data[19] => w800w[0].IN0
data[19] => w804w[0].IN0
data[19] => w808w[0].IN0
data[19] => w812w[0].IN0
data[19] => w816w[0].IN0
data[19] => w820w[0].IN0
data[19] => w824w[0].IN0
data[19] => w828w[0].IN0
data[19] => w832w[0].IN0
data[19] => w835w[0].IN0
data[19] => w840w[0].IN0
data[19] => w844w[0].IN0
data[19] => w928w[0].IN1
data[20] => w1016w[0].IN1
data[20] => w1099w[0].IN1
data[20] => w1192w[0].IN1
data[20] => w1288w[0].IN1
data[20] => w1388w[0].IN1
data[20] => w1492w[0].IN1
data[20] => w1600w[0].IN1
data[20] => w1712w[0].IN1
data[20] => w1828w[0].IN1
data[20] => w1948w[0].IN1
data[20] => w2072w[0].IN1
data[20] => w2200w[0].IN1
data[20] => w2332w[0].IN1
data[20] => w2468w[0].IN1
data[20] => w2628w[0].IN1
data[20] => w848w[0].IN0
data[20] => w852w[0].IN0
data[20] => w856w[0].IN0
data[20] => w860w[0].IN0
data[20] => w864w[0].IN0
data[20] => w868w[0].IN0
data[20] => w872w[0].IN0
data[20] => w876w[0].IN0
data[20] => w880w[0].IN0
data[20] => w884w[0].IN0
data[20] => w888w[0].IN0
data[20] => w892w[0].IN0
data[20] => w896w[0].IN0
data[20] => w900w[0].IN0
data[20] => w904w[0].IN0
data[20] => w908w[0].IN0
data[20] => w912w[0].IN0
data[20] => w916w[0].IN0
data[20] => w919w[0].IN0
data[20] => w924w[0].IN0
data[20] => w928w[0].IN0
data[21] => w1000w[0].IN0
data[21] => w1004w[0].IN0
data[21] => w1007w[0].IN0
data[21] => w1012w[0].IN0
data[21] => w1016w[0].IN0
data[21] => w1108w[0].IN1
data[21] => w1195w[0].IN1
data[21] => w1292w[0].IN1
data[21] => w1392w[0].IN1
data[21] => w1496w[0].IN1
data[21] => w1604w[0].IN1
data[21] => w1716w[0].IN1
data[21] => w1832w[0].IN1
data[21] => w1952w[0].IN1
data[21] => w2076w[0].IN1
data[21] => w2204w[0].IN1
data[21] => w2336w[0].IN1
data[21] => w2472w[0].IN1
data[21] => w2633w[0].IN1
data[21] => w932w[0].IN0
data[21] => w936w[0].IN0
data[21] => w940w[0].IN0
data[21] => w944w[0].IN0
data[21] => w948w[0].IN0
data[21] => w952w[0].IN0
data[21] => w956w[0].IN0
data[21] => w960w[0].IN0
data[21] => w964w[0].IN0
data[21] => w968w[0].IN0
data[21] => w972w[0].IN0
data[21] => w976w[0].IN0
data[21] => w980w[0].IN0
data[21] => w984w[0].IN0
data[21] => w988w[0].IN0
data[21] => w992w[0].IN0
data[21] => w996w[0].IN0
data[22] => w1020w[0].IN0
data[22] => w1024w[0].IN0
data[22] => w1028w[0].IN0
data[22] => w1032w[0].IN0
data[22] => w1036w[0].IN0
data[22] => w1040w[0].IN0
data[22] => w1044w[0].IN0
data[22] => w1048w[0].IN0
data[22] => w1052w[0].IN0
data[22] => w1056w[0].IN0
data[22] => w1060w[0].IN0
data[22] => w1064w[0].IN0
data[22] => w1068w[0].IN0
data[22] => w1072w[0].IN0
data[22] => w1076w[0].IN0
data[22] => w1080w[0].IN0
data[22] => w1084w[0].IN0
data[22] => w1088w[0].IN0
data[22] => w1092w[0].IN0
data[22] => w1096w[0].IN0
data[22] => w1099w[0].IN0
data[22] => w1104w[0].IN0
data[22] => w1108w[0].IN0
data[22] => w1204w[0].IN1
data[22] => w1295w[0].IN1
data[22] => w1396w[0].IN1
data[22] => w1500w[0].IN1
data[22] => w1608w[0].IN1
data[22] => w1720w[0].IN1
data[22] => w1836w[0].IN1
data[22] => w1956w[0].IN1
data[22] => w2080w[0].IN1
data[22] => w2208w[0].IN1
data[22] => w2340w[0].IN1
data[22] => w2476w[0].IN1
data[22] => w2638w[0].IN1
data[23] => w1112w[0].IN0
data[23] => w1116w[0].IN0
data[23] => w1120w[0].IN0
data[23] => w1124w[0].IN0
data[23] => w1128w[0].IN0
data[23] => w1132w[0].IN0
data[23] => w1136w[0].IN0
data[23] => w1140w[0].IN0
data[23] => w1144w[0].IN0
data[23] => w1148w[0].IN0
data[23] => w1152w[0].IN0
data[23] => w1156w[0].IN0
data[23] => w1160w[0].IN0
data[23] => w1164w[0].IN0
data[23] => w1168w[0].IN0
data[23] => w1172w[0].IN0
data[23] => w1176w[0].IN0
data[23] => w1180w[0].IN0
data[23] => w1184w[0].IN0
data[23] => w1188w[0].IN0
data[23] => w1192w[0].IN0
data[23] => w1195w[0].IN0
data[23] => w1200w[0].IN0
data[23] => w1204w[0].IN0
data[23] => w1304w[0].IN1
data[23] => w1399w[0].IN1
data[23] => w1504w[0].IN1
data[23] => w1612w[0].IN1
data[23] => w1724w[0].IN1
data[23] => w1840w[0].IN1
data[23] => w1960w[0].IN1
data[23] => w2084w[0].IN1
data[23] => w2212w[0].IN1
data[23] => w2344w[0].IN1
data[23] => w2480w[0].IN1
data[23] => w2643w[0].IN1
data[24] => w1208w[0].IN0
data[24] => w1212w[0].IN0
data[24] => w1216w[0].IN0
data[24] => w1220w[0].IN0
data[24] => w1224w[0].IN0
data[24] => w1228w[0].IN0
data[24] => w1232w[0].IN0
data[24] => w1236w[0].IN0
data[24] => w1240w[0].IN0
data[24] => w1244w[0].IN0
data[24] => w1248w[0].IN0
data[24] => w1252w[0].IN0
data[24] => w1256w[0].IN0
data[24] => w1260w[0].IN0
data[24] => w1264w[0].IN0
data[24] => w1268w[0].IN0
data[24] => w1272w[0].IN0
data[24] => w1276w[0].IN0
data[24] => w1280w[0].IN0
data[24] => w1284w[0].IN0
data[24] => w1288w[0].IN0
data[24] => w1292w[0].IN0
data[24] => w1295w[0].IN0
data[24] => w1300w[0].IN0
data[24] => w1304w[0].IN0
data[24] => w1408w[0].IN1
data[24] => w1507w[0].IN1
data[24] => w1616w[0].IN1
data[24] => w1728w[0].IN1
data[24] => w1844w[0].IN1
data[24] => w1964w[0].IN1
data[24] => w2088w[0].IN1
data[24] => w2216w[0].IN1
data[24] => w2348w[0].IN1
data[24] => w2484w[0].IN1
data[24] => w2648w[0].IN1
data[25] => w1308w[0].IN0
data[25] => w1312w[0].IN0
data[25] => w1316w[0].IN0
data[25] => w1320w[0].IN0
data[25] => w1324w[0].IN0
data[25] => w1328w[0].IN0
data[25] => w1332w[0].IN0
data[25] => w1336w[0].IN0
data[25] => w1340w[0].IN0
data[25] => w1344w[0].IN0
data[25] => w1348w[0].IN0
data[25] => w1352w[0].IN0
data[25] => w1356w[0].IN0
data[25] => w1360w[0].IN0
data[25] => w1364w[0].IN0
data[25] => w1368w[0].IN0
data[25] => w1372w[0].IN0
data[25] => w1376w[0].IN0
data[25] => w1380w[0].IN0
data[25] => w1384w[0].IN0
data[25] => w1388w[0].IN0
data[25] => w1392w[0].IN0
data[25] => w1396w[0].IN0
data[25] => w1399w[0].IN0
data[25] => w1404w[0].IN0
data[25] => w1408w[0].IN0
data[25] => w1516w[0].IN1
data[25] => w1619w[0].IN1
data[25] => w1732w[0].IN1
data[25] => w1848w[0].IN1
data[25] => w1968w[0].IN1
data[25] => w2092w[0].IN1
data[25] => w2220w[0].IN1
data[25] => w2352w[0].IN1
data[25] => w2488w[0].IN1
data[25] => w2653w[0].IN1
data[26] => w1412w[0].IN0
data[26] => w1416w[0].IN0
data[26] => w1420w[0].IN0
data[26] => w1424w[0].IN0
data[26] => w1428w[0].IN0
data[26] => w1432w[0].IN0
data[26] => w1436w[0].IN0
data[26] => w1440w[0].IN0
data[26] => w1444w[0].IN0
data[26] => w1448w[0].IN0
data[26] => w1452w[0].IN0
data[26] => w1456w[0].IN0
data[26] => w1460w[0].IN0
data[26] => w1464w[0].IN0
data[26] => w1468w[0].IN0
data[26] => w1472w[0].IN0
data[26] => w1476w[0].IN0
data[26] => w1480w[0].IN0
data[26] => w1484w[0].IN0
data[26] => w1488w[0].IN0
data[26] => w1492w[0].IN0
data[26] => w1496w[0].IN0
data[26] => w1500w[0].IN0
data[26] => w1504w[0].IN0
data[26] => w1507w[0].IN0
data[26] => w1512w[0].IN0
data[26] => w1516w[0].IN0
data[26] => w1628w[0].IN1
data[26] => w1735w[0].IN1
data[26] => w1852w[0].IN1
data[26] => w1972w[0].IN1
data[26] => w2096w[0].IN1
data[26] => w2224w[0].IN1
data[26] => w2356w[0].IN1
data[26] => w2492w[0].IN1
data[26] => w2658w[0].IN1
data[27] => w1520w[0].IN0
data[27] => w1524w[0].IN0
data[27] => w1528w[0].IN0
data[27] => w1532w[0].IN0
data[27] => w1536w[0].IN0
data[27] => w1540w[0].IN0
data[27] => w1544w[0].IN0
data[27] => w1548w[0].IN0
data[27] => w1552w[0].IN0
data[27] => w1556w[0].IN0
data[27] => w1560w[0].IN0
data[27] => w1564w[0].IN0
data[27] => w1568w[0].IN0
data[27] => w1572w[0].IN0
data[27] => w1576w[0].IN0
data[27] => w1580w[0].IN0
data[27] => w1584w[0].IN0
data[27] => w1588w[0].IN0
data[27] => w1592w[0].IN0
data[27] => w1596w[0].IN0
data[27] => w1600w[0].IN0
data[27] => w1604w[0].IN0
data[27] => w1608w[0].IN0
data[27] => w1612w[0].IN0
data[27] => w1616w[0].IN0
data[27] => w1619w[0].IN0
data[27] => w1624w[0].IN0
data[27] => w1628w[0].IN0
data[27] => w1744w[0].IN1
data[27] => w1855w[0].IN1
data[27] => w1976w[0].IN1
data[27] => w2100w[0].IN1
data[27] => w2228w[0].IN1
data[27] => w2360w[0].IN1
data[27] => w2496w[0].IN1
data[27] => w2663w[0].IN1
data[28] => w1632w[0].IN0
data[28] => w1636w[0].IN0
data[28] => w1640w[0].IN0
data[28] => w1644w[0].IN0
data[28] => w1648w[0].IN0
data[28] => w1652w[0].IN0
data[28] => w1656w[0].IN0
data[28] => w1660w[0].IN0
data[28] => w1664w[0].IN0
data[28] => w1668w[0].IN0
data[28] => w1672w[0].IN0
data[28] => w1676w[0].IN0
data[28] => w1680w[0].IN0
data[28] => w1684w[0].IN0
data[28] => w1688w[0].IN0
data[28] => w1692w[0].IN0
data[28] => w1696w[0].IN0
data[28] => w1700w[0].IN0
data[28] => w1704w[0].IN0
data[28] => w1708w[0].IN0
data[28] => w1712w[0].IN0
data[28] => w1716w[0].IN0
data[28] => w1720w[0].IN0
data[28] => w1724w[0].IN0
data[28] => w1728w[0].IN0
data[28] => w1732w[0].IN0
data[28] => w1735w[0].IN0
data[28] => w1740w[0].IN0
data[28] => w1744w[0].IN0
data[28] => w1864w[0].IN1
data[28] => w1979w[0].IN1
data[28] => w2104w[0].IN1
data[28] => w2232w[0].IN1
data[28] => w2364w[0].IN1
data[28] => w2500w[0].IN1
data[28] => w2668w[0].IN1
data[29] => w1748w[0].IN0
data[29] => w1752w[0].IN0
data[29] => w1756w[0].IN0
data[29] => w1760w[0].IN0
data[29] => w1764w[0].IN0
data[29] => w1768w[0].IN0
data[29] => w1772w[0].IN0
data[29] => w1776w[0].IN0
data[29] => w1780w[0].IN0
data[29] => w1784w[0].IN0
data[29] => w1788w[0].IN0
data[29] => w1792w[0].IN0
data[29] => w1796w[0].IN0
data[29] => w1800w[0].IN0
data[29] => w1804w[0].IN0
data[29] => w1808w[0].IN0
data[29] => w1812w[0].IN0
data[29] => w1816w[0].IN0
data[29] => w1820w[0].IN0
data[29] => w1824w[0].IN0
data[29] => w1828w[0].IN0
data[29] => w1832w[0].IN0
data[29] => w1836w[0].IN0
data[29] => w1840w[0].IN0
data[29] => w1844w[0].IN0
data[29] => w1848w[0].IN0
data[29] => w1852w[0].IN0
data[29] => w1855w[0].IN0
data[29] => w1860w[0].IN0
data[29] => w1864w[0].IN0
data[29] => w1988w[0].IN1
data[29] => w2107w[0].IN1
data[29] => w2236w[0].IN1
data[29] => w2368w[0].IN1
data[29] => w2504w[0].IN1
data[29] => w2673w[0].IN1
data[30] => w1868w[0].IN0
data[30] => w1872w[0].IN0
data[30] => w1876w[0].IN0
data[30] => w1880w[0].IN0
data[30] => w1884w[0].IN0
data[30] => w1888w[0].IN0
data[30] => w1892w[0].IN0
data[30] => w1896w[0].IN0
data[30] => w1900w[0].IN0
data[30] => w1904w[0].IN0
data[30] => w1908w[0].IN0
data[30] => w1912w[0].IN0
data[30] => w1916w[0].IN0
data[30] => w1920w[0].IN0
data[30] => w1924w[0].IN0
data[30] => w1928w[0].IN0
data[30] => w1932w[0].IN0
data[30] => w1936w[0].IN0
data[30] => w1940w[0].IN0
data[30] => w1944w[0].IN0
data[30] => w1948w[0].IN0
data[30] => w1952w[0].IN0
data[30] => w1956w[0].IN0
data[30] => w1960w[0].IN0
data[30] => w1964w[0].IN0
data[30] => w1968w[0].IN0
data[30] => w1972w[0].IN0
data[30] => w1976w[0].IN0
data[30] => w1979w[0].IN0
data[30] => w1984w[0].IN0
data[30] => w1988w[0].IN0
data[30] => w2116w[0].IN1
data[30] => w2239w[0].IN1
data[30] => w2372w[0].IN1
data[30] => w2508w[0].IN1
data[30] => w2678w[0].IN1
data[31] => w1992w[0].IN0
data[31] => w1996w[0].IN0
data[31] => w2000w[0].IN0
data[31] => w2004w[0].IN0
data[31] => w2008w[0].IN0
data[31] => w2012w[0].IN0
data[31] => w2016w[0].IN0
data[31] => w2020w[0].IN0
data[31] => w2024w[0].IN0
data[31] => w2028w[0].IN0
data[31] => w2032w[0].IN0
data[31] => w2036w[0].IN0
data[31] => w2040w[0].IN0
data[31] => w2044w[0].IN0
data[31] => w2048w[0].IN0
data[31] => w2052w[0].IN0
data[31] => w2056w[0].IN0
data[31] => w2060w[0].IN0
data[31] => w2064w[0].IN0
data[31] => w2068w[0].IN0
data[31] => w2072w[0].IN0
data[31] => w2076w[0].IN0
data[31] => w2080w[0].IN0
data[31] => w2084w[0].IN0
data[31] => w2088w[0].IN0
data[31] => w2092w[0].IN0
data[31] => w2096w[0].IN0
data[31] => w2100w[0].IN0
data[31] => w2104w[0].IN0
data[31] => w2107w[0].IN0
data[31] => w2112w[0].IN0
data[31] => w2116w[0].IN0
data[31] => w2248w[0].IN1
data[31] => w2375w[0].IN1
data[31] => w2512w[0].IN1
data[31] => w2683w[0].IN1
data[32] => w2120w[0].IN0
data[32] => w2124w[0].IN0
data[32] => w2128w[0].IN0
data[32] => w2132w[0].IN0
data[32] => w2136w[0].IN0
data[32] => w2140w[0].IN0
data[32] => w2144w[0].IN0
data[32] => w2148w[0].IN0
data[32] => w2152w[0].IN0
data[32] => w2156w[0].IN0
data[32] => w2160w[0].IN0
data[32] => w2164w[0].IN0
data[32] => w2168w[0].IN0
data[32] => w2172w[0].IN0
data[32] => w2176w[0].IN0
data[32] => w2180w[0].IN0
data[32] => w2184w[0].IN0
data[32] => w2188w[0].IN0
data[32] => w2192w[0].IN0
data[32] => w2196w[0].IN0
data[32] => w2200w[0].IN0
data[32] => w2204w[0].IN0
data[32] => w2208w[0].IN0
data[32] => w2212w[0].IN0
data[32] => w2216w[0].IN0
data[32] => w2220w[0].IN0
data[32] => w2224w[0].IN0
data[32] => w2228w[0].IN0
data[32] => w2232w[0].IN0
data[32] => w2236w[0].IN0
data[32] => w2239w[0].IN0
data[32] => w2244w[0].IN0
data[32] => w2248w[0].IN0
data[32] => w2384w[0].IN1
data[32] => w2515w[0].IN1
data[32] => w2688w[0].IN1
data[33] => w2252w[0].IN0
data[33] => w2256w[0].IN0
data[33] => w2260w[0].IN0
data[33] => w2264w[0].IN0
data[33] => w2268w[0].IN0
data[33] => w2272w[0].IN0
data[33] => w2276w[0].IN0
data[33] => w2280w[0].IN0
data[33] => w2284w[0].IN0
data[33] => w2288w[0].IN0
data[33] => w2292w[0].IN0
data[33] => w2296w[0].IN0
data[33] => w2300w[0].IN0
data[33] => w2304w[0].IN0
data[33] => w2308w[0].IN0
data[33] => w2312w[0].IN0
data[33] => w2316w[0].IN0
data[33] => w2320w[0].IN0
data[33] => w2324w[0].IN0
data[33] => w2328w[0].IN0
data[33] => w2332w[0].IN0
data[33] => w2336w[0].IN0
data[33] => w2340w[0].IN0
data[33] => w2344w[0].IN0
data[33] => w2348w[0].IN0
data[33] => w2352w[0].IN0
data[33] => w2356w[0].IN0
data[33] => w2360w[0].IN0
data[33] => w2364w[0].IN0
data[33] => w2368w[0].IN0
data[33] => w2372w[0].IN0
data[33] => w2375w[0].IN0
data[33] => w2380w[0].IN0
data[33] => w2384w[0].IN0
data[33] => w2524w[0].IN1
data[33] => w2692w[0].IN1
data[34] => w2388w[0].IN0
data[34] => w2392w[0].IN0
data[34] => w2396w[0].IN0
data[34] => w2400w[0].IN0
data[34] => w2404w[0].IN0
data[34] => w2408w[0].IN0
data[34] => w2412w[0].IN0
data[34] => w2416w[0].IN0
data[34] => w2420w[0].IN0
data[34] => w2424w[0].IN0
data[34] => w2428w[0].IN0
data[34] => w2432w[0].IN0
data[34] => w2436w[0].IN0
data[34] => w2440w[0].IN0
data[34] => w2444w[0].IN0
data[34] => w2448w[0].IN0
data[34] => w2452w[0].IN0
data[34] => w2456w[0].IN0
data[34] => w2460w[0].IN0
data[34] => w2464w[0].IN0
data[34] => w2468w[0].IN0
data[34] => w2472w[0].IN0
data[34] => w2476w[0].IN0
data[34] => w2480w[0].IN0
data[34] => w2484w[0].IN0
data[34] => w2488w[0].IN0
data[34] => w2492w[0].IN0
data[34] => w2496w[0].IN0
data[34] => w2500w[0].IN0
data[34] => w2504w[0].IN0
data[34] => w2508w[0].IN0
data[34] => w2512w[0].IN0
data[34] => w2515w[0].IN0
data[34] => w2520w[0].IN0
data[34] => w2524w[0].IN0
data[35] => w2528w[0].IN0
data[35] => w2533w[0].IN0
data[35] => w2538w[0].IN0
data[35] => w2543w[0].IN0
data[35] => w2548w[0].IN0
data[35] => w2553w[0].IN0
data[35] => w2558w[0].IN0
data[35] => w2563w[0].IN0
data[35] => w2568w[0].IN0
data[35] => w2573w[0].IN0
data[35] => w2578w[0].IN0
data[35] => w2583w[0].IN0
data[35] => w2588w[0].IN0
data[35] => w2593w[0].IN0
data[35] => w2598w[0].IN0
data[35] => w2603w[0].IN0
data[35] => w2608w[0].IN0
data[35] => w2613w[0].IN0
data[35] => w2618w[0].IN0
data[35] => w2623w[0].IN0
data[35] => w2628w[0].IN0
data[35] => w2633w[0].IN0
data[35] => w2638w[0].IN0
data[35] => w2643w[0].IN0
data[35] => w2648w[0].IN0
data[35] => w2653w[0].IN0
data[35] => w2658w[0].IN0
data[35] => w2663w[0].IN0
data[35] => w2668w[0].IN0
data[35] => w2673w[0].IN0
data[35] => w2678w[0].IN0
data[35] => w2683w[0].IN0
data[35] => w2688w[0].IN0
data[35] => w2692w[0].IN0
data[35] => w2698w[0].IN0
result[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= <GND>
result[2] <= w11w[0].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sft4a[0].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sft4a[1].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sft4a[2].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sft4a[3].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sft4a[4].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sft4a[5].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sft4a[6].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sft4a[7].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sft4a[8].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sft4a[9].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sft4a[10].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sft4a[11].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sft4a[12].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= sft4a[13].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= sft4a[14].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sft4a[15].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sft4a[16].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sft4a[17].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sft4a[18].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sft4a[19].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sft4a[20].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sft4a[21].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sft4a[22].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sft4a[23].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sft4a[24].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sft4a[25].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sft4a[26].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sft4a[27].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sft4a[28].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= sft4a[29].DB_MAX_OUTPUT_PORT_TYPE
result[33] <= sft4a[30].DB_MAX_OUTPUT_PORT_TYPE
result[34] <= sft4a[31].DB_MAX_OUTPUT_PORT_TYPE
result[35] <= sft4a[32].DB_MAX_OUTPUT_PORT_TYPE
result[36] <= sft4a[33].DB_MAX_OUTPUT_PORT_TYPE
result[37] <= sft4a[34].DB_MAX_OUTPUT_PORT_TYPE
result[38] <= sft4a[35].DB_MAX_OUTPUT_PORT_TYPE
result[39] <= sft4a[36].DB_MAX_OUTPUT_PORT_TYPE
result[40] <= sft4a[37].DB_MAX_OUTPUT_PORT_TYPE
result[41] <= sft4a[38].DB_MAX_OUTPUT_PORT_TYPE
result[42] <= sft4a[39].DB_MAX_OUTPUT_PORT_TYPE
result[43] <= sft4a[40].DB_MAX_OUTPUT_PORT_TYPE
result[44] <= sft4a[41].DB_MAX_OUTPUT_PORT_TYPE
result[45] <= sft4a[42].DB_MAX_OUTPUT_PORT_TYPE
result[46] <= sft4a[43].DB_MAX_OUTPUT_PORT_TYPE
result[47] <= sft4a[44].DB_MAX_OUTPUT_PORT_TYPE
result[48] <= sft4a[45].DB_MAX_OUTPUT_PORT_TYPE
result[49] <= sft4a[46].DB_MAX_OUTPUT_PORT_TYPE
result[50] <= sft4a[47].DB_MAX_OUTPUT_PORT_TYPE
result[51] <= sft4a[48].DB_MAX_OUTPUT_PORT_TYPE
result[52] <= sft4a[49].DB_MAX_OUTPUT_PORT_TYPE
result[53] <= sft4a[50].DB_MAX_OUTPUT_PORT_TYPE
result[54] <= sft4a[51].DB_MAX_OUTPUT_PORT_TYPE
result[55] <= sft4a[52].DB_MAX_OUTPUT_PORT_TYPE
result[56] <= sft4a[53].DB_MAX_OUTPUT_PORT_TYPE
result[57] <= sft4a[54].DB_MAX_OUTPUT_PORT_TYPE
result[58] <= sft4a[55].DB_MAX_OUTPUT_PORT_TYPE
result[59] <= sft4a[56].DB_MAX_OUTPUT_PORT_TYPE
result[60] <= sft4a[57].DB_MAX_OUTPUT_PORT_TYPE
result[61] <= sft4a[58].DB_MAX_OUTPUT_PORT_TYPE
result[62] <= sft4a[59].DB_MAX_OUTPUT_PORT_TYPE
result[63] <= sft4a[60].DB_MAX_OUTPUT_PORT_TYPE
result[64] <= sft4a[61].DB_MAX_OUTPUT_PORT_TYPE
result[65] <= sft4a[62].DB_MAX_OUTPUT_PORT_TYPE
result[66] <= sft4a[63].DB_MAX_OUTPUT_PORT_TYPE
result[67] <= sft4a[64].DB_MAX_OUTPUT_PORT_TYPE
result[68] <= sft4a[65].DB_MAX_OUTPUT_PORT_TYPE
result[69] <= sft4a[66].DB_MAX_OUTPUT_PORT_TYPE
result[70] <= sft4a[67].DB_MAX_OUTPUT_PORT_TYPE
result[71] <= sft4a[68].DB_MAX_OUTPUT_PORT_TYPE


|ifv|hook:IFM|ifmunitd:ifm|ifmd:\g1:2:ifm|sqr2:multb
dataa[0] => altsquare:altsquare_component.data[0]
dataa[1] => altsquare:altsquare_component.data[1]
dataa[2] => altsquare:altsquare_component.data[2]
dataa[3] => altsquare:altsquare_component.data[3]
dataa[4] => altsquare:altsquare_component.data[4]
dataa[5] => altsquare:altsquare_component.data[5]
dataa[6] => altsquare:altsquare_component.data[6]
dataa[7] => altsquare:altsquare_component.data[7]
dataa[8] => altsquare:altsquare_component.data[8]
dataa[9] => altsquare:altsquare_component.data[9]
dataa[10] => altsquare:altsquare_component.data[10]
dataa[11] => altsquare:altsquare_component.data[11]
dataa[12] => altsquare:altsquare_component.data[12]
dataa[13] => altsquare:altsquare_component.data[13]
dataa[14] => altsquare:altsquare_component.data[14]
dataa[15] => altsquare:altsquare_component.data[15]
dataa[16] => altsquare:altsquare_component.data[16]
dataa[17] => altsquare:altsquare_component.data[17]
dataa[18] => altsquare:altsquare_component.data[18]
dataa[19] => altsquare:altsquare_component.data[19]
dataa[20] => altsquare:altsquare_component.data[20]
dataa[21] => altsquare:altsquare_component.data[21]
dataa[22] => altsquare:altsquare_component.data[22]
dataa[23] => altsquare:altsquare_component.data[23]
dataa[24] => altsquare:altsquare_component.data[24]
dataa[25] => altsquare:altsquare_component.data[25]
dataa[26] => altsquare:altsquare_component.data[26]
dataa[27] => altsquare:altsquare_component.data[27]
dataa[28] => altsquare:altsquare_component.data[28]
dataa[29] => altsquare:altsquare_component.data[29]
dataa[30] => altsquare:altsquare_component.data[30]
dataa[31] => altsquare:altsquare_component.data[31]
dataa[32] => altsquare:altsquare_component.data[32]
dataa[33] => altsquare:altsquare_component.data[33]
dataa[34] => altsquare:altsquare_component.data[34]
dataa[35] => altsquare:altsquare_component.data[35]
result[0] <= altsquare:altsquare_component.result[0]
result[1] <= altsquare:altsquare_component.result[1]
result[2] <= altsquare:altsquare_component.result[2]
result[3] <= altsquare:altsquare_component.result[3]
result[4] <= altsquare:altsquare_component.result[4]
result[5] <= altsquare:altsquare_component.result[5]
result[6] <= altsquare:altsquare_component.result[6]
result[7] <= altsquare:altsquare_component.result[7]
result[8] <= altsquare:altsquare_component.result[8]
result[9] <= altsquare:altsquare_component.result[9]
result[10] <= altsquare:altsquare_component.result[10]
result[11] <= altsquare:altsquare_component.result[11]
result[12] <= altsquare:altsquare_component.result[12]
result[13] <= altsquare:altsquare_component.result[13]
result[14] <= altsquare:altsquare_component.result[14]
result[15] <= altsquare:altsquare_component.result[15]
result[16] <= altsquare:altsquare_component.result[16]
result[17] <= altsquare:altsquare_component.result[17]
result[18] <= altsquare:altsquare_component.result[18]
result[19] <= altsquare:altsquare_component.result[19]
result[20] <= altsquare:altsquare_component.result[20]
result[21] <= altsquare:altsquare_component.result[21]
result[22] <= altsquare:altsquare_component.result[22]
result[23] <= altsquare:altsquare_component.result[23]
result[24] <= altsquare:altsquare_component.result[24]
result[25] <= altsquare:altsquare_component.result[25]
result[26] <= altsquare:altsquare_component.result[26]
result[27] <= altsquare:altsquare_component.result[27]
result[28] <= altsquare:altsquare_component.result[28]
result[29] <= altsquare:altsquare_component.result[29]
result[30] <= altsquare:altsquare_component.result[30]
result[31] <= altsquare:altsquare_component.result[31]
result[32] <= altsquare:altsquare_component.result[32]
result[33] <= altsquare:altsquare_component.result[33]
result[34] <= altsquare:altsquare_component.result[34]
result[35] <= altsquare:altsquare_component.result[35]
result[36] <= altsquare:altsquare_component.result[36]
result[37] <= altsquare:altsquare_component.result[37]
result[38] <= altsquare:altsquare_component.result[38]
result[39] <= altsquare:altsquare_component.result[39]
result[40] <= altsquare:altsquare_component.result[40]
result[41] <= altsquare:altsquare_component.result[41]
result[42] <= altsquare:altsquare_component.result[42]
result[43] <= altsquare:altsquare_component.result[43]
result[44] <= altsquare:altsquare_component.result[44]
result[45] <= altsquare:altsquare_component.result[45]
result[46] <= altsquare:altsquare_component.result[46]
result[47] <= altsquare:altsquare_component.result[47]
result[48] <= altsquare:altsquare_component.result[48]
result[49] <= altsquare:altsquare_component.result[49]
result[50] <= altsquare:altsquare_component.result[50]
result[51] <= altsquare:altsquare_component.result[51]
result[52] <= altsquare:altsquare_component.result[52]
result[53] <= altsquare:altsquare_component.result[53]
result[54] <= altsquare:altsquare_component.result[54]
result[55] <= altsquare:altsquare_component.result[55]
result[56] <= altsquare:altsquare_component.result[56]
result[57] <= altsquare:altsquare_component.result[57]
result[58] <= altsquare:altsquare_component.result[58]
result[59] <= altsquare:altsquare_component.result[59]
result[60] <= altsquare:altsquare_component.result[60]
result[61] <= altsquare:altsquare_component.result[61]
result[62] <= altsquare:altsquare_component.result[62]
result[63] <= altsquare:altsquare_component.result[63]
result[64] <= altsquare:altsquare_component.result[64]
result[65] <= altsquare:altsquare_component.result[65]
result[66] <= altsquare:altsquare_component.result[66]
result[67] <= altsquare:altsquare_component.result[67]
result[68] <= altsquare:altsquare_component.result[68]
result[69] <= altsquare:altsquare_component.result[69]
result[70] <= altsquare:altsquare_component.result[70]
result[71] <= altsquare:altsquare_component.result[71]


|ifv|hook:IFM|ifmunitd:ifm|ifmd:\g1:2:ifm|sqr2:multb|altsquare:altsquare_component
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
data[0] => altsquare_gea:auto_generated.data[0]
data[1] => altsquare_gea:auto_generated.data[1]
data[2] => altsquare_gea:auto_generated.data[2]
data[3] => altsquare_gea:auto_generated.data[3]
data[4] => altsquare_gea:auto_generated.data[4]
data[5] => altsquare_gea:auto_generated.data[5]
data[6] => altsquare_gea:auto_generated.data[6]
data[7] => altsquare_gea:auto_generated.data[7]
data[8] => altsquare_gea:auto_generated.data[8]
data[9] => altsquare_gea:auto_generated.data[9]
data[10] => altsquare_gea:auto_generated.data[10]
data[11] => altsquare_gea:auto_generated.data[11]
data[12] => altsquare_gea:auto_generated.data[12]
data[13] => altsquare_gea:auto_generated.data[13]
data[14] => altsquare_gea:auto_generated.data[14]
data[15] => altsquare_gea:auto_generated.data[15]
data[16] => altsquare_gea:auto_generated.data[16]
data[17] => altsquare_gea:auto_generated.data[17]
data[18] => altsquare_gea:auto_generated.data[18]
data[19] => altsquare_gea:auto_generated.data[19]
data[20] => altsquare_gea:auto_generated.data[20]
data[21] => altsquare_gea:auto_generated.data[21]
data[22] => altsquare_gea:auto_generated.data[22]
data[23] => altsquare_gea:auto_generated.data[23]
data[24] => altsquare_gea:auto_generated.data[24]
data[25] => altsquare_gea:auto_generated.data[25]
data[26] => altsquare_gea:auto_generated.data[26]
data[27] => altsquare_gea:auto_generated.data[27]
data[28] => altsquare_gea:auto_generated.data[28]
data[29] => altsquare_gea:auto_generated.data[29]
data[30] => altsquare_gea:auto_generated.data[30]
data[31] => altsquare_gea:auto_generated.data[31]
data[32] => altsquare_gea:auto_generated.data[32]
data[33] => altsquare_gea:auto_generated.data[33]
data[34] => altsquare_gea:auto_generated.data[34]
data[35] => altsquare_gea:auto_generated.data[35]
ena => ~NO_FANOUT~
result[0] <= altsquare_gea:auto_generated.result[0]
result[1] <= altsquare_gea:auto_generated.result[1]
result[2] <= altsquare_gea:auto_generated.result[2]
result[3] <= altsquare_gea:auto_generated.result[3]
result[4] <= altsquare_gea:auto_generated.result[4]
result[5] <= altsquare_gea:auto_generated.result[5]
result[6] <= altsquare_gea:auto_generated.result[6]
result[7] <= altsquare_gea:auto_generated.result[7]
result[8] <= altsquare_gea:auto_generated.result[8]
result[9] <= altsquare_gea:auto_generated.result[9]
result[10] <= altsquare_gea:auto_generated.result[10]
result[11] <= altsquare_gea:auto_generated.result[11]
result[12] <= altsquare_gea:auto_generated.result[12]
result[13] <= altsquare_gea:auto_generated.result[13]
result[14] <= altsquare_gea:auto_generated.result[14]
result[15] <= altsquare_gea:auto_generated.result[15]
result[16] <= altsquare_gea:auto_generated.result[16]
result[17] <= altsquare_gea:auto_generated.result[17]
result[18] <= altsquare_gea:auto_generated.result[18]
result[19] <= altsquare_gea:auto_generated.result[19]
result[20] <= altsquare_gea:auto_generated.result[20]
result[21] <= altsquare_gea:auto_generated.result[21]
result[22] <= altsquare_gea:auto_generated.result[22]
result[23] <= altsquare_gea:auto_generated.result[23]
result[24] <= altsquare_gea:auto_generated.result[24]
result[25] <= altsquare_gea:auto_generated.result[25]
result[26] <= altsquare_gea:auto_generated.result[26]
result[27] <= altsquare_gea:auto_generated.result[27]
result[28] <= altsquare_gea:auto_generated.result[28]
result[29] <= altsquare_gea:auto_generated.result[29]
result[30] <= altsquare_gea:auto_generated.result[30]
result[31] <= altsquare_gea:auto_generated.result[31]
result[32] <= altsquare_gea:auto_generated.result[32]
result[33] <= altsquare_gea:auto_generated.result[33]
result[34] <= altsquare_gea:auto_generated.result[34]
result[35] <= altsquare_gea:auto_generated.result[35]
result[36] <= altsquare_gea:auto_generated.result[36]
result[37] <= altsquare_gea:auto_generated.result[37]
result[38] <= altsquare_gea:auto_generated.result[38]
result[39] <= altsquare_gea:auto_generated.result[39]
result[40] <= altsquare_gea:auto_generated.result[40]
result[41] <= altsquare_gea:auto_generated.result[41]
result[42] <= altsquare_gea:auto_generated.result[42]
result[43] <= altsquare_gea:auto_generated.result[43]
result[44] <= altsquare_gea:auto_generated.result[44]
result[45] <= altsquare_gea:auto_generated.result[45]
result[46] <= altsquare_gea:auto_generated.result[46]
result[47] <= altsquare_gea:auto_generated.result[47]
result[48] <= altsquare_gea:auto_generated.result[48]
result[49] <= altsquare_gea:auto_generated.result[49]
result[50] <= altsquare_gea:auto_generated.result[50]
result[51] <= altsquare_gea:auto_generated.result[51]
result[52] <= altsquare_gea:auto_generated.result[52]
result[53] <= altsquare_gea:auto_generated.result[53]
result[54] <= altsquare_gea:auto_generated.result[54]
result[55] <= altsquare_gea:auto_generated.result[55]
result[56] <= altsquare_gea:auto_generated.result[56]
result[57] <= altsquare_gea:auto_generated.result[57]
result[58] <= altsquare_gea:auto_generated.result[58]
result[59] <= altsquare_gea:auto_generated.result[59]
result[60] <= altsquare_gea:auto_generated.result[60]
result[61] <= altsquare_gea:auto_generated.result[61]
result[62] <= altsquare_gea:auto_generated.result[62]
result[63] <= altsquare_gea:auto_generated.result[63]
result[64] <= altsquare_gea:auto_generated.result[64]
result[65] <= altsquare_gea:auto_generated.result[65]
result[66] <= altsquare_gea:auto_generated.result[66]
result[67] <= altsquare_gea:auto_generated.result[67]
result[68] <= altsquare_gea:auto_generated.result[68]
result[69] <= altsquare_gea:auto_generated.result[69]
result[70] <= altsquare_gea:auto_generated.result[70]
result[71] <= altsquare_gea:auto_generated.result[71]


|ifv|hook:IFM|ifmunitd:ifm|ifmd:\g1:2:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated
data[0] => result[0].DATAIN
data[0] => w1020w[0].IN1
data[0] => w1112w[0].IN1
data[0] => w1208w[0].IN1
data[0] => w120w[0].IN1
data[0] => w1308w[0].IN1
data[0] => w1412w[0].IN1
data[0] => w1520w[0].IN1
data[0] => w152w[0].IN1
data[0] => w15w[0].IN1
data[0] => w1632w[0].IN1
data[0] => w1748w[0].IN1
data[0] => w1868w[0].IN1
data[0] => w188w[0].IN1
data[0] => w1992w[0].IN1
data[0] => w19w[0].IN1
data[0] => w2120w[0].IN1
data[0] => w2252w[0].IN1
data[0] => w228w[0].IN1
data[0] => w2388w[0].IN1
data[0] => w2528w[0].IN1
data[0] => w272w[0].IN1
data[0] => w320w[0].IN1
data[0] => w32w[0].IN1
data[0] => w372w[0].IN1
data[0] => w428w[0].IN1
data[0] => w488w[0].IN1
data[0] => w48w[0].IN1
data[0] => w552w[0].IN1
data[0] => w620w[0].IN1
data[0] => w68w[0].IN1
data[0] => w692w[0].IN1
data[0] => w768w[0].IN1
data[0] => w848w[0].IN1
data[0] => w92w[0].IN1
data[0] => w932w[0].IN1
data[1] => w1024w[0].IN1
data[1] => w1116w[0].IN1
data[1] => w11w[0].IN0
data[1] => w1212w[0].IN1
data[1] => w124w[0].IN1
data[1] => w1312w[0].IN1
data[1] => w1416w[0].IN1
data[1] => w1524w[0].IN1
data[1] => w156w[0].IN1
data[1] => w15w[0].IN0
data[1] => w1636w[0].IN1
data[1] => w1752w[0].IN1
data[1] => w1872w[0].IN1
data[1] => w192w[0].IN1
data[1] => w1996w[0].IN1
data[1] => w2124w[0].IN1
data[1] => w2256w[0].IN1
data[1] => w232w[0].IN1
data[1] => w2392w[0].IN1
data[1] => w2533w[0].IN1
data[1] => w276w[0].IN1
data[1] => w28w[0].IN1
data[1] => w324w[0].IN1
data[1] => w35w[0].IN1
data[1] => w376w[0].IN1
data[1] => w432w[0].IN1
data[1] => w492w[0].IN1
data[1] => w52w[0].IN1
data[1] => w556w[0].IN1
data[1] => w624w[0].IN1
data[1] => w696w[0].IN1
data[1] => w72w[0].IN1
data[1] => w772w[0].IN1
data[1] => w852w[0].IN1
data[1] => w936w[0].IN1
data[1] => w96w[0].IN1
data[2] => w100w[0].IN1
data[2] => w1028w[0].IN1
data[2] => w1120w[0].IN1
data[2] => w1216w[0].IN1
data[2] => w128w[0].IN1
data[2] => w1316w[0].IN1
data[2] => w1420w[0].IN1
data[2] => w1528w[0].IN1
data[2] => w160w[0].IN1
data[2] => w1640w[0].IN1
data[2] => w1756w[0].IN1
data[2] => w1876w[0].IN1
data[2] => w196w[0].IN1
data[2] => w19w[0].IN0
data[2] => w2000w[0].IN1
data[2] => w2128w[0].IN1
data[2] => w2260w[0].IN1
data[2] => w236w[0].IN1
data[2] => w2396w[0].IN1
data[2] => w24w[0].IN0
data[2] => w2538w[0].IN1
data[2] => w280w[0].IN1
data[2] => w28w[0].IN0
data[2] => w328w[0].IN1
data[2] => w380w[0].IN1
data[2] => w436w[0].IN1
data[2] => w44w[0].IN1
data[2] => w496w[0].IN1
data[2] => w55w[0].IN1
data[2] => w560w[0].IN1
data[2] => w628w[0].IN1
data[2] => w700w[0].IN1
data[2] => w76w[0].IN1
data[2] => w776w[0].IN1
data[2] => w856w[0].IN1
data[2] => w940w[0].IN1
data[3] => w1032w[0].IN1
data[3] => w104w[0].IN1
data[3] => w1124w[0].IN1
data[3] => w1220w[0].IN1
data[3] => w1320w[0].IN1
data[3] => w132w[0].IN1
data[3] => w1424w[0].IN1
data[3] => w1532w[0].IN1
data[3] => w1644w[0].IN1
data[3] => w164w[0].IN1
data[3] => w1760w[0].IN1
data[3] => w1880w[0].IN1
data[3] => w2004w[0].IN1
data[3] => w200w[0].IN1
data[3] => w2132w[0].IN1
data[3] => w2264w[0].IN1
data[3] => w2400w[0].IN1
data[3] => w240w[0].IN1
data[3] => w2543w[0].IN1
data[3] => w284w[0].IN1
data[3] => w32w[0].IN0
data[3] => w332w[0].IN1
data[3] => w35w[0].IN0
data[3] => w384w[0].IN1
data[3] => w40w[0].IN0
data[3] => w440w[0].IN1
data[3] => w44w[0].IN0
data[3] => w500w[0].IN1
data[3] => w564w[0].IN1
data[3] => w632w[0].IN1
data[3] => w64w[0].IN1
data[3] => w704w[0].IN1
data[3] => w780w[0].IN1
data[3] => w79w[0].IN1
data[3] => w860w[0].IN1
data[3] => w944w[0].IN1
data[4] => w1036w[0].IN1
data[4] => w107w[0].IN1
data[4] => w1128w[0].IN1
data[4] => w1224w[0].IN1
data[4] => w1324w[0].IN1
data[4] => w136w[0].IN1
data[4] => w1428w[0].IN1
data[4] => w1536w[0].IN1
data[4] => w1648w[0].IN1
data[4] => w168w[0].IN1
data[4] => w1764w[0].IN1
data[4] => w1884w[0].IN1
data[4] => w2008w[0].IN1
data[4] => w204w[0].IN1
data[4] => w2136w[0].IN1
data[4] => w2268w[0].IN1
data[4] => w2404w[0].IN1
data[4] => w244w[0].IN1
data[4] => w2548w[0].IN1
data[4] => w288w[0].IN1
data[4] => w336w[0].IN1
data[4] => w388w[0].IN1
data[4] => w444w[0].IN1
data[4] => w48w[0].IN0
data[4] => w504w[0].IN1
data[4] => w52w[0].IN0
data[4] => w55w[0].IN0
data[4] => w568w[0].IN1
data[4] => w60w[0].IN0
data[4] => w636w[0].IN1
data[4] => w64w[0].IN0
data[4] => w708w[0].IN1
data[4] => w784w[0].IN1
data[4] => w864w[0].IN1
data[4] => w88w[0].IN1
data[4] => w948w[0].IN1
data[5] => w1040w[0].IN1
data[5] => w1132w[0].IN1
data[5] => w116w[0].IN1
data[5] => w1228w[0].IN1
data[5] => w1328w[0].IN1
data[5] => w139w[0].IN1
data[5] => w1432w[0].IN1
data[5] => w1540w[0].IN1
data[5] => w1652w[0].IN1
data[5] => w172w[0].IN1
data[5] => w1768w[0].IN1
data[5] => w1888w[0].IN1
data[5] => w2012w[0].IN1
data[5] => w208w[0].IN1
data[5] => w2140w[0].IN1
data[5] => w2272w[0].IN1
data[5] => w2408w[0].IN1
data[5] => w248w[0].IN1
data[5] => w2553w[0].IN1
data[5] => w292w[0].IN1
data[5] => w340w[0].IN1
data[5] => w392w[0].IN1
data[5] => w448w[0].IN1
data[5] => w508w[0].IN1
data[5] => w572w[0].IN1
data[5] => w640w[0].IN1
data[5] => w68w[0].IN0
data[5] => w712w[0].IN1
data[5] => w72w[0].IN0
data[5] => w76w[0].IN0
data[5] => w788w[0].IN1
data[5] => w79w[0].IN0
data[5] => w84w[0].IN0
data[5] => w868w[0].IN1
data[5] => w88w[0].IN0
data[5] => w952w[0].IN1
data[6] => w100w[0].IN0
data[6] => w1044w[0].IN1
data[6] => w104w[0].IN0
data[6] => w107w[0].IN0
data[6] => w112w[0].IN0
data[6] => w1136w[0].IN1
data[6] => w116w[0].IN0
data[6] => w1232w[0].IN1
data[6] => w1332w[0].IN1
data[6] => w1436w[0].IN1
data[6] => w148w[0].IN1
data[6] => w1544w[0].IN1
data[6] => w1656w[0].IN1
data[6] => w175w[0].IN1
data[6] => w1772w[0].IN1
data[6] => w1892w[0].IN1
data[6] => w2016w[0].IN1
data[6] => w212w[0].IN1
data[6] => w2144w[0].IN1
data[6] => w2276w[0].IN1
data[6] => w2412w[0].IN1
data[6] => w252w[0].IN1
data[6] => w2558w[0].IN1
data[6] => w296w[0].IN1
data[6] => w344w[0].IN1
data[6] => w396w[0].IN1
data[6] => w452w[0].IN1
data[6] => w512w[0].IN1
data[6] => w576w[0].IN1
data[6] => w644w[0].IN1
data[6] => w716w[0].IN1
data[6] => w792w[0].IN1
data[6] => w872w[0].IN1
data[6] => w92w[0].IN0
data[6] => w956w[0].IN1
data[6] => w96w[0].IN0
data[7] => w1048w[0].IN1
data[7] => w1140w[0].IN1
data[7] => w120w[0].IN0
data[7] => w1236w[0].IN1
data[7] => w124w[0].IN0
data[7] => w128w[0].IN0
data[7] => w132w[0].IN0
data[7] => w1336w[0].IN1
data[7] => w136w[0].IN0
data[7] => w139w[0].IN0
data[7] => w1440w[0].IN1
data[7] => w144w[0].IN0
data[7] => w148w[0].IN0
data[7] => w1548w[0].IN1
data[7] => w1660w[0].IN1
data[7] => w1776w[0].IN1
data[7] => w184w[0].IN1
data[7] => w1896w[0].IN1
data[7] => w2020w[0].IN1
data[7] => w2148w[0].IN1
data[7] => w215w[0].IN1
data[7] => w2280w[0].IN1
data[7] => w2416w[0].IN1
data[7] => w2563w[0].IN1
data[7] => w256w[0].IN1
data[7] => w300w[0].IN1
data[7] => w348w[0].IN1
data[7] => w400w[0].IN1
data[7] => w456w[0].IN1
data[7] => w516w[0].IN1
data[7] => w580w[0].IN1
data[7] => w648w[0].IN1
data[7] => w720w[0].IN1
data[7] => w796w[0].IN1
data[7] => w876w[0].IN1
data[7] => w960w[0].IN1
data[8] => w1052w[0].IN1
data[8] => w1144w[0].IN1
data[8] => w1240w[0].IN1
data[8] => w1340w[0].IN1
data[8] => w1444w[0].IN1
data[8] => w152w[0].IN0
data[8] => w1552w[0].IN1
data[8] => w156w[0].IN0
data[8] => w160w[0].IN0
data[8] => w164w[0].IN0
data[8] => w1664w[0].IN1
data[8] => w168w[0].IN0
data[8] => w172w[0].IN0
data[8] => w175w[0].IN0
data[8] => w1780w[0].IN1
data[8] => w180w[0].IN0
data[8] => w184w[0].IN0
data[8] => w1900w[0].IN1
data[8] => w2024w[0].IN1
data[8] => w2152w[0].IN1
data[8] => w224w[0].IN1
data[8] => w2284w[0].IN1
data[8] => w2420w[0].IN1
data[8] => w2568w[0].IN1
data[8] => w259w[0].IN1
data[8] => w304w[0].IN1
data[8] => w352w[0].IN1
data[8] => w404w[0].IN1
data[8] => w460w[0].IN1
data[8] => w520w[0].IN1
data[8] => w584w[0].IN1
data[8] => w652w[0].IN1
data[8] => w724w[0].IN1
data[8] => w800w[0].IN1
data[8] => w880w[0].IN1
data[8] => w964w[0].IN1
data[9] => w1056w[0].IN1
data[9] => w1148w[0].IN1
data[9] => w1244w[0].IN1
data[9] => w1344w[0].IN1
data[9] => w1448w[0].IN1
data[9] => w1556w[0].IN1
data[9] => w1668w[0].IN1
data[9] => w1784w[0].IN1
data[9] => w188w[0].IN0
data[9] => w1904w[0].IN1
data[9] => w192w[0].IN0
data[9] => w196w[0].IN0
data[9] => w200w[0].IN0
data[9] => w2028w[0].IN1
data[9] => w204w[0].IN0
data[9] => w208w[0].IN0
data[9] => w212w[0].IN0
data[9] => w2156w[0].IN1
data[9] => w215w[0].IN0
data[9] => w220w[0].IN0
data[9] => w224w[0].IN0
data[9] => w2288w[0].IN1
data[9] => w2424w[0].IN1
data[9] => w2573w[0].IN1
data[9] => w268w[0].IN1
data[9] => w307w[0].IN1
data[9] => w356w[0].IN1
data[9] => w408w[0].IN1
data[9] => w464w[0].IN1
data[9] => w524w[0].IN1
data[9] => w588w[0].IN1
data[9] => w656w[0].IN1
data[9] => w728w[0].IN1
data[9] => w804w[0].IN1
data[9] => w884w[0].IN1
data[9] => w968w[0].IN1
data[10] => w1060w[0].IN1
data[10] => w1152w[0].IN1
data[10] => w1248w[0].IN1
data[10] => w1348w[0].IN1
data[10] => w1452w[0].IN1
data[10] => w1560w[0].IN1
data[10] => w1672w[0].IN1
data[10] => w1788w[0].IN1
data[10] => w1908w[0].IN1
data[10] => w2032w[0].IN1
data[10] => w2160w[0].IN1
data[10] => w228w[0].IN0
data[10] => w2292w[0].IN1
data[10] => w232w[0].IN0
data[10] => w236w[0].IN0
data[10] => w240w[0].IN0
data[10] => w2428w[0].IN1
data[10] => w244w[0].IN0
data[10] => w248w[0].IN0
data[10] => w252w[0].IN0
data[10] => w256w[0].IN0
data[10] => w2578w[0].IN1
data[10] => w259w[0].IN0
data[10] => w264w[0].IN0
data[10] => w268w[0].IN0
data[10] => w316w[0].IN1
data[10] => w359w[0].IN1
data[10] => w412w[0].IN1
data[10] => w468w[0].IN1
data[10] => w528w[0].IN1
data[10] => w592w[0].IN1
data[10] => w660w[0].IN1
data[10] => w732w[0].IN1
data[10] => w808w[0].IN1
data[10] => w888w[0].IN1
data[10] => w972w[0].IN1
data[11] => w1064w[0].IN1
data[11] => w1156w[0].IN1
data[11] => w1252w[0].IN1
data[11] => w1352w[0].IN1
data[11] => w1456w[0].IN1
data[11] => w1564w[0].IN1
data[11] => w1676w[0].IN1
data[11] => w1792w[0].IN1
data[11] => w1912w[0].IN1
data[11] => w2036w[0].IN1
data[11] => w2164w[0].IN1
data[11] => w2296w[0].IN1
data[11] => w2432w[0].IN1
data[11] => w2583w[0].IN1
data[11] => w272w[0].IN0
data[11] => w276w[0].IN0
data[11] => w280w[0].IN0
data[11] => w284w[0].IN0
data[11] => w288w[0].IN0
data[11] => w292w[0].IN0
data[11] => w296w[0].IN0
data[11] => w300w[0].IN0
data[11] => w304w[0].IN0
data[11] => w307w[0].IN0
data[11] => w312w[0].IN0
data[11] => w316w[0].IN0
data[11] => w368w[0].IN1
data[11] => w415w[0].IN1
data[11] => w472w[0].IN1
data[11] => w532w[0].IN1
data[11] => w596w[0].IN1
data[11] => w664w[0].IN1
data[11] => w736w[0].IN1
data[11] => w812w[0].IN1
data[11] => w892w[0].IN1
data[11] => w976w[0].IN1
data[12] => w1068w[0].IN1
data[12] => w1160w[0].IN1
data[12] => w1256w[0].IN1
data[12] => w1356w[0].IN1
data[12] => w1460w[0].IN1
data[12] => w1568w[0].IN1
data[12] => w1680w[0].IN1
data[12] => w1796w[0].IN1
data[12] => w1916w[0].IN1
data[12] => w2040w[0].IN1
data[12] => w2168w[0].IN1
data[12] => w2300w[0].IN1
data[12] => w2436w[0].IN1
data[12] => w2588w[0].IN1
data[12] => w320w[0].IN0
data[12] => w324w[0].IN0
data[12] => w328w[0].IN0
data[12] => w332w[0].IN0
data[12] => w336w[0].IN0
data[12] => w340w[0].IN0
data[12] => w344w[0].IN0
data[12] => w348w[0].IN0
data[12] => w352w[0].IN0
data[12] => w356w[0].IN0
data[12] => w359w[0].IN0
data[12] => w364w[0].IN0
data[12] => w368w[0].IN0
data[12] => w424w[0].IN1
data[12] => w475w[0].IN1
data[12] => w536w[0].IN1
data[12] => w600w[0].IN1
data[12] => w668w[0].IN1
data[12] => w740w[0].IN1
data[12] => w816w[0].IN1
data[12] => w896w[0].IN1
data[12] => w980w[0].IN1
data[13] => w1072w[0].IN1
data[13] => w1164w[0].IN1
data[13] => w1260w[0].IN1
data[13] => w1360w[0].IN1
data[13] => w1464w[0].IN1
data[13] => w1572w[0].IN1
data[13] => w1684w[0].IN1
data[13] => w1800w[0].IN1
data[13] => w1920w[0].IN1
data[13] => w2044w[0].IN1
data[13] => w2172w[0].IN1
data[13] => w2304w[0].IN1
data[13] => w2440w[0].IN1
data[13] => w2593w[0].IN1
data[13] => w372w[0].IN0
data[13] => w376w[0].IN0
data[13] => w380w[0].IN0
data[13] => w384w[0].IN0
data[13] => w388w[0].IN0
data[13] => w392w[0].IN0
data[13] => w396w[0].IN0
data[13] => w400w[0].IN0
data[13] => w404w[0].IN0
data[13] => w408w[0].IN0
data[13] => w412w[0].IN0
data[13] => w415w[0].IN0
data[13] => w420w[0].IN0
data[13] => w424w[0].IN0
data[13] => w484w[0].IN1
data[13] => w539w[0].IN1
data[13] => w604w[0].IN1
data[13] => w672w[0].IN1
data[13] => w744w[0].IN1
data[13] => w820w[0].IN1
data[13] => w900w[0].IN1
data[13] => w984w[0].IN1
data[14] => w1076w[0].IN1
data[14] => w1168w[0].IN1
data[14] => w1264w[0].IN1
data[14] => w1364w[0].IN1
data[14] => w1468w[0].IN1
data[14] => w1576w[0].IN1
data[14] => w1688w[0].IN1
data[14] => w1804w[0].IN1
data[14] => w1924w[0].IN1
data[14] => w2048w[0].IN1
data[14] => w2176w[0].IN1
data[14] => w2308w[0].IN1
data[14] => w2444w[0].IN1
data[14] => w2598w[0].IN1
data[14] => w428w[0].IN0
data[14] => w432w[0].IN0
data[14] => w436w[0].IN0
data[14] => w440w[0].IN0
data[14] => w444w[0].IN0
data[14] => w448w[0].IN0
data[14] => w452w[0].IN0
data[14] => w456w[0].IN0
data[14] => w460w[0].IN0
data[14] => w464w[0].IN0
data[14] => w468w[0].IN0
data[14] => w472w[0].IN0
data[14] => w475w[0].IN0
data[14] => w480w[0].IN0
data[14] => w484w[0].IN0
data[14] => w548w[0].IN1
data[14] => w607w[0].IN1
data[14] => w676w[0].IN1
data[14] => w748w[0].IN1
data[14] => w824w[0].IN1
data[14] => w904w[0].IN1
data[14] => w988w[0].IN1
data[15] => w1080w[0].IN1
data[15] => w1172w[0].IN1
data[15] => w1268w[0].IN1
data[15] => w1368w[0].IN1
data[15] => w1472w[0].IN1
data[15] => w1580w[0].IN1
data[15] => w1692w[0].IN1
data[15] => w1808w[0].IN1
data[15] => w1928w[0].IN1
data[15] => w2052w[0].IN1
data[15] => w2180w[0].IN1
data[15] => w2312w[0].IN1
data[15] => w2448w[0].IN1
data[15] => w2603w[0].IN1
data[15] => w488w[0].IN0
data[15] => w492w[0].IN0
data[15] => w496w[0].IN0
data[15] => w500w[0].IN0
data[15] => w504w[0].IN0
data[15] => w508w[0].IN0
data[15] => w512w[0].IN0
data[15] => w516w[0].IN0
data[15] => w520w[0].IN0
data[15] => w524w[0].IN0
data[15] => w528w[0].IN0
data[15] => w532w[0].IN0
data[15] => w536w[0].IN0
data[15] => w539w[0].IN0
data[15] => w544w[0].IN0
data[15] => w548w[0].IN0
data[15] => w616w[0].IN1
data[15] => w679w[0].IN1
data[15] => w752w[0].IN1
data[15] => w828w[0].IN1
data[15] => w908w[0].IN1
data[15] => w992w[0].IN1
data[16] => w1084w[0].IN1
data[16] => w1176w[0].IN1
data[16] => w1272w[0].IN1
data[16] => w1372w[0].IN1
data[16] => w1476w[0].IN1
data[16] => w1584w[0].IN1
data[16] => w1696w[0].IN1
data[16] => w1812w[0].IN1
data[16] => w1932w[0].IN1
data[16] => w2056w[0].IN1
data[16] => w2184w[0].IN1
data[16] => w2316w[0].IN1
data[16] => w2452w[0].IN1
data[16] => w2608w[0].IN1
data[16] => w552w[0].IN0
data[16] => w556w[0].IN0
data[16] => w560w[0].IN0
data[16] => w564w[0].IN0
data[16] => w568w[0].IN0
data[16] => w572w[0].IN0
data[16] => w576w[0].IN0
data[16] => w580w[0].IN0
data[16] => w584w[0].IN0
data[16] => w588w[0].IN0
data[16] => w592w[0].IN0
data[16] => w596w[0].IN0
data[16] => w600w[0].IN0
data[16] => w604w[0].IN0
data[16] => w607w[0].IN0
data[16] => w612w[0].IN0
data[16] => w616w[0].IN0
data[16] => w688w[0].IN1
data[16] => w755w[0].IN1
data[16] => w832w[0].IN1
data[16] => w912w[0].IN1
data[16] => w996w[0].IN1
data[17] => w1000w[0].IN1
data[17] => w1088w[0].IN1
data[17] => w1180w[0].IN1
data[17] => w1276w[0].IN1
data[17] => w1376w[0].IN1
data[17] => w1480w[0].IN1
data[17] => w1588w[0].IN1
data[17] => w1700w[0].IN1
data[17] => w1816w[0].IN1
data[17] => w1936w[0].IN1
data[17] => w2060w[0].IN1
data[17] => w2188w[0].IN1
data[17] => w2320w[0].IN1
data[17] => w2456w[0].IN1
data[17] => w2613w[0].IN1
data[17] => w620w[0].IN0
data[17] => w624w[0].IN0
data[17] => w628w[0].IN0
data[17] => w632w[0].IN0
data[17] => w636w[0].IN0
data[17] => w640w[0].IN0
data[17] => w644w[0].IN0
data[17] => w648w[0].IN0
data[17] => w652w[0].IN0
data[17] => w656w[0].IN0
data[17] => w660w[0].IN0
data[17] => w664w[0].IN0
data[17] => w668w[0].IN0
data[17] => w672w[0].IN0
data[17] => w676w[0].IN0
data[17] => w679w[0].IN0
data[17] => w684w[0].IN0
data[17] => w688w[0].IN0
data[17] => w764w[0].IN1
data[17] => w835w[0].IN1
data[17] => w916w[0].IN1
data[18] => w1004w[0].IN1
data[18] => w1092w[0].IN1
data[18] => w1184w[0].IN1
data[18] => w1280w[0].IN1
data[18] => w1380w[0].IN1
data[18] => w1484w[0].IN1
data[18] => w1592w[0].IN1
data[18] => w1704w[0].IN1
data[18] => w1820w[0].IN1
data[18] => w1940w[0].IN1
data[18] => w2064w[0].IN1
data[18] => w2192w[0].IN1
data[18] => w2324w[0].IN1
data[18] => w2460w[0].IN1
data[18] => w2618w[0].IN1
data[18] => w692w[0].IN0
data[18] => w696w[0].IN0
data[18] => w700w[0].IN0
data[18] => w704w[0].IN0
data[18] => w708w[0].IN0
data[18] => w712w[0].IN0
data[18] => w716w[0].IN0
data[18] => w720w[0].IN0
data[18] => w724w[0].IN0
data[18] => w728w[0].IN0
data[18] => w732w[0].IN0
data[18] => w736w[0].IN0
data[18] => w740w[0].IN0
data[18] => w744w[0].IN0
data[18] => w748w[0].IN0
data[18] => w752w[0].IN0
data[18] => w755w[0].IN0
data[18] => w760w[0].IN0
data[18] => w764w[0].IN0
data[18] => w844w[0].IN1
data[18] => w919w[0].IN1
data[19] => w1007w[0].IN1
data[19] => w1096w[0].IN1
data[19] => w1188w[0].IN1
data[19] => w1284w[0].IN1
data[19] => w1384w[0].IN1
data[19] => w1488w[0].IN1
data[19] => w1596w[0].IN1
data[19] => w1708w[0].IN1
data[19] => w1824w[0].IN1
data[19] => w1944w[0].IN1
data[19] => w2068w[0].IN1
data[19] => w2196w[0].IN1
data[19] => w2328w[0].IN1
data[19] => w2464w[0].IN1
data[19] => w2623w[0].IN1
data[19] => w768w[0].IN0
data[19] => w772w[0].IN0
data[19] => w776w[0].IN0
data[19] => w780w[0].IN0
data[19] => w784w[0].IN0
data[19] => w788w[0].IN0
data[19] => w792w[0].IN0
data[19] => w796w[0].IN0
data[19] => w800w[0].IN0
data[19] => w804w[0].IN0
data[19] => w808w[0].IN0
data[19] => w812w[0].IN0
data[19] => w816w[0].IN0
data[19] => w820w[0].IN0
data[19] => w824w[0].IN0
data[19] => w828w[0].IN0
data[19] => w832w[0].IN0
data[19] => w835w[0].IN0
data[19] => w840w[0].IN0
data[19] => w844w[0].IN0
data[19] => w928w[0].IN1
data[20] => w1016w[0].IN1
data[20] => w1099w[0].IN1
data[20] => w1192w[0].IN1
data[20] => w1288w[0].IN1
data[20] => w1388w[0].IN1
data[20] => w1492w[0].IN1
data[20] => w1600w[0].IN1
data[20] => w1712w[0].IN1
data[20] => w1828w[0].IN1
data[20] => w1948w[0].IN1
data[20] => w2072w[0].IN1
data[20] => w2200w[0].IN1
data[20] => w2332w[0].IN1
data[20] => w2468w[0].IN1
data[20] => w2628w[0].IN1
data[20] => w848w[0].IN0
data[20] => w852w[0].IN0
data[20] => w856w[0].IN0
data[20] => w860w[0].IN0
data[20] => w864w[0].IN0
data[20] => w868w[0].IN0
data[20] => w872w[0].IN0
data[20] => w876w[0].IN0
data[20] => w880w[0].IN0
data[20] => w884w[0].IN0
data[20] => w888w[0].IN0
data[20] => w892w[0].IN0
data[20] => w896w[0].IN0
data[20] => w900w[0].IN0
data[20] => w904w[0].IN0
data[20] => w908w[0].IN0
data[20] => w912w[0].IN0
data[20] => w916w[0].IN0
data[20] => w919w[0].IN0
data[20] => w924w[0].IN0
data[20] => w928w[0].IN0
data[21] => w1000w[0].IN0
data[21] => w1004w[0].IN0
data[21] => w1007w[0].IN0
data[21] => w1012w[0].IN0
data[21] => w1016w[0].IN0
data[21] => w1108w[0].IN1
data[21] => w1195w[0].IN1
data[21] => w1292w[0].IN1
data[21] => w1392w[0].IN1
data[21] => w1496w[0].IN1
data[21] => w1604w[0].IN1
data[21] => w1716w[0].IN1
data[21] => w1832w[0].IN1
data[21] => w1952w[0].IN1
data[21] => w2076w[0].IN1
data[21] => w2204w[0].IN1
data[21] => w2336w[0].IN1
data[21] => w2472w[0].IN1
data[21] => w2633w[0].IN1
data[21] => w932w[0].IN0
data[21] => w936w[0].IN0
data[21] => w940w[0].IN0
data[21] => w944w[0].IN0
data[21] => w948w[0].IN0
data[21] => w952w[0].IN0
data[21] => w956w[0].IN0
data[21] => w960w[0].IN0
data[21] => w964w[0].IN0
data[21] => w968w[0].IN0
data[21] => w972w[0].IN0
data[21] => w976w[0].IN0
data[21] => w980w[0].IN0
data[21] => w984w[0].IN0
data[21] => w988w[0].IN0
data[21] => w992w[0].IN0
data[21] => w996w[0].IN0
data[22] => w1020w[0].IN0
data[22] => w1024w[0].IN0
data[22] => w1028w[0].IN0
data[22] => w1032w[0].IN0
data[22] => w1036w[0].IN0
data[22] => w1040w[0].IN0
data[22] => w1044w[0].IN0
data[22] => w1048w[0].IN0
data[22] => w1052w[0].IN0
data[22] => w1056w[0].IN0
data[22] => w1060w[0].IN0
data[22] => w1064w[0].IN0
data[22] => w1068w[0].IN0
data[22] => w1072w[0].IN0
data[22] => w1076w[0].IN0
data[22] => w1080w[0].IN0
data[22] => w1084w[0].IN0
data[22] => w1088w[0].IN0
data[22] => w1092w[0].IN0
data[22] => w1096w[0].IN0
data[22] => w1099w[0].IN0
data[22] => w1104w[0].IN0
data[22] => w1108w[0].IN0
data[22] => w1204w[0].IN1
data[22] => w1295w[0].IN1
data[22] => w1396w[0].IN1
data[22] => w1500w[0].IN1
data[22] => w1608w[0].IN1
data[22] => w1720w[0].IN1
data[22] => w1836w[0].IN1
data[22] => w1956w[0].IN1
data[22] => w2080w[0].IN1
data[22] => w2208w[0].IN1
data[22] => w2340w[0].IN1
data[22] => w2476w[0].IN1
data[22] => w2638w[0].IN1
data[23] => w1112w[0].IN0
data[23] => w1116w[0].IN0
data[23] => w1120w[0].IN0
data[23] => w1124w[0].IN0
data[23] => w1128w[0].IN0
data[23] => w1132w[0].IN0
data[23] => w1136w[0].IN0
data[23] => w1140w[0].IN0
data[23] => w1144w[0].IN0
data[23] => w1148w[0].IN0
data[23] => w1152w[0].IN0
data[23] => w1156w[0].IN0
data[23] => w1160w[0].IN0
data[23] => w1164w[0].IN0
data[23] => w1168w[0].IN0
data[23] => w1172w[0].IN0
data[23] => w1176w[0].IN0
data[23] => w1180w[0].IN0
data[23] => w1184w[0].IN0
data[23] => w1188w[0].IN0
data[23] => w1192w[0].IN0
data[23] => w1195w[0].IN0
data[23] => w1200w[0].IN0
data[23] => w1204w[0].IN0
data[23] => w1304w[0].IN1
data[23] => w1399w[0].IN1
data[23] => w1504w[0].IN1
data[23] => w1612w[0].IN1
data[23] => w1724w[0].IN1
data[23] => w1840w[0].IN1
data[23] => w1960w[0].IN1
data[23] => w2084w[0].IN1
data[23] => w2212w[0].IN1
data[23] => w2344w[0].IN1
data[23] => w2480w[0].IN1
data[23] => w2643w[0].IN1
data[24] => w1208w[0].IN0
data[24] => w1212w[0].IN0
data[24] => w1216w[0].IN0
data[24] => w1220w[0].IN0
data[24] => w1224w[0].IN0
data[24] => w1228w[0].IN0
data[24] => w1232w[0].IN0
data[24] => w1236w[0].IN0
data[24] => w1240w[0].IN0
data[24] => w1244w[0].IN0
data[24] => w1248w[0].IN0
data[24] => w1252w[0].IN0
data[24] => w1256w[0].IN0
data[24] => w1260w[0].IN0
data[24] => w1264w[0].IN0
data[24] => w1268w[0].IN0
data[24] => w1272w[0].IN0
data[24] => w1276w[0].IN0
data[24] => w1280w[0].IN0
data[24] => w1284w[0].IN0
data[24] => w1288w[0].IN0
data[24] => w1292w[0].IN0
data[24] => w1295w[0].IN0
data[24] => w1300w[0].IN0
data[24] => w1304w[0].IN0
data[24] => w1408w[0].IN1
data[24] => w1507w[0].IN1
data[24] => w1616w[0].IN1
data[24] => w1728w[0].IN1
data[24] => w1844w[0].IN1
data[24] => w1964w[0].IN1
data[24] => w2088w[0].IN1
data[24] => w2216w[0].IN1
data[24] => w2348w[0].IN1
data[24] => w2484w[0].IN1
data[24] => w2648w[0].IN1
data[25] => w1308w[0].IN0
data[25] => w1312w[0].IN0
data[25] => w1316w[0].IN0
data[25] => w1320w[0].IN0
data[25] => w1324w[0].IN0
data[25] => w1328w[0].IN0
data[25] => w1332w[0].IN0
data[25] => w1336w[0].IN0
data[25] => w1340w[0].IN0
data[25] => w1344w[0].IN0
data[25] => w1348w[0].IN0
data[25] => w1352w[0].IN0
data[25] => w1356w[0].IN0
data[25] => w1360w[0].IN0
data[25] => w1364w[0].IN0
data[25] => w1368w[0].IN0
data[25] => w1372w[0].IN0
data[25] => w1376w[0].IN0
data[25] => w1380w[0].IN0
data[25] => w1384w[0].IN0
data[25] => w1388w[0].IN0
data[25] => w1392w[0].IN0
data[25] => w1396w[0].IN0
data[25] => w1399w[0].IN0
data[25] => w1404w[0].IN0
data[25] => w1408w[0].IN0
data[25] => w1516w[0].IN1
data[25] => w1619w[0].IN1
data[25] => w1732w[0].IN1
data[25] => w1848w[0].IN1
data[25] => w1968w[0].IN1
data[25] => w2092w[0].IN1
data[25] => w2220w[0].IN1
data[25] => w2352w[0].IN1
data[25] => w2488w[0].IN1
data[25] => w2653w[0].IN1
data[26] => w1412w[0].IN0
data[26] => w1416w[0].IN0
data[26] => w1420w[0].IN0
data[26] => w1424w[0].IN0
data[26] => w1428w[0].IN0
data[26] => w1432w[0].IN0
data[26] => w1436w[0].IN0
data[26] => w1440w[0].IN0
data[26] => w1444w[0].IN0
data[26] => w1448w[0].IN0
data[26] => w1452w[0].IN0
data[26] => w1456w[0].IN0
data[26] => w1460w[0].IN0
data[26] => w1464w[0].IN0
data[26] => w1468w[0].IN0
data[26] => w1472w[0].IN0
data[26] => w1476w[0].IN0
data[26] => w1480w[0].IN0
data[26] => w1484w[0].IN0
data[26] => w1488w[0].IN0
data[26] => w1492w[0].IN0
data[26] => w1496w[0].IN0
data[26] => w1500w[0].IN0
data[26] => w1504w[0].IN0
data[26] => w1507w[0].IN0
data[26] => w1512w[0].IN0
data[26] => w1516w[0].IN0
data[26] => w1628w[0].IN1
data[26] => w1735w[0].IN1
data[26] => w1852w[0].IN1
data[26] => w1972w[0].IN1
data[26] => w2096w[0].IN1
data[26] => w2224w[0].IN1
data[26] => w2356w[0].IN1
data[26] => w2492w[0].IN1
data[26] => w2658w[0].IN1
data[27] => w1520w[0].IN0
data[27] => w1524w[0].IN0
data[27] => w1528w[0].IN0
data[27] => w1532w[0].IN0
data[27] => w1536w[0].IN0
data[27] => w1540w[0].IN0
data[27] => w1544w[0].IN0
data[27] => w1548w[0].IN0
data[27] => w1552w[0].IN0
data[27] => w1556w[0].IN0
data[27] => w1560w[0].IN0
data[27] => w1564w[0].IN0
data[27] => w1568w[0].IN0
data[27] => w1572w[0].IN0
data[27] => w1576w[0].IN0
data[27] => w1580w[0].IN0
data[27] => w1584w[0].IN0
data[27] => w1588w[0].IN0
data[27] => w1592w[0].IN0
data[27] => w1596w[0].IN0
data[27] => w1600w[0].IN0
data[27] => w1604w[0].IN0
data[27] => w1608w[0].IN0
data[27] => w1612w[0].IN0
data[27] => w1616w[0].IN0
data[27] => w1619w[0].IN0
data[27] => w1624w[0].IN0
data[27] => w1628w[0].IN0
data[27] => w1744w[0].IN1
data[27] => w1855w[0].IN1
data[27] => w1976w[0].IN1
data[27] => w2100w[0].IN1
data[27] => w2228w[0].IN1
data[27] => w2360w[0].IN1
data[27] => w2496w[0].IN1
data[27] => w2663w[0].IN1
data[28] => w1632w[0].IN0
data[28] => w1636w[0].IN0
data[28] => w1640w[0].IN0
data[28] => w1644w[0].IN0
data[28] => w1648w[0].IN0
data[28] => w1652w[0].IN0
data[28] => w1656w[0].IN0
data[28] => w1660w[0].IN0
data[28] => w1664w[0].IN0
data[28] => w1668w[0].IN0
data[28] => w1672w[0].IN0
data[28] => w1676w[0].IN0
data[28] => w1680w[0].IN0
data[28] => w1684w[0].IN0
data[28] => w1688w[0].IN0
data[28] => w1692w[0].IN0
data[28] => w1696w[0].IN0
data[28] => w1700w[0].IN0
data[28] => w1704w[0].IN0
data[28] => w1708w[0].IN0
data[28] => w1712w[0].IN0
data[28] => w1716w[0].IN0
data[28] => w1720w[0].IN0
data[28] => w1724w[0].IN0
data[28] => w1728w[0].IN0
data[28] => w1732w[0].IN0
data[28] => w1735w[0].IN0
data[28] => w1740w[0].IN0
data[28] => w1744w[0].IN0
data[28] => w1864w[0].IN1
data[28] => w1979w[0].IN1
data[28] => w2104w[0].IN1
data[28] => w2232w[0].IN1
data[28] => w2364w[0].IN1
data[28] => w2500w[0].IN1
data[28] => w2668w[0].IN1
data[29] => w1748w[0].IN0
data[29] => w1752w[0].IN0
data[29] => w1756w[0].IN0
data[29] => w1760w[0].IN0
data[29] => w1764w[0].IN0
data[29] => w1768w[0].IN0
data[29] => w1772w[0].IN0
data[29] => w1776w[0].IN0
data[29] => w1780w[0].IN0
data[29] => w1784w[0].IN0
data[29] => w1788w[0].IN0
data[29] => w1792w[0].IN0
data[29] => w1796w[0].IN0
data[29] => w1800w[0].IN0
data[29] => w1804w[0].IN0
data[29] => w1808w[0].IN0
data[29] => w1812w[0].IN0
data[29] => w1816w[0].IN0
data[29] => w1820w[0].IN0
data[29] => w1824w[0].IN0
data[29] => w1828w[0].IN0
data[29] => w1832w[0].IN0
data[29] => w1836w[0].IN0
data[29] => w1840w[0].IN0
data[29] => w1844w[0].IN0
data[29] => w1848w[0].IN0
data[29] => w1852w[0].IN0
data[29] => w1855w[0].IN0
data[29] => w1860w[0].IN0
data[29] => w1864w[0].IN0
data[29] => w1988w[0].IN1
data[29] => w2107w[0].IN1
data[29] => w2236w[0].IN1
data[29] => w2368w[0].IN1
data[29] => w2504w[0].IN1
data[29] => w2673w[0].IN1
data[30] => w1868w[0].IN0
data[30] => w1872w[0].IN0
data[30] => w1876w[0].IN0
data[30] => w1880w[0].IN0
data[30] => w1884w[0].IN0
data[30] => w1888w[0].IN0
data[30] => w1892w[0].IN0
data[30] => w1896w[0].IN0
data[30] => w1900w[0].IN0
data[30] => w1904w[0].IN0
data[30] => w1908w[0].IN0
data[30] => w1912w[0].IN0
data[30] => w1916w[0].IN0
data[30] => w1920w[0].IN0
data[30] => w1924w[0].IN0
data[30] => w1928w[0].IN0
data[30] => w1932w[0].IN0
data[30] => w1936w[0].IN0
data[30] => w1940w[0].IN0
data[30] => w1944w[0].IN0
data[30] => w1948w[0].IN0
data[30] => w1952w[0].IN0
data[30] => w1956w[0].IN0
data[30] => w1960w[0].IN0
data[30] => w1964w[0].IN0
data[30] => w1968w[0].IN0
data[30] => w1972w[0].IN0
data[30] => w1976w[0].IN0
data[30] => w1979w[0].IN0
data[30] => w1984w[0].IN0
data[30] => w1988w[0].IN0
data[30] => w2116w[0].IN1
data[30] => w2239w[0].IN1
data[30] => w2372w[0].IN1
data[30] => w2508w[0].IN1
data[30] => w2678w[0].IN1
data[31] => w1992w[0].IN0
data[31] => w1996w[0].IN0
data[31] => w2000w[0].IN0
data[31] => w2004w[0].IN0
data[31] => w2008w[0].IN0
data[31] => w2012w[0].IN0
data[31] => w2016w[0].IN0
data[31] => w2020w[0].IN0
data[31] => w2024w[0].IN0
data[31] => w2028w[0].IN0
data[31] => w2032w[0].IN0
data[31] => w2036w[0].IN0
data[31] => w2040w[0].IN0
data[31] => w2044w[0].IN0
data[31] => w2048w[0].IN0
data[31] => w2052w[0].IN0
data[31] => w2056w[0].IN0
data[31] => w2060w[0].IN0
data[31] => w2064w[0].IN0
data[31] => w2068w[0].IN0
data[31] => w2072w[0].IN0
data[31] => w2076w[0].IN0
data[31] => w2080w[0].IN0
data[31] => w2084w[0].IN0
data[31] => w2088w[0].IN0
data[31] => w2092w[0].IN0
data[31] => w2096w[0].IN0
data[31] => w2100w[0].IN0
data[31] => w2104w[0].IN0
data[31] => w2107w[0].IN0
data[31] => w2112w[0].IN0
data[31] => w2116w[0].IN0
data[31] => w2248w[0].IN1
data[31] => w2375w[0].IN1
data[31] => w2512w[0].IN1
data[31] => w2683w[0].IN1
data[32] => w2120w[0].IN0
data[32] => w2124w[0].IN0
data[32] => w2128w[0].IN0
data[32] => w2132w[0].IN0
data[32] => w2136w[0].IN0
data[32] => w2140w[0].IN0
data[32] => w2144w[0].IN0
data[32] => w2148w[0].IN0
data[32] => w2152w[0].IN0
data[32] => w2156w[0].IN0
data[32] => w2160w[0].IN0
data[32] => w2164w[0].IN0
data[32] => w2168w[0].IN0
data[32] => w2172w[0].IN0
data[32] => w2176w[0].IN0
data[32] => w2180w[0].IN0
data[32] => w2184w[0].IN0
data[32] => w2188w[0].IN0
data[32] => w2192w[0].IN0
data[32] => w2196w[0].IN0
data[32] => w2200w[0].IN0
data[32] => w2204w[0].IN0
data[32] => w2208w[0].IN0
data[32] => w2212w[0].IN0
data[32] => w2216w[0].IN0
data[32] => w2220w[0].IN0
data[32] => w2224w[0].IN0
data[32] => w2228w[0].IN0
data[32] => w2232w[0].IN0
data[32] => w2236w[0].IN0
data[32] => w2239w[0].IN0
data[32] => w2244w[0].IN0
data[32] => w2248w[0].IN0
data[32] => w2384w[0].IN1
data[32] => w2515w[0].IN1
data[32] => w2688w[0].IN1
data[33] => w2252w[0].IN0
data[33] => w2256w[0].IN0
data[33] => w2260w[0].IN0
data[33] => w2264w[0].IN0
data[33] => w2268w[0].IN0
data[33] => w2272w[0].IN0
data[33] => w2276w[0].IN0
data[33] => w2280w[0].IN0
data[33] => w2284w[0].IN0
data[33] => w2288w[0].IN0
data[33] => w2292w[0].IN0
data[33] => w2296w[0].IN0
data[33] => w2300w[0].IN0
data[33] => w2304w[0].IN0
data[33] => w2308w[0].IN0
data[33] => w2312w[0].IN0
data[33] => w2316w[0].IN0
data[33] => w2320w[0].IN0
data[33] => w2324w[0].IN0
data[33] => w2328w[0].IN0
data[33] => w2332w[0].IN0
data[33] => w2336w[0].IN0
data[33] => w2340w[0].IN0
data[33] => w2344w[0].IN0
data[33] => w2348w[0].IN0
data[33] => w2352w[0].IN0
data[33] => w2356w[0].IN0
data[33] => w2360w[0].IN0
data[33] => w2364w[0].IN0
data[33] => w2368w[0].IN0
data[33] => w2372w[0].IN0
data[33] => w2375w[0].IN0
data[33] => w2380w[0].IN0
data[33] => w2384w[0].IN0
data[33] => w2524w[0].IN1
data[33] => w2692w[0].IN1
data[34] => w2388w[0].IN0
data[34] => w2392w[0].IN0
data[34] => w2396w[0].IN0
data[34] => w2400w[0].IN0
data[34] => w2404w[0].IN0
data[34] => w2408w[0].IN0
data[34] => w2412w[0].IN0
data[34] => w2416w[0].IN0
data[34] => w2420w[0].IN0
data[34] => w2424w[0].IN0
data[34] => w2428w[0].IN0
data[34] => w2432w[0].IN0
data[34] => w2436w[0].IN0
data[34] => w2440w[0].IN0
data[34] => w2444w[0].IN0
data[34] => w2448w[0].IN0
data[34] => w2452w[0].IN0
data[34] => w2456w[0].IN0
data[34] => w2460w[0].IN0
data[34] => w2464w[0].IN0
data[34] => w2468w[0].IN0
data[34] => w2472w[0].IN0
data[34] => w2476w[0].IN0
data[34] => w2480w[0].IN0
data[34] => w2484w[0].IN0
data[34] => w2488w[0].IN0
data[34] => w2492w[0].IN0
data[34] => w2496w[0].IN0
data[34] => w2500w[0].IN0
data[34] => w2504w[0].IN0
data[34] => w2508w[0].IN0
data[34] => w2512w[0].IN0
data[34] => w2515w[0].IN0
data[34] => w2520w[0].IN0
data[34] => w2524w[0].IN0
data[35] => w2528w[0].IN0
data[35] => w2533w[0].IN0
data[35] => w2538w[0].IN0
data[35] => w2543w[0].IN0
data[35] => w2548w[0].IN0
data[35] => w2553w[0].IN0
data[35] => w2558w[0].IN0
data[35] => w2563w[0].IN0
data[35] => w2568w[0].IN0
data[35] => w2573w[0].IN0
data[35] => w2578w[0].IN0
data[35] => w2583w[0].IN0
data[35] => w2588w[0].IN0
data[35] => w2593w[0].IN0
data[35] => w2598w[0].IN0
data[35] => w2603w[0].IN0
data[35] => w2608w[0].IN0
data[35] => w2613w[0].IN0
data[35] => w2618w[0].IN0
data[35] => w2623w[0].IN0
data[35] => w2628w[0].IN0
data[35] => w2633w[0].IN0
data[35] => w2638w[0].IN0
data[35] => w2643w[0].IN0
data[35] => w2648w[0].IN0
data[35] => w2653w[0].IN0
data[35] => w2658w[0].IN0
data[35] => w2663w[0].IN0
data[35] => w2668w[0].IN0
data[35] => w2673w[0].IN0
data[35] => w2678w[0].IN0
data[35] => w2683w[0].IN0
data[35] => w2688w[0].IN0
data[35] => w2692w[0].IN0
data[35] => w2698w[0].IN0
result[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= <GND>
result[2] <= w11w[0].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sft4a[0].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sft4a[1].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sft4a[2].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sft4a[3].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sft4a[4].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sft4a[5].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sft4a[6].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sft4a[7].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sft4a[8].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sft4a[9].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sft4a[10].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sft4a[11].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sft4a[12].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= sft4a[13].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= sft4a[14].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sft4a[15].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sft4a[16].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sft4a[17].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sft4a[18].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sft4a[19].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sft4a[20].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sft4a[21].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sft4a[22].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sft4a[23].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sft4a[24].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sft4a[25].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sft4a[26].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sft4a[27].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sft4a[28].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= sft4a[29].DB_MAX_OUTPUT_PORT_TYPE
result[33] <= sft4a[30].DB_MAX_OUTPUT_PORT_TYPE
result[34] <= sft4a[31].DB_MAX_OUTPUT_PORT_TYPE
result[35] <= sft4a[32].DB_MAX_OUTPUT_PORT_TYPE
result[36] <= sft4a[33].DB_MAX_OUTPUT_PORT_TYPE
result[37] <= sft4a[34].DB_MAX_OUTPUT_PORT_TYPE
result[38] <= sft4a[35].DB_MAX_OUTPUT_PORT_TYPE
result[39] <= sft4a[36].DB_MAX_OUTPUT_PORT_TYPE
result[40] <= sft4a[37].DB_MAX_OUTPUT_PORT_TYPE
result[41] <= sft4a[38].DB_MAX_OUTPUT_PORT_TYPE
result[42] <= sft4a[39].DB_MAX_OUTPUT_PORT_TYPE
result[43] <= sft4a[40].DB_MAX_OUTPUT_PORT_TYPE
result[44] <= sft4a[41].DB_MAX_OUTPUT_PORT_TYPE
result[45] <= sft4a[42].DB_MAX_OUTPUT_PORT_TYPE
result[46] <= sft4a[43].DB_MAX_OUTPUT_PORT_TYPE
result[47] <= sft4a[44].DB_MAX_OUTPUT_PORT_TYPE
result[48] <= sft4a[45].DB_MAX_OUTPUT_PORT_TYPE
result[49] <= sft4a[46].DB_MAX_OUTPUT_PORT_TYPE
result[50] <= sft4a[47].DB_MAX_OUTPUT_PORT_TYPE
result[51] <= sft4a[48].DB_MAX_OUTPUT_PORT_TYPE
result[52] <= sft4a[49].DB_MAX_OUTPUT_PORT_TYPE
result[53] <= sft4a[50].DB_MAX_OUTPUT_PORT_TYPE
result[54] <= sft4a[51].DB_MAX_OUTPUT_PORT_TYPE
result[55] <= sft4a[52].DB_MAX_OUTPUT_PORT_TYPE
result[56] <= sft4a[53].DB_MAX_OUTPUT_PORT_TYPE
result[57] <= sft4a[54].DB_MAX_OUTPUT_PORT_TYPE
result[58] <= sft4a[55].DB_MAX_OUTPUT_PORT_TYPE
result[59] <= sft4a[56].DB_MAX_OUTPUT_PORT_TYPE
result[60] <= sft4a[57].DB_MAX_OUTPUT_PORT_TYPE
result[61] <= sft4a[58].DB_MAX_OUTPUT_PORT_TYPE
result[62] <= sft4a[59].DB_MAX_OUTPUT_PORT_TYPE
result[63] <= sft4a[60].DB_MAX_OUTPUT_PORT_TYPE
result[64] <= sft4a[61].DB_MAX_OUTPUT_PORT_TYPE
result[65] <= sft4a[62].DB_MAX_OUTPUT_PORT_TYPE
result[66] <= sft4a[63].DB_MAX_OUTPUT_PORT_TYPE
result[67] <= sft4a[64].DB_MAX_OUTPUT_PORT_TYPE
result[68] <= sft4a[65].DB_MAX_OUTPUT_PORT_TYPE
result[69] <= sft4a[66].DB_MAX_OUTPUT_PORT_TYPE
result[70] <= sft4a[67].DB_MAX_OUTPUT_PORT_TYPE
result[71] <= sft4a[68].DB_MAX_OUTPUT_PORT_TYPE


|ifv|hook:IFM|ifmunitd:ifm|ifmd:\g1:2:ifm|mult2:multc
dataa[0] => lpm_mult:lpm_mult_component.dataa[0]
dataa[1] => lpm_mult:lpm_mult_component.dataa[1]
dataa[2] => lpm_mult:lpm_mult_component.dataa[2]
dataa[3] => lpm_mult:lpm_mult_component.dataa[3]
dataa[4] => lpm_mult:lpm_mult_component.dataa[4]
dataa[5] => lpm_mult:lpm_mult_component.dataa[5]
dataa[6] => lpm_mult:lpm_mult_component.dataa[6]
dataa[7] => lpm_mult:lpm_mult_component.dataa[7]
dataa[8] => lpm_mult:lpm_mult_component.dataa[8]
dataa[9] => lpm_mult:lpm_mult_component.dataa[9]
dataa[10] => lpm_mult:lpm_mult_component.dataa[10]
dataa[11] => lpm_mult:lpm_mult_component.dataa[11]
dataa[12] => lpm_mult:lpm_mult_component.dataa[12]
dataa[13] => lpm_mult:lpm_mult_component.dataa[13]
dataa[14] => lpm_mult:lpm_mult_component.dataa[14]
dataa[15] => lpm_mult:lpm_mult_component.dataa[15]
dataa[16] => lpm_mult:lpm_mult_component.dataa[16]
dataa[17] => lpm_mult:lpm_mult_component.dataa[17]
dataa[18] => lpm_mult:lpm_mult_component.dataa[18]
dataa[19] => lpm_mult:lpm_mult_component.dataa[19]
dataa[20] => lpm_mult:lpm_mult_component.dataa[20]
dataa[21] => lpm_mult:lpm_mult_component.dataa[21]
dataa[22] => lpm_mult:lpm_mult_component.dataa[22]
dataa[23] => lpm_mult:lpm_mult_component.dataa[23]
dataa[24] => lpm_mult:lpm_mult_component.dataa[24]
dataa[25] => lpm_mult:lpm_mult_component.dataa[25]
dataa[26] => lpm_mult:lpm_mult_component.dataa[26]
dataa[27] => lpm_mult:lpm_mult_component.dataa[27]
dataa[28] => lpm_mult:lpm_mult_component.dataa[28]
dataa[29] => lpm_mult:lpm_mult_component.dataa[29]
dataa[30] => lpm_mult:lpm_mult_component.dataa[30]
dataa[31] => lpm_mult:lpm_mult_component.dataa[31]
dataa[32] => lpm_mult:lpm_mult_component.dataa[32]
dataa[33] => lpm_mult:lpm_mult_component.dataa[33]
dataa[34] => lpm_mult:lpm_mult_component.dataa[34]
dataa[35] => lpm_mult:lpm_mult_component.dataa[35]
datab[0] => lpm_mult:lpm_mult_component.datab[0]
datab[1] => lpm_mult:lpm_mult_component.datab[1]
datab[2] => lpm_mult:lpm_mult_component.datab[2]
datab[3] => lpm_mult:lpm_mult_component.datab[3]
datab[4] => lpm_mult:lpm_mult_component.datab[4]
datab[5] => lpm_mult:lpm_mult_component.datab[5]
datab[6] => lpm_mult:lpm_mult_component.datab[6]
datab[7] => lpm_mult:lpm_mult_component.datab[7]
datab[8] => lpm_mult:lpm_mult_component.datab[8]
datab[9] => lpm_mult:lpm_mult_component.datab[9]
datab[10] => lpm_mult:lpm_mult_component.datab[10]
datab[11] => lpm_mult:lpm_mult_component.datab[11]
datab[12] => lpm_mult:lpm_mult_component.datab[12]
datab[13] => lpm_mult:lpm_mult_component.datab[13]
datab[14] => lpm_mult:lpm_mult_component.datab[14]
datab[15] => lpm_mult:lpm_mult_component.datab[15]
datab[16] => lpm_mult:lpm_mult_component.datab[16]
datab[17] => lpm_mult:lpm_mult_component.datab[17]
datab[18] => lpm_mult:lpm_mult_component.datab[18]
datab[19] => lpm_mult:lpm_mult_component.datab[19]
datab[20] => lpm_mult:lpm_mult_component.datab[20]
datab[21] => lpm_mult:lpm_mult_component.datab[21]
datab[22] => lpm_mult:lpm_mult_component.datab[22]
datab[23] => lpm_mult:lpm_mult_component.datab[23]
datab[24] => lpm_mult:lpm_mult_component.datab[24]
datab[25] => lpm_mult:lpm_mult_component.datab[25]
datab[26] => lpm_mult:lpm_mult_component.datab[26]
datab[27] => lpm_mult:lpm_mult_component.datab[27]
datab[28] => lpm_mult:lpm_mult_component.datab[28]
datab[29] => lpm_mult:lpm_mult_component.datab[29]
datab[30] => lpm_mult:lpm_mult_component.datab[30]
datab[31] => lpm_mult:lpm_mult_component.datab[31]
datab[32] => lpm_mult:lpm_mult_component.datab[32]
datab[33] => lpm_mult:lpm_mult_component.datab[33]
datab[34] => lpm_mult:lpm_mult_component.datab[34]
datab[35] => lpm_mult:lpm_mult_component.datab[35]
result[0] <= lpm_mult:lpm_mult_component.result[0]
result[1] <= lpm_mult:lpm_mult_component.result[1]
result[2] <= lpm_mult:lpm_mult_component.result[2]
result[3] <= lpm_mult:lpm_mult_component.result[3]
result[4] <= lpm_mult:lpm_mult_component.result[4]
result[5] <= lpm_mult:lpm_mult_component.result[5]
result[6] <= lpm_mult:lpm_mult_component.result[6]
result[7] <= lpm_mult:lpm_mult_component.result[7]
result[8] <= lpm_mult:lpm_mult_component.result[8]
result[9] <= lpm_mult:lpm_mult_component.result[9]
result[10] <= lpm_mult:lpm_mult_component.result[10]
result[11] <= lpm_mult:lpm_mult_component.result[11]
result[12] <= lpm_mult:lpm_mult_component.result[12]
result[13] <= lpm_mult:lpm_mult_component.result[13]
result[14] <= lpm_mult:lpm_mult_component.result[14]
result[15] <= lpm_mult:lpm_mult_component.result[15]
result[16] <= lpm_mult:lpm_mult_component.result[16]
result[17] <= lpm_mult:lpm_mult_component.result[17]
result[18] <= lpm_mult:lpm_mult_component.result[18]
result[19] <= lpm_mult:lpm_mult_component.result[19]
result[20] <= lpm_mult:lpm_mult_component.result[20]
result[21] <= lpm_mult:lpm_mult_component.result[21]
result[22] <= lpm_mult:lpm_mult_component.result[22]
result[23] <= lpm_mult:lpm_mult_component.result[23]
result[24] <= lpm_mult:lpm_mult_component.result[24]
result[25] <= lpm_mult:lpm_mult_component.result[25]
result[26] <= lpm_mult:lpm_mult_component.result[26]
result[27] <= lpm_mult:lpm_mult_component.result[27]
result[28] <= lpm_mult:lpm_mult_component.result[28]
result[29] <= lpm_mult:lpm_mult_component.result[29]
result[30] <= lpm_mult:lpm_mult_component.result[30]
result[31] <= lpm_mult:lpm_mult_component.result[31]
result[32] <= lpm_mult:lpm_mult_component.result[32]
result[33] <= lpm_mult:lpm_mult_component.result[33]
result[34] <= lpm_mult:lpm_mult_component.result[34]
result[35] <= lpm_mult:lpm_mult_component.result[35]
result[36] <= lpm_mult:lpm_mult_component.result[36]
result[37] <= lpm_mult:lpm_mult_component.result[37]
result[38] <= lpm_mult:lpm_mult_component.result[38]
result[39] <= lpm_mult:lpm_mult_component.result[39]
result[40] <= lpm_mult:lpm_mult_component.result[40]
result[41] <= lpm_mult:lpm_mult_component.result[41]
result[42] <= lpm_mult:lpm_mult_component.result[42]
result[43] <= lpm_mult:lpm_mult_component.result[43]
result[44] <= lpm_mult:lpm_mult_component.result[44]
result[45] <= lpm_mult:lpm_mult_component.result[45]
result[46] <= lpm_mult:lpm_mult_component.result[46]
result[47] <= lpm_mult:lpm_mult_component.result[47]
result[48] <= lpm_mult:lpm_mult_component.result[48]
result[49] <= lpm_mult:lpm_mult_component.result[49]
result[50] <= lpm_mult:lpm_mult_component.result[50]
result[51] <= lpm_mult:lpm_mult_component.result[51]
result[52] <= lpm_mult:lpm_mult_component.result[52]
result[53] <= lpm_mult:lpm_mult_component.result[53]
result[54] <= lpm_mult:lpm_mult_component.result[54]
result[55] <= lpm_mult:lpm_mult_component.result[55]
result[56] <= lpm_mult:lpm_mult_component.result[56]
result[57] <= lpm_mult:lpm_mult_component.result[57]
result[58] <= lpm_mult:lpm_mult_component.result[58]
result[59] <= lpm_mult:lpm_mult_component.result[59]
result[60] <= lpm_mult:lpm_mult_component.result[60]
result[61] <= lpm_mult:lpm_mult_component.result[61]
result[62] <= lpm_mult:lpm_mult_component.result[62]
result[63] <= lpm_mult:lpm_mult_component.result[63]
result[64] <= lpm_mult:lpm_mult_component.result[64]
result[65] <= lpm_mult:lpm_mult_component.result[65]
result[66] <= lpm_mult:lpm_mult_component.result[66]
result[67] <= lpm_mult:lpm_mult_component.result[67]
result[68] <= lpm_mult:lpm_mult_component.result[68]
result[69] <= lpm_mult:lpm_mult_component.result[69]
result[70] <= lpm_mult:lpm_mult_component.result[70]
result[71] <= lpm_mult:lpm_mult_component.result[71]


|ifv|hook:IFM|ifmunitd:ifm|ifmd:\g1:2:ifm|mult2:multc|lpm_mult:lpm_mult_component
dataa[0] => mult_nnq:auto_generated.dataa[0]
dataa[1] => mult_nnq:auto_generated.dataa[1]
dataa[2] => mult_nnq:auto_generated.dataa[2]
dataa[3] => mult_nnq:auto_generated.dataa[3]
dataa[4] => mult_nnq:auto_generated.dataa[4]
dataa[5] => mult_nnq:auto_generated.dataa[5]
dataa[6] => mult_nnq:auto_generated.dataa[6]
dataa[7] => mult_nnq:auto_generated.dataa[7]
dataa[8] => mult_nnq:auto_generated.dataa[8]
dataa[9] => mult_nnq:auto_generated.dataa[9]
dataa[10] => mult_nnq:auto_generated.dataa[10]
dataa[11] => mult_nnq:auto_generated.dataa[11]
dataa[12] => mult_nnq:auto_generated.dataa[12]
dataa[13] => mult_nnq:auto_generated.dataa[13]
dataa[14] => mult_nnq:auto_generated.dataa[14]
dataa[15] => mult_nnq:auto_generated.dataa[15]
dataa[16] => mult_nnq:auto_generated.dataa[16]
dataa[17] => mult_nnq:auto_generated.dataa[17]
dataa[18] => mult_nnq:auto_generated.dataa[18]
dataa[19] => mult_nnq:auto_generated.dataa[19]
dataa[20] => mult_nnq:auto_generated.dataa[20]
dataa[21] => mult_nnq:auto_generated.dataa[21]
dataa[22] => mult_nnq:auto_generated.dataa[22]
dataa[23] => mult_nnq:auto_generated.dataa[23]
dataa[24] => mult_nnq:auto_generated.dataa[24]
dataa[25] => mult_nnq:auto_generated.dataa[25]
dataa[26] => mult_nnq:auto_generated.dataa[26]
dataa[27] => mult_nnq:auto_generated.dataa[27]
dataa[28] => mult_nnq:auto_generated.dataa[28]
dataa[29] => mult_nnq:auto_generated.dataa[29]
dataa[30] => mult_nnq:auto_generated.dataa[30]
dataa[31] => mult_nnq:auto_generated.dataa[31]
dataa[32] => mult_nnq:auto_generated.dataa[32]
dataa[33] => mult_nnq:auto_generated.dataa[33]
dataa[34] => mult_nnq:auto_generated.dataa[34]
dataa[35] => mult_nnq:auto_generated.dataa[35]
datab[0] => mult_nnq:auto_generated.datab[0]
datab[1] => mult_nnq:auto_generated.datab[1]
datab[2] => mult_nnq:auto_generated.datab[2]
datab[3] => mult_nnq:auto_generated.datab[3]
datab[4] => mult_nnq:auto_generated.datab[4]
datab[5] => mult_nnq:auto_generated.datab[5]
datab[6] => mult_nnq:auto_generated.datab[6]
datab[7] => mult_nnq:auto_generated.datab[7]
datab[8] => mult_nnq:auto_generated.datab[8]
datab[9] => mult_nnq:auto_generated.datab[9]
datab[10] => mult_nnq:auto_generated.datab[10]
datab[11] => mult_nnq:auto_generated.datab[11]
datab[12] => mult_nnq:auto_generated.datab[12]
datab[13] => mult_nnq:auto_generated.datab[13]
datab[14] => mult_nnq:auto_generated.datab[14]
datab[15] => mult_nnq:auto_generated.datab[15]
datab[16] => mult_nnq:auto_generated.datab[16]
datab[17] => mult_nnq:auto_generated.datab[17]
datab[18] => mult_nnq:auto_generated.datab[18]
datab[19] => mult_nnq:auto_generated.datab[19]
datab[20] => mult_nnq:auto_generated.datab[20]
datab[21] => mult_nnq:auto_generated.datab[21]
datab[22] => mult_nnq:auto_generated.datab[22]
datab[23] => mult_nnq:auto_generated.datab[23]
datab[24] => mult_nnq:auto_generated.datab[24]
datab[25] => mult_nnq:auto_generated.datab[25]
datab[26] => mult_nnq:auto_generated.datab[26]
datab[27] => mult_nnq:auto_generated.datab[27]
datab[28] => mult_nnq:auto_generated.datab[28]
datab[29] => mult_nnq:auto_generated.datab[29]
datab[30] => mult_nnq:auto_generated.datab[30]
datab[31] => mult_nnq:auto_generated.datab[31]
datab[32] => mult_nnq:auto_generated.datab[32]
datab[33] => mult_nnq:auto_generated.datab[33]
datab[34] => mult_nnq:auto_generated.datab[34]
datab[35] => mult_nnq:auto_generated.datab[35]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_nnq:auto_generated.result[0]
result[1] <= mult_nnq:auto_generated.result[1]
result[2] <= mult_nnq:auto_generated.result[2]
result[3] <= mult_nnq:auto_generated.result[3]
result[4] <= mult_nnq:auto_generated.result[4]
result[5] <= mult_nnq:auto_generated.result[5]
result[6] <= mult_nnq:auto_generated.result[6]
result[7] <= mult_nnq:auto_generated.result[7]
result[8] <= mult_nnq:auto_generated.result[8]
result[9] <= mult_nnq:auto_generated.result[9]
result[10] <= mult_nnq:auto_generated.result[10]
result[11] <= mult_nnq:auto_generated.result[11]
result[12] <= mult_nnq:auto_generated.result[12]
result[13] <= mult_nnq:auto_generated.result[13]
result[14] <= mult_nnq:auto_generated.result[14]
result[15] <= mult_nnq:auto_generated.result[15]
result[16] <= mult_nnq:auto_generated.result[16]
result[17] <= mult_nnq:auto_generated.result[17]
result[18] <= mult_nnq:auto_generated.result[18]
result[19] <= mult_nnq:auto_generated.result[19]
result[20] <= mult_nnq:auto_generated.result[20]
result[21] <= mult_nnq:auto_generated.result[21]
result[22] <= mult_nnq:auto_generated.result[22]
result[23] <= mult_nnq:auto_generated.result[23]
result[24] <= mult_nnq:auto_generated.result[24]
result[25] <= mult_nnq:auto_generated.result[25]
result[26] <= mult_nnq:auto_generated.result[26]
result[27] <= mult_nnq:auto_generated.result[27]
result[28] <= mult_nnq:auto_generated.result[28]
result[29] <= mult_nnq:auto_generated.result[29]
result[30] <= mult_nnq:auto_generated.result[30]
result[31] <= mult_nnq:auto_generated.result[31]
result[32] <= mult_nnq:auto_generated.result[32]
result[33] <= mult_nnq:auto_generated.result[33]
result[34] <= mult_nnq:auto_generated.result[34]
result[35] <= mult_nnq:auto_generated.result[35]
result[36] <= mult_nnq:auto_generated.result[36]
result[37] <= mult_nnq:auto_generated.result[37]
result[38] <= mult_nnq:auto_generated.result[38]
result[39] <= mult_nnq:auto_generated.result[39]
result[40] <= mult_nnq:auto_generated.result[40]
result[41] <= mult_nnq:auto_generated.result[41]
result[42] <= mult_nnq:auto_generated.result[42]
result[43] <= mult_nnq:auto_generated.result[43]
result[44] <= mult_nnq:auto_generated.result[44]
result[45] <= mult_nnq:auto_generated.result[45]
result[46] <= mult_nnq:auto_generated.result[46]
result[47] <= mult_nnq:auto_generated.result[47]
result[48] <= mult_nnq:auto_generated.result[48]
result[49] <= mult_nnq:auto_generated.result[49]
result[50] <= mult_nnq:auto_generated.result[50]
result[51] <= mult_nnq:auto_generated.result[51]
result[52] <= mult_nnq:auto_generated.result[52]
result[53] <= mult_nnq:auto_generated.result[53]
result[54] <= mult_nnq:auto_generated.result[54]
result[55] <= mult_nnq:auto_generated.result[55]
result[56] <= mult_nnq:auto_generated.result[56]
result[57] <= mult_nnq:auto_generated.result[57]
result[58] <= mult_nnq:auto_generated.result[58]
result[59] <= mult_nnq:auto_generated.result[59]
result[60] <= mult_nnq:auto_generated.result[60]
result[61] <= mult_nnq:auto_generated.result[61]
result[62] <= mult_nnq:auto_generated.result[62]
result[63] <= mult_nnq:auto_generated.result[63]
result[64] <= mult_nnq:auto_generated.result[64]
result[65] <= mult_nnq:auto_generated.result[65]
result[66] <= mult_nnq:auto_generated.result[66]
result[67] <= mult_nnq:auto_generated.result[67]
result[68] <= mult_nnq:auto_generated.result[68]
result[69] <= mult_nnq:auto_generated.result[69]
result[70] <= mult_nnq:auto_generated.result[70]
result[71] <= mult_nnq:auto_generated.result[71]


|ifv|hook:IFM|ifmunitd:ifm|ifmd:\g1:2:ifm|mult2:multc|lpm_mult:lpm_mult_component|mult_nnq:auto_generated
dataa[0] => mac_mult1.DATAA
dataa[0] => mac_mult3.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[1] => mac_mult3.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[2] => mac_mult3.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[3] => mac_mult3.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[4] => mac_mult3.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[5] => mac_mult3.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[6] => mac_mult3.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[7] => mac_mult3.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[8] => mac_mult3.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[9] => mac_mult3.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[10] => mac_mult3.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[11] => mac_mult3.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[12] => mac_mult3.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[13] => mac_mult3.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[14] => mac_mult3.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[15] => mac_mult3.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[16] => mac_mult3.DATAA16
dataa[17] => mac_mult1.DATAA17
dataa[17] => mac_mult3.DATAA17
dataa[18] => mac_mult5.DATAA
dataa[18] => mac_mult7.DATAA
dataa[19] => mac_mult5.DATAA1
dataa[19] => mac_mult7.DATAA1
dataa[20] => mac_mult5.DATAA2
dataa[20] => mac_mult7.DATAA2
dataa[21] => mac_mult5.DATAA3
dataa[21] => mac_mult7.DATAA3
dataa[22] => mac_mult5.DATAA4
dataa[22] => mac_mult7.DATAA4
dataa[23] => mac_mult5.DATAA5
dataa[23] => mac_mult7.DATAA5
dataa[24] => mac_mult5.DATAA6
dataa[24] => mac_mult7.DATAA6
dataa[25] => mac_mult5.DATAA7
dataa[25] => mac_mult7.DATAA7
dataa[26] => mac_mult5.DATAA8
dataa[26] => mac_mult7.DATAA8
dataa[27] => mac_mult5.DATAA9
dataa[27] => mac_mult7.DATAA9
dataa[28] => mac_mult5.DATAA10
dataa[28] => mac_mult7.DATAA10
dataa[29] => mac_mult5.DATAA11
dataa[29] => mac_mult7.DATAA11
dataa[30] => mac_mult5.DATAA12
dataa[30] => mac_mult7.DATAA12
dataa[31] => mac_mult5.DATAA13
dataa[31] => mac_mult7.DATAA13
dataa[32] => mac_mult5.DATAA14
dataa[32] => mac_mult7.DATAA14
dataa[33] => mac_mult5.DATAA15
dataa[33] => mac_mult7.DATAA15
dataa[34] => mac_mult5.DATAA16
dataa[34] => mac_mult7.DATAA16
dataa[35] => mac_mult5.DATAA17
dataa[35] => mac_mult7.DATAA17
datab[0] => mac_mult1.DATAB
datab[0] => mac_mult5.DATAB
datab[1] => mac_mult1.DATAB1
datab[1] => mac_mult5.DATAB1
datab[2] => mac_mult1.DATAB2
datab[2] => mac_mult5.DATAB2
datab[3] => mac_mult1.DATAB3
datab[3] => mac_mult5.DATAB3
datab[4] => mac_mult1.DATAB4
datab[4] => mac_mult5.DATAB4
datab[5] => mac_mult1.DATAB5
datab[5] => mac_mult5.DATAB5
datab[6] => mac_mult1.DATAB6
datab[6] => mac_mult5.DATAB6
datab[7] => mac_mult1.DATAB7
datab[7] => mac_mult5.DATAB7
datab[8] => mac_mult1.DATAB8
datab[8] => mac_mult5.DATAB8
datab[9] => mac_mult1.DATAB9
datab[9] => mac_mult5.DATAB9
datab[10] => mac_mult1.DATAB10
datab[10] => mac_mult5.DATAB10
datab[11] => mac_mult1.DATAB11
datab[11] => mac_mult5.DATAB11
datab[12] => mac_mult1.DATAB12
datab[12] => mac_mult5.DATAB12
datab[13] => mac_mult1.DATAB13
datab[13] => mac_mult5.DATAB13
datab[14] => mac_mult1.DATAB14
datab[14] => mac_mult5.DATAB14
datab[15] => mac_mult1.DATAB15
datab[15] => mac_mult5.DATAB15
datab[16] => mac_mult1.DATAB16
datab[16] => mac_mult5.DATAB16
datab[17] => mac_mult1.DATAB17
datab[17] => mac_mult5.DATAB17
datab[18] => mac_mult3.DATAB
datab[18] => mac_mult7.DATAB
datab[19] => mac_mult3.DATAB1
datab[19] => mac_mult7.DATAB1
datab[20] => mac_mult3.DATAB2
datab[20] => mac_mult7.DATAB2
datab[21] => mac_mult3.DATAB3
datab[21] => mac_mult7.DATAB3
datab[22] => mac_mult3.DATAB4
datab[22] => mac_mult7.DATAB4
datab[23] => mac_mult3.DATAB5
datab[23] => mac_mult7.DATAB5
datab[24] => mac_mult3.DATAB6
datab[24] => mac_mult7.DATAB6
datab[25] => mac_mult3.DATAB7
datab[25] => mac_mult7.DATAB7
datab[26] => mac_mult3.DATAB8
datab[26] => mac_mult7.DATAB8
datab[27] => mac_mult3.DATAB9
datab[27] => mac_mult7.DATAB9
datab[28] => mac_mult3.DATAB10
datab[28] => mac_mult7.DATAB10
datab[29] => mac_mult3.DATAB11
datab[29] => mac_mult7.DATAB11
datab[30] => mac_mult3.DATAB12
datab[30] => mac_mult7.DATAB12
datab[31] => mac_mult3.DATAB13
datab[31] => mac_mult7.DATAB13
datab[32] => mac_mult3.DATAB14
datab[32] => mac_mult7.DATAB14
datab[33] => mac_mult3.DATAB15
datab[33] => mac_mult7.DATAB15
datab[34] => mac_mult3.DATAB16
datab[34] => mac_mult7.DATAB16
datab[35] => mac_mult3.DATAB17
datab[35] => mac_mult7.DATAB17
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[32] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[33] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[34] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[35] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[36] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[37] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[38] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[39] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[40] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[41] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[42] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[43] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[44] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[45] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[46] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[47] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[48] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[49] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[50] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[51] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[52] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[53] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[54] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[55] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[56] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[57] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[58] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[59] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[60] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[61] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[62] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[63] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[64] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[65] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[66] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[67] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[68] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[69] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[70] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[71] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|ifv|hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm
clock => done.CLK
clock => counter[7].CLK
clock => counter[6].CLK
clock => counter[5].CLK
clock => counter[4].CLK
clock => counter[3].CLK
clock => counter[2].CLK
clock => counter[1].CLK
clock => counter[0].CLK
clock => oldr[35].CLK
clock => oldr[34].CLK
clock => oldr[33].CLK
clock => oldr[32].CLK
clock => oldr[31].CLK
clock => oldr[30].CLK
clock => oldr[29].CLK
clock => oldr[28].CLK
clock => oldr[27].CLK
clock => oldr[26].CLK
clock => oldr[25].CLK
clock => oldr[24].CLK
clock => oldr[23].CLK
clock => oldr[22].CLK
clock => oldr[21].CLK
clock => oldr[20].CLK
clock => oldr[19].CLK
clock => oldr[18].CLK
clock => oldr[17].CLK
clock => oldr[16].CLK
clock => oldr[15].CLK
clock => oldr[14].CLK
clock => oldr[13].CLK
clock => oldr[12].CLK
clock => oldr[11].CLK
clock => oldr[10].CLK
clock => oldr[9].CLK
clock => oldr[8].CLK
clock => oldr[7].CLK
clock => oldr[6].CLK
clock => oldr[5].CLK
clock => oldr[4].CLK
clock => oldr[3].CLK
clock => oldr[2].CLK
clock => oldr[1].CLK
clock => oldr[0].CLK
clock => oldi[35].CLK
clock => oldi[34].CLK
clock => oldi[33].CLK
clock => oldi[32].CLK
clock => oldi[31].CLK
clock => oldi[30].CLK
clock => oldi[29].CLK
clock => oldi[28].CLK
clock => oldi[27].CLK
clock => oldi[26].CLK
clock => oldi[25].CLK
clock => oldi[24].CLK
clock => oldi[23].CLK
clock => oldi[22].CLK
clock => oldi[21].CLK
clock => oldi[20].CLK
clock => oldi[19].CLK
clock => oldi[18].CLK
clock => oldi[17].CLK
clock => oldi[16].CLK
clock => oldi[15].CLK
clock => oldi[14].CLK
clock => oldi[13].CLK
clock => oldi[12].CLK
clock => oldi[11].CLK
clock => oldi[10].CLK
clock => oldi[9].CLK
clock => oldi[8].CLK
clock => oldi[7].CLK
clock => oldi[6].CLK
clock => oldi[5].CLK
clock => oldi[4].CLK
clock => oldi[3].CLK
clock => oldi[2].CLK
clock => oldi[1].CLK
clock => oldi[0].CLK
clock => x[9].CLK
clock => x[8].CLK
clock => x[7].CLK
clock => x[6].CLK
clock => x[5].CLK
clock => x[4].CLK
clock => x[3].CLK
clock => x[2].CLK
clock => x[1].CLK
clock => x[0].CLK
clock => y[8].CLK
clock => y[7].CLK
clock => y[6].CLK
clock => y[5].CLK
clock => y[4].CLK
clock => y[3].CLK
clock => y[2].CLK
clock => y[1].CLK
clock => y[0].CLK
clr => y~26.OUTPUTSELECT
clr => y~25.OUTPUTSELECT
clr => y~24.OUTPUTSELECT
clr => y~23.OUTPUTSELECT
clr => y~22.OUTPUTSELECT
clr => y~21.OUTPUTSELECT
clr => y~20.OUTPUTSELECT
clr => y~19.OUTPUTSELECT
clr => y~18.OUTPUTSELECT
clr => x~29.OUTPUTSELECT
clr => x~28.OUTPUTSELECT
clr => x~27.OUTPUTSELECT
clr => x~26.OUTPUTSELECT
clr => x~25.OUTPUTSELECT
clr => x~24.OUTPUTSELECT
clr => x~23.OUTPUTSELECT
clr => x~22.OUTPUTSELECT
clr => x~21.OUTPUTSELECT
clr => x~20.OUTPUTSELECT
clr => oldi~107.OUTPUTSELECT
clr => oldi~106.OUTPUTSELECT
clr => oldi~105.OUTPUTSELECT
clr => oldi~104.OUTPUTSELECT
clr => oldi~103.OUTPUTSELECT
clr => oldi~102.OUTPUTSELECT
clr => oldi~101.OUTPUTSELECT
clr => oldi~100.OUTPUTSELECT
clr => oldi~99.OUTPUTSELECT
clr => oldi~98.OUTPUTSELECT
clr => oldi~97.OUTPUTSELECT
clr => oldi~96.OUTPUTSELECT
clr => oldi~95.OUTPUTSELECT
clr => oldi~94.OUTPUTSELECT
clr => oldi~93.OUTPUTSELECT
clr => oldi~92.OUTPUTSELECT
clr => oldi~91.OUTPUTSELECT
clr => oldi~90.OUTPUTSELECT
clr => oldi~89.OUTPUTSELECT
clr => oldi~88.OUTPUTSELECT
clr => oldi~87.OUTPUTSELECT
clr => oldi~86.OUTPUTSELECT
clr => oldi~85.OUTPUTSELECT
clr => oldi~84.OUTPUTSELECT
clr => oldi~83.OUTPUTSELECT
clr => oldi~82.OUTPUTSELECT
clr => oldi~81.OUTPUTSELECT
clr => oldi~80.OUTPUTSELECT
clr => oldi~79.OUTPUTSELECT
clr => oldi~78.OUTPUTSELECT
clr => oldi~77.OUTPUTSELECT
clr => oldi~76.OUTPUTSELECT
clr => oldi~75.OUTPUTSELECT
clr => oldi~74.OUTPUTSELECT
clr => oldi~73.OUTPUTSELECT
clr => oldi~72.OUTPUTSELECT
clr => oldr~107.OUTPUTSELECT
clr => oldr~106.OUTPUTSELECT
clr => oldr~105.OUTPUTSELECT
clr => oldr~104.OUTPUTSELECT
clr => oldr~103.OUTPUTSELECT
clr => oldr~102.OUTPUTSELECT
clr => oldr~101.OUTPUTSELECT
clr => oldr~100.OUTPUTSELECT
clr => oldr~99.OUTPUTSELECT
clr => oldr~98.OUTPUTSELECT
clr => oldr~97.OUTPUTSELECT
clr => oldr~96.OUTPUTSELECT
clr => oldr~95.OUTPUTSELECT
clr => oldr~94.OUTPUTSELECT
clr => oldr~93.OUTPUTSELECT
clr => oldr~92.OUTPUTSELECT
clr => oldr~91.OUTPUTSELECT
clr => oldr~90.OUTPUTSELECT
clr => oldr~89.OUTPUTSELECT
clr => oldr~88.OUTPUTSELECT
clr => oldr~87.OUTPUTSELECT
clr => oldr~86.OUTPUTSELECT
clr => oldr~85.OUTPUTSELECT
clr => oldr~84.OUTPUTSELECT
clr => oldr~83.OUTPUTSELECT
clr => oldr~82.OUTPUTSELECT
clr => oldr~81.OUTPUTSELECT
clr => oldr~80.OUTPUTSELECT
clr => oldr~79.OUTPUTSELECT
clr => oldr~78.OUTPUTSELECT
clr => oldr~77.OUTPUTSELECT
clr => oldr~76.OUTPUTSELECT
clr => oldr~75.OUTPUTSELECT
clr => oldr~74.OUTPUTSELECT
clr => oldr~73.OUTPUTSELECT
clr => oldr~72.OUTPUTSELECT
clr => counter~31.OUTPUTSELECT
clr => counter~30.OUTPUTSELECT
clr => counter~29.OUTPUTSELECT
clr => counter~28.OUTPUTSELECT
clr => counter~27.OUTPUTSELECT
clr => counter~26.OUTPUTSELECT
clr => counter~25.OUTPUTSELECT
clr => counter~24.OUTPUTSELECT
clr => done~1.OUTPUTSELECT
clr => ready~0.IN1
compute => y~8.OUTPUTSELECT
compute => y~7.OUTPUTSELECT
compute => y~6.OUTPUTSELECT
compute => y~5.OUTPUTSELECT
compute => y~4.OUTPUTSELECT
compute => y~3.OUTPUTSELECT
compute => y~2.OUTPUTSELECT
compute => y~1.OUTPUTSELECT
compute => y~0.OUTPUTSELECT
compute => x~9.OUTPUTSELECT
compute => x~8.OUTPUTSELECT
compute => x~7.OUTPUTSELECT
compute => x~6.OUTPUTSELECT
compute => x~5.OUTPUTSELECT
compute => x~4.OUTPUTSELECT
compute => x~3.OUTPUTSELECT
compute => x~2.OUTPUTSELECT
compute => x~1.OUTPUTSELECT
compute => x~0.OUTPUTSELECT
compute => oldi~35.OUTPUTSELECT
compute => oldi~34.OUTPUTSELECT
compute => oldi~33.OUTPUTSELECT
compute => oldi~32.OUTPUTSELECT
compute => oldi~31.OUTPUTSELECT
compute => oldi~30.OUTPUTSELECT
compute => oldi~29.OUTPUTSELECT
compute => oldi~28.OUTPUTSELECT
compute => oldi~27.OUTPUTSELECT
compute => oldi~26.OUTPUTSELECT
compute => oldi~25.OUTPUTSELECT
compute => oldi~24.OUTPUTSELECT
compute => oldi~23.OUTPUTSELECT
compute => oldi~22.OUTPUTSELECT
compute => oldi~21.OUTPUTSELECT
compute => oldi~20.OUTPUTSELECT
compute => oldi~19.OUTPUTSELECT
compute => oldi~18.OUTPUTSELECT
compute => oldi~17.OUTPUTSELECT
compute => oldi~16.OUTPUTSELECT
compute => oldi~15.OUTPUTSELECT
compute => oldi~14.OUTPUTSELECT
compute => oldi~13.OUTPUTSELECT
compute => oldi~12.OUTPUTSELECT
compute => oldi~11.OUTPUTSELECT
compute => oldi~10.OUTPUTSELECT
compute => oldi~9.OUTPUTSELECT
compute => oldi~8.OUTPUTSELECT
compute => oldi~7.OUTPUTSELECT
compute => oldi~6.OUTPUTSELECT
compute => oldi~5.OUTPUTSELECT
compute => oldi~4.OUTPUTSELECT
compute => oldi~3.OUTPUTSELECT
compute => oldi~2.OUTPUTSELECT
compute => oldi~1.OUTPUTSELECT
compute => oldi~0.OUTPUTSELECT
compute => oldr~35.OUTPUTSELECT
compute => oldr~34.OUTPUTSELECT
compute => oldr~33.OUTPUTSELECT
compute => oldr~32.OUTPUTSELECT
compute => oldr~31.OUTPUTSELECT
compute => oldr~30.OUTPUTSELECT
compute => oldr~29.OUTPUTSELECT
compute => oldr~28.OUTPUTSELECT
compute => oldr~27.OUTPUTSELECT
compute => oldr~26.OUTPUTSELECT
compute => oldr~25.OUTPUTSELECT
compute => oldr~24.OUTPUTSELECT
compute => oldr~23.OUTPUTSELECT
compute => oldr~22.OUTPUTSELECT
compute => oldr~21.OUTPUTSELECT
compute => oldr~20.OUTPUTSELECT
compute => oldr~19.OUTPUTSELECT
compute => oldr~18.OUTPUTSELECT
compute => oldr~17.OUTPUTSELECT
compute => oldr~16.OUTPUTSELECT
compute => oldr~15.OUTPUTSELECT
compute => oldr~14.OUTPUTSELECT
compute => oldr~13.OUTPUTSELECT
compute => oldr~12.OUTPUTSELECT
compute => oldr~11.OUTPUTSELECT
compute => oldr~10.OUTPUTSELECT
compute => oldr~9.OUTPUTSELECT
compute => oldr~8.OUTPUTSELECT
compute => oldr~7.OUTPUTSELECT
compute => oldr~6.OUTPUTSELECT
compute => oldr~5.OUTPUTSELECT
compute => oldr~4.OUTPUTSELECT
compute => oldr~3.OUTPUTSELECT
compute => oldr~2.OUTPUTSELECT
compute => oldr~1.OUTPUTSELECT
compute => oldr~0.OUTPUTSELECT
compute => counter~15.OUTPUTSELECT
compute => counter~14.OUTPUTSELECT
compute => counter~13.OUTPUTSELECT
compute => counter~12.OUTPUTSELECT
compute => counter~11.OUTPUTSELECT
compute => counter~10.OUTPUTSELECT
compute => counter~9.OUTPUTSELECT
compute => counter~8.OUTPUTSELECT
compute => ready~0.IN0
xin[0] => x~9.DATAA
xin[1] => x~8.DATAA
xin[2] => x~7.DATAA
xin[3] => x~6.DATAA
xin[4] => x~5.DATAA
xin[5] => x~4.DATAA
xin[6] => x~3.DATAA
xin[7] => x~2.DATAA
xin[8] => x~1.DATAA
xin[9] => x~0.DATAA
yin[0] => y~8.DATAA
yin[1] => y~7.DATAA
yin[2] => y~6.DATAA
yin[3] => y~5.DATAA
yin[4] => y~4.DATAA
yin[5] => y~3.DATAA
yin[6] => y~2.DATAA
yin[7] => y~1.DATAA
yin[8] => y~0.DATAA
ain[0] => oldr~35.DATAA
ain[1] => oldr~34.DATAA
ain[2] => oldr~33.DATAA
ain[3] => oldr~32.DATAA
ain[4] => oldr~31.DATAA
ain[5] => oldr~30.DATAA
ain[6] => oldr~29.DATAA
ain[7] => oldr~28.DATAA
ain[8] => oldr~27.DATAA
ain[9] => oldr~26.DATAA
ain[10] => oldr~25.DATAA
ain[11] => oldr~24.DATAA
ain[12] => oldr~23.DATAA
ain[13] => oldr~22.DATAA
ain[14] => oldr~21.DATAA
ain[15] => oldr~20.DATAA
ain[16] => oldr~19.DATAA
ain[17] => oldr~18.DATAA
ain[18] => oldr~17.DATAA
ain[19] => oldr~16.DATAA
ain[20] => oldr~15.DATAA
ain[21] => oldr~14.DATAA
ain[22] => oldr~13.DATAA
ain[23] => oldr~12.DATAA
ain[24] => oldr~11.DATAA
ain[25] => oldr~10.DATAA
ain[26] => oldr~9.DATAA
ain[27] => oldr~8.DATAA
ain[28] => oldr~7.DATAA
ain[29] => oldr~6.DATAA
ain[30] => oldr~5.DATAA
ain[31] => oldr~4.DATAA
ain[32] => oldr~3.DATAA
ain[33] => oldr~2.DATAA
ain[34] => oldr~1.DATAA
ain[35] => oldr~0.DATAA
bin[0] => oldi~35.DATAA
bin[1] => oldi~34.DATAA
bin[2] => oldi~33.DATAA
bin[3] => oldi~32.DATAA
bin[4] => oldi~31.DATAA
bin[5] => oldi~30.DATAA
bin[6] => oldi~29.DATAA
bin[7] => oldi~28.DATAA
bin[8] => oldi~27.DATAA
bin[9] => oldi~26.DATAA
bin[10] => oldi~25.DATAA
bin[11] => oldi~24.DATAA
bin[12] => oldi~23.DATAA
bin[13] => oldi~22.DATAA
bin[14] => oldi~21.DATAA
bin[15] => oldi~20.DATAA
bin[16] => oldi~19.DATAA
bin[17] => oldi~18.DATAA
bin[18] => oldi~17.DATAA
bin[19] => oldi~16.DATAA
bin[20] => oldi~15.DATAA
bin[21] => oldi~14.DATAA
bin[22] => oldi~13.DATAA
bin[23] => oldi~12.DATAA
bin[24] => oldi~11.DATAA
bin[25] => oldi~10.DATAA
bin[26] => oldi~9.DATAA
bin[27] => oldi~8.DATAA
bin[28] => oldi~7.DATAA
bin[29] => oldi~6.DATAA
bin[30] => oldi~5.DATAA
bin[31] => oldi~4.DATAA
bin[32] => oldi~3.DATAA
bin[33] => oldi~2.DATAA
bin[34] => oldi~1.DATAA
bin[35] => oldi~0.DATAA
cr[0] => Add2.IN36
cr[1] => Add2.IN35
cr[2] => Add2.IN34
cr[3] => Add2.IN33
cr[4] => Add2.IN32
cr[5] => Add2.IN31
cr[6] => Add2.IN30
cr[7] => Add2.IN29
cr[8] => Add2.IN28
cr[9] => Add2.IN27
cr[10] => Add2.IN26
cr[11] => Add2.IN25
cr[12] => Add2.IN24
cr[13] => Add2.IN23
cr[14] => Add2.IN22
cr[15] => Add2.IN21
cr[16] => Add2.IN20
cr[17] => Add2.IN19
cr[18] => Add2.IN18
cr[19] => Add2.IN17
cr[20] => Add2.IN16
cr[21] => Add2.IN15
cr[22] => Add2.IN14
cr[23] => Add2.IN13
cr[24] => Add2.IN12
cr[25] => Add2.IN11
cr[26] => Add2.IN10
cr[27] => Add2.IN9
cr[28] => Add2.IN8
cr[29] => Add2.IN7
cr[30] => Add2.IN6
cr[31] => Add2.IN5
cr[32] => Add2.IN4
cr[33] => Add2.IN3
cr[34] => Add2.IN2
cr[35] => Add2.IN1
ci[0] => Add3.IN37
ci[1] => Add3.IN36
ci[2] => Add3.IN35
ci[3] => Add3.IN34
ci[4] => Add3.IN33
ci[5] => Add3.IN32
ci[6] => Add3.IN31
ci[7] => Add3.IN30
ci[8] => Add3.IN29
ci[9] => Add3.IN28
ci[10] => Add3.IN27
ci[11] => Add3.IN26
ci[12] => Add3.IN25
ci[13] => Add3.IN24
ci[14] => Add3.IN23
ci[15] => Add3.IN22
ci[16] => Add3.IN21
ci[17] => Add3.IN20
ci[18] => Add3.IN19
ci[19] => Add3.IN18
ci[20] => Add3.IN17
ci[21] => Add3.IN16
ci[22] => Add3.IN15
ci[23] => Add3.IN14
ci[24] => Add3.IN13
ci[25] => Add3.IN12
ci[26] => Add3.IN11
ci[27] => Add3.IN10
ci[28] => Add3.IN9
ci[29] => Add3.IN8
ci[30] => Add3.IN7
ci[31] => Add3.IN6
ci[32] => Add3.IN5
ci[33] => Add3.IN4
ci[34] => Add3.IN3
ci[35] => Add3.IN2
xout[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= x[5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= x[6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= x[7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= x[8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= x[9].DB_MAX_OUTPUT_PORT_TYPE
yout[0] <= y[0].DB_MAX_OUTPUT_PORT_TYPE
yout[1] <= y[1].DB_MAX_OUTPUT_PORT_TYPE
yout[2] <= y[2].DB_MAX_OUTPUT_PORT_TYPE
yout[3] <= y[3].DB_MAX_OUTPUT_PORT_TYPE
yout[4] <= y[4].DB_MAX_OUTPUT_PORT_TYPE
yout[5] <= y[5].DB_MAX_OUTPUT_PORT_TYPE
yout[6] <= y[6].DB_MAX_OUTPUT_PORT_TYPE
yout[7] <= y[7].DB_MAX_OUTPUT_PORT_TYPE
yout[8] <= y[8].DB_MAX_OUTPUT_PORT_TYPE
count[0] <= counter[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= counter[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= counter[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= counter[3].DB_MAX_OUTPUT_PORT_TYPE
count[4] <= counter[4].DB_MAX_OUTPUT_PORT_TYPE
count[5] <= counter[5].DB_MAX_OUTPUT_PORT_TYPE
count[6] <= counter[6].DB_MAX_OUTPUT_PORT_TYPE
count[7] <= counter[7].DB_MAX_OUTPUT_PORT_TYPE
don <= done.DB_MAX_OUTPUT_PORT_TYPE
ready <= ready~0.DB_MAX_OUTPUT_PORT_TYPE


|ifv|hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multa
dataa[0] => altsquare:altsquare_component.data[0]
dataa[1] => altsquare:altsquare_component.data[1]
dataa[2] => altsquare:altsquare_component.data[2]
dataa[3] => altsquare:altsquare_component.data[3]
dataa[4] => altsquare:altsquare_component.data[4]
dataa[5] => altsquare:altsquare_component.data[5]
dataa[6] => altsquare:altsquare_component.data[6]
dataa[7] => altsquare:altsquare_component.data[7]
dataa[8] => altsquare:altsquare_component.data[8]
dataa[9] => altsquare:altsquare_component.data[9]
dataa[10] => altsquare:altsquare_component.data[10]
dataa[11] => altsquare:altsquare_component.data[11]
dataa[12] => altsquare:altsquare_component.data[12]
dataa[13] => altsquare:altsquare_component.data[13]
dataa[14] => altsquare:altsquare_component.data[14]
dataa[15] => altsquare:altsquare_component.data[15]
dataa[16] => altsquare:altsquare_component.data[16]
dataa[17] => altsquare:altsquare_component.data[17]
dataa[18] => altsquare:altsquare_component.data[18]
dataa[19] => altsquare:altsquare_component.data[19]
dataa[20] => altsquare:altsquare_component.data[20]
dataa[21] => altsquare:altsquare_component.data[21]
dataa[22] => altsquare:altsquare_component.data[22]
dataa[23] => altsquare:altsquare_component.data[23]
dataa[24] => altsquare:altsquare_component.data[24]
dataa[25] => altsquare:altsquare_component.data[25]
dataa[26] => altsquare:altsquare_component.data[26]
dataa[27] => altsquare:altsquare_component.data[27]
dataa[28] => altsquare:altsquare_component.data[28]
dataa[29] => altsquare:altsquare_component.data[29]
dataa[30] => altsquare:altsquare_component.data[30]
dataa[31] => altsquare:altsquare_component.data[31]
dataa[32] => altsquare:altsquare_component.data[32]
dataa[33] => altsquare:altsquare_component.data[33]
dataa[34] => altsquare:altsquare_component.data[34]
dataa[35] => altsquare:altsquare_component.data[35]
result[0] <= altsquare:altsquare_component.result[0]
result[1] <= altsquare:altsquare_component.result[1]
result[2] <= altsquare:altsquare_component.result[2]
result[3] <= altsquare:altsquare_component.result[3]
result[4] <= altsquare:altsquare_component.result[4]
result[5] <= altsquare:altsquare_component.result[5]
result[6] <= altsquare:altsquare_component.result[6]
result[7] <= altsquare:altsquare_component.result[7]
result[8] <= altsquare:altsquare_component.result[8]
result[9] <= altsquare:altsquare_component.result[9]
result[10] <= altsquare:altsquare_component.result[10]
result[11] <= altsquare:altsquare_component.result[11]
result[12] <= altsquare:altsquare_component.result[12]
result[13] <= altsquare:altsquare_component.result[13]
result[14] <= altsquare:altsquare_component.result[14]
result[15] <= altsquare:altsquare_component.result[15]
result[16] <= altsquare:altsquare_component.result[16]
result[17] <= altsquare:altsquare_component.result[17]
result[18] <= altsquare:altsquare_component.result[18]
result[19] <= altsquare:altsquare_component.result[19]
result[20] <= altsquare:altsquare_component.result[20]
result[21] <= altsquare:altsquare_component.result[21]
result[22] <= altsquare:altsquare_component.result[22]
result[23] <= altsquare:altsquare_component.result[23]
result[24] <= altsquare:altsquare_component.result[24]
result[25] <= altsquare:altsquare_component.result[25]
result[26] <= altsquare:altsquare_component.result[26]
result[27] <= altsquare:altsquare_component.result[27]
result[28] <= altsquare:altsquare_component.result[28]
result[29] <= altsquare:altsquare_component.result[29]
result[30] <= altsquare:altsquare_component.result[30]
result[31] <= altsquare:altsquare_component.result[31]
result[32] <= altsquare:altsquare_component.result[32]
result[33] <= altsquare:altsquare_component.result[33]
result[34] <= altsquare:altsquare_component.result[34]
result[35] <= altsquare:altsquare_component.result[35]
result[36] <= altsquare:altsquare_component.result[36]
result[37] <= altsquare:altsquare_component.result[37]
result[38] <= altsquare:altsquare_component.result[38]
result[39] <= altsquare:altsquare_component.result[39]
result[40] <= altsquare:altsquare_component.result[40]
result[41] <= altsquare:altsquare_component.result[41]
result[42] <= altsquare:altsquare_component.result[42]
result[43] <= altsquare:altsquare_component.result[43]
result[44] <= altsquare:altsquare_component.result[44]
result[45] <= altsquare:altsquare_component.result[45]
result[46] <= altsquare:altsquare_component.result[46]
result[47] <= altsquare:altsquare_component.result[47]
result[48] <= altsquare:altsquare_component.result[48]
result[49] <= altsquare:altsquare_component.result[49]
result[50] <= altsquare:altsquare_component.result[50]
result[51] <= altsquare:altsquare_component.result[51]
result[52] <= altsquare:altsquare_component.result[52]
result[53] <= altsquare:altsquare_component.result[53]
result[54] <= altsquare:altsquare_component.result[54]
result[55] <= altsquare:altsquare_component.result[55]
result[56] <= altsquare:altsquare_component.result[56]
result[57] <= altsquare:altsquare_component.result[57]
result[58] <= altsquare:altsquare_component.result[58]
result[59] <= altsquare:altsquare_component.result[59]
result[60] <= altsquare:altsquare_component.result[60]
result[61] <= altsquare:altsquare_component.result[61]
result[62] <= altsquare:altsquare_component.result[62]
result[63] <= altsquare:altsquare_component.result[63]
result[64] <= altsquare:altsquare_component.result[64]
result[65] <= altsquare:altsquare_component.result[65]
result[66] <= altsquare:altsquare_component.result[66]
result[67] <= altsquare:altsquare_component.result[67]
result[68] <= altsquare:altsquare_component.result[68]
result[69] <= altsquare:altsquare_component.result[69]
result[70] <= altsquare:altsquare_component.result[70]
result[71] <= altsquare:altsquare_component.result[71]


|ifv|hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multa|altsquare:altsquare_component
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
data[0] => altsquare_gea:auto_generated.data[0]
data[1] => altsquare_gea:auto_generated.data[1]
data[2] => altsquare_gea:auto_generated.data[2]
data[3] => altsquare_gea:auto_generated.data[3]
data[4] => altsquare_gea:auto_generated.data[4]
data[5] => altsquare_gea:auto_generated.data[5]
data[6] => altsquare_gea:auto_generated.data[6]
data[7] => altsquare_gea:auto_generated.data[7]
data[8] => altsquare_gea:auto_generated.data[8]
data[9] => altsquare_gea:auto_generated.data[9]
data[10] => altsquare_gea:auto_generated.data[10]
data[11] => altsquare_gea:auto_generated.data[11]
data[12] => altsquare_gea:auto_generated.data[12]
data[13] => altsquare_gea:auto_generated.data[13]
data[14] => altsquare_gea:auto_generated.data[14]
data[15] => altsquare_gea:auto_generated.data[15]
data[16] => altsquare_gea:auto_generated.data[16]
data[17] => altsquare_gea:auto_generated.data[17]
data[18] => altsquare_gea:auto_generated.data[18]
data[19] => altsquare_gea:auto_generated.data[19]
data[20] => altsquare_gea:auto_generated.data[20]
data[21] => altsquare_gea:auto_generated.data[21]
data[22] => altsquare_gea:auto_generated.data[22]
data[23] => altsquare_gea:auto_generated.data[23]
data[24] => altsquare_gea:auto_generated.data[24]
data[25] => altsquare_gea:auto_generated.data[25]
data[26] => altsquare_gea:auto_generated.data[26]
data[27] => altsquare_gea:auto_generated.data[27]
data[28] => altsquare_gea:auto_generated.data[28]
data[29] => altsquare_gea:auto_generated.data[29]
data[30] => altsquare_gea:auto_generated.data[30]
data[31] => altsquare_gea:auto_generated.data[31]
data[32] => altsquare_gea:auto_generated.data[32]
data[33] => altsquare_gea:auto_generated.data[33]
data[34] => altsquare_gea:auto_generated.data[34]
data[35] => altsquare_gea:auto_generated.data[35]
ena => ~NO_FANOUT~
result[0] <= altsquare_gea:auto_generated.result[0]
result[1] <= altsquare_gea:auto_generated.result[1]
result[2] <= altsquare_gea:auto_generated.result[2]
result[3] <= altsquare_gea:auto_generated.result[3]
result[4] <= altsquare_gea:auto_generated.result[4]
result[5] <= altsquare_gea:auto_generated.result[5]
result[6] <= altsquare_gea:auto_generated.result[6]
result[7] <= altsquare_gea:auto_generated.result[7]
result[8] <= altsquare_gea:auto_generated.result[8]
result[9] <= altsquare_gea:auto_generated.result[9]
result[10] <= altsquare_gea:auto_generated.result[10]
result[11] <= altsquare_gea:auto_generated.result[11]
result[12] <= altsquare_gea:auto_generated.result[12]
result[13] <= altsquare_gea:auto_generated.result[13]
result[14] <= altsquare_gea:auto_generated.result[14]
result[15] <= altsquare_gea:auto_generated.result[15]
result[16] <= altsquare_gea:auto_generated.result[16]
result[17] <= altsquare_gea:auto_generated.result[17]
result[18] <= altsquare_gea:auto_generated.result[18]
result[19] <= altsquare_gea:auto_generated.result[19]
result[20] <= altsquare_gea:auto_generated.result[20]
result[21] <= altsquare_gea:auto_generated.result[21]
result[22] <= altsquare_gea:auto_generated.result[22]
result[23] <= altsquare_gea:auto_generated.result[23]
result[24] <= altsquare_gea:auto_generated.result[24]
result[25] <= altsquare_gea:auto_generated.result[25]
result[26] <= altsquare_gea:auto_generated.result[26]
result[27] <= altsquare_gea:auto_generated.result[27]
result[28] <= altsquare_gea:auto_generated.result[28]
result[29] <= altsquare_gea:auto_generated.result[29]
result[30] <= altsquare_gea:auto_generated.result[30]
result[31] <= altsquare_gea:auto_generated.result[31]
result[32] <= altsquare_gea:auto_generated.result[32]
result[33] <= altsquare_gea:auto_generated.result[33]
result[34] <= altsquare_gea:auto_generated.result[34]
result[35] <= altsquare_gea:auto_generated.result[35]
result[36] <= altsquare_gea:auto_generated.result[36]
result[37] <= altsquare_gea:auto_generated.result[37]
result[38] <= altsquare_gea:auto_generated.result[38]
result[39] <= altsquare_gea:auto_generated.result[39]
result[40] <= altsquare_gea:auto_generated.result[40]
result[41] <= altsquare_gea:auto_generated.result[41]
result[42] <= altsquare_gea:auto_generated.result[42]
result[43] <= altsquare_gea:auto_generated.result[43]
result[44] <= altsquare_gea:auto_generated.result[44]
result[45] <= altsquare_gea:auto_generated.result[45]
result[46] <= altsquare_gea:auto_generated.result[46]
result[47] <= altsquare_gea:auto_generated.result[47]
result[48] <= altsquare_gea:auto_generated.result[48]
result[49] <= altsquare_gea:auto_generated.result[49]
result[50] <= altsquare_gea:auto_generated.result[50]
result[51] <= altsquare_gea:auto_generated.result[51]
result[52] <= altsquare_gea:auto_generated.result[52]
result[53] <= altsquare_gea:auto_generated.result[53]
result[54] <= altsquare_gea:auto_generated.result[54]
result[55] <= altsquare_gea:auto_generated.result[55]
result[56] <= altsquare_gea:auto_generated.result[56]
result[57] <= altsquare_gea:auto_generated.result[57]
result[58] <= altsquare_gea:auto_generated.result[58]
result[59] <= altsquare_gea:auto_generated.result[59]
result[60] <= altsquare_gea:auto_generated.result[60]
result[61] <= altsquare_gea:auto_generated.result[61]
result[62] <= altsquare_gea:auto_generated.result[62]
result[63] <= altsquare_gea:auto_generated.result[63]
result[64] <= altsquare_gea:auto_generated.result[64]
result[65] <= altsquare_gea:auto_generated.result[65]
result[66] <= altsquare_gea:auto_generated.result[66]
result[67] <= altsquare_gea:auto_generated.result[67]
result[68] <= altsquare_gea:auto_generated.result[68]
result[69] <= altsquare_gea:auto_generated.result[69]
result[70] <= altsquare_gea:auto_generated.result[70]
result[71] <= altsquare_gea:auto_generated.result[71]


|ifv|hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multa|altsquare:altsquare_component|altsquare_gea:auto_generated
data[0] => result[0].DATAIN
data[0] => w1020w[0].IN1
data[0] => w1112w[0].IN1
data[0] => w1208w[0].IN1
data[0] => w120w[0].IN1
data[0] => w1308w[0].IN1
data[0] => w1412w[0].IN1
data[0] => w1520w[0].IN1
data[0] => w152w[0].IN1
data[0] => w15w[0].IN1
data[0] => w1632w[0].IN1
data[0] => w1748w[0].IN1
data[0] => w1868w[0].IN1
data[0] => w188w[0].IN1
data[0] => w1992w[0].IN1
data[0] => w19w[0].IN1
data[0] => w2120w[0].IN1
data[0] => w2252w[0].IN1
data[0] => w228w[0].IN1
data[0] => w2388w[0].IN1
data[0] => w2528w[0].IN1
data[0] => w272w[0].IN1
data[0] => w320w[0].IN1
data[0] => w32w[0].IN1
data[0] => w372w[0].IN1
data[0] => w428w[0].IN1
data[0] => w488w[0].IN1
data[0] => w48w[0].IN1
data[0] => w552w[0].IN1
data[0] => w620w[0].IN1
data[0] => w68w[0].IN1
data[0] => w692w[0].IN1
data[0] => w768w[0].IN1
data[0] => w848w[0].IN1
data[0] => w92w[0].IN1
data[0] => w932w[0].IN1
data[1] => w1024w[0].IN1
data[1] => w1116w[0].IN1
data[1] => w11w[0].IN0
data[1] => w1212w[0].IN1
data[1] => w124w[0].IN1
data[1] => w1312w[0].IN1
data[1] => w1416w[0].IN1
data[1] => w1524w[0].IN1
data[1] => w156w[0].IN1
data[1] => w15w[0].IN0
data[1] => w1636w[0].IN1
data[1] => w1752w[0].IN1
data[1] => w1872w[0].IN1
data[1] => w192w[0].IN1
data[1] => w1996w[0].IN1
data[1] => w2124w[0].IN1
data[1] => w2256w[0].IN1
data[1] => w232w[0].IN1
data[1] => w2392w[0].IN1
data[1] => w2533w[0].IN1
data[1] => w276w[0].IN1
data[1] => w28w[0].IN1
data[1] => w324w[0].IN1
data[1] => w35w[0].IN1
data[1] => w376w[0].IN1
data[1] => w432w[0].IN1
data[1] => w492w[0].IN1
data[1] => w52w[0].IN1
data[1] => w556w[0].IN1
data[1] => w624w[0].IN1
data[1] => w696w[0].IN1
data[1] => w72w[0].IN1
data[1] => w772w[0].IN1
data[1] => w852w[0].IN1
data[1] => w936w[0].IN1
data[1] => w96w[0].IN1
data[2] => w100w[0].IN1
data[2] => w1028w[0].IN1
data[2] => w1120w[0].IN1
data[2] => w1216w[0].IN1
data[2] => w128w[0].IN1
data[2] => w1316w[0].IN1
data[2] => w1420w[0].IN1
data[2] => w1528w[0].IN1
data[2] => w160w[0].IN1
data[2] => w1640w[0].IN1
data[2] => w1756w[0].IN1
data[2] => w1876w[0].IN1
data[2] => w196w[0].IN1
data[2] => w19w[0].IN0
data[2] => w2000w[0].IN1
data[2] => w2128w[0].IN1
data[2] => w2260w[0].IN1
data[2] => w236w[0].IN1
data[2] => w2396w[0].IN1
data[2] => w24w[0].IN0
data[2] => w2538w[0].IN1
data[2] => w280w[0].IN1
data[2] => w28w[0].IN0
data[2] => w328w[0].IN1
data[2] => w380w[0].IN1
data[2] => w436w[0].IN1
data[2] => w44w[0].IN1
data[2] => w496w[0].IN1
data[2] => w55w[0].IN1
data[2] => w560w[0].IN1
data[2] => w628w[0].IN1
data[2] => w700w[0].IN1
data[2] => w76w[0].IN1
data[2] => w776w[0].IN1
data[2] => w856w[0].IN1
data[2] => w940w[0].IN1
data[3] => w1032w[0].IN1
data[3] => w104w[0].IN1
data[3] => w1124w[0].IN1
data[3] => w1220w[0].IN1
data[3] => w1320w[0].IN1
data[3] => w132w[0].IN1
data[3] => w1424w[0].IN1
data[3] => w1532w[0].IN1
data[3] => w1644w[0].IN1
data[3] => w164w[0].IN1
data[3] => w1760w[0].IN1
data[3] => w1880w[0].IN1
data[3] => w2004w[0].IN1
data[3] => w200w[0].IN1
data[3] => w2132w[0].IN1
data[3] => w2264w[0].IN1
data[3] => w2400w[0].IN1
data[3] => w240w[0].IN1
data[3] => w2543w[0].IN1
data[3] => w284w[0].IN1
data[3] => w32w[0].IN0
data[3] => w332w[0].IN1
data[3] => w35w[0].IN0
data[3] => w384w[0].IN1
data[3] => w40w[0].IN0
data[3] => w440w[0].IN1
data[3] => w44w[0].IN0
data[3] => w500w[0].IN1
data[3] => w564w[0].IN1
data[3] => w632w[0].IN1
data[3] => w64w[0].IN1
data[3] => w704w[0].IN1
data[3] => w780w[0].IN1
data[3] => w79w[0].IN1
data[3] => w860w[0].IN1
data[3] => w944w[0].IN1
data[4] => w1036w[0].IN1
data[4] => w107w[0].IN1
data[4] => w1128w[0].IN1
data[4] => w1224w[0].IN1
data[4] => w1324w[0].IN1
data[4] => w136w[0].IN1
data[4] => w1428w[0].IN1
data[4] => w1536w[0].IN1
data[4] => w1648w[0].IN1
data[4] => w168w[0].IN1
data[4] => w1764w[0].IN1
data[4] => w1884w[0].IN1
data[4] => w2008w[0].IN1
data[4] => w204w[0].IN1
data[4] => w2136w[0].IN1
data[4] => w2268w[0].IN1
data[4] => w2404w[0].IN1
data[4] => w244w[0].IN1
data[4] => w2548w[0].IN1
data[4] => w288w[0].IN1
data[4] => w336w[0].IN1
data[4] => w388w[0].IN1
data[4] => w444w[0].IN1
data[4] => w48w[0].IN0
data[4] => w504w[0].IN1
data[4] => w52w[0].IN0
data[4] => w55w[0].IN0
data[4] => w568w[0].IN1
data[4] => w60w[0].IN0
data[4] => w636w[0].IN1
data[4] => w64w[0].IN0
data[4] => w708w[0].IN1
data[4] => w784w[0].IN1
data[4] => w864w[0].IN1
data[4] => w88w[0].IN1
data[4] => w948w[0].IN1
data[5] => w1040w[0].IN1
data[5] => w1132w[0].IN1
data[5] => w116w[0].IN1
data[5] => w1228w[0].IN1
data[5] => w1328w[0].IN1
data[5] => w139w[0].IN1
data[5] => w1432w[0].IN1
data[5] => w1540w[0].IN1
data[5] => w1652w[0].IN1
data[5] => w172w[0].IN1
data[5] => w1768w[0].IN1
data[5] => w1888w[0].IN1
data[5] => w2012w[0].IN1
data[5] => w208w[0].IN1
data[5] => w2140w[0].IN1
data[5] => w2272w[0].IN1
data[5] => w2408w[0].IN1
data[5] => w248w[0].IN1
data[5] => w2553w[0].IN1
data[5] => w292w[0].IN1
data[5] => w340w[0].IN1
data[5] => w392w[0].IN1
data[5] => w448w[0].IN1
data[5] => w508w[0].IN1
data[5] => w572w[0].IN1
data[5] => w640w[0].IN1
data[5] => w68w[0].IN0
data[5] => w712w[0].IN1
data[5] => w72w[0].IN0
data[5] => w76w[0].IN0
data[5] => w788w[0].IN1
data[5] => w79w[0].IN0
data[5] => w84w[0].IN0
data[5] => w868w[0].IN1
data[5] => w88w[0].IN0
data[5] => w952w[0].IN1
data[6] => w100w[0].IN0
data[6] => w1044w[0].IN1
data[6] => w104w[0].IN0
data[6] => w107w[0].IN0
data[6] => w112w[0].IN0
data[6] => w1136w[0].IN1
data[6] => w116w[0].IN0
data[6] => w1232w[0].IN1
data[6] => w1332w[0].IN1
data[6] => w1436w[0].IN1
data[6] => w148w[0].IN1
data[6] => w1544w[0].IN1
data[6] => w1656w[0].IN1
data[6] => w175w[0].IN1
data[6] => w1772w[0].IN1
data[6] => w1892w[0].IN1
data[6] => w2016w[0].IN1
data[6] => w212w[0].IN1
data[6] => w2144w[0].IN1
data[6] => w2276w[0].IN1
data[6] => w2412w[0].IN1
data[6] => w252w[0].IN1
data[6] => w2558w[0].IN1
data[6] => w296w[0].IN1
data[6] => w344w[0].IN1
data[6] => w396w[0].IN1
data[6] => w452w[0].IN1
data[6] => w512w[0].IN1
data[6] => w576w[0].IN1
data[6] => w644w[0].IN1
data[6] => w716w[0].IN1
data[6] => w792w[0].IN1
data[6] => w872w[0].IN1
data[6] => w92w[0].IN0
data[6] => w956w[0].IN1
data[6] => w96w[0].IN0
data[7] => w1048w[0].IN1
data[7] => w1140w[0].IN1
data[7] => w120w[0].IN0
data[7] => w1236w[0].IN1
data[7] => w124w[0].IN0
data[7] => w128w[0].IN0
data[7] => w132w[0].IN0
data[7] => w1336w[0].IN1
data[7] => w136w[0].IN0
data[7] => w139w[0].IN0
data[7] => w1440w[0].IN1
data[7] => w144w[0].IN0
data[7] => w148w[0].IN0
data[7] => w1548w[0].IN1
data[7] => w1660w[0].IN1
data[7] => w1776w[0].IN1
data[7] => w184w[0].IN1
data[7] => w1896w[0].IN1
data[7] => w2020w[0].IN1
data[7] => w2148w[0].IN1
data[7] => w215w[0].IN1
data[7] => w2280w[0].IN1
data[7] => w2416w[0].IN1
data[7] => w2563w[0].IN1
data[7] => w256w[0].IN1
data[7] => w300w[0].IN1
data[7] => w348w[0].IN1
data[7] => w400w[0].IN1
data[7] => w456w[0].IN1
data[7] => w516w[0].IN1
data[7] => w580w[0].IN1
data[7] => w648w[0].IN1
data[7] => w720w[0].IN1
data[7] => w796w[0].IN1
data[7] => w876w[0].IN1
data[7] => w960w[0].IN1
data[8] => w1052w[0].IN1
data[8] => w1144w[0].IN1
data[8] => w1240w[0].IN1
data[8] => w1340w[0].IN1
data[8] => w1444w[0].IN1
data[8] => w152w[0].IN0
data[8] => w1552w[0].IN1
data[8] => w156w[0].IN0
data[8] => w160w[0].IN0
data[8] => w164w[0].IN0
data[8] => w1664w[0].IN1
data[8] => w168w[0].IN0
data[8] => w172w[0].IN0
data[8] => w175w[0].IN0
data[8] => w1780w[0].IN1
data[8] => w180w[0].IN0
data[8] => w184w[0].IN0
data[8] => w1900w[0].IN1
data[8] => w2024w[0].IN1
data[8] => w2152w[0].IN1
data[8] => w224w[0].IN1
data[8] => w2284w[0].IN1
data[8] => w2420w[0].IN1
data[8] => w2568w[0].IN1
data[8] => w259w[0].IN1
data[8] => w304w[0].IN1
data[8] => w352w[0].IN1
data[8] => w404w[0].IN1
data[8] => w460w[0].IN1
data[8] => w520w[0].IN1
data[8] => w584w[0].IN1
data[8] => w652w[0].IN1
data[8] => w724w[0].IN1
data[8] => w800w[0].IN1
data[8] => w880w[0].IN1
data[8] => w964w[0].IN1
data[9] => w1056w[0].IN1
data[9] => w1148w[0].IN1
data[9] => w1244w[0].IN1
data[9] => w1344w[0].IN1
data[9] => w1448w[0].IN1
data[9] => w1556w[0].IN1
data[9] => w1668w[0].IN1
data[9] => w1784w[0].IN1
data[9] => w188w[0].IN0
data[9] => w1904w[0].IN1
data[9] => w192w[0].IN0
data[9] => w196w[0].IN0
data[9] => w200w[0].IN0
data[9] => w2028w[0].IN1
data[9] => w204w[0].IN0
data[9] => w208w[0].IN0
data[9] => w212w[0].IN0
data[9] => w2156w[0].IN1
data[9] => w215w[0].IN0
data[9] => w220w[0].IN0
data[9] => w224w[0].IN0
data[9] => w2288w[0].IN1
data[9] => w2424w[0].IN1
data[9] => w2573w[0].IN1
data[9] => w268w[0].IN1
data[9] => w307w[0].IN1
data[9] => w356w[0].IN1
data[9] => w408w[0].IN1
data[9] => w464w[0].IN1
data[9] => w524w[0].IN1
data[9] => w588w[0].IN1
data[9] => w656w[0].IN1
data[9] => w728w[0].IN1
data[9] => w804w[0].IN1
data[9] => w884w[0].IN1
data[9] => w968w[0].IN1
data[10] => w1060w[0].IN1
data[10] => w1152w[0].IN1
data[10] => w1248w[0].IN1
data[10] => w1348w[0].IN1
data[10] => w1452w[0].IN1
data[10] => w1560w[0].IN1
data[10] => w1672w[0].IN1
data[10] => w1788w[0].IN1
data[10] => w1908w[0].IN1
data[10] => w2032w[0].IN1
data[10] => w2160w[0].IN1
data[10] => w228w[0].IN0
data[10] => w2292w[0].IN1
data[10] => w232w[0].IN0
data[10] => w236w[0].IN0
data[10] => w240w[0].IN0
data[10] => w2428w[0].IN1
data[10] => w244w[0].IN0
data[10] => w248w[0].IN0
data[10] => w252w[0].IN0
data[10] => w256w[0].IN0
data[10] => w2578w[0].IN1
data[10] => w259w[0].IN0
data[10] => w264w[0].IN0
data[10] => w268w[0].IN0
data[10] => w316w[0].IN1
data[10] => w359w[0].IN1
data[10] => w412w[0].IN1
data[10] => w468w[0].IN1
data[10] => w528w[0].IN1
data[10] => w592w[0].IN1
data[10] => w660w[0].IN1
data[10] => w732w[0].IN1
data[10] => w808w[0].IN1
data[10] => w888w[0].IN1
data[10] => w972w[0].IN1
data[11] => w1064w[0].IN1
data[11] => w1156w[0].IN1
data[11] => w1252w[0].IN1
data[11] => w1352w[0].IN1
data[11] => w1456w[0].IN1
data[11] => w1564w[0].IN1
data[11] => w1676w[0].IN1
data[11] => w1792w[0].IN1
data[11] => w1912w[0].IN1
data[11] => w2036w[0].IN1
data[11] => w2164w[0].IN1
data[11] => w2296w[0].IN1
data[11] => w2432w[0].IN1
data[11] => w2583w[0].IN1
data[11] => w272w[0].IN0
data[11] => w276w[0].IN0
data[11] => w280w[0].IN0
data[11] => w284w[0].IN0
data[11] => w288w[0].IN0
data[11] => w292w[0].IN0
data[11] => w296w[0].IN0
data[11] => w300w[0].IN0
data[11] => w304w[0].IN0
data[11] => w307w[0].IN0
data[11] => w312w[0].IN0
data[11] => w316w[0].IN0
data[11] => w368w[0].IN1
data[11] => w415w[0].IN1
data[11] => w472w[0].IN1
data[11] => w532w[0].IN1
data[11] => w596w[0].IN1
data[11] => w664w[0].IN1
data[11] => w736w[0].IN1
data[11] => w812w[0].IN1
data[11] => w892w[0].IN1
data[11] => w976w[0].IN1
data[12] => w1068w[0].IN1
data[12] => w1160w[0].IN1
data[12] => w1256w[0].IN1
data[12] => w1356w[0].IN1
data[12] => w1460w[0].IN1
data[12] => w1568w[0].IN1
data[12] => w1680w[0].IN1
data[12] => w1796w[0].IN1
data[12] => w1916w[0].IN1
data[12] => w2040w[0].IN1
data[12] => w2168w[0].IN1
data[12] => w2300w[0].IN1
data[12] => w2436w[0].IN1
data[12] => w2588w[0].IN1
data[12] => w320w[0].IN0
data[12] => w324w[0].IN0
data[12] => w328w[0].IN0
data[12] => w332w[0].IN0
data[12] => w336w[0].IN0
data[12] => w340w[0].IN0
data[12] => w344w[0].IN0
data[12] => w348w[0].IN0
data[12] => w352w[0].IN0
data[12] => w356w[0].IN0
data[12] => w359w[0].IN0
data[12] => w364w[0].IN0
data[12] => w368w[0].IN0
data[12] => w424w[0].IN1
data[12] => w475w[0].IN1
data[12] => w536w[0].IN1
data[12] => w600w[0].IN1
data[12] => w668w[0].IN1
data[12] => w740w[0].IN1
data[12] => w816w[0].IN1
data[12] => w896w[0].IN1
data[12] => w980w[0].IN1
data[13] => w1072w[0].IN1
data[13] => w1164w[0].IN1
data[13] => w1260w[0].IN1
data[13] => w1360w[0].IN1
data[13] => w1464w[0].IN1
data[13] => w1572w[0].IN1
data[13] => w1684w[0].IN1
data[13] => w1800w[0].IN1
data[13] => w1920w[0].IN1
data[13] => w2044w[0].IN1
data[13] => w2172w[0].IN1
data[13] => w2304w[0].IN1
data[13] => w2440w[0].IN1
data[13] => w2593w[0].IN1
data[13] => w372w[0].IN0
data[13] => w376w[0].IN0
data[13] => w380w[0].IN0
data[13] => w384w[0].IN0
data[13] => w388w[0].IN0
data[13] => w392w[0].IN0
data[13] => w396w[0].IN0
data[13] => w400w[0].IN0
data[13] => w404w[0].IN0
data[13] => w408w[0].IN0
data[13] => w412w[0].IN0
data[13] => w415w[0].IN0
data[13] => w420w[0].IN0
data[13] => w424w[0].IN0
data[13] => w484w[0].IN1
data[13] => w539w[0].IN1
data[13] => w604w[0].IN1
data[13] => w672w[0].IN1
data[13] => w744w[0].IN1
data[13] => w820w[0].IN1
data[13] => w900w[0].IN1
data[13] => w984w[0].IN1
data[14] => w1076w[0].IN1
data[14] => w1168w[0].IN1
data[14] => w1264w[0].IN1
data[14] => w1364w[0].IN1
data[14] => w1468w[0].IN1
data[14] => w1576w[0].IN1
data[14] => w1688w[0].IN1
data[14] => w1804w[0].IN1
data[14] => w1924w[0].IN1
data[14] => w2048w[0].IN1
data[14] => w2176w[0].IN1
data[14] => w2308w[0].IN1
data[14] => w2444w[0].IN1
data[14] => w2598w[0].IN1
data[14] => w428w[0].IN0
data[14] => w432w[0].IN0
data[14] => w436w[0].IN0
data[14] => w440w[0].IN0
data[14] => w444w[0].IN0
data[14] => w448w[0].IN0
data[14] => w452w[0].IN0
data[14] => w456w[0].IN0
data[14] => w460w[0].IN0
data[14] => w464w[0].IN0
data[14] => w468w[0].IN0
data[14] => w472w[0].IN0
data[14] => w475w[0].IN0
data[14] => w480w[0].IN0
data[14] => w484w[0].IN0
data[14] => w548w[0].IN1
data[14] => w607w[0].IN1
data[14] => w676w[0].IN1
data[14] => w748w[0].IN1
data[14] => w824w[0].IN1
data[14] => w904w[0].IN1
data[14] => w988w[0].IN1
data[15] => w1080w[0].IN1
data[15] => w1172w[0].IN1
data[15] => w1268w[0].IN1
data[15] => w1368w[0].IN1
data[15] => w1472w[0].IN1
data[15] => w1580w[0].IN1
data[15] => w1692w[0].IN1
data[15] => w1808w[0].IN1
data[15] => w1928w[0].IN1
data[15] => w2052w[0].IN1
data[15] => w2180w[0].IN1
data[15] => w2312w[0].IN1
data[15] => w2448w[0].IN1
data[15] => w2603w[0].IN1
data[15] => w488w[0].IN0
data[15] => w492w[0].IN0
data[15] => w496w[0].IN0
data[15] => w500w[0].IN0
data[15] => w504w[0].IN0
data[15] => w508w[0].IN0
data[15] => w512w[0].IN0
data[15] => w516w[0].IN0
data[15] => w520w[0].IN0
data[15] => w524w[0].IN0
data[15] => w528w[0].IN0
data[15] => w532w[0].IN0
data[15] => w536w[0].IN0
data[15] => w539w[0].IN0
data[15] => w544w[0].IN0
data[15] => w548w[0].IN0
data[15] => w616w[0].IN1
data[15] => w679w[0].IN1
data[15] => w752w[0].IN1
data[15] => w828w[0].IN1
data[15] => w908w[0].IN1
data[15] => w992w[0].IN1
data[16] => w1084w[0].IN1
data[16] => w1176w[0].IN1
data[16] => w1272w[0].IN1
data[16] => w1372w[0].IN1
data[16] => w1476w[0].IN1
data[16] => w1584w[0].IN1
data[16] => w1696w[0].IN1
data[16] => w1812w[0].IN1
data[16] => w1932w[0].IN1
data[16] => w2056w[0].IN1
data[16] => w2184w[0].IN1
data[16] => w2316w[0].IN1
data[16] => w2452w[0].IN1
data[16] => w2608w[0].IN1
data[16] => w552w[0].IN0
data[16] => w556w[0].IN0
data[16] => w560w[0].IN0
data[16] => w564w[0].IN0
data[16] => w568w[0].IN0
data[16] => w572w[0].IN0
data[16] => w576w[0].IN0
data[16] => w580w[0].IN0
data[16] => w584w[0].IN0
data[16] => w588w[0].IN0
data[16] => w592w[0].IN0
data[16] => w596w[0].IN0
data[16] => w600w[0].IN0
data[16] => w604w[0].IN0
data[16] => w607w[0].IN0
data[16] => w612w[0].IN0
data[16] => w616w[0].IN0
data[16] => w688w[0].IN1
data[16] => w755w[0].IN1
data[16] => w832w[0].IN1
data[16] => w912w[0].IN1
data[16] => w996w[0].IN1
data[17] => w1000w[0].IN1
data[17] => w1088w[0].IN1
data[17] => w1180w[0].IN1
data[17] => w1276w[0].IN1
data[17] => w1376w[0].IN1
data[17] => w1480w[0].IN1
data[17] => w1588w[0].IN1
data[17] => w1700w[0].IN1
data[17] => w1816w[0].IN1
data[17] => w1936w[0].IN1
data[17] => w2060w[0].IN1
data[17] => w2188w[0].IN1
data[17] => w2320w[0].IN1
data[17] => w2456w[0].IN1
data[17] => w2613w[0].IN1
data[17] => w620w[0].IN0
data[17] => w624w[0].IN0
data[17] => w628w[0].IN0
data[17] => w632w[0].IN0
data[17] => w636w[0].IN0
data[17] => w640w[0].IN0
data[17] => w644w[0].IN0
data[17] => w648w[0].IN0
data[17] => w652w[0].IN0
data[17] => w656w[0].IN0
data[17] => w660w[0].IN0
data[17] => w664w[0].IN0
data[17] => w668w[0].IN0
data[17] => w672w[0].IN0
data[17] => w676w[0].IN0
data[17] => w679w[0].IN0
data[17] => w684w[0].IN0
data[17] => w688w[0].IN0
data[17] => w764w[0].IN1
data[17] => w835w[0].IN1
data[17] => w916w[0].IN1
data[18] => w1004w[0].IN1
data[18] => w1092w[0].IN1
data[18] => w1184w[0].IN1
data[18] => w1280w[0].IN1
data[18] => w1380w[0].IN1
data[18] => w1484w[0].IN1
data[18] => w1592w[0].IN1
data[18] => w1704w[0].IN1
data[18] => w1820w[0].IN1
data[18] => w1940w[0].IN1
data[18] => w2064w[0].IN1
data[18] => w2192w[0].IN1
data[18] => w2324w[0].IN1
data[18] => w2460w[0].IN1
data[18] => w2618w[0].IN1
data[18] => w692w[0].IN0
data[18] => w696w[0].IN0
data[18] => w700w[0].IN0
data[18] => w704w[0].IN0
data[18] => w708w[0].IN0
data[18] => w712w[0].IN0
data[18] => w716w[0].IN0
data[18] => w720w[0].IN0
data[18] => w724w[0].IN0
data[18] => w728w[0].IN0
data[18] => w732w[0].IN0
data[18] => w736w[0].IN0
data[18] => w740w[0].IN0
data[18] => w744w[0].IN0
data[18] => w748w[0].IN0
data[18] => w752w[0].IN0
data[18] => w755w[0].IN0
data[18] => w760w[0].IN0
data[18] => w764w[0].IN0
data[18] => w844w[0].IN1
data[18] => w919w[0].IN1
data[19] => w1007w[0].IN1
data[19] => w1096w[0].IN1
data[19] => w1188w[0].IN1
data[19] => w1284w[0].IN1
data[19] => w1384w[0].IN1
data[19] => w1488w[0].IN1
data[19] => w1596w[0].IN1
data[19] => w1708w[0].IN1
data[19] => w1824w[0].IN1
data[19] => w1944w[0].IN1
data[19] => w2068w[0].IN1
data[19] => w2196w[0].IN1
data[19] => w2328w[0].IN1
data[19] => w2464w[0].IN1
data[19] => w2623w[0].IN1
data[19] => w768w[0].IN0
data[19] => w772w[0].IN0
data[19] => w776w[0].IN0
data[19] => w780w[0].IN0
data[19] => w784w[0].IN0
data[19] => w788w[0].IN0
data[19] => w792w[0].IN0
data[19] => w796w[0].IN0
data[19] => w800w[0].IN0
data[19] => w804w[0].IN0
data[19] => w808w[0].IN0
data[19] => w812w[0].IN0
data[19] => w816w[0].IN0
data[19] => w820w[0].IN0
data[19] => w824w[0].IN0
data[19] => w828w[0].IN0
data[19] => w832w[0].IN0
data[19] => w835w[0].IN0
data[19] => w840w[0].IN0
data[19] => w844w[0].IN0
data[19] => w928w[0].IN1
data[20] => w1016w[0].IN1
data[20] => w1099w[0].IN1
data[20] => w1192w[0].IN1
data[20] => w1288w[0].IN1
data[20] => w1388w[0].IN1
data[20] => w1492w[0].IN1
data[20] => w1600w[0].IN1
data[20] => w1712w[0].IN1
data[20] => w1828w[0].IN1
data[20] => w1948w[0].IN1
data[20] => w2072w[0].IN1
data[20] => w2200w[0].IN1
data[20] => w2332w[0].IN1
data[20] => w2468w[0].IN1
data[20] => w2628w[0].IN1
data[20] => w848w[0].IN0
data[20] => w852w[0].IN0
data[20] => w856w[0].IN0
data[20] => w860w[0].IN0
data[20] => w864w[0].IN0
data[20] => w868w[0].IN0
data[20] => w872w[0].IN0
data[20] => w876w[0].IN0
data[20] => w880w[0].IN0
data[20] => w884w[0].IN0
data[20] => w888w[0].IN0
data[20] => w892w[0].IN0
data[20] => w896w[0].IN0
data[20] => w900w[0].IN0
data[20] => w904w[0].IN0
data[20] => w908w[0].IN0
data[20] => w912w[0].IN0
data[20] => w916w[0].IN0
data[20] => w919w[0].IN0
data[20] => w924w[0].IN0
data[20] => w928w[0].IN0
data[21] => w1000w[0].IN0
data[21] => w1004w[0].IN0
data[21] => w1007w[0].IN0
data[21] => w1012w[0].IN0
data[21] => w1016w[0].IN0
data[21] => w1108w[0].IN1
data[21] => w1195w[0].IN1
data[21] => w1292w[0].IN1
data[21] => w1392w[0].IN1
data[21] => w1496w[0].IN1
data[21] => w1604w[0].IN1
data[21] => w1716w[0].IN1
data[21] => w1832w[0].IN1
data[21] => w1952w[0].IN1
data[21] => w2076w[0].IN1
data[21] => w2204w[0].IN1
data[21] => w2336w[0].IN1
data[21] => w2472w[0].IN1
data[21] => w2633w[0].IN1
data[21] => w932w[0].IN0
data[21] => w936w[0].IN0
data[21] => w940w[0].IN0
data[21] => w944w[0].IN0
data[21] => w948w[0].IN0
data[21] => w952w[0].IN0
data[21] => w956w[0].IN0
data[21] => w960w[0].IN0
data[21] => w964w[0].IN0
data[21] => w968w[0].IN0
data[21] => w972w[0].IN0
data[21] => w976w[0].IN0
data[21] => w980w[0].IN0
data[21] => w984w[0].IN0
data[21] => w988w[0].IN0
data[21] => w992w[0].IN0
data[21] => w996w[0].IN0
data[22] => w1020w[0].IN0
data[22] => w1024w[0].IN0
data[22] => w1028w[0].IN0
data[22] => w1032w[0].IN0
data[22] => w1036w[0].IN0
data[22] => w1040w[0].IN0
data[22] => w1044w[0].IN0
data[22] => w1048w[0].IN0
data[22] => w1052w[0].IN0
data[22] => w1056w[0].IN0
data[22] => w1060w[0].IN0
data[22] => w1064w[0].IN0
data[22] => w1068w[0].IN0
data[22] => w1072w[0].IN0
data[22] => w1076w[0].IN0
data[22] => w1080w[0].IN0
data[22] => w1084w[0].IN0
data[22] => w1088w[0].IN0
data[22] => w1092w[0].IN0
data[22] => w1096w[0].IN0
data[22] => w1099w[0].IN0
data[22] => w1104w[0].IN0
data[22] => w1108w[0].IN0
data[22] => w1204w[0].IN1
data[22] => w1295w[0].IN1
data[22] => w1396w[0].IN1
data[22] => w1500w[0].IN1
data[22] => w1608w[0].IN1
data[22] => w1720w[0].IN1
data[22] => w1836w[0].IN1
data[22] => w1956w[0].IN1
data[22] => w2080w[0].IN1
data[22] => w2208w[0].IN1
data[22] => w2340w[0].IN1
data[22] => w2476w[0].IN1
data[22] => w2638w[0].IN1
data[23] => w1112w[0].IN0
data[23] => w1116w[0].IN0
data[23] => w1120w[0].IN0
data[23] => w1124w[0].IN0
data[23] => w1128w[0].IN0
data[23] => w1132w[0].IN0
data[23] => w1136w[0].IN0
data[23] => w1140w[0].IN0
data[23] => w1144w[0].IN0
data[23] => w1148w[0].IN0
data[23] => w1152w[0].IN0
data[23] => w1156w[0].IN0
data[23] => w1160w[0].IN0
data[23] => w1164w[0].IN0
data[23] => w1168w[0].IN0
data[23] => w1172w[0].IN0
data[23] => w1176w[0].IN0
data[23] => w1180w[0].IN0
data[23] => w1184w[0].IN0
data[23] => w1188w[0].IN0
data[23] => w1192w[0].IN0
data[23] => w1195w[0].IN0
data[23] => w1200w[0].IN0
data[23] => w1204w[0].IN0
data[23] => w1304w[0].IN1
data[23] => w1399w[0].IN1
data[23] => w1504w[0].IN1
data[23] => w1612w[0].IN1
data[23] => w1724w[0].IN1
data[23] => w1840w[0].IN1
data[23] => w1960w[0].IN1
data[23] => w2084w[0].IN1
data[23] => w2212w[0].IN1
data[23] => w2344w[0].IN1
data[23] => w2480w[0].IN1
data[23] => w2643w[0].IN1
data[24] => w1208w[0].IN0
data[24] => w1212w[0].IN0
data[24] => w1216w[0].IN0
data[24] => w1220w[0].IN0
data[24] => w1224w[0].IN0
data[24] => w1228w[0].IN0
data[24] => w1232w[0].IN0
data[24] => w1236w[0].IN0
data[24] => w1240w[0].IN0
data[24] => w1244w[0].IN0
data[24] => w1248w[0].IN0
data[24] => w1252w[0].IN0
data[24] => w1256w[0].IN0
data[24] => w1260w[0].IN0
data[24] => w1264w[0].IN0
data[24] => w1268w[0].IN0
data[24] => w1272w[0].IN0
data[24] => w1276w[0].IN0
data[24] => w1280w[0].IN0
data[24] => w1284w[0].IN0
data[24] => w1288w[0].IN0
data[24] => w1292w[0].IN0
data[24] => w1295w[0].IN0
data[24] => w1300w[0].IN0
data[24] => w1304w[0].IN0
data[24] => w1408w[0].IN1
data[24] => w1507w[0].IN1
data[24] => w1616w[0].IN1
data[24] => w1728w[0].IN1
data[24] => w1844w[0].IN1
data[24] => w1964w[0].IN1
data[24] => w2088w[0].IN1
data[24] => w2216w[0].IN1
data[24] => w2348w[0].IN1
data[24] => w2484w[0].IN1
data[24] => w2648w[0].IN1
data[25] => w1308w[0].IN0
data[25] => w1312w[0].IN0
data[25] => w1316w[0].IN0
data[25] => w1320w[0].IN0
data[25] => w1324w[0].IN0
data[25] => w1328w[0].IN0
data[25] => w1332w[0].IN0
data[25] => w1336w[0].IN0
data[25] => w1340w[0].IN0
data[25] => w1344w[0].IN0
data[25] => w1348w[0].IN0
data[25] => w1352w[0].IN0
data[25] => w1356w[0].IN0
data[25] => w1360w[0].IN0
data[25] => w1364w[0].IN0
data[25] => w1368w[0].IN0
data[25] => w1372w[0].IN0
data[25] => w1376w[0].IN0
data[25] => w1380w[0].IN0
data[25] => w1384w[0].IN0
data[25] => w1388w[0].IN0
data[25] => w1392w[0].IN0
data[25] => w1396w[0].IN0
data[25] => w1399w[0].IN0
data[25] => w1404w[0].IN0
data[25] => w1408w[0].IN0
data[25] => w1516w[0].IN1
data[25] => w1619w[0].IN1
data[25] => w1732w[0].IN1
data[25] => w1848w[0].IN1
data[25] => w1968w[0].IN1
data[25] => w2092w[0].IN1
data[25] => w2220w[0].IN1
data[25] => w2352w[0].IN1
data[25] => w2488w[0].IN1
data[25] => w2653w[0].IN1
data[26] => w1412w[0].IN0
data[26] => w1416w[0].IN0
data[26] => w1420w[0].IN0
data[26] => w1424w[0].IN0
data[26] => w1428w[0].IN0
data[26] => w1432w[0].IN0
data[26] => w1436w[0].IN0
data[26] => w1440w[0].IN0
data[26] => w1444w[0].IN0
data[26] => w1448w[0].IN0
data[26] => w1452w[0].IN0
data[26] => w1456w[0].IN0
data[26] => w1460w[0].IN0
data[26] => w1464w[0].IN0
data[26] => w1468w[0].IN0
data[26] => w1472w[0].IN0
data[26] => w1476w[0].IN0
data[26] => w1480w[0].IN0
data[26] => w1484w[0].IN0
data[26] => w1488w[0].IN0
data[26] => w1492w[0].IN0
data[26] => w1496w[0].IN0
data[26] => w1500w[0].IN0
data[26] => w1504w[0].IN0
data[26] => w1507w[0].IN0
data[26] => w1512w[0].IN0
data[26] => w1516w[0].IN0
data[26] => w1628w[0].IN1
data[26] => w1735w[0].IN1
data[26] => w1852w[0].IN1
data[26] => w1972w[0].IN1
data[26] => w2096w[0].IN1
data[26] => w2224w[0].IN1
data[26] => w2356w[0].IN1
data[26] => w2492w[0].IN1
data[26] => w2658w[0].IN1
data[27] => w1520w[0].IN0
data[27] => w1524w[0].IN0
data[27] => w1528w[0].IN0
data[27] => w1532w[0].IN0
data[27] => w1536w[0].IN0
data[27] => w1540w[0].IN0
data[27] => w1544w[0].IN0
data[27] => w1548w[0].IN0
data[27] => w1552w[0].IN0
data[27] => w1556w[0].IN0
data[27] => w1560w[0].IN0
data[27] => w1564w[0].IN0
data[27] => w1568w[0].IN0
data[27] => w1572w[0].IN0
data[27] => w1576w[0].IN0
data[27] => w1580w[0].IN0
data[27] => w1584w[0].IN0
data[27] => w1588w[0].IN0
data[27] => w1592w[0].IN0
data[27] => w1596w[0].IN0
data[27] => w1600w[0].IN0
data[27] => w1604w[0].IN0
data[27] => w1608w[0].IN0
data[27] => w1612w[0].IN0
data[27] => w1616w[0].IN0
data[27] => w1619w[0].IN0
data[27] => w1624w[0].IN0
data[27] => w1628w[0].IN0
data[27] => w1744w[0].IN1
data[27] => w1855w[0].IN1
data[27] => w1976w[0].IN1
data[27] => w2100w[0].IN1
data[27] => w2228w[0].IN1
data[27] => w2360w[0].IN1
data[27] => w2496w[0].IN1
data[27] => w2663w[0].IN1
data[28] => w1632w[0].IN0
data[28] => w1636w[0].IN0
data[28] => w1640w[0].IN0
data[28] => w1644w[0].IN0
data[28] => w1648w[0].IN0
data[28] => w1652w[0].IN0
data[28] => w1656w[0].IN0
data[28] => w1660w[0].IN0
data[28] => w1664w[0].IN0
data[28] => w1668w[0].IN0
data[28] => w1672w[0].IN0
data[28] => w1676w[0].IN0
data[28] => w1680w[0].IN0
data[28] => w1684w[0].IN0
data[28] => w1688w[0].IN0
data[28] => w1692w[0].IN0
data[28] => w1696w[0].IN0
data[28] => w1700w[0].IN0
data[28] => w1704w[0].IN0
data[28] => w1708w[0].IN0
data[28] => w1712w[0].IN0
data[28] => w1716w[0].IN0
data[28] => w1720w[0].IN0
data[28] => w1724w[0].IN0
data[28] => w1728w[0].IN0
data[28] => w1732w[0].IN0
data[28] => w1735w[0].IN0
data[28] => w1740w[0].IN0
data[28] => w1744w[0].IN0
data[28] => w1864w[0].IN1
data[28] => w1979w[0].IN1
data[28] => w2104w[0].IN1
data[28] => w2232w[0].IN1
data[28] => w2364w[0].IN1
data[28] => w2500w[0].IN1
data[28] => w2668w[0].IN1
data[29] => w1748w[0].IN0
data[29] => w1752w[0].IN0
data[29] => w1756w[0].IN0
data[29] => w1760w[0].IN0
data[29] => w1764w[0].IN0
data[29] => w1768w[0].IN0
data[29] => w1772w[0].IN0
data[29] => w1776w[0].IN0
data[29] => w1780w[0].IN0
data[29] => w1784w[0].IN0
data[29] => w1788w[0].IN0
data[29] => w1792w[0].IN0
data[29] => w1796w[0].IN0
data[29] => w1800w[0].IN0
data[29] => w1804w[0].IN0
data[29] => w1808w[0].IN0
data[29] => w1812w[0].IN0
data[29] => w1816w[0].IN0
data[29] => w1820w[0].IN0
data[29] => w1824w[0].IN0
data[29] => w1828w[0].IN0
data[29] => w1832w[0].IN0
data[29] => w1836w[0].IN0
data[29] => w1840w[0].IN0
data[29] => w1844w[0].IN0
data[29] => w1848w[0].IN0
data[29] => w1852w[0].IN0
data[29] => w1855w[0].IN0
data[29] => w1860w[0].IN0
data[29] => w1864w[0].IN0
data[29] => w1988w[0].IN1
data[29] => w2107w[0].IN1
data[29] => w2236w[0].IN1
data[29] => w2368w[0].IN1
data[29] => w2504w[0].IN1
data[29] => w2673w[0].IN1
data[30] => w1868w[0].IN0
data[30] => w1872w[0].IN0
data[30] => w1876w[0].IN0
data[30] => w1880w[0].IN0
data[30] => w1884w[0].IN0
data[30] => w1888w[0].IN0
data[30] => w1892w[0].IN0
data[30] => w1896w[0].IN0
data[30] => w1900w[0].IN0
data[30] => w1904w[0].IN0
data[30] => w1908w[0].IN0
data[30] => w1912w[0].IN0
data[30] => w1916w[0].IN0
data[30] => w1920w[0].IN0
data[30] => w1924w[0].IN0
data[30] => w1928w[0].IN0
data[30] => w1932w[0].IN0
data[30] => w1936w[0].IN0
data[30] => w1940w[0].IN0
data[30] => w1944w[0].IN0
data[30] => w1948w[0].IN0
data[30] => w1952w[0].IN0
data[30] => w1956w[0].IN0
data[30] => w1960w[0].IN0
data[30] => w1964w[0].IN0
data[30] => w1968w[0].IN0
data[30] => w1972w[0].IN0
data[30] => w1976w[0].IN0
data[30] => w1979w[0].IN0
data[30] => w1984w[0].IN0
data[30] => w1988w[0].IN0
data[30] => w2116w[0].IN1
data[30] => w2239w[0].IN1
data[30] => w2372w[0].IN1
data[30] => w2508w[0].IN1
data[30] => w2678w[0].IN1
data[31] => w1992w[0].IN0
data[31] => w1996w[0].IN0
data[31] => w2000w[0].IN0
data[31] => w2004w[0].IN0
data[31] => w2008w[0].IN0
data[31] => w2012w[0].IN0
data[31] => w2016w[0].IN0
data[31] => w2020w[0].IN0
data[31] => w2024w[0].IN0
data[31] => w2028w[0].IN0
data[31] => w2032w[0].IN0
data[31] => w2036w[0].IN0
data[31] => w2040w[0].IN0
data[31] => w2044w[0].IN0
data[31] => w2048w[0].IN0
data[31] => w2052w[0].IN0
data[31] => w2056w[0].IN0
data[31] => w2060w[0].IN0
data[31] => w2064w[0].IN0
data[31] => w2068w[0].IN0
data[31] => w2072w[0].IN0
data[31] => w2076w[0].IN0
data[31] => w2080w[0].IN0
data[31] => w2084w[0].IN0
data[31] => w2088w[0].IN0
data[31] => w2092w[0].IN0
data[31] => w2096w[0].IN0
data[31] => w2100w[0].IN0
data[31] => w2104w[0].IN0
data[31] => w2107w[0].IN0
data[31] => w2112w[0].IN0
data[31] => w2116w[0].IN0
data[31] => w2248w[0].IN1
data[31] => w2375w[0].IN1
data[31] => w2512w[0].IN1
data[31] => w2683w[0].IN1
data[32] => w2120w[0].IN0
data[32] => w2124w[0].IN0
data[32] => w2128w[0].IN0
data[32] => w2132w[0].IN0
data[32] => w2136w[0].IN0
data[32] => w2140w[0].IN0
data[32] => w2144w[0].IN0
data[32] => w2148w[0].IN0
data[32] => w2152w[0].IN0
data[32] => w2156w[0].IN0
data[32] => w2160w[0].IN0
data[32] => w2164w[0].IN0
data[32] => w2168w[0].IN0
data[32] => w2172w[0].IN0
data[32] => w2176w[0].IN0
data[32] => w2180w[0].IN0
data[32] => w2184w[0].IN0
data[32] => w2188w[0].IN0
data[32] => w2192w[0].IN0
data[32] => w2196w[0].IN0
data[32] => w2200w[0].IN0
data[32] => w2204w[0].IN0
data[32] => w2208w[0].IN0
data[32] => w2212w[0].IN0
data[32] => w2216w[0].IN0
data[32] => w2220w[0].IN0
data[32] => w2224w[0].IN0
data[32] => w2228w[0].IN0
data[32] => w2232w[0].IN0
data[32] => w2236w[0].IN0
data[32] => w2239w[0].IN0
data[32] => w2244w[0].IN0
data[32] => w2248w[0].IN0
data[32] => w2384w[0].IN1
data[32] => w2515w[0].IN1
data[32] => w2688w[0].IN1
data[33] => w2252w[0].IN0
data[33] => w2256w[0].IN0
data[33] => w2260w[0].IN0
data[33] => w2264w[0].IN0
data[33] => w2268w[0].IN0
data[33] => w2272w[0].IN0
data[33] => w2276w[0].IN0
data[33] => w2280w[0].IN0
data[33] => w2284w[0].IN0
data[33] => w2288w[0].IN0
data[33] => w2292w[0].IN0
data[33] => w2296w[0].IN0
data[33] => w2300w[0].IN0
data[33] => w2304w[0].IN0
data[33] => w2308w[0].IN0
data[33] => w2312w[0].IN0
data[33] => w2316w[0].IN0
data[33] => w2320w[0].IN0
data[33] => w2324w[0].IN0
data[33] => w2328w[0].IN0
data[33] => w2332w[0].IN0
data[33] => w2336w[0].IN0
data[33] => w2340w[0].IN0
data[33] => w2344w[0].IN0
data[33] => w2348w[0].IN0
data[33] => w2352w[0].IN0
data[33] => w2356w[0].IN0
data[33] => w2360w[0].IN0
data[33] => w2364w[0].IN0
data[33] => w2368w[0].IN0
data[33] => w2372w[0].IN0
data[33] => w2375w[0].IN0
data[33] => w2380w[0].IN0
data[33] => w2384w[0].IN0
data[33] => w2524w[0].IN1
data[33] => w2692w[0].IN1
data[34] => w2388w[0].IN0
data[34] => w2392w[0].IN0
data[34] => w2396w[0].IN0
data[34] => w2400w[0].IN0
data[34] => w2404w[0].IN0
data[34] => w2408w[0].IN0
data[34] => w2412w[0].IN0
data[34] => w2416w[0].IN0
data[34] => w2420w[0].IN0
data[34] => w2424w[0].IN0
data[34] => w2428w[0].IN0
data[34] => w2432w[0].IN0
data[34] => w2436w[0].IN0
data[34] => w2440w[0].IN0
data[34] => w2444w[0].IN0
data[34] => w2448w[0].IN0
data[34] => w2452w[0].IN0
data[34] => w2456w[0].IN0
data[34] => w2460w[0].IN0
data[34] => w2464w[0].IN0
data[34] => w2468w[0].IN0
data[34] => w2472w[0].IN0
data[34] => w2476w[0].IN0
data[34] => w2480w[0].IN0
data[34] => w2484w[0].IN0
data[34] => w2488w[0].IN0
data[34] => w2492w[0].IN0
data[34] => w2496w[0].IN0
data[34] => w2500w[0].IN0
data[34] => w2504w[0].IN0
data[34] => w2508w[0].IN0
data[34] => w2512w[0].IN0
data[34] => w2515w[0].IN0
data[34] => w2520w[0].IN0
data[34] => w2524w[0].IN0
data[35] => w2528w[0].IN0
data[35] => w2533w[0].IN0
data[35] => w2538w[0].IN0
data[35] => w2543w[0].IN0
data[35] => w2548w[0].IN0
data[35] => w2553w[0].IN0
data[35] => w2558w[0].IN0
data[35] => w2563w[0].IN0
data[35] => w2568w[0].IN0
data[35] => w2573w[0].IN0
data[35] => w2578w[0].IN0
data[35] => w2583w[0].IN0
data[35] => w2588w[0].IN0
data[35] => w2593w[0].IN0
data[35] => w2598w[0].IN0
data[35] => w2603w[0].IN0
data[35] => w2608w[0].IN0
data[35] => w2613w[0].IN0
data[35] => w2618w[0].IN0
data[35] => w2623w[0].IN0
data[35] => w2628w[0].IN0
data[35] => w2633w[0].IN0
data[35] => w2638w[0].IN0
data[35] => w2643w[0].IN0
data[35] => w2648w[0].IN0
data[35] => w2653w[0].IN0
data[35] => w2658w[0].IN0
data[35] => w2663w[0].IN0
data[35] => w2668w[0].IN0
data[35] => w2673w[0].IN0
data[35] => w2678w[0].IN0
data[35] => w2683w[0].IN0
data[35] => w2688w[0].IN0
data[35] => w2692w[0].IN0
data[35] => w2698w[0].IN0
result[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= <GND>
result[2] <= w11w[0].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sft4a[0].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sft4a[1].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sft4a[2].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sft4a[3].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sft4a[4].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sft4a[5].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sft4a[6].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sft4a[7].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sft4a[8].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sft4a[9].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sft4a[10].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sft4a[11].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sft4a[12].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= sft4a[13].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= sft4a[14].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sft4a[15].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sft4a[16].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sft4a[17].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sft4a[18].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sft4a[19].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sft4a[20].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sft4a[21].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sft4a[22].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sft4a[23].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sft4a[24].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sft4a[25].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sft4a[26].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sft4a[27].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sft4a[28].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= sft4a[29].DB_MAX_OUTPUT_PORT_TYPE
result[33] <= sft4a[30].DB_MAX_OUTPUT_PORT_TYPE
result[34] <= sft4a[31].DB_MAX_OUTPUT_PORT_TYPE
result[35] <= sft4a[32].DB_MAX_OUTPUT_PORT_TYPE
result[36] <= sft4a[33].DB_MAX_OUTPUT_PORT_TYPE
result[37] <= sft4a[34].DB_MAX_OUTPUT_PORT_TYPE
result[38] <= sft4a[35].DB_MAX_OUTPUT_PORT_TYPE
result[39] <= sft4a[36].DB_MAX_OUTPUT_PORT_TYPE
result[40] <= sft4a[37].DB_MAX_OUTPUT_PORT_TYPE
result[41] <= sft4a[38].DB_MAX_OUTPUT_PORT_TYPE
result[42] <= sft4a[39].DB_MAX_OUTPUT_PORT_TYPE
result[43] <= sft4a[40].DB_MAX_OUTPUT_PORT_TYPE
result[44] <= sft4a[41].DB_MAX_OUTPUT_PORT_TYPE
result[45] <= sft4a[42].DB_MAX_OUTPUT_PORT_TYPE
result[46] <= sft4a[43].DB_MAX_OUTPUT_PORT_TYPE
result[47] <= sft4a[44].DB_MAX_OUTPUT_PORT_TYPE
result[48] <= sft4a[45].DB_MAX_OUTPUT_PORT_TYPE
result[49] <= sft4a[46].DB_MAX_OUTPUT_PORT_TYPE
result[50] <= sft4a[47].DB_MAX_OUTPUT_PORT_TYPE
result[51] <= sft4a[48].DB_MAX_OUTPUT_PORT_TYPE
result[52] <= sft4a[49].DB_MAX_OUTPUT_PORT_TYPE
result[53] <= sft4a[50].DB_MAX_OUTPUT_PORT_TYPE
result[54] <= sft4a[51].DB_MAX_OUTPUT_PORT_TYPE
result[55] <= sft4a[52].DB_MAX_OUTPUT_PORT_TYPE
result[56] <= sft4a[53].DB_MAX_OUTPUT_PORT_TYPE
result[57] <= sft4a[54].DB_MAX_OUTPUT_PORT_TYPE
result[58] <= sft4a[55].DB_MAX_OUTPUT_PORT_TYPE
result[59] <= sft4a[56].DB_MAX_OUTPUT_PORT_TYPE
result[60] <= sft4a[57].DB_MAX_OUTPUT_PORT_TYPE
result[61] <= sft4a[58].DB_MAX_OUTPUT_PORT_TYPE
result[62] <= sft4a[59].DB_MAX_OUTPUT_PORT_TYPE
result[63] <= sft4a[60].DB_MAX_OUTPUT_PORT_TYPE
result[64] <= sft4a[61].DB_MAX_OUTPUT_PORT_TYPE
result[65] <= sft4a[62].DB_MAX_OUTPUT_PORT_TYPE
result[66] <= sft4a[63].DB_MAX_OUTPUT_PORT_TYPE
result[67] <= sft4a[64].DB_MAX_OUTPUT_PORT_TYPE
result[68] <= sft4a[65].DB_MAX_OUTPUT_PORT_TYPE
result[69] <= sft4a[66].DB_MAX_OUTPUT_PORT_TYPE
result[70] <= sft4a[67].DB_MAX_OUTPUT_PORT_TYPE
result[71] <= sft4a[68].DB_MAX_OUTPUT_PORT_TYPE


|ifv|hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb
dataa[0] => altsquare:altsquare_component.data[0]
dataa[1] => altsquare:altsquare_component.data[1]
dataa[2] => altsquare:altsquare_component.data[2]
dataa[3] => altsquare:altsquare_component.data[3]
dataa[4] => altsquare:altsquare_component.data[4]
dataa[5] => altsquare:altsquare_component.data[5]
dataa[6] => altsquare:altsquare_component.data[6]
dataa[7] => altsquare:altsquare_component.data[7]
dataa[8] => altsquare:altsquare_component.data[8]
dataa[9] => altsquare:altsquare_component.data[9]
dataa[10] => altsquare:altsquare_component.data[10]
dataa[11] => altsquare:altsquare_component.data[11]
dataa[12] => altsquare:altsquare_component.data[12]
dataa[13] => altsquare:altsquare_component.data[13]
dataa[14] => altsquare:altsquare_component.data[14]
dataa[15] => altsquare:altsquare_component.data[15]
dataa[16] => altsquare:altsquare_component.data[16]
dataa[17] => altsquare:altsquare_component.data[17]
dataa[18] => altsquare:altsquare_component.data[18]
dataa[19] => altsquare:altsquare_component.data[19]
dataa[20] => altsquare:altsquare_component.data[20]
dataa[21] => altsquare:altsquare_component.data[21]
dataa[22] => altsquare:altsquare_component.data[22]
dataa[23] => altsquare:altsquare_component.data[23]
dataa[24] => altsquare:altsquare_component.data[24]
dataa[25] => altsquare:altsquare_component.data[25]
dataa[26] => altsquare:altsquare_component.data[26]
dataa[27] => altsquare:altsquare_component.data[27]
dataa[28] => altsquare:altsquare_component.data[28]
dataa[29] => altsquare:altsquare_component.data[29]
dataa[30] => altsquare:altsquare_component.data[30]
dataa[31] => altsquare:altsquare_component.data[31]
dataa[32] => altsquare:altsquare_component.data[32]
dataa[33] => altsquare:altsquare_component.data[33]
dataa[34] => altsquare:altsquare_component.data[34]
dataa[35] => altsquare:altsquare_component.data[35]
result[0] <= altsquare:altsquare_component.result[0]
result[1] <= altsquare:altsquare_component.result[1]
result[2] <= altsquare:altsquare_component.result[2]
result[3] <= altsquare:altsquare_component.result[3]
result[4] <= altsquare:altsquare_component.result[4]
result[5] <= altsquare:altsquare_component.result[5]
result[6] <= altsquare:altsquare_component.result[6]
result[7] <= altsquare:altsquare_component.result[7]
result[8] <= altsquare:altsquare_component.result[8]
result[9] <= altsquare:altsquare_component.result[9]
result[10] <= altsquare:altsquare_component.result[10]
result[11] <= altsquare:altsquare_component.result[11]
result[12] <= altsquare:altsquare_component.result[12]
result[13] <= altsquare:altsquare_component.result[13]
result[14] <= altsquare:altsquare_component.result[14]
result[15] <= altsquare:altsquare_component.result[15]
result[16] <= altsquare:altsquare_component.result[16]
result[17] <= altsquare:altsquare_component.result[17]
result[18] <= altsquare:altsquare_component.result[18]
result[19] <= altsquare:altsquare_component.result[19]
result[20] <= altsquare:altsquare_component.result[20]
result[21] <= altsquare:altsquare_component.result[21]
result[22] <= altsquare:altsquare_component.result[22]
result[23] <= altsquare:altsquare_component.result[23]
result[24] <= altsquare:altsquare_component.result[24]
result[25] <= altsquare:altsquare_component.result[25]
result[26] <= altsquare:altsquare_component.result[26]
result[27] <= altsquare:altsquare_component.result[27]
result[28] <= altsquare:altsquare_component.result[28]
result[29] <= altsquare:altsquare_component.result[29]
result[30] <= altsquare:altsquare_component.result[30]
result[31] <= altsquare:altsquare_component.result[31]
result[32] <= altsquare:altsquare_component.result[32]
result[33] <= altsquare:altsquare_component.result[33]
result[34] <= altsquare:altsquare_component.result[34]
result[35] <= altsquare:altsquare_component.result[35]
result[36] <= altsquare:altsquare_component.result[36]
result[37] <= altsquare:altsquare_component.result[37]
result[38] <= altsquare:altsquare_component.result[38]
result[39] <= altsquare:altsquare_component.result[39]
result[40] <= altsquare:altsquare_component.result[40]
result[41] <= altsquare:altsquare_component.result[41]
result[42] <= altsquare:altsquare_component.result[42]
result[43] <= altsquare:altsquare_component.result[43]
result[44] <= altsquare:altsquare_component.result[44]
result[45] <= altsquare:altsquare_component.result[45]
result[46] <= altsquare:altsquare_component.result[46]
result[47] <= altsquare:altsquare_component.result[47]
result[48] <= altsquare:altsquare_component.result[48]
result[49] <= altsquare:altsquare_component.result[49]
result[50] <= altsquare:altsquare_component.result[50]
result[51] <= altsquare:altsquare_component.result[51]
result[52] <= altsquare:altsquare_component.result[52]
result[53] <= altsquare:altsquare_component.result[53]
result[54] <= altsquare:altsquare_component.result[54]
result[55] <= altsquare:altsquare_component.result[55]
result[56] <= altsquare:altsquare_component.result[56]
result[57] <= altsquare:altsquare_component.result[57]
result[58] <= altsquare:altsquare_component.result[58]
result[59] <= altsquare:altsquare_component.result[59]
result[60] <= altsquare:altsquare_component.result[60]
result[61] <= altsquare:altsquare_component.result[61]
result[62] <= altsquare:altsquare_component.result[62]
result[63] <= altsquare:altsquare_component.result[63]
result[64] <= altsquare:altsquare_component.result[64]
result[65] <= altsquare:altsquare_component.result[65]
result[66] <= altsquare:altsquare_component.result[66]
result[67] <= altsquare:altsquare_component.result[67]
result[68] <= altsquare:altsquare_component.result[68]
result[69] <= altsquare:altsquare_component.result[69]
result[70] <= altsquare:altsquare_component.result[70]
result[71] <= altsquare:altsquare_component.result[71]


|ifv|hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
data[0] => altsquare_gea:auto_generated.data[0]
data[1] => altsquare_gea:auto_generated.data[1]
data[2] => altsquare_gea:auto_generated.data[2]
data[3] => altsquare_gea:auto_generated.data[3]
data[4] => altsquare_gea:auto_generated.data[4]
data[5] => altsquare_gea:auto_generated.data[5]
data[6] => altsquare_gea:auto_generated.data[6]
data[7] => altsquare_gea:auto_generated.data[7]
data[8] => altsquare_gea:auto_generated.data[8]
data[9] => altsquare_gea:auto_generated.data[9]
data[10] => altsquare_gea:auto_generated.data[10]
data[11] => altsquare_gea:auto_generated.data[11]
data[12] => altsquare_gea:auto_generated.data[12]
data[13] => altsquare_gea:auto_generated.data[13]
data[14] => altsquare_gea:auto_generated.data[14]
data[15] => altsquare_gea:auto_generated.data[15]
data[16] => altsquare_gea:auto_generated.data[16]
data[17] => altsquare_gea:auto_generated.data[17]
data[18] => altsquare_gea:auto_generated.data[18]
data[19] => altsquare_gea:auto_generated.data[19]
data[20] => altsquare_gea:auto_generated.data[20]
data[21] => altsquare_gea:auto_generated.data[21]
data[22] => altsquare_gea:auto_generated.data[22]
data[23] => altsquare_gea:auto_generated.data[23]
data[24] => altsquare_gea:auto_generated.data[24]
data[25] => altsquare_gea:auto_generated.data[25]
data[26] => altsquare_gea:auto_generated.data[26]
data[27] => altsquare_gea:auto_generated.data[27]
data[28] => altsquare_gea:auto_generated.data[28]
data[29] => altsquare_gea:auto_generated.data[29]
data[30] => altsquare_gea:auto_generated.data[30]
data[31] => altsquare_gea:auto_generated.data[31]
data[32] => altsquare_gea:auto_generated.data[32]
data[33] => altsquare_gea:auto_generated.data[33]
data[34] => altsquare_gea:auto_generated.data[34]
data[35] => altsquare_gea:auto_generated.data[35]
ena => ~NO_FANOUT~
result[0] <= altsquare_gea:auto_generated.result[0]
result[1] <= altsquare_gea:auto_generated.result[1]
result[2] <= altsquare_gea:auto_generated.result[2]
result[3] <= altsquare_gea:auto_generated.result[3]
result[4] <= altsquare_gea:auto_generated.result[4]
result[5] <= altsquare_gea:auto_generated.result[5]
result[6] <= altsquare_gea:auto_generated.result[6]
result[7] <= altsquare_gea:auto_generated.result[7]
result[8] <= altsquare_gea:auto_generated.result[8]
result[9] <= altsquare_gea:auto_generated.result[9]
result[10] <= altsquare_gea:auto_generated.result[10]
result[11] <= altsquare_gea:auto_generated.result[11]
result[12] <= altsquare_gea:auto_generated.result[12]
result[13] <= altsquare_gea:auto_generated.result[13]
result[14] <= altsquare_gea:auto_generated.result[14]
result[15] <= altsquare_gea:auto_generated.result[15]
result[16] <= altsquare_gea:auto_generated.result[16]
result[17] <= altsquare_gea:auto_generated.result[17]
result[18] <= altsquare_gea:auto_generated.result[18]
result[19] <= altsquare_gea:auto_generated.result[19]
result[20] <= altsquare_gea:auto_generated.result[20]
result[21] <= altsquare_gea:auto_generated.result[21]
result[22] <= altsquare_gea:auto_generated.result[22]
result[23] <= altsquare_gea:auto_generated.result[23]
result[24] <= altsquare_gea:auto_generated.result[24]
result[25] <= altsquare_gea:auto_generated.result[25]
result[26] <= altsquare_gea:auto_generated.result[26]
result[27] <= altsquare_gea:auto_generated.result[27]
result[28] <= altsquare_gea:auto_generated.result[28]
result[29] <= altsquare_gea:auto_generated.result[29]
result[30] <= altsquare_gea:auto_generated.result[30]
result[31] <= altsquare_gea:auto_generated.result[31]
result[32] <= altsquare_gea:auto_generated.result[32]
result[33] <= altsquare_gea:auto_generated.result[33]
result[34] <= altsquare_gea:auto_generated.result[34]
result[35] <= altsquare_gea:auto_generated.result[35]
result[36] <= altsquare_gea:auto_generated.result[36]
result[37] <= altsquare_gea:auto_generated.result[37]
result[38] <= altsquare_gea:auto_generated.result[38]
result[39] <= altsquare_gea:auto_generated.result[39]
result[40] <= altsquare_gea:auto_generated.result[40]
result[41] <= altsquare_gea:auto_generated.result[41]
result[42] <= altsquare_gea:auto_generated.result[42]
result[43] <= altsquare_gea:auto_generated.result[43]
result[44] <= altsquare_gea:auto_generated.result[44]
result[45] <= altsquare_gea:auto_generated.result[45]
result[46] <= altsquare_gea:auto_generated.result[46]
result[47] <= altsquare_gea:auto_generated.result[47]
result[48] <= altsquare_gea:auto_generated.result[48]
result[49] <= altsquare_gea:auto_generated.result[49]
result[50] <= altsquare_gea:auto_generated.result[50]
result[51] <= altsquare_gea:auto_generated.result[51]
result[52] <= altsquare_gea:auto_generated.result[52]
result[53] <= altsquare_gea:auto_generated.result[53]
result[54] <= altsquare_gea:auto_generated.result[54]
result[55] <= altsquare_gea:auto_generated.result[55]
result[56] <= altsquare_gea:auto_generated.result[56]
result[57] <= altsquare_gea:auto_generated.result[57]
result[58] <= altsquare_gea:auto_generated.result[58]
result[59] <= altsquare_gea:auto_generated.result[59]
result[60] <= altsquare_gea:auto_generated.result[60]
result[61] <= altsquare_gea:auto_generated.result[61]
result[62] <= altsquare_gea:auto_generated.result[62]
result[63] <= altsquare_gea:auto_generated.result[63]
result[64] <= altsquare_gea:auto_generated.result[64]
result[65] <= altsquare_gea:auto_generated.result[65]
result[66] <= altsquare_gea:auto_generated.result[66]
result[67] <= altsquare_gea:auto_generated.result[67]
result[68] <= altsquare_gea:auto_generated.result[68]
result[69] <= altsquare_gea:auto_generated.result[69]
result[70] <= altsquare_gea:auto_generated.result[70]
result[71] <= altsquare_gea:auto_generated.result[71]


|ifv|hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated
data[0] => result[0].DATAIN
data[0] => w1020w[0].IN1
data[0] => w1112w[0].IN1
data[0] => w1208w[0].IN1
data[0] => w120w[0].IN1
data[0] => w1308w[0].IN1
data[0] => w1412w[0].IN1
data[0] => w1520w[0].IN1
data[0] => w152w[0].IN1
data[0] => w15w[0].IN1
data[0] => w1632w[0].IN1
data[0] => w1748w[0].IN1
data[0] => w1868w[0].IN1
data[0] => w188w[0].IN1
data[0] => w1992w[0].IN1
data[0] => w19w[0].IN1
data[0] => w2120w[0].IN1
data[0] => w2252w[0].IN1
data[0] => w228w[0].IN1
data[0] => w2388w[0].IN1
data[0] => w2528w[0].IN1
data[0] => w272w[0].IN1
data[0] => w320w[0].IN1
data[0] => w32w[0].IN1
data[0] => w372w[0].IN1
data[0] => w428w[0].IN1
data[0] => w488w[0].IN1
data[0] => w48w[0].IN1
data[0] => w552w[0].IN1
data[0] => w620w[0].IN1
data[0] => w68w[0].IN1
data[0] => w692w[0].IN1
data[0] => w768w[0].IN1
data[0] => w848w[0].IN1
data[0] => w92w[0].IN1
data[0] => w932w[0].IN1
data[1] => w1024w[0].IN1
data[1] => w1116w[0].IN1
data[1] => w11w[0].IN0
data[1] => w1212w[0].IN1
data[1] => w124w[0].IN1
data[1] => w1312w[0].IN1
data[1] => w1416w[0].IN1
data[1] => w1524w[0].IN1
data[1] => w156w[0].IN1
data[1] => w15w[0].IN0
data[1] => w1636w[0].IN1
data[1] => w1752w[0].IN1
data[1] => w1872w[0].IN1
data[1] => w192w[0].IN1
data[1] => w1996w[0].IN1
data[1] => w2124w[0].IN1
data[1] => w2256w[0].IN1
data[1] => w232w[0].IN1
data[1] => w2392w[0].IN1
data[1] => w2533w[0].IN1
data[1] => w276w[0].IN1
data[1] => w28w[0].IN1
data[1] => w324w[0].IN1
data[1] => w35w[0].IN1
data[1] => w376w[0].IN1
data[1] => w432w[0].IN1
data[1] => w492w[0].IN1
data[1] => w52w[0].IN1
data[1] => w556w[0].IN1
data[1] => w624w[0].IN1
data[1] => w696w[0].IN1
data[1] => w72w[0].IN1
data[1] => w772w[0].IN1
data[1] => w852w[0].IN1
data[1] => w936w[0].IN1
data[1] => w96w[0].IN1
data[2] => w100w[0].IN1
data[2] => w1028w[0].IN1
data[2] => w1120w[0].IN1
data[2] => w1216w[0].IN1
data[2] => w128w[0].IN1
data[2] => w1316w[0].IN1
data[2] => w1420w[0].IN1
data[2] => w1528w[0].IN1
data[2] => w160w[0].IN1
data[2] => w1640w[0].IN1
data[2] => w1756w[0].IN1
data[2] => w1876w[0].IN1
data[2] => w196w[0].IN1
data[2] => w19w[0].IN0
data[2] => w2000w[0].IN1
data[2] => w2128w[0].IN1
data[2] => w2260w[0].IN1
data[2] => w236w[0].IN1
data[2] => w2396w[0].IN1
data[2] => w24w[0].IN0
data[2] => w2538w[0].IN1
data[2] => w280w[0].IN1
data[2] => w28w[0].IN0
data[2] => w328w[0].IN1
data[2] => w380w[0].IN1
data[2] => w436w[0].IN1
data[2] => w44w[0].IN1
data[2] => w496w[0].IN1
data[2] => w55w[0].IN1
data[2] => w560w[0].IN1
data[2] => w628w[0].IN1
data[2] => w700w[0].IN1
data[2] => w76w[0].IN1
data[2] => w776w[0].IN1
data[2] => w856w[0].IN1
data[2] => w940w[0].IN1
data[3] => w1032w[0].IN1
data[3] => w104w[0].IN1
data[3] => w1124w[0].IN1
data[3] => w1220w[0].IN1
data[3] => w1320w[0].IN1
data[3] => w132w[0].IN1
data[3] => w1424w[0].IN1
data[3] => w1532w[0].IN1
data[3] => w1644w[0].IN1
data[3] => w164w[0].IN1
data[3] => w1760w[0].IN1
data[3] => w1880w[0].IN1
data[3] => w2004w[0].IN1
data[3] => w200w[0].IN1
data[3] => w2132w[0].IN1
data[3] => w2264w[0].IN1
data[3] => w2400w[0].IN1
data[3] => w240w[0].IN1
data[3] => w2543w[0].IN1
data[3] => w284w[0].IN1
data[3] => w32w[0].IN0
data[3] => w332w[0].IN1
data[3] => w35w[0].IN0
data[3] => w384w[0].IN1
data[3] => w40w[0].IN0
data[3] => w440w[0].IN1
data[3] => w44w[0].IN0
data[3] => w500w[0].IN1
data[3] => w564w[0].IN1
data[3] => w632w[0].IN1
data[3] => w64w[0].IN1
data[3] => w704w[0].IN1
data[3] => w780w[0].IN1
data[3] => w79w[0].IN1
data[3] => w860w[0].IN1
data[3] => w944w[0].IN1
data[4] => w1036w[0].IN1
data[4] => w107w[0].IN1
data[4] => w1128w[0].IN1
data[4] => w1224w[0].IN1
data[4] => w1324w[0].IN1
data[4] => w136w[0].IN1
data[4] => w1428w[0].IN1
data[4] => w1536w[0].IN1
data[4] => w1648w[0].IN1
data[4] => w168w[0].IN1
data[4] => w1764w[0].IN1
data[4] => w1884w[0].IN1
data[4] => w2008w[0].IN1
data[4] => w204w[0].IN1
data[4] => w2136w[0].IN1
data[4] => w2268w[0].IN1
data[4] => w2404w[0].IN1
data[4] => w244w[0].IN1
data[4] => w2548w[0].IN1
data[4] => w288w[0].IN1
data[4] => w336w[0].IN1
data[4] => w388w[0].IN1
data[4] => w444w[0].IN1
data[4] => w48w[0].IN0
data[4] => w504w[0].IN1
data[4] => w52w[0].IN0
data[4] => w55w[0].IN0
data[4] => w568w[0].IN1
data[4] => w60w[0].IN0
data[4] => w636w[0].IN1
data[4] => w64w[0].IN0
data[4] => w708w[0].IN1
data[4] => w784w[0].IN1
data[4] => w864w[0].IN1
data[4] => w88w[0].IN1
data[4] => w948w[0].IN1
data[5] => w1040w[0].IN1
data[5] => w1132w[0].IN1
data[5] => w116w[0].IN1
data[5] => w1228w[0].IN1
data[5] => w1328w[0].IN1
data[5] => w139w[0].IN1
data[5] => w1432w[0].IN1
data[5] => w1540w[0].IN1
data[5] => w1652w[0].IN1
data[5] => w172w[0].IN1
data[5] => w1768w[0].IN1
data[5] => w1888w[0].IN1
data[5] => w2012w[0].IN1
data[5] => w208w[0].IN1
data[5] => w2140w[0].IN1
data[5] => w2272w[0].IN1
data[5] => w2408w[0].IN1
data[5] => w248w[0].IN1
data[5] => w2553w[0].IN1
data[5] => w292w[0].IN1
data[5] => w340w[0].IN1
data[5] => w392w[0].IN1
data[5] => w448w[0].IN1
data[5] => w508w[0].IN1
data[5] => w572w[0].IN1
data[5] => w640w[0].IN1
data[5] => w68w[0].IN0
data[5] => w712w[0].IN1
data[5] => w72w[0].IN0
data[5] => w76w[0].IN0
data[5] => w788w[0].IN1
data[5] => w79w[0].IN0
data[5] => w84w[0].IN0
data[5] => w868w[0].IN1
data[5] => w88w[0].IN0
data[5] => w952w[0].IN1
data[6] => w100w[0].IN0
data[6] => w1044w[0].IN1
data[6] => w104w[0].IN0
data[6] => w107w[0].IN0
data[6] => w112w[0].IN0
data[6] => w1136w[0].IN1
data[6] => w116w[0].IN0
data[6] => w1232w[0].IN1
data[6] => w1332w[0].IN1
data[6] => w1436w[0].IN1
data[6] => w148w[0].IN1
data[6] => w1544w[0].IN1
data[6] => w1656w[0].IN1
data[6] => w175w[0].IN1
data[6] => w1772w[0].IN1
data[6] => w1892w[0].IN1
data[6] => w2016w[0].IN1
data[6] => w212w[0].IN1
data[6] => w2144w[0].IN1
data[6] => w2276w[0].IN1
data[6] => w2412w[0].IN1
data[6] => w252w[0].IN1
data[6] => w2558w[0].IN1
data[6] => w296w[0].IN1
data[6] => w344w[0].IN1
data[6] => w396w[0].IN1
data[6] => w452w[0].IN1
data[6] => w512w[0].IN1
data[6] => w576w[0].IN1
data[6] => w644w[0].IN1
data[6] => w716w[0].IN1
data[6] => w792w[0].IN1
data[6] => w872w[0].IN1
data[6] => w92w[0].IN0
data[6] => w956w[0].IN1
data[6] => w96w[0].IN0
data[7] => w1048w[0].IN1
data[7] => w1140w[0].IN1
data[7] => w120w[0].IN0
data[7] => w1236w[0].IN1
data[7] => w124w[0].IN0
data[7] => w128w[0].IN0
data[7] => w132w[0].IN0
data[7] => w1336w[0].IN1
data[7] => w136w[0].IN0
data[7] => w139w[0].IN0
data[7] => w1440w[0].IN1
data[7] => w144w[0].IN0
data[7] => w148w[0].IN0
data[7] => w1548w[0].IN1
data[7] => w1660w[0].IN1
data[7] => w1776w[0].IN1
data[7] => w184w[0].IN1
data[7] => w1896w[0].IN1
data[7] => w2020w[0].IN1
data[7] => w2148w[0].IN1
data[7] => w215w[0].IN1
data[7] => w2280w[0].IN1
data[7] => w2416w[0].IN1
data[7] => w2563w[0].IN1
data[7] => w256w[0].IN1
data[7] => w300w[0].IN1
data[7] => w348w[0].IN1
data[7] => w400w[0].IN1
data[7] => w456w[0].IN1
data[7] => w516w[0].IN1
data[7] => w580w[0].IN1
data[7] => w648w[0].IN1
data[7] => w720w[0].IN1
data[7] => w796w[0].IN1
data[7] => w876w[0].IN1
data[7] => w960w[0].IN1
data[8] => w1052w[0].IN1
data[8] => w1144w[0].IN1
data[8] => w1240w[0].IN1
data[8] => w1340w[0].IN1
data[8] => w1444w[0].IN1
data[8] => w152w[0].IN0
data[8] => w1552w[0].IN1
data[8] => w156w[0].IN0
data[8] => w160w[0].IN0
data[8] => w164w[0].IN0
data[8] => w1664w[0].IN1
data[8] => w168w[0].IN0
data[8] => w172w[0].IN0
data[8] => w175w[0].IN0
data[8] => w1780w[0].IN1
data[8] => w180w[0].IN0
data[8] => w184w[0].IN0
data[8] => w1900w[0].IN1
data[8] => w2024w[0].IN1
data[8] => w2152w[0].IN1
data[8] => w224w[0].IN1
data[8] => w2284w[0].IN1
data[8] => w2420w[0].IN1
data[8] => w2568w[0].IN1
data[8] => w259w[0].IN1
data[8] => w304w[0].IN1
data[8] => w352w[0].IN1
data[8] => w404w[0].IN1
data[8] => w460w[0].IN1
data[8] => w520w[0].IN1
data[8] => w584w[0].IN1
data[8] => w652w[0].IN1
data[8] => w724w[0].IN1
data[8] => w800w[0].IN1
data[8] => w880w[0].IN1
data[8] => w964w[0].IN1
data[9] => w1056w[0].IN1
data[9] => w1148w[0].IN1
data[9] => w1244w[0].IN1
data[9] => w1344w[0].IN1
data[9] => w1448w[0].IN1
data[9] => w1556w[0].IN1
data[9] => w1668w[0].IN1
data[9] => w1784w[0].IN1
data[9] => w188w[0].IN0
data[9] => w1904w[0].IN1
data[9] => w192w[0].IN0
data[9] => w196w[0].IN0
data[9] => w200w[0].IN0
data[9] => w2028w[0].IN1
data[9] => w204w[0].IN0
data[9] => w208w[0].IN0
data[9] => w212w[0].IN0
data[9] => w2156w[0].IN1
data[9] => w215w[0].IN0
data[9] => w220w[0].IN0
data[9] => w224w[0].IN0
data[9] => w2288w[0].IN1
data[9] => w2424w[0].IN1
data[9] => w2573w[0].IN1
data[9] => w268w[0].IN1
data[9] => w307w[0].IN1
data[9] => w356w[0].IN1
data[9] => w408w[0].IN1
data[9] => w464w[0].IN1
data[9] => w524w[0].IN1
data[9] => w588w[0].IN1
data[9] => w656w[0].IN1
data[9] => w728w[0].IN1
data[9] => w804w[0].IN1
data[9] => w884w[0].IN1
data[9] => w968w[0].IN1
data[10] => w1060w[0].IN1
data[10] => w1152w[0].IN1
data[10] => w1248w[0].IN1
data[10] => w1348w[0].IN1
data[10] => w1452w[0].IN1
data[10] => w1560w[0].IN1
data[10] => w1672w[0].IN1
data[10] => w1788w[0].IN1
data[10] => w1908w[0].IN1
data[10] => w2032w[0].IN1
data[10] => w2160w[0].IN1
data[10] => w228w[0].IN0
data[10] => w2292w[0].IN1
data[10] => w232w[0].IN0
data[10] => w236w[0].IN0
data[10] => w240w[0].IN0
data[10] => w2428w[0].IN1
data[10] => w244w[0].IN0
data[10] => w248w[0].IN0
data[10] => w252w[0].IN0
data[10] => w256w[0].IN0
data[10] => w2578w[0].IN1
data[10] => w259w[0].IN0
data[10] => w264w[0].IN0
data[10] => w268w[0].IN0
data[10] => w316w[0].IN1
data[10] => w359w[0].IN1
data[10] => w412w[0].IN1
data[10] => w468w[0].IN1
data[10] => w528w[0].IN1
data[10] => w592w[0].IN1
data[10] => w660w[0].IN1
data[10] => w732w[0].IN1
data[10] => w808w[0].IN1
data[10] => w888w[0].IN1
data[10] => w972w[0].IN1
data[11] => w1064w[0].IN1
data[11] => w1156w[0].IN1
data[11] => w1252w[0].IN1
data[11] => w1352w[0].IN1
data[11] => w1456w[0].IN1
data[11] => w1564w[0].IN1
data[11] => w1676w[0].IN1
data[11] => w1792w[0].IN1
data[11] => w1912w[0].IN1
data[11] => w2036w[0].IN1
data[11] => w2164w[0].IN1
data[11] => w2296w[0].IN1
data[11] => w2432w[0].IN1
data[11] => w2583w[0].IN1
data[11] => w272w[0].IN0
data[11] => w276w[0].IN0
data[11] => w280w[0].IN0
data[11] => w284w[0].IN0
data[11] => w288w[0].IN0
data[11] => w292w[0].IN0
data[11] => w296w[0].IN0
data[11] => w300w[0].IN0
data[11] => w304w[0].IN0
data[11] => w307w[0].IN0
data[11] => w312w[0].IN0
data[11] => w316w[0].IN0
data[11] => w368w[0].IN1
data[11] => w415w[0].IN1
data[11] => w472w[0].IN1
data[11] => w532w[0].IN1
data[11] => w596w[0].IN1
data[11] => w664w[0].IN1
data[11] => w736w[0].IN1
data[11] => w812w[0].IN1
data[11] => w892w[0].IN1
data[11] => w976w[0].IN1
data[12] => w1068w[0].IN1
data[12] => w1160w[0].IN1
data[12] => w1256w[0].IN1
data[12] => w1356w[0].IN1
data[12] => w1460w[0].IN1
data[12] => w1568w[0].IN1
data[12] => w1680w[0].IN1
data[12] => w1796w[0].IN1
data[12] => w1916w[0].IN1
data[12] => w2040w[0].IN1
data[12] => w2168w[0].IN1
data[12] => w2300w[0].IN1
data[12] => w2436w[0].IN1
data[12] => w2588w[0].IN1
data[12] => w320w[0].IN0
data[12] => w324w[0].IN0
data[12] => w328w[0].IN0
data[12] => w332w[0].IN0
data[12] => w336w[0].IN0
data[12] => w340w[0].IN0
data[12] => w344w[0].IN0
data[12] => w348w[0].IN0
data[12] => w352w[0].IN0
data[12] => w356w[0].IN0
data[12] => w359w[0].IN0
data[12] => w364w[0].IN0
data[12] => w368w[0].IN0
data[12] => w424w[0].IN1
data[12] => w475w[0].IN1
data[12] => w536w[0].IN1
data[12] => w600w[0].IN1
data[12] => w668w[0].IN1
data[12] => w740w[0].IN1
data[12] => w816w[0].IN1
data[12] => w896w[0].IN1
data[12] => w980w[0].IN1
data[13] => w1072w[0].IN1
data[13] => w1164w[0].IN1
data[13] => w1260w[0].IN1
data[13] => w1360w[0].IN1
data[13] => w1464w[0].IN1
data[13] => w1572w[0].IN1
data[13] => w1684w[0].IN1
data[13] => w1800w[0].IN1
data[13] => w1920w[0].IN1
data[13] => w2044w[0].IN1
data[13] => w2172w[0].IN1
data[13] => w2304w[0].IN1
data[13] => w2440w[0].IN1
data[13] => w2593w[0].IN1
data[13] => w372w[0].IN0
data[13] => w376w[0].IN0
data[13] => w380w[0].IN0
data[13] => w384w[0].IN0
data[13] => w388w[0].IN0
data[13] => w392w[0].IN0
data[13] => w396w[0].IN0
data[13] => w400w[0].IN0
data[13] => w404w[0].IN0
data[13] => w408w[0].IN0
data[13] => w412w[0].IN0
data[13] => w415w[0].IN0
data[13] => w420w[0].IN0
data[13] => w424w[0].IN0
data[13] => w484w[0].IN1
data[13] => w539w[0].IN1
data[13] => w604w[0].IN1
data[13] => w672w[0].IN1
data[13] => w744w[0].IN1
data[13] => w820w[0].IN1
data[13] => w900w[0].IN1
data[13] => w984w[0].IN1
data[14] => w1076w[0].IN1
data[14] => w1168w[0].IN1
data[14] => w1264w[0].IN1
data[14] => w1364w[0].IN1
data[14] => w1468w[0].IN1
data[14] => w1576w[0].IN1
data[14] => w1688w[0].IN1
data[14] => w1804w[0].IN1
data[14] => w1924w[0].IN1
data[14] => w2048w[0].IN1
data[14] => w2176w[0].IN1
data[14] => w2308w[0].IN1
data[14] => w2444w[0].IN1
data[14] => w2598w[0].IN1
data[14] => w428w[0].IN0
data[14] => w432w[0].IN0
data[14] => w436w[0].IN0
data[14] => w440w[0].IN0
data[14] => w444w[0].IN0
data[14] => w448w[0].IN0
data[14] => w452w[0].IN0
data[14] => w456w[0].IN0
data[14] => w460w[0].IN0
data[14] => w464w[0].IN0
data[14] => w468w[0].IN0
data[14] => w472w[0].IN0
data[14] => w475w[0].IN0
data[14] => w480w[0].IN0
data[14] => w484w[0].IN0
data[14] => w548w[0].IN1
data[14] => w607w[0].IN1
data[14] => w676w[0].IN1
data[14] => w748w[0].IN1
data[14] => w824w[0].IN1
data[14] => w904w[0].IN1
data[14] => w988w[0].IN1
data[15] => w1080w[0].IN1
data[15] => w1172w[0].IN1
data[15] => w1268w[0].IN1
data[15] => w1368w[0].IN1
data[15] => w1472w[0].IN1
data[15] => w1580w[0].IN1
data[15] => w1692w[0].IN1
data[15] => w1808w[0].IN1
data[15] => w1928w[0].IN1
data[15] => w2052w[0].IN1
data[15] => w2180w[0].IN1
data[15] => w2312w[0].IN1
data[15] => w2448w[0].IN1
data[15] => w2603w[0].IN1
data[15] => w488w[0].IN0
data[15] => w492w[0].IN0
data[15] => w496w[0].IN0
data[15] => w500w[0].IN0
data[15] => w504w[0].IN0
data[15] => w508w[0].IN0
data[15] => w512w[0].IN0
data[15] => w516w[0].IN0
data[15] => w520w[0].IN0
data[15] => w524w[0].IN0
data[15] => w528w[0].IN0
data[15] => w532w[0].IN0
data[15] => w536w[0].IN0
data[15] => w539w[0].IN0
data[15] => w544w[0].IN0
data[15] => w548w[0].IN0
data[15] => w616w[0].IN1
data[15] => w679w[0].IN1
data[15] => w752w[0].IN1
data[15] => w828w[0].IN1
data[15] => w908w[0].IN1
data[15] => w992w[0].IN1
data[16] => w1084w[0].IN1
data[16] => w1176w[0].IN1
data[16] => w1272w[0].IN1
data[16] => w1372w[0].IN1
data[16] => w1476w[0].IN1
data[16] => w1584w[0].IN1
data[16] => w1696w[0].IN1
data[16] => w1812w[0].IN1
data[16] => w1932w[0].IN1
data[16] => w2056w[0].IN1
data[16] => w2184w[0].IN1
data[16] => w2316w[0].IN1
data[16] => w2452w[0].IN1
data[16] => w2608w[0].IN1
data[16] => w552w[0].IN0
data[16] => w556w[0].IN0
data[16] => w560w[0].IN0
data[16] => w564w[0].IN0
data[16] => w568w[0].IN0
data[16] => w572w[0].IN0
data[16] => w576w[0].IN0
data[16] => w580w[0].IN0
data[16] => w584w[0].IN0
data[16] => w588w[0].IN0
data[16] => w592w[0].IN0
data[16] => w596w[0].IN0
data[16] => w600w[0].IN0
data[16] => w604w[0].IN0
data[16] => w607w[0].IN0
data[16] => w612w[0].IN0
data[16] => w616w[0].IN0
data[16] => w688w[0].IN1
data[16] => w755w[0].IN1
data[16] => w832w[0].IN1
data[16] => w912w[0].IN1
data[16] => w996w[0].IN1
data[17] => w1000w[0].IN1
data[17] => w1088w[0].IN1
data[17] => w1180w[0].IN1
data[17] => w1276w[0].IN1
data[17] => w1376w[0].IN1
data[17] => w1480w[0].IN1
data[17] => w1588w[0].IN1
data[17] => w1700w[0].IN1
data[17] => w1816w[0].IN1
data[17] => w1936w[0].IN1
data[17] => w2060w[0].IN1
data[17] => w2188w[0].IN1
data[17] => w2320w[0].IN1
data[17] => w2456w[0].IN1
data[17] => w2613w[0].IN1
data[17] => w620w[0].IN0
data[17] => w624w[0].IN0
data[17] => w628w[0].IN0
data[17] => w632w[0].IN0
data[17] => w636w[0].IN0
data[17] => w640w[0].IN0
data[17] => w644w[0].IN0
data[17] => w648w[0].IN0
data[17] => w652w[0].IN0
data[17] => w656w[0].IN0
data[17] => w660w[0].IN0
data[17] => w664w[0].IN0
data[17] => w668w[0].IN0
data[17] => w672w[0].IN0
data[17] => w676w[0].IN0
data[17] => w679w[0].IN0
data[17] => w684w[0].IN0
data[17] => w688w[0].IN0
data[17] => w764w[0].IN1
data[17] => w835w[0].IN1
data[17] => w916w[0].IN1
data[18] => w1004w[0].IN1
data[18] => w1092w[0].IN1
data[18] => w1184w[0].IN1
data[18] => w1280w[0].IN1
data[18] => w1380w[0].IN1
data[18] => w1484w[0].IN1
data[18] => w1592w[0].IN1
data[18] => w1704w[0].IN1
data[18] => w1820w[0].IN1
data[18] => w1940w[0].IN1
data[18] => w2064w[0].IN1
data[18] => w2192w[0].IN1
data[18] => w2324w[0].IN1
data[18] => w2460w[0].IN1
data[18] => w2618w[0].IN1
data[18] => w692w[0].IN0
data[18] => w696w[0].IN0
data[18] => w700w[0].IN0
data[18] => w704w[0].IN0
data[18] => w708w[0].IN0
data[18] => w712w[0].IN0
data[18] => w716w[0].IN0
data[18] => w720w[0].IN0
data[18] => w724w[0].IN0
data[18] => w728w[0].IN0
data[18] => w732w[0].IN0
data[18] => w736w[0].IN0
data[18] => w740w[0].IN0
data[18] => w744w[0].IN0
data[18] => w748w[0].IN0
data[18] => w752w[0].IN0
data[18] => w755w[0].IN0
data[18] => w760w[0].IN0
data[18] => w764w[0].IN0
data[18] => w844w[0].IN1
data[18] => w919w[0].IN1
data[19] => w1007w[0].IN1
data[19] => w1096w[0].IN1
data[19] => w1188w[0].IN1
data[19] => w1284w[0].IN1
data[19] => w1384w[0].IN1
data[19] => w1488w[0].IN1
data[19] => w1596w[0].IN1
data[19] => w1708w[0].IN1
data[19] => w1824w[0].IN1
data[19] => w1944w[0].IN1
data[19] => w2068w[0].IN1
data[19] => w2196w[0].IN1
data[19] => w2328w[0].IN1
data[19] => w2464w[0].IN1
data[19] => w2623w[0].IN1
data[19] => w768w[0].IN0
data[19] => w772w[0].IN0
data[19] => w776w[0].IN0
data[19] => w780w[0].IN0
data[19] => w784w[0].IN0
data[19] => w788w[0].IN0
data[19] => w792w[0].IN0
data[19] => w796w[0].IN0
data[19] => w800w[0].IN0
data[19] => w804w[0].IN0
data[19] => w808w[0].IN0
data[19] => w812w[0].IN0
data[19] => w816w[0].IN0
data[19] => w820w[0].IN0
data[19] => w824w[0].IN0
data[19] => w828w[0].IN0
data[19] => w832w[0].IN0
data[19] => w835w[0].IN0
data[19] => w840w[0].IN0
data[19] => w844w[0].IN0
data[19] => w928w[0].IN1
data[20] => w1016w[0].IN1
data[20] => w1099w[0].IN1
data[20] => w1192w[0].IN1
data[20] => w1288w[0].IN1
data[20] => w1388w[0].IN1
data[20] => w1492w[0].IN1
data[20] => w1600w[0].IN1
data[20] => w1712w[0].IN1
data[20] => w1828w[0].IN1
data[20] => w1948w[0].IN1
data[20] => w2072w[0].IN1
data[20] => w2200w[0].IN1
data[20] => w2332w[0].IN1
data[20] => w2468w[0].IN1
data[20] => w2628w[0].IN1
data[20] => w848w[0].IN0
data[20] => w852w[0].IN0
data[20] => w856w[0].IN0
data[20] => w860w[0].IN0
data[20] => w864w[0].IN0
data[20] => w868w[0].IN0
data[20] => w872w[0].IN0
data[20] => w876w[0].IN0
data[20] => w880w[0].IN0
data[20] => w884w[0].IN0
data[20] => w888w[0].IN0
data[20] => w892w[0].IN0
data[20] => w896w[0].IN0
data[20] => w900w[0].IN0
data[20] => w904w[0].IN0
data[20] => w908w[0].IN0
data[20] => w912w[0].IN0
data[20] => w916w[0].IN0
data[20] => w919w[0].IN0
data[20] => w924w[0].IN0
data[20] => w928w[0].IN0
data[21] => w1000w[0].IN0
data[21] => w1004w[0].IN0
data[21] => w1007w[0].IN0
data[21] => w1012w[0].IN0
data[21] => w1016w[0].IN0
data[21] => w1108w[0].IN1
data[21] => w1195w[0].IN1
data[21] => w1292w[0].IN1
data[21] => w1392w[0].IN1
data[21] => w1496w[0].IN1
data[21] => w1604w[0].IN1
data[21] => w1716w[0].IN1
data[21] => w1832w[0].IN1
data[21] => w1952w[0].IN1
data[21] => w2076w[0].IN1
data[21] => w2204w[0].IN1
data[21] => w2336w[0].IN1
data[21] => w2472w[0].IN1
data[21] => w2633w[0].IN1
data[21] => w932w[0].IN0
data[21] => w936w[0].IN0
data[21] => w940w[0].IN0
data[21] => w944w[0].IN0
data[21] => w948w[0].IN0
data[21] => w952w[0].IN0
data[21] => w956w[0].IN0
data[21] => w960w[0].IN0
data[21] => w964w[0].IN0
data[21] => w968w[0].IN0
data[21] => w972w[0].IN0
data[21] => w976w[0].IN0
data[21] => w980w[0].IN0
data[21] => w984w[0].IN0
data[21] => w988w[0].IN0
data[21] => w992w[0].IN0
data[21] => w996w[0].IN0
data[22] => w1020w[0].IN0
data[22] => w1024w[0].IN0
data[22] => w1028w[0].IN0
data[22] => w1032w[0].IN0
data[22] => w1036w[0].IN0
data[22] => w1040w[0].IN0
data[22] => w1044w[0].IN0
data[22] => w1048w[0].IN0
data[22] => w1052w[0].IN0
data[22] => w1056w[0].IN0
data[22] => w1060w[0].IN0
data[22] => w1064w[0].IN0
data[22] => w1068w[0].IN0
data[22] => w1072w[0].IN0
data[22] => w1076w[0].IN0
data[22] => w1080w[0].IN0
data[22] => w1084w[0].IN0
data[22] => w1088w[0].IN0
data[22] => w1092w[0].IN0
data[22] => w1096w[0].IN0
data[22] => w1099w[0].IN0
data[22] => w1104w[0].IN0
data[22] => w1108w[0].IN0
data[22] => w1204w[0].IN1
data[22] => w1295w[0].IN1
data[22] => w1396w[0].IN1
data[22] => w1500w[0].IN1
data[22] => w1608w[0].IN1
data[22] => w1720w[0].IN1
data[22] => w1836w[0].IN1
data[22] => w1956w[0].IN1
data[22] => w2080w[0].IN1
data[22] => w2208w[0].IN1
data[22] => w2340w[0].IN1
data[22] => w2476w[0].IN1
data[22] => w2638w[0].IN1
data[23] => w1112w[0].IN0
data[23] => w1116w[0].IN0
data[23] => w1120w[0].IN0
data[23] => w1124w[0].IN0
data[23] => w1128w[0].IN0
data[23] => w1132w[0].IN0
data[23] => w1136w[0].IN0
data[23] => w1140w[0].IN0
data[23] => w1144w[0].IN0
data[23] => w1148w[0].IN0
data[23] => w1152w[0].IN0
data[23] => w1156w[0].IN0
data[23] => w1160w[0].IN0
data[23] => w1164w[0].IN0
data[23] => w1168w[0].IN0
data[23] => w1172w[0].IN0
data[23] => w1176w[0].IN0
data[23] => w1180w[0].IN0
data[23] => w1184w[0].IN0
data[23] => w1188w[0].IN0
data[23] => w1192w[0].IN0
data[23] => w1195w[0].IN0
data[23] => w1200w[0].IN0
data[23] => w1204w[0].IN0
data[23] => w1304w[0].IN1
data[23] => w1399w[0].IN1
data[23] => w1504w[0].IN1
data[23] => w1612w[0].IN1
data[23] => w1724w[0].IN1
data[23] => w1840w[0].IN1
data[23] => w1960w[0].IN1
data[23] => w2084w[0].IN1
data[23] => w2212w[0].IN1
data[23] => w2344w[0].IN1
data[23] => w2480w[0].IN1
data[23] => w2643w[0].IN1
data[24] => w1208w[0].IN0
data[24] => w1212w[0].IN0
data[24] => w1216w[0].IN0
data[24] => w1220w[0].IN0
data[24] => w1224w[0].IN0
data[24] => w1228w[0].IN0
data[24] => w1232w[0].IN0
data[24] => w1236w[0].IN0
data[24] => w1240w[0].IN0
data[24] => w1244w[0].IN0
data[24] => w1248w[0].IN0
data[24] => w1252w[0].IN0
data[24] => w1256w[0].IN0
data[24] => w1260w[0].IN0
data[24] => w1264w[0].IN0
data[24] => w1268w[0].IN0
data[24] => w1272w[0].IN0
data[24] => w1276w[0].IN0
data[24] => w1280w[0].IN0
data[24] => w1284w[0].IN0
data[24] => w1288w[0].IN0
data[24] => w1292w[0].IN0
data[24] => w1295w[0].IN0
data[24] => w1300w[0].IN0
data[24] => w1304w[0].IN0
data[24] => w1408w[0].IN1
data[24] => w1507w[0].IN1
data[24] => w1616w[0].IN1
data[24] => w1728w[0].IN1
data[24] => w1844w[0].IN1
data[24] => w1964w[0].IN1
data[24] => w2088w[0].IN1
data[24] => w2216w[0].IN1
data[24] => w2348w[0].IN1
data[24] => w2484w[0].IN1
data[24] => w2648w[0].IN1
data[25] => w1308w[0].IN0
data[25] => w1312w[0].IN0
data[25] => w1316w[0].IN0
data[25] => w1320w[0].IN0
data[25] => w1324w[0].IN0
data[25] => w1328w[0].IN0
data[25] => w1332w[0].IN0
data[25] => w1336w[0].IN0
data[25] => w1340w[0].IN0
data[25] => w1344w[0].IN0
data[25] => w1348w[0].IN0
data[25] => w1352w[0].IN0
data[25] => w1356w[0].IN0
data[25] => w1360w[0].IN0
data[25] => w1364w[0].IN0
data[25] => w1368w[0].IN0
data[25] => w1372w[0].IN0
data[25] => w1376w[0].IN0
data[25] => w1380w[0].IN0
data[25] => w1384w[0].IN0
data[25] => w1388w[0].IN0
data[25] => w1392w[0].IN0
data[25] => w1396w[0].IN0
data[25] => w1399w[0].IN0
data[25] => w1404w[0].IN0
data[25] => w1408w[0].IN0
data[25] => w1516w[0].IN1
data[25] => w1619w[0].IN1
data[25] => w1732w[0].IN1
data[25] => w1848w[0].IN1
data[25] => w1968w[0].IN1
data[25] => w2092w[0].IN1
data[25] => w2220w[0].IN1
data[25] => w2352w[0].IN1
data[25] => w2488w[0].IN1
data[25] => w2653w[0].IN1
data[26] => w1412w[0].IN0
data[26] => w1416w[0].IN0
data[26] => w1420w[0].IN0
data[26] => w1424w[0].IN0
data[26] => w1428w[0].IN0
data[26] => w1432w[0].IN0
data[26] => w1436w[0].IN0
data[26] => w1440w[0].IN0
data[26] => w1444w[0].IN0
data[26] => w1448w[0].IN0
data[26] => w1452w[0].IN0
data[26] => w1456w[0].IN0
data[26] => w1460w[0].IN0
data[26] => w1464w[0].IN0
data[26] => w1468w[0].IN0
data[26] => w1472w[0].IN0
data[26] => w1476w[0].IN0
data[26] => w1480w[0].IN0
data[26] => w1484w[0].IN0
data[26] => w1488w[0].IN0
data[26] => w1492w[0].IN0
data[26] => w1496w[0].IN0
data[26] => w1500w[0].IN0
data[26] => w1504w[0].IN0
data[26] => w1507w[0].IN0
data[26] => w1512w[0].IN0
data[26] => w1516w[0].IN0
data[26] => w1628w[0].IN1
data[26] => w1735w[0].IN1
data[26] => w1852w[0].IN1
data[26] => w1972w[0].IN1
data[26] => w2096w[0].IN1
data[26] => w2224w[0].IN1
data[26] => w2356w[0].IN1
data[26] => w2492w[0].IN1
data[26] => w2658w[0].IN1
data[27] => w1520w[0].IN0
data[27] => w1524w[0].IN0
data[27] => w1528w[0].IN0
data[27] => w1532w[0].IN0
data[27] => w1536w[0].IN0
data[27] => w1540w[0].IN0
data[27] => w1544w[0].IN0
data[27] => w1548w[0].IN0
data[27] => w1552w[0].IN0
data[27] => w1556w[0].IN0
data[27] => w1560w[0].IN0
data[27] => w1564w[0].IN0
data[27] => w1568w[0].IN0
data[27] => w1572w[0].IN0
data[27] => w1576w[0].IN0
data[27] => w1580w[0].IN0
data[27] => w1584w[0].IN0
data[27] => w1588w[0].IN0
data[27] => w1592w[0].IN0
data[27] => w1596w[0].IN0
data[27] => w1600w[0].IN0
data[27] => w1604w[0].IN0
data[27] => w1608w[0].IN0
data[27] => w1612w[0].IN0
data[27] => w1616w[0].IN0
data[27] => w1619w[0].IN0
data[27] => w1624w[0].IN0
data[27] => w1628w[0].IN0
data[27] => w1744w[0].IN1
data[27] => w1855w[0].IN1
data[27] => w1976w[0].IN1
data[27] => w2100w[0].IN1
data[27] => w2228w[0].IN1
data[27] => w2360w[0].IN1
data[27] => w2496w[0].IN1
data[27] => w2663w[0].IN1
data[28] => w1632w[0].IN0
data[28] => w1636w[0].IN0
data[28] => w1640w[0].IN0
data[28] => w1644w[0].IN0
data[28] => w1648w[0].IN0
data[28] => w1652w[0].IN0
data[28] => w1656w[0].IN0
data[28] => w1660w[0].IN0
data[28] => w1664w[0].IN0
data[28] => w1668w[0].IN0
data[28] => w1672w[0].IN0
data[28] => w1676w[0].IN0
data[28] => w1680w[0].IN0
data[28] => w1684w[0].IN0
data[28] => w1688w[0].IN0
data[28] => w1692w[0].IN0
data[28] => w1696w[0].IN0
data[28] => w1700w[0].IN0
data[28] => w1704w[0].IN0
data[28] => w1708w[0].IN0
data[28] => w1712w[0].IN0
data[28] => w1716w[0].IN0
data[28] => w1720w[0].IN0
data[28] => w1724w[0].IN0
data[28] => w1728w[0].IN0
data[28] => w1732w[0].IN0
data[28] => w1735w[0].IN0
data[28] => w1740w[0].IN0
data[28] => w1744w[0].IN0
data[28] => w1864w[0].IN1
data[28] => w1979w[0].IN1
data[28] => w2104w[0].IN1
data[28] => w2232w[0].IN1
data[28] => w2364w[0].IN1
data[28] => w2500w[0].IN1
data[28] => w2668w[0].IN1
data[29] => w1748w[0].IN0
data[29] => w1752w[0].IN0
data[29] => w1756w[0].IN0
data[29] => w1760w[0].IN0
data[29] => w1764w[0].IN0
data[29] => w1768w[0].IN0
data[29] => w1772w[0].IN0
data[29] => w1776w[0].IN0
data[29] => w1780w[0].IN0
data[29] => w1784w[0].IN0
data[29] => w1788w[0].IN0
data[29] => w1792w[0].IN0
data[29] => w1796w[0].IN0
data[29] => w1800w[0].IN0
data[29] => w1804w[0].IN0
data[29] => w1808w[0].IN0
data[29] => w1812w[0].IN0
data[29] => w1816w[0].IN0
data[29] => w1820w[0].IN0
data[29] => w1824w[0].IN0
data[29] => w1828w[0].IN0
data[29] => w1832w[0].IN0
data[29] => w1836w[0].IN0
data[29] => w1840w[0].IN0
data[29] => w1844w[0].IN0
data[29] => w1848w[0].IN0
data[29] => w1852w[0].IN0
data[29] => w1855w[0].IN0
data[29] => w1860w[0].IN0
data[29] => w1864w[0].IN0
data[29] => w1988w[0].IN1
data[29] => w2107w[0].IN1
data[29] => w2236w[0].IN1
data[29] => w2368w[0].IN1
data[29] => w2504w[0].IN1
data[29] => w2673w[0].IN1
data[30] => w1868w[0].IN0
data[30] => w1872w[0].IN0
data[30] => w1876w[0].IN0
data[30] => w1880w[0].IN0
data[30] => w1884w[0].IN0
data[30] => w1888w[0].IN0
data[30] => w1892w[0].IN0
data[30] => w1896w[0].IN0
data[30] => w1900w[0].IN0
data[30] => w1904w[0].IN0
data[30] => w1908w[0].IN0
data[30] => w1912w[0].IN0
data[30] => w1916w[0].IN0
data[30] => w1920w[0].IN0
data[30] => w1924w[0].IN0
data[30] => w1928w[0].IN0
data[30] => w1932w[0].IN0
data[30] => w1936w[0].IN0
data[30] => w1940w[0].IN0
data[30] => w1944w[0].IN0
data[30] => w1948w[0].IN0
data[30] => w1952w[0].IN0
data[30] => w1956w[0].IN0
data[30] => w1960w[0].IN0
data[30] => w1964w[0].IN0
data[30] => w1968w[0].IN0
data[30] => w1972w[0].IN0
data[30] => w1976w[0].IN0
data[30] => w1979w[0].IN0
data[30] => w1984w[0].IN0
data[30] => w1988w[0].IN0
data[30] => w2116w[0].IN1
data[30] => w2239w[0].IN1
data[30] => w2372w[0].IN1
data[30] => w2508w[0].IN1
data[30] => w2678w[0].IN1
data[31] => w1992w[0].IN0
data[31] => w1996w[0].IN0
data[31] => w2000w[0].IN0
data[31] => w2004w[0].IN0
data[31] => w2008w[0].IN0
data[31] => w2012w[0].IN0
data[31] => w2016w[0].IN0
data[31] => w2020w[0].IN0
data[31] => w2024w[0].IN0
data[31] => w2028w[0].IN0
data[31] => w2032w[0].IN0
data[31] => w2036w[0].IN0
data[31] => w2040w[0].IN0
data[31] => w2044w[0].IN0
data[31] => w2048w[0].IN0
data[31] => w2052w[0].IN0
data[31] => w2056w[0].IN0
data[31] => w2060w[0].IN0
data[31] => w2064w[0].IN0
data[31] => w2068w[0].IN0
data[31] => w2072w[0].IN0
data[31] => w2076w[0].IN0
data[31] => w2080w[0].IN0
data[31] => w2084w[0].IN0
data[31] => w2088w[0].IN0
data[31] => w2092w[0].IN0
data[31] => w2096w[0].IN0
data[31] => w2100w[0].IN0
data[31] => w2104w[0].IN0
data[31] => w2107w[0].IN0
data[31] => w2112w[0].IN0
data[31] => w2116w[0].IN0
data[31] => w2248w[0].IN1
data[31] => w2375w[0].IN1
data[31] => w2512w[0].IN1
data[31] => w2683w[0].IN1
data[32] => w2120w[0].IN0
data[32] => w2124w[0].IN0
data[32] => w2128w[0].IN0
data[32] => w2132w[0].IN0
data[32] => w2136w[0].IN0
data[32] => w2140w[0].IN0
data[32] => w2144w[0].IN0
data[32] => w2148w[0].IN0
data[32] => w2152w[0].IN0
data[32] => w2156w[0].IN0
data[32] => w2160w[0].IN0
data[32] => w2164w[0].IN0
data[32] => w2168w[0].IN0
data[32] => w2172w[0].IN0
data[32] => w2176w[0].IN0
data[32] => w2180w[0].IN0
data[32] => w2184w[0].IN0
data[32] => w2188w[0].IN0
data[32] => w2192w[0].IN0
data[32] => w2196w[0].IN0
data[32] => w2200w[0].IN0
data[32] => w2204w[0].IN0
data[32] => w2208w[0].IN0
data[32] => w2212w[0].IN0
data[32] => w2216w[0].IN0
data[32] => w2220w[0].IN0
data[32] => w2224w[0].IN0
data[32] => w2228w[0].IN0
data[32] => w2232w[0].IN0
data[32] => w2236w[0].IN0
data[32] => w2239w[0].IN0
data[32] => w2244w[0].IN0
data[32] => w2248w[0].IN0
data[32] => w2384w[0].IN1
data[32] => w2515w[0].IN1
data[32] => w2688w[0].IN1
data[33] => w2252w[0].IN0
data[33] => w2256w[0].IN0
data[33] => w2260w[0].IN0
data[33] => w2264w[0].IN0
data[33] => w2268w[0].IN0
data[33] => w2272w[0].IN0
data[33] => w2276w[0].IN0
data[33] => w2280w[0].IN0
data[33] => w2284w[0].IN0
data[33] => w2288w[0].IN0
data[33] => w2292w[0].IN0
data[33] => w2296w[0].IN0
data[33] => w2300w[0].IN0
data[33] => w2304w[0].IN0
data[33] => w2308w[0].IN0
data[33] => w2312w[0].IN0
data[33] => w2316w[0].IN0
data[33] => w2320w[0].IN0
data[33] => w2324w[0].IN0
data[33] => w2328w[0].IN0
data[33] => w2332w[0].IN0
data[33] => w2336w[0].IN0
data[33] => w2340w[0].IN0
data[33] => w2344w[0].IN0
data[33] => w2348w[0].IN0
data[33] => w2352w[0].IN0
data[33] => w2356w[0].IN0
data[33] => w2360w[0].IN0
data[33] => w2364w[0].IN0
data[33] => w2368w[0].IN0
data[33] => w2372w[0].IN0
data[33] => w2375w[0].IN0
data[33] => w2380w[0].IN0
data[33] => w2384w[0].IN0
data[33] => w2524w[0].IN1
data[33] => w2692w[0].IN1
data[34] => w2388w[0].IN0
data[34] => w2392w[0].IN0
data[34] => w2396w[0].IN0
data[34] => w2400w[0].IN0
data[34] => w2404w[0].IN0
data[34] => w2408w[0].IN0
data[34] => w2412w[0].IN0
data[34] => w2416w[0].IN0
data[34] => w2420w[0].IN0
data[34] => w2424w[0].IN0
data[34] => w2428w[0].IN0
data[34] => w2432w[0].IN0
data[34] => w2436w[0].IN0
data[34] => w2440w[0].IN0
data[34] => w2444w[0].IN0
data[34] => w2448w[0].IN0
data[34] => w2452w[0].IN0
data[34] => w2456w[0].IN0
data[34] => w2460w[0].IN0
data[34] => w2464w[0].IN0
data[34] => w2468w[0].IN0
data[34] => w2472w[0].IN0
data[34] => w2476w[0].IN0
data[34] => w2480w[0].IN0
data[34] => w2484w[0].IN0
data[34] => w2488w[0].IN0
data[34] => w2492w[0].IN0
data[34] => w2496w[0].IN0
data[34] => w2500w[0].IN0
data[34] => w2504w[0].IN0
data[34] => w2508w[0].IN0
data[34] => w2512w[0].IN0
data[34] => w2515w[0].IN0
data[34] => w2520w[0].IN0
data[34] => w2524w[0].IN0
data[35] => w2528w[0].IN0
data[35] => w2533w[0].IN0
data[35] => w2538w[0].IN0
data[35] => w2543w[0].IN0
data[35] => w2548w[0].IN0
data[35] => w2553w[0].IN0
data[35] => w2558w[0].IN0
data[35] => w2563w[0].IN0
data[35] => w2568w[0].IN0
data[35] => w2573w[0].IN0
data[35] => w2578w[0].IN0
data[35] => w2583w[0].IN0
data[35] => w2588w[0].IN0
data[35] => w2593w[0].IN0
data[35] => w2598w[0].IN0
data[35] => w2603w[0].IN0
data[35] => w2608w[0].IN0
data[35] => w2613w[0].IN0
data[35] => w2618w[0].IN0
data[35] => w2623w[0].IN0
data[35] => w2628w[0].IN0
data[35] => w2633w[0].IN0
data[35] => w2638w[0].IN0
data[35] => w2643w[0].IN0
data[35] => w2648w[0].IN0
data[35] => w2653w[0].IN0
data[35] => w2658w[0].IN0
data[35] => w2663w[0].IN0
data[35] => w2668w[0].IN0
data[35] => w2673w[0].IN0
data[35] => w2678w[0].IN0
data[35] => w2683w[0].IN0
data[35] => w2688w[0].IN0
data[35] => w2692w[0].IN0
data[35] => w2698w[0].IN0
result[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= <GND>
result[2] <= w11w[0].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sft4a[0].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sft4a[1].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sft4a[2].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sft4a[3].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sft4a[4].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sft4a[5].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sft4a[6].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sft4a[7].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sft4a[8].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sft4a[9].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sft4a[10].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sft4a[11].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sft4a[12].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= sft4a[13].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= sft4a[14].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sft4a[15].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sft4a[16].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sft4a[17].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sft4a[18].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sft4a[19].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sft4a[20].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sft4a[21].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sft4a[22].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sft4a[23].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sft4a[24].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sft4a[25].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sft4a[26].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sft4a[27].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sft4a[28].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= sft4a[29].DB_MAX_OUTPUT_PORT_TYPE
result[33] <= sft4a[30].DB_MAX_OUTPUT_PORT_TYPE
result[34] <= sft4a[31].DB_MAX_OUTPUT_PORT_TYPE
result[35] <= sft4a[32].DB_MAX_OUTPUT_PORT_TYPE
result[36] <= sft4a[33].DB_MAX_OUTPUT_PORT_TYPE
result[37] <= sft4a[34].DB_MAX_OUTPUT_PORT_TYPE
result[38] <= sft4a[35].DB_MAX_OUTPUT_PORT_TYPE
result[39] <= sft4a[36].DB_MAX_OUTPUT_PORT_TYPE
result[40] <= sft4a[37].DB_MAX_OUTPUT_PORT_TYPE
result[41] <= sft4a[38].DB_MAX_OUTPUT_PORT_TYPE
result[42] <= sft4a[39].DB_MAX_OUTPUT_PORT_TYPE
result[43] <= sft4a[40].DB_MAX_OUTPUT_PORT_TYPE
result[44] <= sft4a[41].DB_MAX_OUTPUT_PORT_TYPE
result[45] <= sft4a[42].DB_MAX_OUTPUT_PORT_TYPE
result[46] <= sft4a[43].DB_MAX_OUTPUT_PORT_TYPE
result[47] <= sft4a[44].DB_MAX_OUTPUT_PORT_TYPE
result[48] <= sft4a[45].DB_MAX_OUTPUT_PORT_TYPE
result[49] <= sft4a[46].DB_MAX_OUTPUT_PORT_TYPE
result[50] <= sft4a[47].DB_MAX_OUTPUT_PORT_TYPE
result[51] <= sft4a[48].DB_MAX_OUTPUT_PORT_TYPE
result[52] <= sft4a[49].DB_MAX_OUTPUT_PORT_TYPE
result[53] <= sft4a[50].DB_MAX_OUTPUT_PORT_TYPE
result[54] <= sft4a[51].DB_MAX_OUTPUT_PORT_TYPE
result[55] <= sft4a[52].DB_MAX_OUTPUT_PORT_TYPE
result[56] <= sft4a[53].DB_MAX_OUTPUT_PORT_TYPE
result[57] <= sft4a[54].DB_MAX_OUTPUT_PORT_TYPE
result[58] <= sft4a[55].DB_MAX_OUTPUT_PORT_TYPE
result[59] <= sft4a[56].DB_MAX_OUTPUT_PORT_TYPE
result[60] <= sft4a[57].DB_MAX_OUTPUT_PORT_TYPE
result[61] <= sft4a[58].DB_MAX_OUTPUT_PORT_TYPE
result[62] <= sft4a[59].DB_MAX_OUTPUT_PORT_TYPE
result[63] <= sft4a[60].DB_MAX_OUTPUT_PORT_TYPE
result[64] <= sft4a[61].DB_MAX_OUTPUT_PORT_TYPE
result[65] <= sft4a[62].DB_MAX_OUTPUT_PORT_TYPE
result[66] <= sft4a[63].DB_MAX_OUTPUT_PORT_TYPE
result[67] <= sft4a[64].DB_MAX_OUTPUT_PORT_TYPE
result[68] <= sft4a[65].DB_MAX_OUTPUT_PORT_TYPE
result[69] <= sft4a[66].DB_MAX_OUTPUT_PORT_TYPE
result[70] <= sft4a[67].DB_MAX_OUTPUT_PORT_TYPE
result[71] <= sft4a[68].DB_MAX_OUTPUT_PORT_TYPE


|ifv|hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mult2:multc
dataa[0] => lpm_mult:lpm_mult_component.dataa[0]
dataa[1] => lpm_mult:lpm_mult_component.dataa[1]
dataa[2] => lpm_mult:lpm_mult_component.dataa[2]
dataa[3] => lpm_mult:lpm_mult_component.dataa[3]
dataa[4] => lpm_mult:lpm_mult_component.dataa[4]
dataa[5] => lpm_mult:lpm_mult_component.dataa[5]
dataa[6] => lpm_mult:lpm_mult_component.dataa[6]
dataa[7] => lpm_mult:lpm_mult_component.dataa[7]
dataa[8] => lpm_mult:lpm_mult_component.dataa[8]
dataa[9] => lpm_mult:lpm_mult_component.dataa[9]
dataa[10] => lpm_mult:lpm_mult_component.dataa[10]
dataa[11] => lpm_mult:lpm_mult_component.dataa[11]
dataa[12] => lpm_mult:lpm_mult_component.dataa[12]
dataa[13] => lpm_mult:lpm_mult_component.dataa[13]
dataa[14] => lpm_mult:lpm_mult_component.dataa[14]
dataa[15] => lpm_mult:lpm_mult_component.dataa[15]
dataa[16] => lpm_mult:lpm_mult_component.dataa[16]
dataa[17] => lpm_mult:lpm_mult_component.dataa[17]
dataa[18] => lpm_mult:lpm_mult_component.dataa[18]
dataa[19] => lpm_mult:lpm_mult_component.dataa[19]
dataa[20] => lpm_mult:lpm_mult_component.dataa[20]
dataa[21] => lpm_mult:lpm_mult_component.dataa[21]
dataa[22] => lpm_mult:lpm_mult_component.dataa[22]
dataa[23] => lpm_mult:lpm_mult_component.dataa[23]
dataa[24] => lpm_mult:lpm_mult_component.dataa[24]
dataa[25] => lpm_mult:lpm_mult_component.dataa[25]
dataa[26] => lpm_mult:lpm_mult_component.dataa[26]
dataa[27] => lpm_mult:lpm_mult_component.dataa[27]
dataa[28] => lpm_mult:lpm_mult_component.dataa[28]
dataa[29] => lpm_mult:lpm_mult_component.dataa[29]
dataa[30] => lpm_mult:lpm_mult_component.dataa[30]
dataa[31] => lpm_mult:lpm_mult_component.dataa[31]
dataa[32] => lpm_mult:lpm_mult_component.dataa[32]
dataa[33] => lpm_mult:lpm_mult_component.dataa[33]
dataa[34] => lpm_mult:lpm_mult_component.dataa[34]
dataa[35] => lpm_mult:lpm_mult_component.dataa[35]
datab[0] => lpm_mult:lpm_mult_component.datab[0]
datab[1] => lpm_mult:lpm_mult_component.datab[1]
datab[2] => lpm_mult:lpm_mult_component.datab[2]
datab[3] => lpm_mult:lpm_mult_component.datab[3]
datab[4] => lpm_mult:lpm_mult_component.datab[4]
datab[5] => lpm_mult:lpm_mult_component.datab[5]
datab[6] => lpm_mult:lpm_mult_component.datab[6]
datab[7] => lpm_mult:lpm_mult_component.datab[7]
datab[8] => lpm_mult:lpm_mult_component.datab[8]
datab[9] => lpm_mult:lpm_mult_component.datab[9]
datab[10] => lpm_mult:lpm_mult_component.datab[10]
datab[11] => lpm_mult:lpm_mult_component.datab[11]
datab[12] => lpm_mult:lpm_mult_component.datab[12]
datab[13] => lpm_mult:lpm_mult_component.datab[13]
datab[14] => lpm_mult:lpm_mult_component.datab[14]
datab[15] => lpm_mult:lpm_mult_component.datab[15]
datab[16] => lpm_mult:lpm_mult_component.datab[16]
datab[17] => lpm_mult:lpm_mult_component.datab[17]
datab[18] => lpm_mult:lpm_mult_component.datab[18]
datab[19] => lpm_mult:lpm_mult_component.datab[19]
datab[20] => lpm_mult:lpm_mult_component.datab[20]
datab[21] => lpm_mult:lpm_mult_component.datab[21]
datab[22] => lpm_mult:lpm_mult_component.datab[22]
datab[23] => lpm_mult:lpm_mult_component.datab[23]
datab[24] => lpm_mult:lpm_mult_component.datab[24]
datab[25] => lpm_mult:lpm_mult_component.datab[25]
datab[26] => lpm_mult:lpm_mult_component.datab[26]
datab[27] => lpm_mult:lpm_mult_component.datab[27]
datab[28] => lpm_mult:lpm_mult_component.datab[28]
datab[29] => lpm_mult:lpm_mult_component.datab[29]
datab[30] => lpm_mult:lpm_mult_component.datab[30]
datab[31] => lpm_mult:lpm_mult_component.datab[31]
datab[32] => lpm_mult:lpm_mult_component.datab[32]
datab[33] => lpm_mult:lpm_mult_component.datab[33]
datab[34] => lpm_mult:lpm_mult_component.datab[34]
datab[35] => lpm_mult:lpm_mult_component.datab[35]
result[0] <= lpm_mult:lpm_mult_component.result[0]
result[1] <= lpm_mult:lpm_mult_component.result[1]
result[2] <= lpm_mult:lpm_mult_component.result[2]
result[3] <= lpm_mult:lpm_mult_component.result[3]
result[4] <= lpm_mult:lpm_mult_component.result[4]
result[5] <= lpm_mult:lpm_mult_component.result[5]
result[6] <= lpm_mult:lpm_mult_component.result[6]
result[7] <= lpm_mult:lpm_mult_component.result[7]
result[8] <= lpm_mult:lpm_mult_component.result[8]
result[9] <= lpm_mult:lpm_mult_component.result[9]
result[10] <= lpm_mult:lpm_mult_component.result[10]
result[11] <= lpm_mult:lpm_mult_component.result[11]
result[12] <= lpm_mult:lpm_mult_component.result[12]
result[13] <= lpm_mult:lpm_mult_component.result[13]
result[14] <= lpm_mult:lpm_mult_component.result[14]
result[15] <= lpm_mult:lpm_mult_component.result[15]
result[16] <= lpm_mult:lpm_mult_component.result[16]
result[17] <= lpm_mult:lpm_mult_component.result[17]
result[18] <= lpm_mult:lpm_mult_component.result[18]
result[19] <= lpm_mult:lpm_mult_component.result[19]
result[20] <= lpm_mult:lpm_mult_component.result[20]
result[21] <= lpm_mult:lpm_mult_component.result[21]
result[22] <= lpm_mult:lpm_mult_component.result[22]
result[23] <= lpm_mult:lpm_mult_component.result[23]
result[24] <= lpm_mult:lpm_mult_component.result[24]
result[25] <= lpm_mult:lpm_mult_component.result[25]
result[26] <= lpm_mult:lpm_mult_component.result[26]
result[27] <= lpm_mult:lpm_mult_component.result[27]
result[28] <= lpm_mult:lpm_mult_component.result[28]
result[29] <= lpm_mult:lpm_mult_component.result[29]
result[30] <= lpm_mult:lpm_mult_component.result[30]
result[31] <= lpm_mult:lpm_mult_component.result[31]
result[32] <= lpm_mult:lpm_mult_component.result[32]
result[33] <= lpm_mult:lpm_mult_component.result[33]
result[34] <= lpm_mult:lpm_mult_component.result[34]
result[35] <= lpm_mult:lpm_mult_component.result[35]
result[36] <= lpm_mult:lpm_mult_component.result[36]
result[37] <= lpm_mult:lpm_mult_component.result[37]
result[38] <= lpm_mult:lpm_mult_component.result[38]
result[39] <= lpm_mult:lpm_mult_component.result[39]
result[40] <= lpm_mult:lpm_mult_component.result[40]
result[41] <= lpm_mult:lpm_mult_component.result[41]
result[42] <= lpm_mult:lpm_mult_component.result[42]
result[43] <= lpm_mult:lpm_mult_component.result[43]
result[44] <= lpm_mult:lpm_mult_component.result[44]
result[45] <= lpm_mult:lpm_mult_component.result[45]
result[46] <= lpm_mult:lpm_mult_component.result[46]
result[47] <= lpm_mult:lpm_mult_component.result[47]
result[48] <= lpm_mult:lpm_mult_component.result[48]
result[49] <= lpm_mult:lpm_mult_component.result[49]
result[50] <= lpm_mult:lpm_mult_component.result[50]
result[51] <= lpm_mult:lpm_mult_component.result[51]
result[52] <= lpm_mult:lpm_mult_component.result[52]
result[53] <= lpm_mult:lpm_mult_component.result[53]
result[54] <= lpm_mult:lpm_mult_component.result[54]
result[55] <= lpm_mult:lpm_mult_component.result[55]
result[56] <= lpm_mult:lpm_mult_component.result[56]
result[57] <= lpm_mult:lpm_mult_component.result[57]
result[58] <= lpm_mult:lpm_mult_component.result[58]
result[59] <= lpm_mult:lpm_mult_component.result[59]
result[60] <= lpm_mult:lpm_mult_component.result[60]
result[61] <= lpm_mult:lpm_mult_component.result[61]
result[62] <= lpm_mult:lpm_mult_component.result[62]
result[63] <= lpm_mult:lpm_mult_component.result[63]
result[64] <= lpm_mult:lpm_mult_component.result[64]
result[65] <= lpm_mult:lpm_mult_component.result[65]
result[66] <= lpm_mult:lpm_mult_component.result[66]
result[67] <= lpm_mult:lpm_mult_component.result[67]
result[68] <= lpm_mult:lpm_mult_component.result[68]
result[69] <= lpm_mult:lpm_mult_component.result[69]
result[70] <= lpm_mult:lpm_mult_component.result[70]
result[71] <= lpm_mult:lpm_mult_component.result[71]


|ifv|hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mult2:multc|lpm_mult:lpm_mult_component
dataa[0] => mult_nnq:auto_generated.dataa[0]
dataa[1] => mult_nnq:auto_generated.dataa[1]
dataa[2] => mult_nnq:auto_generated.dataa[2]
dataa[3] => mult_nnq:auto_generated.dataa[3]
dataa[4] => mult_nnq:auto_generated.dataa[4]
dataa[5] => mult_nnq:auto_generated.dataa[5]
dataa[6] => mult_nnq:auto_generated.dataa[6]
dataa[7] => mult_nnq:auto_generated.dataa[7]
dataa[8] => mult_nnq:auto_generated.dataa[8]
dataa[9] => mult_nnq:auto_generated.dataa[9]
dataa[10] => mult_nnq:auto_generated.dataa[10]
dataa[11] => mult_nnq:auto_generated.dataa[11]
dataa[12] => mult_nnq:auto_generated.dataa[12]
dataa[13] => mult_nnq:auto_generated.dataa[13]
dataa[14] => mult_nnq:auto_generated.dataa[14]
dataa[15] => mult_nnq:auto_generated.dataa[15]
dataa[16] => mult_nnq:auto_generated.dataa[16]
dataa[17] => mult_nnq:auto_generated.dataa[17]
dataa[18] => mult_nnq:auto_generated.dataa[18]
dataa[19] => mult_nnq:auto_generated.dataa[19]
dataa[20] => mult_nnq:auto_generated.dataa[20]
dataa[21] => mult_nnq:auto_generated.dataa[21]
dataa[22] => mult_nnq:auto_generated.dataa[22]
dataa[23] => mult_nnq:auto_generated.dataa[23]
dataa[24] => mult_nnq:auto_generated.dataa[24]
dataa[25] => mult_nnq:auto_generated.dataa[25]
dataa[26] => mult_nnq:auto_generated.dataa[26]
dataa[27] => mult_nnq:auto_generated.dataa[27]
dataa[28] => mult_nnq:auto_generated.dataa[28]
dataa[29] => mult_nnq:auto_generated.dataa[29]
dataa[30] => mult_nnq:auto_generated.dataa[30]
dataa[31] => mult_nnq:auto_generated.dataa[31]
dataa[32] => mult_nnq:auto_generated.dataa[32]
dataa[33] => mult_nnq:auto_generated.dataa[33]
dataa[34] => mult_nnq:auto_generated.dataa[34]
dataa[35] => mult_nnq:auto_generated.dataa[35]
datab[0] => mult_nnq:auto_generated.datab[0]
datab[1] => mult_nnq:auto_generated.datab[1]
datab[2] => mult_nnq:auto_generated.datab[2]
datab[3] => mult_nnq:auto_generated.datab[3]
datab[4] => mult_nnq:auto_generated.datab[4]
datab[5] => mult_nnq:auto_generated.datab[5]
datab[6] => mult_nnq:auto_generated.datab[6]
datab[7] => mult_nnq:auto_generated.datab[7]
datab[8] => mult_nnq:auto_generated.datab[8]
datab[9] => mult_nnq:auto_generated.datab[9]
datab[10] => mult_nnq:auto_generated.datab[10]
datab[11] => mult_nnq:auto_generated.datab[11]
datab[12] => mult_nnq:auto_generated.datab[12]
datab[13] => mult_nnq:auto_generated.datab[13]
datab[14] => mult_nnq:auto_generated.datab[14]
datab[15] => mult_nnq:auto_generated.datab[15]
datab[16] => mult_nnq:auto_generated.datab[16]
datab[17] => mult_nnq:auto_generated.datab[17]
datab[18] => mult_nnq:auto_generated.datab[18]
datab[19] => mult_nnq:auto_generated.datab[19]
datab[20] => mult_nnq:auto_generated.datab[20]
datab[21] => mult_nnq:auto_generated.datab[21]
datab[22] => mult_nnq:auto_generated.datab[22]
datab[23] => mult_nnq:auto_generated.datab[23]
datab[24] => mult_nnq:auto_generated.datab[24]
datab[25] => mult_nnq:auto_generated.datab[25]
datab[26] => mult_nnq:auto_generated.datab[26]
datab[27] => mult_nnq:auto_generated.datab[27]
datab[28] => mult_nnq:auto_generated.datab[28]
datab[29] => mult_nnq:auto_generated.datab[29]
datab[30] => mult_nnq:auto_generated.datab[30]
datab[31] => mult_nnq:auto_generated.datab[31]
datab[32] => mult_nnq:auto_generated.datab[32]
datab[33] => mult_nnq:auto_generated.datab[33]
datab[34] => mult_nnq:auto_generated.datab[34]
datab[35] => mult_nnq:auto_generated.datab[35]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_nnq:auto_generated.result[0]
result[1] <= mult_nnq:auto_generated.result[1]
result[2] <= mult_nnq:auto_generated.result[2]
result[3] <= mult_nnq:auto_generated.result[3]
result[4] <= mult_nnq:auto_generated.result[4]
result[5] <= mult_nnq:auto_generated.result[5]
result[6] <= mult_nnq:auto_generated.result[6]
result[7] <= mult_nnq:auto_generated.result[7]
result[8] <= mult_nnq:auto_generated.result[8]
result[9] <= mult_nnq:auto_generated.result[9]
result[10] <= mult_nnq:auto_generated.result[10]
result[11] <= mult_nnq:auto_generated.result[11]
result[12] <= mult_nnq:auto_generated.result[12]
result[13] <= mult_nnq:auto_generated.result[13]
result[14] <= mult_nnq:auto_generated.result[14]
result[15] <= mult_nnq:auto_generated.result[15]
result[16] <= mult_nnq:auto_generated.result[16]
result[17] <= mult_nnq:auto_generated.result[17]
result[18] <= mult_nnq:auto_generated.result[18]
result[19] <= mult_nnq:auto_generated.result[19]
result[20] <= mult_nnq:auto_generated.result[20]
result[21] <= mult_nnq:auto_generated.result[21]
result[22] <= mult_nnq:auto_generated.result[22]
result[23] <= mult_nnq:auto_generated.result[23]
result[24] <= mult_nnq:auto_generated.result[24]
result[25] <= mult_nnq:auto_generated.result[25]
result[26] <= mult_nnq:auto_generated.result[26]
result[27] <= mult_nnq:auto_generated.result[27]
result[28] <= mult_nnq:auto_generated.result[28]
result[29] <= mult_nnq:auto_generated.result[29]
result[30] <= mult_nnq:auto_generated.result[30]
result[31] <= mult_nnq:auto_generated.result[31]
result[32] <= mult_nnq:auto_generated.result[32]
result[33] <= mult_nnq:auto_generated.result[33]
result[34] <= mult_nnq:auto_generated.result[34]
result[35] <= mult_nnq:auto_generated.result[35]
result[36] <= mult_nnq:auto_generated.result[36]
result[37] <= mult_nnq:auto_generated.result[37]
result[38] <= mult_nnq:auto_generated.result[38]
result[39] <= mult_nnq:auto_generated.result[39]
result[40] <= mult_nnq:auto_generated.result[40]
result[41] <= mult_nnq:auto_generated.result[41]
result[42] <= mult_nnq:auto_generated.result[42]
result[43] <= mult_nnq:auto_generated.result[43]
result[44] <= mult_nnq:auto_generated.result[44]
result[45] <= mult_nnq:auto_generated.result[45]
result[46] <= mult_nnq:auto_generated.result[46]
result[47] <= mult_nnq:auto_generated.result[47]
result[48] <= mult_nnq:auto_generated.result[48]
result[49] <= mult_nnq:auto_generated.result[49]
result[50] <= mult_nnq:auto_generated.result[50]
result[51] <= mult_nnq:auto_generated.result[51]
result[52] <= mult_nnq:auto_generated.result[52]
result[53] <= mult_nnq:auto_generated.result[53]
result[54] <= mult_nnq:auto_generated.result[54]
result[55] <= mult_nnq:auto_generated.result[55]
result[56] <= mult_nnq:auto_generated.result[56]
result[57] <= mult_nnq:auto_generated.result[57]
result[58] <= mult_nnq:auto_generated.result[58]
result[59] <= mult_nnq:auto_generated.result[59]
result[60] <= mult_nnq:auto_generated.result[60]
result[61] <= mult_nnq:auto_generated.result[61]
result[62] <= mult_nnq:auto_generated.result[62]
result[63] <= mult_nnq:auto_generated.result[63]
result[64] <= mult_nnq:auto_generated.result[64]
result[65] <= mult_nnq:auto_generated.result[65]
result[66] <= mult_nnq:auto_generated.result[66]
result[67] <= mult_nnq:auto_generated.result[67]
result[68] <= mult_nnq:auto_generated.result[68]
result[69] <= mult_nnq:auto_generated.result[69]
result[70] <= mult_nnq:auto_generated.result[70]
result[71] <= mult_nnq:auto_generated.result[71]


|ifv|hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mult2:multc|lpm_mult:lpm_mult_component|mult_nnq:auto_generated
dataa[0] => mac_mult1.DATAA
dataa[0] => mac_mult3.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[1] => mac_mult3.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[2] => mac_mult3.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[3] => mac_mult3.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[4] => mac_mult3.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[5] => mac_mult3.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[6] => mac_mult3.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[7] => mac_mult3.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[8] => mac_mult3.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[9] => mac_mult3.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[10] => mac_mult3.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[11] => mac_mult3.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[12] => mac_mult3.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[13] => mac_mult3.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[14] => mac_mult3.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[15] => mac_mult3.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[16] => mac_mult3.DATAA16
dataa[17] => mac_mult1.DATAA17
dataa[17] => mac_mult3.DATAA17
dataa[18] => mac_mult5.DATAA
dataa[18] => mac_mult7.DATAA
dataa[19] => mac_mult5.DATAA1
dataa[19] => mac_mult7.DATAA1
dataa[20] => mac_mult5.DATAA2
dataa[20] => mac_mult7.DATAA2
dataa[21] => mac_mult5.DATAA3
dataa[21] => mac_mult7.DATAA3
dataa[22] => mac_mult5.DATAA4
dataa[22] => mac_mult7.DATAA4
dataa[23] => mac_mult5.DATAA5
dataa[23] => mac_mult7.DATAA5
dataa[24] => mac_mult5.DATAA6
dataa[24] => mac_mult7.DATAA6
dataa[25] => mac_mult5.DATAA7
dataa[25] => mac_mult7.DATAA7
dataa[26] => mac_mult5.DATAA8
dataa[26] => mac_mult7.DATAA8
dataa[27] => mac_mult5.DATAA9
dataa[27] => mac_mult7.DATAA9
dataa[28] => mac_mult5.DATAA10
dataa[28] => mac_mult7.DATAA10
dataa[29] => mac_mult5.DATAA11
dataa[29] => mac_mult7.DATAA11
dataa[30] => mac_mult5.DATAA12
dataa[30] => mac_mult7.DATAA12
dataa[31] => mac_mult5.DATAA13
dataa[31] => mac_mult7.DATAA13
dataa[32] => mac_mult5.DATAA14
dataa[32] => mac_mult7.DATAA14
dataa[33] => mac_mult5.DATAA15
dataa[33] => mac_mult7.DATAA15
dataa[34] => mac_mult5.DATAA16
dataa[34] => mac_mult7.DATAA16
dataa[35] => mac_mult5.DATAA17
dataa[35] => mac_mult7.DATAA17
datab[0] => mac_mult1.DATAB
datab[0] => mac_mult5.DATAB
datab[1] => mac_mult1.DATAB1
datab[1] => mac_mult5.DATAB1
datab[2] => mac_mult1.DATAB2
datab[2] => mac_mult5.DATAB2
datab[3] => mac_mult1.DATAB3
datab[3] => mac_mult5.DATAB3
datab[4] => mac_mult1.DATAB4
datab[4] => mac_mult5.DATAB4
datab[5] => mac_mult1.DATAB5
datab[5] => mac_mult5.DATAB5
datab[6] => mac_mult1.DATAB6
datab[6] => mac_mult5.DATAB6
datab[7] => mac_mult1.DATAB7
datab[7] => mac_mult5.DATAB7
datab[8] => mac_mult1.DATAB8
datab[8] => mac_mult5.DATAB8
datab[9] => mac_mult1.DATAB9
datab[9] => mac_mult5.DATAB9
datab[10] => mac_mult1.DATAB10
datab[10] => mac_mult5.DATAB10
datab[11] => mac_mult1.DATAB11
datab[11] => mac_mult5.DATAB11
datab[12] => mac_mult1.DATAB12
datab[12] => mac_mult5.DATAB12
datab[13] => mac_mult1.DATAB13
datab[13] => mac_mult5.DATAB13
datab[14] => mac_mult1.DATAB14
datab[14] => mac_mult5.DATAB14
datab[15] => mac_mult1.DATAB15
datab[15] => mac_mult5.DATAB15
datab[16] => mac_mult1.DATAB16
datab[16] => mac_mult5.DATAB16
datab[17] => mac_mult1.DATAB17
datab[17] => mac_mult5.DATAB17
datab[18] => mac_mult3.DATAB
datab[18] => mac_mult7.DATAB
datab[19] => mac_mult3.DATAB1
datab[19] => mac_mult7.DATAB1
datab[20] => mac_mult3.DATAB2
datab[20] => mac_mult7.DATAB2
datab[21] => mac_mult3.DATAB3
datab[21] => mac_mult7.DATAB3
datab[22] => mac_mult3.DATAB4
datab[22] => mac_mult7.DATAB4
datab[23] => mac_mult3.DATAB5
datab[23] => mac_mult7.DATAB5
datab[24] => mac_mult3.DATAB6
datab[24] => mac_mult7.DATAB6
datab[25] => mac_mult3.DATAB7
datab[25] => mac_mult7.DATAB7
datab[26] => mac_mult3.DATAB8
datab[26] => mac_mult7.DATAB8
datab[27] => mac_mult3.DATAB9
datab[27] => mac_mult7.DATAB9
datab[28] => mac_mult3.DATAB10
datab[28] => mac_mult7.DATAB10
datab[29] => mac_mult3.DATAB11
datab[29] => mac_mult7.DATAB11
datab[30] => mac_mult3.DATAB12
datab[30] => mac_mult7.DATAB12
datab[31] => mac_mult3.DATAB13
datab[31] => mac_mult7.DATAB13
datab[32] => mac_mult3.DATAB14
datab[32] => mac_mult7.DATAB14
datab[33] => mac_mult3.DATAB15
datab[33] => mac_mult7.DATAB15
datab[34] => mac_mult3.DATAB16
datab[34] => mac_mult7.DATAB16
datab[35] => mac_mult3.DATAB17
datab[35] => mac_mult7.DATAB17
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[32] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[33] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[34] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[35] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[36] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[37] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[38] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[39] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[40] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[41] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[42] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[43] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[44] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[45] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[46] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[47] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[48] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[49] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[50] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[51] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[52] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[53] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[54] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[55] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[56] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[57] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[58] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[59] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[60] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[61] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[62] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[63] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[64] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[65] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[66] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[67] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[68] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[69] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[70] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
result[71] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|ifv|nios:NIOS
clk => nios_reset_clk_domain_synch_module:nios_reset_clk_domain_synch.clk
clk => sdram:the_sdram.clk
clk => sdram_s1_arbitrator:the_sdram_s1.clk
clk => jtag_uart:the_jtag_uart.clk
clk => jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave.clk
clk => fbus:the_fbus.clk
clk => fbus_avalon_slave_0_arbitrator:the_fbus_avalon_slave_0.clk
clk => cpu:the_cpu.jtag_debug_module_clk
clk => cpu:the_cpu.clk
clk => cpu_instruction_master_arbitrator:the_cpu_instruction_master.clk
clk => cpu_data_master_arbitrator:the_cpu_data_master.clk
clk => cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module.clk
reset_n => reset_n_sources~0.IN1
adiff_from_the_fbus[0] <= fbus:the_fbus.adiff[0]
adiff_from_the_fbus[1] <= fbus:the_fbus.adiff[1]
adiff_from_the_fbus[2] <= fbus:the_fbus.adiff[2]
adiff_from_the_fbus[3] <= fbus:the_fbus.adiff[3]
adiff_from_the_fbus[4] <= fbus:the_fbus.adiff[4]
adiff_from_the_fbus[5] <= fbus:the_fbus.adiff[5]
adiff_from_the_fbus[6] <= fbus:the_fbus.adiff[6]
adiff_from_the_fbus[7] <= fbus:the_fbus.adiff[7]
adiff_from_the_fbus[8] <= fbus:the_fbus.adiff[8]
adiff_from_the_fbus[9] <= fbus:the_fbus.adiff[9]
adiff_from_the_fbus[10] <= fbus:the_fbus.adiff[10]
adiff_from_the_fbus[11] <= fbus:the_fbus.adiff[11]
adiff_from_the_fbus[12] <= fbus:the_fbus.adiff[12]
adiff_from_the_fbus[13] <= fbus:the_fbus.adiff[13]
adiff_from_the_fbus[14] <= fbus:the_fbus.adiff[14]
adiff_from_the_fbus[15] <= fbus:the_fbus.adiff[15]
adiff_from_the_fbus[16] <= fbus:the_fbus.adiff[16]
adiff_from_the_fbus[17] <= fbus:the_fbus.adiff[17]
adiff_from_the_fbus[18] <= fbus:the_fbus.adiff[18]
adiff_from_the_fbus[19] <= fbus:the_fbus.adiff[19]
adiff_from_the_fbus[20] <= fbus:the_fbus.adiff[20]
adiff_from_the_fbus[21] <= fbus:the_fbus.adiff[21]
adiff_from_the_fbus[22] <= fbus:the_fbus.adiff[22]
adiff_from_the_fbus[23] <= fbus:the_fbus.adiff[23]
adiff_from_the_fbus[24] <= fbus:the_fbus.adiff[24]
adiff_from_the_fbus[25] <= fbus:the_fbus.adiff[25]
adiff_from_the_fbus[26] <= fbus:the_fbus.adiff[26]
adiff_from_the_fbus[27] <= fbus:the_fbus.adiff[27]
adiff_from_the_fbus[28] <= fbus:the_fbus.adiff[28]
adiff_from_the_fbus[29] <= fbus:the_fbus.adiff[29]
adiff_from_the_fbus[30] <= fbus:the_fbus.adiff[30]
adiff_from_the_fbus[31] <= fbus:the_fbus.adiff[31]
adiff_from_the_fbus[32] <= fbus:the_fbus.adiff[32]
adiff_from_the_fbus[33] <= fbus:the_fbus.adiff[33]
adiff_from_the_fbus[34] <= fbus:the_fbus.adiff[34]
adiff_from_the_fbus[35] <= fbus:the_fbus.adiff[35]
aleap_from_the_fbus[0] <= fbus:the_fbus.aleap[0]
aleap_from_the_fbus[1] <= fbus:the_fbus.aleap[1]
aleap_from_the_fbus[2] <= fbus:the_fbus.aleap[2]
aleap_from_the_fbus[3] <= fbus:the_fbus.aleap[3]
aleap_from_the_fbus[4] <= fbus:the_fbus.aleap[4]
aleap_from_the_fbus[5] <= fbus:the_fbus.aleap[5]
aleap_from_the_fbus[6] <= fbus:the_fbus.aleap[6]
aleap_from_the_fbus[7] <= fbus:the_fbus.aleap[7]
aleap_from_the_fbus[8] <= fbus:the_fbus.aleap[8]
aleap_from_the_fbus[9] <= fbus:the_fbus.aleap[9]
amin_from_the_fbus[0] <= fbus:the_fbus.amin[0]
amin_from_the_fbus[1] <= fbus:the_fbus.amin[1]
amin_from_the_fbus[2] <= fbus:the_fbus.amin[2]
amin_from_the_fbus[3] <= fbus:the_fbus.amin[3]
amin_from_the_fbus[4] <= fbus:the_fbus.amin[4]
amin_from_the_fbus[5] <= fbus:the_fbus.amin[5]
amin_from_the_fbus[6] <= fbus:the_fbus.amin[6]
amin_from_the_fbus[7] <= fbus:the_fbus.amin[7]
amin_from_the_fbus[8] <= fbus:the_fbus.amin[8]
amin_from_the_fbus[9] <= fbus:the_fbus.amin[9]
amin_from_the_fbus[10] <= fbus:the_fbus.amin[10]
amin_from_the_fbus[11] <= fbus:the_fbus.amin[11]
amin_from_the_fbus[12] <= fbus:the_fbus.amin[12]
amin_from_the_fbus[13] <= fbus:the_fbus.amin[13]
amin_from_the_fbus[14] <= fbus:the_fbus.amin[14]
amin_from_the_fbus[15] <= fbus:the_fbus.amin[15]
amin_from_the_fbus[16] <= fbus:the_fbus.amin[16]
amin_from_the_fbus[17] <= fbus:the_fbus.amin[17]
amin_from_the_fbus[18] <= fbus:the_fbus.amin[18]
amin_from_the_fbus[19] <= fbus:the_fbus.amin[19]
amin_from_the_fbus[20] <= fbus:the_fbus.amin[20]
amin_from_the_fbus[21] <= fbus:the_fbus.amin[21]
amin_from_the_fbus[22] <= fbus:the_fbus.amin[22]
amin_from_the_fbus[23] <= fbus:the_fbus.amin[23]
amin_from_the_fbus[24] <= fbus:the_fbus.amin[24]
amin_from_the_fbus[25] <= fbus:the_fbus.amin[25]
amin_from_the_fbus[26] <= fbus:the_fbus.amin[26]
amin_from_the_fbus[27] <= fbus:the_fbus.amin[27]
amin_from_the_fbus[28] <= fbus:the_fbus.amin[28]
amin_from_the_fbus[29] <= fbus:the_fbus.amin[29]
amin_from_the_fbus[30] <= fbus:the_fbus.amin[30]
amin_from_the_fbus[31] <= fbus:the_fbus.amin[31]
amin_from_the_fbus[32] <= fbus:the_fbus.amin[32]
amin_from_the_fbus[33] <= fbus:the_fbus.amin[33]
amin_from_the_fbus[34] <= fbus:the_fbus.amin[34]
amin_from_the_fbus[35] <= fbus:the_fbus.amin[35]
bdiff_from_the_fbus[0] <= fbus:the_fbus.bdiff[0]
bdiff_from_the_fbus[1] <= fbus:the_fbus.bdiff[1]
bdiff_from_the_fbus[2] <= fbus:the_fbus.bdiff[2]
bdiff_from_the_fbus[3] <= fbus:the_fbus.bdiff[3]
bdiff_from_the_fbus[4] <= fbus:the_fbus.bdiff[4]
bdiff_from_the_fbus[5] <= fbus:the_fbus.bdiff[5]
bdiff_from_the_fbus[6] <= fbus:the_fbus.bdiff[6]
bdiff_from_the_fbus[7] <= fbus:the_fbus.bdiff[7]
bdiff_from_the_fbus[8] <= fbus:the_fbus.bdiff[8]
bdiff_from_the_fbus[9] <= fbus:the_fbus.bdiff[9]
bdiff_from_the_fbus[10] <= fbus:the_fbus.bdiff[10]
bdiff_from_the_fbus[11] <= fbus:the_fbus.bdiff[11]
bdiff_from_the_fbus[12] <= fbus:the_fbus.bdiff[12]
bdiff_from_the_fbus[13] <= fbus:the_fbus.bdiff[13]
bdiff_from_the_fbus[14] <= fbus:the_fbus.bdiff[14]
bdiff_from_the_fbus[15] <= fbus:the_fbus.bdiff[15]
bdiff_from_the_fbus[16] <= fbus:the_fbus.bdiff[16]
bdiff_from_the_fbus[17] <= fbus:the_fbus.bdiff[17]
bdiff_from_the_fbus[18] <= fbus:the_fbus.bdiff[18]
bdiff_from_the_fbus[19] <= fbus:the_fbus.bdiff[19]
bdiff_from_the_fbus[20] <= fbus:the_fbus.bdiff[20]
bdiff_from_the_fbus[21] <= fbus:the_fbus.bdiff[21]
bdiff_from_the_fbus[22] <= fbus:the_fbus.bdiff[22]
bdiff_from_the_fbus[23] <= fbus:the_fbus.bdiff[23]
bdiff_from_the_fbus[24] <= fbus:the_fbus.bdiff[24]
bdiff_from_the_fbus[25] <= fbus:the_fbus.bdiff[25]
bdiff_from_the_fbus[26] <= fbus:the_fbus.bdiff[26]
bdiff_from_the_fbus[27] <= fbus:the_fbus.bdiff[27]
bdiff_from_the_fbus[28] <= fbus:the_fbus.bdiff[28]
bdiff_from_the_fbus[29] <= fbus:the_fbus.bdiff[29]
bdiff_from_the_fbus[30] <= fbus:the_fbus.bdiff[30]
bdiff_from_the_fbus[31] <= fbus:the_fbus.bdiff[31]
bdiff_from_the_fbus[32] <= fbus:the_fbus.bdiff[32]
bdiff_from_the_fbus[33] <= fbus:the_fbus.bdiff[33]
bdiff_from_the_fbus[34] <= fbus:the_fbus.bdiff[34]
bdiff_from_the_fbus[35] <= fbus:the_fbus.bdiff[35]
bleap_from_the_fbus[0] <= fbus:the_fbus.bleap[0]
bleap_from_the_fbus[1] <= fbus:the_fbus.bleap[1]
bleap_from_the_fbus[2] <= fbus:the_fbus.bleap[2]
bleap_from_the_fbus[3] <= fbus:the_fbus.bleap[3]
bleap_from_the_fbus[4] <= fbus:the_fbus.bleap[4]
bleap_from_the_fbus[5] <= fbus:the_fbus.bleap[5]
bleap_from_the_fbus[6] <= fbus:the_fbus.bleap[6]
bleap_from_the_fbus[7] <= fbus:the_fbus.bleap[7]
bleap_from_the_fbus[8] <= fbus:the_fbus.bleap[8]
bleap_from_the_fbus[9] <= fbus:the_fbus.bleap[9]
bmin_from_the_fbus[0] <= fbus:the_fbus.bmin[0]
bmin_from_the_fbus[1] <= fbus:the_fbus.bmin[1]
bmin_from_the_fbus[2] <= fbus:the_fbus.bmin[2]
bmin_from_the_fbus[3] <= fbus:the_fbus.bmin[3]
bmin_from_the_fbus[4] <= fbus:the_fbus.bmin[4]
bmin_from_the_fbus[5] <= fbus:the_fbus.bmin[5]
bmin_from_the_fbus[6] <= fbus:the_fbus.bmin[6]
bmin_from_the_fbus[7] <= fbus:the_fbus.bmin[7]
bmin_from_the_fbus[8] <= fbus:the_fbus.bmin[8]
bmin_from_the_fbus[9] <= fbus:the_fbus.bmin[9]
bmin_from_the_fbus[10] <= fbus:the_fbus.bmin[10]
bmin_from_the_fbus[11] <= fbus:the_fbus.bmin[11]
bmin_from_the_fbus[12] <= fbus:the_fbus.bmin[12]
bmin_from_the_fbus[13] <= fbus:the_fbus.bmin[13]
bmin_from_the_fbus[14] <= fbus:the_fbus.bmin[14]
bmin_from_the_fbus[15] <= fbus:the_fbus.bmin[15]
bmin_from_the_fbus[16] <= fbus:the_fbus.bmin[16]
bmin_from_the_fbus[17] <= fbus:the_fbus.bmin[17]
bmin_from_the_fbus[18] <= fbus:the_fbus.bmin[18]
bmin_from_the_fbus[19] <= fbus:the_fbus.bmin[19]
bmin_from_the_fbus[20] <= fbus:the_fbus.bmin[20]
bmin_from_the_fbus[21] <= fbus:the_fbus.bmin[21]
bmin_from_the_fbus[22] <= fbus:the_fbus.bmin[22]
bmin_from_the_fbus[23] <= fbus:the_fbus.bmin[23]
bmin_from_the_fbus[24] <= fbus:the_fbus.bmin[24]
bmin_from_the_fbus[25] <= fbus:the_fbus.bmin[25]
bmin_from_the_fbus[26] <= fbus:the_fbus.bmin[26]
bmin_from_the_fbus[27] <= fbus:the_fbus.bmin[27]
bmin_from_the_fbus[28] <= fbus:the_fbus.bmin[28]
bmin_from_the_fbus[29] <= fbus:the_fbus.bmin[29]
bmin_from_the_fbus[30] <= fbus:the_fbus.bmin[30]
bmin_from_the_fbus[31] <= fbus:the_fbus.bmin[31]
bmin_from_the_fbus[32] <= fbus:the_fbus.bmin[32]
bmin_from_the_fbus[33] <= fbus:the_fbus.bmin[33]
bmin_from_the_fbus[34] <= fbus:the_fbus.bmin[34]
bmin_from_the_fbus[35] <= fbus:the_fbus.bmin[35]
cio_from_the_fbus[0] <= fbus:the_fbus.cio[0]
cio_from_the_fbus[1] <= fbus:the_fbus.cio[1]
cio_from_the_fbus[2] <= fbus:the_fbus.cio[2]
cio_from_the_fbus[3] <= fbus:the_fbus.cio[3]
cio_from_the_fbus[4] <= fbus:the_fbus.cio[4]
cio_from_the_fbus[5] <= fbus:the_fbus.cio[5]
cio_from_the_fbus[6] <= fbus:the_fbus.cio[6]
cio_from_the_fbus[7] <= fbus:the_fbus.cio[7]
cio_from_the_fbus[8] <= fbus:the_fbus.cio[8]
cio_from_the_fbus[9] <= fbus:the_fbus.cio[9]
cio_from_the_fbus[10] <= fbus:the_fbus.cio[10]
cio_from_the_fbus[11] <= fbus:the_fbus.cio[11]
cio_from_the_fbus[12] <= fbus:the_fbus.cio[12]
cio_from_the_fbus[13] <= fbus:the_fbus.cio[13]
cio_from_the_fbus[14] <= fbus:the_fbus.cio[14]
cio_from_the_fbus[15] <= fbus:the_fbus.cio[15]
cio_from_the_fbus[16] <= fbus:the_fbus.cio[16]
cio_from_the_fbus[17] <= fbus:the_fbus.cio[17]
cio_from_the_fbus[18] <= fbus:the_fbus.cio[18]
cio_from_the_fbus[19] <= fbus:the_fbus.cio[19]
cio_from_the_fbus[20] <= fbus:the_fbus.cio[20]
cio_from_the_fbus[21] <= fbus:the_fbus.cio[21]
cio_from_the_fbus[22] <= fbus:the_fbus.cio[22]
cio_from_the_fbus[23] <= fbus:the_fbus.cio[23]
cio_from_the_fbus[24] <= fbus:the_fbus.cio[24]
cio_from_the_fbus[25] <= fbus:the_fbus.cio[25]
cio_from_the_fbus[26] <= fbus:the_fbus.cio[26]
cio_from_the_fbus[27] <= fbus:the_fbus.cio[27]
cio_from_the_fbus[28] <= fbus:the_fbus.cio[28]
cio_from_the_fbus[29] <= fbus:the_fbus.cio[29]
cio_from_the_fbus[30] <= fbus:the_fbus.cio[30]
cio_from_the_fbus[31] <= fbus:the_fbus.cio[31]
cio_from_the_fbus[32] <= fbus:the_fbus.cio[32]
cio_from_the_fbus[33] <= fbus:the_fbus.cio[33]
cio_from_the_fbus[34] <= fbus:the_fbus.cio[34]
cio_from_the_fbus[35] <= fbus:the_fbus.cio[35]
cro_from_the_fbus[0] <= fbus:the_fbus.cro[0]
cro_from_the_fbus[1] <= fbus:the_fbus.cro[1]
cro_from_the_fbus[2] <= fbus:the_fbus.cro[2]
cro_from_the_fbus[3] <= fbus:the_fbus.cro[3]
cro_from_the_fbus[4] <= fbus:the_fbus.cro[4]
cro_from_the_fbus[5] <= fbus:the_fbus.cro[5]
cro_from_the_fbus[6] <= fbus:the_fbus.cro[6]
cro_from_the_fbus[7] <= fbus:the_fbus.cro[7]
cro_from_the_fbus[8] <= fbus:the_fbus.cro[8]
cro_from_the_fbus[9] <= fbus:the_fbus.cro[9]
cro_from_the_fbus[10] <= fbus:the_fbus.cro[10]
cro_from_the_fbus[11] <= fbus:the_fbus.cro[11]
cro_from_the_fbus[12] <= fbus:the_fbus.cro[12]
cro_from_the_fbus[13] <= fbus:the_fbus.cro[13]
cro_from_the_fbus[14] <= fbus:the_fbus.cro[14]
cro_from_the_fbus[15] <= fbus:the_fbus.cro[15]
cro_from_the_fbus[16] <= fbus:the_fbus.cro[16]
cro_from_the_fbus[17] <= fbus:the_fbus.cro[17]
cro_from_the_fbus[18] <= fbus:the_fbus.cro[18]
cro_from_the_fbus[19] <= fbus:the_fbus.cro[19]
cro_from_the_fbus[20] <= fbus:the_fbus.cro[20]
cro_from_the_fbus[21] <= fbus:the_fbus.cro[21]
cro_from_the_fbus[22] <= fbus:the_fbus.cro[22]
cro_from_the_fbus[23] <= fbus:the_fbus.cro[23]
cro_from_the_fbus[24] <= fbus:the_fbus.cro[24]
cro_from_the_fbus[25] <= fbus:the_fbus.cro[25]
cro_from_the_fbus[26] <= fbus:the_fbus.cro[26]
cro_from_the_fbus[27] <= fbus:the_fbus.cro[27]
cro_from_the_fbus[28] <= fbus:the_fbus.cro[28]
cro_from_the_fbus[29] <= fbus:the_fbus.cro[29]
cro_from_the_fbus[30] <= fbus:the_fbus.cro[30]
cro_from_the_fbus[31] <= fbus:the_fbus.cro[31]
cro_from_the_fbus[32] <= fbus:the_fbus.cro[32]
cro_from_the_fbus[33] <= fbus:the_fbus.cro[33]
cro_from_the_fbus[34] <= fbus:the_fbus.cro[34]
cro_from_the_fbus[35] <= fbus:the_fbus.cro[35]
expdata_from_the_fbus <= fbus:the_fbus.expdata
zs_addr_from_the_sdram[0] <= sdram:the_sdram.zs_addr[0]
zs_addr_from_the_sdram[1] <= sdram:the_sdram.zs_addr[1]
zs_addr_from_the_sdram[2] <= sdram:the_sdram.zs_addr[2]
zs_addr_from_the_sdram[3] <= sdram:the_sdram.zs_addr[3]
zs_addr_from_the_sdram[4] <= sdram:the_sdram.zs_addr[4]
zs_addr_from_the_sdram[5] <= sdram:the_sdram.zs_addr[5]
zs_addr_from_the_sdram[6] <= sdram:the_sdram.zs_addr[6]
zs_addr_from_the_sdram[7] <= sdram:the_sdram.zs_addr[7]
zs_addr_from_the_sdram[8] <= sdram:the_sdram.zs_addr[8]
zs_addr_from_the_sdram[9] <= sdram:the_sdram.zs_addr[9]
zs_addr_from_the_sdram[10] <= sdram:the_sdram.zs_addr[10]
zs_addr_from_the_sdram[11] <= sdram:the_sdram.zs_addr[11]
zs_ba_from_the_sdram[0] <= sdram:the_sdram.zs_ba[0]
zs_ba_from_the_sdram[1] <= sdram:the_sdram.zs_ba[1]
zs_cas_n_from_the_sdram <= sdram:the_sdram.zs_cas_n
zs_cke_from_the_sdram <= sdram:the_sdram.zs_cke
zs_cs_n_from_the_sdram <= sdram:the_sdram.zs_cs_n
zs_dq_to_and_from_the_sdram[0] <= sdram:the_sdram.zs_dq[0]
zs_dq_to_and_from_the_sdram[1] <= sdram:the_sdram.zs_dq[1]
zs_dq_to_and_from_the_sdram[2] <= sdram:the_sdram.zs_dq[2]
zs_dq_to_and_from_the_sdram[3] <= sdram:the_sdram.zs_dq[3]
zs_dq_to_and_from_the_sdram[4] <= sdram:the_sdram.zs_dq[4]
zs_dq_to_and_from_the_sdram[5] <= sdram:the_sdram.zs_dq[5]
zs_dq_to_and_from_the_sdram[6] <= sdram:the_sdram.zs_dq[6]
zs_dq_to_and_from_the_sdram[7] <= sdram:the_sdram.zs_dq[7]
zs_dq_to_and_from_the_sdram[8] <= sdram:the_sdram.zs_dq[8]
zs_dq_to_and_from_the_sdram[9] <= sdram:the_sdram.zs_dq[9]
zs_dq_to_and_from_the_sdram[10] <= sdram:the_sdram.zs_dq[10]
zs_dq_to_and_from_the_sdram[11] <= sdram:the_sdram.zs_dq[11]
zs_dq_to_and_from_the_sdram[12] <= sdram:the_sdram.zs_dq[12]
zs_dq_to_and_from_the_sdram[13] <= sdram:the_sdram.zs_dq[13]
zs_dq_to_and_from_the_sdram[14] <= sdram:the_sdram.zs_dq[14]
zs_dq_to_and_from_the_sdram[15] <= sdram:the_sdram.zs_dq[15]
zs_dqm_from_the_sdram[0] <= sdram:the_sdram.zs_dqm[0]
zs_dqm_from_the_sdram[1] <= sdram:the_sdram.zs_dqm[1]
zs_ras_n_from_the_sdram <= sdram:the_sdram.zs_ras_n
zs_we_n_from_the_sdram <= sdram:the_sdram.zs_we_n


|ifv|nios:NIOS|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module
clk => d1_reasons_to_wait.CLK
clk => cpu_jtag_debug_module_arb_share_counter[1].CLK
clk => cpu_jtag_debug_module_arb_share_counter[0].CLK
clk => cpu_jtag_debug_module_slavearbiterlockenable.CLK
clk => last_cycle_cpu_instruction_master_granted_slave_cpu_jtag_debug_module.CLK
clk => last_cycle_cpu_data_master_granted_slave_cpu_jtag_debug_module.CLK
clk => cpu_jtag_debug_module_saved_chosen_master_vector[1].CLK
clk => cpu_jtag_debug_module_saved_chosen_master_vector[0].CLK
clk => cpu_jtag_debug_module_arb_addend[1].CLK
clk => cpu_jtag_debug_module_arb_addend[0].CLK
clk => cpu_jtag_debug_module_reg_firsttransfer.CLK
clk => d1_cpu_jtag_debug_module_end_xfer~reg0.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => A_WE_StdLogicVector~18.DATAB
cpu_data_master_address_to_slave[3] => A_WE_StdLogicVector~17.DATAB
cpu_data_master_address_to_slave[4] => A_WE_StdLogicVector~16.DATAB
cpu_data_master_address_to_slave[5] => A_WE_StdLogicVector~15.DATAB
cpu_data_master_address_to_slave[6] => A_WE_StdLogicVector~14.DATAB
cpu_data_master_address_to_slave[7] => A_WE_StdLogicVector~13.DATAB
cpu_data_master_address_to_slave[8] => A_WE_StdLogicVector~12.DATAB
cpu_data_master_address_to_slave[9] => A_WE_StdLogicVector~11.DATAB
cpu_data_master_address_to_slave[10] => A_WE_StdLogicVector~10.DATAB
cpu_data_master_address_to_slave[11] => Equal0.IN49
cpu_data_master_address_to_slave[12] => Equal0.IN48
cpu_data_master_address_to_slave[13] => Equal0.IN47
cpu_data_master_address_to_slave[14] => Equal0.IN46
cpu_data_master_address_to_slave[15] => Equal0.IN45
cpu_data_master_address_to_slave[16] => Equal0.IN44
cpu_data_master_address_to_slave[17] => Equal0.IN43
cpu_data_master_address_to_slave[18] => Equal0.IN42
cpu_data_master_address_to_slave[19] => Equal0.IN41
cpu_data_master_address_to_slave[20] => Equal0.IN40
cpu_data_master_address_to_slave[21] => Equal0.IN39
cpu_data_master_address_to_slave[22] => Equal0.IN38
cpu_data_master_address_to_slave[23] => Equal0.IN37
cpu_data_master_address_to_slave[24] => Equal0.IN36
cpu_data_master_byteenable[0] => A_WE_StdLogicVector~22.DATAB
cpu_data_master_byteenable[1] => A_WE_StdLogicVector~21.DATAB
cpu_data_master_byteenable[2] => A_WE_StdLogicVector~20.DATAB
cpu_data_master_byteenable[3] => A_WE_StdLogicVector~19.DATAB
cpu_data_master_debugaccess => cpu_jtag_debug_module_debugaccess.DATAIN
cpu_data_master_read => cpu_jtag_debug_module_in_a_read_cycle~0.IN0
cpu_data_master_read => internal_cpu_data_master_requests_cpu_jtag_debug_module~0.IN1
cpu_data_master_waitrequest => internal_cpu_data_master_qualified_request_cpu_jtag_debug_module~0.IN0
cpu_data_master_write => cpu_jtag_debug_module_write~0.IN0
cpu_data_master_write => internal_cpu_data_master_qualified_request_cpu_jtag_debug_module~0.IN1
cpu_data_master_write => internal_cpu_data_master_requests_cpu_jtag_debug_module~0.IN0
cpu_data_master_writedata[0] => cpu_jtag_debug_module_writedata[0].DATAIN
cpu_data_master_writedata[1] => cpu_jtag_debug_module_writedata[1].DATAIN
cpu_data_master_writedata[2] => cpu_jtag_debug_module_writedata[2].DATAIN
cpu_data_master_writedata[3] => cpu_jtag_debug_module_writedata[3].DATAIN
cpu_data_master_writedata[4] => cpu_jtag_debug_module_writedata[4].DATAIN
cpu_data_master_writedata[5] => cpu_jtag_debug_module_writedata[5].DATAIN
cpu_data_master_writedata[6] => cpu_jtag_debug_module_writedata[6].DATAIN
cpu_data_master_writedata[7] => cpu_jtag_debug_module_writedata[7].DATAIN
cpu_data_master_writedata[8] => cpu_jtag_debug_module_writedata[8].DATAIN
cpu_data_master_writedata[9] => cpu_jtag_debug_module_writedata[9].DATAIN
cpu_data_master_writedata[10] => cpu_jtag_debug_module_writedata[10].DATAIN
cpu_data_master_writedata[11] => cpu_jtag_debug_module_writedata[11].DATAIN
cpu_data_master_writedata[12] => cpu_jtag_debug_module_writedata[12].DATAIN
cpu_data_master_writedata[13] => cpu_jtag_debug_module_writedata[13].DATAIN
cpu_data_master_writedata[14] => cpu_jtag_debug_module_writedata[14].DATAIN
cpu_data_master_writedata[15] => cpu_jtag_debug_module_writedata[15].DATAIN
cpu_data_master_writedata[16] => cpu_jtag_debug_module_writedata[16].DATAIN
cpu_data_master_writedata[17] => cpu_jtag_debug_module_writedata[17].DATAIN
cpu_data_master_writedata[18] => cpu_jtag_debug_module_writedata[18].DATAIN
cpu_data_master_writedata[19] => cpu_jtag_debug_module_writedata[19].DATAIN
cpu_data_master_writedata[20] => cpu_jtag_debug_module_writedata[20].DATAIN
cpu_data_master_writedata[21] => cpu_jtag_debug_module_writedata[21].DATAIN
cpu_data_master_writedata[22] => cpu_jtag_debug_module_writedata[22].DATAIN
cpu_data_master_writedata[23] => cpu_jtag_debug_module_writedata[23].DATAIN
cpu_data_master_writedata[24] => cpu_jtag_debug_module_writedata[24].DATAIN
cpu_data_master_writedata[25] => cpu_jtag_debug_module_writedata[25].DATAIN
cpu_data_master_writedata[26] => cpu_jtag_debug_module_writedata[26].DATAIN
cpu_data_master_writedata[27] => cpu_jtag_debug_module_writedata[27].DATAIN
cpu_data_master_writedata[28] => cpu_jtag_debug_module_writedata[28].DATAIN
cpu_data_master_writedata[29] => cpu_jtag_debug_module_writedata[29].DATAIN
cpu_data_master_writedata[30] => cpu_jtag_debug_module_writedata[30].DATAIN
cpu_data_master_writedata[31] => cpu_jtag_debug_module_writedata[31].DATAIN
cpu_instruction_master_address_to_slave[0] => ~NO_FANOUT~
cpu_instruction_master_address_to_slave[1] => ~NO_FANOUT~
cpu_instruction_master_address_to_slave[2] => A_WE_StdLogicVector~18.DATAA
cpu_instruction_master_address_to_slave[3] => A_WE_StdLogicVector~17.DATAA
cpu_instruction_master_address_to_slave[4] => A_WE_StdLogicVector~16.DATAA
cpu_instruction_master_address_to_slave[5] => A_WE_StdLogicVector~15.DATAA
cpu_instruction_master_address_to_slave[6] => A_WE_StdLogicVector~14.DATAA
cpu_instruction_master_address_to_slave[7] => A_WE_StdLogicVector~13.DATAA
cpu_instruction_master_address_to_slave[8] => A_WE_StdLogicVector~12.DATAA
cpu_instruction_master_address_to_slave[9] => A_WE_StdLogicVector~11.DATAA
cpu_instruction_master_address_to_slave[10] => A_WE_StdLogicVector~10.DATAA
cpu_instruction_master_address_to_slave[11] => Equal1.IN49
cpu_instruction_master_address_to_slave[12] => Equal1.IN48
cpu_instruction_master_address_to_slave[13] => Equal1.IN47
cpu_instruction_master_address_to_slave[14] => Equal1.IN46
cpu_instruction_master_address_to_slave[15] => Equal1.IN45
cpu_instruction_master_address_to_slave[16] => Equal1.IN44
cpu_instruction_master_address_to_slave[17] => Equal1.IN43
cpu_instruction_master_address_to_slave[18] => Equal1.IN42
cpu_instruction_master_address_to_slave[19] => Equal1.IN41
cpu_instruction_master_address_to_slave[20] => Equal1.IN40
cpu_instruction_master_address_to_slave[21] => Equal1.IN39
cpu_instruction_master_address_to_slave[22] => Equal1.IN38
cpu_instruction_master_address_to_slave[23] => Equal1.IN37
cpu_instruction_master_address_to_slave[24] => Equal1.IN36
cpu_instruction_master_read => cpu_jtag_debug_module_in_a_read_cycle~1.IN0
cpu_instruction_master_read => internal_cpu_instruction_master_requests_cpu_jtag_debug_module~1.IN0
cpu_instruction_master_read => internal_cpu_instruction_master_requests_cpu_jtag_debug_module~0.IN0
cpu_jtag_debug_module_readdata[0] => cpu_jtag_debug_module_readdata_from_sa[0].DATAIN
cpu_jtag_debug_module_readdata[1] => cpu_jtag_debug_module_readdata_from_sa[1].DATAIN
cpu_jtag_debug_module_readdata[2] => cpu_jtag_debug_module_readdata_from_sa[2].DATAIN
cpu_jtag_debug_module_readdata[3] => cpu_jtag_debug_module_readdata_from_sa[3].DATAIN
cpu_jtag_debug_module_readdata[4] => cpu_jtag_debug_module_readdata_from_sa[4].DATAIN
cpu_jtag_debug_module_readdata[5] => cpu_jtag_debug_module_readdata_from_sa[5].DATAIN
cpu_jtag_debug_module_readdata[6] => cpu_jtag_debug_module_readdata_from_sa[6].DATAIN
cpu_jtag_debug_module_readdata[7] => cpu_jtag_debug_module_readdata_from_sa[7].DATAIN
cpu_jtag_debug_module_readdata[8] => cpu_jtag_debug_module_readdata_from_sa[8].DATAIN
cpu_jtag_debug_module_readdata[9] => cpu_jtag_debug_module_readdata_from_sa[9].DATAIN
cpu_jtag_debug_module_readdata[10] => cpu_jtag_debug_module_readdata_from_sa[10].DATAIN
cpu_jtag_debug_module_readdata[11] => cpu_jtag_debug_module_readdata_from_sa[11].DATAIN
cpu_jtag_debug_module_readdata[12] => cpu_jtag_debug_module_readdata_from_sa[12].DATAIN
cpu_jtag_debug_module_readdata[13] => cpu_jtag_debug_module_readdata_from_sa[13].DATAIN
cpu_jtag_debug_module_readdata[14] => cpu_jtag_debug_module_readdata_from_sa[14].DATAIN
cpu_jtag_debug_module_readdata[15] => cpu_jtag_debug_module_readdata_from_sa[15].DATAIN
cpu_jtag_debug_module_readdata[16] => cpu_jtag_debug_module_readdata_from_sa[16].DATAIN
cpu_jtag_debug_module_readdata[17] => cpu_jtag_debug_module_readdata_from_sa[17].DATAIN
cpu_jtag_debug_module_readdata[18] => cpu_jtag_debug_module_readdata_from_sa[18].DATAIN
cpu_jtag_debug_module_readdata[19] => cpu_jtag_debug_module_readdata_from_sa[19].DATAIN
cpu_jtag_debug_module_readdata[20] => cpu_jtag_debug_module_readdata_from_sa[20].DATAIN
cpu_jtag_debug_module_readdata[21] => cpu_jtag_debug_module_readdata_from_sa[21].DATAIN
cpu_jtag_debug_module_readdata[22] => cpu_jtag_debug_module_readdata_from_sa[22].DATAIN
cpu_jtag_debug_module_readdata[23] => cpu_jtag_debug_module_readdata_from_sa[23].DATAIN
cpu_jtag_debug_module_readdata[24] => cpu_jtag_debug_module_readdata_from_sa[24].DATAIN
cpu_jtag_debug_module_readdata[25] => cpu_jtag_debug_module_readdata_from_sa[25].DATAIN
cpu_jtag_debug_module_readdata[26] => cpu_jtag_debug_module_readdata_from_sa[26].DATAIN
cpu_jtag_debug_module_readdata[27] => cpu_jtag_debug_module_readdata_from_sa[27].DATAIN
cpu_jtag_debug_module_readdata[28] => cpu_jtag_debug_module_readdata_from_sa[28].DATAIN
cpu_jtag_debug_module_readdata[29] => cpu_jtag_debug_module_readdata_from_sa[29].DATAIN
cpu_jtag_debug_module_readdata[30] => cpu_jtag_debug_module_readdata_from_sa[30].DATAIN
cpu_jtag_debug_module_readdata[31] => cpu_jtag_debug_module_readdata_from_sa[31].DATAIN
cpu_jtag_debug_module_resetrequest => cpu_jtag_debug_module_resetrequest_from_sa.DATAIN
reset_n => cpu_jtag_debug_module_reset_n.DATAIN
reset_n => cpu_jtag_debug_module_reg_firsttransfer.PRESET
reset_n => cpu_jtag_debug_module_arb_addend[0].PRESET
reset_n => cpu_jtag_debug_module_arb_addend[1].ACLR
reset_n => cpu_jtag_debug_module_saved_chosen_master_vector[0].ACLR
reset_n => cpu_jtag_debug_module_saved_chosen_master_vector[1].ACLR
reset_n => last_cycle_cpu_data_master_granted_slave_cpu_jtag_debug_module.ACLR
reset_n => last_cycle_cpu_instruction_master_granted_slave_cpu_jtag_debug_module.ACLR
reset_n => cpu_jtag_debug_module_slavearbiterlockenable.ACLR
reset_n => cpu_jtag_debug_module_arb_share_counter[0].ACLR
reset_n => cpu_jtag_debug_module_arb_share_counter[1].ACLR
reset_n => d1_reasons_to_wait.ACLR
reset_n => d1_cpu_jtag_debug_module_end_xfer~reg0.PRESET
reset_n => cpu_jtag_debug_module_reset.DATAIN
cpu_data_master_granted_cpu_jtag_debug_module <= cpu_jtag_debug_module_grant_vector~0.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_cpu_jtag_debug_module <= internal_cpu_data_master_qualified_request_cpu_jtag_debug_module~2.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_cpu_jtag_debug_module <= <GND>
cpu_data_master_requests_cpu_jtag_debug_module <= internal_cpu_data_master_requests_cpu_jtag_debug_module~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_granted_cpu_jtag_debug_module <= cpu_jtag_debug_module_grant_vector~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_qualified_request_cpu_jtag_debug_module <= internal_cpu_instruction_master_qualified_request_cpu_jtag_debug_module~0.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_read_data_valid_cpu_jtag_debug_module <= <GND>
cpu_instruction_master_requests_cpu_jtag_debug_module <= internal_cpu_instruction_master_requests_cpu_jtag_debug_module~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_address[0] <= A_WE_StdLogicVector~18.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_address[1] <= A_WE_StdLogicVector~17.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_address[2] <= A_WE_StdLogicVector~16.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_address[3] <= A_WE_StdLogicVector~15.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_address[4] <= A_WE_StdLogicVector~14.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_address[5] <= A_WE_StdLogicVector~13.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_address[6] <= A_WE_StdLogicVector~12.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_address[7] <= A_WE_StdLogicVector~11.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_address[8] <= A_WE_StdLogicVector~10.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_begintransfer <= cpu_jtag_debug_module_begins_xfer~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_byteenable[0] <= A_WE_StdLogicVector~22.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_byteenable[1] <= A_WE_StdLogicVector~21.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_byteenable[2] <= A_WE_StdLogicVector~20.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_byteenable[3] <= A_WE_StdLogicVector~19.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_chipselect <= cpu_jtag_debug_module_chipselect~0.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_debugaccess <= cpu_data_master_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[0] <= cpu_jtag_debug_module_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[1] <= cpu_jtag_debug_module_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[2] <= cpu_jtag_debug_module_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[3] <= cpu_jtag_debug_module_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[4] <= cpu_jtag_debug_module_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[5] <= cpu_jtag_debug_module_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[6] <= cpu_jtag_debug_module_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[7] <= cpu_jtag_debug_module_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[8] <= cpu_jtag_debug_module_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[9] <= cpu_jtag_debug_module_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[10] <= cpu_jtag_debug_module_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[11] <= cpu_jtag_debug_module_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[12] <= cpu_jtag_debug_module_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[13] <= cpu_jtag_debug_module_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[14] <= cpu_jtag_debug_module_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[15] <= cpu_jtag_debug_module_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[16] <= cpu_jtag_debug_module_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[17] <= cpu_jtag_debug_module_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[18] <= cpu_jtag_debug_module_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[19] <= cpu_jtag_debug_module_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[20] <= cpu_jtag_debug_module_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[21] <= cpu_jtag_debug_module_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[22] <= cpu_jtag_debug_module_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[23] <= cpu_jtag_debug_module_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[24] <= cpu_jtag_debug_module_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[25] <= cpu_jtag_debug_module_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[26] <= cpu_jtag_debug_module_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[27] <= cpu_jtag_debug_module_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[28] <= cpu_jtag_debug_module_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[29] <= cpu_jtag_debug_module_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[30] <= cpu_jtag_debug_module_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[31] <= cpu_jtag_debug_module_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_reset <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_resetrequest_from_sa <= cpu_jtag_debug_module_resetrequest.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_write <= cpu_jtag_debug_module_write~0.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[0] <= cpu_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[1] <= cpu_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[2] <= cpu_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[3] <= cpu_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[4] <= cpu_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[5] <= cpu_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[6] <= cpu_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[7] <= cpu_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[8] <= cpu_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[9] <= cpu_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[10] <= cpu_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[11] <= cpu_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[12] <= cpu_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[13] <= cpu_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[14] <= cpu_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[15] <= cpu_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[16] <= cpu_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[17] <= cpu_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[18] <= cpu_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[19] <= cpu_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[20] <= cpu_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[21] <= cpu_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[22] <= cpu_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[23] <= cpu_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[24] <= cpu_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[25] <= cpu_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[26] <= cpu_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[27] <= cpu_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[28] <= cpu_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[29] <= cpu_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[30] <= cpu_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[31] <= cpu_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
d1_cpu_jtag_debug_module_end_xfer <= d1_cpu_jtag_debug_module_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ifv|nios:NIOS|cpu_data_master_arbitrator:the_cpu_data_master
clk => internal_cpu_data_master_waitrequest.CLK
clk => registered_cpu_data_master_readdata[31].CLK
clk => registered_cpu_data_master_readdata[30].CLK
clk => registered_cpu_data_master_readdata[29].CLK
clk => registered_cpu_data_master_readdata[28].CLK
clk => registered_cpu_data_master_readdata[27].CLK
clk => registered_cpu_data_master_readdata[26].CLK
clk => registered_cpu_data_master_readdata[25].CLK
clk => registered_cpu_data_master_readdata[24].CLK
clk => registered_cpu_data_master_readdata[23].CLK
clk => registered_cpu_data_master_readdata[22].CLK
clk => registered_cpu_data_master_readdata[21].CLK
clk => registered_cpu_data_master_readdata[20].CLK
clk => registered_cpu_data_master_readdata[19].CLK
clk => registered_cpu_data_master_readdata[18].CLK
clk => registered_cpu_data_master_readdata[17].CLK
clk => registered_cpu_data_master_readdata[16].CLK
clk => registered_cpu_data_master_readdata[15].CLK
clk => registered_cpu_data_master_readdata[14].CLK
clk => registered_cpu_data_master_readdata[13].CLK
clk => registered_cpu_data_master_readdata[12].CLK
clk => registered_cpu_data_master_readdata[11].CLK
clk => registered_cpu_data_master_readdata[10].CLK
clk => registered_cpu_data_master_readdata[9].CLK
clk => registered_cpu_data_master_readdata[8].CLK
clk => registered_cpu_data_master_readdata[7].CLK
clk => registered_cpu_data_master_readdata[6].CLK
clk => registered_cpu_data_master_readdata[5].CLK
clk => registered_cpu_data_master_readdata[4].CLK
clk => registered_cpu_data_master_readdata[3].CLK
clk => registered_cpu_data_master_readdata[2].CLK
clk => registered_cpu_data_master_readdata[1].CLK
clk => registered_cpu_data_master_readdata[0].CLK
clk => internal_cpu_data_master_no_byte_enables_and_last_term.CLK
clk => dbs_16_reg_segment_0[15].CLK
clk => dbs_16_reg_segment_0[14].CLK
clk => dbs_16_reg_segment_0[13].CLK
clk => dbs_16_reg_segment_0[12].CLK
clk => dbs_16_reg_segment_0[11].CLK
clk => dbs_16_reg_segment_0[10].CLK
clk => dbs_16_reg_segment_0[9].CLK
clk => dbs_16_reg_segment_0[8].CLK
clk => dbs_16_reg_segment_0[7].CLK
clk => dbs_16_reg_segment_0[6].CLK
clk => dbs_16_reg_segment_0[5].CLK
clk => dbs_16_reg_segment_0[4].CLK
clk => dbs_16_reg_segment_0[3].CLK
clk => dbs_16_reg_segment_0[2].CLK
clk => dbs_16_reg_segment_0[1].CLK
clk => dbs_16_reg_segment_0[0].CLK
clk => internal_cpu_data_master_dbs_address[1].CLK
clk => internal_cpu_data_master_dbs_address[0].CLK
cpu_data_master_address[0] => cpu_data_master_address_to_slave[0].DATAIN
cpu_data_master_address[1] => cpu_data_master_address_to_slave[1].DATAIN
cpu_data_master_address[2] => cpu_data_master_address_to_slave[2].DATAIN
cpu_data_master_address[3] => cpu_data_master_address_to_slave[3].DATAIN
cpu_data_master_address[4] => cpu_data_master_address_to_slave[4].DATAIN
cpu_data_master_address[5] => cpu_data_master_address_to_slave[5].DATAIN
cpu_data_master_address[6] => cpu_data_master_address_to_slave[6].DATAIN
cpu_data_master_address[7] => cpu_data_master_address_to_slave[7].DATAIN
cpu_data_master_address[8] => cpu_data_master_address_to_slave[8].DATAIN
cpu_data_master_address[9] => cpu_data_master_address_to_slave[9].DATAIN
cpu_data_master_address[10] => cpu_data_master_address_to_slave[10].DATAIN
cpu_data_master_address[11] => cpu_data_master_address_to_slave[11].DATAIN
cpu_data_master_address[12] => cpu_data_master_address_to_slave[12].DATAIN
cpu_data_master_address[13] => cpu_data_master_address_to_slave[13].DATAIN
cpu_data_master_address[14] => cpu_data_master_address_to_slave[14].DATAIN
cpu_data_master_address[15] => cpu_data_master_address_to_slave[15].DATAIN
cpu_data_master_address[16] => cpu_data_master_address_to_slave[16].DATAIN
cpu_data_master_address[17] => cpu_data_master_address_to_slave[17].DATAIN
cpu_data_master_address[18] => cpu_data_master_address_to_slave[18].DATAIN
cpu_data_master_address[19] => cpu_data_master_address_to_slave[19].DATAIN
cpu_data_master_address[20] => cpu_data_master_address_to_slave[20].DATAIN
cpu_data_master_address[21] => cpu_data_master_address_to_slave[21].DATAIN
cpu_data_master_address[22] => cpu_data_master_address_to_slave[22].DATAIN
cpu_data_master_address[23] => cpu_data_master_address_to_slave[23].DATAIN
cpu_data_master_address[24] => cpu_data_master_address_to_slave[24].DATAIN
cpu_data_master_byteenable_sdram_s1[0] => WideOr0.IN1
cpu_data_master_byteenable_sdram_s1[1] => WideOr0.IN0
cpu_data_master_debugaccess => ~NO_FANOUT~
cpu_data_master_granted_cpu_jtag_debug_module => r_0~1.IN1
cpu_data_master_granted_fbus_avalon_slave_0 => ~NO_FANOUT~
cpu_data_master_granted_jtag_uart_avalon_jtag_slave => ~NO_FANOUT~
cpu_data_master_granted_sdram_s1 => pre_dbs_count_enable~4.IN1
cpu_data_master_granted_sdram_s1 => r_0~32.IN1
cpu_data_master_qualified_request_cpu_jtag_debug_module => r_0~0.IN1
cpu_data_master_qualified_request_cpu_jtag_debug_module => r_0~6.IN1
cpu_data_master_qualified_request_cpu_jtag_debug_module => r_0~3.IN1
cpu_data_master_qualified_request_cpu_jtag_debug_module => r_0~1.IN0
cpu_data_master_qualified_request_fbus_avalon_slave_0 => r_0~9.IN1
cpu_data_master_qualified_request_fbus_avalon_slave_0 => r_0~14.IN1
cpu_data_master_qualified_request_fbus_avalon_slave_0 => r_0~11.IN1
cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave => r_0~17.IN0
cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave => r_0~20.IN0
cpu_data_master_qualified_request_sdram_s1 => r_0~26.IN1
cpu_data_master_qualified_request_sdram_s1 => r_0~38.IN1
cpu_data_master_qualified_request_sdram_s1 => r_0~34.IN1
cpu_data_master_qualified_request_sdram_s1 => r_0~32.IN0
cpu_data_master_read => r_0~12.IN0
cpu_data_master_read => r_0~4.IN0
cpu_data_master_read => r_0~35.IN0
cpu_data_master_read => r_0~19.IN0
cpu_data_master_read => r_0~34.IN0
cpu_data_master_read => r_0~11.IN0
cpu_data_master_read => r_0~3.IN0
cpu_data_master_read_data_valid_cpu_jtag_debug_module => ~NO_FANOUT~
cpu_data_master_read_data_valid_fbus_avalon_slave_0 => ~NO_FANOUT~
cpu_data_master_read_data_valid_jtag_uart_avalon_jtag_slave => ~NO_FANOUT~
cpu_data_master_read_data_valid_sdram_s1 => pre_dbs_count_enable~3.IN0
cpu_data_master_read_data_valid_sdram_s1 => r_0~25.IN1
cpu_data_master_read_data_valid_sdram_s1_shift_register => ~NO_FANOUT~
cpu_data_master_requests_cpu_jtag_debug_module => r_0~0.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~31.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~30.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~29.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~28.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~27.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~26.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~25.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~24.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~23.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~22.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~21.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~20.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~19.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~18.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~17.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~16.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~15.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~14.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~13.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~12.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~11.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~10.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~9.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~8.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~7.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~6.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~5.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~4.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~3.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~2.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~1.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~0.IN0
cpu_data_master_requests_fbus_avalon_slave_0 => r_0~9.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata~0.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata~1.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata~2.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata~3.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata~4.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata~5.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata~6.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata~7.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata~8.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata~9.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata~10.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata~11.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata~12.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata~13.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata~14.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata~15.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata~16.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata~17.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata~18.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata~19.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata~20.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata~21.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata~22.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata~23.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata~24.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata~25.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata~26.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata~27.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata~28.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata~29.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata~30.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata~31.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => r_0~17.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~63.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~62.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~61.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~60.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~59.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~58.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~57.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~56.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~55.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~54.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~53.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~52.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~51.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~50.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~49.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~48.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~47.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~46.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~45.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~44.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~43.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~42.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~41.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~40.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~39.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~38.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~37.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~36.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~35.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~34.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~33.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~32.IN1
cpu_data_master_requests_sdram_s1 => dbs_count_enable~0.IN1
cpu_data_master_requests_sdram_s1 => pre_dbs_count_enable~0.IN1
cpu_data_master_requests_sdram_s1 => p1_registered_cpu_data_master_readdata~32.IN1
cpu_data_master_requests_sdram_s1 => p1_registered_cpu_data_master_readdata~33.IN1
cpu_data_master_requests_sdram_s1 => p1_registered_cpu_data_master_readdata~34.IN1
cpu_data_master_requests_sdram_s1 => p1_registered_cpu_data_master_readdata~35.IN1
cpu_data_master_requests_sdram_s1 => p1_registered_cpu_data_master_readdata~36.IN1
cpu_data_master_requests_sdram_s1 => p1_registered_cpu_data_master_readdata~37.IN1
cpu_data_master_requests_sdram_s1 => p1_registered_cpu_data_master_readdata~38.IN1
cpu_data_master_requests_sdram_s1 => p1_registered_cpu_data_master_readdata~39.IN1
cpu_data_master_requests_sdram_s1 => p1_registered_cpu_data_master_readdata~40.IN1
cpu_data_master_requests_sdram_s1 => p1_registered_cpu_data_master_readdata~41.IN1
cpu_data_master_requests_sdram_s1 => p1_registered_cpu_data_master_readdata~42.IN1
cpu_data_master_requests_sdram_s1 => p1_registered_cpu_data_master_readdata~43.IN1
cpu_data_master_requests_sdram_s1 => p1_registered_cpu_data_master_readdata~44.IN1
cpu_data_master_requests_sdram_s1 => p1_registered_cpu_data_master_readdata~45.IN1
cpu_data_master_requests_sdram_s1 => p1_registered_cpu_data_master_readdata~46.IN1
cpu_data_master_requests_sdram_s1 => p1_registered_cpu_data_master_readdata~47.IN1
cpu_data_master_requests_sdram_s1 => p1_registered_cpu_data_master_readdata~48.IN0
cpu_data_master_requests_sdram_s1 => p1_registered_cpu_data_master_readdata~49.IN0
cpu_data_master_requests_sdram_s1 => p1_registered_cpu_data_master_readdata~50.IN0
cpu_data_master_requests_sdram_s1 => p1_registered_cpu_data_master_readdata~51.IN0
cpu_data_master_requests_sdram_s1 => p1_registered_cpu_data_master_readdata~52.IN0
cpu_data_master_requests_sdram_s1 => p1_registered_cpu_data_master_readdata~53.IN0
cpu_data_master_requests_sdram_s1 => p1_registered_cpu_data_master_readdata~54.IN0
cpu_data_master_requests_sdram_s1 => p1_registered_cpu_data_master_readdata~55.IN0
cpu_data_master_requests_sdram_s1 => p1_registered_cpu_data_master_readdata~56.IN0
cpu_data_master_requests_sdram_s1 => p1_registered_cpu_data_master_readdata~57.IN0
cpu_data_master_requests_sdram_s1 => p1_registered_cpu_data_master_readdata~58.IN0
cpu_data_master_requests_sdram_s1 => p1_registered_cpu_data_master_readdata~59.IN0
cpu_data_master_requests_sdram_s1 => p1_registered_cpu_data_master_readdata~60.IN0
cpu_data_master_requests_sdram_s1 => p1_registered_cpu_data_master_readdata~61.IN0
cpu_data_master_requests_sdram_s1 => p1_registered_cpu_data_master_readdata~62.IN0
cpu_data_master_requests_sdram_s1 => p1_registered_cpu_data_master_readdata~63.IN0
cpu_data_master_requests_sdram_s1 => r_0~30.IN1
cpu_data_master_requests_sdram_s1 => cpu_data_master_readdata~127.IN1
cpu_data_master_requests_sdram_s1 => cpu_data_master_readdata~126.IN1
cpu_data_master_requests_sdram_s1 => cpu_data_master_readdata~125.IN1
cpu_data_master_requests_sdram_s1 => cpu_data_master_readdata~124.IN1
cpu_data_master_requests_sdram_s1 => cpu_data_master_readdata~123.IN1
cpu_data_master_requests_sdram_s1 => cpu_data_master_readdata~122.IN1
cpu_data_master_requests_sdram_s1 => cpu_data_master_readdata~121.IN1
cpu_data_master_requests_sdram_s1 => cpu_data_master_readdata~120.IN1
cpu_data_master_requests_sdram_s1 => cpu_data_master_readdata~119.IN1
cpu_data_master_requests_sdram_s1 => cpu_data_master_readdata~118.IN1
cpu_data_master_requests_sdram_s1 => cpu_data_master_readdata~117.IN1
cpu_data_master_requests_sdram_s1 => cpu_data_master_readdata~116.IN1
cpu_data_master_requests_sdram_s1 => cpu_data_master_readdata~115.IN1
cpu_data_master_requests_sdram_s1 => cpu_data_master_readdata~114.IN1
cpu_data_master_requests_sdram_s1 => cpu_data_master_readdata~113.IN1
cpu_data_master_requests_sdram_s1 => cpu_data_master_readdata~112.IN1
cpu_data_master_requests_sdram_s1 => cpu_data_master_readdata~111.IN1
cpu_data_master_requests_sdram_s1 => cpu_data_master_readdata~110.IN1
cpu_data_master_requests_sdram_s1 => cpu_data_master_readdata~109.IN1
cpu_data_master_requests_sdram_s1 => cpu_data_master_readdata~108.IN1
cpu_data_master_requests_sdram_s1 => cpu_data_master_readdata~107.IN1
cpu_data_master_requests_sdram_s1 => cpu_data_master_readdata~106.IN1
cpu_data_master_requests_sdram_s1 => cpu_data_master_readdata~105.IN1
cpu_data_master_requests_sdram_s1 => cpu_data_master_readdata~104.IN1
cpu_data_master_requests_sdram_s1 => cpu_data_master_readdata~103.IN1
cpu_data_master_requests_sdram_s1 => cpu_data_master_readdata~102.IN1
cpu_data_master_requests_sdram_s1 => cpu_data_master_readdata~101.IN1
cpu_data_master_requests_sdram_s1 => cpu_data_master_readdata~100.IN1
cpu_data_master_requests_sdram_s1 => cpu_data_master_readdata~99.IN1
cpu_data_master_requests_sdram_s1 => cpu_data_master_readdata~98.IN1
cpu_data_master_requests_sdram_s1 => cpu_data_master_readdata~97.IN1
cpu_data_master_requests_sdram_s1 => cpu_data_master_readdata~96.IN1
cpu_data_master_requests_sdram_s1 => Add0.IN2
cpu_data_master_write => r_0~40.IN0
cpu_data_master_write => r_0~15.IN0
cpu_data_master_write => r_0~7.IN0
cpu_data_master_write => pre_dbs_count_enable~4.IN0
cpu_data_master_write => pre_dbs_count_enable~1.IN0
cpu_data_master_write => last_dbs_term_and_run~0.IN0
cpu_data_master_write => r_0~27.IN0
cpu_data_master_write => r_0~19.IN1
cpu_data_master_write => r_0~38.IN0
cpu_data_master_write => r_0~14.IN0
cpu_data_master_write => r_0~6.IN0
cpu_data_master_writedata[0] => A_WE_StdLogicVector~16.DATAA
cpu_data_master_writedata[1] => A_WE_StdLogicVector~15.DATAA
cpu_data_master_writedata[2] => A_WE_StdLogicVector~14.DATAA
cpu_data_master_writedata[3] => A_WE_StdLogicVector~13.DATAA
cpu_data_master_writedata[4] => A_WE_StdLogicVector~12.DATAA
cpu_data_master_writedata[5] => A_WE_StdLogicVector~11.DATAA
cpu_data_master_writedata[6] => A_WE_StdLogicVector~10.DATAA
cpu_data_master_writedata[7] => A_WE_StdLogicVector~9.DATAA
cpu_data_master_writedata[8] => A_WE_StdLogicVector~8.DATAA
cpu_data_master_writedata[9] => A_WE_StdLogicVector~7.DATAA
cpu_data_master_writedata[10] => A_WE_StdLogicVector~6.DATAA
cpu_data_master_writedata[11] => A_WE_StdLogicVector~5.DATAA
cpu_data_master_writedata[12] => A_WE_StdLogicVector~4.DATAA
cpu_data_master_writedata[13] => A_WE_StdLogicVector~3.DATAA
cpu_data_master_writedata[14] => A_WE_StdLogicVector~2.DATAA
cpu_data_master_writedata[15] => A_WE_StdLogicVector~1.DATAA
cpu_data_master_writedata[16] => A_WE_StdLogicVector~16.DATAB
cpu_data_master_writedata[17] => A_WE_StdLogicVector~15.DATAB
cpu_data_master_writedata[18] => A_WE_StdLogicVector~14.DATAB
cpu_data_master_writedata[19] => A_WE_StdLogicVector~13.DATAB
cpu_data_master_writedata[20] => A_WE_StdLogicVector~12.DATAB
cpu_data_master_writedata[21] => A_WE_StdLogicVector~11.DATAB
cpu_data_master_writedata[22] => A_WE_StdLogicVector~10.DATAB
cpu_data_master_writedata[23] => A_WE_StdLogicVector~9.DATAB
cpu_data_master_writedata[24] => A_WE_StdLogicVector~8.DATAB
cpu_data_master_writedata[25] => A_WE_StdLogicVector~7.DATAB
cpu_data_master_writedata[26] => A_WE_StdLogicVector~6.DATAB
cpu_data_master_writedata[27] => A_WE_StdLogicVector~5.DATAB
cpu_data_master_writedata[28] => A_WE_StdLogicVector~4.DATAB
cpu_data_master_writedata[29] => A_WE_StdLogicVector~3.DATAB
cpu_data_master_writedata[30] => A_WE_StdLogicVector~2.DATAB
cpu_data_master_writedata[31] => A_WE_StdLogicVector~1.DATAB
cpu_jtag_debug_module_readdata_from_sa[0] => cpu_data_master_readdata~0.IN1
cpu_jtag_debug_module_readdata_from_sa[1] => cpu_data_master_readdata~1.IN1
cpu_jtag_debug_module_readdata_from_sa[2] => cpu_data_master_readdata~2.IN1
cpu_jtag_debug_module_readdata_from_sa[3] => cpu_data_master_readdata~3.IN1
cpu_jtag_debug_module_readdata_from_sa[4] => cpu_data_master_readdata~4.IN1
cpu_jtag_debug_module_readdata_from_sa[5] => cpu_data_master_readdata~5.IN1
cpu_jtag_debug_module_readdata_from_sa[6] => cpu_data_master_readdata~6.IN1
cpu_jtag_debug_module_readdata_from_sa[7] => cpu_data_master_readdata~7.IN1
cpu_jtag_debug_module_readdata_from_sa[8] => cpu_data_master_readdata~8.IN1
cpu_jtag_debug_module_readdata_from_sa[9] => cpu_data_master_readdata~9.IN1
cpu_jtag_debug_module_readdata_from_sa[10] => cpu_data_master_readdata~10.IN1
cpu_jtag_debug_module_readdata_from_sa[11] => cpu_data_master_readdata~11.IN1
cpu_jtag_debug_module_readdata_from_sa[12] => cpu_data_master_readdata~12.IN1
cpu_jtag_debug_module_readdata_from_sa[13] => cpu_data_master_readdata~13.IN1
cpu_jtag_debug_module_readdata_from_sa[14] => cpu_data_master_readdata~14.IN1
cpu_jtag_debug_module_readdata_from_sa[15] => cpu_data_master_readdata~15.IN1
cpu_jtag_debug_module_readdata_from_sa[16] => cpu_data_master_readdata~16.IN1
cpu_jtag_debug_module_readdata_from_sa[17] => cpu_data_master_readdata~17.IN1
cpu_jtag_debug_module_readdata_from_sa[18] => cpu_data_master_readdata~18.IN1
cpu_jtag_debug_module_readdata_from_sa[19] => cpu_data_master_readdata~19.IN1
cpu_jtag_debug_module_readdata_from_sa[20] => cpu_data_master_readdata~20.IN1
cpu_jtag_debug_module_readdata_from_sa[21] => cpu_data_master_readdata~21.IN1
cpu_jtag_debug_module_readdata_from_sa[22] => cpu_data_master_readdata~22.IN1
cpu_jtag_debug_module_readdata_from_sa[23] => cpu_data_master_readdata~23.IN1
cpu_jtag_debug_module_readdata_from_sa[24] => cpu_data_master_readdata~24.IN1
cpu_jtag_debug_module_readdata_from_sa[25] => cpu_data_master_readdata~25.IN1
cpu_jtag_debug_module_readdata_from_sa[26] => cpu_data_master_readdata~26.IN1
cpu_jtag_debug_module_readdata_from_sa[27] => cpu_data_master_readdata~27.IN1
cpu_jtag_debug_module_readdata_from_sa[28] => cpu_data_master_readdata~28.IN1
cpu_jtag_debug_module_readdata_from_sa[29] => cpu_data_master_readdata~29.IN1
cpu_jtag_debug_module_readdata_from_sa[30] => cpu_data_master_readdata~30.IN1
cpu_jtag_debug_module_readdata_from_sa[31] => cpu_data_master_readdata~31.IN1
d1_cpu_jtag_debug_module_end_xfer => ~NO_FANOUT~
d1_fbus_avalon_slave_0_end_xfer => ~NO_FANOUT~
d1_jtag_uart_avalon_jtag_slave_end_xfer => ~NO_FANOUT~
d1_sdram_s1_end_xfer => ~NO_FANOUT~
jtag_uart_avalon_jtag_slave_irq_from_sa => cpu_data_master_irq[0].DATAIN
jtag_uart_avalon_jtag_slave_readdata_from_sa[0] => p1_registered_cpu_data_master_readdata~0.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[1] => p1_registered_cpu_data_master_readdata~1.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[2] => p1_registered_cpu_data_master_readdata~2.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[3] => p1_registered_cpu_data_master_readdata~3.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[4] => p1_registered_cpu_data_master_readdata~4.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[5] => p1_registered_cpu_data_master_readdata~5.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[6] => p1_registered_cpu_data_master_readdata~6.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[7] => p1_registered_cpu_data_master_readdata~7.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[8] => p1_registered_cpu_data_master_readdata~8.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[9] => p1_registered_cpu_data_master_readdata~9.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[10] => p1_registered_cpu_data_master_readdata~10.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[11] => p1_registered_cpu_data_master_readdata~11.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[12] => p1_registered_cpu_data_master_readdata~12.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[13] => p1_registered_cpu_data_master_readdata~13.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[14] => p1_registered_cpu_data_master_readdata~14.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[15] => p1_registered_cpu_data_master_readdata~15.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[16] => p1_registered_cpu_data_master_readdata~16.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[17] => p1_registered_cpu_data_master_readdata~17.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[18] => p1_registered_cpu_data_master_readdata~18.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[19] => p1_registered_cpu_data_master_readdata~19.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[20] => p1_registered_cpu_data_master_readdata~20.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[21] => p1_registered_cpu_data_master_readdata~21.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[22] => p1_registered_cpu_data_master_readdata~22.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[23] => p1_registered_cpu_data_master_readdata~23.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[24] => p1_registered_cpu_data_master_readdata~24.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[25] => p1_registered_cpu_data_master_readdata~25.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[26] => p1_registered_cpu_data_master_readdata~26.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[27] => p1_registered_cpu_data_master_readdata~27.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[28] => p1_registered_cpu_data_master_readdata~28.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[29] => p1_registered_cpu_data_master_readdata~29.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[30] => p1_registered_cpu_data_master_readdata~30.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[31] => p1_registered_cpu_data_master_readdata~31.IN1
jtag_uart_avalon_jtag_slave_waitrequest_from_sa => r_0~21.IN1
reset_n => dbs_16_reg_segment_0[0].ACLR
reset_n => dbs_16_reg_segment_0[1].ACLR
reset_n => dbs_16_reg_segment_0[2].ACLR
reset_n => dbs_16_reg_segment_0[3].ACLR
reset_n => dbs_16_reg_segment_0[4].ACLR
reset_n => dbs_16_reg_segment_0[5].ACLR
reset_n => dbs_16_reg_segment_0[6].ACLR
reset_n => dbs_16_reg_segment_0[7].ACLR
reset_n => dbs_16_reg_segment_0[8].ACLR
reset_n => dbs_16_reg_segment_0[9].ACLR
reset_n => dbs_16_reg_segment_0[10].ACLR
reset_n => dbs_16_reg_segment_0[11].ACLR
reset_n => dbs_16_reg_segment_0[12].ACLR
reset_n => dbs_16_reg_segment_0[13].ACLR
reset_n => dbs_16_reg_segment_0[14].ACLR
reset_n => dbs_16_reg_segment_0[15].ACLR
reset_n => internal_cpu_data_master_dbs_address[0].ACLR
reset_n => internal_cpu_data_master_dbs_address[1].ACLR
reset_n => internal_cpu_data_master_no_byte_enables_and_last_term.ACLR
reset_n => internal_cpu_data_master_waitrequest.PRESET
reset_n => registered_cpu_data_master_readdata[31].ACLR
reset_n => registered_cpu_data_master_readdata[30].ACLR
reset_n => registered_cpu_data_master_readdata[29].ACLR
reset_n => registered_cpu_data_master_readdata[28].ACLR
reset_n => registered_cpu_data_master_readdata[27].ACLR
reset_n => registered_cpu_data_master_readdata[26].ACLR
reset_n => registered_cpu_data_master_readdata[25].ACLR
reset_n => registered_cpu_data_master_readdata[24].ACLR
reset_n => registered_cpu_data_master_readdata[23].ACLR
reset_n => registered_cpu_data_master_readdata[22].ACLR
reset_n => registered_cpu_data_master_readdata[21].ACLR
reset_n => registered_cpu_data_master_readdata[20].ACLR
reset_n => registered_cpu_data_master_readdata[19].ACLR
reset_n => registered_cpu_data_master_readdata[18].ACLR
reset_n => registered_cpu_data_master_readdata[17].ACLR
reset_n => registered_cpu_data_master_readdata[16].ACLR
reset_n => registered_cpu_data_master_readdata[15].ACLR
reset_n => registered_cpu_data_master_readdata[14].ACLR
reset_n => registered_cpu_data_master_readdata[13].ACLR
reset_n => registered_cpu_data_master_readdata[12].ACLR
reset_n => registered_cpu_data_master_readdata[11].ACLR
reset_n => registered_cpu_data_master_readdata[10].ACLR
reset_n => registered_cpu_data_master_readdata[9].ACLR
reset_n => registered_cpu_data_master_readdata[8].ACLR
reset_n => registered_cpu_data_master_readdata[7].ACLR
reset_n => registered_cpu_data_master_readdata[6].ACLR
reset_n => registered_cpu_data_master_readdata[5].ACLR
reset_n => registered_cpu_data_master_readdata[4].ACLR
reset_n => registered_cpu_data_master_readdata[3].ACLR
reset_n => registered_cpu_data_master_readdata[2].ACLR
reset_n => registered_cpu_data_master_readdata[1].ACLR
reset_n => registered_cpu_data_master_readdata[0].ACLR
sdram_s1_readdata_from_sa[0] => p1_registered_cpu_data_master_readdata~48.IN1
sdram_s1_readdata_from_sa[0] => dbs_16_reg_segment_0[0].DATAIN
sdram_s1_readdata_from_sa[1] => p1_registered_cpu_data_master_readdata~49.IN1
sdram_s1_readdata_from_sa[1] => dbs_16_reg_segment_0[1].DATAIN
sdram_s1_readdata_from_sa[2] => p1_registered_cpu_data_master_readdata~50.IN1
sdram_s1_readdata_from_sa[2] => dbs_16_reg_segment_0[2].DATAIN
sdram_s1_readdata_from_sa[3] => p1_registered_cpu_data_master_readdata~51.IN1
sdram_s1_readdata_from_sa[3] => dbs_16_reg_segment_0[3].DATAIN
sdram_s1_readdata_from_sa[4] => p1_registered_cpu_data_master_readdata~52.IN1
sdram_s1_readdata_from_sa[4] => dbs_16_reg_segment_0[4].DATAIN
sdram_s1_readdata_from_sa[5] => p1_registered_cpu_data_master_readdata~53.IN1
sdram_s1_readdata_from_sa[5] => dbs_16_reg_segment_0[5].DATAIN
sdram_s1_readdata_from_sa[6] => p1_registered_cpu_data_master_readdata~54.IN1
sdram_s1_readdata_from_sa[6] => dbs_16_reg_segment_0[6].DATAIN
sdram_s1_readdata_from_sa[7] => p1_registered_cpu_data_master_readdata~55.IN1
sdram_s1_readdata_from_sa[7] => dbs_16_reg_segment_0[7].DATAIN
sdram_s1_readdata_from_sa[8] => p1_registered_cpu_data_master_readdata~56.IN1
sdram_s1_readdata_from_sa[8] => dbs_16_reg_segment_0[8].DATAIN
sdram_s1_readdata_from_sa[9] => p1_registered_cpu_data_master_readdata~57.IN1
sdram_s1_readdata_from_sa[9] => dbs_16_reg_segment_0[9].DATAIN
sdram_s1_readdata_from_sa[10] => p1_registered_cpu_data_master_readdata~58.IN1
sdram_s1_readdata_from_sa[10] => dbs_16_reg_segment_0[10].DATAIN
sdram_s1_readdata_from_sa[11] => p1_registered_cpu_data_master_readdata~59.IN1
sdram_s1_readdata_from_sa[11] => dbs_16_reg_segment_0[11].DATAIN
sdram_s1_readdata_from_sa[12] => p1_registered_cpu_data_master_readdata~60.IN1
sdram_s1_readdata_from_sa[12] => dbs_16_reg_segment_0[12].DATAIN
sdram_s1_readdata_from_sa[13] => p1_registered_cpu_data_master_readdata~61.IN1
sdram_s1_readdata_from_sa[13] => dbs_16_reg_segment_0[13].DATAIN
sdram_s1_readdata_from_sa[14] => p1_registered_cpu_data_master_readdata~62.IN1
sdram_s1_readdata_from_sa[14] => dbs_16_reg_segment_0[14].DATAIN
sdram_s1_readdata_from_sa[15] => p1_registered_cpu_data_master_readdata~63.IN1
sdram_s1_readdata_from_sa[15] => dbs_16_reg_segment_0[15].DATAIN
sdram_s1_waitrequest_from_sa => r_0~39.IN1
sdram_s1_waitrequest_from_sa => pre_dbs_count_enable~5.IN0
cpu_data_master_address_to_slave[0] <= cpu_data_master_address[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[1] <= cpu_data_master_address[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[2] <= cpu_data_master_address[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[3] <= cpu_data_master_address[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[4] <= cpu_data_master_address[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[5] <= cpu_data_master_address[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[6] <= cpu_data_master_address[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[7] <= cpu_data_master_address[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[8] <= cpu_data_master_address[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[9] <= cpu_data_master_address[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[10] <= cpu_data_master_address[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[11] <= cpu_data_master_address[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[12] <= cpu_data_master_address[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[13] <= cpu_data_master_address[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[14] <= cpu_data_master_address[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[15] <= cpu_data_master_address[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[16] <= cpu_data_master_address[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[17] <= cpu_data_master_address[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[18] <= cpu_data_master_address[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[19] <= cpu_data_master_address[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[20] <= cpu_data_master_address[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[21] <= cpu_data_master_address[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[22] <= cpu_data_master_address[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[23] <= cpu_data_master_address[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[24] <= cpu_data_master_address[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_dbs_address[0] <= internal_cpu_data_master_dbs_address[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_dbs_address[1] <= internal_cpu_data_master_dbs_address[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_dbs_write_16[0] <= A_WE_StdLogicVector~16.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_dbs_write_16[1] <= A_WE_StdLogicVector~15.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_dbs_write_16[2] <= A_WE_StdLogicVector~14.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_dbs_write_16[3] <= A_WE_StdLogicVector~13.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_dbs_write_16[4] <= A_WE_StdLogicVector~12.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_dbs_write_16[5] <= A_WE_StdLogicVector~11.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_dbs_write_16[6] <= A_WE_StdLogicVector~10.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_dbs_write_16[7] <= A_WE_StdLogicVector~9.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_dbs_write_16[8] <= A_WE_StdLogicVector~8.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_dbs_write_16[9] <= A_WE_StdLogicVector~7.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_dbs_write_16[10] <= A_WE_StdLogicVector~6.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_dbs_write_16[11] <= A_WE_StdLogicVector~5.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_dbs_write_16[12] <= A_WE_StdLogicVector~4.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_dbs_write_16[13] <= A_WE_StdLogicVector~3.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_dbs_write_16[14] <= A_WE_StdLogicVector~2.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_dbs_write_16[15] <= A_WE_StdLogicVector~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_irq[0] <= jtag_uart_avalon_jtag_slave_irq_from_sa.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_irq[1] <= <GND>
cpu_data_master_irq[2] <= <GND>
cpu_data_master_irq[3] <= <GND>
cpu_data_master_irq[4] <= <GND>
cpu_data_master_irq[5] <= <GND>
cpu_data_master_irq[6] <= <GND>
cpu_data_master_irq[7] <= <GND>
cpu_data_master_irq[8] <= <GND>
cpu_data_master_irq[9] <= <GND>
cpu_data_master_irq[10] <= <GND>
cpu_data_master_irq[11] <= <GND>
cpu_data_master_irq[12] <= <GND>
cpu_data_master_irq[13] <= <GND>
cpu_data_master_irq[14] <= <GND>
cpu_data_master_irq[15] <= <GND>
cpu_data_master_irq[16] <= <GND>
cpu_data_master_irq[17] <= <GND>
cpu_data_master_irq[18] <= <GND>
cpu_data_master_irq[19] <= <GND>
cpu_data_master_irq[20] <= <GND>
cpu_data_master_irq[21] <= <GND>
cpu_data_master_irq[22] <= <GND>
cpu_data_master_irq[23] <= <GND>
cpu_data_master_irq[24] <= <GND>
cpu_data_master_irq[25] <= <GND>
cpu_data_master_irq[26] <= <GND>
cpu_data_master_irq[27] <= <GND>
cpu_data_master_irq[28] <= <GND>
cpu_data_master_irq[29] <= <GND>
cpu_data_master_irq[30] <= <GND>
cpu_data_master_irq[31] <= <GND>
cpu_data_master_no_byte_enables_and_last_term <= internal_cpu_data_master_no_byte_enables_and_last_term.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[0] <= cpu_data_master_readdata~128.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[1] <= cpu_data_master_readdata~129.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[2] <= cpu_data_master_readdata~130.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[3] <= cpu_data_master_readdata~131.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[4] <= cpu_data_master_readdata~132.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[5] <= cpu_data_master_readdata~133.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[6] <= cpu_data_master_readdata~134.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[7] <= cpu_data_master_readdata~135.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[8] <= cpu_data_master_readdata~136.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[9] <= cpu_data_master_readdata~137.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[10] <= cpu_data_master_readdata~138.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[11] <= cpu_data_master_readdata~139.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[12] <= cpu_data_master_readdata~140.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[13] <= cpu_data_master_readdata~141.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[14] <= cpu_data_master_readdata~142.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[15] <= cpu_data_master_readdata~143.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[16] <= cpu_data_master_readdata~144.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[17] <= cpu_data_master_readdata~145.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[18] <= cpu_data_master_readdata~146.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[19] <= cpu_data_master_readdata~147.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[20] <= cpu_data_master_readdata~148.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[21] <= cpu_data_master_readdata~149.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[22] <= cpu_data_master_readdata~150.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[23] <= cpu_data_master_readdata~151.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[24] <= cpu_data_master_readdata~152.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[25] <= cpu_data_master_readdata~153.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[26] <= cpu_data_master_readdata~154.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[27] <= cpu_data_master_readdata~155.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[28] <= cpu_data_master_readdata~156.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[29] <= cpu_data_master_readdata~157.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[30] <= cpu_data_master_readdata~158.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[31] <= cpu_data_master_readdata~159.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_waitrequest <= internal_cpu_data_master_waitrequest.DB_MAX_OUTPUT_PORT_TYPE


|ifv|nios:NIOS|cpu_instruction_master_arbitrator:the_cpu_instruction_master
clk => dbs_16_reg_segment_0[15].CLK
clk => dbs_16_reg_segment_0[14].CLK
clk => dbs_16_reg_segment_0[13].CLK
clk => dbs_16_reg_segment_0[12].CLK
clk => dbs_16_reg_segment_0[11].CLK
clk => dbs_16_reg_segment_0[10].CLK
clk => dbs_16_reg_segment_0[9].CLK
clk => dbs_16_reg_segment_0[8].CLK
clk => dbs_16_reg_segment_0[7].CLK
clk => dbs_16_reg_segment_0[6].CLK
clk => dbs_16_reg_segment_0[5].CLK
clk => dbs_16_reg_segment_0[4].CLK
clk => dbs_16_reg_segment_0[3].CLK
clk => dbs_16_reg_segment_0[2].CLK
clk => dbs_16_reg_segment_0[1].CLK
clk => dbs_16_reg_segment_0[0].CLK
clk => internal_cpu_instruction_master_dbs_address[1].CLK
clk => internal_cpu_instruction_master_dbs_address[0].CLK
cpu_instruction_master_address[0] => cpu_instruction_master_address_to_slave[0].DATAIN
cpu_instruction_master_address[1] => cpu_instruction_master_address_to_slave[1].DATAIN
cpu_instruction_master_address[2] => cpu_instruction_master_address_to_slave[2].DATAIN
cpu_instruction_master_address[3] => cpu_instruction_master_address_to_slave[3].DATAIN
cpu_instruction_master_address[4] => cpu_instruction_master_address_to_slave[4].DATAIN
cpu_instruction_master_address[5] => cpu_instruction_master_address_to_slave[5].DATAIN
cpu_instruction_master_address[6] => cpu_instruction_master_address_to_slave[6].DATAIN
cpu_instruction_master_address[7] => cpu_instruction_master_address_to_slave[7].DATAIN
cpu_instruction_master_address[8] => cpu_instruction_master_address_to_slave[8].DATAIN
cpu_instruction_master_address[9] => cpu_instruction_master_address_to_slave[9].DATAIN
cpu_instruction_master_address[10] => cpu_instruction_master_address_to_slave[10].DATAIN
cpu_instruction_master_address[11] => cpu_instruction_master_address_to_slave[11].DATAIN
cpu_instruction_master_address[12] => cpu_instruction_master_address_to_slave[12].DATAIN
cpu_instruction_master_address[13] => cpu_instruction_master_address_to_slave[13].DATAIN
cpu_instruction_master_address[14] => cpu_instruction_master_address_to_slave[14].DATAIN
cpu_instruction_master_address[15] => cpu_instruction_master_address_to_slave[15].DATAIN
cpu_instruction_master_address[16] => cpu_instruction_master_address_to_slave[16].DATAIN
cpu_instruction_master_address[17] => cpu_instruction_master_address_to_slave[17].DATAIN
cpu_instruction_master_address[18] => cpu_instruction_master_address_to_slave[18].DATAIN
cpu_instruction_master_address[19] => cpu_instruction_master_address_to_slave[19].DATAIN
cpu_instruction_master_address[20] => cpu_instruction_master_address_to_slave[20].DATAIN
cpu_instruction_master_address[21] => cpu_instruction_master_address_to_slave[21].DATAIN
cpu_instruction_master_address[22] => cpu_instruction_master_address_to_slave[22].DATAIN
cpu_instruction_master_address[23] => cpu_instruction_master_address_to_slave[23].DATAIN
cpu_instruction_master_address[24] => cpu_instruction_master_address_to_slave[24].DATAIN
cpu_instruction_master_granted_cpu_jtag_debug_module => r_0~1.IN1
cpu_instruction_master_granted_sdram_s1 => r_0~11.IN1
cpu_instruction_master_qualified_request_cpu_jtag_debug_module => r_0~0.IN1
cpu_instruction_master_qualified_request_cpu_jtag_debug_module => r_0~3.IN0
cpu_instruction_master_qualified_request_cpu_jtag_debug_module => r_0~1.IN0
cpu_instruction_master_qualified_request_sdram_s1 => r_0~8.IN1
cpu_instruction_master_qualified_request_sdram_s1 => r_0~13.IN1
cpu_instruction_master_qualified_request_sdram_s1 => r_0~11.IN0
cpu_instruction_master_read => r_0~4.IN0
cpu_instruction_master_read => r_0~14.IN0
cpu_instruction_master_read => r_0~13.IN0
cpu_instruction_master_read => r_0~3.IN1
cpu_instruction_master_read_data_valid_cpu_jtag_debug_module => ~NO_FANOUT~
cpu_instruction_master_read_data_valid_sdram_s1 => r_0~7.IN1
cpu_instruction_master_read_data_valid_sdram_s1 => process0~0.IN1
cpu_instruction_master_read_data_valid_sdram_s1 => internal_cpu_instruction_master_dbs_address[0].ENA
cpu_instruction_master_read_data_valid_sdram_s1 => internal_cpu_instruction_master_dbs_address[1].ENA
cpu_instruction_master_read_data_valid_sdram_s1_shift_register => ~NO_FANOUT~
cpu_instruction_master_requests_cpu_jtag_debug_module => r_0~0.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata~31.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata~30.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata~29.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata~28.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata~27.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata~26.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata~25.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata~24.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata~23.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata~22.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata~21.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata~20.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata~19.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata~18.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata~17.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata~16.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata~15.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata~14.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata~13.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata~12.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata~11.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata~10.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata~9.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata~8.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata~7.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata~6.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata~5.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata~4.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata~3.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata~2.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata~1.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata~0.IN0
cpu_instruction_master_requests_sdram_s1 => r_0~9.IN0
cpu_instruction_master_requests_sdram_s1 => cpu_instruction_master_readdata~63.IN0
cpu_instruction_master_requests_sdram_s1 => cpu_instruction_master_readdata~62.IN0
cpu_instruction_master_requests_sdram_s1 => cpu_instruction_master_readdata~61.IN0
cpu_instruction_master_requests_sdram_s1 => cpu_instruction_master_readdata~60.IN0
cpu_instruction_master_requests_sdram_s1 => cpu_instruction_master_readdata~59.IN0
cpu_instruction_master_requests_sdram_s1 => cpu_instruction_master_readdata~58.IN0
cpu_instruction_master_requests_sdram_s1 => cpu_instruction_master_readdata~57.IN0
cpu_instruction_master_requests_sdram_s1 => cpu_instruction_master_readdata~56.IN0
cpu_instruction_master_requests_sdram_s1 => cpu_instruction_master_readdata~55.IN0
cpu_instruction_master_requests_sdram_s1 => cpu_instruction_master_readdata~54.IN0
cpu_instruction_master_requests_sdram_s1 => cpu_instruction_master_readdata~53.IN0
cpu_instruction_master_requests_sdram_s1 => cpu_instruction_master_readdata~52.IN0
cpu_instruction_master_requests_sdram_s1 => cpu_instruction_master_readdata~51.IN0
cpu_instruction_master_requests_sdram_s1 => cpu_instruction_master_readdata~50.IN0
cpu_instruction_master_requests_sdram_s1 => cpu_instruction_master_readdata~49.IN0
cpu_instruction_master_requests_sdram_s1 => cpu_instruction_master_readdata~48.IN0
cpu_instruction_master_requests_sdram_s1 => cpu_instruction_master_readdata~47.IN1
cpu_instruction_master_requests_sdram_s1 => cpu_instruction_master_readdata~46.IN1
cpu_instruction_master_requests_sdram_s1 => cpu_instruction_master_readdata~45.IN1
cpu_instruction_master_requests_sdram_s1 => cpu_instruction_master_readdata~44.IN1
cpu_instruction_master_requests_sdram_s1 => cpu_instruction_master_readdata~43.IN1
cpu_instruction_master_requests_sdram_s1 => cpu_instruction_master_readdata~42.IN1
cpu_instruction_master_requests_sdram_s1 => cpu_instruction_master_readdata~41.IN1
cpu_instruction_master_requests_sdram_s1 => cpu_instruction_master_readdata~40.IN1
cpu_instruction_master_requests_sdram_s1 => cpu_instruction_master_readdata~39.IN1
cpu_instruction_master_requests_sdram_s1 => cpu_instruction_master_readdata~38.IN1
cpu_instruction_master_requests_sdram_s1 => cpu_instruction_master_readdata~37.IN1
cpu_instruction_master_requests_sdram_s1 => cpu_instruction_master_readdata~36.IN1
cpu_instruction_master_requests_sdram_s1 => cpu_instruction_master_readdata~35.IN1
cpu_instruction_master_requests_sdram_s1 => cpu_instruction_master_readdata~34.IN1
cpu_instruction_master_requests_sdram_s1 => cpu_instruction_master_readdata~33.IN1
cpu_instruction_master_requests_sdram_s1 => cpu_instruction_master_readdata~32.IN1
cpu_instruction_master_requests_sdram_s1 => Add0.IN2
cpu_jtag_debug_module_readdata_from_sa[0] => cpu_instruction_master_readdata~0.IN1
cpu_jtag_debug_module_readdata_from_sa[1] => cpu_instruction_master_readdata~1.IN1
cpu_jtag_debug_module_readdata_from_sa[2] => cpu_instruction_master_readdata~2.IN1
cpu_jtag_debug_module_readdata_from_sa[3] => cpu_instruction_master_readdata~3.IN1
cpu_jtag_debug_module_readdata_from_sa[4] => cpu_instruction_master_readdata~4.IN1
cpu_jtag_debug_module_readdata_from_sa[5] => cpu_instruction_master_readdata~5.IN1
cpu_jtag_debug_module_readdata_from_sa[6] => cpu_instruction_master_readdata~6.IN1
cpu_jtag_debug_module_readdata_from_sa[7] => cpu_instruction_master_readdata~7.IN1
cpu_jtag_debug_module_readdata_from_sa[8] => cpu_instruction_master_readdata~8.IN1
cpu_jtag_debug_module_readdata_from_sa[9] => cpu_instruction_master_readdata~9.IN1
cpu_jtag_debug_module_readdata_from_sa[10] => cpu_instruction_master_readdata~10.IN1
cpu_jtag_debug_module_readdata_from_sa[11] => cpu_instruction_master_readdata~11.IN1
cpu_jtag_debug_module_readdata_from_sa[12] => cpu_instruction_master_readdata~12.IN1
cpu_jtag_debug_module_readdata_from_sa[13] => cpu_instruction_master_readdata~13.IN1
cpu_jtag_debug_module_readdata_from_sa[14] => cpu_instruction_master_readdata~14.IN1
cpu_jtag_debug_module_readdata_from_sa[15] => cpu_instruction_master_readdata~15.IN1
cpu_jtag_debug_module_readdata_from_sa[16] => cpu_instruction_master_readdata~16.IN1
cpu_jtag_debug_module_readdata_from_sa[17] => cpu_instruction_master_readdata~17.IN1
cpu_jtag_debug_module_readdata_from_sa[18] => cpu_instruction_master_readdata~18.IN1
cpu_jtag_debug_module_readdata_from_sa[19] => cpu_instruction_master_readdata~19.IN1
cpu_jtag_debug_module_readdata_from_sa[20] => cpu_instruction_master_readdata~20.IN1
cpu_jtag_debug_module_readdata_from_sa[21] => cpu_instruction_master_readdata~21.IN1
cpu_jtag_debug_module_readdata_from_sa[22] => cpu_instruction_master_readdata~22.IN1
cpu_jtag_debug_module_readdata_from_sa[23] => cpu_instruction_master_readdata~23.IN1
cpu_jtag_debug_module_readdata_from_sa[24] => cpu_instruction_master_readdata~24.IN1
cpu_jtag_debug_module_readdata_from_sa[25] => cpu_instruction_master_readdata~25.IN1
cpu_jtag_debug_module_readdata_from_sa[26] => cpu_instruction_master_readdata~26.IN1
cpu_jtag_debug_module_readdata_from_sa[27] => cpu_instruction_master_readdata~27.IN1
cpu_jtag_debug_module_readdata_from_sa[28] => cpu_instruction_master_readdata~28.IN1
cpu_jtag_debug_module_readdata_from_sa[29] => cpu_instruction_master_readdata~29.IN1
cpu_jtag_debug_module_readdata_from_sa[30] => cpu_instruction_master_readdata~30.IN1
cpu_jtag_debug_module_readdata_from_sa[31] => cpu_instruction_master_readdata~31.IN1
d1_cpu_jtag_debug_module_end_xfer => r_0~4.IN1
d1_sdram_s1_end_xfer => ~NO_FANOUT~
reset_n => internal_cpu_instruction_master_dbs_address[0].ACLR
reset_n => internal_cpu_instruction_master_dbs_address[1].ACLR
reset_n => dbs_16_reg_segment_0[15].ACLR
reset_n => dbs_16_reg_segment_0[14].ACLR
reset_n => dbs_16_reg_segment_0[13].ACLR
reset_n => dbs_16_reg_segment_0[12].ACLR
reset_n => dbs_16_reg_segment_0[11].ACLR
reset_n => dbs_16_reg_segment_0[10].ACLR
reset_n => dbs_16_reg_segment_0[9].ACLR
reset_n => dbs_16_reg_segment_0[8].ACLR
reset_n => dbs_16_reg_segment_0[7].ACLR
reset_n => dbs_16_reg_segment_0[6].ACLR
reset_n => dbs_16_reg_segment_0[5].ACLR
reset_n => dbs_16_reg_segment_0[4].ACLR
reset_n => dbs_16_reg_segment_0[3].ACLR
reset_n => dbs_16_reg_segment_0[2].ACLR
reset_n => dbs_16_reg_segment_0[1].ACLR
reset_n => dbs_16_reg_segment_0[0].ACLR
sdram_s1_readdata_from_sa[0] => cpu_instruction_master_readdata~48.IN1
sdram_s1_readdata_from_sa[0] => dbs_16_reg_segment_0[0].DATAIN
sdram_s1_readdata_from_sa[1] => cpu_instruction_master_readdata~49.IN1
sdram_s1_readdata_from_sa[1] => dbs_16_reg_segment_0[1].DATAIN
sdram_s1_readdata_from_sa[2] => cpu_instruction_master_readdata~50.IN1
sdram_s1_readdata_from_sa[2] => dbs_16_reg_segment_0[2].DATAIN
sdram_s1_readdata_from_sa[3] => cpu_instruction_master_readdata~51.IN1
sdram_s1_readdata_from_sa[3] => dbs_16_reg_segment_0[3].DATAIN
sdram_s1_readdata_from_sa[4] => cpu_instruction_master_readdata~52.IN1
sdram_s1_readdata_from_sa[4] => dbs_16_reg_segment_0[4].DATAIN
sdram_s1_readdata_from_sa[5] => cpu_instruction_master_readdata~53.IN1
sdram_s1_readdata_from_sa[5] => dbs_16_reg_segment_0[5].DATAIN
sdram_s1_readdata_from_sa[6] => cpu_instruction_master_readdata~54.IN1
sdram_s1_readdata_from_sa[6] => dbs_16_reg_segment_0[6].DATAIN
sdram_s1_readdata_from_sa[7] => cpu_instruction_master_readdata~55.IN1
sdram_s1_readdata_from_sa[7] => dbs_16_reg_segment_0[7].DATAIN
sdram_s1_readdata_from_sa[8] => cpu_instruction_master_readdata~56.IN1
sdram_s1_readdata_from_sa[8] => dbs_16_reg_segment_0[8].DATAIN
sdram_s1_readdata_from_sa[9] => cpu_instruction_master_readdata~57.IN1
sdram_s1_readdata_from_sa[9] => dbs_16_reg_segment_0[9].DATAIN
sdram_s1_readdata_from_sa[10] => cpu_instruction_master_readdata~58.IN1
sdram_s1_readdata_from_sa[10] => dbs_16_reg_segment_0[10].DATAIN
sdram_s1_readdata_from_sa[11] => cpu_instruction_master_readdata~59.IN1
sdram_s1_readdata_from_sa[11] => dbs_16_reg_segment_0[11].DATAIN
sdram_s1_readdata_from_sa[12] => cpu_instruction_master_readdata~60.IN1
sdram_s1_readdata_from_sa[12] => dbs_16_reg_segment_0[12].DATAIN
sdram_s1_readdata_from_sa[13] => cpu_instruction_master_readdata~61.IN1
sdram_s1_readdata_from_sa[13] => dbs_16_reg_segment_0[13].DATAIN
sdram_s1_readdata_from_sa[14] => cpu_instruction_master_readdata~62.IN1
sdram_s1_readdata_from_sa[14] => dbs_16_reg_segment_0[14].DATAIN
sdram_s1_readdata_from_sa[15] => cpu_instruction_master_readdata~63.IN1
sdram_s1_readdata_from_sa[15] => dbs_16_reg_segment_0[15].DATAIN
sdram_s1_waitrequest_from_sa => ~NO_FANOUT~
cpu_instruction_master_address_to_slave[0] <= cpu_instruction_master_address[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[1] <= cpu_instruction_master_address[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[2] <= cpu_instruction_master_address[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[3] <= cpu_instruction_master_address[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[4] <= cpu_instruction_master_address[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[5] <= cpu_instruction_master_address[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[6] <= cpu_instruction_master_address[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[7] <= cpu_instruction_master_address[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[8] <= cpu_instruction_master_address[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[9] <= cpu_instruction_master_address[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[10] <= cpu_instruction_master_address[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[11] <= cpu_instruction_master_address[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[12] <= cpu_instruction_master_address[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[13] <= cpu_instruction_master_address[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[14] <= cpu_instruction_master_address[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[15] <= cpu_instruction_master_address[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[16] <= cpu_instruction_master_address[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[17] <= cpu_instruction_master_address[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[18] <= cpu_instruction_master_address[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[19] <= cpu_instruction_master_address[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[20] <= cpu_instruction_master_address[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[21] <= cpu_instruction_master_address[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[22] <= cpu_instruction_master_address[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[23] <= cpu_instruction_master_address[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[24] <= cpu_instruction_master_address[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_dbs_address[0] <= internal_cpu_instruction_master_dbs_address[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_dbs_address[1] <= internal_cpu_instruction_master_dbs_address[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[0] <= cpu_instruction_master_readdata~64.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[1] <= cpu_instruction_master_readdata~65.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[2] <= cpu_instruction_master_readdata~66.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[3] <= cpu_instruction_master_readdata~67.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[4] <= cpu_instruction_master_readdata~68.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[5] <= cpu_instruction_master_readdata~69.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[6] <= cpu_instruction_master_readdata~70.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[7] <= cpu_instruction_master_readdata~71.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[8] <= cpu_instruction_master_readdata~72.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[9] <= cpu_instruction_master_readdata~73.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[10] <= cpu_instruction_master_readdata~74.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[11] <= cpu_instruction_master_readdata~75.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[12] <= cpu_instruction_master_readdata~76.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[13] <= cpu_instruction_master_readdata~77.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[14] <= cpu_instruction_master_readdata~78.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[15] <= cpu_instruction_master_readdata~79.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[16] <= cpu_instruction_master_readdata~80.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[17] <= cpu_instruction_master_readdata~81.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[18] <= cpu_instruction_master_readdata~82.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[19] <= cpu_instruction_master_readdata~83.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[20] <= cpu_instruction_master_readdata~84.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[21] <= cpu_instruction_master_readdata~85.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[22] <= cpu_instruction_master_readdata~86.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[23] <= cpu_instruction_master_readdata~87.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[24] <= cpu_instruction_master_readdata~88.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[25] <= cpu_instruction_master_readdata~89.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[26] <= cpu_instruction_master_readdata~90.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[27] <= cpu_instruction_master_readdata~91.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[28] <= cpu_instruction_master_readdata~92.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[29] <= cpu_instruction_master_readdata~93.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[30] <= cpu_instruction_master_readdata~94.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[31] <= cpu_instruction_master_readdata~95.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_waitrequest <= r_0.DB_MAX_OUTPUT_PORT_TYPE


|ifv|nios:NIOS|cpu:the_cpu
clk => cpu_rf_module:cpu_rf.clock1
clk => cpu_rf_module:cpu_rf.clock0
clk => F_pc[22].CLK
clk => F_pc[21].CLK
clk => F_pc[20].CLK
clk => F_pc[19].CLK
clk => F_pc[18].CLK
clk => F_pc[17].CLK
clk => F_pc[16].CLK
clk => F_pc[15].CLK
clk => F_pc[14].CLK
clk => F_pc[13].CLK
clk => F_pc[12].CLK
clk => F_pc[11].CLK
clk => F_pc[10].CLK
clk => F_pc[9].CLK
clk => F_pc[8].CLK
clk => F_pc[7].CLK
clk => F_pc[6].CLK
clk => F_pc[5].CLK
clk => F_pc[4].CLK
clk => F_pc[3].CLK
clk => F_pc[2].CLK
clk => F_pc[1].CLK
clk => F_pc[0].CLK
clk => internal_i_read.CLK
clk => wait_for_one_post_bret_inst.CLK
clk => hbreak_pending.CLK
clk => D_iw[31].CLK
clk => D_iw[30].CLK
clk => D_iw[29].CLK
clk => D_iw[28].CLK
clk => D_iw[27].CLK
clk => D_iw[26].CLK
clk => D_iw[25].CLK
clk => D_iw[24].CLK
clk => D_iw[23].CLK
clk => D_iw[22].CLK
clk => D_iw[21].CLK
clk => D_iw[20].CLK
clk => D_iw[19].CLK
clk => D_iw[18].CLK
clk => D_iw[17].CLK
clk => D_iw[16].CLK
clk => D_iw[15].CLK
clk => D_iw[14].CLK
clk => D_iw[13].CLK
clk => D_iw[12].CLK
clk => D_iw[11].CLK
clk => D_iw[10].CLK
clk => D_iw[9].CLK
clk => D_iw[8].CLK
clk => D_iw[7].CLK
clk => D_iw[6].CLK
clk => D_iw[5].CLK
clk => D_iw[4].CLK
clk => D_iw[3].CLK
clk => D_iw[2].CLK
clk => D_iw[1].CLK
clk => D_iw[0].CLK
clk => D_valid.CLK
clk => R_valid.CLK
clk => R_wr_dst_reg.CLK
clk => R_dst_regnum[4].CLK
clk => R_dst_regnum[3].CLK
clk => R_dst_regnum[2].CLK
clk => R_dst_regnum[1].CLK
clk => R_dst_regnum[0].CLK
clk => R_logic_op[1].CLK
clk => R_logic_op[0].CLK
clk => R_compare_op[1].CLK
clk => R_compare_op[0].CLK
clk => R_src2_use_imm.CLK
clk => E_valid.CLK
clk => E_new_inst.CLK
clk => E_src1[31].CLK
clk => E_src1[30].CLK
clk => E_src1[29].CLK
clk => E_src1[28].CLK
clk => E_src1[27].CLK
clk => E_src1[26].CLK
clk => E_src1[25].CLK
clk => E_src1[24].CLK
clk => E_src1[23].CLK
clk => E_src1[22].CLK
clk => E_src1[21].CLK
clk => E_src1[20].CLK
clk => E_src1[19].CLK
clk => E_src1[18].CLK
clk => E_src1[17].CLK
clk => E_src1[16].CLK
clk => E_src1[15].CLK
clk => E_src1[14].CLK
clk => E_src1[13].CLK
clk => E_src1[12].CLK
clk => E_src1[11].CLK
clk => E_src1[10].CLK
clk => E_src1[9].CLK
clk => E_src1[8].CLK
clk => E_src1[7].CLK
clk => E_src1[6].CLK
clk => E_src1[5].CLK
clk => E_src1[4].CLK
clk => E_src1[3].CLK
clk => E_src1[2].CLK
clk => E_src1[1].CLK
clk => E_src1[0].CLK
clk => E_src2[31].CLK
clk => E_src2[30].CLK
clk => E_src2[29].CLK
clk => E_src2[28].CLK
clk => E_src2[27].CLK
clk => E_src2[26].CLK
clk => E_src2[25].CLK
clk => E_src2[24].CLK
clk => E_src2[23].CLK
clk => E_src2[22].CLK
clk => E_src2[21].CLK
clk => E_src2[20].CLK
clk => E_src2[19].CLK
clk => E_src2[18].CLK
clk => E_src2[17].CLK
clk => E_src2[16].CLK
clk => E_src2[15].CLK
clk => E_src2[14].CLK
clk => E_src2[13].CLK
clk => E_src2[12].CLK
clk => E_src2[11].CLK
clk => E_src2[10].CLK
clk => E_src2[9].CLK
clk => E_src2[8].CLK
clk => E_src2[7].CLK
clk => E_src2[6].CLK
clk => E_src2[5].CLK
clk => E_src2[4].CLK
clk => E_src2[3].CLK
clk => E_src2[2].CLK
clk => E_src2[1].CLK
clk => E_src2[0].CLK
clk => E_invert_arith_src_msb.CLK
clk => E_alu_sub.CLK
clk => E_shift_rot_result[31].CLK
clk => E_shift_rot_result[30].CLK
clk => E_shift_rot_result[29].CLK
clk => E_shift_rot_result[28].CLK
clk => E_shift_rot_result[27].CLK
clk => E_shift_rot_result[26].CLK
clk => E_shift_rot_result[25].CLK
clk => E_shift_rot_result[24].CLK
clk => E_shift_rot_result[23].CLK
clk => E_shift_rot_result[22].CLK
clk => E_shift_rot_result[21].CLK
clk => E_shift_rot_result[20].CLK
clk => E_shift_rot_result[19].CLK
clk => E_shift_rot_result[18].CLK
clk => E_shift_rot_result[17].CLK
clk => E_shift_rot_result[16].CLK
clk => E_shift_rot_result[15].CLK
clk => E_shift_rot_result[14].CLK
clk => E_shift_rot_result[13].CLK
clk => E_shift_rot_result[12].CLK
clk => E_shift_rot_result[11].CLK
clk => E_shift_rot_result[10].CLK
clk => E_shift_rot_result[9].CLK
clk => E_shift_rot_result[8].CLK
clk => E_shift_rot_result[7].CLK
clk => E_shift_rot_result[6].CLK
clk => E_shift_rot_result[5].CLK
clk => E_shift_rot_result[4].CLK
clk => E_shift_rot_result[3].CLK
clk => E_shift_rot_result[2].CLK
clk => E_shift_rot_result[1].CLK
clk => E_shift_rot_result[0].CLK
clk => E_shift_rot_cnt[4].CLK
clk => E_shift_rot_cnt[3].CLK
clk => E_shift_rot_cnt[2].CLK
clk => E_shift_rot_cnt[1].CLK
clk => E_shift_rot_cnt[0].CLK
clk => internal_d_read.CLK
clk => d_writedata[31]~reg0.CLK
clk => d_writedata[30]~reg0.CLK
clk => d_writedata[29]~reg0.CLK
clk => d_writedata[28]~reg0.CLK
clk => d_writedata[27]~reg0.CLK
clk => d_writedata[26]~reg0.CLK
clk => d_writedata[25]~reg0.CLK
clk => d_writedata[24]~reg0.CLK
clk => d_writedata[23]~reg0.CLK
clk => d_writedata[22]~reg0.CLK
clk => d_writedata[21]~reg0.CLK
clk => d_writedata[20]~reg0.CLK
clk => d_writedata[19]~reg0.CLK
clk => d_writedata[18]~reg0.CLK
clk => d_writedata[17]~reg0.CLK
clk => d_writedata[16]~reg0.CLK
clk => d_writedata[15]~reg0.CLK
clk => d_writedata[14]~reg0.CLK
clk => d_writedata[13]~reg0.CLK
clk => d_writedata[12]~reg0.CLK
clk => d_writedata[11]~reg0.CLK
clk => d_writedata[10]~reg0.CLK
clk => d_writedata[9]~reg0.CLK
clk => d_writedata[8]~reg0.CLK
clk => d_writedata[7]~reg0.CLK
clk => d_writedata[6]~reg0.CLK
clk => d_writedata[5]~reg0.CLK
clk => d_writedata[4]~reg0.CLK
clk => d_writedata[3]~reg0.CLK
clk => d_writedata[2]~reg0.CLK
clk => d_writedata[1]~reg0.CLK
clk => d_writedata[0]~reg0.CLK
clk => internal_d_byteenable[3].CLK
clk => internal_d_byteenable[2].CLK
clk => internal_d_byteenable[1].CLK
clk => internal_d_byteenable[0].CLK
clk => av_ld_align_cycle[1].CLK
clk => av_ld_align_cycle[0].CLK
clk => av_ld_waiting_for_data.CLK
clk => av_ld_aligning_data.CLK
clk => av_ld_byte0_data[7].CLK
clk => av_ld_byte0_data[6].CLK
clk => av_ld_byte0_data[5].CLK
clk => av_ld_byte0_data[4].CLK
clk => av_ld_byte0_data[3].CLK
clk => av_ld_byte0_data[2].CLK
clk => av_ld_byte0_data[1].CLK
clk => av_ld_byte0_data[0].CLK
clk => av_ld_byte1_data[7].CLK
clk => av_ld_byte1_data[6].CLK
clk => av_ld_byte1_data[5].CLK
clk => av_ld_byte1_data[4].CLK
clk => av_ld_byte1_data[3].CLK
clk => av_ld_byte1_data[2].CLK
clk => av_ld_byte1_data[1].CLK
clk => av_ld_byte1_data[0].CLK
clk => av_ld_byte2_data[7].CLK
clk => av_ld_byte2_data[6].CLK
clk => av_ld_byte2_data[5].CLK
clk => av_ld_byte2_data[4].CLK
clk => av_ld_byte2_data[3].CLK
clk => av_ld_byte2_data[2].CLK
clk => av_ld_byte2_data[1].CLK
clk => av_ld_byte2_data[0].CLK
clk => av_ld_byte3_data[7].CLK
clk => av_ld_byte3_data[6].CLK
clk => av_ld_byte3_data[5].CLK
clk => av_ld_byte3_data[4].CLK
clk => av_ld_byte3_data[3].CLK
clk => av_ld_byte3_data[2].CLK
clk => av_ld_byte3_data[1].CLK
clk => av_ld_byte3_data[0].CLK
clk => W_valid.CLK
clk => W_control_rd_data[1].CLK
clk => W_control_rd_data[0].CLK
clk => W_cmp_result.CLK
clk => W_alu_result[31].CLK
clk => W_alu_result[30].CLK
clk => W_alu_result[29].CLK
clk => W_alu_result[28].CLK
clk => W_alu_result[27].CLK
clk => W_alu_result[26].CLK
clk => W_alu_result[25].CLK
clk => W_alu_result[24].CLK
clk => W_alu_result[23].CLK
clk => W_alu_result[22].CLK
clk => W_alu_result[21].CLK
clk => W_alu_result[20].CLK
clk => W_alu_result[19].CLK
clk => W_alu_result[18].CLK
clk => W_alu_result[17].CLK
clk => W_alu_result[16].CLK
clk => W_alu_result[15].CLK
clk => W_alu_result[14].CLK
clk => W_alu_result[13].CLK
clk => W_alu_result[12].CLK
clk => W_alu_result[11].CLK
clk => W_alu_result[10].CLK
clk => W_alu_result[9].CLK
clk => W_alu_result[8].CLK
clk => W_alu_result[7].CLK
clk => W_alu_result[6].CLK
clk => W_alu_result[5].CLK
clk => W_alu_result[4].CLK
clk => W_alu_result[3].CLK
clk => W_alu_result[2].CLK
clk => W_alu_result[1].CLK
clk => W_alu_result[0].CLK
clk => W_status_reg_pie.CLK
clk => W_estatus_reg.CLK
clk => W_bstatus_reg.CLK
clk => W_ienable_reg[31].CLK
clk => W_ienable_reg[30].CLK
clk => W_ienable_reg[29].CLK
clk => W_ienable_reg[28].CLK
clk => W_ienable_reg[27].CLK
clk => W_ienable_reg[26].CLK
clk => W_ienable_reg[25].CLK
clk => W_ienable_reg[24].CLK
clk => W_ienable_reg[23].CLK
clk => W_ienable_reg[22].CLK
clk => W_ienable_reg[21].CLK
clk => W_ienable_reg[20].CLK
clk => W_ienable_reg[19].CLK
clk => W_ienable_reg[18].CLK
clk => W_ienable_reg[17].CLK
clk => W_ienable_reg[16].CLK
clk => W_ienable_reg[15].CLK
clk => W_ienable_reg[14].CLK
clk => W_ienable_reg[13].CLK
clk => W_ienable_reg[12].CLK
clk => W_ienable_reg[11].CLK
clk => W_ienable_reg[10].CLK
clk => W_ienable_reg[9].CLK
clk => W_ienable_reg[8].CLK
clk => W_ienable_reg[7].CLK
clk => W_ienable_reg[6].CLK
clk => W_ienable_reg[5].CLK
clk => W_ienable_reg[4].CLK
clk => W_ienable_reg[3].CLK
clk => W_ienable_reg[2].CLK
clk => W_ienable_reg[1].CLK
clk => W_ienable_reg[0].CLK
clk => W_ipending_reg[31].CLK
clk => W_ipending_reg[30].CLK
clk => W_ipending_reg[29].CLK
clk => W_ipending_reg[28].CLK
clk => W_ipending_reg[27].CLK
clk => W_ipending_reg[26].CLK
clk => W_ipending_reg[25].CLK
clk => W_ipending_reg[24].CLK
clk => W_ipending_reg[23].CLK
clk => W_ipending_reg[22].CLK
clk => W_ipending_reg[21].CLK
clk => W_ipending_reg[20].CLK
clk => W_ipending_reg[19].CLK
clk => W_ipending_reg[18].CLK
clk => W_ipending_reg[17].CLK
clk => W_ipending_reg[16].CLK
clk => W_ipending_reg[15].CLK
clk => W_ipending_reg[14].CLK
clk => W_ipending_reg[13].CLK
clk => W_ipending_reg[12].CLK
clk => W_ipending_reg[11].CLK
clk => W_ipending_reg[10].CLK
clk => W_ipending_reg[9].CLK
clk => W_ipending_reg[8].CLK
clk => W_ipending_reg[7].CLK
clk => W_ipending_reg[6].CLK
clk => W_ipending_reg[5].CLK
clk => W_ipending_reg[4].CLK
clk => W_ipending_reg[3].CLK
clk => W_ipending_reg[2].CLK
clk => W_ipending_reg[1].CLK
clk => W_ipending_reg[0].CLK
clk => hbreak_enabled.CLK
clk => R_ctrl_br.CLK
clk => R_ctrl_jmp_direct.CLK
clk => R_ctrl_exception.CLK
clk => R_ctrl_break.CLK
clk => R_ctrl_uncond_cti.CLK
clk => R_ctrl_hi_imm.CLK
clk => R_ctrl_unsigned_lo_imm.CLK
clk => R_ctrl_force_src2_zero.CLK
clk => R_ctrl_retaddr.CLK
clk => R_ctrl_dst_data_sel_cmp.CLK
clk => R_ctrl_dst_data_sel_logic_result.CLK
clk => R_ctrl_wrctl_inst.CLK
clk => R_ctrl_rdctl_inst.CLK
clk => R_ctrl_ld.CLK
clk => R_ctrl_ld_signed.CLK
clk => R_ctrl_ld_non_io.CLK
clk => R_ctrl_st.CLK
clk => R_ctrl_shift_rot.CLK
clk => R_ctrl_rot_right.CLK
clk => R_ctrl_shift_logical.CLK
clk => R_ctrl_shift_rot_right.CLK
clk => cpu_test_bench:the_cpu_test_bench.clk
d_irq[0] => W_ipending_reg_nxt~0.IN1
d_irq[1] => ~NO_FANOUT~
d_irq[2] => ~NO_FANOUT~
d_irq[3] => ~NO_FANOUT~
d_irq[4] => ~NO_FANOUT~
d_irq[5] => ~NO_FANOUT~
d_irq[6] => ~NO_FANOUT~
d_irq[7] => ~NO_FANOUT~
d_irq[8] => ~NO_FANOUT~
d_irq[9] => ~NO_FANOUT~
d_irq[10] => ~NO_FANOUT~
d_irq[11] => ~NO_FANOUT~
d_irq[12] => ~NO_FANOUT~
d_irq[13] => ~NO_FANOUT~
d_irq[14] => ~NO_FANOUT~
d_irq[15] => ~NO_FANOUT~
d_irq[16] => ~NO_FANOUT~
d_irq[17] => ~NO_FANOUT~
d_irq[18] => ~NO_FANOUT~
d_irq[19] => ~NO_FANOUT~
d_irq[20] => ~NO_FANOUT~
d_irq[21] => ~NO_FANOUT~
d_irq[22] => ~NO_FANOUT~
d_irq[23] => ~NO_FANOUT~
d_irq[24] => ~NO_FANOUT~
d_irq[25] => ~NO_FANOUT~
d_irq[26] => ~NO_FANOUT~
d_irq[27] => ~NO_FANOUT~
d_irq[28] => ~NO_FANOUT~
d_irq[29] => ~NO_FANOUT~
d_irq[30] => ~NO_FANOUT~
d_irq[31] => ~NO_FANOUT~
d_readdata[0] => A_WE_StdLogicVector~374.DATAA
d_readdata[1] => A_WE_StdLogicVector~373.DATAA
d_readdata[2] => A_WE_StdLogicVector~372.DATAA
d_readdata[3] => A_WE_StdLogicVector~371.DATAA
d_readdata[4] => A_WE_StdLogicVector~370.DATAA
d_readdata[5] => A_WE_StdLogicVector~369.DATAA
d_readdata[6] => A_WE_StdLogicVector~368.DATAA
d_readdata[7] => A_WE_StdLogicVector~367.DATAA
d_readdata[8] => A_WE_StdLogicVector~382.DATAA
d_readdata[9] => A_WE_StdLogicVector~381.DATAA
d_readdata[10] => A_WE_StdLogicVector~380.DATAA
d_readdata[11] => A_WE_StdLogicVector~379.DATAA
d_readdata[12] => A_WE_StdLogicVector~378.DATAA
d_readdata[13] => A_WE_StdLogicVector~377.DATAA
d_readdata[14] => A_WE_StdLogicVector~376.DATAA
d_readdata[15] => A_WE_StdLogicVector~375.DATAA
d_readdata[16] => A_WE_StdLogicVector~390.DATAA
d_readdata[17] => A_WE_StdLogicVector~389.DATAA
d_readdata[18] => A_WE_StdLogicVector~388.DATAA
d_readdata[19] => A_WE_StdLogicVector~387.DATAA
d_readdata[20] => A_WE_StdLogicVector~386.DATAA
d_readdata[21] => A_WE_StdLogicVector~385.DATAA
d_readdata[22] => A_WE_StdLogicVector~384.DATAA
d_readdata[23] => A_WE_StdLogicVector~383.DATAA
d_readdata[24] => A_WE_StdLogicVector~398.DATAA
d_readdata[25] => A_WE_StdLogicVector~397.DATAA
d_readdata[26] => A_WE_StdLogicVector~396.DATAA
d_readdata[27] => A_WE_StdLogicVector~395.DATAA
d_readdata[28] => A_WE_StdLogicVector~394.DATAA
d_readdata[29] => A_WE_StdLogicVector~393.DATAA
d_readdata[30] => A_WE_StdLogicVector~392.DATAA
d_readdata[31] => A_WE_StdLogicVector~391.DATAA
d_waitrequest => cpu_nios2_oci:the_cpu_nios2_oci.d_waitrequest
d_waitrequest => d_write_nxt~1.IN1
d_waitrequest => d_read_nxt~1.IN1
d_waitrequest => av_ld_getting_data.IN1
i_readdata[0] => cpu_test_bench:the_cpu_test_bench.i_readdata[0]
i_readdata[0] => A_WE_StdLogicVector~78.DATAA
i_readdata[1] => cpu_test_bench:the_cpu_test_bench.i_readdata[1]
i_readdata[1] => A_WE_StdLogicVector~77.DATAA
i_readdata[2] => cpu_test_bench:the_cpu_test_bench.i_readdata[2]
i_readdata[2] => A_WE_StdLogicVector~76.DATAA
i_readdata[3] => cpu_test_bench:the_cpu_test_bench.i_readdata[3]
i_readdata[3] => A_WE_StdLogicVector~75.DATAA
i_readdata[4] => cpu_test_bench:the_cpu_test_bench.i_readdata[4]
i_readdata[4] => A_WE_StdLogicVector~74.DATAA
i_readdata[5] => cpu_test_bench:the_cpu_test_bench.i_readdata[5]
i_readdata[5] => A_WE_StdLogicVector~73.DATAA
i_readdata[6] => cpu_test_bench:the_cpu_test_bench.i_readdata[6]
i_readdata[6] => A_WE_StdLogicVector~72.DATAA
i_readdata[7] => cpu_test_bench:the_cpu_test_bench.i_readdata[7]
i_readdata[7] => A_WE_StdLogicVector~71.DATAA
i_readdata[8] => cpu_test_bench:the_cpu_test_bench.i_readdata[8]
i_readdata[8] => A_WE_StdLogicVector~70.DATAA
i_readdata[9] => cpu_test_bench:the_cpu_test_bench.i_readdata[9]
i_readdata[9] => A_WE_StdLogicVector~69.DATAA
i_readdata[10] => cpu_test_bench:the_cpu_test_bench.i_readdata[10]
i_readdata[10] => A_WE_StdLogicVector~68.DATAA
i_readdata[11] => cpu_test_bench:the_cpu_test_bench.i_readdata[11]
i_readdata[11] => A_WE_StdLogicVector~67.DATAA
i_readdata[12] => cpu_test_bench:the_cpu_test_bench.i_readdata[12]
i_readdata[12] => A_WE_StdLogicVector~66.DATAA
i_readdata[13] => cpu_test_bench:the_cpu_test_bench.i_readdata[13]
i_readdata[13] => A_WE_StdLogicVector~65.DATAA
i_readdata[14] => cpu_test_bench:the_cpu_test_bench.i_readdata[14]
i_readdata[14] => A_WE_StdLogicVector~64.DATAA
i_readdata[15] => cpu_test_bench:the_cpu_test_bench.i_readdata[15]
i_readdata[15] => A_WE_StdLogicVector~63.DATAA
i_readdata[16] => cpu_test_bench:the_cpu_test_bench.i_readdata[16]
i_readdata[16] => A_WE_StdLogicVector~62.DATAA
i_readdata[17] => cpu_test_bench:the_cpu_test_bench.i_readdata[17]
i_readdata[17] => A_WE_StdLogicVector~61.DATAA
i_readdata[18] => cpu_test_bench:the_cpu_test_bench.i_readdata[18]
i_readdata[18] => A_WE_StdLogicVector~60.DATAA
i_readdata[19] => cpu_test_bench:the_cpu_test_bench.i_readdata[19]
i_readdata[19] => A_WE_StdLogicVector~59.DATAA
i_readdata[20] => cpu_test_bench:the_cpu_test_bench.i_readdata[20]
i_readdata[20] => A_WE_StdLogicVector~58.DATAA
i_readdata[21] => cpu_test_bench:the_cpu_test_bench.i_readdata[21]
i_readdata[21] => A_WE_StdLogicVector~57.DATAA
i_readdata[22] => cpu_test_bench:the_cpu_test_bench.i_readdata[22]
i_readdata[22] => A_WE_StdLogicVector~56.DATAA
i_readdata[23] => cpu_test_bench:the_cpu_test_bench.i_readdata[23]
i_readdata[23] => A_WE_StdLogicVector~55.DATAA
i_readdata[24] => cpu_test_bench:the_cpu_test_bench.i_readdata[24]
i_readdata[24] => A_WE_StdLogicVector~54.DATAA
i_readdata[25] => cpu_test_bench:the_cpu_test_bench.i_readdata[25]
i_readdata[25] => A_WE_StdLogicVector~53.DATAA
i_readdata[26] => cpu_test_bench:the_cpu_test_bench.i_readdata[26]
i_readdata[26] => A_WE_StdLogicVector~52.DATAA
i_readdata[27] => cpu_test_bench:the_cpu_test_bench.i_readdata[27]
i_readdata[27] => A_WE_StdLogicVector~51.DATAA
i_readdata[28] => cpu_test_bench:the_cpu_test_bench.i_readdata[28]
i_readdata[28] => A_WE_StdLogicVector~50.DATAA
i_readdata[29] => cpu_test_bench:the_cpu_test_bench.i_readdata[29]
i_readdata[29] => A_WE_StdLogicVector~49.DATAA
i_readdata[30] => cpu_test_bench:the_cpu_test_bench.i_readdata[30]
i_readdata[30] => A_WE_StdLogicVector~48.DATAA
i_readdata[31] => cpu_test_bench:the_cpu_test_bench.i_readdata[31]
i_readdata[31] => A_WE_StdLogicVector~47.DATAA
i_waitrequest => cpu_test_bench:the_cpu_test_bench.i_waitrequest
i_waitrequest => i_read_nxt~0.IN1
i_waitrequest => F_valid.IN1
jtag_debug_module_address[0] => cpu_nios2_oci:the_cpu_nios2_oci.address[0]
jtag_debug_module_address[1] => cpu_nios2_oci:the_cpu_nios2_oci.address[1]
jtag_debug_module_address[2] => cpu_nios2_oci:the_cpu_nios2_oci.address[2]
jtag_debug_module_address[3] => cpu_nios2_oci:the_cpu_nios2_oci.address[3]
jtag_debug_module_address[4] => cpu_nios2_oci:the_cpu_nios2_oci.address[4]
jtag_debug_module_address[5] => cpu_nios2_oci:the_cpu_nios2_oci.address[5]
jtag_debug_module_address[6] => cpu_nios2_oci:the_cpu_nios2_oci.address[6]
jtag_debug_module_address[7] => cpu_nios2_oci:the_cpu_nios2_oci.address[7]
jtag_debug_module_address[8] => cpu_nios2_oci:the_cpu_nios2_oci.address[8]
jtag_debug_module_begintransfer => cpu_nios2_oci:the_cpu_nios2_oci.begintransfer
jtag_debug_module_byteenable[0] => cpu_nios2_oci:the_cpu_nios2_oci.byteenable[0]
jtag_debug_module_byteenable[1] => cpu_nios2_oci:the_cpu_nios2_oci.byteenable[1]
jtag_debug_module_byteenable[2] => cpu_nios2_oci:the_cpu_nios2_oci.byteenable[2]
jtag_debug_module_byteenable[3] => cpu_nios2_oci:the_cpu_nios2_oci.byteenable[3]
jtag_debug_module_clk => cpu_nios2_oci:the_cpu_nios2_oci.clk
jtag_debug_module_debugaccess => cpu_nios2_oci:the_cpu_nios2_oci.debugaccess
jtag_debug_module_reset => cpu_nios2_oci:the_cpu_nios2_oci.reset
jtag_debug_module_select => cpu_nios2_oci:the_cpu_nios2_oci.chipselect
jtag_debug_module_write => cpu_nios2_oci:the_cpu_nios2_oci.write
jtag_debug_module_writedata[0] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[0]
jtag_debug_module_writedata[1] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[1]
jtag_debug_module_writedata[2] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[2]
jtag_debug_module_writedata[3] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[3]
jtag_debug_module_writedata[4] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[4]
jtag_debug_module_writedata[5] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[5]
jtag_debug_module_writedata[6] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[6]
jtag_debug_module_writedata[7] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[7]
jtag_debug_module_writedata[8] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[8]
jtag_debug_module_writedata[9] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[9]
jtag_debug_module_writedata[10] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[10]
jtag_debug_module_writedata[11] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[11]
jtag_debug_module_writedata[12] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[12]
jtag_debug_module_writedata[13] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[13]
jtag_debug_module_writedata[14] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[14]
jtag_debug_module_writedata[15] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[15]
jtag_debug_module_writedata[16] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[16]
jtag_debug_module_writedata[17] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[17]
jtag_debug_module_writedata[18] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[18]
jtag_debug_module_writedata[19] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[19]
jtag_debug_module_writedata[20] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[20]
jtag_debug_module_writedata[21] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[21]
jtag_debug_module_writedata[22] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[22]
jtag_debug_module_writedata[23] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[23]
jtag_debug_module_writedata[24] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[24]
jtag_debug_module_writedata[25] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[25]
jtag_debug_module_writedata[26] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[26]
jtag_debug_module_writedata[27] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[27]
jtag_debug_module_writedata[28] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[28]
jtag_debug_module_writedata[29] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[29]
jtag_debug_module_writedata[30] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[30]
jtag_debug_module_writedata[31] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[31]
reset_n => cpu_nios2_oci:the_cpu_nios2_oci.reset_n
reset_n => cpu_test_bench:the_cpu_test_bench.reset_n
reset_n => W_rf_wren_a.IN0
reset_n => R_ctrl_shift_rot_right.ACLR
reset_n => R_ctrl_shift_logical.ACLR
reset_n => R_ctrl_rot_right.ACLR
reset_n => R_ctrl_shift_rot.ACLR
reset_n => R_ctrl_st.ACLR
reset_n => R_ctrl_ld_non_io.ACLR
reset_n => R_ctrl_ld_signed.ACLR
reset_n => R_ctrl_ld.ACLR
reset_n => R_ctrl_rdctl_inst.ACLR
reset_n => R_ctrl_wrctl_inst.ACLR
reset_n => R_ctrl_dst_data_sel_logic_result.ACLR
reset_n => R_ctrl_dst_data_sel_cmp.ACLR
reset_n => R_ctrl_retaddr.ACLR
reset_n => R_ctrl_force_src2_zero.ACLR
reset_n => R_ctrl_unsigned_lo_imm.ACLR
reset_n => R_ctrl_hi_imm.ACLR
reset_n => R_ctrl_uncond_cti.ACLR
reset_n => R_ctrl_break.ACLR
reset_n => R_ctrl_exception.ACLR
reset_n => R_ctrl_jmp_direct.ACLR
reset_n => R_ctrl_br.ACLR
reset_n => hbreak_enabled.PRESET
reset_n => W_ipending_reg[0].ACLR
reset_n => W_ipending_reg[1].ACLR
reset_n => W_ipending_reg[2].ACLR
reset_n => W_ipending_reg[3].ACLR
reset_n => W_ipending_reg[4].ACLR
reset_n => W_ipending_reg[5].ACLR
reset_n => W_ipending_reg[6].ACLR
reset_n => W_ipending_reg[7].ACLR
reset_n => W_ipending_reg[8].ACLR
reset_n => W_ipending_reg[9].ACLR
reset_n => W_ipending_reg[10].ACLR
reset_n => W_ipending_reg[11].ACLR
reset_n => W_ipending_reg[12].ACLR
reset_n => W_ipending_reg[13].ACLR
reset_n => W_ipending_reg[14].ACLR
reset_n => W_ipending_reg[15].ACLR
reset_n => W_ipending_reg[16].ACLR
reset_n => W_ipending_reg[17].ACLR
reset_n => W_ipending_reg[18].ACLR
reset_n => W_ipending_reg[19].ACLR
reset_n => W_ipending_reg[20].ACLR
reset_n => W_ipending_reg[21].ACLR
reset_n => W_ipending_reg[22].ACLR
reset_n => W_ipending_reg[23].ACLR
reset_n => W_ipending_reg[24].ACLR
reset_n => W_ipending_reg[25].ACLR
reset_n => W_ipending_reg[26].ACLR
reset_n => W_ipending_reg[27].ACLR
reset_n => W_ipending_reg[28].ACLR
reset_n => W_ipending_reg[29].ACLR
reset_n => W_ipending_reg[30].ACLR
reset_n => W_ipending_reg[31].ACLR
reset_n => W_ienable_reg[0].ACLR
reset_n => W_ienable_reg[1].ACLR
reset_n => W_ienable_reg[2].ACLR
reset_n => W_ienable_reg[3].ACLR
reset_n => W_ienable_reg[4].ACLR
reset_n => W_ienable_reg[5].ACLR
reset_n => W_ienable_reg[6].ACLR
reset_n => W_ienable_reg[7].ACLR
reset_n => W_ienable_reg[8].ACLR
reset_n => W_ienable_reg[9].ACLR
reset_n => W_ienable_reg[10].ACLR
reset_n => W_ienable_reg[11].ACLR
reset_n => W_ienable_reg[12].ACLR
reset_n => W_ienable_reg[13].ACLR
reset_n => W_ienable_reg[14].ACLR
reset_n => W_ienable_reg[15].ACLR
reset_n => W_ienable_reg[16].ACLR
reset_n => W_ienable_reg[17].ACLR
reset_n => W_ienable_reg[18].ACLR
reset_n => W_ienable_reg[19].ACLR
reset_n => W_ienable_reg[20].ACLR
reset_n => W_ienable_reg[21].ACLR
reset_n => W_ienable_reg[22].ACLR
reset_n => W_ienable_reg[23].ACLR
reset_n => W_ienable_reg[24].ACLR
reset_n => W_ienable_reg[25].ACLR
reset_n => W_ienable_reg[26].ACLR
reset_n => W_ienable_reg[27].ACLR
reset_n => W_ienable_reg[28].ACLR
reset_n => W_ienable_reg[29].ACLR
reset_n => W_ienable_reg[30].ACLR
reset_n => W_ienable_reg[31].ACLR
reset_n => W_bstatus_reg.ACLR
reset_n => W_estatus_reg.ACLR
reset_n => W_status_reg_pie.ACLR
reset_n => W_cmp_result.ACLR
reset_n => W_control_rd_data[0].ACLR
reset_n => W_control_rd_data[1].ACLR
reset_n => W_valid.ACLR
reset_n => av_ld_byte3_data[0].ACLR
reset_n => av_ld_byte3_data[1].ACLR
reset_n => av_ld_byte3_data[2].ACLR
reset_n => av_ld_byte3_data[3].ACLR
reset_n => av_ld_byte3_data[4].ACLR
reset_n => av_ld_byte3_data[5].ACLR
reset_n => av_ld_byte3_data[6].ACLR
reset_n => av_ld_byte3_data[7].ACLR
reset_n => av_ld_byte2_data[0].ACLR
reset_n => av_ld_byte2_data[1].ACLR
reset_n => av_ld_byte2_data[2].ACLR
reset_n => av_ld_byte2_data[3].ACLR
reset_n => av_ld_byte2_data[4].ACLR
reset_n => av_ld_byte2_data[5].ACLR
reset_n => av_ld_byte2_data[6].ACLR
reset_n => av_ld_byte2_data[7].ACLR
reset_n => av_ld_byte1_data[0].ACLR
reset_n => av_ld_byte1_data[1].ACLR
reset_n => av_ld_byte1_data[2].ACLR
reset_n => av_ld_byte1_data[3].ACLR
reset_n => av_ld_byte1_data[4].ACLR
reset_n => av_ld_byte1_data[5].ACLR
reset_n => av_ld_byte1_data[6].ACLR
reset_n => av_ld_byte1_data[7].ACLR
reset_n => av_ld_byte0_data[0].ACLR
reset_n => av_ld_byte0_data[1].ACLR
reset_n => av_ld_byte0_data[2].ACLR
reset_n => av_ld_byte0_data[3].ACLR
reset_n => av_ld_byte0_data[4].ACLR
reset_n => av_ld_byte0_data[5].ACLR
reset_n => av_ld_byte0_data[6].ACLR
reset_n => av_ld_byte0_data[7].ACLR
reset_n => av_ld_aligning_data.ACLR
reset_n => av_ld_waiting_for_data.ACLR
reset_n => av_ld_align_cycle[0].ACLR
reset_n => av_ld_align_cycle[1].ACLR
reset_n => E_shift_rot_cnt[0].ACLR
reset_n => E_shift_rot_cnt[1].ACLR
reset_n => E_shift_rot_cnt[2].ACLR
reset_n => E_shift_rot_cnt[3].ACLR
reset_n => E_shift_rot_cnt[4].ACLR
reset_n => E_shift_rot_result[0].ACLR
reset_n => E_shift_rot_result[1].ACLR
reset_n => E_shift_rot_result[2].ACLR
reset_n => E_shift_rot_result[3].ACLR
reset_n => E_shift_rot_result[4].ACLR
reset_n => E_shift_rot_result[5].ACLR
reset_n => E_shift_rot_result[6].ACLR
reset_n => E_shift_rot_result[7].ACLR
reset_n => E_shift_rot_result[8].ACLR
reset_n => E_shift_rot_result[9].ACLR
reset_n => E_shift_rot_result[10].ACLR
reset_n => E_shift_rot_result[11].ACLR
reset_n => E_shift_rot_result[12].ACLR
reset_n => E_shift_rot_result[13].ACLR
reset_n => E_shift_rot_result[14].ACLR
reset_n => E_shift_rot_result[15].ACLR
reset_n => E_shift_rot_result[16].ACLR
reset_n => E_shift_rot_result[17].ACLR
reset_n => E_shift_rot_result[18].ACLR
reset_n => E_shift_rot_result[19].ACLR
reset_n => E_shift_rot_result[20].ACLR
reset_n => E_shift_rot_result[21].ACLR
reset_n => E_shift_rot_result[22].ACLR
reset_n => E_shift_rot_result[23].ACLR
reset_n => E_shift_rot_result[24].ACLR
reset_n => E_shift_rot_result[25].ACLR
reset_n => E_shift_rot_result[26].ACLR
reset_n => E_shift_rot_result[27].ACLR
reset_n => E_shift_rot_result[28].ACLR
reset_n => E_shift_rot_result[29].ACLR
reset_n => E_shift_rot_result[30].ACLR
reset_n => E_shift_rot_result[31].ACLR
reset_n => E_alu_sub.ACLR
reset_n => E_invert_arith_src_msb.ACLR
reset_n => E_src2[0].ACLR
reset_n => E_src2[1].ACLR
reset_n => E_src2[2].ACLR
reset_n => E_src2[3].ACLR
reset_n => E_src2[4].ACLR
reset_n => E_src2[5].ACLR
reset_n => E_src2[6].ACLR
reset_n => E_src2[7].ACLR
reset_n => E_src2[8].ACLR
reset_n => E_src2[9].ACLR
reset_n => E_src2[10].ACLR
reset_n => E_src2[11].ACLR
reset_n => E_src2[12].ACLR
reset_n => E_src2[13].ACLR
reset_n => E_src2[14].ACLR
reset_n => E_src2[15].ACLR
reset_n => E_src2[16].ACLR
reset_n => E_src2[17].ACLR
reset_n => E_src2[18].ACLR
reset_n => E_src2[19].ACLR
reset_n => E_src2[20].ACLR
reset_n => E_src2[21].ACLR
reset_n => E_src2[22].ACLR
reset_n => E_src2[23].ACLR
reset_n => E_src2[24].ACLR
reset_n => E_src2[25].ACLR
reset_n => E_src2[26].ACLR
reset_n => E_src2[27].ACLR
reset_n => E_src2[28].ACLR
reset_n => E_src2[29].ACLR
reset_n => E_src2[30].ACLR
reset_n => E_src2[31].ACLR
reset_n => E_src1[0].ACLR
reset_n => E_src1[1].ACLR
reset_n => E_src1[2].ACLR
reset_n => E_src1[3].ACLR
reset_n => E_src1[4].ACLR
reset_n => E_src1[5].ACLR
reset_n => E_src1[6].ACLR
reset_n => E_src1[7].ACLR
reset_n => E_src1[8].ACLR
reset_n => E_src1[9].ACLR
reset_n => E_src1[10].ACLR
reset_n => E_src1[11].ACLR
reset_n => E_src1[12].ACLR
reset_n => E_src1[13].ACLR
reset_n => E_src1[14].ACLR
reset_n => E_src1[15].ACLR
reset_n => E_src1[16].ACLR
reset_n => E_src1[17].ACLR
reset_n => E_src1[18].ACLR
reset_n => E_src1[19].ACLR
reset_n => E_src1[20].ACLR
reset_n => E_src1[21].ACLR
reset_n => E_src1[22].ACLR
reset_n => E_src1[23].ACLR
reset_n => E_src1[24].ACLR
reset_n => E_src1[25].ACLR
reset_n => E_src1[26].ACLR
reset_n => E_src1[27].ACLR
reset_n => E_src1[28].ACLR
reset_n => E_src1[29].ACLR
reset_n => E_src1[30].ACLR
reset_n => E_src1[31].ACLR
reset_n => E_new_inst.ACLR
reset_n => E_valid.ACLR
reset_n => R_src2_use_imm.ACLR
reset_n => R_compare_op[0].ACLR
reset_n => R_compare_op[1].ACLR
reset_n => R_logic_op[0].ACLR
reset_n => R_logic_op[1].ACLR
reset_n => R_dst_regnum[0].ACLR
reset_n => R_dst_regnum[1].ACLR
reset_n => R_dst_regnum[2].ACLR
reset_n => R_dst_regnum[3].ACLR
reset_n => R_dst_regnum[4].ACLR
reset_n => R_wr_dst_reg.ACLR
reset_n => R_valid.ACLR
reset_n => D_valid.ACLR
reset_n => D_iw[0].ACLR
reset_n => D_iw[1].ACLR
reset_n => D_iw[2].ACLR
reset_n => D_iw[3].ACLR
reset_n => D_iw[4].ACLR
reset_n => D_iw[5].ACLR
reset_n => D_iw[6].ACLR
reset_n => D_iw[7].ACLR
reset_n => D_iw[8].ACLR
reset_n => D_iw[9].ACLR
reset_n => D_iw[10].ACLR
reset_n => D_iw[11].ACLR
reset_n => D_iw[12].ACLR
reset_n => D_iw[13].ACLR
reset_n => D_iw[14].ACLR
reset_n => D_iw[15].ACLR
reset_n => D_iw[16].ACLR
reset_n => D_iw[17].ACLR
reset_n => D_iw[18].ACLR
reset_n => D_iw[19].ACLR
reset_n => D_iw[20].ACLR
reset_n => D_iw[21].ACLR
reset_n => D_iw[22].ACLR
reset_n => D_iw[23].ACLR
reset_n => D_iw[24].ACLR
reset_n => D_iw[25].ACLR
reset_n => D_iw[26].ACLR
reset_n => D_iw[27].ACLR
reset_n => D_iw[28].ACLR
reset_n => D_iw[29].ACLR
reset_n => D_iw[30].ACLR
reset_n => D_iw[31].ACLR
reset_n => hbreak_pending.ACLR
reset_n => wait_for_one_post_bret_inst.ACLR
reset_n => F_pc[0].ACLR
reset_n => F_pc[1].ACLR
reset_n => F_pc[2].ACLR
reset_n => F_pc[3].ACLR
reset_n => F_pc[4].ACLR
reset_n => F_pc[5].ACLR
reset_n => F_pc[6].ACLR
reset_n => F_pc[7].ACLR
reset_n => F_pc[8].ACLR
reset_n => F_pc[9].ACLR
reset_n => F_pc[10].ACLR
reset_n => F_pc[11].ACLR
reset_n => F_pc[12].ACLR
reset_n => F_pc[13].ACLR
reset_n => F_pc[14].ACLR
reset_n => F_pc[15].ACLR
reset_n => F_pc[16].ACLR
reset_n => F_pc[17].ACLR
reset_n => F_pc[18].ACLR
reset_n => F_pc[19].ACLR
reset_n => F_pc[20].ACLR
reset_n => F_pc[21].PRESET
reset_n => F_pc[22].ACLR
reset_n => internal_i_read.PRESET
reset_n => d_writedata[0]~reg0.ACLR
reset_n => d_writedata[1]~reg0.ACLR
reset_n => d_writedata[2]~reg0.ACLR
reset_n => d_writedata[3]~reg0.ACLR
reset_n => d_writedata[4]~reg0.ACLR
reset_n => d_writedata[5]~reg0.ACLR
reset_n => d_writedata[6]~reg0.ACLR
reset_n => d_writedata[7]~reg0.ACLR
reset_n => d_writedata[8]~reg0.ACLR
reset_n => d_writedata[9]~reg0.ACLR
reset_n => d_writedata[10]~reg0.ACLR
reset_n => d_writedata[11]~reg0.ACLR
reset_n => d_writedata[12]~reg0.ACLR
reset_n => d_writedata[13]~reg0.ACLR
reset_n => d_writedata[14]~reg0.ACLR
reset_n => d_writedata[15]~reg0.ACLR
reset_n => d_writedata[16]~reg0.ACLR
reset_n => d_writedata[17]~reg0.ACLR
reset_n => d_writedata[18]~reg0.ACLR
reset_n => d_writedata[19]~reg0.ACLR
reset_n => d_writedata[20]~reg0.ACLR
reset_n => d_writedata[21]~reg0.ACLR
reset_n => d_writedata[22]~reg0.ACLR
reset_n => d_writedata[23]~reg0.ACLR
reset_n => d_writedata[24]~reg0.ACLR
reset_n => d_writedata[25]~reg0.ACLR
reset_n => d_writedata[26]~reg0.ACLR
reset_n => d_writedata[27]~reg0.ACLR
reset_n => d_writedata[28]~reg0.ACLR
reset_n => d_writedata[29]~reg0.ACLR
reset_n => d_writedata[30]~reg0.ACLR
reset_n => d_writedata[31]~reg0.ACLR
reset_n => internal_d_read.ACLR
reset_n => internal_d_byteenable[0].ACLR
reset_n => internal_d_byteenable[1].ACLR
reset_n => internal_d_byteenable[2].ACLR
reset_n => internal_d_byteenable[3].ACLR
reset_n => W_alu_result[31].ACLR
reset_n => W_alu_result[30].ACLR
reset_n => W_alu_result[29].ACLR
reset_n => W_alu_result[28].ACLR
reset_n => W_alu_result[27].ACLR
reset_n => W_alu_result[26].ACLR
reset_n => W_alu_result[25].ACLR
reset_n => W_alu_result[24].ACLR
reset_n => W_alu_result[23].ACLR
reset_n => W_alu_result[22].ACLR
reset_n => W_alu_result[21].ACLR
reset_n => W_alu_result[20].ACLR
reset_n => W_alu_result[19].ACLR
reset_n => W_alu_result[18].ACLR
reset_n => W_alu_result[17].ACLR
reset_n => W_alu_result[16].ACLR
reset_n => W_alu_result[15].ACLR
reset_n => W_alu_result[14].ACLR
reset_n => W_alu_result[13].ACLR
reset_n => W_alu_result[12].ACLR
reset_n => W_alu_result[11].ACLR
reset_n => W_alu_result[10].ACLR
reset_n => W_alu_result[9].ACLR
reset_n => W_alu_result[8].ACLR
reset_n => W_alu_result[7].ACLR
reset_n => W_alu_result[6].ACLR
reset_n => W_alu_result[5].ACLR
reset_n => W_alu_result[4].ACLR
reset_n => W_alu_result[3].ACLR
reset_n => W_alu_result[2].ACLR
reset_n => W_alu_result[1].ACLR
reset_n => W_alu_result[0].ACLR
d_address[0] <= W_alu_result[0].DB_MAX_OUTPUT_PORT_TYPE
d_address[1] <= W_alu_result[1].DB_MAX_OUTPUT_PORT_TYPE
d_address[2] <= W_alu_result[2].DB_MAX_OUTPUT_PORT_TYPE
d_address[3] <= W_alu_result[3].DB_MAX_OUTPUT_PORT_TYPE
d_address[4] <= W_alu_result[4].DB_MAX_OUTPUT_PORT_TYPE
d_address[5] <= W_alu_result[5].DB_MAX_OUTPUT_PORT_TYPE
d_address[6] <= W_alu_result[6].DB_MAX_OUTPUT_PORT_TYPE
d_address[7] <= W_alu_result[7].DB_MAX_OUTPUT_PORT_TYPE
d_address[8] <= W_alu_result[8].DB_MAX_OUTPUT_PORT_TYPE
d_address[9] <= W_alu_result[9].DB_MAX_OUTPUT_PORT_TYPE
d_address[10] <= W_alu_result[10].DB_MAX_OUTPUT_PORT_TYPE
d_address[11] <= W_alu_result[11].DB_MAX_OUTPUT_PORT_TYPE
d_address[12] <= W_alu_result[12].DB_MAX_OUTPUT_PORT_TYPE
d_address[13] <= W_alu_result[13].DB_MAX_OUTPUT_PORT_TYPE
d_address[14] <= W_alu_result[14].DB_MAX_OUTPUT_PORT_TYPE
d_address[15] <= W_alu_result[15].DB_MAX_OUTPUT_PORT_TYPE
d_address[16] <= W_alu_result[16].DB_MAX_OUTPUT_PORT_TYPE
d_address[17] <= W_alu_result[17].DB_MAX_OUTPUT_PORT_TYPE
d_address[18] <= W_alu_result[18].DB_MAX_OUTPUT_PORT_TYPE
d_address[19] <= W_alu_result[19].DB_MAX_OUTPUT_PORT_TYPE
d_address[20] <= W_alu_result[20].DB_MAX_OUTPUT_PORT_TYPE
d_address[21] <= W_alu_result[21].DB_MAX_OUTPUT_PORT_TYPE
d_address[22] <= W_alu_result[22].DB_MAX_OUTPUT_PORT_TYPE
d_address[23] <= W_alu_result[23].DB_MAX_OUTPUT_PORT_TYPE
d_address[24] <= W_alu_result[24].DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[0] <= internal_d_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[1] <= internal_d_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[2] <= internal_d_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[3] <= internal_d_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
d_read <= internal_d_read.DB_MAX_OUTPUT_PORT_TYPE
d_write <= cpu_test_bench:the_cpu_test_bench.d_write
d_writedata[0] <= d_writedata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[1] <= d_writedata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[2] <= d_writedata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[3] <= d_writedata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[4] <= d_writedata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[5] <= d_writedata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[6] <= d_writedata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[7] <= d_writedata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[8] <= d_writedata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[9] <= d_writedata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[10] <= d_writedata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[11] <= d_writedata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[12] <= d_writedata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[13] <= d_writedata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[14] <= d_writedata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[15] <= d_writedata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[16] <= d_writedata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[17] <= d_writedata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[18] <= d_writedata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[19] <= d_writedata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[20] <= d_writedata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[21] <= d_writedata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[22] <= d_writedata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[23] <= d_writedata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[24] <= d_writedata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[25] <= d_writedata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[26] <= d_writedata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[27] <= d_writedata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[28] <= d_writedata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[29] <= d_writedata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[30] <= d_writedata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[31] <= d_writedata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_address[0] <= <GND>
i_address[1] <= <GND>
i_address[2] <= internal_i_address[2].DB_MAX_OUTPUT_PORT_TYPE
i_address[3] <= internal_i_address[3].DB_MAX_OUTPUT_PORT_TYPE
i_address[4] <= internal_i_address[4].DB_MAX_OUTPUT_PORT_TYPE
i_address[5] <= internal_i_address[5].DB_MAX_OUTPUT_PORT_TYPE
i_address[6] <= internal_i_address[6].DB_MAX_OUTPUT_PORT_TYPE
i_address[7] <= internal_i_address[7].DB_MAX_OUTPUT_PORT_TYPE
i_address[8] <= internal_i_address[8].DB_MAX_OUTPUT_PORT_TYPE
i_address[9] <= internal_i_address[9].DB_MAX_OUTPUT_PORT_TYPE
i_address[10] <= internal_i_address[10].DB_MAX_OUTPUT_PORT_TYPE
i_address[11] <= internal_i_address[11].DB_MAX_OUTPUT_PORT_TYPE
i_address[12] <= internal_i_address[12].DB_MAX_OUTPUT_PORT_TYPE
i_address[13] <= internal_i_address[13].DB_MAX_OUTPUT_PORT_TYPE
i_address[14] <= internal_i_address[14].DB_MAX_OUTPUT_PORT_TYPE
i_address[15] <= internal_i_address[15].DB_MAX_OUTPUT_PORT_TYPE
i_address[16] <= internal_i_address[16].DB_MAX_OUTPUT_PORT_TYPE
i_address[17] <= internal_i_address[17].DB_MAX_OUTPUT_PORT_TYPE
i_address[18] <= internal_i_address[18].DB_MAX_OUTPUT_PORT_TYPE
i_address[19] <= internal_i_address[19].DB_MAX_OUTPUT_PORT_TYPE
i_address[20] <= internal_i_address[20].DB_MAX_OUTPUT_PORT_TYPE
i_address[21] <= internal_i_address[21].DB_MAX_OUTPUT_PORT_TYPE
i_address[22] <= internal_i_address[22].DB_MAX_OUTPUT_PORT_TYPE
i_address[23] <= internal_i_address[23].DB_MAX_OUTPUT_PORT_TYPE
i_address[24] <= internal_i_address[24].DB_MAX_OUTPUT_PORT_TYPE
i_read <= internal_i_read.DB_MAX_OUTPUT_PORT_TYPE
jtag_debug_module_debugaccess_to_roms <= cpu_nios2_oci:the_cpu_nios2_oci.jtag_debug_module_debugaccess_to_roms
jtag_debug_module_readdata[0] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[0]
jtag_debug_module_readdata[1] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[1]
jtag_debug_module_readdata[2] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[2]
jtag_debug_module_readdata[3] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[3]
jtag_debug_module_readdata[4] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[4]
jtag_debug_module_readdata[5] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[5]
jtag_debug_module_readdata[6] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[6]
jtag_debug_module_readdata[7] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[7]
jtag_debug_module_readdata[8] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[8]
jtag_debug_module_readdata[9] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[9]
jtag_debug_module_readdata[10] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[10]
jtag_debug_module_readdata[11] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[11]
jtag_debug_module_readdata[12] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[12]
jtag_debug_module_readdata[13] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[13]
jtag_debug_module_readdata[14] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[14]
jtag_debug_module_readdata[15] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[15]
jtag_debug_module_readdata[16] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[16]
jtag_debug_module_readdata[17] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[17]
jtag_debug_module_readdata[18] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[18]
jtag_debug_module_readdata[19] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[19]
jtag_debug_module_readdata[20] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[20]
jtag_debug_module_readdata[21] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[21]
jtag_debug_module_readdata[22] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[22]
jtag_debug_module_readdata[23] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[23]
jtag_debug_module_readdata[24] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[24]
jtag_debug_module_readdata[25] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[25]
jtag_debug_module_readdata[26] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[26]
jtag_debug_module_readdata[27] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[27]
jtag_debug_module_readdata[28] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[28]
jtag_debug_module_readdata[29] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[29]
jtag_debug_module_readdata[30] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[30]
jtag_debug_module_readdata[31] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[31]
jtag_debug_module_resetrequest <= cpu_nios2_oci:the_cpu_nios2_oci.resetrequest


|ifv|nios:NIOS|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench
D_iw[0] => ~NO_FANOUT~
D_iw[1] => ~NO_FANOUT~
D_iw[2] => ~NO_FANOUT~
D_iw[3] => ~NO_FANOUT~
D_iw[4] => ~NO_FANOUT~
D_iw[5] => ~NO_FANOUT~
D_iw[6] => ~NO_FANOUT~
D_iw[7] => ~NO_FANOUT~
D_iw[8] => ~NO_FANOUT~
D_iw[9] => ~NO_FANOUT~
D_iw[10] => ~NO_FANOUT~
D_iw[11] => ~NO_FANOUT~
D_iw[12] => ~NO_FANOUT~
D_iw[13] => ~NO_FANOUT~
D_iw[14] => ~NO_FANOUT~
D_iw[15] => ~NO_FANOUT~
D_iw[16] => ~NO_FANOUT~
D_iw[17] => ~NO_FANOUT~
D_iw[18] => ~NO_FANOUT~
D_iw[19] => ~NO_FANOUT~
D_iw[20] => ~NO_FANOUT~
D_iw[21] => ~NO_FANOUT~
D_iw[22] => ~NO_FANOUT~
D_iw[23] => ~NO_FANOUT~
D_iw[24] => ~NO_FANOUT~
D_iw[25] => ~NO_FANOUT~
D_iw[26] => ~NO_FANOUT~
D_iw[27] => ~NO_FANOUT~
D_iw[28] => ~NO_FANOUT~
D_iw[29] => ~NO_FANOUT~
D_iw[30] => ~NO_FANOUT~
D_iw[31] => ~NO_FANOUT~
D_iw_op[0] => ~NO_FANOUT~
D_iw_op[1] => ~NO_FANOUT~
D_iw_op[2] => ~NO_FANOUT~
D_iw_op[3] => ~NO_FANOUT~
D_iw_op[4] => ~NO_FANOUT~
D_iw_op[5] => ~NO_FANOUT~
D_iw_opx[0] => ~NO_FANOUT~
D_iw_opx[1] => ~NO_FANOUT~
D_iw_opx[2] => ~NO_FANOUT~
D_iw_opx[3] => ~NO_FANOUT~
D_iw_opx[4] => ~NO_FANOUT~
D_iw_opx[5] => ~NO_FANOUT~
D_valid => ~NO_FANOUT~
E_alu_result[0] => ~NO_FANOUT~
E_alu_result[1] => ~NO_FANOUT~
E_alu_result[2] => ~NO_FANOUT~
E_alu_result[3] => ~NO_FANOUT~
E_alu_result[4] => ~NO_FANOUT~
E_alu_result[5] => ~NO_FANOUT~
E_alu_result[6] => ~NO_FANOUT~
E_alu_result[7] => ~NO_FANOUT~
E_alu_result[8] => ~NO_FANOUT~
E_alu_result[9] => ~NO_FANOUT~
E_alu_result[10] => ~NO_FANOUT~
E_alu_result[11] => ~NO_FANOUT~
E_alu_result[12] => ~NO_FANOUT~
E_alu_result[13] => ~NO_FANOUT~
E_alu_result[14] => ~NO_FANOUT~
E_alu_result[15] => ~NO_FANOUT~
E_alu_result[16] => ~NO_FANOUT~
E_alu_result[17] => ~NO_FANOUT~
E_alu_result[18] => ~NO_FANOUT~
E_alu_result[19] => ~NO_FANOUT~
E_alu_result[20] => ~NO_FANOUT~
E_alu_result[21] => ~NO_FANOUT~
E_alu_result[22] => ~NO_FANOUT~
E_alu_result[23] => ~NO_FANOUT~
E_alu_result[24] => ~NO_FANOUT~
E_alu_result[25] => ~NO_FANOUT~
E_alu_result[26] => ~NO_FANOUT~
E_alu_result[27] => ~NO_FANOUT~
E_alu_result[28] => ~NO_FANOUT~
E_alu_result[29] => ~NO_FANOUT~
E_alu_result[30] => ~NO_FANOUT~
E_alu_result[31] => ~NO_FANOUT~
E_mem_byte_en[0] => ~NO_FANOUT~
E_mem_byte_en[1] => ~NO_FANOUT~
E_mem_byte_en[2] => ~NO_FANOUT~
E_mem_byte_en[3] => ~NO_FANOUT~
E_st_data[0] => ~NO_FANOUT~
E_st_data[1] => ~NO_FANOUT~
E_st_data[2] => ~NO_FANOUT~
E_st_data[3] => ~NO_FANOUT~
E_st_data[4] => ~NO_FANOUT~
E_st_data[5] => ~NO_FANOUT~
E_st_data[6] => ~NO_FANOUT~
E_st_data[7] => ~NO_FANOUT~
E_st_data[8] => ~NO_FANOUT~
E_st_data[9] => ~NO_FANOUT~
E_st_data[10] => ~NO_FANOUT~
E_st_data[11] => ~NO_FANOUT~
E_st_data[12] => ~NO_FANOUT~
E_st_data[13] => ~NO_FANOUT~
E_st_data[14] => ~NO_FANOUT~
E_st_data[15] => ~NO_FANOUT~
E_st_data[16] => ~NO_FANOUT~
E_st_data[17] => ~NO_FANOUT~
E_st_data[18] => ~NO_FANOUT~
E_st_data[19] => ~NO_FANOUT~
E_st_data[20] => ~NO_FANOUT~
E_st_data[21] => ~NO_FANOUT~
E_st_data[22] => ~NO_FANOUT~
E_st_data[23] => ~NO_FANOUT~
E_st_data[24] => ~NO_FANOUT~
E_st_data[25] => ~NO_FANOUT~
E_st_data[26] => ~NO_FANOUT~
E_st_data[27] => ~NO_FANOUT~
E_st_data[28] => ~NO_FANOUT~
E_st_data[29] => ~NO_FANOUT~
E_st_data[30] => ~NO_FANOUT~
E_st_data[31] => ~NO_FANOUT~
E_valid => ~NO_FANOUT~
F_pcb[0] => ~NO_FANOUT~
F_pcb[1] => ~NO_FANOUT~
F_pcb[2] => ~NO_FANOUT~
F_pcb[3] => ~NO_FANOUT~
F_pcb[4] => ~NO_FANOUT~
F_pcb[5] => ~NO_FANOUT~
F_pcb[6] => ~NO_FANOUT~
F_pcb[7] => ~NO_FANOUT~
F_pcb[8] => ~NO_FANOUT~
F_pcb[9] => ~NO_FANOUT~
F_pcb[10] => ~NO_FANOUT~
F_pcb[11] => ~NO_FANOUT~
F_pcb[12] => ~NO_FANOUT~
F_pcb[13] => ~NO_FANOUT~
F_pcb[14] => ~NO_FANOUT~
F_pcb[15] => ~NO_FANOUT~
F_pcb[16] => ~NO_FANOUT~
F_pcb[17] => ~NO_FANOUT~
F_pcb[18] => ~NO_FANOUT~
F_pcb[19] => ~NO_FANOUT~
F_pcb[20] => ~NO_FANOUT~
F_pcb[21] => ~NO_FANOUT~
F_pcb[22] => ~NO_FANOUT~
F_pcb[23] => ~NO_FANOUT~
F_pcb[24] => ~NO_FANOUT~
F_valid => ~NO_FANOUT~
R_ctrl_exception => ~NO_FANOUT~
R_ctrl_ld => ~NO_FANOUT~
R_ctrl_ld_non_io => ~NO_FANOUT~
R_dst_regnum[0] => ~NO_FANOUT~
R_dst_regnum[1] => ~NO_FANOUT~
R_dst_regnum[2] => ~NO_FANOUT~
R_dst_regnum[3] => ~NO_FANOUT~
R_dst_regnum[4] => ~NO_FANOUT~
R_wr_dst_reg => ~NO_FANOUT~
W_bstatus_reg => ~NO_FANOUT~
W_cmp_result => ~NO_FANOUT~
W_estatus_reg => ~NO_FANOUT~
W_ienable_reg[0] => ~NO_FANOUT~
W_ienable_reg[1] => ~NO_FANOUT~
W_ienable_reg[2] => ~NO_FANOUT~
W_ienable_reg[3] => ~NO_FANOUT~
W_ienable_reg[4] => ~NO_FANOUT~
W_ienable_reg[5] => ~NO_FANOUT~
W_ienable_reg[6] => ~NO_FANOUT~
W_ienable_reg[7] => ~NO_FANOUT~
W_ienable_reg[8] => ~NO_FANOUT~
W_ienable_reg[9] => ~NO_FANOUT~
W_ienable_reg[10] => ~NO_FANOUT~
W_ienable_reg[11] => ~NO_FANOUT~
W_ienable_reg[12] => ~NO_FANOUT~
W_ienable_reg[13] => ~NO_FANOUT~
W_ienable_reg[14] => ~NO_FANOUT~
W_ienable_reg[15] => ~NO_FANOUT~
W_ienable_reg[16] => ~NO_FANOUT~
W_ienable_reg[17] => ~NO_FANOUT~
W_ienable_reg[18] => ~NO_FANOUT~
W_ienable_reg[19] => ~NO_FANOUT~
W_ienable_reg[20] => ~NO_FANOUT~
W_ienable_reg[21] => ~NO_FANOUT~
W_ienable_reg[22] => ~NO_FANOUT~
W_ienable_reg[23] => ~NO_FANOUT~
W_ienable_reg[24] => ~NO_FANOUT~
W_ienable_reg[25] => ~NO_FANOUT~
W_ienable_reg[26] => ~NO_FANOUT~
W_ienable_reg[27] => ~NO_FANOUT~
W_ienable_reg[28] => ~NO_FANOUT~
W_ienable_reg[29] => ~NO_FANOUT~
W_ienable_reg[30] => ~NO_FANOUT~
W_ienable_reg[31] => ~NO_FANOUT~
W_ipending_reg[0] => ~NO_FANOUT~
W_ipending_reg[1] => ~NO_FANOUT~
W_ipending_reg[2] => ~NO_FANOUT~
W_ipending_reg[3] => ~NO_FANOUT~
W_ipending_reg[4] => ~NO_FANOUT~
W_ipending_reg[5] => ~NO_FANOUT~
W_ipending_reg[6] => ~NO_FANOUT~
W_ipending_reg[7] => ~NO_FANOUT~
W_ipending_reg[8] => ~NO_FANOUT~
W_ipending_reg[9] => ~NO_FANOUT~
W_ipending_reg[10] => ~NO_FANOUT~
W_ipending_reg[11] => ~NO_FANOUT~
W_ipending_reg[12] => ~NO_FANOUT~
W_ipending_reg[13] => ~NO_FANOUT~
W_ipending_reg[14] => ~NO_FANOUT~
W_ipending_reg[15] => ~NO_FANOUT~
W_ipending_reg[16] => ~NO_FANOUT~
W_ipending_reg[17] => ~NO_FANOUT~
W_ipending_reg[18] => ~NO_FANOUT~
W_ipending_reg[19] => ~NO_FANOUT~
W_ipending_reg[20] => ~NO_FANOUT~
W_ipending_reg[21] => ~NO_FANOUT~
W_ipending_reg[22] => ~NO_FANOUT~
W_ipending_reg[23] => ~NO_FANOUT~
W_ipending_reg[24] => ~NO_FANOUT~
W_ipending_reg[25] => ~NO_FANOUT~
W_ipending_reg[26] => ~NO_FANOUT~
W_ipending_reg[27] => ~NO_FANOUT~
W_ipending_reg[28] => ~NO_FANOUT~
W_ipending_reg[29] => ~NO_FANOUT~
W_ipending_reg[30] => ~NO_FANOUT~
W_ipending_reg[31] => ~NO_FANOUT~
W_mem_baddr[0] => ~NO_FANOUT~
W_mem_baddr[1] => ~NO_FANOUT~
W_mem_baddr[2] => ~NO_FANOUT~
W_mem_baddr[3] => ~NO_FANOUT~
W_mem_baddr[4] => ~NO_FANOUT~
W_mem_baddr[5] => ~NO_FANOUT~
W_mem_baddr[6] => ~NO_FANOUT~
W_mem_baddr[7] => ~NO_FANOUT~
W_mem_baddr[8] => ~NO_FANOUT~
W_mem_baddr[9] => ~NO_FANOUT~
W_mem_baddr[10] => ~NO_FANOUT~
W_mem_baddr[11] => ~NO_FANOUT~
W_mem_baddr[12] => ~NO_FANOUT~
W_mem_baddr[13] => ~NO_FANOUT~
W_mem_baddr[14] => ~NO_FANOUT~
W_mem_baddr[15] => ~NO_FANOUT~
W_mem_baddr[16] => ~NO_FANOUT~
W_mem_baddr[17] => ~NO_FANOUT~
W_mem_baddr[18] => ~NO_FANOUT~
W_mem_baddr[19] => ~NO_FANOUT~
W_mem_baddr[20] => ~NO_FANOUT~
W_mem_baddr[21] => ~NO_FANOUT~
W_mem_baddr[22] => ~NO_FANOUT~
W_mem_baddr[23] => ~NO_FANOUT~
W_mem_baddr[24] => ~NO_FANOUT~
W_status_reg => ~NO_FANOUT~
W_valid => ~NO_FANOUT~
W_wr_data[0] => ~NO_FANOUT~
W_wr_data[1] => ~NO_FANOUT~
W_wr_data[2] => ~NO_FANOUT~
W_wr_data[3] => ~NO_FANOUT~
W_wr_data[4] => ~NO_FANOUT~
W_wr_data[5] => ~NO_FANOUT~
W_wr_data[6] => ~NO_FANOUT~
W_wr_data[7] => ~NO_FANOUT~
W_wr_data[8] => ~NO_FANOUT~
W_wr_data[9] => ~NO_FANOUT~
W_wr_data[10] => ~NO_FANOUT~
W_wr_data[11] => ~NO_FANOUT~
W_wr_data[12] => ~NO_FANOUT~
W_wr_data[13] => ~NO_FANOUT~
W_wr_data[14] => ~NO_FANOUT~
W_wr_data[15] => ~NO_FANOUT~
W_wr_data[16] => ~NO_FANOUT~
W_wr_data[17] => ~NO_FANOUT~
W_wr_data[18] => ~NO_FANOUT~
W_wr_data[19] => ~NO_FANOUT~
W_wr_data[20] => ~NO_FANOUT~
W_wr_data[21] => ~NO_FANOUT~
W_wr_data[22] => ~NO_FANOUT~
W_wr_data[23] => ~NO_FANOUT~
W_wr_data[24] => ~NO_FANOUT~
W_wr_data[25] => ~NO_FANOUT~
W_wr_data[26] => ~NO_FANOUT~
W_wr_data[27] => ~NO_FANOUT~
W_wr_data[28] => ~NO_FANOUT~
W_wr_data[29] => ~NO_FANOUT~
W_wr_data[30] => ~NO_FANOUT~
W_wr_data[31] => ~NO_FANOUT~
av_ld_data_aligned_unfiltered[0] => av_ld_data_aligned_filtered[0].DATAIN
av_ld_data_aligned_unfiltered[1] => av_ld_data_aligned_filtered[1].DATAIN
av_ld_data_aligned_unfiltered[2] => av_ld_data_aligned_filtered[2].DATAIN
av_ld_data_aligned_unfiltered[3] => av_ld_data_aligned_filtered[3].DATAIN
av_ld_data_aligned_unfiltered[4] => av_ld_data_aligned_filtered[4].DATAIN
av_ld_data_aligned_unfiltered[5] => av_ld_data_aligned_filtered[5].DATAIN
av_ld_data_aligned_unfiltered[6] => av_ld_data_aligned_filtered[6].DATAIN
av_ld_data_aligned_unfiltered[7] => av_ld_data_aligned_filtered[7].DATAIN
av_ld_data_aligned_unfiltered[8] => av_ld_data_aligned_filtered[8].DATAIN
av_ld_data_aligned_unfiltered[9] => av_ld_data_aligned_filtered[9].DATAIN
av_ld_data_aligned_unfiltered[10] => av_ld_data_aligned_filtered[10].DATAIN
av_ld_data_aligned_unfiltered[11] => av_ld_data_aligned_filtered[11].DATAIN
av_ld_data_aligned_unfiltered[12] => av_ld_data_aligned_filtered[12].DATAIN
av_ld_data_aligned_unfiltered[13] => av_ld_data_aligned_filtered[13].DATAIN
av_ld_data_aligned_unfiltered[14] => av_ld_data_aligned_filtered[14].DATAIN
av_ld_data_aligned_unfiltered[15] => av_ld_data_aligned_filtered[15].DATAIN
av_ld_data_aligned_unfiltered[16] => av_ld_data_aligned_filtered[16].DATAIN
av_ld_data_aligned_unfiltered[17] => av_ld_data_aligned_filtered[17].DATAIN
av_ld_data_aligned_unfiltered[18] => av_ld_data_aligned_filtered[18].DATAIN
av_ld_data_aligned_unfiltered[19] => av_ld_data_aligned_filtered[19].DATAIN
av_ld_data_aligned_unfiltered[20] => av_ld_data_aligned_filtered[20].DATAIN
av_ld_data_aligned_unfiltered[21] => av_ld_data_aligned_filtered[21].DATAIN
av_ld_data_aligned_unfiltered[22] => av_ld_data_aligned_filtered[22].DATAIN
av_ld_data_aligned_unfiltered[23] => av_ld_data_aligned_filtered[23].DATAIN
av_ld_data_aligned_unfiltered[24] => av_ld_data_aligned_filtered[24].DATAIN
av_ld_data_aligned_unfiltered[25] => av_ld_data_aligned_filtered[25].DATAIN
av_ld_data_aligned_unfiltered[26] => av_ld_data_aligned_filtered[26].DATAIN
av_ld_data_aligned_unfiltered[27] => av_ld_data_aligned_filtered[27].DATAIN
av_ld_data_aligned_unfiltered[28] => av_ld_data_aligned_filtered[28].DATAIN
av_ld_data_aligned_unfiltered[29] => av_ld_data_aligned_filtered[29].DATAIN
av_ld_data_aligned_unfiltered[30] => av_ld_data_aligned_filtered[30].DATAIN
av_ld_data_aligned_unfiltered[31] => av_ld_data_aligned_filtered[31].DATAIN
clk => internal_d_write1.CLK
d_address[0] => ~NO_FANOUT~
d_address[1] => ~NO_FANOUT~
d_address[2] => ~NO_FANOUT~
d_address[3] => ~NO_FANOUT~
d_address[4] => ~NO_FANOUT~
d_address[5] => ~NO_FANOUT~
d_address[6] => ~NO_FANOUT~
d_address[7] => ~NO_FANOUT~
d_address[8] => ~NO_FANOUT~
d_address[9] => ~NO_FANOUT~
d_address[10] => ~NO_FANOUT~
d_address[11] => ~NO_FANOUT~
d_address[12] => ~NO_FANOUT~
d_address[13] => ~NO_FANOUT~
d_address[14] => ~NO_FANOUT~
d_address[15] => ~NO_FANOUT~
d_address[16] => ~NO_FANOUT~
d_address[17] => ~NO_FANOUT~
d_address[18] => ~NO_FANOUT~
d_address[19] => ~NO_FANOUT~
d_address[20] => ~NO_FANOUT~
d_address[21] => ~NO_FANOUT~
d_address[22] => ~NO_FANOUT~
d_address[23] => ~NO_FANOUT~
d_address[24] => ~NO_FANOUT~
d_byteenable[0] => ~NO_FANOUT~
d_byteenable[1] => ~NO_FANOUT~
d_byteenable[2] => ~NO_FANOUT~
d_byteenable[3] => ~NO_FANOUT~
d_read => ~NO_FANOUT~
d_write_nxt => internal_d_write1.DATAIN
i_address[0] => ~NO_FANOUT~
i_address[1] => ~NO_FANOUT~
i_address[2] => ~NO_FANOUT~
i_address[3] => ~NO_FANOUT~
i_address[4] => ~NO_FANOUT~
i_address[5] => ~NO_FANOUT~
i_address[6] => ~NO_FANOUT~
i_address[7] => ~NO_FANOUT~
i_address[8] => ~NO_FANOUT~
i_address[9] => ~NO_FANOUT~
i_address[10] => ~NO_FANOUT~
i_address[11] => ~NO_FANOUT~
i_address[12] => ~NO_FANOUT~
i_address[13] => ~NO_FANOUT~
i_address[14] => ~NO_FANOUT~
i_address[15] => ~NO_FANOUT~
i_address[16] => ~NO_FANOUT~
i_address[17] => ~NO_FANOUT~
i_address[18] => ~NO_FANOUT~
i_address[19] => ~NO_FANOUT~
i_address[20] => ~NO_FANOUT~
i_address[21] => ~NO_FANOUT~
i_address[22] => ~NO_FANOUT~
i_address[23] => ~NO_FANOUT~
i_address[24] => ~NO_FANOUT~
i_read => ~NO_FANOUT~
i_readdata[0] => ~NO_FANOUT~
i_readdata[1] => ~NO_FANOUT~
i_readdata[2] => ~NO_FANOUT~
i_readdata[3] => ~NO_FANOUT~
i_readdata[4] => ~NO_FANOUT~
i_readdata[5] => ~NO_FANOUT~
i_readdata[6] => ~NO_FANOUT~
i_readdata[7] => ~NO_FANOUT~
i_readdata[8] => ~NO_FANOUT~
i_readdata[9] => ~NO_FANOUT~
i_readdata[10] => ~NO_FANOUT~
i_readdata[11] => ~NO_FANOUT~
i_readdata[12] => ~NO_FANOUT~
i_readdata[13] => ~NO_FANOUT~
i_readdata[14] => ~NO_FANOUT~
i_readdata[15] => ~NO_FANOUT~
i_readdata[16] => ~NO_FANOUT~
i_readdata[17] => ~NO_FANOUT~
i_readdata[18] => ~NO_FANOUT~
i_readdata[19] => ~NO_FANOUT~
i_readdata[20] => ~NO_FANOUT~
i_readdata[21] => ~NO_FANOUT~
i_readdata[22] => ~NO_FANOUT~
i_readdata[23] => ~NO_FANOUT~
i_readdata[24] => ~NO_FANOUT~
i_readdata[25] => ~NO_FANOUT~
i_readdata[26] => ~NO_FANOUT~
i_readdata[27] => ~NO_FANOUT~
i_readdata[28] => ~NO_FANOUT~
i_readdata[29] => ~NO_FANOUT~
i_readdata[30] => ~NO_FANOUT~
i_readdata[31] => ~NO_FANOUT~
i_waitrequest => ~NO_FANOUT~
reset_n => internal_d_write1.ACLR
av_ld_data_aligned_filtered[0] <= av_ld_data_aligned_unfiltered[0].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[1] <= av_ld_data_aligned_unfiltered[1].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[2] <= av_ld_data_aligned_unfiltered[2].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[3] <= av_ld_data_aligned_unfiltered[3].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[4] <= av_ld_data_aligned_unfiltered[4].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[5] <= av_ld_data_aligned_unfiltered[5].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[6] <= av_ld_data_aligned_unfiltered[6].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[7] <= av_ld_data_aligned_unfiltered[7].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[8] <= av_ld_data_aligned_unfiltered[8].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[9] <= av_ld_data_aligned_unfiltered[9].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[10] <= av_ld_data_aligned_unfiltered[10].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[11] <= av_ld_data_aligned_unfiltered[11].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[12] <= av_ld_data_aligned_unfiltered[12].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[13] <= av_ld_data_aligned_unfiltered[13].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[14] <= av_ld_data_aligned_unfiltered[14].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[15] <= av_ld_data_aligned_unfiltered[15].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[16] <= av_ld_data_aligned_unfiltered[16].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[17] <= av_ld_data_aligned_unfiltered[17].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[18] <= av_ld_data_aligned_unfiltered[18].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[19] <= av_ld_data_aligned_unfiltered[19].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[20] <= av_ld_data_aligned_unfiltered[20].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[21] <= av_ld_data_aligned_unfiltered[21].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[22] <= av_ld_data_aligned_unfiltered[22].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[23] <= av_ld_data_aligned_unfiltered[23].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[24] <= av_ld_data_aligned_unfiltered[24].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[25] <= av_ld_data_aligned_unfiltered[25].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[26] <= av_ld_data_aligned_unfiltered[26].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[27] <= av_ld_data_aligned_unfiltered[27].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[28] <= av_ld_data_aligned_unfiltered[28].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[29] <= av_ld_data_aligned_unfiltered[29].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[30] <= av_ld_data_aligned_unfiltered[30].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[31] <= av_ld_data_aligned_unfiltered[31].DB_MAX_OUTPUT_PORT_TYPE
d_write <= internal_d_write1.DB_MAX_OUTPUT_PORT_TYPE


|ifv|nios:NIOS|cpu:the_cpu|cpu_rf_module:cpu_rf
address_a[0] => altsyncram:the_altsyncram.address_a[0]
address_a[1] => altsyncram:the_altsyncram.address_a[1]
address_a[2] => altsyncram:the_altsyncram.address_a[2]
address_a[3] => altsyncram:the_altsyncram.address_a[3]
address_a[4] => altsyncram:the_altsyncram.address_a[4]
address_b[0] => altsyncram:the_altsyncram.address_b[0]
address_b[1] => altsyncram:the_altsyncram.address_b[1]
address_b[2] => altsyncram:the_altsyncram.address_b[2]
address_b[3] => altsyncram:the_altsyncram.address_b[3]
address_b[4] => altsyncram:the_altsyncram.address_b[4]
clock0 => altsyncram:the_altsyncram.clock0
clock1 => altsyncram:the_altsyncram.clock1
clocken0 => altsyncram:the_altsyncram.clocken0
clocken1 => altsyncram:the_altsyncram.clocken1
data_a[0] => altsyncram:the_altsyncram.data_a[0]
data_a[1] => altsyncram:the_altsyncram.data_a[1]
data_a[2] => altsyncram:the_altsyncram.data_a[2]
data_a[3] => altsyncram:the_altsyncram.data_a[3]
data_a[4] => altsyncram:the_altsyncram.data_a[4]
data_a[5] => altsyncram:the_altsyncram.data_a[5]
data_a[6] => altsyncram:the_altsyncram.data_a[6]
data_a[7] => altsyncram:the_altsyncram.data_a[7]
data_a[8] => altsyncram:the_altsyncram.data_a[8]
data_a[9] => altsyncram:the_altsyncram.data_a[9]
data_a[10] => altsyncram:the_altsyncram.data_a[10]
data_a[11] => altsyncram:the_altsyncram.data_a[11]
data_a[12] => altsyncram:the_altsyncram.data_a[12]
data_a[13] => altsyncram:the_altsyncram.data_a[13]
data_a[14] => altsyncram:the_altsyncram.data_a[14]
data_a[15] => altsyncram:the_altsyncram.data_a[15]
data_a[16] => altsyncram:the_altsyncram.data_a[16]
data_a[17] => altsyncram:the_altsyncram.data_a[17]
data_a[18] => altsyncram:the_altsyncram.data_a[18]
data_a[19] => altsyncram:the_altsyncram.data_a[19]
data_a[20] => altsyncram:the_altsyncram.data_a[20]
data_a[21] => altsyncram:the_altsyncram.data_a[21]
data_a[22] => altsyncram:the_altsyncram.data_a[22]
data_a[23] => altsyncram:the_altsyncram.data_a[23]
data_a[24] => altsyncram:the_altsyncram.data_a[24]
data_a[25] => altsyncram:the_altsyncram.data_a[25]
data_a[26] => altsyncram:the_altsyncram.data_a[26]
data_a[27] => altsyncram:the_altsyncram.data_a[27]
data_a[28] => altsyncram:the_altsyncram.data_a[28]
data_a[29] => altsyncram:the_altsyncram.data_a[29]
data_a[30] => altsyncram:the_altsyncram.data_a[30]
data_a[31] => altsyncram:the_altsyncram.data_a[31]
data_b[0] => altsyncram:the_altsyncram.data_b[0]
data_b[1] => altsyncram:the_altsyncram.data_b[1]
data_b[2] => altsyncram:the_altsyncram.data_b[2]
data_b[3] => altsyncram:the_altsyncram.data_b[3]
data_b[4] => altsyncram:the_altsyncram.data_b[4]
data_b[5] => altsyncram:the_altsyncram.data_b[5]
data_b[6] => altsyncram:the_altsyncram.data_b[6]
data_b[7] => altsyncram:the_altsyncram.data_b[7]
data_b[8] => altsyncram:the_altsyncram.data_b[8]
data_b[9] => altsyncram:the_altsyncram.data_b[9]
data_b[10] => altsyncram:the_altsyncram.data_b[10]
data_b[11] => altsyncram:the_altsyncram.data_b[11]
data_b[12] => altsyncram:the_altsyncram.data_b[12]
data_b[13] => altsyncram:the_altsyncram.data_b[13]
data_b[14] => altsyncram:the_altsyncram.data_b[14]
data_b[15] => altsyncram:the_altsyncram.data_b[15]
data_b[16] => altsyncram:the_altsyncram.data_b[16]
data_b[17] => altsyncram:the_altsyncram.data_b[17]
data_b[18] => altsyncram:the_altsyncram.data_b[18]
data_b[19] => altsyncram:the_altsyncram.data_b[19]
data_b[20] => altsyncram:the_altsyncram.data_b[20]
data_b[21] => altsyncram:the_altsyncram.data_b[21]
data_b[22] => altsyncram:the_altsyncram.data_b[22]
data_b[23] => altsyncram:the_altsyncram.data_b[23]
data_b[24] => altsyncram:the_altsyncram.data_b[24]
data_b[25] => altsyncram:the_altsyncram.data_b[25]
data_b[26] => altsyncram:the_altsyncram.data_b[26]
data_b[27] => altsyncram:the_altsyncram.data_b[27]
data_b[28] => altsyncram:the_altsyncram.data_b[28]
data_b[29] => altsyncram:the_altsyncram.data_b[29]
data_b[30] => altsyncram:the_altsyncram.data_b[30]
data_b[31] => altsyncram:the_altsyncram.data_b[31]
wren_a => altsyncram:the_altsyncram.wren_a
wren_b => altsyncram:the_altsyncram.wren_b
q_a[0] <= altsyncram:the_altsyncram.q_a[0]
q_a[1] <= altsyncram:the_altsyncram.q_a[1]
q_a[2] <= altsyncram:the_altsyncram.q_a[2]
q_a[3] <= altsyncram:the_altsyncram.q_a[3]
q_a[4] <= altsyncram:the_altsyncram.q_a[4]
q_a[5] <= altsyncram:the_altsyncram.q_a[5]
q_a[6] <= altsyncram:the_altsyncram.q_a[6]
q_a[7] <= altsyncram:the_altsyncram.q_a[7]
q_a[8] <= altsyncram:the_altsyncram.q_a[8]
q_a[9] <= altsyncram:the_altsyncram.q_a[9]
q_a[10] <= altsyncram:the_altsyncram.q_a[10]
q_a[11] <= altsyncram:the_altsyncram.q_a[11]
q_a[12] <= altsyncram:the_altsyncram.q_a[12]
q_a[13] <= altsyncram:the_altsyncram.q_a[13]
q_a[14] <= altsyncram:the_altsyncram.q_a[14]
q_a[15] <= altsyncram:the_altsyncram.q_a[15]
q_a[16] <= altsyncram:the_altsyncram.q_a[16]
q_a[17] <= altsyncram:the_altsyncram.q_a[17]
q_a[18] <= altsyncram:the_altsyncram.q_a[18]
q_a[19] <= altsyncram:the_altsyncram.q_a[19]
q_a[20] <= altsyncram:the_altsyncram.q_a[20]
q_a[21] <= altsyncram:the_altsyncram.q_a[21]
q_a[22] <= altsyncram:the_altsyncram.q_a[22]
q_a[23] <= altsyncram:the_altsyncram.q_a[23]
q_a[24] <= altsyncram:the_altsyncram.q_a[24]
q_a[25] <= altsyncram:the_altsyncram.q_a[25]
q_a[26] <= altsyncram:the_altsyncram.q_a[26]
q_a[27] <= altsyncram:the_altsyncram.q_a[27]
q_a[28] <= altsyncram:the_altsyncram.q_a[28]
q_a[29] <= altsyncram:the_altsyncram.q_a[29]
q_a[30] <= altsyncram:the_altsyncram.q_a[30]
q_a[31] <= altsyncram:the_altsyncram.q_a[31]
q_b[0] <= altsyncram:the_altsyncram.q_b[0]
q_b[1] <= altsyncram:the_altsyncram.q_b[1]
q_b[2] <= altsyncram:the_altsyncram.q_b[2]
q_b[3] <= altsyncram:the_altsyncram.q_b[3]
q_b[4] <= altsyncram:the_altsyncram.q_b[4]
q_b[5] <= altsyncram:the_altsyncram.q_b[5]
q_b[6] <= altsyncram:the_altsyncram.q_b[6]
q_b[7] <= altsyncram:the_altsyncram.q_b[7]
q_b[8] <= altsyncram:the_altsyncram.q_b[8]
q_b[9] <= altsyncram:the_altsyncram.q_b[9]
q_b[10] <= altsyncram:the_altsyncram.q_b[10]
q_b[11] <= altsyncram:the_altsyncram.q_b[11]
q_b[12] <= altsyncram:the_altsyncram.q_b[12]
q_b[13] <= altsyncram:the_altsyncram.q_b[13]
q_b[14] <= altsyncram:the_altsyncram.q_b[14]
q_b[15] <= altsyncram:the_altsyncram.q_b[15]
q_b[16] <= altsyncram:the_altsyncram.q_b[16]
q_b[17] <= altsyncram:the_altsyncram.q_b[17]
q_b[18] <= altsyncram:the_altsyncram.q_b[18]
q_b[19] <= altsyncram:the_altsyncram.q_b[19]
q_b[20] <= altsyncram:the_altsyncram.q_b[20]
q_b[21] <= altsyncram:the_altsyncram.q_b[21]
q_b[22] <= altsyncram:the_altsyncram.q_b[22]
q_b[23] <= altsyncram:the_altsyncram.q_b[23]
q_b[24] <= altsyncram:the_altsyncram.q_b[24]
q_b[25] <= altsyncram:the_altsyncram.q_b[25]
q_b[26] <= altsyncram:the_altsyncram.q_b[26]
q_b[27] <= altsyncram:the_altsyncram.q_b[27]
q_b[28] <= altsyncram:the_altsyncram.q_b[28]
q_b[29] <= altsyncram:the_altsyncram.q_b[29]
q_b[30] <= altsyncram:the_altsyncram.q_b[30]
q_b[31] <= altsyncram:the_altsyncram.q_b[31]


|ifv|nios:NIOS|cpu:the_cpu|cpu_rf_module:cpu_rf|altsyncram:the_altsyncram
wren_a => altsyncram_ig22:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_ig22:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ig22:auto_generated.data_a[0]
data_a[1] => altsyncram_ig22:auto_generated.data_a[1]
data_a[2] => altsyncram_ig22:auto_generated.data_a[2]
data_a[3] => altsyncram_ig22:auto_generated.data_a[3]
data_a[4] => altsyncram_ig22:auto_generated.data_a[4]
data_a[5] => altsyncram_ig22:auto_generated.data_a[5]
data_a[6] => altsyncram_ig22:auto_generated.data_a[6]
data_a[7] => altsyncram_ig22:auto_generated.data_a[7]
data_a[8] => altsyncram_ig22:auto_generated.data_a[8]
data_a[9] => altsyncram_ig22:auto_generated.data_a[9]
data_a[10] => altsyncram_ig22:auto_generated.data_a[10]
data_a[11] => altsyncram_ig22:auto_generated.data_a[11]
data_a[12] => altsyncram_ig22:auto_generated.data_a[12]
data_a[13] => altsyncram_ig22:auto_generated.data_a[13]
data_a[14] => altsyncram_ig22:auto_generated.data_a[14]
data_a[15] => altsyncram_ig22:auto_generated.data_a[15]
data_a[16] => altsyncram_ig22:auto_generated.data_a[16]
data_a[17] => altsyncram_ig22:auto_generated.data_a[17]
data_a[18] => altsyncram_ig22:auto_generated.data_a[18]
data_a[19] => altsyncram_ig22:auto_generated.data_a[19]
data_a[20] => altsyncram_ig22:auto_generated.data_a[20]
data_a[21] => altsyncram_ig22:auto_generated.data_a[21]
data_a[22] => altsyncram_ig22:auto_generated.data_a[22]
data_a[23] => altsyncram_ig22:auto_generated.data_a[23]
data_a[24] => altsyncram_ig22:auto_generated.data_a[24]
data_a[25] => altsyncram_ig22:auto_generated.data_a[25]
data_a[26] => altsyncram_ig22:auto_generated.data_a[26]
data_a[27] => altsyncram_ig22:auto_generated.data_a[27]
data_a[28] => altsyncram_ig22:auto_generated.data_a[28]
data_a[29] => altsyncram_ig22:auto_generated.data_a[29]
data_a[30] => altsyncram_ig22:auto_generated.data_a[30]
data_a[31] => altsyncram_ig22:auto_generated.data_a[31]
data_b[0] => altsyncram_ig22:auto_generated.data_b[0]
data_b[1] => altsyncram_ig22:auto_generated.data_b[1]
data_b[2] => altsyncram_ig22:auto_generated.data_b[2]
data_b[3] => altsyncram_ig22:auto_generated.data_b[3]
data_b[4] => altsyncram_ig22:auto_generated.data_b[4]
data_b[5] => altsyncram_ig22:auto_generated.data_b[5]
data_b[6] => altsyncram_ig22:auto_generated.data_b[6]
data_b[7] => altsyncram_ig22:auto_generated.data_b[7]
data_b[8] => altsyncram_ig22:auto_generated.data_b[8]
data_b[9] => altsyncram_ig22:auto_generated.data_b[9]
data_b[10] => altsyncram_ig22:auto_generated.data_b[10]
data_b[11] => altsyncram_ig22:auto_generated.data_b[11]
data_b[12] => altsyncram_ig22:auto_generated.data_b[12]
data_b[13] => altsyncram_ig22:auto_generated.data_b[13]
data_b[14] => altsyncram_ig22:auto_generated.data_b[14]
data_b[15] => altsyncram_ig22:auto_generated.data_b[15]
data_b[16] => altsyncram_ig22:auto_generated.data_b[16]
data_b[17] => altsyncram_ig22:auto_generated.data_b[17]
data_b[18] => altsyncram_ig22:auto_generated.data_b[18]
data_b[19] => altsyncram_ig22:auto_generated.data_b[19]
data_b[20] => altsyncram_ig22:auto_generated.data_b[20]
data_b[21] => altsyncram_ig22:auto_generated.data_b[21]
data_b[22] => altsyncram_ig22:auto_generated.data_b[22]
data_b[23] => altsyncram_ig22:auto_generated.data_b[23]
data_b[24] => altsyncram_ig22:auto_generated.data_b[24]
data_b[25] => altsyncram_ig22:auto_generated.data_b[25]
data_b[26] => altsyncram_ig22:auto_generated.data_b[26]
data_b[27] => altsyncram_ig22:auto_generated.data_b[27]
data_b[28] => altsyncram_ig22:auto_generated.data_b[28]
data_b[29] => altsyncram_ig22:auto_generated.data_b[29]
data_b[30] => altsyncram_ig22:auto_generated.data_b[30]
data_b[31] => altsyncram_ig22:auto_generated.data_b[31]
address_a[0] => altsyncram_ig22:auto_generated.address_a[0]
address_a[1] => altsyncram_ig22:auto_generated.address_a[1]
address_a[2] => altsyncram_ig22:auto_generated.address_a[2]
address_a[3] => altsyncram_ig22:auto_generated.address_a[3]
address_a[4] => altsyncram_ig22:auto_generated.address_a[4]
address_b[0] => altsyncram_ig22:auto_generated.address_b[0]
address_b[1] => altsyncram_ig22:auto_generated.address_b[1]
address_b[2] => altsyncram_ig22:auto_generated.address_b[2]
address_b[3] => altsyncram_ig22:auto_generated.address_b[3]
address_b[4] => altsyncram_ig22:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ig22:auto_generated.clock0
clock1 => altsyncram_ig22:auto_generated.clock1
clocken0 => altsyncram_ig22:auto_generated.clocken0
clocken1 => altsyncram_ig22:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ig22:auto_generated.q_a[0]
q_a[1] <= altsyncram_ig22:auto_generated.q_a[1]
q_a[2] <= altsyncram_ig22:auto_generated.q_a[2]
q_a[3] <= altsyncram_ig22:auto_generated.q_a[3]
q_a[4] <= altsyncram_ig22:auto_generated.q_a[4]
q_a[5] <= altsyncram_ig22:auto_generated.q_a[5]
q_a[6] <= altsyncram_ig22:auto_generated.q_a[6]
q_a[7] <= altsyncram_ig22:auto_generated.q_a[7]
q_a[8] <= altsyncram_ig22:auto_generated.q_a[8]
q_a[9] <= altsyncram_ig22:auto_generated.q_a[9]
q_a[10] <= altsyncram_ig22:auto_generated.q_a[10]
q_a[11] <= altsyncram_ig22:auto_generated.q_a[11]
q_a[12] <= altsyncram_ig22:auto_generated.q_a[12]
q_a[13] <= altsyncram_ig22:auto_generated.q_a[13]
q_a[14] <= altsyncram_ig22:auto_generated.q_a[14]
q_a[15] <= altsyncram_ig22:auto_generated.q_a[15]
q_a[16] <= altsyncram_ig22:auto_generated.q_a[16]
q_a[17] <= altsyncram_ig22:auto_generated.q_a[17]
q_a[18] <= altsyncram_ig22:auto_generated.q_a[18]
q_a[19] <= altsyncram_ig22:auto_generated.q_a[19]
q_a[20] <= altsyncram_ig22:auto_generated.q_a[20]
q_a[21] <= altsyncram_ig22:auto_generated.q_a[21]
q_a[22] <= altsyncram_ig22:auto_generated.q_a[22]
q_a[23] <= altsyncram_ig22:auto_generated.q_a[23]
q_a[24] <= altsyncram_ig22:auto_generated.q_a[24]
q_a[25] <= altsyncram_ig22:auto_generated.q_a[25]
q_a[26] <= altsyncram_ig22:auto_generated.q_a[26]
q_a[27] <= altsyncram_ig22:auto_generated.q_a[27]
q_a[28] <= altsyncram_ig22:auto_generated.q_a[28]
q_a[29] <= altsyncram_ig22:auto_generated.q_a[29]
q_a[30] <= altsyncram_ig22:auto_generated.q_a[30]
q_a[31] <= altsyncram_ig22:auto_generated.q_a[31]
q_b[0] <= altsyncram_ig22:auto_generated.q_b[0]
q_b[1] <= altsyncram_ig22:auto_generated.q_b[1]
q_b[2] <= altsyncram_ig22:auto_generated.q_b[2]
q_b[3] <= altsyncram_ig22:auto_generated.q_b[3]
q_b[4] <= altsyncram_ig22:auto_generated.q_b[4]
q_b[5] <= altsyncram_ig22:auto_generated.q_b[5]
q_b[6] <= altsyncram_ig22:auto_generated.q_b[6]
q_b[7] <= altsyncram_ig22:auto_generated.q_b[7]
q_b[8] <= altsyncram_ig22:auto_generated.q_b[8]
q_b[9] <= altsyncram_ig22:auto_generated.q_b[9]
q_b[10] <= altsyncram_ig22:auto_generated.q_b[10]
q_b[11] <= altsyncram_ig22:auto_generated.q_b[11]
q_b[12] <= altsyncram_ig22:auto_generated.q_b[12]
q_b[13] <= altsyncram_ig22:auto_generated.q_b[13]
q_b[14] <= altsyncram_ig22:auto_generated.q_b[14]
q_b[15] <= altsyncram_ig22:auto_generated.q_b[15]
q_b[16] <= altsyncram_ig22:auto_generated.q_b[16]
q_b[17] <= altsyncram_ig22:auto_generated.q_b[17]
q_b[18] <= altsyncram_ig22:auto_generated.q_b[18]
q_b[19] <= altsyncram_ig22:auto_generated.q_b[19]
q_b[20] <= altsyncram_ig22:auto_generated.q_b[20]
q_b[21] <= altsyncram_ig22:auto_generated.q_b[21]
q_b[22] <= altsyncram_ig22:auto_generated.q_b[22]
q_b[23] <= altsyncram_ig22:auto_generated.q_b[23]
q_b[24] <= altsyncram_ig22:auto_generated.q_b[24]
q_b[25] <= altsyncram_ig22:auto_generated.q_b[25]
q_b[26] <= altsyncram_ig22:auto_generated.q_b[26]
q_b[27] <= altsyncram_ig22:auto_generated.q_b[27]
q_b[28] <= altsyncram_ig22:auto_generated.q_b[28]
q_b[29] <= altsyncram_ig22:auto_generated.q_b[29]
q_b[30] <= altsyncram_ig22:auto_generated.q_b[30]
q_b[31] <= altsyncram_ig22:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ifv|nios:NIOS|cpu:the_cpu|cpu_rf_module:cpu_rf|altsyncram:the_altsyncram|altsyncram_ig22:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_b => ram_block1a0.PORTBRE
wren_b => ram_block1a1.PORTBRE
wren_b => ram_block1a2.PORTBRE
wren_b => ram_block1a3.PORTBRE
wren_b => ram_block1a4.PORTBRE
wren_b => ram_block1a5.PORTBRE
wren_b => ram_block1a6.PORTBRE
wren_b => ram_block1a7.PORTBRE
wren_b => ram_block1a8.PORTBRE
wren_b => ram_block1a9.PORTBRE
wren_b => ram_block1a10.PORTBRE
wren_b => ram_block1a11.PORTBRE
wren_b => ram_block1a12.PORTBRE
wren_b => ram_block1a13.PORTBRE
wren_b => ram_block1a14.PORTBRE
wren_b => ram_block1a15.PORTBRE
wren_b => ram_block1a16.PORTBRE
wren_b => ram_block1a17.PORTBRE
wren_b => ram_block1a18.PORTBRE
wren_b => ram_block1a19.PORTBRE
wren_b => ram_block1a20.PORTBRE
wren_b => ram_block1a21.PORTBRE
wren_b => ram_block1a22.PORTBRE
wren_b => ram_block1a23.PORTBRE
wren_b => ram_block1a24.PORTBRE
wren_b => ram_block1a25.PORTBRE
wren_b => ram_block1a26.PORTBRE
wren_b => ram_block1a27.PORTBRE
wren_b => ram_block1a28.PORTBRE
wren_b => ram_block1a29.PORTBRE
wren_b => ram_block1a30.PORTBRE
wren_b => ram_block1a31.PORTBRE


|ifv|nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci
D_valid => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.D_valid
E_st_data[0] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.E_st_data[0]
E_st_data[1] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.E_st_data[1]
E_st_data[2] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.E_st_data[2]
E_st_data[3] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.E_st_data[3]
E_st_data[4] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.E_st_data[4]
E_st_data[5] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.E_st_data[5]
E_st_data[6] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.E_st_data[6]
E_st_data[7] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.E_st_data[7]
E_st_data[8] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.E_st_data[8]
E_st_data[9] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.E_st_data[9]
E_st_data[10] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.E_st_data[10]
E_st_data[11] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.E_st_data[11]
E_st_data[12] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.E_st_data[12]
E_st_data[13] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.E_st_data[13]
E_st_data[14] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.E_st_data[14]
E_st_data[15] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.E_st_data[15]
E_st_data[16] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.E_st_data[16]
E_st_data[17] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.E_st_data[17]
E_st_data[18] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.E_st_data[18]
E_st_data[19] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.E_st_data[19]
E_st_data[20] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.E_st_data[20]
E_st_data[21] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.E_st_data[21]
E_st_data[22] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.E_st_data[22]
E_st_data[23] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.E_st_data[23]
E_st_data[24] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.E_st_data[24]
E_st_data[25] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.E_st_data[25]
E_st_data[26] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.E_st_data[26]
E_st_data[27] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.E_st_data[27]
E_st_data[28] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.E_st_data[28]
E_st_data[29] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.E_st_data[29]
E_st_data[30] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.E_st_data[30]
E_st_data[31] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.E_st_data[31]
E_valid => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.E_valid
F_pc[0] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[0]
F_pc[1] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[1]
F_pc[2] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[2]
F_pc[3] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[3]
F_pc[4] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[4]
F_pc[5] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[5]
F_pc[6] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[6]
F_pc[7] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[7]
F_pc[8] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[8]
F_pc[9] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[9]
F_pc[10] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[10]
F_pc[11] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[11]
F_pc[12] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[12]
F_pc[13] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[13]
F_pc[14] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[14]
F_pc[15] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[15]
F_pc[16] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[16]
F_pc[17] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[17]
F_pc[18] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[18]
F_pc[19] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[19]
F_pc[20] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[20]
F_pc[21] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[21]
F_pc[22] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[22]
address[0] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.address[0]
address[0] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.address[0]
address[1] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.address[1]
address[1] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.address[1]
address[2] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.address[2]
address[2] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.address[2]
address[3] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.address[3]
address[3] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.address[3]
address[4] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.address[4]
address[4] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.address[4]
address[5] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.address[5]
address[5] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.address[5]
address[6] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.address[6]
address[6] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.address[6]
address[7] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.address[7]
address[7] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.address[7]
address[8] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.address[8]
address[8] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.address[8]
address[8] => A_WE_StdLogicVector~31.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~30.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~29.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~28.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~27.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~26.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~25.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~24.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~23.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~22.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~21.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~20.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~19.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~18.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~17.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~16.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~15.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~14.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~13.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~12.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~11.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~10.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~9.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~8.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~7.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~6.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~5.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~4.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~3.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~2.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~1.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~0.OUTPUTSELECT
av_ld_data_aligned_filtered[0] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.av_ld_data_aligned_filtered[0]
av_ld_data_aligned_filtered[1] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.av_ld_data_aligned_filtered[1]
av_ld_data_aligned_filtered[2] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.av_ld_data_aligned_filtered[2]
av_ld_data_aligned_filtered[3] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.av_ld_data_aligned_filtered[3]
av_ld_data_aligned_filtered[4] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.av_ld_data_aligned_filtered[4]
av_ld_data_aligned_filtered[5] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.av_ld_data_aligned_filtered[5]
av_ld_data_aligned_filtered[6] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.av_ld_data_aligned_filtered[6]
av_ld_data_aligned_filtered[7] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.av_ld_data_aligned_filtered[7]
av_ld_data_aligned_filtered[8] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.av_ld_data_aligned_filtered[8]
av_ld_data_aligned_filtered[9] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.av_ld_data_aligned_filtered[9]
av_ld_data_aligned_filtered[10] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.av_ld_data_aligned_filtered[10]
av_ld_data_aligned_filtered[11] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.av_ld_data_aligned_filtered[11]
av_ld_data_aligned_filtered[12] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.av_ld_data_aligned_filtered[12]
av_ld_data_aligned_filtered[13] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.av_ld_data_aligned_filtered[13]
av_ld_data_aligned_filtered[14] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.av_ld_data_aligned_filtered[14]
av_ld_data_aligned_filtered[15] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.av_ld_data_aligned_filtered[15]
av_ld_data_aligned_filtered[16] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.av_ld_data_aligned_filtered[16]
av_ld_data_aligned_filtered[17] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.av_ld_data_aligned_filtered[17]
av_ld_data_aligned_filtered[18] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.av_ld_data_aligned_filtered[18]
av_ld_data_aligned_filtered[19] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.av_ld_data_aligned_filtered[19]
av_ld_data_aligned_filtered[20] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.av_ld_data_aligned_filtered[20]
av_ld_data_aligned_filtered[21] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.av_ld_data_aligned_filtered[21]
av_ld_data_aligned_filtered[22] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.av_ld_data_aligned_filtered[22]
av_ld_data_aligned_filtered[23] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.av_ld_data_aligned_filtered[23]
av_ld_data_aligned_filtered[24] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.av_ld_data_aligned_filtered[24]
av_ld_data_aligned_filtered[25] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.av_ld_data_aligned_filtered[25]
av_ld_data_aligned_filtered[26] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.av_ld_data_aligned_filtered[26]
av_ld_data_aligned_filtered[27] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.av_ld_data_aligned_filtered[27]
av_ld_data_aligned_filtered[28] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.av_ld_data_aligned_filtered[28]
av_ld_data_aligned_filtered[29] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.av_ld_data_aligned_filtered[29]
av_ld_data_aligned_filtered[30] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.av_ld_data_aligned_filtered[30]
av_ld_data_aligned_filtered[31] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.av_ld_data_aligned_filtered[31]
begintransfer => cpu_nios2_ocimem:the_cpu_nios2_ocimem.begintransfer
byteenable[0] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.byteenable[0]
byteenable[1] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.byteenable[1]
byteenable[2] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.byteenable[2]
byteenable[3] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.byteenable[3]
chipselect => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.chipselect
chipselect => cpu_nios2_ocimem:the_cpu_nios2_ocimem.chipselect
clk => cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper.clk
clk => cpu_nios2_oci_im:the_cpu_nios2_oci_im.clk
clk => cpu_nios2_oci_pib:the_cpu_nios2_oci_pib.clk
clk => cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo.clk
clk => cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace.clk
clk => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.clk
clk => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.clk
clk => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.clk
clk => cpu_nios2_oci_break:the_cpu_nios2_oci_break.clk
clk => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.clk
clk => cpu_nios2_ocimem:the_cpu_nios2_ocimem.clk
clk => cpu_nios2_oci_debug:the_cpu_nios2_oci_debug.clk
d_address[0] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.d_address[0]
d_address[1] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.d_address[1]
d_address[2] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.d_address[2]
d_address[3] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.d_address[3]
d_address[4] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.d_address[4]
d_address[5] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.d_address[5]
d_address[6] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.d_address[6]
d_address[7] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.d_address[7]
d_address[8] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.d_address[8]
d_address[9] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.d_address[9]
d_address[10] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.d_address[10]
d_address[11] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.d_address[11]
d_address[12] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.d_address[12]
d_address[13] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.d_address[13]
d_address[14] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.d_address[14]
d_address[15] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.d_address[15]
d_address[16] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.d_address[16]
d_address[17] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.d_address[17]
d_address[18] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.d_address[18]
d_address[19] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.d_address[19]
d_address[20] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.d_address[20]
d_address[21] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.d_address[21]
d_address[22] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.d_address[22]
d_address[23] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.d_address[23]
d_address[24] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.d_address[24]
d_read => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.d_read
d_waitrequest => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.d_waitrequest
d_write => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.d_write
debugaccess => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.debugaccess
debugaccess => cpu_nios2_ocimem:the_cpu_nios2_ocimem.debugaccess
hbreak_enabled => cpu_nios2_oci_debug:the_cpu_nios2_oci_debug.hbreak_enabled
reset => cpu_nios2_oci_debug:the_cpu_nios2_oci_debug.reset
reset_n => cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper.reset_n
reset_n => cpu_nios2_oci_im:the_cpu_nios2_oci_im.reset_n
reset_n => cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo.reset_n
reset_n => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.reset_n
reset_n => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.reset_n
reset_n => cpu_nios2_oci_break:the_cpu_nios2_oci_break.reset_n
reset_n => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.reset_n
write => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.write
write => cpu_nios2_ocimem:the_cpu_nios2_ocimem.write
writedata[0] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[0]
writedata[0] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[0]
writedata[1] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[1]
writedata[1] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[1]
writedata[2] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[2]
writedata[2] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[2]
writedata[3] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[3]
writedata[3] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[3]
writedata[4] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[4]
writedata[4] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[4]
writedata[5] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[5]
writedata[5] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[5]
writedata[6] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[6]
writedata[6] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[6]
writedata[7] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[7]
writedata[7] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[7]
writedata[8] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[8]
writedata[8] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[8]
writedata[9] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[9]
writedata[9] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[9]
writedata[10] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[10]
writedata[10] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[10]
writedata[11] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[11]
writedata[11] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[11]
writedata[12] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[12]
writedata[12] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[12]
writedata[13] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[13]
writedata[13] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[13]
writedata[14] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[14]
writedata[14] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[14]
writedata[15] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[15]
writedata[15] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[15]
writedata[16] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[16]
writedata[16] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[16]
writedata[17] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[17]
writedata[17] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[17]
writedata[18] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[18]
writedata[18] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[18]
writedata[19] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[19]
writedata[19] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[19]
writedata[20] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[20]
writedata[20] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[20]
writedata[21] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[21]
writedata[21] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[21]
writedata[22] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[22]
writedata[22] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[22]
writedata[23] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[23]
writedata[23] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[23]
writedata[24] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[24]
writedata[24] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[24]
writedata[25] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[25]
writedata[25] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[25]
writedata[26] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[26]
writedata[26] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[26]
writedata[27] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[27]
writedata[27] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[27]
writedata[28] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[28]
writedata[28] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[28]
writedata[29] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[29]
writedata[29] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[29]
writedata[30] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[30]
writedata[30] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[30]
writedata[31] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[31]
writedata[31] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[31]
jtag_debug_module_debugaccess_to_roms <= cpu_nios2_oci_debug:the_cpu_nios2_oci_debug.debugack
oci_hbreak_req <= cpu_nios2_oci_debug:the_cpu_nios2_oci_debug.oci_hbreak_req
oci_ienable[0] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[0]
oci_ienable[1] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[1]
oci_ienable[2] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[2]
oci_ienable[3] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[3]
oci_ienable[4] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[4]
oci_ienable[5] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[5]
oci_ienable[6] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[6]
oci_ienable[7] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[7]
oci_ienable[8] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[8]
oci_ienable[9] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[9]
oci_ienable[10] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[10]
oci_ienable[11] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[11]
oci_ienable[12] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[12]
oci_ienable[13] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[13]
oci_ienable[14] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[14]
oci_ienable[15] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[15]
oci_ienable[16] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[16]
oci_ienable[17] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[17]
oci_ienable[18] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[18]
oci_ienable[19] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[19]
oci_ienable[20] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[20]
oci_ienable[21] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[21]
oci_ienable[22] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[22]
oci_ienable[23] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[23]
oci_ienable[24] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[24]
oci_ienable[25] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[25]
oci_ienable[26] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[26]
oci_ienable[27] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[27]
oci_ienable[28] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[28]
oci_ienable[29] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[29]
oci_ienable[30] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[30]
oci_ienable[31] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[31]
oci_single_step_mode <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_single_step_mode
readdata[0] <= A_WE_StdLogicVector~31.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= A_WE_StdLogicVector~30.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= A_WE_StdLogicVector~29.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= A_WE_StdLogicVector~28.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= A_WE_StdLogicVector~27.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= A_WE_StdLogicVector~26.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= A_WE_StdLogicVector~25.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= A_WE_StdLogicVector~24.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= A_WE_StdLogicVector~23.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= A_WE_StdLogicVector~22.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= A_WE_StdLogicVector~21.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= A_WE_StdLogicVector~20.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= A_WE_StdLogicVector~19.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= A_WE_StdLogicVector~18.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= A_WE_StdLogicVector~17.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= A_WE_StdLogicVector~16.DB_MAX_OUTPUT_PORT_TYPE
readdata[16] <= A_WE_StdLogicVector~15.DB_MAX_OUTPUT_PORT_TYPE
readdata[17] <= A_WE_StdLogicVector~14.DB_MAX_OUTPUT_PORT_TYPE
readdata[18] <= A_WE_StdLogicVector~13.DB_MAX_OUTPUT_PORT_TYPE
readdata[19] <= A_WE_StdLogicVector~12.DB_MAX_OUTPUT_PORT_TYPE
readdata[20] <= A_WE_StdLogicVector~11.DB_MAX_OUTPUT_PORT_TYPE
readdata[21] <= A_WE_StdLogicVector~10.DB_MAX_OUTPUT_PORT_TYPE
readdata[22] <= A_WE_StdLogicVector~9.DB_MAX_OUTPUT_PORT_TYPE
readdata[23] <= A_WE_StdLogicVector~8.DB_MAX_OUTPUT_PORT_TYPE
readdata[24] <= A_WE_StdLogicVector~7.DB_MAX_OUTPUT_PORT_TYPE
readdata[25] <= A_WE_StdLogicVector~6.DB_MAX_OUTPUT_PORT_TYPE
readdata[26] <= A_WE_StdLogicVector~5.DB_MAX_OUTPUT_PORT_TYPE
readdata[27] <= A_WE_StdLogicVector~4.DB_MAX_OUTPUT_PORT_TYPE
readdata[28] <= A_WE_StdLogicVector~3.DB_MAX_OUTPUT_PORT_TYPE
readdata[29] <= A_WE_StdLogicVector~2.DB_MAX_OUTPUT_PORT_TYPE
readdata[30] <= A_WE_StdLogicVector~1.DB_MAX_OUTPUT_PORT_TYPE
readdata[31] <= A_WE_StdLogicVector~0.DB_MAX_OUTPUT_PORT_TYPE
resetrequest <= cpu_nios2_oci_debug:the_cpu_nios2_oci_debug.resetrequest


|ifv|nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug
clk => probepresent.CLK
clk => resetrequest~reg0.CLK
clk => jtag_break.CLK
clk => internal_resetlatch.CLK
clk => internal_monitor_ready.CLK
clk => internal_monitor_error.CLK
clk => internal_monitor_go.CLK
dbrk_break => oci_hbreak_req~0.IN1
debugreq => oci_hbreak_req~2.IN0
debugreq => process0~0.IN0
hbreak_enabled => process0~0.IN1
hbreak_enabled => debugack.DATAIN
jdo[0] => ~NO_FANOUT~
jdo[1] => ~NO_FANOUT~
jdo[2] => ~NO_FANOUT~
jdo[3] => ~NO_FANOUT~
jdo[4] => ~NO_FANOUT~
jdo[5] => ~NO_FANOUT~
jdo[6] => ~NO_FANOUT~
jdo[7] => ~NO_FANOUT~
jdo[8] => ~NO_FANOUT~
jdo[9] => ~NO_FANOUT~
jdo[10] => ~NO_FANOUT~
jdo[11] => ~NO_FANOUT~
jdo[12] => ~NO_FANOUT~
jdo[13] => ~NO_FANOUT~
jdo[14] => ~NO_FANOUT~
jdo[15] => ~NO_FANOUT~
jdo[16] => ~NO_FANOUT~
jdo[17] => ~NO_FANOUT~
jdo[18] => A_WE_StdLogicVector~2.OUTPUTSELECT
jdo[19] => A_WE_StdLogicVector~3.OUTPUTSELECT
jdo[20] => A_WE_StdLogicVector~0.OUTPUTSELECT
jdo[21] => A_WE_StdLogicVector~1.OUTPUTSELECT
jdo[22] => resetrequest~reg0.DATAIN
jdo[23] => A_WE_StdLogic~2.OUTPUTSELECT
jdo[24] => A_WE_StdLogicVector~4.OUTPUTSELECT
jdo[25] => A_WE_StdLogic~1.OUTPUTSELECT
jdo[25] => A_WE_StdLogic~0.OUTPUTSELECT
jdo[26] => ~NO_FANOUT~
jdo[27] => ~NO_FANOUT~
jdo[28] => ~NO_FANOUT~
jdo[29] => ~NO_FANOUT~
jdo[30] => ~NO_FANOUT~
jdo[31] => ~NO_FANOUT~
jdo[32] => ~NO_FANOUT~
jdo[33] => ~NO_FANOUT~
jdo[34] => ~NO_FANOUT~
jdo[35] => ~NO_FANOUT~
jdo[36] => ~NO_FANOUT~
jdo[37] => ~NO_FANOUT~
jrst_n => probepresent.ACLR
jrst_n => resetrequest~reg0.ACLR
jrst_n => jtag_break.ACLR
jrst_n => internal_resetlatch.ENA
ocireg_ers => A_WE_StdLogic~4.OUTPUTSELECT
ocireg_mrs => A_WE_StdLogic~3.OUTPUTSELECT
reset => internal_resetlatch~0.OUTPUTSELECT
reset => jtag_break~1.OUTPUTSELECT
st_ready_test_idle => internal_monitor_go~0.OUTPUTSELECT
take_action_ocimem_a => internal_monitor_go~2.OUTPUTSELECT
take_action_ocimem_a => internal_monitor_error~1.OUTPUTSELECT
take_action_ocimem_a => internal_monitor_ready~1.OUTPUTSELECT
take_action_ocimem_a => internal_resetlatch~1.OUTPUTSELECT
take_action_ocimem_a => jtag_break~2.OUTPUTSELECT
take_action_ocimem_a => probepresent.ENA
take_action_ocimem_a => resetrequest~reg0.ENA
take_action_ocireg => internal_monitor_go~1.OUTPUTSELECT
take_action_ocireg => internal_monitor_error~0.OUTPUTSELECT
take_action_ocireg => internal_monitor_ready~0.OUTPUTSELECT
xbrk_break => oci_hbreak_req~1.IN1
debugack <= hbreak_enabled.DB_MAX_OUTPUT_PORT_TYPE
monitor_error <= monitor_error~0.DB_MAX_OUTPUT_PORT_TYPE
monitor_go <= monitor_go~0.DB_MAX_OUTPUT_PORT_TYPE
monitor_ready <= monitor_ready~0.DB_MAX_OUTPUT_PORT_TYPE
oci_hbreak_req <= oci_hbreak_req~2.DB_MAX_OUTPUT_PORT_TYPE
resetlatch <= resetlatch~0.DB_MAX_OUTPUT_PORT_TYPE
resetrequest <= resetrequest~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ifv|nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem
address[0] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.address_a[0]
address[1] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.address_a[1]
address[2] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.address_a[2]
address[3] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.address_a[3]
address[4] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.address_a[4]
address[5] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.address_a[5]
address[6] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.address_a[6]
address[7] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.address_a[7]
address[8] => module_input9.IN1
begintransfer => avalon.IN1
byteenable[0] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.byteena_a[0]
byteenable[1] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.byteena_a[1]
byteenable[2] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.byteena_a[2]
byteenable[3] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.byteena_a[3]
chipselect => module_input9~0.IN0
clk => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.clock1
clk => MonWr.CLK
clk => MonRd.CLK
clk => MonRd1.CLK
clk => MonAReg[10].CLK
clk => MonAReg[9].CLK
clk => MonAReg[8].CLK
clk => MonAReg[7].CLK
clk => MonAReg[6].CLK
clk => MonAReg[5].CLK
clk => MonAReg[4].CLK
clk => MonAReg[3].CLK
clk => MonAReg[2].CLK
clk => internal_MonDReg[31].CLK
clk => internal_MonDReg[30].CLK
clk => internal_MonDReg[29].CLK
clk => internal_MonDReg[28].CLK
clk => internal_MonDReg[27].CLK
clk => internal_MonDReg[26].CLK
clk => internal_MonDReg[25].CLK
clk => internal_MonDReg[24].CLK
clk => internal_MonDReg[23].CLK
clk => internal_MonDReg[22].CLK
clk => internal_MonDReg[21].CLK
clk => internal_MonDReg[20].CLK
clk => internal_MonDReg[19].CLK
clk => internal_MonDReg[18].CLK
clk => internal_MonDReg[17].CLK
clk => internal_MonDReg[16].CLK
clk => internal_MonDReg[15].CLK
clk => internal_MonDReg[14].CLK
clk => internal_MonDReg[13].CLK
clk => internal_MonDReg[12].CLK
clk => internal_MonDReg[11].CLK
clk => internal_MonDReg[10].CLK
clk => internal_MonDReg[9].CLK
clk => internal_MonDReg[8].CLK
clk => internal_MonDReg[7].CLK
clk => internal_MonDReg[6].CLK
clk => internal_MonDReg[5].CLK
clk => internal_MonDReg[4].CLK
clk => internal_MonDReg[3].CLK
clk => internal_MonDReg[2].CLK
clk => internal_MonDReg[1].CLK
clk => internal_MonDReg[0].CLK
clk => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.clock0
debugaccess => module_input9~1.IN1
jdo[0] => ~NO_FANOUT~
jdo[1] => ~NO_FANOUT~
jdo[2] => ~NO_FANOUT~
jdo[3] => internal_MonDReg~63.DATAB
jdo[4] => internal_MonDReg~62.DATAB
jdo[5] => internal_MonDReg~61.DATAB
jdo[6] => internal_MonDReg~60.DATAB
jdo[7] => internal_MonDReg~59.DATAB
jdo[8] => internal_MonDReg~58.DATAB
jdo[9] => internal_MonDReg~57.DATAB
jdo[10] => internal_MonDReg~56.DATAB
jdo[11] => internal_MonDReg~55.DATAB
jdo[12] => internal_MonDReg~54.DATAB
jdo[13] => internal_MonDReg~53.DATAB
jdo[14] => internal_MonDReg~52.DATAB
jdo[15] => internal_MonDReg~51.DATAB
jdo[16] => internal_MonDReg~50.DATAB
jdo[17] => MonAReg~9.DATAB
jdo[17] => internal_MonDReg~49.DATAB
jdo[18] => internal_MonDReg~48.DATAB
jdo[19] => internal_MonDReg~47.DATAB
jdo[20] => internal_MonDReg~46.DATAB
jdo[21] => internal_MonDReg~45.DATAB
jdo[22] => internal_MonDReg~44.DATAB
jdo[23] => internal_MonDReg~43.DATAB
jdo[24] => internal_MonDReg~42.DATAB
jdo[25] => internal_MonDReg~41.DATAB
jdo[26] => internal_MonDReg~40.DATAB
jdo[26] => MonAReg~17.DATAB
jdo[27] => internal_MonDReg~39.DATAB
jdo[27] => MonAReg~16.DATAB
jdo[28] => internal_MonDReg~38.DATAB
jdo[28] => MonAReg~15.DATAB
jdo[29] => internal_MonDReg~37.DATAB
jdo[29] => MonAReg~14.DATAB
jdo[30] => internal_MonDReg~36.DATAB
jdo[30] => MonAReg~13.DATAB
jdo[31] => internal_MonDReg~35.DATAB
jdo[31] => MonAReg~12.DATAB
jdo[32] => internal_MonDReg~34.DATAB
jdo[32] => MonAReg~11.DATAB
jdo[33] => internal_MonDReg~33.DATAB
jdo[33] => MonAReg~10.DATAB
jdo[34] => internal_MonDReg~32.DATAB
jdo[35] => ~NO_FANOUT~
jdo[36] => ~NO_FANOUT~
jdo[37] => ~NO_FANOUT~
jrst_n => MonWr.ACLR
jrst_n => MonRd.ACLR
jrst_n => MonRd1.ACLR
jrst_n => MonAReg[10].ACLR
jrst_n => MonAReg[9].ACLR
jrst_n => MonAReg[8].ACLR
jrst_n => MonAReg[7].ACLR
jrst_n => MonAReg[6].ACLR
jrst_n => MonAReg[5].ACLR
jrst_n => MonAReg[4].ACLR
jrst_n => MonAReg[3].ACLR
jrst_n => MonAReg[2].ACLR
jrst_n => internal_MonDReg[31].ACLR
jrst_n => internal_MonDReg[30].ACLR
jrst_n => internal_MonDReg[29].ACLR
jrst_n => internal_MonDReg[28].ACLR
jrst_n => internal_MonDReg[27].ACLR
jrst_n => internal_MonDReg[26].ACLR
jrst_n => internal_MonDReg[25].ACLR
jrst_n => internal_MonDReg[24].ACLR
jrst_n => internal_MonDReg[23].ACLR
jrst_n => internal_MonDReg[22].ACLR
jrst_n => internal_MonDReg[21].ACLR
jrst_n => internal_MonDReg[20].ACLR
jrst_n => internal_MonDReg[19].ACLR
jrst_n => internal_MonDReg[18].ACLR
jrst_n => internal_MonDReg[17].ACLR
jrst_n => internal_MonDReg[16].ACLR
jrst_n => internal_MonDReg[15].ACLR
jrst_n => internal_MonDReg[14].ACLR
jrst_n => internal_MonDReg[13].ACLR
jrst_n => internal_MonDReg[12].ACLR
jrst_n => internal_MonDReg[11].ACLR
jrst_n => internal_MonDReg[10].ACLR
jrst_n => internal_MonDReg[9].ACLR
jrst_n => internal_MonDReg[8].ACLR
jrst_n => internal_MonDReg[7].ACLR
jrst_n => internal_MonDReg[6].ACLR
jrst_n => internal_MonDReg[5].ACLR
jrst_n => internal_MonDReg[4].ACLR
jrst_n => internal_MonDReg[3].ACLR
jrst_n => internal_MonDReg[2].ACLR
jrst_n => internal_MonDReg[1].ACLR
jrst_n => internal_MonDReg[0].ACLR
resetrequest => avalon.IN0
take_action_ocimem_a => MonWr~2.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~95.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~94.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~93.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~92.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~91.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~90.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~89.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~88.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~87.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~86.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~85.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~84.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~83.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~82.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~81.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~80.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~79.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~78.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~77.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~76.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~75.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~74.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~73.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~72.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~71.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~70.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~69.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~68.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~67.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~66.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~65.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~64.OUTPUTSELECT
take_action_ocimem_a => MonRd~2.OUTPUTSELECT
take_action_ocimem_a => MonAReg~17.OUTPUTSELECT
take_action_ocimem_a => MonAReg~16.OUTPUTSELECT
take_action_ocimem_a => MonAReg~15.OUTPUTSELECT
take_action_ocimem_a => MonAReg~14.OUTPUTSELECT
take_action_ocimem_a => MonAReg~13.OUTPUTSELECT
take_action_ocimem_a => MonAReg~12.OUTPUTSELECT
take_action_ocimem_a => MonAReg~11.OUTPUTSELECT
take_action_ocimem_a => MonAReg~10.OUTPUTSELECT
take_action_ocimem_a => MonAReg~9.OUTPUTSELECT
take_action_ocimem_b => MonWr~1.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~63.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~62.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~61.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~60.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~59.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~58.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~57.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~56.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~55.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~54.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~53.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~52.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~51.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~50.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~49.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~48.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~47.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~46.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~45.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~44.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~43.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~42.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~41.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~40.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~39.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~38.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~37.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~36.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~35.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~34.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~33.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~32.OUTPUTSELECT
take_action_ocimem_b => MonRd~1.OUTPUTSELECT
take_action_ocimem_b => MonAReg~8.OUTPUTSELECT
take_action_ocimem_b => MonAReg~7.OUTPUTSELECT
take_action_ocimem_b => MonAReg~6.OUTPUTSELECT
take_action_ocimem_b => MonAReg~5.OUTPUTSELECT
take_action_ocimem_b => MonAReg~4.OUTPUTSELECT
take_action_ocimem_b => MonAReg~3.OUTPUTSELECT
take_action_ocimem_b => MonAReg~2.OUTPUTSELECT
take_action_ocimem_b => MonAReg~1.OUTPUTSELECT
take_action_ocimem_b => MonAReg~0.OUTPUTSELECT
take_no_action_ocimem_a => MonRd~3.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg~26.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg~25.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg~24.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg~23.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg~22.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg~21.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg~20.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg~19.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg~18.OUTPUTSELECT
take_no_action_ocimem_a => MonWr.ENA
take_no_action_ocimem_a => internal_MonDReg[31].ENA
take_no_action_ocimem_a => internal_MonDReg[30].ENA
take_no_action_ocimem_a => internal_MonDReg[29].ENA
take_no_action_ocimem_a => internal_MonDReg[28].ENA
take_no_action_ocimem_a => internal_MonDReg[27].ENA
take_no_action_ocimem_a => internal_MonDReg[26].ENA
take_no_action_ocimem_a => internal_MonDReg[25].ENA
take_no_action_ocimem_a => internal_MonDReg[24].ENA
take_no_action_ocimem_a => internal_MonDReg[23].ENA
take_no_action_ocimem_a => internal_MonDReg[22].ENA
take_no_action_ocimem_a => internal_MonDReg[21].ENA
take_no_action_ocimem_a => internal_MonDReg[20].ENA
take_no_action_ocimem_a => internal_MonDReg[19].ENA
take_no_action_ocimem_a => internal_MonDReg[18].ENA
take_no_action_ocimem_a => internal_MonDReg[17].ENA
take_no_action_ocimem_a => internal_MonDReg[16].ENA
take_no_action_ocimem_a => internal_MonDReg[15].ENA
take_no_action_ocimem_a => internal_MonDReg[14].ENA
take_no_action_ocimem_a => internal_MonDReg[13].ENA
take_no_action_ocimem_a => internal_MonDReg[12].ENA
take_no_action_ocimem_a => internal_MonDReg[11].ENA
take_no_action_ocimem_a => internal_MonDReg[10].ENA
take_no_action_ocimem_a => internal_MonDReg[9].ENA
take_no_action_ocimem_a => internal_MonDReg[8].ENA
take_no_action_ocimem_a => internal_MonDReg[7].ENA
take_no_action_ocimem_a => internal_MonDReg[6].ENA
take_no_action_ocimem_a => internal_MonDReg[5].ENA
take_no_action_ocimem_a => internal_MonDReg[4].ENA
take_no_action_ocimem_a => internal_MonDReg[3].ENA
take_no_action_ocimem_a => internal_MonDReg[2].ENA
take_no_action_ocimem_a => internal_MonDReg[1].ENA
take_no_action_ocimem_a => internal_MonDReg[0].ENA
write => module_input9~0.IN1
writedata[0] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[0]
writedata[1] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[1]
writedata[2] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[2]
writedata[3] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[3]
writedata[4] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[4]
writedata[5] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[5]
writedata[6] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[6]
writedata[7] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[7]
writedata[8] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[8]
writedata[9] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[9]
writedata[10] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[10]
writedata[11] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[11]
writedata[12] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[12]
writedata[13] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[13]
writedata[14] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[14]
writedata[15] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[15]
writedata[16] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[16]
writedata[17] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[17]
writedata[18] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[18]
writedata[19] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[19]
writedata[20] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[20]
writedata[21] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[21]
writedata[22] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[22]
writedata[23] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[23]
writedata[24] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[24]
writedata[25] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[25]
writedata[26] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[26]
writedata[27] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[27]
writedata[28] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[28]
writedata[29] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[29]
writedata[30] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[30]
writedata[31] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[31]
MonDReg[0] <= MonDReg~31.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[1] <= MonDReg~30.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[2] <= MonDReg~29.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[3] <= MonDReg~28.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[4] <= MonDReg~27.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[5] <= MonDReg~26.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[6] <= MonDReg~25.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[7] <= MonDReg~24.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[8] <= MonDReg~23.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[9] <= MonDReg~22.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[10] <= MonDReg~21.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[11] <= MonDReg~20.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[12] <= MonDReg~19.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[13] <= MonDReg~18.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[14] <= MonDReg~17.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[15] <= MonDReg~16.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[16] <= MonDReg~15.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[17] <= MonDReg~14.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[18] <= MonDReg~13.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[19] <= MonDReg~12.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[20] <= MonDReg~11.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[21] <= MonDReg~10.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[22] <= MonDReg~9.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[23] <= MonDReg~8.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[24] <= MonDReg~7.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[25] <= MonDReg~6.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[26] <= MonDReg~5.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[27] <= MonDReg~4.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[28] <= MonDReg~3.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[29] <= MonDReg~2.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[30] <= MonDReg~1.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[31] <= MonDReg~0.DB_MAX_OUTPUT_PORT_TYPE
oci_ram_readdata[0] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[0]
oci_ram_readdata[1] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[1]
oci_ram_readdata[2] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[2]
oci_ram_readdata[3] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[3]
oci_ram_readdata[4] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[4]
oci_ram_readdata[5] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[5]
oci_ram_readdata[6] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[6]
oci_ram_readdata[7] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[7]
oci_ram_readdata[8] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[8]
oci_ram_readdata[9] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[9]
oci_ram_readdata[10] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[10]
oci_ram_readdata[11] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[11]
oci_ram_readdata[12] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[12]
oci_ram_readdata[13] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[13]
oci_ram_readdata[14] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[14]
oci_ram_readdata[15] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[15]
oci_ram_readdata[16] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[16]
oci_ram_readdata[17] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[17]
oci_ram_readdata[18] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[18]
oci_ram_readdata[19] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[19]
oci_ram_readdata[20] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[20]
oci_ram_readdata[21] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[21]
oci_ram_readdata[22] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[22]
oci_ram_readdata[23] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[23]
oci_ram_readdata[24] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[24]
oci_ram_readdata[25] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[25]
oci_ram_readdata[26] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[26]
oci_ram_readdata[27] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[27]
oci_ram_readdata[28] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[28]
oci_ram_readdata[29] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[29]
oci_ram_readdata[30] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[30]
oci_ram_readdata[31] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[31]


|ifv|nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component
address_a[0] => altsyncram:the_altsyncram.address_a[0]
address_a[1] => altsyncram:the_altsyncram.address_a[1]
address_a[2] => altsyncram:the_altsyncram.address_a[2]
address_a[3] => altsyncram:the_altsyncram.address_a[3]
address_a[4] => altsyncram:the_altsyncram.address_a[4]
address_a[5] => altsyncram:the_altsyncram.address_a[5]
address_a[6] => altsyncram:the_altsyncram.address_a[6]
address_a[7] => altsyncram:the_altsyncram.address_a[7]
address_b[0] => altsyncram:the_altsyncram.address_b[0]
address_b[1] => altsyncram:the_altsyncram.address_b[1]
address_b[2] => altsyncram:the_altsyncram.address_b[2]
address_b[3] => altsyncram:the_altsyncram.address_b[3]
address_b[4] => altsyncram:the_altsyncram.address_b[4]
address_b[5] => altsyncram:the_altsyncram.address_b[5]
address_b[6] => altsyncram:the_altsyncram.address_b[6]
address_b[7] => altsyncram:the_altsyncram.address_b[7]
byteena_a[0] => altsyncram:the_altsyncram.byteena_a[0]
byteena_a[1] => altsyncram:the_altsyncram.byteena_a[1]
byteena_a[2] => altsyncram:the_altsyncram.byteena_a[2]
byteena_a[3] => altsyncram:the_altsyncram.byteena_a[3]
clock0 => altsyncram:the_altsyncram.clock0
clock1 => altsyncram:the_altsyncram.clock1
clocken0 => altsyncram:the_altsyncram.clocken0
clocken1 => altsyncram:the_altsyncram.clocken1
data_a[0] => altsyncram:the_altsyncram.data_a[0]
data_a[1] => altsyncram:the_altsyncram.data_a[1]
data_a[2] => altsyncram:the_altsyncram.data_a[2]
data_a[3] => altsyncram:the_altsyncram.data_a[3]
data_a[4] => altsyncram:the_altsyncram.data_a[4]
data_a[5] => altsyncram:the_altsyncram.data_a[5]
data_a[6] => altsyncram:the_altsyncram.data_a[6]
data_a[7] => altsyncram:the_altsyncram.data_a[7]
data_a[8] => altsyncram:the_altsyncram.data_a[8]
data_a[9] => altsyncram:the_altsyncram.data_a[9]
data_a[10] => altsyncram:the_altsyncram.data_a[10]
data_a[11] => altsyncram:the_altsyncram.data_a[11]
data_a[12] => altsyncram:the_altsyncram.data_a[12]
data_a[13] => altsyncram:the_altsyncram.data_a[13]
data_a[14] => altsyncram:the_altsyncram.data_a[14]
data_a[15] => altsyncram:the_altsyncram.data_a[15]
data_a[16] => altsyncram:the_altsyncram.data_a[16]
data_a[17] => altsyncram:the_altsyncram.data_a[17]
data_a[18] => altsyncram:the_altsyncram.data_a[18]
data_a[19] => altsyncram:the_altsyncram.data_a[19]
data_a[20] => altsyncram:the_altsyncram.data_a[20]
data_a[21] => altsyncram:the_altsyncram.data_a[21]
data_a[22] => altsyncram:the_altsyncram.data_a[22]
data_a[23] => altsyncram:the_altsyncram.data_a[23]
data_a[24] => altsyncram:the_altsyncram.data_a[24]
data_a[25] => altsyncram:the_altsyncram.data_a[25]
data_a[26] => altsyncram:the_altsyncram.data_a[26]
data_a[27] => altsyncram:the_altsyncram.data_a[27]
data_a[28] => altsyncram:the_altsyncram.data_a[28]
data_a[29] => altsyncram:the_altsyncram.data_a[29]
data_a[30] => altsyncram:the_altsyncram.data_a[30]
data_a[31] => altsyncram:the_altsyncram.data_a[31]
data_b[0] => altsyncram:the_altsyncram.data_b[0]
data_b[1] => altsyncram:the_altsyncram.data_b[1]
data_b[2] => altsyncram:the_altsyncram.data_b[2]
data_b[3] => altsyncram:the_altsyncram.data_b[3]
data_b[4] => altsyncram:the_altsyncram.data_b[4]
data_b[5] => altsyncram:the_altsyncram.data_b[5]
data_b[6] => altsyncram:the_altsyncram.data_b[6]
data_b[7] => altsyncram:the_altsyncram.data_b[7]
data_b[8] => altsyncram:the_altsyncram.data_b[8]
data_b[9] => altsyncram:the_altsyncram.data_b[9]
data_b[10] => altsyncram:the_altsyncram.data_b[10]
data_b[11] => altsyncram:the_altsyncram.data_b[11]
data_b[12] => altsyncram:the_altsyncram.data_b[12]
data_b[13] => altsyncram:the_altsyncram.data_b[13]
data_b[14] => altsyncram:the_altsyncram.data_b[14]
data_b[15] => altsyncram:the_altsyncram.data_b[15]
data_b[16] => altsyncram:the_altsyncram.data_b[16]
data_b[17] => altsyncram:the_altsyncram.data_b[17]
data_b[18] => altsyncram:the_altsyncram.data_b[18]
data_b[19] => altsyncram:the_altsyncram.data_b[19]
data_b[20] => altsyncram:the_altsyncram.data_b[20]
data_b[21] => altsyncram:the_altsyncram.data_b[21]
data_b[22] => altsyncram:the_altsyncram.data_b[22]
data_b[23] => altsyncram:the_altsyncram.data_b[23]
data_b[24] => altsyncram:the_altsyncram.data_b[24]
data_b[25] => altsyncram:the_altsyncram.data_b[25]
data_b[26] => altsyncram:the_altsyncram.data_b[26]
data_b[27] => altsyncram:the_altsyncram.data_b[27]
data_b[28] => altsyncram:the_altsyncram.data_b[28]
data_b[29] => altsyncram:the_altsyncram.data_b[29]
data_b[30] => altsyncram:the_altsyncram.data_b[30]
data_b[31] => altsyncram:the_altsyncram.data_b[31]
wren_a => altsyncram:the_altsyncram.wren_a
wren_b => altsyncram:the_altsyncram.wren_b
q_a[0] <= altsyncram:the_altsyncram.q_a[0]
q_a[1] <= altsyncram:the_altsyncram.q_a[1]
q_a[2] <= altsyncram:the_altsyncram.q_a[2]
q_a[3] <= altsyncram:the_altsyncram.q_a[3]
q_a[4] <= altsyncram:the_altsyncram.q_a[4]
q_a[5] <= altsyncram:the_altsyncram.q_a[5]
q_a[6] <= altsyncram:the_altsyncram.q_a[6]
q_a[7] <= altsyncram:the_altsyncram.q_a[7]
q_a[8] <= altsyncram:the_altsyncram.q_a[8]
q_a[9] <= altsyncram:the_altsyncram.q_a[9]
q_a[10] <= altsyncram:the_altsyncram.q_a[10]
q_a[11] <= altsyncram:the_altsyncram.q_a[11]
q_a[12] <= altsyncram:the_altsyncram.q_a[12]
q_a[13] <= altsyncram:the_altsyncram.q_a[13]
q_a[14] <= altsyncram:the_altsyncram.q_a[14]
q_a[15] <= altsyncram:the_altsyncram.q_a[15]
q_a[16] <= altsyncram:the_altsyncram.q_a[16]
q_a[17] <= altsyncram:the_altsyncram.q_a[17]
q_a[18] <= altsyncram:the_altsyncram.q_a[18]
q_a[19] <= altsyncram:the_altsyncram.q_a[19]
q_a[20] <= altsyncram:the_altsyncram.q_a[20]
q_a[21] <= altsyncram:the_altsyncram.q_a[21]
q_a[22] <= altsyncram:the_altsyncram.q_a[22]
q_a[23] <= altsyncram:the_altsyncram.q_a[23]
q_a[24] <= altsyncram:the_altsyncram.q_a[24]
q_a[25] <= altsyncram:the_altsyncram.q_a[25]
q_a[26] <= altsyncram:the_altsyncram.q_a[26]
q_a[27] <= altsyncram:the_altsyncram.q_a[27]
q_a[28] <= altsyncram:the_altsyncram.q_a[28]
q_a[29] <= altsyncram:the_altsyncram.q_a[29]
q_a[30] <= altsyncram:the_altsyncram.q_a[30]
q_a[31] <= altsyncram:the_altsyncram.q_a[31]
q_b[0] <= altsyncram:the_altsyncram.q_b[0]
q_b[1] <= altsyncram:the_altsyncram.q_b[1]
q_b[2] <= altsyncram:the_altsyncram.q_b[2]
q_b[3] <= altsyncram:the_altsyncram.q_b[3]
q_b[4] <= altsyncram:the_altsyncram.q_b[4]
q_b[5] <= altsyncram:the_altsyncram.q_b[5]
q_b[6] <= altsyncram:the_altsyncram.q_b[6]
q_b[7] <= altsyncram:the_altsyncram.q_b[7]
q_b[8] <= altsyncram:the_altsyncram.q_b[8]
q_b[9] <= altsyncram:the_altsyncram.q_b[9]
q_b[10] <= altsyncram:the_altsyncram.q_b[10]
q_b[11] <= altsyncram:the_altsyncram.q_b[11]
q_b[12] <= altsyncram:the_altsyncram.q_b[12]
q_b[13] <= altsyncram:the_altsyncram.q_b[13]
q_b[14] <= altsyncram:the_altsyncram.q_b[14]
q_b[15] <= altsyncram:the_altsyncram.q_b[15]
q_b[16] <= altsyncram:the_altsyncram.q_b[16]
q_b[17] <= altsyncram:the_altsyncram.q_b[17]
q_b[18] <= altsyncram:the_altsyncram.q_b[18]
q_b[19] <= altsyncram:the_altsyncram.q_b[19]
q_b[20] <= altsyncram:the_altsyncram.q_b[20]
q_b[21] <= altsyncram:the_altsyncram.q_b[21]
q_b[22] <= altsyncram:the_altsyncram.q_b[22]
q_b[23] <= altsyncram:the_altsyncram.q_b[23]
q_b[24] <= altsyncram:the_altsyncram.q_b[24]
q_b[25] <= altsyncram:the_altsyncram.q_b[25]
q_b[26] <= altsyncram:the_altsyncram.q_b[26]
q_b[27] <= altsyncram:the_altsyncram.q_b[27]
q_b[28] <= altsyncram:the_altsyncram.q_b[28]
q_b[29] <= altsyncram:the_altsyncram.q_b[29]
q_b[30] <= altsyncram:the_altsyncram.q_b[30]
q_b[31] <= altsyncram:the_altsyncram.q_b[31]


|ifv|nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram
wren_a => altsyncram_t072:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_t072:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_t072:auto_generated.data_a[0]
data_a[1] => altsyncram_t072:auto_generated.data_a[1]
data_a[2] => altsyncram_t072:auto_generated.data_a[2]
data_a[3] => altsyncram_t072:auto_generated.data_a[3]
data_a[4] => altsyncram_t072:auto_generated.data_a[4]
data_a[5] => altsyncram_t072:auto_generated.data_a[5]
data_a[6] => altsyncram_t072:auto_generated.data_a[6]
data_a[7] => altsyncram_t072:auto_generated.data_a[7]
data_a[8] => altsyncram_t072:auto_generated.data_a[8]
data_a[9] => altsyncram_t072:auto_generated.data_a[9]
data_a[10] => altsyncram_t072:auto_generated.data_a[10]
data_a[11] => altsyncram_t072:auto_generated.data_a[11]
data_a[12] => altsyncram_t072:auto_generated.data_a[12]
data_a[13] => altsyncram_t072:auto_generated.data_a[13]
data_a[14] => altsyncram_t072:auto_generated.data_a[14]
data_a[15] => altsyncram_t072:auto_generated.data_a[15]
data_a[16] => altsyncram_t072:auto_generated.data_a[16]
data_a[17] => altsyncram_t072:auto_generated.data_a[17]
data_a[18] => altsyncram_t072:auto_generated.data_a[18]
data_a[19] => altsyncram_t072:auto_generated.data_a[19]
data_a[20] => altsyncram_t072:auto_generated.data_a[20]
data_a[21] => altsyncram_t072:auto_generated.data_a[21]
data_a[22] => altsyncram_t072:auto_generated.data_a[22]
data_a[23] => altsyncram_t072:auto_generated.data_a[23]
data_a[24] => altsyncram_t072:auto_generated.data_a[24]
data_a[25] => altsyncram_t072:auto_generated.data_a[25]
data_a[26] => altsyncram_t072:auto_generated.data_a[26]
data_a[27] => altsyncram_t072:auto_generated.data_a[27]
data_a[28] => altsyncram_t072:auto_generated.data_a[28]
data_a[29] => altsyncram_t072:auto_generated.data_a[29]
data_a[30] => altsyncram_t072:auto_generated.data_a[30]
data_a[31] => altsyncram_t072:auto_generated.data_a[31]
data_b[0] => altsyncram_t072:auto_generated.data_b[0]
data_b[1] => altsyncram_t072:auto_generated.data_b[1]
data_b[2] => altsyncram_t072:auto_generated.data_b[2]
data_b[3] => altsyncram_t072:auto_generated.data_b[3]
data_b[4] => altsyncram_t072:auto_generated.data_b[4]
data_b[5] => altsyncram_t072:auto_generated.data_b[5]
data_b[6] => altsyncram_t072:auto_generated.data_b[6]
data_b[7] => altsyncram_t072:auto_generated.data_b[7]
data_b[8] => altsyncram_t072:auto_generated.data_b[8]
data_b[9] => altsyncram_t072:auto_generated.data_b[9]
data_b[10] => altsyncram_t072:auto_generated.data_b[10]
data_b[11] => altsyncram_t072:auto_generated.data_b[11]
data_b[12] => altsyncram_t072:auto_generated.data_b[12]
data_b[13] => altsyncram_t072:auto_generated.data_b[13]
data_b[14] => altsyncram_t072:auto_generated.data_b[14]
data_b[15] => altsyncram_t072:auto_generated.data_b[15]
data_b[16] => altsyncram_t072:auto_generated.data_b[16]
data_b[17] => altsyncram_t072:auto_generated.data_b[17]
data_b[18] => altsyncram_t072:auto_generated.data_b[18]
data_b[19] => altsyncram_t072:auto_generated.data_b[19]
data_b[20] => altsyncram_t072:auto_generated.data_b[20]
data_b[21] => altsyncram_t072:auto_generated.data_b[21]
data_b[22] => altsyncram_t072:auto_generated.data_b[22]
data_b[23] => altsyncram_t072:auto_generated.data_b[23]
data_b[24] => altsyncram_t072:auto_generated.data_b[24]
data_b[25] => altsyncram_t072:auto_generated.data_b[25]
data_b[26] => altsyncram_t072:auto_generated.data_b[26]
data_b[27] => altsyncram_t072:auto_generated.data_b[27]
data_b[28] => altsyncram_t072:auto_generated.data_b[28]
data_b[29] => altsyncram_t072:auto_generated.data_b[29]
data_b[30] => altsyncram_t072:auto_generated.data_b[30]
data_b[31] => altsyncram_t072:auto_generated.data_b[31]
address_a[0] => altsyncram_t072:auto_generated.address_a[0]
address_a[1] => altsyncram_t072:auto_generated.address_a[1]
address_a[2] => altsyncram_t072:auto_generated.address_a[2]
address_a[3] => altsyncram_t072:auto_generated.address_a[3]
address_a[4] => altsyncram_t072:auto_generated.address_a[4]
address_a[5] => altsyncram_t072:auto_generated.address_a[5]
address_a[6] => altsyncram_t072:auto_generated.address_a[6]
address_a[7] => altsyncram_t072:auto_generated.address_a[7]
address_b[0] => altsyncram_t072:auto_generated.address_b[0]
address_b[1] => altsyncram_t072:auto_generated.address_b[1]
address_b[2] => altsyncram_t072:auto_generated.address_b[2]
address_b[3] => altsyncram_t072:auto_generated.address_b[3]
address_b[4] => altsyncram_t072:auto_generated.address_b[4]
address_b[5] => altsyncram_t072:auto_generated.address_b[5]
address_b[6] => altsyncram_t072:auto_generated.address_b[6]
address_b[7] => altsyncram_t072:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_t072:auto_generated.clock0
clock1 => altsyncram_t072:auto_generated.clock1
clocken0 => altsyncram_t072:auto_generated.clocken0
clocken1 => altsyncram_t072:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_t072:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_t072:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_t072:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_t072:auto_generated.byteena_a[3]
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_t072:auto_generated.q_a[0]
q_a[1] <= altsyncram_t072:auto_generated.q_a[1]
q_a[2] <= altsyncram_t072:auto_generated.q_a[2]
q_a[3] <= altsyncram_t072:auto_generated.q_a[3]
q_a[4] <= altsyncram_t072:auto_generated.q_a[4]
q_a[5] <= altsyncram_t072:auto_generated.q_a[5]
q_a[6] <= altsyncram_t072:auto_generated.q_a[6]
q_a[7] <= altsyncram_t072:auto_generated.q_a[7]
q_a[8] <= altsyncram_t072:auto_generated.q_a[8]
q_a[9] <= altsyncram_t072:auto_generated.q_a[9]
q_a[10] <= altsyncram_t072:auto_generated.q_a[10]
q_a[11] <= altsyncram_t072:auto_generated.q_a[11]
q_a[12] <= altsyncram_t072:auto_generated.q_a[12]
q_a[13] <= altsyncram_t072:auto_generated.q_a[13]
q_a[14] <= altsyncram_t072:auto_generated.q_a[14]
q_a[15] <= altsyncram_t072:auto_generated.q_a[15]
q_a[16] <= altsyncram_t072:auto_generated.q_a[16]
q_a[17] <= altsyncram_t072:auto_generated.q_a[17]
q_a[18] <= altsyncram_t072:auto_generated.q_a[18]
q_a[19] <= altsyncram_t072:auto_generated.q_a[19]
q_a[20] <= altsyncram_t072:auto_generated.q_a[20]
q_a[21] <= altsyncram_t072:auto_generated.q_a[21]
q_a[22] <= altsyncram_t072:auto_generated.q_a[22]
q_a[23] <= altsyncram_t072:auto_generated.q_a[23]
q_a[24] <= altsyncram_t072:auto_generated.q_a[24]
q_a[25] <= altsyncram_t072:auto_generated.q_a[25]
q_a[26] <= altsyncram_t072:auto_generated.q_a[26]
q_a[27] <= altsyncram_t072:auto_generated.q_a[27]
q_a[28] <= altsyncram_t072:auto_generated.q_a[28]
q_a[29] <= altsyncram_t072:auto_generated.q_a[29]
q_a[30] <= altsyncram_t072:auto_generated.q_a[30]
q_a[31] <= altsyncram_t072:auto_generated.q_a[31]
q_b[0] <= altsyncram_t072:auto_generated.q_b[0]
q_b[1] <= altsyncram_t072:auto_generated.q_b[1]
q_b[2] <= altsyncram_t072:auto_generated.q_b[2]
q_b[3] <= altsyncram_t072:auto_generated.q_b[3]
q_b[4] <= altsyncram_t072:auto_generated.q_b[4]
q_b[5] <= altsyncram_t072:auto_generated.q_b[5]
q_b[6] <= altsyncram_t072:auto_generated.q_b[6]
q_b[7] <= altsyncram_t072:auto_generated.q_b[7]
q_b[8] <= altsyncram_t072:auto_generated.q_b[8]
q_b[9] <= altsyncram_t072:auto_generated.q_b[9]
q_b[10] <= altsyncram_t072:auto_generated.q_b[10]
q_b[11] <= altsyncram_t072:auto_generated.q_b[11]
q_b[12] <= altsyncram_t072:auto_generated.q_b[12]
q_b[13] <= altsyncram_t072:auto_generated.q_b[13]
q_b[14] <= altsyncram_t072:auto_generated.q_b[14]
q_b[15] <= altsyncram_t072:auto_generated.q_b[15]
q_b[16] <= altsyncram_t072:auto_generated.q_b[16]
q_b[17] <= altsyncram_t072:auto_generated.q_b[17]
q_b[18] <= altsyncram_t072:auto_generated.q_b[18]
q_b[19] <= altsyncram_t072:auto_generated.q_b[19]
q_b[20] <= altsyncram_t072:auto_generated.q_b[20]
q_b[21] <= altsyncram_t072:auto_generated.q_b[21]
q_b[22] <= altsyncram_t072:auto_generated.q_b[22]
q_b[23] <= altsyncram_t072:auto_generated.q_b[23]
q_b[24] <= altsyncram_t072:auto_generated.q_b[24]
q_b[25] <= altsyncram_t072:auto_generated.q_b[25]
q_b[26] <= altsyncram_t072:auto_generated.q_b[26]
q_b[27] <= altsyncram_t072:auto_generated.q_b[27]
q_b[28] <= altsyncram_t072:auto_generated.q_b[28]
q_b[29] <= altsyncram_t072:auto_generated.q_b[29]
q_b[30] <= altsyncram_t072:auto_generated.q_b[30]
q_b[31] <= altsyncram_t072:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ifv|nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_t072:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a23.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a31.PORTABYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_b => ram_block1a0.PORTBRE
wren_b => ram_block1a1.PORTBRE
wren_b => ram_block1a2.PORTBRE
wren_b => ram_block1a3.PORTBRE
wren_b => ram_block1a4.PORTBRE
wren_b => ram_block1a5.PORTBRE
wren_b => ram_block1a6.PORTBRE
wren_b => ram_block1a7.PORTBRE
wren_b => ram_block1a8.PORTBRE
wren_b => ram_block1a9.PORTBRE
wren_b => ram_block1a10.PORTBRE
wren_b => ram_block1a11.PORTBRE
wren_b => ram_block1a12.PORTBRE
wren_b => ram_block1a13.PORTBRE
wren_b => ram_block1a14.PORTBRE
wren_b => ram_block1a15.PORTBRE
wren_b => ram_block1a16.PORTBRE
wren_b => ram_block1a17.PORTBRE
wren_b => ram_block1a18.PORTBRE
wren_b => ram_block1a19.PORTBRE
wren_b => ram_block1a20.PORTBRE
wren_b => ram_block1a21.PORTBRE
wren_b => ram_block1a22.PORTBRE
wren_b => ram_block1a23.PORTBRE
wren_b => ram_block1a24.PORTBRE
wren_b => ram_block1a25.PORTBRE
wren_b => ram_block1a26.PORTBRE
wren_b => ram_block1a27.PORTBRE
wren_b => ram_block1a28.PORTBRE
wren_b => ram_block1a29.PORTBRE
wren_b => ram_block1a30.PORTBRE
wren_b => ram_block1a31.PORTBRE


|ifv|nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg
address[0] => Equal1.IN17
address[0] => Equal0.IN17
address[1] => Equal1.IN16
address[1] => Equal0.IN16
address[2] => Equal1.IN15
address[2] => Equal0.IN15
address[3] => Equal1.IN14
address[3] => Equal0.IN14
address[4] => Equal1.IN13
address[4] => Equal0.IN13
address[5] => Equal1.IN12
address[5] => Equal0.IN12
address[6] => Equal1.IN11
address[6] => Equal0.IN11
address[7] => Equal1.IN10
address[7] => Equal0.IN10
address[8] => Equal1.IN9
address[8] => Equal0.IN9
chipselect => write_strobe~0.IN0
clk => internal_oci_single_step_mode1.CLK
clk => internal_oci_ienable1[31].CLK
clk => internal_oci_ienable1[30].CLK
clk => internal_oci_ienable1[29].CLK
clk => internal_oci_ienable1[28].CLK
clk => internal_oci_ienable1[27].CLK
clk => internal_oci_ienable1[26].CLK
clk => internal_oci_ienable1[25].CLK
clk => internal_oci_ienable1[24].CLK
clk => internal_oci_ienable1[23].CLK
clk => internal_oci_ienable1[22].CLK
clk => internal_oci_ienable1[21].CLK
clk => internal_oci_ienable1[20].CLK
clk => internal_oci_ienable1[19].CLK
clk => internal_oci_ienable1[18].CLK
clk => internal_oci_ienable1[17].CLK
clk => internal_oci_ienable1[16].CLK
clk => internal_oci_ienable1[15].CLK
clk => internal_oci_ienable1[14].CLK
clk => internal_oci_ienable1[13].CLK
clk => internal_oci_ienable1[12].CLK
clk => internal_oci_ienable1[11].CLK
clk => internal_oci_ienable1[10].CLK
clk => internal_oci_ienable1[9].CLK
clk => internal_oci_ienable1[8].CLK
clk => internal_oci_ienable1[7].CLK
clk => internal_oci_ienable1[6].CLK
clk => internal_oci_ienable1[5].CLK
clk => internal_oci_ienable1[4].CLK
clk => internal_oci_ienable1[3].CLK
clk => internal_oci_ienable1[2].CLK
clk => internal_oci_ienable1[1].CLK
clk => internal_oci_ienable1[0].CLK
debugaccess => write_strobe.IN1
monitor_error => A_WE_StdLogicVector~63.DATAB
monitor_go => A_WE_StdLogicVector~61.DATAB
monitor_ready => A_WE_StdLogicVector~62.DATAB
reset_n => internal_oci_single_step_mode1.ACLR
reset_n => internal_oci_ienable1[31].PRESET
reset_n => internal_oci_ienable1[30].PRESET
reset_n => internal_oci_ienable1[29].PRESET
reset_n => internal_oci_ienable1[28].PRESET
reset_n => internal_oci_ienable1[27].PRESET
reset_n => internal_oci_ienable1[26].PRESET
reset_n => internal_oci_ienable1[25].PRESET
reset_n => internal_oci_ienable1[24].PRESET
reset_n => internal_oci_ienable1[23].PRESET
reset_n => internal_oci_ienable1[22].PRESET
reset_n => internal_oci_ienable1[21].PRESET
reset_n => internal_oci_ienable1[20].PRESET
reset_n => internal_oci_ienable1[19].PRESET
reset_n => internal_oci_ienable1[18].PRESET
reset_n => internal_oci_ienable1[17].PRESET
reset_n => internal_oci_ienable1[16].PRESET
reset_n => internal_oci_ienable1[15].PRESET
reset_n => internal_oci_ienable1[14].PRESET
reset_n => internal_oci_ienable1[13].PRESET
reset_n => internal_oci_ienable1[12].PRESET
reset_n => internal_oci_ienable1[11].PRESET
reset_n => internal_oci_ienable1[10].PRESET
reset_n => internal_oci_ienable1[9].PRESET
reset_n => internal_oci_ienable1[8].PRESET
reset_n => internal_oci_ienable1[7].PRESET
reset_n => internal_oci_ienable1[6].PRESET
reset_n => internal_oci_ienable1[5].PRESET
reset_n => internal_oci_ienable1[4].PRESET
reset_n => internal_oci_ienable1[3].PRESET
reset_n => internal_oci_ienable1[2].PRESET
reset_n => internal_oci_ienable1[1].PRESET
reset_n => internal_oci_ienable1[0].PRESET
write => write_strobe~0.IN1
writedata[0] => ocireg_mrs.DATAIN
writedata[0] => internal_oci_ienable1[0].DATAIN
writedata[1] => ocireg_ers.DATAIN
writedata[2] => ~NO_FANOUT~
writedata[3] => internal_oci_single_step_mode1.DATAIN
writedata[4] => ~NO_FANOUT~
writedata[5] => ~NO_FANOUT~
writedata[6] => ~NO_FANOUT~
writedata[7] => ~NO_FANOUT~
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~
oci_ienable[0] <= internal_oci_ienable1[0].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[1] <= internal_oci_ienable1[1].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[2] <= internal_oci_ienable1[2].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[3] <= internal_oci_ienable1[3].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[4] <= internal_oci_ienable1[4].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[5] <= internal_oci_ienable1[5].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[6] <= internal_oci_ienable1[6].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[7] <= internal_oci_ienable1[7].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[8] <= internal_oci_ienable1[8].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[9] <= internal_oci_ienable1[9].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[10] <= internal_oci_ienable1[10].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[11] <= internal_oci_ienable1[11].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[12] <= internal_oci_ienable1[12].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[13] <= internal_oci_ienable1[13].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[14] <= internal_oci_ienable1[14].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[15] <= internal_oci_ienable1[15].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[16] <= internal_oci_ienable1[16].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[17] <= internal_oci_ienable1[17].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[18] <= internal_oci_ienable1[18].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[19] <= internal_oci_ienable1[19].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[20] <= internal_oci_ienable1[20].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[21] <= internal_oci_ienable1[21].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[22] <= internal_oci_ienable1[22].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[23] <= internal_oci_ienable1[23].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[24] <= internal_oci_ienable1[24].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[25] <= internal_oci_ienable1[25].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[26] <= internal_oci_ienable1[26].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[27] <= internal_oci_ienable1[27].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[28] <= internal_oci_ienable1[28].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[29] <= internal_oci_ienable1[29].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[30] <= internal_oci_ienable1[30].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[31] <= internal_oci_ienable1[31].DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[0] <= A_WE_StdLogicVector~63.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[1] <= A_WE_StdLogicVector~62.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[2] <= A_WE_StdLogicVector~61.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[3] <= A_WE_StdLogicVector~60.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[4] <= A_WE_StdLogicVector~59.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[5] <= A_WE_StdLogicVector~58.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[6] <= A_WE_StdLogicVector~57.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[7] <= A_WE_StdLogicVector~56.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[8] <= A_WE_StdLogicVector~55.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[9] <= A_WE_StdLogicVector~54.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[10] <= A_WE_StdLogicVector~53.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[11] <= A_WE_StdLogicVector~52.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[12] <= A_WE_StdLogicVector~51.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[13] <= A_WE_StdLogicVector~50.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[14] <= A_WE_StdLogicVector~49.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[15] <= A_WE_StdLogicVector~48.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[16] <= A_WE_StdLogicVector~47.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[17] <= A_WE_StdLogicVector~46.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[18] <= A_WE_StdLogicVector~45.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[19] <= A_WE_StdLogicVector~44.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[20] <= A_WE_StdLogicVector~43.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[21] <= A_WE_StdLogicVector~42.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[22] <= A_WE_StdLogicVector~41.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[23] <= A_WE_StdLogicVector~40.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[24] <= A_WE_StdLogicVector~39.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[25] <= A_WE_StdLogicVector~38.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[26] <= A_WE_StdLogicVector~37.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[27] <= A_WE_StdLogicVector~36.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[28] <= A_WE_StdLogicVector~35.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[29] <= A_WE_StdLogicVector~34.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[30] <= A_WE_StdLogicVector~33.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[31] <= A_WE_StdLogicVector~32.DB_MAX_OUTPUT_PORT_TYPE
oci_single_step_mode <= internal_oci_single_step_mode1.DB_MAX_OUTPUT_PORT_TYPE
ocireg_ers <= writedata[1].DB_MAX_OUTPUT_PORT_TYPE
ocireg_mrs <= writedata[0].DB_MAX_OUTPUT_PORT_TYPE
take_action_ocireg <= internal_take_action_ocireg~0.DB_MAX_OUTPUT_PORT_TYPE


|ifv|nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break
clk => trigbrktype~reg0.CLK
clk => dbrk_hit0_latch~reg0.CLK
clk => dbrk_hit1_latch~reg0.CLK
clk => dbrk_hit2_latch~reg0.CLK
clk => dbrk_hit3_latch~reg0.CLK
clk => break_readreg[31]~reg0.CLK
clk => break_readreg[30]~reg0.CLK
clk => break_readreg[29]~reg0.CLK
clk => break_readreg[28]~reg0.CLK
clk => break_readreg[27]~reg0.CLK
clk => break_readreg[26]~reg0.CLK
clk => break_readreg[25]~reg0.CLK
clk => break_readreg[24]~reg0.CLK
clk => break_readreg[23]~reg0.CLK
clk => break_readreg[22]~reg0.CLK
clk => break_readreg[21]~reg0.CLK
clk => break_readreg[20]~reg0.CLK
clk => break_readreg[19]~reg0.CLK
clk => break_readreg[18]~reg0.CLK
clk => break_readreg[17]~reg0.CLK
clk => break_readreg[16]~reg0.CLK
clk => break_readreg[15]~reg0.CLK
clk => break_readreg[14]~reg0.CLK
clk => break_readreg[13]~reg0.CLK
clk => break_readreg[12]~reg0.CLK
clk => break_readreg[11]~reg0.CLK
clk => break_readreg[10]~reg0.CLK
clk => break_readreg[9]~reg0.CLK
clk => break_readreg[8]~reg0.CLK
clk => break_readreg[7]~reg0.CLK
clk => break_readreg[6]~reg0.CLK
clk => break_readreg[5]~reg0.CLK
clk => break_readreg[4]~reg0.CLK
clk => break_readreg[3]~reg0.CLK
clk => break_readreg[2]~reg0.CLK
clk => break_readreg[1]~reg0.CLK
clk => break_readreg[0]~reg0.CLK
clk => trigger_state.CLK
dbrk_break => trigbrktype~0.OUTPUTSELECT
dbrk_goto0 => process3~0.IN0
dbrk_goto1 => process3~2.IN0
dbrk_hit0 => ~NO_FANOUT~
dbrk_hit1 => ~NO_FANOUT~
dbrk_hit2 => ~NO_FANOUT~
dbrk_hit3 => ~NO_FANOUT~
jdo[0] => break_readreg~127.DATAB
jdo[0] => break_readreg~63.DATAB
jdo[0] => break_readreg~31.DATAB
jdo[1] => break_readreg~126.DATAB
jdo[1] => break_readreg~62.DATAB
jdo[1] => break_readreg~30.DATAB
jdo[2] => break_readreg~125.DATAB
jdo[2] => break_readreg~61.DATAB
jdo[2] => break_readreg~29.DATAB
jdo[3] => break_readreg~124.DATAB
jdo[3] => break_readreg~60.DATAB
jdo[3] => break_readreg~28.DATAB
jdo[4] => break_readreg~123.DATAB
jdo[4] => break_readreg~59.DATAB
jdo[4] => break_readreg~27.DATAB
jdo[5] => break_readreg~122.DATAB
jdo[5] => break_readreg~58.DATAB
jdo[5] => break_readreg~26.DATAB
jdo[6] => break_readreg~121.DATAB
jdo[6] => break_readreg~57.DATAB
jdo[6] => break_readreg~25.DATAB
jdo[7] => break_readreg~120.DATAB
jdo[7] => break_readreg~56.DATAB
jdo[7] => break_readreg~24.DATAB
jdo[8] => break_readreg~119.DATAB
jdo[8] => break_readreg~55.DATAB
jdo[8] => break_readreg~23.DATAB
jdo[9] => break_readreg~118.DATAB
jdo[9] => break_readreg~54.DATAB
jdo[9] => break_readreg~22.DATAB
jdo[10] => break_readreg~117.DATAB
jdo[10] => break_readreg~53.DATAB
jdo[10] => break_readreg~21.DATAB
jdo[11] => break_readreg~116.DATAB
jdo[11] => break_readreg~52.DATAB
jdo[11] => break_readreg~20.DATAB
jdo[12] => break_readreg~115.DATAB
jdo[12] => break_readreg~51.DATAB
jdo[12] => break_readreg~19.DATAB
jdo[13] => break_readreg~114.DATAB
jdo[13] => break_readreg~50.DATAB
jdo[13] => break_readreg~18.DATAB
jdo[14] => break_readreg~113.DATAB
jdo[14] => break_readreg~49.DATAB
jdo[14] => break_readreg~17.DATAB
jdo[15] => break_readreg~112.DATAB
jdo[15] => break_readreg~48.DATAB
jdo[15] => break_readreg~16.DATAB
jdo[16] => break_readreg~111.DATAB
jdo[16] => break_readreg~47.DATAB
jdo[16] => break_readreg~15.DATAB
jdo[17] => break_readreg~110.DATAB
jdo[17] => break_readreg~46.DATAB
jdo[17] => break_readreg~14.DATAB
jdo[18] => break_readreg~109.DATAB
jdo[18] => break_readreg~45.DATAB
jdo[18] => break_readreg~13.DATAB
jdo[19] => break_readreg~108.DATAB
jdo[19] => break_readreg~44.DATAB
jdo[19] => break_readreg~12.DATAB
jdo[20] => break_readreg~107.DATAB
jdo[20] => break_readreg~43.DATAB
jdo[20] => break_readreg~11.DATAB
jdo[21] => break_readreg~106.DATAB
jdo[21] => break_readreg~42.DATAB
jdo[21] => break_readreg~10.DATAB
jdo[22] => break_readreg~105.DATAB
jdo[22] => break_readreg~41.DATAB
jdo[22] => break_readreg~9.DATAB
jdo[23] => break_readreg~104.DATAB
jdo[23] => break_readreg~40.DATAB
jdo[23] => break_readreg~8.DATAB
jdo[24] => break_readreg~103.DATAB
jdo[24] => break_readreg~39.DATAB
jdo[24] => break_readreg~7.DATAB
jdo[25] => break_readreg~102.DATAB
jdo[25] => break_readreg~38.DATAB
jdo[25] => break_readreg~6.DATAB
jdo[26] => break_readreg~101.DATAB
jdo[26] => break_readreg~37.DATAB
jdo[26] => break_readreg~5.DATAB
jdo[27] => break_readreg~100.DATAB
jdo[27] => break_readreg~36.DATAB
jdo[27] => break_readreg~4.DATAB
jdo[28] => break_readreg~99.DATAB
jdo[28] => break_readreg~35.DATAB
jdo[28] => break_readreg~3.DATAB
jdo[29] => break_readreg~98.DATAB
jdo[29] => break_readreg~34.DATAB
jdo[29] => break_readreg~2.DATAB
jdo[30] => break_readreg~97.DATAB
jdo[30] => break_readreg~33.DATAB
jdo[30] => break_readreg~1.DATAB
jdo[31] => break_readreg~96.DATAB
jdo[31] => break_readreg~32.DATAB
jdo[31] => break_readreg~0.DATAB
jdo[32] => ~NO_FANOUT~
jdo[33] => ~NO_FANOUT~
jdo[34] => ~NO_FANOUT~
jdo[35] => ~NO_FANOUT~
jdo[36] => ~NO_FANOUT~
jdo[37] => ~NO_FANOUT~
jrst_n => trigbrktype~reg0.ACLR
jrst_n => break_readreg[31]~reg0.ACLR
jrst_n => break_readreg[30]~reg0.ACLR
jrst_n => break_readreg[29]~reg0.ACLR
jrst_n => break_readreg[28]~reg0.ACLR
jrst_n => break_readreg[27]~reg0.ACLR
jrst_n => break_readreg[26]~reg0.ACLR
jrst_n => break_readreg[25]~reg0.ACLR
jrst_n => break_readreg[24]~reg0.ACLR
jrst_n => break_readreg[23]~reg0.ACLR
jrst_n => break_readreg[22]~reg0.ACLR
jrst_n => break_readreg[21]~reg0.ACLR
jrst_n => break_readreg[20]~reg0.ACLR
jrst_n => break_readreg[19]~reg0.ACLR
jrst_n => break_readreg[18]~reg0.ACLR
jrst_n => break_readreg[17]~reg0.ACLR
jrst_n => break_readreg[16]~reg0.ACLR
jrst_n => break_readreg[15]~reg0.ACLR
jrst_n => break_readreg[14]~reg0.ACLR
jrst_n => break_readreg[13]~reg0.ACLR
jrst_n => break_readreg[12]~reg0.ACLR
jrst_n => break_readreg[11]~reg0.ACLR
jrst_n => break_readreg[10]~reg0.ACLR
jrst_n => break_readreg[9]~reg0.ACLR
jrst_n => break_readreg[8]~reg0.ACLR
jrst_n => break_readreg[7]~reg0.ACLR
jrst_n => break_readreg[6]~reg0.ACLR
jrst_n => break_readreg[5]~reg0.ACLR
jrst_n => break_readreg[4]~reg0.ACLR
jrst_n => break_readreg[3]~reg0.ACLR
jrst_n => break_readreg[2]~reg0.ACLR
jrst_n => break_readreg[1]~reg0.ACLR
jrst_n => break_readreg[0]~reg0.ACLR
reset_n => trigger_state.ACLR
take_action_break_a => take_action_any_break~0.IN0
take_action_break_b => take_action_any_break~0.IN1
take_action_break_c => take_action_any_break.IN1
take_no_action_break_a => break_readreg~95.OUTPUTSELECT
take_no_action_break_a => break_readreg~94.OUTPUTSELECT
take_no_action_break_a => break_readreg~93.OUTPUTSELECT
take_no_action_break_a => break_readreg~92.OUTPUTSELECT
take_no_action_break_a => break_readreg~91.OUTPUTSELECT
take_no_action_break_a => break_readreg~90.OUTPUTSELECT
take_no_action_break_a => break_readreg~89.OUTPUTSELECT
take_no_action_break_a => break_readreg~88.OUTPUTSELECT
take_no_action_break_a => break_readreg~87.OUTPUTSELECT
take_no_action_break_a => break_readreg~86.OUTPUTSELECT
take_no_action_break_a => break_readreg~85.OUTPUTSELECT
take_no_action_break_a => break_readreg~84.OUTPUTSELECT
take_no_action_break_a => break_readreg~83.OUTPUTSELECT
take_no_action_break_a => break_readreg~82.OUTPUTSELECT
take_no_action_break_a => break_readreg~81.OUTPUTSELECT
take_no_action_break_a => break_readreg~80.OUTPUTSELECT
take_no_action_break_a => break_readreg~79.OUTPUTSELECT
take_no_action_break_a => break_readreg~78.OUTPUTSELECT
take_no_action_break_a => break_readreg~77.OUTPUTSELECT
take_no_action_break_a => break_readreg~76.OUTPUTSELECT
take_no_action_break_a => break_readreg~75.OUTPUTSELECT
take_no_action_break_a => break_readreg~74.OUTPUTSELECT
take_no_action_break_a => break_readreg~73.OUTPUTSELECT
take_no_action_break_a => break_readreg~72.OUTPUTSELECT
take_no_action_break_a => break_readreg~71.OUTPUTSELECT
take_no_action_break_a => break_readreg~70.OUTPUTSELECT
take_no_action_break_a => break_readreg~69.OUTPUTSELECT
take_no_action_break_a => break_readreg~68.OUTPUTSELECT
take_no_action_break_a => break_readreg~67.OUTPUTSELECT
take_no_action_break_a => break_readreg~66.OUTPUTSELECT
take_no_action_break_a => break_readreg~65.OUTPUTSELECT
take_no_action_break_a => break_readreg~64.OUTPUTSELECT
take_no_action_break_b => break_readreg~63.OUTPUTSELECT
take_no_action_break_b => break_readreg~62.OUTPUTSELECT
take_no_action_break_b => break_readreg~61.OUTPUTSELECT
take_no_action_break_b => break_readreg~60.OUTPUTSELECT
take_no_action_break_b => break_readreg~59.OUTPUTSELECT
take_no_action_break_b => break_readreg~58.OUTPUTSELECT
take_no_action_break_b => break_readreg~57.OUTPUTSELECT
take_no_action_break_b => break_readreg~56.OUTPUTSELECT
take_no_action_break_b => break_readreg~55.OUTPUTSELECT
take_no_action_break_b => break_readreg~54.OUTPUTSELECT
take_no_action_break_b => break_readreg~53.OUTPUTSELECT
take_no_action_break_b => break_readreg~52.OUTPUTSELECT
take_no_action_break_b => break_readreg~51.OUTPUTSELECT
take_no_action_break_b => break_readreg~50.OUTPUTSELECT
take_no_action_break_b => break_readreg~49.OUTPUTSELECT
take_no_action_break_b => break_readreg~48.OUTPUTSELECT
take_no_action_break_b => break_readreg~47.OUTPUTSELECT
take_no_action_break_b => break_readreg~46.OUTPUTSELECT
take_no_action_break_b => break_readreg~45.OUTPUTSELECT
take_no_action_break_b => break_readreg~44.OUTPUTSELECT
take_no_action_break_b => break_readreg~43.OUTPUTSELECT
take_no_action_break_b => break_readreg~42.OUTPUTSELECT
take_no_action_break_b => break_readreg~41.OUTPUTSELECT
take_no_action_break_b => break_readreg~40.OUTPUTSELECT
take_no_action_break_b => break_readreg~39.OUTPUTSELECT
take_no_action_break_b => break_readreg~38.OUTPUTSELECT
take_no_action_break_b => break_readreg~37.OUTPUTSELECT
take_no_action_break_b => break_readreg~36.OUTPUTSELECT
take_no_action_break_b => break_readreg~35.OUTPUTSELECT
take_no_action_break_b => break_readreg~34.OUTPUTSELECT
take_no_action_break_b => break_readreg~33.OUTPUTSELECT
take_no_action_break_b => break_readreg~32.OUTPUTSELECT
take_no_action_break_c => break_readreg~31.OUTPUTSELECT
take_no_action_break_c => break_readreg~30.OUTPUTSELECT
take_no_action_break_c => break_readreg~29.OUTPUTSELECT
take_no_action_break_c => break_readreg~28.OUTPUTSELECT
take_no_action_break_c => break_readreg~27.OUTPUTSELECT
take_no_action_break_c => break_readreg~26.OUTPUTSELECT
take_no_action_break_c => break_readreg~25.OUTPUTSELECT
take_no_action_break_c => break_readreg~24.OUTPUTSELECT
take_no_action_break_c => break_readreg~23.OUTPUTSELECT
take_no_action_break_c => break_readreg~22.OUTPUTSELECT
take_no_action_break_c => break_readreg~21.OUTPUTSELECT
take_no_action_break_c => break_readreg~20.OUTPUTSELECT
take_no_action_break_c => break_readreg~19.OUTPUTSELECT
take_no_action_break_c => break_readreg~18.OUTPUTSELECT
take_no_action_break_c => break_readreg~17.OUTPUTSELECT
take_no_action_break_c => break_readreg~16.OUTPUTSELECT
take_no_action_break_c => break_readreg~15.OUTPUTSELECT
take_no_action_break_c => break_readreg~14.OUTPUTSELECT
take_no_action_break_c => break_readreg~13.OUTPUTSELECT
take_no_action_break_c => break_readreg~12.OUTPUTSELECT
take_no_action_break_c => break_readreg~11.OUTPUTSELECT
take_no_action_break_c => break_readreg~10.OUTPUTSELECT
take_no_action_break_c => break_readreg~9.OUTPUTSELECT
take_no_action_break_c => break_readreg~8.OUTPUTSELECT
take_no_action_break_c => break_readreg~7.OUTPUTSELECT
take_no_action_break_c => break_readreg~6.OUTPUTSELECT
take_no_action_break_c => break_readreg~5.OUTPUTSELECT
take_no_action_break_c => break_readreg~4.OUTPUTSELECT
take_no_action_break_c => break_readreg~3.OUTPUTSELECT
take_no_action_break_c => break_readreg~2.OUTPUTSELECT
take_no_action_break_c => break_readreg~1.OUTPUTSELECT
take_no_action_break_c => break_readreg~0.OUTPUTSELECT
xbrk_goto0 => process3~0.IN1
xbrk_goto1 => process3~2.IN1
break_readreg[0] <= break_readreg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[1] <= break_readreg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[2] <= break_readreg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[3] <= break_readreg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[4] <= break_readreg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[5] <= break_readreg[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[6] <= break_readreg[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[7] <= break_readreg[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[8] <= break_readreg[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[9] <= break_readreg[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[10] <= break_readreg[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[11] <= break_readreg[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[12] <= break_readreg[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[13] <= break_readreg[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[14] <= break_readreg[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[15] <= break_readreg[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[16] <= break_readreg[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[17] <= break_readreg[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[18] <= break_readreg[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[19] <= break_readreg[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[20] <= break_readreg[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[21] <= break_readreg[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[22] <= break_readreg[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[23] <= break_readreg[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[24] <= break_readreg[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[25] <= break_readreg[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[26] <= break_readreg[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[27] <= break_readreg[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[28] <= break_readreg[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[29] <= break_readreg[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[30] <= break_readreg[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[31] <= break_readreg[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[0] <= dbrk0~77.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[1] <= dbrk0~76.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[2] <= dbrk0~75.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[3] <= dbrk0~74.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[4] <= dbrk0~73.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[5] <= dbrk0~72.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[6] <= dbrk0~71.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[7] <= dbrk0~70.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[8] <= dbrk0~69.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[9] <= dbrk0~68.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[10] <= dbrk0~67.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[11] <= dbrk0~66.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[12] <= dbrk0~65.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[13] <= dbrk0~64.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[14] <= dbrk0~63.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[15] <= dbrk0~62.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[16] <= dbrk0~61.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[17] <= dbrk0~60.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[18] <= dbrk0~59.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[19] <= dbrk0~58.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[20] <= dbrk0~57.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[21] <= dbrk0~56.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[22] <= dbrk0~55.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[23] <= dbrk0~54.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[24] <= dbrk0~53.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[25] <= dbrk0~52.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[26] <= dbrk0~51.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[27] <= dbrk0~50.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[28] <= dbrk0~49.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[29] <= dbrk0~48.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[30] <= dbrk0~47.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[31] <= dbrk0~46.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[32] <= dbrk0~45.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[33] <= dbrk0~44.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[34] <= dbrk0~43.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[35] <= dbrk0~42.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[36] <= dbrk0~41.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[37] <= dbrk0~40.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[38] <= dbrk0~39.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[39] <= dbrk0~38.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[40] <= dbrk0~37.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[41] <= dbrk0~36.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[42] <= dbrk0~35.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[43] <= dbrk0~34.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[44] <= dbrk0~33.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[45] <= dbrk0~32.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[46] <= dbrk0~31.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[47] <= dbrk0~30.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[48] <= dbrk0~29.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[49] <= dbrk0~28.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[50] <= dbrk0~27.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[51] <= dbrk0~26.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[52] <= dbrk0~25.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[53] <= dbrk0~24.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[54] <= dbrk0~23.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[55] <= dbrk0~22.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[56] <= dbrk0~21.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[57] <= dbrk0~20.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[58] <= dbrk0~19.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[59] <= dbrk0~18.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[60] <= dbrk0~17.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[61] <= dbrk0~16.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[62] <= dbrk0~15.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[63] <= dbrk0~14.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[64] <= dbrk0~13.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[65] <= dbrk0~12.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[66] <= dbrk0~11.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[67] <= dbrk0~10.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[68] <= dbrk0~9.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[69] <= dbrk0~8.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[70] <= dbrk0~7.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[71] <= dbrk0~6.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[72] <= dbrk0~5.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[73] <= dbrk0~4.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[74] <= dbrk0~3.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[75] <= dbrk0~2.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[76] <= dbrk0~1.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[77] <= dbrk0~0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[0] <= dbrk1~77.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[1] <= dbrk1~76.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[2] <= dbrk1~75.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[3] <= dbrk1~74.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[4] <= dbrk1~73.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[5] <= dbrk1~72.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[6] <= dbrk1~71.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[7] <= dbrk1~70.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[8] <= dbrk1~69.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[9] <= dbrk1~68.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[10] <= dbrk1~67.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[11] <= dbrk1~66.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[12] <= dbrk1~65.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[13] <= dbrk1~64.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[14] <= dbrk1~63.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[15] <= dbrk1~62.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[16] <= dbrk1~61.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[17] <= dbrk1~60.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[18] <= dbrk1~59.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[19] <= dbrk1~58.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[20] <= dbrk1~57.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[21] <= dbrk1~56.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[22] <= dbrk1~55.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[23] <= dbrk1~54.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[24] <= dbrk1~53.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[25] <= dbrk1~52.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[26] <= dbrk1~51.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[27] <= dbrk1~50.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[28] <= dbrk1~49.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[29] <= dbrk1~48.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[30] <= dbrk1~47.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[31] <= dbrk1~46.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[32] <= dbrk1~45.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[33] <= dbrk1~44.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[34] <= dbrk1~43.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[35] <= dbrk1~42.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[36] <= dbrk1~41.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[37] <= dbrk1~40.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[38] <= dbrk1~39.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[39] <= dbrk1~38.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[40] <= dbrk1~37.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[41] <= dbrk1~36.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[42] <= dbrk1~35.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[43] <= dbrk1~34.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[44] <= dbrk1~33.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[45] <= dbrk1~32.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[46] <= dbrk1~31.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[47] <= dbrk1~30.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[48] <= dbrk1~29.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[49] <= dbrk1~28.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[50] <= dbrk1~27.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[51] <= dbrk1~26.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[52] <= dbrk1~25.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[53] <= dbrk1~24.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[54] <= dbrk1~23.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[55] <= dbrk1~22.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[56] <= dbrk1~21.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[57] <= dbrk1~20.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[58] <= dbrk1~19.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[59] <= dbrk1~18.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[60] <= dbrk1~17.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[61] <= dbrk1~16.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[62] <= dbrk1~15.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[63] <= dbrk1~14.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[64] <= dbrk1~13.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[65] <= dbrk1~12.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[66] <= dbrk1~11.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[67] <= dbrk1~10.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[68] <= dbrk1~9.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[69] <= dbrk1~8.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[70] <= dbrk1~7.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[71] <= dbrk1~6.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[72] <= dbrk1~5.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[73] <= dbrk1~4.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[74] <= dbrk1~3.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[75] <= dbrk1~2.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[76] <= dbrk1~1.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[77] <= dbrk1~0.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[0] <= dbrk2~77.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[1] <= dbrk2~76.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[2] <= dbrk2~75.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[3] <= dbrk2~74.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[4] <= dbrk2~73.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[5] <= dbrk2~72.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[6] <= dbrk2~71.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[7] <= dbrk2~70.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[8] <= dbrk2~69.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[9] <= dbrk2~68.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[10] <= dbrk2~67.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[11] <= dbrk2~66.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[12] <= dbrk2~65.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[13] <= dbrk2~64.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[14] <= dbrk2~63.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[15] <= dbrk2~62.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[16] <= dbrk2~61.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[17] <= dbrk2~60.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[18] <= dbrk2~59.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[19] <= dbrk2~58.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[20] <= dbrk2~57.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[21] <= dbrk2~56.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[22] <= dbrk2~55.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[23] <= dbrk2~54.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[24] <= dbrk2~53.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[25] <= dbrk2~52.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[26] <= dbrk2~51.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[27] <= dbrk2~50.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[28] <= dbrk2~49.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[29] <= dbrk2~48.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[30] <= dbrk2~47.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[31] <= dbrk2~46.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[32] <= dbrk2~45.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[33] <= dbrk2~44.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[34] <= dbrk2~43.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[35] <= dbrk2~42.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[36] <= dbrk2~41.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[37] <= dbrk2~40.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[38] <= dbrk2~39.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[39] <= dbrk2~38.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[40] <= dbrk2~37.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[41] <= dbrk2~36.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[42] <= dbrk2~35.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[43] <= dbrk2~34.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[44] <= dbrk2~33.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[45] <= dbrk2~32.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[46] <= dbrk2~31.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[47] <= dbrk2~30.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[48] <= dbrk2~29.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[49] <= dbrk2~28.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[50] <= dbrk2~27.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[51] <= dbrk2~26.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[52] <= dbrk2~25.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[53] <= dbrk2~24.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[54] <= dbrk2~23.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[55] <= dbrk2~22.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[56] <= dbrk2~21.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[57] <= dbrk2~20.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[58] <= dbrk2~19.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[59] <= dbrk2~18.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[60] <= dbrk2~17.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[61] <= dbrk2~16.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[62] <= dbrk2~15.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[63] <= dbrk2~14.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[64] <= dbrk2~13.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[65] <= dbrk2~12.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[66] <= dbrk2~11.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[67] <= dbrk2~10.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[68] <= dbrk2~9.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[69] <= dbrk2~8.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[70] <= dbrk2~7.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[71] <= dbrk2~6.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[72] <= dbrk2~5.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[73] <= dbrk2~4.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[74] <= dbrk2~3.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[75] <= dbrk2~2.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[76] <= dbrk2~1.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[77] <= dbrk2~0.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[0] <= dbrk3~77.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[1] <= dbrk3~76.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[2] <= dbrk3~75.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[3] <= dbrk3~74.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[4] <= dbrk3~73.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[5] <= dbrk3~72.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[6] <= dbrk3~71.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[7] <= dbrk3~70.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[8] <= dbrk3~69.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[9] <= dbrk3~68.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[10] <= dbrk3~67.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[11] <= dbrk3~66.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[12] <= dbrk3~65.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[13] <= dbrk3~64.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[14] <= dbrk3~63.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[15] <= dbrk3~62.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[16] <= dbrk3~61.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[17] <= dbrk3~60.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[18] <= dbrk3~59.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[19] <= dbrk3~58.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[20] <= dbrk3~57.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[21] <= dbrk3~56.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[22] <= dbrk3~55.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[23] <= dbrk3~54.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[24] <= dbrk3~53.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[25] <= dbrk3~52.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[26] <= dbrk3~51.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[27] <= dbrk3~50.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[28] <= dbrk3~49.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[29] <= dbrk3~48.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[30] <= dbrk3~47.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[31] <= dbrk3~46.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[32] <= dbrk3~45.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[33] <= dbrk3~44.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[34] <= dbrk3~43.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[35] <= dbrk3~42.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[36] <= dbrk3~41.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[37] <= dbrk3~40.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[38] <= dbrk3~39.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[39] <= dbrk3~38.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[40] <= dbrk3~37.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[41] <= dbrk3~36.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[42] <= dbrk3~35.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[43] <= dbrk3~34.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[44] <= dbrk3~33.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[45] <= dbrk3~32.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[46] <= dbrk3~31.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[47] <= dbrk3~30.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[48] <= dbrk3~29.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[49] <= dbrk3~28.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[50] <= dbrk3~27.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[51] <= dbrk3~26.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[52] <= dbrk3~25.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[53] <= dbrk3~24.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[54] <= dbrk3~23.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[55] <= dbrk3~22.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[56] <= dbrk3~21.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[57] <= dbrk3~20.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[58] <= dbrk3~19.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[59] <= dbrk3~18.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[60] <= dbrk3~17.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[61] <= dbrk3~16.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[62] <= dbrk3~15.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[63] <= dbrk3~14.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[64] <= dbrk3~13.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[65] <= dbrk3~12.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[66] <= dbrk3~11.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[67] <= dbrk3~10.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[68] <= dbrk3~9.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[69] <= dbrk3~8.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[70] <= dbrk3~7.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[71] <= dbrk3~6.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[72] <= dbrk3~5.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[73] <= dbrk3~4.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[74] <= dbrk3~3.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[75] <= dbrk3~2.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[76] <= dbrk3~1.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[77] <= dbrk3~0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_hit0_latch <= dbrk_hit0_latch~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_hit1_latch <= dbrk_hit1_latch~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_hit2_latch <= dbrk_hit2_latch~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_hit3_latch <= dbrk_hit3_latch~reg0.DB_MAX_OUTPUT_PORT_TYPE
trigbrktype <= trigbrktype~reg0.DB_MAX_OUTPUT_PORT_TYPE
trigger_state_0 <= trigger_state.DB_MAX_OUTPUT_PORT_TYPE
trigger_state_1 <= trigger_state.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[0] <= xbrk0~24.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[1] <= xbrk0~23.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[2] <= xbrk0~22.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[3] <= xbrk0~21.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[4] <= xbrk0~20.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[5] <= xbrk0~19.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[6] <= xbrk0~18.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[7] <= xbrk0~17.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[8] <= xbrk0~16.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[9] <= xbrk0~15.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[10] <= xbrk0~14.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[11] <= xbrk0~13.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[12] <= xbrk0~12.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[13] <= xbrk0~11.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[14] <= xbrk0~10.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[15] <= xbrk0~9.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[16] <= xbrk0~8.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[17] <= xbrk0~7.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[18] <= xbrk0~6.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[19] <= xbrk0~5.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[20] <= xbrk0~4.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[21] <= xbrk0~3.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[22] <= xbrk0~2.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[23] <= xbrk0~1.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[24] <= xbrk0~0.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[0] <= xbrk1~24.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[1] <= xbrk1~23.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[2] <= xbrk1~22.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[3] <= xbrk1~21.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[4] <= xbrk1~20.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[5] <= xbrk1~19.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[6] <= xbrk1~18.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[7] <= xbrk1~17.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[8] <= xbrk1~16.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[9] <= xbrk1~15.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[10] <= xbrk1~14.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[11] <= xbrk1~13.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[12] <= xbrk1~12.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[13] <= xbrk1~11.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[14] <= xbrk1~10.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[15] <= xbrk1~9.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[16] <= xbrk1~8.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[17] <= xbrk1~7.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[18] <= xbrk1~6.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[19] <= xbrk1~5.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[20] <= xbrk1~4.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[21] <= xbrk1~3.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[22] <= xbrk1~2.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[23] <= xbrk1~1.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[24] <= xbrk1~0.DB_MAX_OUTPUT_PORT_TYPE
xbrk2[0] <= xbrk2~24.DB_MAX_OUTPUT_PORT_TYPE
xbrk2[1] <= xbrk2~23.DB_MAX_OUTPUT_PORT_TYPE
xbrk2[2] <= xbrk2~22.DB_MAX_OUTPUT_PORT_TYPE
xbrk2[3] <= xbrk2~21.DB_MAX_OUTPUT_PORT_TYPE
xbrk2[4] <= xbrk2~20.DB_MAX_OUTPUT_PORT_TYPE
xbrk2[5] <= xbrk2~19.DB_MAX_OUTPUT_PORT_TYPE
xbrk2[6] <= xbrk2~18.DB_MAX_OUTPUT_PORT_TYPE
xbrk2[7] <= xbrk2~17.DB_MAX_OUTPUT_PORT_TYPE
xbrk2[8] <= xbrk2~16.DB_MAX_OUTPUT_PORT_TYPE
xbrk2[9] <= xbrk2~15.DB_MAX_OUTPUT_PORT_TYPE
xbrk2[10] <= xbrk2~14.DB_MAX_OUTPUT_PORT_TYPE
xbrk2[11] <= xbrk2~13.DB_MAX_OUTPUT_PORT_TYPE
xbrk2[12] <= xbrk2~12.DB_MAX_OUTPUT_PORT_TYPE
xbrk2[13] <= xbrk2~11.DB_MAX_OUTPUT_PORT_TYPE
xbrk2[14] <= xbrk2~10.DB_MAX_OUTPUT_PORT_TYPE
xbrk2[15] <= xbrk2~9.DB_MAX_OUTPUT_PORT_TYPE
xbrk2[16] <= xbrk2~8.DB_MAX_OUTPUT_PORT_TYPE
xbrk2[17] <= xbrk2~7.DB_MAX_OUTPUT_PORT_TYPE
xbrk2[18] <= xbrk2~6.DB_MAX_OUTPUT_PORT_TYPE
xbrk2[19] <= xbrk2~5.DB_MAX_OUTPUT_PORT_TYPE
xbrk2[20] <= xbrk2~4.DB_MAX_OUTPUT_PORT_TYPE
xbrk2[21] <= xbrk2~3.DB_MAX_OUTPUT_PORT_TYPE
xbrk2[22] <= xbrk2~2.DB_MAX_OUTPUT_PORT_TYPE
xbrk2[23] <= xbrk2~1.DB_MAX_OUTPUT_PORT_TYPE
xbrk2[24] <= xbrk2~0.DB_MAX_OUTPUT_PORT_TYPE
xbrk3[0] <= xbrk3~24.DB_MAX_OUTPUT_PORT_TYPE
xbrk3[1] <= xbrk3~23.DB_MAX_OUTPUT_PORT_TYPE
xbrk3[2] <= xbrk3~22.DB_MAX_OUTPUT_PORT_TYPE
xbrk3[3] <= xbrk3~21.DB_MAX_OUTPUT_PORT_TYPE
xbrk3[4] <= xbrk3~20.DB_MAX_OUTPUT_PORT_TYPE
xbrk3[5] <= xbrk3~19.DB_MAX_OUTPUT_PORT_TYPE
xbrk3[6] <= xbrk3~18.DB_MAX_OUTPUT_PORT_TYPE
xbrk3[7] <= xbrk3~17.DB_MAX_OUTPUT_PORT_TYPE
xbrk3[8] <= xbrk3~16.DB_MAX_OUTPUT_PORT_TYPE
xbrk3[9] <= xbrk3~15.DB_MAX_OUTPUT_PORT_TYPE
xbrk3[10] <= xbrk3~14.DB_MAX_OUTPUT_PORT_TYPE
xbrk3[11] <= xbrk3~13.DB_MAX_OUTPUT_PORT_TYPE
xbrk3[12] <= xbrk3~12.DB_MAX_OUTPUT_PORT_TYPE
xbrk3[13] <= xbrk3~11.DB_MAX_OUTPUT_PORT_TYPE
xbrk3[14] <= xbrk3~10.DB_MAX_OUTPUT_PORT_TYPE
xbrk3[15] <= xbrk3~9.DB_MAX_OUTPUT_PORT_TYPE
xbrk3[16] <= xbrk3~8.DB_MAX_OUTPUT_PORT_TYPE
xbrk3[17] <= xbrk3~7.DB_MAX_OUTPUT_PORT_TYPE
xbrk3[18] <= xbrk3~6.DB_MAX_OUTPUT_PORT_TYPE
xbrk3[19] <= xbrk3~5.DB_MAX_OUTPUT_PORT_TYPE
xbrk3[20] <= xbrk3~4.DB_MAX_OUTPUT_PORT_TYPE
xbrk3[21] <= xbrk3~3.DB_MAX_OUTPUT_PORT_TYPE
xbrk3[22] <= xbrk3~2.DB_MAX_OUTPUT_PORT_TYPE
xbrk3[23] <= xbrk3~1.DB_MAX_OUTPUT_PORT_TYPE
xbrk3[24] <= xbrk3~0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_ctrl0[0] <= <GND>
xbrk_ctrl0[1] <= <GND>
xbrk_ctrl0[2] <= <GND>
xbrk_ctrl0[3] <= <GND>
xbrk_ctrl0[4] <= <GND>
xbrk_ctrl0[5] <= <GND>
xbrk_ctrl0[6] <= <GND>
xbrk_ctrl0[7] <= <GND>
xbrk_ctrl1[0] <= <GND>
xbrk_ctrl1[1] <= <GND>
xbrk_ctrl1[2] <= <GND>
xbrk_ctrl1[3] <= <GND>
xbrk_ctrl1[4] <= <GND>
xbrk_ctrl1[5] <= <GND>
xbrk_ctrl1[6] <= <GND>
xbrk_ctrl1[7] <= <GND>
xbrk_ctrl2[0] <= <GND>
xbrk_ctrl2[1] <= <GND>
xbrk_ctrl2[2] <= <GND>
xbrk_ctrl2[3] <= <GND>
xbrk_ctrl2[4] <= <GND>
xbrk_ctrl2[5] <= <GND>
xbrk_ctrl2[6] <= <GND>
xbrk_ctrl2[7] <= <GND>
xbrk_ctrl3[0] <= <GND>
xbrk_ctrl3[1] <= <GND>
xbrk_ctrl3[2] <= <GND>
xbrk_ctrl3[3] <= <GND>
xbrk_ctrl3[4] <= <GND>
xbrk_ctrl3[5] <= <GND>
xbrk_ctrl3[6] <= <GND>
xbrk_ctrl3[7] <= <GND>


|ifv|nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk
D_valid => xbrk_hit0.ENA
D_valid => xbrk_hit1.ENA
D_valid => xbrk_hit2.ENA
D_valid => xbrk_hit3.ENA
E_valid => xbrk_break~reg0.ENA
F_pc[0] => ~NO_FANOUT~
F_pc[1] => ~NO_FANOUT~
F_pc[2] => ~NO_FANOUT~
F_pc[3] => ~NO_FANOUT~
F_pc[4] => ~NO_FANOUT~
F_pc[5] => ~NO_FANOUT~
F_pc[6] => ~NO_FANOUT~
F_pc[7] => ~NO_FANOUT~
F_pc[8] => ~NO_FANOUT~
F_pc[9] => ~NO_FANOUT~
F_pc[10] => ~NO_FANOUT~
F_pc[11] => ~NO_FANOUT~
F_pc[12] => ~NO_FANOUT~
F_pc[13] => ~NO_FANOUT~
F_pc[14] => ~NO_FANOUT~
F_pc[15] => ~NO_FANOUT~
F_pc[16] => ~NO_FANOUT~
F_pc[17] => ~NO_FANOUT~
F_pc[18] => ~NO_FANOUT~
F_pc[19] => ~NO_FANOUT~
F_pc[20] => ~NO_FANOUT~
F_pc[21] => ~NO_FANOUT~
F_pc[22] => ~NO_FANOUT~
clk => xbrk_hit0.CLK
clk => xbrk_hit1.CLK
clk => xbrk_hit2.CLK
clk => xbrk_hit3.CLK
clk => xbrk_break~reg0.CLK
reset_n => xbrk_hit3.ACLR
reset_n => xbrk_hit2.ACLR
reset_n => xbrk_hit1.ACLR
reset_n => xbrk_hit0.ACLR
reset_n => xbrk_break~reg0.ACLR
trigger_state_0 => xbrk3_armed~0.IN0
trigger_state_0 => xbrk2_armed~0.IN0
trigger_state_0 => xbrk1_armed~0.IN0
trigger_state_0 => xbrk0_armed~0.IN0
trigger_state_1 => xbrk3_armed~1.IN0
trigger_state_1 => xbrk2_armed~1.IN0
trigger_state_1 => xbrk1_armed~1.IN0
trigger_state_1 => xbrk0_armed~1.IN0
xbrk0[0] => ~NO_FANOUT~
xbrk0[1] => ~NO_FANOUT~
xbrk0[2] => ~NO_FANOUT~
xbrk0[3] => ~NO_FANOUT~
xbrk0[4] => ~NO_FANOUT~
xbrk0[5] => ~NO_FANOUT~
xbrk0[6] => ~NO_FANOUT~
xbrk0[7] => ~NO_FANOUT~
xbrk0[8] => ~NO_FANOUT~
xbrk0[9] => ~NO_FANOUT~
xbrk0[10] => ~NO_FANOUT~
xbrk0[11] => ~NO_FANOUT~
xbrk0[12] => ~NO_FANOUT~
xbrk0[13] => ~NO_FANOUT~
xbrk0[14] => ~NO_FANOUT~
xbrk0[15] => ~NO_FANOUT~
xbrk0[16] => ~NO_FANOUT~
xbrk0[17] => ~NO_FANOUT~
xbrk0[18] => ~NO_FANOUT~
xbrk0[19] => ~NO_FANOUT~
xbrk0[20] => ~NO_FANOUT~
xbrk0[21] => ~NO_FANOUT~
xbrk0[22] => ~NO_FANOUT~
xbrk0[23] => ~NO_FANOUT~
xbrk0[24] => ~NO_FANOUT~
xbrk1[0] => ~NO_FANOUT~
xbrk1[1] => ~NO_FANOUT~
xbrk1[2] => ~NO_FANOUT~
xbrk1[3] => ~NO_FANOUT~
xbrk1[4] => ~NO_FANOUT~
xbrk1[5] => ~NO_FANOUT~
xbrk1[6] => ~NO_FANOUT~
xbrk1[7] => ~NO_FANOUT~
xbrk1[8] => ~NO_FANOUT~
xbrk1[9] => ~NO_FANOUT~
xbrk1[10] => ~NO_FANOUT~
xbrk1[11] => ~NO_FANOUT~
xbrk1[12] => ~NO_FANOUT~
xbrk1[13] => ~NO_FANOUT~
xbrk1[14] => ~NO_FANOUT~
xbrk1[15] => ~NO_FANOUT~
xbrk1[16] => ~NO_FANOUT~
xbrk1[17] => ~NO_FANOUT~
xbrk1[18] => ~NO_FANOUT~
xbrk1[19] => ~NO_FANOUT~
xbrk1[20] => ~NO_FANOUT~
xbrk1[21] => ~NO_FANOUT~
xbrk1[22] => ~NO_FANOUT~
xbrk1[23] => ~NO_FANOUT~
xbrk1[24] => ~NO_FANOUT~
xbrk2[0] => ~NO_FANOUT~
xbrk2[1] => ~NO_FANOUT~
xbrk2[2] => ~NO_FANOUT~
xbrk2[3] => ~NO_FANOUT~
xbrk2[4] => ~NO_FANOUT~
xbrk2[5] => ~NO_FANOUT~
xbrk2[6] => ~NO_FANOUT~
xbrk2[7] => ~NO_FANOUT~
xbrk2[8] => ~NO_FANOUT~
xbrk2[9] => ~NO_FANOUT~
xbrk2[10] => ~NO_FANOUT~
xbrk2[11] => ~NO_FANOUT~
xbrk2[12] => ~NO_FANOUT~
xbrk2[13] => ~NO_FANOUT~
xbrk2[14] => ~NO_FANOUT~
xbrk2[15] => ~NO_FANOUT~
xbrk2[16] => ~NO_FANOUT~
xbrk2[17] => ~NO_FANOUT~
xbrk2[18] => ~NO_FANOUT~
xbrk2[19] => ~NO_FANOUT~
xbrk2[20] => ~NO_FANOUT~
xbrk2[21] => ~NO_FANOUT~
xbrk2[22] => ~NO_FANOUT~
xbrk2[23] => ~NO_FANOUT~
xbrk2[24] => ~NO_FANOUT~
xbrk3[0] => ~NO_FANOUT~
xbrk3[1] => ~NO_FANOUT~
xbrk3[2] => ~NO_FANOUT~
xbrk3[3] => ~NO_FANOUT~
xbrk3[4] => ~NO_FANOUT~
xbrk3[5] => ~NO_FANOUT~
xbrk3[6] => ~NO_FANOUT~
xbrk3[7] => ~NO_FANOUT~
xbrk3[8] => ~NO_FANOUT~
xbrk3[9] => ~NO_FANOUT~
xbrk3[10] => ~NO_FANOUT~
xbrk3[11] => ~NO_FANOUT~
xbrk3[12] => ~NO_FANOUT~
xbrk3[13] => ~NO_FANOUT~
xbrk3[14] => ~NO_FANOUT~
xbrk3[15] => ~NO_FANOUT~
xbrk3[16] => ~NO_FANOUT~
xbrk3[17] => ~NO_FANOUT~
xbrk3[18] => ~NO_FANOUT~
xbrk3[19] => ~NO_FANOUT~
xbrk3[20] => ~NO_FANOUT~
xbrk3[21] => ~NO_FANOUT~
xbrk3[22] => ~NO_FANOUT~
xbrk3[23] => ~NO_FANOUT~
xbrk3[24] => ~NO_FANOUT~
xbrk_ctrl0[0] => xbrk_break_hit~1.IN1
xbrk_ctrl0[1] => ~NO_FANOUT~
xbrk_ctrl0[2] => ~NO_FANOUT~
xbrk_ctrl0[3] => ~NO_FANOUT~
xbrk_ctrl0[4] => xbrk0_armed~0.IN1
xbrk_ctrl0[5] => xbrk0_armed~1.IN1
xbrk_ctrl0[6] => ~NO_FANOUT~
xbrk_ctrl0[7] => ~NO_FANOUT~
xbrk_ctrl1[0] => xbrk_break_hit~3.IN1
xbrk_ctrl1[1] => ~NO_FANOUT~
xbrk_ctrl1[2] => ~NO_FANOUT~
xbrk_ctrl1[3] => ~NO_FANOUT~
xbrk_ctrl1[4] => xbrk1_armed~0.IN1
xbrk_ctrl1[5] => xbrk1_armed~1.IN1
xbrk_ctrl1[6] => ~NO_FANOUT~
xbrk_ctrl1[7] => ~NO_FANOUT~
xbrk_ctrl2[0] => xbrk_break_hit~6.IN1
xbrk_ctrl2[1] => ~NO_FANOUT~
xbrk_ctrl2[2] => ~NO_FANOUT~
xbrk_ctrl2[3] => ~NO_FANOUT~
xbrk_ctrl2[4] => xbrk2_armed~0.IN1
xbrk_ctrl2[5] => xbrk2_armed~1.IN1
xbrk_ctrl2[6] => ~NO_FANOUT~
xbrk_ctrl2[7] => ~NO_FANOUT~
xbrk_ctrl3[0] => xbrk_break_hit~9.IN1
xbrk_ctrl3[1] => ~NO_FANOUT~
xbrk_ctrl3[2] => ~NO_FANOUT~
xbrk_ctrl3[3] => ~NO_FANOUT~
xbrk_ctrl3[4] => xbrk3_armed~0.IN1
xbrk_ctrl3[5] => xbrk3_armed~1.IN1
xbrk_ctrl3[6] => ~NO_FANOUT~
xbrk_ctrl3[7] => ~NO_FANOUT~
xbrk_break <= xbrk_break~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_goto0 <= <GND>
xbrk_goto1 <= <GND>
xbrk_traceoff <= <GND>
xbrk_traceon <= <GND>
xbrk_trigout <= <GND>


|ifv|nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk
E_st_data[0] => dbrk_data[0].DATAB
E_st_data[0] => cpu_d_writedata[0].DATAIN
E_st_data[1] => dbrk_data[1].DATAB
E_st_data[1] => cpu_d_writedata[1].DATAIN
E_st_data[2] => dbrk_data[2].DATAB
E_st_data[2] => cpu_d_writedata[2].DATAIN
E_st_data[3] => dbrk_data[3].DATAB
E_st_data[3] => cpu_d_writedata[3].DATAIN
E_st_data[4] => dbrk_data[4].DATAB
E_st_data[4] => cpu_d_writedata[4].DATAIN
E_st_data[5] => dbrk_data[5].DATAB
E_st_data[5] => cpu_d_writedata[5].DATAIN
E_st_data[6] => dbrk_data[6].DATAB
E_st_data[6] => cpu_d_writedata[6].DATAIN
E_st_data[7] => dbrk_data[7].DATAB
E_st_data[7] => cpu_d_writedata[7].DATAIN
E_st_data[8] => dbrk_data[8].DATAB
E_st_data[8] => cpu_d_writedata[8].DATAIN
E_st_data[9] => dbrk_data[9].DATAB
E_st_data[9] => cpu_d_writedata[9].DATAIN
E_st_data[10] => dbrk_data[10].DATAB
E_st_data[10] => cpu_d_writedata[10].DATAIN
E_st_data[11] => dbrk_data[11].DATAB
E_st_data[11] => cpu_d_writedata[11].DATAIN
E_st_data[12] => dbrk_data[12].DATAB
E_st_data[12] => cpu_d_writedata[12].DATAIN
E_st_data[13] => dbrk_data[13].DATAB
E_st_data[13] => cpu_d_writedata[13].DATAIN
E_st_data[14] => dbrk_data[14].DATAB
E_st_data[14] => cpu_d_writedata[14].DATAIN
E_st_data[15] => dbrk_data[15].DATAB
E_st_data[15] => cpu_d_writedata[15].DATAIN
E_st_data[16] => dbrk_data[16].DATAB
E_st_data[16] => cpu_d_writedata[16].DATAIN
E_st_data[17] => dbrk_data[17].DATAB
E_st_data[17] => cpu_d_writedata[17].DATAIN
E_st_data[18] => dbrk_data[18].DATAB
E_st_data[18] => cpu_d_writedata[18].DATAIN
E_st_data[19] => dbrk_data[19].DATAB
E_st_data[19] => cpu_d_writedata[19].DATAIN
E_st_data[20] => dbrk_data[20].DATAB
E_st_data[20] => cpu_d_writedata[20].DATAIN
E_st_data[21] => dbrk_data[21].DATAB
E_st_data[21] => cpu_d_writedata[21].DATAIN
E_st_data[22] => dbrk_data[22].DATAB
E_st_data[22] => cpu_d_writedata[22].DATAIN
E_st_data[23] => dbrk_data[23].DATAB
E_st_data[23] => cpu_d_writedata[23].DATAIN
E_st_data[24] => dbrk_data[24].DATAB
E_st_data[24] => cpu_d_writedata[24].DATAIN
E_st_data[25] => dbrk_data[25].DATAB
E_st_data[25] => cpu_d_writedata[25].DATAIN
E_st_data[26] => dbrk_data[26].DATAB
E_st_data[26] => cpu_d_writedata[26].DATAIN
E_st_data[27] => dbrk_data[27].DATAB
E_st_data[27] => cpu_d_writedata[27].DATAIN
E_st_data[28] => dbrk_data[28].DATAB
E_st_data[28] => cpu_d_writedata[28].DATAIN
E_st_data[29] => dbrk_data[29].DATAB
E_st_data[29] => cpu_d_writedata[29].DATAIN
E_st_data[30] => dbrk_data[30].DATAB
E_st_data[30] => cpu_d_writedata[30].DATAIN
E_st_data[31] => dbrk_data[31].DATAB
E_st_data[31] => cpu_d_writedata[31].DATAIN
av_ld_data_aligned_filtered[0] => dbrk_data[0].DATAA
av_ld_data_aligned_filtered[0] => cpu_d_readdata[0].DATAIN
av_ld_data_aligned_filtered[1] => dbrk_data[1].DATAA
av_ld_data_aligned_filtered[1] => cpu_d_readdata[1].DATAIN
av_ld_data_aligned_filtered[2] => dbrk_data[2].DATAA
av_ld_data_aligned_filtered[2] => cpu_d_readdata[2].DATAIN
av_ld_data_aligned_filtered[3] => dbrk_data[3].DATAA
av_ld_data_aligned_filtered[3] => cpu_d_readdata[3].DATAIN
av_ld_data_aligned_filtered[4] => dbrk_data[4].DATAA
av_ld_data_aligned_filtered[4] => cpu_d_readdata[4].DATAIN
av_ld_data_aligned_filtered[5] => dbrk_data[5].DATAA
av_ld_data_aligned_filtered[5] => cpu_d_readdata[5].DATAIN
av_ld_data_aligned_filtered[6] => dbrk_data[6].DATAA
av_ld_data_aligned_filtered[6] => cpu_d_readdata[6].DATAIN
av_ld_data_aligned_filtered[7] => dbrk_data[7].DATAA
av_ld_data_aligned_filtered[7] => cpu_d_readdata[7].DATAIN
av_ld_data_aligned_filtered[8] => dbrk_data[8].DATAA
av_ld_data_aligned_filtered[8] => cpu_d_readdata[8].DATAIN
av_ld_data_aligned_filtered[9] => dbrk_data[9].DATAA
av_ld_data_aligned_filtered[9] => cpu_d_readdata[9].DATAIN
av_ld_data_aligned_filtered[10] => dbrk_data[10].DATAA
av_ld_data_aligned_filtered[10] => cpu_d_readdata[10].DATAIN
av_ld_data_aligned_filtered[11] => dbrk_data[11].DATAA
av_ld_data_aligned_filtered[11] => cpu_d_readdata[11].DATAIN
av_ld_data_aligned_filtered[12] => dbrk_data[12].DATAA
av_ld_data_aligned_filtered[12] => cpu_d_readdata[12].DATAIN
av_ld_data_aligned_filtered[13] => dbrk_data[13].DATAA
av_ld_data_aligned_filtered[13] => cpu_d_readdata[13].DATAIN
av_ld_data_aligned_filtered[14] => dbrk_data[14].DATAA
av_ld_data_aligned_filtered[14] => cpu_d_readdata[14].DATAIN
av_ld_data_aligned_filtered[15] => dbrk_data[15].DATAA
av_ld_data_aligned_filtered[15] => cpu_d_readdata[15].DATAIN
av_ld_data_aligned_filtered[16] => dbrk_data[16].DATAA
av_ld_data_aligned_filtered[16] => cpu_d_readdata[16].DATAIN
av_ld_data_aligned_filtered[17] => dbrk_data[17].DATAA
av_ld_data_aligned_filtered[17] => cpu_d_readdata[17].DATAIN
av_ld_data_aligned_filtered[18] => dbrk_data[18].DATAA
av_ld_data_aligned_filtered[18] => cpu_d_readdata[18].DATAIN
av_ld_data_aligned_filtered[19] => dbrk_data[19].DATAA
av_ld_data_aligned_filtered[19] => cpu_d_readdata[19].DATAIN
av_ld_data_aligned_filtered[20] => dbrk_data[20].DATAA
av_ld_data_aligned_filtered[20] => cpu_d_readdata[20].DATAIN
av_ld_data_aligned_filtered[21] => dbrk_data[21].DATAA
av_ld_data_aligned_filtered[21] => cpu_d_readdata[21].DATAIN
av_ld_data_aligned_filtered[22] => dbrk_data[22].DATAA
av_ld_data_aligned_filtered[22] => cpu_d_readdata[22].DATAIN
av_ld_data_aligned_filtered[23] => dbrk_data[23].DATAA
av_ld_data_aligned_filtered[23] => cpu_d_readdata[23].DATAIN
av_ld_data_aligned_filtered[24] => dbrk_data[24].DATAA
av_ld_data_aligned_filtered[24] => cpu_d_readdata[24].DATAIN
av_ld_data_aligned_filtered[25] => dbrk_data[25].DATAA
av_ld_data_aligned_filtered[25] => cpu_d_readdata[25].DATAIN
av_ld_data_aligned_filtered[26] => dbrk_data[26].DATAA
av_ld_data_aligned_filtered[26] => cpu_d_readdata[26].DATAIN
av_ld_data_aligned_filtered[27] => dbrk_data[27].DATAA
av_ld_data_aligned_filtered[27] => cpu_d_readdata[27].DATAIN
av_ld_data_aligned_filtered[28] => dbrk_data[28].DATAA
av_ld_data_aligned_filtered[28] => cpu_d_readdata[28].DATAIN
av_ld_data_aligned_filtered[29] => dbrk_data[29].DATAA
av_ld_data_aligned_filtered[29] => cpu_d_readdata[29].DATAIN
av_ld_data_aligned_filtered[30] => dbrk_data[30].DATAA
av_ld_data_aligned_filtered[30] => cpu_d_readdata[30].DATAIN
av_ld_data_aligned_filtered[31] => dbrk_data[31].DATAA
av_ld_data_aligned_filtered[31] => cpu_d_readdata[31].DATAIN
clk => internal_dbrk_break.CLK
clk => dbrk_trigout~reg0.CLK
clk => dbrk_break_pulse.CLK
clk => dbrk_traceoff~reg0.CLK
clk => dbrk_traceon~reg0.CLK
clk => dbrk_traceme~reg0.CLK
clk => dbrk_goto0~reg0.CLK
clk => dbrk_goto1~reg0.CLK
d_address[0] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.addr[0]
d_address[0] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.addr[0]
d_address[0] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.addr[0]
d_address[0] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[0]
d_address[0] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[0]
d_address[0] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[0]
d_address[0] => cpu_d_address[0].DATAIN
d_address[1] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.addr[1]
d_address[1] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.addr[1]
d_address[1] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.addr[1]
d_address[1] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[1]
d_address[1] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[1]
d_address[1] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[1]
d_address[1] => cpu_d_address[1].DATAIN
d_address[2] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.addr[2]
d_address[2] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.addr[2]
d_address[2] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.addr[2]
d_address[2] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[2]
d_address[2] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[2]
d_address[2] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[2]
d_address[2] => cpu_d_address[2].DATAIN
d_address[3] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.addr[3]
d_address[3] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.addr[3]
d_address[3] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.addr[3]
d_address[3] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[3]
d_address[3] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[3]
d_address[3] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[3]
d_address[3] => cpu_d_address[3].DATAIN
d_address[4] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.addr[4]
d_address[4] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.addr[4]
d_address[4] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.addr[4]
d_address[4] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[4]
d_address[4] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[4]
d_address[4] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[4]
d_address[4] => cpu_d_address[4].DATAIN
d_address[5] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.addr[5]
d_address[5] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.addr[5]
d_address[5] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.addr[5]
d_address[5] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[5]
d_address[5] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[5]
d_address[5] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[5]
d_address[5] => cpu_d_address[5].DATAIN
d_address[6] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.addr[6]
d_address[6] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.addr[6]
d_address[6] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.addr[6]
d_address[6] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[6]
d_address[6] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[6]
d_address[6] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[6]
d_address[6] => cpu_d_address[6].DATAIN
d_address[7] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.addr[7]
d_address[7] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.addr[7]
d_address[7] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.addr[7]
d_address[7] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[7]
d_address[7] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[7]
d_address[7] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[7]
d_address[7] => cpu_d_address[7].DATAIN
d_address[8] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.addr[8]
d_address[8] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.addr[8]
d_address[8] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.addr[8]
d_address[8] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[8]
d_address[8] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[8]
d_address[8] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[8]
d_address[8] => cpu_d_address[8].DATAIN
d_address[9] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.addr[9]
d_address[9] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.addr[9]
d_address[9] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.addr[9]
d_address[9] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[9]
d_address[9] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[9]
d_address[9] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[9]
d_address[9] => cpu_d_address[9].DATAIN
d_address[10] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.addr[10]
d_address[10] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.addr[10]
d_address[10] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.addr[10]
d_address[10] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[10]
d_address[10] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[10]
d_address[10] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[10]
d_address[10] => cpu_d_address[10].DATAIN
d_address[11] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.addr[11]
d_address[11] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.addr[11]
d_address[11] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.addr[11]
d_address[11] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[11]
d_address[11] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[11]
d_address[11] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[11]
d_address[11] => cpu_d_address[11].DATAIN
d_address[12] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.addr[12]
d_address[12] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.addr[12]
d_address[12] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.addr[12]
d_address[12] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[12]
d_address[12] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[12]
d_address[12] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[12]
d_address[12] => cpu_d_address[12].DATAIN
d_address[13] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.addr[13]
d_address[13] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.addr[13]
d_address[13] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.addr[13]
d_address[13] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[13]
d_address[13] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[13]
d_address[13] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[13]
d_address[13] => cpu_d_address[13].DATAIN
d_address[14] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.addr[14]
d_address[14] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.addr[14]
d_address[14] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.addr[14]
d_address[14] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[14]
d_address[14] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[14]
d_address[14] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[14]
d_address[14] => cpu_d_address[14].DATAIN
d_address[15] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.addr[15]
d_address[15] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.addr[15]
d_address[15] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.addr[15]
d_address[15] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[15]
d_address[15] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[15]
d_address[15] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[15]
d_address[15] => cpu_d_address[15].DATAIN
d_address[16] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.addr[16]
d_address[16] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.addr[16]
d_address[16] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.addr[16]
d_address[16] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[16]
d_address[16] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[16]
d_address[16] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[16]
d_address[16] => cpu_d_address[16].DATAIN
d_address[17] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.addr[17]
d_address[17] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.addr[17]
d_address[17] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.addr[17]
d_address[17] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[17]
d_address[17] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[17]
d_address[17] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[17]
d_address[17] => cpu_d_address[17].DATAIN
d_address[18] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.addr[18]
d_address[18] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.addr[18]
d_address[18] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.addr[18]
d_address[18] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[18]
d_address[18] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[18]
d_address[18] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[18]
d_address[18] => cpu_d_address[18].DATAIN
d_address[19] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.addr[19]
d_address[19] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.addr[19]
d_address[19] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.addr[19]
d_address[19] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[19]
d_address[19] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[19]
d_address[19] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[19]
d_address[19] => cpu_d_address[19].DATAIN
d_address[20] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.addr[20]
d_address[20] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.addr[20]
d_address[20] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.addr[20]
d_address[20] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[20]
d_address[20] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[20]
d_address[20] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[20]
d_address[20] => cpu_d_address[20].DATAIN
d_address[21] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.addr[21]
d_address[21] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.addr[21]
d_address[21] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.addr[21]
d_address[21] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[21]
d_address[21] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[21]
d_address[21] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[21]
d_address[21] => cpu_d_address[21].DATAIN
d_address[22] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.addr[22]
d_address[22] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.addr[22]
d_address[22] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.addr[22]
d_address[22] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[22]
d_address[22] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[22]
d_address[22] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[22]
d_address[22] => cpu_d_address[22].DATAIN
d_address[23] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.addr[23]
d_address[23] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.addr[23]
d_address[23] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.addr[23]
d_address[23] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[23]
d_address[23] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[23]
d_address[23] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[23]
d_address[23] => cpu_d_address[23].DATAIN
d_address[24] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.addr[24]
d_address[24] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.addr[24]
d_address[24] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.addr[24]
d_address[24] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[24]
d_address[24] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[24]
d_address[24] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[24]
d_address[24] => cpu_d_address[24].DATAIN
d_read => cpu_d_read_valid.IN1
d_read => cpu_d_read.DATAIN
d_waitrequest => cpu_d_wait.DATAIN
d_waitrequest => cpu_d_read_valid.IN0
d_write => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.write
d_write => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.write
d_write => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.write
d_write => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.write
d_write => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.write
d_write => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.write
d_write => dbrk_data[0].OUTPUTSELECT
d_write => dbrk_data[1].OUTPUTSELECT
d_write => dbrk_data[2].OUTPUTSELECT
d_write => dbrk_data[3].OUTPUTSELECT
d_write => dbrk_data[4].OUTPUTSELECT
d_write => dbrk_data[5].OUTPUTSELECT
d_write => dbrk_data[6].OUTPUTSELECT
d_write => dbrk_data[7].OUTPUTSELECT
d_write => dbrk_data[8].OUTPUTSELECT
d_write => dbrk_data[9].OUTPUTSELECT
d_write => dbrk_data[10].OUTPUTSELECT
d_write => dbrk_data[11].OUTPUTSELECT
d_write => dbrk_data[12].OUTPUTSELECT
d_write => dbrk_data[13].OUTPUTSELECT
d_write => dbrk_data[14].OUTPUTSELECT
d_write => dbrk_data[15].OUTPUTSELECT
d_write => dbrk_data[16].OUTPUTSELECT
d_write => dbrk_data[17].OUTPUTSELECT
d_write => dbrk_data[18].OUTPUTSELECT
d_write => dbrk_data[19].OUTPUTSELECT
d_write => dbrk_data[20].OUTPUTSELECT
d_write => dbrk_data[21].OUTPUTSELECT
d_write => dbrk_data[22].OUTPUTSELECT
d_write => dbrk_data[23].OUTPUTSELECT
d_write => dbrk_data[24].OUTPUTSELECT
d_write => dbrk_data[25].OUTPUTSELECT
d_write => dbrk_data[26].OUTPUTSELECT
d_write => dbrk_data[27].OUTPUTSELECT
d_write => dbrk_data[28].OUTPUTSELECT
d_write => dbrk_data[29].OUTPUTSELECT
d_write => dbrk_data[30].OUTPUTSELECT
d_write => dbrk_data[31].OUTPUTSELECT
d_write => cpu_d_write.DATAIN
dbrk0[0] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[0]
dbrk0[0] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[0]
dbrk0[1] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[1]
dbrk0[1] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[1]
dbrk0[2] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[2]
dbrk0[2] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[2]
dbrk0[3] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[3]
dbrk0[3] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[3]
dbrk0[4] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[4]
dbrk0[4] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[4]
dbrk0[5] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[5]
dbrk0[5] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[5]
dbrk0[6] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[6]
dbrk0[6] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[6]
dbrk0[7] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[7]
dbrk0[7] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[7]
dbrk0[8] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[8]
dbrk0[8] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[8]
dbrk0[9] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[9]
dbrk0[9] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[9]
dbrk0[10] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[10]
dbrk0[10] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[10]
dbrk0[11] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[11]
dbrk0[11] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[11]
dbrk0[12] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[12]
dbrk0[12] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[12]
dbrk0[13] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[13]
dbrk0[13] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[13]
dbrk0[14] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[14]
dbrk0[14] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[14]
dbrk0[15] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[15]
dbrk0[15] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[15]
dbrk0[16] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[16]
dbrk0[16] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[16]
dbrk0[17] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[17]
dbrk0[17] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[17]
dbrk0[18] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[18]
dbrk0[18] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[18]
dbrk0[19] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[19]
dbrk0[19] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[19]
dbrk0[20] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[20]
dbrk0[20] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[20]
dbrk0[21] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[21]
dbrk0[21] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[21]
dbrk0[22] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[22]
dbrk0[22] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[22]
dbrk0[23] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[23]
dbrk0[23] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[23]
dbrk0[24] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[24]
dbrk0[24] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[24]
dbrk0[25] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[25]
dbrk0[25] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[25]
dbrk0[26] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[26]
dbrk0[26] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[26]
dbrk0[27] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[27]
dbrk0[27] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[27]
dbrk0[28] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[28]
dbrk0[28] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[28]
dbrk0[29] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[29]
dbrk0[29] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[29]
dbrk0[30] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[30]
dbrk0[30] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[30]
dbrk0[31] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[31]
dbrk0[31] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[31]
dbrk0[32] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[32]
dbrk0[32] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[32]
dbrk0[33] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[33]
dbrk0[33] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[33]
dbrk0[34] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[34]
dbrk0[34] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[34]
dbrk0[35] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[35]
dbrk0[35] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[35]
dbrk0[36] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[36]
dbrk0[36] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[36]
dbrk0[37] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[37]
dbrk0[37] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[37]
dbrk0[38] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[38]
dbrk0[38] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[38]
dbrk0[39] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[39]
dbrk0[39] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[39]
dbrk0[40] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[40]
dbrk0[40] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[40]
dbrk0[41] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[41]
dbrk0[41] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[41]
dbrk0[42] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[42]
dbrk0[42] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[42]
dbrk0[43] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[43]
dbrk0[43] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[43]
dbrk0[44] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[44]
dbrk0[44] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[44]
dbrk0[45] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[45]
dbrk0[45] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[45]
dbrk0[46] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[46]
dbrk0[46] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[46]
dbrk0[47] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[47]
dbrk0[47] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[47]
dbrk0[48] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[48]
dbrk0[48] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[48]
dbrk0[49] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[49]
dbrk0[49] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[49]
dbrk0[50] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[50]
dbrk0[50] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[50]
dbrk0[51] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[51]
dbrk0[51] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[51]
dbrk0[52] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[52]
dbrk0[52] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[52]
dbrk0[53] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[53]
dbrk0[53] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[53]
dbrk0[54] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[54]
dbrk0[54] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[54]
dbrk0[55] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[55]
dbrk0[55] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[55]
dbrk0[56] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[56]
dbrk0[56] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[56]
dbrk0[57] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[57]
dbrk0[57] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[57]
dbrk0[58] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[58]
dbrk0[58] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[58]
dbrk0[59] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[59]
dbrk0[59] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[59]
dbrk0[60] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[60]
dbrk0[60] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[60]
dbrk0[61] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[61]
dbrk0[61] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[61]
dbrk0[62] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[62]
dbrk0[62] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[62]
dbrk0[63] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[63]
dbrk0[63] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[63]
dbrk0[64] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[64]
dbrk0[64] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[64]
dbrk0[65] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[65]
dbrk0[65] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[65]
dbrk0[66] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[66]
dbrk0[66] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[66]
dbrk0[67] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[67]
dbrk0[67] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[67]
dbrk0[68] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[68]
dbrk0[68] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[68]
dbrk0[69] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[69]
dbrk0[69] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[69]
dbrk0[70] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[70]
dbrk0[70] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[70]
dbrk0[71] => ~NO_FANOUT~
dbrk0[72] => ~NO_FANOUT~
dbrk0[73] => ~NO_FANOUT~
dbrk0[74] => ~NO_FANOUT~
dbrk0[75] => ~NO_FANOUT~
dbrk0[76] => ~NO_FANOUT~
dbrk0[77] => ~NO_FANOUT~
dbrk1[0] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[0]
dbrk1[0] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[0]
dbrk1[1] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[1]
dbrk1[1] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[1]
dbrk1[2] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[2]
dbrk1[2] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[2]
dbrk1[3] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[3]
dbrk1[3] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[3]
dbrk1[4] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[4]
dbrk1[4] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[4]
dbrk1[5] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[5]
dbrk1[5] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[5]
dbrk1[6] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[6]
dbrk1[6] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[6]
dbrk1[7] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[7]
dbrk1[7] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[7]
dbrk1[8] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[8]
dbrk1[8] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[8]
dbrk1[9] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[9]
dbrk1[9] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[9]
dbrk1[10] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[10]
dbrk1[10] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[10]
dbrk1[11] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[11]
dbrk1[11] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[11]
dbrk1[12] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[12]
dbrk1[12] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[12]
dbrk1[13] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[13]
dbrk1[13] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[13]
dbrk1[14] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[14]
dbrk1[14] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[14]
dbrk1[15] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[15]
dbrk1[15] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[15]
dbrk1[16] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[16]
dbrk1[16] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[16]
dbrk1[17] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[17]
dbrk1[17] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[17]
dbrk1[18] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[18]
dbrk1[18] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[18]
dbrk1[19] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[19]
dbrk1[19] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[19]
dbrk1[20] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[20]
dbrk1[20] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[20]
dbrk1[21] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[21]
dbrk1[21] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[21]
dbrk1[22] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[22]
dbrk1[22] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[22]
dbrk1[23] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[23]
dbrk1[23] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[23]
dbrk1[24] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[24]
dbrk1[24] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[24]
dbrk1[25] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[25]
dbrk1[25] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[25]
dbrk1[26] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[26]
dbrk1[26] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[26]
dbrk1[27] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[27]
dbrk1[27] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[27]
dbrk1[28] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[28]
dbrk1[28] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[28]
dbrk1[29] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[29]
dbrk1[29] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[29]
dbrk1[30] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[30]
dbrk1[30] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[30]
dbrk1[31] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[31]
dbrk1[31] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[31]
dbrk1[32] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[32]
dbrk1[32] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[32]
dbrk1[33] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[33]
dbrk1[33] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[33]
dbrk1[34] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[34]
dbrk1[34] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[34]
dbrk1[35] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[35]
dbrk1[35] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[35]
dbrk1[36] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[36]
dbrk1[36] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[36]
dbrk1[37] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[37]
dbrk1[37] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[37]
dbrk1[38] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[38]
dbrk1[38] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[38]
dbrk1[39] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[39]
dbrk1[39] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[39]
dbrk1[40] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[40]
dbrk1[40] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[40]
dbrk1[41] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[41]
dbrk1[41] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[41]
dbrk1[42] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[42]
dbrk1[42] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[42]
dbrk1[43] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[43]
dbrk1[43] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[43]
dbrk1[44] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[44]
dbrk1[44] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[44]
dbrk1[45] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[45]
dbrk1[45] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[45]
dbrk1[46] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[46]
dbrk1[46] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[46]
dbrk1[47] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[47]
dbrk1[47] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[47]
dbrk1[48] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[48]
dbrk1[48] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[48]
dbrk1[49] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[49]
dbrk1[49] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[49]
dbrk1[50] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[50]
dbrk1[50] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[50]
dbrk1[51] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[51]
dbrk1[51] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[51]
dbrk1[52] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[52]
dbrk1[52] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[52]
dbrk1[53] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[53]
dbrk1[53] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[53]
dbrk1[54] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[54]
dbrk1[54] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[54]
dbrk1[55] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[55]
dbrk1[55] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[55]
dbrk1[56] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[56]
dbrk1[56] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[56]
dbrk1[57] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[57]
dbrk1[57] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[57]
dbrk1[58] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[58]
dbrk1[58] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[58]
dbrk1[59] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[59]
dbrk1[59] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[59]
dbrk1[60] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[60]
dbrk1[60] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[60]
dbrk1[61] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[61]
dbrk1[61] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[61]
dbrk1[62] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[62]
dbrk1[62] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[62]
dbrk1[63] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[63]
dbrk1[63] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[63]
dbrk1[64] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[64]
dbrk1[64] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[64]
dbrk1[65] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[65]
dbrk1[65] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[65]
dbrk1[66] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[66]
dbrk1[66] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[66]
dbrk1[67] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[67]
dbrk1[67] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[67]
dbrk1[68] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[68]
dbrk1[68] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[68]
dbrk1[69] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[69]
dbrk1[69] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[69]
dbrk1[70] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[70]
dbrk1[70] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[70]
dbrk1[71] => ~NO_FANOUT~
dbrk1[72] => ~NO_FANOUT~
dbrk1[73] => ~NO_FANOUT~
dbrk1[74] => ~NO_FANOUT~
dbrk1[75] => ~NO_FANOUT~
dbrk1[76] => ~NO_FANOUT~
dbrk1[77] => ~NO_FANOUT~
dbrk2[0] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[0]
dbrk2[0] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[0]
dbrk2[1] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[1]
dbrk2[1] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[1]
dbrk2[2] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[2]
dbrk2[2] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[2]
dbrk2[3] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[3]
dbrk2[3] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[3]
dbrk2[4] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[4]
dbrk2[4] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[4]
dbrk2[5] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[5]
dbrk2[5] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[5]
dbrk2[6] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[6]
dbrk2[6] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[6]
dbrk2[7] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[7]
dbrk2[7] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[7]
dbrk2[8] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[8]
dbrk2[8] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[8]
dbrk2[9] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[9]
dbrk2[9] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[9]
dbrk2[10] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[10]
dbrk2[10] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[10]
dbrk2[11] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[11]
dbrk2[11] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[11]
dbrk2[12] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[12]
dbrk2[12] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[12]
dbrk2[13] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[13]
dbrk2[13] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[13]
dbrk2[14] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[14]
dbrk2[14] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[14]
dbrk2[15] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[15]
dbrk2[15] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[15]
dbrk2[16] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[16]
dbrk2[16] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[16]
dbrk2[17] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[17]
dbrk2[17] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[17]
dbrk2[18] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[18]
dbrk2[18] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[18]
dbrk2[19] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[19]
dbrk2[19] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[19]
dbrk2[20] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[20]
dbrk2[20] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[20]
dbrk2[21] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[21]
dbrk2[21] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[21]
dbrk2[22] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[22]
dbrk2[22] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[22]
dbrk2[23] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[23]
dbrk2[23] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[23]
dbrk2[24] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[24]
dbrk2[24] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[24]
dbrk2[25] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[25]
dbrk2[25] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[25]
dbrk2[26] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[26]
dbrk2[26] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[26]
dbrk2[27] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[27]
dbrk2[27] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[27]
dbrk2[28] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[28]
dbrk2[28] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[28]
dbrk2[29] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[29]
dbrk2[29] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[29]
dbrk2[30] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[30]
dbrk2[30] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[30]
dbrk2[31] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[31]
dbrk2[31] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[31]
dbrk2[32] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[32]
dbrk2[32] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[32]
dbrk2[33] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[33]
dbrk2[33] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[33]
dbrk2[34] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[34]
dbrk2[34] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[34]
dbrk2[35] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[35]
dbrk2[35] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[35]
dbrk2[36] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[36]
dbrk2[36] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[36]
dbrk2[37] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[37]
dbrk2[37] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[37]
dbrk2[38] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[38]
dbrk2[38] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[38]
dbrk2[39] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[39]
dbrk2[39] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[39]
dbrk2[40] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[40]
dbrk2[40] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[40]
dbrk2[41] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[41]
dbrk2[41] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[41]
dbrk2[42] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[42]
dbrk2[42] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[42]
dbrk2[43] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[43]
dbrk2[43] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[43]
dbrk2[44] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[44]
dbrk2[44] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[44]
dbrk2[45] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[45]
dbrk2[45] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[45]
dbrk2[46] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[46]
dbrk2[46] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[46]
dbrk2[47] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[47]
dbrk2[47] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[47]
dbrk2[48] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[48]
dbrk2[48] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[48]
dbrk2[49] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[49]
dbrk2[49] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[49]
dbrk2[50] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[50]
dbrk2[50] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[50]
dbrk2[51] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[51]
dbrk2[51] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[51]
dbrk2[52] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[52]
dbrk2[52] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[52]
dbrk2[53] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[53]
dbrk2[53] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[53]
dbrk2[54] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[54]
dbrk2[54] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[54]
dbrk2[55] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[55]
dbrk2[55] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[55]
dbrk2[56] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[56]
dbrk2[56] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[56]
dbrk2[57] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[57]
dbrk2[57] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[57]
dbrk2[58] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[58]
dbrk2[58] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[58]
dbrk2[59] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[59]
dbrk2[59] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[59]
dbrk2[60] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[60]
dbrk2[60] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[60]
dbrk2[61] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[61]
dbrk2[61] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[61]
dbrk2[62] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[62]
dbrk2[62] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[62]
dbrk2[63] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[63]
dbrk2[63] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[63]
dbrk2[64] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[64]
dbrk2[64] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[64]
dbrk2[65] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[65]
dbrk2[65] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[65]
dbrk2[66] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[66]
dbrk2[66] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[66]
dbrk2[67] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[67]
dbrk2[67] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[67]
dbrk2[68] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[68]
dbrk2[68] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[68]
dbrk2[69] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[69]
dbrk2[69] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[69]
dbrk2[70] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[70]
dbrk2[70] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[70]
dbrk2[71] => ~NO_FANOUT~
dbrk2[72] => ~NO_FANOUT~
dbrk2[73] => ~NO_FANOUT~
dbrk2[74] => ~NO_FANOUT~
dbrk2[75] => ~NO_FANOUT~
dbrk2[76] => ~NO_FANOUT~
dbrk2[77] => ~NO_FANOUT~
dbrk3[0] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[0]
dbrk3[0] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[0]
dbrk3[1] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[1]
dbrk3[1] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[1]
dbrk3[2] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[2]
dbrk3[2] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[2]
dbrk3[3] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[3]
dbrk3[3] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[3]
dbrk3[4] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[4]
dbrk3[4] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[4]
dbrk3[5] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[5]
dbrk3[5] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[5]
dbrk3[6] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[6]
dbrk3[6] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[6]
dbrk3[7] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[7]
dbrk3[7] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[7]
dbrk3[8] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[8]
dbrk3[8] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[8]
dbrk3[9] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[9]
dbrk3[9] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[9]
dbrk3[10] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[10]
dbrk3[10] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[10]
dbrk3[11] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[11]
dbrk3[11] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[11]
dbrk3[12] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[12]
dbrk3[12] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[12]
dbrk3[13] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[13]
dbrk3[13] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[13]
dbrk3[14] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[14]
dbrk3[14] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[14]
dbrk3[15] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[15]
dbrk3[15] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[15]
dbrk3[16] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[16]
dbrk3[16] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[16]
dbrk3[17] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[17]
dbrk3[17] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[17]
dbrk3[18] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[18]
dbrk3[18] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[18]
dbrk3[19] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[19]
dbrk3[19] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[19]
dbrk3[20] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[20]
dbrk3[20] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[20]
dbrk3[21] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[21]
dbrk3[21] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[21]
dbrk3[22] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[22]
dbrk3[22] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[22]
dbrk3[23] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[23]
dbrk3[23] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[23]
dbrk3[24] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[24]
dbrk3[24] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[24]
dbrk3[25] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[25]
dbrk3[25] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[25]
dbrk3[26] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[26]
dbrk3[26] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[26]
dbrk3[27] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[27]
dbrk3[27] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[27]
dbrk3[28] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[28]
dbrk3[28] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[28]
dbrk3[29] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[29]
dbrk3[29] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[29]
dbrk3[30] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[30]
dbrk3[30] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[30]
dbrk3[31] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[31]
dbrk3[31] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[31]
dbrk3[32] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[32]
dbrk3[32] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[32]
dbrk3[33] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[33]
dbrk3[33] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[33]
dbrk3[34] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[34]
dbrk3[34] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[34]
dbrk3[35] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[35]
dbrk3[35] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[35]
dbrk3[36] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[36]
dbrk3[36] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[36]
dbrk3[37] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[37]
dbrk3[37] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[37]
dbrk3[38] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[38]
dbrk3[38] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[38]
dbrk3[39] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[39]
dbrk3[39] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[39]
dbrk3[40] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[40]
dbrk3[40] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[40]
dbrk3[41] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[41]
dbrk3[41] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[41]
dbrk3[42] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[42]
dbrk3[42] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[42]
dbrk3[43] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[43]
dbrk3[43] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[43]
dbrk3[44] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[44]
dbrk3[44] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[44]
dbrk3[45] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[45]
dbrk3[45] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[45]
dbrk3[46] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[46]
dbrk3[46] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[46]
dbrk3[47] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[47]
dbrk3[47] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[47]
dbrk3[48] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[48]
dbrk3[48] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[48]
dbrk3[49] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[49]
dbrk3[49] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[49]
dbrk3[50] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[50]
dbrk3[50] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[50]
dbrk3[51] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[51]
dbrk3[51] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[51]
dbrk3[52] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[52]
dbrk3[52] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[52]
dbrk3[53] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[53]
dbrk3[53] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[53]
dbrk3[54] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[54]
dbrk3[54] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[54]
dbrk3[55] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[55]
dbrk3[55] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[55]
dbrk3[56] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[56]
dbrk3[56] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[56]
dbrk3[57] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[57]
dbrk3[57] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[57]
dbrk3[58] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[58]
dbrk3[58] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[58]
dbrk3[59] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[59]
dbrk3[59] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[59]
dbrk3[60] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[60]
dbrk3[60] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[60]
dbrk3[61] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[61]
dbrk3[61] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[61]
dbrk3[62] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[62]
dbrk3[62] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[62]
dbrk3[63] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[63]
dbrk3[63] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[63]
dbrk3[64] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[64]
dbrk3[64] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[64]
dbrk3[65] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[65]
dbrk3[65] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[65]
dbrk3[66] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[66]
dbrk3[66] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[66]
dbrk3[67] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[67]
dbrk3[67] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[67]
dbrk3[68] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[68]
dbrk3[68] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[68]
dbrk3[69] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[69]
dbrk3[69] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[69]
dbrk3[70] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[70]
dbrk3[70] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[70]
dbrk3[71] => ~NO_FANOUT~
dbrk3[72] => ~NO_FANOUT~
dbrk3[73] => ~NO_FANOUT~
dbrk3[74] => ~NO_FANOUT~
dbrk3[75] => ~NO_FANOUT~
dbrk3[76] => ~NO_FANOUT~
dbrk3[77] => ~NO_FANOUT~
debugack => A_WE_StdLogic~0.DATAB
reset_n => internal_dbrk_break.ACLR
trigger_state_0 => ~NO_FANOUT~
trigger_state_1 => ~NO_FANOUT~
cpu_d_address[0] <= d_address[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[1] <= d_address[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[2] <= d_address[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[3] <= d_address[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[4] <= d_address[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[5] <= d_address[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[6] <= d_address[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[7] <= d_address[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[8] <= d_address[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[9] <= d_address[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[10] <= d_address[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[11] <= d_address[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[12] <= d_address[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[13] <= d_address[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[14] <= d_address[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[15] <= d_address[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[16] <= d_address[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[17] <= d_address[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[18] <= d_address[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[19] <= d_address[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[20] <= d_address[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[21] <= d_address[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[22] <= d_address[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[23] <= d_address[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[24] <= d_address[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_read <= d_read.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[0] <= av_ld_data_aligned_filtered[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[1] <= av_ld_data_aligned_filtered[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[2] <= av_ld_data_aligned_filtered[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[3] <= av_ld_data_aligned_filtered[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[4] <= av_ld_data_aligned_filtered[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[5] <= av_ld_data_aligned_filtered[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[6] <= av_ld_data_aligned_filtered[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[7] <= av_ld_data_aligned_filtered[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[8] <= av_ld_data_aligned_filtered[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[9] <= av_ld_data_aligned_filtered[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[10] <= av_ld_data_aligned_filtered[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[11] <= av_ld_data_aligned_filtered[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[12] <= av_ld_data_aligned_filtered[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[13] <= av_ld_data_aligned_filtered[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[14] <= av_ld_data_aligned_filtered[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[15] <= av_ld_data_aligned_filtered[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[16] <= av_ld_data_aligned_filtered[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[17] <= av_ld_data_aligned_filtered[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[18] <= av_ld_data_aligned_filtered[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[19] <= av_ld_data_aligned_filtered[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[20] <= av_ld_data_aligned_filtered[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[21] <= av_ld_data_aligned_filtered[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[22] <= av_ld_data_aligned_filtered[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[23] <= av_ld_data_aligned_filtered[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[24] <= av_ld_data_aligned_filtered[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[25] <= av_ld_data_aligned_filtered[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[26] <= av_ld_data_aligned_filtered[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[27] <= av_ld_data_aligned_filtered[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[28] <= av_ld_data_aligned_filtered[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[29] <= av_ld_data_aligned_filtered[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[30] <= av_ld_data_aligned_filtered[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[31] <= av_ld_data_aligned_filtered[31].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_wait <= d_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_write <= d_write.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[0] <= E_st_data[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[1] <= E_st_data[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[2] <= E_st_data[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[3] <= E_st_data[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[4] <= E_st_data[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[5] <= E_st_data[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[6] <= E_st_data[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[7] <= E_st_data[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[8] <= E_st_data[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[9] <= E_st_data[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[10] <= E_st_data[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[11] <= E_st_data[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[12] <= E_st_data[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[13] <= E_st_data[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[14] <= E_st_data[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[15] <= E_st_data[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[16] <= E_st_data[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[17] <= E_st_data[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[18] <= E_st_data[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[19] <= E_st_data[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[20] <= E_st_data[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[21] <= E_st_data[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[22] <= E_st_data[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[23] <= E_st_data[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[24] <= E_st_data[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[25] <= E_st_data[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[26] <= E_st_data[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[27] <= E_st_data[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[28] <= E_st_data[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[29] <= E_st_data[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[30] <= E_st_data[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[31] <= E_st_data[31].DB_MAX_OUTPUT_PORT_TYPE
dbrk_break <= internal_dbrk_break.DB_MAX_OUTPUT_PORT_TYPE
dbrk_goto0 <= dbrk_goto0~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_goto1 <= dbrk_goto1~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_hit0 <= <GND>
dbrk_hit1 <= <GND>
dbrk_hit2 <= <GND>
dbrk_hit3 <= <GND>
dbrk_traceme <= dbrk_traceme~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_traceoff <= dbrk_traceoff~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_traceon <= dbrk_traceon~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_trigout <= dbrk_trigout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ifv|nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired
addr[0] => LessThan1.IN25
addr[0] => LessThan0.IN25
addr[1] => LessThan1.IN24
addr[1] => LessThan0.IN24
addr[2] => LessThan1.IN23
addr[2] => LessThan0.IN23
addr[3] => LessThan1.IN22
addr[3] => LessThan0.IN22
addr[4] => LessThan1.IN21
addr[4] => LessThan0.IN21
addr[5] => LessThan1.IN20
addr[5] => LessThan0.IN20
addr[6] => LessThan1.IN19
addr[6] => LessThan0.IN19
addr[7] => LessThan1.IN18
addr[7] => LessThan0.IN18
addr[8] => LessThan1.IN17
addr[8] => LessThan0.IN17
addr[9] => LessThan1.IN16
addr[9] => LessThan0.IN16
addr[10] => LessThan1.IN15
addr[10] => LessThan0.IN15
addr[11] => LessThan1.IN14
addr[11] => LessThan0.IN14
addr[12] => LessThan1.IN13
addr[12] => LessThan0.IN13
addr[13] => LessThan1.IN12
addr[13] => LessThan0.IN12
addr[14] => LessThan1.IN11
addr[14] => LessThan0.IN11
addr[15] => LessThan1.IN10
addr[15] => LessThan0.IN10
addr[16] => LessThan1.IN9
addr[16] => LessThan0.IN9
addr[17] => LessThan1.IN8
addr[17] => LessThan0.IN8
addr[18] => LessThan1.IN7
addr[18] => LessThan0.IN7
addr[19] => LessThan1.IN6
addr[19] => LessThan0.IN6
addr[20] => LessThan1.IN5
addr[20] => LessThan0.IN5
addr[21] => LessThan1.IN4
addr[21] => LessThan0.IN4
addr[22] => LessThan1.IN3
addr[22] => LessThan0.IN3
addr[23] => LessThan1.IN2
addr[23] => LessThan0.IN2
addr[24] => LessThan1.IN1
addr[24] => LessThan0.IN1
data[0] => match_paired_combinatorial~2.IN0
data[1] => match_paired_combinatorial~3.IN0
data[2] => match_paired_combinatorial~4.IN0
data[3] => match_paired_combinatorial~5.IN0
data[4] => match_paired_combinatorial~6.IN0
data[5] => match_paired_combinatorial~7.IN0
data[6] => match_paired_combinatorial~8.IN0
data[7] => match_paired_combinatorial~9.IN0
data[8] => match_paired_combinatorial~10.IN0
data[9] => match_paired_combinatorial~11.IN0
data[10] => match_paired_combinatorial~12.IN0
data[11] => match_paired_combinatorial~13.IN0
data[12] => match_paired_combinatorial~14.IN0
data[13] => match_paired_combinatorial~15.IN0
data[14] => match_paired_combinatorial~16.IN0
data[15] => match_paired_combinatorial~17.IN0
data[16] => match_paired_combinatorial~18.IN0
data[17] => match_paired_combinatorial~19.IN0
data[18] => match_paired_combinatorial~20.IN0
data[19] => match_paired_combinatorial~21.IN0
data[20] => match_paired_combinatorial~22.IN0
data[21] => match_paired_combinatorial~23.IN0
data[22] => match_paired_combinatorial~24.IN0
data[23] => match_paired_combinatorial~25.IN0
data[24] => match_paired_combinatorial~26.IN0
data[25] => match_paired_combinatorial~27.IN0
data[26] => match_paired_combinatorial~28.IN0
data[27] => match_paired_combinatorial~29.IN0
data[28] => match_paired_combinatorial~30.IN0
data[29] => match_paired_combinatorial~31.IN0
data[30] => match_paired_combinatorial~32.IN0
data[31] => match_paired_combinatorial~33.IN0
dbrka[0] => LessThan0.IN50
dbrka[1] => LessThan0.IN49
dbrka[2] => LessThan0.IN48
dbrka[3] => LessThan0.IN47
dbrka[4] => LessThan0.IN46
dbrka[5] => LessThan0.IN45
dbrka[6] => LessThan0.IN44
dbrka[7] => LessThan0.IN43
dbrka[8] => LessThan0.IN42
dbrka[9] => LessThan0.IN41
dbrka[10] => LessThan0.IN40
dbrka[11] => LessThan0.IN39
dbrka[12] => LessThan0.IN38
dbrka[13] => LessThan0.IN37
dbrka[14] => LessThan0.IN36
dbrka[15] => LessThan0.IN35
dbrka[16] => LessThan0.IN34
dbrka[17] => LessThan0.IN33
dbrka[18] => LessThan0.IN32
dbrka[19] => LessThan0.IN31
dbrka[20] => LessThan0.IN30
dbrka[21] => LessThan0.IN29
dbrka[22] => LessThan0.IN28
dbrka[23] => LessThan0.IN27
dbrka[24] => LessThan0.IN26
dbrka[25] => ~NO_FANOUT~
dbrka[26] => ~NO_FANOUT~
dbrka[27] => ~NO_FANOUT~
dbrka[28] => ~NO_FANOUT~
dbrka[29] => ~NO_FANOUT~
dbrka[30] => ~NO_FANOUT~
dbrka[31] => ~NO_FANOUT~
dbrka[32] => match_paired_combinatorial~2.IN1
dbrka[33] => match_paired_combinatorial~3.IN1
dbrka[34] => match_paired_combinatorial~4.IN1
dbrka[35] => match_paired_combinatorial~5.IN1
dbrka[36] => match_paired_combinatorial~6.IN1
dbrka[37] => match_paired_combinatorial~7.IN1
dbrka[38] => match_paired_combinatorial~8.IN1
dbrka[39] => match_paired_combinatorial~9.IN1
dbrka[40] => match_paired_combinatorial~10.IN1
dbrka[41] => match_paired_combinatorial~11.IN1
dbrka[42] => match_paired_combinatorial~12.IN1
dbrka[43] => match_paired_combinatorial~13.IN1
dbrka[44] => match_paired_combinatorial~14.IN1
dbrka[45] => match_paired_combinatorial~15.IN1
dbrka[46] => match_paired_combinatorial~16.IN1
dbrka[47] => match_paired_combinatorial~17.IN1
dbrka[48] => match_paired_combinatorial~18.IN1
dbrka[49] => match_paired_combinatorial~19.IN1
dbrka[50] => match_paired_combinatorial~20.IN1
dbrka[51] => match_paired_combinatorial~21.IN1
dbrka[52] => match_paired_combinatorial~22.IN1
dbrka[53] => match_paired_combinatorial~23.IN1
dbrka[54] => match_paired_combinatorial~24.IN1
dbrka[55] => match_paired_combinatorial~25.IN1
dbrka[56] => match_paired_combinatorial~26.IN1
dbrka[57] => match_paired_combinatorial~27.IN1
dbrka[58] => match_paired_combinatorial~28.IN1
dbrka[59] => match_paired_combinatorial~29.IN1
dbrka[60] => match_paired_combinatorial~30.IN1
dbrka[61] => match_paired_combinatorial~31.IN1
dbrka[62] => match_paired_combinatorial~32.IN1
dbrka[63] => match_paired_combinatorial~33.IN1
dbrka[64] => ~NO_FANOUT~
dbrka[65] => match_paired_combinatorial~69.IN0
dbrka[66] => match_paired_combinatorial~68.IN0
dbrka[67] => match_paired_combinatorial~1.IN0
dbrka[68] => match_paired_combinatorial~66.IN0
dbrka[69] => ~NO_FANOUT~
dbrka[70] => ~NO_FANOUT~
dbrkb[0] => LessThan1.IN50
dbrkb[1] => LessThan1.IN49
dbrkb[2] => LessThan1.IN48
dbrkb[3] => LessThan1.IN47
dbrkb[4] => LessThan1.IN46
dbrkb[5] => LessThan1.IN45
dbrkb[6] => LessThan1.IN44
dbrkb[7] => LessThan1.IN43
dbrkb[8] => LessThan1.IN42
dbrkb[9] => LessThan1.IN41
dbrkb[10] => LessThan1.IN40
dbrkb[11] => LessThan1.IN39
dbrkb[12] => LessThan1.IN38
dbrkb[13] => LessThan1.IN37
dbrkb[14] => LessThan1.IN36
dbrkb[15] => LessThan1.IN35
dbrkb[16] => LessThan1.IN34
dbrkb[17] => LessThan1.IN33
dbrkb[18] => LessThan1.IN32
dbrkb[19] => LessThan1.IN31
dbrkb[20] => LessThan1.IN30
dbrkb[21] => LessThan1.IN29
dbrkb[22] => LessThan1.IN28
dbrkb[23] => LessThan1.IN27
dbrkb[24] => LessThan1.IN26
dbrkb[25] => ~NO_FANOUT~
dbrkb[26] => ~NO_FANOUT~
dbrkb[27] => ~NO_FANOUT~
dbrkb[28] => ~NO_FANOUT~
dbrkb[29] => ~NO_FANOUT~
dbrkb[30] => ~NO_FANOUT~
dbrkb[31] => ~NO_FANOUT~
dbrkb[32] => match_paired_combinatorial~34.IN1
dbrkb[33] => match_paired_combinatorial~35.IN1
dbrkb[34] => match_paired_combinatorial~36.IN1
dbrkb[35] => match_paired_combinatorial~37.IN1
dbrkb[36] => match_paired_combinatorial~38.IN1
dbrkb[37] => match_paired_combinatorial~39.IN1
dbrkb[38] => match_paired_combinatorial~40.IN1
dbrkb[39] => match_paired_combinatorial~41.IN1
dbrkb[40] => match_paired_combinatorial~42.IN1
dbrkb[41] => match_paired_combinatorial~43.IN1
dbrkb[42] => match_paired_combinatorial~44.IN1
dbrkb[43] => match_paired_combinatorial~45.IN1
dbrkb[44] => match_paired_combinatorial~46.IN1
dbrkb[45] => match_paired_combinatorial~47.IN1
dbrkb[46] => match_paired_combinatorial~48.IN1
dbrkb[47] => match_paired_combinatorial~49.IN1
dbrkb[48] => match_paired_combinatorial~50.IN1
dbrkb[49] => match_paired_combinatorial~51.IN1
dbrkb[50] => match_paired_combinatorial~52.IN1
dbrkb[51] => match_paired_combinatorial~53.IN1
dbrkb[52] => match_paired_combinatorial~54.IN1
dbrkb[53] => match_paired_combinatorial~55.IN1
dbrkb[54] => match_paired_combinatorial~56.IN1
dbrkb[55] => match_paired_combinatorial~57.IN1
dbrkb[56] => match_paired_combinatorial~58.IN1
dbrkb[57] => match_paired_combinatorial~59.IN1
dbrkb[58] => match_paired_combinatorial~60.IN1
dbrkb[59] => match_paired_combinatorial~61.IN1
dbrkb[60] => match_paired_combinatorial~62.IN1
dbrkb[61] => match_paired_combinatorial~63.IN1
dbrkb[62] => match_paired_combinatorial~64.IN1
dbrkb[63] => match_paired_combinatorial~65.IN1
dbrkb[64] => ~NO_FANOUT~
dbrkb[65] => ~NO_FANOUT~
dbrkb[66] => ~NO_FANOUT~
dbrkb[67] => ~NO_FANOUT~
dbrkb[68] => ~NO_FANOUT~
dbrkb[69] => ~NO_FANOUT~
dbrkb[70] => ~NO_FANOUT~
read => match_paired_combinatorial~68.IN1
write => match_paired_combinatorial~69.IN1
match_paired <= match_paired_combinatorial~71.DB_MAX_OUTPUT_PORT_TYPE


|ifv|nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single
addr[0] => Equal0.IN24
addr[1] => Equal0.IN23
addr[2] => Equal0.IN22
addr[3] => Equal0.IN21
addr[4] => Equal0.IN20
addr[5] => Equal0.IN19
addr[6] => Equal0.IN18
addr[7] => Equal0.IN17
addr[8] => Equal0.IN16
addr[9] => Equal0.IN15
addr[10] => Equal0.IN14
addr[11] => Equal0.IN13
addr[12] => Equal0.IN12
addr[13] => Equal0.IN11
addr[14] => Equal0.IN10
addr[15] => Equal0.IN9
addr[16] => Equal0.IN8
addr[17] => Equal0.IN7
addr[18] => Equal0.IN6
addr[19] => Equal0.IN5
addr[20] => Equal0.IN4
addr[21] => Equal0.IN3
addr[22] => Equal0.IN2
addr[23] => Equal0.IN1
addr[24] => Equal0.IN0
data[0] => Equal1.IN31
data[1] => Equal1.IN30
data[2] => Equal1.IN29
data[3] => Equal1.IN28
data[4] => Equal1.IN27
data[5] => Equal1.IN26
data[6] => Equal1.IN25
data[7] => Equal1.IN24
data[8] => Equal1.IN23
data[9] => Equal1.IN22
data[10] => Equal1.IN21
data[11] => Equal1.IN20
data[12] => Equal1.IN19
data[13] => Equal1.IN18
data[14] => Equal1.IN17
data[15] => Equal1.IN16
data[16] => Equal1.IN15
data[17] => Equal1.IN14
data[18] => Equal1.IN13
data[19] => Equal1.IN12
data[20] => Equal1.IN11
data[21] => Equal1.IN10
data[22] => Equal1.IN9
data[23] => Equal1.IN8
data[24] => Equal1.IN7
data[25] => Equal1.IN6
data[26] => Equal1.IN5
data[27] => Equal1.IN4
data[28] => Equal1.IN3
data[29] => Equal1.IN2
data[30] => Equal1.IN1
data[31] => Equal1.IN0
dbrk[0] => Equal0.IN49
dbrk[1] => Equal0.IN48
dbrk[2] => Equal0.IN47
dbrk[3] => Equal0.IN46
dbrk[4] => Equal0.IN45
dbrk[5] => Equal0.IN44
dbrk[6] => Equal0.IN43
dbrk[7] => Equal0.IN42
dbrk[8] => Equal0.IN41
dbrk[9] => Equal0.IN40
dbrk[10] => Equal0.IN39
dbrk[11] => Equal0.IN38
dbrk[12] => Equal0.IN37
dbrk[13] => Equal0.IN36
dbrk[14] => Equal0.IN35
dbrk[15] => Equal0.IN34
dbrk[16] => Equal0.IN33
dbrk[17] => Equal0.IN32
dbrk[18] => Equal0.IN31
dbrk[19] => Equal0.IN30
dbrk[20] => Equal0.IN29
dbrk[21] => Equal0.IN28
dbrk[22] => Equal0.IN27
dbrk[23] => Equal0.IN26
dbrk[24] => Equal0.IN25
dbrk[25] => ~NO_FANOUT~
dbrk[26] => ~NO_FANOUT~
dbrk[27] => ~NO_FANOUT~
dbrk[28] => ~NO_FANOUT~
dbrk[29] => ~NO_FANOUT~
dbrk[30] => ~NO_FANOUT~
dbrk[31] => ~NO_FANOUT~
dbrk[32] => Equal1.IN63
dbrk[33] => Equal1.IN62
dbrk[34] => Equal1.IN61
dbrk[35] => Equal1.IN60
dbrk[36] => Equal1.IN59
dbrk[37] => Equal1.IN58
dbrk[38] => Equal1.IN57
dbrk[39] => Equal1.IN56
dbrk[40] => Equal1.IN55
dbrk[41] => Equal1.IN54
dbrk[42] => Equal1.IN53
dbrk[43] => Equal1.IN52
dbrk[44] => Equal1.IN51
dbrk[45] => Equal1.IN50
dbrk[46] => Equal1.IN49
dbrk[47] => Equal1.IN48
dbrk[48] => Equal1.IN47
dbrk[49] => Equal1.IN46
dbrk[50] => Equal1.IN45
dbrk[51] => Equal1.IN44
dbrk[52] => Equal1.IN43
dbrk[53] => Equal1.IN42
dbrk[54] => Equal1.IN41
dbrk[55] => Equal1.IN40
dbrk[56] => Equal1.IN39
dbrk[57] => Equal1.IN38
dbrk[58] => Equal1.IN37
dbrk[59] => Equal1.IN36
dbrk[60] => Equal1.IN35
dbrk[61] => Equal1.IN34
dbrk[62] => Equal1.IN33
dbrk[63] => Equal1.IN32
dbrk[64] => ~NO_FANOUT~
dbrk[65] => match_single_combinatorial~4.IN0
dbrk[66] => match_single_combinatorial~3.IN0
dbrk[67] => match_single_combinatorial~0.IN0
dbrk[68] => match_single_combinatorial~1.IN0
dbrk[69] => ~NO_FANOUT~
dbrk[70] => ~NO_FANOUT~
read => match_single_combinatorial~3.IN1
write => match_single_combinatorial~4.IN1
match_single <= match_single_combinatorial~6.DB_MAX_OUTPUT_PORT_TYPE


|ifv|nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single
addr[0] => Equal0.IN24
addr[1] => Equal0.IN23
addr[2] => Equal0.IN22
addr[3] => Equal0.IN21
addr[4] => Equal0.IN20
addr[5] => Equal0.IN19
addr[6] => Equal0.IN18
addr[7] => Equal0.IN17
addr[8] => Equal0.IN16
addr[9] => Equal0.IN15
addr[10] => Equal0.IN14
addr[11] => Equal0.IN13
addr[12] => Equal0.IN12
addr[13] => Equal0.IN11
addr[14] => Equal0.IN10
addr[15] => Equal0.IN9
addr[16] => Equal0.IN8
addr[17] => Equal0.IN7
addr[18] => Equal0.IN6
addr[19] => Equal0.IN5
addr[20] => Equal0.IN4
addr[21] => Equal0.IN3
addr[22] => Equal0.IN2
addr[23] => Equal0.IN1
addr[24] => Equal0.IN0
data[0] => Equal1.IN31
data[1] => Equal1.IN30
data[2] => Equal1.IN29
data[3] => Equal1.IN28
data[4] => Equal1.IN27
data[5] => Equal1.IN26
data[6] => Equal1.IN25
data[7] => Equal1.IN24
data[8] => Equal1.IN23
data[9] => Equal1.IN22
data[10] => Equal1.IN21
data[11] => Equal1.IN20
data[12] => Equal1.IN19
data[13] => Equal1.IN18
data[14] => Equal1.IN17
data[15] => Equal1.IN16
data[16] => Equal1.IN15
data[17] => Equal1.IN14
data[18] => Equal1.IN13
data[19] => Equal1.IN12
data[20] => Equal1.IN11
data[21] => Equal1.IN10
data[22] => Equal1.IN9
data[23] => Equal1.IN8
data[24] => Equal1.IN7
data[25] => Equal1.IN6
data[26] => Equal1.IN5
data[27] => Equal1.IN4
data[28] => Equal1.IN3
data[29] => Equal1.IN2
data[30] => Equal1.IN1
data[31] => Equal1.IN0
dbrk[0] => Equal0.IN49
dbrk[1] => Equal0.IN48
dbrk[2] => Equal0.IN47
dbrk[3] => Equal0.IN46
dbrk[4] => Equal0.IN45
dbrk[5] => Equal0.IN44
dbrk[6] => Equal0.IN43
dbrk[7] => Equal0.IN42
dbrk[8] => Equal0.IN41
dbrk[9] => Equal0.IN40
dbrk[10] => Equal0.IN39
dbrk[11] => Equal0.IN38
dbrk[12] => Equal0.IN37
dbrk[13] => Equal0.IN36
dbrk[14] => Equal0.IN35
dbrk[15] => Equal0.IN34
dbrk[16] => Equal0.IN33
dbrk[17] => Equal0.IN32
dbrk[18] => Equal0.IN31
dbrk[19] => Equal0.IN30
dbrk[20] => Equal0.IN29
dbrk[21] => Equal0.IN28
dbrk[22] => Equal0.IN27
dbrk[23] => Equal0.IN26
dbrk[24] => Equal0.IN25
dbrk[25] => ~NO_FANOUT~
dbrk[26] => ~NO_FANOUT~
dbrk[27] => ~NO_FANOUT~
dbrk[28] => ~NO_FANOUT~
dbrk[29] => ~NO_FANOUT~
dbrk[30] => ~NO_FANOUT~
dbrk[31] => ~NO_FANOUT~
dbrk[32] => Equal1.IN63
dbrk[33] => Equal1.IN62
dbrk[34] => Equal1.IN61
dbrk[35] => Equal1.IN60
dbrk[36] => Equal1.IN59
dbrk[37] => Equal1.IN58
dbrk[38] => Equal1.IN57
dbrk[39] => Equal1.IN56
dbrk[40] => Equal1.IN55
dbrk[41] => Equal1.IN54
dbrk[42] => Equal1.IN53
dbrk[43] => Equal1.IN52
dbrk[44] => Equal1.IN51
dbrk[45] => Equal1.IN50
dbrk[46] => Equal1.IN49
dbrk[47] => Equal1.IN48
dbrk[48] => Equal1.IN47
dbrk[49] => Equal1.IN46
dbrk[50] => Equal1.IN45
dbrk[51] => Equal1.IN44
dbrk[52] => Equal1.IN43
dbrk[53] => Equal1.IN42
dbrk[54] => Equal1.IN41
dbrk[55] => Equal1.IN40
dbrk[56] => Equal1.IN39
dbrk[57] => Equal1.IN38
dbrk[58] => Equal1.IN37
dbrk[59] => Equal1.IN36
dbrk[60] => Equal1.IN35
dbrk[61] => Equal1.IN34
dbrk[62] => Equal1.IN33
dbrk[63] => Equal1.IN32
dbrk[64] => ~NO_FANOUT~
dbrk[65] => match_single_combinatorial~4.IN0
dbrk[66] => match_single_combinatorial~3.IN0
dbrk[67] => match_single_combinatorial~0.IN0
dbrk[68] => match_single_combinatorial~1.IN0
dbrk[69] => ~NO_FANOUT~
dbrk[70] => ~NO_FANOUT~
read => match_single_combinatorial~3.IN1
write => match_single_combinatorial~4.IN1
match_single <= match_single_combinatorial~6.DB_MAX_OUTPUT_PORT_TYPE


|ifv|nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired
addr[0] => LessThan1.IN25
addr[0] => LessThan0.IN25
addr[1] => LessThan1.IN24
addr[1] => LessThan0.IN24
addr[2] => LessThan1.IN23
addr[2] => LessThan0.IN23
addr[3] => LessThan1.IN22
addr[3] => LessThan0.IN22
addr[4] => LessThan1.IN21
addr[4] => LessThan0.IN21
addr[5] => LessThan1.IN20
addr[5] => LessThan0.IN20
addr[6] => LessThan1.IN19
addr[6] => LessThan0.IN19
addr[7] => LessThan1.IN18
addr[7] => LessThan0.IN18
addr[8] => LessThan1.IN17
addr[8] => LessThan0.IN17
addr[9] => LessThan1.IN16
addr[9] => LessThan0.IN16
addr[10] => LessThan1.IN15
addr[10] => LessThan0.IN15
addr[11] => LessThan1.IN14
addr[11] => LessThan0.IN14
addr[12] => LessThan1.IN13
addr[12] => LessThan0.IN13
addr[13] => LessThan1.IN12
addr[13] => LessThan0.IN12
addr[14] => LessThan1.IN11
addr[14] => LessThan0.IN11
addr[15] => LessThan1.IN10
addr[15] => LessThan0.IN10
addr[16] => LessThan1.IN9
addr[16] => LessThan0.IN9
addr[17] => LessThan1.IN8
addr[17] => LessThan0.IN8
addr[18] => LessThan1.IN7
addr[18] => LessThan0.IN7
addr[19] => LessThan1.IN6
addr[19] => LessThan0.IN6
addr[20] => LessThan1.IN5
addr[20] => LessThan0.IN5
addr[21] => LessThan1.IN4
addr[21] => LessThan0.IN4
addr[22] => LessThan1.IN3
addr[22] => LessThan0.IN3
addr[23] => LessThan1.IN2
addr[23] => LessThan0.IN2
addr[24] => LessThan1.IN1
addr[24] => LessThan0.IN1
data[0] => match_paired_combinatorial~2.IN0
data[1] => match_paired_combinatorial~3.IN0
data[2] => match_paired_combinatorial~4.IN0
data[3] => match_paired_combinatorial~5.IN0
data[4] => match_paired_combinatorial~6.IN0
data[5] => match_paired_combinatorial~7.IN0
data[6] => match_paired_combinatorial~8.IN0
data[7] => match_paired_combinatorial~9.IN0
data[8] => match_paired_combinatorial~10.IN0
data[9] => match_paired_combinatorial~11.IN0
data[10] => match_paired_combinatorial~12.IN0
data[11] => match_paired_combinatorial~13.IN0
data[12] => match_paired_combinatorial~14.IN0
data[13] => match_paired_combinatorial~15.IN0
data[14] => match_paired_combinatorial~16.IN0
data[15] => match_paired_combinatorial~17.IN0
data[16] => match_paired_combinatorial~18.IN0
data[17] => match_paired_combinatorial~19.IN0
data[18] => match_paired_combinatorial~20.IN0
data[19] => match_paired_combinatorial~21.IN0
data[20] => match_paired_combinatorial~22.IN0
data[21] => match_paired_combinatorial~23.IN0
data[22] => match_paired_combinatorial~24.IN0
data[23] => match_paired_combinatorial~25.IN0
data[24] => match_paired_combinatorial~26.IN0
data[25] => match_paired_combinatorial~27.IN0
data[26] => match_paired_combinatorial~28.IN0
data[27] => match_paired_combinatorial~29.IN0
data[28] => match_paired_combinatorial~30.IN0
data[29] => match_paired_combinatorial~31.IN0
data[30] => match_paired_combinatorial~32.IN0
data[31] => match_paired_combinatorial~33.IN0
dbrka[0] => LessThan0.IN50
dbrka[1] => LessThan0.IN49
dbrka[2] => LessThan0.IN48
dbrka[3] => LessThan0.IN47
dbrka[4] => LessThan0.IN46
dbrka[5] => LessThan0.IN45
dbrka[6] => LessThan0.IN44
dbrka[7] => LessThan0.IN43
dbrka[8] => LessThan0.IN42
dbrka[9] => LessThan0.IN41
dbrka[10] => LessThan0.IN40
dbrka[11] => LessThan0.IN39
dbrka[12] => LessThan0.IN38
dbrka[13] => LessThan0.IN37
dbrka[14] => LessThan0.IN36
dbrka[15] => LessThan0.IN35
dbrka[16] => LessThan0.IN34
dbrka[17] => LessThan0.IN33
dbrka[18] => LessThan0.IN32
dbrka[19] => LessThan0.IN31
dbrka[20] => LessThan0.IN30
dbrka[21] => LessThan0.IN29
dbrka[22] => LessThan0.IN28
dbrka[23] => LessThan0.IN27
dbrka[24] => LessThan0.IN26
dbrka[25] => ~NO_FANOUT~
dbrka[26] => ~NO_FANOUT~
dbrka[27] => ~NO_FANOUT~
dbrka[28] => ~NO_FANOUT~
dbrka[29] => ~NO_FANOUT~
dbrka[30] => ~NO_FANOUT~
dbrka[31] => ~NO_FANOUT~
dbrka[32] => match_paired_combinatorial~2.IN1
dbrka[33] => match_paired_combinatorial~3.IN1
dbrka[34] => match_paired_combinatorial~4.IN1
dbrka[35] => match_paired_combinatorial~5.IN1
dbrka[36] => match_paired_combinatorial~6.IN1
dbrka[37] => match_paired_combinatorial~7.IN1
dbrka[38] => match_paired_combinatorial~8.IN1
dbrka[39] => match_paired_combinatorial~9.IN1
dbrka[40] => match_paired_combinatorial~10.IN1
dbrka[41] => match_paired_combinatorial~11.IN1
dbrka[42] => match_paired_combinatorial~12.IN1
dbrka[43] => match_paired_combinatorial~13.IN1
dbrka[44] => match_paired_combinatorial~14.IN1
dbrka[45] => match_paired_combinatorial~15.IN1
dbrka[46] => match_paired_combinatorial~16.IN1
dbrka[47] => match_paired_combinatorial~17.IN1
dbrka[48] => match_paired_combinatorial~18.IN1
dbrka[49] => match_paired_combinatorial~19.IN1
dbrka[50] => match_paired_combinatorial~20.IN1
dbrka[51] => match_paired_combinatorial~21.IN1
dbrka[52] => match_paired_combinatorial~22.IN1
dbrka[53] => match_paired_combinatorial~23.IN1
dbrka[54] => match_paired_combinatorial~24.IN1
dbrka[55] => match_paired_combinatorial~25.IN1
dbrka[56] => match_paired_combinatorial~26.IN1
dbrka[57] => match_paired_combinatorial~27.IN1
dbrka[58] => match_paired_combinatorial~28.IN1
dbrka[59] => match_paired_combinatorial~29.IN1
dbrka[60] => match_paired_combinatorial~30.IN1
dbrka[61] => match_paired_combinatorial~31.IN1
dbrka[62] => match_paired_combinatorial~32.IN1
dbrka[63] => match_paired_combinatorial~33.IN1
dbrka[64] => ~NO_FANOUT~
dbrka[65] => match_paired_combinatorial~69.IN0
dbrka[66] => match_paired_combinatorial~68.IN0
dbrka[67] => match_paired_combinatorial~1.IN0
dbrka[68] => match_paired_combinatorial~66.IN0
dbrka[69] => ~NO_FANOUT~
dbrka[70] => ~NO_FANOUT~
dbrkb[0] => LessThan1.IN50
dbrkb[1] => LessThan1.IN49
dbrkb[2] => LessThan1.IN48
dbrkb[3] => LessThan1.IN47
dbrkb[4] => LessThan1.IN46
dbrkb[5] => LessThan1.IN45
dbrkb[6] => LessThan1.IN44
dbrkb[7] => LessThan1.IN43
dbrkb[8] => LessThan1.IN42
dbrkb[9] => LessThan1.IN41
dbrkb[10] => LessThan1.IN40
dbrkb[11] => LessThan1.IN39
dbrkb[12] => LessThan1.IN38
dbrkb[13] => LessThan1.IN37
dbrkb[14] => LessThan1.IN36
dbrkb[15] => LessThan1.IN35
dbrkb[16] => LessThan1.IN34
dbrkb[17] => LessThan1.IN33
dbrkb[18] => LessThan1.IN32
dbrkb[19] => LessThan1.IN31
dbrkb[20] => LessThan1.IN30
dbrkb[21] => LessThan1.IN29
dbrkb[22] => LessThan1.IN28
dbrkb[23] => LessThan1.IN27
dbrkb[24] => LessThan1.IN26
dbrkb[25] => ~NO_FANOUT~
dbrkb[26] => ~NO_FANOUT~
dbrkb[27] => ~NO_FANOUT~
dbrkb[28] => ~NO_FANOUT~
dbrkb[29] => ~NO_FANOUT~
dbrkb[30] => ~NO_FANOUT~
dbrkb[31] => ~NO_FANOUT~
dbrkb[32] => match_paired_combinatorial~34.IN1
dbrkb[33] => match_paired_combinatorial~35.IN1
dbrkb[34] => match_paired_combinatorial~36.IN1
dbrkb[35] => match_paired_combinatorial~37.IN1
dbrkb[36] => match_paired_combinatorial~38.IN1
dbrkb[37] => match_paired_combinatorial~39.IN1
dbrkb[38] => match_paired_combinatorial~40.IN1
dbrkb[39] => match_paired_combinatorial~41.IN1
dbrkb[40] => match_paired_combinatorial~42.IN1
dbrkb[41] => match_paired_combinatorial~43.IN1
dbrkb[42] => match_paired_combinatorial~44.IN1
dbrkb[43] => match_paired_combinatorial~45.IN1
dbrkb[44] => match_paired_combinatorial~46.IN1
dbrkb[45] => match_paired_combinatorial~47.IN1
dbrkb[46] => match_paired_combinatorial~48.IN1
dbrkb[47] => match_paired_combinatorial~49.IN1
dbrkb[48] => match_paired_combinatorial~50.IN1
dbrkb[49] => match_paired_combinatorial~51.IN1
dbrkb[50] => match_paired_combinatorial~52.IN1
dbrkb[51] => match_paired_combinatorial~53.IN1
dbrkb[52] => match_paired_combinatorial~54.IN1
dbrkb[53] => match_paired_combinatorial~55.IN1
dbrkb[54] => match_paired_combinatorial~56.IN1
dbrkb[55] => match_paired_combinatorial~57.IN1
dbrkb[56] => match_paired_combinatorial~58.IN1
dbrkb[57] => match_paired_combinatorial~59.IN1
dbrkb[58] => match_paired_combinatorial~60.IN1
dbrkb[59] => match_paired_combinatorial~61.IN1
dbrkb[60] => match_paired_combinatorial~62.IN1
dbrkb[61] => match_paired_combinatorial~63.IN1
dbrkb[62] => match_paired_combinatorial~64.IN1
dbrkb[63] => match_paired_combinatorial~65.IN1
dbrkb[64] => ~NO_FANOUT~
dbrkb[65] => ~NO_FANOUT~
dbrkb[66] => ~NO_FANOUT~
dbrkb[67] => ~NO_FANOUT~
dbrkb[68] => ~NO_FANOUT~
dbrkb[69] => ~NO_FANOUT~
dbrkb[70] => ~NO_FANOUT~
read => match_paired_combinatorial~68.IN1
write => match_paired_combinatorial~69.IN1
match_paired <= match_paired_combinatorial~71.DB_MAX_OUTPUT_PORT_TYPE


|ifv|nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single
addr[0] => Equal0.IN24
addr[1] => Equal0.IN23
addr[2] => Equal0.IN22
addr[3] => Equal0.IN21
addr[4] => Equal0.IN20
addr[5] => Equal0.IN19
addr[6] => Equal0.IN18
addr[7] => Equal0.IN17
addr[8] => Equal0.IN16
addr[9] => Equal0.IN15
addr[10] => Equal0.IN14
addr[11] => Equal0.IN13
addr[12] => Equal0.IN12
addr[13] => Equal0.IN11
addr[14] => Equal0.IN10
addr[15] => Equal0.IN9
addr[16] => Equal0.IN8
addr[17] => Equal0.IN7
addr[18] => Equal0.IN6
addr[19] => Equal0.IN5
addr[20] => Equal0.IN4
addr[21] => Equal0.IN3
addr[22] => Equal0.IN2
addr[23] => Equal0.IN1
addr[24] => Equal0.IN0
data[0] => Equal1.IN31
data[1] => Equal1.IN30
data[2] => Equal1.IN29
data[3] => Equal1.IN28
data[4] => Equal1.IN27
data[5] => Equal1.IN26
data[6] => Equal1.IN25
data[7] => Equal1.IN24
data[8] => Equal1.IN23
data[9] => Equal1.IN22
data[10] => Equal1.IN21
data[11] => Equal1.IN20
data[12] => Equal1.IN19
data[13] => Equal1.IN18
data[14] => Equal1.IN17
data[15] => Equal1.IN16
data[16] => Equal1.IN15
data[17] => Equal1.IN14
data[18] => Equal1.IN13
data[19] => Equal1.IN12
data[20] => Equal1.IN11
data[21] => Equal1.IN10
data[22] => Equal1.IN9
data[23] => Equal1.IN8
data[24] => Equal1.IN7
data[25] => Equal1.IN6
data[26] => Equal1.IN5
data[27] => Equal1.IN4
data[28] => Equal1.IN3
data[29] => Equal1.IN2
data[30] => Equal1.IN1
data[31] => Equal1.IN0
dbrk[0] => Equal0.IN49
dbrk[1] => Equal0.IN48
dbrk[2] => Equal0.IN47
dbrk[3] => Equal0.IN46
dbrk[4] => Equal0.IN45
dbrk[5] => Equal0.IN44
dbrk[6] => Equal0.IN43
dbrk[7] => Equal0.IN42
dbrk[8] => Equal0.IN41
dbrk[9] => Equal0.IN40
dbrk[10] => Equal0.IN39
dbrk[11] => Equal0.IN38
dbrk[12] => Equal0.IN37
dbrk[13] => Equal0.IN36
dbrk[14] => Equal0.IN35
dbrk[15] => Equal0.IN34
dbrk[16] => Equal0.IN33
dbrk[17] => Equal0.IN32
dbrk[18] => Equal0.IN31
dbrk[19] => Equal0.IN30
dbrk[20] => Equal0.IN29
dbrk[21] => Equal0.IN28
dbrk[22] => Equal0.IN27
dbrk[23] => Equal0.IN26
dbrk[24] => Equal0.IN25
dbrk[25] => ~NO_FANOUT~
dbrk[26] => ~NO_FANOUT~
dbrk[27] => ~NO_FANOUT~
dbrk[28] => ~NO_FANOUT~
dbrk[29] => ~NO_FANOUT~
dbrk[30] => ~NO_FANOUT~
dbrk[31] => ~NO_FANOUT~
dbrk[32] => Equal1.IN63
dbrk[33] => Equal1.IN62
dbrk[34] => Equal1.IN61
dbrk[35] => Equal1.IN60
dbrk[36] => Equal1.IN59
dbrk[37] => Equal1.IN58
dbrk[38] => Equal1.IN57
dbrk[39] => Equal1.IN56
dbrk[40] => Equal1.IN55
dbrk[41] => Equal1.IN54
dbrk[42] => Equal1.IN53
dbrk[43] => Equal1.IN52
dbrk[44] => Equal1.IN51
dbrk[45] => Equal1.IN50
dbrk[46] => Equal1.IN49
dbrk[47] => Equal1.IN48
dbrk[48] => Equal1.IN47
dbrk[49] => Equal1.IN46
dbrk[50] => Equal1.IN45
dbrk[51] => Equal1.IN44
dbrk[52] => Equal1.IN43
dbrk[53] => Equal1.IN42
dbrk[54] => Equal1.IN41
dbrk[55] => Equal1.IN40
dbrk[56] => Equal1.IN39
dbrk[57] => Equal1.IN38
dbrk[58] => Equal1.IN37
dbrk[59] => Equal1.IN36
dbrk[60] => Equal1.IN35
dbrk[61] => Equal1.IN34
dbrk[62] => Equal1.IN33
dbrk[63] => Equal1.IN32
dbrk[64] => ~NO_FANOUT~
dbrk[65] => match_single_combinatorial~4.IN0
dbrk[66] => match_single_combinatorial~3.IN0
dbrk[67] => match_single_combinatorial~0.IN0
dbrk[68] => match_single_combinatorial~1.IN0
dbrk[69] => ~NO_FANOUT~
dbrk[70] => ~NO_FANOUT~
read => match_single_combinatorial~3.IN1
write => match_single_combinatorial~4.IN1
match_single <= match_single_combinatorial~6.DB_MAX_OUTPUT_PORT_TYPE


|ifv|nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single
addr[0] => Equal0.IN24
addr[1] => Equal0.IN23
addr[2] => Equal0.IN22
addr[3] => Equal0.IN21
addr[4] => Equal0.IN20
addr[5] => Equal0.IN19
addr[6] => Equal0.IN18
addr[7] => Equal0.IN17
addr[8] => Equal0.IN16
addr[9] => Equal0.IN15
addr[10] => Equal0.IN14
addr[11] => Equal0.IN13
addr[12] => Equal0.IN12
addr[13] => Equal0.IN11
addr[14] => Equal0.IN10
addr[15] => Equal0.IN9
addr[16] => Equal0.IN8
addr[17] => Equal0.IN7
addr[18] => Equal0.IN6
addr[19] => Equal0.IN5
addr[20] => Equal0.IN4
addr[21] => Equal0.IN3
addr[22] => Equal0.IN2
addr[23] => Equal0.IN1
addr[24] => Equal0.IN0
data[0] => Equal1.IN31
data[1] => Equal1.IN30
data[2] => Equal1.IN29
data[3] => Equal1.IN28
data[4] => Equal1.IN27
data[5] => Equal1.IN26
data[6] => Equal1.IN25
data[7] => Equal1.IN24
data[8] => Equal1.IN23
data[9] => Equal1.IN22
data[10] => Equal1.IN21
data[11] => Equal1.IN20
data[12] => Equal1.IN19
data[13] => Equal1.IN18
data[14] => Equal1.IN17
data[15] => Equal1.IN16
data[16] => Equal1.IN15
data[17] => Equal1.IN14
data[18] => Equal1.IN13
data[19] => Equal1.IN12
data[20] => Equal1.IN11
data[21] => Equal1.IN10
data[22] => Equal1.IN9
data[23] => Equal1.IN8
data[24] => Equal1.IN7
data[25] => Equal1.IN6
data[26] => Equal1.IN5
data[27] => Equal1.IN4
data[28] => Equal1.IN3
data[29] => Equal1.IN2
data[30] => Equal1.IN1
data[31] => Equal1.IN0
dbrk[0] => Equal0.IN49
dbrk[1] => Equal0.IN48
dbrk[2] => Equal0.IN47
dbrk[3] => Equal0.IN46
dbrk[4] => Equal0.IN45
dbrk[5] => Equal0.IN44
dbrk[6] => Equal0.IN43
dbrk[7] => Equal0.IN42
dbrk[8] => Equal0.IN41
dbrk[9] => Equal0.IN40
dbrk[10] => Equal0.IN39
dbrk[11] => Equal0.IN38
dbrk[12] => Equal0.IN37
dbrk[13] => Equal0.IN36
dbrk[14] => Equal0.IN35
dbrk[15] => Equal0.IN34
dbrk[16] => Equal0.IN33
dbrk[17] => Equal0.IN32
dbrk[18] => Equal0.IN31
dbrk[19] => Equal0.IN30
dbrk[20] => Equal0.IN29
dbrk[21] => Equal0.IN28
dbrk[22] => Equal0.IN27
dbrk[23] => Equal0.IN26
dbrk[24] => Equal0.IN25
dbrk[25] => ~NO_FANOUT~
dbrk[26] => ~NO_FANOUT~
dbrk[27] => ~NO_FANOUT~
dbrk[28] => ~NO_FANOUT~
dbrk[29] => ~NO_FANOUT~
dbrk[30] => ~NO_FANOUT~
dbrk[31] => ~NO_FANOUT~
dbrk[32] => Equal1.IN63
dbrk[33] => Equal1.IN62
dbrk[34] => Equal1.IN61
dbrk[35] => Equal1.IN60
dbrk[36] => Equal1.IN59
dbrk[37] => Equal1.IN58
dbrk[38] => Equal1.IN57
dbrk[39] => Equal1.IN56
dbrk[40] => Equal1.IN55
dbrk[41] => Equal1.IN54
dbrk[42] => Equal1.IN53
dbrk[43] => Equal1.IN52
dbrk[44] => Equal1.IN51
dbrk[45] => Equal1.IN50
dbrk[46] => Equal1.IN49
dbrk[47] => Equal1.IN48
dbrk[48] => Equal1.IN47
dbrk[49] => Equal1.IN46
dbrk[50] => Equal1.IN45
dbrk[51] => Equal1.IN44
dbrk[52] => Equal1.IN43
dbrk[53] => Equal1.IN42
dbrk[54] => Equal1.IN41
dbrk[55] => Equal1.IN40
dbrk[56] => Equal1.IN39
dbrk[57] => Equal1.IN38
dbrk[58] => Equal1.IN37
dbrk[59] => Equal1.IN36
dbrk[60] => Equal1.IN35
dbrk[61] => Equal1.IN34
dbrk[62] => Equal1.IN33
dbrk[63] => Equal1.IN32
dbrk[64] => ~NO_FANOUT~
dbrk[65] => match_single_combinatorial~4.IN0
dbrk[66] => match_single_combinatorial~3.IN0
dbrk[67] => match_single_combinatorial~0.IN0
dbrk[68] => match_single_combinatorial~1.IN0
dbrk[69] => ~NO_FANOUT~
dbrk[70] => ~NO_FANOUT~
read => match_single_combinatorial~3.IN1
write => match_single_combinatorial~4.IN1
match_single <= match_single_combinatorial~6.DB_MAX_OUTPUT_PORT_TYPE


|ifv|nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace
clk => itm[35]~reg0.CLK
clk => itm[34]~reg0.CLK
clk => itm[33]~reg0.CLK
clk => itm[32]~reg0.CLK
clk => itm[31]~reg0.CLK
clk => itm[30]~reg0.CLK
clk => itm[29]~reg0.CLK
clk => itm[28]~reg0.CLK
clk => itm[27]~reg0.CLK
clk => itm[26]~reg0.CLK
clk => itm[25]~reg0.CLK
clk => itm[24]~reg0.CLK
clk => itm[23]~reg0.CLK
clk => itm[22]~reg0.CLK
clk => itm[21]~reg0.CLK
clk => itm[20]~reg0.CLK
clk => itm[19]~reg0.CLK
clk => itm[18]~reg0.CLK
clk => itm[17]~reg0.CLK
clk => itm[16]~reg0.CLK
clk => itm[15]~reg0.CLK
clk => itm[14]~reg0.CLK
clk => itm[13]~reg0.CLK
clk => itm[12]~reg0.CLK
clk => itm[11]~reg0.CLK
clk => itm[10]~reg0.CLK
clk => itm[9]~reg0.CLK
clk => itm[8]~reg0.CLK
clk => itm[7]~reg0.CLK
clk => itm[6]~reg0.CLK
clk => itm[5]~reg0.CLK
clk => itm[4]~reg0.CLK
clk => itm[3]~reg0.CLK
clk => itm[2]~reg0.CLK
clk => itm[1]~reg0.CLK
clk => itm[0]~reg0.CLK
dbrk_traceoff => ~NO_FANOUT~
dbrk_traceon => ~NO_FANOUT~
jdo[0] => ~NO_FANOUT~
jdo[1] => ~NO_FANOUT~
jdo[2] => ~NO_FANOUT~
jdo[3] => ~NO_FANOUT~
jdo[4] => ~NO_FANOUT~
jdo[5] => ~NO_FANOUT~
jdo[6] => ~NO_FANOUT~
jdo[7] => ~NO_FANOUT~
jdo[8] => ~NO_FANOUT~
jdo[9] => ~NO_FANOUT~
jdo[10] => ~NO_FANOUT~
jdo[11] => ~NO_FANOUT~
jdo[12] => ~NO_FANOUT~
jdo[13] => ~NO_FANOUT~
jdo[14] => ~NO_FANOUT~
jdo[15] => ~NO_FANOUT~
jrst_n => itm[35]~reg0.ACLR
jrst_n => itm[34]~reg0.ACLR
jrst_n => itm[33]~reg0.ACLR
jrst_n => itm[32]~reg0.ACLR
jrst_n => itm[31]~reg0.ACLR
jrst_n => itm[30]~reg0.ACLR
jrst_n => itm[29]~reg0.ACLR
jrst_n => itm[28]~reg0.ACLR
jrst_n => itm[27]~reg0.ACLR
jrst_n => itm[26]~reg0.ACLR
jrst_n => itm[25]~reg0.ACLR
jrst_n => itm[24]~reg0.ACLR
jrst_n => itm[23]~reg0.ACLR
jrst_n => itm[22]~reg0.ACLR
jrst_n => itm[21]~reg0.ACLR
jrst_n => itm[20]~reg0.ACLR
jrst_n => itm[19]~reg0.ACLR
jrst_n => itm[18]~reg0.ACLR
jrst_n => itm[17]~reg0.ACLR
jrst_n => itm[16]~reg0.ACLR
jrst_n => itm[15]~reg0.ACLR
jrst_n => itm[14]~reg0.ACLR
jrst_n => itm[13]~reg0.ACLR
jrst_n => itm[12]~reg0.ACLR
jrst_n => itm[11]~reg0.ACLR
jrst_n => itm[10]~reg0.ACLR
jrst_n => itm[9]~reg0.ACLR
jrst_n => itm[8]~reg0.ACLR
jrst_n => itm[7]~reg0.ACLR
jrst_n => itm[6]~reg0.ACLR
jrst_n => itm[5]~reg0.ACLR
jrst_n => itm[4]~reg0.ACLR
jrst_n => itm[3]~reg0.ACLR
jrst_n => itm[2]~reg0.ACLR
jrst_n => itm[1]~reg0.ACLR
jrst_n => itm[0]~reg0.ACLR
take_action_tracectrl => ~NO_FANOUT~
trc_enb => ~NO_FANOUT~
xbrk_traceoff => ~NO_FANOUT~
xbrk_traceon => ~NO_FANOUT~
xbrk_wrap_traceoff => ~NO_FANOUT~
itm[0] <= itm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[1] <= itm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[2] <= itm[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[3] <= itm[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[4] <= itm[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[5] <= itm[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[6] <= itm[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[7] <= itm[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[8] <= itm[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[9] <= itm[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[10] <= itm[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[11] <= itm[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[12] <= itm[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[13] <= itm[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[14] <= itm[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[15] <= itm[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[16] <= itm[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[17] <= itm[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[18] <= itm[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[19] <= itm[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[20] <= itm[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[21] <= itm[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[22] <= itm[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[23] <= itm[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[24] <= itm[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[25] <= itm[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[26] <= itm[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[27] <= itm[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[28] <= itm[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[29] <= itm[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[30] <= itm[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[31] <= itm[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[32] <= itm[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[33] <= itm[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[34] <= itm[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[35] <= itm[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trc_ctrl[0] <= <GND>
trc_ctrl[1] <= <GND>
trc_ctrl[2] <= <GND>
trc_ctrl[3] <= <GND>
trc_ctrl[4] <= <GND>
trc_ctrl[5] <= <GND>
trc_ctrl[6] <= <GND>
trc_ctrl[7] <= <GND>
trc_ctrl[8] <= <GND>
trc_ctrl[9] <= <GND>
trc_ctrl[10] <= <GND>
trc_ctrl[11] <= <GND>
trc_ctrl[12] <= <GND>
trc_ctrl[13] <= <GND>
trc_ctrl[14] <= <GND>
trc_ctrl[15] <= <GND>
trc_on <= <GND>


|ifv|nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace
clk => atm[35]~reg0.CLK
clk => atm[34]~reg0.CLK
clk => atm[33]~reg0.CLK
clk => atm[32]~reg0.CLK
clk => atm[31]~reg0.CLK
clk => atm[30]~reg0.CLK
clk => atm[29]~reg0.CLK
clk => atm[28]~reg0.CLK
clk => atm[27]~reg0.CLK
clk => atm[26]~reg0.CLK
clk => atm[25]~reg0.CLK
clk => atm[24]~reg0.CLK
clk => atm[23]~reg0.CLK
clk => atm[22]~reg0.CLK
clk => atm[21]~reg0.CLK
clk => atm[20]~reg0.CLK
clk => atm[19]~reg0.CLK
clk => atm[18]~reg0.CLK
clk => atm[17]~reg0.CLK
clk => atm[16]~reg0.CLK
clk => atm[15]~reg0.CLK
clk => atm[14]~reg0.CLK
clk => atm[13]~reg0.CLK
clk => atm[12]~reg0.CLK
clk => atm[11]~reg0.CLK
clk => atm[10]~reg0.CLK
clk => atm[9]~reg0.CLK
clk => atm[8]~reg0.CLK
clk => atm[7]~reg0.CLK
clk => atm[6]~reg0.CLK
clk => atm[5]~reg0.CLK
clk => atm[4]~reg0.CLK
clk => atm[3]~reg0.CLK
clk => atm[2]~reg0.CLK
clk => atm[1]~reg0.CLK
clk => atm[0]~reg0.CLK
clk => dtm[35]~reg0.CLK
clk => dtm[34]~reg0.CLK
clk => dtm[33]~reg0.CLK
clk => dtm[32]~reg0.CLK
clk => dtm[31]~reg0.CLK
clk => dtm[30]~reg0.CLK
clk => dtm[29]~reg0.CLK
clk => dtm[28]~reg0.CLK
clk => dtm[27]~reg0.CLK
clk => dtm[26]~reg0.CLK
clk => dtm[25]~reg0.CLK
clk => dtm[24]~reg0.CLK
clk => dtm[23]~reg0.CLK
clk => dtm[22]~reg0.CLK
clk => dtm[21]~reg0.CLK
clk => dtm[20]~reg0.CLK
clk => dtm[19]~reg0.CLK
clk => dtm[18]~reg0.CLK
clk => dtm[17]~reg0.CLK
clk => dtm[16]~reg0.CLK
clk => dtm[15]~reg0.CLK
clk => dtm[14]~reg0.CLK
clk => dtm[13]~reg0.CLK
clk => dtm[12]~reg0.CLK
clk => dtm[11]~reg0.CLK
clk => dtm[10]~reg0.CLK
clk => dtm[9]~reg0.CLK
clk => dtm[8]~reg0.CLK
clk => dtm[7]~reg0.CLK
clk => dtm[6]~reg0.CLK
clk => dtm[5]~reg0.CLK
clk => dtm[4]~reg0.CLK
clk => dtm[3]~reg0.CLK
clk => dtm[2]~reg0.CLK
clk => dtm[1]~reg0.CLK
clk => dtm[0]~reg0.CLK
cpu_d_address[0] => atm[0]~reg0.DATAIN
cpu_d_address[1] => atm[1]~reg0.DATAIN
cpu_d_address[2] => atm[2]~reg0.DATAIN
cpu_d_address[3] => atm[3]~reg0.DATAIN
cpu_d_address[4] => atm[4]~reg0.DATAIN
cpu_d_address[5] => atm[5]~reg0.DATAIN
cpu_d_address[6] => atm[6]~reg0.DATAIN
cpu_d_address[7] => atm[7]~reg0.DATAIN
cpu_d_address[8] => atm[8]~reg0.DATAIN
cpu_d_address[9] => atm[9]~reg0.DATAIN
cpu_d_address[10] => atm[10]~reg0.DATAIN
cpu_d_address[11] => atm[11]~reg0.DATAIN
cpu_d_address[12] => atm[12]~reg0.DATAIN
cpu_d_address[13] => atm[13]~reg0.DATAIN
cpu_d_address[14] => atm[14]~reg0.DATAIN
cpu_d_address[15] => atm[15]~reg0.DATAIN
cpu_d_address[16] => atm[16]~reg0.DATAIN
cpu_d_address[17] => atm[17]~reg0.DATAIN
cpu_d_address[18] => atm[18]~reg0.DATAIN
cpu_d_address[19] => atm[19]~reg0.DATAIN
cpu_d_address[20] => atm[20]~reg0.DATAIN
cpu_d_address[21] => atm[21]~reg0.DATAIN
cpu_d_address[22] => atm[22]~reg0.DATAIN
cpu_d_address[23] => atm[23]~reg0.DATAIN
cpu_d_address[24] => atm[24]~reg0.DATAIN
cpu_d_read => process0~2.IN1
cpu_d_readdata[0] => dtm~32.DATAA
cpu_d_readdata[1] => dtm~31.DATAA
cpu_d_readdata[2] => dtm~30.DATAA
cpu_d_readdata[3] => dtm~29.DATAA
cpu_d_readdata[4] => dtm~28.DATAA
cpu_d_readdata[5] => dtm~27.DATAA
cpu_d_readdata[6] => dtm~26.DATAA
cpu_d_readdata[7] => dtm~25.DATAA
cpu_d_readdata[8] => dtm~24.DATAA
cpu_d_readdata[9] => dtm~23.DATAA
cpu_d_readdata[10] => dtm~22.DATAA
cpu_d_readdata[11] => dtm~21.DATAA
cpu_d_readdata[12] => dtm~20.DATAA
cpu_d_readdata[13] => dtm~19.DATAA
cpu_d_readdata[14] => dtm~18.DATAA
cpu_d_readdata[15] => dtm~17.DATAA
cpu_d_readdata[16] => dtm~16.DATAA
cpu_d_readdata[17] => dtm~15.DATAA
cpu_d_readdata[18] => dtm~14.DATAA
cpu_d_readdata[19] => dtm~13.DATAA
cpu_d_readdata[20] => dtm~12.DATAA
cpu_d_readdata[21] => dtm~11.DATAA
cpu_d_readdata[22] => dtm~10.DATAA
cpu_d_readdata[23] => dtm~9.DATAA
cpu_d_readdata[24] => dtm~8.DATAA
cpu_d_readdata[25] => dtm~7.DATAA
cpu_d_readdata[26] => dtm~6.DATAA
cpu_d_readdata[27] => dtm~5.DATAA
cpu_d_readdata[28] => dtm~4.DATAA
cpu_d_readdata[29] => dtm~3.DATAA
cpu_d_readdata[30] => dtm~2.DATAA
cpu_d_readdata[31] => dtm~1.DATAA
cpu_d_wait => process0~0.IN0
cpu_d_wait => process0~2.IN0
cpu_d_write => process0~0.IN1
cpu_d_writedata[0] => dtm~32.DATAB
cpu_d_writedata[1] => dtm~31.DATAB
cpu_d_writedata[2] => dtm~30.DATAB
cpu_d_writedata[3] => dtm~29.DATAB
cpu_d_writedata[4] => dtm~28.DATAB
cpu_d_writedata[5] => dtm~27.DATAB
cpu_d_writedata[6] => dtm~26.DATAB
cpu_d_writedata[7] => dtm~25.DATAB
cpu_d_writedata[8] => dtm~24.DATAB
cpu_d_writedata[9] => dtm~23.DATAB
cpu_d_writedata[10] => dtm~22.DATAB
cpu_d_writedata[11] => dtm~21.DATAB
cpu_d_writedata[12] => dtm~20.DATAB
cpu_d_writedata[13] => dtm~19.DATAB
cpu_d_writedata[14] => dtm~18.DATAB
cpu_d_writedata[15] => dtm~17.DATAB
cpu_d_writedata[16] => dtm~16.DATAB
cpu_d_writedata[17] => dtm~15.DATAB
cpu_d_writedata[18] => dtm~14.DATAB
cpu_d_writedata[19] => dtm~13.DATAB
cpu_d_writedata[20] => dtm~12.DATAB
cpu_d_writedata[21] => dtm~11.DATAB
cpu_d_writedata[22] => dtm~10.DATAB
cpu_d_writedata[23] => dtm~9.DATAB
cpu_d_writedata[24] => dtm~8.DATAB
cpu_d_writedata[25] => dtm~7.DATAB
cpu_d_writedata[26] => dtm~6.DATAB
cpu_d_writedata[27] => dtm~5.DATAB
cpu_d_writedata[28] => dtm~4.DATAB
cpu_d_writedata[29] => dtm~3.DATAB
cpu_d_writedata[30] => dtm~2.DATAB
cpu_d_writedata[31] => dtm~1.DATAB
jrst_n => atm[35]~reg0.ACLR
jrst_n => atm[34]~reg0.ACLR
jrst_n => atm[33]~reg0.ACLR
jrst_n => atm[32]~reg0.ACLR
jrst_n => atm[31]~reg0.ACLR
jrst_n => atm[30]~reg0.ACLR
jrst_n => atm[29]~reg0.ACLR
jrst_n => atm[28]~reg0.ACLR
jrst_n => atm[27]~reg0.ACLR
jrst_n => atm[26]~reg0.ACLR
jrst_n => atm[25]~reg0.ACLR
jrst_n => atm[24]~reg0.ACLR
jrst_n => atm[23]~reg0.ACLR
jrst_n => atm[22]~reg0.ACLR
jrst_n => atm[21]~reg0.ACLR
jrst_n => atm[20]~reg0.ACLR
jrst_n => atm[19]~reg0.ACLR
jrst_n => atm[18]~reg0.ACLR
jrst_n => atm[17]~reg0.ACLR
jrst_n => atm[16]~reg0.ACLR
jrst_n => atm[15]~reg0.ACLR
jrst_n => atm[14]~reg0.ACLR
jrst_n => atm[13]~reg0.ACLR
jrst_n => atm[12]~reg0.ACLR
jrst_n => atm[11]~reg0.ACLR
jrst_n => atm[10]~reg0.ACLR
jrst_n => atm[9]~reg0.ACLR
jrst_n => atm[8]~reg0.ACLR
jrst_n => atm[7]~reg0.ACLR
jrst_n => atm[6]~reg0.ACLR
jrst_n => atm[5]~reg0.ACLR
jrst_n => atm[4]~reg0.ACLR
jrst_n => atm[3]~reg0.ACLR
jrst_n => atm[2]~reg0.ACLR
jrst_n => atm[1]~reg0.ACLR
jrst_n => atm[0]~reg0.ACLR
jrst_n => dtm[35]~reg0.ACLR
jrst_n => dtm[34]~reg0.ACLR
jrst_n => dtm[33]~reg0.ACLR
jrst_n => dtm[32]~reg0.ACLR
jrst_n => dtm[31]~reg0.ACLR
jrst_n => dtm[30]~reg0.ACLR
jrst_n => dtm[29]~reg0.ACLR
jrst_n => dtm[28]~reg0.ACLR
jrst_n => dtm[27]~reg0.ACLR
jrst_n => dtm[26]~reg0.ACLR
jrst_n => dtm[25]~reg0.ACLR
jrst_n => dtm[24]~reg0.ACLR
jrst_n => dtm[23]~reg0.ACLR
jrst_n => dtm[22]~reg0.ACLR
jrst_n => dtm[21]~reg0.ACLR
jrst_n => dtm[20]~reg0.ACLR
jrst_n => dtm[19]~reg0.ACLR
jrst_n => dtm[18]~reg0.ACLR
jrst_n => dtm[17]~reg0.ACLR
jrst_n => dtm[16]~reg0.ACLR
jrst_n => dtm[15]~reg0.ACLR
jrst_n => dtm[14]~reg0.ACLR
jrst_n => dtm[13]~reg0.ACLR
jrst_n => dtm[12]~reg0.ACLR
jrst_n => dtm[11]~reg0.ACLR
jrst_n => dtm[10]~reg0.ACLR
jrst_n => dtm[9]~reg0.ACLR
jrst_n => dtm[8]~reg0.ACLR
jrst_n => dtm[7]~reg0.ACLR
jrst_n => dtm[6]~reg0.ACLR
jrst_n => dtm[5]~reg0.ACLR
jrst_n => dtm[4]~reg0.ACLR
jrst_n => dtm[3]~reg0.ACLR
jrst_n => dtm[2]~reg0.ACLR
jrst_n => dtm[1]~reg0.ACLR
jrst_n => dtm[0]~reg0.ACLR
trc_ctrl[0] => cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode.ctrl[0]
trc_ctrl[1] => cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode.ctrl[1]
trc_ctrl[2] => cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode.ctrl[2]
trc_ctrl[3] => cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode.ctrl[3]
trc_ctrl[4] => cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode.ctrl[4]
trc_ctrl[5] => cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode.ctrl[5]
trc_ctrl[6] => cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode.ctrl[6]
trc_ctrl[7] => cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode.ctrl[7]
trc_ctrl[8] => cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode.ctrl[8]
trc_ctrl[9] => ~NO_FANOUT~
trc_ctrl[10] => ~NO_FANOUT~
trc_ctrl[11] => ~NO_FANOUT~
trc_ctrl[12] => ~NO_FANOUT~
trc_ctrl[13] => ~NO_FANOUT~
trc_ctrl[14] => ~NO_FANOUT~
trc_ctrl[15] => ~NO_FANOUT~
atm[0] <= atm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[1] <= atm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[2] <= atm[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[3] <= atm[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[4] <= atm[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[5] <= atm[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[6] <= atm[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[7] <= atm[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[8] <= atm[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[9] <= atm[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[10] <= atm[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[11] <= atm[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[12] <= atm[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[13] <= atm[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[14] <= atm[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[15] <= atm[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[16] <= atm[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[17] <= atm[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[18] <= atm[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[19] <= atm[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[20] <= atm[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[21] <= atm[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[22] <= atm[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[23] <= atm[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[24] <= atm[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[25] <= atm[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[26] <= atm[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[27] <= atm[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[28] <= atm[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[29] <= atm[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[30] <= atm[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[31] <= atm[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[32] <= atm[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[33] <= atm[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[34] <= atm[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[35] <= atm[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[0] <= dtm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[1] <= dtm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[2] <= dtm[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[3] <= dtm[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[4] <= dtm[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[5] <= dtm[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[6] <= dtm[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[7] <= dtm[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[8] <= dtm[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[9] <= dtm[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[10] <= dtm[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[11] <= dtm[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[12] <= dtm[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[13] <= dtm[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[14] <= dtm[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[15] <= dtm[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[16] <= dtm[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[17] <= dtm[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[18] <= dtm[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[19] <= dtm[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[20] <= dtm[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[21] <= dtm[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[22] <= dtm[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[23] <= dtm[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[24] <= dtm[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[25] <= dtm[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[26] <= dtm[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[27] <= dtm[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[28] <= dtm[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[29] <= dtm[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[30] <= dtm[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[31] <= dtm[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[32] <= dtm[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[33] <= dtm[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[34] <= dtm[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[35] <= dtm[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ifv|nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace|cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode
ctrl[0] => ~NO_FANOUT~
ctrl[1] => ~NO_FANOUT~
ctrl[2] => ~NO_FANOUT~
ctrl[3] => ~NO_FANOUT~
ctrl[4] => ~NO_FANOUT~
ctrl[5] => Mux0.IN10
ctrl[5] => td_mode[3].DATAIN
ctrl[6] => Mux1.IN5
ctrl[6] => Mux0.IN9
ctrl[6] => td_mode[2].DATAIN
ctrl[7] => Mux1.IN4
ctrl[7] => Mux0.IN8
ctrl[8] => ~NO_FANOUT~
td_mode[0] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
td_mode[1] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
td_mode[2] <= ctrl[6].DB_MAX_OUTPUT_PORT_TYPE
td_mode[3] <= ctrl[5].DB_MAX_OUTPUT_PORT_TYPE


|ifv|nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo
atm[0] => ~NO_FANOUT~
atm[1] => ~NO_FANOUT~
atm[2] => ~NO_FANOUT~
atm[3] => ~NO_FANOUT~
atm[4] => ~NO_FANOUT~
atm[5] => ~NO_FANOUT~
atm[6] => ~NO_FANOUT~
atm[7] => ~NO_FANOUT~
atm[8] => ~NO_FANOUT~
atm[9] => ~NO_FANOUT~
atm[10] => ~NO_FANOUT~
atm[11] => ~NO_FANOUT~
atm[12] => ~NO_FANOUT~
atm[13] => ~NO_FANOUT~
atm[14] => ~NO_FANOUT~
atm[15] => ~NO_FANOUT~
atm[16] => ~NO_FANOUT~
atm[17] => ~NO_FANOUT~
atm[18] => ~NO_FANOUT~
atm[19] => ~NO_FANOUT~
atm[20] => ~NO_FANOUT~
atm[21] => ~NO_FANOUT~
atm[22] => ~NO_FANOUT~
atm[23] => ~NO_FANOUT~
atm[24] => ~NO_FANOUT~
atm[25] => ~NO_FANOUT~
atm[26] => ~NO_FANOUT~
atm[27] => ~NO_FANOUT~
atm[28] => ~NO_FANOUT~
atm[29] => ~NO_FANOUT~
atm[30] => ~NO_FANOUT~
atm[31] => ~NO_FANOUT~
atm[32] => WideOr1.IN3
atm[33] => WideOr1.IN2
atm[34] => WideOr1.IN1
atm[35] => WideOr1.IN0
clk => fifocount[4].CLK
clk => fifocount[3].CLK
clk => fifocount[2].CLK
clk => fifocount[1].CLK
clk => fifocount[0].CLK
dbrk_traceme => trc_this.IN1
dbrk_traceoff => trc_this~0.IN0
dbrk_traceon => trc_this~0.IN1
dtm[0] => ~NO_FANOUT~
dtm[1] => ~NO_FANOUT~
dtm[2] => ~NO_FANOUT~
dtm[3] => ~NO_FANOUT~
dtm[4] => ~NO_FANOUT~
dtm[5] => ~NO_FANOUT~
dtm[6] => ~NO_FANOUT~
dtm[7] => ~NO_FANOUT~
dtm[8] => ~NO_FANOUT~
dtm[9] => ~NO_FANOUT~
dtm[10] => ~NO_FANOUT~
dtm[11] => ~NO_FANOUT~
dtm[12] => ~NO_FANOUT~
dtm[13] => ~NO_FANOUT~
dtm[14] => ~NO_FANOUT~
dtm[15] => ~NO_FANOUT~
dtm[16] => ~NO_FANOUT~
dtm[17] => ~NO_FANOUT~
dtm[18] => ~NO_FANOUT~
dtm[19] => ~NO_FANOUT~
dtm[20] => ~NO_FANOUT~
dtm[21] => ~NO_FANOUT~
dtm[22] => ~NO_FANOUT~
dtm[23] => ~NO_FANOUT~
dtm[24] => ~NO_FANOUT~
dtm[25] => ~NO_FANOUT~
dtm[26] => ~NO_FANOUT~
dtm[27] => ~NO_FANOUT~
dtm[28] => ~NO_FANOUT~
dtm[29] => ~NO_FANOUT~
dtm[30] => ~NO_FANOUT~
dtm[31] => ~NO_FANOUT~
dtm[32] => WideOr2.IN3
dtm[33] => WideOr2.IN2
dtm[34] => WideOr2.IN1
dtm[35] => WideOr2.IN0
itm[0] => tw[0].DATAIN
itm[1] => tw[1].DATAIN
itm[2] => tw[2].DATAIN
itm[3] => tw[3].DATAIN
itm[4] => tw[4].DATAIN
itm[5] => tw[5].DATAIN
itm[6] => tw[6].DATAIN
itm[7] => tw[7].DATAIN
itm[8] => tw[8].DATAIN
itm[9] => tw[9].DATAIN
itm[10] => tw[10].DATAIN
itm[11] => tw[11].DATAIN
itm[12] => tw[12].DATAIN
itm[13] => tw[13].DATAIN
itm[14] => tw[14].DATAIN
itm[15] => tw[15].DATAIN
itm[16] => tw[16].DATAIN
itm[17] => tw[17].DATAIN
itm[18] => tw[18].DATAIN
itm[19] => tw[19].DATAIN
itm[20] => tw[20].DATAIN
itm[21] => tw[21].DATAIN
itm[22] => tw[22].DATAIN
itm[23] => tw[23].DATAIN
itm[24] => tw[24].DATAIN
itm[25] => tw[25].DATAIN
itm[26] => tw[26].DATAIN
itm[27] => tw[27].DATAIN
itm[28] => tw[28].DATAIN
itm[29] => tw[29].DATAIN
itm[30] => tw[30].DATAIN
itm[31] => tw[31].DATAIN
itm[32] => WideOr0.IN3
itm[32] => tw[32].DATAIN
itm[33] => WideOr0.IN2
itm[33] => tw[33].DATAIN
itm[34] => WideOr0.IN1
itm[34] => tw[34].DATAIN
itm[35] => WideOr0.IN0
itm[35] => tw[35].DATAIN
jrst_n => fifocount[4].ACLR
jrst_n => fifocount[3].ACLR
jrst_n => fifocount[2].ACLR
jrst_n => fifocount[1].ACLR
jrst_n => fifocount[0].ACLR
reset_n => ~NO_FANOUT~
trc_on => trc_this~1.IN1
tw[0] <= itm[0].DB_MAX_OUTPUT_PORT_TYPE
tw[1] <= itm[1].DB_MAX_OUTPUT_PORT_TYPE
tw[2] <= itm[2].DB_MAX_OUTPUT_PORT_TYPE
tw[3] <= itm[3].DB_MAX_OUTPUT_PORT_TYPE
tw[4] <= itm[4].DB_MAX_OUTPUT_PORT_TYPE
tw[5] <= itm[5].DB_MAX_OUTPUT_PORT_TYPE
tw[6] <= itm[6].DB_MAX_OUTPUT_PORT_TYPE
tw[7] <= itm[7].DB_MAX_OUTPUT_PORT_TYPE
tw[8] <= itm[8].DB_MAX_OUTPUT_PORT_TYPE
tw[9] <= itm[9].DB_MAX_OUTPUT_PORT_TYPE
tw[10] <= itm[10].DB_MAX_OUTPUT_PORT_TYPE
tw[11] <= itm[11].DB_MAX_OUTPUT_PORT_TYPE
tw[12] <= itm[12].DB_MAX_OUTPUT_PORT_TYPE
tw[13] <= itm[13].DB_MAX_OUTPUT_PORT_TYPE
tw[14] <= itm[14].DB_MAX_OUTPUT_PORT_TYPE
tw[15] <= itm[15].DB_MAX_OUTPUT_PORT_TYPE
tw[16] <= itm[16].DB_MAX_OUTPUT_PORT_TYPE
tw[17] <= itm[17].DB_MAX_OUTPUT_PORT_TYPE
tw[18] <= itm[18].DB_MAX_OUTPUT_PORT_TYPE
tw[19] <= itm[19].DB_MAX_OUTPUT_PORT_TYPE
tw[20] <= itm[20].DB_MAX_OUTPUT_PORT_TYPE
tw[21] <= itm[21].DB_MAX_OUTPUT_PORT_TYPE
tw[22] <= itm[22].DB_MAX_OUTPUT_PORT_TYPE
tw[23] <= itm[23].DB_MAX_OUTPUT_PORT_TYPE
tw[24] <= itm[24].DB_MAX_OUTPUT_PORT_TYPE
tw[25] <= itm[25].DB_MAX_OUTPUT_PORT_TYPE
tw[26] <= itm[26].DB_MAX_OUTPUT_PORT_TYPE
tw[27] <= itm[27].DB_MAX_OUTPUT_PORT_TYPE
tw[28] <= itm[28].DB_MAX_OUTPUT_PORT_TYPE
tw[29] <= itm[29].DB_MAX_OUTPUT_PORT_TYPE
tw[30] <= itm[30].DB_MAX_OUTPUT_PORT_TYPE
tw[31] <= itm[31].DB_MAX_OUTPUT_PORT_TYPE
tw[32] <= itm[32].DB_MAX_OUTPUT_PORT_TYPE
tw[33] <= itm[33].DB_MAX_OUTPUT_PORT_TYPE
tw[34] <= itm[34].DB_MAX_OUTPUT_PORT_TYPE
tw[35] <= itm[35].DB_MAX_OUTPUT_PORT_TYPE


|ifv|nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_compute_tm_count:cpu_nios2_oci_compute_tm_count_tm_count
atm_valid => Mux1.IN9
atm_valid => Mux0.IN9
dtm_valid => Mux1.IN10
dtm_valid => Mux0.IN10
itm_valid => Mux1.IN8
itm_valid => Mux0.IN8
compute_tm_count[0] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
compute_tm_count[1] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|ifv|nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_fifowp_inc:cpu_nios2_oci_fifowp_inc_fifowp
free2 => process0~1.IN1
free3 => process0~0.IN1
tm_count[0] => LessThan1.IN4
tm_count[0] => LessThan0.IN4
tm_count[0] => Equal0.IN63
tm_count[1] => LessThan1.IN3
tm_count[1] => LessThan0.IN3
tm_count[1] => Equal0.IN62
fifowp_inc[0] <= fifowp_inc~2.DB_MAX_OUTPUT_PORT_TYPE
fifowp_inc[1] <= fifowp_inc~1.DB_MAX_OUTPUT_PORT_TYPE
fifowp_inc[2] <= <GND>
fifowp_inc[3] <= <GND>


|ifv|nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_fifocount_inc:cpu_nios2_oci_fifocount_inc_fifocount
empty => fifocount_inc~9.OUTPUTSELECT
empty => fifocount_inc~8.OUTPUTSELECT
empty => fifocount_inc~7.OUTPUTSELECT
empty => fifocount_inc~6.OUTPUTSELECT
empty => fifocount_inc~5.OUTPUTSELECT
free2 => process0~1.IN1
free3 => process0~0.IN1
tm_count[0] => fifocount_inc~9.DATAB
tm_count[0] => LessThan1.IN4
tm_count[0] => LessThan0.IN4
tm_count[0] => Equal0.IN63
tm_count[1] => fifocount_inc~8.DATAB
tm_count[1] => LessThan1.IN3
tm_count[1] => LessThan0.IN3
tm_count[1] => Equal0.IN62
fifocount_inc[0] <= fifocount_inc~9.DB_MAX_OUTPUT_PORT_TYPE
fifocount_inc[1] <= fifocount_inc~8.DB_MAX_OUTPUT_PORT_TYPE
fifocount_inc[2] <= fifocount_inc~7.DB_MAX_OUTPUT_PORT_TYPE
fifocount_inc[3] <= fifocount_inc~6.DB_MAX_OUTPUT_PORT_TYPE
fifocount_inc[4] <= fifocount_inc~5.DB_MAX_OUTPUT_PORT_TYPE


|ifv|nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_pib:the_cpu_nios2_oci_pib
clk => ~NO_FANOUT~
clkx2 => ~NO_FANOUT~
jrst_n => ~NO_FANOUT~
tw[0] => ~NO_FANOUT~
tw[1] => ~NO_FANOUT~
tw[2] => ~NO_FANOUT~
tw[3] => ~NO_FANOUT~
tw[4] => ~NO_FANOUT~
tw[5] => ~NO_FANOUT~
tw[6] => ~NO_FANOUT~
tw[7] => ~NO_FANOUT~
tw[8] => ~NO_FANOUT~
tw[9] => ~NO_FANOUT~
tw[10] => ~NO_FANOUT~
tw[11] => ~NO_FANOUT~
tw[12] => ~NO_FANOUT~
tw[13] => ~NO_FANOUT~
tw[14] => ~NO_FANOUT~
tw[15] => ~NO_FANOUT~
tw[16] => ~NO_FANOUT~
tw[17] => ~NO_FANOUT~
tw[18] => ~NO_FANOUT~
tw[19] => ~NO_FANOUT~
tw[20] => ~NO_FANOUT~
tw[21] => ~NO_FANOUT~
tw[22] => ~NO_FANOUT~
tw[23] => ~NO_FANOUT~
tw[24] => ~NO_FANOUT~
tw[25] => ~NO_FANOUT~
tw[26] => ~NO_FANOUT~
tw[27] => ~NO_FANOUT~
tw[28] => ~NO_FANOUT~
tw[29] => ~NO_FANOUT~
tw[30] => ~NO_FANOUT~
tw[31] => ~NO_FANOUT~
tw[32] => ~NO_FANOUT~
tw[33] => ~NO_FANOUT~
tw[34] => ~NO_FANOUT~
tw[35] => ~NO_FANOUT~
tr_clk <= <GND>
tr_data[0] <= <GND>
tr_data[1] <= <GND>
tr_data[2] <= <GND>
tr_data[3] <= <GND>
tr_data[4] <= <GND>
tr_data[5] <= <GND>
tr_data[6] <= <GND>
tr_data[7] <= <GND>
tr_data[8] <= <GND>
tr_data[9] <= <GND>
tr_data[10] <= <GND>
tr_data[11] <= <GND>
tr_data[12] <= <GND>
tr_data[13] <= <GND>
tr_data[14] <= <GND>
tr_data[15] <= <GND>
tr_data[16] <= <GND>
tr_data[17] <= <GND>


|ifv|nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im
clk => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.clock1
clk => internal_trc_im_addr[6].CLK
clk => internal_trc_im_addr[5].CLK
clk => internal_trc_im_addr[4].CLK
clk => internal_trc_im_addr[3].CLK
clk => internal_trc_im_addr[2].CLK
clk => internal_trc_im_addr[1].CLK
clk => internal_trc_im_addr[0].CLK
clk => internal_trc_wrap.CLK
clk => trc_jtag_addr[16].CLK
clk => trc_jtag_addr[15].CLK
clk => trc_jtag_addr[14].CLK
clk => trc_jtag_addr[13].CLK
clk => trc_jtag_addr[12].CLK
clk => trc_jtag_addr[11].CLK
clk => trc_jtag_addr[10].CLK
clk => trc_jtag_addr[9].CLK
clk => trc_jtag_addr[8].CLK
clk => trc_jtag_addr[7].CLK
clk => trc_jtag_addr[6].CLK
clk => trc_jtag_addr[5].CLK
clk => trc_jtag_addr[4].CLK
clk => trc_jtag_addr[3].CLK
clk => trc_jtag_addr[2].CLK
clk => trc_jtag_addr[1].CLK
clk => trc_jtag_addr[0].CLK
clk => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.clock0
jdo[0] => ~NO_FANOUT~
jdo[1] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[0]
jdo[2] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[1]
jdo[3] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[2]
jdo[4] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[3]
jdo[5] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[4]
jdo[6] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[5]
jdo[7] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[6]
jdo[8] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[7]
jdo[9] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[8]
jdo[10] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[9]
jdo[11] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[10]
jdo[12] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[11]
jdo[13] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[12]
jdo[14] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[13]
jdo[15] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[14]
jdo[16] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[15]
jdo[17] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[16]
jdo[18] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[17]
jdo[19] => A_WE_StdLogicVector~16.DATAB
jdo[19] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[18]
jdo[20] => A_WE_StdLogicVector~15.DATAB
jdo[20] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[19]
jdo[21] => A_WE_StdLogicVector~14.DATAB
jdo[21] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[20]
jdo[22] => A_WE_StdLogicVector~13.DATAB
jdo[22] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[21]
jdo[23] => A_WE_StdLogicVector~12.DATAB
jdo[23] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[22]
jdo[24] => A_WE_StdLogicVector~11.DATAB
jdo[24] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[23]
jdo[25] => A_WE_StdLogicVector~10.DATAB
jdo[25] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[24]
jdo[26] => A_WE_StdLogicVector~9.DATAB
jdo[26] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[25]
jdo[27] => A_WE_StdLogicVector~8.DATAB
jdo[27] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[26]
jdo[28] => A_WE_StdLogicVector~7.DATAB
jdo[28] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[27]
jdo[29] => A_WE_StdLogicVector~6.DATAB
jdo[29] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[28]
jdo[30] => A_WE_StdLogicVector~5.DATAB
jdo[30] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[29]
jdo[31] => A_WE_StdLogicVector~4.DATAB
jdo[31] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[30]
jdo[32] => A_WE_StdLogicVector~3.DATAB
jdo[32] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[31]
jdo[33] => A_WE_StdLogicVector~2.DATAB
jdo[33] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[32]
jdo[34] => A_WE_StdLogicVector~1.DATAB
jdo[34] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[33]
jdo[35] => A_WE_StdLogicVector~0.DATAB
jdo[35] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[34]
jdo[36] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[35]
jdo[37] => ~NO_FANOUT~
jrst_n => internal_trc_im_addr[6].ACLR
jrst_n => internal_trc_im_addr[5].ACLR
jrst_n => internal_trc_im_addr[4].ACLR
jrst_n => internal_trc_im_addr[3].ACLR
jrst_n => internal_trc_im_addr[2].ACLR
jrst_n => internal_trc_im_addr[1].ACLR
jrst_n => internal_trc_im_addr[0].ACLR
jrst_n => internal_trc_wrap.ACLR
reset_n => trc_jtag_addr[16].ACLR
reset_n => trc_jtag_addr[15].ACLR
reset_n => trc_jtag_addr[14].ACLR
reset_n => trc_jtag_addr[13].ACLR
reset_n => trc_jtag_addr[12].ACLR
reset_n => trc_jtag_addr[11].ACLR
reset_n => trc_jtag_addr[10].ACLR
reset_n => trc_jtag_addr[9].ACLR
reset_n => trc_jtag_addr[8].ACLR
reset_n => trc_jtag_addr[7].ACLR
reset_n => trc_jtag_addr[6].ACLR
reset_n => trc_jtag_addr[5].ACLR
reset_n => trc_jtag_addr[4].ACLR
reset_n => trc_jtag_addr[3].ACLR
reset_n => trc_jtag_addr[2].ACLR
reset_n => trc_jtag_addr[1].ACLR
reset_n => trc_jtag_addr[0].ACLR
take_action_tracectrl => ~NO_FANOUT~
take_action_tracemem_a => A_WE_StdLogicVector~16.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector~15.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector~14.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector~13.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector~12.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector~11.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector~10.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector~9.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector~8.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector~7.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector~6.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector~5.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector~4.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector~3.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector~2.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector~1.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector~0.OUTPUTSELECT
take_action_tracemem_a => process1~0.IN0
take_action_tracemem_b => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.wren_b
take_action_tracemem_b => process1~1.IN1
take_no_action_tracemem_a => process1~0.IN1
trc_ctrl[0] => module_input14.IN0
trc_ctrl[0] => tracemem_on.DATAIN
trc_ctrl[0] => trc_enb.DATAIN
trc_ctrl[1] => ~NO_FANOUT~
trc_ctrl[2] => ~NO_FANOUT~
trc_ctrl[3] => ~NO_FANOUT~
trc_ctrl[4] => ~NO_FANOUT~
trc_ctrl[5] => ~NO_FANOUT~
trc_ctrl[6] => ~NO_FANOUT~
trc_ctrl[7] => ~NO_FANOUT~
trc_ctrl[8] => ~NO_FANOUT~
trc_ctrl[9] => ~NO_FANOUT~
trc_ctrl[10] => xbrk_wrap_traceoff~0.IN1
trc_ctrl[11] => ~NO_FANOUT~
trc_ctrl[12] => ~NO_FANOUT~
trc_ctrl[13] => ~NO_FANOUT~
trc_ctrl[14] => ~NO_FANOUT~
trc_ctrl[15] => ~NO_FANOUT~
tw[0] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[0]
tw[1] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[1]
tw[2] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[2]
tw[3] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[3]
tw[4] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[4]
tw[5] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[5]
tw[6] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[6]
tw[7] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[7]
tw[8] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[8]
tw[9] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[9]
tw[10] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[10]
tw[11] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[11]
tw[12] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[12]
tw[13] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[13]
tw[14] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[14]
tw[15] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[15]
tw[16] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[16]
tw[17] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[17]
tw[18] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[18]
tw[19] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[19]
tw[20] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[20]
tw[21] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[21]
tw[22] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[22]
tw[23] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[23]
tw[24] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[24]
tw[25] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[25]
tw[26] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[26]
tw[27] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[27]
tw[28] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[28]
tw[29] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[29]
tw[30] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[30]
tw[31] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[31]
tw[32] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[32]
tw[32] => WideOr0.IN0
tw[33] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[33]
tw[33] => WideOr0.IN1
tw[34] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[34]
tw[34] => WideOr0.IN2
tw[35] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[35]
tw[35] => WideOr0.IN3
tracemem_on <= trc_ctrl[0].DB_MAX_OUTPUT_PORT_TYPE
tracemem_trcdata[0] <= <GND>
tracemem_trcdata[1] <= <GND>
tracemem_trcdata[2] <= <GND>
tracemem_trcdata[3] <= <GND>
tracemem_trcdata[4] <= <GND>
tracemem_trcdata[5] <= <GND>
tracemem_trcdata[6] <= <GND>
tracemem_trcdata[7] <= <GND>
tracemem_trcdata[8] <= <GND>
tracemem_trcdata[9] <= <GND>
tracemem_trcdata[10] <= <GND>
tracemem_trcdata[11] <= <GND>
tracemem_trcdata[12] <= <GND>
tracemem_trcdata[13] <= <GND>
tracemem_trcdata[14] <= <GND>
tracemem_trcdata[15] <= <GND>
tracemem_trcdata[16] <= <GND>
tracemem_trcdata[17] <= <GND>
tracemem_trcdata[18] <= <GND>
tracemem_trcdata[19] <= <GND>
tracemem_trcdata[20] <= <GND>
tracemem_trcdata[21] <= <GND>
tracemem_trcdata[22] <= <GND>
tracemem_trcdata[23] <= <GND>
tracemem_trcdata[24] <= <GND>
tracemem_trcdata[25] <= <GND>
tracemem_trcdata[26] <= <GND>
tracemem_trcdata[27] <= <GND>
tracemem_trcdata[28] <= <GND>
tracemem_trcdata[29] <= <GND>
tracemem_trcdata[30] <= <GND>
tracemem_trcdata[31] <= <GND>
tracemem_trcdata[32] <= <GND>
tracemem_trcdata[33] <= <GND>
tracemem_trcdata[34] <= <GND>
tracemem_trcdata[35] <= <GND>
tracemem_tw <= internal_trc_wrap.DB_MAX_OUTPUT_PORT_TYPE
trc_enb <= trc_ctrl[0].DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[0] <= trc_im_addr~6.DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[1] <= trc_im_addr~5.DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[2] <= trc_im_addr~4.DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[3] <= trc_im_addr~3.DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[4] <= trc_im_addr~2.DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[5] <= trc_im_addr~1.DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[6] <= trc_im_addr~0.DB_MAX_OUTPUT_PORT_TYPE
trc_wrap <= trc_wrap~0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_wrap_traceoff <= xbrk_wrap_traceoff~0.DB_MAX_OUTPUT_PORT_TYPE


|ifv|nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component
address_a[0] => altsyncram:the_altsyncram.address_a[0]
address_a[1] => altsyncram:the_altsyncram.address_a[1]
address_a[2] => altsyncram:the_altsyncram.address_a[2]
address_a[3] => altsyncram:the_altsyncram.address_a[3]
address_a[4] => altsyncram:the_altsyncram.address_a[4]
address_a[5] => altsyncram:the_altsyncram.address_a[5]
address_a[6] => altsyncram:the_altsyncram.address_a[6]
address_b[0] => altsyncram:the_altsyncram.address_b[0]
address_b[1] => altsyncram:the_altsyncram.address_b[1]
address_b[2] => altsyncram:the_altsyncram.address_b[2]
address_b[3] => altsyncram:the_altsyncram.address_b[3]
address_b[4] => altsyncram:the_altsyncram.address_b[4]
address_b[5] => altsyncram:the_altsyncram.address_b[5]
address_b[6] => altsyncram:the_altsyncram.address_b[6]
clock0 => altsyncram:the_altsyncram.clock0
clock1 => altsyncram:the_altsyncram.clock1
clocken0 => altsyncram:the_altsyncram.clocken0
clocken1 => altsyncram:the_altsyncram.clocken1
data_a[0] => altsyncram:the_altsyncram.data_a[0]
data_a[1] => altsyncram:the_altsyncram.data_a[1]
data_a[2] => altsyncram:the_altsyncram.data_a[2]
data_a[3] => altsyncram:the_altsyncram.data_a[3]
data_a[4] => altsyncram:the_altsyncram.data_a[4]
data_a[5] => altsyncram:the_altsyncram.data_a[5]
data_a[6] => altsyncram:the_altsyncram.data_a[6]
data_a[7] => altsyncram:the_altsyncram.data_a[7]
data_a[8] => altsyncram:the_altsyncram.data_a[8]
data_a[9] => altsyncram:the_altsyncram.data_a[9]
data_a[10] => altsyncram:the_altsyncram.data_a[10]
data_a[11] => altsyncram:the_altsyncram.data_a[11]
data_a[12] => altsyncram:the_altsyncram.data_a[12]
data_a[13] => altsyncram:the_altsyncram.data_a[13]
data_a[14] => altsyncram:the_altsyncram.data_a[14]
data_a[15] => altsyncram:the_altsyncram.data_a[15]
data_a[16] => altsyncram:the_altsyncram.data_a[16]
data_a[17] => altsyncram:the_altsyncram.data_a[17]
data_a[18] => altsyncram:the_altsyncram.data_a[18]
data_a[19] => altsyncram:the_altsyncram.data_a[19]
data_a[20] => altsyncram:the_altsyncram.data_a[20]
data_a[21] => altsyncram:the_altsyncram.data_a[21]
data_a[22] => altsyncram:the_altsyncram.data_a[22]
data_a[23] => altsyncram:the_altsyncram.data_a[23]
data_a[24] => altsyncram:the_altsyncram.data_a[24]
data_a[25] => altsyncram:the_altsyncram.data_a[25]
data_a[26] => altsyncram:the_altsyncram.data_a[26]
data_a[27] => altsyncram:the_altsyncram.data_a[27]
data_a[28] => altsyncram:the_altsyncram.data_a[28]
data_a[29] => altsyncram:the_altsyncram.data_a[29]
data_a[30] => altsyncram:the_altsyncram.data_a[30]
data_a[31] => altsyncram:the_altsyncram.data_a[31]
data_a[32] => altsyncram:the_altsyncram.data_a[32]
data_a[33] => altsyncram:the_altsyncram.data_a[33]
data_a[34] => altsyncram:the_altsyncram.data_a[34]
data_a[35] => altsyncram:the_altsyncram.data_a[35]
data_b[0] => altsyncram:the_altsyncram.data_b[0]
data_b[1] => altsyncram:the_altsyncram.data_b[1]
data_b[2] => altsyncram:the_altsyncram.data_b[2]
data_b[3] => altsyncram:the_altsyncram.data_b[3]
data_b[4] => altsyncram:the_altsyncram.data_b[4]
data_b[5] => altsyncram:the_altsyncram.data_b[5]
data_b[6] => altsyncram:the_altsyncram.data_b[6]
data_b[7] => altsyncram:the_altsyncram.data_b[7]
data_b[8] => altsyncram:the_altsyncram.data_b[8]
data_b[9] => altsyncram:the_altsyncram.data_b[9]
data_b[10] => altsyncram:the_altsyncram.data_b[10]
data_b[11] => altsyncram:the_altsyncram.data_b[11]
data_b[12] => altsyncram:the_altsyncram.data_b[12]
data_b[13] => altsyncram:the_altsyncram.data_b[13]
data_b[14] => altsyncram:the_altsyncram.data_b[14]
data_b[15] => altsyncram:the_altsyncram.data_b[15]
data_b[16] => altsyncram:the_altsyncram.data_b[16]
data_b[17] => altsyncram:the_altsyncram.data_b[17]
data_b[18] => altsyncram:the_altsyncram.data_b[18]
data_b[19] => altsyncram:the_altsyncram.data_b[19]
data_b[20] => altsyncram:the_altsyncram.data_b[20]
data_b[21] => altsyncram:the_altsyncram.data_b[21]
data_b[22] => altsyncram:the_altsyncram.data_b[22]
data_b[23] => altsyncram:the_altsyncram.data_b[23]
data_b[24] => altsyncram:the_altsyncram.data_b[24]
data_b[25] => altsyncram:the_altsyncram.data_b[25]
data_b[26] => altsyncram:the_altsyncram.data_b[26]
data_b[27] => altsyncram:the_altsyncram.data_b[27]
data_b[28] => altsyncram:the_altsyncram.data_b[28]
data_b[29] => altsyncram:the_altsyncram.data_b[29]
data_b[30] => altsyncram:the_altsyncram.data_b[30]
data_b[31] => altsyncram:the_altsyncram.data_b[31]
data_b[32] => altsyncram:the_altsyncram.data_b[32]
data_b[33] => altsyncram:the_altsyncram.data_b[33]
data_b[34] => altsyncram:the_altsyncram.data_b[34]
data_b[35] => altsyncram:the_altsyncram.data_b[35]
wren_a => altsyncram:the_altsyncram.wren_a
wren_b => altsyncram:the_altsyncram.wren_b
q_a[0] <= altsyncram:the_altsyncram.q_a[0]
q_a[1] <= altsyncram:the_altsyncram.q_a[1]
q_a[2] <= altsyncram:the_altsyncram.q_a[2]
q_a[3] <= altsyncram:the_altsyncram.q_a[3]
q_a[4] <= altsyncram:the_altsyncram.q_a[4]
q_a[5] <= altsyncram:the_altsyncram.q_a[5]
q_a[6] <= altsyncram:the_altsyncram.q_a[6]
q_a[7] <= altsyncram:the_altsyncram.q_a[7]
q_a[8] <= altsyncram:the_altsyncram.q_a[8]
q_a[9] <= altsyncram:the_altsyncram.q_a[9]
q_a[10] <= altsyncram:the_altsyncram.q_a[10]
q_a[11] <= altsyncram:the_altsyncram.q_a[11]
q_a[12] <= altsyncram:the_altsyncram.q_a[12]
q_a[13] <= altsyncram:the_altsyncram.q_a[13]
q_a[14] <= altsyncram:the_altsyncram.q_a[14]
q_a[15] <= altsyncram:the_altsyncram.q_a[15]
q_a[16] <= altsyncram:the_altsyncram.q_a[16]
q_a[17] <= altsyncram:the_altsyncram.q_a[17]
q_a[18] <= altsyncram:the_altsyncram.q_a[18]
q_a[19] <= altsyncram:the_altsyncram.q_a[19]
q_a[20] <= altsyncram:the_altsyncram.q_a[20]
q_a[21] <= altsyncram:the_altsyncram.q_a[21]
q_a[22] <= altsyncram:the_altsyncram.q_a[22]
q_a[23] <= altsyncram:the_altsyncram.q_a[23]
q_a[24] <= altsyncram:the_altsyncram.q_a[24]
q_a[25] <= altsyncram:the_altsyncram.q_a[25]
q_a[26] <= altsyncram:the_altsyncram.q_a[26]
q_a[27] <= altsyncram:the_altsyncram.q_a[27]
q_a[28] <= altsyncram:the_altsyncram.q_a[28]
q_a[29] <= altsyncram:the_altsyncram.q_a[29]
q_a[30] <= altsyncram:the_altsyncram.q_a[30]
q_a[31] <= altsyncram:the_altsyncram.q_a[31]
q_a[32] <= altsyncram:the_altsyncram.q_a[32]
q_a[33] <= altsyncram:the_altsyncram.q_a[33]
q_a[34] <= altsyncram:the_altsyncram.q_a[34]
q_a[35] <= altsyncram:the_altsyncram.q_a[35]
q_b[0] <= altsyncram:the_altsyncram.q_b[0]
q_b[1] <= altsyncram:the_altsyncram.q_b[1]
q_b[2] <= altsyncram:the_altsyncram.q_b[2]
q_b[3] <= altsyncram:the_altsyncram.q_b[3]
q_b[4] <= altsyncram:the_altsyncram.q_b[4]
q_b[5] <= altsyncram:the_altsyncram.q_b[5]
q_b[6] <= altsyncram:the_altsyncram.q_b[6]
q_b[7] <= altsyncram:the_altsyncram.q_b[7]
q_b[8] <= altsyncram:the_altsyncram.q_b[8]
q_b[9] <= altsyncram:the_altsyncram.q_b[9]
q_b[10] <= altsyncram:the_altsyncram.q_b[10]
q_b[11] <= altsyncram:the_altsyncram.q_b[11]
q_b[12] <= altsyncram:the_altsyncram.q_b[12]
q_b[13] <= altsyncram:the_altsyncram.q_b[13]
q_b[14] <= altsyncram:the_altsyncram.q_b[14]
q_b[15] <= altsyncram:the_altsyncram.q_b[15]
q_b[16] <= altsyncram:the_altsyncram.q_b[16]
q_b[17] <= altsyncram:the_altsyncram.q_b[17]
q_b[18] <= altsyncram:the_altsyncram.q_b[18]
q_b[19] <= altsyncram:the_altsyncram.q_b[19]
q_b[20] <= altsyncram:the_altsyncram.q_b[20]
q_b[21] <= altsyncram:the_altsyncram.q_b[21]
q_b[22] <= altsyncram:the_altsyncram.q_b[22]
q_b[23] <= altsyncram:the_altsyncram.q_b[23]
q_b[24] <= altsyncram:the_altsyncram.q_b[24]
q_b[25] <= altsyncram:the_altsyncram.q_b[25]
q_b[26] <= altsyncram:the_altsyncram.q_b[26]
q_b[27] <= altsyncram:the_altsyncram.q_b[27]
q_b[28] <= altsyncram:the_altsyncram.q_b[28]
q_b[29] <= altsyncram:the_altsyncram.q_b[29]
q_b[30] <= altsyncram:the_altsyncram.q_b[30]
q_b[31] <= altsyncram:the_altsyncram.q_b[31]
q_b[32] <= altsyncram:the_altsyncram.q_b[32]
q_b[33] <= altsyncram:the_altsyncram.q_b[33]
q_b[34] <= altsyncram:the_altsyncram.q_b[34]
q_b[35] <= altsyncram:the_altsyncram.q_b[35]


|ifv|nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram
wren_a => altsyncram_e502:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_e502:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_e502:auto_generated.data_a[0]
data_a[1] => altsyncram_e502:auto_generated.data_a[1]
data_a[2] => altsyncram_e502:auto_generated.data_a[2]
data_a[3] => altsyncram_e502:auto_generated.data_a[3]
data_a[4] => altsyncram_e502:auto_generated.data_a[4]
data_a[5] => altsyncram_e502:auto_generated.data_a[5]
data_a[6] => altsyncram_e502:auto_generated.data_a[6]
data_a[7] => altsyncram_e502:auto_generated.data_a[7]
data_a[8] => altsyncram_e502:auto_generated.data_a[8]
data_a[9] => altsyncram_e502:auto_generated.data_a[9]
data_a[10] => altsyncram_e502:auto_generated.data_a[10]
data_a[11] => altsyncram_e502:auto_generated.data_a[11]
data_a[12] => altsyncram_e502:auto_generated.data_a[12]
data_a[13] => altsyncram_e502:auto_generated.data_a[13]
data_a[14] => altsyncram_e502:auto_generated.data_a[14]
data_a[15] => altsyncram_e502:auto_generated.data_a[15]
data_a[16] => altsyncram_e502:auto_generated.data_a[16]
data_a[17] => altsyncram_e502:auto_generated.data_a[17]
data_a[18] => altsyncram_e502:auto_generated.data_a[18]
data_a[19] => altsyncram_e502:auto_generated.data_a[19]
data_a[20] => altsyncram_e502:auto_generated.data_a[20]
data_a[21] => altsyncram_e502:auto_generated.data_a[21]
data_a[22] => altsyncram_e502:auto_generated.data_a[22]
data_a[23] => altsyncram_e502:auto_generated.data_a[23]
data_a[24] => altsyncram_e502:auto_generated.data_a[24]
data_a[25] => altsyncram_e502:auto_generated.data_a[25]
data_a[26] => altsyncram_e502:auto_generated.data_a[26]
data_a[27] => altsyncram_e502:auto_generated.data_a[27]
data_a[28] => altsyncram_e502:auto_generated.data_a[28]
data_a[29] => altsyncram_e502:auto_generated.data_a[29]
data_a[30] => altsyncram_e502:auto_generated.data_a[30]
data_a[31] => altsyncram_e502:auto_generated.data_a[31]
data_a[32] => altsyncram_e502:auto_generated.data_a[32]
data_a[33] => altsyncram_e502:auto_generated.data_a[33]
data_a[34] => altsyncram_e502:auto_generated.data_a[34]
data_a[35] => altsyncram_e502:auto_generated.data_a[35]
data_b[0] => altsyncram_e502:auto_generated.data_b[0]
data_b[1] => altsyncram_e502:auto_generated.data_b[1]
data_b[2] => altsyncram_e502:auto_generated.data_b[2]
data_b[3] => altsyncram_e502:auto_generated.data_b[3]
data_b[4] => altsyncram_e502:auto_generated.data_b[4]
data_b[5] => altsyncram_e502:auto_generated.data_b[5]
data_b[6] => altsyncram_e502:auto_generated.data_b[6]
data_b[7] => altsyncram_e502:auto_generated.data_b[7]
data_b[8] => altsyncram_e502:auto_generated.data_b[8]
data_b[9] => altsyncram_e502:auto_generated.data_b[9]
data_b[10] => altsyncram_e502:auto_generated.data_b[10]
data_b[11] => altsyncram_e502:auto_generated.data_b[11]
data_b[12] => altsyncram_e502:auto_generated.data_b[12]
data_b[13] => altsyncram_e502:auto_generated.data_b[13]
data_b[14] => altsyncram_e502:auto_generated.data_b[14]
data_b[15] => altsyncram_e502:auto_generated.data_b[15]
data_b[16] => altsyncram_e502:auto_generated.data_b[16]
data_b[17] => altsyncram_e502:auto_generated.data_b[17]
data_b[18] => altsyncram_e502:auto_generated.data_b[18]
data_b[19] => altsyncram_e502:auto_generated.data_b[19]
data_b[20] => altsyncram_e502:auto_generated.data_b[20]
data_b[21] => altsyncram_e502:auto_generated.data_b[21]
data_b[22] => altsyncram_e502:auto_generated.data_b[22]
data_b[23] => altsyncram_e502:auto_generated.data_b[23]
data_b[24] => altsyncram_e502:auto_generated.data_b[24]
data_b[25] => altsyncram_e502:auto_generated.data_b[25]
data_b[26] => altsyncram_e502:auto_generated.data_b[26]
data_b[27] => altsyncram_e502:auto_generated.data_b[27]
data_b[28] => altsyncram_e502:auto_generated.data_b[28]
data_b[29] => altsyncram_e502:auto_generated.data_b[29]
data_b[30] => altsyncram_e502:auto_generated.data_b[30]
data_b[31] => altsyncram_e502:auto_generated.data_b[31]
data_b[32] => altsyncram_e502:auto_generated.data_b[32]
data_b[33] => altsyncram_e502:auto_generated.data_b[33]
data_b[34] => altsyncram_e502:auto_generated.data_b[34]
data_b[35] => altsyncram_e502:auto_generated.data_b[35]
address_a[0] => altsyncram_e502:auto_generated.address_a[0]
address_a[1] => altsyncram_e502:auto_generated.address_a[1]
address_a[2] => altsyncram_e502:auto_generated.address_a[2]
address_a[3] => altsyncram_e502:auto_generated.address_a[3]
address_a[4] => altsyncram_e502:auto_generated.address_a[4]
address_a[5] => altsyncram_e502:auto_generated.address_a[5]
address_a[6] => altsyncram_e502:auto_generated.address_a[6]
address_b[0] => altsyncram_e502:auto_generated.address_b[0]
address_b[1] => altsyncram_e502:auto_generated.address_b[1]
address_b[2] => altsyncram_e502:auto_generated.address_b[2]
address_b[3] => altsyncram_e502:auto_generated.address_b[3]
address_b[4] => altsyncram_e502:auto_generated.address_b[4]
address_b[5] => altsyncram_e502:auto_generated.address_b[5]
address_b[6] => altsyncram_e502:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_e502:auto_generated.clock0
clock1 => altsyncram_e502:auto_generated.clock1
clocken0 => altsyncram_e502:auto_generated.clocken0
clocken1 => altsyncram_e502:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_e502:auto_generated.q_a[0]
q_a[1] <= altsyncram_e502:auto_generated.q_a[1]
q_a[2] <= altsyncram_e502:auto_generated.q_a[2]
q_a[3] <= altsyncram_e502:auto_generated.q_a[3]
q_a[4] <= altsyncram_e502:auto_generated.q_a[4]
q_a[5] <= altsyncram_e502:auto_generated.q_a[5]
q_a[6] <= altsyncram_e502:auto_generated.q_a[6]
q_a[7] <= altsyncram_e502:auto_generated.q_a[7]
q_a[8] <= altsyncram_e502:auto_generated.q_a[8]
q_a[9] <= altsyncram_e502:auto_generated.q_a[9]
q_a[10] <= altsyncram_e502:auto_generated.q_a[10]
q_a[11] <= altsyncram_e502:auto_generated.q_a[11]
q_a[12] <= altsyncram_e502:auto_generated.q_a[12]
q_a[13] <= altsyncram_e502:auto_generated.q_a[13]
q_a[14] <= altsyncram_e502:auto_generated.q_a[14]
q_a[15] <= altsyncram_e502:auto_generated.q_a[15]
q_a[16] <= altsyncram_e502:auto_generated.q_a[16]
q_a[17] <= altsyncram_e502:auto_generated.q_a[17]
q_a[18] <= altsyncram_e502:auto_generated.q_a[18]
q_a[19] <= altsyncram_e502:auto_generated.q_a[19]
q_a[20] <= altsyncram_e502:auto_generated.q_a[20]
q_a[21] <= altsyncram_e502:auto_generated.q_a[21]
q_a[22] <= altsyncram_e502:auto_generated.q_a[22]
q_a[23] <= altsyncram_e502:auto_generated.q_a[23]
q_a[24] <= altsyncram_e502:auto_generated.q_a[24]
q_a[25] <= altsyncram_e502:auto_generated.q_a[25]
q_a[26] <= altsyncram_e502:auto_generated.q_a[26]
q_a[27] <= altsyncram_e502:auto_generated.q_a[27]
q_a[28] <= altsyncram_e502:auto_generated.q_a[28]
q_a[29] <= altsyncram_e502:auto_generated.q_a[29]
q_a[30] <= altsyncram_e502:auto_generated.q_a[30]
q_a[31] <= altsyncram_e502:auto_generated.q_a[31]
q_a[32] <= altsyncram_e502:auto_generated.q_a[32]
q_a[33] <= altsyncram_e502:auto_generated.q_a[33]
q_a[34] <= altsyncram_e502:auto_generated.q_a[34]
q_a[35] <= altsyncram_e502:auto_generated.q_a[35]
q_b[0] <= altsyncram_e502:auto_generated.q_b[0]
q_b[1] <= altsyncram_e502:auto_generated.q_b[1]
q_b[2] <= altsyncram_e502:auto_generated.q_b[2]
q_b[3] <= altsyncram_e502:auto_generated.q_b[3]
q_b[4] <= altsyncram_e502:auto_generated.q_b[4]
q_b[5] <= altsyncram_e502:auto_generated.q_b[5]
q_b[6] <= altsyncram_e502:auto_generated.q_b[6]
q_b[7] <= altsyncram_e502:auto_generated.q_b[7]
q_b[8] <= altsyncram_e502:auto_generated.q_b[8]
q_b[9] <= altsyncram_e502:auto_generated.q_b[9]
q_b[10] <= altsyncram_e502:auto_generated.q_b[10]
q_b[11] <= altsyncram_e502:auto_generated.q_b[11]
q_b[12] <= altsyncram_e502:auto_generated.q_b[12]
q_b[13] <= altsyncram_e502:auto_generated.q_b[13]
q_b[14] <= altsyncram_e502:auto_generated.q_b[14]
q_b[15] <= altsyncram_e502:auto_generated.q_b[15]
q_b[16] <= altsyncram_e502:auto_generated.q_b[16]
q_b[17] <= altsyncram_e502:auto_generated.q_b[17]
q_b[18] <= altsyncram_e502:auto_generated.q_b[18]
q_b[19] <= altsyncram_e502:auto_generated.q_b[19]
q_b[20] <= altsyncram_e502:auto_generated.q_b[20]
q_b[21] <= altsyncram_e502:auto_generated.q_b[21]
q_b[22] <= altsyncram_e502:auto_generated.q_b[22]
q_b[23] <= altsyncram_e502:auto_generated.q_b[23]
q_b[24] <= altsyncram_e502:auto_generated.q_b[24]
q_b[25] <= altsyncram_e502:auto_generated.q_b[25]
q_b[26] <= altsyncram_e502:auto_generated.q_b[26]
q_b[27] <= altsyncram_e502:auto_generated.q_b[27]
q_b[28] <= altsyncram_e502:auto_generated.q_b[28]
q_b[29] <= altsyncram_e502:auto_generated.q_b[29]
q_b[30] <= altsyncram_e502:auto_generated.q_b[30]
q_b[31] <= altsyncram_e502:auto_generated.q_b[31]
q_b[32] <= altsyncram_e502:auto_generated.q_b[32]
q_b[33] <= altsyncram_e502:auto_generated.q_b[33]
q_b[34] <= altsyncram_e502:auto_generated.q_b[34]
q_b[35] <= altsyncram_e502:auto_generated.q_b[35]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ifv|nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
clocken0 => ram_block1a32.ENA0
clocken0 => ram_block1a33.ENA0
clocken0 => ram_block1a34.ENA0
clocken0 => ram_block1a35.ENA0
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
clocken1 => ram_block1a32.ENA1
clocken1 => ram_block1a33.ENA1
clocken1 => ram_block1a34.ENA1
clocken1 => ram_block1a35.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
data_b[32] => ram_block1a32.PORTBDATAIN
data_b[33] => ram_block1a33.PORTBDATAIN
data_b[34] => ram_block1a34.PORTBDATAIN
data_b[35] => ram_block1a35.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_a[32] <= ram_block1a32.PORTADATAOUT
q_a[33] <= ram_block1a33.PORTADATAOUT
q_a[34] <= ram_block1a34.PORTADATAOUT
q_a[35] <= ram_block1a35.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a35.PORTAWE
wren_b => ram_block1a0.PORTBRE
wren_b => ram_block1a1.PORTBRE
wren_b => ram_block1a2.PORTBRE
wren_b => ram_block1a3.PORTBRE
wren_b => ram_block1a4.PORTBRE
wren_b => ram_block1a5.PORTBRE
wren_b => ram_block1a6.PORTBRE
wren_b => ram_block1a7.PORTBRE
wren_b => ram_block1a8.PORTBRE
wren_b => ram_block1a9.PORTBRE
wren_b => ram_block1a10.PORTBRE
wren_b => ram_block1a11.PORTBRE
wren_b => ram_block1a12.PORTBRE
wren_b => ram_block1a13.PORTBRE
wren_b => ram_block1a14.PORTBRE
wren_b => ram_block1a15.PORTBRE
wren_b => ram_block1a16.PORTBRE
wren_b => ram_block1a17.PORTBRE
wren_b => ram_block1a18.PORTBRE
wren_b => ram_block1a19.PORTBRE
wren_b => ram_block1a20.PORTBRE
wren_b => ram_block1a21.PORTBRE
wren_b => ram_block1a22.PORTBRE
wren_b => ram_block1a23.PORTBRE
wren_b => ram_block1a24.PORTBRE
wren_b => ram_block1a25.PORTBRE
wren_b => ram_block1a26.PORTBRE
wren_b => ram_block1a27.PORTBRE
wren_b => ram_block1a28.PORTBRE
wren_b => ram_block1a29.PORTBRE
wren_b => ram_block1a30.PORTBRE
wren_b => ram_block1a31.PORTBRE
wren_b => ram_block1a32.PORTBRE
wren_b => ram_block1a33.PORTBRE
wren_b => ram_block1a34.PORTBRE
wren_b => ram_block1a35.PORTBRE


|ifv|nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper
MonDReg[0] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.MonDReg[0]
MonDReg[1] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.MonDReg[1]
MonDReg[2] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.MonDReg[2]
MonDReg[3] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.MonDReg[3]
MonDReg[4] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.MonDReg[4]
MonDReg[5] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.MonDReg[5]
MonDReg[6] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.MonDReg[6]
MonDReg[7] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.MonDReg[7]
MonDReg[8] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.MonDReg[8]
MonDReg[9] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.MonDReg[9]
MonDReg[10] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.MonDReg[10]
MonDReg[11] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.MonDReg[11]
MonDReg[12] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.MonDReg[12]
MonDReg[13] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.MonDReg[13]
MonDReg[14] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.MonDReg[14]
MonDReg[15] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.MonDReg[15]
MonDReg[16] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.MonDReg[16]
MonDReg[17] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.MonDReg[17]
MonDReg[18] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.MonDReg[18]
MonDReg[19] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.MonDReg[19]
MonDReg[20] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.MonDReg[20]
MonDReg[21] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.MonDReg[21]
MonDReg[22] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.MonDReg[22]
MonDReg[23] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.MonDReg[23]
MonDReg[24] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.MonDReg[24]
MonDReg[25] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.MonDReg[25]
MonDReg[26] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.MonDReg[26]
MonDReg[27] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.MonDReg[27]
MonDReg[28] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.MonDReg[28]
MonDReg[29] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.MonDReg[29]
MonDReg[30] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.MonDReg[30]
MonDReg[31] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.MonDReg[31]
break_readreg[0] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.break_readreg[0]
break_readreg[1] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.break_readreg[1]
break_readreg[2] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.break_readreg[2]
break_readreg[3] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.break_readreg[3]
break_readreg[4] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.break_readreg[4]
break_readreg[5] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.break_readreg[5]
break_readreg[6] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.break_readreg[6]
break_readreg[7] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.break_readreg[7]
break_readreg[8] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.break_readreg[8]
break_readreg[9] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.break_readreg[9]
break_readreg[10] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.break_readreg[10]
break_readreg[11] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.break_readreg[11]
break_readreg[12] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.break_readreg[12]
break_readreg[13] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.break_readreg[13]
break_readreg[14] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.break_readreg[14]
break_readreg[15] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.break_readreg[15]
break_readreg[16] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.break_readreg[16]
break_readreg[17] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.break_readreg[17]
break_readreg[18] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.break_readreg[18]
break_readreg[19] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.break_readreg[19]
break_readreg[20] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.break_readreg[20]
break_readreg[21] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.break_readreg[21]
break_readreg[22] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.break_readreg[22]
break_readreg[23] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.break_readreg[23]
break_readreg[24] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.break_readreg[24]
break_readreg[25] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.break_readreg[25]
break_readreg[26] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.break_readreg[26]
break_readreg[27] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.break_readreg[27]
break_readreg[28] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.break_readreg[28]
break_readreg[29] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.break_readreg[29]
break_readreg[30] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.break_readreg[30]
break_readreg[31] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.break_readreg[31]
clk => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.clk
dbrk_hit0_latch => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.dbrk_hit0_latch
dbrk_hit1_latch => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.dbrk_hit1_latch
dbrk_hit2_latch => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.dbrk_hit2_latch
dbrk_hit3_latch => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.dbrk_hit3_latch
debugack => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.debugack
monitor_error => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.monitor_error
monitor_ready => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.monitor_ready
reset_n => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.reset_n
resetlatch => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.resetlatch
tracemem_on => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.tracemem_on
tracemem_trcdata[0] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.tracemem_trcdata[0]
tracemem_trcdata[1] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.tracemem_trcdata[1]
tracemem_trcdata[2] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.tracemem_trcdata[2]
tracemem_trcdata[3] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.tracemem_trcdata[3]
tracemem_trcdata[4] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.tracemem_trcdata[4]
tracemem_trcdata[5] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.tracemem_trcdata[5]
tracemem_trcdata[6] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.tracemem_trcdata[6]
tracemem_trcdata[7] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.tracemem_trcdata[7]
tracemem_trcdata[8] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.tracemem_trcdata[8]
tracemem_trcdata[9] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.tracemem_trcdata[9]
tracemem_trcdata[10] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.tracemem_trcdata[10]
tracemem_trcdata[11] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.tracemem_trcdata[11]
tracemem_trcdata[12] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.tracemem_trcdata[12]
tracemem_trcdata[13] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.tracemem_trcdata[13]
tracemem_trcdata[14] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.tracemem_trcdata[14]
tracemem_trcdata[15] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.tracemem_trcdata[15]
tracemem_trcdata[16] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.tracemem_trcdata[16]
tracemem_trcdata[17] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.tracemem_trcdata[17]
tracemem_trcdata[18] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.tracemem_trcdata[18]
tracemem_trcdata[19] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.tracemem_trcdata[19]
tracemem_trcdata[20] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.tracemem_trcdata[20]
tracemem_trcdata[21] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.tracemem_trcdata[21]
tracemem_trcdata[22] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.tracemem_trcdata[22]
tracemem_trcdata[23] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.tracemem_trcdata[23]
tracemem_trcdata[24] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.tracemem_trcdata[24]
tracemem_trcdata[25] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.tracemem_trcdata[25]
tracemem_trcdata[26] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.tracemem_trcdata[26]
tracemem_trcdata[27] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.tracemem_trcdata[27]
tracemem_trcdata[28] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.tracemem_trcdata[28]
tracemem_trcdata[29] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.tracemem_trcdata[29]
tracemem_trcdata[30] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.tracemem_trcdata[30]
tracemem_trcdata[31] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.tracemem_trcdata[31]
tracemem_trcdata[32] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.tracemem_trcdata[32]
tracemem_trcdata[33] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.tracemem_trcdata[33]
tracemem_trcdata[34] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.tracemem_trcdata[34]
tracemem_trcdata[35] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.tracemem_trcdata[35]
tracemem_tw => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.tracemem_tw
trc_im_addr[0] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.trc_im_addr[0]
trc_im_addr[1] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.trc_im_addr[1]
trc_im_addr[2] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.trc_im_addr[2]
trc_im_addr[3] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.trc_im_addr[3]
trc_im_addr[4] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.trc_im_addr[4]
trc_im_addr[5] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.trc_im_addr[5]
trc_im_addr[6] => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.trc_im_addr[6]
trc_on => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.trc_on
trc_wrap => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.trc_wrap
trigbrktype => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.trigbrktype
trigger_state_1 => cpu_jtag_debug_module:the_cpu_jtag_debug_module1.trigger_state_1
jdo[0] <= cpu_jtag_debug_module:the_cpu_jtag_debug_module1.jdo[0]
jdo[1] <= cpu_jtag_debug_module:the_cpu_jtag_debug_module1.jdo[1]
jdo[2] <= cpu_jtag_debug_module:the_cpu_jtag_debug_module1.jdo[2]
jdo[3] <= cpu_jtag_debug_module:the_cpu_jtag_debug_module1.jdo[3]
jdo[4] <= cpu_jtag_debug_module:the_cpu_jtag_debug_module1.jdo[4]
jdo[5] <= cpu_jtag_debug_module:the_cpu_jtag_debug_module1.jdo[5]
jdo[6] <= cpu_jtag_debug_module:the_cpu_jtag_debug_module1.jdo[6]
jdo[7] <= cpu_jtag_debug_module:the_cpu_jtag_debug_module1.jdo[7]
jdo[8] <= cpu_jtag_debug_module:the_cpu_jtag_debug_module1.jdo[8]
jdo[9] <= cpu_jtag_debug_module:the_cpu_jtag_debug_module1.jdo[9]
jdo[10] <= cpu_jtag_debug_module:the_cpu_jtag_debug_module1.jdo[10]
jdo[11] <= cpu_jtag_debug_module:the_cpu_jtag_debug_module1.jdo[11]
jdo[12] <= cpu_jtag_debug_module:the_cpu_jtag_debug_module1.jdo[12]
jdo[13] <= cpu_jtag_debug_module:the_cpu_jtag_debug_module1.jdo[13]
jdo[14] <= cpu_jtag_debug_module:the_cpu_jtag_debug_module1.jdo[14]
jdo[15] <= cpu_jtag_debug_module:the_cpu_jtag_debug_module1.jdo[15]
jdo[16] <= cpu_jtag_debug_module:the_cpu_jtag_debug_module1.jdo[16]
jdo[17] <= cpu_jtag_debug_module:the_cpu_jtag_debug_module1.jdo[17]
jdo[18] <= cpu_jtag_debug_module:the_cpu_jtag_debug_module1.jdo[18]
jdo[19] <= cpu_jtag_debug_module:the_cpu_jtag_debug_module1.jdo[19]
jdo[20] <= cpu_jtag_debug_module:the_cpu_jtag_debug_module1.jdo[20]
jdo[21] <= cpu_jtag_debug_module:the_cpu_jtag_debug_module1.jdo[21]
jdo[22] <= cpu_jtag_debug_module:the_cpu_jtag_debug_module1.jdo[22]
jdo[23] <= cpu_jtag_debug_module:the_cpu_jtag_debug_module1.jdo[23]
jdo[24] <= cpu_jtag_debug_module:the_cpu_jtag_debug_module1.jdo[24]
jdo[25] <= cpu_jtag_debug_module:the_cpu_jtag_debug_module1.jdo[25]
jdo[26] <= cpu_jtag_debug_module:the_cpu_jtag_debug_module1.jdo[26]
jdo[27] <= cpu_jtag_debug_module:the_cpu_jtag_debug_module1.jdo[27]
jdo[28] <= cpu_jtag_debug_module:the_cpu_jtag_debug_module1.jdo[28]
jdo[29] <= cpu_jtag_debug_module:the_cpu_jtag_debug_module1.jdo[29]
jdo[30] <= cpu_jtag_debug_module:the_cpu_jtag_debug_module1.jdo[30]
jdo[31] <= cpu_jtag_debug_module:the_cpu_jtag_debug_module1.jdo[31]
jdo[32] <= cpu_jtag_debug_module:the_cpu_jtag_debug_module1.jdo[32]
jdo[33] <= cpu_jtag_debug_module:the_cpu_jtag_debug_module1.jdo[33]
jdo[34] <= cpu_jtag_debug_module:the_cpu_jtag_debug_module1.jdo[34]
jdo[35] <= cpu_jtag_debug_module:the_cpu_jtag_debug_module1.jdo[35]
jdo[36] <= cpu_jtag_debug_module:the_cpu_jtag_debug_module1.jdo[36]
jdo[37] <= cpu_jtag_debug_module:the_cpu_jtag_debug_module1.jdo[37]
jrst_n <= cpu_jtag_debug_module:the_cpu_jtag_debug_module1.jrst_n
st_ready_test_idle <= cpu_jtag_debug_module:the_cpu_jtag_debug_module1.st_ready_test_idle
take_action_break_a <= cpu_jtag_debug_module:the_cpu_jtag_debug_module1.take_action_break_a
take_action_break_b <= cpu_jtag_debug_module:the_cpu_jtag_debug_module1.take_action_break_b
take_action_break_c <= cpu_jtag_debug_module:the_cpu_jtag_debug_module1.take_action_break_c
take_action_ocimem_a <= cpu_jtag_debug_module:the_cpu_jtag_debug_module1.take_action_ocimem_a
take_action_ocimem_b <= cpu_jtag_debug_module:the_cpu_jtag_debug_module1.take_action_ocimem_b
take_action_tracectrl <= cpu_jtag_debug_module:the_cpu_jtag_debug_module1.take_action_tracectrl
take_action_tracemem_a <= cpu_jtag_debug_module:the_cpu_jtag_debug_module1.take_action_tracemem_a
take_action_tracemem_b <= cpu_jtag_debug_module:the_cpu_jtag_debug_module1.take_action_tracemem_b
take_no_action_break_a <= cpu_jtag_debug_module:the_cpu_jtag_debug_module1.take_no_action_break_a
take_no_action_break_b <= cpu_jtag_debug_module:the_cpu_jtag_debug_module1.take_no_action_break_b
take_no_action_break_c <= cpu_jtag_debug_module:the_cpu_jtag_debug_module1.take_no_action_break_c
take_no_action_ocimem_a <= cpu_jtag_debug_module:the_cpu_jtag_debug_module1.take_no_action_ocimem_a
take_no_action_tracemem_a <= cpu_jtag_debug_module:the_cpu_jtag_debug_module1.take_no_action_tracemem_a


|ifv|nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1
MonDReg[0] => Mux39.IN0
MonDReg[1] => Mux38.IN0
MonDReg[2] => Mux37.IN0
MonDReg[3] => Mux36.IN0
MonDReg[4] => Mux35.IN0
MonDReg[5] => Mux34.IN0
MonDReg[6] => Mux33.IN0
MonDReg[7] => Mux32.IN0
MonDReg[8] => Mux31.IN1
MonDReg[9] => Mux30.IN1
MonDReg[10] => Mux29.IN1
MonDReg[11] => Mux28.IN1
MonDReg[12] => Mux27.IN1
MonDReg[13] => Mux26.IN1
MonDReg[14] => Mux25.IN1
MonDReg[15] => Mux24.IN0
MonDReg[16] => Mux23.IN0
MonDReg[17] => Mux22.IN0
MonDReg[18] => Mux21.IN0
MonDReg[19] => Mux20.IN0
MonDReg[20] => Mux19.IN0
MonDReg[21] => Mux18.IN0
MonDReg[22] => Mux17.IN0
MonDReg[23] => Mux16.IN0
MonDReg[24] => Mux15.IN0
MonDReg[25] => Mux14.IN0
MonDReg[26] => Mux13.IN0
MonDReg[27] => Mux12.IN0
MonDReg[28] => Mux11.IN0
MonDReg[29] => Mux10.IN0
MonDReg[30] => Mux9.IN0
MonDReg[31] => Mux8.IN0
break_readreg[0] => Mux39.IN1
break_readreg[1] => Mux38.IN1
break_readreg[2] => Mux37.IN1
break_readreg[3] => Mux36.IN1
break_readreg[4] => Mux35.IN1
break_readreg[5] => Mux34.IN1
break_readreg[6] => Mux33.IN1
break_readreg[7] => Mux32.IN1
break_readreg[8] => Mux31.IN2
break_readreg[9] => Mux30.IN2
break_readreg[10] => Mux29.IN2
break_readreg[11] => Mux28.IN2
break_readreg[12] => Mux27.IN2
break_readreg[13] => Mux26.IN2
break_readreg[14] => Mux25.IN2
break_readreg[15] => Mux24.IN1
break_readreg[16] => Mux23.IN1
break_readreg[17] => Mux22.IN1
break_readreg[18] => Mux21.IN1
break_readreg[19] => Mux20.IN1
break_readreg[20] => Mux19.IN1
break_readreg[21] => Mux18.IN1
break_readreg[22] => Mux17.IN1
break_readreg[23] => Mux16.IN1
break_readreg[24] => Mux15.IN1
break_readreg[25] => Mux14.IN1
break_readreg[26] => Mux13.IN1
break_readreg[27] => Mux12.IN1
break_readreg[28] => Mux11.IN1
break_readreg[29] => Mux10.IN1
break_readreg[30] => Mux9.IN1
break_readreg[31] => Mux8.IN1
clk => dr_update1.CLK
clk => dr_update2.CLK
clk => jxdr.CLK
clrn => jrst_n.DATAIN
clrn => ir_out[0]~reg0.ACLR
clrn => ir_out[1]~reg0.ACLR
clrn => in_between_shiftdr_and_updatedr.ACLR
clrn => sr[37].ACLR
clrn => sr[36].ACLR
clrn => sr[35].ACLR
clrn => sr[34].ACLR
clrn => sr[33].ACLR
clrn => sr[32].ACLR
clrn => sr[31].ACLR
clrn => sr[30].ACLR
clrn => sr[29].ACLR
clrn => sr[28].ACLR
clrn => sr[27].ACLR
clrn => sr[26].ACLR
clrn => sr[25].ACLR
clrn => sr[24].ACLR
clrn => sr[23].ACLR
clrn => sr[22].ACLR
clrn => sr[21].ACLR
clrn => sr[20].ACLR
clrn => sr[19].ACLR
clrn => sr[18].ACLR
clrn => sr[17].ACLR
clrn => sr[16].ACLR
clrn => sr[15].ACLR
clrn => sr[14].ACLR
clrn => sr[13].ACLR
clrn => sr[12].ACLR
clrn => sr[11].ACLR
clrn => sr[10].ACLR
clrn => sr[9].ACLR
clrn => sr[8].ACLR
clrn => sr[7].ACLR
clrn => sr[6].ACLR
clrn => sr[5].ACLR
clrn => sr[4].ACLR
clrn => sr[3].ACLR
clrn => sr[2].ACLR
clrn => sr[1].ACLR
clrn => sr[0].ACLR
clrn => DRsize[2].ACLR
clrn => DRsize[1].ACLR
clrn => DRsize[0].ACLR
clrn => ir[1].ENA
clrn => ir[0].ENA
dbrk_hit0_latch => Mux7.IN0
dbrk_hit1_latch => Mux6.IN0
dbrk_hit2_latch => Mux5.IN0
dbrk_hit3_latch => Mux4.IN0
debugack => ir_out[1]~reg0.DATAIN
debugack => Mux5.IN1
ena => st_updateir~0.IN1
ena => st_updatedr~0.IN1
ena => process2~4.IN0
ena => process2~1.IN0
ir_in[0] => ir~1.DATAB
ir_in[0] => Mux2.IN5
ir_in[0] => Mux1.IN5
ir_in[0] => Mux0.IN5
ir_in[1] => ir~0.DATAB
ir_in[1] => Mux2.IN4
ir_in[1] => Mux1.IN4
ir_in[1] => Mux0.IN4
jtag_state_sdr => st_shiftdr~0.IN1
jtag_state_udr => st_updateir~1.IN0
jtag_state_udr => st_updatedr~1.IN1
monitor_error => Mux6.IN1
monitor_ready => ir_out[0]~reg0.DATAIN
monitor_ready => Mux40.IN0
raw_tck => ir_out[1]~reg0.CLK
raw_tck => ir_out[0]~reg0.CLK
raw_tck => sr[37].CLK
raw_tck => sr[36].CLK
raw_tck => sr[35].CLK
raw_tck => sr[34].CLK
raw_tck => sr[33].CLK
raw_tck => sr[32].CLK
raw_tck => sr[31].CLK
raw_tck => sr[30].CLK
raw_tck => sr[29].CLK
raw_tck => sr[28].CLK
raw_tck => sr[27].CLK
raw_tck => sr[26].CLK
raw_tck => sr[25].CLK
raw_tck => sr[24].CLK
raw_tck => sr[23].CLK
raw_tck => sr[22].CLK
raw_tck => sr[21].CLK
raw_tck => sr[20].CLK
raw_tck => sr[19].CLK
raw_tck => sr[18].CLK
raw_tck => sr[17].CLK
raw_tck => sr[16].CLK
raw_tck => sr[15].CLK
raw_tck => sr[14].CLK
raw_tck => sr[13].CLK
raw_tck => sr[12].CLK
raw_tck => sr[11].CLK
raw_tck => sr[10].CLK
raw_tck => sr[9].CLK
raw_tck => sr[8].CLK
raw_tck => sr[7].CLK
raw_tck => sr[6].CLK
raw_tck => sr[5].CLK
raw_tck => sr[4].CLK
raw_tck => sr[3].CLK
raw_tck => sr[2].CLK
raw_tck => sr[1].CLK
raw_tck => sr[0].CLK
raw_tck => DRsize[2].CLK
raw_tck => DRsize[1].CLK
raw_tck => DRsize[0].CLK
raw_tck => ir[1].CLK
raw_tck => ir[0].CLK
raw_tck => internal_jdo1[37].CLK
raw_tck => internal_jdo1[36].CLK
raw_tck => internal_jdo1[35].CLK
raw_tck => internal_jdo1[34].CLK
raw_tck => internal_jdo1[33].CLK
raw_tck => internal_jdo1[32].CLK
raw_tck => internal_jdo1[31].CLK
raw_tck => internal_jdo1[30].CLK
raw_tck => internal_jdo1[29].CLK
raw_tck => internal_jdo1[28].CLK
raw_tck => internal_jdo1[27].CLK
raw_tck => internal_jdo1[26].CLK
raw_tck => internal_jdo1[25].CLK
raw_tck => internal_jdo1[24].CLK
raw_tck => internal_jdo1[23].CLK
raw_tck => internal_jdo1[22].CLK
raw_tck => internal_jdo1[21].CLK
raw_tck => internal_jdo1[20].CLK
raw_tck => internal_jdo1[19].CLK
raw_tck => internal_jdo1[18].CLK
raw_tck => internal_jdo1[17].CLK
raw_tck => internal_jdo1[16].CLK
raw_tck => internal_jdo1[15].CLK
raw_tck => internal_jdo1[14].CLK
raw_tck => internal_jdo1[13].CLK
raw_tck => internal_jdo1[12].CLK
raw_tck => internal_jdo1[11].CLK
raw_tck => internal_jdo1[10].CLK
raw_tck => internal_jdo1[9].CLK
raw_tck => internal_jdo1[8].CLK
raw_tck => internal_jdo1[7].CLK
raw_tck => internal_jdo1[6].CLK
raw_tck => internal_jdo1[5].CLK
raw_tck => internal_jdo1[4].CLK
raw_tck => internal_jdo1[3].CLK
raw_tck => internal_jdo1[2].CLK
raw_tck => internal_jdo1[1].CLK
raw_tck => internal_jdo1[0].CLK
raw_tck => st_updatedr.CLK
raw_tck => st_updateir.CLK
raw_tck => st_shiftdr.CLK
raw_tck => in_between_shiftdr_and_updatedr.CLK
reset_n => ~NO_FANOUT~
resetlatch => Mux7.IN1
rti => st_ready_test_idle.DATAIN
shift => process2~3.IN1
shift => process2~0.IN1
tdi => sr~0.DATAB
tdi => Mux45.IN0
tdi => Mux45.IN1
tdi => Mux41.IN0
tdi => Mux42.IN0
tdi => Mux43.IN0
tdi => Mux44.IN0
tdi => Mux45.IN2
tracemem_on => Mux4.IN1
tracemem_trcdata[0] => Mux40.IN1
tracemem_trcdata[1] => Mux39.IN2
tracemem_trcdata[2] => Mux38.IN2
tracemem_trcdata[3] => Mux37.IN2
tracemem_trcdata[4] => Mux36.IN2
tracemem_trcdata[5] => Mux35.IN2
tracemem_trcdata[6] => Mux34.IN2
tracemem_trcdata[7] => Mux33.IN2
tracemem_trcdata[8] => Mux32.IN2
tracemem_trcdata[9] => Mux31.IN3
tracemem_trcdata[10] => Mux30.IN3
tracemem_trcdata[11] => Mux29.IN3
tracemem_trcdata[12] => Mux28.IN3
tracemem_trcdata[13] => Mux27.IN3
tracemem_trcdata[14] => Mux26.IN3
tracemem_trcdata[15] => Mux25.IN3
tracemem_trcdata[16] => Mux24.IN2
tracemem_trcdata[17] => Mux23.IN2
tracemem_trcdata[18] => Mux22.IN2
tracemem_trcdata[19] => Mux21.IN2
tracemem_trcdata[20] => Mux20.IN2
tracemem_trcdata[21] => Mux19.IN2
tracemem_trcdata[22] => Mux18.IN2
tracemem_trcdata[23] => Mux17.IN2
tracemem_trcdata[24] => Mux16.IN2
tracemem_trcdata[25] => Mux15.IN2
tracemem_trcdata[26] => Mux14.IN2
tracemem_trcdata[27] => Mux13.IN2
tracemem_trcdata[28] => Mux12.IN2
tracemem_trcdata[29] => Mux11.IN2
tracemem_trcdata[30] => Mux10.IN2
tracemem_trcdata[31] => Mux9.IN2
tracemem_trcdata[32] => Mux8.IN2
tracemem_trcdata[33] => Mux7.IN2
tracemem_trcdata[34] => Mux6.IN2
tracemem_trcdata[35] => Mux5.IN2
tracemem_tw => Mux3.IN0
trc_im_addr[0] => Mux38.IN3
trc_im_addr[1] => Mux37.IN3
trc_im_addr[2] => Mux36.IN3
trc_im_addr[3] => Mux35.IN3
trc_im_addr[4] => Mux34.IN3
trc_im_addr[5] => Mux33.IN3
trc_im_addr[6] => Mux32.IN3
trc_on => Mux40.IN2
trc_wrap => Mux39.IN3
trigbrktype => Mux40.IN3
trigger_state_1 => Mux3.IN1
update => ~NO_FANOUT~
usr1 => st_updateir~0.IN0
usr1 => process2~0.IN0
usr1 => process2~3.IN0
usr1 => st_updatedr~0.IN0
ir_out[0] <= ir_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
irq <= <GND>
jdo[0] <= jdo~37.DB_MAX_OUTPUT_PORT_TYPE
jdo[1] <= jdo~36.DB_MAX_OUTPUT_PORT_TYPE
jdo[2] <= jdo~35.DB_MAX_OUTPUT_PORT_TYPE
jdo[3] <= jdo~34.DB_MAX_OUTPUT_PORT_TYPE
jdo[4] <= jdo~33.DB_MAX_OUTPUT_PORT_TYPE
jdo[5] <= jdo~32.DB_MAX_OUTPUT_PORT_TYPE
jdo[6] <= jdo~31.DB_MAX_OUTPUT_PORT_TYPE
jdo[7] <= jdo~30.DB_MAX_OUTPUT_PORT_TYPE
jdo[8] <= jdo~29.DB_MAX_OUTPUT_PORT_TYPE
jdo[9] <= jdo~28.DB_MAX_OUTPUT_PORT_TYPE
jdo[10] <= jdo~27.DB_MAX_OUTPUT_PORT_TYPE
jdo[11] <= jdo~26.DB_MAX_OUTPUT_PORT_TYPE
jdo[12] <= jdo~25.DB_MAX_OUTPUT_PORT_TYPE
jdo[13] <= jdo~24.DB_MAX_OUTPUT_PORT_TYPE
jdo[14] <= jdo~23.DB_MAX_OUTPUT_PORT_TYPE
jdo[15] <= jdo~22.DB_MAX_OUTPUT_PORT_TYPE
jdo[16] <= jdo~21.DB_MAX_OUTPUT_PORT_TYPE
jdo[17] <= jdo~20.DB_MAX_OUTPUT_PORT_TYPE
jdo[18] <= jdo~19.DB_MAX_OUTPUT_PORT_TYPE
jdo[19] <= jdo~18.DB_MAX_OUTPUT_PORT_TYPE
jdo[20] <= jdo~17.DB_MAX_OUTPUT_PORT_TYPE
jdo[21] <= jdo~16.DB_MAX_OUTPUT_PORT_TYPE
jdo[22] <= jdo~15.DB_MAX_OUTPUT_PORT_TYPE
jdo[23] <= jdo~14.DB_MAX_OUTPUT_PORT_TYPE
jdo[24] <= jdo~13.DB_MAX_OUTPUT_PORT_TYPE
jdo[25] <= jdo~12.DB_MAX_OUTPUT_PORT_TYPE
jdo[26] <= jdo~11.DB_MAX_OUTPUT_PORT_TYPE
jdo[27] <= jdo~10.DB_MAX_OUTPUT_PORT_TYPE
jdo[28] <= jdo~9.DB_MAX_OUTPUT_PORT_TYPE
jdo[29] <= jdo~8.DB_MAX_OUTPUT_PORT_TYPE
jdo[30] <= jdo~7.DB_MAX_OUTPUT_PORT_TYPE
jdo[31] <= jdo~6.DB_MAX_OUTPUT_PORT_TYPE
jdo[32] <= jdo~5.DB_MAX_OUTPUT_PORT_TYPE
jdo[33] <= jdo~4.DB_MAX_OUTPUT_PORT_TYPE
jdo[34] <= jdo~3.DB_MAX_OUTPUT_PORT_TYPE
jdo[35] <= jdo~2.DB_MAX_OUTPUT_PORT_TYPE
jdo[36] <= jdo~1.DB_MAX_OUTPUT_PORT_TYPE
jdo[37] <= jdo~0.DB_MAX_OUTPUT_PORT_TYPE
jrst_n <= clrn.DB_MAX_OUTPUT_PORT_TYPE
st_ready_test_idle <= rti.DB_MAX_OUTPUT_PORT_TYPE
take_action_break_a <= take_action_break_a~2.DB_MAX_OUTPUT_PORT_TYPE
take_action_break_b <= take_action_break_b~2.DB_MAX_OUTPUT_PORT_TYPE
take_action_break_c <= take_action_break_c~1.DB_MAX_OUTPUT_PORT_TYPE
take_action_ocimem_a <= take_action_ocimem_a~2.DB_MAX_OUTPUT_PORT_TYPE
take_action_ocimem_b <= take_action_ocimem_b~0.DB_MAX_OUTPUT_PORT_TYPE
take_action_tracectrl <= take_action_tracectrl~1.DB_MAX_OUTPUT_PORT_TYPE
take_action_tracemem_a <= take_action_tracemem_a~2.DB_MAX_OUTPUT_PORT_TYPE
take_action_tracemem_b <= take_action_tracemem_b~0.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_break_a <= take_no_action_break_a~0.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_break_b <= take_no_action_break_b~0.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_break_c <= take_no_action_break_c~0.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_ocimem_a <= take_no_action_ocimem_a~0.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_tracemem_a <= take_no_action_tracemem_a~0.DB_MAX_OUTPUT_PORT_TYPE
tdo <= tdo~0.DB_MAX_OUTPUT_PORT_TYPE


|ifv|nios:NIOS|fbus_avalon_slave_0_arbitrator:the_fbus_avalon_slave_0
clk => d1_reasons_to_wait.CLK
clk => d1_fbus_avalon_slave_0_end_xfer~reg0.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => Equal0.IN49
cpu_data_master_address_to_slave[3] => Equal0.IN48
cpu_data_master_address_to_slave[4] => Equal0.IN47
cpu_data_master_address_to_slave[5] => Equal0.IN46
cpu_data_master_address_to_slave[6] => Equal0.IN45
cpu_data_master_address_to_slave[7] => Equal0.IN44
cpu_data_master_address_to_slave[8] => Equal0.IN43
cpu_data_master_address_to_slave[9] => Equal0.IN42
cpu_data_master_address_to_slave[10] => Equal0.IN41
cpu_data_master_address_to_slave[11] => Equal0.IN40
cpu_data_master_address_to_slave[12] => Equal0.IN39
cpu_data_master_address_to_slave[13] => Equal0.IN38
cpu_data_master_address_to_slave[14] => Equal0.IN37
cpu_data_master_address_to_slave[15] => Equal0.IN36
cpu_data_master_address_to_slave[16] => Equal0.IN35
cpu_data_master_address_to_slave[17] => Equal0.IN34
cpu_data_master_address_to_slave[18] => Equal0.IN33
cpu_data_master_address_to_slave[19] => Equal0.IN32
cpu_data_master_address_to_slave[20] => Equal0.IN31
cpu_data_master_address_to_slave[21] => Equal0.IN30
cpu_data_master_address_to_slave[22] => Equal0.IN29
cpu_data_master_address_to_slave[23] => Equal0.IN28
cpu_data_master_address_to_slave[24] => Equal0.IN27
cpu_data_master_read => fbus_avalon_slave_0_in_a_read_cycle.IN0
cpu_data_master_read => internal_cpu_data_master_requests_fbus_avalon_slave_0~0.IN1
cpu_data_master_waitrequest => internal_cpu_data_master_qualified_request_fbus_avalon_slave_0~0.IN0
cpu_data_master_write => fbus_avalon_slave_0_write~0.IN0
cpu_data_master_write => internal_cpu_data_master_qualified_request_fbus_avalon_slave_0~0.IN1
cpu_data_master_write => internal_cpu_data_master_requests_fbus_avalon_slave_0~2.IN0
cpu_data_master_write => internal_cpu_data_master_requests_fbus_avalon_slave_0~0.IN0
cpu_data_master_writedata[0] => fbus_avalon_slave_0_writedata[0].DATAIN
cpu_data_master_writedata[1] => fbus_avalon_slave_0_writedata[1].DATAIN
cpu_data_master_writedata[2] => fbus_avalon_slave_0_writedata[2].DATAIN
cpu_data_master_writedata[3] => fbus_avalon_slave_0_writedata[3].DATAIN
cpu_data_master_writedata[4] => fbus_avalon_slave_0_writedata[4].DATAIN
cpu_data_master_writedata[5] => fbus_avalon_slave_0_writedata[5].DATAIN
cpu_data_master_writedata[6] => fbus_avalon_slave_0_writedata[6].DATAIN
cpu_data_master_writedata[7] => fbus_avalon_slave_0_writedata[7].DATAIN
cpu_data_master_writedata[8] => fbus_avalon_slave_0_writedata[8].DATAIN
cpu_data_master_writedata[9] => fbus_avalon_slave_0_writedata[9].DATAIN
cpu_data_master_writedata[10] => fbus_avalon_slave_0_writedata[10].DATAIN
cpu_data_master_writedata[11] => fbus_avalon_slave_0_writedata[11].DATAIN
cpu_data_master_writedata[12] => fbus_avalon_slave_0_writedata[12].DATAIN
cpu_data_master_writedata[13] => fbus_avalon_slave_0_writedata[13].DATAIN
cpu_data_master_writedata[14] => fbus_avalon_slave_0_writedata[14].DATAIN
cpu_data_master_writedata[15] => fbus_avalon_slave_0_writedata[15].DATAIN
cpu_data_master_writedata[16] => fbus_avalon_slave_0_writedata[16].DATAIN
cpu_data_master_writedata[17] => fbus_avalon_slave_0_writedata[17].DATAIN
cpu_data_master_writedata[18] => fbus_avalon_slave_0_writedata[18].DATAIN
cpu_data_master_writedata[19] => fbus_avalon_slave_0_writedata[19].DATAIN
cpu_data_master_writedata[20] => fbus_avalon_slave_0_writedata[20].DATAIN
cpu_data_master_writedata[21] => fbus_avalon_slave_0_writedata[21].DATAIN
cpu_data_master_writedata[22] => fbus_avalon_slave_0_writedata[22].DATAIN
cpu_data_master_writedata[23] => fbus_avalon_slave_0_writedata[23].DATAIN
cpu_data_master_writedata[24] => fbus_avalon_slave_0_writedata[24].DATAIN
cpu_data_master_writedata[25] => fbus_avalon_slave_0_writedata[25].DATAIN
cpu_data_master_writedata[26] => fbus_avalon_slave_0_writedata[26].DATAIN
cpu_data_master_writedata[27] => fbus_avalon_slave_0_writedata[27].DATAIN
cpu_data_master_writedata[28] => fbus_avalon_slave_0_writedata[28].DATAIN
cpu_data_master_writedata[29] => fbus_avalon_slave_0_writedata[29].DATAIN
cpu_data_master_writedata[30] => fbus_avalon_slave_0_writedata[30].DATAIN
cpu_data_master_writedata[31] => fbus_avalon_slave_0_writedata[31].DATAIN
reset_n => fbus_avalon_slave_0_reset_n.DATAIN
reset_n => d1_reasons_to_wait.ACLR
reset_n => d1_fbus_avalon_slave_0_end_xfer~reg0.PRESET
cpu_data_master_granted_fbus_avalon_slave_0 <= internal_cpu_data_master_qualified_request_fbus_avalon_slave_0~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_fbus_avalon_slave_0 <= internal_cpu_data_master_qualified_request_fbus_avalon_slave_0~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_fbus_avalon_slave_0 <= <GND>
cpu_data_master_requests_fbus_avalon_slave_0 <= internal_cpu_data_master_requests_fbus_avalon_slave_0~2.DB_MAX_OUTPUT_PORT_TYPE
d1_fbus_avalon_slave_0_end_xfer <= d1_fbus_avalon_slave_0_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
fbus_avalon_slave_0_chipselect <= internal_cpu_data_master_qualified_request_fbus_avalon_slave_0~1.DB_MAX_OUTPUT_PORT_TYPE
fbus_avalon_slave_0_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
fbus_avalon_slave_0_write <= fbus_avalon_slave_0_write~0.DB_MAX_OUTPUT_PORT_TYPE
fbus_avalon_slave_0_writedata[0] <= cpu_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
fbus_avalon_slave_0_writedata[1] <= cpu_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
fbus_avalon_slave_0_writedata[2] <= cpu_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
fbus_avalon_slave_0_writedata[3] <= cpu_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
fbus_avalon_slave_0_writedata[4] <= cpu_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
fbus_avalon_slave_0_writedata[5] <= cpu_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
fbus_avalon_slave_0_writedata[6] <= cpu_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
fbus_avalon_slave_0_writedata[7] <= cpu_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
fbus_avalon_slave_0_writedata[8] <= cpu_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
fbus_avalon_slave_0_writedata[9] <= cpu_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
fbus_avalon_slave_0_writedata[10] <= cpu_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
fbus_avalon_slave_0_writedata[11] <= cpu_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
fbus_avalon_slave_0_writedata[12] <= cpu_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
fbus_avalon_slave_0_writedata[13] <= cpu_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
fbus_avalon_slave_0_writedata[14] <= cpu_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
fbus_avalon_slave_0_writedata[15] <= cpu_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
fbus_avalon_slave_0_writedata[16] <= cpu_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
fbus_avalon_slave_0_writedata[17] <= cpu_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
fbus_avalon_slave_0_writedata[18] <= cpu_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
fbus_avalon_slave_0_writedata[19] <= cpu_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
fbus_avalon_slave_0_writedata[20] <= cpu_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
fbus_avalon_slave_0_writedata[21] <= cpu_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
fbus_avalon_slave_0_writedata[22] <= cpu_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
fbus_avalon_slave_0_writedata[23] <= cpu_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
fbus_avalon_slave_0_writedata[24] <= cpu_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
fbus_avalon_slave_0_writedata[25] <= cpu_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
fbus_avalon_slave_0_writedata[26] <= cpu_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
fbus_avalon_slave_0_writedata[27] <= cpu_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
fbus_avalon_slave_0_writedata[28] <= cpu_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
fbus_avalon_slave_0_writedata[29] <= cpu_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
fbus_avalon_slave_0_writedata[30] <= cpu_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
fbus_avalon_slave_0_writedata[31] <= cpu_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE


|ifv|nios:NIOS|fbus:the_fbus
chipselect => de2_ifm_bus:the_de2_ifm_bus.chipselect
clk => de2_ifm_bus:the_de2_ifm_bus.clk
data[0] => de2_ifm_bus:the_de2_ifm_bus.data[0]
data[1] => de2_ifm_bus:the_de2_ifm_bus.data[1]
data[2] => de2_ifm_bus:the_de2_ifm_bus.data[2]
data[3] => de2_ifm_bus:the_de2_ifm_bus.data[3]
data[4] => de2_ifm_bus:the_de2_ifm_bus.data[4]
data[5] => de2_ifm_bus:the_de2_ifm_bus.data[5]
data[6] => de2_ifm_bus:the_de2_ifm_bus.data[6]
data[7] => de2_ifm_bus:the_de2_ifm_bus.data[7]
data[8] => de2_ifm_bus:the_de2_ifm_bus.data[8]
data[9] => de2_ifm_bus:the_de2_ifm_bus.data[9]
data[10] => de2_ifm_bus:the_de2_ifm_bus.data[10]
data[11] => de2_ifm_bus:the_de2_ifm_bus.data[11]
data[12] => de2_ifm_bus:the_de2_ifm_bus.data[12]
data[13] => de2_ifm_bus:the_de2_ifm_bus.data[13]
data[14] => de2_ifm_bus:the_de2_ifm_bus.data[14]
data[15] => de2_ifm_bus:the_de2_ifm_bus.data[15]
data[16] => de2_ifm_bus:the_de2_ifm_bus.data[16]
data[17] => de2_ifm_bus:the_de2_ifm_bus.data[17]
data[18] => de2_ifm_bus:the_de2_ifm_bus.data[18]
data[19] => de2_ifm_bus:the_de2_ifm_bus.data[19]
data[20] => de2_ifm_bus:the_de2_ifm_bus.data[20]
data[21] => de2_ifm_bus:the_de2_ifm_bus.data[21]
data[22] => de2_ifm_bus:the_de2_ifm_bus.data[22]
data[23] => de2_ifm_bus:the_de2_ifm_bus.data[23]
data[24] => de2_ifm_bus:the_de2_ifm_bus.data[24]
data[25] => de2_ifm_bus:the_de2_ifm_bus.data[25]
data[26] => de2_ifm_bus:the_de2_ifm_bus.data[26]
data[27] => de2_ifm_bus:the_de2_ifm_bus.data[27]
data[28] => de2_ifm_bus:the_de2_ifm_bus.data[28]
data[29] => de2_ifm_bus:the_de2_ifm_bus.data[29]
data[30] => de2_ifm_bus:the_de2_ifm_bus.data[30]
data[31] => de2_ifm_bus:the_de2_ifm_bus.data[31]
reset_n => de2_ifm_bus:the_de2_ifm_bus.reset_n
write => de2_ifm_bus:the_de2_ifm_bus.write
adiff[0] <= de2_ifm_bus:the_de2_ifm_bus.adiff[0]
adiff[1] <= de2_ifm_bus:the_de2_ifm_bus.adiff[1]
adiff[2] <= de2_ifm_bus:the_de2_ifm_bus.adiff[2]
adiff[3] <= de2_ifm_bus:the_de2_ifm_bus.adiff[3]
adiff[4] <= de2_ifm_bus:the_de2_ifm_bus.adiff[4]
adiff[5] <= de2_ifm_bus:the_de2_ifm_bus.adiff[5]
adiff[6] <= de2_ifm_bus:the_de2_ifm_bus.adiff[6]
adiff[7] <= de2_ifm_bus:the_de2_ifm_bus.adiff[7]
adiff[8] <= de2_ifm_bus:the_de2_ifm_bus.adiff[8]
adiff[9] <= de2_ifm_bus:the_de2_ifm_bus.adiff[9]
adiff[10] <= de2_ifm_bus:the_de2_ifm_bus.adiff[10]
adiff[11] <= de2_ifm_bus:the_de2_ifm_bus.adiff[11]
adiff[12] <= de2_ifm_bus:the_de2_ifm_bus.adiff[12]
adiff[13] <= de2_ifm_bus:the_de2_ifm_bus.adiff[13]
adiff[14] <= de2_ifm_bus:the_de2_ifm_bus.adiff[14]
adiff[15] <= de2_ifm_bus:the_de2_ifm_bus.adiff[15]
adiff[16] <= de2_ifm_bus:the_de2_ifm_bus.adiff[16]
adiff[17] <= de2_ifm_bus:the_de2_ifm_bus.adiff[17]
adiff[18] <= de2_ifm_bus:the_de2_ifm_bus.adiff[18]
adiff[19] <= de2_ifm_bus:the_de2_ifm_bus.adiff[19]
adiff[20] <= de2_ifm_bus:the_de2_ifm_bus.adiff[20]
adiff[21] <= de2_ifm_bus:the_de2_ifm_bus.adiff[21]
adiff[22] <= de2_ifm_bus:the_de2_ifm_bus.adiff[22]
adiff[23] <= de2_ifm_bus:the_de2_ifm_bus.adiff[23]
adiff[24] <= de2_ifm_bus:the_de2_ifm_bus.adiff[24]
adiff[25] <= de2_ifm_bus:the_de2_ifm_bus.adiff[25]
adiff[26] <= de2_ifm_bus:the_de2_ifm_bus.adiff[26]
adiff[27] <= de2_ifm_bus:the_de2_ifm_bus.adiff[27]
adiff[28] <= de2_ifm_bus:the_de2_ifm_bus.adiff[28]
adiff[29] <= de2_ifm_bus:the_de2_ifm_bus.adiff[29]
adiff[30] <= de2_ifm_bus:the_de2_ifm_bus.adiff[30]
adiff[31] <= de2_ifm_bus:the_de2_ifm_bus.adiff[31]
adiff[32] <= de2_ifm_bus:the_de2_ifm_bus.adiff[32]
adiff[33] <= de2_ifm_bus:the_de2_ifm_bus.adiff[33]
adiff[34] <= de2_ifm_bus:the_de2_ifm_bus.adiff[34]
adiff[35] <= de2_ifm_bus:the_de2_ifm_bus.adiff[35]
aleap[0] <= de2_ifm_bus:the_de2_ifm_bus.aleap[0]
aleap[1] <= de2_ifm_bus:the_de2_ifm_bus.aleap[1]
aleap[2] <= de2_ifm_bus:the_de2_ifm_bus.aleap[2]
aleap[3] <= de2_ifm_bus:the_de2_ifm_bus.aleap[3]
aleap[4] <= de2_ifm_bus:the_de2_ifm_bus.aleap[4]
aleap[5] <= de2_ifm_bus:the_de2_ifm_bus.aleap[5]
aleap[6] <= de2_ifm_bus:the_de2_ifm_bus.aleap[6]
aleap[7] <= de2_ifm_bus:the_de2_ifm_bus.aleap[7]
aleap[8] <= de2_ifm_bus:the_de2_ifm_bus.aleap[8]
aleap[9] <= de2_ifm_bus:the_de2_ifm_bus.aleap[9]
amin[0] <= de2_ifm_bus:the_de2_ifm_bus.amin[0]
amin[1] <= de2_ifm_bus:the_de2_ifm_bus.amin[1]
amin[2] <= de2_ifm_bus:the_de2_ifm_bus.amin[2]
amin[3] <= de2_ifm_bus:the_de2_ifm_bus.amin[3]
amin[4] <= de2_ifm_bus:the_de2_ifm_bus.amin[4]
amin[5] <= de2_ifm_bus:the_de2_ifm_bus.amin[5]
amin[6] <= de2_ifm_bus:the_de2_ifm_bus.amin[6]
amin[7] <= de2_ifm_bus:the_de2_ifm_bus.amin[7]
amin[8] <= de2_ifm_bus:the_de2_ifm_bus.amin[8]
amin[9] <= de2_ifm_bus:the_de2_ifm_bus.amin[9]
amin[10] <= de2_ifm_bus:the_de2_ifm_bus.amin[10]
amin[11] <= de2_ifm_bus:the_de2_ifm_bus.amin[11]
amin[12] <= de2_ifm_bus:the_de2_ifm_bus.amin[12]
amin[13] <= de2_ifm_bus:the_de2_ifm_bus.amin[13]
amin[14] <= de2_ifm_bus:the_de2_ifm_bus.amin[14]
amin[15] <= de2_ifm_bus:the_de2_ifm_bus.amin[15]
amin[16] <= de2_ifm_bus:the_de2_ifm_bus.amin[16]
amin[17] <= de2_ifm_bus:the_de2_ifm_bus.amin[17]
amin[18] <= de2_ifm_bus:the_de2_ifm_bus.amin[18]
amin[19] <= de2_ifm_bus:the_de2_ifm_bus.amin[19]
amin[20] <= de2_ifm_bus:the_de2_ifm_bus.amin[20]
amin[21] <= de2_ifm_bus:the_de2_ifm_bus.amin[21]
amin[22] <= de2_ifm_bus:the_de2_ifm_bus.amin[22]
amin[23] <= de2_ifm_bus:the_de2_ifm_bus.amin[23]
amin[24] <= de2_ifm_bus:the_de2_ifm_bus.amin[24]
amin[25] <= de2_ifm_bus:the_de2_ifm_bus.amin[25]
amin[26] <= de2_ifm_bus:the_de2_ifm_bus.amin[26]
amin[27] <= de2_ifm_bus:the_de2_ifm_bus.amin[27]
amin[28] <= de2_ifm_bus:the_de2_ifm_bus.amin[28]
amin[29] <= de2_ifm_bus:the_de2_ifm_bus.amin[29]
amin[30] <= de2_ifm_bus:the_de2_ifm_bus.amin[30]
amin[31] <= de2_ifm_bus:the_de2_ifm_bus.amin[31]
amin[32] <= de2_ifm_bus:the_de2_ifm_bus.amin[32]
amin[33] <= de2_ifm_bus:the_de2_ifm_bus.amin[33]
amin[34] <= de2_ifm_bus:the_de2_ifm_bus.amin[34]
amin[35] <= de2_ifm_bus:the_de2_ifm_bus.amin[35]
bdiff[0] <= de2_ifm_bus:the_de2_ifm_bus.bdiff[0]
bdiff[1] <= de2_ifm_bus:the_de2_ifm_bus.bdiff[1]
bdiff[2] <= de2_ifm_bus:the_de2_ifm_bus.bdiff[2]
bdiff[3] <= de2_ifm_bus:the_de2_ifm_bus.bdiff[3]
bdiff[4] <= de2_ifm_bus:the_de2_ifm_bus.bdiff[4]
bdiff[5] <= de2_ifm_bus:the_de2_ifm_bus.bdiff[5]
bdiff[6] <= de2_ifm_bus:the_de2_ifm_bus.bdiff[6]
bdiff[7] <= de2_ifm_bus:the_de2_ifm_bus.bdiff[7]
bdiff[8] <= de2_ifm_bus:the_de2_ifm_bus.bdiff[8]
bdiff[9] <= de2_ifm_bus:the_de2_ifm_bus.bdiff[9]
bdiff[10] <= de2_ifm_bus:the_de2_ifm_bus.bdiff[10]
bdiff[11] <= de2_ifm_bus:the_de2_ifm_bus.bdiff[11]
bdiff[12] <= de2_ifm_bus:the_de2_ifm_bus.bdiff[12]
bdiff[13] <= de2_ifm_bus:the_de2_ifm_bus.bdiff[13]
bdiff[14] <= de2_ifm_bus:the_de2_ifm_bus.bdiff[14]
bdiff[15] <= de2_ifm_bus:the_de2_ifm_bus.bdiff[15]
bdiff[16] <= de2_ifm_bus:the_de2_ifm_bus.bdiff[16]
bdiff[17] <= de2_ifm_bus:the_de2_ifm_bus.bdiff[17]
bdiff[18] <= de2_ifm_bus:the_de2_ifm_bus.bdiff[18]
bdiff[19] <= de2_ifm_bus:the_de2_ifm_bus.bdiff[19]
bdiff[20] <= de2_ifm_bus:the_de2_ifm_bus.bdiff[20]
bdiff[21] <= de2_ifm_bus:the_de2_ifm_bus.bdiff[21]
bdiff[22] <= de2_ifm_bus:the_de2_ifm_bus.bdiff[22]
bdiff[23] <= de2_ifm_bus:the_de2_ifm_bus.bdiff[23]
bdiff[24] <= de2_ifm_bus:the_de2_ifm_bus.bdiff[24]
bdiff[25] <= de2_ifm_bus:the_de2_ifm_bus.bdiff[25]
bdiff[26] <= de2_ifm_bus:the_de2_ifm_bus.bdiff[26]
bdiff[27] <= de2_ifm_bus:the_de2_ifm_bus.bdiff[27]
bdiff[28] <= de2_ifm_bus:the_de2_ifm_bus.bdiff[28]
bdiff[29] <= de2_ifm_bus:the_de2_ifm_bus.bdiff[29]
bdiff[30] <= de2_ifm_bus:the_de2_ifm_bus.bdiff[30]
bdiff[31] <= de2_ifm_bus:the_de2_ifm_bus.bdiff[31]
bdiff[32] <= de2_ifm_bus:the_de2_ifm_bus.bdiff[32]
bdiff[33] <= de2_ifm_bus:the_de2_ifm_bus.bdiff[33]
bdiff[34] <= de2_ifm_bus:the_de2_ifm_bus.bdiff[34]
bdiff[35] <= de2_ifm_bus:the_de2_ifm_bus.bdiff[35]
bleap[0] <= de2_ifm_bus:the_de2_ifm_bus.bleap[0]
bleap[1] <= de2_ifm_bus:the_de2_ifm_bus.bleap[1]
bleap[2] <= de2_ifm_bus:the_de2_ifm_bus.bleap[2]
bleap[3] <= de2_ifm_bus:the_de2_ifm_bus.bleap[3]
bleap[4] <= de2_ifm_bus:the_de2_ifm_bus.bleap[4]
bleap[5] <= de2_ifm_bus:the_de2_ifm_bus.bleap[5]
bleap[6] <= de2_ifm_bus:the_de2_ifm_bus.bleap[6]
bleap[7] <= de2_ifm_bus:the_de2_ifm_bus.bleap[7]
bleap[8] <= de2_ifm_bus:the_de2_ifm_bus.bleap[8]
bleap[9] <= de2_ifm_bus:the_de2_ifm_bus.bleap[9]
bmin[0] <= de2_ifm_bus:the_de2_ifm_bus.bmin[0]
bmin[1] <= de2_ifm_bus:the_de2_ifm_bus.bmin[1]
bmin[2] <= de2_ifm_bus:the_de2_ifm_bus.bmin[2]
bmin[3] <= de2_ifm_bus:the_de2_ifm_bus.bmin[3]
bmin[4] <= de2_ifm_bus:the_de2_ifm_bus.bmin[4]
bmin[5] <= de2_ifm_bus:the_de2_ifm_bus.bmin[5]
bmin[6] <= de2_ifm_bus:the_de2_ifm_bus.bmin[6]
bmin[7] <= de2_ifm_bus:the_de2_ifm_bus.bmin[7]
bmin[8] <= de2_ifm_bus:the_de2_ifm_bus.bmin[8]
bmin[9] <= de2_ifm_bus:the_de2_ifm_bus.bmin[9]
bmin[10] <= de2_ifm_bus:the_de2_ifm_bus.bmin[10]
bmin[11] <= de2_ifm_bus:the_de2_ifm_bus.bmin[11]
bmin[12] <= de2_ifm_bus:the_de2_ifm_bus.bmin[12]
bmin[13] <= de2_ifm_bus:the_de2_ifm_bus.bmin[13]
bmin[14] <= de2_ifm_bus:the_de2_ifm_bus.bmin[14]
bmin[15] <= de2_ifm_bus:the_de2_ifm_bus.bmin[15]
bmin[16] <= de2_ifm_bus:the_de2_ifm_bus.bmin[16]
bmin[17] <= de2_ifm_bus:the_de2_ifm_bus.bmin[17]
bmin[18] <= de2_ifm_bus:the_de2_ifm_bus.bmin[18]
bmin[19] <= de2_ifm_bus:the_de2_ifm_bus.bmin[19]
bmin[20] <= de2_ifm_bus:the_de2_ifm_bus.bmin[20]
bmin[21] <= de2_ifm_bus:the_de2_ifm_bus.bmin[21]
bmin[22] <= de2_ifm_bus:the_de2_ifm_bus.bmin[22]
bmin[23] <= de2_ifm_bus:the_de2_ifm_bus.bmin[23]
bmin[24] <= de2_ifm_bus:the_de2_ifm_bus.bmin[24]
bmin[25] <= de2_ifm_bus:the_de2_ifm_bus.bmin[25]
bmin[26] <= de2_ifm_bus:the_de2_ifm_bus.bmin[26]
bmin[27] <= de2_ifm_bus:the_de2_ifm_bus.bmin[27]
bmin[28] <= de2_ifm_bus:the_de2_ifm_bus.bmin[28]
bmin[29] <= de2_ifm_bus:the_de2_ifm_bus.bmin[29]
bmin[30] <= de2_ifm_bus:the_de2_ifm_bus.bmin[30]
bmin[31] <= de2_ifm_bus:the_de2_ifm_bus.bmin[31]
bmin[32] <= de2_ifm_bus:the_de2_ifm_bus.bmin[32]
bmin[33] <= de2_ifm_bus:the_de2_ifm_bus.bmin[33]
bmin[34] <= de2_ifm_bus:the_de2_ifm_bus.bmin[34]
bmin[35] <= de2_ifm_bus:the_de2_ifm_bus.bmin[35]
cio[0] <= de2_ifm_bus:the_de2_ifm_bus.cio[0]
cio[1] <= de2_ifm_bus:the_de2_ifm_bus.cio[1]
cio[2] <= de2_ifm_bus:the_de2_ifm_bus.cio[2]
cio[3] <= de2_ifm_bus:the_de2_ifm_bus.cio[3]
cio[4] <= de2_ifm_bus:the_de2_ifm_bus.cio[4]
cio[5] <= de2_ifm_bus:the_de2_ifm_bus.cio[5]
cio[6] <= de2_ifm_bus:the_de2_ifm_bus.cio[6]
cio[7] <= de2_ifm_bus:the_de2_ifm_bus.cio[7]
cio[8] <= de2_ifm_bus:the_de2_ifm_bus.cio[8]
cio[9] <= de2_ifm_bus:the_de2_ifm_bus.cio[9]
cio[10] <= de2_ifm_bus:the_de2_ifm_bus.cio[10]
cio[11] <= de2_ifm_bus:the_de2_ifm_bus.cio[11]
cio[12] <= de2_ifm_bus:the_de2_ifm_bus.cio[12]
cio[13] <= de2_ifm_bus:the_de2_ifm_bus.cio[13]
cio[14] <= de2_ifm_bus:the_de2_ifm_bus.cio[14]
cio[15] <= de2_ifm_bus:the_de2_ifm_bus.cio[15]
cio[16] <= de2_ifm_bus:the_de2_ifm_bus.cio[16]
cio[17] <= de2_ifm_bus:the_de2_ifm_bus.cio[17]
cio[18] <= de2_ifm_bus:the_de2_ifm_bus.cio[18]
cio[19] <= de2_ifm_bus:the_de2_ifm_bus.cio[19]
cio[20] <= de2_ifm_bus:the_de2_ifm_bus.cio[20]
cio[21] <= de2_ifm_bus:the_de2_ifm_bus.cio[21]
cio[22] <= de2_ifm_bus:the_de2_ifm_bus.cio[22]
cio[23] <= de2_ifm_bus:the_de2_ifm_bus.cio[23]
cio[24] <= de2_ifm_bus:the_de2_ifm_bus.cio[24]
cio[25] <= de2_ifm_bus:the_de2_ifm_bus.cio[25]
cio[26] <= de2_ifm_bus:the_de2_ifm_bus.cio[26]
cio[27] <= de2_ifm_bus:the_de2_ifm_bus.cio[27]
cio[28] <= de2_ifm_bus:the_de2_ifm_bus.cio[28]
cio[29] <= de2_ifm_bus:the_de2_ifm_bus.cio[29]
cio[30] <= de2_ifm_bus:the_de2_ifm_bus.cio[30]
cio[31] <= de2_ifm_bus:the_de2_ifm_bus.cio[31]
cio[32] <= de2_ifm_bus:the_de2_ifm_bus.cio[32]
cio[33] <= de2_ifm_bus:the_de2_ifm_bus.cio[33]
cio[34] <= de2_ifm_bus:the_de2_ifm_bus.cio[34]
cio[35] <= de2_ifm_bus:the_de2_ifm_bus.cio[35]
cro[0] <= de2_ifm_bus:the_de2_ifm_bus.cro[0]
cro[1] <= de2_ifm_bus:the_de2_ifm_bus.cro[1]
cro[2] <= de2_ifm_bus:the_de2_ifm_bus.cro[2]
cro[3] <= de2_ifm_bus:the_de2_ifm_bus.cro[3]
cro[4] <= de2_ifm_bus:the_de2_ifm_bus.cro[4]
cro[5] <= de2_ifm_bus:the_de2_ifm_bus.cro[5]
cro[6] <= de2_ifm_bus:the_de2_ifm_bus.cro[6]
cro[7] <= de2_ifm_bus:the_de2_ifm_bus.cro[7]
cro[8] <= de2_ifm_bus:the_de2_ifm_bus.cro[8]
cro[9] <= de2_ifm_bus:the_de2_ifm_bus.cro[9]
cro[10] <= de2_ifm_bus:the_de2_ifm_bus.cro[10]
cro[11] <= de2_ifm_bus:the_de2_ifm_bus.cro[11]
cro[12] <= de2_ifm_bus:the_de2_ifm_bus.cro[12]
cro[13] <= de2_ifm_bus:the_de2_ifm_bus.cro[13]
cro[14] <= de2_ifm_bus:the_de2_ifm_bus.cro[14]
cro[15] <= de2_ifm_bus:the_de2_ifm_bus.cro[15]
cro[16] <= de2_ifm_bus:the_de2_ifm_bus.cro[16]
cro[17] <= de2_ifm_bus:the_de2_ifm_bus.cro[17]
cro[18] <= de2_ifm_bus:the_de2_ifm_bus.cro[18]
cro[19] <= de2_ifm_bus:the_de2_ifm_bus.cro[19]
cro[20] <= de2_ifm_bus:the_de2_ifm_bus.cro[20]
cro[21] <= de2_ifm_bus:the_de2_ifm_bus.cro[21]
cro[22] <= de2_ifm_bus:the_de2_ifm_bus.cro[22]
cro[23] <= de2_ifm_bus:the_de2_ifm_bus.cro[23]
cro[24] <= de2_ifm_bus:the_de2_ifm_bus.cro[24]
cro[25] <= de2_ifm_bus:the_de2_ifm_bus.cro[25]
cro[26] <= de2_ifm_bus:the_de2_ifm_bus.cro[26]
cro[27] <= de2_ifm_bus:the_de2_ifm_bus.cro[27]
cro[28] <= de2_ifm_bus:the_de2_ifm_bus.cro[28]
cro[29] <= de2_ifm_bus:the_de2_ifm_bus.cro[29]
cro[30] <= de2_ifm_bus:the_de2_ifm_bus.cro[30]
cro[31] <= de2_ifm_bus:the_de2_ifm_bus.cro[31]
cro[32] <= de2_ifm_bus:the_de2_ifm_bus.cro[32]
cro[33] <= de2_ifm_bus:the_de2_ifm_bus.cro[33]
cro[34] <= de2_ifm_bus:the_de2_ifm_bus.cro[34]
cro[35] <= de2_ifm_bus:the_de2_ifm_bus.cro[35]
expdata <= de2_ifm_bus:the_de2_ifm_bus.expdata


|ifv|nios:NIOS|fbus:the_fbus|de2_ifm_bus:the_de2_ifm_bus
clk => new_data.CLK
clk => a_min[35].CLK
clk => a_min[34].CLK
clk => a_min[33].CLK
clk => a_min[32].CLK
clk => a_min[31].CLK
clk => a_min[30].CLK
clk => a_min[29].CLK
clk => a_min[28].CLK
clk => a_min[27].CLK
clk => a_min[26].CLK
clk => a_min[25].CLK
clk => a_min[24].CLK
clk => a_min[23].CLK
clk => a_min[22].CLK
clk => a_min[21].CLK
clk => a_min[20].CLK
clk => a_min[19].CLK
clk => a_min[18].CLK
clk => a_min[17].CLK
clk => a_min[16].CLK
clk => a_min[15].CLK
clk => a_min[14].CLK
clk => a_min[13].CLK
clk => a_min[12].CLK
clk => a_min[11].CLK
clk => a_min[10].CLK
clk => a_min[9].CLK
clk => a_min[8].CLK
clk => a_min[7].CLK
clk => a_min[6].CLK
clk => a_min[5].CLK
clk => a_min[4].CLK
clk => a_min[3].CLK
clk => a_min[2].CLK
clk => a_min[1].CLK
clk => a_min[0].CLK
clk => b_min[35].CLK
clk => b_min[34].CLK
clk => b_min[33].CLK
clk => b_min[32].CLK
clk => b_min[31].CLK
clk => b_min[30].CLK
clk => b_min[29].CLK
clk => b_min[28].CLK
clk => b_min[27].CLK
clk => b_min[26].CLK
clk => b_min[25].CLK
clk => b_min[24].CLK
clk => b_min[23].CLK
clk => b_min[22].CLK
clk => b_min[21].CLK
clk => b_min[20].CLK
clk => b_min[19].CLK
clk => b_min[18].CLK
clk => b_min[17].CLK
clk => b_min[16].CLK
clk => b_min[15].CLK
clk => b_min[14].CLK
clk => b_min[13].CLK
clk => b_min[12].CLK
clk => b_min[11].CLK
clk => b_min[10].CLK
clk => b_min[9].CLK
clk => b_min[8].CLK
clk => b_min[7].CLK
clk => b_min[6].CLK
clk => b_min[5].CLK
clk => b_min[4].CLK
clk => b_min[3].CLK
clk => b_min[2].CLK
clk => b_min[1].CLK
clk => b_min[0].CLK
clk => a_diff[35].CLK
clk => a_diff[34].CLK
clk => a_diff[33].CLK
clk => a_diff[32].CLK
clk => a_diff[31].CLK
clk => a_diff[30].CLK
clk => a_diff[29].CLK
clk => a_diff[28].CLK
clk => a_diff[27].CLK
clk => a_diff[26].CLK
clk => a_diff[25].CLK
clk => a_diff[24].CLK
clk => a_diff[23].CLK
clk => a_diff[22].CLK
clk => a_diff[21].CLK
clk => a_diff[20].CLK
clk => a_diff[19].CLK
clk => a_diff[18].CLK
clk => a_diff[17].CLK
clk => a_diff[16].CLK
clk => a_diff[15].CLK
clk => a_diff[14].CLK
clk => a_diff[13].CLK
clk => a_diff[12].CLK
clk => a_diff[11].CLK
clk => a_diff[10].CLK
clk => a_diff[9].CLK
clk => a_diff[8].CLK
clk => a_diff[7].CLK
clk => a_diff[6].CLK
clk => a_diff[5].CLK
clk => a_diff[4].CLK
clk => a_diff[3].CLK
clk => a_diff[2].CLK
clk => a_diff[1].CLK
clk => a_diff[0].CLK
clk => b_diff[35].CLK
clk => b_diff[34].CLK
clk => b_diff[33].CLK
clk => b_diff[32].CLK
clk => b_diff[31].CLK
clk => b_diff[30].CLK
clk => b_diff[29].CLK
clk => b_diff[28].CLK
clk => b_diff[27].CLK
clk => b_diff[26].CLK
clk => b_diff[25].CLK
clk => b_diff[24].CLK
clk => b_diff[23].CLK
clk => b_diff[22].CLK
clk => b_diff[21].CLK
clk => b_diff[20].CLK
clk => b_diff[19].CLK
clk => b_diff[18].CLK
clk => b_diff[17].CLK
clk => b_diff[16].CLK
clk => b_diff[15].CLK
clk => b_diff[14].CLK
clk => b_diff[13].CLK
clk => b_diff[12].CLK
clk => b_diff[11].CLK
clk => b_diff[10].CLK
clk => b_diff[9].CLK
clk => b_diff[8].CLK
clk => b_diff[7].CLK
clk => b_diff[6].CLK
clk => b_diff[5].CLK
clk => b_diff[4].CLK
clk => b_diff[3].CLK
clk => b_diff[2].CLK
clk => b_diff[1].CLK
clk => b_diff[0].CLK
clk => a_leap[9].CLK
clk => a_leap[8].CLK
clk => a_leap[7].CLK
clk => a_leap[6].CLK
clk => a_leap[5].CLK
clk => a_leap[4].CLK
clk => a_leap[3].CLK
clk => a_leap[2].CLK
clk => a_leap[1].CLK
clk => a_leap[0].CLK
clk => b_leap[9].CLK
clk => b_leap[8].CLK
clk => b_leap[7].CLK
clk => b_leap[6].CLK
clk => b_leap[5].CLK
clk => b_leap[4].CLK
clk => b_leap[3].CLK
clk => b_leap[2].CLK
clk => b_leap[1].CLK
clk => b_leap[0].CLK
clk => cr[35].CLK
clk => cr[34].CLK
clk => cr[33].CLK
clk => cr[32].CLK
clk => cr[31].CLK
clk => cr[30].CLK
clk => cr[29].CLK
clk => cr[28].CLK
clk => cr[27].CLK
clk => cr[26].CLK
clk => cr[25].CLK
clk => cr[24].CLK
clk => cr[23].CLK
clk => cr[22].CLK
clk => cr[21].CLK
clk => cr[20].CLK
clk => cr[19].CLK
clk => cr[18].CLK
clk => cr[17].CLK
clk => cr[16].CLK
clk => cr[15].CLK
clk => cr[14].CLK
clk => cr[13].CLK
clk => cr[12].CLK
clk => cr[11].CLK
clk => cr[10].CLK
clk => cr[9].CLK
clk => cr[8].CLK
clk => cr[7].CLK
clk => cr[6].CLK
clk => cr[5].CLK
clk => cr[4].CLK
clk => cr[3].CLK
clk => cr[2].CLK
clk => cr[1].CLK
clk => cr[0].CLK
clk => ci[35].CLK
clk => ci[34].CLK
clk => ci[33].CLK
clk => ci[32].CLK
clk => ci[31].CLK
clk => ci[30].CLK
clk => ci[29].CLK
clk => ci[28].CLK
clk => ci[27].CLK
clk => ci[26].CLK
clk => ci[25].CLK
clk => ci[24].CLK
clk => ci[23].CLK
clk => ci[22].CLK
clk => ci[21].CLK
clk => ci[20].CLK
clk => ci[19].CLK
clk => ci[18].CLK
clk => ci[17].CLK
clk => ci[16].CLK
clk => ci[15].CLK
clk => ci[14].CLK
clk => ci[13].CLK
clk => ci[12].CLK
clk => ci[11].CLK
clk => ci[10].CLK
clk => ci[9].CLK
clk => ci[8].CLK
clk => ci[7].CLK
clk => ci[6].CLK
clk => ci[5].CLK
clk => ci[4].CLK
clk => ci[3].CLK
clk => ci[2].CLK
clk => ci[1].CLK
clk => ci[0].CLK
reset_n => new_data~14.OUTPUTSELECT
reset_n => ci~521.OUTPUTSELECT
reset_n => ci~520.OUTPUTSELECT
reset_n => ci~519.OUTPUTSELECT
reset_n => ci~518.OUTPUTSELECT
reset_n => ci~517.OUTPUTSELECT
reset_n => ci~516.OUTPUTSELECT
reset_n => ci~515.OUTPUTSELECT
reset_n => ci~514.OUTPUTSELECT
reset_n => ci~513.OUTPUTSELECT
reset_n => ci~512.OUTPUTSELECT
reset_n => ci~511.OUTPUTSELECT
reset_n => ci~510.OUTPUTSELECT
reset_n => ci~509.OUTPUTSELECT
reset_n => ci~508.OUTPUTSELECT
reset_n => ci~507.OUTPUTSELECT
reset_n => ci~506.OUTPUTSELECT
reset_n => ci~505.OUTPUTSELECT
reset_n => ci~504.OUTPUTSELECT
reset_n => ci~503.OUTPUTSELECT
reset_n => ci~502.OUTPUTSELECT
reset_n => ci~501.OUTPUTSELECT
reset_n => ci~500.OUTPUTSELECT
reset_n => ci~499.OUTPUTSELECT
reset_n => ci~498.OUTPUTSELECT
reset_n => ci~497.OUTPUTSELECT
reset_n => ci~496.OUTPUTSELECT
reset_n => ci~495.OUTPUTSELECT
reset_n => ci~494.OUTPUTSELECT
reset_n => ci~493.OUTPUTSELECT
reset_n => ci~492.OUTPUTSELECT
reset_n => ci~491.OUTPUTSELECT
reset_n => ci~490.OUTPUTSELECT
reset_n => ci~489.OUTPUTSELECT
reset_n => ci~488.OUTPUTSELECT
reset_n => ci~487.OUTPUTSELECT
reset_n => ci~486.OUTPUTSELECT
reset_n => cr~449.OUTPUTSELECT
reset_n => cr~448.OUTPUTSELECT
reset_n => cr~447.OUTPUTSELECT
reset_n => cr~446.OUTPUTSELECT
reset_n => cr~445.OUTPUTSELECT
reset_n => cr~444.OUTPUTSELECT
reset_n => cr~443.OUTPUTSELECT
reset_n => cr~442.OUTPUTSELECT
reset_n => cr~441.OUTPUTSELECT
reset_n => cr~440.OUTPUTSELECT
reset_n => cr~439.OUTPUTSELECT
reset_n => cr~438.OUTPUTSELECT
reset_n => cr~437.OUTPUTSELECT
reset_n => cr~436.OUTPUTSELECT
reset_n => cr~435.OUTPUTSELECT
reset_n => cr~434.OUTPUTSELECT
reset_n => cr~433.OUTPUTSELECT
reset_n => cr~432.OUTPUTSELECT
reset_n => cr~431.OUTPUTSELECT
reset_n => cr~430.OUTPUTSELECT
reset_n => cr~429.OUTPUTSELECT
reset_n => cr~428.OUTPUTSELECT
reset_n => cr~427.OUTPUTSELECT
reset_n => cr~426.OUTPUTSELECT
reset_n => cr~425.OUTPUTSELECT
reset_n => cr~424.OUTPUTSELECT
reset_n => cr~423.OUTPUTSELECT
reset_n => cr~422.OUTPUTSELECT
reset_n => cr~421.OUTPUTSELECT
reset_n => cr~420.OUTPUTSELECT
reset_n => cr~419.OUTPUTSELECT
reset_n => cr~418.OUTPUTSELECT
reset_n => cr~417.OUTPUTSELECT
reset_n => cr~416.OUTPUTSELECT
reset_n => cr~415.OUTPUTSELECT
reset_n => cr~414.OUTPUTSELECT
reset_n => b_leap~109.OUTPUTSELECT
reset_n => b_leap~108.OUTPUTSELECT
reset_n => b_leap~107.OUTPUTSELECT
reset_n => b_leap~106.OUTPUTSELECT
reset_n => b_leap~105.OUTPUTSELECT
reset_n => b_leap~104.OUTPUTSELECT
reset_n => b_leap~103.OUTPUTSELECT
reset_n => b_leap~102.OUTPUTSELECT
reset_n => b_leap~101.OUTPUTSELECT
reset_n => b_leap~100.OUTPUTSELECT
reset_n => a_leap~109.OUTPUTSELECT
reset_n => a_leap~108.OUTPUTSELECT
reset_n => a_leap~107.OUTPUTSELECT
reset_n => a_leap~106.OUTPUTSELECT
reset_n => a_leap~105.OUTPUTSELECT
reset_n => a_leap~104.OUTPUTSELECT
reset_n => a_leap~103.OUTPUTSELECT
reset_n => a_leap~102.OUTPUTSELECT
reset_n => a_leap~101.OUTPUTSELECT
reset_n => a_leap~100.OUTPUTSELECT
reset_n => b_diff~341.OUTPUTSELECT
reset_n => b_diff~340.OUTPUTSELECT
reset_n => b_diff~339.OUTPUTSELECT
reset_n => b_diff~338.OUTPUTSELECT
reset_n => b_diff~337.OUTPUTSELECT
reset_n => b_diff~336.OUTPUTSELECT
reset_n => b_diff~335.OUTPUTSELECT
reset_n => b_diff~334.OUTPUTSELECT
reset_n => b_diff~333.OUTPUTSELECT
reset_n => b_diff~332.OUTPUTSELECT
reset_n => b_diff~331.OUTPUTSELECT
reset_n => b_diff~330.OUTPUTSELECT
reset_n => b_diff~329.OUTPUTSELECT
reset_n => b_diff~328.OUTPUTSELECT
reset_n => b_diff~327.OUTPUTSELECT
reset_n => b_diff~326.OUTPUTSELECT
reset_n => b_diff~325.OUTPUTSELECT
reset_n => b_diff~324.OUTPUTSELECT
reset_n => b_diff~323.OUTPUTSELECT
reset_n => b_diff~322.OUTPUTSELECT
reset_n => b_diff~321.OUTPUTSELECT
reset_n => b_diff~320.OUTPUTSELECT
reset_n => b_diff~319.OUTPUTSELECT
reset_n => b_diff~318.OUTPUTSELECT
reset_n => b_diff~317.OUTPUTSELECT
reset_n => b_diff~316.OUTPUTSELECT
reset_n => b_diff~315.OUTPUTSELECT
reset_n => b_diff~314.OUTPUTSELECT
reset_n => b_diff~313.OUTPUTSELECT
reset_n => b_diff~312.OUTPUTSELECT
reset_n => b_diff~311.OUTPUTSELECT
reset_n => b_diff~310.OUTPUTSELECT
reset_n => b_diff~309.OUTPUTSELECT
reset_n => b_diff~308.OUTPUTSELECT
reset_n => b_diff~307.OUTPUTSELECT
reset_n => b_diff~306.OUTPUTSELECT
reset_n => a_diff~269.OUTPUTSELECT
reset_n => a_diff~268.OUTPUTSELECT
reset_n => a_diff~267.OUTPUTSELECT
reset_n => a_diff~266.OUTPUTSELECT
reset_n => a_diff~265.OUTPUTSELECT
reset_n => a_diff~264.OUTPUTSELECT
reset_n => a_diff~263.OUTPUTSELECT
reset_n => a_diff~262.OUTPUTSELECT
reset_n => a_diff~261.OUTPUTSELECT
reset_n => a_diff~260.OUTPUTSELECT
reset_n => a_diff~259.OUTPUTSELECT
reset_n => a_diff~258.OUTPUTSELECT
reset_n => a_diff~257.OUTPUTSELECT
reset_n => a_diff~256.OUTPUTSELECT
reset_n => a_diff~255.OUTPUTSELECT
reset_n => a_diff~254.OUTPUTSELECT
reset_n => a_diff~253.OUTPUTSELECT
reset_n => a_diff~252.OUTPUTSELECT
reset_n => a_diff~251.OUTPUTSELECT
reset_n => a_diff~250.OUTPUTSELECT
reset_n => a_diff~249.OUTPUTSELECT
reset_n => a_diff~248.OUTPUTSELECT
reset_n => a_diff~247.OUTPUTSELECT
reset_n => a_diff~246.OUTPUTSELECT
reset_n => a_diff~245.OUTPUTSELECT
reset_n => a_diff~244.OUTPUTSELECT
reset_n => a_diff~243.OUTPUTSELECT
reset_n => a_diff~242.OUTPUTSELECT
reset_n => a_diff~241.OUTPUTSELECT
reset_n => a_diff~240.OUTPUTSELECT
reset_n => a_diff~239.OUTPUTSELECT
reset_n => a_diff~238.OUTPUTSELECT
reset_n => a_diff~237.OUTPUTSELECT
reset_n => a_diff~236.OUTPUTSELECT
reset_n => a_diff~235.OUTPUTSELECT
reset_n => a_diff~234.OUTPUTSELECT
reset_n => b_min~197.OUTPUTSELECT
reset_n => b_min~196.OUTPUTSELECT
reset_n => b_min~195.OUTPUTSELECT
reset_n => b_min~194.OUTPUTSELECT
reset_n => b_min~193.OUTPUTSELECT
reset_n => b_min~192.OUTPUTSELECT
reset_n => b_min~191.OUTPUTSELECT
reset_n => b_min~190.OUTPUTSELECT
reset_n => b_min~189.OUTPUTSELECT
reset_n => b_min~188.OUTPUTSELECT
reset_n => b_min~187.OUTPUTSELECT
reset_n => b_min~186.OUTPUTSELECT
reset_n => b_min~185.OUTPUTSELECT
reset_n => b_min~184.OUTPUTSELECT
reset_n => b_min~183.OUTPUTSELECT
reset_n => b_min~182.OUTPUTSELECT
reset_n => b_min~181.OUTPUTSELECT
reset_n => b_min~180.OUTPUTSELECT
reset_n => b_min~179.OUTPUTSELECT
reset_n => b_min~178.OUTPUTSELECT
reset_n => b_min~177.OUTPUTSELECT
reset_n => b_min~176.OUTPUTSELECT
reset_n => b_min~175.OUTPUTSELECT
reset_n => b_min~174.OUTPUTSELECT
reset_n => b_min~173.OUTPUTSELECT
reset_n => b_min~172.OUTPUTSELECT
reset_n => b_min~171.OUTPUTSELECT
reset_n => b_min~170.OUTPUTSELECT
reset_n => b_min~169.OUTPUTSELECT
reset_n => b_min~168.OUTPUTSELECT
reset_n => b_min~167.OUTPUTSELECT
reset_n => b_min~166.OUTPUTSELECT
reset_n => b_min~165.OUTPUTSELECT
reset_n => b_min~164.OUTPUTSELECT
reset_n => b_min~163.OUTPUTSELECT
reset_n => b_min~162.OUTPUTSELECT
reset_n => a_min~125.OUTPUTSELECT
reset_n => a_min~124.OUTPUTSELECT
reset_n => a_min~123.OUTPUTSELECT
reset_n => a_min~122.OUTPUTSELECT
reset_n => a_min~121.OUTPUTSELECT
reset_n => a_min~120.OUTPUTSELECT
reset_n => a_min~119.OUTPUTSELECT
reset_n => a_min~118.OUTPUTSELECT
reset_n => a_min~117.OUTPUTSELECT
reset_n => a_min~116.OUTPUTSELECT
reset_n => a_min~115.OUTPUTSELECT
reset_n => a_min~114.OUTPUTSELECT
reset_n => a_min~113.OUTPUTSELECT
reset_n => a_min~112.OUTPUTSELECT
reset_n => a_min~111.OUTPUTSELECT
reset_n => a_min~110.OUTPUTSELECT
reset_n => a_min~109.OUTPUTSELECT
reset_n => a_min~108.OUTPUTSELECT
reset_n => a_min~107.OUTPUTSELECT
reset_n => a_min~106.OUTPUTSELECT
reset_n => a_min~105.OUTPUTSELECT
reset_n => a_min~104.OUTPUTSELECT
reset_n => a_min~103.OUTPUTSELECT
reset_n => a_min~102.OUTPUTSELECT
reset_n => a_min~101.OUTPUTSELECT
reset_n => a_min~100.OUTPUTSELECT
reset_n => a_min~99.OUTPUTSELECT
reset_n => a_min~98.OUTPUTSELECT
reset_n => a_min~97.OUTPUTSELECT
reset_n => a_min~96.OUTPUTSELECT
reset_n => a_min~95.OUTPUTSELECT
reset_n => a_min~94.OUTPUTSELECT
reset_n => a_min~93.OUTPUTSELECT
reset_n => a_min~92.OUTPUTSELECT
reset_n => a_min~91.OUTPUTSELECT
reset_n => a_min~90.OUTPUTSELECT
write => process0~0.IN0
chipselect => process0~0.IN1
data[0] => Equal13.IN7
data[0] => Equal12.IN7
data[0] => Equal11.IN7
data[0] => Equal10.IN7
data[0] => Equal9.IN7
data[0] => Equal8.IN7
data[0] => Equal7.IN7
data[0] => Equal6.IN7
data[0] => Equal5.IN7
data[0] => Equal4.IN7
data[0] => Equal3.IN7
data[0] => Equal2.IN7
data[0] => Equal1.IN7
data[0] => Equal0.IN7
data[1] => Equal13.IN6
data[1] => Equal12.IN6
data[1] => Equal11.IN6
data[1] => Equal10.IN6
data[1] => Equal9.IN6
data[1] => Equal8.IN6
data[1] => Equal7.IN6
data[1] => Equal6.IN6
data[1] => Equal5.IN6
data[1] => Equal4.IN6
data[1] => Equal3.IN6
data[1] => Equal2.IN6
data[1] => Equal1.IN6
data[1] => Equal0.IN6
data[2] => Equal13.IN5
data[2] => Equal12.IN5
data[2] => Equal11.IN5
data[2] => Equal10.IN5
data[2] => Equal9.IN5
data[2] => Equal8.IN5
data[2] => Equal7.IN5
data[2] => Equal6.IN5
data[2] => Equal5.IN5
data[2] => Equal4.IN5
data[2] => Equal3.IN5
data[2] => Equal2.IN5
data[2] => Equal1.IN5
data[2] => Equal0.IN5
data[3] => Equal13.IN4
data[3] => Equal12.IN4
data[3] => Equal11.IN4
data[3] => Equal10.IN4
data[3] => Equal9.IN4
data[3] => Equal8.IN4
data[3] => Equal7.IN4
data[3] => Equal6.IN4
data[3] => Equal5.IN4
data[3] => Equal4.IN4
data[3] => Equal3.IN4
data[3] => Equal2.IN4
data[3] => Equal1.IN4
data[3] => Equal0.IN4
data[4] => ci~35.DATAB
data[4] => ci~17.DATAB
data[4] => cr~35.DATAB
data[4] => cr~17.DATAB
data[4] => b_leap~9.DATAB
data[4] => b_diff~35.DATAB
data[4] => b_diff~17.DATAB
data[4] => a_diff~35.DATAB
data[4] => a_diff~17.DATAB
data[4] => b_min~35.DATAB
data[4] => b_min~17.DATAB
data[4] => a_min~35.DATAB
data[4] => a_min~17.DATAB
data[5] => ci~34.DATAB
data[5] => ci~16.DATAB
data[5] => cr~34.DATAB
data[5] => cr~16.DATAB
data[5] => b_leap~8.DATAB
data[5] => b_diff~34.DATAB
data[5] => b_diff~16.DATAB
data[5] => a_diff~34.DATAB
data[5] => a_diff~16.DATAB
data[5] => b_min~34.DATAB
data[5] => b_min~16.DATAB
data[5] => a_min~34.DATAB
data[5] => a_min~16.DATAB
data[6] => ci~33.DATAB
data[6] => ci~15.DATAB
data[6] => cr~33.DATAB
data[6] => cr~15.DATAB
data[6] => b_leap~7.DATAB
data[6] => b_diff~33.DATAB
data[6] => b_diff~15.DATAB
data[6] => a_diff~33.DATAB
data[6] => a_diff~15.DATAB
data[6] => b_min~33.DATAB
data[6] => b_min~15.DATAB
data[6] => a_min~33.DATAB
data[6] => a_min~15.DATAB
data[7] => ci~32.DATAB
data[7] => ci~14.DATAB
data[7] => cr~32.DATAB
data[7] => cr~14.DATAB
data[7] => b_leap~6.DATAB
data[7] => b_diff~32.DATAB
data[7] => b_diff~14.DATAB
data[7] => a_diff~32.DATAB
data[7] => a_diff~14.DATAB
data[7] => b_min~32.DATAB
data[7] => b_min~14.DATAB
data[7] => a_min~32.DATAB
data[7] => a_min~14.DATAB
data[8] => ci~31.DATAB
data[8] => ci~13.DATAB
data[8] => cr~31.DATAB
data[8] => cr~13.DATAB
data[8] => b_leap~5.DATAB
data[8] => b_diff~31.DATAB
data[8] => b_diff~13.DATAB
data[8] => a_diff~31.DATAB
data[8] => a_diff~13.DATAB
data[8] => b_min~31.DATAB
data[8] => b_min~13.DATAB
data[8] => a_min~31.DATAB
data[8] => a_min~13.DATAB
data[9] => ci~30.DATAB
data[9] => ci~12.DATAB
data[9] => cr~30.DATAB
data[9] => cr~12.DATAB
data[9] => b_leap~4.DATAB
data[9] => b_diff~30.DATAB
data[9] => b_diff~12.DATAB
data[9] => a_diff~30.DATAB
data[9] => a_diff~12.DATAB
data[9] => b_min~30.DATAB
data[9] => b_min~12.DATAB
data[9] => a_min~30.DATAB
data[9] => a_min~12.DATAB
data[10] => ci~29.DATAB
data[10] => ci~11.DATAB
data[10] => cr~29.DATAB
data[10] => cr~11.DATAB
data[10] => b_leap~3.DATAB
data[10] => b_diff~29.DATAB
data[10] => b_diff~11.DATAB
data[10] => a_diff~29.DATAB
data[10] => a_diff~11.DATAB
data[10] => b_min~29.DATAB
data[10] => b_min~11.DATAB
data[10] => a_min~29.DATAB
data[10] => a_min~11.DATAB
data[11] => ci~28.DATAB
data[11] => ci~10.DATAB
data[11] => cr~28.DATAB
data[11] => cr~10.DATAB
data[11] => b_leap~2.DATAB
data[11] => b_diff~28.DATAB
data[11] => b_diff~10.DATAB
data[11] => a_diff~28.DATAB
data[11] => a_diff~10.DATAB
data[11] => b_min~28.DATAB
data[11] => b_min~10.DATAB
data[11] => a_min~28.DATAB
data[11] => a_min~10.DATAB
data[12] => ci~27.DATAB
data[12] => ci~9.DATAB
data[12] => cr~27.DATAB
data[12] => cr~9.DATAB
data[12] => b_leap~1.DATAB
data[12] => b_diff~27.DATAB
data[12] => b_diff~9.DATAB
data[12] => a_diff~27.DATAB
data[12] => a_diff~9.DATAB
data[12] => b_min~27.DATAB
data[12] => b_min~9.DATAB
data[12] => a_min~27.DATAB
data[12] => a_min~9.DATAB
data[13] => ci~26.DATAB
data[13] => ci~8.DATAB
data[13] => cr~26.DATAB
data[13] => cr~8.DATAB
data[13] => b_leap~0.DATAB
data[13] => b_diff~26.DATAB
data[13] => b_diff~8.DATAB
data[13] => a_diff~26.DATAB
data[13] => a_diff~8.DATAB
data[13] => b_min~26.DATAB
data[13] => b_min~8.DATAB
data[13] => a_min~26.DATAB
data[13] => a_min~8.DATAB
data[14] => ci~25.DATAB
data[14] => ci~7.DATAB
data[14] => cr~25.DATAB
data[14] => cr~7.DATAB
data[14] => a_leap~9.DATAB
data[14] => b_diff~25.DATAB
data[14] => b_diff~7.DATAB
data[14] => a_diff~25.DATAB
data[14] => a_diff~7.DATAB
data[14] => b_min~25.DATAB
data[14] => b_min~7.DATAB
data[14] => a_min~25.DATAB
data[14] => a_min~7.DATAB
data[15] => ci~24.DATAB
data[15] => ci~6.DATAB
data[15] => cr~24.DATAB
data[15] => cr~6.DATAB
data[15] => a_leap~8.DATAB
data[15] => b_diff~24.DATAB
data[15] => b_diff~6.DATAB
data[15] => a_diff~24.DATAB
data[15] => a_diff~6.DATAB
data[15] => b_min~24.DATAB
data[15] => b_min~6.DATAB
data[15] => a_min~24.DATAB
data[15] => a_min~6.DATAB
data[16] => ci~23.DATAB
data[16] => ci~5.DATAB
data[16] => cr~23.DATAB
data[16] => cr~5.DATAB
data[16] => a_leap~7.DATAB
data[16] => b_diff~23.DATAB
data[16] => b_diff~5.DATAB
data[16] => a_diff~23.DATAB
data[16] => a_diff~5.DATAB
data[16] => b_min~23.DATAB
data[16] => b_min~5.DATAB
data[16] => a_min~23.DATAB
data[16] => a_min~5.DATAB
data[17] => ci~22.DATAB
data[17] => ci~4.DATAB
data[17] => cr~22.DATAB
data[17] => cr~4.DATAB
data[17] => a_leap~6.DATAB
data[17] => b_diff~22.DATAB
data[17] => b_diff~4.DATAB
data[17] => a_diff~22.DATAB
data[17] => a_diff~4.DATAB
data[17] => b_min~22.DATAB
data[17] => b_min~4.DATAB
data[17] => a_min~22.DATAB
data[17] => a_min~4.DATAB
data[18] => ci~21.DATAB
data[18] => ci~3.DATAB
data[18] => cr~21.DATAB
data[18] => cr~3.DATAB
data[18] => a_leap~5.DATAB
data[18] => b_diff~21.DATAB
data[18] => b_diff~3.DATAB
data[18] => a_diff~21.DATAB
data[18] => a_diff~3.DATAB
data[18] => b_min~21.DATAB
data[18] => b_min~3.DATAB
data[18] => a_min~21.DATAB
data[18] => a_min~3.DATAB
data[19] => ci~20.DATAB
data[19] => ci~2.DATAB
data[19] => cr~20.DATAB
data[19] => cr~2.DATAB
data[19] => a_leap~4.DATAB
data[19] => b_diff~20.DATAB
data[19] => b_diff~2.DATAB
data[19] => a_diff~20.DATAB
data[19] => a_diff~2.DATAB
data[19] => b_min~20.DATAB
data[19] => b_min~2.DATAB
data[19] => a_min~20.DATAB
data[19] => a_min~2.DATAB
data[20] => ci~19.DATAB
data[20] => ci~1.DATAB
data[20] => cr~19.DATAB
data[20] => cr~1.DATAB
data[20] => a_leap~3.DATAB
data[20] => b_diff~19.DATAB
data[20] => b_diff~1.DATAB
data[20] => a_diff~19.DATAB
data[20] => a_diff~1.DATAB
data[20] => b_min~19.DATAB
data[20] => b_min~1.DATAB
data[20] => a_min~19.DATAB
data[20] => a_min~1.DATAB
data[21] => ci~18.DATAB
data[21] => ci~0.DATAB
data[21] => cr~18.DATAB
data[21] => cr~0.DATAB
data[21] => a_leap~2.DATAB
data[21] => b_diff~18.DATAB
data[21] => b_diff~0.DATAB
data[21] => a_diff~18.DATAB
data[21] => a_diff~0.DATAB
data[21] => b_min~18.DATAB
data[21] => b_min~0.DATAB
data[21] => a_min~18.DATAB
data[21] => a_min~0.DATAB
data[22] => a_leap~1.DATAB
data[23] => a_leap~0.DATAB
data[24] => ~NO_FANOUT~
data[25] => ~NO_FANOUT~
data[26] => ~NO_FANOUT~
data[27] => ~NO_FANOUT~
data[28] => ~NO_FANOUT~
data[29] => ~NO_FANOUT~
data[30] => ~NO_FANOUT~
data[31] => ~NO_FANOUT~
expdata <= new_data.DB_MAX_OUTPUT_PORT_TYPE
amin[0] <= a_min[0].DB_MAX_OUTPUT_PORT_TYPE
amin[1] <= a_min[1].DB_MAX_OUTPUT_PORT_TYPE
amin[2] <= a_min[2].DB_MAX_OUTPUT_PORT_TYPE
amin[3] <= a_min[3].DB_MAX_OUTPUT_PORT_TYPE
amin[4] <= a_min[4].DB_MAX_OUTPUT_PORT_TYPE
amin[5] <= a_min[5].DB_MAX_OUTPUT_PORT_TYPE
amin[6] <= a_min[6].DB_MAX_OUTPUT_PORT_TYPE
amin[7] <= a_min[7].DB_MAX_OUTPUT_PORT_TYPE
amin[8] <= a_min[8].DB_MAX_OUTPUT_PORT_TYPE
amin[9] <= a_min[9].DB_MAX_OUTPUT_PORT_TYPE
amin[10] <= a_min[10].DB_MAX_OUTPUT_PORT_TYPE
amin[11] <= a_min[11].DB_MAX_OUTPUT_PORT_TYPE
amin[12] <= a_min[12].DB_MAX_OUTPUT_PORT_TYPE
amin[13] <= a_min[13].DB_MAX_OUTPUT_PORT_TYPE
amin[14] <= a_min[14].DB_MAX_OUTPUT_PORT_TYPE
amin[15] <= a_min[15].DB_MAX_OUTPUT_PORT_TYPE
amin[16] <= a_min[16].DB_MAX_OUTPUT_PORT_TYPE
amin[17] <= a_min[17].DB_MAX_OUTPUT_PORT_TYPE
amin[18] <= a_min[18].DB_MAX_OUTPUT_PORT_TYPE
amin[19] <= a_min[19].DB_MAX_OUTPUT_PORT_TYPE
amin[20] <= a_min[20].DB_MAX_OUTPUT_PORT_TYPE
amin[21] <= a_min[21].DB_MAX_OUTPUT_PORT_TYPE
amin[22] <= a_min[22].DB_MAX_OUTPUT_PORT_TYPE
amin[23] <= a_min[23].DB_MAX_OUTPUT_PORT_TYPE
amin[24] <= a_min[24].DB_MAX_OUTPUT_PORT_TYPE
amin[25] <= a_min[25].DB_MAX_OUTPUT_PORT_TYPE
amin[26] <= a_min[26].DB_MAX_OUTPUT_PORT_TYPE
amin[27] <= a_min[27].DB_MAX_OUTPUT_PORT_TYPE
amin[28] <= a_min[28].DB_MAX_OUTPUT_PORT_TYPE
amin[29] <= a_min[29].DB_MAX_OUTPUT_PORT_TYPE
amin[30] <= a_min[30].DB_MAX_OUTPUT_PORT_TYPE
amin[31] <= a_min[31].DB_MAX_OUTPUT_PORT_TYPE
amin[32] <= a_min[32].DB_MAX_OUTPUT_PORT_TYPE
amin[33] <= a_min[33].DB_MAX_OUTPUT_PORT_TYPE
amin[34] <= a_min[34].DB_MAX_OUTPUT_PORT_TYPE
amin[35] <= a_min[35].DB_MAX_OUTPUT_PORT_TYPE
bmin[0] <= b_min[0].DB_MAX_OUTPUT_PORT_TYPE
bmin[1] <= b_min[1].DB_MAX_OUTPUT_PORT_TYPE
bmin[2] <= b_min[2].DB_MAX_OUTPUT_PORT_TYPE
bmin[3] <= b_min[3].DB_MAX_OUTPUT_PORT_TYPE
bmin[4] <= b_min[4].DB_MAX_OUTPUT_PORT_TYPE
bmin[5] <= b_min[5].DB_MAX_OUTPUT_PORT_TYPE
bmin[6] <= b_min[6].DB_MAX_OUTPUT_PORT_TYPE
bmin[7] <= b_min[7].DB_MAX_OUTPUT_PORT_TYPE
bmin[8] <= b_min[8].DB_MAX_OUTPUT_PORT_TYPE
bmin[9] <= b_min[9].DB_MAX_OUTPUT_PORT_TYPE
bmin[10] <= b_min[10].DB_MAX_OUTPUT_PORT_TYPE
bmin[11] <= b_min[11].DB_MAX_OUTPUT_PORT_TYPE
bmin[12] <= b_min[12].DB_MAX_OUTPUT_PORT_TYPE
bmin[13] <= b_min[13].DB_MAX_OUTPUT_PORT_TYPE
bmin[14] <= b_min[14].DB_MAX_OUTPUT_PORT_TYPE
bmin[15] <= b_min[15].DB_MAX_OUTPUT_PORT_TYPE
bmin[16] <= b_min[16].DB_MAX_OUTPUT_PORT_TYPE
bmin[17] <= b_min[17].DB_MAX_OUTPUT_PORT_TYPE
bmin[18] <= b_min[18].DB_MAX_OUTPUT_PORT_TYPE
bmin[19] <= b_min[19].DB_MAX_OUTPUT_PORT_TYPE
bmin[20] <= b_min[20].DB_MAX_OUTPUT_PORT_TYPE
bmin[21] <= b_min[21].DB_MAX_OUTPUT_PORT_TYPE
bmin[22] <= b_min[22].DB_MAX_OUTPUT_PORT_TYPE
bmin[23] <= b_min[23].DB_MAX_OUTPUT_PORT_TYPE
bmin[24] <= b_min[24].DB_MAX_OUTPUT_PORT_TYPE
bmin[25] <= b_min[25].DB_MAX_OUTPUT_PORT_TYPE
bmin[26] <= b_min[26].DB_MAX_OUTPUT_PORT_TYPE
bmin[27] <= b_min[27].DB_MAX_OUTPUT_PORT_TYPE
bmin[28] <= b_min[28].DB_MAX_OUTPUT_PORT_TYPE
bmin[29] <= b_min[29].DB_MAX_OUTPUT_PORT_TYPE
bmin[30] <= b_min[30].DB_MAX_OUTPUT_PORT_TYPE
bmin[31] <= b_min[31].DB_MAX_OUTPUT_PORT_TYPE
bmin[32] <= b_min[32].DB_MAX_OUTPUT_PORT_TYPE
bmin[33] <= b_min[33].DB_MAX_OUTPUT_PORT_TYPE
bmin[34] <= b_min[34].DB_MAX_OUTPUT_PORT_TYPE
bmin[35] <= b_min[35].DB_MAX_OUTPUT_PORT_TYPE
adiff[0] <= a_diff[0].DB_MAX_OUTPUT_PORT_TYPE
adiff[1] <= a_diff[1].DB_MAX_OUTPUT_PORT_TYPE
adiff[2] <= a_diff[2].DB_MAX_OUTPUT_PORT_TYPE
adiff[3] <= a_diff[3].DB_MAX_OUTPUT_PORT_TYPE
adiff[4] <= a_diff[4].DB_MAX_OUTPUT_PORT_TYPE
adiff[5] <= a_diff[5].DB_MAX_OUTPUT_PORT_TYPE
adiff[6] <= a_diff[6].DB_MAX_OUTPUT_PORT_TYPE
adiff[7] <= a_diff[7].DB_MAX_OUTPUT_PORT_TYPE
adiff[8] <= a_diff[8].DB_MAX_OUTPUT_PORT_TYPE
adiff[9] <= a_diff[9].DB_MAX_OUTPUT_PORT_TYPE
adiff[10] <= a_diff[10].DB_MAX_OUTPUT_PORT_TYPE
adiff[11] <= a_diff[11].DB_MAX_OUTPUT_PORT_TYPE
adiff[12] <= a_diff[12].DB_MAX_OUTPUT_PORT_TYPE
adiff[13] <= a_diff[13].DB_MAX_OUTPUT_PORT_TYPE
adiff[14] <= a_diff[14].DB_MAX_OUTPUT_PORT_TYPE
adiff[15] <= a_diff[15].DB_MAX_OUTPUT_PORT_TYPE
adiff[16] <= a_diff[16].DB_MAX_OUTPUT_PORT_TYPE
adiff[17] <= a_diff[17].DB_MAX_OUTPUT_PORT_TYPE
adiff[18] <= a_diff[18].DB_MAX_OUTPUT_PORT_TYPE
adiff[19] <= a_diff[19].DB_MAX_OUTPUT_PORT_TYPE
adiff[20] <= a_diff[20].DB_MAX_OUTPUT_PORT_TYPE
adiff[21] <= a_diff[21].DB_MAX_OUTPUT_PORT_TYPE
adiff[22] <= a_diff[22].DB_MAX_OUTPUT_PORT_TYPE
adiff[23] <= a_diff[23].DB_MAX_OUTPUT_PORT_TYPE
adiff[24] <= a_diff[24].DB_MAX_OUTPUT_PORT_TYPE
adiff[25] <= a_diff[25].DB_MAX_OUTPUT_PORT_TYPE
adiff[26] <= a_diff[26].DB_MAX_OUTPUT_PORT_TYPE
adiff[27] <= a_diff[27].DB_MAX_OUTPUT_PORT_TYPE
adiff[28] <= a_diff[28].DB_MAX_OUTPUT_PORT_TYPE
adiff[29] <= a_diff[29].DB_MAX_OUTPUT_PORT_TYPE
adiff[30] <= a_diff[30].DB_MAX_OUTPUT_PORT_TYPE
adiff[31] <= a_diff[31].DB_MAX_OUTPUT_PORT_TYPE
adiff[32] <= a_diff[32].DB_MAX_OUTPUT_PORT_TYPE
adiff[33] <= a_diff[33].DB_MAX_OUTPUT_PORT_TYPE
adiff[34] <= a_diff[34].DB_MAX_OUTPUT_PORT_TYPE
adiff[35] <= a_diff[35].DB_MAX_OUTPUT_PORT_TYPE
bdiff[0] <= b_diff[0].DB_MAX_OUTPUT_PORT_TYPE
bdiff[1] <= b_diff[1].DB_MAX_OUTPUT_PORT_TYPE
bdiff[2] <= b_diff[2].DB_MAX_OUTPUT_PORT_TYPE
bdiff[3] <= b_diff[3].DB_MAX_OUTPUT_PORT_TYPE
bdiff[4] <= b_diff[4].DB_MAX_OUTPUT_PORT_TYPE
bdiff[5] <= b_diff[5].DB_MAX_OUTPUT_PORT_TYPE
bdiff[6] <= b_diff[6].DB_MAX_OUTPUT_PORT_TYPE
bdiff[7] <= b_diff[7].DB_MAX_OUTPUT_PORT_TYPE
bdiff[8] <= b_diff[8].DB_MAX_OUTPUT_PORT_TYPE
bdiff[9] <= b_diff[9].DB_MAX_OUTPUT_PORT_TYPE
bdiff[10] <= b_diff[10].DB_MAX_OUTPUT_PORT_TYPE
bdiff[11] <= b_diff[11].DB_MAX_OUTPUT_PORT_TYPE
bdiff[12] <= b_diff[12].DB_MAX_OUTPUT_PORT_TYPE
bdiff[13] <= b_diff[13].DB_MAX_OUTPUT_PORT_TYPE
bdiff[14] <= b_diff[14].DB_MAX_OUTPUT_PORT_TYPE
bdiff[15] <= b_diff[15].DB_MAX_OUTPUT_PORT_TYPE
bdiff[16] <= b_diff[16].DB_MAX_OUTPUT_PORT_TYPE
bdiff[17] <= b_diff[17].DB_MAX_OUTPUT_PORT_TYPE
bdiff[18] <= b_diff[18].DB_MAX_OUTPUT_PORT_TYPE
bdiff[19] <= b_diff[19].DB_MAX_OUTPUT_PORT_TYPE
bdiff[20] <= b_diff[20].DB_MAX_OUTPUT_PORT_TYPE
bdiff[21] <= b_diff[21].DB_MAX_OUTPUT_PORT_TYPE
bdiff[22] <= b_diff[22].DB_MAX_OUTPUT_PORT_TYPE
bdiff[23] <= b_diff[23].DB_MAX_OUTPUT_PORT_TYPE
bdiff[24] <= b_diff[24].DB_MAX_OUTPUT_PORT_TYPE
bdiff[25] <= b_diff[25].DB_MAX_OUTPUT_PORT_TYPE
bdiff[26] <= b_diff[26].DB_MAX_OUTPUT_PORT_TYPE
bdiff[27] <= b_diff[27].DB_MAX_OUTPUT_PORT_TYPE
bdiff[28] <= b_diff[28].DB_MAX_OUTPUT_PORT_TYPE
bdiff[29] <= b_diff[29].DB_MAX_OUTPUT_PORT_TYPE
bdiff[30] <= b_diff[30].DB_MAX_OUTPUT_PORT_TYPE
bdiff[31] <= b_diff[31].DB_MAX_OUTPUT_PORT_TYPE
bdiff[32] <= b_diff[32].DB_MAX_OUTPUT_PORT_TYPE
bdiff[33] <= b_diff[33].DB_MAX_OUTPUT_PORT_TYPE
bdiff[34] <= b_diff[34].DB_MAX_OUTPUT_PORT_TYPE
bdiff[35] <= b_diff[35].DB_MAX_OUTPUT_PORT_TYPE
aleap[0] <= a_leap[0].DB_MAX_OUTPUT_PORT_TYPE
aleap[1] <= a_leap[1].DB_MAX_OUTPUT_PORT_TYPE
aleap[2] <= a_leap[2].DB_MAX_OUTPUT_PORT_TYPE
aleap[3] <= a_leap[3].DB_MAX_OUTPUT_PORT_TYPE
aleap[4] <= a_leap[4].DB_MAX_OUTPUT_PORT_TYPE
aleap[5] <= a_leap[5].DB_MAX_OUTPUT_PORT_TYPE
aleap[6] <= a_leap[6].DB_MAX_OUTPUT_PORT_TYPE
aleap[7] <= a_leap[7].DB_MAX_OUTPUT_PORT_TYPE
aleap[8] <= a_leap[8].DB_MAX_OUTPUT_PORT_TYPE
aleap[9] <= a_leap[9].DB_MAX_OUTPUT_PORT_TYPE
bleap[0] <= b_leap[0].DB_MAX_OUTPUT_PORT_TYPE
bleap[1] <= b_leap[1].DB_MAX_OUTPUT_PORT_TYPE
bleap[2] <= b_leap[2].DB_MAX_OUTPUT_PORT_TYPE
bleap[3] <= b_leap[3].DB_MAX_OUTPUT_PORT_TYPE
bleap[4] <= b_leap[4].DB_MAX_OUTPUT_PORT_TYPE
bleap[5] <= b_leap[5].DB_MAX_OUTPUT_PORT_TYPE
bleap[6] <= b_leap[6].DB_MAX_OUTPUT_PORT_TYPE
bleap[7] <= b_leap[7].DB_MAX_OUTPUT_PORT_TYPE
bleap[8] <= b_leap[8].DB_MAX_OUTPUT_PORT_TYPE
bleap[9] <= b_leap[9].DB_MAX_OUTPUT_PORT_TYPE
cro[0] <= cr[0].DB_MAX_OUTPUT_PORT_TYPE
cro[1] <= cr[1].DB_MAX_OUTPUT_PORT_TYPE
cro[2] <= cr[2].DB_MAX_OUTPUT_PORT_TYPE
cro[3] <= cr[3].DB_MAX_OUTPUT_PORT_TYPE
cro[4] <= cr[4].DB_MAX_OUTPUT_PORT_TYPE
cro[5] <= cr[5].DB_MAX_OUTPUT_PORT_TYPE
cro[6] <= cr[6].DB_MAX_OUTPUT_PORT_TYPE
cro[7] <= cr[7].DB_MAX_OUTPUT_PORT_TYPE
cro[8] <= cr[8].DB_MAX_OUTPUT_PORT_TYPE
cro[9] <= cr[9].DB_MAX_OUTPUT_PORT_TYPE
cro[10] <= cr[10].DB_MAX_OUTPUT_PORT_TYPE
cro[11] <= cr[11].DB_MAX_OUTPUT_PORT_TYPE
cro[12] <= cr[12].DB_MAX_OUTPUT_PORT_TYPE
cro[13] <= cr[13].DB_MAX_OUTPUT_PORT_TYPE
cro[14] <= cr[14].DB_MAX_OUTPUT_PORT_TYPE
cro[15] <= cr[15].DB_MAX_OUTPUT_PORT_TYPE
cro[16] <= cr[16].DB_MAX_OUTPUT_PORT_TYPE
cro[17] <= cr[17].DB_MAX_OUTPUT_PORT_TYPE
cro[18] <= cr[18].DB_MAX_OUTPUT_PORT_TYPE
cro[19] <= cr[19].DB_MAX_OUTPUT_PORT_TYPE
cro[20] <= cr[20].DB_MAX_OUTPUT_PORT_TYPE
cro[21] <= cr[21].DB_MAX_OUTPUT_PORT_TYPE
cro[22] <= cr[22].DB_MAX_OUTPUT_PORT_TYPE
cro[23] <= cr[23].DB_MAX_OUTPUT_PORT_TYPE
cro[24] <= cr[24].DB_MAX_OUTPUT_PORT_TYPE
cro[25] <= cr[25].DB_MAX_OUTPUT_PORT_TYPE
cro[26] <= cr[26].DB_MAX_OUTPUT_PORT_TYPE
cro[27] <= cr[27].DB_MAX_OUTPUT_PORT_TYPE
cro[28] <= cr[28].DB_MAX_OUTPUT_PORT_TYPE
cro[29] <= cr[29].DB_MAX_OUTPUT_PORT_TYPE
cro[30] <= cr[30].DB_MAX_OUTPUT_PORT_TYPE
cro[31] <= cr[31].DB_MAX_OUTPUT_PORT_TYPE
cro[32] <= cr[32].DB_MAX_OUTPUT_PORT_TYPE
cro[33] <= cr[33].DB_MAX_OUTPUT_PORT_TYPE
cro[34] <= cr[34].DB_MAX_OUTPUT_PORT_TYPE
cro[35] <= cr[35].DB_MAX_OUTPUT_PORT_TYPE
cio[0] <= ci[0].DB_MAX_OUTPUT_PORT_TYPE
cio[1] <= ci[1].DB_MAX_OUTPUT_PORT_TYPE
cio[2] <= ci[2].DB_MAX_OUTPUT_PORT_TYPE
cio[3] <= ci[3].DB_MAX_OUTPUT_PORT_TYPE
cio[4] <= ci[4].DB_MAX_OUTPUT_PORT_TYPE
cio[5] <= ci[5].DB_MAX_OUTPUT_PORT_TYPE
cio[6] <= ci[6].DB_MAX_OUTPUT_PORT_TYPE
cio[7] <= ci[7].DB_MAX_OUTPUT_PORT_TYPE
cio[8] <= ci[8].DB_MAX_OUTPUT_PORT_TYPE
cio[9] <= ci[9].DB_MAX_OUTPUT_PORT_TYPE
cio[10] <= ci[10].DB_MAX_OUTPUT_PORT_TYPE
cio[11] <= ci[11].DB_MAX_OUTPUT_PORT_TYPE
cio[12] <= ci[12].DB_MAX_OUTPUT_PORT_TYPE
cio[13] <= ci[13].DB_MAX_OUTPUT_PORT_TYPE
cio[14] <= ci[14].DB_MAX_OUTPUT_PORT_TYPE
cio[15] <= ci[15].DB_MAX_OUTPUT_PORT_TYPE
cio[16] <= ci[16].DB_MAX_OUTPUT_PORT_TYPE
cio[17] <= ci[17].DB_MAX_OUTPUT_PORT_TYPE
cio[18] <= ci[18].DB_MAX_OUTPUT_PORT_TYPE
cio[19] <= ci[19].DB_MAX_OUTPUT_PORT_TYPE
cio[20] <= ci[20].DB_MAX_OUTPUT_PORT_TYPE
cio[21] <= ci[21].DB_MAX_OUTPUT_PORT_TYPE
cio[22] <= ci[22].DB_MAX_OUTPUT_PORT_TYPE
cio[23] <= ci[23].DB_MAX_OUTPUT_PORT_TYPE
cio[24] <= ci[24].DB_MAX_OUTPUT_PORT_TYPE
cio[25] <= ci[25].DB_MAX_OUTPUT_PORT_TYPE
cio[26] <= ci[26].DB_MAX_OUTPUT_PORT_TYPE
cio[27] <= ci[27].DB_MAX_OUTPUT_PORT_TYPE
cio[28] <= ci[28].DB_MAX_OUTPUT_PORT_TYPE
cio[29] <= ci[29].DB_MAX_OUTPUT_PORT_TYPE
cio[30] <= ci[30].DB_MAX_OUTPUT_PORT_TYPE
cio[31] <= ci[31].DB_MAX_OUTPUT_PORT_TYPE
cio[32] <= ci[32].DB_MAX_OUTPUT_PORT_TYPE
cio[33] <= ci[33].DB_MAX_OUTPUT_PORT_TYPE
cio[34] <= ci[34].DB_MAX_OUTPUT_PORT_TYPE
cio[35] <= ci[35].DB_MAX_OUTPUT_PORT_TYPE


|ifv|nios:NIOS|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave
clk => d1_jtag_uart_avalon_jtag_slave_end_xfer~reg0.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => jtag_uart_avalon_jtag_slave_address.DATAIN
cpu_data_master_address_to_slave[3] => Equal0.IN49
cpu_data_master_address_to_slave[4] => Equal0.IN48
cpu_data_master_address_to_slave[5] => Equal0.IN47
cpu_data_master_address_to_slave[6] => Equal0.IN46
cpu_data_master_address_to_slave[7] => Equal0.IN45
cpu_data_master_address_to_slave[8] => Equal0.IN44
cpu_data_master_address_to_slave[9] => Equal0.IN43
cpu_data_master_address_to_slave[10] => Equal0.IN42
cpu_data_master_address_to_slave[11] => Equal0.IN41
cpu_data_master_address_to_slave[12] => Equal0.IN40
cpu_data_master_address_to_slave[13] => Equal0.IN39
cpu_data_master_address_to_slave[14] => Equal0.IN38
cpu_data_master_address_to_slave[15] => Equal0.IN37
cpu_data_master_address_to_slave[16] => Equal0.IN36
cpu_data_master_address_to_slave[17] => Equal0.IN35
cpu_data_master_address_to_slave[18] => Equal0.IN34
cpu_data_master_address_to_slave[19] => Equal0.IN33
cpu_data_master_address_to_slave[20] => Equal0.IN32
cpu_data_master_address_to_slave[21] => Equal0.IN31
cpu_data_master_address_to_slave[22] => Equal0.IN30
cpu_data_master_address_to_slave[23] => Equal0.IN29
cpu_data_master_address_to_slave[24] => Equal0.IN28
cpu_data_master_read => jtag_uart_avalon_jtag_slave_in_a_read_cycle.IN0
cpu_data_master_read => internal_cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave~0.IN0
cpu_data_master_read => internal_cpu_data_master_requests_jtag_uart_avalon_jtag_slave~0.IN0
cpu_data_master_waitrequest => internal_cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave~1.IN0
cpu_data_master_waitrequest => internal_cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave~0.IN1
cpu_data_master_write => jtag_uart_avalon_jtag_slave_in_a_write_cycle.IN0
cpu_data_master_write => internal_cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave~1.IN1
cpu_data_master_write => internal_cpu_data_master_requests_jtag_uart_avalon_jtag_slave~0.IN1
cpu_data_master_writedata[0] => jtag_uart_avalon_jtag_slave_writedata[0].DATAIN
cpu_data_master_writedata[1] => jtag_uart_avalon_jtag_slave_writedata[1].DATAIN
cpu_data_master_writedata[2] => jtag_uart_avalon_jtag_slave_writedata[2].DATAIN
cpu_data_master_writedata[3] => jtag_uart_avalon_jtag_slave_writedata[3].DATAIN
cpu_data_master_writedata[4] => jtag_uart_avalon_jtag_slave_writedata[4].DATAIN
cpu_data_master_writedata[5] => jtag_uart_avalon_jtag_slave_writedata[5].DATAIN
cpu_data_master_writedata[6] => jtag_uart_avalon_jtag_slave_writedata[6].DATAIN
cpu_data_master_writedata[7] => jtag_uart_avalon_jtag_slave_writedata[7].DATAIN
cpu_data_master_writedata[8] => jtag_uart_avalon_jtag_slave_writedata[8].DATAIN
cpu_data_master_writedata[9] => jtag_uart_avalon_jtag_slave_writedata[9].DATAIN
cpu_data_master_writedata[10] => jtag_uart_avalon_jtag_slave_writedata[10].DATAIN
cpu_data_master_writedata[11] => jtag_uart_avalon_jtag_slave_writedata[11].DATAIN
cpu_data_master_writedata[12] => jtag_uart_avalon_jtag_slave_writedata[12].DATAIN
cpu_data_master_writedata[13] => jtag_uart_avalon_jtag_slave_writedata[13].DATAIN
cpu_data_master_writedata[14] => jtag_uart_avalon_jtag_slave_writedata[14].DATAIN
cpu_data_master_writedata[15] => jtag_uart_avalon_jtag_slave_writedata[15].DATAIN
cpu_data_master_writedata[16] => jtag_uart_avalon_jtag_slave_writedata[16].DATAIN
cpu_data_master_writedata[17] => jtag_uart_avalon_jtag_slave_writedata[17].DATAIN
cpu_data_master_writedata[18] => jtag_uart_avalon_jtag_slave_writedata[18].DATAIN
cpu_data_master_writedata[19] => jtag_uart_avalon_jtag_slave_writedata[19].DATAIN
cpu_data_master_writedata[20] => jtag_uart_avalon_jtag_slave_writedata[20].DATAIN
cpu_data_master_writedata[21] => jtag_uart_avalon_jtag_slave_writedata[21].DATAIN
cpu_data_master_writedata[22] => jtag_uart_avalon_jtag_slave_writedata[22].DATAIN
cpu_data_master_writedata[23] => jtag_uart_avalon_jtag_slave_writedata[23].DATAIN
cpu_data_master_writedata[24] => jtag_uart_avalon_jtag_slave_writedata[24].DATAIN
cpu_data_master_writedata[25] => jtag_uart_avalon_jtag_slave_writedata[25].DATAIN
cpu_data_master_writedata[26] => jtag_uart_avalon_jtag_slave_writedata[26].DATAIN
cpu_data_master_writedata[27] => jtag_uart_avalon_jtag_slave_writedata[27].DATAIN
cpu_data_master_writedata[28] => jtag_uart_avalon_jtag_slave_writedata[28].DATAIN
cpu_data_master_writedata[29] => jtag_uart_avalon_jtag_slave_writedata[29].DATAIN
cpu_data_master_writedata[30] => jtag_uart_avalon_jtag_slave_writedata[30].DATAIN
cpu_data_master_writedata[31] => jtag_uart_avalon_jtag_slave_writedata[31].DATAIN
jtag_uart_avalon_jtag_slave_dataavailable => jtag_uart_avalon_jtag_slave_dataavailable_from_sa.DATAIN
jtag_uart_avalon_jtag_slave_irq => jtag_uart_avalon_jtag_slave_irq_from_sa.DATAIN
jtag_uart_avalon_jtag_slave_readdata[0] => jtag_uart_avalon_jtag_slave_readdata_from_sa[0].DATAIN
jtag_uart_avalon_jtag_slave_readdata[1] => jtag_uart_avalon_jtag_slave_readdata_from_sa[1].DATAIN
jtag_uart_avalon_jtag_slave_readdata[2] => jtag_uart_avalon_jtag_slave_readdata_from_sa[2].DATAIN
jtag_uart_avalon_jtag_slave_readdata[3] => jtag_uart_avalon_jtag_slave_readdata_from_sa[3].DATAIN
jtag_uart_avalon_jtag_slave_readdata[4] => jtag_uart_avalon_jtag_slave_readdata_from_sa[4].DATAIN
jtag_uart_avalon_jtag_slave_readdata[5] => jtag_uart_avalon_jtag_slave_readdata_from_sa[5].DATAIN
jtag_uart_avalon_jtag_slave_readdata[6] => jtag_uart_avalon_jtag_slave_readdata_from_sa[6].DATAIN
jtag_uart_avalon_jtag_slave_readdata[7] => jtag_uart_avalon_jtag_slave_readdata_from_sa[7].DATAIN
jtag_uart_avalon_jtag_slave_readdata[8] => jtag_uart_avalon_jtag_slave_readdata_from_sa[8].DATAIN
jtag_uart_avalon_jtag_slave_readdata[9] => jtag_uart_avalon_jtag_slave_readdata_from_sa[9].DATAIN
jtag_uart_avalon_jtag_slave_readdata[10] => jtag_uart_avalon_jtag_slave_readdata_from_sa[10].DATAIN
jtag_uart_avalon_jtag_slave_readdata[11] => jtag_uart_avalon_jtag_slave_readdata_from_sa[11].DATAIN
jtag_uart_avalon_jtag_slave_readdata[12] => jtag_uart_avalon_jtag_slave_readdata_from_sa[12].DATAIN
jtag_uart_avalon_jtag_slave_readdata[13] => jtag_uart_avalon_jtag_slave_readdata_from_sa[13].DATAIN
jtag_uart_avalon_jtag_slave_readdata[14] => jtag_uart_avalon_jtag_slave_readdata_from_sa[14].DATAIN
jtag_uart_avalon_jtag_slave_readdata[15] => jtag_uart_avalon_jtag_slave_readdata_from_sa[15].DATAIN
jtag_uart_avalon_jtag_slave_readdata[16] => jtag_uart_avalon_jtag_slave_readdata_from_sa[16].DATAIN
jtag_uart_avalon_jtag_slave_readdata[17] => jtag_uart_avalon_jtag_slave_readdata_from_sa[17].DATAIN
jtag_uart_avalon_jtag_slave_readdata[18] => jtag_uart_avalon_jtag_slave_readdata_from_sa[18].DATAIN
jtag_uart_avalon_jtag_slave_readdata[19] => jtag_uart_avalon_jtag_slave_readdata_from_sa[19].DATAIN
jtag_uart_avalon_jtag_slave_readdata[20] => jtag_uart_avalon_jtag_slave_readdata_from_sa[20].DATAIN
jtag_uart_avalon_jtag_slave_readdata[21] => jtag_uart_avalon_jtag_slave_readdata_from_sa[21].DATAIN
jtag_uart_avalon_jtag_slave_readdata[22] => jtag_uart_avalon_jtag_slave_readdata_from_sa[22].DATAIN
jtag_uart_avalon_jtag_slave_readdata[23] => jtag_uart_avalon_jtag_slave_readdata_from_sa[23].DATAIN
jtag_uart_avalon_jtag_slave_readdata[24] => jtag_uart_avalon_jtag_slave_readdata_from_sa[24].DATAIN
jtag_uart_avalon_jtag_slave_readdata[25] => jtag_uart_avalon_jtag_slave_readdata_from_sa[25].DATAIN
jtag_uart_avalon_jtag_slave_readdata[26] => jtag_uart_avalon_jtag_slave_readdata_from_sa[26].DATAIN
jtag_uart_avalon_jtag_slave_readdata[27] => jtag_uart_avalon_jtag_slave_readdata_from_sa[27].DATAIN
jtag_uart_avalon_jtag_slave_readdata[28] => jtag_uart_avalon_jtag_slave_readdata_from_sa[28].DATAIN
jtag_uart_avalon_jtag_slave_readdata[29] => jtag_uart_avalon_jtag_slave_readdata_from_sa[29].DATAIN
jtag_uart_avalon_jtag_slave_readdata[30] => jtag_uart_avalon_jtag_slave_readdata_from_sa[30].DATAIN
jtag_uart_avalon_jtag_slave_readdata[31] => jtag_uart_avalon_jtag_slave_readdata_from_sa[31].DATAIN
jtag_uart_avalon_jtag_slave_readyfordata => jtag_uart_avalon_jtag_slave_readyfordata_from_sa.DATAIN
jtag_uart_avalon_jtag_slave_waitrequest => jtag_uart_avalon_jtag_slave_waits_for_write.IN0
jtag_uart_avalon_jtag_slave_waitrequest => jtag_uart_avalon_jtag_slave_waits_for_read.IN0
jtag_uart_avalon_jtag_slave_waitrequest => jtag_uart_avalon_jtag_slave_waitrequest_from_sa.DATAIN
reset_n => jtag_uart_avalon_jtag_slave_reset_n.DATAIN
reset_n => d1_jtag_uart_avalon_jtag_slave_end_xfer~reg0.PRESET
cpu_data_master_granted_jtag_uart_avalon_jtag_slave <= internal_cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave~3.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave <= internal_cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave~3.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_jtag_uart_avalon_jtag_slave <= <GND>
cpu_data_master_requests_jtag_uart_avalon_jtag_slave <= internal_cpu_data_master_requests_jtag_uart_avalon_jtag_slave~1.DB_MAX_OUTPUT_PORT_TYPE
d1_jtag_uart_avalon_jtag_slave_end_xfer <= d1_jtag_uart_avalon_jtag_slave_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_address <= cpu_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_chipselect <= internal_cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave~3.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_dataavailable_from_sa <= jtag_uart_avalon_jtag_slave_dataavailable.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_irq_from_sa <= jtag_uart_avalon_jtag_slave_irq.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_read_n <= jtag_uart_avalon_jtag_slave_in_a_read_cycle.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[0] <= jtag_uart_avalon_jtag_slave_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[1] <= jtag_uart_avalon_jtag_slave_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[2] <= jtag_uart_avalon_jtag_slave_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[3] <= jtag_uart_avalon_jtag_slave_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[4] <= jtag_uart_avalon_jtag_slave_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[5] <= jtag_uart_avalon_jtag_slave_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[6] <= jtag_uart_avalon_jtag_slave_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[7] <= jtag_uart_avalon_jtag_slave_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[8] <= jtag_uart_avalon_jtag_slave_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[9] <= jtag_uart_avalon_jtag_slave_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[10] <= jtag_uart_avalon_jtag_slave_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[11] <= jtag_uart_avalon_jtag_slave_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[12] <= jtag_uart_avalon_jtag_slave_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[13] <= jtag_uart_avalon_jtag_slave_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[14] <= jtag_uart_avalon_jtag_slave_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[15] <= jtag_uart_avalon_jtag_slave_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[16] <= jtag_uart_avalon_jtag_slave_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[17] <= jtag_uart_avalon_jtag_slave_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[18] <= jtag_uart_avalon_jtag_slave_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[19] <= jtag_uart_avalon_jtag_slave_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[20] <= jtag_uart_avalon_jtag_slave_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[21] <= jtag_uart_avalon_jtag_slave_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[22] <= jtag_uart_avalon_jtag_slave_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[23] <= jtag_uart_avalon_jtag_slave_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[24] <= jtag_uart_avalon_jtag_slave_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[25] <= jtag_uart_avalon_jtag_slave_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[26] <= jtag_uart_avalon_jtag_slave_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[27] <= jtag_uart_avalon_jtag_slave_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[28] <= jtag_uart_avalon_jtag_slave_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[29] <= jtag_uart_avalon_jtag_slave_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[30] <= jtag_uart_avalon_jtag_slave_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[31] <= jtag_uart_avalon_jtag_slave_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readyfordata_from_sa <= jtag_uart_avalon_jtag_slave_readyfordata.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_waitrequest_from_sa <= jtag_uart_avalon_jtag_slave_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_write_n <= jtag_uart_avalon_jtag_slave_in_a_write_cycle.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[0] <= cpu_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[1] <= cpu_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[2] <= cpu_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[3] <= cpu_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[4] <= cpu_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[5] <= cpu_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[6] <= cpu_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[7] <= cpu_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[8] <= cpu_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[9] <= cpu_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[10] <= cpu_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[11] <= cpu_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[12] <= cpu_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[13] <= cpu_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[14] <= cpu_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[15] <= cpu_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[16] <= cpu_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[17] <= cpu_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[18] <= cpu_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[19] <= cpu_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[20] <= cpu_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[21] <= cpu_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[22] <= cpu_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[23] <= cpu_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[24] <= cpu_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[25] <= cpu_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[26] <= cpu_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[27] <= cpu_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[28] <= cpu_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[29] <= cpu_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[30] <= cpu_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[31] <= cpu_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE


|ifv|nios:NIOS|jtag_uart:the_jtag_uart
av_address => rvalid~0.OUTPUTSELECT
av_address => woverflow~0.OUTPUTSELECT
av_address => fifo_wr~0.OUTPUTSELECT
av_address => ac~2.OUTPUTSELECT
av_address => ien_AE~0.OUTPUTSELECT
av_address => ien_AF~0.OUTPUTSELECT
av_address => read_0~0.DATAB
av_address => fifo_rd~2.IN1
av_chipselect => fifo_rd~0.IN1
av_chipselect => process2~3.IN1
av_chipselect => process2~0.IN0
av_chipselect => internal_av_waitrequest~1.IN0
av_read_n => process2~3.IN0
av_read_n => internal_av_waitrequest~0.IN0
av_read_n => fifo_rd~0.IN0
av_write_n => process2~0.IN1
av_write_n => internal_av_waitrequest~0.IN1
av_writedata[0] => ien_AF~0.DATAB
av_writedata[0] => jtag_uart_scfifo_w:the_jtag_uart_scfifo_w.fifo_wdata[0]
av_writedata[1] => ien_AE~0.DATAB
av_writedata[1] => jtag_uart_scfifo_w:the_jtag_uart_scfifo_w.fifo_wdata[1]
av_writedata[2] => jtag_uart_scfifo_w:the_jtag_uart_scfifo_w.fifo_wdata[2]
av_writedata[3] => jtag_uart_scfifo_w:the_jtag_uart_scfifo_w.fifo_wdata[3]
av_writedata[4] => jtag_uart_scfifo_w:the_jtag_uart_scfifo_w.fifo_wdata[4]
av_writedata[5] => jtag_uart_scfifo_w:the_jtag_uart_scfifo_w.fifo_wdata[5]
av_writedata[6] => jtag_uart_scfifo_w:the_jtag_uart_scfifo_w.fifo_wdata[6]
av_writedata[7] => jtag_uart_scfifo_w:the_jtag_uart_scfifo_w.fifo_wdata[7]
av_writedata[8] => ~NO_FANOUT~
av_writedata[9] => ~NO_FANOUT~
av_writedata[10] => process2~2.IN1
av_writedata[11] => ~NO_FANOUT~
av_writedata[12] => ~NO_FANOUT~
av_writedata[13] => ~NO_FANOUT~
av_writedata[14] => ~NO_FANOUT~
av_writedata[15] => ~NO_FANOUT~
av_writedata[16] => ~NO_FANOUT~
av_writedata[17] => ~NO_FANOUT~
av_writedata[18] => ~NO_FANOUT~
av_writedata[19] => ~NO_FANOUT~
av_writedata[20] => ~NO_FANOUT~
av_writedata[21] => ~NO_FANOUT~
av_writedata[22] => ~NO_FANOUT~
av_writedata[23] => ~NO_FANOUT~
av_writedata[24] => ~NO_FANOUT~
av_writedata[25] => ~NO_FANOUT~
av_writedata[26] => ~NO_FANOUT~
av_writedata[27] => ~NO_FANOUT~
av_writedata[28] => ~NO_FANOUT~
av_writedata[29] => ~NO_FANOUT~
av_writedata[30] => ~NO_FANOUT~
av_writedata[31] => ~NO_FANOUT~
clk => alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic.clk
clk => jtag_uart_scfifo_r:the_jtag_uart_scfifo_r.clk
clk => pause_irq.CLK
clk => r_val.CLK
clk => t_dav.CLK
clk => fifo_AE.CLK
clk => fifo_AF.CLK
clk => fifo_wr.CLK
clk => rvalid.CLK
clk => read_0.CLK
clk => ien_AE.CLK
clk => ien_AF.CLK
clk => ac.CLK
clk => woverflow.CLK
clk => internal_av_waitrequest.CLK
clk => readyfordata~reg0.CLK
clk => dataavailable~reg0.CLK
clk => jtag_uart_scfifo_w:the_jtag_uart_scfifo_w.clk
rst_n => alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic.rst_n
rst_n => jtag_uart_scfifo_r:the_jtag_uart_scfifo_r.rst_n
rst_n => jtag_uart_scfifo_r:the_jtag_uart_scfifo_r.fifo_clear
rst_n => jtag_uart_scfifo_w:the_jtag_uart_scfifo_w.fifo_clear
rst_n => t_dav.PRESET
rst_n => r_val.ACLR
rst_n => pause_irq.ACLR
rst_n => readyfordata~reg0.ACLR
rst_n => dataavailable~reg0.ACLR
rst_n => fifo_AE.ACLR
rst_n => fifo_AF.ACLR
rst_n => fifo_wr.ACLR
rst_n => rvalid.ACLR
rst_n => read_0.ACLR
rst_n => ien_AE.ACLR
rst_n => ien_AF.ACLR
rst_n => ac.ACLR
rst_n => woverflow.ACLR
rst_n => internal_av_waitrequest.PRESET
av_irq <= av_irq~0.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[0] <= A_WE_StdLogicVector~15.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[1] <= A_WE_StdLogicVector~14.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[2] <= A_WE_StdLogicVector~13.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[3] <= A_WE_StdLogicVector~12.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[4] <= A_WE_StdLogicVector~11.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[5] <= A_WE_StdLogicVector~10.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[6] <= A_WE_StdLogicVector~9.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[7] <= A_WE_StdLogicVector~8.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[8] <= ipen_AF.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[9] <= ipen_AE.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[10] <= ac.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[11] <= <GND>
av_readdata[12] <= jtag_uart_scfifo_r:the_jtag_uart_scfifo_r.fifo_EF
av_readdata[13] <= jtag_uart_scfifo_w:the_jtag_uart_scfifo_w.fifo_FF
av_readdata[14] <= woverflow.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[15] <= rvalid.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[16] <= A_WE_StdLogicVector~7.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[17] <= A_WE_StdLogicVector~6.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[18] <= A_WE_StdLogicVector~5.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[19] <= A_WE_StdLogicVector~4.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[20] <= A_WE_StdLogicVector~3.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[21] <= A_WE_StdLogicVector~2.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[22] <= A_WE_StdLogicVector~1.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[23] <= A_WE_StdLogicVector~0.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[24] <= <GND>
av_readdata[25] <= <GND>
av_readdata[26] <= <GND>
av_readdata[27] <= <GND>
av_readdata[28] <= <GND>
av_readdata[29] <= <GND>
av_readdata[30] <= <GND>
av_readdata[31] <= <GND>
av_waitrequest <= internal_av_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
dataavailable <= dataavailable~reg0.DB_MAX_OUTPUT_PORT_TYPE
readyfordata <= readyfordata~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ifv|nios:NIOS|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w
clk => scfifo:wfifo.clock
fifo_clear => scfifo:wfifo.aclr
fifo_wdata[0] => scfifo:wfifo.data[0]
fifo_wdata[1] => scfifo:wfifo.data[1]
fifo_wdata[2] => scfifo:wfifo.data[2]
fifo_wdata[3] => scfifo:wfifo.data[3]
fifo_wdata[4] => scfifo:wfifo.data[4]
fifo_wdata[5] => scfifo:wfifo.data[5]
fifo_wdata[6] => scfifo:wfifo.data[6]
fifo_wdata[7] => scfifo:wfifo.data[7]
fifo_wr => scfifo:wfifo.wrreq
rd_wfifo => scfifo:wfifo.rdreq
fifo_FF <= scfifo:wfifo.full
r_dat[0] <= scfifo:wfifo.q[0]
r_dat[1] <= scfifo:wfifo.q[1]
r_dat[2] <= scfifo:wfifo.q[2]
r_dat[3] <= scfifo:wfifo.q[3]
r_dat[4] <= scfifo:wfifo.q[4]
r_dat[5] <= scfifo:wfifo.q[5]
r_dat[6] <= scfifo:wfifo.q[6]
r_dat[7] <= scfifo:wfifo.q[7]
wfifo_empty <= scfifo:wfifo.empty
wfifo_used[0] <= scfifo:wfifo.usedw[0]
wfifo_used[1] <= scfifo:wfifo.usedw[1]
wfifo_used[2] <= scfifo:wfifo.usedw[2]
wfifo_used[3] <= scfifo:wfifo.usedw[3]
wfifo_used[4] <= scfifo:wfifo.usedw[4]
wfifo_used[5] <= scfifo:wfifo.usedw[5]


|ifv|nios:NIOS|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo
data[0] => scfifo_1n21:auto_generated.data[0]
data[1] => scfifo_1n21:auto_generated.data[1]
data[2] => scfifo_1n21:auto_generated.data[2]
data[3] => scfifo_1n21:auto_generated.data[3]
data[4] => scfifo_1n21:auto_generated.data[4]
data[5] => scfifo_1n21:auto_generated.data[5]
data[6] => scfifo_1n21:auto_generated.data[6]
data[7] => scfifo_1n21:auto_generated.data[7]
q[0] <= scfifo_1n21:auto_generated.q[0]
q[1] <= scfifo_1n21:auto_generated.q[1]
q[2] <= scfifo_1n21:auto_generated.q[2]
q[3] <= scfifo_1n21:auto_generated.q[3]
q[4] <= scfifo_1n21:auto_generated.q[4]
q[5] <= scfifo_1n21:auto_generated.q[5]
q[6] <= scfifo_1n21:auto_generated.q[6]
q[7] <= scfifo_1n21:auto_generated.q[7]
wrreq => scfifo_1n21:auto_generated.wrreq
rdreq => scfifo_1n21:auto_generated.rdreq
clock => scfifo_1n21:auto_generated.clock
aclr => scfifo_1n21:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_1n21:auto_generated.empty
full <= scfifo_1n21:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_1n21:auto_generated.usedw[0]
usedw[1] <= scfifo_1n21:auto_generated.usedw[1]
usedw[2] <= scfifo_1n21:auto_generated.usedw[2]
usedw[3] <= scfifo_1n21:auto_generated.usedw[3]
usedw[4] <= scfifo_1n21:auto_generated.usedw[4]
usedw[5] <= scfifo_1n21:auto_generated.usedw[5]


|ifv|nios:NIOS|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated
aclr => a_dpfifo_8t21:dpfifo.aclr
clock => a_dpfifo_8t21:dpfifo.clock
data[0] => a_dpfifo_8t21:dpfifo.data[0]
data[1] => a_dpfifo_8t21:dpfifo.data[1]
data[2] => a_dpfifo_8t21:dpfifo.data[2]
data[3] => a_dpfifo_8t21:dpfifo.data[3]
data[4] => a_dpfifo_8t21:dpfifo.data[4]
data[5] => a_dpfifo_8t21:dpfifo.data[5]
data[6] => a_dpfifo_8t21:dpfifo.data[6]
data[7] => a_dpfifo_8t21:dpfifo.data[7]
empty <= a_dpfifo_8t21:dpfifo.empty
full <= a_dpfifo_8t21:dpfifo.full
q[0] <= a_dpfifo_8t21:dpfifo.q[0]
q[1] <= a_dpfifo_8t21:dpfifo.q[1]
q[2] <= a_dpfifo_8t21:dpfifo.q[2]
q[3] <= a_dpfifo_8t21:dpfifo.q[3]
q[4] <= a_dpfifo_8t21:dpfifo.q[4]
q[5] <= a_dpfifo_8t21:dpfifo.q[5]
q[6] <= a_dpfifo_8t21:dpfifo.q[6]
q[7] <= a_dpfifo_8t21:dpfifo.q[7]
rdreq => a_dpfifo_8t21:dpfifo.rreq
usedw[0] <= a_dpfifo_8t21:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_8t21:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_8t21:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_8t21:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_8t21:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_8t21:dpfifo.usedw[5]
wrreq => a_dpfifo_8t21:dpfifo.wreq


|ifv|nios:NIOS|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo
aclr => a_fefifo_7cf:fifo_state.aclr
aclr => cntr_fjb:rd_ptr_count.aclr
aclr => cntr_fjb:wr_ptr.aclr
clock => a_fefifo_7cf:fifo_state.clock
clock => dpram_5h21:FIFOram.inclock
clock => dpram_5h21:FIFOram.outclock
clock => cntr_fjb:rd_ptr_count.clock
clock => cntr_fjb:wr_ptr.clock
data[0] => dpram_5h21:FIFOram.data[0]
data[1] => dpram_5h21:FIFOram.data[1]
data[2] => dpram_5h21:FIFOram.data[2]
data[3] => dpram_5h21:FIFOram.data[3]
data[4] => dpram_5h21:FIFOram.data[4]
data[5] => dpram_5h21:FIFOram.data[5]
data[6] => dpram_5h21:FIFOram.data[6]
data[7] => dpram_5h21:FIFOram.data[7]
empty <= a_fefifo_7cf:fifo_state.empty
full <= a_fefifo_7cf:fifo_state.full
q[0] <= dpram_5h21:FIFOram.q[0]
q[1] <= dpram_5h21:FIFOram.q[1]
q[2] <= dpram_5h21:FIFOram.q[2]
q[3] <= dpram_5h21:FIFOram.q[3]
q[4] <= dpram_5h21:FIFOram.q[4]
q[5] <= dpram_5h21:FIFOram.q[5]
q[6] <= dpram_5h21:FIFOram.q[6]
q[7] <= dpram_5h21:FIFOram.q[7]
rreq => a_fefifo_7cf:fifo_state.rreq
rreq => cntr_fjb:rd_ptr_count.cnt_en
sclr => a_fefifo_7cf:fifo_state.sclr
sclr => cntr_fjb:rd_ptr_count.sclr
sclr => cntr_fjb:wr_ptr.sclr
usedw[0] <= a_fefifo_7cf:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_7cf:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_7cf:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_7cf:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_7cf:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_7cf:fifo_state.usedw_out[5]
wreq => a_fefifo_7cf:fifo_state.wreq
wreq => dpram_5h21:FIFOram.wren
wreq => cntr_fjb:wr_ptr.cnt_en


|ifv|nios:NIOS|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state
aclr => cntr_rj7:count_usedw.aclr
clock => cntr_rj7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
sclr => cntr_rj7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
wreq => cntr_rj7:count_usedw.updown


|ifv|nios:NIOS|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw
aclr => counter_reg_bit1a[5].ACLR
aclr => counter_reg_bit1a[4].ACLR
aclr => counter_reg_bit1a[3].ACLR
aclr => counter_reg_bit1a[2].ACLR
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB


|ifv|nios:NIOS|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram
data[0] => altsyncram_9tl1:altsyncram2.data_a[0]
data[1] => altsyncram_9tl1:altsyncram2.data_a[1]
data[2] => altsyncram_9tl1:altsyncram2.data_a[2]
data[3] => altsyncram_9tl1:altsyncram2.data_a[3]
data[4] => altsyncram_9tl1:altsyncram2.data_a[4]
data[5] => altsyncram_9tl1:altsyncram2.data_a[5]
data[6] => altsyncram_9tl1:altsyncram2.data_a[6]
data[7] => altsyncram_9tl1:altsyncram2.data_a[7]
inclock => altsyncram_9tl1:altsyncram2.clock0
outclock => altsyncram_9tl1:altsyncram2.clock1
outclocken => altsyncram_9tl1:altsyncram2.clocken1
q[0] <= altsyncram_9tl1:altsyncram2.q_b[0]
q[1] <= altsyncram_9tl1:altsyncram2.q_b[1]
q[2] <= altsyncram_9tl1:altsyncram2.q_b[2]
q[3] <= altsyncram_9tl1:altsyncram2.q_b[3]
q[4] <= altsyncram_9tl1:altsyncram2.q_b[4]
q[5] <= altsyncram_9tl1:altsyncram2.q_b[5]
q[6] <= altsyncram_9tl1:altsyncram2.q_b[6]
q[7] <= altsyncram_9tl1:altsyncram2.q_b[7]
rdaddress[0] => altsyncram_9tl1:altsyncram2.address_b[0]
rdaddress[1] => altsyncram_9tl1:altsyncram2.address_b[1]
rdaddress[2] => altsyncram_9tl1:altsyncram2.address_b[2]
rdaddress[3] => altsyncram_9tl1:altsyncram2.address_b[3]
rdaddress[4] => altsyncram_9tl1:altsyncram2.address_b[4]
rdaddress[5] => altsyncram_9tl1:altsyncram2.address_b[5]
wraddress[0] => altsyncram_9tl1:altsyncram2.address_a[0]
wraddress[1] => altsyncram_9tl1:altsyncram2.address_a[1]
wraddress[2] => altsyncram_9tl1:altsyncram2.address_a[2]
wraddress[3] => altsyncram_9tl1:altsyncram2.address_a[3]
wraddress[4] => altsyncram_9tl1:altsyncram2.address_a[4]
wraddress[5] => altsyncram_9tl1:altsyncram2.address_a[5]
wren => altsyncram_9tl1:altsyncram2.wren_a


|ifv|nios:NIOS|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clocken1 => ram_block3a0.ENA1
clocken1 => ram_block3a1.ENA1
clocken1 => ram_block3a2.ENA1
clocken1 => ram_block3a3.ENA1
clocken1 => ram_block3a4.ENA1
clocken1 => ram_block3a5.ENA1
clocken1 => ram_block3a6.ENA1
clocken1 => ram_block3a7.ENA1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a0.ENA0
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a1.ENA0
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a2.ENA0
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a3.ENA0
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a4.ENA0
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a5.ENA0
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a6.ENA0
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a7.ENA0


|ifv|nios:NIOS|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count
aclr => counter_reg_bit4a[5].ACLR
aclr => counter_reg_bit4a[4].ACLR
aclr => counter_reg_bit4a[3].ACLR
aclr => counter_reg_bit4a[2].ACLR
aclr => counter_reg_bit4a[1].ACLR
aclr => counter_reg_bit4a[0].ACLR
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT


|ifv|nios:NIOS|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr
aclr => counter_reg_bit4a[5].ACLR
aclr => counter_reg_bit4a[4].ACLR
aclr => counter_reg_bit4a[3].ACLR
aclr => counter_reg_bit4a[2].ACLR
aclr => counter_reg_bit4a[1].ACLR
aclr => counter_reg_bit4a[0].ACLR
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT


|ifv|nios:NIOS|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r
clk => scfifo:rfifo.clock
fifo_clear => scfifo:rfifo.aclr
fifo_rd => scfifo:rfifo.rdreq
rst_n => ~NO_FANOUT~
t_dat[0] => scfifo:rfifo.data[0]
t_dat[1] => scfifo:rfifo.data[1]
t_dat[2] => scfifo:rfifo.data[2]
t_dat[3] => scfifo:rfifo.data[3]
t_dat[4] => scfifo:rfifo.data[4]
t_dat[5] => scfifo:rfifo.data[5]
t_dat[6] => scfifo:rfifo.data[6]
t_dat[7] => scfifo:rfifo.data[7]
wr_rfifo => scfifo:rfifo.wrreq
fifo_EF <= scfifo:rfifo.empty
fifo_rdata[0] <= scfifo:rfifo.q[0]
fifo_rdata[1] <= scfifo:rfifo.q[1]
fifo_rdata[2] <= scfifo:rfifo.q[2]
fifo_rdata[3] <= scfifo:rfifo.q[3]
fifo_rdata[4] <= scfifo:rfifo.q[4]
fifo_rdata[5] <= scfifo:rfifo.q[5]
fifo_rdata[6] <= scfifo:rfifo.q[6]
fifo_rdata[7] <= scfifo:rfifo.q[7]
rfifo_full <= scfifo:rfifo.full
rfifo_used[0] <= scfifo:rfifo.usedw[0]
rfifo_used[1] <= scfifo:rfifo.usedw[1]
rfifo_used[2] <= scfifo:rfifo.usedw[2]
rfifo_used[3] <= scfifo:rfifo.usedw[3]
rfifo_used[4] <= scfifo:rfifo.usedw[4]
rfifo_used[5] <= scfifo:rfifo.usedw[5]


|ifv|nios:NIOS|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo
data[0] => scfifo_1n21:auto_generated.data[0]
data[1] => scfifo_1n21:auto_generated.data[1]
data[2] => scfifo_1n21:auto_generated.data[2]
data[3] => scfifo_1n21:auto_generated.data[3]
data[4] => scfifo_1n21:auto_generated.data[4]
data[5] => scfifo_1n21:auto_generated.data[5]
data[6] => scfifo_1n21:auto_generated.data[6]
data[7] => scfifo_1n21:auto_generated.data[7]
q[0] <= scfifo_1n21:auto_generated.q[0]
q[1] <= scfifo_1n21:auto_generated.q[1]
q[2] <= scfifo_1n21:auto_generated.q[2]
q[3] <= scfifo_1n21:auto_generated.q[3]
q[4] <= scfifo_1n21:auto_generated.q[4]
q[5] <= scfifo_1n21:auto_generated.q[5]
q[6] <= scfifo_1n21:auto_generated.q[6]
q[7] <= scfifo_1n21:auto_generated.q[7]
wrreq => scfifo_1n21:auto_generated.wrreq
rdreq => scfifo_1n21:auto_generated.rdreq
clock => scfifo_1n21:auto_generated.clock
aclr => scfifo_1n21:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_1n21:auto_generated.empty
full <= scfifo_1n21:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_1n21:auto_generated.usedw[0]
usedw[1] <= scfifo_1n21:auto_generated.usedw[1]
usedw[2] <= scfifo_1n21:auto_generated.usedw[2]
usedw[3] <= scfifo_1n21:auto_generated.usedw[3]
usedw[4] <= scfifo_1n21:auto_generated.usedw[4]
usedw[5] <= scfifo_1n21:auto_generated.usedw[5]


|ifv|nios:NIOS|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated
aclr => a_dpfifo_8t21:dpfifo.aclr
clock => a_dpfifo_8t21:dpfifo.clock
data[0] => a_dpfifo_8t21:dpfifo.data[0]
data[1] => a_dpfifo_8t21:dpfifo.data[1]
data[2] => a_dpfifo_8t21:dpfifo.data[2]
data[3] => a_dpfifo_8t21:dpfifo.data[3]
data[4] => a_dpfifo_8t21:dpfifo.data[4]
data[5] => a_dpfifo_8t21:dpfifo.data[5]
data[6] => a_dpfifo_8t21:dpfifo.data[6]
data[7] => a_dpfifo_8t21:dpfifo.data[7]
empty <= a_dpfifo_8t21:dpfifo.empty
full <= a_dpfifo_8t21:dpfifo.full
q[0] <= a_dpfifo_8t21:dpfifo.q[0]
q[1] <= a_dpfifo_8t21:dpfifo.q[1]
q[2] <= a_dpfifo_8t21:dpfifo.q[2]
q[3] <= a_dpfifo_8t21:dpfifo.q[3]
q[4] <= a_dpfifo_8t21:dpfifo.q[4]
q[5] <= a_dpfifo_8t21:dpfifo.q[5]
q[6] <= a_dpfifo_8t21:dpfifo.q[6]
q[7] <= a_dpfifo_8t21:dpfifo.q[7]
rdreq => a_dpfifo_8t21:dpfifo.rreq
usedw[0] <= a_dpfifo_8t21:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_8t21:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_8t21:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_8t21:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_8t21:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_8t21:dpfifo.usedw[5]
wrreq => a_dpfifo_8t21:dpfifo.wreq


|ifv|nios:NIOS|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo
aclr => a_fefifo_7cf:fifo_state.aclr
aclr => cntr_fjb:rd_ptr_count.aclr
aclr => cntr_fjb:wr_ptr.aclr
clock => a_fefifo_7cf:fifo_state.clock
clock => dpram_5h21:FIFOram.inclock
clock => dpram_5h21:FIFOram.outclock
clock => cntr_fjb:rd_ptr_count.clock
clock => cntr_fjb:wr_ptr.clock
data[0] => dpram_5h21:FIFOram.data[0]
data[1] => dpram_5h21:FIFOram.data[1]
data[2] => dpram_5h21:FIFOram.data[2]
data[3] => dpram_5h21:FIFOram.data[3]
data[4] => dpram_5h21:FIFOram.data[4]
data[5] => dpram_5h21:FIFOram.data[5]
data[6] => dpram_5h21:FIFOram.data[6]
data[7] => dpram_5h21:FIFOram.data[7]
empty <= a_fefifo_7cf:fifo_state.empty
full <= a_fefifo_7cf:fifo_state.full
q[0] <= dpram_5h21:FIFOram.q[0]
q[1] <= dpram_5h21:FIFOram.q[1]
q[2] <= dpram_5h21:FIFOram.q[2]
q[3] <= dpram_5h21:FIFOram.q[3]
q[4] <= dpram_5h21:FIFOram.q[4]
q[5] <= dpram_5h21:FIFOram.q[5]
q[6] <= dpram_5h21:FIFOram.q[6]
q[7] <= dpram_5h21:FIFOram.q[7]
rreq => a_fefifo_7cf:fifo_state.rreq
rreq => cntr_fjb:rd_ptr_count.cnt_en
sclr => a_fefifo_7cf:fifo_state.sclr
sclr => cntr_fjb:rd_ptr_count.sclr
sclr => cntr_fjb:wr_ptr.sclr
usedw[0] <= a_fefifo_7cf:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_7cf:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_7cf:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_7cf:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_7cf:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_7cf:fifo_state.usedw_out[5]
wreq => a_fefifo_7cf:fifo_state.wreq
wreq => dpram_5h21:FIFOram.wren
wreq => cntr_fjb:wr_ptr.cnt_en


|ifv|nios:NIOS|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state
aclr => cntr_rj7:count_usedw.aclr
clock => cntr_rj7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
sclr => cntr_rj7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
wreq => cntr_rj7:count_usedw.updown


|ifv|nios:NIOS|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw
aclr => counter_reg_bit1a[5].ACLR
aclr => counter_reg_bit1a[4].ACLR
aclr => counter_reg_bit1a[3].ACLR
aclr => counter_reg_bit1a[2].ACLR
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB


|ifv|nios:NIOS|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram
data[0] => altsyncram_9tl1:altsyncram2.data_a[0]
data[1] => altsyncram_9tl1:altsyncram2.data_a[1]
data[2] => altsyncram_9tl1:altsyncram2.data_a[2]
data[3] => altsyncram_9tl1:altsyncram2.data_a[3]
data[4] => altsyncram_9tl1:altsyncram2.data_a[4]
data[5] => altsyncram_9tl1:altsyncram2.data_a[5]
data[6] => altsyncram_9tl1:altsyncram2.data_a[6]
data[7] => altsyncram_9tl1:altsyncram2.data_a[7]
inclock => altsyncram_9tl1:altsyncram2.clock0
outclock => altsyncram_9tl1:altsyncram2.clock1
outclocken => altsyncram_9tl1:altsyncram2.clocken1
q[0] <= altsyncram_9tl1:altsyncram2.q_b[0]
q[1] <= altsyncram_9tl1:altsyncram2.q_b[1]
q[2] <= altsyncram_9tl1:altsyncram2.q_b[2]
q[3] <= altsyncram_9tl1:altsyncram2.q_b[3]
q[4] <= altsyncram_9tl1:altsyncram2.q_b[4]
q[5] <= altsyncram_9tl1:altsyncram2.q_b[5]
q[6] <= altsyncram_9tl1:altsyncram2.q_b[6]
q[7] <= altsyncram_9tl1:altsyncram2.q_b[7]
rdaddress[0] => altsyncram_9tl1:altsyncram2.address_b[0]
rdaddress[1] => altsyncram_9tl1:altsyncram2.address_b[1]
rdaddress[2] => altsyncram_9tl1:altsyncram2.address_b[2]
rdaddress[3] => altsyncram_9tl1:altsyncram2.address_b[3]
rdaddress[4] => altsyncram_9tl1:altsyncram2.address_b[4]
rdaddress[5] => altsyncram_9tl1:altsyncram2.address_b[5]
wraddress[0] => altsyncram_9tl1:altsyncram2.address_a[0]
wraddress[1] => altsyncram_9tl1:altsyncram2.address_a[1]
wraddress[2] => altsyncram_9tl1:altsyncram2.address_a[2]
wraddress[3] => altsyncram_9tl1:altsyncram2.address_a[3]
wraddress[4] => altsyncram_9tl1:altsyncram2.address_a[4]
wraddress[5] => altsyncram_9tl1:altsyncram2.address_a[5]
wren => altsyncram_9tl1:altsyncram2.wren_a


|ifv|nios:NIOS|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clocken1 => ram_block3a0.ENA1
clocken1 => ram_block3a1.ENA1
clocken1 => ram_block3a2.ENA1
clocken1 => ram_block3a3.ENA1
clocken1 => ram_block3a4.ENA1
clocken1 => ram_block3a5.ENA1
clocken1 => ram_block3a6.ENA1
clocken1 => ram_block3a7.ENA1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a0.ENA0
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a1.ENA0
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a2.ENA0
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a3.ENA0
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a4.ENA0
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a5.ENA0
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a6.ENA0
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a7.ENA0


|ifv|nios:NIOS|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count
aclr => counter_reg_bit4a[5].ACLR
aclr => counter_reg_bit4a[4].ACLR
aclr => counter_reg_bit4a[3].ACLR
aclr => counter_reg_bit4a[2].ACLR
aclr => counter_reg_bit4a[1].ACLR
aclr => counter_reg_bit4a[0].ACLR
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT


|ifv|nios:NIOS|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr
aclr => counter_reg_bit4a[5].ACLR
aclr => counter_reg_bit4a[4].ACLR
aclr => counter_reg_bit4a[3].ACLR
aclr => counter_reg_bit4a[2].ACLR
aclr => counter_reg_bit4a[1].ACLR
aclr => counter_reg_bit4a[0].ACLR
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT


|ifv|nios:NIOS|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic
raw_tck => td_shift[10].CLK
raw_tck => td_shift[9].CLK
raw_tck => td_shift[8].CLK
raw_tck => td_shift[7].CLK
raw_tck => td_shift[6].CLK
raw_tck => td_shift[5].CLK
raw_tck => td_shift[4].CLK
raw_tck => td_shift[3].CLK
raw_tck => td_shift[2].CLK
raw_tck => td_shift[1].CLK
raw_tck => td_shift[0].CLK
raw_tck => user_saw_rvalid.CLK
raw_tck => state.CLK
raw_tck => count[9].CLK
raw_tck => count[8].CLK
raw_tck => count[7].CLK
raw_tck => count[6].CLK
raw_tck => count[5].CLK
raw_tck => count[4].CLK
raw_tck => count[3].CLK
raw_tck => count[2].CLK
raw_tck => count[1].CLK
raw_tck => count[0].CLK
raw_tck => write_valid.CLK
raw_tck => read_req.CLK
raw_tck => read_write.CLK
raw_tck => wdata[7].CLK
raw_tck => wdata[6].CLK
raw_tck => wdata[5].CLK
raw_tck => wdata[4].CLK
raw_tck => wdata[3].CLK
raw_tck => wdata[2].CLK
raw_tck => wdata[1].CLK
raw_tck => wdata[0].CLK
raw_tck => write_stalled.CLK
raw_tck => jupdate.CLK
tck => ~NO_FANOUT~
tdi => td_shift~54.DATAB
tdi => wdata~7.DATAB
tdi => always0~2.IN1
tdi => wdata~0.DATAB
tdi => state~1.OUTPUTSELECT
tdi => count~10.OUTPUTSELECT
tdi => td_shift~21.OUTPUTSELECT
rti => ~NO_FANOUT~
shift => ~NO_FANOUT~
update => ~NO_FANOUT~
usr1 => always0~0.IN0
clrn => jupdate.ACLR
clrn => td_shift[10].ACLR
clrn => td_shift[9].ACLR
clrn => td_shift[8].ACLR
clrn => td_shift[7].ACLR
clrn => td_shift[6].ACLR
clrn => td_shift[5].ACLR
clrn => td_shift[4].ACLR
clrn => td_shift[3].ACLR
clrn => td_shift[2].ACLR
clrn => td_shift[1].ACLR
clrn => td_shift[0].ACLR
clrn => user_saw_rvalid.ACLR
clrn => state.ACLR
clrn => count[9].PRESET
clrn => count[8].ACLR
clrn => count[7].ACLR
clrn => count[6].ACLR
clrn => count[5].ACLR
clrn => count[4].ACLR
clrn => count[3].ACLR
clrn => count[2].ACLR
clrn => count[1].ACLR
clrn => count[0].ACLR
clrn => write_valid.ACLR
clrn => read_req.ACLR
clrn => read_write.ACLR
clrn => wdata[7].ACLR
clrn => wdata[6].ACLR
clrn => wdata[5].ACLR
clrn => wdata[4].ACLR
clrn => wdata[3].ACLR
clrn => wdata[2].ACLR
clrn => wdata[1].ACLR
clrn => wdata[0].ACLR
clrn => write_stalled.ACLR
ena => always0~0.IN1
ir_in[0] => Decoder1.IN0
ir_in[0] => ir_out[0].DATAIN
tdo <= td_shift[0].DB_MAX_OUTPUT_PORT_TYPE
irq <= <GND>
ir_out[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
jtag_state_cdr => td_shift~10.OUTPUTSELECT
jtag_state_cdr => td_shift~9.OUTPUTSELECT
jtag_state_cdr => td_shift~8.OUTPUTSELECT
jtag_state_cdr => td_shift~7.OUTPUTSELECT
jtag_state_cdr => td_shift~6.OUTPUTSELECT
jtag_state_cdr => td_shift~5.OUTPUTSELECT
jtag_state_cdr => td_shift~4.OUTPUTSELECT
jtag_state_cdr => td_shift~3.OUTPUTSELECT
jtag_state_cdr => td_shift~2.OUTPUTSELECT
jtag_state_cdr => td_shift~1.OUTPUTSELECT
jtag_state_cdr => td_shift~0.OUTPUTSELECT
jtag_state_cdr => count~9.OUTPUTSELECT
jtag_state_cdr => count~8.OUTPUTSELECT
jtag_state_cdr => count~7.OUTPUTSELECT
jtag_state_cdr => count~6.OUTPUTSELECT
jtag_state_cdr => count~5.OUTPUTSELECT
jtag_state_cdr => count~4.OUTPUTSELECT
jtag_state_cdr => count~3.OUTPUTSELECT
jtag_state_cdr => count~2.OUTPUTSELECT
jtag_state_cdr => count~1.OUTPUTSELECT
jtag_state_cdr => count~0.OUTPUTSELECT
jtag_state_cdr => state~0.OUTPUTSELECT
jtag_state_sdr => state~4.OUTPUTSELECT
jtag_state_sdr => write_stalled~5.OUTPUTSELECT
jtag_state_sdr => read_req~3.OUTPUTSELECT
jtag_state_sdr => write_valid~3.OUTPUTSELECT
jtag_state_sdr => user_saw_rvalid~3.OUTPUTSELECT
jtag_state_sdr => wdata~31.OUTPUTSELECT
jtag_state_sdr => wdata~30.OUTPUTSELECT
jtag_state_sdr => wdata~29.OUTPUTSELECT
jtag_state_sdr => wdata~28.OUTPUTSELECT
jtag_state_sdr => wdata~27.OUTPUTSELECT
jtag_state_sdr => wdata~26.OUTPUTSELECT
jtag_state_sdr => wdata~25.OUTPUTSELECT
jtag_state_sdr => wdata~24.OUTPUTSELECT
jtag_state_sdr => read_write~3.OUTPUTSELECT
jtag_state_sdr => td_shift~64.OUTPUTSELECT
jtag_state_sdr => td_shift~63.OUTPUTSELECT
jtag_state_sdr => td_shift~62.OUTPUTSELECT
jtag_state_sdr => td_shift~61.OUTPUTSELECT
jtag_state_sdr => td_shift~60.OUTPUTSELECT
jtag_state_sdr => td_shift~59.OUTPUTSELECT
jtag_state_sdr => td_shift~58.OUTPUTSELECT
jtag_state_sdr => td_shift~57.OUTPUTSELECT
jtag_state_sdr => td_shift~56.OUTPUTSELECT
jtag_state_sdr => td_shift~55.OUTPUTSELECT
jtag_state_sdr => td_shift~54.OUTPUTSELECT
jtag_state_sdr => count~22.OUTPUTSELECT
jtag_state_sdr => count~21.OUTPUTSELECT
jtag_state_sdr => count~20.OUTPUTSELECT
jtag_state_sdr => count~19.OUTPUTSELECT
jtag_state_sdr => count~18.OUTPUTSELECT
jtag_state_sdr => count~17.OUTPUTSELECT
jtag_state_sdr => count~16.OUTPUTSELECT
jtag_state_sdr => count~15.OUTPUTSELECT
jtag_state_sdr => count~14.OUTPUTSELECT
jtag_state_sdr => count~13.OUTPUTSELECT
jtag_state_udr => jupdate~1.OUTPUTSELECT
clk => rst1.CLK
clk => rst2.CLK
clk => read_write1.CLK
clk => read_write2.CLK
clk => jupdate1.CLK
clk => jupdate2.CLK
clk => r_ena1.CLK
clk => rvalid0.CLK
clk => rvalid.CLK
clk => rdata[7].CLK
clk => rdata[6].CLK
clk => rdata[5].CLK
clk => rdata[4].CLK
clk => rdata[3].CLK
clk => rdata[2].CLK
clk => rdata[1].CLK
clk => rdata[0].CLK
clk => t_ena~reg0.CLK
clk => t_pause~reg0.CLK
rst_n => rst1.PRESET
rst_n => rst2.PRESET
rst_n => read_write1.ACLR
rst_n => read_write2.ACLR
rst_n => jupdate1.ACLR
rst_n => jupdate2.ACLR
rst_n => r_ena1.ACLR
rst_n => rvalid0.ACLR
rst_n => rvalid.ACLR
rst_n => rdata[7].ACLR
rst_n => rdata[6].ACLR
rst_n => rdata[5].ACLR
rst_n => rdata[4].ACLR
rst_n => rdata[3].ACLR
rst_n => rdata[2].ACLR
rst_n => rdata[1].ACLR
rst_n => rdata[0].ACLR
rst_n => t_ena~reg0.ACLR
rst_n => t_pause~reg0.ACLR
r_ena <= r_ena~1.DB_MAX_OUTPUT_PORT_TYPE
r_val => r_ena~0.IN1
r_dat[0] => rdata[0].DATAIN
r_dat[1] => rdata[1].DATAIN
r_dat[2] => rdata[2].DATAIN
r_dat[3] => rdata[3].DATAIN
r_dat[4] => rdata[4].DATAIN
r_dat[5] => rdata[5].DATAIN
r_dat[6] => rdata[6].DATAIN
r_dat[7] => rdata[7].DATAIN
t_dav => always2~5.IN1
t_dav => td_shift~29.DATAB
t_dav => always0~1.IN1
t_ena <= t_ena~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_dat[0] <= wdata[0].DB_MAX_OUTPUT_PORT_TYPE
t_dat[1] <= wdata[1].DB_MAX_OUTPUT_PORT_TYPE
t_dat[2] <= wdata[2].DB_MAX_OUTPUT_PORT_TYPE
t_dat[3] <= wdata[3].DB_MAX_OUTPUT_PORT_TYPE
t_dat[4] <= wdata[4].DB_MAX_OUTPUT_PORT_TYPE
t_dat[5] <= wdata[5].DB_MAX_OUTPUT_PORT_TYPE
t_dat[6] <= wdata[6].DB_MAX_OUTPUT_PORT_TYPE
t_dat[7] <= wdata[7].DB_MAX_OUTPUT_PORT_TYPE
t_pause <= t_pause~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ifv|nios:NIOS|sdram_s1_arbitrator:the_sdram_s1
clk => rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1.clk
clk => d1_reasons_to_wait.CLK
clk => sdram_s1_arb_share_counter[1].CLK
clk => sdram_s1_arb_share_counter[0].CLK
clk => sdram_s1_slavearbiterlockenable.CLK
clk => last_cycle_cpu_instruction_master_granted_slave_sdram_s1.CLK
clk => last_cycle_cpu_data_master_granted_slave_sdram_s1.CLK
clk => sdram_s1_saved_chosen_master_vector[1].CLK
clk => sdram_s1_saved_chosen_master_vector[0].CLK
clk => sdram_s1_arb_addend[1].CLK
clk => sdram_s1_arb_addend[0].CLK
clk => sdram_s1_reg_firsttransfer.CLK
clk => d1_sdram_s1_end_xfer~reg0.CLK
clk => rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1.clk
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => A_WE_StdLogicVector~34.DATAB
cpu_data_master_address_to_slave[3] => A_WE_StdLogicVector~33.DATAB
cpu_data_master_address_to_slave[4] => A_WE_StdLogicVector~32.DATAB
cpu_data_master_address_to_slave[5] => A_WE_StdLogicVector~31.DATAB
cpu_data_master_address_to_slave[6] => A_WE_StdLogicVector~30.DATAB
cpu_data_master_address_to_slave[7] => A_WE_StdLogicVector~29.DATAB
cpu_data_master_address_to_slave[8] => A_WE_StdLogicVector~28.DATAB
cpu_data_master_address_to_slave[9] => A_WE_StdLogicVector~27.DATAB
cpu_data_master_address_to_slave[10] => A_WE_StdLogicVector~26.DATAB
cpu_data_master_address_to_slave[11] => A_WE_StdLogicVector~25.DATAB
cpu_data_master_address_to_slave[12] => A_WE_StdLogicVector~24.DATAB
cpu_data_master_address_to_slave[13] => A_WE_StdLogicVector~23.DATAB
cpu_data_master_address_to_slave[14] => A_WE_StdLogicVector~22.DATAB
cpu_data_master_address_to_slave[15] => A_WE_StdLogicVector~21.DATAB
cpu_data_master_address_to_slave[16] => A_WE_StdLogicVector~20.DATAB
cpu_data_master_address_to_slave[17] => A_WE_StdLogicVector~19.DATAB
cpu_data_master_address_to_slave[18] => A_WE_StdLogicVector~18.DATAB
cpu_data_master_address_to_slave[19] => A_WE_StdLogicVector~17.DATAB
cpu_data_master_address_to_slave[20] => A_WE_StdLogicVector~16.DATAB
cpu_data_master_address_to_slave[21] => A_WE_StdLogicVector~15.DATAB
cpu_data_master_address_to_slave[22] => A_WE_StdLogicVector~14.DATAB
cpu_data_master_address_to_slave[23] => Equal0.IN49
cpu_data_master_address_to_slave[24] => Equal0.IN48
cpu_data_master_byteenable[0] => A_WE_StdLogicVector~39.DATAB
cpu_data_master_byteenable[1] => A_WE_StdLogicVector~38.DATAB
cpu_data_master_byteenable[2] => A_WE_StdLogicVector~39.DATAA
cpu_data_master_byteenable[3] => A_WE_StdLogicVector~38.DATAA
cpu_data_master_dbs_address[0] => ~NO_FANOUT~
cpu_data_master_dbs_address[1] => A_WE_StdLogicVector~35.DATAB
cpu_data_master_dbs_address[1] => A_WE_StdLogicVector~39.OUTPUTSELECT
cpu_data_master_dbs_address[1] => A_WE_StdLogicVector~38.OUTPUTSELECT
cpu_data_master_dbs_write_16[0] => sdram_s1_writedata[0].DATAIN
cpu_data_master_dbs_write_16[1] => sdram_s1_writedata[1].DATAIN
cpu_data_master_dbs_write_16[2] => sdram_s1_writedata[2].DATAIN
cpu_data_master_dbs_write_16[3] => sdram_s1_writedata[3].DATAIN
cpu_data_master_dbs_write_16[4] => sdram_s1_writedata[4].DATAIN
cpu_data_master_dbs_write_16[5] => sdram_s1_writedata[5].DATAIN
cpu_data_master_dbs_write_16[6] => sdram_s1_writedata[6].DATAIN
cpu_data_master_dbs_write_16[7] => sdram_s1_writedata[7].DATAIN
cpu_data_master_dbs_write_16[8] => sdram_s1_writedata[8].DATAIN
cpu_data_master_dbs_write_16[9] => sdram_s1_writedata[9].DATAIN
cpu_data_master_dbs_write_16[10] => sdram_s1_writedata[10].DATAIN
cpu_data_master_dbs_write_16[11] => sdram_s1_writedata[11].DATAIN
cpu_data_master_dbs_write_16[12] => sdram_s1_writedata[12].DATAIN
cpu_data_master_dbs_write_16[13] => sdram_s1_writedata[13].DATAIN
cpu_data_master_dbs_write_16[14] => sdram_s1_writedata[14].DATAIN
cpu_data_master_dbs_write_16[15] => sdram_s1_writedata[15].DATAIN
cpu_data_master_no_byte_enables_and_last_term => internal_cpu_data_master_qualified_request_sdram_s1~2.IN1
cpu_data_master_read => sdram_s1_in_a_read_cycle~0.IN0
cpu_data_master_read => internal_cpu_data_master_qualified_request_sdram_s1~1.IN0
cpu_data_master_read => internal_cpu_data_master_requests_sdram_s1~0.IN0
cpu_data_master_waitrequest => internal_cpu_data_master_qualified_request_sdram_s1~2.IN0
cpu_data_master_waitrequest => internal_cpu_data_master_qualified_request_sdram_s1~0.IN1
cpu_data_master_write => in_a_write_cycle.IN0
cpu_data_master_write => internal_cpu_data_master_qualified_request_sdram_s1~4.IN1
cpu_data_master_write => internal_cpu_data_master_requests_sdram_s1~0.IN1
cpu_instruction_master_address_to_slave[0] => ~NO_FANOUT~
cpu_instruction_master_address_to_slave[1] => ~NO_FANOUT~
cpu_instruction_master_address_to_slave[2] => A_WE_StdLogicVector~34.DATAA
cpu_instruction_master_address_to_slave[3] => A_WE_StdLogicVector~33.DATAA
cpu_instruction_master_address_to_slave[4] => A_WE_StdLogicVector~32.DATAA
cpu_instruction_master_address_to_slave[5] => A_WE_StdLogicVector~31.DATAA
cpu_instruction_master_address_to_slave[6] => A_WE_StdLogicVector~30.DATAA
cpu_instruction_master_address_to_slave[7] => A_WE_StdLogicVector~29.DATAA
cpu_instruction_master_address_to_slave[8] => A_WE_StdLogicVector~28.DATAA
cpu_instruction_master_address_to_slave[9] => A_WE_StdLogicVector~27.DATAA
cpu_instruction_master_address_to_slave[10] => A_WE_StdLogicVector~26.DATAA
cpu_instruction_master_address_to_slave[11] => A_WE_StdLogicVector~25.DATAA
cpu_instruction_master_address_to_slave[12] => A_WE_StdLogicVector~24.DATAA
cpu_instruction_master_address_to_slave[13] => A_WE_StdLogicVector~23.DATAA
cpu_instruction_master_address_to_slave[14] => A_WE_StdLogicVector~22.DATAA
cpu_instruction_master_address_to_slave[15] => A_WE_StdLogicVector~21.DATAA
cpu_instruction_master_address_to_slave[16] => A_WE_StdLogicVector~20.DATAA
cpu_instruction_master_address_to_slave[17] => A_WE_StdLogicVector~19.DATAA
cpu_instruction_master_address_to_slave[18] => A_WE_StdLogicVector~18.DATAA
cpu_instruction_master_address_to_slave[19] => A_WE_StdLogicVector~17.DATAA
cpu_instruction_master_address_to_slave[20] => A_WE_StdLogicVector~16.DATAA
cpu_instruction_master_address_to_slave[21] => A_WE_StdLogicVector~15.DATAA
cpu_instruction_master_address_to_slave[22] => A_WE_StdLogicVector~14.DATAA
cpu_instruction_master_address_to_slave[23] => Equal1.IN49
cpu_instruction_master_address_to_slave[24] => Equal1.IN48
cpu_instruction_master_dbs_address[0] => ~NO_FANOUT~
cpu_instruction_master_dbs_address[1] => A_WE_StdLogicVector~35.DATAA
cpu_instruction_master_read => sdram_s1_in_a_read_cycle~1.IN0
cpu_instruction_master_read => internal_cpu_instruction_master_qualified_request_sdram_s1~0.IN1
cpu_instruction_master_read => internal_cpu_instruction_master_requests_sdram_s1~1.IN0
cpu_instruction_master_read => internal_cpu_instruction_master_requests_sdram_s1~0.IN0
reset_n => rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1.reset_n
reset_n => rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1.reset_n
reset_n => sdram_s1_reset_n.DATAIN
reset_n => sdram_s1_reg_firsttransfer.PRESET
reset_n => sdram_s1_arb_addend[0].PRESET
reset_n => sdram_s1_arb_addend[1].ACLR
reset_n => sdram_s1_saved_chosen_master_vector[0].ACLR
reset_n => sdram_s1_saved_chosen_master_vector[1].ACLR
reset_n => last_cycle_cpu_data_master_granted_slave_sdram_s1.ACLR
reset_n => last_cycle_cpu_instruction_master_granted_slave_sdram_s1.ACLR
reset_n => sdram_s1_slavearbiterlockenable.ACLR
reset_n => sdram_s1_arb_share_counter[0].ACLR
reset_n => sdram_s1_arb_share_counter[1].ACLR
reset_n => d1_reasons_to_wait.ACLR
reset_n => d1_sdram_s1_end_xfer~reg0.PRESET
sdram_s1_readdata[0] => sdram_s1_readdata_from_sa[0].DATAIN
sdram_s1_readdata[1] => sdram_s1_readdata_from_sa[1].DATAIN
sdram_s1_readdata[2] => sdram_s1_readdata_from_sa[2].DATAIN
sdram_s1_readdata[3] => sdram_s1_readdata_from_sa[3].DATAIN
sdram_s1_readdata[4] => sdram_s1_readdata_from_sa[4].DATAIN
sdram_s1_readdata[5] => sdram_s1_readdata_from_sa[5].DATAIN
sdram_s1_readdata[6] => sdram_s1_readdata_from_sa[6].DATAIN
sdram_s1_readdata[7] => sdram_s1_readdata_from_sa[7].DATAIN
sdram_s1_readdata[8] => sdram_s1_readdata_from_sa[8].DATAIN
sdram_s1_readdata[9] => sdram_s1_readdata_from_sa[9].DATAIN
sdram_s1_readdata[10] => sdram_s1_readdata_from_sa[10].DATAIN
sdram_s1_readdata[11] => sdram_s1_readdata_from_sa[11].DATAIN
sdram_s1_readdata[12] => sdram_s1_readdata_from_sa[12].DATAIN
sdram_s1_readdata[13] => sdram_s1_readdata_from_sa[13].DATAIN
sdram_s1_readdata[14] => sdram_s1_readdata_from_sa[14].DATAIN
sdram_s1_readdata[15] => sdram_s1_readdata_from_sa[15].DATAIN
sdram_s1_readdatavalid => rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1.read
sdram_s1_readdatavalid => rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1.read
sdram_s1_readdatavalid => cpu_data_master_read_data_valid_sdram_s1~0.IN1
sdram_s1_readdatavalid => cpu_instruction_master_read_data_valid_sdram_s1~0.IN1
sdram_s1_waitrequest => sdram_s1_waits_for_write.IN0
sdram_s1_waitrequest => sdram_s1_waits_for_read.IN1
sdram_s1_waitrequest => sdram_s1_waitrequest_from_sa.DATAIN
cpu_data_master_byteenable_sdram_s1[0] <= A_WE_StdLogicVector~39.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_byteenable_sdram_s1[1] <= A_WE_StdLogicVector~38.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_granted_sdram_s1 <= sdram_s1_grant_vector~0.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_sdram_s1 <= internal_cpu_data_master_qualified_request_sdram_s1~7.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_sdram_s1 <= cpu_data_master_read_data_valid_sdram_s1~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_sdram_s1_shift_register <= rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1.fifo_contains_ones_n
cpu_data_master_requests_sdram_s1 <= internal_cpu_data_master_requests_sdram_s1~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_granted_sdram_s1 <= sdram_s1_grant_vector~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_qualified_request_sdram_s1 <= internal_cpu_instruction_master_qualified_request_sdram_s1~2.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_read_data_valid_sdram_s1 <= cpu_instruction_master_read_data_valid_sdram_s1~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_read_data_valid_sdram_s1_shift_register <= rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1.fifo_contains_ones_n
cpu_instruction_master_requests_sdram_s1 <= internal_cpu_instruction_master_requests_sdram_s1~1.DB_MAX_OUTPUT_PORT_TYPE
d1_sdram_s1_end_xfer <= d1_sdram_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_address[0] <= A_WE_StdLogicVector~35.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_address[1] <= A_WE_StdLogicVector~34.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_address[2] <= A_WE_StdLogicVector~33.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_address[3] <= A_WE_StdLogicVector~32.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_address[4] <= A_WE_StdLogicVector~31.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_address[5] <= A_WE_StdLogicVector~30.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_address[6] <= A_WE_StdLogicVector~29.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_address[7] <= A_WE_StdLogicVector~28.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_address[8] <= A_WE_StdLogicVector~27.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_address[9] <= A_WE_StdLogicVector~26.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_address[10] <= A_WE_StdLogicVector~25.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_address[11] <= A_WE_StdLogicVector~24.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_address[12] <= A_WE_StdLogicVector~23.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_address[13] <= A_WE_StdLogicVector~22.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_address[14] <= A_WE_StdLogicVector~21.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_address[15] <= A_WE_StdLogicVector~20.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_address[16] <= A_WE_StdLogicVector~19.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_address[17] <= A_WE_StdLogicVector~18.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_address[18] <= A_WE_StdLogicVector~17.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_address[19] <= A_WE_StdLogicVector~16.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_address[20] <= A_WE_StdLogicVector~15.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_address[21] <= A_WE_StdLogicVector~14.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_byteenable_n[0] <= A_WE_StdLogicVector~37.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_byteenable_n[1] <= A_WE_StdLogicVector~36.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_chipselect <= sdram_s1_chipselect~0.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_read_n <= sdram_s1_in_a_read_cycle.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_readdata_from_sa[0] <= sdram_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_readdata_from_sa[1] <= sdram_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_readdata_from_sa[2] <= sdram_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_readdata_from_sa[3] <= sdram_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_readdata_from_sa[4] <= sdram_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_readdata_from_sa[5] <= sdram_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_readdata_from_sa[6] <= sdram_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_readdata_from_sa[7] <= sdram_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_readdata_from_sa[8] <= sdram_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_readdata_from_sa[9] <= sdram_s1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_readdata_from_sa[10] <= sdram_s1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_readdata_from_sa[11] <= sdram_s1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_readdata_from_sa[12] <= sdram_s1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_readdata_from_sa[13] <= sdram_s1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_readdata_from_sa[14] <= sdram_s1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_readdata_from_sa[15] <= sdram_s1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_waitrequest_from_sa <= sdram_s1_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_write_n <= in_a_write_cycle.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_writedata[0] <= cpu_data_master_dbs_write_16[0].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_writedata[1] <= cpu_data_master_dbs_write_16[1].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_writedata[2] <= cpu_data_master_dbs_write_16[2].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_writedata[3] <= cpu_data_master_dbs_write_16[3].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_writedata[4] <= cpu_data_master_dbs_write_16[4].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_writedata[5] <= cpu_data_master_dbs_write_16[5].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_writedata[6] <= cpu_data_master_dbs_write_16[6].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_writedata[7] <= cpu_data_master_dbs_write_16[7].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_writedata[8] <= cpu_data_master_dbs_write_16[8].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_writedata[9] <= cpu_data_master_dbs_write_16[9].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_writedata[10] <= cpu_data_master_dbs_write_16[10].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_writedata[11] <= cpu_data_master_dbs_write_16[11].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_writedata[12] <= cpu_data_master_dbs_write_16[12].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_writedata[13] <= cpu_data_master_dbs_write_16[13].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_writedata[14] <= cpu_data_master_dbs_write_16[14].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_writedata[15] <= cpu_data_master_dbs_write_16[15].DB_MAX_OUTPUT_PORT_TYPE


|ifv|nios:NIOS|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1
clear_fifo => process13~0.IN1
clear_fifo => process12~0.IN1
clear_fifo => full_1~0.OUTPUTSELECT
clear_fifo => full_2~0.OUTPUTSELECT
clear_fifo => full_3~0.OUTPUTSELECT
clear_fifo => full_4~0.OUTPUTSELECT
clear_fifo => full_5~0.OUTPUTSELECT
clear_fifo => full_6~0.OUTPUTSELECT
clear_fifo => process1~1.IN0
clear_fifo => p1_stage_1~0.IN1
clear_fifo => p2_stage_2~0.IN1
clear_fifo => p3_stage_3~0.IN1
clear_fifo => p4_stage_4~0.IN1
clear_fifo => p5_stage_5~0.IN1
clear_fifo => p0_stage_0~0.IN1
clk => stage_6.CLK
clk => full_6.CLK
clk => stage_5.CLK
clk => full_5.CLK
clk => stage_4.CLK
clk => full_4.CLK
clk => stage_3.CLK
clk => full_3.CLK
clk => stage_2.CLK
clk => full_2.CLK
clk => stage_1.CLK
clk => full_1.CLK
clk => stage_0.CLK
clk => full_0.CLK
clk => how_many_ones[3].CLK
clk => how_many_ones[2].CLK
clk => how_many_ones[1].CLK
clk => how_many_ones[0].CLK
clk => fifo_contains_ones_n~reg0.CLK
data_in => A_WE_StdLogicVector~15.DATAB
data_in => stage_6~0.DATAA
data_in => updated_one_count~5.IN0
data_in => updated_one_count~2.IN0
data_in => p0_stage_0.DATAB
data_in => p1_stage_1.DATAB
data_in => p2_stage_2.DATAB
data_in => p3_stage_3.DATAB
data_in => p4_stage_4.DATAB
data_in => p5_stage_5.DATAB
read => process0~3.IN0
read => updated_one_count~6.IN1
read => updated_one_count~2.IN1
read => process12~5.IN1
read => process12~1.IN0
read => process10~3.IN1
read => process8~3.IN1
read => process6~3.IN1
read => process4~3.IN1
read => process2~3.IN1
read => process1~0.IN0
read => p6_full_6~0.IN0
reset_n => how_many_ones[0].ACLR
reset_n => how_many_ones[1].ACLR
reset_n => how_many_ones[2].ACLR
reset_n => how_many_ones[3].ACLR
reset_n => full_0.ACLR
reset_n => full_1.ACLR
reset_n => stage_1.ACLR
reset_n => full_2.ACLR
reset_n => stage_2.ACLR
reset_n => full_3.ACLR
reset_n => stage_3.ACLR
reset_n => full_4.ACLR
reset_n => stage_4.ACLR
reset_n => full_5.ACLR
reset_n => stage_5.ACLR
reset_n => stage_6.ACLR
reset_n => full_6.ACLR
reset_n => fifo_contains_ones_n~reg0.PRESET
reset_n => stage_0.ACLR
sync_reset => process12~4.IN1
sync_reset => process12~0.IN0
sync_reset => process10~2.IN1
sync_reset => process8~2.IN1
sync_reset => process6~2.IN1
sync_reset => process4~2.IN1
sync_reset => process2~2.IN1
sync_reset => process0~2.IN1
write => process15~0.IN0
write => updated_one_count~5.IN1
write => updated_one_count~3.IN0
write => updated_one_count~1.IN0
write => process12~6.IN0
write => process12~2.IN1
write => process10~4.IN0
write => process10~0.IN1
write => process8~4.IN0
write => process8~0.IN1
write => process6~4.IN0
write => process6~0.IN1
write => process4~4.IN0
write => process4~0.IN1
write => process2~4.IN0
write => process2~0.IN1
write => process1~2.IN1
write => process1~0.IN1
write => process0~3.IN1
write => process0~0.IN1
write => process13~0.IN0
write => p6_full_6~0.IN1
write => updated_one_count~0.IN0
data_out <= stage_0.DB_MAX_OUTPUT_PORT_TYPE
empty <= full_0.DB_MAX_OUTPUT_PORT_TYPE
fifo_contains_ones_n <= fifo_contains_ones_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= full_6.DB_MAX_OUTPUT_PORT_TYPE


|ifv|nios:NIOS|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1
clear_fifo => process13~0.IN1
clear_fifo => process12~0.IN1
clear_fifo => full_1~0.OUTPUTSELECT
clear_fifo => full_2~0.OUTPUTSELECT
clear_fifo => full_3~0.OUTPUTSELECT
clear_fifo => full_4~0.OUTPUTSELECT
clear_fifo => full_5~0.OUTPUTSELECT
clear_fifo => full_6~0.OUTPUTSELECT
clear_fifo => process1~1.IN0
clear_fifo => p1_stage_1~0.IN1
clear_fifo => p2_stage_2~0.IN1
clear_fifo => p3_stage_3~0.IN1
clear_fifo => p4_stage_4~0.IN1
clear_fifo => p5_stage_5~0.IN1
clear_fifo => p0_stage_0~0.IN1
clk => stage_6.CLK
clk => full_6.CLK
clk => stage_5.CLK
clk => full_5.CLK
clk => stage_4.CLK
clk => full_4.CLK
clk => stage_3.CLK
clk => full_3.CLK
clk => stage_2.CLK
clk => full_2.CLK
clk => stage_1.CLK
clk => full_1.CLK
clk => stage_0.CLK
clk => full_0.CLK
clk => how_many_ones[3].CLK
clk => how_many_ones[2].CLK
clk => how_many_ones[1].CLK
clk => how_many_ones[0].CLK
clk => fifo_contains_ones_n~reg0.CLK
data_in => A_WE_StdLogicVector~15.DATAB
data_in => stage_6~0.DATAA
data_in => updated_one_count~5.IN0
data_in => updated_one_count~2.IN0
data_in => p0_stage_0.DATAB
data_in => p1_stage_1.DATAB
data_in => p2_stage_2.DATAB
data_in => p3_stage_3.DATAB
data_in => p4_stage_4.DATAB
data_in => p5_stage_5.DATAB
read => process0~3.IN0
read => updated_one_count~6.IN1
read => updated_one_count~2.IN1
read => process12~5.IN1
read => process12~1.IN0
read => process10~3.IN1
read => process8~3.IN1
read => process6~3.IN1
read => process4~3.IN1
read => process2~3.IN1
read => process1~0.IN0
read => p6_full_6~0.IN0
reset_n => how_many_ones[0].ACLR
reset_n => how_many_ones[1].ACLR
reset_n => how_many_ones[2].ACLR
reset_n => how_many_ones[3].ACLR
reset_n => full_0.ACLR
reset_n => full_1.ACLR
reset_n => stage_1.ACLR
reset_n => full_2.ACLR
reset_n => stage_2.ACLR
reset_n => full_3.ACLR
reset_n => stage_3.ACLR
reset_n => full_4.ACLR
reset_n => stage_4.ACLR
reset_n => full_5.ACLR
reset_n => stage_5.ACLR
reset_n => stage_6.ACLR
reset_n => full_6.ACLR
reset_n => fifo_contains_ones_n~reg0.PRESET
reset_n => stage_0.ACLR
sync_reset => process12~4.IN1
sync_reset => process12~0.IN0
sync_reset => process10~2.IN1
sync_reset => process8~2.IN1
sync_reset => process6~2.IN1
sync_reset => process4~2.IN1
sync_reset => process2~2.IN1
sync_reset => process0~2.IN1
write => process15~0.IN0
write => updated_one_count~5.IN1
write => updated_one_count~3.IN0
write => updated_one_count~1.IN0
write => process12~6.IN0
write => process12~2.IN1
write => process10~4.IN0
write => process10~0.IN1
write => process8~4.IN0
write => process8~0.IN1
write => process6~4.IN0
write => process6~0.IN1
write => process4~4.IN0
write => process4~0.IN1
write => process2~4.IN0
write => process2~0.IN1
write => process1~2.IN1
write => process1~0.IN1
write => process0~3.IN1
write => process0~0.IN1
write => process13~0.IN0
write => p6_full_6~0.IN1
write => updated_one_count~0.IN0
data_out <= stage_0.DB_MAX_OUTPUT_PORT_TYPE
empty <= full_0.DB_MAX_OUTPUT_PORT_TYPE
fifo_contains_ones_n <= fifo_contains_ones_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= full_6.DB_MAX_OUTPUT_PORT_TYPE


|ifv|nios:NIOS|sdram:the_sdram
az_addr[0] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[18]
az_addr[1] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[19]
az_addr[2] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[20]
az_addr[3] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[21]
az_addr[4] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[22]
az_addr[5] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[23]
az_addr[6] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[24]
az_addr[7] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[25]
az_addr[8] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[26]
az_addr[9] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[27]
az_addr[10] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[28]
az_addr[11] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[29]
az_addr[12] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[30]
az_addr[13] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[31]
az_addr[14] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[32]
az_addr[15] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[33]
az_addr[16] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[34]
az_addr[17] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[35]
az_addr[18] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[36]
az_addr[19] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[37]
az_addr[20] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[38]
az_addr[21] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[39]
az_be_n[0] => module_input1[16].DATAA
az_be_n[1] => module_input1[17].DATAA
az_cs => ~NO_FANOUT~
az_data[0] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[0]
az_data[1] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[1]
az_data[2] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[2]
az_data[3] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[3]
az_data[4] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[4]
az_data[5] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[5]
az_data[6] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[6]
az_data[7] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[7]
az_data[8] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[8]
az_data[9] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[9]
az_data[10] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[10]
az_data[11] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[11]
az_data[12] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[12]
az_data[13] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[13]
az_data[14] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[14]
az_data[15] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[15]
az_rd_n => module_input~0.IN1
az_wr_n => module_input1[16].OUTPUTSELECT
az_wr_n => module_input1[17].OUTPUTSELECT
az_wr_n => module_input~0.IN0
az_wr_n => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[40]
clk => refresh_counter[12].CLK
clk => refresh_counter[11].CLK
clk => refresh_counter[10].CLK
clk => refresh_counter[9].CLK
clk => refresh_counter[8].CLK
clk => refresh_counter[7].CLK
clk => refresh_counter[6].CLK
clk => refresh_counter[5].CLK
clk => refresh_counter[4].CLK
clk => refresh_counter[3].CLK
clk => refresh_counter[2].CLK
clk => refresh_counter[1].CLK
clk => refresh_counter[0].CLK
clk => refresh_request.CLK
clk => init_done.CLK
clk => i_state[2].CLK
clk => i_state[1].CLK
clk => i_state[0].CLK
clk => i_next[2].CLK
clk => i_next[1].CLK
clk => i_next[0].CLK
clk => i_cmd[3].CLK
clk => i_cmd[2].CLK
clk => i_cmd[1].CLK
clk => i_cmd[0].CLK
clk => i_addr[11].CLK
clk => i_addr[10].CLK
clk => i_addr[9].CLK
clk => i_addr[8].CLK
clk => i_addr[7].CLK
clk => i_addr[6].CLK
clk => i_addr[5].CLK
clk => i_addr[4].CLK
clk => i_addr[3].CLK
clk => i_addr[2].CLK
clk => i_addr[1].CLK
clk => i_addr[0].CLK
clk => i_count[2].CLK
clk => i_count[1].CLK
clk => i_count[0].CLK
clk => i_refs[2].CLK
clk => i_refs[1].CLK
clk => i_refs[0].CLK
clk => m_state[8].CLK
clk => m_state[7].CLK
clk => m_state[6].CLK
clk => m_state[5].CLK
clk => m_state[4].CLK
clk => m_state[3].CLK
clk => m_state[2].CLK
clk => m_state[1].CLK
clk => m_state[0].CLK
clk => m_next[8].CLK
clk => m_next[7].CLK
clk => m_next[6].CLK
clk => m_next[5].CLK
clk => m_next[4].CLK
clk => m_next[3].CLK
clk => m_next[2].CLK
clk => m_next[1].CLK
clk => m_next[0].CLK
clk => m_cmd[3].CLK
clk => m_cmd[2].CLK
clk => m_cmd[1].CLK
clk => m_cmd[0].CLK
clk => m_bank[1].CLK
clk => m_bank[0].CLK
clk => m_addr[11].CLK
clk => m_addr[10].CLK
clk => m_addr[9].CLK
clk => m_addr[8].CLK
clk => m_addr[7].CLK
clk => m_addr[6].CLK
clk => m_addr[5].CLK
clk => m_addr[4].CLK
clk => m_addr[3].CLK
clk => m_addr[2].CLK
clk => m_addr[1].CLK
clk => m_addr[0].CLK
clk => m_data[15].CLK
clk => m_data[14].CLK
clk => m_data[13].CLK
clk => m_data[12].CLK
clk => m_data[11].CLK
clk => m_data[10].CLK
clk => m_data[9].CLK
clk => m_data[8].CLK
clk => m_data[7].CLK
clk => m_data[6].CLK
clk => m_data[5].CLK
clk => m_data[4].CLK
clk => m_data[3].CLK
clk => m_data[2].CLK
clk => m_data[1].CLK
clk => m_data[0].CLK
clk => m_dqm[1].CLK
clk => m_dqm[0].CLK
clk => m_count[2].CLK
clk => m_count[1].CLK
clk => m_count[0].CLK
clk => ack_refresh_request.CLK
clk => f_pop.CLK
clk => oe.CLK
clk => active_cs_n.CLK
clk => active_rnw.CLK
clk => active_addr[21].CLK
clk => active_addr[20].CLK
clk => active_addr[19].CLK
clk => active_addr[18].CLK
clk => active_addr[17].CLK
clk => active_addr[16].CLK
clk => active_addr[15].CLK
clk => active_addr[14].CLK
clk => active_addr[13].CLK
clk => active_addr[12].CLK
clk => active_addr[11].CLK
clk => active_addr[10].CLK
clk => active_addr[9].CLK
clk => active_addr[8].CLK
clk => active_addr[7].CLK
clk => active_addr[6].CLK
clk => active_addr[5].CLK
clk => active_addr[4].CLK
clk => active_addr[3].CLK
clk => active_addr[2].CLK
clk => active_addr[1].CLK
clk => active_addr[0].CLK
clk => active_data[15].CLK
clk => active_data[14].CLK
clk => active_data[13].CLK
clk => active_data[12].CLK
clk => active_data[11].CLK
clk => active_data[10].CLK
clk => active_data[9].CLK
clk => active_data[8].CLK
clk => active_data[7].CLK
clk => active_data[6].CLK
clk => active_data[5].CLK
clk => active_data[4].CLK
clk => active_data[3].CLK
clk => active_data[2].CLK
clk => active_data[1].CLK
clk => active_data[0].CLK
clk => active_dqm[1].CLK
clk => active_dqm[0].CLK
clk => rd_valid[2].CLK
clk => rd_valid[1].CLK
clk => rd_valid[0].CLK
clk => za_data[15]~reg0.CLK
clk => za_data[14]~reg0.CLK
clk => za_data[13]~reg0.CLK
clk => za_data[12]~reg0.CLK
clk => za_data[11]~reg0.CLK
clk => za_data[10]~reg0.CLK
clk => za_data[9]~reg0.CLK
clk => za_data[8]~reg0.CLK
clk => za_data[7]~reg0.CLK
clk => za_data[6]~reg0.CLK
clk => za_data[5]~reg0.CLK
clk => za_data[4]~reg0.CLK
clk => za_data[3]~reg0.CLK
clk => za_data[2]~reg0.CLK
clk => za_data[1]~reg0.CLK
clk => za_data[0]~reg0.CLK
clk => za_valid~reg0.CLK
clk => sdram_input_efifo_module:the_sdram_input_efifo_module.clk
reset_n => sdram_input_efifo_module:the_sdram_input_efifo_module.reset_n
reset_n => rd_valid[0].ACLR
reset_n => rd_valid[1].ACLR
reset_n => rd_valid[2].ACLR
reset_n => za_data[0]~reg0.ACLR
reset_n => za_data[1]~reg0.ACLR
reset_n => za_data[2]~reg0.ACLR
reset_n => za_data[3]~reg0.ACLR
reset_n => za_data[4]~reg0.ACLR
reset_n => za_data[5]~reg0.ACLR
reset_n => za_data[6]~reg0.ACLR
reset_n => za_data[7]~reg0.ACLR
reset_n => za_data[8]~reg0.ACLR
reset_n => za_data[9]~reg0.ACLR
reset_n => za_data[10]~reg0.ACLR
reset_n => za_data[11]~reg0.ACLR
reset_n => za_data[12]~reg0.ACLR
reset_n => za_data[13]~reg0.ACLR
reset_n => za_data[14]~reg0.ACLR
reset_n => za_data[15]~reg0.ACLR
reset_n => za_valid~reg0.ACLR
reset_n => refresh_counter[12].PRESET
reset_n => refresh_counter[11].ACLR
reset_n => refresh_counter[10].ACLR
reset_n => refresh_counter[9].PRESET
reset_n => refresh_counter[8].PRESET
reset_n => refresh_counter[7].PRESET
reset_n => refresh_counter[6].ACLR
reset_n => refresh_counter[5].ACLR
reset_n => refresh_counter[4].ACLR
reset_n => refresh_counter[3].PRESET
reset_n => refresh_counter[2].ACLR
reset_n => refresh_counter[1].ACLR
reset_n => refresh_counter[0].ACLR
reset_n => refresh_request.ACLR
reset_n => init_done.ACLR
reset_n => i_state[2].ACLR
reset_n => i_state[1].ACLR
reset_n => i_state[0].ACLR
reset_n => i_next[2].ACLR
reset_n => i_next[1].ACLR
reset_n => i_next[0].ACLR
reset_n => i_cmd[3].PRESET
reset_n => i_cmd[2].PRESET
reset_n => i_cmd[1].PRESET
reset_n => i_cmd[0].PRESET
reset_n => i_addr[11].PRESET
reset_n => i_addr[10].PRESET
reset_n => i_addr[9].PRESET
reset_n => i_addr[8].PRESET
reset_n => i_addr[7].PRESET
reset_n => i_addr[6].PRESET
reset_n => i_addr[5].PRESET
reset_n => i_addr[4].PRESET
reset_n => i_addr[3].PRESET
reset_n => i_addr[2].PRESET
reset_n => i_addr[1].PRESET
reset_n => i_addr[0].PRESET
reset_n => i_count[2].ACLR
reset_n => i_count[1].ACLR
reset_n => i_count[0].ACLR
reset_n => m_state[8].ACLR
reset_n => m_state[7].ACLR
reset_n => m_state[6].ACLR
reset_n => m_state[5].ACLR
reset_n => m_state[4].ACLR
reset_n => m_state[3].ACLR
reset_n => m_state[2].ACLR
reset_n => m_state[1].ACLR
reset_n => m_state[0].PRESET
reset_n => m_next[8].ACLR
reset_n => m_next[7].ACLR
reset_n => m_next[6].ACLR
reset_n => m_next[5].ACLR
reset_n => m_next[4].ACLR
reset_n => m_next[3].ACLR
reset_n => m_next[2].ACLR
reset_n => m_next[1].ACLR
reset_n => m_next[0].PRESET
reset_n => m_cmd[3].PRESET
reset_n => m_cmd[2].PRESET
reset_n => m_cmd[1].PRESET
reset_n => m_cmd[0].PRESET
reset_n => m_bank[1].ACLR
reset_n => m_bank[0].ACLR
reset_n => m_addr[11].ACLR
reset_n => m_addr[10].ACLR
reset_n => m_addr[9].ACLR
reset_n => m_addr[8].ACLR
reset_n => m_addr[7].ACLR
reset_n => m_addr[6].ACLR
reset_n => m_addr[5].ACLR
reset_n => m_addr[4].ACLR
reset_n => m_addr[3].ACLR
reset_n => m_addr[2].ACLR
reset_n => m_addr[1].ACLR
reset_n => m_addr[0].ACLR
reset_n => m_data[15].ACLR
reset_n => m_data[14].ACLR
reset_n => m_data[13].ACLR
reset_n => m_data[12].ACLR
reset_n => m_data[11].ACLR
reset_n => m_data[10].ACLR
reset_n => m_data[9].ACLR
reset_n => m_data[8].ACLR
reset_n => m_data[7].ACLR
reset_n => m_data[6].ACLR
reset_n => m_data[5].ACLR
reset_n => m_data[4].ACLR
reset_n => m_data[3].ACLR
reset_n => m_data[2].ACLR
reset_n => m_data[1].ACLR
reset_n => m_data[0].ACLR
reset_n => m_dqm[1].ACLR
reset_n => m_dqm[0].ACLR
reset_n => m_count[2].ACLR
reset_n => m_count[1].ACLR
reset_n => m_count[0].ACLR
reset_n => ack_refresh_request.ACLR
reset_n => f_pop.ACLR
reset_n => oe.ACLR
reset_n => i_refs[2].ENA
reset_n => i_refs[1].ENA
reset_n => i_refs[0].ENA
reset_n => active_cs_n.ENA
reset_n => active_rnw.ENA
reset_n => active_addr[21].ENA
reset_n => active_addr[20].ENA
reset_n => active_addr[19].ENA
reset_n => active_addr[18].ENA
reset_n => active_addr[17].ENA
reset_n => active_addr[16].ENA
reset_n => active_addr[15].ENA
reset_n => active_addr[14].ENA
reset_n => active_addr[13].ENA
reset_n => active_addr[12].ENA
reset_n => active_addr[11].ENA
reset_n => active_addr[10].ENA
reset_n => active_addr[9].ENA
reset_n => active_addr[8].ENA
reset_n => active_addr[7].ENA
reset_n => active_addr[6].ENA
reset_n => active_addr[5].ENA
reset_n => active_addr[4].ENA
reset_n => active_addr[3].ENA
reset_n => active_addr[2].ENA
reset_n => active_addr[1].ENA
reset_n => active_addr[0].ENA
reset_n => active_data[15].ENA
reset_n => active_data[14].ENA
reset_n => active_data[13].ENA
reset_n => active_data[12].ENA
reset_n => active_data[11].ENA
reset_n => active_data[10].ENA
reset_n => active_data[9].ENA
reset_n => active_data[8].ENA
reset_n => active_data[7].ENA
reset_n => active_data[6].ENA
reset_n => active_data[5].ENA
reset_n => active_data[4].ENA
reset_n => active_data[3].ENA
reset_n => active_data[2].ENA
reset_n => active_data[1].ENA
reset_n => active_data[0].ENA
reset_n => active_dqm[1].ENA
reset_n => active_dqm[0].ENA
za_data[0] <= za_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[1] <= za_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[2] <= za_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[3] <= za_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[4] <= za_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[5] <= za_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[6] <= za_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[7] <= za_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[8] <= za_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[9] <= za_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[10] <= za_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[11] <= za_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[12] <= za_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[13] <= za_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[14] <= za_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[15] <= za_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_valid <= za_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_waitrequest <= sdram_input_efifo_module:the_sdram_input_efifo_module.full
zs_addr[0] <= zs_addr~11.DB_MAX_OUTPUT_PORT_TYPE
zs_addr[1] <= zs_addr~10.DB_MAX_OUTPUT_PORT_TYPE
zs_addr[2] <= zs_addr~9.DB_MAX_OUTPUT_PORT_TYPE
zs_addr[3] <= zs_addr~8.DB_MAX_OUTPUT_PORT_TYPE
zs_addr[4] <= zs_addr~7.DB_MAX_OUTPUT_PORT_TYPE
zs_addr[5] <= zs_addr~6.DB_MAX_OUTPUT_PORT_TYPE
zs_addr[6] <= zs_addr~5.DB_MAX_OUTPUT_PORT_TYPE
zs_addr[7] <= zs_addr~4.DB_MAX_OUTPUT_PORT_TYPE
zs_addr[8] <= zs_addr~3.DB_MAX_OUTPUT_PORT_TYPE
zs_addr[9] <= zs_addr~2.DB_MAX_OUTPUT_PORT_TYPE
zs_addr[10] <= zs_addr~1.DB_MAX_OUTPUT_PORT_TYPE
zs_addr[11] <= zs_addr~0.DB_MAX_OUTPUT_PORT_TYPE
zs_ba[0] <= zs_ba~1.DB_MAX_OUTPUT_PORT_TYPE
zs_ba[1] <= zs_ba~0.DB_MAX_OUTPUT_PORT_TYPE
zs_cas_n <= aggreg~2.DB_MAX_OUTPUT_PORT_TYPE
zs_cke <= <VCC>
zs_cs_n <= aggreg~0.DB_MAX_OUTPUT_PORT_TYPE
zs_dq[0] <= zs_dq[0]~0
zs_dq[1] <= zs_dq[1]~1
zs_dq[2] <= zs_dq[2]~2
zs_dq[3] <= zs_dq[3]~3
zs_dq[4] <= zs_dq[4]~4
zs_dq[5] <= zs_dq[5]~5
zs_dq[6] <= zs_dq[6]~6
zs_dq[7] <= zs_dq[7]~7
zs_dq[8] <= zs_dq[8]~8
zs_dq[9] <= zs_dq[9]~9
zs_dq[10] <= zs_dq[10]~10
zs_dq[11] <= zs_dq[11]~11
zs_dq[12] <= zs_dq[12]~12
zs_dq[13] <= zs_dq[13]~13
zs_dq[14] <= zs_dq[14]~14
zs_dq[15] <= zs_dq[15]~15
zs_dqm[0] <= zs_dqm~1.DB_MAX_OUTPUT_PORT_TYPE
zs_dqm[1] <= zs_dqm~0.DB_MAX_OUTPUT_PORT_TYPE
zs_ras_n <= aggreg~1.DB_MAX_OUTPUT_PORT_TYPE
zs_we_n <= aggreg~3.DB_MAX_OUTPUT_PORT_TYPE


|ifv|nios:NIOS|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module
clk => wr_address.CLK
clk => rd_address.CLK
clk => entries[1].CLK
clk => entries[0].CLK
clk => entry_0[40].CLK
clk => entry_0[39].CLK
clk => entry_0[38].CLK
clk => entry_0[37].CLK
clk => entry_0[36].CLK
clk => entry_0[35].CLK
clk => entry_0[34].CLK
clk => entry_0[33].CLK
clk => entry_0[32].CLK
clk => entry_0[31].CLK
clk => entry_0[30].CLK
clk => entry_0[29].CLK
clk => entry_0[28].CLK
clk => entry_0[27].CLK
clk => entry_0[26].CLK
clk => entry_0[25].CLK
clk => entry_0[24].CLK
clk => entry_0[23].CLK
clk => entry_0[22].CLK
clk => entry_0[21].CLK
clk => entry_0[20].CLK
clk => entry_0[19].CLK
clk => entry_0[18].CLK
clk => entry_0[17].CLK
clk => entry_0[16].CLK
clk => entry_0[15].CLK
clk => entry_0[14].CLK
clk => entry_0[13].CLK
clk => entry_0[12].CLK
clk => entry_0[11].CLK
clk => entry_0[10].CLK
clk => entry_0[9].CLK
clk => entry_0[8].CLK
clk => entry_0[7].CLK
clk => entry_0[6].CLK
clk => entry_0[5].CLK
clk => entry_0[4].CLK
clk => entry_0[3].CLK
clk => entry_0[2].CLK
clk => entry_0[1].CLK
clk => entry_0[0].CLK
clk => entry_1[40].CLK
clk => entry_1[39].CLK
clk => entry_1[38].CLK
clk => entry_1[37].CLK
clk => entry_1[36].CLK
clk => entry_1[35].CLK
clk => entry_1[34].CLK
clk => entry_1[33].CLK
clk => entry_1[32].CLK
clk => entry_1[31].CLK
clk => entry_1[30].CLK
clk => entry_1[29].CLK
clk => entry_1[28].CLK
clk => entry_1[27].CLK
clk => entry_1[26].CLK
clk => entry_1[25].CLK
clk => entry_1[24].CLK
clk => entry_1[23].CLK
clk => entry_1[22].CLK
clk => entry_1[21].CLK
clk => entry_1[20].CLK
clk => entry_1[19].CLK
clk => entry_1[18].CLK
clk => entry_1[17].CLK
clk => entry_1[16].CLK
clk => entry_1[15].CLK
clk => entry_1[14].CLK
clk => entry_1[13].CLK
clk => entry_1[12].CLK
clk => entry_1[11].CLK
clk => entry_1[10].CLK
clk => entry_1[9].CLK
clk => entry_1[8].CLK
clk => entry_1[7].CLK
clk => entry_1[6].CLK
clk => entry_1[5].CLK
clk => entry_1[4].CLK
clk => entry_1[3].CLK
clk => entry_1[2].CLK
clk => entry_1[1].CLK
clk => entry_1[0].CLK
rd => Mux3.IN4
rd => Mux2.IN2
rd => Mux1.IN4
rd => Mux0.IN4
reset_n => wr_address.ACLR
reset_n => rd_address.ACLR
reset_n => entries[1].ACLR
reset_n => entries[0].ACLR
wr => process2~0.IN1
wr => Mux3.IN5
wr => Mux2.IN3
wr => Mux1.IN5
wr => Mux0.IN5
wr_data[0] => entry_1~40.DATAA
wr_data[0] => entry_0~40.DATAB
wr_data[1] => entry_1~39.DATAA
wr_data[1] => entry_0~39.DATAB
wr_data[2] => entry_1~38.DATAA
wr_data[2] => entry_0~38.DATAB
wr_data[3] => entry_1~37.DATAA
wr_data[3] => entry_0~37.DATAB
wr_data[4] => entry_1~36.DATAA
wr_data[4] => entry_0~36.DATAB
wr_data[5] => entry_1~35.DATAA
wr_data[5] => entry_0~35.DATAB
wr_data[6] => entry_1~34.DATAA
wr_data[6] => entry_0~34.DATAB
wr_data[7] => entry_1~33.DATAA
wr_data[7] => entry_0~33.DATAB
wr_data[8] => entry_1~32.DATAA
wr_data[8] => entry_0~32.DATAB
wr_data[9] => entry_1~31.DATAA
wr_data[9] => entry_0~31.DATAB
wr_data[10] => entry_1~30.DATAA
wr_data[10] => entry_0~30.DATAB
wr_data[11] => entry_1~29.DATAA
wr_data[11] => entry_0~29.DATAB
wr_data[12] => entry_1~28.DATAA
wr_data[12] => entry_0~28.DATAB
wr_data[13] => entry_1~27.DATAA
wr_data[13] => entry_0~27.DATAB
wr_data[14] => entry_1~26.DATAA
wr_data[14] => entry_0~26.DATAB
wr_data[15] => entry_1~25.DATAA
wr_data[15] => entry_0~25.DATAB
wr_data[16] => entry_1~24.DATAA
wr_data[16] => entry_0~24.DATAB
wr_data[17] => entry_1~23.DATAA
wr_data[17] => entry_0~23.DATAB
wr_data[18] => entry_1~22.DATAA
wr_data[18] => entry_0~22.DATAB
wr_data[19] => entry_1~21.DATAA
wr_data[19] => entry_0~21.DATAB
wr_data[20] => entry_1~20.DATAA
wr_data[20] => entry_0~20.DATAB
wr_data[21] => entry_1~19.DATAA
wr_data[21] => entry_0~19.DATAB
wr_data[22] => entry_1~18.DATAA
wr_data[22] => entry_0~18.DATAB
wr_data[23] => entry_1~17.DATAA
wr_data[23] => entry_0~17.DATAB
wr_data[24] => entry_1~16.DATAA
wr_data[24] => entry_0~16.DATAB
wr_data[25] => entry_1~15.DATAA
wr_data[25] => entry_0~15.DATAB
wr_data[26] => entry_1~14.DATAA
wr_data[26] => entry_0~14.DATAB
wr_data[27] => entry_1~13.DATAA
wr_data[27] => entry_0~13.DATAB
wr_data[28] => entry_1~12.DATAA
wr_data[28] => entry_0~12.DATAB
wr_data[29] => entry_1~11.DATAA
wr_data[29] => entry_0~11.DATAB
wr_data[30] => entry_1~10.DATAA
wr_data[30] => entry_0~10.DATAB
wr_data[31] => entry_1~9.DATAA
wr_data[31] => entry_0~9.DATAB
wr_data[32] => entry_1~8.DATAA
wr_data[32] => entry_0~8.DATAB
wr_data[33] => entry_1~7.DATAA
wr_data[33] => entry_0~7.DATAB
wr_data[34] => entry_1~6.DATAA
wr_data[34] => entry_0~6.DATAB
wr_data[35] => entry_1~5.DATAA
wr_data[35] => entry_0~5.DATAB
wr_data[36] => entry_1~4.DATAA
wr_data[36] => entry_0~4.DATAB
wr_data[37] => entry_1~3.DATAA
wr_data[37] => entry_0~3.DATAB
wr_data[38] => entry_1~2.DATAA
wr_data[38] => entry_0~2.DATAB
wr_data[39] => entry_1~1.DATAA
wr_data[39] => entry_0~1.DATAB
wr_data[40] => entry_1~0.DATAA
wr_data[40] => entry_0~0.DATAB
almost_empty <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
empty <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
full <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[0] <= rd_data~40.DB_MAX_OUTPUT_PORT_TYPE
rd_data[1] <= rd_data~39.DB_MAX_OUTPUT_PORT_TYPE
rd_data[2] <= rd_data~38.DB_MAX_OUTPUT_PORT_TYPE
rd_data[3] <= rd_data~37.DB_MAX_OUTPUT_PORT_TYPE
rd_data[4] <= rd_data~36.DB_MAX_OUTPUT_PORT_TYPE
rd_data[5] <= rd_data~35.DB_MAX_OUTPUT_PORT_TYPE
rd_data[6] <= rd_data~34.DB_MAX_OUTPUT_PORT_TYPE
rd_data[7] <= rd_data~33.DB_MAX_OUTPUT_PORT_TYPE
rd_data[8] <= rd_data~32.DB_MAX_OUTPUT_PORT_TYPE
rd_data[9] <= rd_data~31.DB_MAX_OUTPUT_PORT_TYPE
rd_data[10] <= rd_data~30.DB_MAX_OUTPUT_PORT_TYPE
rd_data[11] <= rd_data~29.DB_MAX_OUTPUT_PORT_TYPE
rd_data[12] <= rd_data~28.DB_MAX_OUTPUT_PORT_TYPE
rd_data[13] <= rd_data~27.DB_MAX_OUTPUT_PORT_TYPE
rd_data[14] <= rd_data~26.DB_MAX_OUTPUT_PORT_TYPE
rd_data[15] <= rd_data~25.DB_MAX_OUTPUT_PORT_TYPE
rd_data[16] <= rd_data~24.DB_MAX_OUTPUT_PORT_TYPE
rd_data[17] <= rd_data~23.DB_MAX_OUTPUT_PORT_TYPE
rd_data[18] <= rd_data~22.DB_MAX_OUTPUT_PORT_TYPE
rd_data[19] <= rd_data~21.DB_MAX_OUTPUT_PORT_TYPE
rd_data[20] <= rd_data~20.DB_MAX_OUTPUT_PORT_TYPE
rd_data[21] <= rd_data~19.DB_MAX_OUTPUT_PORT_TYPE
rd_data[22] <= rd_data~18.DB_MAX_OUTPUT_PORT_TYPE
rd_data[23] <= rd_data~17.DB_MAX_OUTPUT_PORT_TYPE
rd_data[24] <= rd_data~16.DB_MAX_OUTPUT_PORT_TYPE
rd_data[25] <= rd_data~15.DB_MAX_OUTPUT_PORT_TYPE
rd_data[26] <= rd_data~14.DB_MAX_OUTPUT_PORT_TYPE
rd_data[27] <= rd_data~13.DB_MAX_OUTPUT_PORT_TYPE
rd_data[28] <= rd_data~12.DB_MAX_OUTPUT_PORT_TYPE
rd_data[29] <= rd_data~11.DB_MAX_OUTPUT_PORT_TYPE
rd_data[30] <= rd_data~10.DB_MAX_OUTPUT_PORT_TYPE
rd_data[31] <= rd_data~9.DB_MAX_OUTPUT_PORT_TYPE
rd_data[32] <= rd_data~8.DB_MAX_OUTPUT_PORT_TYPE
rd_data[33] <= rd_data~7.DB_MAX_OUTPUT_PORT_TYPE
rd_data[34] <= rd_data~6.DB_MAX_OUTPUT_PORT_TYPE
rd_data[35] <= rd_data~5.DB_MAX_OUTPUT_PORT_TYPE
rd_data[36] <= rd_data~4.DB_MAX_OUTPUT_PORT_TYPE
rd_data[37] <= rd_data~3.DB_MAX_OUTPUT_PORT_TYPE
rd_data[38] <= rd_data~2.DB_MAX_OUTPUT_PORT_TYPE
rd_data[39] <= rd_data~1.DB_MAX_OUTPUT_PORT_TYPE
rd_data[40] <= rd_data~0.DB_MAX_OUTPUT_PORT_TYPE


|ifv|nios:NIOS|nios_reset_clk_domain_synch_module:nios_reset_clk_domain_synch
clk => data_in_d1.CLK
clk => data_out~reg0.CLK
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR
reset_n => data_out~reg0.ACLR
data_out <= data_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ifv|vga_mod:VGA
clk => spacer[19].CLK
clk => spacer[18].CLK
clk => spacer[17].CLK
clk => spacer[16].CLK
clk => spacer[15].CLK
clk => spacer[14].CLK
clk => spacer[13].CLK
clk => spacer[12].CLK
clk => spacer[11].CLK
clk => spacer[10].CLK
clk => spacer[9].CLK
clk => spacer[8].CLK
clk => spacer[7].CLK
clk => spacer[6].CLK
clk => spacer[5].CLK
clk => spacer[4].CLK
clk => spacer[3].CLK
clk => spacer[2].CLK
clk => spacer[1].CLK
clk => spacer[0].CLK
clk => cycle[7].CLK
clk => cycle[6].CLK
clk => cycle[5].CLK
clk => cycle[4].CLK
clk => cycle[3].CLK
clk => cycle[2].CLK
clk => cycle[1].CLK
clk => cycle[0].CLK
clk => vga:G.clk
reset => vga:G.reset
reset => cycle~7.OUTPUTSELECT
reset => cycle~6.OUTPUTSELECT
reset => cycle~5.OUTPUTSELECT
reset => cycle~4.OUTPUTSELECT
reset => cycle~3.OUTPUTSELECT
reset => cycle~2.OUTPUTSELECT
reset => cycle~1.OUTPUTSELECT
reset => cycle~0.OUTPUTSELECT
reset => spacer~19.OUTPUTSELECT
reset => spacer~18.OUTPUTSELECT
reset => spacer~17.OUTPUTSELECT
reset => spacer~16.OUTPUTSELECT
reset => spacer~15.OUTPUTSELECT
reset => spacer~14.OUTPUTSELECT
reset => spacer~13.OUTPUTSELECT
reset => spacer~12.OUTPUTSELECT
reset => spacer~11.OUTPUTSELECT
reset => spacer~10.OUTPUTSELECT
reset => spacer~9.OUTPUTSELECT
reset => spacer~8.OUTPUTSELECT
reset => spacer~7.OUTPUTSELECT
reset => spacer~6.OUTPUTSELECT
reset => spacer~5.OUTPUTSELECT
reset => spacer~4.OUTPUTSELECT
reset => spacer~3.OUTPUTSELECT
reset => spacer~2.OUTPUTSELECT
reset => spacer~1.OUTPUTSELECT
reset => spacer~0.OUTPUTSELECT
count[0] => Add0.IN8
count[1] => Add0.IN7
count[2] => Add0.IN6
count[3] => Add0.IN5
count[4] => Add0.IN4
count[5] => Add0.IN3
count[6] => Add0.IN2
count[7] => Add0.IN1
switch => Color_LUT:A.switch
VGA_CLK <= vga:G.VGA_CLK
VGA_HS <= vga:G.VGA_HS
VGA_VS <= vga:G.VGA_VS
VGA_BLANK <= vga:G.VGA_BLANK
VGA_SYNC <= vga:G.VGA_SYNC
VGA_R[0] <= vga:G.VGA_R[0]
VGA_R[1] <= vga:G.VGA_R[1]
VGA_R[2] <= vga:G.VGA_R[2]
VGA_R[3] <= vga:G.VGA_R[3]
VGA_R[4] <= vga:G.VGA_R[4]
VGA_R[5] <= vga:G.VGA_R[5]
VGA_R[6] <= vga:G.VGA_R[6]
VGA_R[7] <= vga:G.VGA_R[7]
VGA_R[8] <= vga:G.VGA_R[8]
VGA_R[9] <= vga:G.VGA_R[9]
VGA_G[0] <= vga:G.VGA_G[0]
VGA_G[1] <= vga:G.VGA_G[1]
VGA_G[2] <= vga:G.VGA_G[2]
VGA_G[3] <= vga:G.VGA_G[3]
VGA_G[4] <= vga:G.VGA_G[4]
VGA_G[5] <= vga:G.VGA_G[5]
VGA_G[6] <= vga:G.VGA_G[6]
VGA_G[7] <= vga:G.VGA_G[7]
VGA_G[8] <= vga:G.VGA_G[8]
VGA_G[9] <= vga:G.VGA_G[9]
VGA_B[0] <= vga:G.VGA_B[0]
VGA_B[1] <= vga:G.VGA_B[1]
VGA_B[2] <= vga:G.VGA_B[2]
VGA_B[3] <= vga:G.VGA_B[3]
VGA_B[4] <= vga:G.VGA_B[4]
VGA_B[5] <= vga:G.VGA_B[5]
VGA_B[6] <= vga:G.VGA_B[6]
VGA_B[7] <= vga:G.VGA_B[7]
VGA_B[8] <= vga:G.VGA_B[8]
VGA_B[9] <= vga:G.VGA_B[9]
xout[0] <= vga:G.x_pos[0]
xout[1] <= vga:G.x_pos[1]
xout[2] <= vga:G.x_pos[2]
xout[3] <= vga:G.x_pos[3]
xout[4] <= vga:G.x_pos[4]
xout[5] <= vga:G.x_pos[5]
xout[6] <= vga:G.x_pos[6]
xout[7] <= vga:G.x_pos[7]
xout[8] <= vga:G.x_pos[8]
xout[9] <= vga:G.x_pos[9]
yout[0] <= vga:G.y_pos[0]
yout[1] <= vga:G.y_pos[1]
yout[2] <= vga:G.y_pos[2]
yout[3] <= vga:G.y_pos[3]
yout[4] <= vga:G.y_pos[4]
yout[5] <= vga:G.y_pos[5]
yout[6] <= vga:G.y_pos[6]
yout[7] <= vga:G.y_pos[7]
yout[8] <= vga:G.y_pos[8]
re <= vga:G.re
ce => cycle~23.OUTPUTSELECT
ce => cycle~22.OUTPUTSELECT
ce => cycle~21.OUTPUTSELECT
ce => cycle~20.OUTPUTSELECT
ce => cycle~19.OUTPUTSELECT
ce => cycle~18.OUTPUTSELECT
ce => cycle~17.OUTPUTSELECT
ce => cycle~16.OUTPUTSELECT
ce => spacer~39.OUTPUTSELECT
ce => spacer~38.OUTPUTSELECT
ce => spacer~37.OUTPUTSELECT
ce => spacer~36.OUTPUTSELECT
ce => spacer~35.OUTPUTSELECT
ce => spacer~34.OUTPUTSELECT
ce => spacer~33.OUTPUTSELECT
ce => spacer~32.OUTPUTSELECT
ce => spacer~31.OUTPUTSELECT
ce => spacer~30.OUTPUTSELECT
ce => spacer~29.OUTPUTSELECT
ce => spacer~28.OUTPUTSELECT
ce => spacer~27.OUTPUTSELECT
ce => spacer~26.OUTPUTSELECT
ce => spacer~25.OUTPUTSELECT
ce => spacer~24.OUTPUTSELECT
ce => spacer~23.OUTPUTSELECT
ce => spacer~22.OUTPUTSELECT
ce => spacer~21.OUTPUTSELECT
ce => spacer~20.OUTPUTSELECT


|ifv|vga_mod:VGA|vga:G
reset => VGA_R[9]~reg0.ACLR
reset => VGA_R[8]~reg0.ACLR
reset => VGA_R[7]~reg0.ACLR
reset => VGA_R[6]~reg0.ACLR
reset => VGA_R[5]~reg0.ACLR
reset => VGA_R[4]~reg0.ACLR
reset => VGA_R[3]~reg0.ACLR
reset => VGA_R[2]~reg0.ACLR
reset => VGA_R[1]~reg0.ACLR
reset => VGA_R[0]~reg0.ACLR
reset => VGA_G[9]~reg0.ACLR
reset => VGA_G[8]~reg0.ACLR
reset => VGA_G[7]~reg0.ACLR
reset => VGA_G[6]~reg0.ACLR
reset => VGA_G[5]~reg0.ACLR
reset => VGA_G[4]~reg0.ACLR
reset => VGA_G[3]~reg0.ACLR
reset => VGA_G[2]~reg0.ACLR
reset => VGA_G[1]~reg0.ACLR
reset => VGA_G[0]~reg0.ACLR
reset => VGA_B[9]~reg0.ACLR
reset => VGA_B[8]~reg0.ACLR
reset => VGA_B[7]~reg0.ACLR
reset => VGA_B[6]~reg0.ACLR
reset => VGA_B[5]~reg0.ACLR
reset => VGA_B[4]~reg0.ACLR
reset => VGA_B[3]~reg0.ACLR
reset => VGA_B[2]~reg0.ACLR
reset => VGA_B[1]~reg0.ACLR
reset => VGA_B[0]~reg0.ACLR
reset => vga_vblank~3.OUTPUTSELECT
reset => vga_vsync~3.OUTPUTSELECT
reset => vga_hblank~2.OUTPUTSELECT
reset => HSyncGen~0.IN1
reset => Vcount~29.OUTPUTSELECT
reset => Vcount~28.OUTPUTSELECT
reset => Vcount~27.OUTPUTSELECT
reset => Vcount~26.OUTPUTSELECT
reset => Vcount~25.OUTPUTSELECT
reset => Vcount~24.OUTPUTSELECT
reset => Vcount~23.OUTPUTSELECT
reset => Vcount~22.OUTPUTSELECT
reset => Vcount~21.OUTPUTSELECT
reset => Vcount~20.OUTPUTSELECT
reset => Hcount~19.OUTPUTSELECT
reset => Hcount~18.OUTPUTSELECT
reset => Hcount~17.OUTPUTSELECT
reset => Hcount~16.OUTPUTSELECT
reset => Hcount~15.OUTPUTSELECT
reset => Hcount~14.OUTPUTSELECT
reset => Hcount~13.OUTPUTSELECT
reset => Hcount~12.OUTPUTSELECT
reset => Hcount~11.OUTPUTSELECT
reset => Hcount~10.OUTPUTSELECT
reset => re~reg0.ENA
clk => Hcount[9].CLK
clk => Hcount[8].CLK
clk => Hcount[7].CLK
clk => Hcount[6].CLK
clk => Hcount[5].CLK
clk => Hcount[4].CLK
clk => Hcount[3].CLK
clk => Hcount[2].CLK
clk => Hcount[1].CLK
clk => Hcount[0].CLK
clk => Vcount[9].CLK
clk => Vcount[8].CLK
clk => Vcount[7].CLK
clk => Vcount[6].CLK
clk => Vcount[5].CLK
clk => Vcount[4].CLK
clk => Vcount[3].CLK
clk => Vcount[2].CLK
clk => Vcount[1].CLK
clk => Vcount[0].CLK
clk => vga_hsync.CLK
clk => vga_hblank.CLK
clk => vga_vsync.CLK
clk => vga_vblank.CLK
clk => VGA_R[9]~reg0.CLK
clk => VGA_R[8]~reg0.CLK
clk => VGA_R[7]~reg0.CLK
clk => VGA_R[6]~reg0.CLK
clk => VGA_R[5]~reg0.CLK
clk => VGA_R[4]~reg0.CLK
clk => VGA_R[3]~reg0.CLK
clk => VGA_R[2]~reg0.CLK
clk => VGA_R[1]~reg0.CLK
clk => VGA_R[0]~reg0.CLK
clk => VGA_G[9]~reg0.CLK
clk => VGA_G[8]~reg0.CLK
clk => VGA_G[7]~reg0.CLK
clk => VGA_G[6]~reg0.CLK
clk => VGA_G[5]~reg0.CLK
clk => VGA_G[4]~reg0.CLK
clk => VGA_G[3]~reg0.CLK
clk => VGA_G[2]~reg0.CLK
clk => VGA_G[1]~reg0.CLK
clk => VGA_G[0]~reg0.CLK
clk => VGA_B[9]~reg0.CLK
clk => VGA_B[8]~reg0.CLK
clk => VGA_B[7]~reg0.CLK
clk => VGA_B[6]~reg0.CLK
clk => VGA_B[5]~reg0.CLK
clk => VGA_B[4]~reg0.CLK
clk => VGA_B[3]~reg0.CLK
clk => VGA_B[2]~reg0.CLK
clk => VGA_B[1]~reg0.CLK
clk => VGA_B[0]~reg0.CLK
clk => re~reg0.CLK
clk => VGA_CLK.DATAIN
VGA_RGB[0] => VGA_B~9.DATAB
VGA_RGB[1] => VGA_B~8.DATAB
VGA_RGB[2] => VGA_B~7.DATAB
VGA_RGB[3] => VGA_B~6.DATAB
VGA_RGB[4] => VGA_B~5.DATAB
VGA_RGB[5] => VGA_B~4.DATAB
VGA_RGB[6] => VGA_B~3.DATAB
VGA_RGB[7] => VGA_B~2.DATAB
VGA_RGB[8] => VGA_B~1.DATAB
VGA_RGB[9] => VGA_B~0.DATAB
VGA_RGB[10] => VGA_G~9.DATAB
VGA_RGB[11] => VGA_G~8.DATAB
VGA_RGB[12] => VGA_G~7.DATAB
VGA_RGB[13] => VGA_G~6.DATAB
VGA_RGB[14] => VGA_G~5.DATAB
VGA_RGB[15] => VGA_G~4.DATAB
VGA_RGB[16] => VGA_G~3.DATAB
VGA_RGB[17] => VGA_G~2.DATAB
VGA_RGB[18] => VGA_G~1.DATAB
VGA_RGB[19] => VGA_G~0.DATAB
VGA_RGB[20] => VGA_R~9.DATAB
VGA_RGB[21] => VGA_R~8.DATAB
VGA_RGB[22] => VGA_R~7.DATAB
VGA_RGB[23] => VGA_R~6.DATAB
VGA_RGB[24] => VGA_R~5.DATAB
VGA_RGB[25] => VGA_R~4.DATAB
VGA_RGB[26] => VGA_R~3.DATAB
VGA_RGB[27] => VGA_R~2.DATAB
VGA_RGB[28] => VGA_R~1.DATAB
VGA_RGB[29] => VGA_R~0.DATAB
VGA_CLK <= clk.DB_MAX_OUTPUT_PORT_TYPE
VGA_HS <= vga_hsync.DB_MAX_OUTPUT_PORT_TYPE
VGA_VS <= vga_vsync.DB_MAX_OUTPUT_PORT_TYPE
VGA_BLANK <= VGA_BLANK~0.DB_MAX_OUTPUT_PORT_TYPE
VGA_SYNC <= <GND>
VGA_R[0] <= VGA_R[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[1] <= VGA_R[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[2] <= VGA_R[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[3] <= VGA_R[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[4] <= VGA_R[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[5] <= VGA_R[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[6] <= VGA_R[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[7] <= VGA_R[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[8] <= VGA_R[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[9] <= VGA_R[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= VGA_G[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[1] <= VGA_G[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[2] <= VGA_G[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[3] <= VGA_G[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[4] <= VGA_G[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[5] <= VGA_G[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[6] <= VGA_G[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[7] <= VGA_G[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[8] <= VGA_G[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[9] <= VGA_G[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[0] <= VGA_B[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[1] <= VGA_B[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[2] <= VGA_B[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] <= VGA_B[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[4] <= VGA_B[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[5] <= VGA_B[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[6] <= VGA_B[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[7] <= VGA_B[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[8] <= VGA_B[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[9] <= VGA_B[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_pos[0] <= Hcount[0].DB_MAX_OUTPUT_PORT_TYPE
x_pos[1] <= Hcount[1].DB_MAX_OUTPUT_PORT_TYPE
x_pos[2] <= Hcount[2].DB_MAX_OUTPUT_PORT_TYPE
x_pos[3] <= Hcount[3].DB_MAX_OUTPUT_PORT_TYPE
x_pos[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_pos[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_pos[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_pos[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_pos[8] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_pos[9] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y_pos[0] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_pos[1] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_pos[2] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_pos[3] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_pos[4] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_pos[5] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_pos[6] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_pos[7] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_pos[8] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
re <= re~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ifv|vga_mod:VGA|Color_LUT:A
count[0] => Mux38.IN69
count[0] => Mux37.IN69
count[0] => Mux36.IN69
count[0] => Mux35.IN69
count[0] => Mux34.IN69
count[0] => Mux33.IN69
count[0] => Mux32.IN69
count[0] => Mux31.IN69
count[0] => Mux30.IN69
count[0] => Mux28.IN69
count[0] => Mux27.IN69
count[0] => Mux26.IN69
count[0] => Mux25.IN69
count[0] => Mux24.IN69
count[0] => Mux23.IN69
count[0] => Mux22.IN69
count[0] => Mux21.IN69
count[0] => Mux20.IN69
count[0] => Mux19.IN69
count[0] => Mux18.IN69
count[0] => Mux17.IN69
count[0] => Mux16.IN69
count[0] => Mux15.IN69
count[0] => Mux14.IN69
count[0] => Mux13.IN69
count[0] => Mux12.IN69
count[0] => Mux11.IN69
count[0] => Mux10.IN69
count[0] => Mux7.IN69
count[0] => Mux5.IN69
count[0] => Mux4.IN5
count[1] => Mux38.IN68
count[1] => Mux37.IN68
count[1] => Mux36.IN68
count[1] => Mux35.IN68
count[1] => Mux34.IN68
count[1] => Mux33.IN68
count[1] => Mux32.IN68
count[1] => Mux31.IN68
count[1] => Mux30.IN68
count[1] => Mux29.IN36
count[1] => Mux28.IN68
count[1] => Mux27.IN68
count[1] => Mux26.IN68
count[1] => Mux25.IN68
count[1] => Mux24.IN68
count[1] => Mux23.IN68
count[1] => Mux22.IN68
count[1] => Mux21.IN68
count[1] => Mux20.IN68
count[1] => Mux19.IN68
count[1] => Mux18.IN68
count[1] => Mux17.IN68
count[1] => Mux16.IN68
count[1] => Mux15.IN68
count[1] => Mux14.IN68
count[1] => Mux13.IN68
count[1] => Mux12.IN68
count[1] => Mux11.IN68
count[1] => Mux10.IN68
count[1] => Mux9.IN36
count[1] => Mux7.IN68
count[1] => Mux6.IN36
count[1] => Mux5.IN68
count[1] => Mux3.IN5
count[2] => Mux38.IN67
count[2] => Mux37.IN67
count[2] => Mux36.IN67
count[2] => Mux35.IN67
count[2] => Mux34.IN67
count[2] => Mux33.IN67
count[2] => Mux32.IN67
count[2] => Mux31.IN67
count[2] => Mux30.IN67
count[2] => Mux29.IN35
count[2] => Mux28.IN67
count[2] => Mux27.IN67
count[2] => Mux26.IN67
count[2] => Mux25.IN67
count[2] => Mux24.IN67
count[2] => Mux23.IN67
count[2] => Mux22.IN67
count[2] => Mux21.IN67
count[2] => Mux20.IN67
count[2] => Mux19.IN67
count[2] => Mux18.IN67
count[2] => Mux17.IN67
count[2] => Mux16.IN67
count[2] => Mux15.IN67
count[2] => Mux14.IN67
count[2] => Mux13.IN67
count[2] => Mux12.IN67
count[2] => Mux11.IN67
count[2] => Mux10.IN67
count[2] => Mux9.IN35
count[2] => Mux8.IN19
count[2] => Mux7.IN67
count[2] => Mux6.IN35
count[2] => Mux5.IN67
count[2] => Mux2.IN5
count[3] => Mux38.IN66
count[3] => Mux37.IN66
count[3] => Mux36.IN66
count[3] => Mux35.IN66
count[3] => Mux34.IN66
count[3] => Mux33.IN66
count[3] => Mux32.IN66
count[3] => Mux31.IN66
count[3] => Mux30.IN66
count[3] => Mux29.IN34
count[3] => Mux28.IN66
count[3] => Mux27.IN66
count[3] => Mux26.IN66
count[3] => Mux25.IN66
count[3] => Mux24.IN66
count[3] => Mux23.IN66
count[3] => Mux22.IN66
count[3] => Mux21.IN66
count[3] => Mux20.IN66
count[3] => Mux19.IN66
count[3] => Mux18.IN66
count[3] => Mux17.IN66
count[3] => Mux16.IN66
count[3] => Mux15.IN66
count[3] => Mux14.IN66
count[3] => Mux13.IN66
count[3] => Mux12.IN66
count[3] => Mux11.IN66
count[3] => Mux10.IN66
count[3] => Mux9.IN34
count[3] => Mux8.IN18
count[3] => Mux7.IN66
count[3] => Mux6.IN34
count[3] => Mux5.IN66
count[3] => Mux1.IN5
count[4] => Mux38.IN65
count[4] => Mux37.IN65
count[4] => Mux36.IN65
count[4] => Mux35.IN65
count[4] => Mux34.IN65
count[4] => Mux33.IN65
count[4] => Mux32.IN65
count[4] => Mux31.IN65
count[4] => Mux30.IN65
count[4] => Mux29.IN33
count[4] => Mux28.IN65
count[4] => Mux27.IN65
count[4] => Mux26.IN65
count[4] => Mux25.IN65
count[4] => Mux24.IN65
count[4] => Mux23.IN65
count[4] => Mux22.IN65
count[4] => Mux21.IN65
count[4] => Mux20.IN65
count[4] => Mux19.IN65
count[4] => Mux18.IN65
count[4] => Mux17.IN65
count[4] => Mux16.IN65
count[4] => Mux15.IN65
count[4] => Mux14.IN65
count[4] => Mux13.IN65
count[4] => Mux12.IN65
count[4] => Mux11.IN65
count[4] => Mux10.IN65
count[4] => Mux9.IN33
count[4] => Mux8.IN17
count[4] => Mux7.IN65
count[4] => Mux6.IN33
count[4] => Mux5.IN65
count[4] => Mux0.IN5
count[5] => Mux38.IN64
count[5] => Mux37.IN64
count[5] => Mux36.IN64
count[5] => Mux35.IN64
count[5] => Mux34.IN64
count[5] => Mux33.IN64
count[5] => Mux32.IN64
count[5] => Mux31.IN64
count[5] => Mux30.IN64
count[5] => Mux29.IN32
count[5] => Mux28.IN64
count[5] => Mux27.IN64
count[5] => Mux26.IN64
count[5] => Mux25.IN64
count[5] => Mux24.IN64
count[5] => Mux23.IN64
count[5] => Mux22.IN64
count[5] => Mux21.IN64
count[5] => Mux20.IN64
count[5] => Mux19.IN64
count[5] => Mux18.IN64
count[5] => Mux17.IN64
count[5] => Mux16.IN64
count[5] => Mux15.IN64
count[5] => Mux14.IN64
count[5] => Mux13.IN64
count[5] => Mux12.IN64
count[5] => Mux11.IN64
count[5] => Mux10.IN64
count[5] => Mux9.IN32
count[5] => Mux8.IN16
count[5] => Mux7.IN64
count[5] => Mux6.IN32
count[5] => Mux5.IN64
count[5] => Mux4.IN4
count[5] => Mux3.IN4
count[5] => Mux2.IN4
count[5] => Mux1.IN4
count[5] => Mux0.IN4
count[5] => VGA_RGB~5.DATAB
count[6] => ~NO_FANOUT~
count[7] => ~NO_FANOUT~
switch => VGA_RGB~29.OUTPUTSELECT
switch => VGA_RGB~28.OUTPUTSELECT
switch => VGA_RGB~27.OUTPUTSELECT
switch => VGA_RGB~26.OUTPUTSELECT
switch => VGA_RGB~25.OUTPUTSELECT
switch => VGA_RGB~24.OUTPUTSELECT
switch => VGA_RGB~23.OUTPUTSELECT
switch => VGA_RGB~22.OUTPUTSELECT
switch => VGA_RGB~21.OUTPUTSELECT
switch => VGA_RGB~20.OUTPUTSELECT
switch => VGA_RGB~19.OUTPUTSELECT
switch => VGA_RGB~18.OUTPUTSELECT
switch => VGA_RGB~17.OUTPUTSELECT
switch => VGA_RGB~16.OUTPUTSELECT
switch => VGA_RGB~15.OUTPUTSELECT
switch => VGA_RGB~14.OUTPUTSELECT
switch => VGA_RGB~13.OUTPUTSELECT
switch => VGA_RGB~12.OUTPUTSELECT
switch => VGA_RGB~11.OUTPUTSELECT
switch => VGA_RGB~10.OUTPUTSELECT
switch => VGA_RGB~9.OUTPUTSELECT
switch => VGA_RGB~8.OUTPUTSELECT
switch => VGA_RGB~7.OUTPUTSELECT
switch => VGA_RGB~6.OUTPUTSELECT
switch => VGA_RGB~5.OUTPUTSELECT
switch => VGA_RGB~4.OUTPUTSELECT
switch => VGA_RGB~3.OUTPUTSELECT
switch => VGA_RGB~2.OUTPUTSELECT
switch => VGA_RGB~1.OUTPUTSELECT
switch => VGA_RGB~0.OUTPUTSELECT
VGA_RGB[0] <= VGA_RGB~29.DB_MAX_OUTPUT_PORT_TYPE
VGA_RGB[1] <= VGA_RGB~28.DB_MAX_OUTPUT_PORT_TYPE
VGA_RGB[2] <= VGA_RGB~27.DB_MAX_OUTPUT_PORT_TYPE
VGA_RGB[3] <= VGA_RGB~26.DB_MAX_OUTPUT_PORT_TYPE
VGA_RGB[4] <= VGA_RGB~25.DB_MAX_OUTPUT_PORT_TYPE
VGA_RGB[5] <= VGA_RGB~24.DB_MAX_OUTPUT_PORT_TYPE
VGA_RGB[6] <= VGA_RGB~23.DB_MAX_OUTPUT_PORT_TYPE
VGA_RGB[7] <= VGA_RGB~22.DB_MAX_OUTPUT_PORT_TYPE
VGA_RGB[8] <= VGA_RGB~21.DB_MAX_OUTPUT_PORT_TYPE
VGA_RGB[9] <= VGA_RGB~20.DB_MAX_OUTPUT_PORT_TYPE
VGA_RGB[10] <= VGA_RGB~19.DB_MAX_OUTPUT_PORT_TYPE
VGA_RGB[11] <= VGA_RGB~18.DB_MAX_OUTPUT_PORT_TYPE
VGA_RGB[12] <= VGA_RGB~17.DB_MAX_OUTPUT_PORT_TYPE
VGA_RGB[13] <= VGA_RGB~16.DB_MAX_OUTPUT_PORT_TYPE
VGA_RGB[14] <= VGA_RGB~15.DB_MAX_OUTPUT_PORT_TYPE
VGA_RGB[15] <= VGA_RGB~14.DB_MAX_OUTPUT_PORT_TYPE
VGA_RGB[16] <= VGA_RGB~13.DB_MAX_OUTPUT_PORT_TYPE
VGA_RGB[17] <= VGA_RGB~12.DB_MAX_OUTPUT_PORT_TYPE
VGA_RGB[18] <= VGA_RGB~11.DB_MAX_OUTPUT_PORT_TYPE
VGA_RGB[19] <= VGA_RGB~10.DB_MAX_OUTPUT_PORT_TYPE
VGA_RGB[20] <= VGA_RGB~9.DB_MAX_OUTPUT_PORT_TYPE
VGA_RGB[21] <= VGA_RGB~8.DB_MAX_OUTPUT_PORT_TYPE
VGA_RGB[22] <= VGA_RGB~7.DB_MAX_OUTPUT_PORT_TYPE
VGA_RGB[23] <= VGA_RGB~6.DB_MAX_OUTPUT_PORT_TYPE
VGA_RGB[24] <= VGA_RGB~5.DB_MAX_OUTPUT_PORT_TYPE
VGA_RGB[25] <= VGA_RGB~4.DB_MAX_OUTPUT_PORT_TYPE
VGA_RGB[26] <= VGA_RGB~3.DB_MAX_OUTPUT_PORT_TYPE
VGA_RGB[27] <= VGA_RGB~2.DB_MAX_OUTPUT_PORT_TYPE
VGA_RGB[28] <= VGA_RGB~1.DB_MAX_OUTPUT_PORT_TYPE
VGA_RGB[29] <= VGA_RGB~0.DB_MAX_OUTPUT_PORT_TYPE


|ifv|sram:SRAM
clk_50 => ~NO_FANOUT~
clk_25 => ~NO_FANOUT~
sram_data[0] <= sram_data[0]~1
sram_data[1] <= sram_data[1]~3
sram_data[2] <= sram_data[2]~5
sram_data[3] <= sram_data[3]~7
sram_data[4] <= sram_data[4]~9
sram_data[5] <= sram_data[5]~11
sram_data[6] <= sram_data[6]~13
sram_data[7] <= sram_data[7]~15
sram_data[8] <= sram_data[8]~17
sram_data[9] <= sram_data[9]~19
sram_data[10] <= sram_data[10]~21
sram_data[11] <= sram_data[11]~23
sram_data[12] <= sram_data[12]~25
sram_data[13] <= sram_data[13]~27
sram_data[14] <= sram_data[14]~29
sram_data[15] <= sram_data[15]~32
sram_addr[0] <= addr~17.DB_MAX_OUTPUT_PORT_TYPE
sram_addr[1] <= addr~16.DB_MAX_OUTPUT_PORT_TYPE
sram_addr[2] <= addr~15.DB_MAX_OUTPUT_PORT_TYPE
sram_addr[3] <= addr~14.DB_MAX_OUTPUT_PORT_TYPE
sram_addr[4] <= addr~13.DB_MAX_OUTPUT_PORT_TYPE
sram_addr[5] <= addr~12.DB_MAX_OUTPUT_PORT_TYPE
sram_addr[6] <= addr~11.DB_MAX_OUTPUT_PORT_TYPE
sram_addr[7] <= addr~10.DB_MAX_OUTPUT_PORT_TYPE
sram_addr[8] <= addr~9.DB_MAX_OUTPUT_PORT_TYPE
sram_addr[9] <= addr~8.DB_MAX_OUTPUT_PORT_TYPE
sram_addr[10] <= addr~7.DB_MAX_OUTPUT_PORT_TYPE
sram_addr[11] <= addr~6.DB_MAX_OUTPUT_PORT_TYPE
sram_addr[12] <= addr~5.DB_MAX_OUTPUT_PORT_TYPE
sram_addr[13] <= addr~4.DB_MAX_OUTPUT_PORT_TYPE
sram_addr[14] <= addr~3.DB_MAX_OUTPUT_PORT_TYPE
sram_addr[15] <= addr~2.DB_MAX_OUTPUT_PORT_TYPE
sram_addr[16] <= addr~1.DB_MAX_OUTPUT_PORT_TYPE
sram_addr[17] <= addr~0.DB_MAX_OUTPUT_PORT_TYPE
sram_ub_n <= mask[1].DB_MAX_OUTPUT_PORT_TYPE
sram_lb_n <= mask[0].DB_MAX_OUTPUT_PORT_TYPE
sram_we_n <= we.DB_MAX_OUTPUT_PORT_TYPE
sram_ce_n <= <GND>
sram_oe_n <= rre.DB_MAX_OUTPUT_PORT_TYPE
rx[0] => rv~0.IN1
rx[0] => rv~9.IN1
rx[1] => addr~17.DATAA
rx[2] => addr~16.DATAA
rx[3] => addr~15.DATAA
rx[4] => addr~14.DATAA
rx[5] => addr~13.DATAA
rx[6] => addr~12.DATAA
rx[7] => addr~11.DATAA
rx[8] => addr~10.DATAA
rx[9] => addr~9.DATAA
ry[0] => addr~8.DATAA
ry[1] => addr~7.DATAA
ry[2] => addr~6.DATAA
ry[3] => addr~5.DATAA
ry[4] => addr~4.DATAA
ry[5] => addr~3.DATAA
ry[6] => addr~2.DATAA
ry[7] => addr~1.DATAA
ry[8] => addr~0.DATAA
wx[0] => sram_data~50.IN1
wx[0] => sram_data~49.IN1
wx[1] => addr~17.DATAB
wx[2] => addr~16.DATAB
wx[3] => addr~15.DATAB
wx[4] => addr~14.DATAB
wx[5] => addr~13.DATAB
wx[6] => addr~12.DATAB
wx[7] => addr~11.DATAB
wx[8] => addr~10.DATAB
wx[9] => addr~9.DATAB
wy[0] => addr~8.DATAB
wy[1] => addr~7.DATAB
wy[2] => addr~6.DATAB
wy[3] => addr~5.DATAB
wy[4] => addr~4.DATAB
wy[5] => addr~3.DATAB
wy[6] => addr~2.DATAB
wy[7] => addr~1.DATAB
wy[8] => addr~0.DATAB
rv[0] <= rv~17.DB_MAX_OUTPUT_PORT_TYPE
rv[1] <= rv~16.DB_MAX_OUTPUT_PORT_TYPE
rv[2] <= rv~15.DB_MAX_OUTPUT_PORT_TYPE
rv[3] <= rv~14.DB_MAX_OUTPUT_PORT_TYPE
rv[4] <= rv~13.DB_MAX_OUTPUT_PORT_TYPE
rv[5] <= rv~12.DB_MAX_OUTPUT_PORT_TYPE
rv[6] <= rv~11.DB_MAX_OUTPUT_PORT_TYPE
rv[7] <= rv~10.DB_MAX_OUTPUT_PORT_TYPE
wv[0] => sram_data[8]~16.DATAB
wv[0] => sram_data[0]~0.DATAA
wv[1] => sram_data[9]~18.DATAB
wv[1] => sram_data[1]~2.DATAA
wv[2] => sram_data[10]~20.DATAB
wv[2] => sram_data[2]~4.DATAA
wv[3] => sram_data[11]~22.DATAB
wv[3] => sram_data[3]~6.DATAA
wv[4] => sram_data[12]~24.DATAB
wv[4] => sram_data[4]~8.DATAA
wv[5] => sram_data[13]~26.DATAB
wv[5] => sram_data[5]~10.DATAA
wv[6] => sram_data[14]~28.DATAB
wv[6] => sram_data[6]~12.DATAA
wv[7] => sram_data[15]~30.DATAB
wv[7] => sram_data[7]~14.DATAA
re => rre.DATAB
we => sram_data~50.IN0
we => sram_data~49.IN0
we => addr~17.OUTPUTSELECT
we => addr~16.OUTPUTSELECT
we => addr~15.OUTPUTSELECT
we => addr~14.OUTPUTSELECT
we => addr~13.OUTPUTSELECT
we => addr~12.OUTPUTSELECT
we => addr~11.OUTPUTSELECT
we => addr~10.OUTPUTSELECT
we => addr~9.OUTPUTSELECT
we => addr~8.OUTPUTSELECT
we => addr~7.OUTPUTSELECT
we => addr~6.OUTPUTSELECT
we => addr~5.OUTPUTSELECT
we => addr~4.OUTPUTSELECT
we => addr~3.OUTPUTSELECT
we => addr~2.OUTPUTSELECT
we => addr~1.OUTPUTSELECT
we => addr~0.OUTPUTSELECT
we => rre.OUTPUTSELECT
we => sram_we_n.DATAIN


