
*** Running xst
    with args -ifn "mojo_top.xst" -ofn "mojo_top.srp" -intstyle ise

Reading design: mojo_top.prj

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:/Users/Karl/Documents/CSTProjects/mojo-base-project-master/src/cclk_detector.v" into library work
Parsing module <cclk_detector>.
INFO:HDLCompiler:693 - "C:/Users/Karl/Documents/CSTProjects/mojo-base-project-master/src/cclk_detector.v" Line 10. parameter declaration becomes local in cclk_detector with formal parameter declaration list
Analyzing Verilog file "C:/Users/Karl/Documents/CSTProjects/mojo-base-project-master/src/avr_interface.v" into library work
Parsing module <avr_interface>.
INFO:HDLCompiler:693 - "C:/Users/Karl/Documents/CSTProjects/mojo-base-project-master/src/avr_interface.v" Line 80. parameter declaration becomes local in avr_interface with formal parameter declaration list
Analyzing Verilog file "C:/Users/Karl/Documents/CSTProjects/mojo-base-project-master/src/spi_slave.v" into library work
Parsing module <spi_slave>.
Analyzing Verilog file "C:/Users/Karl/Documents/CSTProjects/mojo-base-project-master/src/serial_rx.v" into library work
Parsing module <serial_rx>.
INFO:HDLCompiler:693 - "C:/Users/Karl/Documents/CSTProjects/mojo-base-project-master/src/serial_rx.v" Line 12. parameter declaration becomes local in serial_rx with formal parameter declaration list
Analyzing Verilog file "C:/Users/Karl/Documents/CSTProjects/mojo-base-project-master/src/serial_tx.v" into library work
Parsing module <serial_tx>.
INFO:HDLCompiler:693 - "C:/Users/Karl/Documents/CSTProjects/mojo-base-project-master/src/serial_tx.v" Line 14. parameter declaration becomes local in serial_tx with formal parameter declaration list
Analyzing Verilog file "C:/Users/Karl/Documents/CSTProjects/mojo-base-project-master/src/mojo_top.v" into library work
Parsing module <mojo_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top>.
    Related source file is "C:/Users/Karl/Documents/CSTProjects/mojo-base-project-master/src/mojo_top.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_ss> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_mosi> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_sck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_tx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_rx_busy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit tristate buffer for signal <spi_miso> created at line 26
    Found 1-bit tristate buffer for signal <avr_rx> created at line 27
    Found 1-bit tristate buffer for signal <spi_channel<3>> created at line 28
    Found 1-bit tristate buffer for signal <spi_channel<2>> created at line 28
    Found 1-bit tristate buffer for signal <spi_channel<1>> created at line 28
    Found 1-bit tristate buffer for signal <spi_channel<0>> created at line 28
    Summary:
	inferred   6 Tristate(s).
Unit <mojo_top> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Tristates                                            : 6
 1-bit tristate buffer                                 : 6

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <mojo_top> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mojo_top, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Clock Information:
------------------
No clock signals found in this design

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 5.857ns

=========================================================================
