$date
	Fri Jul 12 18:34:02 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_d_latch $end
$var wire 1 ! out $end
$var reg 2 " t_in [1:0] $end
$scope module M1 $end
$var wire 1 # data $end
$var wire 1 $ enable $end
$var wire 1 ! out $end
$scope module sr_latch1 $end
$var wire 1 $ enable $end
$var wire 1 ! out $end
$var wire 1 % reset $end
$var wire 1 # set $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1%
0$
0#
b0 "
x!
$end
#1
0!
1$
b1 "
#2
0%
1#
0$
b10 "
#3
1!
1$
b11 "
#4
1%
0#
0$
b0 "
#5
0!
1$
b1 "
#6
0%
1#
0$
b10 "
#7
1!
1$
b11 "
#8
1%
0#
0$
b0 "
