
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_breq_fifos_cntl/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_breq_fifos_cntl
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_breq_fifos_cntl.v
# synth_design -part xc7z020clg484-3 -top mesi_isc_breq_fifos_cntl -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top mesi_isc_breq_fifos_cntl -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 187670 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1500.535 ; gain = 26.895 ; free physical = 248764 ; free virtual = 316506
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mesi_isc_breq_fifos_cntl' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_breq_fifos_cntl.v:15]
	Parameter MBUS_CMD_WIDTH bound to: 3 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter BROAD_TYPE_WIDTH bound to: 2 - type: integer 
	Parameter BROAD_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mesi_isc_breq_fifos_cntl' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_breq_fifos_cntl.v:15]
WARNING: [Synth 8-3917] design mesi_isc_breq_fifos_cntl has port breq_cpu_id_array_o[7] driven by constant 1
WARNING: [Synth 8-3917] design mesi_isc_breq_fifos_cntl has port breq_cpu_id_array_o[6] driven by constant 1
WARNING: [Synth 8-3917] design mesi_isc_breq_fifos_cntl has port breq_cpu_id_array_o[5] driven by constant 1
WARNING: [Synth 8-3917] design mesi_isc_breq_fifos_cntl has port breq_cpu_id_array_o[4] driven by constant 0
WARNING: [Synth 8-3917] design mesi_isc_breq_fifos_cntl has port breq_cpu_id_array_o[3] driven by constant 0
WARNING: [Synth 8-3917] design mesi_isc_breq_fifos_cntl has port breq_cpu_id_array_o[2] driven by constant 1
WARNING: [Synth 8-3917] design mesi_isc_breq_fifos_cntl has port breq_cpu_id_array_o[1] driven by constant 0
WARNING: [Synth 8-3917] design mesi_isc_breq_fifos_cntl has port breq_cpu_id_array_o[0] driven by constant 0
WARNING: [Synth 8-3917] design mesi_isc_breq_fifos_cntl has port breq_id_array_o[22] driven by constant 0
WARNING: [Synth 8-3917] design mesi_isc_breq_fifos_cntl has port breq_id_array_o[21] driven by constant 0
WARNING: [Synth 8-3917] design mesi_isc_breq_fifos_cntl has port breq_id_array_o[15] driven by constant 0
WARNING: [Synth 8-3917] design mesi_isc_breq_fifos_cntl has port breq_id_array_o[14] driven by constant 1
WARNING: [Synth 8-3917] design mesi_isc_breq_fifos_cntl has port breq_id_array_o[8] driven by constant 1
WARNING: [Synth 8-3917] design mesi_isc_breq_fifos_cntl has port breq_id_array_o[7] driven by constant 0
WARNING: [Synth 8-3917] design mesi_isc_breq_fifos_cntl has port breq_id_array_o[1] driven by constant 1
WARNING: [Synth 8-3917] design mesi_isc_breq_fifos_cntl has port breq_id_array_o[0] driven by constant 1
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.301 ; gain = 72.660 ; free physical = 248673 ; free virtual = 316416
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.301 ; gain = 72.660 ; free physical = 248683 ; free virtual = 316426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.301 ; gain = 80.660 ; free physical = 248686 ; free virtual = 316429
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1562.301 ; gain = 88.660 ; free physical = 248663 ; free virtual = 316406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mesi_isc_breq_fifos_cntl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "p_0_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-3917] design mesi_isc_breq_fifos_cntl has port breq_cpu_id_array_o[7] driven by constant 1
WARNING: [Synth 8-3917] design mesi_isc_breq_fifos_cntl has port breq_cpu_id_array_o[6] driven by constant 1
WARNING: [Synth 8-3917] design mesi_isc_breq_fifos_cntl has port breq_cpu_id_array_o[5] driven by constant 1
WARNING: [Synth 8-3917] design mesi_isc_breq_fifos_cntl has port breq_cpu_id_array_o[4] driven by constant 0
WARNING: [Synth 8-3917] design mesi_isc_breq_fifos_cntl has port breq_cpu_id_array_o[3] driven by constant 0
WARNING: [Synth 8-3917] design mesi_isc_breq_fifos_cntl has port breq_cpu_id_array_o[2] driven by constant 1
WARNING: [Synth 8-3917] design mesi_isc_breq_fifos_cntl has port breq_cpu_id_array_o[1] driven by constant 0
WARNING: [Synth 8-3917] design mesi_isc_breq_fifos_cntl has port breq_cpu_id_array_o[0] driven by constant 0
WARNING: [Synth 8-3917] design mesi_isc_breq_fifos_cntl has port breq_id_array_o[22] driven by constant 0
WARNING: [Synth 8-3917] design mesi_isc_breq_fifos_cntl has port breq_id_array_o[21] driven by constant 0
WARNING: [Synth 8-3917] design mesi_isc_breq_fifos_cntl has port breq_id_array_o[15] driven by constant 0
WARNING: [Synth 8-3917] design mesi_isc_breq_fifos_cntl has port breq_id_array_o[14] driven by constant 1
WARNING: [Synth 8-3917] design mesi_isc_breq_fifos_cntl has port breq_id_array_o[8] driven by constant 1
WARNING: [Synth 8-3917] design mesi_isc_breq_fifos_cntl has port breq_id_array_o[7] driven by constant 0
WARNING: [Synth 8-3917] design mesi_isc_breq_fifos_cntl has port breq_id_array_o[1] driven by constant 1
WARNING: [Synth 8-3917] design mesi_isc_breq_fifos_cntl has port breq_id_array_o[0] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1708.312 ; gain = 234.672 ; free physical = 248505 ; free virtual = 316250
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1708.312 ; gain = 234.672 ; free physical = 248504 ; free virtual = 316249
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1708.312 ; gain = 234.672 ; free physical = 248488 ; free virtual = 316232
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1708.312 ; gain = 234.672 ; free physical = 248466 ; free virtual = 316210
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1708.312 ; gain = 234.672 ; free physical = 248465 ; free virtual = 316209
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1708.312 ; gain = 234.672 ; free physical = 248464 ; free virtual = 316208
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1708.312 ; gain = 234.672 ; free physical = 248464 ; free virtual = 316208
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1708.312 ; gain = 234.672 ; free physical = 248464 ; free virtual = 316209
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1708.312 ; gain = 234.672 ; free physical = 248464 ; free virtual = 316209
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     2|
|2     |LUT2 |     7|
|3     |LUT3 |     9|
|4     |LUT4 |    13|
|5     |LUT5 |    16|
|6     |LUT6 |   127|
|7     |FDCE |    20|
|8     |FDPE |     1|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   195|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1708.312 ; gain = 234.672 ; free physical = 248464 ; free virtual = 316208
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 32 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1708.312 ; gain = 234.672 ; free physical = 248463 ; free virtual = 316207
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1708.312 ; gain = 234.672 ; free physical = 248465 ; free virtual = 316209
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1848.469 ; gain = 0.000 ; free physical = 248053 ; free virtual = 315797
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 32 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1848.469 ; gain = 374.926 ; free physical = 248095 ; free virtual = 315840
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2410.125 ; gain = 561.656 ; free physical = 246576 ; free virtual = 314322
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2410.125 ; gain = 0.000 ; free physical = 246589 ; free virtual = 314334
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2434.137 ; gain = 0.000 ; free physical = 246582 ; free virtual = 314328
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_breq_fifos_cntl/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_breq_fifos_cntl/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2497.172 ; gain = 0.000 ; free physical = 246219 ; free virtual = 313966

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: c2537acd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2497.172 ; gain = 0.000 ; free physical = 246218 ; free virtual = 313965

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: c2537acd

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2497.172 ; gain = 0.000 ; free physical = 246149 ; free virtual = 313896
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: c2537acd

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2497.172 ; gain = 0.000 ; free physical = 246148 ; free virtual = 313895
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: c2537acd

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2497.172 ; gain = 0.000 ; free physical = 246147 ; free virtual = 313894
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: c2537acd

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2497.172 ; gain = 0.000 ; free physical = 246147 ; free virtual = 313894
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: c2537acd

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2497.172 ; gain = 0.000 ; free physical = 246143 ; free virtual = 313890
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: c2537acd

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2497.172 ; gain = 0.000 ; free physical = 246140 ; free virtual = 313887
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2497.172 ; gain = 0.000 ; free physical = 246139 ; free virtual = 313886
Ending Logic Optimization Task | Checksum: c2537acd

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2497.172 ; gain = 0.000 ; free physical = 246146 ; free virtual = 313893

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: c2537acd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2497.172 ; gain = 0.000 ; free physical = 246111 ; free virtual = 313858

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: c2537acd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2497.172 ; gain = 0.000 ; free physical = 246104 ; free virtual = 313851

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2497.172 ; gain = 0.000 ; free physical = 246100 ; free virtual = 313847
Ending Netlist Obfuscation Task | Checksum: c2537acd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2497.172 ; gain = 0.000 ; free physical = 246096 ; free virtual = 313843
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2497.172 ; gain = 0.000 ; free physical = 246089 ; free virtual = 313836
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: c2537acd
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module mesi_isc_breq_fifos_cntl ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2513.152 ; gain = 0.000 ; free physical = 246050 ; free virtual = 313797
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2513.152 ; gain = 0.000 ; free physical = 246028 ; free virtual = 313776
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=6.518 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2513.152 ; gain = 0.000 ; free physical = 246117 ; free virtual = 313864
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2698.336 ; gain = 185.184 ; free physical = 246101 ; free virtual = 313849
Power optimization passes: Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2698.336 ; gain = 185.184 ; free physical = 246101 ; free virtual = 313849

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2698.336 ; gain = 0.000 ; free physical = 246108 ; free virtual = 313855


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design mesi_isc_breq_fifos_cntl ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 21
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: c2537acd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2698.336 ; gain = 0.000 ; free physical = 246108 ; free virtual = 313856
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: c2537acd
Power optimization: Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2698.336 ; gain = 201.164 ; free physical = 246110 ; free virtual = 313857
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 27976360 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: c2537acd

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2698.336 ; gain = 0.000 ; free physical = 246140 ; free virtual = 313887
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: c2537acd

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2698.336 ; gain = 0.000 ; free physical = 246139 ; free virtual = 313886
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: c2537acd

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2698.336 ; gain = 0.000 ; free physical = 246147 ; free virtual = 313894
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: c2537acd

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2698.336 ; gain = 0.000 ; free physical = 246148 ; free virtual = 313895
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: c2537acd

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2698.336 ; gain = 0.000 ; free physical = 246152 ; free virtual = 313900

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.336 ; gain = 0.000 ; free physical = 246153 ; free virtual = 313901
Ending Netlist Obfuscation Task | Checksum: c2537acd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.336 ; gain = 0.000 ; free physical = 246154 ; free virtual = 313901
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.336 ; gain = 0.000 ; free physical = 245741 ; free virtual = 313488
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 2d755e7d

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2698.336 ; gain = 0.000 ; free physical = 245741 ; free virtual = 313488
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.336 ; gain = 0.000 ; free physical = 245740 ; free virtual = 313487

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 8f7b5d07

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2698.336 ; gain = 0.000 ; free physical = 245715 ; free virtual = 313462

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: c92f23cd

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2698.336 ; gain = 0.000 ; free physical = 245709 ; free virtual = 313456

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: c92f23cd

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2698.336 ; gain = 0.000 ; free physical = 245715 ; free virtual = 313462
Phase 1 Placer Initialization | Checksum: c92f23cd

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2698.336 ; gain = 0.000 ; free physical = 245715 ; free virtual = 313462

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: dfd0e80f

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2698.336 ; gain = 0.000 ; free physical = 245699 ; free virtual = 313446

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.336 ; gain = 0.000 ; free physical = 245664 ; free virtual = 313411

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: fc331176

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2698.336 ; gain = 0.000 ; free physical = 245664 ; free virtual = 313412
Phase 2 Global Placement | Checksum: 1213b5362

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2698.336 ; gain = 0.000 ; free physical = 245661 ; free virtual = 313408

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1213b5362

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2698.336 ; gain = 0.000 ; free physical = 245660 ; free virtual = 313407

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 108e09879

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2698.336 ; gain = 0.000 ; free physical = 245658 ; free virtual = 313405

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: b590a561

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2698.336 ; gain = 0.000 ; free physical = 245674 ; free virtual = 313421

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: c3952034

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2698.336 ; gain = 0.000 ; free physical = 245674 ; free virtual = 313421

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 227af21b9

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2698.336 ; gain = 0.000 ; free physical = 245675 ; free virtual = 313422

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2443fa36e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2698.336 ; gain = 0.000 ; free physical = 245674 ; free virtual = 313422

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 2524b2a59

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2698.336 ; gain = 0.000 ; free physical = 245675 ; free virtual = 313422
Phase 3 Detail Placement | Checksum: 2524b2a59

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2698.336 ; gain = 0.000 ; free physical = 245675 ; free virtual = 313422

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 27b2b6e27

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 27b2b6e27

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2698.336 ; gain = 0.000 ; free physical = 245687 ; free virtual = 313435
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.284. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 24e91523e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2698.336 ; gain = 0.000 ; free physical = 245687 ; free virtual = 313434
Phase 4.1 Post Commit Optimization | Checksum: 24e91523e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2698.336 ; gain = 0.000 ; free physical = 245687 ; free virtual = 313434

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 24e91523e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2698.336 ; gain = 0.000 ; free physical = 245688 ; free virtual = 313435

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 24e91523e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2698.336 ; gain = 0.000 ; free physical = 245688 ; free virtual = 313435

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.336 ; gain = 0.000 ; free physical = 245688 ; free virtual = 313435
Phase 4.4 Final Placement Cleanup | Checksum: 1c371398d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2698.336 ; gain = 0.000 ; free physical = 245687 ; free virtual = 313434
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c371398d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2698.336 ; gain = 0.000 ; free physical = 245688 ; free virtual = 313435
Ending Placer Task | Checksum: fa346b8c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2698.336 ; gain = 0.000 ; free physical = 245700 ; free virtual = 313447
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2698.336 ; gain = 0.000 ; free physical = 245700 ; free virtual = 313447
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.336 ; gain = 0.000 ; free physical = 245671 ; free virtual = 313418
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.336 ; gain = 0.000 ; free physical = 245671 ; free virtual = 313418
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2698.336 ; gain = 0.000 ; free physical = 245656 ; free virtual = 313405
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_breq_fifos_cntl/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: c6a28399 ConstDB: 0 ShapeSum: 3391e7f3 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fifo_status_full_array_i[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fifo_status_full_array_i[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_cmd_array_i[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_cmd_array_i[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_cmd_array_i[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_cmd_array_i[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_cmd_array_i[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_cmd_array_i[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fifo_status_full_array_i[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fifo_status_full_array_i[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_cmd_array_i[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_cmd_array_i[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_cmd_array_i[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_cmd_array_i[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_cmd_array_i[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_cmd_array_i[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fifo_status_full_array_i[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fifo_status_full_array_i[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_cmd_array_i[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_cmd_array_i[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_cmd_array_i[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_cmd_array_i[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_cmd_array_i[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_cmd_array_i[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fifo_status_full_array_i[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fifo_status_full_array_i[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_cmd_array_i[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_cmd_array_i[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_cmd_array_i[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_cmd_array_i[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_cmd_array_i[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_cmd_array_i[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fifo_status_empty_array_i[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fifo_status_empty_array_i[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fifo_status_empty_array_i[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fifo_status_empty_array_i[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fifo_status_empty_array_i[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fifo_status_empty_array_i[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fifo_status_empty_array_i[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fifo_status_empty_array_i[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "broad_fifo_status_full_i" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "broad_fifo_status_full_i". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "broad_addr_array_i[65]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "broad_addr_array_i[65]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "broad_addr_array_i[97]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "broad_addr_array_i[97]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "broad_addr_array_i[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "broad_addr_array_i[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "broad_addr_array_i[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "broad_addr_array_i[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "broad_addr_array_i[69]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "broad_addr_array_i[69]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "broad_addr_array_i[101]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "broad_addr_array_i[101]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "broad_addr_array_i[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "broad_addr_array_i[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "broad_addr_array_i[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "broad_addr_array_i[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "broad_addr_array_i[76]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "broad_addr_array_i[76]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "broad_addr_array_i[108]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "broad_addr_array_i[108]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "broad_addr_array_i[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "broad_addr_array_i[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "broad_addr_array_i[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "broad_addr_array_i[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "broad_addr_array_i[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "broad_addr_array_i[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "broad_addr_array_i[75]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "broad_addr_array_i[75]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "broad_addr_array_i[107]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "broad_addr_array_i[107]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "broad_addr_array_i[43]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "broad_addr_array_i[43]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "broad_addr_array_i[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "broad_addr_array_i[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "broad_id_array_i[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "broad_id_array_i[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "broad_addr_array_i[70]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "broad_addr_array_i[70]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "broad_addr_array_i[102]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "broad_addr_array_i[102]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "broad_addr_array_i[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "broad_addr_array_i[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "broad_addr_array_i[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "broad_addr_array_i[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "broad_addr_array_i[83]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "broad_addr_array_i[83]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "broad_addr_array_i[115]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "broad_addr_array_i[115]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "broad_addr_array_i[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "broad_addr_array_i[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "broad_addr_array_i[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "broad_addr_array_i[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "broad_addr_array_i[80]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "broad_addr_array_i[80]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "broad_addr_array_i[112]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "broad_addr_array_i[112]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "broad_addr_array_i[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "broad_addr_array_i[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "broad_addr_array_i[82]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "broad_addr_array_i[82]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "broad_addr_array_i[114]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "broad_addr_array_i[114]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "broad_addr_array_i[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "broad_addr_array_i[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "broad_addr_array_i[84]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "broad_addr_array_i[84]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "broad_addr_array_i[116]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "broad_addr_array_i[116]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "broad_addr_array_i[52]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "broad_addr_array_i[52]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "broad_addr_array_i[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "broad_addr_array_i[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "broad_id_array_i[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "broad_id_array_i[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "broad_id_array_i[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "broad_id_array_i[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "broad_addr_array_i[72]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "broad_addr_array_i[72]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "broad_addr_array_i[104]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "broad_addr_array_i[104]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "broad_addr_array_i[40]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "broad_addr_array_i[40]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "broad_addr_array_i[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "broad_addr_array_i[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "broad_id_array_i[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "broad_id_array_i[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "broad_id_array_i[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "broad_id_array_i[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "broad_addr_array_i[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "broad_addr_array_i[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "broad_addr_array_i[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "broad_addr_array_i[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "broad_id_array_i[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "broad_id_array_i[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "broad_id_array_i[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "broad_id_array_i[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "broad_id_array_i[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "broad_id_array_i[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "broad_addr_array_i[79]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "broad_addr_array_i[79]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "broad_addr_array_i[111]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "broad_addr_array_i[111]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "broad_addr_array_i[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "broad_addr_array_i[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "broad_addr_array_i[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "broad_addr_array_i[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "broad_id_array_i[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "broad_id_array_i[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "broad_addr_array_i[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "broad_addr_array_i[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "broad_id_array_i[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "broad_id_array_i[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "broad_id_array_i[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "broad_id_array_i[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "broad_id_array_i[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "broad_id_array_i[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "broad_type_array_i[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "broad_type_array_i[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "broad_type_array_i[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "broad_type_array_i[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "broad_type_array_i[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "broad_type_array_i[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "broad_id_array_i[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "broad_id_array_i[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "broad_id_array_i[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "broad_id_array_i[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "broad_id_array_i[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "broad_id_array_i[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "broad_id_array_i[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "broad_id_array_i[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "broad_addr_array_i[77]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "broad_addr_array_i[77]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "broad_addr_array_i[109]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "broad_addr_array_i[109]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "broad_addr_array_i[66]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "broad_addr_array_i[66]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "broad_addr_array_i[98]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "broad_addr_array_i[98]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "broad_addr_array_i[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "broad_addr_array_i[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "broad_addr_array_i[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "broad_addr_array_i[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "broad_addr_array_i[78]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "broad_addr_array_i[78]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "broad_addr_array_i[110]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "broad_addr_array_i[110]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "broad_addr_array_i[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "broad_addr_array_i[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "broad_addr_array_i[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "broad_addr_array_i[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "broad_addr_array_i[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "broad_addr_array_i[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "broad_addr_array_i[89]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "broad_addr_array_i[89]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "broad_addr_array_i[121]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "broad_addr_array_i[121]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 1309f2ea8

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2698.336 ; gain = 0.000 ; free physical = 244598 ; free virtual = 312346
Post Restoration Checksum: NetGraph: f4dabe2a NumContArr: 3bc4707e Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1309f2ea8

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2698.336 ; gain = 0.000 ; free physical = 244596 ; free virtual = 312344

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1309f2ea8

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2698.336 ; gain = 0.000 ; free physical = 244564 ; free virtual = 312312

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1309f2ea8

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2698.336 ; gain = 0.000 ; free physical = 244564 ; free virtual = 312312
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1a459b86e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2698.336 ; gain = 0.000 ; free physical = 244562 ; free virtual = 312310
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.461  | TNS=0.000  | WHS=0.149  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 166e761e6

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2698.336 ; gain = 0.000 ; free physical = 244561 ; free virtual = 312309

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1f4a7fd8e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2698.336 ; gain = 0.000 ; free physical = 244540 ; free virtual = 312287

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.357  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1f557b6b5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2698.336 ; gain = 0.000 ; free physical = 244540 ; free virtual = 312287
Phase 4 Rip-up And Reroute | Checksum: 1f557b6b5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2698.336 ; gain = 0.000 ; free physical = 244540 ; free virtual = 312287

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1f557b6b5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2698.336 ; gain = 0.000 ; free physical = 244540 ; free virtual = 312287

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1f557b6b5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2698.336 ; gain = 0.000 ; free physical = 244539 ; free virtual = 312287
Phase 5 Delay and Skew Optimization | Checksum: 1f557b6b5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2698.336 ; gain = 0.000 ; free physical = 244539 ; free virtual = 312287

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1fe5367c3

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2698.336 ; gain = 0.000 ; free physical = 244538 ; free virtual = 312285
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.357  | TNS=0.000  | WHS=0.187  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1fe5367c3

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2698.336 ; gain = 0.000 ; free physical = 244538 ; free virtual = 312285
Phase 6 Post Hold Fix | Checksum: 1fe5367c3

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2698.336 ; gain = 0.000 ; free physical = 244538 ; free virtual = 312285

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0139277 %
  Global Horizontal Routing Utilization  = 0.0163117 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 14502ede0

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2698.336 ; gain = 0.000 ; free physical = 244550 ; free virtual = 312297

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 14502ede0

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2698.336 ; gain = 0.000 ; free physical = 244548 ; free virtual = 312296

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 87f38635

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2698.336 ; gain = 0.000 ; free physical = 244546 ; free virtual = 312294

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.357  | TNS=0.000  | WHS=0.187  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 87f38635

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2698.336 ; gain = 0.000 ; free physical = 244546 ; free virtual = 312294
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2698.336 ; gain = 0.000 ; free physical = 244577 ; free virtual = 312324

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 2698.336 ; gain = 0.000 ; free physical = 244576 ; free virtual = 312323
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.336 ; gain = 0.000 ; free physical = 244574 ; free virtual = 312322
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2698.336 ; gain = 0.000 ; free physical = 244564 ; free virtual = 312313
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.336 ; gain = 0.000 ; free physical = 244577 ; free virtual = 312326
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_breq_fifos_cntl/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_breq_fifos_cntl/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_breq_fifos_cntl/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_breq_fifos_cntl/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2732.812 ; gain = 0.000 ; free physical = 246712 ; free virtual = 314456
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 21:11:05 2022...
