// Verilog netlist generated by RFSiP netlister
// Cadence Design Systems, Inc.

module TGX1_param (
A,S,\~S ,GND,VDD,Z );
input  A;
input  S;
input  \~S ;
input  GND;
input  VDD;
output  Z;
wire \~S ;
wire VDD;
wire S;
wire Z;
wire A;
wire GND;

nmos1v    
 NM0  ( .S( A ), .G( S ), .B( GND ), .D( Z ) );

pmos1v    
 PM0  ( .S( A ), .G( \~S  ), .B( VDD ), .D( Z ) );

endmodule

