library ieee;
use ieee.std_logic_1164.all;

entity ALU is
	port
	(
		A	:		in std_logic_vector (3 downto 0);
		B	:		in std_logic_vector (3 downto 0);
		opCode: 	in std_logic_vector (3 downto 0);
		F	:		out std_logic_vector (3 downto 0);
		cout	:	out std_logic
	);
end ALU;

architecture LogicFunction of ALU is
	signal Asig			:	std_logic_function (3 downto 0)	:= A;
	signal Bsig 		:	std_logic_function (3 downto 0)	:= B;
	signal AUoutput	:	std_logic_function (3 downto 0);
	
	component Arithmetic_Unit
	port
	(
		a			: 	in std_logic_vector(3 downto 0);
		b			:	in	std_logic_vector(3 downto 0);
		cin		: 	in std_logic;
		F			:	out std_logic_vector(3 downto 0);
		cout		:  out std_logic
	);	
	end component;
	
	component Logic_Unit
	port
	(
		A  :  in std_logic_vector (3 downto 0);
		B  :  in std_logic_vector (3 downto 0);
		opCode  :  in std_logic_vector (2 downto 0);
		F  :  out  std_logic_vector (3 downto 0)
	);
	end component;
	
	component mux1to1
	port
		(
			d0		:	in 	std_logic_vector (3 downto 0);
			d1		:	in 	std_logic_vector (3 downto 0);
			s		:	in 	std_logic;
			y		:	out 	std_logic_vector (3 downto 0)
		);
	end component;
	
	begin
