[RF RFIC S5511] GAP [%d]
[RF RFIC S5511] %s: ADDR %03X , DATA %08X
[RF RFIC S5511] %s: ADDR %03X , DATA %08X
[RF RFIC S5511] %s: ADDR %03X , DATA %08X
[RF RFIC S5511] Chip revision is [%s]
[RF RFIC S5511] %s start : TCXO_bias_on(0x%x)
[RF RFIC S5511] %s is skipped
[RF RFIC S5511] %s common reg init
[RF RFIC S5511] %s : RFIC CHIP ID[0x%x]
[RF RFIC S5511] %s done
[RF RFIC S5511] RF_RFIC_S5511_Wake_Up_For_Marconi start : Digital_status(%d)
[RF RFIC S5511] RF_RFIC_S5511_Wake_Up_For_Marconi is skipped
[RF RFIC S5511] %s: S5511_Analog_status 1 -> 0
[RF RFIC S5511] RF_RFIC_S5511_Wake_Up_For_Marconi done: RFIC CHIP ID[0x%x]
[RF RFIC S5511] RF_RFIC_S5511_Wake_Up start : Analog_status(%d)
[RF RFIC S5511] RF_RFIC_S5511_Wake_Up is skipped
[RF RFIC S5511] RF_RFIC_S5511_Wake_Up done: RFIC CHIP ID[0x%x]
[RF RFIC S5511] %s: ALL CLEAR
[RF RFIC S5511] %s: MS1 [0x%08X], MS2 [0x%08X], MS3 [0x%08X], MS4 [0x%08X]
[RF RFIC S5511] %s: A1 [0x%08X], A2 [0x%08X]
[RF RFIC S5511] %s: skip, single lo 4rx (RX%d - %s)
[RF RFIC S5511] %s: invalid LO..
[RF RFIC S5511] %s: (RX%d - %s) data:0x%x
[RF RFIC S5511] %s: MS1 [0x%08X], MS2 [0x%08X], A1 [0x%08X], A2 [0x%08X]
[RF RFIC S5511] %s: init_done[%d] RO_cal_val[0x%x]
[RF RFIC S5511] RF_RFIC_S5511_Sleep_Speedy done : Analog_status(%d), Digital_status(%d)
[RF RFIC S5511] RF_RFIC_S5511_Sleep_Digital done : Analog_status(%d), Digital_status(%d)
[RF RFIC S5511] RF_RFIC_S5511_TCXO_Off done : Analog_status(%d), Digital_status(%d)
[RF RFIC S5511] PLL 0xC1[%08X] 0x220[%08X] 0x221 [%08X]
[RF RFIC S5511] Path 0x40[%08X] 0x41[%08X] 0x1C[%08X] 0x1D[%08X]
[RF RFIC S5511] DUMP 0x%03X 0x%08X
[RF RFIC S5511] DUMP (TX DEBUG) 0x%03X 0x%08X
[RF RFIC S5511] DUMP REG VARIABLE 0x%03X 0x%08X
[RF RFIC S5511] TOP PLL_TOP1[%08X] CHIP_ID[%08X] MS_CTRL1[%08X] GLOBAL_CONF[%08X] RX_LATCH_CTRL[%08X]
[RF RFIC S5511] TXPLL D1_FREQ1[%08X] D1_FREQ2[%08X] D2_FREQ1[%08X] D2_FREQ2[%08X]
[RF RFIC S5511] TX_TOP_CONFIG : TX1_1[%08X] TX1_2[%08X] TX2_1[%08X] TX2_2[%08X]
[RF RFIC S5511] LO LODIST1_CFG1[%08X] LODIST1_CFG2[%08X]
[RF RFIC S5511] RF_RFIC_S5511_GET_PLL_Lock_CHK tc_no : %d, SPI : %08X, return : %d
[RF RFIC S5511] Check EFUSE Status - 0x%X)
[RF RFIC S5511] Check EFUSE Config (%d:0x%X)
[RF RFIC S5511] Check EFUSE Config (%d:0x%X)
[RF RFIC S5511] Read EFUSE data - addr: 0x%X data: 0x%X)
[RF RFIC S5511] %s: rx_idx[%d] done
[RF RFIC S5511] %s: rx_idx[%d] failed!
[RF RFIC S5511] %s: MVS on_off[%d], RFD_DAC2_CTR_CM[%d]
[RF RFIC S5511] %s: ET DAC on_off_sleep[%d], MVS on_off[%d], RFD_DAC2_CTR_CM[%d]
[RF Modem] %s: tx path(%d) Wrong SM ID(%d), ET DAC will not be used for this SM %d
[RF Modem] %s: Wrong antenna value %d
[RF RFIC S5511] %s: ET DAC on_off[%d], et_dac_swap(%d), cc_type[%d], tx_path[%d]
[RF RFIC S5511] %s: ET DAC on_off[%d], et_dac_swap(%d), cc_type[%d], tx_path[%d]
[RF Modem] %s: Wrong matching with tx_path(%d) - cc type(cco-%d, cc1-%d)
[RF Modem] %s: Wrong antenna value %d
[RF Modem] %s: Wrong antenna value %d
[RF RFIC S5511] %s: on_off_sleep[%d], tx_path[%d], et_dac_mode[%d]
[RF RFIC S5511] %s: 1.6V Swing Traget(VFS: 0x%X) 0.8V Swing Target(VFS: 0x%X)
[RF RFIC S5511] %s: Target VFS (%d) tx_path(%d) => VFS(0x%X)
[RF RFIC S5511] %s common reg init
[RF RFIC S5511] %s FREQ CAL STEP1 STATUS ADDR[0x%x] READ CAL DONE[0x%x]
[RF RFIC S5511] %s done
[RF RFIC S5511] %s done
[RF RFIC S5511] %s TXLO1 fail. tdc_cal_check [%d]
[RF RFIC S5511] %s TXLO1 pass
[RF RFIC S5511] %s TXLO2 fail. tdc_cal_check [%d]
[RF RFIC S5511] %s TXLO2 pass
[RF RFIC S5511] %s RXLO1 fail. tdc_cal_check [%d]
[RF RFIC S5511] %s RXLO1 pass
[RF RFIC S5511] %s RXLO2 fail. tdc_cal_check [%d]
[RF RFIC S5511] %s RXLO2 pass
[RF RFIC S5511] %s RXLO3 fail. tdc_cal_check [%d]
[RF RFIC S5511] %s RXLO3 pass
[RF RFIC S5511] %s RXLO4 fail. tdc_cal_check [%d]
[RF RFIC S5511] %s RXLO4 pass
[RF RFIC S5511] %s RXLO5 fail. tdc_cal_check [%d]
[RF RFIC S5511] %s RXLO5 pass
[RF RFIC S5511] %s RXLO6 fail. tdc_cal_check [%d]
[RF RFIC S5511] %s RXLO6 pass
[RF RFIC S5511] %s : RC Cal_Value[0x%x]
[RF RFIC S5511] Rx LO Lock RxLO1[%d] RxLO2[%d] RxLO3[%d] RxLO4[%d] RxLO5[%d] RxLO6[%d]
[RF RFIC S5511] Tx LO Lock TxLO1[%d] TxLO2[%d] TCXO_EN_CTRL[%x]
[RF RFIC S5511] MS_CTRL1[%6x] MS_CTRL2[%6x] MS_CTRL3[%6x] MS_CTRL4[%6x] GLOBAL_CONF[%x] CHIP_ID[%6x]
