-- Project:   C:\Users\Lory\Desktop\info_projects\git_repositories\PSoC-Final-Project\AY1920_II_HW_FINAL_CARZANIGA_GUALNIERA\AY1920_II_HW_FINAL_CARZANIGA_GUALNIERA.cydsn\AY1920_II_HW_FINAL_CARZANIGA_GUALNIERA.cyprj
-- Generated: 05/27/2020 16:42:41
-- PSoC Creator  4.3

ENTITY AY1920_II_HW_FINAL_CARZANIGA_GUALNIERA IS
    PORT(
        GREEN_PIN(0)_PAD : OUT std_ulogic;
        RED_PIN(0)_PAD : OUT std_ulogic;
        BLUE_PIN(0)_PAD : OUT std_ulogic;
        BUTTON_PIN(0)_PAD : IN std_ulogic;
        MISO_IMU(0)_PAD : IN std_ulogic;
        MOSI_IMU(0)_PAD : OUT std_ulogic;
        SCLK_IMU(0)_PAD : OUT std_ulogic;
        ONBOARD_LED(0)_PAD : OUT std_ulogic;
        CS_IMU(0)_PAD : OUT std_ulogic;
        INT1_PIN(0)_PAD : IN std_ulogic;
        MOSI_EEPROM(0)_PAD : OUT std_ulogic;
        SCLK_EEPROM(0)_PAD : OUT std_ulogic;
        CS_EEPROM(0)_PAD : OUT std_ulogic;
        MISO_EEPROM(0)_PAD : IN std_ulogic;
        TX_PIN(0)_PAD : OUT std_ulogic;
        RX_PIN(0)_PAD : IN std_ulogic);
    ATTRIBUTE voltage_VDDABUF OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDA OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VUSB OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDD OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO0 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO1 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO2 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO3 OF __DEFAULT__ : ENTITY IS 5e0;
END AY1920_II_HW_FINAL_CARZANIGA_GUALNIERA;

ARCHITECTURE __DEFAULT__ OF AY1920_II_HW_FINAL_CARZANIGA_GUALNIERA IS
    SIGNAL BLUE_PIN(0)__PA : bit;
    SIGNAL BUTTON_PIN(0)__PA : bit;
    SIGNAL CS_EEPROM(0)__PA : bit;
    SIGNAL CS_IMU(0)__PA : bit;
    SIGNAL ClockBlock_100k : bit;
    SIGNAL ClockBlock_1k : bit;
    SIGNAL ClockBlock_32k : bit;
    SIGNAL ClockBlock_BUS_CLK : bit;
    ATTRIBUTE global_signal OF ClockBlock_BUS_CLK : SIGNAL IS true;
    SIGNAL ClockBlock_BUS_CLK_local : bit;
    SIGNAL ClockBlock_ILO : bit;
    SIGNAL ClockBlock_IMO : bit;
    SIGNAL ClockBlock_MASTER_CLK : bit;
    SIGNAL ClockBlock_PLL_OUT : bit;
    SIGNAL ClockBlock_XTAL : bit;
    SIGNAL ClockBlock_XTAL_32KHZ : bit;
    SIGNAL GREEN_PIN(0)__PA : bit;
    SIGNAL INT1_PIN(0)__PA : bit;
    SIGNAL MISO_EEPROM(0)__PA : bit;
    SIGNAL MISO_IMU(0)__PA : bit;
    SIGNAL MOSI_EEPROM(0)__PA : bit;
    SIGNAL MOSI_IMU(0)__PA : bit;
    SIGNAL Net_17852 : bit;
    ATTRIBUTE placement_force OF Net_17852 : SIGNAL IS "U(3,4,A)0";
    SIGNAL Net_17855 : bit;
    ATTRIBUTE placement_force OF Net_17855 : SIGNAL IS "U(3,4,A)3";
    SIGNAL Net_18163 : bit;
    ATTRIBUTE placement_force OF Net_18163 : SIGNAL IS "U(3,0,A)2";
    SIGNAL Net_18727 : bit;
    ATTRIBUTE placement_force OF Net_18727 : SIGNAL IS "U(3,0,B)1";
    SIGNAL Net_18733 : bit;
    ATTRIBUTE udbclken_assigned OF Net_18733 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_18733 : SIGNAL IS true;
    SIGNAL Net_18733_local : bit;
    SIGNAL Net_19 : bit;
    SIGNAL Net_19465 : bit;
    ATTRIBUTE GROUND OF Net_19465 : SIGNAL IS true;
    SIGNAL Net_19647 : bit;
    ATTRIBUTE placement_force OF Net_19647 : SIGNAL IS "U(2,1,A)0";
    SIGNAL Net_20798 : bit;
    SIGNAL Net_23914 : bit;
    ATTRIBUTE placement_force OF Net_23914 : SIGNAL IS "U(3,2,A)1";
    SIGNAL Net_24015 : bit;
    ATTRIBUTE placement_force OF Net_24015 : SIGNAL IS "U(3,3,A)0";
    SIGNAL Net_24140 : bit;
    ATTRIBUTE placement_force OF Net_24140 : SIGNAL IS "U(3,3,A)2";
    SIGNAL Net_24673 : bit;
    SIGNAL Net_25 : bit;
    ATTRIBUTE placement_force OF Net_25 : SIGNAL IS "U(3,5,B)1";
    SIGNAL Net_27392 : bit;
    ATTRIBUTE placement_force OF Net_27392 : SIGNAL IS "U(3,4,A)1";
    SIGNAL Net_27404_0 : bit;
    ATTRIBUTE placement_force OF Net_27404_0 : SIGNAL IS "U(3,2,A)2";
    SIGNAL Net_27404_1 : bit;
    ATTRIBUTE placement_force OF Net_27404_1 : SIGNAL IS "U(3,2,A)0";
    SIGNAL Net_27453 : bit;
    ATTRIBUTE udbclken_assigned OF Net_27453 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_27453 : SIGNAL IS true;
    SIGNAL Net_27453_local : bit;
    SIGNAL Net_28604 : bit;
    ATTRIBUTE placement_force OF Net_28604 : SIGNAL IS "U(3,5,B)0";
    SIGNAL Net_28607 : bit;
    SIGNAL Net_28609 : bit;
    SIGNAL Net_28999 : bit;
    SIGNAL Net_29007 : bit;
    SIGNAL Net_29009 : bit;
    SIGNAL Net_29010 : bit;
    SIGNAL Net_29024 : bit;
    ATTRIBUTE placement_force OF Net_29024 : SIGNAL IS "U(2,5,B)1";
    SIGNAL Net_29027 : bit;
    ATTRIBUTE placement_force OF Net_29027 : SIGNAL IS "U(3,4,B)0";
    SIGNAL Net_29029 : bit;
    ATTRIBUTE placement_force OF Net_29029 : SIGNAL IS "U(2,2,B)1";
    SIGNAL Net_29030 : bit;
    ATTRIBUTE placement_force OF Net_29030 : SIGNAL IS "U(2,3,B)0";
    SIGNAL Net_29033 : bit;
    ATTRIBUTE placement_force OF Net_29033 : SIGNAL IS "U(3,2,B)3";
    SIGNAL Net_29038 : bit;
    SIGNAL Net_29047 : bit;
    ATTRIBUTE global_signal OF Net_29047 : SIGNAL IS true;
    SIGNAL Net_29047_local : bit;
    SIGNAL Net_29101 : bit;
    SIGNAL Net_29105 : bit;
    ATTRIBUTE udbclken_assigned OF Net_29105 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_29105 : SIGNAL IS true;
    SIGNAL Net_29105_local : bit;
    SIGNAL Net_29290 : bit;
    ATTRIBUTE placement_force OF Net_29290 : SIGNAL IS "U(3,0,A)3";
    SIGNAL ONBOARD_LED(0)__PA : bit;
    SIGNAL POT_PIN(0)__PA : bit;
    SIGNAL RED_PIN(0)__PA : bit;
    SIGNAL RX_PIN(0)__PA : bit;
    SIGNAL SCLK_EEPROM(0)__PA : bit;
    SIGNAL SCLK_IMU(0)__PA : bit;
    SIGNAL TX_PIN(0)__PA : bit;
    SIGNAL \ADC_DELSIG:Net_245_0\ : bit;
    SIGNAL \ADC_DELSIG:Net_245_1\ : bit;
    SIGNAL \ADC_DELSIG:Net_245_2\ : bit;
    SIGNAL \ADC_DELSIG:Net_245_3\ : bit;
    SIGNAL \ADC_DELSIG:Net_245_4\ : bit;
    SIGNAL \ADC_DELSIG:Net_245_5\ : bit;
    SIGNAL \ADC_DELSIG:Net_245_6\ : bit;
    SIGNAL \ADC_DELSIG:Net_245_7\ : bit;
    SIGNAL \ADC_DELSIG:Net_488\ : bit;
    ATTRIBUTE global_signal OF \ADC_DELSIG:Net_488\ : SIGNAL IS true;
    SIGNAL \ADC_DELSIG:Net_488_adig\ : bit;
    SIGNAL \ADC_DELSIG:Net_488_adig_local\ : bit;
    SIGNAL \ADC_DELSIG:Net_488_local\ : bit;
    SIGNAL \ADC_DELSIG:Net_93\ : bit;
    ATTRIBUTE global_signal OF \ADC_DELSIG:Net_93\ : SIGNAL IS true;
    SIGNAL \ADC_DELSIG:Net_93_local\ : bit;
    SIGNAL \ADC_DELSIG:aclock\ : bit;
    SIGNAL \ADC_DELSIG:mod_dat_0\ : bit;
    SIGNAL \ADC_DELSIG:mod_dat_1\ : bit;
    SIGNAL \ADC_DELSIG:mod_dat_2\ : bit;
    SIGNAL \ADC_DELSIG:mod_dat_3\ : bit;
    SIGNAL \ADC_DELSIG:mod_reset\ : bit;
    SIGNAL \BUTTON_TIMER:Net_261\ : bit;
    SIGNAL \BUTTON_TIMER:Net_57\ : bit;
    SIGNAL \CLICK_TIMER:TimerUDB:control_0\ : bit;
    SIGNAL \CLICK_TIMER:TimerUDB:control_1\ : bit;
    SIGNAL \CLICK_TIMER:TimerUDB:control_2\ : bit;
    SIGNAL \CLICK_TIMER:TimerUDB:control_3\ : bit;
    SIGNAL \CLICK_TIMER:TimerUDB:control_4\ : bit;
    SIGNAL \CLICK_TIMER:TimerUDB:control_5\ : bit;
    SIGNAL \CLICK_TIMER:TimerUDB:control_6\ : bit;
    SIGNAL \CLICK_TIMER:TimerUDB:control_7\ : bit;
    SIGNAL \CLICK_TIMER:TimerUDB:per_zero\ : bit;
    SIGNAL \CLICK_TIMER:TimerUDB:run_mode\ : bit;
    ATTRIBUTE placement_force OF \CLICK_TIMER:TimerUDB:run_mode\ : SIGNAL IS "U(3,5,B)3";
    SIGNAL \CLICK_TIMER:TimerUDB:status_2\ : bit;
    SIGNAL \CLICK_TIMER:TimerUDB:status_3\ : bit;
    SIGNAL \CLICK_TIMER:TimerUDB:status_tc\ : bit;
    ATTRIBUTE placement_force OF \CLICK_TIMER:TimerUDB:status_tc\ : SIGNAL IS "U(3,5,B)2";
    SIGNAL \DEBOUNCER:DEBOUNCER[0]:d_sync_1\ : bit;
    ATTRIBUTE placement_force OF \DEBOUNCER:DEBOUNCER[0]:d_sync_1\ : SIGNAL IS "U(3,4,A)2";
    SIGNAL \MAIN_TIMER:Net_261\ : bit;
    SIGNAL \MAIN_TIMER:Net_51\ : bit;
    SIGNAL \MAIN_TIMER:Net_57\ : bit;
    SIGNAL \PWM_B:PWMUDB:cmp1_less\ : bit;
    SIGNAL \PWM_B:PWMUDB:control_0\ : bit;
    SIGNAL \PWM_B:PWMUDB:control_1\ : bit;
    SIGNAL \PWM_B:PWMUDB:control_2\ : bit;
    SIGNAL \PWM_B:PWMUDB:control_3\ : bit;
    SIGNAL \PWM_B:PWMUDB:control_4\ : bit;
    SIGNAL \PWM_B:PWMUDB:control_5\ : bit;
    SIGNAL \PWM_B:PWMUDB:control_6\ : bit;
    SIGNAL \PWM_B:PWMUDB:control_7\ : bit;
    SIGNAL \PWM_B:PWMUDB:prevCompare1\ : bit;
    ATTRIBUTE placement_force OF \PWM_B:PWMUDB:prevCompare1\ : SIGNAL IS "U(3,0,B)2";
    SIGNAL \PWM_B:PWMUDB:runmode_enable\ : bit;
    ATTRIBUTE placement_force OF \PWM_B:PWMUDB:runmode_enable\ : SIGNAL IS "U(3,0,B)0";
    SIGNAL \PWM_B:PWMUDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \PWM_B:PWMUDB:status_0\ : SIGNAL IS "U(3,0,B)3";
    SIGNAL \PWM_B:PWMUDB:status_2\ : bit;
    ATTRIBUTE placement_force OF \PWM_B:PWMUDB:status_2\ : SIGNAL IS "U(3,0,A)1";
    SIGNAL \PWM_B:PWMUDB:status_3\ : bit;
    SIGNAL \PWM_B:PWMUDB:tc_i\ : bit;
    SIGNAL \PWM_NOTIFY:PWMUDB:cmp1_less\ : bit;
    SIGNAL \PWM_NOTIFY:PWMUDB:control_0\ : bit;
    SIGNAL \PWM_NOTIFY:PWMUDB:control_1\ : bit;
    SIGNAL \PWM_NOTIFY:PWMUDB:control_2\ : bit;
    SIGNAL \PWM_NOTIFY:PWMUDB:control_3\ : bit;
    SIGNAL \PWM_NOTIFY:PWMUDB:control_4\ : bit;
    SIGNAL \PWM_NOTIFY:PWMUDB:control_5\ : bit;
    SIGNAL \PWM_NOTIFY:PWMUDB:control_6\ : bit;
    SIGNAL \PWM_NOTIFY:PWMUDB:control_7\ : bit;
    SIGNAL \PWM_NOTIFY:PWMUDB:prevCompare1\ : bit;
    ATTRIBUTE placement_force OF \PWM_NOTIFY:PWMUDB:prevCompare1\ : SIGNAL IS "U(2,1,A)2";
    SIGNAL \PWM_NOTIFY:PWMUDB:runmode_enable\ : bit;
    ATTRIBUTE placement_force OF \PWM_NOTIFY:PWMUDB:runmode_enable\ : SIGNAL IS "U(2,2,A)0";
    SIGNAL \PWM_NOTIFY:PWMUDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \PWM_NOTIFY:PWMUDB:status_0\ : SIGNAL IS "U(2,1,A)3";
    SIGNAL \PWM_NOTIFY:PWMUDB:status_2\ : bit;
    ATTRIBUTE placement_force OF \PWM_NOTIFY:PWMUDB:status_2\ : SIGNAL IS "U(3,5,A)1";
    SIGNAL \PWM_NOTIFY:PWMUDB:status_3\ : bit;
    SIGNAL \PWM_NOTIFY:PWMUDB:tc_i\ : bit;
    SIGNAL \PWM_RG:PWMUDB:cmp1_less\ : bit;
    SIGNAL \PWM_RG:PWMUDB:cmp2_less\ : bit;
    SIGNAL \PWM_RG:PWMUDB:control_0\ : bit;
    SIGNAL \PWM_RG:PWMUDB:control_1\ : bit;
    SIGNAL \PWM_RG:PWMUDB:control_2\ : bit;
    SIGNAL \PWM_RG:PWMUDB:control_3\ : bit;
    SIGNAL \PWM_RG:PWMUDB:control_4\ : bit;
    SIGNAL \PWM_RG:PWMUDB:control_5\ : bit;
    SIGNAL \PWM_RG:PWMUDB:control_6\ : bit;
    SIGNAL \PWM_RG:PWMUDB:control_7\ : bit;
    SIGNAL \PWM_RG:PWMUDB:prevCompare1\ : bit;
    ATTRIBUTE placement_force OF \PWM_RG:PWMUDB:prevCompare1\ : SIGNAL IS "U(3,5,A)3";
    SIGNAL \PWM_RG:PWMUDB:prevCompare2\ : bit;
    ATTRIBUTE placement_force OF \PWM_RG:PWMUDB:prevCompare2\ : SIGNAL IS "U(2,0,B)3";
    SIGNAL \PWM_RG:PWMUDB:runmode_enable\ : bit;
    ATTRIBUTE placement_force OF \PWM_RG:PWMUDB:runmode_enable\ : SIGNAL IS "U(2,0,B)1";
    SIGNAL \PWM_RG:PWMUDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \PWM_RG:PWMUDB:status_0\ : SIGNAL IS "U(3,0,A)0";
    SIGNAL \PWM_RG:PWMUDB:status_1\ : bit;
    ATTRIBUTE placement_force OF \PWM_RG:PWMUDB:status_1\ : SIGNAL IS "U(2,0,B)2";
    SIGNAL \PWM_RG:PWMUDB:status_2\ : bit;
    ATTRIBUTE placement_force OF \PWM_RG:PWMUDB:status_2\ : SIGNAL IS "U(2,0,A)2";
    SIGNAL \PWM_RG:PWMUDB:status_3\ : bit;
    SIGNAL \PWM_RG:PWMUDB:tc_i\ : bit;
    SIGNAL \SPIM_EEPROM:BSPIM:cnt_enable\ : bit;
    ATTRIBUTE placement_force OF \SPIM_EEPROM:BSPIM:cnt_enable\ : SIGNAL IS "U(2,2,B)0";
    SIGNAL \SPIM_EEPROM:BSPIM:cnt_tc\ : bit;
    SIGNAL \SPIM_EEPROM:BSPIM:count_0\ : bit;
    SIGNAL \SPIM_EEPROM:BSPIM:count_1\ : bit;
    SIGNAL \SPIM_EEPROM:BSPIM:count_2\ : bit;
    SIGNAL \SPIM_EEPROM:BSPIM:count_3\ : bit;
    SIGNAL \SPIM_EEPROM:BSPIM:count_4\ : bit;
    SIGNAL \SPIM_EEPROM:BSPIM:count_5\ : bit;
    SIGNAL \SPIM_EEPROM:BSPIM:count_6\ : bit;
    SIGNAL \SPIM_EEPROM:BSPIM:ld_ident\ : bit;
    ATTRIBUTE placement_force OF \SPIM_EEPROM:BSPIM:ld_ident\ : SIGNAL IS "U(2,5,A)2";
    SIGNAL \SPIM_EEPROM:BSPIM:load_cond\ : bit;
    ATTRIBUTE placement_force OF \SPIM_EEPROM:BSPIM:load_cond\ : SIGNAL IS "U(2,4,B)0";
    SIGNAL \SPIM_EEPROM:BSPIM:load_rx_data\ : bit;
    ATTRIBUTE placement_force OF \SPIM_EEPROM:BSPIM:load_rx_data\ : SIGNAL IS "U(2,3,B)1";
    SIGNAL \SPIM_EEPROM:BSPIM:mosi_from_dp\ : bit;
    SIGNAL \SPIM_EEPROM:BSPIM:rx_status_4\ : bit;
    SIGNAL \SPIM_EEPROM:BSPIM:rx_status_5\ : bit;
    SIGNAL \SPIM_EEPROM:BSPIM:rx_status_6\ : bit;
    ATTRIBUTE placement_force OF \SPIM_EEPROM:BSPIM:rx_status_6\ : SIGNAL IS "U(2,4,B)2";
    SIGNAL \SPIM_EEPROM:BSPIM:state_0\ : bit;
    ATTRIBUTE placement_force OF \SPIM_EEPROM:BSPIM:state_0\ : SIGNAL IS "U(2,4,B)1";
    SIGNAL \SPIM_EEPROM:BSPIM:state_1\ : bit;
    ATTRIBUTE placement_force OF \SPIM_EEPROM:BSPIM:state_1\ : SIGNAL IS "U(2,5,A)0";
    SIGNAL \SPIM_EEPROM:BSPIM:state_2\ : bit;
    ATTRIBUTE placement_force OF \SPIM_EEPROM:BSPIM:state_2\ : SIGNAL IS "U(2,5,A)1";
    SIGNAL \SPIM_EEPROM:BSPIM:tx_status_0\ : bit;
    ATTRIBUTE placement_force OF \SPIM_EEPROM:BSPIM:tx_status_0\ : SIGNAL IS "U(3,4,B)3";
    SIGNAL \SPIM_EEPROM:BSPIM:tx_status_1\ : bit;
    SIGNAL \SPIM_EEPROM:BSPIM:tx_status_2\ : bit;
    SIGNAL \SPIM_EEPROM:BSPIM:tx_status_4\ : bit;
    ATTRIBUTE placement_force OF \SPIM_EEPROM:BSPIM:tx_status_4\ : SIGNAL IS "U(3,4,B)2";
    SIGNAL \SPIM_EEPROM:Net_276\ : bit;
    ATTRIBUTE udbclken_assigned OF \SPIM_EEPROM:Net_276\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \SPIM_EEPROM:Net_276\ : SIGNAL IS true;
    SIGNAL \SPIM_EEPROM:Net_276_local\ : bit;
    SIGNAL \SPIM_IMU:BSPIM:cnt_enable\ : bit;
    ATTRIBUTE placement_force OF \SPIM_IMU:BSPIM:cnt_enable\ : SIGNAL IS "U(2,5,B)0";
    SIGNAL \SPIM_IMU:BSPIM:cnt_tc\ : bit;
    SIGNAL \SPIM_IMU:BSPIM:count_0\ : bit;
    SIGNAL \SPIM_IMU:BSPIM:count_1\ : bit;
    SIGNAL \SPIM_IMU:BSPIM:count_2\ : bit;
    SIGNAL \SPIM_IMU:BSPIM:count_3\ : bit;
    SIGNAL \SPIM_IMU:BSPIM:count_4\ : bit;
    SIGNAL \SPIM_IMU:BSPIM:count_5\ : bit;
    SIGNAL \SPIM_IMU:BSPIM:count_6\ : bit;
    SIGNAL \SPIM_IMU:BSPIM:load_cond\ : bit;
    ATTRIBUTE placement_force OF \SPIM_IMU:BSPIM:load_cond\ : SIGNAL IS "U(2,4,A)0";
    SIGNAL \SPIM_IMU:BSPIM:load_rx_data\ : bit;
    ATTRIBUTE placement_force OF \SPIM_IMU:BSPIM:load_rx_data\ : SIGNAL IS "U(2,1,B)2";
    SIGNAL \SPIM_IMU:BSPIM:mosi_from_dp\ : bit;
    SIGNAL \SPIM_IMU:BSPIM:rx_status_4\ : bit;
    SIGNAL \SPIM_IMU:BSPIM:rx_status_5\ : bit;
    SIGNAL \SPIM_IMU:BSPIM:rx_status_6\ : bit;
    ATTRIBUTE placement_force OF \SPIM_IMU:BSPIM:rx_status_6\ : SIGNAL IS "U(2,1,B)0";
    SIGNAL \SPIM_IMU:BSPIM:state_0\ : bit;
    ATTRIBUTE placement_force OF \SPIM_IMU:BSPIM:state_0\ : SIGNAL IS "U(2,4,A)1";
    SIGNAL \SPIM_IMU:BSPIM:state_1\ : bit;
    ATTRIBUTE placement_force OF \SPIM_IMU:BSPIM:state_1\ : SIGNAL IS "U(2,3,A)0";
    SIGNAL \SPIM_IMU:BSPIM:state_2\ : bit;
    ATTRIBUTE placement_force OF \SPIM_IMU:BSPIM:state_2\ : SIGNAL IS "U(2,3,A)1";
    SIGNAL \SPIM_IMU:BSPIM:tx_status_0\ : bit;
    ATTRIBUTE placement_force OF \SPIM_IMU:BSPIM:tx_status_0\ : SIGNAL IS "U(2,3,A)2";
    SIGNAL \SPIM_IMU:BSPIM:tx_status_1\ : bit;
    SIGNAL \SPIM_IMU:BSPIM:tx_status_2\ : bit;
    SIGNAL \SPIM_IMU:BSPIM:tx_status_4\ : bit;
    ATTRIBUTE placement_force OF \SPIM_IMU:BSPIM:tx_status_4\ : SIGNAL IS "U(2,3,A)3";
    SIGNAL \SPIM_IMU:Net_276\ : bit;
    ATTRIBUTE udbclken_assigned OF \SPIM_IMU:Net_276\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \SPIM_IMU:Net_276\ : SIGNAL IS true;
    SIGNAL \SPIM_IMU:Net_276_local\ : bit;
    SIGNAL \UART:BUART:counter_load_not\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:counter_load_not\ : SIGNAL IS "U(3,1,A)1";
    SIGNAL \UART:BUART:pollcount_0\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:pollcount_0\ : SIGNAL IS "U(0,1,B)3";
    SIGNAL \UART:BUART:pollcount_1\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:pollcount_1\ : SIGNAL IS "U(0,1,B)1";
    SIGNAL \UART:BUART:rx_bitclk_enable\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_bitclk_enable\ : SIGNAL IS "U(0,1,B)2";
    SIGNAL \UART:BUART:rx_count7_tc\ : bit;
    SIGNAL \UART:BUART:rx_count_0\ : bit;
    SIGNAL \UART:BUART:rx_count_1\ : bit;
    SIGNAL \UART:BUART:rx_count_2\ : bit;
    SIGNAL \UART:BUART:rx_count_3\ : bit;
    SIGNAL \UART:BUART:rx_count_4\ : bit;
    SIGNAL \UART:BUART:rx_count_5\ : bit;
    SIGNAL \UART:BUART:rx_count_6\ : bit;
    SIGNAL \UART:BUART:rx_counter_load\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_counter_load\ : SIGNAL IS "U(1,1,B)1";
    SIGNAL \UART:BUART:rx_fifofull\ : bit;
    SIGNAL \UART:BUART:rx_fifonotempty\ : bit;
    SIGNAL \UART:BUART:rx_last\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_last\ : SIGNAL IS "U(2,1,B)3";
    SIGNAL \UART:BUART:rx_load_fifo\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_load_fifo\ : SIGNAL IS "U(1,1,B)0";
    SIGNAL \UART:BUART:rx_postpoll\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_postpoll\ : SIGNAL IS "U(2,1,B)1";
    SIGNAL \UART:BUART:rx_state_0\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_state_0\ : SIGNAL IS "U(1,1,A)1";
    SIGNAL \UART:BUART:rx_state_2\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_state_2\ : SIGNAL IS "U(1,1,B)2";
    SIGNAL \UART:BUART:rx_state_3\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_state_3\ : SIGNAL IS "U(1,1,A)2";
    SIGNAL \UART:BUART:rx_state_stop1_reg\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_state_stop1_reg\ : SIGNAL IS "U(1,1,A)0";
    SIGNAL \UART:BUART:rx_status_3\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_status_3\ : SIGNAL IS "U(1,1,A)3";
    SIGNAL \UART:BUART:rx_status_4\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_status_4\ : SIGNAL IS "U(2,0,A)3";
    SIGNAL \UART:BUART:rx_status_5\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_status_5\ : SIGNAL IS "U(3,1,B)2";
    SIGNAL \UART:BUART:tx_bitclk\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:tx_bitclk\ : SIGNAL IS "U(3,1,B)3";
    SIGNAL \UART:BUART:tx_bitclk_enable_pre\ : bit;
    SIGNAL \UART:BUART:tx_counter_dp\ : bit;
    SIGNAL \UART:BUART:tx_ctrl_mark_last\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:tx_ctrl_mark_last\ : SIGNAL IS "U(0,1,B)0";
    SIGNAL \UART:BUART:tx_fifo_empty\ : bit;
    SIGNAL \UART:BUART:tx_fifo_notfull\ : bit;
    SIGNAL \UART:BUART:tx_shift_out\ : bit;
    SIGNAL \UART:BUART:tx_state_0\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:tx_state_0\ : SIGNAL IS "U(3,1,B)0";
    SIGNAL \UART:BUART:tx_state_1\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:tx_state_1\ : SIGNAL IS "U(3,1,A)2";
    SIGNAL \UART:BUART:tx_state_2\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:tx_state_2\ : SIGNAL IS "U(3,1,A)0";
    SIGNAL \UART:BUART:tx_status_0\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:tx_status_0\ : SIGNAL IS "U(3,1,B)1";
    SIGNAL \UART:BUART:tx_status_2\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:tx_status_2\ : SIGNAL IS "U(3,1,A)3";
    SIGNAL \UART:BUART:txn\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:txn\ : SIGNAL IS "U(3,2,B)0";
    SIGNAL \UART:Net_9\ : bit;
    ATTRIBUTE udbclken_assigned OF \UART:Net_9\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \UART:Net_9\ : SIGNAL IS true;
    SIGNAL \UART:Net_9_local\ : bit;
    SIGNAL __ONE__ : bit;
    ATTRIBUTE placement_force OF __ONE__ : SIGNAL IS "U(1,3,B)3";
    ATTRIBUTE POWER OF __ONE__ : SIGNAL IS true;
    SIGNAL __ZERO__ : bit;
    ATTRIBUTE GROUND OF __ZERO__ : SIGNAL IS true;
    SIGNAL one : bit;
    ATTRIBUTE POWER OF one : SIGNAL IS true;
    SIGNAL \ClockBlock.aclk_glb_ff_0__sig\ : bit;
    SIGNAL \ClockBlock.dclk_glb_ff_6__sig\ : bit;
    SIGNAL \ClockBlock.dclk_glb_ff_7__sig\ : bit;
    ATTRIBUTE Location OF ClockBlock : LABEL IS "F(Clock,0)";
    ATTRIBUTE lib_model OF GREEN_PIN(0) : LABEL IS "iocell1";
    ATTRIBUTE Location OF GREEN_PIN(0) : LABEL IS "P3[6]";
    ATTRIBUTE lib_model OF RED_PIN(0) : LABEL IS "iocell2";
    ATTRIBUTE Location OF RED_PIN(0) : LABEL IS "P3[5]";
    ATTRIBUTE lib_model OF BLUE_PIN(0) : LABEL IS "iocell3";
    ATTRIBUTE Location OF BLUE_PIN(0) : LABEL IS "P3[7]";
    ATTRIBUTE lib_model OF BUTTON_PIN(0) : LABEL IS "iocell4";
    ATTRIBUTE Location OF BUTTON_PIN(0) : LABEL IS "P2[2]";
    ATTRIBUTE lib_model OF MISO_IMU(0) : LABEL IS "iocell5";
    ATTRIBUTE Location OF MISO_IMU(0) : LABEL IS "P1[6]";
    ATTRIBUTE lib_model OF MOSI_IMU(0) : LABEL IS "iocell6";
    ATTRIBUTE Location OF MOSI_IMU(0) : LABEL IS "P12[3]";
    ATTRIBUTE lib_model OF SCLK_IMU(0) : LABEL IS "iocell7";
    ATTRIBUTE Location OF SCLK_IMU(0) : LABEL IS "P12[2]";
    ATTRIBUTE lib_model OF ONBOARD_LED(0) : LABEL IS "iocell8";
    ATTRIBUTE Location OF ONBOARD_LED(0) : LABEL IS "P2[1]";
    ATTRIBUTE lib_model OF CS_IMU(0) : LABEL IS "iocell9";
    ATTRIBUTE Location OF CS_IMU(0) : LABEL IS "P1[7]";
    ATTRIBUTE lib_model OF INT1_PIN(0) : LABEL IS "iocell10";
    ATTRIBUTE Location OF INT1_PIN(0) : LABEL IS "P12[4]";
    ATTRIBUTE lib_model OF MOSI_EEPROM(0) : LABEL IS "iocell11";
    ATTRIBUTE Location OF MOSI_EEPROM(0) : LABEL IS "P0[6]";
    ATTRIBUTE lib_model OF SCLK_EEPROM(0) : LABEL IS "iocell12";
    ATTRIBUTE Location OF SCLK_EEPROM(0) : LABEL IS "P0[5]";
    ATTRIBUTE lib_model OF CS_EEPROM(0) : LABEL IS "iocell13";
    ATTRIBUTE Location OF CS_EEPROM(0) : LABEL IS "P2[4]";
    ATTRIBUTE lib_model OF MISO_EEPROM(0) : LABEL IS "iocell14";
    ATTRIBUTE Location OF MISO_EEPROM(0) : LABEL IS "P2[0]";
    ATTRIBUTE lib_model OF TX_PIN(0) : LABEL IS "iocell15";
    ATTRIBUTE Location OF TX_PIN(0) : LABEL IS "P12[7]";
    ATTRIBUTE lib_model OF RX_PIN(0) : LABEL IS "iocell16";
    ATTRIBUTE Location OF RX_PIN(0) : LABEL IS "P12[6]";
    ATTRIBUTE lib_model OF POT_PIN(0) : LABEL IS "iocell17";
    ATTRIBUTE Location OF POT_PIN(0) : LABEL IS "P3[3]";
    ATTRIBUTE lib_model OF \PWM_RG:PWMUDB:status_2\ : LABEL IS "macrocell1";
    ATTRIBUTE Location OF \PWM_RG:PWMUDB:status_2\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \PWM_B:PWMUDB:status_2\ : LABEL IS "macrocell2";
    ATTRIBUTE Location OF \PWM_B:PWMUDB:status_2\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF Net_24015 : LABEL IS "macrocell3";
    ATTRIBUTE Location OF Net_24015 : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \CLICK_TIMER:TimerUDB:run_mode\ : LABEL IS "macrocell4";
    ATTRIBUTE Location OF \CLICK_TIMER:TimerUDB:run_mode\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \CLICK_TIMER:TimerUDB:status_tc\ : LABEL IS "macrocell5";
    ATTRIBUTE Location OF \CLICK_TIMER:TimerUDB:status_tc\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \SPIM_IMU:BSPIM:load_rx_data\ : LABEL IS "macrocell6";
    ATTRIBUTE Location OF \SPIM_IMU:BSPIM:load_rx_data\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \SPIM_IMU:BSPIM:tx_status_0\ : LABEL IS "macrocell7";
    ATTRIBUTE Location OF \SPIM_IMU:BSPIM:tx_status_0\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \SPIM_IMU:BSPIM:tx_status_4\ : LABEL IS "macrocell8";
    ATTRIBUTE Location OF \SPIM_IMU:BSPIM:tx_status_4\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \SPIM_IMU:BSPIM:rx_status_6\ : LABEL IS "macrocell9";
    ATTRIBUTE Location OF \SPIM_IMU:BSPIM:rx_status_6\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \PWM_NOTIFY:PWMUDB:status_2\ : LABEL IS "macrocell10";
    ATTRIBUTE Location OF \PWM_NOTIFY:PWMUDB:status_2\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF Net_17855 : LABEL IS "macrocell11";
    ATTRIBUTE Location OF Net_17855 : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \SPIM_EEPROM:BSPIM:load_rx_data\ : LABEL IS "macrocell12";
    ATTRIBUTE Location OF \SPIM_EEPROM:BSPIM:load_rx_data\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \SPIM_EEPROM:BSPIM:tx_status_0\ : LABEL IS "macrocell13";
    ATTRIBUTE Location OF \SPIM_EEPROM:BSPIM:tx_status_0\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \SPIM_EEPROM:BSPIM:tx_status_4\ : LABEL IS "macrocell14";
    ATTRIBUTE Location OF \SPIM_EEPROM:BSPIM:tx_status_4\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \SPIM_EEPROM:BSPIM:rx_status_6\ : LABEL IS "macrocell15";
    ATTRIBUTE Location OF \SPIM_EEPROM:BSPIM:rx_status_6\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF Net_29033 : LABEL IS "macrocell16";
    ATTRIBUTE Location OF Net_29033 : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \UART:BUART:counter_load_not\ : LABEL IS "macrocell17";
    ATTRIBUTE Location OF \UART:BUART:counter_load_not\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \UART:BUART:tx_status_0\ : LABEL IS "macrocell18";
    ATTRIBUTE Location OF \UART:BUART:tx_status_0\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \UART:BUART:tx_status_2\ : LABEL IS "macrocell19";
    ATTRIBUTE Location OF \UART:BUART:tx_status_2\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_counter_load\ : LABEL IS "macrocell20";
    ATTRIBUTE Location OF \UART:BUART:rx_counter_load\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_postpoll\ : LABEL IS "macrocell21";
    ATTRIBUTE Location OF \UART:BUART:rx_postpoll\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_status_4\ : LABEL IS "macrocell22";
    ATTRIBUTE Location OF \UART:BUART:rx_status_4\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_status_5\ : LABEL IS "macrocell23";
    ATTRIBUTE Location OF \UART:BUART:rx_status_5\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF __ONE__ : LABEL IS "macrocell24";
    ATTRIBUTE Location OF __ONE__ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \PWM_RG:PWMUDB:genblk1:ctrlreg\ : LABEL IS "controlcell1";
    ATTRIBUTE Location OF \PWM_RG:PWMUDB:genblk1:ctrlreg\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \PWM_RG:PWMUDB:genblk8:stsreg\ : LABEL IS "statusicell1";
    ATTRIBUTE Location OF \PWM_RG:PWMUDB:genblk8:stsreg\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \PWM_RG:PWMUDB:sP8:pwmdp:u0\ : LABEL IS "datapathcell1";
    ATTRIBUTE Location OF \PWM_RG:PWMUDB:sP8:pwmdp:u0\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \PWM_B:PWMUDB:genblk1:ctrlreg\ : LABEL IS "controlcell2";
    ATTRIBUTE Location OF \PWM_B:PWMUDB:genblk1:ctrlreg\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \PWM_B:PWMUDB:genblk8:stsreg\ : LABEL IS "statusicell2";
    ATTRIBUTE Location OF \PWM_B:PWMUDB:genblk8:stsreg\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \PWM_B:PWMUDB:sP8:pwmdp:u0\ : LABEL IS "datapathcell2";
    ATTRIBUTE Location OF \PWM_B:PWMUDB:sP8:pwmdp:u0\ : LABEL IS "U(3,0)";
    ATTRIBUTE Location OF ISR_START : LABEL IS "[IntrContainer=(0)][IntrId=(2)]";
    ATTRIBUTE lib_model OF \CLICK_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "controlcell3";
    ATTRIBUTE Location OF \CLICK_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \CLICK_TIMER:TimerUDB:rstSts:stsreg\ : LABEL IS "statusicell3";
    ATTRIBUTE Location OF \CLICK_TIMER:TimerUDB:rstSts:stsreg\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \CLICK_TIMER:TimerUDB:sT8:timerdp:u0\ : LABEL IS "datapathcell3";
    ATTRIBUTE Location OF \CLICK_TIMER:TimerUDB:sT8:timerdp:u0\ : LABEL IS "U(3,5)";
    ATTRIBUTE Location OF \SPIM_IMU:RxInternalInterrupt\ : LABEL IS "[IntrContainer=(0)][IntrId=(5)]";
    ATTRIBUTE Location OF \SPIM_IMU:BSPIM:BitCounter\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \SPIM_IMU:BSPIM:TxStsReg\ : LABEL IS "statusicell4";
    ATTRIBUTE Location OF \SPIM_IMU:BSPIM:TxStsReg\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \SPIM_IMU:BSPIM:RxStsReg\ : LABEL IS "statusicell5";
    ATTRIBUTE Location OF \SPIM_IMU:BSPIM:RxStsReg\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \SPIM_IMU:BSPIM:sR8:Dp:u0\ : LABEL IS "datapathcell4";
    ATTRIBUTE Location OF \SPIM_IMU:BSPIM:sR8:Dp:u0\ : LABEL IS "U(2,2)";
    ATTRIBUTE Location OF \SPIM_IMU:TxInternalInterrupt\ : LABEL IS "[IntrContainer=(0)][IntrId=(6)]";
    ATTRIBUTE lib_model OF \PWM_NOTIFY:PWMUDB:genblk1:ctrlreg\ : LABEL IS "controlcell4";
    ATTRIBUTE Location OF \PWM_NOTIFY:PWMUDB:genblk1:ctrlreg\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \PWM_NOTIFY:PWMUDB:genblk8:stsreg\ : LABEL IS "statusicell6";
    ATTRIBUTE Location OF \PWM_NOTIFY:PWMUDB:genblk8:stsreg\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\ : LABEL IS "datapathcell5";
    ATTRIBUTE Location OF \PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\ : LABEL IS "U(3,4)";
    ATTRIBUTE Location OF \BUTTON_TIMER:TimerHW\ : LABEL IS "F(Timer,0)";
    ATTRIBUTE Location OF ISR_CONFIG : LABEL IS "[IntrContainer=(0)][IntrId=(0)]";
    ATTRIBUTE Location OF ISR_IMU : LABEL IS "[IntrContainer=(0)][IntrId=(1)]";
    ATTRIBUTE Location OF \SPIM_EEPROM:RxInternalInterrupt\ : LABEL IS "[IntrContainer=(0)][IntrId=(3)]";
    ATTRIBUTE Location OF \SPIM_EEPROM:BSPIM:BitCounter\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \SPIM_EEPROM:BSPIM:TxStsReg\ : LABEL IS "statusicell7";
    ATTRIBUTE Location OF \SPIM_EEPROM:BSPIM:TxStsReg\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \SPIM_EEPROM:BSPIM:RxStsReg\ : LABEL IS "statusicell8";
    ATTRIBUTE Location OF \SPIM_EEPROM:BSPIM:RxStsReg\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \SPIM_EEPROM:BSPIM:sR8:Dp:u0\ : LABEL IS "datapathcell6";
    ATTRIBUTE Location OF \SPIM_EEPROM:BSPIM:sR8:Dp:u0\ : LABEL IS "U(2,3)";
    ATTRIBUTE Location OF \SPIM_EEPROM:TxInternalInterrupt\ : LABEL IS "[IntrContainer=(0)][IntrId=(4)]";
    ATTRIBUTE lib_model OF \UART:BUART:sTX:TxShifter:u0\ : LABEL IS "datapathcell7";
    ATTRIBUTE Location OF \UART:BUART:sTX:TxShifter:u0\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \UART:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "datapathcell8";
    ATTRIBUTE Location OF \UART:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \UART:BUART:sTX:TxSts\ : LABEL IS "statusicell9";
    ATTRIBUTE Location OF \UART:BUART:sTX:TxSts\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \UART:BUART:sRX:RxShifter:u0\ : LABEL IS "datapathcell9";
    ATTRIBUTE Location OF \UART:BUART:sRX:RxShifter:u0\ : LABEL IS "U(1,1)";
    ATTRIBUTE Location OF \UART:BUART:sRX:RxBitCounter\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \UART:BUART:sRX:RxSts\ : LABEL IS "statusicell10";
    ATTRIBUTE Location OF \UART:BUART:sRX:RxSts\ : LABEL IS "U(2,5)";
    ATTRIBUTE Location OF \MAIN_TIMER:TimerHW\ : LABEL IS "F(Timer,1)";
    ATTRIBUTE Location OF \ADC_DELSIG:DSM\ : LABEL IS "F(DSM,0)";
    ATTRIBUTE Location OF \ADC_DELSIG:IRQ\ : LABEL IS "[IntrContainer=(0)][IntrId=(29)]";
    ATTRIBUTE Location OF \ADC_DELSIG:DEC\ : LABEL IS "F(Decimator,0)";
    ATTRIBUTE lib_model OF \PWM_RG:PWMUDB:runmode_enable\ : LABEL IS "macrocell25";
    ATTRIBUTE Location OF \PWM_RG:PWMUDB:runmode_enable\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \PWM_RG:PWMUDB:prevCompare1\ : LABEL IS "macrocell26";
    ATTRIBUTE Location OF \PWM_RG:PWMUDB:prevCompare1\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \PWM_RG:PWMUDB:prevCompare2\ : LABEL IS "macrocell27";
    ATTRIBUTE Location OF \PWM_RG:PWMUDB:prevCompare2\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \PWM_RG:PWMUDB:status_0\ : LABEL IS "macrocell28";
    ATTRIBUTE Location OF \PWM_RG:PWMUDB:status_0\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \PWM_RG:PWMUDB:status_1\ : LABEL IS "macrocell29";
    ATTRIBUTE Location OF \PWM_RG:PWMUDB:status_1\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF Net_29290 : LABEL IS "macrocell30";
    ATTRIBUTE Location OF Net_29290 : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF Net_18163 : LABEL IS "macrocell31";
    ATTRIBUTE Location OF Net_18163 : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \PWM_B:PWMUDB:runmode_enable\ : LABEL IS "macrocell32";
    ATTRIBUTE Location OF \PWM_B:PWMUDB:runmode_enable\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \PWM_B:PWMUDB:prevCompare1\ : LABEL IS "macrocell33";
    ATTRIBUTE Location OF \PWM_B:PWMUDB:prevCompare1\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \PWM_B:PWMUDB:status_0\ : LABEL IS "macrocell34";
    ATTRIBUTE Location OF \PWM_B:PWMUDB:status_0\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF Net_18727 : LABEL IS "macrocell35";
    ATTRIBUTE Location OF Net_18727 : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF Net_27404_1 : LABEL IS "macrocell36";
    ATTRIBUTE Location OF Net_27404_1 : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF Net_17852 : LABEL IS "macrocell37";
    ATTRIBUTE Location OF Net_17852 : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \DEBOUNCER:DEBOUNCER[0]:d_sync_1\ : LABEL IS "macrocell38";
    ATTRIBUTE Location OF \DEBOUNCER:DEBOUNCER[0]:d_sync_1\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF Net_27392 : LABEL IS "macrocell39";
    ATTRIBUTE Location OF Net_27392 : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF Net_27404_0 : LABEL IS "macrocell40";
    ATTRIBUTE Location OF Net_27404_0 : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF Net_24140 : LABEL IS "macrocell41";
    ATTRIBUTE Location OF Net_24140 : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF Net_25 : LABEL IS "macrocell42";
    ATTRIBUTE Location OF Net_25 : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF Net_29024 : LABEL IS "macrocell43";
    ATTRIBUTE Location OF Net_29024 : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \SPIM_IMU:BSPIM:state_2\ : LABEL IS "macrocell44";
    ATTRIBUTE Location OF \SPIM_IMU:BSPIM:state_2\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \SPIM_IMU:BSPIM:state_1\ : LABEL IS "macrocell45";
    ATTRIBUTE Location OF \SPIM_IMU:BSPIM:state_1\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \SPIM_IMU:BSPIM:state_0\ : LABEL IS "macrocell46";
    ATTRIBUTE Location OF \SPIM_IMU:BSPIM:state_0\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF Net_28604 : LABEL IS "macrocell47";
    ATTRIBUTE Location OF Net_28604 : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \SPIM_IMU:BSPIM:load_cond\ : LABEL IS "macrocell48";
    ATTRIBUTE Location OF \SPIM_IMU:BSPIM:load_cond\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \SPIM_IMU:BSPIM:cnt_enable\ : LABEL IS "macrocell49";
    ATTRIBUTE Location OF \SPIM_IMU:BSPIM:cnt_enable\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \PWM_NOTIFY:PWMUDB:runmode_enable\ : LABEL IS "macrocell50";
    ATTRIBUTE Location OF \PWM_NOTIFY:PWMUDB:runmode_enable\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \PWM_NOTIFY:PWMUDB:prevCompare1\ : LABEL IS "macrocell51";
    ATTRIBUTE Location OF \PWM_NOTIFY:PWMUDB:prevCompare1\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \PWM_NOTIFY:PWMUDB:status_0\ : LABEL IS "macrocell52";
    ATTRIBUTE Location OF \PWM_NOTIFY:PWMUDB:status_0\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF Net_19647 : LABEL IS "macrocell53";
    ATTRIBUTE Location OF Net_19647 : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF Net_23914 : LABEL IS "macrocell54";
    ATTRIBUTE Location OF Net_23914 : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF Net_29030 : LABEL IS "macrocell55";
    ATTRIBUTE Location OF Net_29030 : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \SPIM_EEPROM:BSPIM:state_2\ : LABEL IS "macrocell56";
    ATTRIBUTE Location OF \SPIM_EEPROM:BSPIM:state_2\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \SPIM_EEPROM:BSPIM:state_1\ : LABEL IS "macrocell57";
    ATTRIBUTE Location OF \SPIM_EEPROM:BSPIM:state_1\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \SPIM_EEPROM:BSPIM:state_0\ : LABEL IS "macrocell58";
    ATTRIBUTE Location OF \SPIM_EEPROM:BSPIM:state_0\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF Net_29027 : LABEL IS "macrocell59";
    ATTRIBUTE Location OF Net_29027 : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \SPIM_EEPROM:BSPIM:load_cond\ : LABEL IS "macrocell60";
    ATTRIBUTE Location OF \SPIM_EEPROM:BSPIM:load_cond\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \SPIM_EEPROM:BSPIM:ld_ident\ : LABEL IS "macrocell61";
    ATTRIBUTE Location OF \SPIM_EEPROM:BSPIM:ld_ident\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \SPIM_EEPROM:BSPIM:cnt_enable\ : LABEL IS "macrocell62";
    ATTRIBUTE Location OF \SPIM_EEPROM:BSPIM:cnt_enable\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF Net_29029 : LABEL IS "macrocell63";
    ATTRIBUTE Location OF Net_29029 : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \UART:BUART:txn\ : LABEL IS "macrocell64";
    ATTRIBUTE Location OF \UART:BUART:txn\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \UART:BUART:tx_state_1\ : LABEL IS "macrocell65";
    ATTRIBUTE Location OF \UART:BUART:tx_state_1\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \UART:BUART:tx_state_0\ : LABEL IS "macrocell66";
    ATTRIBUTE Location OF \UART:BUART:tx_state_0\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \UART:BUART:tx_state_2\ : LABEL IS "macrocell67";
    ATTRIBUTE Location OF \UART:BUART:tx_state_2\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \UART:BUART:tx_bitclk\ : LABEL IS "macrocell68";
    ATTRIBUTE Location OF \UART:BUART:tx_bitclk\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \UART:BUART:tx_ctrl_mark_last\ : LABEL IS "macrocell69";
    ATTRIBUTE Location OF \UART:BUART:tx_ctrl_mark_last\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_state_0\ : LABEL IS "macrocell70";
    ATTRIBUTE Location OF \UART:BUART:rx_state_0\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_load_fifo\ : LABEL IS "macrocell71";
    ATTRIBUTE Location OF \UART:BUART:rx_load_fifo\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_state_3\ : LABEL IS "macrocell72";
    ATTRIBUTE Location OF \UART:BUART:rx_state_3\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_state_2\ : LABEL IS "macrocell73";
    ATTRIBUTE Location OF \UART:BUART:rx_state_2\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_bitclk_enable\ : LABEL IS "macrocell74";
    ATTRIBUTE Location OF \UART:BUART:rx_bitclk_enable\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_state_stop1_reg\ : LABEL IS "macrocell75";
    ATTRIBUTE Location OF \UART:BUART:rx_state_stop1_reg\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \UART:BUART:pollcount_1\ : LABEL IS "macrocell76";
    ATTRIBUTE Location OF \UART:BUART:pollcount_1\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \UART:BUART:pollcount_0\ : LABEL IS "macrocell77";
    ATTRIBUTE Location OF \UART:BUART:pollcount_0\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_status_3\ : LABEL IS "macrocell78";
    ATTRIBUTE Location OF \UART:BUART:rx_status_3\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_last\ : LABEL IS "macrocell79";
    ATTRIBUTE Location OF \UART:BUART:rx_last\ : LABEL IS "U(2,1)";
    COMPONENT clockblockcell
        PORT (
            dclk_0 : OUT std_ulogic;
            dclk_1 : OUT std_ulogic;
            dclk_2 : OUT std_ulogic;
            dclk_3 : OUT std_ulogic;
            dclk_4 : OUT std_ulogic;
            dclk_5 : OUT std_ulogic;
            dclk_6 : OUT std_ulogic;
            dclk_7 : OUT std_ulogic;
            dclk_glb_0 : OUT std_ulogic;
            dclk_glb_1 : OUT std_ulogic;
            dclk_glb_2 : OUT std_ulogic;
            dclk_glb_3 : OUT std_ulogic;
            dclk_glb_4 : OUT std_ulogic;
            dclk_glb_5 : OUT std_ulogic;
            dclk_glb_6 : OUT std_ulogic;
            dclk_glb_7 : OUT std_ulogic;
            aclk_0 : OUT std_ulogic;
            aclk_1 : OUT std_ulogic;
            aclk_2 : OUT std_ulogic;
            aclk_3 : OUT std_ulogic;
            aclk_glb_0 : OUT std_ulogic;
            aclk_glb_1 : OUT std_ulogic;
            aclk_glb_2 : OUT std_ulogic;
            aclk_glb_3 : OUT std_ulogic;
            clk_a_dig_0 : OUT std_ulogic;
            clk_a_dig_1 : OUT std_ulogic;
            clk_a_dig_2 : OUT std_ulogic;
            clk_a_dig_3 : OUT std_ulogic;
            clk_a_dig_glb_0 : OUT std_ulogic;
            clk_a_dig_glb_1 : OUT std_ulogic;
            clk_a_dig_glb_2 : OUT std_ulogic;
            clk_a_dig_glb_3 : OUT std_ulogic;
            clk_bus : OUT std_ulogic;
            clk_bus_glb : OUT std_ulogic;
            clk_sync : OUT std_ulogic;
            clk_32k_xtal : OUT std_ulogic;
            clk_100k : OUT std_ulogic;
            clk_32k : OUT std_ulogic;
            clk_1k : OUT std_ulogic;
            clk_usb : OUT std_ulogic;
            xmhz_xerr : OUT std_ulogic;
            pll_lock_out : OUT std_ulogic;
            dsi_dig_div_0 : IN std_ulogic;
            dsi_dig_div_1 : IN std_ulogic;
            dsi_dig_div_2 : IN std_ulogic;
            dsi_dig_div_3 : IN std_ulogic;
            dsi_dig_div_4 : IN std_ulogic;
            dsi_dig_div_5 : IN std_ulogic;
            dsi_dig_div_6 : IN std_ulogic;
            dsi_dig_div_7 : IN std_ulogic;
            dsi_ana_div_0 : IN std_ulogic;
            dsi_ana_div_1 : IN std_ulogic;
            dsi_ana_div_2 : IN std_ulogic;
            dsi_ana_div_3 : IN std_ulogic;
            dsi_glb_div : IN std_ulogic;
            dsi_clkin_div : IN std_ulogic;
            imo : OUT std_ulogic;
            ilo : OUT std_ulogic;
            xtal : OUT std_ulogic;
            pllout : OUT std_ulogic;
            clk_bus_glb_ff : OUT std_ulogic;
            aclk_glb_ff_0 : OUT std_ulogic;
            clk_a_dig_glb_ff_0 : OUT std_ulogic;
            aclk_glb_ff_1 : OUT std_ulogic;
            clk_a_dig_glb_ff_1 : OUT std_ulogic;
            aclk_glb_ff_2 : OUT std_ulogic;
            clk_a_dig_glb_ff_2 : OUT std_ulogic;
            aclk_glb_ff_3 : OUT std_ulogic;
            clk_a_dig_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_0 : OUT std_ulogic;
            dclk_glb_ff_1 : OUT std_ulogic;
            dclk_glb_ff_2 : OUT std_ulogic;
            dclk_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_4 : OUT std_ulogic;
            dclk_glb_ff_5 : OUT std_ulogic;
            dclk_glb_ff_6 : OUT std_ulogic;
            dclk_glb_ff_7 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT controlcell
        PORT (
            control_0 : OUT std_ulogic;
            control_1 : OUT std_ulogic;
            control_2 : OUT std_ulogic;
            control_3 : OUT std_ulogic;
            control_4 : OUT std_ulogic;
            control_5 : OUT std_ulogic;
            control_6 : OUT std_ulogic;
            control_7 : OUT std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT count7cell
        PORT (
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            load : IN std_ulogic;
            enable : IN std_ulogic;
            clk_en : IN std_ulogic;
            count_0 : OUT std_ulogic;
            count_1 : OUT std_ulogic;
            count_2 : OUT std_ulogic;
            count_3 : OUT std_ulogic;
            count_4 : OUT std_ulogic;
            count_5 : OUT std_ulogic;
            count_6 : OUT std_ulogic;
            tc : OUT std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    COMPONENT datapathcell
        PORT (
            clock : IN std_ulogic;
            clk_en : IN std_ulogic;
            reset : IN std_ulogic;
            cs_addr_0 : IN std_ulogic;
            cs_addr_1 : IN std_ulogic;
            cs_addr_2 : IN std_ulogic;
            route_si : IN std_ulogic;
            route_ci : IN std_ulogic;
            f0_load : IN std_ulogic;
            f1_load : IN std_ulogic;
            d0_load : IN std_ulogic;
            d1_load : IN std_ulogic;
            ce0_reg : OUT std_ulogic;
            cl0_reg : OUT std_ulogic;
            z0_reg : OUT std_ulogic;
            f0_reg : OUT std_ulogic;
            ce1_reg : OUT std_ulogic;
            cl1_reg : OUT std_ulogic;
            z1_reg : OUT std_ulogic;
            f1_reg : OUT std_ulogic;
            ov_msb_reg : OUT std_ulogic;
            co_msb_reg : OUT std_ulogic;
            cmsb_reg : OUT std_ulogic;
            so_reg : OUT std_ulogic;
            f0_bus_stat_reg : OUT std_ulogic;
            f0_blk_stat_reg : OUT std_ulogic;
            f1_bus_stat_reg : OUT std_ulogic;
            f1_blk_stat_reg : OUT std_ulogic;
            ce0_comb : OUT std_ulogic;
            cl0_comb : OUT std_ulogic;
            z0_comb : OUT std_ulogic;
            f0_comb : OUT std_ulogic;
            ce1_comb : OUT std_ulogic;
            cl1_comb : OUT std_ulogic;
            z1_comb : OUT std_ulogic;
            f1_comb : OUT std_ulogic;
            ov_msb_comb : OUT std_ulogic;
            co_msb_comb : OUT std_ulogic;
            cmsb_comb : OUT std_ulogic;
            so_comb : OUT std_ulogic;
            f0_bus_stat_comb : OUT std_ulogic;
            f0_blk_stat_comb : OUT std_ulogic;
            f1_bus_stat_comb : OUT std_ulogic;
            f1_blk_stat_comb : OUT std_ulogic;
            p_in_0 : IN std_ulogic;
            p_in_1 : IN std_ulogic;
            p_in_2 : IN std_ulogic;
            p_in_3 : IN std_ulogic;
            p_in_4 : IN std_ulogic;
            p_in_5 : IN std_ulogic;
            p_in_6 : IN std_ulogic;
            p_in_7 : IN std_ulogic;
            p_out_0 : OUT std_ulogic;
            p_out_1 : OUT std_ulogic;
            p_out_2 : OUT std_ulogic;
            p_out_3 : OUT std_ulogic;
            p_out_4 : OUT std_ulogic;
            p_out_5 : OUT std_ulogic;
            p_out_6 : OUT std_ulogic;
            p_out_7 : OUT std_ulogic;
            ce0i : IN std_ulogic;
            ce0 : OUT std_ulogic;
            cl0i : IN std_ulogic;
            cl0 : OUT std_ulogic;
            z0i : IN std_ulogic;
            z0 : OUT std_ulogic;
            ff0i : IN std_ulogic;
            ff0 : OUT std_ulogic;
            ce1i : IN std_ulogic;
            ce1 : OUT std_ulogic;
            cl1i : IN std_ulogic;
            cl1 : OUT std_ulogic;
            z1i : IN std_ulogic;
            z1 : OUT std_ulogic;
            ff1i : IN std_ulogic;
            ff1 : OUT std_ulogic;
            cap0i : IN std_ulogic;
            cap0 : OUT std_ulogic;
            cap1i : IN std_ulogic;
            cap1 : OUT std_ulogic;
            ci : IN std_ulogic;
            co_msb : OUT std_ulogic;
            sir : IN std_ulogic;
            sol_msb : OUT std_ulogic;
            cfbi : IN std_ulogic;
            cfbo : OUT std_ulogic;
            sil : IN std_ulogic;
            sor : OUT std_ulogic;
            cmsbi : IN std_ulogic;
            cmsbo : OUT std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT decimatorcell
        PORT (
            aclock : IN std_ulogic;
            mod_dat_0 : IN std_ulogic;
            mod_dat_1 : IN std_ulogic;
            mod_dat_2 : IN std_ulogic;
            mod_dat_3 : IN std_ulogic;
            ext_start : IN std_ulogic;
            modrst : OUT std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT dsmodcell
        PORT (
            aclock : IN std_ulogic;
            modbitin_udb : IN std_ulogic;
            reset_udb : IN std_ulogic;
            reset_dec : IN std_ulogic;
            dec_clock : OUT std_ulogic;
            mod_dat_0 : OUT std_ulogic;
            mod_dat_1 : OUT std_ulogic;
            mod_dat_2 : OUT std_ulogic;
            mod_dat_3 : OUT std_ulogic;
            dout_udb_0 : OUT std_ulogic;
            dout_udb_1 : OUT std_ulogic;
            dout_udb_2 : OUT std_ulogic;
            dout_udb_3 : OUT std_ulogic;
            dout_udb_4 : OUT std_ulogic;
            dout_udb_5 : OUT std_ulogic;
            dout_udb_6 : OUT std_ulogic;
            dout_udb_7 : OUT std_ulogic;
            extclk_cp_udb : IN std_ulogic;
            clk_udb : IN std_ulogic);
    END COMPONENT;
    COMPONENT interrupt
        PORT (
            interrupt : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT iocell
        PORT (
            oe : IN std_ulogic;
            fb : OUT std_ulogic;
            pa_out : OUT std_ulogic;
            pin_input : IN std_ulogic;
            pad_in : IN std_ulogic;
            pad_out : OUT std_ulogic;
            oe_reg : OUT std_ulogic;
            oe_internal : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT logicalport
        PORT (
            interrupt : OUT std_ulogic;
            precharge : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT macrocell
        PORT (
            main_0 : IN std_ulogic;
            main_1 : IN std_ulogic;
            main_2 : IN std_ulogic;
            main_3 : IN std_ulogic;
            main_4 : IN std_ulogic;
            main_5 : IN std_ulogic;
            main_6 : IN std_ulogic;
            main_7 : IN std_ulogic;
            main_8 : IN std_ulogic;
            main_9 : IN std_ulogic;
            main_10 : IN std_ulogic;
            main_11 : IN std_ulogic;
            ar_0 : IN std_ulogic;
            ap_0 : IN std_ulogic;
            clock_0 : IN std_ulogic;
            clk_en : IN std_ulogic;
            cin : IN std_ulogic;
            cpt0_0 : IN std_ulogic;
            cpt0_1 : IN std_ulogic;
            cpt0_2 : IN std_ulogic;
            cpt0_3 : IN std_ulogic;
            cpt0_4 : IN std_ulogic;
            cpt0_5 : IN std_ulogic;
            cpt0_6 : IN std_ulogic;
            cpt0_7 : IN std_ulogic;
            cpt0_8 : IN std_ulogic;
            cpt0_9 : IN std_ulogic;
            cpt0_10 : IN std_ulogic;
            cpt0_11 : IN std_ulogic;
            cpt1_0 : IN std_ulogic;
            cpt1_1 : IN std_ulogic;
            cpt1_2 : IN std_ulogic;
            cpt1_3 : IN std_ulogic;
            cpt1_4 : IN std_ulogic;
            cpt1_5 : IN std_ulogic;
            cpt1_6 : IN std_ulogic;
            cpt1_7 : IN std_ulogic;
            cpt1_8 : IN std_ulogic;
            cpt1_9 : IN std_ulogic;
            cpt1_10 : IN std_ulogic;
            cpt1_11 : IN std_ulogic;
            cout : OUT std_ulogic;
            q : OUT std_ulogic;
            q_fixed : OUT std_ulogic);
    END COMPONENT;
    COMPONENT statusicell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            interrupt : OUT std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    COMPONENT timercell
        PORT (
            clock : IN std_ulogic;
            kill : IN std_ulogic;
            enable : IN std_ulogic;
            capture : IN std_ulogic;
            timer_reset : IN std_ulogic;
            tc : OUT std_ulogic;
            cmp : OUT std_ulogic;
            irq : OUT std_ulogic);
    END COMPONENT;
BEGIN

    ClockBlock:clockblockcell
        PORT MAP(
            imo => ClockBlock_IMO,
            pllout => ClockBlock_PLL_OUT,
            ilo => ClockBlock_ILO,
            clk_100k => ClockBlock_100k,
            clk_1k => ClockBlock_1k,
            clk_32k => ClockBlock_32k,
            xtal => ClockBlock_XTAL,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ,
            clk_sync => ClockBlock_MASTER_CLK,
            clk_bus_glb => ClockBlock_BUS_CLK,
            clk_bus => ClockBlock_BUS_CLK_local,
            dsi_clkin_div => open,
            dsi_glb_div => open,
            dclk_glb_0 => \ADC_DELSIG:Net_93\,
            dclk_0 => \ADC_DELSIG:Net_93_local\,
            dclk_glb_1 => \SPIM_IMU:Net_276\,
            dclk_1 => \SPIM_IMU:Net_276_local\,
            dclk_glb_2 => \SPIM_EEPROM:Net_276\,
            dclk_2 => \SPIM_EEPROM:Net_276_local\,
            dclk_glb_3 => \UART:Net_9\,
            dclk_3 => \UART:Net_9_local\,
            aclk_glb_0 => \ADC_DELSIG:Net_488\,
            aclk_0 => \ADC_DELSIG:Net_488_local\,
            clk_a_dig_glb_0 => \ADC_DELSIG:Net_488_adig\,
            clk_a_dig_0 => \ADC_DELSIG:Net_488_adig_local\,
            dclk_glb_4 => Net_18733,
            dclk_4 => Net_18733_local,
            dclk_glb_5 => Net_29105,
            dclk_5 => Net_29105_local,
            dclk_glb_6 => Net_27453,
            dclk_6 => Net_27453_local,
            dclk_glb_7 => Net_29047,
            dclk_7 => Net_29047_local,
            aclk_glb_ff_0 => \ClockBlock.aclk_glb_ff_0__sig\,
            dclk_glb_ff_6 => \ClockBlock.dclk_glb_ff_6__sig\,
            dclk_glb_ff_7 => \ClockBlock.dclk_glb_ff_7__sig\);

    GREEN_PIN:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "98012a64-82d4-425a-8ac5-6703c96dc3d9",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    GREEN_PIN(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "GREEN_PIN",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => GREEN_PIN(0)__PA,
            oe => open,
            pin_input => Net_18163,
            pad_out => GREEN_PIN(0)_PAD,
            pad_in => GREEN_PIN(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RED_PIN:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "e851a3b9-efb8-48be-bbb8-b303b216c393",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    RED_PIN(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RED_PIN",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => RED_PIN(0)__PA,
            oe => open,
            pin_input => Net_29290,
            pad_out => RED_PIN(0)_PAD,
            pad_in => RED_PIN(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    BLUE_PIN:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "b8a23720-2d2c-4d66-ac61-d3fcd0077017",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    BLUE_PIN(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "BLUE_PIN",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => BLUE_PIN(0)__PA,
            oe => open,
            pin_input => Net_18727,
            pad_out => BLUE_PIN(0)_PAD,
            pad_in => BLUE_PIN(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    BUTTON_PIN:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    BUTTON_PIN(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "BUTTON_PIN",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => BUTTON_PIN(0)__PA,
            oe => open,
            fb => Net_20798,
            pad_in => BUTTON_PIN(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    MISO_IMU:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "1425177d-0d0e-4468-8bcc-e638e5509a9b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    MISO_IMU(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MISO_IMU",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => MISO_IMU(0)__PA,
            oe => open,
            fb => Net_19,
            pad_in => MISO_IMU(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    MOSI_IMU:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "8593873b-05de-4935-8f7b-25fff2c6e2ef",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    MOSI_IMU(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MOSI_IMU",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => MOSI_IMU(0)__PA,
            oe => open,
            pin_input => Net_29024,
            pad_out => MOSI_IMU(0)_PAD,
            pad_in => MOSI_IMU(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SCLK_IMU:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "83b2fde2-60ad-45b6-9e5c-cb3baa6e3f9a",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    SCLK_IMU(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SCLK_IMU",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SCLK_IMU(0)__PA,
            oe => open,
            pin_input => Net_25,
            pad_out => SCLK_IMU(0)_PAD,
            pad_in => SCLK_IMU(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    ONBOARD_LED:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "8f8e3cfd-20af-4025-a72e-9dcbdf102978",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    ONBOARD_LED(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "ONBOARD_LED",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => ONBOARD_LED(0)__PA,
            oe => open,
            pin_input => Net_19647,
            pad_out => ONBOARD_LED(0)_PAD,
            pad_in => ONBOARD_LED(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    CS_IMU:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "c896bc4f-d4bc-406a-9944-0b6604077baa",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    CS_IMU(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "CS_IMU",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => CS_IMU(0)__PA,
            oe => open,
            pad_in => CS_IMU(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    INT1_PIN:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "1e8f3809-4130-40e1-928b-ee53571285a0",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    INT1_PIN(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "INT1_PIN",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => INT1_PIN(0)__PA,
            oe => open,
            fb => Net_29010,
            pad_in => INT1_PIN(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    MOSI_EEPROM:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "58d8acf9-4d16-44f5-b162-862d3d98707a",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    MOSI_EEPROM(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MOSI_EEPROM",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => MOSI_EEPROM(0)__PA,
            oe => open,
            pin_input => Net_29030,
            pad_out => MOSI_EEPROM(0)_PAD,
            pad_in => MOSI_EEPROM(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SCLK_EEPROM:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "9db10e9e-28ff-4446-94f7-c180455b4e98",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    SCLK_EEPROM(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SCLK_EEPROM",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SCLK_EEPROM(0)__PA,
            oe => open,
            pin_input => Net_29029,
            pad_out => SCLK_EEPROM(0)_PAD,
            pad_in => SCLK_EEPROM(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    CS_EEPROM:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "4614d3f7-1f0c-4a1e-be6f-3f3ec4d3b0fe",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    CS_EEPROM(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "CS_EEPROM",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => CS_EEPROM(0)__PA,
            oe => open,
            pad_in => CS_EEPROM(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    MISO_EEPROM:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "d2e1f642-0f63-4c1a-9e15-f0da124a6023",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    MISO_EEPROM(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MISO_EEPROM",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => MISO_EEPROM(0)__PA,
            oe => open,
            fb => Net_29007,
            pad_in => MISO_EEPROM(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    TX_PIN:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "6504d8e0-fb7b-483b-80ce-c18f6d19679c",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    TX_PIN(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "TX_PIN",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => TX_PIN(0)__PA,
            oe => open,
            pin_input => Net_29033,
            pad_out => TX_PIN(0)_PAD,
            pad_in => TX_PIN(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RX_PIN:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "1332f3e8-86ac-406c-8d3d-641744e01d65",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    RX_PIN(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RX_PIN",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => RX_PIN(0)__PA,
            oe => open,
            fb => Net_29038,
            pad_in => RX_PIN(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    POT_PIN:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "77715107-f8d5-47e5-a629-0fb83101ac6b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    POT_PIN(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "POT_PIN",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => POT_PIN(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \PWM_RG:PWMUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \PWM_RG:PWMUDB:status_2\,
            main_0 => \PWM_RG:PWMUDB:runmode_enable\,
            main_1 => \PWM_RG:PWMUDB:tc_i\);

    \PWM_B:PWMUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \PWM_B:PWMUDB:status_2\,
            main_0 => \PWM_B:PWMUDB:runmode_enable\,
            main_1 => \PWM_B:PWMUDB:tc_i\);

    Net_24015:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_24015,
            main_0 => Net_23914);

    \CLICK_TIMER:TimerUDB:run_mode\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \CLICK_TIMER:TimerUDB:run_mode\,
            main_0 => Net_23914,
            main_1 => \CLICK_TIMER:TimerUDB:control_7\);

    \CLICK_TIMER:TimerUDB:status_tc\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \CLICK_TIMER:TimerUDB:status_tc\,
            main_0 => Net_23914,
            main_1 => \CLICK_TIMER:TimerUDB:control_7\,
            main_2 => \CLICK_TIMER:TimerUDB:per_zero\);

    \SPIM_IMU:BSPIM:load_rx_data\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_IMU:BSPIM:load_rx_data\,
            main_0 => \SPIM_IMU:BSPIM:count_4\,
            main_1 => \SPIM_IMU:BSPIM:count_3\,
            main_2 => \SPIM_IMU:BSPIM:count_2\,
            main_3 => \SPIM_IMU:BSPIM:count_1\,
            main_4 => \SPIM_IMU:BSPIM:count_0\);

    \SPIM_IMU:BSPIM:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_IMU:BSPIM:tx_status_0\,
            main_0 => \SPIM_IMU:BSPIM:state_2\,
            main_1 => \SPIM_IMU:BSPIM:state_1\,
            main_2 => \SPIM_IMU:BSPIM:state_0\);

    \SPIM_IMU:BSPIM:tx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_IMU:BSPIM:tx_status_4\,
            main_0 => \SPIM_IMU:BSPIM:state_2\,
            main_1 => \SPIM_IMU:BSPIM:state_1\,
            main_2 => \SPIM_IMU:BSPIM:state_0\);

    \SPIM_IMU:BSPIM:rx_status_6\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_IMU:BSPIM:rx_status_6\,
            main_0 => \SPIM_IMU:BSPIM:count_4\,
            main_1 => \SPIM_IMU:BSPIM:count_3\,
            main_2 => \SPIM_IMU:BSPIM:count_2\,
            main_3 => \SPIM_IMU:BSPIM:count_1\,
            main_4 => \SPIM_IMU:BSPIM:count_0\,
            main_5 => \SPIM_IMU:BSPIM:rx_status_4\);

    \PWM_NOTIFY:PWMUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \PWM_NOTIFY:PWMUDB:status_2\,
            main_0 => \PWM_NOTIFY:PWMUDB:runmode_enable\,
            main_1 => \PWM_NOTIFY:PWMUDB:tc_i\);

    Net_17855:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_17855,
            main_0 => Net_17852);

    \SPIM_EEPROM:BSPIM:load_rx_data\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_EEPROM:BSPIM:load_rx_data\,
            main_0 => \SPIM_EEPROM:BSPIM:count_4\,
            main_1 => \SPIM_EEPROM:BSPIM:count_3\,
            main_2 => \SPIM_EEPROM:BSPIM:count_2\,
            main_3 => \SPIM_EEPROM:BSPIM:count_1\,
            main_4 => \SPIM_EEPROM:BSPIM:count_0\);

    \SPIM_EEPROM:BSPIM:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_EEPROM:BSPIM:tx_status_0\,
            main_0 => \SPIM_EEPROM:BSPIM:state_2\,
            main_1 => \SPIM_EEPROM:BSPIM:state_1\,
            main_2 => \SPIM_EEPROM:BSPIM:state_0\);

    \SPIM_EEPROM:BSPIM:tx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_EEPROM:BSPIM:tx_status_4\,
            main_0 => \SPIM_EEPROM:BSPIM:state_2\,
            main_1 => \SPIM_EEPROM:BSPIM:state_1\,
            main_2 => \SPIM_EEPROM:BSPIM:state_0\);

    \SPIM_EEPROM:BSPIM:rx_status_6\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_EEPROM:BSPIM:rx_status_6\,
            main_0 => \SPIM_EEPROM:BSPIM:count_4\,
            main_1 => \SPIM_EEPROM:BSPIM:count_3\,
            main_2 => \SPIM_EEPROM:BSPIM:count_2\,
            main_3 => \SPIM_EEPROM:BSPIM:count_1\,
            main_4 => \SPIM_EEPROM:BSPIM:count_0\,
            main_5 => \SPIM_EEPROM:BSPIM:rx_status_4\);

    Net_29033:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_29033,
            main_0 => \UART:BUART:txn\);

    \UART:BUART:counter_load_not\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * !main_1 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:counter_load_not\,
            main_0 => \UART:BUART:tx_state_1\,
            main_1 => \UART:BUART:tx_state_0\,
            main_2 => \UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART:BUART:tx_state_2\);

    \UART:BUART:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:tx_status_0\,
            main_0 => \UART:BUART:tx_state_1\,
            main_1 => \UART:BUART:tx_state_0\,
            main_2 => \UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART:BUART:tx_fifo_empty\,
            main_4 => \UART:BUART:tx_state_2\);

    \UART:BUART:tx_status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:tx_status_2\,
            main_0 => \UART:BUART:tx_fifo_notfull\);

    \UART:BUART:rx_counter_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_counter_load\,
            main_0 => \UART:BUART:tx_ctrl_mark_last\,
            main_1 => \UART:BUART:rx_state_0\,
            main_2 => \UART:BUART:rx_state_3\,
            main_3 => \UART:BUART:rx_state_2\);

    \UART:BUART:rx_postpoll\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0) + (main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_postpoll\,
            main_0 => \UART:BUART:pollcount_1\,
            main_1 => Net_29038,
            main_2 => \UART:BUART:pollcount_0\);

    \UART:BUART:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_status_4\,
            main_0 => \UART:BUART:rx_load_fifo\,
            main_1 => \UART:BUART:rx_fifofull\);

    \UART:BUART:rx_status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_status_5\,
            main_0 => \UART:BUART:rx_fifonotempty\,
            main_1 => \UART:BUART:rx_state_stop1_reg\);

    __ONE__:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => __ONE__);

    \PWM_RG:PWMUDB:genblk1:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_18733,
            control_7 => \PWM_RG:PWMUDB:control_7\,
            control_6 => \PWM_RG:PWMUDB:control_6\,
            control_5 => \PWM_RG:PWMUDB:control_5\,
            control_4 => \PWM_RG:PWMUDB:control_4\,
            control_3 => \PWM_RG:PWMUDB:control_3\,
            control_2 => \PWM_RG:PWMUDB:control_2\,
            control_1 => \PWM_RG:PWMUDB:control_1\,
            control_0 => \PWM_RG:PWMUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \PWM_RG:PWMUDB:genblk8:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0100111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_18733,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \PWM_RG:PWMUDB:status_3\,
            status_2 => \PWM_RG:PWMUDB:status_2\,
            status_1 => \PWM_RG:PWMUDB:status_1\,
            status_0 => \PWM_RG:PWMUDB:status_0\);

    \PWM_RG:PWMUDB:sP8:pwmdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_18733,
            cs_addr_2 => \PWM_RG:PWMUDB:tc_i\,
            cs_addr_1 => \PWM_RG:PWMUDB:runmode_enable\,
            cl0_comb => \PWM_RG:PWMUDB:cmp1_less\,
            z0_comb => \PWM_RG:PWMUDB:tc_i\,
            cl1_comb => \PWM_RG:PWMUDB:cmp2_less\,
            f1_blk_stat_comb => \PWM_RG:PWMUDB:status_3\,
            busclk => ClockBlock_BUS_CLK);

    \PWM_B:PWMUDB:genblk1:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_18733,
            control_7 => \PWM_B:PWMUDB:control_7\,
            control_6 => \PWM_B:PWMUDB:control_6\,
            control_5 => \PWM_B:PWMUDB:control_5\,
            control_4 => \PWM_B:PWMUDB:control_4\,
            control_3 => \PWM_B:PWMUDB:control_3\,
            control_2 => \PWM_B:PWMUDB:control_2\,
            control_1 => \PWM_B:PWMUDB:control_1\,
            control_0 => \PWM_B:PWMUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \PWM_B:PWMUDB:genblk8:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0100111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_18733,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \PWM_B:PWMUDB:status_3\,
            status_2 => \PWM_B:PWMUDB:status_2\,
            status_1 => open,
            status_0 => \PWM_B:PWMUDB:status_0\);

    \PWM_B:PWMUDB:sP8:pwmdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_18733,
            cs_addr_2 => \PWM_B:PWMUDB:tc_i\,
            cs_addr_1 => \PWM_B:PWMUDB:runmode_enable\,
            cl0_comb => \PWM_B:PWMUDB:cmp1_less\,
            z0_comb => \PWM_B:PWMUDB:tc_i\,
            f1_blk_stat_comb => \PWM_B:PWMUDB:status_3\,
            busclk => ClockBlock_BUS_CLK);

    ISR_START:interrupt
        GENERIC MAP(
            int_type => "00",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_27404_1,
            clock => ClockBlock_BUS_CLK);

    \CLICK_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_27453,
            control_7 => \CLICK_TIMER:TimerUDB:control_7\,
            control_6 => \CLICK_TIMER:TimerUDB:control_6\,
            control_5 => \CLICK_TIMER:TimerUDB:control_5\,
            control_4 => \CLICK_TIMER:TimerUDB:control_4\,
            control_3 => \CLICK_TIMER:TimerUDB:control_3\,
            control_2 => \CLICK_TIMER:TimerUDB:control_2\,
            control_1 => \CLICK_TIMER:TimerUDB:control_1\,
            control_0 => \CLICK_TIMER:TimerUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \CLICK_TIMER:TimerUDB:rstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000011",
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '1')
        PORT MAP(
            reset => Net_23914,
            clock => Net_27453,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \CLICK_TIMER:TimerUDB:status_3\,
            status_2 => \CLICK_TIMER:TimerUDB:status_2\,
            status_1 => open,
            status_0 => \CLICK_TIMER:TimerUDB:status_tc\);

    \CLICK_TIMER:TimerUDB:sT8:timerdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_27453,
            cs_addr_2 => Net_24015,
            cs_addr_1 => \CLICK_TIMER:TimerUDB:run_mode\,
            cs_addr_0 => \CLICK_TIMER:TimerUDB:per_zero\,
            z0_comb => \CLICK_TIMER:TimerUDB:per_zero\,
            f0_bus_stat_comb => \CLICK_TIMER:TimerUDB:status_3\,
            f0_blk_stat_comb => \CLICK_TIMER:TimerUDB:status_2\,
            busclk => ClockBlock_BUS_CLK);

    \SPIM_IMU:RxInternalInterrupt\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_28607,
            clock => ClockBlock_BUS_CLK);

    \SPIM_IMU:BSPIM:BitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "0001111",
            cy_route_en => 1,
            cy_route_ld => 0,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \SPIM_IMU:Net_276\,
            load => open,
            enable => \SPIM_IMU:BSPIM:cnt_enable\,
            count_6 => \SPIM_IMU:BSPIM:count_6\,
            count_5 => \SPIM_IMU:BSPIM:count_5\,
            count_4 => \SPIM_IMU:BSPIM:count_4\,
            count_3 => \SPIM_IMU:BSPIM:count_3\,
            count_2 => \SPIM_IMU:BSPIM:count_2\,
            count_1 => \SPIM_IMU:BSPIM:count_1\,
            count_0 => \SPIM_IMU:BSPIM:count_0\,
            tc => \SPIM_IMU:BSPIM:cnt_tc\);

    \SPIM_IMU:BSPIM:TxStsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000000",
            cy_md_select => "0001001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \SPIM_IMU:Net_276\,
            status_6 => open,
            status_5 => open,
            status_4 => \SPIM_IMU:BSPIM:tx_status_4\,
            status_3 => \SPIM_IMU:BSPIM:load_rx_data\,
            status_2 => \SPIM_IMU:BSPIM:tx_status_2\,
            status_1 => \SPIM_IMU:BSPIM:tx_status_1\,
            status_0 => \SPIM_IMU:BSPIM:tx_status_0\,
            interrupt => Net_28609);

    \SPIM_IMU:BSPIM:RxStsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000000",
            cy_md_select => "1000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \SPIM_IMU:Net_276\,
            status_6 => \SPIM_IMU:BSPIM:rx_status_6\,
            status_5 => \SPIM_IMU:BSPIM:rx_status_5\,
            status_4 => \SPIM_IMU:BSPIM:rx_status_4\,
            status_3 => open,
            status_2 => open,
            status_1 => open,
            status_0 => open,
            interrupt => Net_28607);

    \SPIM_IMU:BSPIM:sR8:Dp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001100111100000000000000000100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \SPIM_IMU:Net_276\,
            cs_addr_2 => \SPIM_IMU:BSPIM:state_2\,
            cs_addr_1 => \SPIM_IMU:BSPIM:state_1\,
            cs_addr_0 => \SPIM_IMU:BSPIM:state_0\,
            route_si => Net_19,
            f1_load => \SPIM_IMU:BSPIM:load_rx_data\,
            so_comb => \SPIM_IMU:BSPIM:mosi_from_dp\,
            f0_bus_stat_comb => \SPIM_IMU:BSPIM:tx_status_2\,
            f0_blk_stat_comb => \SPIM_IMU:BSPIM:tx_status_1\,
            f1_bus_stat_comb => \SPIM_IMU:BSPIM:rx_status_5\,
            f1_blk_stat_comb => \SPIM_IMU:BSPIM:rx_status_4\,
            busclk => ClockBlock_BUS_CLK);

    \SPIM_IMU:TxInternalInterrupt\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_28609,
            clock => ClockBlock_BUS_CLK);

    \PWM_NOTIFY:PWMUDB:genblk1:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_29105,
            control_7 => \PWM_NOTIFY:PWMUDB:control_7\,
            control_6 => \PWM_NOTIFY:PWMUDB:control_6\,
            control_5 => \PWM_NOTIFY:PWMUDB:control_5\,
            control_4 => \PWM_NOTIFY:PWMUDB:control_4\,
            control_3 => \PWM_NOTIFY:PWMUDB:control_3\,
            control_2 => \PWM_NOTIFY:PWMUDB:control_2\,
            control_1 => \PWM_NOTIFY:PWMUDB:control_1\,
            control_0 => \PWM_NOTIFY:PWMUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \PWM_NOTIFY:PWMUDB:genblk8:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0100111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_29105,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \PWM_NOTIFY:PWMUDB:status_3\,
            status_2 => \PWM_NOTIFY:PWMUDB:status_2\,
            status_1 => open,
            status_0 => \PWM_NOTIFY:PWMUDB:status_0\);

    \PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_29105,
            cs_addr_2 => \PWM_NOTIFY:PWMUDB:tc_i\,
            cs_addr_1 => \PWM_NOTIFY:PWMUDB:runmode_enable\,
            cl0_comb => \PWM_NOTIFY:PWMUDB:cmp1_less\,
            z0_comb => \PWM_NOTIFY:PWMUDB:tc_i\,
            f1_blk_stat_comb => \PWM_NOTIFY:PWMUDB:status_3\,
            busclk => ClockBlock_BUS_CLK);

    \BUTTON_TIMER:TimerHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.dclk_glb_ff_6__sig\,
            kill => open,
            enable => Net_17855,
            capture => open,
            timer_reset => Net_17852,
            tc => Net_24673,
            cmp => \BUTTON_TIMER:Net_261\,
            irq => \BUTTON_TIMER:Net_57\);

    ISR_CONFIG:interrupt
        GENERIC MAP(
            int_type => "00",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_24673,
            clock => ClockBlock_BUS_CLK);

    ISR_IMU:interrupt
        GENERIC MAP(
            int_type => "00",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_29010,
            clock => ClockBlock_BUS_CLK);

    \SPIM_EEPROM:RxInternalInterrupt\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_29009,
            clock => ClockBlock_BUS_CLK);

    \SPIM_EEPROM:BSPIM:BitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "0001111",
            cy_route_en => 1,
            cy_route_ld => 0,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \SPIM_EEPROM:Net_276\,
            load => open,
            enable => \SPIM_EEPROM:BSPIM:cnt_enable\,
            count_6 => \SPIM_EEPROM:BSPIM:count_6\,
            count_5 => \SPIM_EEPROM:BSPIM:count_5\,
            count_4 => \SPIM_EEPROM:BSPIM:count_4\,
            count_3 => \SPIM_EEPROM:BSPIM:count_3\,
            count_2 => \SPIM_EEPROM:BSPIM:count_2\,
            count_1 => \SPIM_EEPROM:BSPIM:count_1\,
            count_0 => \SPIM_EEPROM:BSPIM:count_0\,
            tc => \SPIM_EEPROM:BSPIM:cnt_tc\);

    \SPIM_EEPROM:BSPIM:TxStsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000000",
            cy_md_select => "0001001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \SPIM_EEPROM:Net_276\,
            status_6 => open,
            status_5 => open,
            status_4 => \SPIM_EEPROM:BSPIM:tx_status_4\,
            status_3 => \SPIM_EEPROM:BSPIM:load_rx_data\,
            status_2 => \SPIM_EEPROM:BSPIM:tx_status_2\,
            status_1 => \SPIM_EEPROM:BSPIM:tx_status_1\,
            status_0 => \SPIM_EEPROM:BSPIM:tx_status_0\,
            interrupt => Net_28999);

    \SPIM_EEPROM:BSPIM:RxStsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000000",
            cy_md_select => "1000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \SPIM_EEPROM:Net_276\,
            status_6 => \SPIM_EEPROM:BSPIM:rx_status_6\,
            status_5 => \SPIM_EEPROM:BSPIM:rx_status_5\,
            status_4 => \SPIM_EEPROM:BSPIM:rx_status_4\,
            status_3 => open,
            status_2 => open,
            status_1 => open,
            status_0 => open,
            interrupt => Net_29009);

    \SPIM_EEPROM:BSPIM:sR8:Dp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \SPIM_EEPROM:Net_276\,
            cs_addr_2 => \SPIM_EEPROM:BSPIM:state_2\,
            cs_addr_1 => \SPIM_EEPROM:BSPIM:state_1\,
            cs_addr_0 => \SPIM_EEPROM:BSPIM:state_0\,
            route_si => Net_29007,
            f1_load => \SPIM_EEPROM:BSPIM:load_rx_data\,
            so_comb => \SPIM_EEPROM:BSPIM:mosi_from_dp\,
            f0_bus_stat_comb => \SPIM_EEPROM:BSPIM:tx_status_2\,
            f0_blk_stat_comb => \SPIM_EEPROM:BSPIM:tx_status_1\,
            f1_bus_stat_comb => \SPIM_EEPROM:BSPIM:rx_status_5\,
            f1_blk_stat_comb => \SPIM_EEPROM:BSPIM:rx_status_4\,
            busclk => ClockBlock_BUS_CLK);

    \SPIM_EEPROM:TxInternalInterrupt\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_28999,
            clock => ClockBlock_BUS_CLK);

    \UART:BUART:sTX:TxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART:Net_9\,
            cs_addr_2 => \UART:BUART:tx_state_1\,
            cs_addr_1 => \UART:BUART:tx_state_0\,
            cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\,
            so_comb => \UART:BUART:tx_shift_out\,
            f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\,
            f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\,
            busclk => ClockBlock_BUS_CLK);

    \UART:BUART:sTX:sCLOCK:TxBitClkGen\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART:Net_9\,
            cs_addr_0 => \UART:BUART:counter_load_not\,
            ce0_reg => \UART:BUART:tx_bitclk_enable_pre\,
            ce1_reg => \UART:BUART:tx_counter_dp\,
            busclk => ClockBlock_BUS_CLK);

    \UART:BUART:sTX:TxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART:Net_9\,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \UART:BUART:tx_fifo_notfull\,
            status_2 => \UART:BUART:tx_status_2\,
            status_1 => \UART:BUART:tx_fifo_empty\,
            status_0 => \UART:BUART:tx_status_0\);

    \UART:BUART:sRX:RxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART:Net_9\,
            cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\,
            cs_addr_1 => \UART:BUART:rx_state_0\,
            cs_addr_0 => \UART:BUART:rx_bitclk_enable\,
            route_si => \UART:BUART:rx_postpoll\,
            f0_load => \UART:BUART:rx_load_fifo\,
            f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\,
            f0_blk_stat_comb => \UART:BUART:rx_fifofull\,
            busclk => ClockBlock_BUS_CLK);

    \UART:BUART:sRX:RxBitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1110010",
            cy_route_en => 1,
            cy_route_ld => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \UART:Net_9\,
            reset => open,
            load => \UART:BUART:rx_counter_load\,
            enable => open,
            count_6 => \UART:BUART:rx_count_6\,
            count_5 => \UART:BUART:rx_count_5\,
            count_4 => \UART:BUART:rx_count_4\,
            count_3 => \UART:BUART:rx_count_3\,
            count_2 => \UART:BUART:rx_count_2\,
            count_1 => \UART:BUART:rx_count_1\,
            count_0 => \UART:BUART:rx_count_0\,
            tc => \UART:BUART:rx_count7_tc\);

    \UART:BUART:sRX:RxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART:Net_9\,
            status_6 => open,
            status_5 => \UART:BUART:rx_status_5\,
            status_4 => \UART:BUART:rx_status_4\,
            status_3 => \UART:BUART:rx_status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => open);

    \MAIN_TIMER:TimerHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.dclk_glb_ff_7__sig\,
            kill => open,
            enable => __ONE__,
            capture => open,
            timer_reset => open,
            tc => \MAIN_TIMER:Net_51\,
            cmp => \MAIN_TIMER:Net_261\,
            irq => \MAIN_TIMER:Net_57\);

    \ADC_DELSIG:DSM\:dsmodcell
        GENERIC MAP(
            cy_registers => "",
            resolution => 8)
        PORT MAP(
            aclock => \ClockBlock.aclk_glb_ff_0__sig\,
            modbitin_udb => open,
            reset_udb => open,
            reset_dec => \ADC_DELSIG:mod_reset\,
            extclk_cp_udb => \ADC_DELSIG:Net_93_local\,
            dec_clock => \ADC_DELSIG:aclock\,
            mod_dat_3 => \ADC_DELSIG:mod_dat_3\,
            mod_dat_2 => \ADC_DELSIG:mod_dat_2\,
            mod_dat_1 => \ADC_DELSIG:mod_dat_1\,
            mod_dat_0 => \ADC_DELSIG:mod_dat_0\,
            dout_udb_7 => \ADC_DELSIG:Net_245_7\,
            dout_udb_6 => \ADC_DELSIG:Net_245_6\,
            dout_udb_5 => \ADC_DELSIG:Net_245_5\,
            dout_udb_4 => \ADC_DELSIG:Net_245_4\,
            dout_udb_3 => \ADC_DELSIG:Net_245_3\,
            dout_udb_2 => \ADC_DELSIG:Net_245_2\,
            dout_udb_1 => \ADC_DELSIG:Net_245_1\,
            dout_udb_0 => \ADC_DELSIG:Net_245_0\);

    \ADC_DELSIG:IRQ\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_29101,
            clock => ClockBlock_BUS_CLK);

    \ADC_DELSIG:DEC\:decimatorcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            aclock => \ADC_DELSIG:aclock\,
            mod_dat_3 => \ADC_DELSIG:mod_dat_3\,
            mod_dat_2 => \ADC_DELSIG:mod_dat_2\,
            mod_dat_1 => \ADC_DELSIG:mod_dat_1\,
            mod_dat_0 => \ADC_DELSIG:mod_dat_0\,
            ext_start => __ONE__,
            modrst => \ADC_DELSIG:mod_reset\,
            interrupt => Net_29101);

    \PWM_RG:PWMUDB:runmode_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PWM_RG:PWMUDB:runmode_enable\,
            clock_0 => Net_18733,
            main_0 => \PWM_RG:PWMUDB:control_7\);

    \PWM_RG:PWMUDB:prevCompare1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PWM_RG:PWMUDB:prevCompare1\,
            clock_0 => Net_18733,
            main_0 => \PWM_RG:PWMUDB:cmp1_less\);

    \PWM_RG:PWMUDB:prevCompare2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PWM_RG:PWMUDB:prevCompare2\,
            clock_0 => Net_18733,
            main_0 => \PWM_RG:PWMUDB:cmp2_less\);

    \PWM_RG:PWMUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PWM_RG:PWMUDB:status_0\,
            clock_0 => Net_18733,
            main_0 => \PWM_RG:PWMUDB:prevCompare1\,
            main_1 => \PWM_RG:PWMUDB:cmp1_less\);

    \PWM_RG:PWMUDB:status_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PWM_RG:PWMUDB:status_1\,
            clock_0 => Net_18733,
            main_0 => \PWM_RG:PWMUDB:prevCompare2\,
            main_1 => \PWM_RG:PWMUDB:cmp2_less\);

    Net_29290:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_29290,
            clock_0 => Net_18733,
            main_0 => \PWM_RG:PWMUDB:runmode_enable\,
            main_1 => \PWM_RG:PWMUDB:cmp1_less\);

    Net_18163:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_18163,
            clock_0 => Net_18733,
            main_0 => \PWM_RG:PWMUDB:runmode_enable\,
            main_1 => \PWM_RG:PWMUDB:cmp2_less\);

    \PWM_B:PWMUDB:runmode_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PWM_B:PWMUDB:runmode_enable\,
            clock_0 => Net_18733,
            main_0 => \PWM_B:PWMUDB:control_7\);

    \PWM_B:PWMUDB:prevCompare1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PWM_B:PWMUDB:prevCompare1\,
            clock_0 => Net_18733,
            main_0 => \PWM_B:PWMUDB:cmp1_less\);

    \PWM_B:PWMUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PWM_B:PWMUDB:status_0\,
            clock_0 => Net_18733,
            main_0 => \PWM_B:PWMUDB:prevCompare1\,
            main_1 => \PWM_B:PWMUDB:cmp1_less\);

    Net_18727:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_18727,
            clock_0 => Net_18733,
            main_0 => \PWM_B:PWMUDB:runmode_enable\,
            main_1 => \PWM_B:PWMUDB:cmp1_less\);

    Net_27404_1:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_27404_1,
            clock_0 => Net_27453,
            main_0 => Net_27404_1,
            main_1 => Net_27392,
            main_2 => Net_27404_0,
            main_3 => Net_24140);

    Net_17852:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_17852,
            clock_0 => Net_27453,
            main_0 => Net_20798);

    \DEBOUNCER:DEBOUNCER[0]:d_sync_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \DEBOUNCER:DEBOUNCER[0]:d_sync_1\,
            clock_0 => Net_27453,
            main_0 => Net_17852);

    Net_27392:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_27392,
            clock_0 => Net_27453,
            main_0 => \DEBOUNCER:DEBOUNCER[0]:d_sync_1\,
            main_1 => Net_17852);

    Net_27404_0:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * main_1 * !main_2 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_27404_0,
            clock_0 => Net_27453,
            main_0 => Net_27404_1,
            main_1 => Net_27392,
            main_2 => Net_27404_0,
            main_3 => Net_24140);

    Net_24140:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_24140,
            clock_0 => Net_27453,
            main_0 => Net_23914,
            main_1 => \CLICK_TIMER:TimerUDB:control_7\,
            main_2 => \CLICK_TIMER:TimerUDB:per_zero\);

    Net_25:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_25,
            clock_0 => \SPIM_IMU:Net_276\,
            main_0 => \SPIM_IMU:BSPIM:state_2\,
            main_1 => \SPIM_IMU:BSPIM:state_1\,
            main_2 => \SPIM_IMU:BSPIM:state_0\);

    Net_29024:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_3) + (main_0 * main_1 * !main_2 * !main_3) + (!main_1 * main_2 * !main_3 * main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_29024,
            clock_0 => \SPIM_IMU:Net_276\,
            main_0 => Net_29024,
            main_1 => \SPIM_IMU:BSPIM:state_2\,
            main_2 => \SPIM_IMU:BSPIM:state_1\,
            main_3 => \SPIM_IMU:BSPIM:state_0\,
            main_4 => \SPIM_IMU:BSPIM:mosi_from_dp\);

    \SPIM_IMU:BSPIM:state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6 * !main_7 * !main_8) + (!main_0 * main_1 * main_2 * !main_3 * !main_4 * !main_5 * !main_6 * main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_IMU:BSPIM:state_2\,
            clock_0 => \SPIM_IMU:Net_276\,
            main_0 => \SPIM_IMU:BSPIM:state_2\,
            main_1 => \SPIM_IMU:BSPIM:state_1\,
            main_2 => \SPIM_IMU:BSPIM:state_0\,
            main_3 => \SPIM_IMU:BSPIM:count_4\,
            main_4 => \SPIM_IMU:BSPIM:count_3\,
            main_5 => \SPIM_IMU:BSPIM:count_2\,
            main_6 => \SPIM_IMU:BSPIM:count_1\,
            main_7 => \SPIM_IMU:BSPIM:count_0\,
            main_8 => \SPIM_IMU:BSPIM:tx_status_1\);

    \SPIM_IMU:BSPIM:state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2) + (!main_0 * !main_2 * !main_3 * !main_4 * !main_5 * main_6 * !main_7 * !main_8) + (main_0 * main_1) + (main_0 * main_2) + (main_1 * main_2 * !main_3 * !main_4 * !main_5 * !main_6 * main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_IMU:BSPIM:state_1\,
            clock_0 => \SPIM_IMU:Net_276\,
            main_0 => \SPIM_IMU:BSPIM:state_2\,
            main_1 => \SPIM_IMU:BSPIM:state_1\,
            main_2 => \SPIM_IMU:BSPIM:state_0\,
            main_3 => \SPIM_IMU:BSPIM:count_4\,
            main_4 => \SPIM_IMU:BSPIM:count_3\,
            main_5 => \SPIM_IMU:BSPIM:count_2\,
            main_6 => \SPIM_IMU:BSPIM:count_1\,
            main_7 => \SPIM_IMU:BSPIM:count_0\,
            main_8 => \SPIM_IMU:BSPIM:tx_status_1\);

    \SPIM_IMU:BSPIM:state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3 * !main_4 * !main_5 * !main_6 * main_7) + (main_0 * !main_2) + (!main_1 * !main_2 * main_8) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6 * !main_7 * !main_8)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_IMU:BSPIM:state_0\,
            clock_0 => \SPIM_IMU:Net_276\,
            main_0 => \SPIM_IMU:BSPIM:state_2\,
            main_1 => \SPIM_IMU:BSPIM:state_1\,
            main_2 => \SPIM_IMU:BSPIM:state_0\,
            main_3 => \SPIM_IMU:BSPIM:count_4\,
            main_4 => \SPIM_IMU:BSPIM:count_3\,
            main_5 => \SPIM_IMU:BSPIM:count_2\,
            main_6 => \SPIM_IMU:BSPIM:count_1\,
            main_7 => \SPIM_IMU:BSPIM:count_0\,
            main_8 => \SPIM_IMU:BSPIM:tx_status_1\);

    Net_28604:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * main_1 * !main_3) + (main_0 * !main_1 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_28604,
            clock_0 => \SPIM_IMU:Net_276\,
            main_0 => \SPIM_IMU:BSPIM:state_2\,
            main_1 => \SPIM_IMU:BSPIM:state_1\,
            main_2 => \SPIM_IMU:BSPIM:state_0\,
            main_3 => Net_28604);

    \SPIM_IMU:BSPIM:load_cond\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * main_8) + (main_0 * !main_1 * !main_2 * !main_8) + (main_1 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * main_8) + (main_2 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * main_8)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_IMU:BSPIM:load_cond\,
            clock_0 => \SPIM_IMU:Net_276\,
            main_0 => \SPIM_IMU:BSPIM:state_2\,
            main_1 => \SPIM_IMU:BSPIM:state_1\,
            main_2 => \SPIM_IMU:BSPIM:state_0\,
            main_3 => \SPIM_IMU:BSPIM:count_4\,
            main_4 => \SPIM_IMU:BSPIM:count_3\,
            main_5 => \SPIM_IMU:BSPIM:count_2\,
            main_6 => \SPIM_IMU:BSPIM:count_1\,
            main_7 => \SPIM_IMU:BSPIM:count_0\,
            main_8 => \SPIM_IMU:BSPIM:load_cond\);

    \SPIM_IMU:BSPIM:cnt_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_8) + (!main_0 * !main_1 * main_2 * !main_8) + (main_0 * main_1 * main_8) + (main_0 * main_2 * main_8) + (main_1 * main_2 * !main_3 * !main_4 * !main_5 * !main_6 * main_7 * main_8)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_IMU:BSPIM:cnt_enable\,
            clock_0 => \SPIM_IMU:Net_276\,
            main_0 => \SPIM_IMU:BSPIM:state_2\,
            main_1 => \SPIM_IMU:BSPIM:state_1\,
            main_2 => \SPIM_IMU:BSPIM:state_0\,
            main_3 => \SPIM_IMU:BSPIM:count_4\,
            main_4 => \SPIM_IMU:BSPIM:count_3\,
            main_5 => \SPIM_IMU:BSPIM:count_2\,
            main_6 => \SPIM_IMU:BSPIM:count_1\,
            main_7 => \SPIM_IMU:BSPIM:count_0\,
            main_8 => \SPIM_IMU:BSPIM:cnt_enable\);

    \PWM_NOTIFY:PWMUDB:runmode_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PWM_NOTIFY:PWMUDB:runmode_enable\,
            clock_0 => Net_29105,
            main_0 => \PWM_NOTIFY:PWMUDB:control_7\);

    \PWM_NOTIFY:PWMUDB:prevCompare1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PWM_NOTIFY:PWMUDB:prevCompare1\,
            clock_0 => Net_29105,
            main_0 => \PWM_NOTIFY:PWMUDB:cmp1_less\);

    \PWM_NOTIFY:PWMUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PWM_NOTIFY:PWMUDB:status_0\,
            clock_0 => Net_29105,
            main_0 => \PWM_NOTIFY:PWMUDB:prevCompare1\,
            main_1 => \PWM_NOTIFY:PWMUDB:cmp1_less\);

    Net_19647:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_19647,
            clock_0 => Net_29105,
            main_0 => \PWM_NOTIFY:PWMUDB:runmode_enable\,
            main_1 => \PWM_NOTIFY:PWMUDB:cmp1_less\);

    Net_23914:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_3) + (!main_0 * main_2 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_23914,
            clock_0 => Net_27453,
            main_0 => Net_27404_1,
            main_1 => Net_23914,
            main_2 => Net_27404_0,
            main_3 => Net_24140);

    Net_29030:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3) + (!main_1 * !main_2 * !main_3) + (!main_1 * !main_3 * !main_5 * !main_6 * !main_7 * main_8 * !main_9 * !main_10) + (main_1 * !main_2 * main_3) + (main_1 * main_2 * !main_3) + (main_1 * !main_4) + (!main_3 * !main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_29030,
            clock_0 => \SPIM_EEPROM:Net_276\,
            main_0 => Net_29030,
            main_1 => \SPIM_EEPROM:BSPIM:state_2\,
            main_2 => \SPIM_EEPROM:BSPIM:state_1\,
            main_3 => \SPIM_EEPROM:BSPIM:state_0\,
            main_4 => \SPIM_EEPROM:BSPIM:mosi_from_dp\,
            main_5 => \SPIM_EEPROM:BSPIM:count_4\,
            main_6 => \SPIM_EEPROM:BSPIM:count_3\,
            main_7 => \SPIM_EEPROM:BSPIM:count_2\,
            main_8 => \SPIM_EEPROM:BSPIM:count_1\,
            main_9 => \SPIM_EEPROM:BSPIM:count_0\,
            main_10 => \SPIM_EEPROM:BSPIM:ld_ident\);

    \SPIM_EEPROM:BSPIM:state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6 * !main_7 * !main_9) + (!main_0 * main_2 * !main_3 * !main_4 * main_5 * !main_6 * main_7 * !main_8)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_EEPROM:BSPIM:state_2\,
            clock_0 => \SPIM_EEPROM:Net_276\,
            main_0 => \SPIM_EEPROM:BSPIM:state_2\,
            main_1 => \SPIM_EEPROM:BSPIM:state_1\,
            main_2 => \SPIM_EEPROM:BSPIM:state_0\,
            main_3 => \SPIM_EEPROM:BSPIM:count_4\,
            main_4 => \SPIM_EEPROM:BSPIM:count_3\,
            main_5 => \SPIM_EEPROM:BSPIM:count_2\,
            main_6 => \SPIM_EEPROM:BSPIM:count_1\,
            main_7 => \SPIM_EEPROM:BSPIM:count_0\,
            main_8 => \SPIM_EEPROM:BSPIM:tx_status_1\,
            main_9 => \SPIM_EEPROM:BSPIM:ld_ident\);

    \SPIM_EEPROM:BSPIM:state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * main_2 * !main_3 * !main_4 * main_5 * !main_6 * main_7 * !main_8) + (main_0 * !main_2) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6 * !main_7 * !main_9)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_EEPROM:BSPIM:state_1\,
            clock_0 => \SPIM_EEPROM:Net_276\,
            main_0 => \SPIM_EEPROM:BSPIM:state_2\,
            main_1 => \SPIM_EEPROM:BSPIM:state_1\,
            main_2 => \SPIM_EEPROM:BSPIM:state_0\,
            main_3 => \SPIM_EEPROM:BSPIM:count_4\,
            main_4 => \SPIM_EEPROM:BSPIM:count_3\,
            main_5 => \SPIM_EEPROM:BSPIM:count_2\,
            main_6 => \SPIM_EEPROM:BSPIM:count_1\,
            main_7 => \SPIM_EEPROM:BSPIM:count_0\,
            main_8 => \SPIM_EEPROM:BSPIM:tx_status_1\,
            main_9 => \SPIM_EEPROM:BSPIM:ld_ident\);

    \SPIM_EEPROM:BSPIM:state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1) + (main_0 * !main_1) + (!main_1 * !main_2 * !main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_EEPROM:BSPIM:state_0\,
            clock_0 => \SPIM_EEPROM:Net_276\,
            main_0 => \SPIM_EEPROM:BSPIM:state_2\,
            main_1 => \SPIM_EEPROM:BSPIM:state_1\,
            main_2 => \SPIM_EEPROM:BSPIM:state_0\,
            main_3 => \SPIM_EEPROM:BSPIM:tx_status_1\);

    Net_29027:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * main_1 * !main_3) + (main_0 * !main_1 * !main_2 * !main_3) + (main_1 * main_2 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_29027,
            clock_0 => \SPIM_EEPROM:Net_276\,
            main_0 => \SPIM_EEPROM:BSPIM:state_2\,
            main_1 => \SPIM_EEPROM:BSPIM:state_1\,
            main_2 => \SPIM_EEPROM:BSPIM:state_0\,
            main_3 => Net_29027);

    \SPIM_EEPROM:BSPIM:load_cond\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * main_8) + (main_0 * !main_1 * !main_2 * !main_8) + (main_1 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * main_8) + (main_2 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * main_8)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_EEPROM:BSPIM:load_cond\,
            clock_0 => \SPIM_EEPROM:Net_276\,
            main_0 => \SPIM_EEPROM:BSPIM:state_2\,
            main_1 => \SPIM_EEPROM:BSPIM:state_1\,
            main_2 => \SPIM_EEPROM:BSPIM:state_0\,
            main_3 => \SPIM_EEPROM:BSPIM:count_4\,
            main_4 => \SPIM_EEPROM:BSPIM:count_3\,
            main_5 => \SPIM_EEPROM:BSPIM:count_2\,
            main_6 => \SPIM_EEPROM:BSPIM:count_1\,
            main_7 => \SPIM_EEPROM:BSPIM:count_0\,
            main_8 => \SPIM_EEPROM:BSPIM:load_cond\);

    \SPIM_EEPROM:BSPIM:ld_ident\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_8) + (main_0 * main_1 * !main_2 * main_8) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6 * !main_7 * main_8)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_EEPROM:BSPIM:ld_ident\,
            clock_0 => \SPIM_EEPROM:Net_276\,
            main_0 => \SPIM_EEPROM:BSPIM:state_2\,
            main_1 => \SPIM_EEPROM:BSPIM:state_1\,
            main_2 => \SPIM_EEPROM:BSPIM:state_0\,
            main_3 => \SPIM_EEPROM:BSPIM:count_4\,
            main_4 => \SPIM_EEPROM:BSPIM:count_3\,
            main_5 => \SPIM_EEPROM:BSPIM:count_2\,
            main_6 => \SPIM_EEPROM:BSPIM:count_1\,
            main_7 => \SPIM_EEPROM:BSPIM:count_0\,
            main_8 => \SPIM_EEPROM:BSPIM:ld_ident\);

    \SPIM_EEPROM:BSPIM:cnt_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * main_1 * main_2 * !main_3) + (main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * !main_2 * main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_EEPROM:BSPIM:cnt_enable\,
            clock_0 => \SPIM_EEPROM:Net_276\,
            main_0 => \SPIM_EEPROM:BSPIM:state_2\,
            main_1 => \SPIM_EEPROM:BSPIM:state_1\,
            main_2 => \SPIM_EEPROM:BSPIM:state_0\,
            main_3 => \SPIM_EEPROM:BSPIM:cnt_enable\);

    Net_29029:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2) + (main_1 * main_2 * main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_29029,
            clock_0 => \SPIM_EEPROM:Net_276\,
            main_0 => \SPIM_EEPROM:BSPIM:state_2\,
            main_1 => \SPIM_EEPROM:BSPIM:state_1\,
            main_2 => \SPIM_EEPROM:BSPIM:state_0\,
            main_3 => Net_29029);

    \UART:BUART:txn\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_6) + (main_0 * main_4) + (!main_1 * main_2 * !main_3 * !main_4) + (!main_1 * main_2 * !main_4 * !main_6) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:txn\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:txn\,
            main_1 => \UART:BUART:tx_state_1\,
            main_2 => \UART:BUART:tx_state_0\,
            main_3 => \UART:BUART:tx_shift_out\,
            main_4 => \UART:BUART:tx_state_2\,
            main_5 => \UART:BUART:tx_counter_dp\,
            main_6 => \UART:BUART:tx_bitclk\);

    \UART:BUART:tx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3) + (main_0 * !main_3 * main_4 * main_5) + (main_1 * !main_3 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:tx_state_1\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:tx_state_1\,
            main_1 => \UART:BUART:tx_state_0\,
            main_2 => \UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART:BUART:tx_state_2\,
            main_4 => \UART:BUART:tx_counter_dp\,
            main_5 => \UART:BUART:tx_bitclk\);

    \UART:BUART:tx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * !main_3 * !main_4) + (main_0 * main_1 * main_2 * main_3 * main_4) + (main_1 * !main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:tx_state_0\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:tx_state_1\,
            main_1 => \UART:BUART:tx_state_0\,
            main_2 => \UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART:BUART:tx_fifo_empty\,
            main_4 => \UART:BUART:tx_state_2\,
            main_5 => \UART:BUART:tx_bitclk\);

    \UART:BUART:tx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * main_2 * main_3) + (main_0 * main_1 * !main_3 * main_5) + (main_0 * !main_3 * main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:tx_state_2\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:tx_state_1\,
            main_1 => \UART:BUART:tx_state_0\,
            main_2 => \UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART:BUART:tx_state_2\,
            main_4 => \UART:BUART:tx_counter_dp\,
            main_5 => \UART:BUART:tx_bitclk\);

    \UART:BUART:tx_bitclk\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3) + (!main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:tx_bitclk\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:tx_state_1\,
            main_1 => \UART:BUART:tx_state_0\,
            main_2 => \UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART:BUART:tx_state_2\);

    \UART:BUART:tx_ctrl_mark_last\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:tx_ctrl_mark_last\,
            clock_0 => \UART:Net_9\);

    \UART:BUART:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_8 * !main_9) + (!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_8 * !main_10) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_state_0\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:tx_ctrl_mark_last\,
            main_1 => \UART:BUART:rx_state_0\,
            main_2 => \UART:BUART:rx_bitclk_enable\,
            main_3 => \UART:BUART:rx_state_3\,
            main_4 => \UART:BUART:rx_state_2\,
            main_5 => \UART:BUART:rx_count_6\,
            main_6 => \UART:BUART:rx_count_5\,
            main_7 => \UART:BUART:rx_count_4\,
            main_8 => \UART:BUART:pollcount_1\,
            main_9 => Net_29038,
            main_10 => \UART:BUART:pollcount_0\);

    \UART:BUART:rx_load_fifo\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * !main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_load_fifo\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:tx_ctrl_mark_last\,
            main_1 => \UART:BUART:rx_state_0\,
            main_2 => \UART:BUART:rx_bitclk_enable\,
            main_3 => \UART:BUART:rx_state_3\,
            main_4 => \UART:BUART:rx_state_2\,
            main_5 => \UART:BUART:rx_count_6\,
            main_6 => \UART:BUART:rx_count_5\,
            main_7 => \UART:BUART:rx_count_4\);

    \UART:BUART:rx_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_state_3\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:tx_ctrl_mark_last\,
            main_1 => \UART:BUART:rx_state_0\,
            main_2 => \UART:BUART:rx_bitclk_enable\,
            main_3 => \UART:BUART:rx_state_3\,
            main_4 => \UART:BUART:rx_state_2\,
            main_5 => \UART:BUART:rx_count_6\,
            main_6 => \UART:BUART:rx_count_5\,
            main_7 => \UART:BUART:rx_count_4\);

    \UART:BUART:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (!main_0 * !main_1 * main_2 * main_4) + (!main_0 * !main_1 * !main_3 * !main_4 * !main_8 * main_9) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_state_2\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:tx_ctrl_mark_last\,
            main_1 => \UART:BUART:rx_state_0\,
            main_2 => \UART:BUART:rx_bitclk_enable\,
            main_3 => \UART:BUART:rx_state_3\,
            main_4 => \UART:BUART:rx_state_2\,
            main_5 => \UART:BUART:rx_count_6\,
            main_6 => \UART:BUART:rx_count_5\,
            main_7 => \UART:BUART:rx_count_4\,
            main_8 => Net_29038,
            main_9 => \UART:BUART:rx_last\);

    \UART:BUART:rx_bitclk_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_bitclk_enable\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:rx_count_2\,
            main_1 => \UART:BUART:rx_count_1\,
            main_2 => \UART:BUART:rx_count_0\);

    \UART:BUART:rx_state_stop1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_state_stop1_reg\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:tx_ctrl_mark_last\,
            main_1 => \UART:BUART:rx_state_0\,
            main_2 => \UART:BUART:rx_state_3\,
            main_3 => \UART:BUART:rx_state_2\);

    \UART:BUART:pollcount_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3 * main_4) + (!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * main_2 * !main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:pollcount_1\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:rx_count_2\,
            main_1 => \UART:BUART:rx_count_1\,
            main_2 => \UART:BUART:pollcount_1\,
            main_3 => Net_29038,
            main_4 => \UART:BUART:pollcount_0\);

    \UART:BUART:pollcount_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * !main_1 * main_2 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:pollcount_0\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:rx_count_2\,
            main_1 => \UART:BUART:rx_count_1\,
            main_2 => Net_29038,
            main_3 => \UART:BUART:pollcount_0\);

    \UART:BUART:rx_status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6) + (!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_status_3\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:tx_ctrl_mark_last\,
            main_1 => \UART:BUART:rx_state_0\,
            main_2 => \UART:BUART:rx_bitclk_enable\,
            main_3 => \UART:BUART:rx_state_3\,
            main_4 => \UART:BUART:rx_state_2\,
            main_5 => \UART:BUART:pollcount_1\,
            main_6 => Net_29038,
            main_7 => \UART:BUART:pollcount_0\);

    \UART:BUART:rx_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_last\,
            clock_0 => \UART:Net_9\,
            main_0 => Net_29038);

END __DEFAULT__;
