###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        75044   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        57827   # Number of read row buffer hits
num_read_cmds                  =        75044   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =        17232   # Number of ACT commands
num_pre_cmds                   =        17216   # Number of PRE commands
num_ondemand_pres              =         5325   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      6398363   # Cyles of rank active rank.0
rank_active_cycles.1           =      5945040   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      3601637   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      4054960   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        66919   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          377   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           87   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           53   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           29   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           19   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =           12   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =           12   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           14   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            5   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         7517   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        39668   # Read request latency (cycles)
read_latency[40-59]            =        16019   # Read request latency (cycles)
read_latency[60-79]            =         7272   # Read request latency (cycles)
read_latency[80-99]            =         1772   # Read request latency (cycles)
read_latency[100-119]          =         1619   # Read request latency (cycles)
read_latency[120-139]          =         1134   # Read request latency (cycles)
read_latency[140-159]          =          654   # Read request latency (cycles)
read_latency[160-179]          =          580   # Read request latency (cycles)
read_latency[180-199]          =          509   # Read request latency (cycles)
read_latency[200-]             =         5817   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  3.02577e+08   # Read energy
act_energy                     =  4.71468e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.72879e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.94638e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  3.99258e+09   # Active standby energy rank.0
act_stb_energy.1               =   3.7097e+09   # Active standby energy rank.1
average_read_latency           =      75.9715   # Average read request latency (cycles)
average_interarrival           =      133.239   # Average request interarrival latency (cycles)
total_energy                   =  1.24318e+10   # Total energy (pJ)
average_power                  =      1243.18   # Average power (mW)
average_bandwidth              =     0.640375   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        82944   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        63220   # Number of read row buffer hits
num_read_cmds                  =        82944   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =        19738   # Number of ACT commands
num_pre_cmds                   =        19721   # Number of PRE commands
num_ondemand_pres              =         6642   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      6061490   # Cyles of rank active rank.0
rank_active_cycles.1           =      6183588   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      3938510   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      3816412   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        74842   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          393   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           72   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           27   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           26   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           19   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =           12   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =           14   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            9   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            9   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         7521   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        41325   # Read request latency (cycles)
read_latency[40-59]            =        17668   # Read request latency (cycles)
read_latency[60-79]            =         9430   # Read request latency (cycles)
read_latency[80-99]            =         2283   # Read request latency (cycles)
read_latency[100-119]          =         1863   # Read request latency (cycles)
read_latency[120-139]          =         1212   # Read request latency (cycles)
read_latency[140-159]          =          607   # Read request latency (cycles)
read_latency[160-179]          =          551   # Read request latency (cycles)
read_latency[180-199]          =          505   # Read request latency (cycles)
read_latency[200-]             =         7500   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =   3.3443e+08   # Read energy
act_energy                     =  5.40032e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.89048e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.83188e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  3.78237e+09   # Active standby energy rank.0
act_stb_energy.1               =  3.85856e+09   # Active standby energy rank.1
average_read_latency           =      90.6039   # Average read request latency (cycles)
average_interarrival           =      120.549   # Average request interarrival latency (cycles)
total_energy                   =  1.24564e+10   # Total energy (pJ)
average_power                  =      1245.64   # Average power (mW)
average_bandwidth              =     0.707789   # Average bandwidth
