{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1733799988545 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733799988545 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 10 10:06:28 2024 " "Processing started: Tue Dec 10 10:06:28 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733799988545 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1733799988545 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off one_counter_op -c one_counter_op " "Command: quartus_map --read_settings_files=on --write_settings_files=off one_counter_op -c one_counter_op" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1733799988545 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1733799988802 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "RegisterFile.v(21) " "Verilog HDL warning at RegisterFile.v(21): extended using \"x\" or \"z\"" {  } { { "../../Lab4/RegisterFile.v" "" { Text "C:/CE118/Lab06/A_D/LLS1/Lab4/RegisterFile.v" 21 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1733799988827 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "RegisterFile.v(22) " "Verilog HDL warning at RegisterFile.v(22): extended using \"x\" or \"z\"" {  } { { "../../Lab4/RegisterFile.v" "" { Text "C:/CE118/Lab06/A_D/LLS1/Lab4/RegisterFile.v" 22 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1733799988827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/lab06/a_d/lls1/lab4/registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/lab06/a_d/lls1/lab4/registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "../../Lab4/RegisterFile.v" "" { Text "C:/CE118/Lab06/A_D/LLS1/Lab4/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733799988827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733799988827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/lab06/a_d/lls1/thl/lab2/delay_1s.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/lab06/a_d/lls1/thl/lab2/delay_1s.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay_1s " "Found entity 1: delay_1s" {  } { { "../Lab2/delay_1s.v" "" { Text "C:/CE118/Lab06/A_D/LLS1/THL/Lab2/delay_1s.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733799988835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733799988835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/lab06/a_d/lls1/thl/lab4/register4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/lab06/a_d/lls1/thl/lab4/register4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register4Bit " "Found entity 1: Register4Bit" {  } { { "../Lab4/Register4Bit.v" "" { Text "C:/CE118/Lab06/A_D/LLS1/THL/Lab4/Register4Bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733799988835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733799988835 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../../DOLLS/Lab4/RegisterFile.v " "Can't analyze file -- file ../../../DOLLS/Lab4/RegisterFile.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1733799988835 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "Xor " "Entity \"Xor\" will be ignored because it conflicts with Quartus II primitive name" {  } { { "../Lab3/Xor.v" "" { Text "C:/CE118/Lab06/A_D/LLS1/THL/Lab3/Xor.v" 1 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus II primitive name" 0 0 "Quartus II" 0 -1 1733799988835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/lab06/a_d/lls1/thl/lab3/xor.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/lab06/a_d/lls1/thl/lab3/xor.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733799988835 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "Or " "Entity \"Or\" will be ignored because it conflicts with Quartus II primitive name" {  } { { "../Lab3/Or.v" "" { Text "C:/CE118/Lab06/A_D/LLS1/THL/Lab3/Or.v" 1 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus II primitive name" 0 0 "Quartus II" 0 -1 1733799988843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/lab06/a_d/lls1/thl/lab3/or.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/lab06/a_d/lls1/thl/lab3/or.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733799988843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/lab06/a_d/lls1/thl/lab3/mux16_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/lab06/a_d/lls1/thl/lab3/mux16_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux16_1 " "Found entity 1: mux16_1" {  } { { "../Lab3/mux16_1.v" "" { Text "C:/CE118/Lab06/A_D/LLS1/THL/Lab3/mux16_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733799988843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733799988843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/lab06/a_d/lls1/thl/lab3/mux4_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/lab06/a_d/lls1/thl/lab3/mux4_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1 " "Found entity 1: mux4_1" {  } { { "../Lab3/mux4_1.v" "" { Text "C:/CE118/Lab06/A_D/LLS1/THL/Lab3/mux4_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733799988843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733799988843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/lab06/a_d/lls1/thl/lab3/mux2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/lab06/a_d/lls1/thl/lab3/mux2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2_1 " "Found entity 1: Mux2_1" {  } { { "../Lab3/Mux2_1.v" "" { Text "C:/CE118/Lab06/A_D/LLS1/THL/Lab3/Mux2_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733799988843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733799988843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/lab06/a_d/lls1/thl/lab3/multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/lab06/a_d/lls1/thl/lab3/multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplier " "Found entity 1: Multiplier" {  } { { "../Lab3/Multiplier.v" "" { Text "C:/CE118/Lab06/A_D/LLS1/THL/Lab3/Multiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733799988843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733799988843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/lab06/a_d/lls1/thl/lab3/led.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/lab06/a_d/lls1/thl/lab3/led.v" { { "Info" "ISGN_ENTITY_NAME" "1 LED " "Found entity 1: LED" {  } { { "../Lab3/LED.v" "" { Text "C:/CE118/Lab06/A_D/LLS1/THL/Lab3/LED.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733799988851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733799988851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/lab06/a_d/lls1/thl/lab3/fullsubtracter.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/lab06/a_d/lls1/thl/lab3/fullsubtracter.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullSubtracter " "Found entity 1: FullSubtracter" {  } { { "../Lab3/FullSubtracter.v" "" { Text "C:/CE118/Lab06/A_D/LLS1/THL/Lab3/FullSubtracter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733799988851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733799988851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/lab06/a_d/lls1/thl/lab3/fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/lab06/a_d/lls1/thl/lab3/fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "../Lab3/FullAdder.v" "" { Text "C:/CE118/Lab06/A_D/LLS1/THL/Lab3/FullAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733799988851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733799988851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/lab06/a_d/lls1/thl/lab3/comp.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/lab06/a_d/lls1/thl/lab3/comp.v" { { "Info" "ISGN_ENTITY_NAME" "1 comp " "Found entity 1: comp" {  } { { "../Lab3/comp.v" "" { Text "C:/CE118/Lab06/A_D/LLS1/THL/Lab3/comp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733799988851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733799988851 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "leda ledA bcd_to_led.v(10) " "Verilog HDL Declaration information at bcd_to_led.v(10): object \"leda\" differs only in case from object \"ledA\" in the same scope" {  } { { "../Lab3/bcd_to_led.v" "" { Text "C:/CE118/Lab06/A_D/LLS1/THL/Lab3/bcd_to_led.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1733799988859 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ledb ledB bcd_to_led.v(11) " "Verilog HDL Declaration information at bcd_to_led.v(11): object \"ledb\" differs only in case from object \"ledB\" in the same scope" {  } { { "../Lab3/bcd_to_led.v" "" { Text "C:/CE118/Lab06/A_D/LLS1/THL/Lab3/bcd_to_led.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1733799988859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/lab06/a_d/lls1/thl/lab3/bcd_to_led.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/lab06/a_d/lls1/thl/lab3/bcd_to_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_to_led " "Found entity 1: bcd_to_led" {  } { { "../Lab3/bcd_to_led.v" "" { Text "C:/CE118/Lab06/A_D/LLS1/THL/Lab3/bcd_to_led.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733799988860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733799988860 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "And2 " "Entity \"And2\" will be ignored because it conflicts with Quartus II primitive name" {  } { { "../Lab3/And2.v" "" { Text "C:/CE118/Lab06/A_D/LLS1/THL/Lab3/And2.v" 1 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus II primitive name" 0 0 "Quartus II" 0 -1 1733799988860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/lab06/a_d/lls1/thl/lab3/and2.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/lab06/a_d/lls1/thl/lab3/and2.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733799988860 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "And " "Entity \"And\" will be ignored because it conflicts with Quartus II primitive name" {  } { { "../Lab3/And.v" "" { Text "C:/CE118/Lab06/A_D/LLS1/THL/Lab3/And.v" 1 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus II primitive name" 0 0 "Quartus II" 0 -1 1733799988860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/lab06/a_d/lls1/thl/lab3/and.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/lab06/a_d/lls1/thl/lab3/and.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733799988860 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "comp Comp ALU.v(11) " "Verilog HDL Declaration information at ALU.v(11): object \"comp\" differs only in case from object \"Comp\" in the same scope" {  } { { "../Lab3/ALU.v" "" { Text "C:/CE118/Lab06/A_D/LLS1/THL/Lab3/ALU.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1733799988860 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "decre Decre ALU.v(15) " "Verilog HDL Declaration information at ALU.v(15): object \"decre\" differs only in case from object \"Decre\" in the same scope" {  } { { "../Lab3/ALU.v" "" { Text "C:/CE118/Lab06/A_D/LLS1/THL/Lab3/ALU.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1733799988860 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "add Add ALU.v(16) " "Verilog HDL Declaration information at ALU.v(16): object \"add\" differs only in case from object \"Add\" in the same scope" {  } { { "../Lab3/ALU.v" "" { Text "C:/CE118/Lab06/A_D/LLS1/THL/Lab3/ALU.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1733799988860 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "sub Sub ALU.v(17) " "Verilog HDL Declaration information at ALU.v(17): object \"sub\" differs only in case from object \"Sub\" in the same scope" {  } { { "../Lab3/ALU.v" "" { Text "C:/CE118/Lab06/A_D/LLS1/THL/Lab3/ALU.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1733799988860 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "incre Incre ALU.v(18) " "Verilog HDL Declaration information at ALU.v(18): object \"incre\" differs only in case from object \"Incre\" in the same scope" {  } { { "../Lab3/ALU.v" "" { Text "C:/CE118/Lab06/A_D/LLS1/THL/Lab3/ALU.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1733799988860 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "mul Mul ALU.v(21) " "Verilog HDL Declaration information at ALU.v(21): object \"mul\" differs only in case from object \"Mul\" in the same scope" {  } { { "../Lab3/ALU.v" "" { Text "C:/CE118/Lab06/A_D/LLS1/THL/Lab3/ALU.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1733799988860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/lab06/a_d/lls1/thl/lab3/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/lab06/a_d/lls1/thl/lab3/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../Lab3/ALU.v" "" { Text "C:/CE118/Lab06/A_D/LLS1/THL/Lab3/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733799988860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733799988860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_counter_op.v 1 1 " "Found 1 design units, including 1 entities, in source file one_counter_op.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_counter_op " "Found entity 1: one_counter_op" {  } { { "one_counter_op.v" "" { Text "C:/CE118/Lab06/A_D/LLS1/THL/Lab6/one_counter_op.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733799988860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733799988860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controler.v 1 1 " "Found 1 design units, including 1 entities, in source file controler.v" { { "Info" "ISGN_ENTITY_NAME" "1 controler " "Found entity 1: controler" {  } { { "controler.v" "" { Text "C:/CE118/Lab06/A_D/LLS1/THL/Lab6/controler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733799988868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733799988868 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Datapath datapath Top_module.v(14) " "Verilog HDL Declaration information at Top_module.v(14): object \"Datapath\" differs only in case from object \"datapath\" in the same scope" {  } { { "../Lab4/Top_module.v" "" { Text "C:/CE118/Lab06/A_D/LLS1/THL/Lab4/Top_module.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1733799988870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/lab06/a_d/lls1/thl/lab4/top_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/lab06/a_d/lls1/thl/lab4/top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 Top_module " "Found entity 1: Top_module" {  } { { "../Lab4/Top_module.v" "" { Text "C:/CE118/Lab06/A_D/LLS1/THL/Lab4/Top_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733799988870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733799988870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_display_two_digits.v 1 1 " "Found 1 design units, including 1 entities, in source file led_display_two_digits.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_display_two_digits " "Found entity 1: led_display_two_digits" {  } { { "led_display_two_digits.v" "" { Text "C:/CE118/Lab06/A_D/LLS1/THL/Lab6/led_display_two_digits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733799988870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733799988870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/lab06/a_d/lls1/thl/lab2/top_to_de2.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/lab06/a_d/lls1/thl/lab2/top_to_de2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Top_to_DE2 " "Found entity 1: Top_to_DE2" {  } { { "../Lab2/Top_to_DE2.v" "" { Text "C:/CE118/Lab06/A_D/LLS1/THL/Lab2/Top_to_DE2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733799988870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733799988870 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "co8 FullSubtracter.v(37) " "Verilog HDL Implicit Net warning at FullSubtracter.v(37): created implicit net for \"co8\"" {  } { { "../Lab3/FullSubtracter.v" "" { Text "C:/CE118/Lab06/A_D/LLS1/THL/Lab3/FullSubtracter.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733799988870 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "co9 FullSubtracter.v(40) " "Verilog HDL Implicit Net warning at FullSubtracter.v(40): created implicit net for \"co9\"" {  } { { "../Lab3/FullSubtracter.v" "" { Text "C:/CE118/Lab06/A_D/LLS1/THL/Lab3/FullSubtracter.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733799988870 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "co10 FullSubtracter.v(43) " "Verilog HDL Implicit Net warning at FullSubtracter.v(43): created implicit net for \"co10\"" {  } { { "../Lab3/FullSubtracter.v" "" { Text "C:/CE118/Lab06/A_D/LLS1/THL/Lab3/FullSubtracter.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733799988870 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "co11 FullSubtracter.v(46) " "Verilog HDL Implicit Net warning at FullSubtracter.v(46): created implicit net for \"co11\"" {  } { { "../Lab3/FullSubtracter.v" "" { Text "C:/CE118/Lab06/A_D/LLS1/THL/Lab3/FullSubtracter.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733799988870 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "co12 FullSubtracter.v(49) " "Verilog HDL Implicit Net warning at FullSubtracter.v(49): created implicit net for \"co12\"" {  } { { "../Lab3/FullSubtracter.v" "" { Text "C:/CE118/Lab06/A_D/LLS1/THL/Lab3/FullSubtracter.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733799988870 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "co13 FullSubtracter.v(52) " "Verilog HDL Implicit Net warning at FullSubtracter.v(52): created implicit net for \"co13\"" {  } { { "../Lab3/FullSubtracter.v" "" { Text "C:/CE118/Lab06/A_D/LLS1/THL/Lab3/FullSubtracter.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733799988870 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "co14 FullSubtracter.v(55) " "Verilog HDL Implicit Net warning at FullSubtracter.v(55): created implicit net for \"co14\"" {  } { { "../Lab3/FullSubtracter.v" "" { Text "C:/CE118/Lab06/A_D/LLS1/THL/Lab3/FullSubtracter.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733799988870 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "co15 FullSubtracter.v(58) " "Verilog HDL Implicit Net warning at FullSubtracter.v(58): created implicit net for \"co15\"" {  } { { "../Lab3/FullSubtracter.v" "" { Text "C:/CE118/Lab06/A_D/LLS1/THL/Lab3/FullSubtracter.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733799988870 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "bcd_to_led.v(23) " "Verilog HDL Instantiation warning at bcd_to_led.v(23): instance has no name" {  } { { "../Lab3/bcd_to_led.v" "" { Text "C:/CE118/Lab06/A_D/LLS1/THL/Lab3/bcd_to_led.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1733799988876 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top_module " "Elaborating entity \"Top_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1733799989050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_counter_op one_counter_op:datapath " "Elaborating entity \"one_counter_op\" for hierarchy \"one_counter_op:datapath\"" {  } { { "../Lab4/Top_module.v" "datapath" { Text "C:/CE118/Lab06/A_D/LLS1/THL/Lab4/Top_module.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733799989076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2_1 one_counter_op:datapath\|Mux2_1:Mux " "Elaborating entity \"Mux2_1\" for hierarchy \"one_counter_op:datapath\|Mux2_1:Mux\"" {  } { { "one_counter_op.v" "Mux" { Text "C:/CE118/Lab06/A_D/LLS1/THL/Lab6/one_counter_op.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733799989091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile one_counter_op:datapath\|RegisterFile:RF1 " "Elaborating entity \"RegisterFile\" for hierarchy \"one_counter_op:datapath\|RegisterFile:RF1\"" {  } { { "one_counter_op.v" "RF1" { Text "C:/CE118/Lab06/A_D/LLS1/THL/Lab6/one_counter_op.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733799989108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU one_counter_op:datapath\|ALU:ALU1 " "Elaborating entity \"ALU\" for hierarchy \"one_counter_op:datapath\|ALU:ALU1\"" {  } { { "one_counter_op.v" "ALU1" { Text "C:/CE118/Lab06/A_D/LLS1/THL/Lab6/one_counter_op.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733799989133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_1 one_counter_op:datapath\|ALU:ALU1\|mux4_1:mux1 " "Elaborating entity \"mux4_1\" for hierarchy \"one_counter_op:datapath\|ALU:ALU1\|mux4_1:mux1\"" {  } { { "../Lab3/ALU.v" "mux1" { Text "C:/CE118/Lab06/A_D/LLS1/THL/Lab3/ALU.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733799989157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16_1 one_counter_op:datapath\|ALU:ALU1\|mux16_1:mux16_1 " "Elaborating entity \"mux16_1\" for hierarchy \"one_counter_op:datapath\|ALU:ALU1\|mux16_1:mux16_1\"" {  } { { "../Lab3/ALU.v" "mux16_1" { Text "C:/CE118/Lab06/A_D/LLS1/THL/Lab3/ALU.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733799989190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp one_counter_op:datapath\|ALU:ALU1\|comp:Comp " "Elaborating entity \"comp\" for hierarchy \"one_counter_op:datapath\|ALU:ALU1\|comp:Comp\"" {  } { { "../Lab3/ALU.v" "Comp" { Text "C:/CE118/Lab06/A_D/LLS1/THL/Lab3/ALU.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733799989207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullSubtracter one_counter_op:datapath\|ALU:ALU1\|FullSubtracter:Decre " "Elaborating entity \"FullSubtracter\" for hierarchy \"one_counter_op:datapath\|ALU:ALU1\|FullSubtracter:Decre\"" {  } { { "../Lab3/ALU.v" "Decre" { Text "C:/CE118/Lab06/A_D/LLS1/THL/Lab3/ALU.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733799989373 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "co15 FullSubtracter.v(58) " "Verilog HDL or VHDL warning at FullSubtracter.v(58): object \"co15\" assigned a value but never read" {  } { { "../Lab3/FullSubtracter.v" "" { Text "C:/CE118/Lab06/A_D/LLS1/THL/Lab3/FullSubtracter.v" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1733799989397 "|Top_module|one_counter_op:datapath|ALU:ALU1|FullSubtracter:Decre"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder one_counter_op:datapath\|ALU:ALU1\|FullAdder:Add " "Elaborating entity \"FullAdder\" for hierarchy \"one_counter_op:datapath\|ALU:ALU1\|FullAdder:Add\"" {  } { { "../Lab3/ALU.v" "Add" { Text "C:/CE118/Lab06/A_D/LLS1/THL/Lab3/ALU.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733799989405 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "co15 FullAdder.v(5) " "Verilog HDL or VHDL warning at FullAdder.v(5): object \"co15\" assigned a value but never read" {  } { { "../Lab3/FullAdder.v" "" { Text "C:/CE118/Lab06/A_D/LLS1/THL/Lab3/FullAdder.v" 5 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1733799989422 "|Top_module|one_counter_op:datapath|ALU:ALU1|FullAdder:Add"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplier one_counter_op:datapath\|ALU:ALU1\|Multiplier:Mul " "Elaborating entity \"Multiplier\" for hierarchy \"one_counter_op:datapath\|ALU:ALU1\|Multiplier:Mul\"" {  } { { "../Lab3/ALU.v" "Mul" { Text "C:/CE118/Lab06/A_D/LLS1/THL/Lab3/ALU.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733799989422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register4Bit one_counter_op:datapath\|Register4Bit:REG " "Elaborating entity \"Register4Bit\" for hierarchy \"one_counter_op:datapath\|Register4Bit:REG\"" {  } { { "one_counter_op.v" "REG" { Text "C:/CE118/Lab06/A_D/LLS1/THL/Lab6/one_counter_op.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733799989471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controler controler:control " "Elaborating entity \"controler\" for hierarchy \"controler:control\"" {  } { { "../Lab4/Top_module.v" "control" { Text "C:/CE118/Lab06/A_D/LLS1/THL/Lab4/Top_module.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733799989488 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "WAB controler.v(29) " "Verilog HDL Always Construct warning at controler.v(29): inferring latch(es) for variable \"WAB\", which holds its previous value in one or more paths through the always construct" {  } { { "controler.v" "" { Text "C:/CE118/Lab06/A_D/LLS1/THL/Lab6/controler.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1733799989505 "|controler"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "WAA controler.v(29) " "Verilog HDL Always Construct warning at controler.v(29): inferring latch(es) for variable \"WAA\", which holds its previous value in one or more paths through the always construct" {  } { { "controler.v" "" { Text "C:/CE118/Lab06/A_D/LLS1/THL/Lab6/controler.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1733799989505 "|controler"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RAB controler.v(29) " "Verilog HDL Always Construct warning at controler.v(29): inferring latch(es) for variable \"RAB\", which holds its previous value in one or more paths through the always construct" {  } { { "controler.v" "" { Text "C:/CE118/Lab06/A_D/LLS1/THL/Lab6/controler.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1733799989505 "|controler"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RAA controler.v(29) " "Verilog HDL Always Construct warning at controler.v(29): inferring latch(es) for variable \"RAA\", which holds its previous value in one or more paths through the always construct" {  } { { "controler.v" "" { Text "C:/CE118/Lab06/A_D/LLS1/THL/Lab6/controler.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1733799989505 "|controler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAA\[0\] controler.v(29) " "Inferred latch for \"RAA\[0\]\" at controler.v(29)" {  } { { "controler.v" "" { Text "C:/CE118/Lab06/A_D/LLS1/THL/Lab6/controler.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733799989505 "|controler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAA\[1\] controler.v(29) " "Inferred latch for \"RAA\[1\]\" at controler.v(29)" {  } { { "controler.v" "" { Text "C:/CE118/Lab06/A_D/LLS1/THL/Lab6/controler.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733799989505 "|controler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAA\[2\] controler.v(29) " "Inferred latch for \"RAA\[2\]\" at controler.v(29)" {  } { { "controler.v" "" { Text "C:/CE118/Lab06/A_D/LLS1/THL/Lab6/controler.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733799989505 "|controler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAA\[3\] controler.v(29) " "Inferred latch for \"RAA\[3\]\" at controler.v(29)" {  } { { "controler.v" "" { Text "C:/CE118/Lab06/A_D/LLS1/THL/Lab6/controler.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733799989505 "|controler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAB\[0\] controler.v(29) " "Inferred latch for \"RAB\[0\]\" at controler.v(29)" {  } { { "controler.v" "" { Text "C:/CE118/Lab06/A_D/LLS1/THL/Lab6/controler.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733799989505 "|controler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAB\[1\] controler.v(29) " "Inferred latch for \"RAB\[1\]\" at controler.v(29)" {  } { { "controler.v" "" { Text "C:/CE118/Lab06/A_D/LLS1/THL/Lab6/controler.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733799989505 "|controler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAB\[2\] controler.v(29) " "Inferred latch for \"RAB\[2\]\" at controler.v(29)" {  } { { "controler.v" "" { Text "C:/CE118/Lab06/A_D/LLS1/THL/Lab6/controler.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733799989505 "|controler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAB\[3\] controler.v(29) " "Inferred latch for \"RAB\[3\]\" at controler.v(29)" {  } { { "controler.v" "" { Text "C:/CE118/Lab06/A_D/LLS1/THL/Lab6/controler.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733799989505 "|controler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WAA\[0\] controler.v(29) " "Inferred latch for \"WAA\[0\]\" at controler.v(29)" {  } { { "controler.v" "" { Text "C:/CE118/Lab06/A_D/LLS1/THL/Lab6/controler.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733799989505 "|controler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WAA\[1\] controler.v(29) " "Inferred latch for \"WAA\[1\]\" at controler.v(29)" {  } { { "controler.v" "" { Text "C:/CE118/Lab06/A_D/LLS1/THL/Lab6/controler.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733799989505 "|controler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WAA\[2\] controler.v(29) " "Inferred latch for \"WAA\[2\]\" at controler.v(29)" {  } { { "controler.v" "" { Text "C:/CE118/Lab06/A_D/LLS1/THL/Lab6/controler.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733799989505 "|controler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WAA\[3\] controler.v(29) " "Inferred latch for \"WAA\[3\]\" at controler.v(29)" {  } { { "controler.v" "" { Text "C:/CE118/Lab06/A_D/LLS1/THL/Lab6/controler.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733799989505 "|controler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WAB\[0\] controler.v(29) " "Inferred latch for \"WAB\[0\]\" at controler.v(29)" {  } { { "controler.v" "" { Text "C:/CE118/Lab06/A_D/LLS1/THL/Lab6/controler.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733799989505 "|controler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WAB\[1\] controler.v(29) " "Inferred latch for \"WAB\[1\]\" at controler.v(29)" {  } { { "controler.v" "" { Text "C:/CE118/Lab06/A_D/LLS1/THL/Lab6/controler.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733799989505 "|controler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WAB\[2\] controler.v(29) " "Inferred latch for \"WAB\[2\]\" at controler.v(29)" {  } { { "controler.v" "" { Text "C:/CE118/Lab06/A_D/LLS1/THL/Lab6/controler.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733799989505 "|controler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WAB\[3\] controler.v(29) " "Inferred latch for \"WAB\[3\]\" at controler.v(29)" {  } { { "controler.v" "" { Text "C:/CE118/Lab06/A_D/LLS1/THL/Lab6/controler.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733799989505 "|controler"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "one_counter_op:datapath\|RegisterFile:RF1\|RDA\[0\] " "Converted tri-state buffer \"one_counter_op:datapath\|RegisterFile:RF1\|RDA\[0\]\" feeding internal logic into a wire" {  } { { "../../Lab4/RegisterFile.v" "" { Text "C:/CE118/Lab06/A_D/LLS1/Lab4/RegisterFile.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1733799989644 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "one_counter_op:datapath\|RegisterFile:RF1\|RDA\[1\] " "Converted tri-state buffer \"one_counter_op:datapath\|RegisterFile:RF1\|RDA\[1\]\" feeding internal logic into a wire" {  } { { "../../Lab4/RegisterFile.v" "" { Text "C:/CE118/Lab06/A_D/LLS1/Lab4/RegisterFile.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1733799989644 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "one_counter_op:datapath\|RegisterFile:RF1\|RDA\[2\] " "Converted tri-state buffer \"one_counter_op:datapath\|RegisterFile:RF1\|RDA\[2\]\" feeding internal logic into a wire" {  } { { "../../Lab4/RegisterFile.v" "" { Text "C:/CE118/Lab06/A_D/LLS1/Lab4/RegisterFile.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1733799989644 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "one_counter_op:datapath\|RegisterFile:RF1\|RDA\[3\] " "Converted tri-state buffer \"one_counter_op:datapath\|RegisterFile:RF1\|RDA\[3\]\" feeding internal logic into a wire" {  } { { "../../Lab4/RegisterFile.v" "" { Text "C:/CE118/Lab06/A_D/LLS1/Lab4/RegisterFile.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1733799989644 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "one_counter_op:datapath\|RegisterFile:RF1\|RDA\[4\] " "Converted tri-state buffer \"one_counter_op:datapath\|RegisterFile:RF1\|RDA\[4\]\" feeding internal logic into a wire" {  } { { "../../Lab4/RegisterFile.v" "" { Text "C:/CE118/Lab06/A_D/LLS1/Lab4/RegisterFile.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1733799989644 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "one_counter_op:datapath\|RegisterFile:RF1\|RDA\[5\] " "Converted tri-state buffer \"one_counter_op:datapath\|RegisterFile:RF1\|RDA\[5\]\" feeding internal logic into a wire" {  } { { "../../Lab4/RegisterFile.v" "" { Text "C:/CE118/Lab06/A_D/LLS1/Lab4/RegisterFile.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1733799989644 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "one_counter_op:datapath\|RegisterFile:RF1\|RDA\[6\] " "Converted tri-state buffer \"one_counter_op:datapath\|RegisterFile:RF1\|RDA\[6\]\" feeding internal logic into a wire" {  } { { "../../Lab4/RegisterFile.v" "" { Text "C:/CE118/Lab06/A_D/LLS1/Lab4/RegisterFile.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1733799989644 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "one_counter_op:datapath\|RegisterFile:RF1\|RDA\[7\] " "Converted tri-state buffer \"one_counter_op:datapath\|RegisterFile:RF1\|RDA\[7\]\" feeding internal logic into a wire" {  } { { "../../Lab4/RegisterFile.v" "" { Text "C:/CE118/Lab06/A_D/LLS1/Lab4/RegisterFile.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1733799989644 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "one_counter_op:datapath\|RegisterFile:RF1\|RDA\[8\] " "Converted tri-state buffer \"one_counter_op:datapath\|RegisterFile:RF1\|RDA\[8\]\" feeding internal logic into a wire" {  } { { "../../Lab4/RegisterFile.v" "" { Text "C:/CE118/Lab06/A_D/LLS1/Lab4/RegisterFile.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1733799989644 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "one_counter_op:datapath\|RegisterFile:RF1\|RDA\[9\] " "Converted tri-state buffer \"one_counter_op:datapath\|RegisterFile:RF1\|RDA\[9\]\" feeding internal logic into a wire" {  } { { "../../Lab4/RegisterFile.v" "" { Text "C:/CE118/Lab06/A_D/LLS1/Lab4/RegisterFile.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1733799989644 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "one_counter_op:datapath\|RegisterFile:RF1\|RDA\[10\] " "Converted tri-state buffer \"one_counter_op:datapath\|RegisterFile:RF1\|RDA\[10\]\" feeding internal logic into a wire" {  } { { "../../Lab4/RegisterFile.v" "" { Text "C:/CE118/Lab06/A_D/LLS1/Lab4/RegisterFile.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1733799989644 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "one_counter_op:datapath\|RegisterFile:RF1\|RDA\[11\] " "Converted tri-state buffer \"one_counter_op:datapath\|RegisterFile:RF1\|RDA\[11\]\" feeding internal logic into a wire" {  } { { "../../Lab4/RegisterFile.v" "" { Text "C:/CE118/Lab06/A_D/LLS1/Lab4/RegisterFile.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1733799989644 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "one_counter_op:datapath\|RegisterFile:RF1\|RDA\[12\] " "Converted tri-state buffer \"one_counter_op:datapath\|RegisterFile:RF1\|RDA\[12\]\" feeding internal logic into a wire" {  } { { "../../Lab4/RegisterFile.v" "" { Text "C:/CE118/Lab06/A_D/LLS1/Lab4/RegisterFile.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1733799989644 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "one_counter_op:datapath\|RegisterFile:RF1\|RDA\[13\] " "Converted tri-state buffer \"one_counter_op:datapath\|RegisterFile:RF1\|RDA\[13\]\" feeding internal logic into a wire" {  } { { "../../Lab4/RegisterFile.v" "" { Text "C:/CE118/Lab06/A_D/LLS1/Lab4/RegisterFile.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1733799989644 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "one_counter_op:datapath\|RegisterFile:RF1\|RDA\[14\] " "Converted tri-state buffer \"one_counter_op:datapath\|RegisterFile:RF1\|RDA\[14\]\" feeding internal logic into a wire" {  } { { "../../Lab4/RegisterFile.v" "" { Text "C:/CE118/Lab06/A_D/LLS1/Lab4/RegisterFile.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1733799989644 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "one_counter_op:datapath\|RegisterFile:RF1\|RDA\[15\] " "Converted tri-state buffer \"one_counter_op:datapath\|RegisterFile:RF1\|RDA\[15\]\" feeding internal logic into a wire" {  } { { "../../Lab4/RegisterFile.v" "" { Text "C:/CE118/Lab06/A_D/LLS1/Lab4/RegisterFile.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1733799989644 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1733799989644 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1733799989785 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "one_counter_op:datapath\|RegisterFile:RF1\|RDB\[0\] controler:control\|Equal0 " "Converted the fan-out from the tri-state buffer \"one_counter_op:datapath\|RegisterFile:RF1\|RDB\[0\]\" to the node \"controler:control\|Equal0\" into an OR gate" {  } { { "../../Lab4/RegisterFile.v" "" { Text "C:/CE118/Lab06/A_D/LLS1/Lab4/RegisterFile.v" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733799989793 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "one_counter_op:datapath\|RegisterFile:RF1\|RDB\[1\] controler:control\|Equal0 " "Converted the fan-out from the tri-state buffer \"one_counter_op:datapath\|RegisterFile:RF1\|RDB\[1\]\" to the node \"controler:control\|Equal0\" into an OR gate" {  } { { "../../Lab4/RegisterFile.v" "" { Text "C:/CE118/Lab06/A_D/LLS1/Lab4/RegisterFile.v" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733799989793 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "one_counter_op:datapath\|RegisterFile:RF1\|RDB\[2\] controler:control\|Equal0 " "Converted the fan-out from the tri-state buffer \"one_counter_op:datapath\|RegisterFile:RF1\|RDB\[2\]\" to the node \"controler:control\|Equal0\" into an OR gate" {  } { { "../../Lab4/RegisterFile.v" "" { Text "C:/CE118/Lab06/A_D/LLS1/Lab4/RegisterFile.v" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733799989793 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "one_counter_op:datapath\|RegisterFile:RF1\|RDB\[3\] controler:control\|Equal0 " "Converted the fan-out from the tri-state buffer \"one_counter_op:datapath\|RegisterFile:RF1\|RDB\[3\]\" to the node \"controler:control\|Equal0\" into an OR gate" {  } { { "../../Lab4/RegisterFile.v" "" { Text "C:/CE118/Lab06/A_D/LLS1/Lab4/RegisterFile.v" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733799989793 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "one_counter_op:datapath\|RegisterFile:RF1\|RDB\[4\] controler:control\|Equal0 " "Converted the fan-out from the tri-state buffer \"one_counter_op:datapath\|RegisterFile:RF1\|RDB\[4\]\" to the node \"controler:control\|Equal0\" into an OR gate" {  } { { "../../Lab4/RegisterFile.v" "" { Text "C:/CE118/Lab06/A_D/LLS1/Lab4/RegisterFile.v" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733799989793 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "one_counter_op:datapath\|RegisterFile:RF1\|RDB\[5\] controler:control\|Equal0 " "Converted the fan-out from the tri-state buffer \"one_counter_op:datapath\|RegisterFile:RF1\|RDB\[5\]\" to the node \"controler:control\|Equal0\" into an OR gate" {  } { { "../../Lab4/RegisterFile.v" "" { Text "C:/CE118/Lab06/A_D/LLS1/Lab4/RegisterFile.v" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733799989793 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "one_counter_op:datapath\|RegisterFile:RF1\|RDB\[6\] controler:control\|Equal0 " "Converted the fan-out from the tri-state buffer \"one_counter_op:datapath\|RegisterFile:RF1\|RDB\[6\]\" to the node \"controler:control\|Equal0\" into an OR gate" {  } { { "../../Lab4/RegisterFile.v" "" { Text "C:/CE118/Lab06/A_D/LLS1/Lab4/RegisterFile.v" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733799989793 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "one_counter_op:datapath\|RegisterFile:RF1\|RDB\[7\] controler:control\|Equal0 " "Converted the fan-out from the tri-state buffer \"one_counter_op:datapath\|RegisterFile:RF1\|RDB\[7\]\" to the node \"controler:control\|Equal0\" into an OR gate" {  } { { "../../Lab4/RegisterFile.v" "" { Text "C:/CE118/Lab06/A_D/LLS1/Lab4/RegisterFile.v" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733799989793 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "one_counter_op:datapath\|RegisterFile:RF1\|RDB\[8\] controler:control\|Equal0 " "Converted the fan-out from the tri-state buffer \"one_counter_op:datapath\|RegisterFile:RF1\|RDB\[8\]\" to the node \"controler:control\|Equal0\" into an OR gate" {  } { { "../../Lab4/RegisterFile.v" "" { Text "C:/CE118/Lab06/A_D/LLS1/Lab4/RegisterFile.v" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733799989793 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "one_counter_op:datapath\|RegisterFile:RF1\|RDB\[9\] controler:control\|Equal0 " "Converted the fan-out from the tri-state buffer \"one_counter_op:datapath\|RegisterFile:RF1\|RDB\[9\]\" to the node \"controler:control\|Equal0\" into an OR gate" {  } { { "../../Lab4/RegisterFile.v" "" { Text "C:/CE118/Lab06/A_D/LLS1/Lab4/RegisterFile.v" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733799989793 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "one_counter_op:datapath\|RegisterFile:RF1\|RDB\[10\] controler:control\|Equal0 " "Converted the fan-out from the tri-state buffer \"one_counter_op:datapath\|RegisterFile:RF1\|RDB\[10\]\" to the node \"controler:control\|Equal0\" into an OR gate" {  } { { "../../Lab4/RegisterFile.v" "" { Text "C:/CE118/Lab06/A_D/LLS1/Lab4/RegisterFile.v" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733799989793 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "one_counter_op:datapath\|RegisterFile:RF1\|RDB\[11\] controler:control\|Equal0 " "Converted the fan-out from the tri-state buffer \"one_counter_op:datapath\|RegisterFile:RF1\|RDB\[11\]\" to the node \"controler:control\|Equal0\" into an OR gate" {  } { { "../../Lab4/RegisterFile.v" "" { Text "C:/CE118/Lab06/A_D/LLS1/Lab4/RegisterFile.v" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733799989793 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "one_counter_op:datapath\|RegisterFile:RF1\|RDB\[12\] controler:control\|Equal0 " "Converted the fan-out from the tri-state buffer \"one_counter_op:datapath\|RegisterFile:RF1\|RDB\[12\]\" to the node \"controler:control\|Equal0\" into an OR gate" {  } { { "../../Lab4/RegisterFile.v" "" { Text "C:/CE118/Lab06/A_D/LLS1/Lab4/RegisterFile.v" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733799989793 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "one_counter_op:datapath\|RegisterFile:RF1\|RDB\[13\] controler:control\|Equal0 " "Converted the fan-out from the tri-state buffer \"one_counter_op:datapath\|RegisterFile:RF1\|RDB\[13\]\" to the node \"controler:control\|Equal0\" into an OR gate" {  } { { "../../Lab4/RegisterFile.v" "" { Text "C:/CE118/Lab06/A_D/LLS1/Lab4/RegisterFile.v" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733799989793 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "one_counter_op:datapath\|RegisterFile:RF1\|RDB\[14\] controler:control\|Equal0 " "Converted the fan-out from the tri-state buffer \"one_counter_op:datapath\|RegisterFile:RF1\|RDB\[14\]\" to the node \"controler:control\|Equal0\" into an OR gate" {  } { { "../../Lab4/RegisterFile.v" "" { Text "C:/CE118/Lab06/A_D/LLS1/Lab4/RegisterFile.v" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733799989793 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "one_counter_op:datapath\|RegisterFile:RF1\|RDB\[15\] one_counter_op:datapath\|ALU:ALU4\|mux16_1:mux16_1\|Mux0 " "Converted the fan-out from the tri-state buffer \"one_counter_op:datapath\|RegisterFile:RF1\|RDB\[15\]\" to the node \"one_counter_op:datapath\|ALU:ALU4\|mux16_1:mux16_1\|Mux0\" into an OR gate" {  } { { "../../Lab4/RegisterFile.v" "" { Text "C:/CE118/Lab06/A_D/LLS1/Lab4/RegisterFile.v" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733799989793 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1733799989793 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "226 " "226 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1733799989851 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/CE118/Lab06/A_D/LLS1/THL/Lab6/output_files/one_counter_op.map.smsg " "Generated suppressed messages file C:/CE118/Lab06/A_D/LLS1/THL/Lab6/output_files/one_counter_op.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1733799989916 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1733799990182 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733799990182 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "137 " "Implemented 137 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1733799990387 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1733799990387 ""} { "Info" "ICUT_CUT_TM_LCELLS" "86 " "Implemented 86 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1733799990387 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1733799990387 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 56 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4604 " "Peak virtual memory: 4604 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733799990403 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 10 10:06:30 2024 " "Processing ended: Tue Dec 10 10:06:30 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733799990403 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733799990403 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733799990403 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1733799990403 ""}
