// Seed: 1355422018
module module_0;
  logic id_1;
  ;
  tri1 id_2 = id_2 ? 1 : id_2;
  module_2 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_2,
      id_2
  );
  assign id_1 = -1;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input  wand id_0,
    input  tri0 id_1,
    output tri0 id_2
);
  parameter id_4 = -1;
  always disable id_5;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  assign module_0.id_2 = 0;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_6;
  ;
endmodule
