// Seed: 2885954493
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output id_8;
  inout id_7;
  input id_6;
  inout id_5;
  inout id_4;
  inout id_3;
  inout id_2;
  input id_1;
  always @(posedge id_5) begin
    if (id_7 ^ 1) begin
      id_4 <= 1 || 1'd0;
    end
  end
endmodule
