// Seed: 2717622135
module module_0 (
    output supply1 id_0,
    input tri id_1,
    input wire id_2
    , id_8,
    output wor id_3,
    output supply0 id_4,
    output supply0 id_5,
    input uwire id_6
);
endmodule
module module_1 #(
    parameter id_3 = 32'd9,
    parameter id_7 = 32'd58
) (
    input wire id_0,
    input wor id_1,
    output tri id_2,
    output supply1 _id_3,
    output supply1 id_4,
    output tri0 id_5,
    output wand id_6,
    output wor _id_7
);
  logic id_9[{  -1 'b0 {  1 'd0 +  -1  -  id_7  }  } : -1  -  id_3];
  ;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_0,
      id_2,
      id_6,
      id_4,
      id_1
  );
  wire id_10, id_11, id_12;
endmodule
