Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Apr 24 21:33:32 2024
| Host         : FlightSim2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (22)
7. checking multiple_clock (99)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (99)
-------------------------------
 There are 99 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.215        0.000                      0                  192        0.146        0.000                      0                  192        2.000        0.000                       0                   105  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK_I                   {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0    {0.000 3.367}        6.734           148.500         
  clkfbout_clk_wiz_0    {0.000 20.000}       40.000          25.000          
sys_clk_pin             {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0_1  {0.000 3.367}        6.734           148.500         
  clkfbout_clk_wiz_0_1  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_I                                                                                                                                                                     2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          1.215        0.000                      0                  192        0.261        0.000                      0                  192        2.867        0.000                       0                   101  
  clkfbout_clk_wiz_0                                                                                                                                                     37.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        1.217        0.000                      0                  192        0.261        0.000                      0                  192        2.867        0.000                       0                   101  
  clkfbout_clk_wiz_0_1                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          1.215        0.000                      0                  192        0.146        0.000                      0                  192  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        1.215        0.000                      0                  192        0.146        0.000                      0                  192  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_I
  To Clock:  CLK_I

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_I
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK_I }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.215ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.867ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.215ns  (required time - arrival time)
  Source:                 box_y_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.260ns  (logic 2.388ns (45.403%)  route 2.872ns (54.597%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.628ns = ( 5.106 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.997ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          1.695    -0.997    pxl_clk
    SLICE_X28Y62         FDRE                                         r  box_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.541 r  box_y_reg_reg[2]/Q
                         net (fo=5, routed)           0.628     0.087    box_y_reg_reg[2]
    SLICE_X28Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.743 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.743    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.857 r  vga_red_reg_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.000     0.857    vga_red_reg_reg[3]_i_65_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.191 r  vga_red_reg_reg[3]_i_64/O[1]
                         net (fo=1, routed)           0.454     1.645    plusOp4[11]
    SLICE_X27Y67         LUT2 (Prop_lut2_I1_O)        0.303     1.948 r  vga_red_reg[3]_i_28/O
                         net (fo=1, routed)           0.000     1.948    vga_red_reg[3]_i_28_n_0
    SLICE_X27Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.349 r  vga_red_reg_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           1.026     3.374    vga_red_reg_reg[3]_i_6_n_0
    SLICE_X30Y69         LUT6 (Prop_lut6_I4_O)        0.124     3.498 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.764     4.262    vga_green[3]
    SLICE_X27Y62         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          1.517     5.106    pxl_clk
    SLICE_X27Y62         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica/C
                         clock pessimism              0.567     5.673    
                         clock uncertainty           -0.115     5.558    
    SLICE_X27Y62         FDRE (Setup_fdre_C_D)       -0.081     5.477    vga_red_reg_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          5.477    
                         arrival time                          -4.262    
  -------------------------------------------------------------------
                         slack                                  1.215    

Slack (MET) :             1.232ns  (required time - arrival time)
  Source:                 box_y_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.256ns  (logic 2.388ns (45.430%)  route 2.868ns (54.570%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.628ns = ( 5.106 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.997ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          1.695    -0.997    pxl_clk
    SLICE_X28Y62         FDRE                                         r  box_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.541 r  box_y_reg_reg[2]/Q
                         net (fo=5, routed)           0.628     0.087    box_y_reg_reg[2]
    SLICE_X28Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.743 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.743    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.857 r  vga_red_reg_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.000     0.857    vga_red_reg_reg[3]_i_65_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.191 r  vga_red_reg_reg[3]_i_64/O[1]
                         net (fo=1, routed)           0.454     1.645    plusOp4[11]
    SLICE_X27Y67         LUT2 (Prop_lut2_I1_O)        0.303     1.948 r  vga_red_reg[3]_i_28/O
                         net (fo=1, routed)           0.000     1.948    vga_red_reg[3]_i_28_n_0
    SLICE_X27Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.349 r  vga_red_reg_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           1.026     3.374    vga_red_reg_reg[3]_i_6_n_0
    SLICE_X30Y69         LUT6 (Prop_lut6_I4_O)        0.124     3.498 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.761     4.259    vga_green[3]
    SLICE_X27Y62         FDRE                                         r  vga_red_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          1.517     5.106    pxl_clk
    SLICE_X27Y62         FDRE                                         r  vga_red_reg_reg[3]/C
                         clock pessimism              0.567     5.673    
                         clock uncertainty           -0.115     5.558    
    SLICE_X27Y62         FDRE (Setup_fdre_C_D)       -0.067     5.491    vga_red_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.491    
                         arrival time                          -4.259    
  -------------------------------------------------------------------
                         slack                                  1.232    

Slack (MET) :             1.235ns  (required time - arrival time)
  Source:                 box_y_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_10/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.260ns  (logic 2.388ns (45.403%)  route 2.872ns (54.597%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.628ns = ( 5.106 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.997ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          1.695    -0.997    pxl_clk
    SLICE_X28Y62         FDRE                                         r  box_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.541 r  box_y_reg_reg[2]/Q
                         net (fo=5, routed)           0.628     0.087    box_y_reg_reg[2]
    SLICE_X28Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.743 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.743    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.857 r  vga_red_reg_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.000     0.857    vga_red_reg_reg[3]_i_65_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.191 r  vga_red_reg_reg[3]_i_64/O[1]
                         net (fo=1, routed)           0.454     1.645    plusOp4[11]
    SLICE_X27Y67         LUT2 (Prop_lut2_I1_O)        0.303     1.948 r  vga_red_reg[3]_i_28/O
                         net (fo=1, routed)           0.000     1.948    vga_red_reg[3]_i_28_n_0
    SLICE_X27Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.349 r  vga_red_reg_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           1.026     3.374    vga_red_reg_reg[3]_i_6_n_0
    SLICE_X30Y69         LUT6 (Prop_lut6_I4_O)        0.124     3.498 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.764     4.262    vga_green[3]
    SLICE_X27Y62         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          1.517     5.106    pxl_clk
    SLICE_X27Y62         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_10/C
                         clock pessimism              0.567     5.673    
                         clock uncertainty           -0.115     5.558    
    SLICE_X27Y62         FDRE (Setup_fdre_C_D)       -0.061     5.497    vga_red_reg_reg[3]_lopt_replica_10
  -------------------------------------------------------------------
                         required time                          5.497    
                         arrival time                          -4.262    
  -------------------------------------------------------------------
                         slack                                  1.235    

Slack (MET) :             1.246ns  (required time - arrival time)
  Source:                 box_y_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_7/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.308ns  (logic 2.388ns (44.992%)  route 2.920ns (55.008%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.637ns = ( 5.097 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.997ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          1.695    -0.997    pxl_clk
    SLICE_X28Y62         FDRE                                         r  box_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.541 r  box_y_reg_reg[2]/Q
                         net (fo=5, routed)           0.628     0.087    box_y_reg_reg[2]
    SLICE_X28Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.743 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.743    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.857 r  vga_red_reg_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.000     0.857    vga_red_reg_reg[3]_i_65_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.191 r  vga_red_reg_reg[3]_i_64/O[1]
                         net (fo=1, routed)           0.454     1.645    plusOp4[11]
    SLICE_X27Y67         LUT2 (Prop_lut2_I1_O)        0.303     1.948 r  vga_red_reg[3]_i_28/O
                         net (fo=1, routed)           0.000     1.948    vga_red_reg[3]_i_28_n_0
    SLICE_X27Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.349 r  vga_red_reg_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           1.026     3.374    vga_red_reg_reg[3]_i_6_n_0
    SLICE_X30Y69         LUT6 (Prop_lut6_I4_O)        0.124     3.498 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.812     4.310    vga_green[3]
    SLICE_X30Y74         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          1.508     5.097    pxl_clk
    SLICE_X30Y74         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_7/C
                         clock pessimism              0.602     5.699    
                         clock uncertainty           -0.115     5.584    
    SLICE_X30Y74         FDRE (Setup_fdre_C_D)       -0.028     5.556    vga_red_reg_reg[3]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                          5.556    
                         arrival time                          -4.310    
  -------------------------------------------------------------------
                         slack                                  1.246    

Slack (MET) :             1.246ns  (required time - arrival time)
  Source:                 box_y_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_8/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.308ns  (logic 2.388ns (44.992%)  route 2.920ns (55.008%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.637ns = ( 5.097 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.997ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          1.695    -0.997    pxl_clk
    SLICE_X28Y62         FDRE                                         r  box_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.541 r  box_y_reg_reg[2]/Q
                         net (fo=5, routed)           0.628     0.087    box_y_reg_reg[2]
    SLICE_X28Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.743 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.743    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.857 r  vga_red_reg_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.000     0.857    vga_red_reg_reg[3]_i_65_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.191 r  vga_red_reg_reg[3]_i_64/O[1]
                         net (fo=1, routed)           0.454     1.645    plusOp4[11]
    SLICE_X27Y67         LUT2 (Prop_lut2_I1_O)        0.303     1.948 r  vga_red_reg[3]_i_28/O
                         net (fo=1, routed)           0.000     1.948    vga_red_reg[3]_i_28_n_0
    SLICE_X27Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.349 r  vga_red_reg_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           1.026     3.374    vga_red_reg_reg[3]_i_6_n_0
    SLICE_X30Y69         LUT6 (Prop_lut6_I4_O)        0.124     3.498 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.812     4.310    vga_green[3]
    SLICE_X30Y74         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          1.508     5.097    pxl_clk
    SLICE_X30Y74         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_8/C
                         clock pessimism              0.602     5.699    
                         clock uncertainty           -0.115     5.584    
    SLICE_X30Y74         FDRE (Setup_fdre_C_D)       -0.028     5.556    vga_red_reg_reg[3]_lopt_replica_8
  -------------------------------------------------------------------
                         required time                          5.556    
                         arrival time                          -4.310    
  -------------------------------------------------------------------
                         slack                                  1.246    

Slack (MET) :             1.249ns  (required time - arrival time)
  Source:                 box_y_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_11/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.248ns  (logic 2.388ns (45.501%)  route 2.860ns (54.499%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.628ns = ( 5.106 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.997ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          1.695    -0.997    pxl_clk
    SLICE_X28Y62         FDRE                                         r  box_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.541 r  box_y_reg_reg[2]/Q
                         net (fo=5, routed)           0.628     0.087    box_y_reg_reg[2]
    SLICE_X28Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.743 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.743    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.857 r  vga_red_reg_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.000     0.857    vga_red_reg_reg[3]_i_65_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.191 r  vga_red_reg_reg[3]_i_64/O[1]
                         net (fo=1, routed)           0.454     1.645    plusOp4[11]
    SLICE_X27Y67         LUT2 (Prop_lut2_I1_O)        0.303     1.948 r  vga_red_reg[3]_i_28/O
                         net (fo=1, routed)           0.000     1.948    vga_red_reg[3]_i_28_n_0
    SLICE_X27Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.349 r  vga_red_reg_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           1.026     3.374    vga_red_reg_reg[3]_i_6_n_0
    SLICE_X30Y69         LUT6 (Prop_lut6_I4_O)        0.124     3.498 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.753     4.251    vga_green[3]
    SLICE_X27Y62         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_11/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          1.517     5.106    pxl_clk
    SLICE_X27Y62         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_11/C
                         clock pessimism              0.567     5.673    
                         clock uncertainty           -0.115     5.558    
    SLICE_X27Y62         FDRE (Setup_fdre_C_D)       -0.058     5.500    vga_red_reg_reg[3]_lopt_replica_11
  -------------------------------------------------------------------
                         required time                          5.500    
                         arrival time                          -4.251    
  -------------------------------------------------------------------
                         slack                                  1.249    

Slack (MET) :             1.268ns  (required time - arrival time)
  Source:                 box_y_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.256ns  (logic 2.388ns (45.430%)  route 2.868ns (54.570%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.628ns = ( 5.106 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.997ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          1.695    -0.997    pxl_clk
    SLICE_X28Y62         FDRE                                         r  box_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.541 r  box_y_reg_reg[2]/Q
                         net (fo=5, routed)           0.628     0.087    box_y_reg_reg[2]
    SLICE_X28Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.743 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.743    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.857 r  vga_red_reg_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.000     0.857    vga_red_reg_reg[3]_i_65_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.191 r  vga_red_reg_reg[3]_i_64/O[1]
                         net (fo=1, routed)           0.454     1.645    plusOp4[11]
    SLICE_X27Y67         LUT2 (Prop_lut2_I1_O)        0.303     1.948 r  vga_red_reg[3]_i_28/O
                         net (fo=1, routed)           0.000     1.948    vga_red_reg[3]_i_28_n_0
    SLICE_X27Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.349 r  vga_red_reg_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           1.026     3.374    vga_red_reg_reg[3]_i_6_n_0
    SLICE_X30Y69         LUT6 (Prop_lut6_I4_O)        0.124     3.498 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.761     4.259    vga_green[3]
    SLICE_X26Y62         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          1.517     5.106    pxl_clk
    SLICE_X26Y62         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_2/C
                         clock pessimism              0.567     5.673    
                         clock uncertainty           -0.115     5.558    
    SLICE_X26Y62         FDRE (Setup_fdre_C_D)       -0.031     5.527    vga_red_reg_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          5.527    
                         arrival time                          -4.259    
  -------------------------------------------------------------------
                         slack                                  1.268    

Slack (MET) :             1.269ns  (required time - arrival time)
  Source:                 box_y_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.259ns  (logic 2.388ns (45.412%)  route 2.871ns (54.588%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.628ns = ( 5.106 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.997ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          1.695    -0.997    pxl_clk
    SLICE_X28Y62         FDRE                                         r  box_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.541 r  box_y_reg_reg[2]/Q
                         net (fo=5, routed)           0.628     0.087    box_y_reg_reg[2]
    SLICE_X28Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.743 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.743    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.857 r  vga_red_reg_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.000     0.857    vga_red_reg_reg[3]_i_65_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.191 r  vga_red_reg_reg[3]_i_64/O[1]
                         net (fo=1, routed)           0.454     1.645    plusOp4[11]
    SLICE_X27Y67         LUT2 (Prop_lut2_I1_O)        0.303     1.948 r  vga_red_reg[3]_i_28/O
                         net (fo=1, routed)           0.000     1.948    vga_red_reg[3]_i_28_n_0
    SLICE_X27Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.349 r  vga_red_reg_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           1.026     3.374    vga_red_reg_reg[3]_i_6_n_0
    SLICE_X30Y69         LUT6 (Prop_lut6_I4_O)        0.124     3.498 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.763     4.261    vga_green[3]
    SLICE_X26Y62         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          1.517     5.106    pxl_clk
    SLICE_X26Y62         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_4/C
                         clock pessimism              0.567     5.673    
                         clock uncertainty           -0.115     5.558    
    SLICE_X26Y62         FDRE (Setup_fdre_C_D)       -0.028     5.530    vga_red_reg_reg[3]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                          5.530    
                         arrival time                          -4.261    
  -------------------------------------------------------------------
                         slack                                  1.269    

Slack (MET) :             1.279ns  (required time - arrival time)
  Source:                 box_y_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_9/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.248ns  (logic 2.388ns (45.501%)  route 2.860ns (54.499%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.628ns = ( 5.106 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.997ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          1.695    -0.997    pxl_clk
    SLICE_X28Y62         FDRE                                         r  box_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.541 r  box_y_reg_reg[2]/Q
                         net (fo=5, routed)           0.628     0.087    box_y_reg_reg[2]
    SLICE_X28Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.743 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.743    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.857 r  vga_red_reg_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.000     0.857    vga_red_reg_reg[3]_i_65_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.191 r  vga_red_reg_reg[3]_i_64/O[1]
                         net (fo=1, routed)           0.454     1.645    plusOp4[11]
    SLICE_X27Y67         LUT2 (Prop_lut2_I1_O)        0.303     1.948 r  vga_red_reg[3]_i_28/O
                         net (fo=1, routed)           0.000     1.948    vga_red_reg[3]_i_28_n_0
    SLICE_X27Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.349 r  vga_red_reg_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           1.026     3.374    vga_red_reg_reg[3]_i_6_n_0
    SLICE_X30Y69         LUT6 (Prop_lut6_I4_O)        0.124     3.498 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.753     4.251    vga_green[3]
    SLICE_X26Y62         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_9/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          1.517     5.106    pxl_clk
    SLICE_X26Y62         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_9/C
                         clock pessimism              0.567     5.673    
                         clock uncertainty           -0.115     5.558    
    SLICE_X26Y62         FDRE (Setup_fdre_C_D)       -0.028     5.530    vga_red_reg_reg[3]_lopt_replica_9
  -------------------------------------------------------------------
                         required time                          5.530    
                         arrival time                          -4.251    
  -------------------------------------------------------------------
                         slack                                  1.279    

Slack (MET) :             1.321ns  (required time - arrival time)
  Source:                 box_y_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.189ns  (logic 2.388ns (46.020%)  route 2.801ns (53.980%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.628ns = ( 5.106 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.997ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          1.695    -0.997    pxl_clk
    SLICE_X28Y62         FDRE                                         r  box_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.541 r  box_y_reg_reg[2]/Q
                         net (fo=5, routed)           0.628     0.087    box_y_reg_reg[2]
    SLICE_X28Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.743 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.743    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.857 r  vga_red_reg_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.000     0.857    vga_red_reg_reg[3]_i_65_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.191 r  vga_red_reg_reg[3]_i_64/O[1]
                         net (fo=1, routed)           0.454     1.645    plusOp4[11]
    SLICE_X27Y67         LUT2 (Prop_lut2_I1_O)        0.303     1.948 r  vga_red_reg[3]_i_28/O
                         net (fo=1, routed)           0.000     1.948    vga_red_reg[3]_i_28_n_0
    SLICE_X27Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.349 r  vga_red_reg_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           1.026     3.374    vga_red_reg_reg[3]_i_6_n_0
    SLICE_X30Y69         LUT6 (Prop_lut6_I4_O)        0.124     3.498 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.694     4.192    vga_green[3]
    SLICE_X26Y62         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          1.517     5.106    pxl_clk
    SLICE_X26Y62         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_3/C
                         clock pessimism              0.567     5.673    
                         clock uncertainty           -0.115     5.558    
    SLICE_X26Y62         FDRE (Setup_fdre_C_D)       -0.045     5.513    vga_red_reg_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                          5.513    
                         arrival time                          -4.192    
  -------------------------------------------------------------------
                         slack                                  1.321    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 test_output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            test_output_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.246ns (61.640%)  route 0.153ns (38.360%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          0.717    -0.490    pxl_clk
    SLICE_X112Y107       FDRE                                         r  test_output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y107       FDRE (Prop_fdre_C_Q)         0.148    -0.342 r  test_output_reg[2]/Q
                         net (fo=6, routed)           0.153    -0.189    testOutput_OBUF[2]
    SLICE_X112Y106       LUT6 (Prop_lut6_I1_O)        0.098    -0.091 r  test_output[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.091    plusOp[5]
    SLICE_X112Y106       FDRE                                         r  test_output_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          0.994    -0.721    pxl_clk
    SLICE_X112Y106       FDRE                                         r  test_output_reg[5]/C
                         clock pessimism              0.248    -0.473    
    SLICE_X112Y106       FDRE (Hold_fdre_C_D)         0.121    -0.352    test_output_reg[5]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 test_output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            test_output_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          0.717    -0.490    pxl_clk
    SLICE_X112Y107       FDRE                                         r  test_output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y107       FDRE (Prop_fdre_C_Q)         0.164    -0.326 r  test_output_reg[1]/Q
                         net (fo=7, routed)           0.186    -0.140    testOutput_OBUF[1]
    SLICE_X112Y107       LUT3 (Prop_lut3_I0_O)        0.043    -0.097 r  test_output[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.097    plusOp[2]
    SLICE_X112Y107       FDRE                                         r  test_output_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          0.993    -0.722    pxl_clk
    SLICE_X112Y107       FDRE                                         r  test_output_reg[2]/C
                         clock pessimism              0.232    -0.490    
    SLICE_X112Y107       FDRE (Hold_fdre_C_D)         0.131    -0.359    test_output_reg[2]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 test_output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            test_output_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          0.717    -0.490    pxl_clk
    SLICE_X112Y107       FDRE                                         r  test_output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y107       FDRE (Prop_fdre_C_Q)         0.164    -0.326 r  test_output_reg[1]/Q
                         net (fo=7, routed)           0.186    -0.140    testOutput_OBUF[1]
    SLICE_X112Y107       LUT5 (Prop_lut5_I1_O)        0.043    -0.097 r  test_output[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.097    plusOp[4]
    SLICE_X112Y107       FDRE                                         r  test_output_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          0.993    -0.722    pxl_clk
    SLICE_X112Y107       FDRE                                         r  test_output_reg[4]/C
                         clock pessimism              0.232    -0.490    
    SLICE_X112Y107       FDRE (Hold_fdre_C_D)         0.131    -0.359    test_output_reg[4]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 h_cntr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_cntr_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          0.569    -0.639    pxl_clk
    SLICE_X31Y68         FDRE                                         r  h_cntr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.498 r  h_cntr_reg_reg[7]/Q
                         net (fo=10, routed)          0.120    -0.377    p_0_in3_in
    SLICE_X31Y68         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.269 r  h_cntr_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.269    h_cntr_reg_reg[4]_i_1_n_4
    SLICE_X31Y68         FDRE                                         r  h_cntr_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          0.835    -0.880    pxl_clk
    SLICE_X31Y68         FDRE                                         r  h_cntr_reg_reg[7]/C
                         clock pessimism              0.242    -0.639    
    SLICE_X31Y68         FDRE (Hold_fdre_C_D)         0.105    -0.534    h_cntr_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 box_cntr_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_cntr_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          0.553    -0.655    pxl_clk
    SLICE_X32Y66         FDRE                                         r  box_cntr_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.491 r  box_cntr_reg_reg[22]/Q
                         net (fo=2, routed)           0.125    -0.365    box_cntr_reg_reg[22]
    SLICE_X32Y66         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.255 r  box_cntr_reg_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.255    box_cntr_reg_reg[20]_i_1_n_5
    SLICE_X32Y66         FDRE                                         r  box_cntr_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          0.818    -0.897    pxl_clk
    SLICE_X32Y66         FDRE                                         r  box_cntr_reg_reg[22]/C
                         clock pessimism              0.243    -0.655    
    SLICE_X32Y66         FDRE (Hold_fdre_C_D)         0.134    -0.521    box_cntr_reg_reg[22]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 box_cntr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_cntr_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          0.554    -0.654    pxl_clk
    SLICE_X32Y63         FDRE                                         r  box_cntr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.490 r  box_cntr_reg_reg[10]/Q
                         net (fo=2, routed)           0.125    -0.364    box_cntr_reg_reg[10]
    SLICE_X32Y63         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.254 r  box_cntr_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.254    box_cntr_reg_reg[8]_i_1_n_5
    SLICE_X32Y63         FDRE                                         r  box_cntr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          0.820    -0.895    pxl_clk
    SLICE_X32Y63         FDRE                                         r  box_cntr_reg_reg[10]/C
                         clock pessimism              0.242    -0.654    
    SLICE_X32Y63         FDRE (Hold_fdre_C_D)         0.134    -0.520    box_cntr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 test_output_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            test_output_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.207ns (52.193%)  route 0.190ns (47.807%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          0.718    -0.489    pxl_clk
    SLICE_X112Y106       FDRE                                         r  test_output_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y106       FDRE (Prop_fdre_C_Q)         0.164    -0.325 r  test_output_reg[6]/Q
                         net (fo=4, routed)           0.190    -0.135    testOutput_OBUF[6]
    SLICE_X112Y106       LUT3 (Prop_lut3_I0_O)        0.043    -0.092 r  test_output[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.092    plusOp[7]
    SLICE_X112Y106       FDRE                                         r  test_output_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          0.994    -0.721    pxl_clk
    SLICE_X112Y106       FDRE                                         r  test_output_reg[7]/C
                         clock pessimism              0.232    -0.489    
    SLICE_X112Y106       FDRE (Hold_fdre_C_D)         0.131    -0.358    test_output_reg[7]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 box_cntr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_cntr_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          0.555    -0.653    pxl_clk
    SLICE_X32Y62         FDRE                                         r  box_cntr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.489 r  box_cntr_reg_reg[6]/Q
                         net (fo=2, routed)           0.126    -0.363    box_cntr_reg_reg[6]
    SLICE_X32Y62         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.253 r  box_cntr_reg_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.253    box_cntr_reg_reg[4]_i_1_n_5
    SLICE_X32Y62         FDRE                                         r  box_cntr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          0.821    -0.894    pxl_clk
    SLICE_X32Y62         FDRE                                         r  box_cntr_reg_reg[6]/C
                         clock pessimism              0.242    -0.653    
    SLICE_X32Y62         FDRE (Hold_fdre_C_D)         0.134    -0.519    box_cntr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 box_cntr_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_cntr_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          0.554    -0.654    pxl_clk
    SLICE_X32Y64         FDRE                                         r  box_cntr_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y64         FDRE (Prop_fdre_C_Q)         0.164    -0.490 r  box_cntr_reg_reg[14]/Q
                         net (fo=2, routed)           0.126    -0.364    box_cntr_reg_reg[14]
    SLICE_X32Y64         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.254 r  box_cntr_reg_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.254    box_cntr_reg_reg[12]_i_1_n_5
    SLICE_X32Y64         FDRE                                         r  box_cntr_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          0.820    -0.895    pxl_clk
    SLICE_X32Y64         FDRE                                         r  box_cntr_reg_reg[14]/C
                         clock pessimism              0.242    -0.654    
    SLICE_X32Y64         FDRE (Hold_fdre_C_D)         0.134    -0.520    box_cntr_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 v_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_sync_dly_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.789%)  route 0.172ns (51.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.883ns
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          0.569    -0.639    pxl_clk
    SLICE_X30Y68         FDRE                                         r  v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y68         FDRE (Prop_fdre_C_Q)         0.164    -0.475 r  v_sync_reg_reg/Q
                         net (fo=1, routed)           0.172    -0.302    v_sync_reg
    SLICE_X30Y71         FDRE                                         r  v_sync_dly_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          0.832    -0.883    pxl_clk
    SLICE_X30Y71         FDRE                                         r  v_sync_dly_reg_reg/C
                         clock pessimism              0.256    -0.628    
    SLICE_X30Y71         FDRE (Hold_fdre_C_D)         0.059    -0.569    v_sync_dly_reg_reg
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { clk_div_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.734       4.579      BUFGCTRL_X0Y16   clk_div_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.734       5.485      MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X32Y61     box_cntr_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X32Y63     box_cntr_reg_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X32Y63     box_cntr_reg_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X32Y64     box_cntr_reg_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X32Y65     box_cntr_reg_reg[17]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X32Y65     box_cntr_reg_reg[18]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X32Y65     box_cntr_reg_reg[19]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X32Y61     box_cntr_reg_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.734       206.626    MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X32Y61     box_cntr_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X32Y61     box_cntr_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X32Y61     box_cntr_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X32Y61     box_cntr_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X32Y73     box_x_reg_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X32Y73     box_x_reg_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X32Y73     box_x_reg_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X32Y73     box_x_reg_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X32Y74     box_x_reg_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X32Y74     box_x_reg_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X32Y61     box_cntr_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X32Y65     box_cntr_reg_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X32Y65     box_cntr_reg_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X32Y65     box_cntr_reg_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X32Y61     box_cntr_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X32Y66     box_cntr_reg_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X32Y66     box_cntr_reg_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X32Y66     box_cntr_reg_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X32Y66     box_cntr_reg_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X32Y67     box_cntr_reg_reg[24]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   clk_div_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK_I }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.217ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.867ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.217ns  (required time - arrival time)
  Source:                 box_y_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.260ns  (logic 2.388ns (45.403%)  route 2.872ns (54.597%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.628ns = ( 5.106 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.997ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          1.695    -0.997    pxl_clk
    SLICE_X28Y62         FDRE                                         r  box_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.541 r  box_y_reg_reg[2]/Q
                         net (fo=5, routed)           0.628     0.087    box_y_reg_reg[2]
    SLICE_X28Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.743 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.743    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.857 r  vga_red_reg_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.000     0.857    vga_red_reg_reg[3]_i_65_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.191 r  vga_red_reg_reg[3]_i_64/O[1]
                         net (fo=1, routed)           0.454     1.645    plusOp4[11]
    SLICE_X27Y67         LUT2 (Prop_lut2_I1_O)        0.303     1.948 r  vga_red_reg[3]_i_28/O
                         net (fo=1, routed)           0.000     1.948    vga_red_reg[3]_i_28_n_0
    SLICE_X27Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.349 r  vga_red_reg_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           1.026     3.374    vga_red_reg_reg[3]_i_6_n_0
    SLICE_X30Y69         LUT6 (Prop_lut6_I4_O)        0.124     3.498 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.764     4.262    vga_green[3]
    SLICE_X27Y62         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          1.517     5.106    pxl_clk
    SLICE_X27Y62         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica/C
                         clock pessimism              0.567     5.673    
                         clock uncertainty           -0.113     5.560    
    SLICE_X27Y62         FDRE (Setup_fdre_C_D)       -0.081     5.479    vga_red_reg_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          5.479    
                         arrival time                          -4.262    
  -------------------------------------------------------------------
                         slack                                  1.217    

Slack (MET) :             1.234ns  (required time - arrival time)
  Source:                 box_y_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.256ns  (logic 2.388ns (45.430%)  route 2.868ns (54.570%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.628ns = ( 5.106 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.997ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          1.695    -0.997    pxl_clk
    SLICE_X28Y62         FDRE                                         r  box_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.541 r  box_y_reg_reg[2]/Q
                         net (fo=5, routed)           0.628     0.087    box_y_reg_reg[2]
    SLICE_X28Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.743 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.743    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.857 r  vga_red_reg_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.000     0.857    vga_red_reg_reg[3]_i_65_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.191 r  vga_red_reg_reg[3]_i_64/O[1]
                         net (fo=1, routed)           0.454     1.645    plusOp4[11]
    SLICE_X27Y67         LUT2 (Prop_lut2_I1_O)        0.303     1.948 r  vga_red_reg[3]_i_28/O
                         net (fo=1, routed)           0.000     1.948    vga_red_reg[3]_i_28_n_0
    SLICE_X27Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.349 r  vga_red_reg_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           1.026     3.374    vga_red_reg_reg[3]_i_6_n_0
    SLICE_X30Y69         LUT6 (Prop_lut6_I4_O)        0.124     3.498 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.761     4.259    vga_green[3]
    SLICE_X27Y62         FDRE                                         r  vga_red_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          1.517     5.106    pxl_clk
    SLICE_X27Y62         FDRE                                         r  vga_red_reg_reg[3]/C
                         clock pessimism              0.567     5.673    
                         clock uncertainty           -0.113     5.560    
    SLICE_X27Y62         FDRE (Setup_fdre_C_D)       -0.067     5.493    vga_red_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.493    
                         arrival time                          -4.259    
  -------------------------------------------------------------------
                         slack                                  1.234    

Slack (MET) :             1.237ns  (required time - arrival time)
  Source:                 box_y_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_10/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.260ns  (logic 2.388ns (45.403%)  route 2.872ns (54.597%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.628ns = ( 5.106 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.997ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          1.695    -0.997    pxl_clk
    SLICE_X28Y62         FDRE                                         r  box_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.541 r  box_y_reg_reg[2]/Q
                         net (fo=5, routed)           0.628     0.087    box_y_reg_reg[2]
    SLICE_X28Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.743 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.743    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.857 r  vga_red_reg_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.000     0.857    vga_red_reg_reg[3]_i_65_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.191 r  vga_red_reg_reg[3]_i_64/O[1]
                         net (fo=1, routed)           0.454     1.645    plusOp4[11]
    SLICE_X27Y67         LUT2 (Prop_lut2_I1_O)        0.303     1.948 r  vga_red_reg[3]_i_28/O
                         net (fo=1, routed)           0.000     1.948    vga_red_reg[3]_i_28_n_0
    SLICE_X27Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.349 r  vga_red_reg_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           1.026     3.374    vga_red_reg_reg[3]_i_6_n_0
    SLICE_X30Y69         LUT6 (Prop_lut6_I4_O)        0.124     3.498 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.764     4.262    vga_green[3]
    SLICE_X27Y62         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          1.517     5.106    pxl_clk
    SLICE_X27Y62         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_10/C
                         clock pessimism              0.567     5.673    
                         clock uncertainty           -0.113     5.560    
    SLICE_X27Y62         FDRE (Setup_fdre_C_D)       -0.061     5.499    vga_red_reg_reg[3]_lopt_replica_10
  -------------------------------------------------------------------
                         required time                          5.499    
                         arrival time                          -4.262    
  -------------------------------------------------------------------
                         slack                                  1.237    

Slack (MET) :             1.248ns  (required time - arrival time)
  Source:                 box_y_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_7/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.308ns  (logic 2.388ns (44.992%)  route 2.920ns (55.008%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.637ns = ( 5.097 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.997ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          1.695    -0.997    pxl_clk
    SLICE_X28Y62         FDRE                                         r  box_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.541 r  box_y_reg_reg[2]/Q
                         net (fo=5, routed)           0.628     0.087    box_y_reg_reg[2]
    SLICE_X28Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.743 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.743    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.857 r  vga_red_reg_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.000     0.857    vga_red_reg_reg[3]_i_65_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.191 r  vga_red_reg_reg[3]_i_64/O[1]
                         net (fo=1, routed)           0.454     1.645    plusOp4[11]
    SLICE_X27Y67         LUT2 (Prop_lut2_I1_O)        0.303     1.948 r  vga_red_reg[3]_i_28/O
                         net (fo=1, routed)           0.000     1.948    vga_red_reg[3]_i_28_n_0
    SLICE_X27Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.349 r  vga_red_reg_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           1.026     3.374    vga_red_reg_reg[3]_i_6_n_0
    SLICE_X30Y69         LUT6 (Prop_lut6_I4_O)        0.124     3.498 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.812     4.310    vga_green[3]
    SLICE_X30Y74         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          1.508     5.097    pxl_clk
    SLICE_X30Y74         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_7/C
                         clock pessimism              0.602     5.699    
                         clock uncertainty           -0.113     5.586    
    SLICE_X30Y74         FDRE (Setup_fdre_C_D)       -0.028     5.558    vga_red_reg_reg[3]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                          5.558    
                         arrival time                          -4.310    
  -------------------------------------------------------------------
                         slack                                  1.248    

Slack (MET) :             1.248ns  (required time - arrival time)
  Source:                 box_y_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_8/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.308ns  (logic 2.388ns (44.992%)  route 2.920ns (55.008%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.637ns = ( 5.097 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.997ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          1.695    -0.997    pxl_clk
    SLICE_X28Y62         FDRE                                         r  box_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.541 r  box_y_reg_reg[2]/Q
                         net (fo=5, routed)           0.628     0.087    box_y_reg_reg[2]
    SLICE_X28Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.743 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.743    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.857 r  vga_red_reg_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.000     0.857    vga_red_reg_reg[3]_i_65_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.191 r  vga_red_reg_reg[3]_i_64/O[1]
                         net (fo=1, routed)           0.454     1.645    plusOp4[11]
    SLICE_X27Y67         LUT2 (Prop_lut2_I1_O)        0.303     1.948 r  vga_red_reg[3]_i_28/O
                         net (fo=1, routed)           0.000     1.948    vga_red_reg[3]_i_28_n_0
    SLICE_X27Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.349 r  vga_red_reg_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           1.026     3.374    vga_red_reg_reg[3]_i_6_n_0
    SLICE_X30Y69         LUT6 (Prop_lut6_I4_O)        0.124     3.498 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.812     4.310    vga_green[3]
    SLICE_X30Y74         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          1.508     5.097    pxl_clk
    SLICE_X30Y74         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_8/C
                         clock pessimism              0.602     5.699    
                         clock uncertainty           -0.113     5.586    
    SLICE_X30Y74         FDRE (Setup_fdre_C_D)       -0.028     5.558    vga_red_reg_reg[3]_lopt_replica_8
  -------------------------------------------------------------------
                         required time                          5.558    
                         arrival time                          -4.310    
  -------------------------------------------------------------------
                         slack                                  1.248    

Slack (MET) :             1.251ns  (required time - arrival time)
  Source:                 box_y_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_11/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.248ns  (logic 2.388ns (45.501%)  route 2.860ns (54.499%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.628ns = ( 5.106 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.997ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          1.695    -0.997    pxl_clk
    SLICE_X28Y62         FDRE                                         r  box_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.541 r  box_y_reg_reg[2]/Q
                         net (fo=5, routed)           0.628     0.087    box_y_reg_reg[2]
    SLICE_X28Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.743 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.743    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.857 r  vga_red_reg_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.000     0.857    vga_red_reg_reg[3]_i_65_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.191 r  vga_red_reg_reg[3]_i_64/O[1]
                         net (fo=1, routed)           0.454     1.645    plusOp4[11]
    SLICE_X27Y67         LUT2 (Prop_lut2_I1_O)        0.303     1.948 r  vga_red_reg[3]_i_28/O
                         net (fo=1, routed)           0.000     1.948    vga_red_reg[3]_i_28_n_0
    SLICE_X27Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.349 r  vga_red_reg_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           1.026     3.374    vga_red_reg_reg[3]_i_6_n_0
    SLICE_X30Y69         LUT6 (Prop_lut6_I4_O)        0.124     3.498 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.753     4.251    vga_green[3]
    SLICE_X27Y62         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_11/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          1.517     5.106    pxl_clk
    SLICE_X27Y62         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_11/C
                         clock pessimism              0.567     5.673    
                         clock uncertainty           -0.113     5.560    
    SLICE_X27Y62         FDRE (Setup_fdre_C_D)       -0.058     5.502    vga_red_reg_reg[3]_lopt_replica_11
  -------------------------------------------------------------------
                         required time                          5.502    
                         arrival time                          -4.251    
  -------------------------------------------------------------------
                         slack                                  1.251    

Slack (MET) :             1.270ns  (required time - arrival time)
  Source:                 box_y_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.256ns  (logic 2.388ns (45.430%)  route 2.868ns (54.570%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.628ns = ( 5.106 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.997ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          1.695    -0.997    pxl_clk
    SLICE_X28Y62         FDRE                                         r  box_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.541 r  box_y_reg_reg[2]/Q
                         net (fo=5, routed)           0.628     0.087    box_y_reg_reg[2]
    SLICE_X28Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.743 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.743    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.857 r  vga_red_reg_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.000     0.857    vga_red_reg_reg[3]_i_65_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.191 r  vga_red_reg_reg[3]_i_64/O[1]
                         net (fo=1, routed)           0.454     1.645    plusOp4[11]
    SLICE_X27Y67         LUT2 (Prop_lut2_I1_O)        0.303     1.948 r  vga_red_reg[3]_i_28/O
                         net (fo=1, routed)           0.000     1.948    vga_red_reg[3]_i_28_n_0
    SLICE_X27Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.349 r  vga_red_reg_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           1.026     3.374    vga_red_reg_reg[3]_i_6_n_0
    SLICE_X30Y69         LUT6 (Prop_lut6_I4_O)        0.124     3.498 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.761     4.259    vga_green[3]
    SLICE_X26Y62         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          1.517     5.106    pxl_clk
    SLICE_X26Y62         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_2/C
                         clock pessimism              0.567     5.673    
                         clock uncertainty           -0.113     5.560    
    SLICE_X26Y62         FDRE (Setup_fdre_C_D)       -0.031     5.529    vga_red_reg_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          5.529    
                         arrival time                          -4.259    
  -------------------------------------------------------------------
                         slack                                  1.270    

Slack (MET) :             1.271ns  (required time - arrival time)
  Source:                 box_y_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.259ns  (logic 2.388ns (45.412%)  route 2.871ns (54.588%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.628ns = ( 5.106 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.997ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          1.695    -0.997    pxl_clk
    SLICE_X28Y62         FDRE                                         r  box_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.541 r  box_y_reg_reg[2]/Q
                         net (fo=5, routed)           0.628     0.087    box_y_reg_reg[2]
    SLICE_X28Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.743 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.743    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.857 r  vga_red_reg_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.000     0.857    vga_red_reg_reg[3]_i_65_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.191 r  vga_red_reg_reg[3]_i_64/O[1]
                         net (fo=1, routed)           0.454     1.645    plusOp4[11]
    SLICE_X27Y67         LUT2 (Prop_lut2_I1_O)        0.303     1.948 r  vga_red_reg[3]_i_28/O
                         net (fo=1, routed)           0.000     1.948    vga_red_reg[3]_i_28_n_0
    SLICE_X27Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.349 r  vga_red_reg_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           1.026     3.374    vga_red_reg_reg[3]_i_6_n_0
    SLICE_X30Y69         LUT6 (Prop_lut6_I4_O)        0.124     3.498 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.763     4.261    vga_green[3]
    SLICE_X26Y62         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          1.517     5.106    pxl_clk
    SLICE_X26Y62         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_4/C
                         clock pessimism              0.567     5.673    
                         clock uncertainty           -0.113     5.560    
    SLICE_X26Y62         FDRE (Setup_fdre_C_D)       -0.028     5.532    vga_red_reg_reg[3]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                          5.532    
                         arrival time                          -4.261    
  -------------------------------------------------------------------
                         slack                                  1.271    

Slack (MET) :             1.281ns  (required time - arrival time)
  Source:                 box_y_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_9/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.248ns  (logic 2.388ns (45.501%)  route 2.860ns (54.499%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.628ns = ( 5.106 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.997ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          1.695    -0.997    pxl_clk
    SLICE_X28Y62         FDRE                                         r  box_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.541 r  box_y_reg_reg[2]/Q
                         net (fo=5, routed)           0.628     0.087    box_y_reg_reg[2]
    SLICE_X28Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.743 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.743    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.857 r  vga_red_reg_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.000     0.857    vga_red_reg_reg[3]_i_65_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.191 r  vga_red_reg_reg[3]_i_64/O[1]
                         net (fo=1, routed)           0.454     1.645    plusOp4[11]
    SLICE_X27Y67         LUT2 (Prop_lut2_I1_O)        0.303     1.948 r  vga_red_reg[3]_i_28/O
                         net (fo=1, routed)           0.000     1.948    vga_red_reg[3]_i_28_n_0
    SLICE_X27Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.349 r  vga_red_reg_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           1.026     3.374    vga_red_reg_reg[3]_i_6_n_0
    SLICE_X30Y69         LUT6 (Prop_lut6_I4_O)        0.124     3.498 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.753     4.251    vga_green[3]
    SLICE_X26Y62         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_9/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          1.517     5.106    pxl_clk
    SLICE_X26Y62         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_9/C
                         clock pessimism              0.567     5.673    
                         clock uncertainty           -0.113     5.560    
    SLICE_X26Y62         FDRE (Setup_fdre_C_D)       -0.028     5.532    vga_red_reg_reg[3]_lopt_replica_9
  -------------------------------------------------------------------
                         required time                          5.532    
                         arrival time                          -4.251    
  -------------------------------------------------------------------
                         slack                                  1.281    

Slack (MET) :             1.323ns  (required time - arrival time)
  Source:                 box_y_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.189ns  (logic 2.388ns (46.020%)  route 2.801ns (53.980%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.628ns = ( 5.106 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.997ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          1.695    -0.997    pxl_clk
    SLICE_X28Y62         FDRE                                         r  box_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.541 r  box_y_reg_reg[2]/Q
                         net (fo=5, routed)           0.628     0.087    box_y_reg_reg[2]
    SLICE_X28Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.743 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.743    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.857 r  vga_red_reg_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.000     0.857    vga_red_reg_reg[3]_i_65_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.191 r  vga_red_reg_reg[3]_i_64/O[1]
                         net (fo=1, routed)           0.454     1.645    plusOp4[11]
    SLICE_X27Y67         LUT2 (Prop_lut2_I1_O)        0.303     1.948 r  vga_red_reg[3]_i_28/O
                         net (fo=1, routed)           0.000     1.948    vga_red_reg[3]_i_28_n_0
    SLICE_X27Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.349 r  vga_red_reg_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           1.026     3.374    vga_red_reg_reg[3]_i_6_n_0
    SLICE_X30Y69         LUT6 (Prop_lut6_I4_O)        0.124     3.498 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.694     4.192    vga_green[3]
    SLICE_X26Y62         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          1.517     5.106    pxl_clk
    SLICE_X26Y62         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_3/C
                         clock pessimism              0.567     5.673    
                         clock uncertainty           -0.113     5.560    
    SLICE_X26Y62         FDRE (Setup_fdre_C_D)       -0.045     5.515    vga_red_reg_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                          5.515    
                         arrival time                          -4.192    
  -------------------------------------------------------------------
                         slack                                  1.323    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 test_output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            test_output_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.246ns (61.640%)  route 0.153ns (38.360%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          0.717    -0.490    pxl_clk
    SLICE_X112Y107       FDRE                                         r  test_output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y107       FDRE (Prop_fdre_C_Q)         0.148    -0.342 r  test_output_reg[2]/Q
                         net (fo=6, routed)           0.153    -0.189    testOutput_OBUF[2]
    SLICE_X112Y106       LUT6 (Prop_lut6_I1_O)        0.098    -0.091 r  test_output[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.091    plusOp[5]
    SLICE_X112Y106       FDRE                                         r  test_output_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          0.994    -0.721    pxl_clk
    SLICE_X112Y106       FDRE                                         r  test_output_reg[5]/C
                         clock pessimism              0.248    -0.473    
    SLICE_X112Y106       FDRE (Hold_fdre_C_D)         0.121    -0.352    test_output_reg[5]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 test_output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            test_output_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          0.717    -0.490    pxl_clk
    SLICE_X112Y107       FDRE                                         r  test_output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y107       FDRE (Prop_fdre_C_Q)         0.164    -0.326 r  test_output_reg[1]/Q
                         net (fo=7, routed)           0.186    -0.140    testOutput_OBUF[1]
    SLICE_X112Y107       LUT3 (Prop_lut3_I0_O)        0.043    -0.097 r  test_output[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.097    plusOp[2]
    SLICE_X112Y107       FDRE                                         r  test_output_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          0.993    -0.722    pxl_clk
    SLICE_X112Y107       FDRE                                         r  test_output_reg[2]/C
                         clock pessimism              0.232    -0.490    
    SLICE_X112Y107       FDRE (Hold_fdre_C_D)         0.131    -0.359    test_output_reg[2]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 test_output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            test_output_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          0.717    -0.490    pxl_clk
    SLICE_X112Y107       FDRE                                         r  test_output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y107       FDRE (Prop_fdre_C_Q)         0.164    -0.326 r  test_output_reg[1]/Q
                         net (fo=7, routed)           0.186    -0.140    testOutput_OBUF[1]
    SLICE_X112Y107       LUT5 (Prop_lut5_I1_O)        0.043    -0.097 r  test_output[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.097    plusOp[4]
    SLICE_X112Y107       FDRE                                         r  test_output_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          0.993    -0.722    pxl_clk
    SLICE_X112Y107       FDRE                                         r  test_output_reg[4]/C
                         clock pessimism              0.232    -0.490    
    SLICE_X112Y107       FDRE (Hold_fdre_C_D)         0.131    -0.359    test_output_reg[4]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 h_cntr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_cntr_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          0.569    -0.639    pxl_clk
    SLICE_X31Y68         FDRE                                         r  h_cntr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.498 r  h_cntr_reg_reg[7]/Q
                         net (fo=10, routed)          0.120    -0.377    p_0_in3_in
    SLICE_X31Y68         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.269 r  h_cntr_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.269    h_cntr_reg_reg[4]_i_1_n_4
    SLICE_X31Y68         FDRE                                         r  h_cntr_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          0.835    -0.880    pxl_clk
    SLICE_X31Y68         FDRE                                         r  h_cntr_reg_reg[7]/C
                         clock pessimism              0.242    -0.639    
    SLICE_X31Y68         FDRE (Hold_fdre_C_D)         0.105    -0.534    h_cntr_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 box_cntr_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_cntr_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          0.553    -0.655    pxl_clk
    SLICE_X32Y66         FDRE                                         r  box_cntr_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.491 r  box_cntr_reg_reg[22]/Q
                         net (fo=2, routed)           0.125    -0.365    box_cntr_reg_reg[22]
    SLICE_X32Y66         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.255 r  box_cntr_reg_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.255    box_cntr_reg_reg[20]_i_1_n_5
    SLICE_X32Y66         FDRE                                         r  box_cntr_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          0.818    -0.897    pxl_clk
    SLICE_X32Y66         FDRE                                         r  box_cntr_reg_reg[22]/C
                         clock pessimism              0.243    -0.655    
    SLICE_X32Y66         FDRE (Hold_fdre_C_D)         0.134    -0.521    box_cntr_reg_reg[22]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 box_cntr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_cntr_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          0.554    -0.654    pxl_clk
    SLICE_X32Y63         FDRE                                         r  box_cntr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.490 r  box_cntr_reg_reg[10]/Q
                         net (fo=2, routed)           0.125    -0.364    box_cntr_reg_reg[10]
    SLICE_X32Y63         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.254 r  box_cntr_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.254    box_cntr_reg_reg[8]_i_1_n_5
    SLICE_X32Y63         FDRE                                         r  box_cntr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          0.820    -0.895    pxl_clk
    SLICE_X32Y63         FDRE                                         r  box_cntr_reg_reg[10]/C
                         clock pessimism              0.242    -0.654    
    SLICE_X32Y63         FDRE (Hold_fdre_C_D)         0.134    -0.520    box_cntr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 test_output_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            test_output_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.207ns (52.193%)  route 0.190ns (47.807%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          0.718    -0.489    pxl_clk
    SLICE_X112Y106       FDRE                                         r  test_output_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y106       FDRE (Prop_fdre_C_Q)         0.164    -0.325 r  test_output_reg[6]/Q
                         net (fo=4, routed)           0.190    -0.135    testOutput_OBUF[6]
    SLICE_X112Y106       LUT3 (Prop_lut3_I0_O)        0.043    -0.092 r  test_output[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.092    plusOp[7]
    SLICE_X112Y106       FDRE                                         r  test_output_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          0.994    -0.721    pxl_clk
    SLICE_X112Y106       FDRE                                         r  test_output_reg[7]/C
                         clock pessimism              0.232    -0.489    
    SLICE_X112Y106       FDRE (Hold_fdre_C_D)         0.131    -0.358    test_output_reg[7]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 box_cntr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_cntr_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          0.555    -0.653    pxl_clk
    SLICE_X32Y62         FDRE                                         r  box_cntr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.489 r  box_cntr_reg_reg[6]/Q
                         net (fo=2, routed)           0.126    -0.363    box_cntr_reg_reg[6]
    SLICE_X32Y62         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.253 r  box_cntr_reg_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.253    box_cntr_reg_reg[4]_i_1_n_5
    SLICE_X32Y62         FDRE                                         r  box_cntr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          0.821    -0.894    pxl_clk
    SLICE_X32Y62         FDRE                                         r  box_cntr_reg_reg[6]/C
                         clock pessimism              0.242    -0.653    
    SLICE_X32Y62         FDRE (Hold_fdre_C_D)         0.134    -0.519    box_cntr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 box_cntr_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_cntr_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          0.554    -0.654    pxl_clk
    SLICE_X32Y64         FDRE                                         r  box_cntr_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y64         FDRE (Prop_fdre_C_Q)         0.164    -0.490 r  box_cntr_reg_reg[14]/Q
                         net (fo=2, routed)           0.126    -0.364    box_cntr_reg_reg[14]
    SLICE_X32Y64         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.254 r  box_cntr_reg_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.254    box_cntr_reg_reg[12]_i_1_n_5
    SLICE_X32Y64         FDRE                                         r  box_cntr_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          0.820    -0.895    pxl_clk
    SLICE_X32Y64         FDRE                                         r  box_cntr_reg_reg[14]/C
                         clock pessimism              0.242    -0.654    
    SLICE_X32Y64         FDRE (Hold_fdre_C_D)         0.134    -0.520    box_cntr_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 v_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_sync_dly_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.789%)  route 0.172ns (51.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.883ns
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          0.569    -0.639    pxl_clk
    SLICE_X30Y68         FDRE                                         r  v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y68         FDRE (Prop_fdre_C_Q)         0.164    -0.475 r  v_sync_reg_reg/Q
                         net (fo=1, routed)           0.172    -0.302    v_sync_reg
    SLICE_X30Y71         FDRE                                         r  v_sync_dly_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          0.832    -0.883    pxl_clk
    SLICE_X30Y71         FDRE                                         r  v_sync_dly_reg_reg/C
                         clock pessimism              0.256    -0.628    
    SLICE_X30Y71         FDRE (Hold_fdre_C_D)         0.059    -0.569    v_sync_dly_reg_reg
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { clk_div_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.734       4.579      BUFGCTRL_X0Y16   clk_div_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.734       5.485      MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X32Y61     box_cntr_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X32Y63     box_cntr_reg_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X32Y63     box_cntr_reg_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X32Y64     box_cntr_reg_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X32Y65     box_cntr_reg_reg[17]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X32Y65     box_cntr_reg_reg[18]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X32Y65     box_cntr_reg_reg[19]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X32Y61     box_cntr_reg_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.734       206.626    MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X32Y61     box_cntr_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X32Y61     box_cntr_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X32Y61     box_cntr_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X32Y61     box_cntr_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X32Y73     box_x_reg_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X32Y73     box_x_reg_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X32Y73     box_x_reg_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X32Y73     box_x_reg_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X32Y74     box_x_reg_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X32Y74     box_x_reg_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X32Y61     box_cntr_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X32Y65     box_cntr_reg_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X32Y65     box_cntr_reg_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X32Y65     box_cntr_reg_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X32Y61     box_cntr_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X32Y66     box_cntr_reg_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X32Y66     box_cntr_reg_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X32Y66     box_cntr_reg_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X32Y66     box_cntr_reg_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X32Y67     box_cntr_reg_reg[24]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   clk_div_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.215ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.215ns  (required time - arrival time)
  Source:                 box_y_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.260ns  (logic 2.388ns (45.403%)  route 2.872ns (54.597%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.628ns = ( 5.106 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.997ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          1.695    -0.997    pxl_clk
    SLICE_X28Y62         FDRE                                         r  box_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.541 r  box_y_reg_reg[2]/Q
                         net (fo=5, routed)           0.628     0.087    box_y_reg_reg[2]
    SLICE_X28Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.743 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.743    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.857 r  vga_red_reg_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.000     0.857    vga_red_reg_reg[3]_i_65_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.191 r  vga_red_reg_reg[3]_i_64/O[1]
                         net (fo=1, routed)           0.454     1.645    plusOp4[11]
    SLICE_X27Y67         LUT2 (Prop_lut2_I1_O)        0.303     1.948 r  vga_red_reg[3]_i_28/O
                         net (fo=1, routed)           0.000     1.948    vga_red_reg[3]_i_28_n_0
    SLICE_X27Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.349 r  vga_red_reg_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           1.026     3.374    vga_red_reg_reg[3]_i_6_n_0
    SLICE_X30Y69         LUT6 (Prop_lut6_I4_O)        0.124     3.498 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.764     4.262    vga_green[3]
    SLICE_X27Y62         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          1.517     5.106    pxl_clk
    SLICE_X27Y62         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica/C
                         clock pessimism              0.567     5.673    
                         clock uncertainty           -0.115     5.558    
    SLICE_X27Y62         FDRE (Setup_fdre_C_D)       -0.081     5.477    vga_red_reg_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          5.477    
                         arrival time                          -4.262    
  -------------------------------------------------------------------
                         slack                                  1.215    

Slack (MET) :             1.232ns  (required time - arrival time)
  Source:                 box_y_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.256ns  (logic 2.388ns (45.430%)  route 2.868ns (54.570%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.628ns = ( 5.106 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.997ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          1.695    -0.997    pxl_clk
    SLICE_X28Y62         FDRE                                         r  box_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.541 r  box_y_reg_reg[2]/Q
                         net (fo=5, routed)           0.628     0.087    box_y_reg_reg[2]
    SLICE_X28Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.743 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.743    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.857 r  vga_red_reg_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.000     0.857    vga_red_reg_reg[3]_i_65_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.191 r  vga_red_reg_reg[3]_i_64/O[1]
                         net (fo=1, routed)           0.454     1.645    plusOp4[11]
    SLICE_X27Y67         LUT2 (Prop_lut2_I1_O)        0.303     1.948 r  vga_red_reg[3]_i_28/O
                         net (fo=1, routed)           0.000     1.948    vga_red_reg[3]_i_28_n_0
    SLICE_X27Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.349 r  vga_red_reg_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           1.026     3.374    vga_red_reg_reg[3]_i_6_n_0
    SLICE_X30Y69         LUT6 (Prop_lut6_I4_O)        0.124     3.498 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.761     4.259    vga_green[3]
    SLICE_X27Y62         FDRE                                         r  vga_red_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          1.517     5.106    pxl_clk
    SLICE_X27Y62         FDRE                                         r  vga_red_reg_reg[3]/C
                         clock pessimism              0.567     5.673    
                         clock uncertainty           -0.115     5.558    
    SLICE_X27Y62         FDRE (Setup_fdre_C_D)       -0.067     5.491    vga_red_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.491    
                         arrival time                          -4.259    
  -------------------------------------------------------------------
                         slack                                  1.232    

Slack (MET) :             1.235ns  (required time - arrival time)
  Source:                 box_y_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_10/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.260ns  (logic 2.388ns (45.403%)  route 2.872ns (54.597%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.628ns = ( 5.106 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.997ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          1.695    -0.997    pxl_clk
    SLICE_X28Y62         FDRE                                         r  box_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.541 r  box_y_reg_reg[2]/Q
                         net (fo=5, routed)           0.628     0.087    box_y_reg_reg[2]
    SLICE_X28Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.743 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.743    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.857 r  vga_red_reg_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.000     0.857    vga_red_reg_reg[3]_i_65_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.191 r  vga_red_reg_reg[3]_i_64/O[1]
                         net (fo=1, routed)           0.454     1.645    plusOp4[11]
    SLICE_X27Y67         LUT2 (Prop_lut2_I1_O)        0.303     1.948 r  vga_red_reg[3]_i_28/O
                         net (fo=1, routed)           0.000     1.948    vga_red_reg[3]_i_28_n_0
    SLICE_X27Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.349 r  vga_red_reg_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           1.026     3.374    vga_red_reg_reg[3]_i_6_n_0
    SLICE_X30Y69         LUT6 (Prop_lut6_I4_O)        0.124     3.498 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.764     4.262    vga_green[3]
    SLICE_X27Y62         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          1.517     5.106    pxl_clk
    SLICE_X27Y62         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_10/C
                         clock pessimism              0.567     5.673    
                         clock uncertainty           -0.115     5.558    
    SLICE_X27Y62         FDRE (Setup_fdre_C_D)       -0.061     5.497    vga_red_reg_reg[3]_lopt_replica_10
  -------------------------------------------------------------------
                         required time                          5.497    
                         arrival time                          -4.262    
  -------------------------------------------------------------------
                         slack                                  1.235    

Slack (MET) :             1.246ns  (required time - arrival time)
  Source:                 box_y_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_7/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.308ns  (logic 2.388ns (44.992%)  route 2.920ns (55.008%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.637ns = ( 5.097 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.997ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          1.695    -0.997    pxl_clk
    SLICE_X28Y62         FDRE                                         r  box_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.541 r  box_y_reg_reg[2]/Q
                         net (fo=5, routed)           0.628     0.087    box_y_reg_reg[2]
    SLICE_X28Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.743 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.743    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.857 r  vga_red_reg_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.000     0.857    vga_red_reg_reg[3]_i_65_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.191 r  vga_red_reg_reg[3]_i_64/O[1]
                         net (fo=1, routed)           0.454     1.645    plusOp4[11]
    SLICE_X27Y67         LUT2 (Prop_lut2_I1_O)        0.303     1.948 r  vga_red_reg[3]_i_28/O
                         net (fo=1, routed)           0.000     1.948    vga_red_reg[3]_i_28_n_0
    SLICE_X27Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.349 r  vga_red_reg_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           1.026     3.374    vga_red_reg_reg[3]_i_6_n_0
    SLICE_X30Y69         LUT6 (Prop_lut6_I4_O)        0.124     3.498 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.812     4.310    vga_green[3]
    SLICE_X30Y74         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          1.508     5.097    pxl_clk
    SLICE_X30Y74         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_7/C
                         clock pessimism              0.602     5.699    
                         clock uncertainty           -0.115     5.584    
    SLICE_X30Y74         FDRE (Setup_fdre_C_D)       -0.028     5.556    vga_red_reg_reg[3]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                          5.556    
                         arrival time                          -4.310    
  -------------------------------------------------------------------
                         slack                                  1.246    

Slack (MET) :             1.246ns  (required time - arrival time)
  Source:                 box_y_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_8/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.308ns  (logic 2.388ns (44.992%)  route 2.920ns (55.008%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.637ns = ( 5.097 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.997ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          1.695    -0.997    pxl_clk
    SLICE_X28Y62         FDRE                                         r  box_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.541 r  box_y_reg_reg[2]/Q
                         net (fo=5, routed)           0.628     0.087    box_y_reg_reg[2]
    SLICE_X28Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.743 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.743    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.857 r  vga_red_reg_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.000     0.857    vga_red_reg_reg[3]_i_65_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.191 r  vga_red_reg_reg[3]_i_64/O[1]
                         net (fo=1, routed)           0.454     1.645    plusOp4[11]
    SLICE_X27Y67         LUT2 (Prop_lut2_I1_O)        0.303     1.948 r  vga_red_reg[3]_i_28/O
                         net (fo=1, routed)           0.000     1.948    vga_red_reg[3]_i_28_n_0
    SLICE_X27Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.349 r  vga_red_reg_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           1.026     3.374    vga_red_reg_reg[3]_i_6_n_0
    SLICE_X30Y69         LUT6 (Prop_lut6_I4_O)        0.124     3.498 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.812     4.310    vga_green[3]
    SLICE_X30Y74         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          1.508     5.097    pxl_clk
    SLICE_X30Y74         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_8/C
                         clock pessimism              0.602     5.699    
                         clock uncertainty           -0.115     5.584    
    SLICE_X30Y74         FDRE (Setup_fdre_C_D)       -0.028     5.556    vga_red_reg_reg[3]_lopt_replica_8
  -------------------------------------------------------------------
                         required time                          5.556    
                         arrival time                          -4.310    
  -------------------------------------------------------------------
                         slack                                  1.246    

Slack (MET) :             1.249ns  (required time - arrival time)
  Source:                 box_y_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_11/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.248ns  (logic 2.388ns (45.501%)  route 2.860ns (54.499%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.628ns = ( 5.106 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.997ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          1.695    -0.997    pxl_clk
    SLICE_X28Y62         FDRE                                         r  box_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.541 r  box_y_reg_reg[2]/Q
                         net (fo=5, routed)           0.628     0.087    box_y_reg_reg[2]
    SLICE_X28Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.743 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.743    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.857 r  vga_red_reg_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.000     0.857    vga_red_reg_reg[3]_i_65_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.191 r  vga_red_reg_reg[3]_i_64/O[1]
                         net (fo=1, routed)           0.454     1.645    plusOp4[11]
    SLICE_X27Y67         LUT2 (Prop_lut2_I1_O)        0.303     1.948 r  vga_red_reg[3]_i_28/O
                         net (fo=1, routed)           0.000     1.948    vga_red_reg[3]_i_28_n_0
    SLICE_X27Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.349 r  vga_red_reg_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           1.026     3.374    vga_red_reg_reg[3]_i_6_n_0
    SLICE_X30Y69         LUT6 (Prop_lut6_I4_O)        0.124     3.498 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.753     4.251    vga_green[3]
    SLICE_X27Y62         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_11/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          1.517     5.106    pxl_clk
    SLICE_X27Y62         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_11/C
                         clock pessimism              0.567     5.673    
                         clock uncertainty           -0.115     5.558    
    SLICE_X27Y62         FDRE (Setup_fdre_C_D)       -0.058     5.500    vga_red_reg_reg[3]_lopt_replica_11
  -------------------------------------------------------------------
                         required time                          5.500    
                         arrival time                          -4.251    
  -------------------------------------------------------------------
                         slack                                  1.249    

Slack (MET) :             1.268ns  (required time - arrival time)
  Source:                 box_y_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.256ns  (logic 2.388ns (45.430%)  route 2.868ns (54.570%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.628ns = ( 5.106 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.997ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          1.695    -0.997    pxl_clk
    SLICE_X28Y62         FDRE                                         r  box_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.541 r  box_y_reg_reg[2]/Q
                         net (fo=5, routed)           0.628     0.087    box_y_reg_reg[2]
    SLICE_X28Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.743 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.743    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.857 r  vga_red_reg_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.000     0.857    vga_red_reg_reg[3]_i_65_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.191 r  vga_red_reg_reg[3]_i_64/O[1]
                         net (fo=1, routed)           0.454     1.645    plusOp4[11]
    SLICE_X27Y67         LUT2 (Prop_lut2_I1_O)        0.303     1.948 r  vga_red_reg[3]_i_28/O
                         net (fo=1, routed)           0.000     1.948    vga_red_reg[3]_i_28_n_0
    SLICE_X27Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.349 r  vga_red_reg_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           1.026     3.374    vga_red_reg_reg[3]_i_6_n_0
    SLICE_X30Y69         LUT6 (Prop_lut6_I4_O)        0.124     3.498 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.761     4.259    vga_green[3]
    SLICE_X26Y62         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          1.517     5.106    pxl_clk
    SLICE_X26Y62         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_2/C
                         clock pessimism              0.567     5.673    
                         clock uncertainty           -0.115     5.558    
    SLICE_X26Y62         FDRE (Setup_fdre_C_D)       -0.031     5.527    vga_red_reg_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          5.527    
                         arrival time                          -4.259    
  -------------------------------------------------------------------
                         slack                                  1.268    

Slack (MET) :             1.269ns  (required time - arrival time)
  Source:                 box_y_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.259ns  (logic 2.388ns (45.412%)  route 2.871ns (54.588%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.628ns = ( 5.106 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.997ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          1.695    -0.997    pxl_clk
    SLICE_X28Y62         FDRE                                         r  box_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.541 r  box_y_reg_reg[2]/Q
                         net (fo=5, routed)           0.628     0.087    box_y_reg_reg[2]
    SLICE_X28Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.743 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.743    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.857 r  vga_red_reg_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.000     0.857    vga_red_reg_reg[3]_i_65_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.191 r  vga_red_reg_reg[3]_i_64/O[1]
                         net (fo=1, routed)           0.454     1.645    plusOp4[11]
    SLICE_X27Y67         LUT2 (Prop_lut2_I1_O)        0.303     1.948 r  vga_red_reg[3]_i_28/O
                         net (fo=1, routed)           0.000     1.948    vga_red_reg[3]_i_28_n_0
    SLICE_X27Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.349 r  vga_red_reg_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           1.026     3.374    vga_red_reg_reg[3]_i_6_n_0
    SLICE_X30Y69         LUT6 (Prop_lut6_I4_O)        0.124     3.498 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.763     4.261    vga_green[3]
    SLICE_X26Y62         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          1.517     5.106    pxl_clk
    SLICE_X26Y62         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_4/C
                         clock pessimism              0.567     5.673    
                         clock uncertainty           -0.115     5.558    
    SLICE_X26Y62         FDRE (Setup_fdre_C_D)       -0.028     5.530    vga_red_reg_reg[3]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                          5.530    
                         arrival time                          -4.261    
  -------------------------------------------------------------------
                         slack                                  1.269    

Slack (MET) :             1.279ns  (required time - arrival time)
  Source:                 box_y_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_9/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.248ns  (logic 2.388ns (45.501%)  route 2.860ns (54.499%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.628ns = ( 5.106 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.997ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          1.695    -0.997    pxl_clk
    SLICE_X28Y62         FDRE                                         r  box_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.541 r  box_y_reg_reg[2]/Q
                         net (fo=5, routed)           0.628     0.087    box_y_reg_reg[2]
    SLICE_X28Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.743 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.743    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.857 r  vga_red_reg_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.000     0.857    vga_red_reg_reg[3]_i_65_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.191 r  vga_red_reg_reg[3]_i_64/O[1]
                         net (fo=1, routed)           0.454     1.645    plusOp4[11]
    SLICE_X27Y67         LUT2 (Prop_lut2_I1_O)        0.303     1.948 r  vga_red_reg[3]_i_28/O
                         net (fo=1, routed)           0.000     1.948    vga_red_reg[3]_i_28_n_0
    SLICE_X27Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.349 r  vga_red_reg_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           1.026     3.374    vga_red_reg_reg[3]_i_6_n_0
    SLICE_X30Y69         LUT6 (Prop_lut6_I4_O)        0.124     3.498 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.753     4.251    vga_green[3]
    SLICE_X26Y62         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_9/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          1.517     5.106    pxl_clk
    SLICE_X26Y62         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_9/C
                         clock pessimism              0.567     5.673    
                         clock uncertainty           -0.115     5.558    
    SLICE_X26Y62         FDRE (Setup_fdre_C_D)       -0.028     5.530    vga_red_reg_reg[3]_lopt_replica_9
  -------------------------------------------------------------------
                         required time                          5.530    
                         arrival time                          -4.251    
  -------------------------------------------------------------------
                         slack                                  1.279    

Slack (MET) :             1.321ns  (required time - arrival time)
  Source:                 box_y_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.189ns  (logic 2.388ns (46.020%)  route 2.801ns (53.980%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.628ns = ( 5.106 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.997ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          1.695    -0.997    pxl_clk
    SLICE_X28Y62         FDRE                                         r  box_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.541 r  box_y_reg_reg[2]/Q
                         net (fo=5, routed)           0.628     0.087    box_y_reg_reg[2]
    SLICE_X28Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.743 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.743    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.857 r  vga_red_reg_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.000     0.857    vga_red_reg_reg[3]_i_65_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.191 r  vga_red_reg_reg[3]_i_64/O[1]
                         net (fo=1, routed)           0.454     1.645    plusOp4[11]
    SLICE_X27Y67         LUT2 (Prop_lut2_I1_O)        0.303     1.948 r  vga_red_reg[3]_i_28/O
                         net (fo=1, routed)           0.000     1.948    vga_red_reg[3]_i_28_n_0
    SLICE_X27Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.349 r  vga_red_reg_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           1.026     3.374    vga_red_reg_reg[3]_i_6_n_0
    SLICE_X30Y69         LUT6 (Prop_lut6_I4_O)        0.124     3.498 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.694     4.192    vga_green[3]
    SLICE_X26Y62         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          1.517     5.106    pxl_clk
    SLICE_X26Y62         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_3/C
                         clock pessimism              0.567     5.673    
                         clock uncertainty           -0.115     5.558    
    SLICE_X26Y62         FDRE (Setup_fdre_C_D)       -0.045     5.513    vga_red_reg_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                          5.513    
                         arrival time                          -4.192    
  -------------------------------------------------------------------
                         slack                                  1.321    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 test_output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            test_output_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.246ns (61.640%)  route 0.153ns (38.360%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          0.717    -0.490    pxl_clk
    SLICE_X112Y107       FDRE                                         r  test_output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y107       FDRE (Prop_fdre_C_Q)         0.148    -0.342 r  test_output_reg[2]/Q
                         net (fo=6, routed)           0.153    -0.189    testOutput_OBUF[2]
    SLICE_X112Y106       LUT6 (Prop_lut6_I1_O)        0.098    -0.091 r  test_output[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.091    plusOp[5]
    SLICE_X112Y106       FDRE                                         r  test_output_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          0.994    -0.721    pxl_clk
    SLICE_X112Y106       FDRE                                         r  test_output_reg[5]/C
                         clock pessimism              0.248    -0.473    
                         clock uncertainty            0.115    -0.358    
    SLICE_X112Y106       FDRE (Hold_fdre_C_D)         0.121    -0.237    test_output_reg[5]
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 test_output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            test_output_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          0.717    -0.490    pxl_clk
    SLICE_X112Y107       FDRE                                         r  test_output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y107       FDRE (Prop_fdre_C_Q)         0.164    -0.326 r  test_output_reg[1]/Q
                         net (fo=7, routed)           0.186    -0.140    testOutput_OBUF[1]
    SLICE_X112Y107       LUT3 (Prop_lut3_I0_O)        0.043    -0.097 r  test_output[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.097    plusOp[2]
    SLICE_X112Y107       FDRE                                         r  test_output_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          0.993    -0.722    pxl_clk
    SLICE_X112Y107       FDRE                                         r  test_output_reg[2]/C
                         clock pessimism              0.232    -0.490    
                         clock uncertainty            0.115    -0.375    
    SLICE_X112Y107       FDRE (Hold_fdre_C_D)         0.131    -0.244    test_output_reg[2]
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 test_output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            test_output_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          0.717    -0.490    pxl_clk
    SLICE_X112Y107       FDRE                                         r  test_output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y107       FDRE (Prop_fdre_C_Q)         0.164    -0.326 r  test_output_reg[1]/Q
                         net (fo=7, routed)           0.186    -0.140    testOutput_OBUF[1]
    SLICE_X112Y107       LUT5 (Prop_lut5_I1_O)        0.043    -0.097 r  test_output[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.097    plusOp[4]
    SLICE_X112Y107       FDRE                                         r  test_output_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          0.993    -0.722    pxl_clk
    SLICE_X112Y107       FDRE                                         r  test_output_reg[4]/C
                         clock pessimism              0.232    -0.490    
                         clock uncertainty            0.115    -0.375    
    SLICE_X112Y107       FDRE (Hold_fdre_C_D)         0.131    -0.244    test_output_reg[4]
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 h_cntr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_cntr_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          0.569    -0.639    pxl_clk
    SLICE_X31Y68         FDRE                                         r  h_cntr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.498 r  h_cntr_reg_reg[7]/Q
                         net (fo=10, routed)          0.120    -0.377    p_0_in3_in
    SLICE_X31Y68         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.269 r  h_cntr_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.269    h_cntr_reg_reg[4]_i_1_n_4
    SLICE_X31Y68         FDRE                                         r  h_cntr_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          0.835    -0.880    pxl_clk
    SLICE_X31Y68         FDRE                                         r  h_cntr_reg_reg[7]/C
                         clock pessimism              0.242    -0.639    
                         clock uncertainty            0.115    -0.524    
    SLICE_X31Y68         FDRE (Hold_fdre_C_D)         0.105    -0.419    h_cntr_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 box_cntr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_cntr_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          0.554    -0.654    pxl_clk
    SLICE_X32Y63         FDRE                                         r  box_cntr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.490 r  box_cntr_reg_reg[10]/Q
                         net (fo=2, routed)           0.125    -0.364    box_cntr_reg_reg[10]
    SLICE_X32Y63         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.254 r  box_cntr_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.254    box_cntr_reg_reg[8]_i_1_n_5
    SLICE_X32Y63         FDRE                                         r  box_cntr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          0.820    -0.895    pxl_clk
    SLICE_X32Y63         FDRE                                         r  box_cntr_reg_reg[10]/C
                         clock pessimism              0.242    -0.654    
                         clock uncertainty            0.115    -0.539    
    SLICE_X32Y63         FDRE (Hold_fdre_C_D)         0.134    -0.405    box_cntr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 box_cntr_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_cntr_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          0.553    -0.655    pxl_clk
    SLICE_X32Y66         FDRE                                         r  box_cntr_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.491 r  box_cntr_reg_reg[22]/Q
                         net (fo=2, routed)           0.125    -0.365    box_cntr_reg_reg[22]
    SLICE_X32Y66         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.255 r  box_cntr_reg_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.255    box_cntr_reg_reg[20]_i_1_n_5
    SLICE_X32Y66         FDRE                                         r  box_cntr_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          0.818    -0.897    pxl_clk
    SLICE_X32Y66         FDRE                                         r  box_cntr_reg_reg[22]/C
                         clock pessimism              0.243    -0.655    
                         clock uncertainty            0.115    -0.540    
    SLICE_X32Y66         FDRE (Hold_fdre_C_D)         0.134    -0.406    box_cntr_reg_reg[22]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 test_output_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            test_output_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.207ns (52.193%)  route 0.190ns (47.807%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          0.718    -0.489    pxl_clk
    SLICE_X112Y106       FDRE                                         r  test_output_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y106       FDRE (Prop_fdre_C_Q)         0.164    -0.325 r  test_output_reg[6]/Q
                         net (fo=4, routed)           0.190    -0.135    testOutput_OBUF[6]
    SLICE_X112Y106       LUT3 (Prop_lut3_I0_O)        0.043    -0.092 r  test_output[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.092    plusOp[7]
    SLICE_X112Y106       FDRE                                         r  test_output_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          0.994    -0.721    pxl_clk
    SLICE_X112Y106       FDRE                                         r  test_output_reg[7]/C
                         clock pessimism              0.232    -0.489    
                         clock uncertainty            0.115    -0.374    
    SLICE_X112Y106       FDRE (Hold_fdre_C_D)         0.131    -0.243    test_output_reg[7]
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 box_cntr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_cntr_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          0.555    -0.653    pxl_clk
    SLICE_X32Y62         FDRE                                         r  box_cntr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.489 r  box_cntr_reg_reg[6]/Q
                         net (fo=2, routed)           0.126    -0.363    box_cntr_reg_reg[6]
    SLICE_X32Y62         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.253 r  box_cntr_reg_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.253    box_cntr_reg_reg[4]_i_1_n_5
    SLICE_X32Y62         FDRE                                         r  box_cntr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          0.821    -0.894    pxl_clk
    SLICE_X32Y62         FDRE                                         r  box_cntr_reg_reg[6]/C
                         clock pessimism              0.242    -0.653    
                         clock uncertainty            0.115    -0.538    
    SLICE_X32Y62         FDRE (Hold_fdre_C_D)         0.134    -0.404    box_cntr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 box_cntr_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_cntr_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          0.554    -0.654    pxl_clk
    SLICE_X32Y64         FDRE                                         r  box_cntr_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y64         FDRE (Prop_fdre_C_Q)         0.164    -0.490 r  box_cntr_reg_reg[14]/Q
                         net (fo=2, routed)           0.126    -0.364    box_cntr_reg_reg[14]
    SLICE_X32Y64         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.254 r  box_cntr_reg_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.254    box_cntr_reg_reg[12]_i_1_n_5
    SLICE_X32Y64         FDRE                                         r  box_cntr_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          0.820    -0.895    pxl_clk
    SLICE_X32Y64         FDRE                                         r  box_cntr_reg_reg[14]/C
                         clock pessimism              0.242    -0.654    
                         clock uncertainty            0.115    -0.539    
    SLICE_X32Y64         FDRE (Hold_fdre_C_D)         0.134    -0.405    box_cntr_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 v_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_sync_dly_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.789%)  route 0.172ns (51.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.883ns
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          0.569    -0.639    pxl_clk
    SLICE_X30Y68         FDRE                                         r  v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y68         FDRE (Prop_fdre_C_Q)         0.164    -0.475 r  v_sync_reg_reg/Q
                         net (fo=1, routed)           0.172    -0.302    v_sync_reg
    SLICE_X30Y71         FDRE                                         r  v_sync_dly_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          0.832    -0.883    pxl_clk
    SLICE_X30Y71         FDRE                                         r  v_sync_dly_reg_reg/C
                         clock pessimism              0.256    -0.628    
                         clock uncertainty            0.115    -0.513    
    SLICE_X30Y71         FDRE (Hold_fdre_C_D)         0.059    -0.454    v_sync_dly_reg_reg
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.151    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.215ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.215ns  (required time - arrival time)
  Source:                 box_y_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.260ns  (logic 2.388ns (45.403%)  route 2.872ns (54.597%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.628ns = ( 5.106 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.997ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          1.695    -0.997    pxl_clk
    SLICE_X28Y62         FDRE                                         r  box_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.541 r  box_y_reg_reg[2]/Q
                         net (fo=5, routed)           0.628     0.087    box_y_reg_reg[2]
    SLICE_X28Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.743 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.743    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.857 r  vga_red_reg_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.000     0.857    vga_red_reg_reg[3]_i_65_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.191 r  vga_red_reg_reg[3]_i_64/O[1]
                         net (fo=1, routed)           0.454     1.645    plusOp4[11]
    SLICE_X27Y67         LUT2 (Prop_lut2_I1_O)        0.303     1.948 r  vga_red_reg[3]_i_28/O
                         net (fo=1, routed)           0.000     1.948    vga_red_reg[3]_i_28_n_0
    SLICE_X27Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.349 r  vga_red_reg_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           1.026     3.374    vga_red_reg_reg[3]_i_6_n_0
    SLICE_X30Y69         LUT6 (Prop_lut6_I4_O)        0.124     3.498 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.764     4.262    vga_green[3]
    SLICE_X27Y62         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          1.517     5.106    pxl_clk
    SLICE_X27Y62         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica/C
                         clock pessimism              0.567     5.673    
                         clock uncertainty           -0.115     5.558    
    SLICE_X27Y62         FDRE (Setup_fdre_C_D)       -0.081     5.477    vga_red_reg_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          5.477    
                         arrival time                          -4.262    
  -------------------------------------------------------------------
                         slack                                  1.215    

Slack (MET) :             1.232ns  (required time - arrival time)
  Source:                 box_y_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.256ns  (logic 2.388ns (45.430%)  route 2.868ns (54.570%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.628ns = ( 5.106 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.997ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          1.695    -0.997    pxl_clk
    SLICE_X28Y62         FDRE                                         r  box_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.541 r  box_y_reg_reg[2]/Q
                         net (fo=5, routed)           0.628     0.087    box_y_reg_reg[2]
    SLICE_X28Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.743 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.743    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.857 r  vga_red_reg_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.000     0.857    vga_red_reg_reg[3]_i_65_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.191 r  vga_red_reg_reg[3]_i_64/O[1]
                         net (fo=1, routed)           0.454     1.645    plusOp4[11]
    SLICE_X27Y67         LUT2 (Prop_lut2_I1_O)        0.303     1.948 r  vga_red_reg[3]_i_28/O
                         net (fo=1, routed)           0.000     1.948    vga_red_reg[3]_i_28_n_0
    SLICE_X27Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.349 r  vga_red_reg_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           1.026     3.374    vga_red_reg_reg[3]_i_6_n_0
    SLICE_X30Y69         LUT6 (Prop_lut6_I4_O)        0.124     3.498 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.761     4.259    vga_green[3]
    SLICE_X27Y62         FDRE                                         r  vga_red_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          1.517     5.106    pxl_clk
    SLICE_X27Y62         FDRE                                         r  vga_red_reg_reg[3]/C
                         clock pessimism              0.567     5.673    
                         clock uncertainty           -0.115     5.558    
    SLICE_X27Y62         FDRE (Setup_fdre_C_D)       -0.067     5.491    vga_red_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.491    
                         arrival time                          -4.259    
  -------------------------------------------------------------------
                         slack                                  1.232    

Slack (MET) :             1.235ns  (required time - arrival time)
  Source:                 box_y_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_10/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.260ns  (logic 2.388ns (45.403%)  route 2.872ns (54.597%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.628ns = ( 5.106 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.997ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          1.695    -0.997    pxl_clk
    SLICE_X28Y62         FDRE                                         r  box_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.541 r  box_y_reg_reg[2]/Q
                         net (fo=5, routed)           0.628     0.087    box_y_reg_reg[2]
    SLICE_X28Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.743 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.743    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.857 r  vga_red_reg_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.000     0.857    vga_red_reg_reg[3]_i_65_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.191 r  vga_red_reg_reg[3]_i_64/O[1]
                         net (fo=1, routed)           0.454     1.645    plusOp4[11]
    SLICE_X27Y67         LUT2 (Prop_lut2_I1_O)        0.303     1.948 r  vga_red_reg[3]_i_28/O
                         net (fo=1, routed)           0.000     1.948    vga_red_reg[3]_i_28_n_0
    SLICE_X27Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.349 r  vga_red_reg_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           1.026     3.374    vga_red_reg_reg[3]_i_6_n_0
    SLICE_X30Y69         LUT6 (Prop_lut6_I4_O)        0.124     3.498 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.764     4.262    vga_green[3]
    SLICE_X27Y62         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          1.517     5.106    pxl_clk
    SLICE_X27Y62         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_10/C
                         clock pessimism              0.567     5.673    
                         clock uncertainty           -0.115     5.558    
    SLICE_X27Y62         FDRE (Setup_fdre_C_D)       -0.061     5.497    vga_red_reg_reg[3]_lopt_replica_10
  -------------------------------------------------------------------
                         required time                          5.497    
                         arrival time                          -4.262    
  -------------------------------------------------------------------
                         slack                                  1.235    

Slack (MET) :             1.246ns  (required time - arrival time)
  Source:                 box_y_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_7/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.308ns  (logic 2.388ns (44.992%)  route 2.920ns (55.008%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.637ns = ( 5.097 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.997ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          1.695    -0.997    pxl_clk
    SLICE_X28Y62         FDRE                                         r  box_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.541 r  box_y_reg_reg[2]/Q
                         net (fo=5, routed)           0.628     0.087    box_y_reg_reg[2]
    SLICE_X28Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.743 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.743    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.857 r  vga_red_reg_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.000     0.857    vga_red_reg_reg[3]_i_65_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.191 r  vga_red_reg_reg[3]_i_64/O[1]
                         net (fo=1, routed)           0.454     1.645    plusOp4[11]
    SLICE_X27Y67         LUT2 (Prop_lut2_I1_O)        0.303     1.948 r  vga_red_reg[3]_i_28/O
                         net (fo=1, routed)           0.000     1.948    vga_red_reg[3]_i_28_n_0
    SLICE_X27Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.349 r  vga_red_reg_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           1.026     3.374    vga_red_reg_reg[3]_i_6_n_0
    SLICE_X30Y69         LUT6 (Prop_lut6_I4_O)        0.124     3.498 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.812     4.310    vga_green[3]
    SLICE_X30Y74         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          1.508     5.097    pxl_clk
    SLICE_X30Y74         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_7/C
                         clock pessimism              0.602     5.699    
                         clock uncertainty           -0.115     5.584    
    SLICE_X30Y74         FDRE (Setup_fdre_C_D)       -0.028     5.556    vga_red_reg_reg[3]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                          5.556    
                         arrival time                          -4.310    
  -------------------------------------------------------------------
                         slack                                  1.246    

Slack (MET) :             1.246ns  (required time - arrival time)
  Source:                 box_y_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_8/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.308ns  (logic 2.388ns (44.992%)  route 2.920ns (55.008%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.637ns = ( 5.097 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.997ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          1.695    -0.997    pxl_clk
    SLICE_X28Y62         FDRE                                         r  box_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.541 r  box_y_reg_reg[2]/Q
                         net (fo=5, routed)           0.628     0.087    box_y_reg_reg[2]
    SLICE_X28Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.743 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.743    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.857 r  vga_red_reg_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.000     0.857    vga_red_reg_reg[3]_i_65_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.191 r  vga_red_reg_reg[3]_i_64/O[1]
                         net (fo=1, routed)           0.454     1.645    plusOp4[11]
    SLICE_X27Y67         LUT2 (Prop_lut2_I1_O)        0.303     1.948 r  vga_red_reg[3]_i_28/O
                         net (fo=1, routed)           0.000     1.948    vga_red_reg[3]_i_28_n_0
    SLICE_X27Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.349 r  vga_red_reg_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           1.026     3.374    vga_red_reg_reg[3]_i_6_n_0
    SLICE_X30Y69         LUT6 (Prop_lut6_I4_O)        0.124     3.498 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.812     4.310    vga_green[3]
    SLICE_X30Y74         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          1.508     5.097    pxl_clk
    SLICE_X30Y74         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_8/C
                         clock pessimism              0.602     5.699    
                         clock uncertainty           -0.115     5.584    
    SLICE_X30Y74         FDRE (Setup_fdre_C_D)       -0.028     5.556    vga_red_reg_reg[3]_lopt_replica_8
  -------------------------------------------------------------------
                         required time                          5.556    
                         arrival time                          -4.310    
  -------------------------------------------------------------------
                         slack                                  1.246    

Slack (MET) :             1.249ns  (required time - arrival time)
  Source:                 box_y_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_11/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.248ns  (logic 2.388ns (45.501%)  route 2.860ns (54.499%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.628ns = ( 5.106 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.997ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          1.695    -0.997    pxl_clk
    SLICE_X28Y62         FDRE                                         r  box_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.541 r  box_y_reg_reg[2]/Q
                         net (fo=5, routed)           0.628     0.087    box_y_reg_reg[2]
    SLICE_X28Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.743 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.743    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.857 r  vga_red_reg_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.000     0.857    vga_red_reg_reg[3]_i_65_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.191 r  vga_red_reg_reg[3]_i_64/O[1]
                         net (fo=1, routed)           0.454     1.645    plusOp4[11]
    SLICE_X27Y67         LUT2 (Prop_lut2_I1_O)        0.303     1.948 r  vga_red_reg[3]_i_28/O
                         net (fo=1, routed)           0.000     1.948    vga_red_reg[3]_i_28_n_0
    SLICE_X27Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.349 r  vga_red_reg_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           1.026     3.374    vga_red_reg_reg[3]_i_6_n_0
    SLICE_X30Y69         LUT6 (Prop_lut6_I4_O)        0.124     3.498 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.753     4.251    vga_green[3]
    SLICE_X27Y62         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_11/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          1.517     5.106    pxl_clk
    SLICE_X27Y62         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_11/C
                         clock pessimism              0.567     5.673    
                         clock uncertainty           -0.115     5.558    
    SLICE_X27Y62         FDRE (Setup_fdre_C_D)       -0.058     5.500    vga_red_reg_reg[3]_lopt_replica_11
  -------------------------------------------------------------------
                         required time                          5.500    
                         arrival time                          -4.251    
  -------------------------------------------------------------------
                         slack                                  1.249    

Slack (MET) :             1.268ns  (required time - arrival time)
  Source:                 box_y_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.256ns  (logic 2.388ns (45.430%)  route 2.868ns (54.570%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.628ns = ( 5.106 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.997ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          1.695    -0.997    pxl_clk
    SLICE_X28Y62         FDRE                                         r  box_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.541 r  box_y_reg_reg[2]/Q
                         net (fo=5, routed)           0.628     0.087    box_y_reg_reg[2]
    SLICE_X28Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.743 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.743    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.857 r  vga_red_reg_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.000     0.857    vga_red_reg_reg[3]_i_65_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.191 r  vga_red_reg_reg[3]_i_64/O[1]
                         net (fo=1, routed)           0.454     1.645    plusOp4[11]
    SLICE_X27Y67         LUT2 (Prop_lut2_I1_O)        0.303     1.948 r  vga_red_reg[3]_i_28/O
                         net (fo=1, routed)           0.000     1.948    vga_red_reg[3]_i_28_n_0
    SLICE_X27Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.349 r  vga_red_reg_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           1.026     3.374    vga_red_reg_reg[3]_i_6_n_0
    SLICE_X30Y69         LUT6 (Prop_lut6_I4_O)        0.124     3.498 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.761     4.259    vga_green[3]
    SLICE_X26Y62         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          1.517     5.106    pxl_clk
    SLICE_X26Y62         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_2/C
                         clock pessimism              0.567     5.673    
                         clock uncertainty           -0.115     5.558    
    SLICE_X26Y62         FDRE (Setup_fdre_C_D)       -0.031     5.527    vga_red_reg_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          5.527    
                         arrival time                          -4.259    
  -------------------------------------------------------------------
                         slack                                  1.268    

Slack (MET) :             1.269ns  (required time - arrival time)
  Source:                 box_y_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.259ns  (logic 2.388ns (45.412%)  route 2.871ns (54.588%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.628ns = ( 5.106 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.997ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          1.695    -0.997    pxl_clk
    SLICE_X28Y62         FDRE                                         r  box_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.541 r  box_y_reg_reg[2]/Q
                         net (fo=5, routed)           0.628     0.087    box_y_reg_reg[2]
    SLICE_X28Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.743 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.743    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.857 r  vga_red_reg_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.000     0.857    vga_red_reg_reg[3]_i_65_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.191 r  vga_red_reg_reg[3]_i_64/O[1]
                         net (fo=1, routed)           0.454     1.645    plusOp4[11]
    SLICE_X27Y67         LUT2 (Prop_lut2_I1_O)        0.303     1.948 r  vga_red_reg[3]_i_28/O
                         net (fo=1, routed)           0.000     1.948    vga_red_reg[3]_i_28_n_0
    SLICE_X27Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.349 r  vga_red_reg_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           1.026     3.374    vga_red_reg_reg[3]_i_6_n_0
    SLICE_X30Y69         LUT6 (Prop_lut6_I4_O)        0.124     3.498 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.763     4.261    vga_green[3]
    SLICE_X26Y62         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          1.517     5.106    pxl_clk
    SLICE_X26Y62         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_4/C
                         clock pessimism              0.567     5.673    
                         clock uncertainty           -0.115     5.558    
    SLICE_X26Y62         FDRE (Setup_fdre_C_D)       -0.028     5.530    vga_red_reg_reg[3]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                          5.530    
                         arrival time                          -4.261    
  -------------------------------------------------------------------
                         slack                                  1.269    

Slack (MET) :             1.279ns  (required time - arrival time)
  Source:                 box_y_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_9/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.248ns  (logic 2.388ns (45.501%)  route 2.860ns (54.499%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.628ns = ( 5.106 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.997ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          1.695    -0.997    pxl_clk
    SLICE_X28Y62         FDRE                                         r  box_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.541 r  box_y_reg_reg[2]/Q
                         net (fo=5, routed)           0.628     0.087    box_y_reg_reg[2]
    SLICE_X28Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.743 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.743    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.857 r  vga_red_reg_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.000     0.857    vga_red_reg_reg[3]_i_65_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.191 r  vga_red_reg_reg[3]_i_64/O[1]
                         net (fo=1, routed)           0.454     1.645    plusOp4[11]
    SLICE_X27Y67         LUT2 (Prop_lut2_I1_O)        0.303     1.948 r  vga_red_reg[3]_i_28/O
                         net (fo=1, routed)           0.000     1.948    vga_red_reg[3]_i_28_n_0
    SLICE_X27Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.349 r  vga_red_reg_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           1.026     3.374    vga_red_reg_reg[3]_i_6_n_0
    SLICE_X30Y69         LUT6 (Prop_lut6_I4_O)        0.124     3.498 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.753     4.251    vga_green[3]
    SLICE_X26Y62         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_9/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          1.517     5.106    pxl_clk
    SLICE_X26Y62         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_9/C
                         clock pessimism              0.567     5.673    
                         clock uncertainty           -0.115     5.558    
    SLICE_X26Y62         FDRE (Setup_fdre_C_D)       -0.028     5.530    vga_red_reg_reg[3]_lopt_replica_9
  -------------------------------------------------------------------
                         required time                          5.530    
                         arrival time                          -4.251    
  -------------------------------------------------------------------
                         slack                                  1.279    

Slack (MET) :             1.321ns  (required time - arrival time)
  Source:                 box_y_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.189ns  (logic 2.388ns (46.020%)  route 2.801ns (53.980%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.628ns = ( 5.106 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.997ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          1.695    -0.997    pxl_clk
    SLICE_X28Y62         FDRE                                         r  box_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.541 r  box_y_reg_reg[2]/Q
                         net (fo=5, routed)           0.628     0.087    box_y_reg_reg[2]
    SLICE_X28Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.743 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.743    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.857 r  vga_red_reg_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.000     0.857    vga_red_reg_reg[3]_i_65_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.191 r  vga_red_reg_reg[3]_i_64/O[1]
                         net (fo=1, routed)           0.454     1.645    plusOp4[11]
    SLICE_X27Y67         LUT2 (Prop_lut2_I1_O)        0.303     1.948 r  vga_red_reg[3]_i_28/O
                         net (fo=1, routed)           0.000     1.948    vga_red_reg[3]_i_28_n_0
    SLICE_X27Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.349 r  vga_red_reg_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           1.026     3.374    vga_red_reg_reg[3]_i_6_n_0
    SLICE_X30Y69         LUT6 (Prop_lut6_I4_O)        0.124     3.498 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.694     4.192    vga_green[3]
    SLICE_X26Y62         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          1.517     5.106    pxl_clk
    SLICE_X26Y62         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_3/C
                         clock pessimism              0.567     5.673    
                         clock uncertainty           -0.115     5.558    
    SLICE_X26Y62         FDRE (Setup_fdre_C_D)       -0.045     5.513    vga_red_reg_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                          5.513    
                         arrival time                          -4.192    
  -------------------------------------------------------------------
                         slack                                  1.321    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 test_output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            test_output_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.246ns (61.640%)  route 0.153ns (38.360%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          0.717    -0.490    pxl_clk
    SLICE_X112Y107       FDRE                                         r  test_output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y107       FDRE (Prop_fdre_C_Q)         0.148    -0.342 r  test_output_reg[2]/Q
                         net (fo=6, routed)           0.153    -0.189    testOutput_OBUF[2]
    SLICE_X112Y106       LUT6 (Prop_lut6_I1_O)        0.098    -0.091 r  test_output[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.091    plusOp[5]
    SLICE_X112Y106       FDRE                                         r  test_output_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          0.994    -0.721    pxl_clk
    SLICE_X112Y106       FDRE                                         r  test_output_reg[5]/C
                         clock pessimism              0.248    -0.473    
                         clock uncertainty            0.115    -0.358    
    SLICE_X112Y106       FDRE (Hold_fdre_C_D)         0.121    -0.237    test_output_reg[5]
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 test_output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            test_output_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          0.717    -0.490    pxl_clk
    SLICE_X112Y107       FDRE                                         r  test_output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y107       FDRE (Prop_fdre_C_Q)         0.164    -0.326 r  test_output_reg[1]/Q
                         net (fo=7, routed)           0.186    -0.140    testOutput_OBUF[1]
    SLICE_X112Y107       LUT3 (Prop_lut3_I0_O)        0.043    -0.097 r  test_output[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.097    plusOp[2]
    SLICE_X112Y107       FDRE                                         r  test_output_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          0.993    -0.722    pxl_clk
    SLICE_X112Y107       FDRE                                         r  test_output_reg[2]/C
                         clock pessimism              0.232    -0.490    
                         clock uncertainty            0.115    -0.375    
    SLICE_X112Y107       FDRE (Hold_fdre_C_D)         0.131    -0.244    test_output_reg[2]
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 test_output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            test_output_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          0.717    -0.490    pxl_clk
    SLICE_X112Y107       FDRE                                         r  test_output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y107       FDRE (Prop_fdre_C_Q)         0.164    -0.326 r  test_output_reg[1]/Q
                         net (fo=7, routed)           0.186    -0.140    testOutput_OBUF[1]
    SLICE_X112Y107       LUT5 (Prop_lut5_I1_O)        0.043    -0.097 r  test_output[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.097    plusOp[4]
    SLICE_X112Y107       FDRE                                         r  test_output_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          0.993    -0.722    pxl_clk
    SLICE_X112Y107       FDRE                                         r  test_output_reg[4]/C
                         clock pessimism              0.232    -0.490    
                         clock uncertainty            0.115    -0.375    
    SLICE_X112Y107       FDRE (Hold_fdre_C_D)         0.131    -0.244    test_output_reg[4]
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 h_cntr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_cntr_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          0.569    -0.639    pxl_clk
    SLICE_X31Y68         FDRE                                         r  h_cntr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.498 r  h_cntr_reg_reg[7]/Q
                         net (fo=10, routed)          0.120    -0.377    p_0_in3_in
    SLICE_X31Y68         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.269 r  h_cntr_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.269    h_cntr_reg_reg[4]_i_1_n_4
    SLICE_X31Y68         FDRE                                         r  h_cntr_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          0.835    -0.880    pxl_clk
    SLICE_X31Y68         FDRE                                         r  h_cntr_reg_reg[7]/C
                         clock pessimism              0.242    -0.639    
                         clock uncertainty            0.115    -0.524    
    SLICE_X31Y68         FDRE (Hold_fdre_C_D)         0.105    -0.419    h_cntr_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 box_cntr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_cntr_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          0.554    -0.654    pxl_clk
    SLICE_X32Y63         FDRE                                         r  box_cntr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.490 r  box_cntr_reg_reg[10]/Q
                         net (fo=2, routed)           0.125    -0.364    box_cntr_reg_reg[10]
    SLICE_X32Y63         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.254 r  box_cntr_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.254    box_cntr_reg_reg[8]_i_1_n_5
    SLICE_X32Y63         FDRE                                         r  box_cntr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          0.820    -0.895    pxl_clk
    SLICE_X32Y63         FDRE                                         r  box_cntr_reg_reg[10]/C
                         clock pessimism              0.242    -0.654    
                         clock uncertainty            0.115    -0.539    
    SLICE_X32Y63         FDRE (Hold_fdre_C_D)         0.134    -0.405    box_cntr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 box_cntr_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_cntr_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          0.553    -0.655    pxl_clk
    SLICE_X32Y66         FDRE                                         r  box_cntr_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.491 r  box_cntr_reg_reg[22]/Q
                         net (fo=2, routed)           0.125    -0.365    box_cntr_reg_reg[22]
    SLICE_X32Y66         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.255 r  box_cntr_reg_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.255    box_cntr_reg_reg[20]_i_1_n_5
    SLICE_X32Y66         FDRE                                         r  box_cntr_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          0.818    -0.897    pxl_clk
    SLICE_X32Y66         FDRE                                         r  box_cntr_reg_reg[22]/C
                         clock pessimism              0.243    -0.655    
                         clock uncertainty            0.115    -0.540    
    SLICE_X32Y66         FDRE (Hold_fdre_C_D)         0.134    -0.406    box_cntr_reg_reg[22]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 test_output_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            test_output_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.207ns (52.193%)  route 0.190ns (47.807%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          0.718    -0.489    pxl_clk
    SLICE_X112Y106       FDRE                                         r  test_output_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y106       FDRE (Prop_fdre_C_Q)         0.164    -0.325 r  test_output_reg[6]/Q
                         net (fo=4, routed)           0.190    -0.135    testOutput_OBUF[6]
    SLICE_X112Y106       LUT3 (Prop_lut3_I0_O)        0.043    -0.092 r  test_output[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.092    plusOp[7]
    SLICE_X112Y106       FDRE                                         r  test_output_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          0.994    -0.721    pxl_clk
    SLICE_X112Y106       FDRE                                         r  test_output_reg[7]/C
                         clock pessimism              0.232    -0.489    
                         clock uncertainty            0.115    -0.374    
    SLICE_X112Y106       FDRE (Hold_fdre_C_D)         0.131    -0.243    test_output_reg[7]
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 box_cntr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_cntr_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          0.555    -0.653    pxl_clk
    SLICE_X32Y62         FDRE                                         r  box_cntr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.489 r  box_cntr_reg_reg[6]/Q
                         net (fo=2, routed)           0.126    -0.363    box_cntr_reg_reg[6]
    SLICE_X32Y62         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.253 r  box_cntr_reg_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.253    box_cntr_reg_reg[4]_i_1_n_5
    SLICE_X32Y62         FDRE                                         r  box_cntr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          0.821    -0.894    pxl_clk
    SLICE_X32Y62         FDRE                                         r  box_cntr_reg_reg[6]/C
                         clock pessimism              0.242    -0.653    
                         clock uncertainty            0.115    -0.538    
    SLICE_X32Y62         FDRE (Hold_fdre_C_D)         0.134    -0.404    box_cntr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 box_cntr_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_cntr_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          0.554    -0.654    pxl_clk
    SLICE_X32Y64         FDRE                                         r  box_cntr_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y64         FDRE (Prop_fdre_C_Q)         0.164    -0.490 r  box_cntr_reg_reg[14]/Q
                         net (fo=2, routed)           0.126    -0.364    box_cntr_reg_reg[14]
    SLICE_X32Y64         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.254 r  box_cntr_reg_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.254    box_cntr_reg_reg[12]_i_1_n_5
    SLICE_X32Y64         FDRE                                         r  box_cntr_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          0.820    -0.895    pxl_clk
    SLICE_X32Y64         FDRE                                         r  box_cntr_reg_reg[14]/C
                         clock pessimism              0.242    -0.654    
                         clock uncertainty            0.115    -0.539    
    SLICE_X32Y64         FDRE (Hold_fdre_C_D)         0.134    -0.405    box_cntr_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 v_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_sync_dly_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.789%)  route 0.172ns (51.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.883ns
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          0.569    -0.639    pxl_clk
    SLICE_X30Y68         FDRE                                         r  v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y68         FDRE (Prop_fdre_C_Q)         0.164    -0.475 r  v_sync_reg_reg/Q
                         net (fo=1, routed)           0.172    -0.302    v_sync_reg
    SLICE_X30Y71         FDRE                                         r  v_sync_dly_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=99, routed)          0.832    -0.883    pxl_clk
    SLICE_X30Y71         FDRE                                         r  v_sync_dly_reg_reg/C
                         clock pessimism              0.256    -0.628    
                         clock uncertainty            0.115    -0.513    
    SLICE_X30Y71         FDRE (Hold_fdre_C_D)         0.059    -0.454    v_sync_dly_reg_reg
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.151    





