{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/DeMiSTify/controller/substitute_mcu.vhd " "Source file: D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/DeMiSTify/controller/substitute_mcu.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1707850588812 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1707850588812 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/DeMiSTify/controller/substitute_mcu.vhd " "Source file: D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/DeMiSTify/controller/substitute_mcu.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1707850588968 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1707850588968 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/DeMiSTify/controller/substitute_mcu.vhd " "Source file: D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/DeMiSTify/controller/substitute_mcu.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1707850589030 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1707850589030 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1707850590078 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707850590078 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 13 21:56:29 2024 " "Processing started: Tue Feb 13 21:56:29 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707850590078 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1707850590078 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t .././build_id.tcl compile zxspectrum_neptuno zxspectrum_neptuno " "Command: quartus_sh -t .././build_id.tcl compile zxspectrum_neptuno zxspectrum_neptuno" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1707850590078 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "compile zxspectrum_neptuno zxspectrum_neptuno " "Quartus(args): compile zxspectrum_neptuno zxspectrum_neptuno" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1707850590078 ""}
{ "Info" "0" "" "Generated build identification Verilog module: D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/neptuno/build_id.v" {  } {  } 0 0 "Generated build identification Verilog module: D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/neptuno/build_id.v" 0 0 "Shell" 0 0 1707850590304 ""}
{ "Info" "0" "" "Date:             240213" {  } {  } 0 0 "Date:             240213" 0 0 "Shell" 0 0 1707850590304 ""}
{ "Info" "0" "" "Time:             215630" {  } {  } 0 0 "Time:             215630" 0 0 "Shell" 0 0 1707850590304 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" ".././build_id.tcl " "Evaluation of Tcl script .././build_id.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1707850590304 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 0 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4747 " "Peak virtual memory: 4747 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707850590304 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 13 21:56:30 2024 " "Processing ended: Tue Feb 13 21:56:30 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707850590304 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707850590304 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707850590304 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1707850590304 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Shell" 0 -1 1707850591835 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707850591835 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 13 21:56:31 2024 " "Processing started: Tue Feb 13 21:56:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707850591835 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707850591835 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off zxspectrum_neptuno -c zxspectrum_neptuno " "Command: quartus_map --read_settings_files=on --write_settings_files=off zxspectrum_neptuno -c zxspectrum_neptuno" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707850591835 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "top.qip " "Tcl Script File top.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE top.qip " "set_global_assignment -name QIP_FILE top.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1707850592007 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1707850592007 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1707850592429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/joydecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/joydecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 joydecoder " "Found entity 1: joydecoder" {  } { { "rtl/joydecoder.v" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/neptuno/rtl/joydecoder.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850603910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707850603910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio_i2s.vhd 4 2 " "Found 4 design units, including 2 entities, in source file rtl/audio_i2s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dac_if-Behavioral " "Found design unit 1: dac_if-Behavioral" {  } { { "rtl/audio_i2s.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/neptuno/rtl/audio_i2s.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604461 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 audio_top-Behavioral " "Found design unit 2: audio_top-Behavioral" {  } { { "rtl/audio_i2s.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/neptuno/rtl/audio_i2s.vhd" 97 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604461 ""} { "Info" "ISGN_ENTITY_NAME" "1 dac_if " "Found entity 1: dac_if" {  } { { "rtl/audio_i2s.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/neptuno/rtl/audio_i2s.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604461 ""} { "Info" "ISGN_ENTITY_NAME" "2 audio_top " "Found entity 2: audio_top" {  } { { "rtl/audio_i2s.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/neptuno/rtl/audio_i2s.vhd" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707850604461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2/spectrum_cyclone4_gx-master/t80/t80pa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/neptuno2/spectrum_cyclone4_gx-master/t80/t80pa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80pa-rtl " "Found design unit 1: T80pa-rtl" {  } { { "../T80/T80pa.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/T80/T80pa.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604461 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80pa " "Found entity 1: T80pa" {  } { { "../T80/T80pa.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/T80/T80pa.vhd" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707850604461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2/spectrum_cyclone4_gx-master/t80/t80s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/neptuno2/spectrum_cyclone4_gx-master/t80/t80s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80s-rtl " "Found design unit 1: T80s-rtl" {  } { { "../T80/T80s.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/T80/T80s.vhd" 103 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604461 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80s " "Found entity 1: T80s" {  } { { "../T80/T80s.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/T80/T80s.vhd" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707850604461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2/spectrum_cyclone4_gx-master/t80/t80se.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/neptuno2/spectrum_cyclone4_gx-master/t80/t80se.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80se-rtl " "Found design unit 1: T80se-rtl" {  } { { "../T80/T80se.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/T80/T80se.vhd" 103 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604461 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80se " "Found entity 1: T80se" {  } { { "../T80/T80se.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/T80/T80se.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707850604461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2/spectrum_cyclone4_gx-master/t80/t80as.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/neptuno2/spectrum_cyclone4_gx-master/t80/t80as.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80as-rtl " "Found design unit 1: T80as-rtl" {  } { { "../T80/T80as.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/T80/T80as.vhd" 112 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604469 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80as " "Found entity 1: T80as" {  } { { "../T80/T80as.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/T80/T80as.vhd" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707850604469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2/spectrum_cyclone4_gx-master/t80/t80sed.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/neptuno2/spectrum_cyclone4_gx-master/t80/t80sed.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80sed-rtl " "Found design unit 1: T80sed-rtl" {  } { { "../T80/T80sed.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/T80/T80sed.vhd" 98 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604471 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80sed " "Found entity 1: T80sed" {  } { { "../T80/T80sed.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/T80/T80sed.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707850604471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2/spectrum_cyclone4_gx-master/t80/t8080se.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/neptuno2/spectrum_cyclone4_gx-master/t80/t8080se.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T8080se-rtl " "Found design unit 1: T8080se-rtl" {  } { { "../T80/T8080se.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/T80/T8080se.vhd" 97 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604471 ""} { "Info" "ISGN_ENTITY_NAME" "1 T8080se " "Found entity 1: T8080se" {  } { { "../T80/T8080se.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/T80/T8080se.vhd" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707850604471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2/spectrum_cyclone4_gx-master/t80/t80_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/neptuno2/spectrum_cyclone4_gx-master/t80/t80_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_Reg-rtl " "Found design unit 1: T80_Reg-rtl" {  } { { "../T80/T80_Reg.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/T80/T80_Reg.vhd" 98 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604471 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80_Reg " "Found entity 1: T80_Reg" {  } { { "../T80/T80_Reg.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/T80/T80_Reg.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707850604471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2/spectrum_cyclone4_gx-master/t80/t80_mcode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/neptuno2/spectrum_cyclone4_gx-master/t80/t80_mcode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_MCode-rtl " "Found design unit 1: T80_MCode-rtl" {  } { { "../T80/T80_MCode.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/T80/T80_MCode.vhd" 151 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604471 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80_MCode " "Found entity 1: T80_MCode" {  } { { "../T80/T80_MCode.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/T80/T80_MCode.vhd" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707850604471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2/spectrum_cyclone4_gx-master/t80/t80_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/neptuno2/spectrum_cyclone4_gx-master/t80/t80_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_ALU-rtl " "Found design unit 1: T80_ALU-rtl" {  } { { "../T80/T80_ALU.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/T80/T80_ALU.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604479 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80_ALU " "Found entity 1: T80_ALU" {  } { { "../T80/T80_ALU.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/T80/T80_ALU.vhd" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707850604479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2/spectrum_cyclone4_gx-master/t80/t80.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/neptuno2/spectrum_cyclone4_gx-master/t80/t80.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80-rtl " "Found design unit 1: T80-rtl" {  } { { "../T80/T80.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/T80/T80.vhd" 129 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604481 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80 " "Found entity 1: T80" {  } { { "../T80/T80.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/T80/T80.vhd" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707850604481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2/spectrum_cyclone4_gx-master/t80/t80_pack.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /fpga/neptuno2/spectrum_cyclone4_gx-master/t80/t80_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_Pack " "Found design unit 1: T80_Pack" {  } { { "../T80/T80_Pack.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/T80/T80_Pack.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707850604481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2/spectrum_cyclone4_gx-master/sdram.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/neptuno2/spectrum_cyclone4_gx-master/sdram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdram " "Found entity 1: sdram" {  } { { "../sdram.sv" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/sdram.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707850604481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2/spectrum_cyclone4_gx-master/turbosound.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/neptuno2/spectrum_cyclone4_gx-master/turbosound.sv" { { "Info" "ISGN_ENTITY_NAME" "1 turbosound " "Found entity 1: turbosound" {  } { { "../turbosound.sv" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/turbosound.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707850604481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2/spectrum_cyclone4_gx-master/vol_table_array.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/neptuno2/spectrum_cyclone4_gx-master/vol_table_array.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vol_table-RTL " "Found design unit 1: vol_table-RTL" {  } { { "../vol_table_array.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/vol_table_array.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604491 ""} { "Info" "ISGN_ENTITY_NAME" "1 vol_table " "Found entity 1: vol_table" {  } { { "../vol_table_array.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/vol_table_array.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707850604491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2/spectrum_cyclone4_gx-master/ym2149.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/neptuno2/spectrum_cyclone4_gx-master/ym2149.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 YM2149-RTL " "Found design unit 1: YM2149-RTL" {  } { { "../YM2149.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/YM2149.vhd" 105 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604491 ""} { "Info" "ISGN_ENTITY_NAME" "1 YM2149 " "Found entity 1: YM2149" {  } { { "../YM2149.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/YM2149.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707850604491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2/spectrum_cyclone4_gx-master/tape.sv 2 2 " "Found 2 design units, including 2 entities, in source file /fpga/neptuno2/spectrum_cyclone4_gx-master/tape.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tape " "Found entity 1: tape" {  } { { "../tape.sv" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/tape.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604491 ""} { "Info" "ISGN_ENTITY_NAME" "2 smart_tape " "Found entity 2: smart_tape" {  } { { "../tape.sv" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/tape.sv" 407 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707850604491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2/spectrum_cyclone4_gx-master/keyboard.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/neptuno2/spectrum_cyclone4_gx-master/keyboard.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "../keyboard.sv" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/keyboard.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707850604491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2/spectrum_cyclone4_gx-master/mouse.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/neptuno2/spectrum_cyclone4_gx-master/mouse.v" { { "Info" "ISGN_ENTITY_NAME" "1 mouse " "Found entity 1: mouse" {  } { { "../mouse.v" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/mouse.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707850604499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2/spectrum_cyclone4_gx-master/vram.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/neptuno2/spectrum_cyclone4_gx-master/vram.v" { { "Info" "ISGN_ENTITY_NAME" "1 vram " "Found entity 1: vram" {  } { { "../vram.v" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/vram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707850604502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2/spectrum_cyclone4_gx-master/divmmc.v 2 2 " "Found 2 design units, including 2 entities, in source file /fpga/neptuno2/spectrum_cyclone4_gx-master/divmmc.v" { { "Info" "ISGN_ENTITY_NAME" "1 divmmc " "Found entity 1: divmmc" {  } { { "../divmmc.v" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/divmmc.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604502 ""} { "Info" "ISGN_ENTITY_NAME" "2 spi " "Found entity 2: spi" {  } { { "../divmmc.v" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/divmmc.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707850604502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2/spectrum_cyclone4_gx-master/wd1793.sv 2 2 " "Found 2 design units, including 2 entities, in source file /fpga/neptuno2/spectrum_cyclone4_gx-master/wd1793.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wd1793 " "Found entity 1: wd1793" {  } { { "../wd1793.sv" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/wd1793.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604502 ""} { "Info" "ISGN_ENTITY_NAME" "2 wd1793_dpram " "Found entity 2: wd1793_dpram" {  } { { "../wd1793.sv" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/wd1793.sv" 868 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707850604502 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "u765.sv(200) " "Verilog HDL information at u765.sv(200): always construct contains both blocking and non-blocking assignments" {  } { { "../u765.sv" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/u765.sv" 200 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1707850604510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2/spectrum_cyclone4_gx-master/u765.sv 2 2 " "Found 2 design units, including 2 entities, in source file /fpga/neptuno2/spectrum_cyclone4_gx-master/u765.sv" { { "Info" "ISGN_ENTITY_NAME" "1 u765 " "Found entity 1: u765" {  } { { "../u765.sv" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/u765.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604510 ""} { "Info" "ISGN_ENTITY_NAME" "2 u765_dpram " "Found entity 2: u765_dpram" {  } { { "../u765.sv" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/u765.sv" 1169 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707850604510 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DAC_L dac_l zxspectrum.sv(60) " "Verilog HDL Declaration information at zxspectrum.sv(60): object \"DAC_L\" differs only in case from object \"dac_l\" in the same scope" {  } { { "../zxspectrum.sv" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/zxspectrum.sv" 60 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707850604512 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DAC_R dac_r zxspectrum.sv(62) " "Verilog HDL Declaration information at zxspectrum.sv(62): object \"DAC_R\" differs only in case from object \"dac_r\" in the same scope" {  } { { "../zxspectrum.sv" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/zxspectrum.sv" 62 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707850604512 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SPI_DI spi_di zxspectrum.sv(44) " "Verilog HDL Declaration information at zxspectrum.sv(44): object \"SPI_DI\" differs only in case from object \"spi_di\" in the same scope" {  } { { "../zxspectrum.sv" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/zxspectrum.sv" 44 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707850604512 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SPI_DO spi_do zxspectrum.sv(43) " "Verilog HDL Declaration information at zxspectrum.sv(43): object \"SPI_DO\" differs only in case from object \"spi_do\" in the same scope" {  } { { "../zxspectrum.sv" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/zxspectrum.sv" 43 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707850604512 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TAPE_ADDR tape_addr zxspectrum.sv(71) " "Verilog HDL Declaration information at zxspectrum.sv(71): object \"TAPE_ADDR\" differs only in case from object \"tape_addr\" in the same scope" {  } { { "../zxspectrum.sv" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/zxspectrum.sv" 71 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707850604512 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SNAP_ADDR snap_addr zxspectrum.sv(72) " "Verilog HDL Declaration information at zxspectrum.sv(72): object \"SNAP_ADDR\" differs only in case from object \"snap_addr\" in the same scope" {  } { { "../zxspectrum.sv" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/zxspectrum.sv" 72 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707850604512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2/spectrum_cyclone4_gx-master/zxspectrum.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/neptuno2/spectrum_cyclone4_gx-master/zxspectrum.sv" { { "Info" "ISGN_ENTITY_NAME" "1 zxspectrum " "Found entity 1: zxspectrum" {  } { { "../zxspectrum.sv" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/zxspectrum.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707850604512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2/spectrum_cyclone4_gx-master/snap_loader.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/neptuno2/spectrum_cyclone4_gx-master/snap_loader.sv" { { "Info" "ISGN_ENTITY_NAME" "1 snap_loader " "Found entity 1: snap_loader" {  } { { "../snap_loader.sv" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/snap_loader.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707850604512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2/spectrum_cyclone4_gx-master/ula.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/neptuno2/spectrum_cyclone4_gx-master/ula.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "../ula.sv" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/ula.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707850604520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2/spectrum_cyclone4_gx-master/tzxplayer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/neptuno2/spectrum_cyclone4_gx-master/tzxplayer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tzxplayer-struct " "Found design unit 1: tzxplayer-struct" {  } { { "../tzxplayer.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/tzxplayer.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604520 ""} { "Info" "ISGN_ENTITY_NAME" "1 tzxplayer " "Found entity 1: tzxplayer" {  } { { "../tzxplayer.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/tzxplayer.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707850604520 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_WR mem_wr gs.v(88) " "Verilog HDL Declaration information at gs.v(88): object \"MEM_WR\" differs only in case from object \"mem_wr\" in the same scope" {  } { { "../gs.v" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/gs.v" 88 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707850604520 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_RD mem_rd gs.v(87) " "Verilog HDL Declaration information at gs.v(87): object \"MEM_RD\" differs only in case from object \"mem_rd\" in the same scope" {  } { { "../gs.v" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/gs.v" 87 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707850604520 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "OUTL outl gs.v(91) " "Verilog HDL Declaration information at gs.v(91): object \"OUTL\" differs only in case from object \"outl\" in the same scope" {  } { { "../gs.v" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/gs.v" 91 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707850604520 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "OUTR outr gs.v(93) " "Verilog HDL Declaration information at gs.v(93): object \"OUTR\" differs only in case from object \"outr\" in the same scope" {  } { { "../gs.v" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/gs.v" 93 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707850604520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2/spectrum_cyclone4_gx-master/gs.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/neptuno2/spectrum_cyclone4_gx-master/gs.v" { { "Info" "ISGN_ENTITY_NAME" "1 gs " "Found entity 1: gs" {  } { { "../gs.v" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/gs.v" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707850604520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2/spectrum_cyclone4_gx-master/sys/video_mixer.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/neptuno2/spectrum_cyclone4_gx-master/sys/video_mixer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 video_mixer " "Found entity 1: video_mixer" {  } { { "../sys/video_mixer.sv" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/sys/video_mixer.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707850604520 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "hq2x.sv(247) " "Verilog HDL warning at hq2x.sv(247): extended using \"x\" or \"z\"" {  } { { "../sys/hq2x.sv" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/sys/hq2x.sv" 247 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1707850604520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2/spectrum_cyclone4_gx-master/sys/hq2x.sv 7 7 " "Found 7 design units, including 7 entities, in source file /fpga/neptuno2/spectrum_cyclone4_gx-master/sys/hq2x.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hq2x_in " "Found entity 1: hq2x_in" {  } { { "../sys/hq2x.sv" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/sys/hq2x.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604520 ""} { "Info" "ISGN_ENTITY_NAME" "2 hq2x_out " "Found entity 2: hq2x_out" {  } { { "../sys/hq2x.sv" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/sys/hq2x.sv" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604520 ""} { "Info" "ISGN_ENTITY_NAME" "3 hq2x_buf " "Found entity 3: hq2x_buf" {  } { { "../sys/hq2x.sv" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/sys/hq2x.sv" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604520 ""} { "Info" "ISGN_ENTITY_NAME" "4 DiffCheck " "Found entity 4: DiffCheck" {  } { { "../sys/hq2x.sv" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/sys/hq2x.sv" 134 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604520 ""} { "Info" "ISGN_ENTITY_NAME" "5 InnerBlend " "Found entity 5: InnerBlend" {  } { { "../sys/hq2x.sv" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/sys/hq2x.sv" 161 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604520 ""} { "Info" "ISGN_ENTITY_NAME" "6 Blend " "Found entity 6: Blend" {  } { { "../sys/hq2x.sv" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/sys/hq2x.sv" 192 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604520 ""} { "Info" "ISGN_ENTITY_NAME" "7 Hq2x " "Found entity 7: Hq2x" {  } { { "../sys/hq2x.sv" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/sys/hq2x.sv" 272 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707850604520 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "scandoubler.v(104) " "Verilog HDL information at scandoubler.v(104): always construct contains both blocking and non-blocking assignments" {  } { { "../sys/scandoubler.v" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/sys/scandoubler.v" 104 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1707850604530 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "hq2x Hq2x scandoubler.v(30) " "Verilog HDL Declaration information at scandoubler.v(30): object \"hq2x\" differs only in case from object \"Hq2x\" in the same scope" {  } { { "../sys/scandoubler.v" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/sys/scandoubler.v" 30 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707850604530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2/spectrum_cyclone4_gx-master/sys/scandoubler.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/neptuno2/spectrum_cyclone4_gx-master/sys/scandoubler.v" { { "Info" "ISGN_ENTITY_NAME" "1 scandoubler " "Found entity 1: scandoubler" {  } { { "../sys/scandoubler.v" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/sys/scandoubler.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707850604530 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SPI_DO spi_do mist_io.v(48) " "Verilog HDL Declaration information at mist_io.v(48): object \"SPI_DO\" differs only in case from object \"spi_do\" in the same scope" {  } { { "../sys/mist_io.v" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/sys/mist_io.v" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707850604532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2/spectrum_cyclone4_gx-master/sys/mist_io.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/neptuno2/spectrum_cyclone4_gx-master/sys/mist_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 mist_io " "Found entity 1: mist_io" {  } { { "../sys/mist_io.v" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/sys/mist_io.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707850604532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2/spectrum_cyclone4_gx-master/sys/osd.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/neptuno2/spectrum_cyclone4_gx-master/sys/osd.v" { { "Info" "ISGN_ENTITY_NAME" "1 osd " "Found entity 1: osd" {  } { { "../sys/osd.v" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/sys/osd.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707850604532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2/spectrum_cyclone4_gx-master/sys/sigma_delta_dac.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/neptuno2/spectrum_cyclone4_gx-master/sys/sigma_delta_dac.v" { { "Info" "ISGN_ENTITY_NAME" "1 sigma_delta_dac " "Found entity 1: sigma_delta_dac" {  } { { "../sys/sigma_delta_dac.v" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/sys/sigma_delta_dac.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707850604532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2/spectrum_cyclone4_gx-master/sys/sd_card.v 2 2 " "Found 2 design units, including 2 entities, in source file /fpga/neptuno2/spectrum_cyclone4_gx-master/sys/sd_card.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_card " "Found entity 1: sd_card" {  } { { "../sys/sd_card.v" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/sys/sd_card.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604532 ""} { "Info" "ISGN_ENTITY_NAME" "2 sd_card_dpram " "Found entity 2: sd_card_dpram" {  } { { "../sys/sd_card.v" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/sys/sd_card.v" 434 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707850604532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demistify_config_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file demistify_config_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demistify_config_pkg " "Found design unit 1: demistify_config_pkg" {  } { { "../demistify_config_pkg.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/neptuno/demistify_config_pkg.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707850604540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2/spectrum_cyclone4_gx-master/demistify/controller/substitute_mcu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/neptuno2/spectrum_cyclone4_gx-master/demistify/controller/substitute_mcu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 substitute_mcu-rtl " "Found design unit 1: substitute_mcu-rtl" {  } { { "../DeMiSTify/controller/substitute_mcu.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/DeMiSTify/controller/substitute_mcu.vhd" 83 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604542 ""} { "Info" "ISGN_ENTITY_NAME" "1 substitute_mcu " "Found entity 1: substitute_mcu" {  } { { "../DeMiSTify/controller/substitute_mcu.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/DeMiSTify/controller/substitute_mcu.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707850604542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2/spectrum_cyclone4_gx-master/demistify/eightthirtytwo/rtl/eightthirtytwo_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /fpga/neptuno2/spectrum_cyclone4_gx-master/demistify/eightthirtytwo/rtl/eightthirtytwo_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightthirtytwo_pkg " "Found design unit 1: eightthirtytwo_pkg" {  } { { "../DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_pkg.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_pkg.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707850604542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2/spectrum_cyclone4_gx-master/demistify/eightthirtytwo/rtl/eightthirtytwo_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/neptuno2/spectrum_cyclone4_gx-master/demistify/eightthirtytwo/rtl/eightthirtytwo_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightthirtytwo_alu-rtl " "Found design unit 1: eightthirtytwo_alu-rtl" {  } { { "../DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_alu.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_alu.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604542 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightthirtytwo_alu " "Found entity 1: eightthirtytwo_alu" {  } { { "../DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_alu.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_alu.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707850604542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2/spectrum_cyclone4_gx-master/demistify/eightthirtytwo/rtl/eightthirtytwo_shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/neptuno2/spectrum_cyclone4_gx-master/demistify/eightthirtytwo/rtl/eightthirtytwo_shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightthirtytwo_shifter-rtl " "Found design unit 1: eightthirtytwo_shifter-rtl" {  } { { "../DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_shifter.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_shifter.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604542 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightthirtytwo_shifter " "Found entity 1: eightthirtytwo_shifter" {  } { { "../DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_shifter.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_shifter.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707850604542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2/spectrum_cyclone4_gx-master/demistify/eightthirtytwo/rtl/eightthirtytwo_aligner.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/neptuno2/spectrum_cyclone4_gx-master/demistify/eightthirtytwo/rtl/eightthirtytwo_aligner.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightthirtytwo_aligner-rtl " "Found design unit 1: eightthirtytwo_aligner-rtl" {  } { { "../DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_aligner.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_aligner.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604542 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightthirtytwo_aligner " "Found entity 1: eightthirtytwo_aligner" {  } { { "../DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_aligner.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_aligner.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707850604542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2/spectrum_cyclone4_gx-master/demistify/eightthirtytwo/rtl/eightthirtytwo_aligner_le.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/neptuno2/spectrum_cyclone4_gx-master/demistify/eightthirtytwo/rtl/eightthirtytwo_aligner_le.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightthirtytwo_aligner_le-rtl " "Found design unit 1: eightthirtytwo_aligner_le-rtl" {  } { { "../DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_aligner_le.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_aligner_le.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604542 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightthirtytwo_aligner_le " "Found entity 1: eightthirtytwo_aligner_le" {  } { { "../DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_aligner_le.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_aligner_le.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707850604542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2/spectrum_cyclone4_gx-master/demistify/eightthirtytwo/rtl/eightthirtytwo_decode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/neptuno2/spectrum_cyclone4_gx-master/demistify/eightthirtytwo/rtl/eightthirtytwo_decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightthirtytwo_decode-behavoural " "Found design unit 1: eightthirtytwo_decode-behavoural" {  } { { "../DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_decode.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_decode.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604550 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightthirtytwo_decode " "Found entity 1: eightthirtytwo_decode" {  } { { "../DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_decode.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_decode.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707850604550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2/spectrum_cyclone4_gx-master/demistify/eightthirtytwo/rtl/eightthirtytwo_fetchloadstore.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/neptuno2/spectrum_cyclone4_gx-master/demistify/eightthirtytwo/rtl/eightthirtytwo_fetchloadstore.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightthirtytwo_fetchloadstore-behavioural " "Found design unit 1: eightthirtytwo_fetchloadstore-behavioural" {  } { { "../DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_fetchloadstore.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_fetchloadstore.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604552 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightthirtytwo_fetchloadstore " "Found entity 1: eightthirtytwo_fetchloadstore" {  } { { "../DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_fetchloadstore.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_fetchloadstore.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707850604552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2/spectrum_cyclone4_gx-master/demistify/eightthirtytwo/rtl/eightthirtytwo_hazard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/neptuno2/spectrum_cyclone4_gx-master/demistify/eightthirtytwo/rtl/eightthirtytwo_hazard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightthirtytwo_hazard-rtl " "Found design unit 1: eightthirtytwo_hazard-rtl" {  } { { "../DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_hazard.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_hazard.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604552 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightthirtytwo_hazard " "Found entity 1: eightthirtytwo_hazard" {  } { { "../DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_hazard.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_hazard.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707850604552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2/spectrum_cyclone4_gx-master/demistify/eightthirtytwo/rtl/eightthirtytwo_debug.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/neptuno2/spectrum_cyclone4_gx-master/demistify/eightthirtytwo/rtl/eightthirtytwo_debug.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightthirtytwo_debug-rtl " "Found design unit 1: eightthirtytwo_debug-rtl" {  } { { "../DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_debug.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_debug.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604552 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightthirtytwo_debug " "Found entity 1: eightthirtytwo_debug" {  } { { "../DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_debug.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_debug.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707850604552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2/spectrum_cyclone4_gx-master/demistify/eightthirtytwo/rtl/eightthirtytwo_cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/neptuno2/spectrum_cyclone4_gx-master/demistify/eightthirtytwo/rtl/eightthirtytwo_cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightthirtytwo_cpu-behavoural " "Found design unit 1: eightthirtytwo_cpu-behavoural" {  } { { "../DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_cpu.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_cpu.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604552 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightthirtytwo_cpu " "Found entity 1: eightthirtytwo_cpu" {  } { { "../DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_cpu.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_cpu.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707850604552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2/spectrum_cyclone4_gx-master/demistify/eightthirtytwo/rtl/altera/debug_bridge_jtag.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/neptuno2/spectrum_cyclone4_gx-master/demistify/eightthirtytwo/rtl/altera/debug_bridge_jtag.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debug_bridge_jtag-rtl " "Found design unit 1: debug_bridge_jtag-rtl" {  } { { "../DeMiSTify/EightThirtyTwo/RTL/altera/debug_bridge_jtag.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/DeMiSTify/EightThirtyTwo/RTL/altera/debug_bridge_jtag.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604560 ""} { "Info" "ISGN_ENTITY_NAME" "1 debug_bridge_jtag " "Found entity 1: debug_bridge_jtag" {  } { { "../DeMiSTify/EightThirtyTwo/RTL/altera/debug_bridge_jtag.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/DeMiSTify/EightThirtyTwo/RTL/altera/debug_bridge_jtag.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707850604560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2/spectrum_cyclone4_gx-master/demistify/eightthirtytwo/rtl/altera/debug_virtualjtag.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/neptuno2/spectrum_cyclone4_gx-master/demistify/eightthirtytwo/rtl/altera/debug_virtualjtag.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debug_virtualjtag-SYN " "Found design unit 1: debug_virtualjtag-SYN" {  } { { "../DeMiSTify/EightThirtyTwo/RTL/altera/debug_virtualjtag.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/DeMiSTify/EightThirtyTwo/RTL/altera/debug_virtualjtag.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604562 ""} { "Info" "ISGN_ENTITY_NAME" "1 debug_virtualjtag " "Found entity 1: debug_virtualjtag" {  } { { "../DeMiSTify/EightThirtyTwo/RTL/altera/debug_virtualjtag.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/DeMiSTify/EightThirtyTwo/RTL/altera/debug_virtualjtag.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707850604562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2/spectrum_cyclone4_gx-master/demistify/eightthirtytwo/rtl/debug_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/neptuno2/spectrum_cyclone4_gx-master/demistify/eightthirtytwo/rtl/debug_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debug_fifo-rtl " "Found design unit 1: debug_fifo-rtl" {  } { { "../DeMiSTify/EightThirtyTwo/RTL/debug_fifo.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/DeMiSTify/EightThirtyTwo/RTL/debug_fifo.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604562 ""} { "Info" "ISGN_ENTITY_NAME" "1 debug_fifo " "Found entity 1: debug_fifo" {  } { { "../DeMiSTify/EightThirtyTwo/RTL/debug_fifo.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/DeMiSTify/EightThirtyTwo/RTL/debug_fifo.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707850604562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2/spectrum_cyclone4_gx-master/demistify/firmware/controller_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/neptuno2/spectrum_cyclone4_gx-master/demistify/firmware/controller_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller_rom-arch " "Found design unit 1: controller_rom-arch" {  } { { "../DeMiSTify/firmware/controller_rom.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/DeMiSTify/firmware/controller_rom.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604562 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller_rom " "Found entity 1: controller_rom" {  } { { "../DeMiSTify/firmware/controller_rom.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/DeMiSTify/firmware/controller_rom.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707850604562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2/spectrum_cyclone4_gx-master/demistify/controller/simple_uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/neptuno2/spectrum_cyclone4_gx-master/demistify/controller/simple_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 simple_uart-rtl " "Found design unit 1: simple_uart-rtl" {  } { { "../DeMiSTify/controller/simple_uart.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/DeMiSTify/controller/simple_uart.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604562 ""} { "Info" "ISGN_ENTITY_NAME" "1 simple_uart " "Found entity 1: simple_uart" {  } { { "../DeMiSTify/controller/simple_uart.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/DeMiSTify/controller/simple_uart.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707850604562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2/spectrum_cyclone4_gx-master/demistify/controller/jtag_uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/neptuno2/spectrum_cyclone4_gx-master/demistify/controller/jtag_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jtag_uart-rtl " "Found design unit 1: jtag_uart-rtl" {  } { { "../DeMiSTify/controller/jtag_uart.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/DeMiSTify/controller/jtag_uart.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604562 ""} { "Info" "ISGN_ENTITY_NAME" "1 jtag_uart " "Found entity 1: jtag_uart" {  } { { "../DeMiSTify/controller/jtag_uart.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/DeMiSTify/controller/jtag_uart.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707850604562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2/spectrum_cyclone4_gx-master/demistify/controller/io_ps2_com.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/neptuno2/spectrum_cyclone4_gx-master/demistify/controller/io_ps2_com.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 io_ps2_com-rtl " "Found design unit 1: io_ps2_com-rtl" {  } { { "../DeMiSTify/controller/io_ps2_com.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/DeMiSTify/controller/io_ps2_com.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604562 ""} { "Info" "ISGN_ENTITY_NAME" "1 io_ps2_com " "Found entity 1: io_ps2_com" {  } { { "../DeMiSTify/controller/io_ps2_com.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/DeMiSTify/controller/io_ps2_com.vhd" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707850604562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2/spectrum_cyclone4_gx-master/demistify/controller/interrupt_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/neptuno2/spectrum_cyclone4_gx-master/demistify/controller/interrupt_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interrupt_controller-rtl " "Found design unit 1: interrupt_controller-rtl" {  } { { "../DeMiSTify/controller/interrupt_controller.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/DeMiSTify/controller/interrupt_controller.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604570 ""} { "Info" "ISGN_ENTITY_NAME" "1 interrupt_controller " "Found entity 1: interrupt_controller" {  } { { "../DeMiSTify/controller/interrupt_controller.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/DeMiSTify/controller/interrupt_controller.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707850604570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2/spectrum_cyclone4_gx-master/demistify/controller/timer_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/neptuno2/spectrum_cyclone4_gx-master/demistify/controller/timer_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer_controller-rtl " "Found design unit 1: timer_controller-rtl" {  } { { "../DeMiSTify/controller/timer_controller.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/DeMiSTify/controller/timer_controller.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604572 ""} { "Info" "ISGN_ENTITY_NAME" "1 timer_controller " "Found entity 1: timer_controller" {  } { { "../DeMiSTify/controller/timer_controller.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/DeMiSTify/controller/timer_controller.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707850604572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2/spectrum_cyclone4_gx-master/demistify/controller/spi_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/neptuno2/spectrum_cyclone4_gx-master/demistify/controller/spi_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_controller-rtl " "Found design unit 1: spi_controller-rtl" {  } { { "../DeMiSTify/controller/spi_controller.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/DeMiSTify/controller/spi_controller.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604572 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_controller " "Found entity 1: spi_controller" {  } { { "../DeMiSTify/controller/spi_controller.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/DeMiSTify/controller/spi_controller.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707850604572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2/spectrum_cyclone4_gx-master/firmware/controller_rom1_byte.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/neptuno2/spectrum_cyclone4_gx-master/firmware/controller_rom1_byte.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller_rom1-rtl " "Found design unit 1: controller_rom1-rtl" {  } { { "../firmware/controller_rom1_byte.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/firmware/controller_rom1_byte.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604580 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller_rom1 " "Found entity 1: controller_rom1" {  } { { "../firmware/controller_rom1_byte.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/firmware/controller_rom1_byte.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707850604580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2/spectrum_cyclone4_gx-master/firmware/controller_rom2_byte.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/neptuno2/spectrum_cyclone4_gx-master/firmware/controller_rom2_byte.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller_rom2-rtl " "Found design unit 1: controller_rom2-rtl" {  } { { "../firmware/controller_rom2_byte.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/firmware/controller_rom2_byte.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604582 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller_rom2 " "Found entity 1: controller_rom2" {  } { { "../firmware/controller_rom2_byte.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/firmware/controller_rom2_byte.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850604582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707850604582 ""}
{ "Warning" "WSGN_SEARCH_FILE" "neptuno_top.vhd 2 1 " "Using design file neptuno_top.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neptuno_top-RTL " "Found design unit 1: neptuno_top-RTL" {  } { { "neptuno_top.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/neptuno/neptuno_top.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850605391 ""} { "Info" "ISGN_ENTITY_NAME" "1 neptuno_top " "Found entity 1: neptuno_top" {  } { { "neptuno_top.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/neptuno/neptuno_top.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850605391 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1707850605391 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "neptuno_top " "Elaborating entity \"neptuno_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1707850605391 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "joyP7_o neptuno_top.vhd(42) " "VHDL Signal Declaration warning at neptuno_top.vhd(42): used explicit default value for signal \"joyP7_o\" because signal was never assigned a value" {  } { { "neptuno_top.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/neptuno/neptuno_top.vhd" 42 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1707850605407 "|neptuno_top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "stm_rx_o neptuno_top.vhd(52) " "VHDL Signal Declaration warning at neptuno_top.vhd(52): used explicit default value for signal \"stm_rx_o\" because signal was never assigned a value" {  } { { "neptuno_top.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/neptuno/neptuno_top.vhd" 52 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1707850605407 "|neptuno_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset_n neptuno_top.vhd(71) " "Verilog HDL or VHDL warning at neptuno_top.vhd(71): object \"reset_n\" assigned a value but never read" {  } { { "neptuno_top.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/neptuno/neptuno_top.vhd" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1707850605407 "|neptuno_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "spi_ss4 neptuno_top.vhd(88) " "Verilog HDL or VHDL warning at neptuno_top.vhd(88): object \"spi_ss4\" assigned a value but never read" {  } { { "neptuno_top.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/neptuno/neptuno_top.vhd" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1707850605407 "|neptuno_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rs232_rxd neptuno_top.vhd(115) " "VHDL Signal Declaration warning at neptuno_top.vhd(115): used implicit default value for signal \"rs232_rxd\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "neptuno_top.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/neptuno/neptuno_top.vhd" 115 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1707850605407 "|neptuno_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rs232_txd neptuno_top.vhd(116) " "Verilog HDL or VHDL warning at neptuno_top.vhd(116): object \"rs232_txd\" assigned a value but never read" {  } { { "neptuno_top.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/neptuno/neptuno_top.vhd" 116 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1707850605407 "|neptuno_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i2s_mclk neptuno_top.vhd(220) " "Verilog HDL or VHDL warning at neptuno_top.vhd(220): object \"i2s_mclk\" assigned a value but never read" {  } { { "neptuno_top.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/neptuno/neptuno_top.vhd" 220 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1707850605407 "|neptuno_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_top audio_top:audio_i2s " "Elaborating entity \"audio_top\" for hierarchy \"audio_top:audio_i2s\"" {  } { { "neptuno_top.vhd" "audio_i2s" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/neptuno/neptuno_top.vhd" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707850605438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dac_if audio_top:audio_i2s\|dac_if:dac " "Elaborating entity \"dac_if\" for hierarchy \"audio_top:audio_i2s\|dac_if:dac\"" {  } { { "rtl/audio_i2s.vhd" "dac" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/neptuno/rtl/audio_i2s.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707850605438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "joydecoder joydecoder:joy " "Elaborating entity \"joydecoder\" for hierarchy \"joydecoder:joy\"" {  } { { "neptuno_top.vhd" "joy" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/neptuno/neptuno_top.vhd" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707850605454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zxspectrum zxspectrum:guest " "Elaborating entity \"zxspectrum\" for hierarchy \"zxspectrum:guest\"" {  } { { "neptuno_top.vhd" "guest" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/neptuno/neptuno_top.vhd" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707850605454 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "25 24 zxspectrum.sv(381) " "Verilog HDL assignment warning at zxspectrum.sv(381): truncated value with size 25 to match size of target (24)" {  } { { "../zxspectrum.sv" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/zxspectrum.sv" 381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1707850605469 "|neptuno_top|zxspectrum:guest"}
{ "Warning" "WSGN_SEARCH_FILE" "pll.v 1 1 " "Using design file pll.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/neptuno/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850605576 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1707850605576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll zxspectrum:guest\|pll:pll " "Elaborating entity \"pll\" for hierarchy \"zxspectrum:guest\|pll:pll\"" {  } { { "../zxspectrum.sv" "pll" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/zxspectrum.sv" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707850605576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll zxspectrum:guest\|pll:pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"zxspectrum:guest\|pll:pll\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/neptuno/pll.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707850605654 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "zxspectrum:guest\|pll:pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"zxspectrum:guest\|pll:pll\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/neptuno/pll.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707850605676 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "zxspectrum:guest\|pll:pll\|altpll:altpll_component " "Instantiated megafunction \"zxspectrum:guest\|pll:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850605676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25 " "Parameter \"clk0_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850605676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850605676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 56 " "Parameter \"clk0_multiply_by\" = \"56\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850605676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850605676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 25 " "Parameter \"clk1_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850605676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850605676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 56 " "Parameter \"clk1_multiply_by\" = \"56\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850605676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -2232 " "Parameter \"clk1_phase_shift\" = \"-2232\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850605676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850605676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850605676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850605676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850605676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NO_COMPENSATION " "Parameter \"operation_mode\" = \"NO_COMPENSATION\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850605676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850605676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850605676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850605676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850605676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850605676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850605676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850605676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850605676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850605676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850605676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850605676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850605676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850605676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850605676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850605676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850605676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850605676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850605676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850605676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850605676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850605676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850605676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850605676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850605676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850605676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850605676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850605676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850605676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850605676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850605676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850605676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850605676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850605676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850605676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850605676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850605676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850605676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850605676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850605676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850605676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850605676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850605676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock ON " "Parameter \"self_reset_on_loss_lock\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850605676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850605676 ""}  } { { "pll.v" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/neptuno/pll.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1707850605676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/neptuno/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850605739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707850605739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll zxspectrum:guest\|pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"zxspectrum:guest\|pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707850605739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mist_io zxspectrum:guest\|mist_io:mist_io " "Elaborating entity \"mist_io\" for hierarchy \"zxspectrum:guest\|mist_io:mist_io\"" {  } { { "../zxspectrum.sv" "mist_io" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/zxspectrum.sv" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707850605754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80pa zxspectrum:guest\|T80pa:cpu " "Elaborating entity \"T80pa\" for hierarchy \"zxspectrum:guest\|T80pa:cpu\"" {  } { { "../zxspectrum.sv" "cpu" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/zxspectrum.sv" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707850605792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80 zxspectrum:guest\|T80pa:cpu\|T80:u0 " "Elaborating entity \"T80\" for hierarchy \"zxspectrum:guest\|T80pa:cpu\|T80:u0\"" {  } { { "../T80/T80pa.vhd" "u0" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/T80/T80pa.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707850605808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80_MCode zxspectrum:guest\|T80pa:cpu\|T80:u0\|T80_MCode:mcode " "Elaborating entity \"T80_MCode\" for hierarchy \"zxspectrum:guest\|T80pa:cpu\|T80:u0\|T80_MCode:mcode\"" {  } { { "../T80/T80.vhd" "mcode" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/T80/T80.vhd" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707850605823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80_ALU zxspectrum:guest\|T80pa:cpu\|T80:u0\|T80_ALU:alu " "Elaborating entity \"T80_ALU\" for hierarchy \"zxspectrum:guest\|T80pa:cpu\|T80:u0\|T80_ALU:alu\"" {  } { { "../T80/T80.vhd" "alu" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/T80/T80.vhd" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707850605823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80_Reg zxspectrum:guest\|T80pa:cpu\|T80:u0\|T80_Reg:Regs " "Elaborating entity \"T80_Reg\" for hierarchy \"zxspectrum:guest\|T80pa:cpu\|T80:u0\|T80_Reg:Regs\"" {  } { { "../T80/T80.vhd" "Regs" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/T80/T80.vhd" 930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707850605839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram zxspectrum:guest\|sdram:ram " "Elaborating entity \"sdram\" for hierarchy \"zxspectrum:guest\|sdram:ram\"" {  } { { "../zxspectrum.sv" "ram" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/zxspectrum.sv" 439 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707850605839 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port sdram.sv(161) " "Verilog HDL or VHDL warning at sdram.sv(161): object \"port\" assigned a value but never read" {  } { { "../sdram.sv" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/sdram.sv" 161 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1707850605839 "|neptuno_top|zxspectrum:guest|sdram:ram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vram zxspectrum:guest\|vram:vram " "Elaborating entity \"vram\" for hierarchy \"zxspectrum:guest\|vram:vram\"" {  } { { "../zxspectrum.sv" "vram" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/zxspectrum.sv" 542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707850605839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram zxspectrum:guest\|vram:vram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"zxspectrum:guest\|vram:vram\|altsyncram:altsyncram_component\"" {  } { { "../vram.v" "altsyncram_component" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/vram.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707850605892 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "zxspectrum:guest\|vram:vram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"zxspectrum:guest\|vram:vram\|altsyncram:altsyncram_component\"" {  } { { "../vram.v" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/vram.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707850605892 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "zxspectrum:guest\|vram:vram\|altsyncram:altsyncram_component " "Instantiated megafunction \"zxspectrum:guest\|vram:vram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850605892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850605892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850605892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850605892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850605892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850605892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850605892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850605892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32768 " "Parameter \"numwords_b\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850605892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850605892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850605892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850605892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850605892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850605892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850605892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 15 " "Parameter \"widthad_b\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850605892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850605892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850605892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850605892 ""}  } { { "../vram.v" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/vram.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1707850605892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vip1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vip1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vip1 " "Found entity 1: altsyncram_vip1" {  } { { "db/altsyncram_vip1.tdf" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/neptuno/db/altsyncram_vip1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850605955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707850605955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vip1 zxspectrum:guest\|vram:vram\|altsyncram:altsyncram_component\|altsyncram_vip1:auto_generated " "Elaborating entity \"altsyncram_vip1\" for hierarchy \"zxspectrum:guest\|vram:vram\|altsyncram:altsyncram_component\|altsyncram_vip1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707850605955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_g0b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_g0b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_g0b " "Found entity 1: decode_g0b" {  } { { "db/decode_g0b.tdf" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/neptuno/db/decode_g0b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850606008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707850606008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_g0b zxspectrum:guest\|vram:vram\|altsyncram:altsyncram_component\|altsyncram_vip1:auto_generated\|decode_g0b:decode2 " "Elaborating entity \"decode_g0b\" for hierarchy \"zxspectrum:guest\|vram:vram\|altsyncram:altsyncram_component\|altsyncram_vip1:auto_generated\|decode_g0b:decode2\"" {  } { { "db/altsyncram_vip1.tdf" "decode2" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/neptuno/db/altsyncram_vip1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707850606008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_9ca.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_9ca.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_9ca " "Found entity 1: decode_9ca" {  } { { "db/decode_9ca.tdf" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/neptuno/db/decode_9ca.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850606055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707850606055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_9ca zxspectrum:guest\|vram:vram\|altsyncram:altsyncram_component\|altsyncram_vip1:auto_generated\|decode_9ca:rden_decode_b " "Elaborating entity \"decode_9ca\" for hierarchy \"zxspectrum:guest\|vram:vram\|altsyncram:altsyncram_component\|altsyncram_vip1:auto_generated\|decode_9ca:rden_decode_b\"" {  } { { "db/altsyncram_vip1.tdf" "rden_decode_b" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/neptuno/db/altsyncram_vip1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707850606055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0rb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_0rb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0rb " "Found entity 1: mux_0rb" {  } { { "db/mux_0rb.tdf" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/neptuno/db/mux_0rb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850606109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707850606109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_0rb zxspectrum:guest\|vram:vram\|altsyncram:altsyncram_component\|altsyncram_vip1:auto_generated\|mux_0rb:mux3 " "Elaborating entity \"mux_0rb\" for hierarchy \"zxspectrum:guest\|vram:vram\|altsyncram:altsyncram_component\|altsyncram_vip1:auto_generated\|mux_0rb:mux3\"" {  } { { "db/altsyncram_vip1.tdf" "mux3" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/neptuno/db/altsyncram_vip1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707850606109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "turbosound zxspectrum:guest\|turbosound:turbosound " "Elaborating entity \"turbosound\" for hierarchy \"zxspectrum:guest\|turbosound:turbosound\"" {  } { { "../zxspectrum.sv" "turbosound" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/zxspectrum.sv" 686 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707850606109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "YM2149 zxspectrum:guest\|turbosound:turbosound\|YM2149:ym2149_0 " "Elaborating entity \"YM2149\" for hierarchy \"zxspectrum:guest\|turbosound:turbosound\|YM2149:ym2149_0\"" {  } { { "../turbosound.sv" "ym2149_0" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/turbosound.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707850606109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gs zxspectrum:guest\|gs:gs " "Elaborating entity \"gs\" for hierarchy \"zxspectrum:guest\|gs:gs\"" {  } { { "../zxspectrum.sv" "gs" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/zxspectrum.sv" 739 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707850606124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sigma_delta_dac zxspectrum:guest\|sigma_delta_dac:dac_l " "Elaborating entity \"sigma_delta_dac\" for hierarchy \"zxspectrum:guest\|sigma_delta_dac:dac_l\"" {  } { { "../zxspectrum.sv" "dac_l" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/zxspectrum.sv" 748 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707850606140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA zxspectrum:guest\|ULA:ULA " "Elaborating entity \"ULA\" for hierarchy \"zxspectrum:guest\|ULA:ULA\"" {  } { { "../zxspectrum.sv" "ULA" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/zxspectrum.sv" 789 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707850606140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_mixer zxspectrum:guest\|video_mixer:video_mixer " "Elaborating entity \"video_mixer\" for hierarchy \"zxspectrum:guest\|video_mixer:video_mixer\"" {  } { { "../zxspectrum.sv" "video_mixer" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/zxspectrum.sv" 806 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707850606155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scandoubler zxspectrum:guest\|video_mixer:video_mixer\|scandoubler:scandoubler " "Elaborating entity \"scandoubler\" for hierarchy \"zxspectrum:guest\|video_mixer:video_mixer\|scandoubler:scandoubler\"" {  } { { "../sys/video_mixer.sv" "scandoubler" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/sys/video_mixer.sv" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707850606155 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "scandoubler.v(104) " "Verilog HDL Case Statement information at scandoubler.v(104): all case item expressions in this case statement are onehot" {  } { { "../sys/scandoubler.v" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/sys/scandoubler.v" 104 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1707850606171 "|neptuno_top|zxspectrum:guest|video_mixer:video_mixer|scandoubler:scandoubler"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "scandoubler.v(128) " "Verilog HDL Case Statement information at scandoubler.v(128): all case item expressions in this case statement are onehot" {  } { { "../sys/scandoubler.v" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/sys/scandoubler.v" 128 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1707850606171 "|neptuno_top|zxspectrum:guest|video_mixer:video_mixer|scandoubler:scandoubler"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hq2x zxspectrum:guest\|video_mixer:video_mixer\|scandoubler:scandoubler\|Hq2x:Hq2x " "Elaborating entity \"Hq2x\" for hierarchy \"zxspectrum:guest\|video_mixer:video_mixer\|scandoubler:scandoubler\|Hq2x:Hq2x\"" {  } { { "../sys/scandoubler.v" "Hq2x" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/sys/scandoubler.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707850606171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DiffCheck zxspectrum:guest\|video_mixer:video_mixer\|scandoubler:scandoubler\|Hq2x:Hq2x\|DiffCheck:diffcheck0 " "Elaborating entity \"DiffCheck\" for hierarchy \"zxspectrum:guest\|video_mixer:video_mixer\|scandoubler:scandoubler\|Hq2x:Hq2x\|DiffCheck:diffcheck0\"" {  } { { "../sys/hq2x.sv" "diffcheck0" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/sys/hq2x.sv" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707850606178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Blend zxspectrum:guest\|video_mixer:video_mixer\|scandoubler:scandoubler\|Hq2x:Hq2x\|Blend:blender " "Elaborating entity \"Blend\" for hierarchy \"zxspectrum:guest\|video_mixer:video_mixer\|scandoubler:scandoubler\|Hq2x:Hq2x\|Blend:blender\"" {  } { { "../sys/hq2x.sv" "blender" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/sys/hq2x.sv" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707850606178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InnerBlend zxspectrum:guest\|video_mixer:video_mixer\|scandoubler:scandoubler\|Hq2x:Hq2x\|Blend:blender\|InnerBlend:inner_blend1 " "Elaborating entity \"InnerBlend\" for hierarchy \"zxspectrum:guest\|video_mixer:video_mixer\|scandoubler:scandoubler\|Hq2x:Hq2x\|Blend:blender\|InnerBlend:inner_blend1\"" {  } { { "../sys/hq2x.sv" "inner_blend1" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/sys/hq2x.sv" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707850606178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hq2x_in zxspectrum:guest\|video_mixer:video_mixer\|scandoubler:scandoubler\|Hq2x:Hq2x\|hq2x_in:hq2x_in " "Elaborating entity \"hq2x_in\" for hierarchy \"zxspectrum:guest\|video_mixer:video_mixer\|scandoubler:scandoubler\|Hq2x:Hq2x\|hq2x_in:hq2x_in\"" {  } { { "../sys/hq2x.sv" "hq2x_in" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/sys/hq2x.sv" 364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707850606178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hq2x_buf zxspectrum:guest\|video_mixer:video_mixer\|scandoubler:scandoubler\|Hq2x:Hq2x\|hq2x_in:hq2x_in\|hq2x_buf:buf0 " "Elaborating entity \"hq2x_buf\" for hierarchy \"zxspectrum:guest\|video_mixer:video_mixer\|scandoubler:scandoubler\|Hq2x:Hq2x\|hq2x_in:hq2x_in\|hq2x_buf:buf0\"" {  } { { "../sys/hq2x.sv" "buf0" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/sys/hq2x.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707850606178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram zxspectrum:guest\|video_mixer:video_mixer\|scandoubler:scandoubler\|Hq2x:Hq2x\|hq2x_in:hq2x_in\|hq2x_buf:buf0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"zxspectrum:guest\|video_mixer:video_mixer\|scandoubler:scandoubler\|Hq2x:Hq2x\|hq2x_in:hq2x_in\|hq2x_buf:buf0\|altsyncram:altsyncram_component\"" {  } { { "../sys/hq2x.sv" "altsyncram_component" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/sys/hq2x.sv" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707850606209 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "zxspectrum:guest\|video_mixer:video_mixer\|scandoubler:scandoubler\|Hq2x:Hq2x\|hq2x_in:hq2x_in\|hq2x_buf:buf0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"zxspectrum:guest\|video_mixer:video_mixer\|scandoubler:scandoubler\|Hq2x:Hq2x\|hq2x_in:hq2x_in\|hq2x_buf:buf0\|altsyncram:altsyncram_component\"" {  } { { "../sys/hq2x.sv" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/sys/hq2x.sv" 108 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707850606209 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "zxspectrum:guest\|video_mixer:video_mixer\|scandoubler:scandoubler\|Hq2x:Hq2x\|hq2x_in:hq2x_in\|hq2x_buf:buf0\|altsyncram:altsyncram_component " "Instantiated megafunction \"zxspectrum:guest\|video_mixer:video_mixer\|scandoubler:scandoubler\|Hq2x:Hq2x\|hq2x_in:hq2x_in\|hq2x_buf:buf0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850606209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850606209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850606209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850606209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850606209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850606209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850606209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 896 " "Parameter \"numwords_a\" = \"896\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850606209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 896 " "Parameter \"numwords_b\" = \"896\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850606209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850606209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850606209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850606209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850606209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850606209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850606209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850606209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850606209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 9 " "Parameter \"width_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850606209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850606209 ""}  } { { "../sys/hq2x.sv" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/sys/hq2x.sv" 108 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1707850606209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ldo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ldo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ldo1 " "Found entity 1: altsyncram_ldo1" {  } { { "db/altsyncram_ldo1.tdf" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/neptuno/db/altsyncram_ldo1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850606256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707850606256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ldo1 zxspectrum:guest\|video_mixer:video_mixer\|scandoubler:scandoubler\|Hq2x:Hq2x\|hq2x_in:hq2x_in\|hq2x_buf:buf0\|altsyncram:altsyncram_component\|altsyncram_ldo1:auto_generated " "Elaborating entity \"altsyncram_ldo1\" for hierarchy \"zxspectrum:guest\|video_mixer:video_mixer\|scandoubler:scandoubler\|Hq2x:Hq2x\|hq2x_in:hq2x_in\|hq2x_buf:buf0\|altsyncram:altsyncram_component\|altsyncram_ldo1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707850606256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hq2x_out zxspectrum:guest\|video_mixer:video_mixer\|scandoubler:scandoubler\|Hq2x:Hq2x\|hq2x_out:hq2x_out " "Elaborating entity \"hq2x_out\" for hierarchy \"zxspectrum:guest\|video_mixer:video_mixer\|scandoubler:scandoubler\|Hq2x:Hq2x\|hq2x_out:hq2x_out\"" {  } { { "../sys/hq2x.sv" "hq2x_out" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/sys/hq2x.sv" 383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707850606278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hq2x_buf zxspectrum:guest\|video_mixer:video_mixer\|scandoubler:scandoubler\|Hq2x:Hq2x\|hq2x_out:hq2x_out\|hq2x_buf:buf0 " "Elaborating entity \"hq2x_buf\" for hierarchy \"zxspectrum:guest\|video_mixer:video_mixer\|scandoubler:scandoubler\|Hq2x:Hq2x\|hq2x_out:hq2x_out\|hq2x_buf:buf0\"" {  } { { "../sys/hq2x.sv" "buf0" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/sys/hq2x.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707850606278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram zxspectrum:guest\|video_mixer:video_mixer\|scandoubler:scandoubler\|Hq2x:Hq2x\|hq2x_out:hq2x_out\|hq2x_buf:buf0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"zxspectrum:guest\|video_mixer:video_mixer\|scandoubler:scandoubler\|Hq2x:Hq2x\|hq2x_out:hq2x_out\|hq2x_buf:buf0\|altsyncram:altsyncram_component\"" {  } { { "../sys/hq2x.sv" "altsyncram_component" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/sys/hq2x.sv" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707850606278 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "zxspectrum:guest\|video_mixer:video_mixer\|scandoubler:scandoubler\|Hq2x:Hq2x\|hq2x_out:hq2x_out\|hq2x_buf:buf0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"zxspectrum:guest\|video_mixer:video_mixer\|scandoubler:scandoubler\|Hq2x:Hq2x\|hq2x_out:hq2x_out\|hq2x_buf:buf0\|altsyncram:altsyncram_component\"" {  } { { "../sys/hq2x.sv" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/sys/hq2x.sv" 108 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707850606293 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "zxspectrum:guest\|video_mixer:video_mixer\|scandoubler:scandoubler\|Hq2x:Hq2x\|hq2x_out:hq2x_out\|hq2x_buf:buf0\|altsyncram:altsyncram_component " "Instantiated megafunction \"zxspectrum:guest\|video_mixer:video_mixer\|scandoubler:scandoubler\|Hq2x:Hq2x\|hq2x_out:hq2x_out\|hq2x_buf:buf0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850606293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850606293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850606293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850606293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850606293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850606293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850606293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1792 " "Parameter \"numwords_a\" = \"1792\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850606293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1792 " "Parameter \"numwords_b\" = \"1792\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850606293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850606293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850606293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850606293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850606293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850606293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850606293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850606293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850606293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 9 " "Parameter \"width_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850606293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850606293 ""}  } { { "../sys/hq2x.sv" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/sys/hq2x.sv" 108 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1707850606293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fgo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fgo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fgo1 " "Found entity 1: altsyncram_fgo1" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/neptuno/db/altsyncram_fgo1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850606340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707850606340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fgo1 zxspectrum:guest\|video_mixer:video_mixer\|scandoubler:scandoubler\|Hq2x:Hq2x\|hq2x_out:hq2x_out\|hq2x_buf:buf0\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated " "Elaborating entity \"altsyncram_fgo1\" for hierarchy \"zxspectrum:guest\|video_mixer:video_mixer\|scandoubler:scandoubler\|Hq2x:Hq2x\|hq2x_out:hq2x_out\|hq2x_buf:buf0\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707850606340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "osd zxspectrum:guest\|video_mixer:video_mixer\|osd:osd " "Elaborating entity \"osd\" for hierarchy \"zxspectrum:guest\|video_mixer:video_mixer\|osd:osd\"" {  } { { "../sys/video_mixer.sv" "osd" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/sys/video_mixer.sv" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707850606372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard zxspectrum:guest\|keyboard:kbd " "Elaborating entity \"keyboard\" for hierarchy \"zxspectrum:guest\|keyboard:kbd\"" {  } { { "../zxspectrum.sv" "kbd" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/zxspectrum.sv" 812 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707850606378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mouse zxspectrum:guest\|mouse:mouse " "Elaborating entity \"mouse\" for hierarchy \"zxspectrum:guest\|mouse:mouse\"" {  } { { "../zxspectrum.sv" "mouse" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/zxspectrum.sv" 845 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707850606378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divmmc zxspectrum:guest\|divmmc:divmmc " "Elaborating entity \"divmmc\" for hierarchy \"zxspectrum:guest\|divmmc:divmmc\"" {  } { { "../zxspectrum.sv" "divmmc" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/zxspectrum.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707850606378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi zxspectrum:guest\|divmmc:divmmc\|spi:spi " "Elaborating entity \"spi\" for hierarchy \"zxspectrum:guest\|divmmc:divmmc\|spi:spi\"" {  } { { "../divmmc.v" "spi" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/divmmc.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707850606378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_card zxspectrum:guest\|sd_card:sd_card " "Elaborating entity \"sd_card\" for hierarchy \"zxspectrum:guest\|sd_card:sd_card\"" {  } { { "../zxspectrum.sv" "sd_card" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/zxspectrum.sv" 910 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707850606378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_card_dpram zxspectrum:guest\|sd_card:sd_card\|sd_card_dpram:buffer_dpram " "Elaborating entity \"sd_card_dpram\" for hierarchy \"zxspectrum:guest\|sd_card:sd_card\|sd_card_dpram:buffer_dpram\"" {  } { { "../sys/sd_card.v" "buffer_dpram" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/sys/sd_card.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707850606394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wd1793 zxspectrum:guest\|wd1793:fdd " "Elaborating entity \"wd1793\" for hierarchy \"zxspectrum:guest\|wd1793:fdd\"" {  } { { "../zxspectrum.sv" "fdd" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/zxspectrum.sv" 1022 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707850606394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wd1793_dpram zxspectrum:guest\|wd1793:fdd\|wd1793_dpram:sbuf " "Elaborating entity \"wd1793_dpram\" for hierarchy \"zxspectrum:guest\|wd1793:fdd\|wd1793_dpram:sbuf\"" {  } { { "../wd1793.sv" "sbuf" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/wd1793.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707850606409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "u765 zxspectrum:guest\|u765:u765 " "Elaborating entity \"u765\" for hierarchy \"zxspectrum:guest\|u765:u765\"" {  } { { "../zxspectrum.sv" "u765" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/zxspectrum.sv" 1050 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707850606409 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "i_current_track_sectors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"i_current_track_sectors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1707850606441 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "i_current_sector_pos " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"i_current_sector_pos\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1707850606441 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "i_rpm_time " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"i_rpm_time\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1707850606441 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "i_rpm_timer " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"i_rpm_timer\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1707850606441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "u765_dpram zxspectrum:guest\|u765:u765\|u765_dpram:sbuf " "Elaborating entity \"u765_dpram\" for hierarchy \"zxspectrum:guest\|u765:u765\|u765_dpram:sbuf\"" {  } { { "../u765.sv" "sbuf" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/u765.sv" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707850606441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "smart_tape zxspectrum:guest\|smart_tape:tape " "Elaborating entity \"smart_tape\" for hierarchy \"zxspectrum:guest\|smart_tape:tape\"" {  } { { "../zxspectrum.sv" "tape" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/zxspectrum.sv" 1094 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707850606441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tape zxspectrum:guest\|smart_tape:tape\|tape:tape " "Elaborating entity \"tape\" for hierarchy \"zxspectrum:guest\|smart_tape:tape\|tape:tape\"" {  } { { "../tape.sv" "tape" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/tape.sv" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707850606441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tzxplayer zxspectrum:guest\|smart_tape:tape\|tape:tape\|tzxplayer:tzxplayer " "Elaborating entity \"tzxplayer\" for hierarchy \"zxspectrum:guest\|smart_tape:tape\|tape:tape\|tzxplayer:tzxplayer\"" {  } { { "../tape.sv" "tzxplayer" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/tape.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707850606478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snap_loader zxspectrum:guest\|snap_loader:snap_loader " "Elaborating entity \"snap_loader\" for hierarchy \"zxspectrum:guest\|snap_loader:snap_loader\"" {  } { { "../zxspectrum.sv" "snap_loader" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/zxspectrum.sv" 1205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707850606494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "substitute_mcu substitute_mcu:controller " "Elaborating entity \"substitute_mcu\" for hierarchy \"substitute_mcu:controller\"" {  } { { "neptuno_top.vhd" "controller" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/neptuno/neptuno_top.vhd" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707850606494 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "spi_active_d substitute_mcu.vhd(119) " "Verilog HDL or VHDL warning at substitute_mcu.vhd(119): object \"spi_active_d\" assigned a value but never read" {  } { { "../DeMiSTify/controller/substitute_mcu.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/DeMiSTify/controller/substitute_mcu.vhd" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1707850606510 "|neptuno_top|substitute_mcu:controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timer_reg_req substitute_mcu.vhd(149) " "Verilog HDL or VHDL warning at substitute_mcu.vhd(149): object \"timer_reg_req\" assigned a value but never read" {  } { { "../DeMiSTify/controller/substitute_mcu.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/DeMiSTify/controller/substitute_mcu.vhd" 149 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1707850606510 "|neptuno_top|substitute_mcu:controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timer_tick substitute_mcu.vhd(150) " "Verilog HDL or VHDL warning at substitute_mcu.vhd(150): object \"timer_tick\" assigned a value but never read" {  } { { "../DeMiSTify/controller/substitute_mcu.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/DeMiSTify/controller/substitute_mcu.vhd" 150 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1707850606510 "|neptuno_top|substitute_mcu:controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flushcaches substitute_mcu.vhd(196) " "Verilog HDL or VHDL warning at substitute_mcu.vhd(196): object \"flushcaches\" assigned a value but never read" {  } { { "../DeMiSTify/controller/substitute_mcu.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/DeMiSTify/controller/substitute_mcu.vhd" 196 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1707850606510 "|neptuno_top|substitute_mcu:controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "debug_req substitute_mcu.vhd(199) " "Verilog HDL or VHDL warning at substitute_mcu.vhd(199): object \"debug_req\" assigned a value but never read" {  } { { "../DeMiSTify/controller/substitute_mcu.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/DeMiSTify/controller/substitute_mcu.vhd" 199 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1707850606510 "|neptuno_top|substitute_mcu:controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "debug_fromcpu substitute_mcu.vhd(201) " "Verilog HDL or VHDL warning at substitute_mcu.vhd(201): object \"debug_fromcpu\" assigned a value but never read" {  } { { "../DeMiSTify/controller/substitute_mcu.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/DeMiSTify/controller/substitute_mcu.vhd" 201 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1707850606510 "|neptuno_top|substitute_mcu:controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "debug_wr substitute_mcu.vhd(203) " "Verilog HDL or VHDL warning at substitute_mcu.vhd(203): object \"debug_wr\" assigned a value but never read" {  } { { "../DeMiSTify/controller/substitute_mcu.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/DeMiSTify/controller/substitute_mcu.vhd" 203 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1707850606510 "|neptuno_top|substitute_mcu:controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_uart substitute_mcu:controller\|simple_uart:\\genuart:myuart " "Elaborating entity \"simple_uart\" for hierarchy \"substitute_mcu:controller\|simple_uart:\\genuart:myuart\"" {  } { { "../DeMiSTify/controller/substitute_mcu.vhd" "\\genuart:myuart" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/DeMiSTify/controller/substitute_mcu.vhd" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707850606594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_ps2_com substitute_mcu:controller\|io_ps2_com:mykeyboard " "Elaborating entity \"io_ps2_com\" for hierarchy \"substitute_mcu:controller\|io_ps2_com:mykeyboard\"" {  } { { "../DeMiSTify/controller/substitute_mcu.vhd" "mykeyboard" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/DeMiSTify/controller/substitute_mcu.vhd" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707850606594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_controller substitute_mcu:controller\|spi_controller:spi " "Elaborating entity \"spi_controller\" for hierarchy \"substitute_mcu:controller\|spi_controller:spi\"" {  } { { "../DeMiSTify/controller/substitute_mcu.vhd" "spi" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/DeMiSTify/controller/substitute_mcu.vhd" 382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707850606610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interrupt_controller substitute_mcu:controller\|interrupt_controller:intcontroller " "Elaborating entity \"interrupt_controller\" for hierarchy \"substitute_mcu:controller\|interrupt_controller:intcontroller\"" {  } { { "../DeMiSTify/controller/substitute_mcu.vhd" "intcontroller" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/DeMiSTify/controller/substitute_mcu.vhd" 428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707850606610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_rom substitute_mcu:controller\|controller_rom:rom " "Elaborating entity \"controller_rom\" for hierarchy \"substitute_mcu:controller\|controller_rom:rom\"" {  } { { "../DeMiSTify/controller/substitute_mcu.vhd" "rom" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/DeMiSTify/controller/substitute_mcu.vhd" 450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707850606610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_rom1 substitute_mcu:controller\|controller_rom:rom\|controller_rom1:rom1 " "Elaborating entity \"controller_rom1\" for hierarchy \"substitute_mcu:controller\|controller_rom:rom\|controller_rom1:rom1\"" {  } { { "../DeMiSTify/firmware/controller_rom.vhd" "rom1" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/DeMiSTify/firmware/controller_rom.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707850606610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_rom2 substitute_mcu:controller\|controller_rom:rom\|controller_rom2:rom2 " "Elaborating entity \"controller_rom2\" for hierarchy \"substitute_mcu:controller\|controller_rom:rom\|controller_rom2:rom2\"" {  } { { "../DeMiSTify/firmware/controller_rom.vhd" "rom2" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/DeMiSTify/firmware/controller_rom.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707850606625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightthirtytwo_cpu substitute_mcu:controller\|eightthirtytwo_cpu:cpu " "Elaborating entity \"eightthirtytwo_cpu\" for hierarchy \"substitute_mcu:controller\|eightthirtytwo_cpu:cpu\"" {  } { { "../DeMiSTify/controller/substitute_mcu.vhd" "cpu" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/DeMiSTify/controller/substitute_mcu.vhd" 493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707850606625 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "thread2 eightthirtytwo_cpu.vhd(536) " "VHDL Process Statement warning at eightthirtytwo_cpu.vhd(536): inferring latch(es) for signal or variable \"thread2\", which holds its previous value in one or more paths through the process" {  } { { "../DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_cpu.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_cpu.vhd" 536 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1707850606641 "|neptuno_top|substitute_mcu:controller|eightthirtytwo_cpu:cpu"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "debug_q eightthirtytwo_cpu.vhd(52) " "Using initial value X (don't care) for net \"debug_q\" at eightthirtytwo_cpu.vhd(52)" {  } { { "../DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_cpu.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_cpu.vhd" 52 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707850606641 "|neptuno_top|substitute_mcu:controller|eightthirtytwo_cpu:cpu"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "regfile2.flag_cond eightthirtytwo_cpu.vhd(94) " "Using initial value X (don't care) for net \"regfile2.flag_cond\" at eightthirtytwo_cpu.vhd(94)" {  } { { "../DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_cpu.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_cpu.vhd" 94 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707850606641 "|neptuno_top|substitute_mcu:controller|eightthirtytwo_cpu:cpu"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "debug_req eightthirtytwo_cpu.vhd(53) " "Using initial value X (don't care) for net \"debug_req\" at eightthirtytwo_cpu.vhd(53)" {  } { { "../DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_cpu.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_cpu.vhd" 53 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707850606641 "|neptuno_top|substitute_mcu:controller|eightthirtytwo_cpu:cpu"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "debug_wr eightthirtytwo_cpu.vhd(54) " "Using initial value X (don't care) for net \"debug_wr\" at eightthirtytwo_cpu.vhd(54)" {  } { { "../DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_cpu.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_cpu.vhd" 54 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707850606641 "|neptuno_top|substitute_mcu:controller|eightthirtytwo_cpu:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "thread2.setpc eightthirtytwo_cpu.vhd(536) " "Inferred latch for \"thread2.setpc\" at eightthirtytwo_cpu.vhd(536)" {  } { { "../DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_cpu.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_cpu.vhd" 536 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707850606641 "|neptuno_top|substitute_mcu:controller|eightthirtytwo_cpu:cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightthirtytwo_fetchloadstore substitute_mcu:controller\|eightthirtytwo_cpu:cpu\|eightthirtytwo_fetchloadstore:\\genlsfnodual:fetchloadstore " "Elaborating entity \"eightthirtytwo_fetchloadstore\" for hierarchy \"substitute_mcu:controller\|eightthirtytwo_cpu:cpu\|eightthirtytwo_fetchloadstore:\\genlsfnodual:fetchloadstore\"" {  } { { "../DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_cpu.vhd" "\\genlsfnodual:fetchloadstore" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_cpu.vhd" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707850606641 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "opcodebuffer2_valid eightthirtytwo_fetchloadstore.vhd(94) " "Verilog HDL or VHDL warning at eightthirtytwo_fetchloadstore.vhd(94): object \"opcodebuffer2_valid\" assigned a value but never read" {  } { { "../DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_fetchloadstore.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_fetchloadstore.vhd" 94 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1707850606657 "|neptuno_top|substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:genlsfnodual:fetchloadstore"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fetch2_word eightthirtytwo_fetchloadstore.vhd(101) " "Verilog HDL or VHDL warning at eightthirtytwo_fetchloadstore.vhd(101): object \"fetch2_word\" assigned a value but never read" {  } { { "../DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_fetchloadstore.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_fetchloadstore.vhd" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1707850606657 "|neptuno_top|substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:genlsfnodual:fetchloadstore"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "opcode2 eightthirtytwo_fetchloadstore.vhd(53) " "Using initial value X (don't care) for net \"opcode2\" at eightthirtytwo_fetchloadstore.vhd(53)" {  } { { "../DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_fetchloadstore.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_fetchloadstore.vhd" 53 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707850606657 "|neptuno_top|substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:genlsfnodual:fetchloadstore"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "opcode2_valid eightthirtytwo_fetchloadstore.vhd(54) " "Using initial value X (don't care) for net \"opcode2_valid\" at eightthirtytwo_fetchloadstore.vhd(54)" {  } { { "../DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_fetchloadstore.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_fetchloadstore.vhd" 54 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707850606657 "|neptuno_top|substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:genlsfnodual:fetchloadstore"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightthirtytwo_aligner_le substitute_mcu:controller\|eightthirtytwo_cpu:cpu\|eightthirtytwo_fetchloadstore:\\genlsfnodual:fetchloadstore\|eightthirtytwo_aligner_le:\\align_le:aligner " "Elaborating entity \"eightthirtytwo_aligner_le\" for hierarchy \"substitute_mcu:controller\|eightthirtytwo_cpu:cpu\|eightthirtytwo_fetchloadstore:\\genlsfnodual:fetchloadstore\|eightthirtytwo_aligner_le:\\align_le:aligner\"" {  } { { "../DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_fetchloadstore.vhd" "\\align_le:aligner" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_fetchloadstore.vhd" 521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707850606657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightthirtytwo_decode substitute_mcu:controller\|eightthirtytwo_cpu:cpu\|eightthirtytwo_decode:decoder " "Elaborating entity \"eightthirtytwo_decode\" for hierarchy \"substitute_mcu:controller\|eightthirtytwo_cpu:cpu\|eightthirtytwo_decode:decoder\"" {  } { { "../DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_cpu.vhd" "decoder" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_cpu.vhd" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707850606679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightthirtytwo_alu substitute_mcu:controller\|eightthirtytwo_cpu:cpu\|eightthirtytwo_alu:alu " "Elaborating entity \"eightthirtytwo_alu\" for hierarchy \"substitute_mcu:controller\|eightthirtytwo_cpu:cpu\|eightthirtytwo_alu:alu\"" {  } { { "../DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_cpu.vhd" "alu" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_cpu.vhd" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707850606679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightthirtytwo_shifter substitute_mcu:controller\|eightthirtytwo_cpu:cpu\|eightthirtytwo_alu:alu\|eightthirtytwo_shifter:shifter " "Elaborating entity \"eightthirtytwo_shifter\" for hierarchy \"substitute_mcu:controller\|eightthirtytwo_cpu:cpu\|eightthirtytwo_alu:alu\|eightthirtytwo_shifter:shifter\"" {  } { { "../DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_alu.vhd" "shifter" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_alu.vhd" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707850606679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightthirtytwo_hazard substitute_mcu:controller\|eightthirtytwo_cpu:cpu\|eightthirtytwo_hazard:hazard1 " "Elaborating entity \"eightthirtytwo_hazard\" for hierarchy \"substitute_mcu:controller\|eightthirtytwo_cpu:cpu\|eightthirtytwo_hazard:hazard1\"" {  } { { "../DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_cpu.vhd" "hazard1" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_cpu.vhd" 442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707850606679 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "zxspectrum:guest\|mist_io:mist_io\|SPI_DO " "Converted tri-state buffer \"zxspectrum:guest\|mist_io:mist_io\|SPI_DO\" feeding internal logic into a wire" {  } { { "../sys/mist_io.v" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/sys/mist_io.v" 48 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1707850610392 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1707850610392 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "zxspectrum:guest\|video_mixer:video_mixer\|osd:osd\|osd_buffer_rtl_0 " "Inferred dual-clock RAM node \"zxspectrum:guest\|video_mixer:video_mixer\|osd:osd\|osd_buffer_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1707850625425 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "6 " "Found 6 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "zxspectrum:guest\|u765:u765\|image_edsk " "RAM logic \"zxspectrum:guest\|u765:u765\|image_edsk\" is uninferred due to inappropriate RAM size" {  } { { "../u765.sv" "image_edsk" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/u765.sv" 211 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1707850625429 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "zxspectrum:guest\|u765:u765\|image_tracks " "RAM logic \"zxspectrum:guest\|u765:u765\|image_tracks\" is uninferred due to inappropriate RAM size" {  } { { "../u765.sv" "image_tracks" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/u765.sv" 207 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1707850625429 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "zxspectrum:guest\|u765:u765\|i_steptimer " "RAM logic \"zxspectrum:guest\|u765:u765\|i_steptimer\" is uninferred due to inappropriate RAM size" {  } { { "../u765.sv" "i_steptimer" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/u765.sv" 216 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1707850625429 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "zxspectrum:guest\|u765:u765\|i_step_state " "RAM logic \"zxspectrum:guest\|u765:u765\|i_step_state\" is uninferred due to inappropriate RAM size" {  } { { "../u765.sv" "i_step_state" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/u765.sv" 217 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1707850625429 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "zxspectrum:guest\|turbosound:turbosound\|YM2149:ym2149_1\|Ram0 " "RAM logic \"zxspectrum:guest\|turbosound:turbosound\|YM2149:ym2149_1\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "../YM2149.vhd" "Ram0" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/YM2149.vhd" 509 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1707850625429 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "zxspectrum:guest\|turbosound:turbosound\|YM2149:ym2149_0\|Ram0 " "RAM logic \"zxspectrum:guest\|turbosound:turbosound\|YM2149:ym2149_0\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "../YM2149.vhd" "Ram0" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/YM2149.vhd" 509 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1707850625429 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1707850625429 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "7 " "Inferred 7 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "zxspectrum:guest\|video_mixer:video_mixer\|osd:osd\|osd_buffer_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"zxspectrum:guest\|video_mixer:video_mixer\|osd:osd\|osd_buffer_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707850750891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707850750891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707850750891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707850750891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707850750891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707850750891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707850750891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707850750891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707850750891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707850750891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707850750891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707850750891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707850750891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707850750891 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1707850750891 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "zxspectrum:guest\|u765:u765\|image_track_offsets_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"zxspectrum:guest\|u765:u765\|image_track_offsets_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707850750891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707850750891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707850750891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707850750891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707850750891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707850750891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707850750891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707850750891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707850750891 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1707850750891 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "zxspectrum:guest\|wd1793:fdd\|wd1793_dpram:sbuf\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"zxspectrum:guest\|wd1793:fdd\|wd1793_dpram:sbuf\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707850750891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707850750891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707850750891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707850750891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707850750891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707850750891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707850750891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707850750891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707850750891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707850750891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707850750891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707850750891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707850750891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707850750891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707850750891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707850750891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707850750891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707850750891 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1707850750891 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "zxspectrum:guest\|u765:u765\|u765_dpram:sbuf\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"zxspectrum:guest\|u765:u765\|u765_dpram:sbuf\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707850750891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707850750891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707850750891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707850750891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707850750891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707850750891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707850750891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707850750891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707850750891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707850750891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707850750891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707850750891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707850750891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707850750891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707850750891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707850750891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707850750891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707850750891 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1707850750891 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "substitute_mcu:controller\|controller_rom:rom\|controller_rom2:rom2\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"substitute_mcu:controller\|controller_rom:rom\|controller_rom2:rom2\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707850750891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707850750891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707850750891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707850750891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_BYTEENA_A 4 " "Parameter WIDTH_BYTEENA_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707850750891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707850750891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707850750891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707850750891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707850750891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707850750891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/zxspectrum_neptuno.ram0_controller_rom2_f950eaf0.hdl.mif " "Parameter INIT_FILE set to db/zxspectrum_neptuno.ram0_controller_rom2_f950eaf0.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707850750891 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1707850750891 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "substitute_mcu:controller\|controller_rom:rom\|controller_rom1:rom1\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"substitute_mcu:controller\|controller_rom:rom\|controller_rom1:rom1\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707850750891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707850750891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707850750891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707850750891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_BYTEENA_A 4 " "Parameter WIDTH_BYTEENA_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707850750891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707850750891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707850750891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707850750891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707850750891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707850750891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/zxspectrum_neptuno.ram0_controller_rom1_abf1d3d7.hdl.mif " "Parameter INIT_FILE set to db/zxspectrum_neptuno.ram0_controller_rom1_abf1d3d7.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707850750891 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1707850750891 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "zxspectrum:guest\|sd_card:sd_card\|sd_card_dpram:buffer_dpram\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"zxspectrum:guest\|sd_card:sd_card\|sd_card_dpram:buffer_dpram\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707850750891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707850750891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707850750891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707850750891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707850750891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707850750891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707850750891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707850750891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707850750891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707850750891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707850750891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707850750891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707850750891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707850750891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707850750891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707850750891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707850750891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707850750891 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1707850750891 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1707850750891 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "substitute_mcu:controller\|eightthirtytwo_cpu:cpu\|eightthirtytwo_alu:alu\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"substitute_mcu:controller\|eightthirtytwo_cpu:cpu\|eightthirtytwo_alu:alu\|Mult0\"" {  } { { "../DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_alu.vhd" "Mult0" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_alu.vhd" 124 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1707850750891 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "zxspectrum:guest\|gs:gs\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"zxspectrum:guest\|gs:gs\|Mult0\"" {  } { { "../gs.v" "Mult0" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/gs.v" 247 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1707850750891 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "zxspectrum:guest\|gs:gs\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"zxspectrum:guest\|gs:gs\|Mult1\"" {  } { { "../gs.v" "Mult1" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/gs.v" 248 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1707850750891 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "zxspectrum:guest\|gs:gs\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"zxspectrum:guest\|gs:gs\|Mult2\"" {  } { { "../gs.v" "Mult2" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/gs.v" 249 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1707850750891 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "zxspectrum:guest\|gs:gs\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"zxspectrum:guest\|gs:gs\|Mult3\"" {  } { { "../gs.v" "Mult3" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/gs.v" 250 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1707850750891 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "zxspectrum:guest\|u765:u765\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"zxspectrum:guest\|u765:u765\|Div0\"" {  } { { "../u765.sv" "Div0" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/u765.sv" 1145 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1707850750891 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1707850750891 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "zxspectrum:guest\|video_mixer:video_mixer\|osd:osd\|altsyncram:osd_buffer_rtl_0 " "Elaborated megafunction instantiation \"zxspectrum:guest\|video_mixer:video_mixer\|osd:osd\|altsyncram:osd_buffer_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707850750917 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "zxspectrum:guest\|video_mixer:video_mixer\|osd:osd\|altsyncram:osd_buffer_rtl_0 " "Instantiated megafunction \"zxspectrum:guest\|video_mixer:video_mixer\|osd:osd\|altsyncram:osd_buffer_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850750917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850750917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850750917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850750917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850750917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850750917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850750917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850750917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850750917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850750917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850750917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850750917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850750917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850750917 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1707850750917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pe1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pe1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pe1 " "Found entity 1: altsyncram_7pe1" {  } { { "db/altsyncram_7pe1.tdf" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/neptuno/db/altsyncram_7pe1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850750979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707850750979 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "zxspectrum:guest\|u765:u765\|altsyncram:image_track_offsets_rtl_0 " "Elaborated megafunction instantiation \"zxspectrum:guest\|u765:u765\|altsyncram:image_track_offsets_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707850751002 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "zxspectrum:guest\|u765:u765\|altsyncram:image_track_offsets_rtl_0 " "Instantiated megafunction \"zxspectrum:guest\|u765:u765\|altsyncram:image_track_offsets_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751002 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1707850751002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rl41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rl41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rl41 " "Found entity 1: altsyncram_rl41" {  } { { "db/altsyncram_rl41.tdf" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/neptuno/db/altsyncram_rl41.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850751048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707850751048 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "zxspectrum:guest\|wd1793:fdd\|wd1793_dpram:sbuf\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"zxspectrum:guest\|wd1793:fdd\|wd1793_dpram:sbuf\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707850751064 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "zxspectrum:guest\|wd1793:fdd\|wd1793_dpram:sbuf\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"zxspectrum:guest\|wd1793:fdd\|wd1793_dpram:sbuf\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751064 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1707850751064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cdr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cdr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cdr1 " "Found entity 1: altsyncram_cdr1" {  } { { "db/altsyncram_cdr1.tdf" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/neptuno/db/altsyncram_cdr1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850751117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707850751117 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "zxspectrum:guest\|u765:u765\|u765_dpram:sbuf\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"zxspectrum:guest\|u765:u765\|u765_dpram:sbuf\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707850751149 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "zxspectrum:guest\|u765:u765\|u765_dpram:sbuf\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"zxspectrum:guest\|u765:u765\|u765_dpram:sbuf\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4096 " "Parameter \"NUMWORDS_B\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751149 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1707850751149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_odr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_odr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_odr1 " "Found entity 1: altsyncram_odr1" {  } { { "db/altsyncram_odr1.tdf" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/neptuno/db/altsyncram_odr1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850751202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707850751202 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "substitute_mcu:controller\|controller_rom:rom\|controller_rom2:rom2\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"substitute_mcu:controller\|controller_rom:rom\|controller_rom2:rom2\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707850751218 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "substitute_mcu:controller\|controller_rom:rom\|controller_rom2:rom2\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"substitute_mcu:controller\|controller_rom:rom\|controller_rom2:rom2\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 4 " "Parameter \"WIDTH_BYTEENA_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/zxspectrum_neptuno.ram0_controller_rom2_f950eaf0.hdl.mif " "Parameter \"INIT_FILE\" = \"db/zxspectrum_neptuno.ram0_controller_rom2_f950eaf0.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751218 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1707850751218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_60e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_60e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_60e1 " "Found entity 1: altsyncram_60e1" {  } { { "db/altsyncram_60e1.tdf" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/neptuno/db/altsyncram_60e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850751265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707850751265 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "substitute_mcu:controller\|controller_rom:rom\|controller_rom1:rom1\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"substitute_mcu:controller\|controller_rom:rom\|controller_rom1:rom1\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707850751650 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "substitute_mcu:controller\|controller_rom:rom\|controller_rom1:rom1\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"substitute_mcu:controller\|controller_rom:rom\|controller_rom1:rom1\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 4 " "Parameter \"WIDTH_BYTEENA_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/zxspectrum_neptuno.ram0_controller_rom1_abf1d3d7.hdl.mif " "Parameter \"INIT_FILE\" = \"db/zxspectrum_neptuno.ram0_controller_rom1_abf1d3d7.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751650 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1707850751650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h1e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h1e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h1e1 " "Found entity 1: altsyncram_h1e1" {  } { { "db/altsyncram_h1e1.tdf" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/neptuno/db/altsyncram_h1e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850751704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707850751704 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "zxspectrum:guest\|sd_card:sd_card\|sd_card_dpram:buffer_dpram\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"zxspectrum:guest\|sd_card:sd_card\|sd_card_dpram:buffer_dpram\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707850751719 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "zxspectrum:guest\|sd_card:sd_card\|sd_card_dpram:buffer_dpram\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"zxspectrum:guest\|sd_card:sd_card\|sd_card_dpram:buffer_dpram\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751719 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1707850751719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e7r1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e7r1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e7r1 " "Found entity 1: altsyncram_e7r1" {  } { { "db/altsyncram_e7r1.tdf" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/neptuno/db/altsyncram_e7r1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850751766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707850751766 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "substitute_mcu:controller\|eightthirtytwo_cpu:cpu\|eightthirtytwo_alu:alu\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"substitute_mcu:controller\|eightthirtytwo_cpu:cpu\|eightthirtytwo_alu:alu\|lpm_mult:Mult0\"" {  } { { "../DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_alu.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_alu.vhd" 124 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707850751804 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "substitute_mcu:controller\|eightthirtytwo_cpu:cpu\|eightthirtytwo_alu:alu\|lpm_mult:Mult0 " "Instantiated megafunction \"substitute_mcu:controller\|eightthirtytwo_cpu:cpu\|eightthirtytwo_alu:alu\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 33 " "Parameter \"LPM_WIDTHA\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 33 " "Parameter \"LPM_WIDTHB\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 66 " "Parameter \"LPM_WIDTHP\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 66 " "Parameter \"LPM_WIDTHR\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751804 ""}  } { { "../DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_alu.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_alu.vhd" 124 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1707850751804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_2at.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_2at.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_2at " "Found entity 1: mult_2at" {  } { { "db/mult_2at.tdf" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/neptuno/db/mult_2at.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850751866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707850751866 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "zxspectrum:guest\|gs:gs\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"zxspectrum:guest\|gs:gs\|lpm_mult:Mult0\"" {  } { { "../gs.v" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/gs.v" 247 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707850751882 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "zxspectrum:guest\|gs:gs\|lpm_mult:Mult0 " "Instantiated megafunction \"zxspectrum:guest\|gs:gs\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751882 ""}  } { { "../gs.v" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/gs.v" 247 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1707850751882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_v6t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_v6t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_v6t " "Found entity 1: mult_v6t" {  } { { "db/mult_v6t.tdf" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/neptuno/db/mult_v6t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850751935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707850751935 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "zxspectrum:guest\|u765:u765\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"zxspectrum:guest\|u765:u765\|lpm_divide:Div0\"" {  } { { "../u765.sv" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/u765.sv" 1145 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707850751967 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "zxspectrum:guest\|u765:u765\|lpm_divide:Div0 " "Instantiated megafunction \"zxspectrum:guest\|u765:u765\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850751967 ""}  } { { "../u765.sv" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/u765.sv" 1145 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1707850751967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3nm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3nm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3nm " "Found entity 1: lpm_divide_3nm" {  } { { "db/lpm_divide_3nm.tdf" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/neptuno/db/lpm_divide_3nm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850752020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707850752020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_1mh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_1mh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_1mh " "Found entity 1: sign_div_unsign_1mh" {  } { { "db/sign_div_unsign_1mh.tdf" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/neptuno/db/sign_div_unsign_1mh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850752036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707850752036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_gbf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_gbf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_gbf " "Found entity 1: alt_u_div_gbf" {  } { { "db/alt_u_div_gbf.tdf" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/neptuno/db/alt_u_div_gbf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850752051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707850752051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_1tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_1tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_1tc " "Found entity 1: add_sub_1tc" {  } { { "db/add_sub_1tc.tdf" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/neptuno/db/add_sub_1tc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850752120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707850752120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2tc " "Found entity 1: add_sub_2tc" {  } { { "db/add_sub_2tc.tdf" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/neptuno/db/add_sub_2tc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707850752167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707850752167 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1707850755314 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "207 " "Ignored 207 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "207 " "Ignored 207 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1707850755668 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1707850755668 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../sys/sigma_delta_dac.v" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/sys/sigma_delta_dac.v" 8 -1 0 } } { "../DeMiSTify/controller/substitute_mcu.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/DeMiSTify/controller/substitute_mcu.vhd" 551 -1 0 } } { "../DeMiSTify/controller/spi_controller.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/DeMiSTify/controller/spi_controller.vhd" 60 -1 0 } } { "../sdram.sv" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/sdram.sv" 115 -1 0 } } { "../sdram.sv" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/sdram.sv" 121 -1 0 } } { "../T80/T80.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/T80/T80.vhd" 1066 -1 0 } } { "../DeMiSTify/controller/substitute_mcu.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/DeMiSTify/controller/substitute_mcu.vhd" 47 -1 0 } } { "../T80/T80.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/T80/T80.vhd" 109 -1 0 } } { "../DeMiSTify/controller/substitute_mcu.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/DeMiSTify/controller/substitute_mcu.vhd" 51 -1 0 } } { "../T80/T80.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/T80/T80.vhd" 373 -1 0 } } { "../T80/T80.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/T80/T80.vhd" 105 -1 0 } } { "../turbosound.sv" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/turbosound.sv" 21 -1 0 } } { "../DeMiSTify/controller/substitute_mcu.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/DeMiSTify/controller/substitute_mcu.vhd" 48 -1 0 } } { "../DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_cpu.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_cpu.vhd" 158 -1 0 } } { "../DeMiSTify/controller/simple_uart.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/DeMiSTify/controller/simple_uart.vhd" 36 -1 0 } } { "../sys/mist_io.v" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/sys/mist_io.v" 150 -1 0 } } { "../YM2149.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/YM2149.vhd" 123 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1707850756216 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1707850756216 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "neptuno_top.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/neptuno/neptuno_top.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707850783819 "|neptuno_top|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "neptuno_top.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/neptuno/neptuno_top.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707850783819 "|neptuno_top|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "joyP7_o VCC " "Pin \"joyP7_o\" is stuck at VCC" {  } { { "neptuno_top.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/neptuno/neptuno_top.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707850783819 "|neptuno_top|joyP7_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "stm_rst_o GND " "Pin \"stm_rst_o\" is stuck at GND" {  } { { "neptuno_top.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/neptuno/neptuno_top.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707850783819 "|neptuno_top|stm_rst_o"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1707850783819 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1707850784943 ""}
{ "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT_HDR" "" "Inserted logic cells for Maximum Fan-Out assignment" { { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "2 zxspectrum:guest\|plus3 " "Inserted 2 logic cells for Maximum Fan-Out assignment on \"zxspectrum:guest\|plus3\"" {  } { { "../zxspectrum.sv" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/zxspectrum.sv" 547 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "Design Software" 0 -1 1707850831208 ""}  } {  } 0 18062 "Inserted logic cells for Maximum Fan-Out assignment" 0 0 "Analysis & Synthesis" 0 -1 1707850831208 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "162 " "162 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1707850831503 ""}
{ "Info" "ISCL_SCL_DID_REM_USR_WIRE" "" "Removed the following redundant logic cells" { { "Info" "ISCL_SCL_CELL_NAME" "zxspectrum:guest\|video_mixer:video_mixer\|osd:osd\|v_osd_start\[5\]~18 " "Logic cell \"zxspectrum:guest\|video_mixer:video_mixer\|osd:osd\|v_osd_start\[5\]~18\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1707850831719 ""} { "Info" "ISCL_SCL_CELL_NAME" "zxspectrum:guest\|video_mixer:video_mixer\|osd:osd\|v_osd_start\[4\]~20 " "Logic cell \"zxspectrum:guest\|video_mixer:video_mixer\|osd:osd\|v_osd_start\[4\]~20\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1707850831719 ""} { "Info" "ISCL_SCL_CELL_NAME" "zxspectrum:guest\|video_mixer:video_mixer\|osd:osd\|v_osd_start\[3\]~22 " "Logic cell \"zxspectrum:guest\|video_mixer:video_mixer\|osd:osd\|v_osd_start\[3\]~22\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1707850831719 ""} { "Info" "ISCL_SCL_CELL_NAME" "zxspectrum:guest\|video_mixer:video_mixer\|osd:osd\|v_osd_start\[2\]~24 " "Logic cell \"zxspectrum:guest\|video_mixer:video_mixer\|osd:osd\|v_osd_start\[2\]~24\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1707850831719 ""} { "Info" "ISCL_SCL_CELL_NAME" "zxspectrum:guest\|video_mixer:video_mixer\|osd:osd\|v_osd_start\[1\]~26 " "Logic cell \"zxspectrum:guest\|video_mixer:video_mixer\|osd:osd\|v_osd_start\[1\]~26\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1707850831719 ""} { "Info" "ISCL_SCL_CELL_NAME" "zxspectrum:guest\|video_mixer:video_mixer\|osd:osd\|v_osd_start\[0\]~28 " "Logic cell \"zxspectrum:guest\|video_mixer:video_mixer\|osd:osd\|v_osd_start\[0\]~28\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1707850831719 ""} { "Info" "ISCL_SCL_CELL_NAME" "zxspectrum:guest\|u765:u765\|lpm_divide:Div0\|lpm_divide_3nm:auto_generated\|sign_div_unsign_1mh:divider\|alt_u_div_gbf:divider\|add_sub_2_result_int\[0\]~6 " "Logic cell \"zxspectrum:guest\|u765:u765\|lpm_divide:Div0\|lpm_divide_3nm:auto_generated\|sign_div_unsign_1mh:divider\|alt_u_div_gbf:divider\|add_sub_2_result_int\[0\]~6\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1707850831719 ""} { "Info" "ISCL_SCL_CELL_NAME" "zxspectrum:guest\|u765:u765\|lpm_divide:Div0\|lpm_divide_3nm:auto_generated\|sign_div_unsign_1mh:divider\|alt_u_div_gbf:divider\|add_sub_4_result_int\[0\]~10 " "Logic cell \"zxspectrum:guest\|u765:u765\|lpm_divide:Div0\|lpm_divide_3nm:auto_generated\|sign_div_unsign_1mh:divider\|alt_u_div_gbf:divider\|add_sub_4_result_int\[0\]~10\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1707850831719 ""} { "Info" "ISCL_SCL_CELL_NAME" "zxspectrum:guest\|u765:u765\|lpm_divide:Div0\|lpm_divide_3nm:auto_generated\|sign_div_unsign_1mh:divider\|alt_u_div_gbf:divider\|add_sub_5_result_int\[0\]~12 " "Logic cell \"zxspectrum:guest\|u765:u765\|lpm_divide:Div0\|lpm_divide_3nm:auto_generated\|sign_div_unsign_1mh:divider\|alt_u_div_gbf:divider\|add_sub_5_result_int\[0\]~12\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1707850831719 ""} { "Info" "ISCL_SCL_CELL_NAME" "zxspectrum:guest\|u765:u765\|lpm_divide:Div0\|lpm_divide_3nm:auto_generated\|sign_div_unsign_1mh:divider\|alt_u_div_gbf:divider\|add_sub_6_result_int\[0\]~14 " "Logic cell \"zxspectrum:guest\|u765:u765\|lpm_divide:Div0\|lpm_divide_3nm:auto_generated\|sign_div_unsign_1mh:divider\|alt_u_div_gbf:divider\|add_sub_6_result_int\[0\]~14\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1707850831719 ""} { "Info" "ISCL_SCL_CELL_NAME" "zxspectrum:guest\|u765:u765\|lpm_divide:Div0\|lpm_divide_3nm:auto_generated\|sign_div_unsign_1mh:divider\|alt_u_div_gbf:divider\|add_sub_7_result_int\[0\]~16 " "Logic cell \"zxspectrum:guest\|u765:u765\|lpm_divide:Div0\|lpm_divide_3nm:auto_generated\|sign_div_unsign_1mh:divider\|alt_u_div_gbf:divider\|add_sub_7_result_int\[0\]~16\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1707850831719 ""} { "Info" "ISCL_SCL_CELL_NAME" "zxspectrum:guest\|u765:u765\|lpm_divide:Div0\|lpm_divide_3nm:auto_generated\|sign_div_unsign_1mh:divider\|alt_u_div_gbf:divider\|add_sub_8_result_int\[0\]~18 " "Logic cell \"zxspectrum:guest\|u765:u765\|lpm_divide:Div0\|lpm_divide_3nm:auto_generated\|sign_div_unsign_1mh:divider\|alt_u_div_gbf:divider\|add_sub_8_result_int\[0\]~18\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1707850831719 ""} { "Info" "ISCL_SCL_CELL_NAME" "zxspectrum:guest\|u765:u765\|lpm_divide:Div0\|lpm_divide_3nm:auto_generated\|sign_div_unsign_1mh:divider\|alt_u_div_gbf:divider\|add_sub_9_result_int\[0\]~18 " "Logic cell \"zxspectrum:guest\|u765:u765\|lpm_divide:Div0\|lpm_divide_3nm:auto_generated\|sign_div_unsign_1mh:divider\|alt_u_div_gbf:divider\|add_sub_9_result_int\[0\]~18\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1707850831719 ""} { "Info" "ISCL_SCL_CELL_NAME" "zxspectrum:guest\|u765:u765\|lpm_divide:Div0\|lpm_divide_3nm:auto_generated\|sign_div_unsign_1mh:divider\|alt_u_div_gbf:divider\|add_sub_12_result_int\[0\]~18 " "Logic cell \"zxspectrum:guest\|u765:u765\|lpm_divide:Div0\|lpm_divide_3nm:auto_generated\|sign_div_unsign_1mh:divider\|alt_u_div_gbf:divider\|add_sub_12_result_int\[0\]~18\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1707850831719 ""}  } {  } 0 17017 "Removed the following redundant logic cells" 0 0 "Analysis & Synthesis" 0 -1 1707850831719 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/neptuno/output_files/zxspectrum_neptuno.map.smsg " "Generated suppressed messages file D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/neptuno/output_files/zxspectrum_neptuno.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707850832293 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1707850833417 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707850833417 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "stm_tx_i " "No output dependent on input pin \"stm_tx_i\"" {  } { { "neptuno_top.vhd" "" { Text "D:/FPGA/Neptuno2/Spectrum_Cyclone4_GX-master/neptuno/neptuno_top.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707850834998 "|neptuno_top|stm_tx_i"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1707850834998 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "24178 " "Implemented 24178 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1707850834998 ""} { "Info" "ICUT_CUT_TM_OPINS" "59 " "Implemented 59 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1707850834998 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "20 " "Implemented 20 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1707850834998 ""} { "Info" "ICUT_CUT_TM_LCELLS" "23883 " "Implemented 23883 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1707850834998 ""} { "Info" "ICUT_CUT_TM_RAMS" "198 " "Implemented 198 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1707850834998 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1707850834998 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "12 " "Implemented 12 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1707850834998 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1707850834998 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5093 " "Peak virtual memory: 5093 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707850835098 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 13 22:00:35 2024 " "Processing ended: Tue Feb 13 22:00:35 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707850835098 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:04 " "Elapsed time: 00:04:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707850835098 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:20 " "Total CPU time (on all processors): 00:04:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707850835098 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1707850835098 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "top.qip " "Tcl Script File top.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE top.qip " "set_global_assignment -name QIP_FILE top.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1707850836918 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1707850836918 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1707850836941 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707850836941 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 13 22:00:36 2024 " "Processing started: Tue Feb 13 22:00:36 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707850836941 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1707850836941 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off zxspectrum_neptuno -c zxspectrum_neptuno " "Command: quartus_fit --read_settings_files=off --write_settings_files=off zxspectrum_neptuno -c zxspectrum_neptuno" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1707850836941 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1707850837034 ""}
{ "Info" "0" "" "Project  = zxspectrum_neptuno" {  } {  } 0 0 "Project  = zxspectrum_neptuno" 0 0 "Fitter" 0 0 1707850837034 ""}
{ "Info" "0" "" "Revision = zxspectrum_neptuno" {  } {  } 0 0 "Revision = zxspectrum_neptuno" 0 0 "Fitter" 0 0 1707850837034 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1707850837357 ""}
{ "Warning" "WCPT_FLEXLM_ERROR_MSG" "Invalid (inconsistent) license key.  The license key and data for the feature do not match.  This usually happens when a license file has been altered. Feature:       quartus_developer License path:  C:\\altera\\13.1\\license.dat; FlexNet Licensing error:-8,523 " "FLEXlm software error: Invalid (inconsistent) license key.  The license key and data for the feature do not match.  This usually happens when a license file has been altered. Feature:       quartus_developer License path:  C:\\altera\\13.1\\license.dat; FlexNet Licensing error:-8,523." {  } {  } 0 292000 "FLEXlm software error: %1!s!." 0 0 "Fitter" 0 -1 1707850837573 ""}
{ "Error" "EMPP_MPP_INVALID_DEVICE_LICENSE" "EP4CGX150DF27I7 " "Current license file does not support the EP4CGX150DF27I7 device. Go to the Self-Service Licensing Center on the Intel FPGA website to manage your licenses (https://mysupport.altera.com/AlteraLicensing/license/index.html). " {  } {  } 0 119013 "Current license file does not support the %1!s! device. Go to the Self-Service Licensing Center on the Intel FPGA website to manage your licenses (https://mysupport.altera.com/AlteraLicensing/license/index.html). " 0 0 "Fitter" 0 -1 1707850837573 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 1  2 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4981 " "Peak virtual memory: 4981 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707850838623 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Feb 13 22:00:38 2024 " "Processing ended: Tue Feb 13 22:00:38 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707850838623 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707850838623 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707850838623 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1707850838623 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 41 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 41 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1707850839363 ""}
