\hypertarget{group___s_m_a_r_t_c_a_r_d___clock___phase}{}\doxysection{SMARTCARD\+\_\+\+Clock\+\_\+\+Phase}
\label{group___s_m_a_r_t_c_a_r_d___clock___phase}\index{SMARTCARD\_Clock\_Phase@{SMARTCARD\_Clock\_Phase}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___s_m_a_r_t_c_a_r_d___clock___phase_ga6b5dfd540b22b8a6cbd956688d17cfce}\label{group___s_m_a_r_t_c_a_r_d___clock___phase_ga6b5dfd540b22b8a6cbd956688d17cfce}} 
\#define {\bfseries SMARTCARD\+\_\+\+PHASE\+\_\+1\+EDGE}~((uint32\+\_\+t)0x00000000)
\item 
\mbox{\Hypertarget{group___s_m_a_r_t_c_a_r_d___clock___phase_ga744e424283994e4c92a4db8b247582d6}\label{group___s_m_a_r_t_c_a_r_d___clock___phase_ga744e424283994e4c92a4db8b247582d6}} 
\#define {\bfseries SMARTCARD\+\_\+\+PHASE\+\_\+2\+EDGE}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga362976ce813e58310399d113d2cf09cb}{USART\+\_\+\+CR2\+\_\+\+CPHA}})
\item 
\mbox{\Hypertarget{group___s_m_a_r_t_c_a_r_d___clock___phase_gad4f2566348232722026dc4861ed76125}\label{group___s_m_a_r_t_c_a_r_d___clock___phase_gad4f2566348232722026dc4861ed76125}} 
\#define {\bfseries IS\+\_\+\+SMARTCARD\+\_\+\+PHASE}(CPHA)~(((CPHA) == SMARTCARD\+\_\+\+PHASE\+\_\+1\+EDGE) $\vert$$\vert$ ((CPHA) == SMARTCARD\+\_\+\+PHASE\+\_\+2\+EDGE))
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
