0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/SAT_Eval/SAT_Eval.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,uvm,,,,,,
C:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/SAT_Eval/SAT_Eval.srcs/sim_1/new/SAT_eval_tb.sv,1669114129,systemVerilog,,,,SAT_eval_tb,,uvm,,,,,,
C:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/SAT_Eval/SAT_Eval.srcs/sim_1/new/memory_bank_tb.sv,1669119638,systemVerilog,,,,memory_bank_tb,,uvm,,,,,,
C:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/SAT_Eval/SAT_Eval.srcs/sim_1/new/top_tb.sv,1669317293,systemVerilog,,,,top_tb,,uvm,,,,,,
C:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/SAT_Eval/SAT_Eval.srcs/sources_1/new/SAT_Eval.sv,1668721511,systemVerilog,,C:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/SAT_Eval/SAT_Eval.srcs/sources_1/new/Testbench.sv,,SAT_Eval,,uvm,,,,,,
C:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/SAT_Eval/SAT_Eval.srcs/sources_1/new/memory_bank.sv,1669665167,systemVerilog,,C:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/SAT_Eval/SAT_Eval.srcs/sources_1/new/processing_engine.sv,,memory_bank,,uvm,,,,,,
C:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/SAT_Eval/SAT_Eval.srcs/sources_1/new/processing_engine.sv,1669666319,systemVerilog,,C:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/SAT_Eval/SAT_Eval.srcs/sources_1/new/top.sv,,processing_engine,,uvm,,,,,,
C:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/SAT_Eval/SAT_Eval.srcs/sources_1/new/sat_eval.sv,1669665471,systemVerilog,,C:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/SAT_Eval/SAT_Eval.srcs/sources_1/new/memory_bank.sv,,sat_eval,,uvm,,,,,,
C:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/SAT_Eval/SAT_Eval.srcs/sources_1/new/top.sv,1669316819,systemVerilog,,C:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/SAT_Eval/SAT_Eval.srcs/sim_1/new/top_tb.sv,,top,,uvm,,,,,,
