INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/greenjok/Downloads/clock_enable.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_enable
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/greenjok/Documents/ECE211_Lab0/Knycalus and Efe ECE 211 Lab 10/Knycalus and Efe ECE 211 Lab 10.srcs/sources_1/new/traffic_light.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module traffic_light
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/greenjok/Downloads/lab10_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab10_tb
