
Loading design for application trce from file LedTest_impl1.ncd.
Design name: test
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3LF-6900C
Package:     CABGA256
Performance: 5
Loading device for application trce from file 'xo3c6900.nph' in environment: /usr/local/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.16.
Performance Hardware Data Status:   Final          Version 37.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.10.3.144
Mon Dec 24 00:33:49 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o LedTest_impl1.twr -gui -msgset /home/tallen/Projects/LatticeLedTest/promote.xml LedTest_impl1.ncd LedTest_impl1.prf 
Design file:     LedTest_impl1.ncd
Preference file: LedTest_impl1.prf
Device,speed:    LCMXO3LF-6900C,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "clk" 12.090000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 63.597ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              step_i0_i2  (from clk +)
   Destination:    FF         Data in        char_d_i0_i5  (to clk +)
                   FF                        char_d_i0_i1

   Delay:              18.867ns  (26.1% logic, 73.9% route), 11 logic levels.

 Constraint Details:

     18.867ns physical path delay SLICE_45 to SLICE_33 meets
     82.713ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 82.464ns) by 63.597ns

 Physical Path Details:

      Data path SLICE_45 to SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C31C.CLK to     R17C31C.Q1 SLICE_45 (from clk)
ROUTE        30     1.875     R17C31C.Q1 to     R18C33D.D1 step_2
CTOF_DEL    ---     0.452     R18C33D.D1 to     R18C33D.F1 SLICE_68
ROUTE         3     0.897     R18C33D.F1 to     R18C32A.B0 n94995
CTOF_DEL    ---     0.452     R18C32A.B0 to     R18C32A.F0 SLICE_91
ROUTE         4     0.691     R18C32A.F0 to     R18C33A.C0 n94983
CTOF_DEL    ---     0.452     R18C33A.C0 to     R18C33A.F0 SLICE_60
ROUTE         3     0.578     R18C33A.F0 to     R19C33D.D1 n94968
CTOF_DEL    ---     0.452     R19C33D.D1 to     R19C33D.F1 SLICE_75
ROUTE         2     0.392     R19C33D.F1 to     R19C33D.C0 n94734
CTOF_DEL    ---     0.452     R19C33D.C0 to     R19C33D.F0 SLICE_75
ROUTE         1     0.659     R19C33D.F0 to     R19C33A.C1 n94735
CTOF_DEL    ---     0.452     R19C33A.C1 to     R19C33A.F1 SLICE_76
ROUTE         4     1.455     R19C33A.F1 to     R17C33B.C1 n93335
CTOF_DEL    ---     0.452     R17C33B.C1 to     R17C33B.F1 SLICE_72
ROUTE         6     1.697     R17C33B.F1 to     R18C36B.B1 n94792
CTOF_DEL    ---     0.452     R18C36B.B1 to     R18C36B.F1 SLICE_96
ROUTE         2     0.549     R18C36B.F1 to     R18C35D.D0 n94961
CTOF_DEL    ---     0.452     R18C35D.D0 to     R18C35D.F0 SLICE_69
ROUTE        15     2.648     R18C35D.F0 to     R14C20D.D1 n91995
CTOF_DEL    ---     0.452     R14C20D.D1 to     R14C20D.F1 SLICE_97
ROUTE        11     2.497     R14C20D.F1 to     R18C37D.CE clk_enable_42 (to clk)
                  --------
                   18.867   (26.1% logic, 73.9% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_45:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        46     3.765        OSC.OSC to    R17C31C.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        46     3.765        OSC.OSC to    R18C37D.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 63.597ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              step_i0_i2  (from clk +)
   Destination:    FF         Data in        char_d_i0_i2  (to clk +)

   Delay:              18.867ns  (26.1% logic, 73.9% route), 11 logic levels.

 Constraint Details:

     18.867ns physical path delay SLICE_45 to SLICE_34 meets
     82.713ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 82.464ns) by 63.597ns

 Physical Path Details:

      Data path SLICE_45 to SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C31C.CLK to     R17C31C.Q1 SLICE_45 (from clk)
ROUTE        30     1.875     R17C31C.Q1 to     R18C33D.D1 step_2
CTOF_DEL    ---     0.452     R18C33D.D1 to     R18C33D.F1 SLICE_68
ROUTE         3     0.897     R18C33D.F1 to     R18C32A.B0 n94995
CTOF_DEL    ---     0.452     R18C32A.B0 to     R18C32A.F0 SLICE_91
ROUTE         4     0.691     R18C32A.F0 to     R18C33A.C0 n94983
CTOF_DEL    ---     0.452     R18C33A.C0 to     R18C33A.F0 SLICE_60
ROUTE         3     0.578     R18C33A.F0 to     R19C33D.D1 n94968
CTOF_DEL    ---     0.452     R19C33D.D1 to     R19C33D.F1 SLICE_75
ROUTE         2     0.392     R19C33D.F1 to     R19C33D.C0 n94734
CTOF_DEL    ---     0.452     R19C33D.C0 to     R19C33D.F0 SLICE_75
ROUTE         1     0.659     R19C33D.F0 to     R19C33A.C1 n94735
CTOF_DEL    ---     0.452     R19C33A.C1 to     R19C33A.F1 SLICE_76
ROUTE         4     1.455     R19C33A.F1 to     R17C33B.C1 n93335
CTOF_DEL    ---     0.452     R17C33B.C1 to     R17C33B.F1 SLICE_72
ROUTE         6     1.697     R17C33B.F1 to     R18C36B.B1 n94792
CTOF_DEL    ---     0.452     R18C36B.B1 to     R18C36B.F1 SLICE_96
ROUTE         2     0.549     R18C36B.F1 to     R18C35D.D0 n94961
CTOF_DEL    ---     0.452     R18C35D.D0 to     R18C35D.F0 SLICE_69
ROUTE        15     2.648     R18C35D.F0 to     R14C20D.D1 n91995
CTOF_DEL    ---     0.452     R14C20D.D1 to     R14C20D.F1 SLICE_97
ROUTE        11     2.497     R14C20D.F1 to     R18C35C.CE clk_enable_42 (to clk)
                  --------
                   18.867   (26.1% logic, 73.9% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_45:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        46     3.765        OSC.OSC to    R17C31C.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        46     3.765        OSC.OSC to    R18C35C.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 63.597ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              step_i0_i2  (from clk +)
   Destination:    FF         Data in        char_d_i0_i6  (to clk +)

   Delay:              18.867ns  (26.1% logic, 73.9% route), 11 logic levels.

 Constraint Details:

     18.867ns physical path delay SLICE_45 to SLICE_35 meets
     82.713ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 82.464ns) by 63.597ns

 Physical Path Details:

      Data path SLICE_45 to SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C31C.CLK to     R17C31C.Q1 SLICE_45 (from clk)
ROUTE        30     1.875     R17C31C.Q1 to     R18C33D.D1 step_2
CTOF_DEL    ---     0.452     R18C33D.D1 to     R18C33D.F1 SLICE_68
ROUTE         3     0.897     R18C33D.F1 to     R18C32A.B0 n94995
CTOF_DEL    ---     0.452     R18C32A.B0 to     R18C32A.F0 SLICE_91
ROUTE         4     0.691     R18C32A.F0 to     R18C33A.C0 n94983
CTOF_DEL    ---     0.452     R18C33A.C0 to     R18C33A.F0 SLICE_60
ROUTE         3     0.578     R18C33A.F0 to     R19C33D.D1 n94968
CTOF_DEL    ---     0.452     R19C33D.D1 to     R19C33D.F1 SLICE_75
ROUTE         2     0.392     R19C33D.F1 to     R19C33D.C0 n94734
CTOF_DEL    ---     0.452     R19C33D.C0 to     R19C33D.F0 SLICE_75
ROUTE         1     0.659     R19C33D.F0 to     R19C33A.C1 n94735
CTOF_DEL    ---     0.452     R19C33A.C1 to     R19C33A.F1 SLICE_76
ROUTE         4     1.455     R19C33A.F1 to     R17C33B.C1 n93335
CTOF_DEL    ---     0.452     R17C33B.C1 to     R17C33B.F1 SLICE_72
ROUTE         6     1.697     R17C33B.F1 to     R18C36B.B1 n94792
CTOF_DEL    ---     0.452     R18C36B.B1 to     R18C36B.F1 SLICE_96
ROUTE         2     0.549     R18C36B.F1 to     R18C35D.D0 n94961
CTOF_DEL    ---     0.452     R18C35D.D0 to     R18C35D.F0 SLICE_69
ROUTE        15     2.648     R18C35D.F0 to     R14C20D.D1 n91995
CTOF_DEL    ---     0.452     R14C20D.D1 to     R14C20D.F1 SLICE_97
ROUTE        11     2.497     R14C20D.F1 to     R18C35A.CE clk_enable_42 (to clk)
                  --------
                   18.867   (26.1% logic, 73.9% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_45:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        46     3.765        OSC.OSC to    R17C31C.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        46     3.765        OSC.OSC to    R18C35A.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 63.597ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              step_i0_i2  (from clk +)
   Destination:    FF         Data in        char_d_i0_i7  (to clk +)

   Delay:              18.867ns  (26.1% logic, 73.9% route), 11 logic levels.

 Constraint Details:

     18.867ns physical path delay SLICE_45 to SLICE_36 meets
     82.713ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 82.464ns) by 63.597ns

 Physical Path Details:

      Data path SLICE_45 to SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C31C.CLK to     R17C31C.Q1 SLICE_45 (from clk)
ROUTE        30     1.875     R17C31C.Q1 to     R18C33D.D1 step_2
CTOF_DEL    ---     0.452     R18C33D.D1 to     R18C33D.F1 SLICE_68
ROUTE         3     0.897     R18C33D.F1 to     R18C32A.B0 n94995
CTOF_DEL    ---     0.452     R18C32A.B0 to     R18C32A.F0 SLICE_91
ROUTE         4     0.691     R18C32A.F0 to     R18C33A.C0 n94983
CTOF_DEL    ---     0.452     R18C33A.C0 to     R18C33A.F0 SLICE_60
ROUTE         3     0.578     R18C33A.F0 to     R19C33D.D1 n94968
CTOF_DEL    ---     0.452     R19C33D.D1 to     R19C33D.F1 SLICE_75
ROUTE         2     0.392     R19C33D.F1 to     R19C33D.C0 n94734
CTOF_DEL    ---     0.452     R19C33D.C0 to     R19C33D.F0 SLICE_75
ROUTE         1     0.659     R19C33D.F0 to     R19C33A.C1 n94735
CTOF_DEL    ---     0.452     R19C33A.C1 to     R19C33A.F1 SLICE_76
ROUTE         4     1.455     R19C33A.F1 to     R17C33B.C1 n93335
CTOF_DEL    ---     0.452     R17C33B.C1 to     R17C33B.F1 SLICE_72
ROUTE         6     1.697     R17C33B.F1 to     R18C36B.B1 n94792
CTOF_DEL    ---     0.452     R18C36B.B1 to     R18C36B.F1 SLICE_96
ROUTE         2     0.549     R18C36B.F1 to     R18C35D.D0 n94961
CTOF_DEL    ---     0.452     R18C35D.D0 to     R18C35D.F0 SLICE_69
ROUTE        15     2.648     R18C35D.F0 to     R14C20D.D1 n91995
CTOF_DEL    ---     0.452     R14C20D.D1 to     R14C20D.F1 SLICE_97
ROUTE        11     2.497     R14C20D.F1 to     R18C34A.CE clk_enable_42 (to clk)
                  --------
                   18.867   (26.1% logic, 73.9% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_45:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        46     3.765        OSC.OSC to    R17C31C.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        46     3.765        OSC.OSC to    R18C34A.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 63.597ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              step_i0_i2  (from clk +)
   Destination:    FF         Data in        char_d_i0_i8  (to clk +)

   Delay:              18.867ns  (26.1% logic, 73.9% route), 11 logic levels.

 Constraint Details:

     18.867ns physical path delay SLICE_45 to SLICE_37 meets
     82.713ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 82.464ns) by 63.597ns

 Physical Path Details:

      Data path SLICE_45 to SLICE_37:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C31C.CLK to     R17C31C.Q1 SLICE_45 (from clk)
ROUTE        30     1.875     R17C31C.Q1 to     R18C33D.D1 step_2
CTOF_DEL    ---     0.452     R18C33D.D1 to     R18C33D.F1 SLICE_68
ROUTE         3     0.897     R18C33D.F1 to     R18C32A.B0 n94995
CTOF_DEL    ---     0.452     R18C32A.B0 to     R18C32A.F0 SLICE_91
ROUTE         4     0.691     R18C32A.F0 to     R18C33A.C0 n94983
CTOF_DEL    ---     0.452     R18C33A.C0 to     R18C33A.F0 SLICE_60
ROUTE         3     0.578     R18C33A.F0 to     R19C33D.D1 n94968
CTOF_DEL    ---     0.452     R19C33D.D1 to     R19C33D.F1 SLICE_75
ROUTE         2     0.392     R19C33D.F1 to     R19C33D.C0 n94734
CTOF_DEL    ---     0.452     R19C33D.C0 to     R19C33D.F0 SLICE_75
ROUTE         1     0.659     R19C33D.F0 to     R19C33A.C1 n94735
CTOF_DEL    ---     0.452     R19C33A.C1 to     R19C33A.F1 SLICE_76
ROUTE         4     1.455     R19C33A.F1 to     R17C33B.C1 n93335
CTOF_DEL    ---     0.452     R17C33B.C1 to     R17C33B.F1 SLICE_72
ROUTE         6     1.697     R17C33B.F1 to     R18C36B.B1 n94792
CTOF_DEL    ---     0.452     R18C36B.B1 to     R18C36B.F1 SLICE_96
ROUTE         2     0.549     R18C36B.F1 to     R18C35D.D0 n94961
CTOF_DEL    ---     0.452     R18C35D.D0 to     R18C35D.F0 SLICE_69
ROUTE        15     2.648     R18C35D.F0 to     R14C20D.D1 n91995
CTOF_DEL    ---     0.452     R14C20D.D1 to     R14C20D.F1 SLICE_97
ROUTE        11     2.497     R14C20D.F1 to     R17C35D.CE clk_enable_42 (to clk)
                  --------
                   18.867   (26.1% logic, 73.9% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_45:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        46     3.765        OSC.OSC to    R17C31C.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_37:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        46     3.765        OSC.OSC to    R17C35D.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 63.597ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              step_i0_i2  (from clk +)
   Destination:    FF         Data in        char_d_i0_i9  (to clk +)

   Delay:              18.867ns  (26.1% logic, 73.9% route), 11 logic levels.

 Constraint Details:

     18.867ns physical path delay SLICE_45 to SLICE_38 meets
     82.713ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 82.464ns) by 63.597ns

 Physical Path Details:

      Data path SLICE_45 to SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C31C.CLK to     R17C31C.Q1 SLICE_45 (from clk)
ROUTE        30     1.875     R17C31C.Q1 to     R18C33D.D1 step_2
CTOF_DEL    ---     0.452     R18C33D.D1 to     R18C33D.F1 SLICE_68
ROUTE         3     0.897     R18C33D.F1 to     R18C32A.B0 n94995
CTOF_DEL    ---     0.452     R18C32A.B0 to     R18C32A.F0 SLICE_91
ROUTE         4     0.691     R18C32A.F0 to     R18C33A.C0 n94983
CTOF_DEL    ---     0.452     R18C33A.C0 to     R18C33A.F0 SLICE_60
ROUTE         3     0.578     R18C33A.F0 to     R19C33D.D1 n94968
CTOF_DEL    ---     0.452     R19C33D.D1 to     R19C33D.F1 SLICE_75
ROUTE         2     0.392     R19C33D.F1 to     R19C33D.C0 n94734
CTOF_DEL    ---     0.452     R19C33D.C0 to     R19C33D.F0 SLICE_75
ROUTE         1     0.659     R19C33D.F0 to     R19C33A.C1 n94735
CTOF_DEL    ---     0.452     R19C33A.C1 to     R19C33A.F1 SLICE_76
ROUTE         4     1.455     R19C33A.F1 to     R17C33B.C1 n93335
CTOF_DEL    ---     0.452     R17C33B.C1 to     R17C33B.F1 SLICE_72
ROUTE         6     1.697     R17C33B.F1 to     R18C36B.B1 n94792
CTOF_DEL    ---     0.452     R18C36B.B1 to     R18C36B.F1 SLICE_96
ROUTE         2     0.549     R18C36B.F1 to     R18C35D.D0 n94961
CTOF_DEL    ---     0.452     R18C35D.D0 to     R18C35D.F0 SLICE_69
ROUTE        15     2.648     R18C35D.F0 to     R14C20D.D1 n91995
CTOF_DEL    ---     0.452     R14C20D.D1 to     R14C20D.F1 SLICE_97
ROUTE        11     2.497     R14C20D.F1 to     R17C34D.CE clk_enable_42 (to clk)
                  --------
                   18.867   (26.1% logic, 73.9% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_45:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        46     3.765        OSC.OSC to    R17C31C.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        46     3.765        OSC.OSC to    R17C34D.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 63.597ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              step_i0_i2  (from clk +)
   Destination:    FF         Data in        char_d_i0_i13  (to clk +)
                   FF                        char_d_i0_i10

   Delay:              18.867ns  (26.1% logic, 73.9% route), 11 logic levels.

 Constraint Details:

     18.867ns physical path delay SLICE_45 to SLICE_39 meets
     82.713ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 82.464ns) by 63.597ns

 Physical Path Details:

      Data path SLICE_45 to SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C31C.CLK to     R17C31C.Q1 SLICE_45 (from clk)
ROUTE        30     1.875     R17C31C.Q1 to     R18C33D.D1 step_2
CTOF_DEL    ---     0.452     R18C33D.D1 to     R18C33D.F1 SLICE_68
ROUTE         3     0.897     R18C33D.F1 to     R18C32A.B0 n94995
CTOF_DEL    ---     0.452     R18C32A.B0 to     R18C32A.F0 SLICE_91
ROUTE         4     0.691     R18C32A.F0 to     R18C33A.C0 n94983
CTOF_DEL    ---     0.452     R18C33A.C0 to     R18C33A.F0 SLICE_60
ROUTE         3     0.578     R18C33A.F0 to     R19C33D.D1 n94968
CTOF_DEL    ---     0.452     R19C33D.D1 to     R19C33D.F1 SLICE_75
ROUTE         2     0.392     R19C33D.F1 to     R19C33D.C0 n94734
CTOF_DEL    ---     0.452     R19C33D.C0 to     R19C33D.F0 SLICE_75
ROUTE         1     0.659     R19C33D.F0 to     R19C33A.C1 n94735
CTOF_DEL    ---     0.452     R19C33A.C1 to     R19C33A.F1 SLICE_76
ROUTE         4     1.455     R19C33A.F1 to     R17C33B.C1 n93335
CTOF_DEL    ---     0.452     R17C33B.C1 to     R17C33B.F1 SLICE_72
ROUTE         6     1.697     R17C33B.F1 to     R18C36B.B1 n94792
CTOF_DEL    ---     0.452     R18C36B.B1 to     R18C36B.F1 SLICE_96
ROUTE         2     0.549     R18C36B.F1 to     R18C35D.D0 n94961
CTOF_DEL    ---     0.452     R18C35D.D0 to     R18C35D.F0 SLICE_69
ROUTE        15     2.648     R18C35D.F0 to     R14C20D.D1 n91995
CTOF_DEL    ---     0.452     R14C20D.D1 to     R14C20D.F1 SLICE_97
ROUTE        11     2.497     R14C20D.F1 to     R17C36B.CE clk_enable_42 (to clk)
                  --------
                   18.867   (26.1% logic, 73.9% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_45:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        46     3.765        OSC.OSC to    R17C31C.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        46     3.765        OSC.OSC to    R17C36B.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 63.597ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              step_i0_i2  (from clk +)
   Destination:    FF         Data in        char_d_i0_i11  (to clk +)

   Delay:              18.867ns  (26.1% logic, 73.9% route), 11 logic levels.

 Constraint Details:

     18.867ns physical path delay SLICE_45 to SLICE_40 meets
     82.713ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 82.464ns) by 63.597ns

 Physical Path Details:

      Data path SLICE_45 to SLICE_40:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C31C.CLK to     R17C31C.Q1 SLICE_45 (from clk)
ROUTE        30     1.875     R17C31C.Q1 to     R18C33D.D1 step_2
CTOF_DEL    ---     0.452     R18C33D.D1 to     R18C33D.F1 SLICE_68
ROUTE         3     0.897     R18C33D.F1 to     R18C32A.B0 n94995
CTOF_DEL    ---     0.452     R18C32A.B0 to     R18C32A.F0 SLICE_91
ROUTE         4     0.691     R18C32A.F0 to     R18C33A.C0 n94983
CTOF_DEL    ---     0.452     R18C33A.C0 to     R18C33A.F0 SLICE_60
ROUTE         3     0.578     R18C33A.F0 to     R19C33D.D1 n94968
CTOF_DEL    ---     0.452     R19C33D.D1 to     R19C33D.F1 SLICE_75
ROUTE         2     0.392     R19C33D.F1 to     R19C33D.C0 n94734
CTOF_DEL    ---     0.452     R19C33D.C0 to     R19C33D.F0 SLICE_75
ROUTE         1     0.659     R19C33D.F0 to     R19C33A.C1 n94735
CTOF_DEL    ---     0.452     R19C33A.C1 to     R19C33A.F1 SLICE_76
ROUTE         4     1.455     R19C33A.F1 to     R17C33B.C1 n93335
CTOF_DEL    ---     0.452     R17C33B.C1 to     R17C33B.F1 SLICE_72
ROUTE         6     1.697     R17C33B.F1 to     R18C36B.B1 n94792
CTOF_DEL    ---     0.452     R18C36B.B1 to     R18C36B.F1 SLICE_96
ROUTE         2     0.549     R18C36B.F1 to     R18C35D.D0 n94961
CTOF_DEL    ---     0.452     R18C35D.D0 to     R18C35D.F0 SLICE_69
ROUTE        15     2.648     R18C35D.F0 to     R14C20D.D1 n91995
CTOF_DEL    ---     0.452     R14C20D.D1 to     R14C20D.F1 SLICE_97
ROUTE        11     2.497     R14C20D.F1 to     R18C36D.CE clk_enable_42 (to clk)
                  --------
                   18.867   (26.1% logic, 73.9% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_45:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        46     3.765        OSC.OSC to    R17C31C.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_40:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        46     3.765        OSC.OSC to    R18C36D.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 63.597ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              step_i0_i2  (from clk +)
   Destination:    FF         Data in        char_d_i0_i12  (to clk +)

   Delay:              18.867ns  (26.1% logic, 73.9% route), 11 logic levels.

 Constraint Details:

     18.867ns physical path delay SLICE_45 to SLICE_41 meets
     82.713ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 82.464ns) by 63.597ns

 Physical Path Details:

      Data path SLICE_45 to SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C31C.CLK to     R17C31C.Q1 SLICE_45 (from clk)
ROUTE        30     1.875     R17C31C.Q1 to     R18C33D.D1 step_2
CTOF_DEL    ---     0.452     R18C33D.D1 to     R18C33D.F1 SLICE_68
ROUTE         3     0.897     R18C33D.F1 to     R18C32A.B0 n94995
CTOF_DEL    ---     0.452     R18C32A.B0 to     R18C32A.F0 SLICE_91
ROUTE         4     0.691     R18C32A.F0 to     R18C33A.C0 n94983
CTOF_DEL    ---     0.452     R18C33A.C0 to     R18C33A.F0 SLICE_60
ROUTE         3     0.578     R18C33A.F0 to     R19C33D.D1 n94968
CTOF_DEL    ---     0.452     R19C33D.D1 to     R19C33D.F1 SLICE_75
ROUTE         2     0.392     R19C33D.F1 to     R19C33D.C0 n94734
CTOF_DEL    ---     0.452     R19C33D.C0 to     R19C33D.F0 SLICE_75
ROUTE         1     0.659     R19C33D.F0 to     R19C33A.C1 n94735
CTOF_DEL    ---     0.452     R19C33A.C1 to     R19C33A.F1 SLICE_76
ROUTE         4     1.455     R19C33A.F1 to     R17C33B.C1 n93335
CTOF_DEL    ---     0.452     R17C33B.C1 to     R17C33B.F1 SLICE_72
ROUTE         6     1.697     R17C33B.F1 to     R18C36B.B1 n94792
CTOF_DEL    ---     0.452     R18C36B.B1 to     R18C36B.F1 SLICE_96
ROUTE         2     0.549     R18C36B.F1 to     R18C35D.D0 n94961
CTOF_DEL    ---     0.452     R18C35D.D0 to     R18C35D.F0 SLICE_69
ROUTE        15     2.648     R18C35D.F0 to     R14C20D.D1 n91995
CTOF_DEL    ---     0.452     R14C20D.D1 to     R14C20D.F1 SLICE_97
ROUTE        11     2.497     R14C20D.F1 to     R18C36A.CE clk_enable_42 (to clk)
                  --------
                   18.867   (26.1% logic, 73.9% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_45:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        46     3.765        OSC.OSC to    R17C31C.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        46     3.765        OSC.OSC to    R18C36A.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 63.597ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              step_i0_i2  (from clk +)
   Destination:    FF         Data in        char_d_i0_i14  (to clk +)

   Delay:              18.867ns  (26.1% logic, 73.9% route), 11 logic levels.

 Constraint Details:

     18.867ns physical path delay SLICE_45 to SLICE_42 meets
     82.713ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 82.464ns) by 63.597ns

 Physical Path Details:

      Data path SLICE_45 to SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C31C.CLK to     R17C31C.Q1 SLICE_45 (from clk)
ROUTE        30     1.875     R17C31C.Q1 to     R18C33D.D1 step_2
CTOF_DEL    ---     0.452     R18C33D.D1 to     R18C33D.F1 SLICE_68
ROUTE         3     0.897     R18C33D.F1 to     R18C32A.B0 n94995
CTOF_DEL    ---     0.452     R18C32A.B0 to     R18C32A.F0 SLICE_91
ROUTE         4     0.691     R18C32A.F0 to     R18C33A.C0 n94983
CTOF_DEL    ---     0.452     R18C33A.C0 to     R18C33A.F0 SLICE_60
ROUTE         3     0.578     R18C33A.F0 to     R19C33D.D1 n94968
CTOF_DEL    ---     0.452     R19C33D.D1 to     R19C33D.F1 SLICE_75
ROUTE         2     0.392     R19C33D.F1 to     R19C33D.C0 n94734
CTOF_DEL    ---     0.452     R19C33D.C0 to     R19C33D.F0 SLICE_75
ROUTE         1     0.659     R19C33D.F0 to     R19C33A.C1 n94735
CTOF_DEL    ---     0.452     R19C33A.C1 to     R19C33A.F1 SLICE_76
ROUTE         4     1.455     R19C33A.F1 to     R17C33B.C1 n93335
CTOF_DEL    ---     0.452     R17C33B.C1 to     R17C33B.F1 SLICE_72
ROUTE         6     1.697     R17C33B.F1 to     R18C36B.B1 n94792
CTOF_DEL    ---     0.452     R18C36B.B1 to     R18C36B.F1 SLICE_96
ROUTE         2     0.549     R18C36B.F1 to     R18C35D.D0 n94961
CTOF_DEL    ---     0.452     R18C35D.D0 to     R18C35D.F0 SLICE_69
ROUTE        15     2.648     R18C35D.F0 to     R14C20D.D1 n91995
CTOF_DEL    ---     0.452     R14C20D.D1 to     R14C20D.F1 SLICE_97
ROUTE        11     2.497     R14C20D.F1 to     R17C35A.CE clk_enable_42 (to clk)
                  --------
                   18.867   (26.1% logic, 73.9% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_45:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        46     3.765        OSC.OSC to    R17C31C.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        46     3.765        OSC.OSC to    R17C35A.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

Report:   52.312MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk" 12.090000 MHz ;     |   12.090 MHz|   52.312 MHz|  11  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: clk   Source: OSCH_inst.OSC   Loads: 46
   Covered under: FREQUENCY NET "clk" 12.090000 MHz ;


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 17017 paths, 1 nets, and 789 connections (100.00% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.10.3.144
Mon Dec 24 00:33:49 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o LedTest_impl1.twr -gui -msgset /home/tallen/Projects/LatticeLedTest/promote.xml LedTest_impl1.ncd LedTest_impl1.prf 
Design file:     LedTest_impl1.ncd
Preference file: LedTest_impl1.prf
Device,speed:    LCMXO3LF-6900C,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "clk" 12.090000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              char_b_i0_i16  (from clk +)
   Destination:    FF         Data in        char_a_i0_i16  (to clk +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SLICE_25 to SLICE_25 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SLICE_25 to SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C28B.CLK to     R18C28B.Q0 SLICE_25 (from clk)
ROUTE         3     0.154     R18C28B.Q0 to     R18C28B.M1 LEDb_c_15 (to clk)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        46     1.443        OSC.OSC to    R18C28B.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        46     1.443        OSC.OSC to    R18C28B.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.381ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_i9  (from clk +)
   Destination:    FF         Data in        count_i9  (to clk +)

   Delay:               0.368ns  (63.6% logic, 36.4% route), 2 logic levels.

 Constraint Details:

      0.368ns physical path delay SLICE_0 to SLICE_0 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.381ns

 Physical Path Details:

      Data path SLICE_0 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C27B.CLK to     R19C27B.Q0 SLICE_0 (from clk)
ROUTE         2     0.132     R19C27B.Q0 to     R19C27B.A0 count_9
CTOF_DEL    ---     0.101     R19C27B.A0 to     R19C27B.F0 SLICE_0
ROUTE         2     0.002     R19C27B.F0 to    R19C27B.DI0 count_22_N_65_9 (to clk)
                  --------
                    0.368   (63.6% logic, 36.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        46     1.443        OSC.OSC to    R19C27B.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        46     1.443        OSC.OSC to    R19C27B.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.381ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_i10  (from clk +)
   Destination:    FF         Data in        count_i10  (to clk +)

   Delay:               0.368ns  (63.6% logic, 36.4% route), 2 logic levels.

 Constraint Details:

      0.368ns physical path delay SLICE_0 to SLICE_0 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.381ns

 Physical Path Details:

      Data path SLICE_0 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C27B.CLK to     R19C27B.Q1 SLICE_0 (from clk)
ROUTE         2     0.132     R19C27B.Q1 to     R19C27B.A1 count_10
CTOF_DEL    ---     0.101     R19C27B.A1 to     R19C27B.F1 SLICE_0
ROUTE         2     0.002     R19C27B.F1 to    R19C27B.DI1 count_22_N_65_10 (to clk)
                  --------
                    0.368   (63.6% logic, 36.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        46     1.443        OSC.OSC to    R19C27B.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        46     1.443        OSC.OSC to    R19C27B.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.381ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_i19  (from clk +)
   Destination:    FF         Data in        count_i19  (to clk +)

   Delay:               0.368ns  (63.6% logic, 36.4% route), 2 logic levels.

 Constraint Details:

      0.368ns physical path delay SLICE_1 to SLICE_1 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.381ns

 Physical Path Details:

      Data path SLICE_1 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C28C.CLK to     R19C28C.Q0 SLICE_1 (from clk)
ROUTE         2     0.132     R19C28C.Q0 to     R19C28C.A0 count_19
CTOF_DEL    ---     0.101     R19C28C.A0 to     R19C28C.F0 SLICE_1
ROUTE         2     0.002     R19C28C.F0 to    R19C28C.DI0 count_22_N_65_19 (to clk)
                  --------
                    0.368   (63.6% logic, 36.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        46     1.443        OSC.OSC to    R19C28C.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        46     1.443        OSC.OSC to    R19C28C.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.381ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_i20  (from clk +)
   Destination:    FF         Data in        count_i20  (to clk +)

   Delay:               0.368ns  (63.6% logic, 36.4% route), 2 logic levels.

 Constraint Details:

      0.368ns physical path delay SLICE_1 to SLICE_1 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.381ns

 Physical Path Details:

      Data path SLICE_1 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C28C.CLK to     R19C28C.Q1 SLICE_1 (from clk)
ROUTE         2     0.132     R19C28C.Q1 to     R19C28C.A1 count_20
CTOF_DEL    ---     0.101     R19C28C.A1 to     R19C28C.F1 SLICE_1
ROUTE         2     0.002     R19C28C.F1 to    R19C28C.DI1 count_22_N_65_20 (to clk)
                  --------
                    0.368   (63.6% logic, 36.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        46     1.443        OSC.OSC to    R19C28C.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        46     1.443        OSC.OSC to    R19C28C.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.381ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_i4  (from clk +)
   Destination:    FF         Data in        count_i4  (to clk +)

   Delay:               0.368ns  (63.6% logic, 36.4% route), 2 logic levels.

 Constraint Details:

      0.368ns physical path delay SLICE_10 to SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.381ns

 Physical Path Details:

      Data path SLICE_10 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C26C.CLK to     R19C26C.Q1 SLICE_10 (from clk)
ROUTE         2     0.132     R19C26C.Q1 to     R19C26C.A1 count_4
CTOF_DEL    ---     0.101     R19C26C.A1 to     R19C26C.F1 SLICE_10
ROUTE         2     0.002     R19C26C.F1 to    R19C26C.DI1 count_22_N_65_4 (to clk)
                  --------
                    0.368   (63.6% logic, 36.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        46     1.443        OSC.OSC to    R19C26C.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        46     1.443        OSC.OSC to    R19C26C.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.381ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_i3  (from clk +)
   Destination:    FF         Data in        count_i3  (to clk +)

   Delay:               0.368ns  (63.6% logic, 36.4% route), 2 logic levels.

 Constraint Details:

      0.368ns physical path delay SLICE_10 to SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.381ns

 Physical Path Details:

      Data path SLICE_10 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C26C.CLK to     R19C26C.Q0 SLICE_10 (from clk)
ROUTE         2     0.132     R19C26C.Q0 to     R19C26C.A0 count_3
CTOF_DEL    ---     0.101     R19C26C.A0 to     R19C26C.F0 SLICE_10
ROUTE         2     0.002     R19C26C.F0 to    R19C26C.DI0 count_22_N_65_3 (to clk)
                  --------
                    0.368   (63.6% logic, 36.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        46     1.443        OSC.OSC to    R19C26C.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        46     1.443        OSC.OSC to    R19C26C.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.381ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_i22  (from clk +)
   Destination:    FF         Data in        count_i22  (to clk +)

   Delay:               0.368ns  (63.6% logic, 36.4% route), 2 logic levels.

 Constraint Details:

      0.368ns physical path delay SLICE_11 to SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.381ns

 Physical Path Details:

      Data path SLICE_11 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C28D.CLK to     R19C28D.Q1 SLICE_11 (from clk)
ROUTE         2     0.132     R19C28D.Q1 to     R19C28D.A1 count_22
CTOF_DEL    ---     0.101     R19C28D.A1 to     R19C28D.F1 SLICE_11
ROUTE         2     0.002     R19C28D.F1 to    R19C28D.DI1 count_22_N_65_22 (to clk)
                  --------
                    0.368   (63.6% logic, 36.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        46     1.443        OSC.OSC to    R19C28D.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        46     1.443        OSC.OSC to    R19C28D.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.381ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_i21  (from clk +)
   Destination:    FF         Data in        count_i21  (to clk +)

   Delay:               0.368ns  (63.6% logic, 36.4% route), 2 logic levels.

 Constraint Details:

      0.368ns physical path delay SLICE_11 to SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.381ns

 Physical Path Details:

      Data path SLICE_11 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C28D.CLK to     R19C28D.Q0 SLICE_11 (from clk)
ROUTE         2     0.132     R19C28D.Q0 to     R19C28D.A0 count_21
CTOF_DEL    ---     0.101     R19C28D.A0 to     R19C28D.F0 SLICE_11
ROUTE         2     0.002     R19C28D.F0 to    R19C28D.DI0 count_22_N_65_21 (to clk)
                  --------
                    0.368   (63.6% logic, 36.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        46     1.443        OSC.OSC to    R19C28D.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        46     1.443        OSC.OSC to    R19C28D.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.381ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_i18  (from clk +)
   Destination:    FF         Data in        count_i18  (to clk +)

   Delay:               0.368ns  (63.6% logic, 36.4% route), 2 logic levels.

 Constraint Details:

      0.368ns physical path delay SLICE_2 to SLICE_2 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.381ns

 Physical Path Details:

      Data path SLICE_2 to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C28B.CLK to     R19C28B.Q1 SLICE_2 (from clk)
ROUTE         2     0.132     R19C28B.Q1 to     R19C28B.A1 count_18
CTOF_DEL    ---     0.101     R19C28B.A1 to     R19C28B.F1 SLICE_2
ROUTE         2     0.002     R19C28B.F1 to    R19C28B.DI1 count_22_N_65_18 (to clk)
                  --------
                    0.368   (63.6% logic, 36.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        46     1.443        OSC.OSC to    R19C28B.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        46     1.443        OSC.OSC to    R19C28B.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk" 12.090000 MHz ;     |     0.000 ns|     0.306 ns|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: clk   Source: OSCH_inst.OSC   Loads: 46
   Covered under: FREQUENCY NET "clk" 12.090000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 17017 paths, 1 nets, and 789 connections (100.00% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

