Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date              : Thu Oct 23 15:36:31 2025
| Host              : weslie running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file udp_stack_top_timing_summary_routed.rpt -pb udp_stack_top_timing_summary_routed.pb -rpx udp_stack_top_timing_summary_routed.rpx -warn_on_violation
| Design            : udp_stack_top
| Device            : xcvu5p-flvb2104
| Speed File        : -2  PRODUCTION 1.28 03-30-2022
| Design State      : Routed
| Temperature Grade : I
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-9   Warning   Unknown CDC Logic              1           
TIMING-18  Warning   Missing input or output delay  446         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (296)
6. checking no_output_delay (150)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (296)
--------------------------------
 There are 296 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (150)
---------------------------------
 There are 150 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.821        0.000                      0                12684        0.015        0.000                      0                12684        2.658        0.000                       0                  5029  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock         Waveform(ns)         Period(ns)      Frequency(MHz)
-----         ------------         ----------      --------------
rx_axis_aclk  {0.000 3.200}        6.400           156.250         
tx_axis_aclk  {0.000 3.200}        6.400           156.250         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
rx_axis_aclk        1.821        0.000                      0                 5179        0.015        0.000                      0                 5179        2.658        0.000                       0                  2637  
tx_axis_aclk        1.845        0.000                      0                 7505        0.024        0.000                      0                 7505        2.658        0.000                       0                  2392  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        tx_axis_aclk  rx_axis_aclk  
(none)        rx_axis_aclk  tx_axis_aclk  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        rx_axis_aclk                
(none)        tx_axis_aclk                
(none)                      rx_axis_aclk  
(none)                      tx_axis_aclk  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  rx_axis_aclk
  To Clock:  rx_axis_aclk

Setup :            0  Failing Endpoints,  Worst Slack        1.821ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.658ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.821ns  (required time - arrival time)
  Source:                 u_eth_frame_rx/ip_rx_mode/icmp_rx_axis_tdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_us_icmp_reply/checksum_header_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_axis_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_axis_aclk rise@6.400ns - rx_axis_aclk rise@0.000ns)
  Data Path Delay:        4.461ns  (logic 2.049ns (45.933%)  route 2.412ns (54.067%))
  Logic Levels:           18  (CARRY8=11 LUT2=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.790ns = ( 8.190 - 6.400 ) 
    Source Clock Delay      (SCD):    2.259ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.230ns (routing 0.170ns, distribution 1.060ns)
  Clock Net Delay (Destination): 1.054ns (routing 0.155ns, distribution 0.899ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.678     0.678 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.678    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.678 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.001    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.029 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        1.230     2.259    u_eth_frame_rx/ip_rx_mode/rx_axis_aclk_IBUF_BUFG
    SLICE_X134Y267       FDRE                                         r  u_eth_frame_rx/ip_rx_mode/icmp_rx_axis_tdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y267       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.338 r  u_eth_frame_rx/ip_rx_mode/icmp_rx_axis_tdata_reg[9]/Q
                         net (fo=6, routed)           0.584     2.922    u_eth_frame_rx/ip_rx_mode/icmp_rx_axis_tdata_reg[63]_1[9]
    SLICE_X133Y258       CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.120     3.042 r  u_eth_frame_rx/ip_rx_mode/checksum_header_reg[9]_i_25/CO[7]
                         net (fo=1, routed)           0.026     3.068    u_eth_frame_rx/ip_rx_mode/checksum_header_reg[9]_i_25_n_0
    SLICE_X133Y259       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.083 r  u_eth_frame_rx/ip_rx_mode/checksum_header_reg[15]_i_24/CO[7]
                         net (fo=1, routed)           0.026     3.109    u_eth_frame_rx/ip_rx_mode/checksum_header_reg[15]_i_24_n_0
    SLICE_X133Y260       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     3.161 r  u_eth_frame_rx/ip_rx_mode/checksum_header_reg[9]_i_35/CO[0]
                         net (fo=1, routed)           0.174     3.335    u_eth_frame_rx/ip_rx_mode/checksum_header_reg[9]_i_35_n_7
    SLICE_X134Y259       LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     3.459 r  u_eth_frame_rx/ip_rx_mode/checksum_header[9]_i_26/O
                         net (fo=1, routed)           0.009     3.468    u_eth_frame_rx/ip_rx_mode/checksum_header[9]_i_26_n_0
    SLICE_X134Y259       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     3.658 r  u_eth_frame_rx/ip_rx_mode/checksum_header_reg[9]_i_15/CO[7]
                         net (fo=1, routed)           0.026     3.684    u_eth_frame_rx/ip_rx_mode/checksum_header_reg[9]_i_15_n_0
    SLICE_X134Y260       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     3.760 r  u_eth_frame_rx/ip_rx_mode/checksum_header_reg[15]_i_15/O[1]
                         net (fo=2, routed)           0.277     4.037    u_us_icmp_reply/checksum_gen8_return2_in[9]
    SLICE_X134Y257       LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     4.088 r  u_us_icmp_reply/checksum_header[15]_i_22/O
                         net (fo=1, routed)           0.009     4.097    u_eth_frame_rx/ip_rx_mode/checksum_header_reg[15]_i_5_0[1]
    SLICE_X134Y257       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     4.283 r  u_eth_frame_rx/ip_rx_mode/checksum_header_reg[15]_i_14/CO[7]
                         net (fo=1, routed)           0.026     4.309    u_eth_frame_rx/ip_rx_mode/checksum_header_reg[15]_i_14_n_0
    SLICE_X134Y258       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.361 r  u_eth_frame_rx/ip_rx_mode/checksum_header_reg[9]_i_24/CO[0]
                         net (fo=1, routed)           0.179     4.540    u_eth_frame_rx/ip_rx_mode/checksum_header_reg[9]_i_24_n_7
    SLICE_X133Y256       LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.125     4.665 r  u_eth_frame_rx/ip_rx_mode/checksum_header[9]_i_14/O
                         net (fo=1, routed)           0.013     4.678    u_eth_frame_rx/ip_rx_mode/checksum_header[9]_i_14_n_0
    SLICE_X133Y256       CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     4.870 r  u_eth_frame_rx/ip_rx_mode/checksum_header_reg[9]_i_4/CO[7]
                         net (fo=1, routed)           0.026     4.896    u_eth_frame_rx/ip_rx_mode/checksum_header_reg[9]_i_4_n_0
    SLICE_X133Y257       CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     5.012 r  u_eth_frame_rx/ip_rx_mode/checksum_header_reg[15]_i_5/O[5]
                         net (fo=2, routed)           0.195     5.207    u_us_icmp_reply/checksum_header_reg[15]_i_3[5]
    SLICE_X132Y257       LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     5.330 r  u_us_icmp_reply/checksum_header[15]_i_8/O
                         net (fo=1, routed)           0.011     5.341    u_eth_frame_rx/ip_rx_mode/checksum_header_reg[15][5]
    SLICE_X132Y257       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     5.496 f  u_eth_frame_rx/ip_rx_mode/checksum_header_reg[15]_i_3/CO[7]
                         net (fo=1, routed)           0.026     5.522    u_eth_frame_rx/ip_rx_mode/checksum_header_reg[15]_i_3_n_0
    SLICE_X132Y258       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     5.574 f  u_eth_frame_rx/ip_rx_mode/checksum_header_reg[4]_i_2/CO[0]
                         net (fo=6, routed)           0.245     5.819    u_eth_frame_rx/ip_rx_mode/p_1_in0_out[16]
    SLICE_X133Y255       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.053     5.872 r  u_eth_frame_rx/ip_rx_mode/checksum_header[9]_i_3/O
                         net (fo=6, routed)           0.159     6.032    u_eth_frame_rx/ip_rx_mode/checksum_header[9]_i_3_n_0
    SLICE_X131Y256       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152     6.184 r  u_eth_frame_rx/ip_rx_mode/checksum_header[14]_i_2/O
                         net (fo=6, routed)           0.151     6.335    u_eth_frame_rx/ip_rx_mode/checksum_header[14]_i_2_n_0
    SLICE_X132Y255       LUT5 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.136     6.471 r  u_eth_frame_rx/ip_rx_mode/checksum_header[13]_i_1__0/O
                         net (fo=1, routed)           0.249     6.720    u_us_icmp_reply/checksum_header_reg[15]_0[13]
    SLICE_X131Y256       FDRE                                         r  u_us_icmp_reply/checksum_header_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_axis_aclk rise edge)
                                                      6.400     6.400 r  
    BB9                                               0.000     6.400 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     6.400    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.426     6.826 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.826    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.826 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     7.112    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.136 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        1.054     8.190    u_us_icmp_reply/CLK
    SLICE_X131Y256       FDRE                                         r  u_us_icmp_reply/checksum_header_reg[13]/C
                         clock pessimism              0.361     8.551    
                         clock uncertainty           -0.035     8.516    
    SLICE_X131Y256       FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     8.541    u_us_icmp_reply/checksum_header_reg[13]
  -------------------------------------------------------------------
                         required time                          8.541    
                         arrival time                          -6.720    
  -------------------------------------------------------------------
                         slack                                  1.821    

Slack (MET) :             1.854ns  (required time - arrival time)
  Source:                 u_eth_frame_rx/rx_mac_mode/ip_rx_axis_tdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_eth_frame_rx/ip_rx/checksum_header1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_axis_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_axis_aclk rise@6.400ns - rx_axis_aclk rise@0.000ns)
  Data Path Delay:        4.479ns  (logic 2.022ns (45.144%)  route 2.457ns (54.856%))
  Logic Levels:           17  (CARRY8=9 LUT2=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.779ns = ( 8.179 - 6.400 ) 
    Source Clock Delay      (SCD):    2.197ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.168ns (routing 0.170ns, distribution 0.998ns)
  Clock Net Delay (Destination): 1.043ns (routing 0.155ns, distribution 0.888ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.678     0.678 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.678    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.678 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.001    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.029 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        1.168     2.197    u_eth_frame_rx/rx_mac_mode/rx_axis_aclk_IBUF_BUFG
    SLICE_X121Y275       FDRE                                         r  u_eth_frame_rx/rx_mac_mode/ip_rx_axis_tdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y275       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.273 r  u_eth_frame_rx/rx_mac_mode/ip_rx_axis_tdata_reg[9]/Q
                         net (fo=5, routed)           0.588     2.860    u_eth_frame_rx/rx_mac_mode/ip_rx_axis_tdata_reg[63]_0[9]
    SLICE_X126Y280       LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     2.950 r  u_eth_frame_rx/rx_mac_mode/checksum_header0[8]_i_33/O
                         net (fo=1, routed)           0.009     2.959    u_eth_frame_rx/rx_mac_mode/checksum_header0[8]_i_33_n_0
    SLICE_X126Y280       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     3.145 r  u_eth_frame_rx/rx_mac_mode/checksum_header0_reg[8]_i_25/CO[7]
                         net (fo=1, routed)           0.026     3.171    u_eth_frame_rx/rx_mac_mode/checksum_header0_reg[8]_i_25_n_0
    SLICE_X126Y281       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.186 r  u_eth_frame_rx/rx_mac_mode/checksum_header0_reg[15]_i_24/CO[7]
                         net (fo=1, routed)           0.026     3.212    u_eth_frame_rx/rx_mac_mode/checksum_header0_reg[15]_i_24_n_0
    SLICE_X126Y282       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     3.264 r  u_eth_frame_rx/rx_mac_mode/checksum_header0_reg[8]_i_35/CO[0]
                         net (fo=1, routed)           0.190     3.454    u_eth_frame_rx/rx_mac_mode/ip_rx/p_0_in
    SLICE_X127Y281       LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150     3.604 r  u_eth_frame_rx/rx_mac_mode/checksum_header0[8]_i_26/O
                         net (fo=1, routed)           0.013     3.617    u_eth_frame_rx/rx_mac_mode/checksum_header0[8]_i_26_n_0
    SLICE_X127Y281       CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     3.809 r  u_eth_frame_rx/rx_mac_mode/checksum_header0_reg[8]_i_15/CO[7]
                         net (fo=1, routed)           0.026     3.835    u_eth_frame_rx/rx_mac_mode/checksum_header0_reg[8]_i_15_n_0
    SLICE_X127Y282       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.891 r  u_eth_frame_rx/rx_mac_mode/checksum_header0_reg[15]_i_15/O[0]
                         net (fo=4, routed)           0.286     4.177    u_eth_frame_rx/rx_mac_mode/ip_rx/checksum_gen5_return0_in[8]
    SLICE_X129Y282       LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100     4.277 r  u_eth_frame_rx/rx_mac_mode/checksum_header0[15]_i_23/O
                         net (fo=1, routed)           0.013     4.290    u_eth_frame_rx/rx_mac_mode/checksum_header0[15]_i_23_n_0
    SLICE_X129Y282       CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     4.482 r  u_eth_frame_rx/rx_mac_mode/checksum_header0_reg[15]_i_14/CO[7]
                         net (fo=1, routed)           0.026     4.508    u_eth_frame_rx/rx_mac_mode/checksum_header0_reg[15]_i_14_n_0
    SLICE_X129Y283       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     4.560 r  u_eth_frame_rx/rx_mac_mode/checksum_header0_reg[8]_i_24/CO[0]
                         net (fo=1, routed)           0.196     4.756    u_eth_frame_rx/rx_mac_mode/checksum_header0_reg[8]_i_24_n_7
    SLICE_X131Y281       LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.125     4.881 r  u_eth_frame_rx/rx_mac_mode/checksum_header0[8]_i_14/O
                         net (fo=1, routed)           0.013     4.894    u_eth_frame_rx/rx_mac_mode/checksum_header0[8]_i_14_n_0
    SLICE_X131Y281       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[5])
                                                      0.240     5.134 r  u_eth_frame_rx/rx_mac_mode/checksum_header0_reg[8]_i_4/O[5]
                         net (fo=2, routed)           0.248     5.382    u_eth_frame_rx/rx_mac_mode/ip_rx/checksum_gen5_return2_in[5]
    SLICE_X130Y281       LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.049     5.431 r  u_eth_frame_rx/rx_mac_mode/checksum_header0[8]_i_7/O
                         net (fo=1, routed)           0.011     5.442    u_eth_frame_rx/rx_mac_mode/checksum_header0[8]_i_7_n_0
    SLICE_X130Y281       CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[7])
                                                      0.134     5.576 f  u_eth_frame_rx/rx_mac_mode/checksum_header0_reg[8]_i_2/O[7]
                         net (fo=4, routed)           0.237     5.813    u_eth_frame_rx/rx_mac_mode/ip_rx/p_1_in3_out[7]
    SLICE_X129Y283       LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.148     5.961 f  u_eth_frame_rx/rx_mac_mode/checksum_header0[12]_i_3/O
                         net (fo=3, routed)           0.095     6.056    u_eth_frame_rx/rx_mac_mode/checksum_header0[12]_i_3_n_0
    SLICE_X130Y283       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.099     6.155 r  u_eth_frame_rx/rx_mac_mode/checksum_header0[15]_i_4__0/O
                         net (fo=3, routed)           0.092     6.248    u_eth_frame_rx/rx_mac_mode/checksum_header0[15]_i_4__0_n_0
    SLICE_X131Y283       LUT3 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.066     6.314 r  u_eth_frame_rx/rx_mac_mode/checksum_header0[14]_i_1/O
                         net (fo=2, routed)           0.362     6.676    u_eth_frame_rx/ip_rx/checksum_header0_reg[15]_1[14]
    SLICE_X128Y283       FDRE                                         r  u_eth_frame_rx/ip_rx/checksum_header1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_axis_aclk rise edge)
                                                      6.400     6.400 r  
    BB9                                               0.000     6.400 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     6.400    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.426     6.826 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.826    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.826 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     7.112    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.136 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        1.043     8.179    u_eth_frame_rx/ip_rx/rx_axis_aclk_IBUF_BUFG
    SLICE_X128Y283       FDRE                                         r  u_eth_frame_rx/ip_rx/checksum_header1_reg[14]/C
                         clock pessimism              0.362     8.540    
                         clock uncertainty           -0.035     8.505    
    SLICE_X128Y283       FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     8.530    u_eth_frame_rx/ip_rx/checksum_header1_reg[14]
  -------------------------------------------------------------------
                         required time                          8.530    
                         arrival time                          -6.676    
  -------------------------------------------------------------------
                         slack                                  1.854    

Slack (MET) :             1.864ns  (required time - arrival time)
  Source:                 u_eth_frame_rx/rx_mac_mode/ip_rx_axis_tdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_eth_frame_rx/ip_rx/checksum_header0_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_axis_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_axis_aclk rise@6.400ns - rx_axis_aclk rise@0.000ns)
  Data Path Delay:        4.467ns  (logic 2.022ns (45.265%)  route 2.445ns (54.735%))
  Logic Levels:           17  (CARRY8=9 LUT2=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.776ns = ( 8.176 - 6.400 ) 
    Source Clock Delay      (SCD):    2.197ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.168ns (routing 0.170ns, distribution 0.998ns)
  Clock Net Delay (Destination): 1.040ns (routing 0.155ns, distribution 0.885ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.678     0.678 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.678    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.678 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.001    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.029 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        1.168     2.197    u_eth_frame_rx/rx_mac_mode/rx_axis_aclk_IBUF_BUFG
    SLICE_X121Y275       FDRE                                         r  u_eth_frame_rx/rx_mac_mode/ip_rx_axis_tdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y275       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.273 r  u_eth_frame_rx/rx_mac_mode/ip_rx_axis_tdata_reg[9]/Q
                         net (fo=5, routed)           0.588     2.860    u_eth_frame_rx/rx_mac_mode/ip_rx_axis_tdata_reg[63]_0[9]
    SLICE_X126Y280       LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     2.950 r  u_eth_frame_rx/rx_mac_mode/checksum_header0[8]_i_33/O
                         net (fo=1, routed)           0.009     2.959    u_eth_frame_rx/rx_mac_mode/checksum_header0[8]_i_33_n_0
    SLICE_X126Y280       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     3.145 r  u_eth_frame_rx/rx_mac_mode/checksum_header0_reg[8]_i_25/CO[7]
                         net (fo=1, routed)           0.026     3.171    u_eth_frame_rx/rx_mac_mode/checksum_header0_reg[8]_i_25_n_0
    SLICE_X126Y281       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.186 r  u_eth_frame_rx/rx_mac_mode/checksum_header0_reg[15]_i_24/CO[7]
                         net (fo=1, routed)           0.026     3.212    u_eth_frame_rx/rx_mac_mode/checksum_header0_reg[15]_i_24_n_0
    SLICE_X126Y282       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     3.264 r  u_eth_frame_rx/rx_mac_mode/checksum_header0_reg[8]_i_35/CO[0]
                         net (fo=1, routed)           0.190     3.454    u_eth_frame_rx/rx_mac_mode/ip_rx/p_0_in
    SLICE_X127Y281       LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150     3.604 r  u_eth_frame_rx/rx_mac_mode/checksum_header0[8]_i_26/O
                         net (fo=1, routed)           0.013     3.617    u_eth_frame_rx/rx_mac_mode/checksum_header0[8]_i_26_n_0
    SLICE_X127Y281       CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     3.809 r  u_eth_frame_rx/rx_mac_mode/checksum_header0_reg[8]_i_15/CO[7]
                         net (fo=1, routed)           0.026     3.835    u_eth_frame_rx/rx_mac_mode/checksum_header0_reg[8]_i_15_n_0
    SLICE_X127Y282       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.891 r  u_eth_frame_rx/rx_mac_mode/checksum_header0_reg[15]_i_15/O[0]
                         net (fo=4, routed)           0.286     4.177    u_eth_frame_rx/rx_mac_mode/ip_rx/checksum_gen5_return0_in[8]
    SLICE_X129Y282       LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100     4.277 r  u_eth_frame_rx/rx_mac_mode/checksum_header0[15]_i_23/O
                         net (fo=1, routed)           0.013     4.290    u_eth_frame_rx/rx_mac_mode/checksum_header0[15]_i_23_n_0
    SLICE_X129Y282       CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     4.482 r  u_eth_frame_rx/rx_mac_mode/checksum_header0_reg[15]_i_14/CO[7]
                         net (fo=1, routed)           0.026     4.508    u_eth_frame_rx/rx_mac_mode/checksum_header0_reg[15]_i_14_n_0
    SLICE_X129Y283       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     4.560 r  u_eth_frame_rx/rx_mac_mode/checksum_header0_reg[8]_i_24/CO[0]
                         net (fo=1, routed)           0.196     4.756    u_eth_frame_rx/rx_mac_mode/checksum_header0_reg[8]_i_24_n_7
    SLICE_X131Y281       LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.125     4.881 r  u_eth_frame_rx/rx_mac_mode/checksum_header0[8]_i_14/O
                         net (fo=1, routed)           0.013     4.894    u_eth_frame_rx/rx_mac_mode/checksum_header0[8]_i_14_n_0
    SLICE_X131Y281       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[5])
                                                      0.240     5.134 r  u_eth_frame_rx/rx_mac_mode/checksum_header0_reg[8]_i_4/O[5]
                         net (fo=2, routed)           0.248     5.382    u_eth_frame_rx/rx_mac_mode/ip_rx/checksum_gen5_return2_in[5]
    SLICE_X130Y281       LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.049     5.431 r  u_eth_frame_rx/rx_mac_mode/checksum_header0[8]_i_7/O
                         net (fo=1, routed)           0.011     5.442    u_eth_frame_rx/rx_mac_mode/checksum_header0[8]_i_7_n_0
    SLICE_X130Y281       CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[7])
                                                      0.134     5.576 f  u_eth_frame_rx/rx_mac_mode/checksum_header0_reg[8]_i_2/O[7]
                         net (fo=4, routed)           0.237     5.813    u_eth_frame_rx/rx_mac_mode/ip_rx/p_1_in3_out[7]
    SLICE_X129Y283       LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.148     5.961 f  u_eth_frame_rx/rx_mac_mode/checksum_header0[12]_i_3/O
                         net (fo=3, routed)           0.095     6.056    u_eth_frame_rx/rx_mac_mode/checksum_header0[12]_i_3_n_0
    SLICE_X130Y283       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.099     6.155 r  u_eth_frame_rx/rx_mac_mode/checksum_header0[15]_i_4__0/O
                         net (fo=3, routed)           0.092     6.248    u_eth_frame_rx/rx_mac_mode/checksum_header0[15]_i_4__0_n_0
    SLICE_X131Y283       LUT3 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.066     6.314 r  u_eth_frame_rx/rx_mac_mode/checksum_header0[14]_i_1/O
                         net (fo=2, routed)           0.350     6.664    u_eth_frame_rx/ip_rx/checksum_header0_reg[15]_1[14]
    SLICE_X127Y285       FDRE                                         r  u_eth_frame_rx/ip_rx/checksum_header0_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_axis_aclk rise edge)
                                                      6.400     6.400 r  
    BB9                                               0.000     6.400 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     6.400    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.426     6.826 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.826    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.826 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     7.112    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.136 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        1.040     8.176    u_eth_frame_rx/ip_rx/rx_axis_aclk_IBUF_BUFG
    SLICE_X127Y285       FDRE                                         r  u_eth_frame_rx/ip_rx/checksum_header0_reg[14]/C
                         clock pessimism              0.362     8.538    
                         clock uncertainty           -0.035     8.502    
    SLICE_X127Y285       FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     8.527    u_eth_frame_rx/ip_rx/checksum_header0_reg[14]
  -------------------------------------------------------------------
                         required time                          8.527    
                         arrival time                          -6.664    
  -------------------------------------------------------------------
                         slack                                  1.864    

Slack (MET) :             1.928ns  (required time - arrival time)
  Source:                 u_eth_frame_rx/ip_rx_mode/icmp_rx_axis_tdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_us_icmp_reply/checksum_header_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_axis_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_axis_aclk rise@6.400ns - rx_axis_aclk rise@0.000ns)
  Data Path Delay:        4.359ns  (logic 2.136ns (49.004%)  route 2.223ns (50.996%))
  Logic Levels:           19  (CARRY8=11 LUT2=4 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.794ns = ( 8.194 - 6.400 ) 
    Source Clock Delay      (SCD):    2.259ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.230ns (routing 0.170ns, distribution 1.060ns)
  Clock Net Delay (Destination): 1.058ns (routing 0.155ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.678     0.678 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.678    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.678 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.001    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.029 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        1.230     2.259    u_eth_frame_rx/ip_rx_mode/rx_axis_aclk_IBUF_BUFG
    SLICE_X134Y267       FDRE                                         r  u_eth_frame_rx/ip_rx_mode/icmp_rx_axis_tdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y267       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.338 r  u_eth_frame_rx/ip_rx_mode/icmp_rx_axis_tdata_reg[9]/Q
                         net (fo=6, routed)           0.584     2.922    u_eth_frame_rx/ip_rx_mode/icmp_rx_axis_tdata_reg[63]_1[9]
    SLICE_X133Y258       CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.120     3.042 r  u_eth_frame_rx/ip_rx_mode/checksum_header_reg[9]_i_25/CO[7]
                         net (fo=1, routed)           0.026     3.068    u_eth_frame_rx/ip_rx_mode/checksum_header_reg[9]_i_25_n_0
    SLICE_X133Y259       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.083 r  u_eth_frame_rx/ip_rx_mode/checksum_header_reg[15]_i_24/CO[7]
                         net (fo=1, routed)           0.026     3.109    u_eth_frame_rx/ip_rx_mode/checksum_header_reg[15]_i_24_n_0
    SLICE_X133Y260       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     3.161 r  u_eth_frame_rx/ip_rx_mode/checksum_header_reg[9]_i_35/CO[0]
                         net (fo=1, routed)           0.174     3.335    u_eth_frame_rx/ip_rx_mode/checksum_header_reg[9]_i_35_n_7
    SLICE_X134Y259       LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     3.459 r  u_eth_frame_rx/ip_rx_mode/checksum_header[9]_i_26/O
                         net (fo=1, routed)           0.009     3.468    u_eth_frame_rx/ip_rx_mode/checksum_header[9]_i_26_n_0
    SLICE_X134Y259       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     3.658 r  u_eth_frame_rx/ip_rx_mode/checksum_header_reg[9]_i_15/CO[7]
                         net (fo=1, routed)           0.026     3.684    u_eth_frame_rx/ip_rx_mode/checksum_header_reg[9]_i_15_n_0
    SLICE_X134Y260       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     3.760 r  u_eth_frame_rx/ip_rx_mode/checksum_header_reg[15]_i_15/O[1]
                         net (fo=2, routed)           0.277     4.037    u_us_icmp_reply/checksum_gen8_return2_in[9]
    SLICE_X134Y257       LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     4.088 r  u_us_icmp_reply/checksum_header[15]_i_22/O
                         net (fo=1, routed)           0.009     4.097    u_eth_frame_rx/ip_rx_mode/checksum_header_reg[15]_i_5_0[1]
    SLICE_X134Y257       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     4.283 r  u_eth_frame_rx/ip_rx_mode/checksum_header_reg[15]_i_14/CO[7]
                         net (fo=1, routed)           0.026     4.309    u_eth_frame_rx/ip_rx_mode/checksum_header_reg[15]_i_14_n_0
    SLICE_X134Y258       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.361 r  u_eth_frame_rx/ip_rx_mode/checksum_header_reg[9]_i_24/CO[0]
                         net (fo=1, routed)           0.179     4.540    u_eth_frame_rx/ip_rx_mode/checksum_header_reg[9]_i_24_n_7
    SLICE_X133Y256       LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.125     4.665 r  u_eth_frame_rx/ip_rx_mode/checksum_header[9]_i_14/O
                         net (fo=1, routed)           0.013     4.678    u_eth_frame_rx/ip_rx_mode/checksum_header[9]_i_14_n_0
    SLICE_X133Y256       CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     4.870 r  u_eth_frame_rx/ip_rx_mode/checksum_header_reg[9]_i_4/CO[7]
                         net (fo=1, routed)           0.026     4.896    u_eth_frame_rx/ip_rx_mode/checksum_header_reg[9]_i_4_n_0
    SLICE_X133Y257       CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     5.012 r  u_eth_frame_rx/ip_rx_mode/checksum_header_reg[15]_i_5/O[5]
                         net (fo=2, routed)           0.195     5.207    u_us_icmp_reply/checksum_header_reg[15]_i_3[5]
    SLICE_X132Y257       LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     5.330 r  u_us_icmp_reply/checksum_header[15]_i_8/O
                         net (fo=1, routed)           0.011     5.341    u_eth_frame_rx/ip_rx_mode/checksum_header_reg[15][5]
    SLICE_X132Y257       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     5.496 f  u_eth_frame_rx/ip_rx_mode/checksum_header_reg[15]_i_3/CO[7]
                         net (fo=1, routed)           0.026     5.522    u_eth_frame_rx/ip_rx_mode/checksum_header_reg[15]_i_3_n_0
    SLICE_X132Y258       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     5.574 f  u_eth_frame_rx/ip_rx_mode/checksum_header_reg[4]_i_2/CO[0]
                         net (fo=6, routed)           0.245     5.819    u_eth_frame_rx/ip_rx_mode/p_1_in0_out[16]
    SLICE_X133Y255       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.053     5.872 r  u_eth_frame_rx/ip_rx_mode/checksum_header[9]_i_3/O
                         net (fo=6, routed)           0.159     6.032    u_eth_frame_rx/ip_rx_mode/checksum_header[9]_i_3_n_0
    SLICE_X131Y256       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152     6.184 r  u_eth_frame_rx/ip_rx_mode/checksum_header[14]_i_2/O
                         net (fo=6, routed)           0.151     6.335    u_eth_frame_rx/ip_rx_mode/checksum_header[14]_i_2_n_0
    SLICE_X132Y255       LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.123     6.458 r  u_eth_frame_rx/ip_rx_mode/checksum_header[15]_i_4__0/O
                         net (fo=1, routed)           0.043     6.501    u_eth_frame_rx/ip_rx_mode/checksum_header[15]_i_4__0_n_0
    SLICE_X132Y255       LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.100     6.601 r  u_eth_frame_rx/ip_rx_mode/checksum_header[15]_i_2/O
                         net (fo=1, routed)           0.017     6.618    u_us_icmp_reply/checksum_header_reg[15]_0[15]
    SLICE_X132Y255       FDRE                                         r  u_us_icmp_reply/checksum_header_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_axis_aclk rise edge)
                                                      6.400     6.400 r  
    BB9                                               0.000     6.400 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     6.400    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.426     6.826 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.826    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.826 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     7.112    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.136 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        1.058     8.194    u_us_icmp_reply/CLK
    SLICE_X132Y255       FDRE                                         r  u_us_icmp_reply/checksum_header_reg[15]/C
                         clock pessimism              0.361     8.556    
                         clock uncertainty           -0.035     8.520    
    SLICE_X132Y255       FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.025     8.545    u_us_icmp_reply/checksum_header_reg[15]
  -------------------------------------------------------------------
                         required time                          8.545    
                         arrival time                          -6.618    
  -------------------------------------------------------------------
                         slack                                  1.928    

Slack (MET) :             1.937ns  (required time - arrival time)
  Source:                 u_eth_frame_rx/rx_mac_mode/ip_rx_axis_tdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_eth_frame_rx/ip_rx/checksum_header0_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_axis_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_axis_aclk rise@6.400ns - rx_axis_aclk rise@0.000ns)
  Data Path Delay:        4.394ns  (logic 2.009ns (45.725%)  route 2.385ns (54.275%))
  Logic Levels:           17  (CARRY8=9 LUT2=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.776ns = ( 8.176 - 6.400 ) 
    Source Clock Delay      (SCD):    2.197ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.168ns (routing 0.170ns, distribution 0.998ns)
  Clock Net Delay (Destination): 1.040ns (routing 0.155ns, distribution 0.885ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.678     0.678 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.678    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.678 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.001    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.029 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        1.168     2.197    u_eth_frame_rx/rx_mac_mode/rx_axis_aclk_IBUF_BUFG
    SLICE_X121Y275       FDRE                                         r  u_eth_frame_rx/rx_mac_mode/ip_rx_axis_tdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y275       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.273 r  u_eth_frame_rx/rx_mac_mode/ip_rx_axis_tdata_reg[9]/Q
                         net (fo=5, routed)           0.588     2.860    u_eth_frame_rx/rx_mac_mode/ip_rx_axis_tdata_reg[63]_0[9]
    SLICE_X126Y280       LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     2.950 r  u_eth_frame_rx/rx_mac_mode/checksum_header0[8]_i_33/O
                         net (fo=1, routed)           0.009     2.959    u_eth_frame_rx/rx_mac_mode/checksum_header0[8]_i_33_n_0
    SLICE_X126Y280       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     3.145 r  u_eth_frame_rx/rx_mac_mode/checksum_header0_reg[8]_i_25/CO[7]
                         net (fo=1, routed)           0.026     3.171    u_eth_frame_rx/rx_mac_mode/checksum_header0_reg[8]_i_25_n_0
    SLICE_X126Y281       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.186 r  u_eth_frame_rx/rx_mac_mode/checksum_header0_reg[15]_i_24/CO[7]
                         net (fo=1, routed)           0.026     3.212    u_eth_frame_rx/rx_mac_mode/checksum_header0_reg[15]_i_24_n_0
    SLICE_X126Y282       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     3.264 r  u_eth_frame_rx/rx_mac_mode/checksum_header0_reg[8]_i_35/CO[0]
                         net (fo=1, routed)           0.190     3.454    u_eth_frame_rx/rx_mac_mode/ip_rx/p_0_in
    SLICE_X127Y281       LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150     3.604 r  u_eth_frame_rx/rx_mac_mode/checksum_header0[8]_i_26/O
                         net (fo=1, routed)           0.013     3.617    u_eth_frame_rx/rx_mac_mode/checksum_header0[8]_i_26_n_0
    SLICE_X127Y281       CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     3.809 r  u_eth_frame_rx/rx_mac_mode/checksum_header0_reg[8]_i_15/CO[7]
                         net (fo=1, routed)           0.026     3.835    u_eth_frame_rx/rx_mac_mode/checksum_header0_reg[8]_i_15_n_0
    SLICE_X127Y282       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.891 r  u_eth_frame_rx/rx_mac_mode/checksum_header0_reg[15]_i_15/O[0]
                         net (fo=4, routed)           0.286     4.177    u_eth_frame_rx/rx_mac_mode/ip_rx/checksum_gen5_return0_in[8]
    SLICE_X129Y282       LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100     4.277 r  u_eth_frame_rx/rx_mac_mode/checksum_header0[15]_i_23/O
                         net (fo=1, routed)           0.013     4.290    u_eth_frame_rx/rx_mac_mode/checksum_header0[15]_i_23_n_0
    SLICE_X129Y282       CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     4.482 r  u_eth_frame_rx/rx_mac_mode/checksum_header0_reg[15]_i_14/CO[7]
                         net (fo=1, routed)           0.026     4.508    u_eth_frame_rx/rx_mac_mode/checksum_header0_reg[15]_i_14_n_0
    SLICE_X129Y283       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     4.560 r  u_eth_frame_rx/rx_mac_mode/checksum_header0_reg[8]_i_24/CO[0]
                         net (fo=1, routed)           0.196     4.756    u_eth_frame_rx/rx_mac_mode/checksum_header0_reg[8]_i_24_n_7
    SLICE_X131Y281       LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.125     4.881 r  u_eth_frame_rx/rx_mac_mode/checksum_header0[8]_i_14/O
                         net (fo=1, routed)           0.013     4.894    u_eth_frame_rx/rx_mac_mode/checksum_header0[8]_i_14_n_0
    SLICE_X131Y281       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[5])
                                                      0.240     5.134 r  u_eth_frame_rx/rx_mac_mode/checksum_header0_reg[8]_i_4/O[5]
                         net (fo=2, routed)           0.248     5.382    u_eth_frame_rx/rx_mac_mode/ip_rx/checksum_gen5_return2_in[5]
    SLICE_X130Y281       LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.049     5.431 r  u_eth_frame_rx/rx_mac_mode/checksum_header0[8]_i_7/O
                         net (fo=1, routed)           0.011     5.442    u_eth_frame_rx/rx_mac_mode/checksum_header0[8]_i_7_n_0
    SLICE_X130Y281       CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[7])
                                                      0.134     5.576 f  u_eth_frame_rx/rx_mac_mode/checksum_header0_reg[8]_i_2/O[7]
                         net (fo=4, routed)           0.237     5.813    u_eth_frame_rx/rx_mac_mode/ip_rx/p_1_in3_out[7]
    SLICE_X129Y283       LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.148     5.961 f  u_eth_frame_rx/rx_mac_mode/checksum_header0[12]_i_3/O
                         net (fo=3, routed)           0.095     6.056    u_eth_frame_rx/rx_mac_mode/checksum_header0[12]_i_3_n_0
    SLICE_X130Y283       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.099     6.155 r  u_eth_frame_rx/rx_mac_mode/checksum_header0[15]_i_4__0/O
                         net (fo=3, routed)           0.092     6.248    u_eth_frame_rx/rx_mac_mode/checksum_header0[15]_i_4__0_n_0
    SLICE_X131Y283       LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.053     6.301 r  u_eth_frame_rx/rx_mac_mode/checksum_header0[15]_i_2__0/O
                         net (fo=2, routed)           0.290     6.590    u_eth_frame_rx/ip_rx/checksum_header0_reg[15]_1[15]
    SLICE_X127Y285       FDRE                                         r  u_eth_frame_rx/ip_rx/checksum_header0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_axis_aclk rise edge)
                                                      6.400     6.400 r  
    BB9                                               0.000     6.400 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     6.400    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.426     6.826 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.826    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.826 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     7.112    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.136 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        1.040     8.176    u_eth_frame_rx/ip_rx/rx_axis_aclk_IBUF_BUFG
    SLICE_X127Y285       FDRE                                         r  u_eth_frame_rx/ip_rx/checksum_header0_reg[15]/C
                         clock pessimism              0.362     8.538    
                         clock uncertainty           -0.035     8.502    
    SLICE_X127Y285       FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.025     8.527    u_eth_frame_rx/ip_rx/checksum_header0_reg[15]
  -------------------------------------------------------------------
                         required time                          8.527    
                         arrival time                          -6.590    
  -------------------------------------------------------------------
                         slack                                  1.937    

Slack (MET) :             1.943ns  (required time - arrival time)
  Source:                 u_eth_frame_rx/rx_mac_mode/ip_rx_axis_tdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_eth_frame_rx/ip_rx/checksum_header0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_axis_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_axis_aclk rise@6.400ns - rx_axis_aclk rise@0.000ns)
  Data Path Delay:        4.392ns  (logic 2.142ns (48.765%)  route 2.250ns (51.235%))
  Logic Levels:           18  (CARRY8=11 LUT2=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.781ns = ( 8.181 - 6.400 ) 
    Source Clock Delay      (SCD):    2.197ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.168ns (routing 0.170ns, distribution 0.998ns)
  Clock Net Delay (Destination): 1.045ns (routing 0.155ns, distribution 0.890ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.678     0.678 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.678    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.678 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.001    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.029 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        1.168     2.197    u_eth_frame_rx/rx_mac_mode/rx_axis_aclk_IBUF_BUFG
    SLICE_X121Y275       FDRE                                         r  u_eth_frame_rx/rx_mac_mode/ip_rx_axis_tdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y275       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.273 r  u_eth_frame_rx/rx_mac_mode/ip_rx_axis_tdata_reg[9]/Q
                         net (fo=5, routed)           0.588     2.860    u_eth_frame_rx/rx_mac_mode/ip_rx_axis_tdata_reg[63]_0[9]
    SLICE_X126Y280       LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     2.950 r  u_eth_frame_rx/rx_mac_mode/checksum_header0[8]_i_33/O
                         net (fo=1, routed)           0.009     2.959    u_eth_frame_rx/rx_mac_mode/checksum_header0[8]_i_33_n_0
    SLICE_X126Y280       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     3.145 r  u_eth_frame_rx/rx_mac_mode/checksum_header0_reg[8]_i_25/CO[7]
                         net (fo=1, routed)           0.026     3.171    u_eth_frame_rx/rx_mac_mode/checksum_header0_reg[8]_i_25_n_0
    SLICE_X126Y281       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.186 r  u_eth_frame_rx/rx_mac_mode/checksum_header0_reg[15]_i_24/CO[7]
                         net (fo=1, routed)           0.026     3.212    u_eth_frame_rx/rx_mac_mode/checksum_header0_reg[15]_i_24_n_0
    SLICE_X126Y282       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     3.264 r  u_eth_frame_rx/rx_mac_mode/checksum_header0_reg[8]_i_35/CO[0]
                         net (fo=1, routed)           0.190     3.454    u_eth_frame_rx/rx_mac_mode/ip_rx/p_0_in
    SLICE_X127Y281       LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150     3.604 r  u_eth_frame_rx/rx_mac_mode/checksum_header0[8]_i_26/O
                         net (fo=1, routed)           0.013     3.617    u_eth_frame_rx/rx_mac_mode/checksum_header0[8]_i_26_n_0
    SLICE_X127Y281       CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     3.809 r  u_eth_frame_rx/rx_mac_mode/checksum_header0_reg[8]_i_15/CO[7]
                         net (fo=1, routed)           0.026     3.835    u_eth_frame_rx/rx_mac_mode/checksum_header0_reg[8]_i_15_n_0
    SLICE_X127Y282       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.891 r  u_eth_frame_rx/rx_mac_mode/checksum_header0_reg[15]_i_15/O[0]
                         net (fo=4, routed)           0.286     4.177    u_eth_frame_rx/rx_mac_mode/ip_rx/checksum_gen5_return0_in[8]
    SLICE_X129Y282       LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100     4.277 r  u_eth_frame_rx/rx_mac_mode/checksum_header0[15]_i_23/O
                         net (fo=1, routed)           0.013     4.290    u_eth_frame_rx/rx_mac_mode/checksum_header0[15]_i_23_n_0
    SLICE_X129Y282       CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     4.482 r  u_eth_frame_rx/rx_mac_mode/checksum_header0_reg[15]_i_14/CO[7]
                         net (fo=1, routed)           0.026     4.508    u_eth_frame_rx/rx_mac_mode/checksum_header0_reg[15]_i_14_n_0
    SLICE_X129Y283       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     4.560 r  u_eth_frame_rx/rx_mac_mode/checksum_header0_reg[8]_i_24/CO[0]
                         net (fo=1, routed)           0.196     4.756    u_eth_frame_rx/rx_mac_mode/checksum_header0_reg[8]_i_24_n_7
    SLICE_X131Y281       LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.125     4.881 r  u_eth_frame_rx/rx_mac_mode/checksum_header0[8]_i_14/O
                         net (fo=1, routed)           0.013     4.894    u_eth_frame_rx/rx_mac_mode/checksum_header0[8]_i_14_n_0
    SLICE_X131Y281       CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     5.086 r  u_eth_frame_rx/rx_mac_mode/checksum_header0_reg[8]_i_4/CO[7]
                         net (fo=1, routed)           0.026     5.112    u_eth_frame_rx/rx_mac_mode/checksum_header0_reg[8]_i_4_n_0
    SLICE_X131Y282       CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     5.228 r  u_eth_frame_rx/rx_mac_mode/checksum_header0_reg[15]_i_5/O[5]
                         net (fo=2, routed)           0.193     5.421    u_eth_frame_rx/rx_mac_mode/ip_rx/checksum_gen5_return2_in[13]
    SLICE_X130Y282       LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     5.544 r  u_eth_frame_rx/rx_mac_mode/checksum_header0[15]_i_8__0/O
                         net (fo=1, routed)           0.011     5.555    u_eth_frame_rx/rx_mac_mode/checksum_header0[15]_i_8__0_n_0
    SLICE_X130Y282       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     5.710 f  u_eth_frame_rx/rx_mac_mode/checksum_header0_reg[15]_i_3/CO[7]
                         net (fo=1, routed)           0.026     5.736    u_eth_frame_rx/rx_mac_mode/checksum_header0_reg[15]_i_3_n_0
    SLICE_X130Y283       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     5.788 f  u_eth_frame_rx/rx_mac_mode/checksum_header0_reg[12]_i_2/CO[0]
                         net (fo=12, routed)          0.150     5.938    u_eth_frame_rx/rx_mac_mode/ip_rx/p_1_in3_out[16]
    SLICE_X128Y283       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     6.060 r  u_eth_frame_rx/rx_mac_mode/checksum_header0[6]_i_2/O
                         net (fo=2, routed)           0.095     6.155    u_eth_frame_rx/rx_mac_mode/checksum_header0[6]_i_2_n_0
    SLICE_X126Y283       LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.096     6.251 r  u_eth_frame_rx/rx_mac_mode/checksum_header0[6]_i_1/O
                         net (fo=2, routed)           0.338     6.589    u_eth_frame_rx/ip_rx/checksum_header0_reg[15]_1[6]
    SLICE_X126Y283       FDRE                                         r  u_eth_frame_rx/ip_rx/checksum_header0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_axis_aclk rise edge)
                                                      6.400     6.400 r  
    BB9                                               0.000     6.400 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     6.400    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.426     6.826 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.826    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.826 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     7.112    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.136 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        1.045     8.181    u_eth_frame_rx/ip_rx/rx_axis_aclk_IBUF_BUFG
    SLICE_X126Y283       FDRE                                         r  u_eth_frame_rx/ip_rx/checksum_header0_reg[6]/C
                         clock pessimism              0.362     8.543    
                         clock uncertainty           -0.035     8.508    
    SLICE_X126Y283       FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025     8.533    u_eth_frame_rx/ip_rx/checksum_header0_reg[6]
  -------------------------------------------------------------------
                         required time                          8.533    
                         arrival time                          -6.589    
  -------------------------------------------------------------------
                         slack                                  1.943    

Slack (MET) :             1.976ns  (required time - arrival time)
  Source:                 u_eth_frame_rx/rx_mac_mode/ip_rx_axis_tdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_eth_frame_rx/ip_rx/checksum_header0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_axis_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_axis_aclk rise@6.400ns - rx_axis_aclk rise@0.000ns)
  Data Path Delay:        4.356ns  (logic 1.958ns (44.953%)  route 2.398ns (55.047%))
  Logic Levels:           16  (CARRY8=9 LUT2=6 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.777ns = ( 8.177 - 6.400 ) 
    Source Clock Delay      (SCD):    2.197ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.168ns (routing 0.170ns, distribution 0.998ns)
  Clock Net Delay (Destination): 1.041ns (routing 0.155ns, distribution 0.886ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.678     0.678 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.678    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.678 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.001    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.029 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        1.168     2.197    u_eth_frame_rx/rx_mac_mode/rx_axis_aclk_IBUF_BUFG
    SLICE_X121Y275       FDRE                                         r  u_eth_frame_rx/rx_mac_mode/ip_rx_axis_tdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y275       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.273 r  u_eth_frame_rx/rx_mac_mode/ip_rx_axis_tdata_reg[9]/Q
                         net (fo=5, routed)           0.588     2.860    u_eth_frame_rx/rx_mac_mode/ip_rx_axis_tdata_reg[63]_0[9]
    SLICE_X126Y280       LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     2.950 r  u_eth_frame_rx/rx_mac_mode/checksum_header0[8]_i_33/O
                         net (fo=1, routed)           0.009     2.959    u_eth_frame_rx/rx_mac_mode/checksum_header0[8]_i_33_n_0
    SLICE_X126Y280       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     3.145 r  u_eth_frame_rx/rx_mac_mode/checksum_header0_reg[8]_i_25/CO[7]
                         net (fo=1, routed)           0.026     3.171    u_eth_frame_rx/rx_mac_mode/checksum_header0_reg[8]_i_25_n_0
    SLICE_X126Y281       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.186 r  u_eth_frame_rx/rx_mac_mode/checksum_header0_reg[15]_i_24/CO[7]
                         net (fo=1, routed)           0.026     3.212    u_eth_frame_rx/rx_mac_mode/checksum_header0_reg[15]_i_24_n_0
    SLICE_X126Y282       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     3.264 r  u_eth_frame_rx/rx_mac_mode/checksum_header0_reg[8]_i_35/CO[0]
                         net (fo=1, routed)           0.190     3.454    u_eth_frame_rx/rx_mac_mode/ip_rx/p_0_in
    SLICE_X127Y281       LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150     3.604 r  u_eth_frame_rx/rx_mac_mode/checksum_header0[8]_i_26/O
                         net (fo=1, routed)           0.013     3.617    u_eth_frame_rx/rx_mac_mode/checksum_header0[8]_i_26_n_0
    SLICE_X127Y281       CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     3.809 r  u_eth_frame_rx/rx_mac_mode/checksum_header0_reg[8]_i_15/CO[7]
                         net (fo=1, routed)           0.026     3.835    u_eth_frame_rx/rx_mac_mode/checksum_header0_reg[8]_i_15_n_0
    SLICE_X127Y282       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.891 r  u_eth_frame_rx/rx_mac_mode/checksum_header0_reg[15]_i_15/O[0]
                         net (fo=4, routed)           0.286     4.177    u_eth_frame_rx/rx_mac_mode/ip_rx/checksum_gen5_return0_in[8]
    SLICE_X129Y282       LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100     4.277 r  u_eth_frame_rx/rx_mac_mode/checksum_header0[15]_i_23/O
                         net (fo=1, routed)           0.013     4.290    u_eth_frame_rx/rx_mac_mode/checksum_header0[15]_i_23_n_0
    SLICE_X129Y282       CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     4.482 r  u_eth_frame_rx/rx_mac_mode/checksum_header0_reg[15]_i_14/CO[7]
                         net (fo=1, routed)           0.026     4.508    u_eth_frame_rx/rx_mac_mode/checksum_header0_reg[15]_i_14_n_0
    SLICE_X129Y283       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     4.560 r  u_eth_frame_rx/rx_mac_mode/checksum_header0_reg[8]_i_24/CO[0]
                         net (fo=1, routed)           0.196     4.756    u_eth_frame_rx/rx_mac_mode/checksum_header0_reg[8]_i_24_n_7
    SLICE_X131Y281       LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.125     4.881 r  u_eth_frame_rx/rx_mac_mode/checksum_header0[8]_i_14/O
                         net (fo=1, routed)           0.013     4.894    u_eth_frame_rx/rx_mac_mode/checksum_header0[8]_i_14_n_0
    SLICE_X131Y281       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[5])
                                                      0.240     5.134 r  u_eth_frame_rx/rx_mac_mode/checksum_header0_reg[8]_i_4/O[5]
                         net (fo=2, routed)           0.248     5.382    u_eth_frame_rx/rx_mac_mode/ip_rx/checksum_gen5_return2_in[5]
    SLICE_X130Y281       LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.049     5.431 r  u_eth_frame_rx/rx_mac_mode/checksum_header0[8]_i_7/O
                         net (fo=1, routed)           0.011     5.442    u_eth_frame_rx/rx_mac_mode/checksum_header0[8]_i_7_n_0
    SLICE_X130Y281       CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[7])
                                                      0.134     5.576 f  u_eth_frame_rx/rx_mac_mode/checksum_header0_reg[8]_i_2/O[7]
                         net (fo=4, routed)           0.298     5.874    u_eth_frame_rx/rx_mac_mode/ip_rx/p_1_in3_out[7]
    SLICE_X129Y283       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.152     6.026 r  u_eth_frame_rx/rx_mac_mode/checksum_header0[10]_i_2/O
                         net (fo=2, routed)           0.092     6.118    u_eth_frame_rx/rx_mac_mode/checksum_header0[10]_i_2_n_0
    SLICE_X129Y284       LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.097     6.215 r  u_eth_frame_rx/rx_mac_mode/checksum_header0[9]_i_1/O
                         net (fo=2, routed)           0.337     6.552    u_eth_frame_rx/ip_rx/checksum_header0_reg[15]_1[9]
    SLICE_X129Y284       FDRE                                         r  u_eth_frame_rx/ip_rx/checksum_header0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_axis_aclk rise edge)
                                                      6.400     6.400 r  
    BB9                                               0.000     6.400 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     6.400    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.426     6.826 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.826    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.826 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     7.112    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.136 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        1.041     8.177    u_eth_frame_rx/ip_rx/rx_axis_aclk_IBUF_BUFG
    SLICE_X129Y284       FDRE                                         r  u_eth_frame_rx/ip_rx/checksum_header0_reg[9]/C
                         clock pessimism              0.362     8.539    
                         clock uncertainty           -0.035     8.503    
    SLICE_X129Y284       FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     8.528    u_eth_frame_rx/ip_rx/checksum_header0_reg[9]
  -------------------------------------------------------------------
                         required time                          8.528    
                         arrival time                          -6.552    
  -------------------------------------------------------------------
                         slack                                  1.976    

Slack (MET) :             1.990ns  (required time - arrival time)
  Source:                 u_eth_frame_rx/rx_mac_mode/ip_rx_axis_tdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_eth_frame_rx/ip_rx/checksum_header1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_axis_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_axis_aclk rise@6.400ns - rx_axis_aclk rise@0.000ns)
  Data Path Delay:        4.348ns  (logic 1.894ns (43.562%)  route 2.454ns (56.438%))
  Logic Levels:           16  (CARRY8=9 LUT2=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.783ns = ( 8.183 - 6.400 ) 
    Source Clock Delay      (SCD):    2.197ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.168ns (routing 0.170ns, distribution 0.998ns)
  Clock Net Delay (Destination): 1.047ns (routing 0.155ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.678     0.678 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.678    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.678 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.001    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.029 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        1.168     2.197    u_eth_frame_rx/rx_mac_mode/rx_axis_aclk_IBUF_BUFG
    SLICE_X121Y275       FDRE                                         r  u_eth_frame_rx/rx_mac_mode/ip_rx_axis_tdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y275       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.273 r  u_eth_frame_rx/rx_mac_mode/ip_rx_axis_tdata_reg[9]/Q
                         net (fo=5, routed)           0.588     2.860    u_eth_frame_rx/rx_mac_mode/ip_rx_axis_tdata_reg[63]_0[9]
    SLICE_X126Y280       LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     2.950 r  u_eth_frame_rx/rx_mac_mode/checksum_header0[8]_i_33/O
                         net (fo=1, routed)           0.009     2.959    u_eth_frame_rx/rx_mac_mode/checksum_header0[8]_i_33_n_0
    SLICE_X126Y280       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     3.145 r  u_eth_frame_rx/rx_mac_mode/checksum_header0_reg[8]_i_25/CO[7]
                         net (fo=1, routed)           0.026     3.171    u_eth_frame_rx/rx_mac_mode/checksum_header0_reg[8]_i_25_n_0
    SLICE_X126Y281       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.186 r  u_eth_frame_rx/rx_mac_mode/checksum_header0_reg[15]_i_24/CO[7]
                         net (fo=1, routed)           0.026     3.212    u_eth_frame_rx/rx_mac_mode/checksum_header0_reg[15]_i_24_n_0
    SLICE_X126Y282       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     3.264 r  u_eth_frame_rx/rx_mac_mode/checksum_header0_reg[8]_i_35/CO[0]
                         net (fo=1, routed)           0.190     3.454    u_eth_frame_rx/rx_mac_mode/ip_rx/p_0_in
    SLICE_X127Y281       LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150     3.604 r  u_eth_frame_rx/rx_mac_mode/checksum_header0[8]_i_26/O
                         net (fo=1, routed)           0.013     3.617    u_eth_frame_rx/rx_mac_mode/checksum_header0[8]_i_26_n_0
    SLICE_X127Y281       CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     3.809 r  u_eth_frame_rx/rx_mac_mode/checksum_header0_reg[8]_i_15/CO[7]
                         net (fo=1, routed)           0.026     3.835    u_eth_frame_rx/rx_mac_mode/checksum_header0_reg[8]_i_15_n_0
    SLICE_X127Y282       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.891 r  u_eth_frame_rx/rx_mac_mode/checksum_header0_reg[15]_i_15/O[0]
                         net (fo=4, routed)           0.286     4.177    u_eth_frame_rx/rx_mac_mode/ip_rx/checksum_gen5_return0_in[8]
    SLICE_X129Y282       LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100     4.277 r  u_eth_frame_rx/rx_mac_mode/checksum_header0[15]_i_23/O
                         net (fo=1, routed)           0.013     4.290    u_eth_frame_rx/rx_mac_mode/checksum_header0[15]_i_23_n_0
    SLICE_X129Y282       CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     4.482 r  u_eth_frame_rx/rx_mac_mode/checksum_header0_reg[15]_i_14/CO[7]
                         net (fo=1, routed)           0.026     4.508    u_eth_frame_rx/rx_mac_mode/checksum_header0_reg[15]_i_14_n_0
    SLICE_X129Y283       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     4.560 r  u_eth_frame_rx/rx_mac_mode/checksum_header0_reg[8]_i_24/CO[0]
                         net (fo=1, routed)           0.196     4.756    u_eth_frame_rx/rx_mac_mode/checksum_header0_reg[8]_i_24_n_7
    SLICE_X131Y281       LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.125     4.881 r  u_eth_frame_rx/rx_mac_mode/checksum_header0[8]_i_14/O
                         net (fo=1, routed)           0.013     4.894    u_eth_frame_rx/rx_mac_mode/checksum_header0[8]_i_14_n_0
    SLICE_X131Y281       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[5])
                                                      0.240     5.134 r  u_eth_frame_rx/rx_mac_mode/checksum_header0_reg[8]_i_4/O[5]
                         net (fo=2, routed)           0.248     5.382    u_eth_frame_rx/rx_mac_mode/ip_rx/checksum_gen5_return2_in[5]
    SLICE_X130Y281       LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.049     5.431 r  u_eth_frame_rx/rx_mac_mode/checksum_header0[8]_i_7/O
                         net (fo=1, routed)           0.011     5.442    u_eth_frame_rx/rx_mac_mode/checksum_header0[8]_i_7_n_0
    SLICE_X130Y281       CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[7])
                                                      0.134     5.576 r  u_eth_frame_rx/rx_mac_mode/checksum_header0_reg[8]_i_2/O[7]
                         net (fo=4, routed)           0.237     5.813    u_eth_frame_rx/rx_mac_mode/ip_rx/p_1_in3_out[7]
    SLICE_X129Y283       LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.148     5.961 r  u_eth_frame_rx/rx_mac_mode/checksum_header0[12]_i_3/O
                         net (fo=3, routed)           0.144     6.105    u_eth_frame_rx/rx_mac_mode/checksum_header0[12]_i_3_n_0
    SLICE_X129Y283       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.037     6.142 r  u_eth_frame_rx/rx_mac_mode/checksum_header0[12]_i_1/O
                         net (fo=2, routed)           0.402     6.545    u_eth_frame_rx/ip_rx/checksum_header0_reg[15]_1[12]
    SLICE_X129Y283       FDRE                                         r  u_eth_frame_rx/ip_rx/checksum_header1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_axis_aclk rise edge)
                                                      6.400     6.400 r  
    BB9                                               0.000     6.400 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     6.400    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.426     6.826 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.826    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.826 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     7.112    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.136 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        1.047     8.183    u_eth_frame_rx/ip_rx/rx_axis_aclk_IBUF_BUFG
    SLICE_X129Y283       FDRE                                         r  u_eth_frame_rx/ip_rx/checksum_header1_reg[12]/C
                         clock pessimism              0.362     8.544    
                         clock uncertainty           -0.035     8.509    
    SLICE_X129Y283       FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025     8.534    u_eth_frame_rx/ip_rx/checksum_header1_reg[12]
  -------------------------------------------------------------------
                         required time                          8.534    
                         arrival time                          -6.545    
  -------------------------------------------------------------------
                         slack                                  1.990    

Slack (MET) :             2.005ns  (required time - arrival time)
  Source:                 u_eth_frame_rx/ip_rx_mode/icmp_rx_axis_tdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_us_icmp_reply/checksum_header_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_axis_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_axis_aclk rise@6.400ns - rx_axis_aclk rise@0.000ns)
  Data Path Delay:        4.282ns  (logic 2.061ns (48.134%)  route 2.221ns (51.866%))
  Logic Levels:           18  (CARRY8=11 LUT2=4 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.794ns = ( 8.194 - 6.400 ) 
    Source Clock Delay      (SCD):    2.259ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.230ns (routing 0.170ns, distribution 1.060ns)
  Clock Net Delay (Destination): 1.058ns (routing 0.155ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.678     0.678 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.678    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.678 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.001    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.029 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        1.230     2.259    u_eth_frame_rx/ip_rx_mode/rx_axis_aclk_IBUF_BUFG
    SLICE_X134Y267       FDRE                                         r  u_eth_frame_rx/ip_rx_mode/icmp_rx_axis_tdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y267       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.338 r  u_eth_frame_rx/ip_rx_mode/icmp_rx_axis_tdata_reg[9]/Q
                         net (fo=6, routed)           0.584     2.922    u_eth_frame_rx/ip_rx_mode/icmp_rx_axis_tdata_reg[63]_1[9]
    SLICE_X133Y258       CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.120     3.042 r  u_eth_frame_rx/ip_rx_mode/checksum_header_reg[9]_i_25/CO[7]
                         net (fo=1, routed)           0.026     3.068    u_eth_frame_rx/ip_rx_mode/checksum_header_reg[9]_i_25_n_0
    SLICE_X133Y259       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.083 r  u_eth_frame_rx/ip_rx_mode/checksum_header_reg[15]_i_24/CO[7]
                         net (fo=1, routed)           0.026     3.109    u_eth_frame_rx/ip_rx_mode/checksum_header_reg[15]_i_24_n_0
    SLICE_X133Y260       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     3.161 r  u_eth_frame_rx/ip_rx_mode/checksum_header_reg[9]_i_35/CO[0]
                         net (fo=1, routed)           0.174     3.335    u_eth_frame_rx/ip_rx_mode/checksum_header_reg[9]_i_35_n_7
    SLICE_X134Y259       LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     3.459 r  u_eth_frame_rx/ip_rx_mode/checksum_header[9]_i_26/O
                         net (fo=1, routed)           0.009     3.468    u_eth_frame_rx/ip_rx_mode/checksum_header[9]_i_26_n_0
    SLICE_X134Y259       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     3.658 r  u_eth_frame_rx/ip_rx_mode/checksum_header_reg[9]_i_15/CO[7]
                         net (fo=1, routed)           0.026     3.684    u_eth_frame_rx/ip_rx_mode/checksum_header_reg[9]_i_15_n_0
    SLICE_X134Y260       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     3.760 r  u_eth_frame_rx/ip_rx_mode/checksum_header_reg[15]_i_15/O[1]
                         net (fo=2, routed)           0.277     4.037    u_us_icmp_reply/checksum_gen8_return2_in[9]
    SLICE_X134Y257       LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     4.088 r  u_us_icmp_reply/checksum_header[15]_i_22/O
                         net (fo=1, routed)           0.009     4.097    u_eth_frame_rx/ip_rx_mode/checksum_header_reg[15]_i_5_0[1]
    SLICE_X134Y257       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     4.283 r  u_eth_frame_rx/ip_rx_mode/checksum_header_reg[15]_i_14/CO[7]
                         net (fo=1, routed)           0.026     4.309    u_eth_frame_rx/ip_rx_mode/checksum_header_reg[15]_i_14_n_0
    SLICE_X134Y258       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.361 r  u_eth_frame_rx/ip_rx_mode/checksum_header_reg[9]_i_24/CO[0]
                         net (fo=1, routed)           0.179     4.540    u_eth_frame_rx/ip_rx_mode/checksum_header_reg[9]_i_24_n_7
    SLICE_X133Y256       LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.125     4.665 r  u_eth_frame_rx/ip_rx_mode/checksum_header[9]_i_14/O
                         net (fo=1, routed)           0.013     4.678    u_eth_frame_rx/ip_rx_mode/checksum_header[9]_i_14_n_0
    SLICE_X133Y256       CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     4.870 r  u_eth_frame_rx/ip_rx_mode/checksum_header_reg[9]_i_4/CO[7]
                         net (fo=1, routed)           0.026     4.896    u_eth_frame_rx/ip_rx_mode/checksum_header_reg[9]_i_4_n_0
    SLICE_X133Y257       CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     5.012 r  u_eth_frame_rx/ip_rx_mode/checksum_header_reg[15]_i_5/O[5]
                         net (fo=2, routed)           0.195     5.207    u_us_icmp_reply/checksum_header_reg[15]_i_3[5]
    SLICE_X132Y257       LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     5.330 r  u_us_icmp_reply/checksum_header[15]_i_8/O
                         net (fo=1, routed)           0.011     5.341    u_eth_frame_rx/ip_rx_mode/checksum_header_reg[15][5]
    SLICE_X132Y257       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     5.496 f  u_eth_frame_rx/ip_rx_mode/checksum_header_reg[15]_i_3/CO[7]
                         net (fo=1, routed)           0.026     5.522    u_eth_frame_rx/ip_rx_mode/checksum_header_reg[15]_i_3_n_0
    SLICE_X132Y258       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     5.574 f  u_eth_frame_rx/ip_rx_mode/checksum_header_reg[4]_i_2/CO[0]
                         net (fo=6, routed)           0.245     5.819    u_eth_frame_rx/ip_rx_mode/p_1_in0_out[16]
    SLICE_X133Y255       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.053     5.872 r  u_eth_frame_rx/ip_rx_mode/checksum_header[9]_i_3/O
                         net (fo=6, routed)           0.159     6.032    u_eth_frame_rx/ip_rx_mode/checksum_header[9]_i_3_n_0
    SLICE_X131Y256       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152     6.184 r  u_eth_frame_rx/ip_rx_mode/checksum_header[14]_i_2/O
                         net (fo=6, routed)           0.160     6.344    u_eth_frame_rx/ip_rx_mode/checksum_header[14]_i_2_n_0
    SLICE_X132Y255       LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.148     6.492 r  u_eth_frame_rx/ip_rx_mode/checksum_header[14]_i_1__0/O
                         net (fo=1, routed)           0.049     6.541    u_us_icmp_reply/checksum_header_reg[15]_0[14]
    SLICE_X132Y255       FDRE                                         r  u_us_icmp_reply/checksum_header_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_axis_aclk rise edge)
                                                      6.400     6.400 r  
    BB9                                               0.000     6.400 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     6.400    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.426     6.826 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.826    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.826 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     7.112    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.136 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        1.058     8.194    u_us_icmp_reply/CLK
    SLICE_X132Y255       FDRE                                         r  u_us_icmp_reply/checksum_header_reg[14]/C
                         clock pessimism              0.361     8.556    
                         clock uncertainty           -0.035     8.520    
    SLICE_X132Y255       FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     8.545    u_us_icmp_reply/checksum_header_reg[14]
  -------------------------------------------------------------------
                         required time                          8.545    
                         arrival time                          -6.541    
  -------------------------------------------------------------------
                         slack                                  2.005    

Slack (MET) :             2.009ns  (required time - arrival time)
  Source:                 u_eth_frame_rx/rx_mac_mode/ip_rx_axis_tdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_eth_frame_rx/ip_rx/checksum_header0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_axis_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_axis_aclk rise@6.400ns - rx_axis_aclk rise@0.000ns)
  Data Path Delay:        4.327ns  (logic 1.990ns (45.986%)  route 2.337ns (54.014%))
  Logic Levels:           17  (CARRY8=11 LUT2=6)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.782ns = ( 8.182 - 6.400 ) 
    Source Clock Delay      (SCD):    2.197ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.168ns (routing 0.170ns, distribution 0.998ns)
  Clock Net Delay (Destination): 1.046ns (routing 0.155ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.678     0.678 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.678    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.678 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.001    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.029 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        1.168     2.197    u_eth_frame_rx/rx_mac_mode/rx_axis_aclk_IBUF_BUFG
    SLICE_X121Y275       FDRE                                         r  u_eth_frame_rx/rx_mac_mode/ip_rx_axis_tdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y275       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.273 r  u_eth_frame_rx/rx_mac_mode/ip_rx_axis_tdata_reg[9]/Q
                         net (fo=5, routed)           0.588     2.860    u_eth_frame_rx/rx_mac_mode/ip_rx_axis_tdata_reg[63]_0[9]
    SLICE_X126Y280       LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     2.950 r  u_eth_frame_rx/rx_mac_mode/checksum_header0[8]_i_33/O
                         net (fo=1, routed)           0.009     2.959    u_eth_frame_rx/rx_mac_mode/checksum_header0[8]_i_33_n_0
    SLICE_X126Y280       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     3.145 r  u_eth_frame_rx/rx_mac_mode/checksum_header0_reg[8]_i_25/CO[7]
                         net (fo=1, routed)           0.026     3.171    u_eth_frame_rx/rx_mac_mode/checksum_header0_reg[8]_i_25_n_0
    SLICE_X126Y281       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.186 r  u_eth_frame_rx/rx_mac_mode/checksum_header0_reg[15]_i_24/CO[7]
                         net (fo=1, routed)           0.026     3.212    u_eth_frame_rx/rx_mac_mode/checksum_header0_reg[15]_i_24_n_0
    SLICE_X126Y282       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     3.264 r  u_eth_frame_rx/rx_mac_mode/checksum_header0_reg[8]_i_35/CO[0]
                         net (fo=1, routed)           0.190     3.454    u_eth_frame_rx/rx_mac_mode/ip_rx/p_0_in
    SLICE_X127Y281       LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150     3.604 r  u_eth_frame_rx/rx_mac_mode/checksum_header0[8]_i_26/O
                         net (fo=1, routed)           0.013     3.617    u_eth_frame_rx/rx_mac_mode/checksum_header0[8]_i_26_n_0
    SLICE_X127Y281       CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     3.809 r  u_eth_frame_rx/rx_mac_mode/checksum_header0_reg[8]_i_15/CO[7]
                         net (fo=1, routed)           0.026     3.835    u_eth_frame_rx/rx_mac_mode/checksum_header0_reg[8]_i_15_n_0
    SLICE_X127Y282       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.891 r  u_eth_frame_rx/rx_mac_mode/checksum_header0_reg[15]_i_15/O[0]
                         net (fo=4, routed)           0.286     4.177    u_eth_frame_rx/rx_mac_mode/ip_rx/checksum_gen5_return0_in[8]
    SLICE_X129Y282       LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100     4.277 r  u_eth_frame_rx/rx_mac_mode/checksum_header0[15]_i_23/O
                         net (fo=1, routed)           0.013     4.290    u_eth_frame_rx/rx_mac_mode/checksum_header0[15]_i_23_n_0
    SLICE_X129Y282       CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     4.482 r  u_eth_frame_rx/rx_mac_mode/checksum_header0_reg[15]_i_14/CO[7]
                         net (fo=1, routed)           0.026     4.508    u_eth_frame_rx/rx_mac_mode/checksum_header0_reg[15]_i_14_n_0
    SLICE_X129Y283       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     4.560 r  u_eth_frame_rx/rx_mac_mode/checksum_header0_reg[8]_i_24/CO[0]
                         net (fo=1, routed)           0.196     4.756    u_eth_frame_rx/rx_mac_mode/checksum_header0_reg[8]_i_24_n_7
    SLICE_X131Y281       LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.125     4.881 r  u_eth_frame_rx/rx_mac_mode/checksum_header0[8]_i_14/O
                         net (fo=1, routed)           0.013     4.894    u_eth_frame_rx/rx_mac_mode/checksum_header0[8]_i_14_n_0
    SLICE_X131Y281       CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     5.086 r  u_eth_frame_rx/rx_mac_mode/checksum_header0_reg[8]_i_4/CO[7]
                         net (fo=1, routed)           0.026     5.112    u_eth_frame_rx/rx_mac_mode/checksum_header0_reg[8]_i_4_n_0
    SLICE_X131Y282       CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     5.228 r  u_eth_frame_rx/rx_mac_mode/checksum_header0_reg[15]_i_5/O[5]
                         net (fo=2, routed)           0.193     5.421    u_eth_frame_rx/rx_mac_mode/ip_rx/checksum_gen5_return2_in[13]
    SLICE_X130Y282       LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     5.544 r  u_eth_frame_rx/rx_mac_mode/checksum_header0[15]_i_8__0/O
                         net (fo=1, routed)           0.011     5.555    u_eth_frame_rx/rx_mac_mode/checksum_header0[15]_i_8__0_n_0
    SLICE_X130Y282       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     5.710 r  u_eth_frame_rx/rx_mac_mode/checksum_header0_reg[15]_i_3/CO[7]
                         net (fo=1, routed)           0.026     5.736    u_eth_frame_rx/rx_mac_mode/checksum_header0_reg[15]_i_3_n_0
    SLICE_X130Y283       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     5.788 r  u_eth_frame_rx/rx_mac_mode/checksum_header0_reg[12]_i_2/CO[0]
                         net (fo=12, routed)          0.194     5.982    u_eth_frame_rx/rx_mac_mode/ip_rx/p_1_in3_out[16]
    SLICE_X132Y281       LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.066     6.048 r  u_eth_frame_rx/rx_mac_mode/checksum_header0[0]_i_1/O
                         net (fo=2, routed)           0.477     6.524    u_eth_frame_rx/ip_rx/checksum_header0_reg[15]_1[0]
    SLICE_X129Y283       FDRE                                         r  u_eth_frame_rx/ip_rx/checksum_header0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_axis_aclk rise edge)
                                                      6.400     6.400 r  
    BB9                                               0.000     6.400 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     6.400    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.426     6.826 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.826    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.826 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     7.112    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.136 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        1.046     8.182    u_eth_frame_rx/ip_rx/rx_axis_aclk_IBUF_BUFG
    SLICE_X129Y283       FDRE                                         r  u_eth_frame_rx/ip_rx/checksum_header0_reg[0]/C
                         clock pessimism              0.362     8.543    
                         clock uncertainty           -0.035     8.508    
    SLICE_X129Y283       FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     8.533    u_eth_frame_rx/ip_rx/checksum_header0_reg[0]
  -------------------------------------------------------------------
                         required time                          8.533    
                         arrival time                          -6.524    
  -------------------------------------------------------------------
                         slack                                  2.009    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_axis_aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rx_axis_aclk rise@0.000ns - rx_axis_aclk rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.080ns (57.438%)  route 0.059ns (42.562%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.271ns
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Net Delay (Source):      1.053ns (routing 0.155ns, distribution 0.898ns)
  Clock Net Delay (Destination): 1.242ns (routing 0.170ns, distribution 1.072ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.426     0.426 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.426    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.426 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.712    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.736 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        1.053     1.789    u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/wr_clk
    SLICE_X140Y252       FDRE                                         r  u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y252       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     1.847 r  u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[5]/Q
                         net (fo=7, routed)           0.037     1.884    u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/Q[5]
    SLICE_X140Y251       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.022     1.906 r  u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_1__2/O
                         net (fo=1, routed)           0.022     1.928    u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_1__2_n_0
    SLICE_X140Y251       FDRE                                         r  u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.678     0.678 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.678    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.678 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.001    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.029 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        1.242     2.271    u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/wr_clk
    SLICE_X140Y251       FDRE                                         r  u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[9]/C
                         clock pessimism             -0.417     1.854    
    SLICE_X140Y251       FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     1.914    u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 u_eth_frame_rx/ip_rx/ip_protocol_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_eth_frame_rx/ip_rx_mode/ip_mode_dst_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_axis_aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rx_axis_aclk rise@0.000ns - rx_axis_aclk rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.093ns (48.204%)  route 0.100ns (51.796%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    1.766ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Net Delay (Source):      1.030ns (routing 0.155ns, distribution 0.875ns)
  Clock Net Delay (Destination): 1.211ns (routing 0.170ns, distribution 1.041ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.426     0.426 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.426    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.426 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.712    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.736 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        1.030     1.766    u_eth_frame_rx/ip_rx/rx_axis_aclk_IBUF_BUFG
    SLICE_X122Y277       FDRE                                         r  u_eth_frame_rx/ip_rx/ip_protocol_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y277       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.824 f  u_eth_frame_rx/ip_rx/ip_protocol_reg[5]/Q
                         net (fo=139, routed)         0.080     1.904    u_eth_frame_rx/ip_rx/ip_type[5]
    SLICE_X124Y277       LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.035     1.939 r  u_eth_frame_rx/ip_rx/ip_mode_dst_addr[7]_i_1/O
                         net (fo=1, routed)           0.020     1.959    u_eth_frame_rx/ip_rx_mode/ip_mode_dst_addr_reg[31]_1[7]
    SLICE_X124Y277       FDRE                                         r  u_eth_frame_rx/ip_rx_mode/ip_mode_dst_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.678     0.678 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.678    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.678 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.001    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.029 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        1.211     2.240    u_eth_frame_rx/ip_rx_mode/rx_axis_aclk_IBUF_BUFG
    SLICE_X124Y277       FDRE                                         r  u_eth_frame_rx/ip_rx_mode/ip_mode_dst_addr_reg[7]/C
                         clock pessimism             -0.361     1.878    
    SLICE_X124Y277       FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     1.938    u_eth_frame_rx/ip_rx_mode/ip_mode_dst_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 u_eth_frame_rx/mac_rx/rx_mac_axis_tdata_reg_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_eth_frame_rx/mac_rx/rx_frame_axis_tdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_axis_aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rx_axis_aclk rise@0.000ns - rx_axis_aclk rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.060ns (40.541%)  route 0.088ns (59.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.181ns
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Net Delay (Source):      1.016ns (routing 0.155ns, distribution 0.861ns)
  Clock Net Delay (Destination): 1.152ns (routing 0.170ns, distribution 0.982ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.426     0.426 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.426    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.426 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.712    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.736 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        1.016     1.752    u_eth_frame_rx/mac_rx/rx_axis_aclk_IBUF_BUFG
    SLICE_X118Y274       FDRE                                         r  u_eth_frame_rx/mac_rx/rx_mac_axis_tdata_reg_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y274       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     1.812 r  u_eth_frame_rx/mac_rx/rx_mac_axis_tdata_reg_reg[49]/Q
                         net (fo=1, routed)           0.088     1.900    u_eth_frame_rx/mac_rx/p_1_in[1]
    SLICE_X120Y274       FDRE                                         r  u_eth_frame_rx/mac_rx/rx_frame_axis_tdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.678     0.678 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.678    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.678 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.001    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.029 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        1.152     2.181    u_eth_frame_rx/mac_rx/rx_axis_aclk_IBUF_BUFG
    SLICE_X120Y274       FDRE                                         r  u_eth_frame_rx/mac_rx/rx_frame_axis_tdata_reg[1]/C
                         clock pessimism             -0.362     1.819    
    SLICE_X120Y274       FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     1.879    u_eth_frame_rx/mac_rx/rx_frame_axis_tdata_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E2 clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_axis_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_axis_aclk rise@0.000ns - rx_axis_aclk rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.039ns (28.025%)  route 0.100ns (71.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.569ns
    Source Clock Delay      (SCD):    1.159ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Net Delay (Source):      0.687ns (routing 0.096ns, distribution 0.591ns)
  Clock Net Delay (Destination): 0.872ns (routing 0.108ns, distribution 0.764ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.311     0.311 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.311    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.311 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.455    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.472 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        0.687     1.159    u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/wr_clk
    SLICE_X140Y254       FDRE                                         r  u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y254       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.198 r  u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[5]/Q
                         net (fo=13, routed)          0.100     1.298    u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addrb[5]
    RAMB36_X9Y50         RAMB36E2                                     r  u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.498     0.498 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.498    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.498 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.679    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.698 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        0.872     1.569    u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X9Y50         RAMB36E2                                     r  u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
                         clock pessimism             -0.300     1.269    
    RAMB36_X9Y50         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.006     1.275    u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 u_eth_frame_rx/ip_rx/shifter[1].ip_tdata_reg_reg[1][8]/C
                            (rising edge-triggered cell FDRE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_eth_frame_rx/ip_rx/shifter[2].ip_tdata_reg_reg[2][8]/D
                            (rising edge-triggered cell FDRE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_axis_aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rx_axis_aclk rise@0.000ns - rx_axis_aclk rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.059ns (31.217%)  route 0.130ns (68.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    1.776ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Net Delay (Source):      1.040ns (routing 0.155ns, distribution 0.885ns)
  Clock Net Delay (Destination): 1.211ns (routing 0.170ns, distribution 1.041ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.426     0.426 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.426    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.426 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.712    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.736 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        1.040     1.776    u_eth_frame_rx/ip_rx/rx_axis_aclk_IBUF_BUFG
    SLICE_X132Y270       FDRE                                         r  u_eth_frame_rx/ip_rx/shifter[1].ip_tdata_reg_reg[1][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y270       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     1.835 r  u_eth_frame_rx/ip_rx/shifter[1].ip_tdata_reg_reg[1][8]/Q
                         net (fo=1, routed)           0.130     1.965    u_eth_frame_rx/ip_rx/shifter[1].ip_tdata_reg_reg[1]_1[8]
    SLICE_X134Y269       FDRE                                         r  u_eth_frame_rx/ip_rx/shifter[2].ip_tdata_reg_reg[2][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.678     0.678 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.678    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.678 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.001    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.029 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        1.211     2.240    u_eth_frame_rx/ip_rx/rx_axis_aclk_IBUF_BUFG
    SLICE_X134Y269       FDRE                                         r  u_eth_frame_rx/ip_rx/shifter[2].ip_tdata_reg_reg[2][8]/C
                         clock pessimism             -0.361     1.878    
    SLICE_X134Y269       FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.062     1.940    u_eth_frame_rx/ip_rx/shifter[2].ip_tdata_reg_reg[2][8]
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 u_eth_frame_rx/u_us_arp_rx/recv_src_mac_addr_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_eth_frame_rx/u_arp_table/arp_register_reg[46]/D
                            (rising edge-triggered cell FDSE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_axis_aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rx_axis_aclk rise@0.000ns - rx_axis_aclk rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.060ns (46.512%)  route 0.069ns (53.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Net Delay (Source):      1.018ns (routing 0.155ns, distribution 0.863ns)
  Clock Net Delay (Destination): 1.175ns (routing 0.170ns, distribution 1.005ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.426     0.426 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.426    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.426 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.712    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.736 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        1.018     1.754    u_eth_frame_rx/u_us_arp_rx/rx_axis_aclk_IBUF_BUFG
    SLICE_X120Y284       FDRE                                         r  u_eth_frame_rx/u_us_arp_rx/recv_src_mac_addr_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y284       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     1.814 r  u_eth_frame_rx/u_us_arp_rx/recv_src_mac_addr_reg[46]/Q
                         net (fo=1, routed)           0.069     1.883    u_eth_frame_rx/u_arp_table/D[46]
    SLICE_X120Y285       FDSE                                         r  u_eth_frame_rx/u_arp_table/arp_register_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.678     0.678 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.678    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.678 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.001    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.029 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        1.175     2.204    u_eth_frame_rx/u_arp_table/rx_axis_aclk_IBUF_BUFG
    SLICE_X120Y285       FDSE                                         r  u_eth_frame_rx/u_arp_table/arp_register_reg[46]/C
                         clock pessimism             -0.411     1.792    
    SLICE_X120Y285       FDSE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     1.854    u_eth_frame_rx/u_arp_table/arp_register_reg[46]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 u_eth_frame_rx/ip_rx_mode/udp_rx_axis_tdata_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_eth_frame_rx/udp_rx/recv_dst_port_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_axis_aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rx_axis_aclk rise@0.000ns - rx_axis_aclk rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.058ns (31.453%)  route 0.126ns (68.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.230ns
    Source Clock Delay      (SCD):    1.773ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Net Delay (Source):      1.037ns (routing 0.155ns, distribution 0.882ns)
  Clock Net Delay (Destination): 1.201ns (routing 0.170ns, distribution 1.031ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.426     0.426 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.426    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.426 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.712    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.736 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        1.037     1.773    u_eth_frame_rx/ip_rx_mode/rx_axis_aclk_IBUF_BUFG
    SLICE_X137Y270       FDRE                                         r  u_eth_frame_rx/ip_rx_mode/udp_rx_axis_tdata_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y270       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     1.831 r  u_eth_frame_rx/ip_rx_mode/udp_rx_axis_tdata_reg[24]/Q
                         net (fo=3, routed)           0.126     1.957    u_eth_frame_rx/udp_rx/recv_checksum_reg[7]_0[24]
    SLICE_X137Y269       FDRE                                         r  u_eth_frame_rx/udp_rx/recv_dst_port_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.678     0.678 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.678    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.678 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.001    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.029 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        1.201     2.230    u_eth_frame_rx/udp_rx/rx_axis_aclk_IBUF_BUFG
    SLICE_X137Y269       FDRE                                         r  u_eth_frame_rx/udp_rx/recv_dst_port_reg[0]/C
                         clock pessimism             -0.362     1.869    
    SLICE_X137Y269       FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.060     1.929    u_eth_frame_rx/udp_rx/recv_dst_port_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 u_eth_frame_rx/ip_rx/shifter[1].ip_tdata_reg_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_eth_frame_rx/ip_rx/shifter[2].ip_tdata_reg_reg[2][4]/D
                            (rising edge-triggered cell FDRE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_axis_aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rx_axis_aclk rise@0.000ns - rx_axis_aclk rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.060ns (31.746%)  route 0.129ns (68.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    1.781ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Net Delay (Source):      1.045ns (routing 0.155ns, distribution 0.890ns)
  Clock Net Delay (Destination): 1.211ns (routing 0.170ns, distribution 1.041ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.426     0.426 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.426    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.426 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.712    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.736 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        1.045     1.781    u_eth_frame_rx/ip_rx/rx_axis_aclk_IBUF_BUFG
    SLICE_X134Y273       FDRE                                         r  u_eth_frame_rx/ip_rx/shifter[1].ip_tdata_reg_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y273       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     1.841 r  u_eth_frame_rx/ip_rx/shifter[1].ip_tdata_reg_reg[1][4]/Q
                         net (fo=1, routed)           0.129     1.970    u_eth_frame_rx/ip_rx/shifter[1].ip_tdata_reg_reg[1]_1[4]
    SLICE_X134Y269       FDRE                                         r  u_eth_frame_rx/ip_rx/shifter[2].ip_tdata_reg_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.678     0.678 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.678    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.678 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.001    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.029 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        1.211     2.240    u_eth_frame_rx/ip_rx/rx_axis_aclk_IBUF_BUFG
    SLICE_X134Y269       FDRE                                         r  u_eth_frame_rx/ip_rx/shifter[2].ip_tdata_reg_reg[2][4]/C
                         clock pessimism             -0.361     1.878    
    SLICE_X134Y269       FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     1.940    u_eth_frame_rx/ip_rx/shifter[2].ip_tdata_reg_reg[2][4]
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 u_eth_frame_rx/ip_rx/shifter[1].ip_tdata_reg_reg[1][53]/C
                            (rising edge-triggered cell FDRE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_eth_frame_rx/ip_rx/shifter[2].ip_tdata_reg_reg[2][53]/D
                            (rising edge-triggered cell FDRE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_axis_aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rx_axis_aclk rise@0.000ns - rx_axis_aclk rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.058ns (30.851%)  route 0.130ns (69.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.235ns
    Source Clock Delay      (SCD):    1.776ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Net Delay (Source):      1.040ns (routing 0.155ns, distribution 0.885ns)
  Clock Net Delay (Destination): 1.206ns (routing 0.170ns, distribution 1.036ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.426     0.426 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.426    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.426 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.712    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.736 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        1.040     1.776    u_eth_frame_rx/ip_rx/rx_axis_aclk_IBUF_BUFG
    SLICE_X124Y276       FDRE                                         r  u_eth_frame_rx/ip_rx/shifter[1].ip_tdata_reg_reg[1][53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y276       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.834 r  u_eth_frame_rx/ip_rx/shifter[1].ip_tdata_reg_reg[1][53]/Q
                         net (fo=1, routed)           0.130     1.964    u_eth_frame_rx/ip_rx/shifter[1].ip_tdata_reg_reg[1]_1[53]
    SLICE_X125Y272       FDRE                                         r  u_eth_frame_rx/ip_rx/shifter[2].ip_tdata_reg_reg[2][53]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.678     0.678 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.678    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.678 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.001    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.029 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        1.206     2.235    u_eth_frame_rx/ip_rx/rx_axis_aclk_IBUF_BUFG
    SLICE_X125Y272       FDRE                                         r  u_eth_frame_rx/ip_rx/shifter[2].ip_tdata_reg_reg[2][53]/C
                         clock pessimism             -0.361     1.873    
    SLICE_X125Y272       FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.060     1.933    u_eth_frame_rx/ip_rx/shifter[2].ip_tdata_reg_reg[2][53]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 u_eth_frame_rx/ip_rx/ip_tdata_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_eth_frame_rx/ip_rx/shifter[0].ip_tdata_reg_reg[0][33]/D
                            (rising edge-triggered cell FDRE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_axis_aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rx_axis_aclk rise@0.000ns - rx_axis_aclk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.058ns (29.592%)  route 0.138ns (70.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    1.779ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Net Delay (Source):      1.043ns (routing 0.155ns, distribution 0.888ns)
  Clock Net Delay (Destination): 1.214ns (routing 0.170ns, distribution 1.044ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.426     0.426 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.426    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.426 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.712    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.736 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        1.043     1.779    u_eth_frame_rx/ip_rx/rx_axis_aclk_IBUF_BUFG
    SLICE_X125Y276       FDRE                                         r  u_eth_frame_rx/ip_rx/ip_tdata_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y276       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     1.837 r  u_eth_frame_rx/ip_rx/ip_tdata_reg[33]/Q
                         net (fo=1, routed)           0.138     1.975    u_eth_frame_rx/ip_rx/ip_tdata[33]
    SLICE_X127Y276       FDRE                                         r  u_eth_frame_rx/ip_rx/shifter[0].ip_tdata_reg_reg[0][33]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.678     0.678 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.678    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.678 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.001    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.029 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        1.214     2.243    u_eth_frame_rx/ip_rx/rx_axis_aclk_IBUF_BUFG
    SLICE_X127Y276       FDRE                                         r  u_eth_frame_rx/ip_rx/shifter[0].ip_tdata_reg_reg[0][33]/C
                         clock pessimism             -0.361     1.881    
    SLICE_X127Y276       FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.062     1.943    u_eth_frame_rx/ip_rx/shifter[0].ip_tdata_reg_reg[0][33]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.032    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rx_axis_aclk
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { rx_axis_aclk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         6.400       4.831      RAMB36_X9Y54   u_eth_frame_rx/udp_rx/udp_data_fifo/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         6.400       4.831      RAMB36_X9Y55   u_eth_frame_rx/udp_rx/udp_data_fifo/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         6.400       4.831      RAMB36_X10Y55  u_eth_frame_rx/udp_rx/udp_data_fifo/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         6.400       4.831      RAMB36_X10Y56  u_eth_frame_rx/udp_rx/udp_data_fifo/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         6.400       4.831      RAMB18_X9Y106  u_eth_frame_rx/udp_rx/udp_data_fifo/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         6.400       4.831      RAMB18_X9Y107  u_eth_frame_rx/udp_rx/udp_length_fifo/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         6.400       4.831      RAMB18_X9Y107  u_eth_frame_rx/udp_rx/udp_length_fifo/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         6.400       4.831      RAMB36_X9Y50   u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         6.400       4.831      RAMB36_X9Y51   u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         6.400       4.831      RAMB36_X10Y50  u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         3.200       2.658      RAMB36_X9Y54   u_eth_frame_rx/udp_rx/udp_data_fifo/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         3.200       2.658      RAMB36_X9Y54   u_eth_frame_rx/udp_rx/udp_data_fifo/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         3.200       2.658      RAMB36_X9Y54   u_eth_frame_rx/udp_rx/udp_data_fifo/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         3.200       2.658      RAMB36_X9Y54   u_eth_frame_rx/udp_rx/udp_data_fifo/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         3.200       2.658      RAMB36_X9Y55   u_eth_frame_rx/udp_rx/udp_data_fifo/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         3.200       2.658      RAMB36_X9Y55   u_eth_frame_rx/udp_rx/udp_data_fifo/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         3.200       2.658      RAMB36_X9Y55   u_eth_frame_rx/udp_rx/udp_data_fifo/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         3.200       2.658      RAMB36_X9Y55   u_eth_frame_rx/udp_rx/udp_data_fifo/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         3.200       2.658      RAMB36_X10Y55  u_eth_frame_rx/udp_rx/udp_data_fifo/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         3.200       2.658      RAMB36_X10Y55  u_eth_frame_rx/udp_rx/udp_data_fifo/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         3.200       2.658      RAMB36_X9Y54   u_eth_frame_rx/udp_rx/udp_data_fifo/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         3.200       2.658      RAMB36_X9Y54   u_eth_frame_rx/udp_rx/udp_data_fifo/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         3.200       2.658      RAMB36_X9Y54   u_eth_frame_rx/udp_rx/udp_data_fifo/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         3.200       2.658      RAMB36_X9Y54   u_eth_frame_rx/udp_rx/udp_data_fifo/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         3.200       2.658      RAMB36_X9Y55   u_eth_frame_rx/udp_rx/udp_data_fifo/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         3.200       2.658      RAMB36_X9Y55   u_eth_frame_rx/udp_rx/udp_data_fifo/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         3.200       2.658      RAMB36_X9Y55   u_eth_frame_rx/udp_rx/udp_data_fifo/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         3.200       2.658      RAMB36_X9Y55   u_eth_frame_rx/udp_rx/udp_data_fifo/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         3.200       2.658      RAMB36_X10Y55  u_eth_frame_rx/udp_rx/udp_data_fifo/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         3.200       2.658      RAMB36_X10Y55  u_eth_frame_rx/udp_rx/udp_data_fifo/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  tx_axis_aclk
  To Clock:  tx_axis_aclk

Setup :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.658ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.845ns  (required time - arrival time)
  Source:                 u_eth_frame_tx/tx_udp/checksum_payload1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_axis_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_axis_aclk rise@6.400ns - tx_axis_aclk rise@0.000ns)
  Data Path Delay:        4.367ns  (logic 1.741ns (39.871%)  route 2.626ns (60.129%))
  Logic Levels:           16  (CARRY8=9 LUT2=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.817ns = ( 8.217 - 6.400 ) 
    Source Clock Delay      (SCD):    2.221ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.211ns (routing 0.170ns, distribution 1.041ns)
  Clock Net Delay (Destination): 1.099ns (routing 0.155ns, distribution 0.944ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.659     0.659 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.659    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.982    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.010 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        1.211     2.221    u_eth_frame_tx/tx_udp/tx_axis_aclk_IBUF_BUFG
    SLICE_X119Y239       FDRE                                         r  u_eth_frame_tx/tx_udp/checksum_payload1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y239       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.300 r  u_eth_frame_tx/tx_udp/checksum_payload1_reg[0]/Q
                         net (fo=1, routed)           0.329     2.629    u_eth_frame_tx/tx_udp/checksum_payload1_reg_n_0_[0]
    SLICE_X122Y238       LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.090     2.719 r  u_eth_frame_tx/tx_udp/xpm_fifo_sync_inst_i_104/O
                         net (fo=1, routed)           0.009     2.728    u_eth_frame_tx/tx_udp/udp_checkpayload/S[0]
    SLICE_X122Y238       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     2.918 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_87/CO[7]
                         net (fo=1, routed)           0.026     2.944    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_87_n_0
    SLICE_X122Y239       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     3.020 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_86/O[1]
                         net (fo=1, routed)           0.382     3.402    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_86_n_14
    SLICE_X122Y243       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.233     3.635 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_67/O[5]
                         net (fo=2, routed)           0.516     4.151    u_eth_frame_tx/tx_udp/udp_checkpayload/checksum_gen_return0_in[13]
    SLICE_X120Y242       CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.083     4.234 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_64/CO[7]
                         net (fo=1, routed)           0.026     4.260    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_64_n_0
    SLICE_X120Y243       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.312 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_85/CO[0]
                         net (fo=1, routed)           0.179     4.491    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_85_n_7
    SLICE_X121Y242       LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.125     4.616 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_66/O
                         net (fo=1, routed)           0.013     4.629    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_66_n_0
    SLICE_X121Y242       CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     4.821 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_55/CO[7]
                         net (fo=1, routed)           0.026     4.847    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_55_n_0
    SLICE_X121Y243       CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     4.963 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_46/O[5]
                         net (fo=2, routed)           0.185     5.148    u_eth_frame_tx/tx_udp/checksum_gen_return[13]
    SLICE_X121Y245       LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     5.199 r  u_eth_frame_tx/tx_udp/xpm_fifo_sync_inst_i_49/O
                         net (fo=1, routed)           0.022     5.221    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_25_0[5]
    SLICE_X121Y245       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     5.380 f  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_39/CO[7]
                         net (fo=1, routed)           0.026     5.406    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_39_n_0
    SLICE_X121Y246       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     5.458 f  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_45/CO[0]
                         net (fo=6, routed)           0.389     5.846    u_eth_frame_tx/tx_udp/udp_checkpayload/p_2_out[16]
    SLICE_X123Y244       LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.052     5.898 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_43/O
                         net (fo=6, routed)           0.108     6.006    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_43_n_0
    SLICE_X123Y244       LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.088     6.094 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_40/O
                         net (fo=5, routed)           0.092     6.185    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_40_n_0
    SLICE_X123Y245       LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.037     6.222 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_38/O
                         net (fo=2, routed)           0.086     6.308    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_38_n_0
    SLICE_X123Y245       LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.066     6.374 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_19/O
                         net (fo=1, routed)           0.213     6.587    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20/DIA
    SLICE_X123Y250       RAMD64E                                      r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock tx_axis_aclk rise edge)
                                                      6.400     6.400 r  
    BA9                                               0.000     6.400 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     6.400    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.407     6.807 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.807    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.807 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     7.094    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.118 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        1.099     8.217    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20/WCLK
    SLICE_X123Y250       RAMD64E                                      r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20/RAMA/CLK
                         clock pessimism              0.306     8.524    
                         clock uncertainty           -0.035     8.488    
    SLICE_X123Y250       RAMD64E (Setup_A6LUT_SLICEM_CLK_I)
                                                     -0.056     8.432    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20/RAMA
  -------------------------------------------------------------------
                         required time                          8.432    
                         arrival time                          -6.587    
  -------------------------------------------------------------------
                         slack                                  1.845    

Slack (MET) :             1.858ns  (required time - arrival time)
  Source:                 u_eth_frame_tx/tx_udp/checksum_payload1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_7_13/RAMD/I
                            (rising edge-triggered cell RAMD64E clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_axis_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_axis_aclk rise@6.400ns - tx_axis_aclk rise@0.000ns)
  Data Path Delay:        4.353ns  (logic 1.748ns (40.155%)  route 2.605ns (59.845%))
  Logic Levels:           15  (CARRY8=9 LUT2=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.818ns = ( 8.218 - 6.400 ) 
    Source Clock Delay      (SCD):    2.221ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.211ns (routing 0.170ns, distribution 1.041ns)
  Clock Net Delay (Destination): 1.100ns (routing 0.155ns, distribution 0.945ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.659     0.659 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.659    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.982    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.010 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        1.211     2.221    u_eth_frame_tx/tx_udp/tx_axis_aclk_IBUF_BUFG
    SLICE_X119Y239       FDRE                                         r  u_eth_frame_tx/tx_udp/checksum_payload1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y239       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.300 r  u_eth_frame_tx/tx_udp/checksum_payload1_reg[0]/Q
                         net (fo=1, routed)           0.329     2.629    u_eth_frame_tx/tx_udp/checksum_payload1_reg_n_0_[0]
    SLICE_X122Y238       LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.090     2.719 r  u_eth_frame_tx/tx_udp/xpm_fifo_sync_inst_i_104/O
                         net (fo=1, routed)           0.009     2.728    u_eth_frame_tx/tx_udp/udp_checkpayload/S[0]
    SLICE_X122Y238       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     2.918 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_87/CO[7]
                         net (fo=1, routed)           0.026     2.944    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_87_n_0
    SLICE_X122Y239       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     3.020 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_86/O[1]
                         net (fo=1, routed)           0.382     3.402    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_86_n_14
    SLICE_X122Y243       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.233     3.635 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_67/O[5]
                         net (fo=2, routed)           0.516     4.151    u_eth_frame_tx/tx_udp/udp_checkpayload/checksum_gen_return0_in[13]
    SLICE_X120Y242       CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.083     4.234 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_64/CO[7]
                         net (fo=1, routed)           0.026     4.260    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_64_n_0
    SLICE_X120Y243       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.312 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_85/CO[0]
                         net (fo=1, routed)           0.179     4.491    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_85_n_7
    SLICE_X121Y242       LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.125     4.616 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_66/O
                         net (fo=1, routed)           0.013     4.629    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_66_n_0
    SLICE_X121Y242       CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     4.821 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_55/CO[7]
                         net (fo=1, routed)           0.026     4.847    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_55_n_0
    SLICE_X121Y243       CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     4.963 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_46/O[5]
                         net (fo=2, routed)           0.185     5.148    u_eth_frame_tx/tx_udp/checksum_gen_return[13]
    SLICE_X121Y245       LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     5.199 r  u_eth_frame_tx/tx_udp/xpm_fifo_sync_inst_i_49/O
                         net (fo=1, routed)           0.022     5.221    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_25_0[5]
    SLICE_X121Y245       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     5.380 f  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_39/CO[7]
                         net (fo=1, routed)           0.026     5.406    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_39_n_0
    SLICE_X121Y246       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     5.458 f  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_45/CO[0]
                         net (fo=6, routed)           0.389     5.846    u_eth_frame_tx/tx_udp/udp_checkpayload/p_2_out[16]
    SLICE_X123Y244       LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.052     5.898 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_43/O
                         net (fo=6, routed)           0.108     6.006    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_43_n_0
    SLICE_X123Y244       LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.088     6.094 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_40/O
                         net (fo=5, routed)           0.090     6.184    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_40_n_0
    SLICE_X124Y245       LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.110     6.294 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_23/O
                         net (fo=1, routed)           0.280     6.574    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_7_13/DID
    SLICE_X123Y247       RAMD64E                                      r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_7_13/RAMD/I
  -------------------------------------------------------------------    -------------------

                         (clock tx_axis_aclk rise edge)
                                                      6.400     6.400 r  
    BA9                                               0.000     6.400 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     6.400    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.407     6.807 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.807    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.807 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     7.094    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.118 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        1.100     8.218    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_7_13/WCLK
    SLICE_X123Y247       RAMD64E                                      r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_7_13/RAMD/CLK
                         clock pessimism              0.306     8.525    
                         clock uncertainty           -0.035     8.489    
    SLICE_X123Y247       RAMD64E (Setup_D6LUT_SLICEM_CLK_I)
                                                     -0.058     8.431    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_7_13/RAMD
  -------------------------------------------------------------------
                         required time                          8.431    
                         arrival time                          -6.574    
  -------------------------------------------------------------------
                         slack                                  1.858    

Slack (MET) :             1.889ns  (required time - arrival time)
  Source:                 u_eth_frame_tx/tx_udp/checksum_payload1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_7_13/RAMF/I
                            (rising edge-triggered cell RAMD64E clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_axis_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_axis_aclk rise@6.400ns - tx_axis_aclk rise@0.000ns)
  Data Path Delay:        4.322ns  (logic 1.673ns (38.706%)  route 2.649ns (61.294%))
  Logic Levels:           15  (CARRY8=9 LUT2=3 LUT6=3)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.818ns = ( 8.218 - 6.400 ) 
    Source Clock Delay      (SCD):    2.221ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.211ns (routing 0.170ns, distribution 1.041ns)
  Clock Net Delay (Destination): 1.100ns (routing 0.155ns, distribution 0.945ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.659     0.659 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.659    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.982    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.010 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        1.211     2.221    u_eth_frame_tx/tx_udp/tx_axis_aclk_IBUF_BUFG
    SLICE_X119Y239       FDRE                                         r  u_eth_frame_tx/tx_udp/checksum_payload1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y239       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.300 r  u_eth_frame_tx/tx_udp/checksum_payload1_reg[0]/Q
                         net (fo=1, routed)           0.329     2.629    u_eth_frame_tx/tx_udp/checksum_payload1_reg_n_0_[0]
    SLICE_X122Y238       LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.090     2.719 r  u_eth_frame_tx/tx_udp/xpm_fifo_sync_inst_i_104/O
                         net (fo=1, routed)           0.009     2.728    u_eth_frame_tx/tx_udp/udp_checkpayload/S[0]
    SLICE_X122Y238       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     2.918 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_87/CO[7]
                         net (fo=1, routed)           0.026     2.944    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_87_n_0
    SLICE_X122Y239       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     3.020 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_86/O[1]
                         net (fo=1, routed)           0.382     3.402    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_86_n_14
    SLICE_X122Y243       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.233     3.635 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_67/O[5]
                         net (fo=2, routed)           0.516     4.151    u_eth_frame_tx/tx_udp/udp_checkpayload/checksum_gen_return0_in[13]
    SLICE_X120Y242       CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.083     4.234 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_64/CO[7]
                         net (fo=1, routed)           0.026     4.260    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_64_n_0
    SLICE_X120Y243       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.312 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_85/CO[0]
                         net (fo=1, routed)           0.179     4.491    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_85_n_7
    SLICE_X121Y242       LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.125     4.616 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_66/O
                         net (fo=1, routed)           0.013     4.629    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_66_n_0
    SLICE_X121Y242       CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     4.821 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_55/CO[7]
                         net (fo=1, routed)           0.026     4.847    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_55_n_0
    SLICE_X121Y243       CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     4.963 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_46/O[5]
                         net (fo=2, routed)           0.185     5.148    u_eth_frame_tx/tx_udp/checksum_gen_return[13]
    SLICE_X121Y245       LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     5.199 r  u_eth_frame_tx/tx_udp/xpm_fifo_sync_inst_i_49/O
                         net (fo=1, routed)           0.022     5.221    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_25_0[5]
    SLICE_X121Y245       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     5.380 f  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_39/CO[7]
                         net (fo=1, routed)           0.026     5.406    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_39_n_0
    SLICE_X121Y246       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     5.458 f  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_45/CO[0]
                         net (fo=6, routed)           0.389     5.846    u_eth_frame_tx/tx_udp/udp_checkpayload/p_2_out[16]
    SLICE_X123Y244       LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.052     5.898 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_43/O
                         net (fo=6, routed)           0.108     6.006    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_43_n_0
    SLICE_X123Y244       LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.088     6.094 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_40/O
                         net (fo=5, routed)           0.145     6.239    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_40_n_0
    SLICE_X124Y245       LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.035     6.274 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_21/O
                         net (fo=1, routed)           0.269     6.543    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_7_13/DIF
    SLICE_X123Y247       RAMD64E                                      r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_7_13/RAMF/I
  -------------------------------------------------------------------    -------------------

                         (clock tx_axis_aclk rise edge)
                                                      6.400     6.400 r  
    BA9                                               0.000     6.400 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     6.400    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.407     6.807 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.807    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.807 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     7.094    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.118 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        1.100     8.218    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_7_13/WCLK
    SLICE_X123Y247       RAMD64E                                      r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_7_13/RAMF/CLK
                         clock pessimism              0.306     8.525    
                         clock uncertainty           -0.035     8.489    
    SLICE_X123Y247       RAMD64E (Setup_F6LUT_SLICEM_CLK_I)
                                                     -0.057     8.432    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_7_13/RAMF
  -------------------------------------------------------------------
                         required time                          8.432    
                         arrival time                          -6.543    
  -------------------------------------------------------------------
                         slack                                  1.889    

Slack (MET) :             1.905ns  (required time - arrival time)
  Source:                 u_eth_frame_tx/tx_udp/checksum_payload1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_axis_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_axis_aclk rise@6.400ns - tx_axis_aclk rise@0.000ns)
  Data Path Delay:        4.307ns  (logic 1.726ns (40.078%)  route 2.581ns (59.922%))
  Logic Levels:           16  (CARRY8=9 LUT2=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.817ns = ( 8.217 - 6.400 ) 
    Source Clock Delay      (SCD):    2.221ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.211ns (routing 0.170ns, distribution 1.041ns)
  Clock Net Delay (Destination): 1.099ns (routing 0.155ns, distribution 0.944ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.659     0.659 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.659    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.982    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.010 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        1.211     2.221    u_eth_frame_tx/tx_udp/tx_axis_aclk_IBUF_BUFG
    SLICE_X119Y239       FDRE                                         r  u_eth_frame_tx/tx_udp/checksum_payload1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y239       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.300 r  u_eth_frame_tx/tx_udp/checksum_payload1_reg[0]/Q
                         net (fo=1, routed)           0.329     2.629    u_eth_frame_tx/tx_udp/checksum_payload1_reg_n_0_[0]
    SLICE_X122Y238       LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.090     2.719 r  u_eth_frame_tx/tx_udp/xpm_fifo_sync_inst_i_104/O
                         net (fo=1, routed)           0.009     2.728    u_eth_frame_tx/tx_udp/udp_checkpayload/S[0]
    SLICE_X122Y238       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     2.918 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_87/CO[7]
                         net (fo=1, routed)           0.026     2.944    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_87_n_0
    SLICE_X122Y239       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     3.020 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_86/O[1]
                         net (fo=1, routed)           0.382     3.402    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_86_n_14
    SLICE_X122Y243       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.233     3.635 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_67/O[5]
                         net (fo=2, routed)           0.516     4.151    u_eth_frame_tx/tx_udp/udp_checkpayload/checksum_gen_return0_in[13]
    SLICE_X120Y242       CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.083     4.234 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_64/CO[7]
                         net (fo=1, routed)           0.026     4.260    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_64_n_0
    SLICE_X120Y243       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.312 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_85/CO[0]
                         net (fo=1, routed)           0.179     4.491    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_85_n_7
    SLICE_X121Y242       LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.125     4.616 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_66/O
                         net (fo=1, routed)           0.013     4.629    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_66_n_0
    SLICE_X121Y242       CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     4.821 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_55/CO[7]
                         net (fo=1, routed)           0.026     4.847    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_55_n_0
    SLICE_X121Y243       CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     4.963 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_46/O[5]
                         net (fo=2, routed)           0.185     5.148    u_eth_frame_tx/tx_udp/checksum_gen_return[13]
    SLICE_X121Y245       LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     5.199 r  u_eth_frame_tx/tx_udp/xpm_fifo_sync_inst_i_49/O
                         net (fo=1, routed)           0.022     5.221    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_25_0[5]
    SLICE_X121Y245       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     5.380 f  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_39/CO[7]
                         net (fo=1, routed)           0.026     5.406    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_39_n_0
    SLICE_X121Y246       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     5.458 f  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_45/CO[0]
                         net (fo=6, routed)           0.389     5.846    u_eth_frame_tx/tx_udp/udp_checkpayload/p_2_out[16]
    SLICE_X123Y244       LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.052     5.898 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_43/O
                         net (fo=6, routed)           0.108     6.006    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_43_n_0
    SLICE_X123Y244       LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.088     6.094 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_40/O
                         net (fo=5, routed)           0.092     6.185    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_40_n_0
    SLICE_X123Y245       LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.037     6.222 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_38/O
                         net (fo=2, routed)           0.086     6.308    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_38_n_0
    SLICE_X123Y245       LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051     6.359 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_18/O
                         net (fo=1, routed)           0.168     6.527    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20/DIB
    SLICE_X123Y250       RAMD64E                                      r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock tx_axis_aclk rise edge)
                                                      6.400     6.400 r  
    BA9                                               0.000     6.400 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     6.400    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.407     6.807 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.807    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.807 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     7.094    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.118 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        1.099     8.217    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20/WCLK
    SLICE_X123Y250       RAMD64E                                      r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20/RAMB/CLK
                         clock pessimism              0.306     8.524    
                         clock uncertainty           -0.035     8.488    
    SLICE_X123Y250       RAMD64E (Setup_B6LUT_SLICEM_CLK_I)
                                                     -0.056     8.432    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20/RAMB
  -------------------------------------------------------------------
                         required time                          8.432    
                         arrival time                          -6.527    
  -------------------------------------------------------------------
                         slack                                  1.905    

Slack (MET) :             1.934ns  (required time - arrival time)
  Source:                 u_eth_frame_tx/tx_udp/checksum_payload1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_7_13/RAME/I
                            (rising edge-triggered cell RAMD64E clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_axis_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_axis_aclk rise@6.400ns - tx_axis_aclk rise@0.000ns)
  Data Path Delay:        4.278ns  (logic 1.737ns (40.602%)  route 2.541ns (59.398%))
  Logic Levels:           15  (CARRY8=9 LUT2=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.818ns = ( 8.218 - 6.400 ) 
    Source Clock Delay      (SCD):    2.221ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.211ns (routing 0.170ns, distribution 1.041ns)
  Clock Net Delay (Destination): 1.100ns (routing 0.155ns, distribution 0.945ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.659     0.659 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.659    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.982    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.010 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        1.211     2.221    u_eth_frame_tx/tx_udp/tx_axis_aclk_IBUF_BUFG
    SLICE_X119Y239       FDRE                                         r  u_eth_frame_tx/tx_udp/checksum_payload1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y239       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.300 r  u_eth_frame_tx/tx_udp/checksum_payload1_reg[0]/Q
                         net (fo=1, routed)           0.329     2.629    u_eth_frame_tx/tx_udp/checksum_payload1_reg_n_0_[0]
    SLICE_X122Y238       LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.090     2.719 r  u_eth_frame_tx/tx_udp/xpm_fifo_sync_inst_i_104/O
                         net (fo=1, routed)           0.009     2.728    u_eth_frame_tx/tx_udp/udp_checkpayload/S[0]
    SLICE_X122Y238       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     2.918 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_87/CO[7]
                         net (fo=1, routed)           0.026     2.944    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_87_n_0
    SLICE_X122Y239       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     3.020 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_86/O[1]
                         net (fo=1, routed)           0.382     3.402    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_86_n_14
    SLICE_X122Y243       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.233     3.635 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_67/O[5]
                         net (fo=2, routed)           0.516     4.151    u_eth_frame_tx/tx_udp/udp_checkpayload/checksum_gen_return0_in[13]
    SLICE_X120Y242       CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.083     4.234 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_64/CO[7]
                         net (fo=1, routed)           0.026     4.260    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_64_n_0
    SLICE_X120Y243       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.312 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_85/CO[0]
                         net (fo=1, routed)           0.179     4.491    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_85_n_7
    SLICE_X121Y242       LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.125     4.616 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_66/O
                         net (fo=1, routed)           0.013     4.629    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_66_n_0
    SLICE_X121Y242       CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     4.821 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_55/CO[7]
                         net (fo=1, routed)           0.026     4.847    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_55_n_0
    SLICE_X121Y243       CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     4.963 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_46/O[5]
                         net (fo=2, routed)           0.185     5.148    u_eth_frame_tx/tx_udp/checksum_gen_return[13]
    SLICE_X121Y245       LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     5.199 r  u_eth_frame_tx/tx_udp/xpm_fifo_sync_inst_i_49/O
                         net (fo=1, routed)           0.022     5.221    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_25_0[5]
    SLICE_X121Y245       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     5.380 f  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_39/CO[7]
                         net (fo=1, routed)           0.026     5.406    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_39_n_0
    SLICE_X121Y246       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     5.458 f  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_45/CO[0]
                         net (fo=6, routed)           0.389     5.846    u_eth_frame_tx/tx_udp/udp_checkpayload/p_2_out[16]
    SLICE_X123Y244       LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.052     5.898 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_43/O
                         net (fo=6, routed)           0.108     6.006    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_43_n_0
    SLICE_X123Y244       LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.088     6.094 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_40/O
                         net (fo=5, routed)           0.090     6.184    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_40_n_0
    SLICE_X124Y245       LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     6.283 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_22/O
                         net (fo=1, routed)           0.216     6.499    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_7_13/DIE
    SLICE_X123Y247       RAMD64E                                      r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_7_13/RAME/I
  -------------------------------------------------------------------    -------------------

                         (clock tx_axis_aclk rise edge)
                                                      6.400     6.400 r  
    BA9                                               0.000     6.400 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     6.400    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.407     6.807 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.807    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.807 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     7.094    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.118 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        1.100     8.218    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_7_13/WCLK
    SLICE_X123Y247       RAMD64E                                      r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_7_13/RAME/CLK
                         clock pessimism              0.306     8.525    
                         clock uncertainty           -0.035     8.489    
    SLICE_X123Y247       RAMD64E (Setup_E6LUT_SLICEM_CLK_I)
                                                     -0.057     8.432    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_7_13/RAME
  -------------------------------------------------------------------
                         required time                          8.432    
                         arrival time                          -6.499    
  -------------------------------------------------------------------
                         slack                                  1.934    

Slack (MET) :             2.009ns  (required time - arrival time)
  Source:                 u_eth_frame_tx/tx_udp/checksum_payload1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_7_13/RAMG/I
                            (rising edge-triggered cell RAMD64E clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_axis_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_axis_aclk rise@6.400ns - tx_axis_aclk rise@0.000ns)
  Data Path Delay:        4.203ns  (logic 1.673ns (39.802%)  route 2.530ns (60.198%))
  Logic Levels:           15  (CARRY8=9 LUT2=3 LUT6=3)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.818ns = ( 8.218 - 6.400 ) 
    Source Clock Delay      (SCD):    2.221ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.211ns (routing 0.170ns, distribution 1.041ns)
  Clock Net Delay (Destination): 1.100ns (routing 0.155ns, distribution 0.945ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.659     0.659 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.659    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.982    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.010 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        1.211     2.221    u_eth_frame_tx/tx_udp/tx_axis_aclk_IBUF_BUFG
    SLICE_X119Y239       FDRE                                         r  u_eth_frame_tx/tx_udp/checksum_payload1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y239       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.300 r  u_eth_frame_tx/tx_udp/checksum_payload1_reg[0]/Q
                         net (fo=1, routed)           0.329     2.629    u_eth_frame_tx/tx_udp/checksum_payload1_reg_n_0_[0]
    SLICE_X122Y238       LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.090     2.719 r  u_eth_frame_tx/tx_udp/xpm_fifo_sync_inst_i_104/O
                         net (fo=1, routed)           0.009     2.728    u_eth_frame_tx/tx_udp/udp_checkpayload/S[0]
    SLICE_X122Y238       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     2.918 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_87/CO[7]
                         net (fo=1, routed)           0.026     2.944    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_87_n_0
    SLICE_X122Y239       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     3.020 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_86/O[1]
                         net (fo=1, routed)           0.382     3.402    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_86_n_14
    SLICE_X122Y243       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.233     3.635 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_67/O[5]
                         net (fo=2, routed)           0.516     4.151    u_eth_frame_tx/tx_udp/udp_checkpayload/checksum_gen_return0_in[13]
    SLICE_X120Y242       CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.083     4.234 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_64/CO[7]
                         net (fo=1, routed)           0.026     4.260    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_64_n_0
    SLICE_X120Y243       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.312 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_85/CO[0]
                         net (fo=1, routed)           0.179     4.491    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_85_n_7
    SLICE_X121Y242       LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.125     4.616 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_66/O
                         net (fo=1, routed)           0.013     4.629    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_66_n_0
    SLICE_X121Y242       CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     4.821 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_55/CO[7]
                         net (fo=1, routed)           0.026     4.847    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_55_n_0
    SLICE_X121Y243       CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     4.963 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_46/O[5]
                         net (fo=2, routed)           0.185     5.148    u_eth_frame_tx/tx_udp/checksum_gen_return[13]
    SLICE_X121Y245       LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     5.199 r  u_eth_frame_tx/tx_udp/xpm_fifo_sync_inst_i_49/O
                         net (fo=1, routed)           0.022     5.221    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_25_0[5]
    SLICE_X121Y245       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     5.380 f  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_39/CO[7]
                         net (fo=1, routed)           0.026     5.406    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_39_n_0
    SLICE_X121Y246       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     5.458 f  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_45/CO[0]
                         net (fo=6, routed)           0.389     5.846    u_eth_frame_tx/tx_udp/udp_checkpayload/p_2_out[16]
    SLICE_X123Y244       LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.052     5.898 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_43/O
                         net (fo=6, routed)           0.108     6.006    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_43_n_0
    SLICE_X123Y244       LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.088     6.094 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_40/O
                         net (fo=5, routed)           0.143     6.237    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_40_n_0
    SLICE_X124Y245       LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035     6.272 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_20/O
                         net (fo=1, routed)           0.152     6.424    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_7_13/DIG
    SLICE_X123Y247       RAMD64E                                      r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_7_13/RAMG/I
  -------------------------------------------------------------------    -------------------

                         (clock tx_axis_aclk rise edge)
                                                      6.400     6.400 r  
    BA9                                               0.000     6.400 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     6.400    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.407     6.807 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.807    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.807 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     7.094    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.118 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        1.100     8.218    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_7_13/WCLK
    SLICE_X123Y247       RAMD64E                                      r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_7_13/RAMG/CLK
                         clock pessimism              0.306     8.525    
                         clock uncertainty           -0.035     8.489    
    SLICE_X123Y247       RAMD64E (Setup_G6LUT_SLICEM_CLK_I)
                                                     -0.056     8.433    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_7_13/RAMG
  -------------------------------------------------------------------
                         required time                          8.433    
                         arrival time                          -6.424    
  -------------------------------------------------------------------
                         slack                                  2.009    

Slack (MET) :             2.028ns  (required time - arrival time)
  Source:                 u_eth_frame_tx/tx_udp/checksum_payload1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6/RAMG/I
                            (rising edge-triggered cell RAMD64E clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_axis_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_axis_aclk rise@6.400ns - tx_axis_aclk rise@0.000ns)
  Data Path Delay:        4.185ns  (logic 1.673ns (39.979%)  route 2.512ns (60.021%))
  Logic Levels:           14  (CARRY8=9 LUT2=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.818ns = ( 8.218 - 6.400 ) 
    Source Clock Delay      (SCD):    2.221ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.211ns (routing 0.170ns, distribution 1.041ns)
  Clock Net Delay (Destination): 1.100ns (routing 0.155ns, distribution 0.945ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.659     0.659 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.659    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.982    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.010 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        1.211     2.221    u_eth_frame_tx/tx_udp/tx_axis_aclk_IBUF_BUFG
    SLICE_X119Y239       FDRE                                         r  u_eth_frame_tx/tx_udp/checksum_payload1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y239       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.300 r  u_eth_frame_tx/tx_udp/checksum_payload1_reg[0]/Q
                         net (fo=1, routed)           0.329     2.629    u_eth_frame_tx/tx_udp/checksum_payload1_reg_n_0_[0]
    SLICE_X122Y238       LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.090     2.719 r  u_eth_frame_tx/tx_udp/xpm_fifo_sync_inst_i_104/O
                         net (fo=1, routed)           0.009     2.728    u_eth_frame_tx/tx_udp/udp_checkpayload/S[0]
    SLICE_X122Y238       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     2.918 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_87/CO[7]
                         net (fo=1, routed)           0.026     2.944    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_87_n_0
    SLICE_X122Y239       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     3.020 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_86/O[1]
                         net (fo=1, routed)           0.382     3.402    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_86_n_14
    SLICE_X122Y243       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.233     3.635 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_67/O[5]
                         net (fo=2, routed)           0.516     4.151    u_eth_frame_tx/tx_udp/udp_checkpayload/checksum_gen_return0_in[13]
    SLICE_X120Y242       CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.083     4.234 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_64/CO[7]
                         net (fo=1, routed)           0.026     4.260    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_64_n_0
    SLICE_X120Y243       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.312 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_85/CO[0]
                         net (fo=1, routed)           0.179     4.491    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_85_n_7
    SLICE_X121Y242       LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.125     4.616 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_66/O
                         net (fo=1, routed)           0.013     4.629    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_66_n_0
    SLICE_X121Y242       CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     4.821 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_55/CO[7]
                         net (fo=1, routed)           0.026     4.847    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_55_n_0
    SLICE_X121Y243       CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     4.963 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_46/O[5]
                         net (fo=2, routed)           0.185     5.148    u_eth_frame_tx/tx_udp/checksum_gen_return[13]
    SLICE_X121Y245       LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     5.199 r  u_eth_frame_tx/tx_udp/xpm_fifo_sync_inst_i_49/O
                         net (fo=1, routed)           0.022     5.221    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_25_0[5]
    SLICE_X121Y245       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     5.380 f  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_39/CO[7]
                         net (fo=1, routed)           0.026     5.406    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_39_n_0
    SLICE_X121Y246       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     5.458 f  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_45/CO[0]
                         net (fo=6, routed)           0.389     5.846    u_eth_frame_tx/tx_udp/udp_checkpayload/p_2_out[16]
    SLICE_X123Y244       LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.052     5.898 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_43/O
                         net (fo=6, routed)           0.114     6.013    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_43_n_0
    SLICE_X123Y244       LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.123     6.136 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_27/O
                         net (fo=1, routed)           0.270     6.406    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6/DIG
    SLICE_X123Y246       RAMD64E                                      r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6/RAMG/I
  -------------------------------------------------------------------    -------------------

                         (clock tx_axis_aclk rise edge)
                                                      6.400     6.400 r  
    BA9                                               0.000     6.400 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     6.400    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.407     6.807 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.807    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.807 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     7.094    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.118 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        1.100     8.218    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6/WCLK
    SLICE_X123Y246       RAMD64E                                      r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6/RAMG/CLK
                         clock pessimism              0.306     8.525    
                         clock uncertainty           -0.035     8.489    
    SLICE_X123Y246       RAMD64E (Setup_G6LUT_SLICEM_CLK_I)
                                                     -0.056     8.433    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6/RAMG
  -------------------------------------------------------------------
                         required time                          8.433    
                         arrival time                          -6.406    
  -------------------------------------------------------------------
                         slack                                  2.028    

Slack (MET) :             2.112ns  (required time - arrival time)
  Source:                 u_eth_frame_tx/tx_udp/checksum_payload1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_7_13/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_axis_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_axis_aclk rise@6.400ns - tx_axis_aclk rise@0.000ns)
  Data Path Delay:        4.100ns  (logic 1.684ns (41.069%)  route 2.416ns (58.931%))
  Logic Levels:           15  (CARRY8=9 LUT2=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.818ns = ( 8.218 - 6.400 ) 
    Source Clock Delay      (SCD):    2.221ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.211ns (routing 0.170ns, distribution 1.041ns)
  Clock Net Delay (Destination): 1.100ns (routing 0.155ns, distribution 0.945ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.659     0.659 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.659    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.982    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.010 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        1.211     2.221    u_eth_frame_tx/tx_udp/tx_axis_aclk_IBUF_BUFG
    SLICE_X119Y239       FDRE                                         r  u_eth_frame_tx/tx_udp/checksum_payload1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y239       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.300 r  u_eth_frame_tx/tx_udp/checksum_payload1_reg[0]/Q
                         net (fo=1, routed)           0.329     2.629    u_eth_frame_tx/tx_udp/checksum_payload1_reg_n_0_[0]
    SLICE_X122Y238       LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.090     2.719 r  u_eth_frame_tx/tx_udp/xpm_fifo_sync_inst_i_104/O
                         net (fo=1, routed)           0.009     2.728    u_eth_frame_tx/tx_udp/udp_checkpayload/S[0]
    SLICE_X122Y238       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     2.918 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_87/CO[7]
                         net (fo=1, routed)           0.026     2.944    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_87_n_0
    SLICE_X122Y239       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     3.020 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_86/O[1]
                         net (fo=1, routed)           0.382     3.402    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_86_n_14
    SLICE_X122Y243       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.233     3.635 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_67/O[5]
                         net (fo=2, routed)           0.516     4.151    u_eth_frame_tx/tx_udp/udp_checkpayload/checksum_gen_return0_in[13]
    SLICE_X120Y242       CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.083     4.234 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_64/CO[7]
                         net (fo=1, routed)           0.026     4.260    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_64_n_0
    SLICE_X120Y243       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.312 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_85/CO[0]
                         net (fo=1, routed)           0.179     4.491    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_85_n_7
    SLICE_X121Y242       LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.125     4.616 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_66/O
                         net (fo=1, routed)           0.013     4.629    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_66_n_0
    SLICE_X121Y242       CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     4.821 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_55/CO[7]
                         net (fo=1, routed)           0.026     4.847    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_55_n_0
    SLICE_X121Y243       CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     4.963 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_46/O[5]
                         net (fo=2, routed)           0.185     5.148    u_eth_frame_tx/tx_udp/checksum_gen_return[13]
    SLICE_X121Y245       LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     5.199 r  u_eth_frame_tx/tx_udp/xpm_fifo_sync_inst_i_49/O
                         net (fo=1, routed)           0.022     5.221    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_25_0[5]
    SLICE_X121Y245       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     5.380 f  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_39/CO[7]
                         net (fo=1, routed)           0.026     5.406    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_39_n_0
    SLICE_X121Y246       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     5.458 f  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_45/CO[0]
                         net (fo=6, routed)           0.389     5.846    u_eth_frame_tx/tx_udp/udp_checkpayload/p_2_out[16]
    SLICE_X123Y244       LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.052     5.898 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_43/O
                         net (fo=6, routed)           0.048     5.946    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_43_n_0
    SLICE_X123Y244       LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.037     5.983 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_41/O
                         net (fo=1, routed)           0.044     6.027    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_41_n_0
    SLICE_X123Y244       LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.097     6.124 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_24/O
                         net (fo=1, routed)           0.197     6.321    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_7_13/DIC
    SLICE_X123Y247       RAMD64E                                      r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_7_13/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock tx_axis_aclk rise edge)
                                                      6.400     6.400 r  
    BA9                                               0.000     6.400 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     6.400    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.407     6.807 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.807    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.807 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     7.094    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.118 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        1.100     8.218    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_7_13/WCLK
    SLICE_X123Y247       RAMD64E                                      r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_7_13/RAMC/CLK
                         clock pessimism              0.306     8.525    
                         clock uncertainty           -0.035     8.489    
    SLICE_X123Y247       RAMD64E (Setup_C6LUT_SLICEM_CLK_I)
                                                     -0.056     8.433    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_7_13/RAMC
  -------------------------------------------------------------------
                         required time                          8.433    
                         arrival time                          -6.321    
  -------------------------------------------------------------------
                         slack                                  2.112    

Slack (MET) :             2.129ns  (required time - arrival time)
  Source:                 u_eth_frame_tx/tx_udp/checksum_payload1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6/RAMF/I
                            (rising edge-triggered cell RAMD64E clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_axis_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_axis_aclk rise@6.400ns - tx_axis_aclk rise@0.000ns)
  Data Path Delay:        4.083ns  (logic 1.687ns (41.320%)  route 2.396ns (58.680%))
  Logic Levels:           14  (CARRY8=9 LUT2=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.818ns = ( 8.218 - 6.400 ) 
    Source Clock Delay      (SCD):    2.221ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.211ns (routing 0.170ns, distribution 1.041ns)
  Clock Net Delay (Destination): 1.100ns (routing 0.155ns, distribution 0.945ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.659     0.659 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.659    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.982    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.010 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        1.211     2.221    u_eth_frame_tx/tx_udp/tx_axis_aclk_IBUF_BUFG
    SLICE_X119Y239       FDRE                                         r  u_eth_frame_tx/tx_udp/checksum_payload1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y239       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.300 r  u_eth_frame_tx/tx_udp/checksum_payload1_reg[0]/Q
                         net (fo=1, routed)           0.329     2.629    u_eth_frame_tx/tx_udp/checksum_payload1_reg_n_0_[0]
    SLICE_X122Y238       LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.090     2.719 r  u_eth_frame_tx/tx_udp/xpm_fifo_sync_inst_i_104/O
                         net (fo=1, routed)           0.009     2.728    u_eth_frame_tx/tx_udp/udp_checkpayload/S[0]
    SLICE_X122Y238       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     2.918 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_87/CO[7]
                         net (fo=1, routed)           0.026     2.944    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_87_n_0
    SLICE_X122Y239       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     3.020 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_86/O[1]
                         net (fo=1, routed)           0.382     3.402    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_86_n_14
    SLICE_X122Y243       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.233     3.635 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_67/O[5]
                         net (fo=2, routed)           0.516     4.151    u_eth_frame_tx/tx_udp/udp_checkpayload/checksum_gen_return0_in[13]
    SLICE_X120Y242       CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.083     4.234 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_64/CO[7]
                         net (fo=1, routed)           0.026     4.260    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_64_n_0
    SLICE_X120Y243       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.312 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_85/CO[0]
                         net (fo=1, routed)           0.179     4.491    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_85_n_7
    SLICE_X121Y242       LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.125     4.616 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_66/O
                         net (fo=1, routed)           0.013     4.629    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_66_n_0
    SLICE_X121Y242       CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     4.821 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_55/CO[7]
                         net (fo=1, routed)           0.026     4.847    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_55_n_0
    SLICE_X121Y243       CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     4.963 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_46/O[5]
                         net (fo=2, routed)           0.185     5.148    u_eth_frame_tx/tx_udp/checksum_gen_return[13]
    SLICE_X121Y245       LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     5.199 r  u_eth_frame_tx/tx_udp/xpm_fifo_sync_inst_i_49/O
                         net (fo=1, routed)           0.022     5.221    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_25_0[5]
    SLICE_X121Y245       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     5.380 f  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_39/CO[7]
                         net (fo=1, routed)           0.026     5.406    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_39_n_0
    SLICE_X121Y246       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     5.458 f  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_45/CO[0]
                         net (fo=6, routed)           0.389     5.846    u_eth_frame_tx/tx_udp/udp_checkpayload/p_2_out[16]
    SLICE_X123Y244       LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.052     5.898 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_43/O
                         net (fo=6, routed)           0.114     6.013    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_43_n_0
    SLICE_X123Y244       LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.137     6.150 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_28/O
                         net (fo=1, routed)           0.154     6.304    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6/DIF
    SLICE_X123Y246       RAMD64E                                      r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6/RAMF/I
  -------------------------------------------------------------------    -------------------

                         (clock tx_axis_aclk rise edge)
                                                      6.400     6.400 r  
    BA9                                               0.000     6.400 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     6.400    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.407     6.807 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.807    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.807 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     7.094    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.118 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        1.100     8.218    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6/WCLK
    SLICE_X123Y246       RAMD64E                                      r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6/RAMF/CLK
                         clock pessimism              0.306     8.525    
                         clock uncertainty           -0.035     8.489    
    SLICE_X123Y246       RAMD64E (Setup_F6LUT_SLICEM_CLK_I)
                                                     -0.057     8.432    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6/RAMF
  -------------------------------------------------------------------
                         required time                          8.432    
                         arrival time                          -6.304    
  -------------------------------------------------------------------
                         slack                                  2.129    

Slack (MET) :             2.150ns  (required time - arrival time)
  Source:                 u_eth_frame_tx/tx_udp/checksum_payload1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_7_13/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_axis_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_axis_aclk rise@6.400ns - tx_axis_aclk rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 1.602ns (39.432%)  route 2.461ns (60.568%))
  Logic Levels:           14  (CARRY8=9 LUT2=3 LUT6=2)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.818ns = ( 8.218 - 6.400 ) 
    Source Clock Delay      (SCD):    2.221ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.211ns (routing 0.170ns, distribution 1.041ns)
  Clock Net Delay (Destination): 1.100ns (routing 0.155ns, distribution 0.945ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.659     0.659 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.659    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.982    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.010 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        1.211     2.221    u_eth_frame_tx/tx_udp/tx_axis_aclk_IBUF_BUFG
    SLICE_X119Y239       FDRE                                         r  u_eth_frame_tx/tx_udp/checksum_payload1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y239       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.300 r  u_eth_frame_tx/tx_udp/checksum_payload1_reg[0]/Q
                         net (fo=1, routed)           0.329     2.629    u_eth_frame_tx/tx_udp/checksum_payload1_reg_n_0_[0]
    SLICE_X122Y238       LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.090     2.719 r  u_eth_frame_tx/tx_udp/xpm_fifo_sync_inst_i_104/O
                         net (fo=1, routed)           0.009     2.728    u_eth_frame_tx/tx_udp/udp_checkpayload/S[0]
    SLICE_X122Y238       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     2.918 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_87/CO[7]
                         net (fo=1, routed)           0.026     2.944    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_87_n_0
    SLICE_X122Y239       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     3.020 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_86/O[1]
                         net (fo=1, routed)           0.382     3.402    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_86_n_14
    SLICE_X122Y243       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.233     3.635 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_67/O[5]
                         net (fo=2, routed)           0.516     4.151    u_eth_frame_tx/tx_udp/udp_checkpayload/checksum_gen_return0_in[13]
    SLICE_X120Y242       CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.083     4.234 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_64/CO[7]
                         net (fo=1, routed)           0.026     4.260    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_64_n_0
    SLICE_X120Y243       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.312 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_85/CO[0]
                         net (fo=1, routed)           0.179     4.491    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_85_n_7
    SLICE_X121Y242       LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.125     4.616 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_66/O
                         net (fo=1, routed)           0.013     4.629    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_66_n_0
    SLICE_X121Y242       CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     4.821 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_55/CO[7]
                         net (fo=1, routed)           0.026     4.847    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_55_n_0
    SLICE_X121Y243       CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     4.963 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_46/O[5]
                         net (fo=2, routed)           0.185     5.148    u_eth_frame_tx/tx_udp/checksum_gen_return[13]
    SLICE_X121Y245       LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     5.199 r  u_eth_frame_tx/tx_udp/xpm_fifo_sync_inst_i_49/O
                         net (fo=1, routed)           0.022     5.221    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_25_0[5]
    SLICE_X121Y245       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     5.380 f  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_39/CO[7]
                         net (fo=1, routed)           0.026     5.406    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_39_n_0
    SLICE_X121Y246       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     5.458 f  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_45/CO[0]
                         net (fo=6, routed)           0.389     5.846    u_eth_frame_tx/tx_udp/udp_checkpayload/p_2_out[16]
    SLICE_X123Y244       LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.052     5.898 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_43/O
                         net (fo=6, routed)           0.106     6.005    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_43_n_0
    SLICE_X123Y244       LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.052     6.057 r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst_i_26/O
                         net (fo=1, routed)           0.227     6.284    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_7_13/DIA
    SLICE_X123Y247       RAMD64E                                      r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_7_13/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock tx_axis_aclk rise edge)
                                                      6.400     6.400 r  
    BA9                                               0.000     6.400 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     6.400    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.407     6.807 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.807    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.807 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     7.094    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.118 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        1.100     8.218    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_7_13/WCLK
    SLICE_X123Y247       RAMD64E                                      r  u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_7_13/RAMA/CLK
                         clock pessimism              0.306     8.525    
                         clock uncertainty           -0.035     8.489    
    SLICE_X123Y247       RAMD64E (Setup_A6LUT_SLICEM_CLK_I)
                                                     -0.056     8.433    u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_7_13/RAMA
  -------------------------------------------------------------------
                         required time                          8.433    
                         arrival time                          -6.284    
  -------------------------------------------------------------------
                         slack                                  2.150    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 u_eth_frame_tx/tx_ip/ip_stream_inst/stream_data_fifo/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/RSTREGB
                            (rising edge-triggered cell RAMB36E2 clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_axis_aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (tx_axis_aclk rise@0.000ns - tx_axis_aclk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.058ns (22.318%)  route 0.202ns (77.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.295ns
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Net Delay (Source):      1.022ns (routing 0.155ns, distribution 0.867ns)
  Clock Net Delay (Destination): 1.285ns (routing 0.170ns, distribution 1.115ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.407     0.407 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.407    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.407 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.694    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.718 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        1.022     1.740    u_eth_frame_tx/tx_ip/ip_stream_inst/stream_data_fifo/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X115Y240       FDSE                                         r  u_eth_frame_tx/tx_ip/ip_stream_inst/stream_data_fifo/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y240       FDSE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     1.798 r  u_eth_frame_tx/tx_ip/ip_stream_inst/stream_data_fifo/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]/Q
                         net (fo=3, routed)           0.202     2.000    u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Q[0]_alias
    RAMB36_X8Y47         RAMB36E2                                     r  u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/RSTREGB
  -------------------------------------------------------------------    -------------------

                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.659     0.659 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.659    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.982    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.010 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        1.285     2.295    u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X8Y47         RAMB36E2                                     r  u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/CLKBWRCLK
                         clock pessimism             -0.306     1.988    
    RAMB36_X8Y47         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_RSTREGB)
                                                     -0.012     1.976    u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 u_eth_frame_tx/tx_ip/ip_send/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_eth_frame_tx/tx_ip/ip_send/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_axis_aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (tx_axis_aclk rise@0.000ns - tx_axis_aclk rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.081ns (48.065%)  route 0.088ns (51.935%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.177ns
    Source Clock Delay      (SCD):    1.733ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Net Delay (Source):      1.015ns (routing 0.155ns, distribution 0.860ns)
  Clock Net Delay (Destination): 1.167ns (routing 0.170ns, distribution 0.997ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.407     0.407 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.407    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.407 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.694    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.718 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        1.015     1.733    u_eth_frame_tx/tx_ip/ip_send/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/wr_clk
    SLICE_X116Y273       FDRE                                         r  u_eth_frame_tx/tx_ip/ip_send/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y273       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     1.791 r  u_eth_frame_tx/tx_ip/ip_send/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[5]/Q
                         net (fo=7, routed)           0.066     1.857    u_eth_frame_tx/tx_ip/ip_send/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/Q[5]
    SLICE_X115Y273       LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.023     1.880 r  u_eth_frame_tx/tx_ip/ip_send/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i[6]_i_1__2/O
                         net (fo=1, routed)           0.022     1.902    u_eth_frame_tx/tx_ip/ip_send/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i[6]_i_1__2_n_0
    SLICE_X115Y273       FDRE                                         r  u_eth_frame_tx/tx_ip/ip_send/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.659     0.659 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.659    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.982    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.010 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        1.167     2.177    u_eth_frame_tx/tx_ip/ip_send/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/wr_clk
    SLICE_X115Y273       FDRE                                         r  u_eth_frame_tx/tx_ip/ip_send/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[6]/C
                         clock pessimism             -0.361     1.816    
    SLICE_X115Y273       FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.060     1.876    u_eth_frame_tx/tx_ip/ip_send/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 u_eth_frame_tx/tx_ip/ip_head/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][12]/C
                            (rising edge-triggered cell FDRE clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_eth_frame_tx/tx_ip/frame_checksum_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_axis_aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (tx_axis_aclk rise@0.000ns - tx_axis_aclk rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.061ns (47.287%)  route 0.068ns (52.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.180ns
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Net Delay (Source):      1.011ns (routing 0.155ns, distribution 0.856ns)
  Clock Net Delay (Destination): 1.170ns (routing 0.170ns, distribution 1.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.407     0.407 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.407    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.407 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.694    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.718 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        1.011     1.730    u_eth_frame_tx/tx_ip/ip_head/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X114Y266       FDRE                                         r  u_eth_frame_tx/tx_ip/ip_head/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y266       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     1.791 r  u_eth_frame_tx/tx_ip/ip_head/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][12]/Q
                         net (fo=1, routed)           0.068     1.859    u_eth_frame_tx/tx_ip/ip_head_fifo_dout[12]
    SLICE_X114Y268       FDRE                                         r  u_eth_frame_tx/tx_ip/frame_checksum_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.659     0.659 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.659    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.982    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.010 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        1.170     2.180    u_eth_frame_tx/tx_ip/tx_axis_aclk_IBUF_BUFG
    SLICE_X114Y268       FDRE                                         r  u_eth_frame_tx/tx_ip/frame_checksum_reg[4]/C
                         clock pessimism             -0.410     1.770    
    SLICE_X114Y268       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     1.832    u_eth_frame_tx/tx_ip/frame_checksum_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_axis_aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (tx_axis_aclk rise@0.000ns - tx_axis_aclk rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.095ns (51.307%)  route 0.090ns (48.693%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.258ns
    Source Clock Delay      (SCD):    1.800ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Net Delay (Source):      1.082ns (routing 0.155ns, distribution 0.927ns)
  Clock Net Delay (Destination): 1.248ns (routing 0.170ns, distribution 1.078ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.407     0.407 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.407    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.407 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.694    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.718 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        1.082     1.800    u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/wr_clk
    SLICE_X131Y246       FDRE                                         r  u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y246       FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.060     1.860 r  u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[4]/Q
                         net (fo=6, routed)           0.068     1.929    u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/Q[4]
    SLICE_X130Y246       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.035     1.964 r  u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i[6]_i_1__2/O
                         net (fo=1, routed)           0.022     1.986    u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i[6]_i_1__2_n_0
    SLICE_X130Y246       FDRE                                         r  u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.659     0.659 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.659    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.982    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.010 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        1.248     2.258    u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/wr_clk
    SLICE_X130Y246       FDRE                                         r  u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[6]/C
                         clock pessimism             -0.360     1.898    
    SLICE_X130Y246       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     1.958    u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.958    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 u_eth_frame_tx/tx_udp/checksum_temp_load1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_eth_frame_tx/tx_udp/checksum_payload1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_axis_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_axis_aclk rise@0.000ns - tx_axis_aclk rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.053ns (40.074%)  route 0.079ns (59.926%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.454ns
    Source Clock Delay      (SCD):    1.125ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Net Delay (Source):      0.672ns (routing 0.096ns, distribution 0.576ns)
  Clock Net Delay (Destination): 0.775ns (routing 0.108ns, distribution 0.667ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.292     0.292 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.292    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.292 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.436    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.453 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        0.672     1.125    u_eth_frame_tx/tx_udp/tx_axis_aclk_IBUF_BUFG
    SLICE_X118Y239       FDRE                                         r  u_eth_frame_tx/tx_udp/checksum_temp_load1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y239       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.164 r  u_eth_frame_tx/tx_udp/checksum_temp_load1_reg[1]/Q
                         net (fo=4, routed)           0.053     1.217    u_eth_frame_tx/tx_udp/checksum_temp_load1[1]
    SLICE_X119Y239       LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.014     1.231 r  u_eth_frame_tx/tx_udp/checksum_payload1[1]_i_1/O
                         net (fo=1, routed)           0.026     1.257    u_eth_frame_tx/tx_udp/checksum_payload1[1]
    SLICE_X119Y239       FDRE                                         r  u_eth_frame_tx/tx_udp/checksum_payload1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.479     0.479 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.479    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.479 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.660    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.679 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        0.775     1.454    u_eth_frame_tx/tx_udp/tx_axis_aclk_IBUF_BUFG
    SLICE_X119Y239       FDRE                                         r  u_eth_frame_tx/tx_udp/checksum_payload1_reg[1]/C
                         clock pessimism             -0.271     1.183    
    SLICE_X119Y239       FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.229    u_eth_frame_tx/tx_udp/checksum_payload1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 u_eth_frame_tx/tx_udp/udp_checkpacket/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_eth_frame_tx/tx_udp/udp_checkpacket/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][30]/D
                            (rising edge-triggered cell FDRE clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_axis_aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (tx_axis_aclk rise@0.000ns - tx_axis_aclk rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.058ns (34.731%)  route 0.109ns (65.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Net Delay (Source):      1.085ns (routing 0.155ns, distribution 0.930ns)
  Clock Net Delay (Destination): 1.230ns (routing 0.170ns, distribution 1.060ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.407     0.407 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.407    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.407 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.694    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.718 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        1.085     1.803    u_eth_frame_tx/tx_udp/udp_checkpacket/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X125Y255       FDRE                                         r  u_eth_frame_tx/tx_udp/udp_checkpacket/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y255       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     1.861 r  u_eth_frame_tx/tx_udp/udp_checkpacket/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[30]/Q
                         net (fo=1, routed)           0.109     1.970    u_eth_frame_tx/tx_udp/udp_checkpacket/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[30]
    SLICE_X124Y254       FDRE                                         r  u_eth_frame_tx/tx_udp/udp_checkpacket/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.659     0.659 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.659    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.982    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.010 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        1.230     2.240    u_eth_frame_tx/tx_udp/udp_checkpacket/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X124Y254       FDRE                                         r  u_eth_frame_tx/tx_udp/udp_checkpacket/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][30]/C
                         clock pessimism             -0.360     1.880    
    SLICE_X124Y254       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     1.942    u_eth_frame_tx/tx_udp/udp_checkpacket/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][30]
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 u_eth_frame_tx/tx_ip/ip_send_wdata_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_eth_frame_tx/tx_ip/ip_send/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DINADIN[27]
                            (rising edge-triggered cell RAMB36E2 clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_axis_aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (tx_axis_aclk rise@0.000ns - tx_axis_aclk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.058ns (24.227%)  route 0.181ns (75.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Net Delay (Source):      0.995ns (routing 0.155ns, distribution 0.840ns)
  Clock Net Delay (Destination): 1.304ns (routing 0.170ns, distribution 1.134ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.407     0.407 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.407    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.407 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.694    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.718 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        0.995     1.713    u_eth_frame_tx/tx_ip/tx_axis_aclk_IBUF_BUFG
    SLICE_X112Y264       FDRE                                         r  u_eth_frame_tx/tx_ip/ip_send_wdata_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y264       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     1.771 r  u_eth_frame_tx/tx_ip/ip_send_wdata_reg[27]/Q
                         net (fo=2, routed)           0.181     1.953    u_eth_frame_tx/tx_ip/ip_send/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[27]
    RAMB36_X8Y52         RAMB36E2                                     r  u_eth_frame_tx/tx_ip/ip_send/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DINADIN[27]
  -------------------------------------------------------------------    -------------------

                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.659     0.659 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.659    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.982    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.010 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        1.304     2.314    u_eth_frame_tx/tx_ip/ip_send/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X8Y52         RAMB36E2                                     r  u_eth_frame_tx/tx_ip/ip_send/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
                         clock pessimism             -0.363     1.951    
    RAMB36_X8Y52         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[27])
                                                     -0.028     1.923    u_eth_frame_tx/tx_ip/ip_send/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 u_eth_frame_tx/tx_ip/ip_stream_inst/stream_data_fifo/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_eth_frame_tx/tx_ip/ip_stream_inst/stream_data_fifo/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_axis_aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (tx_axis_aclk rise@0.000ns - tx_axis_aclk rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.081ns (40.115%)  route 0.121ns (59.885%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Net Delay (Source):      1.002ns (routing 0.155ns, distribution 0.847ns)
  Clock Net Delay (Destination): 1.183ns (routing 0.170ns, distribution 1.013ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.407     0.407 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.407    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.407 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.694    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.718 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        1.002     1.720    u_eth_frame_tx/tx_ip/ip_stream_inst/stream_data_fifo/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/wr_clk
    SLICE_X112Y252       FDRE                                         r  u_eth_frame_tx/tx_ip/ip_stream_inst/stream_data_fifo/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y252       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     1.779 r  u_eth_frame_tx/tx_ip/ip_stream_inst/stream_data_fifo/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[4]/Q
                         net (fo=6, routed)           0.092     1.871    u_eth_frame_tx/tx_ip/ip_stream_inst/stream_data_fifo/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/Q[4]
    SLICE_X113Y253       LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.022     1.893 r  u_eth_frame_tx/tx_ip/ip_stream_inst/stream_data_fifo/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i[6]_i_1__2/O
                         net (fo=1, routed)           0.029     1.922    u_eth_frame_tx/tx_ip/ip_stream_inst/stream_data_fifo/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i[6]_i_1__2_n_0
    SLICE_X113Y253       FDRE                                         r  u_eth_frame_tx/tx_ip/ip_stream_inst/stream_data_fifo/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.659     0.659 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.659    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.982    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.010 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        1.183     2.192    u_eth_frame_tx/tx_ip/ip_stream_inst/stream_data_fifo/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/wr_clk
    SLICE_X113Y253       FDRE                                         r  u_eth_frame_tx/tx_ip/ip_stream_inst/stream_data_fifo/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[6]/C
                         clock pessimism             -0.361     1.832    
    SLICE_X113Y253       FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.060     1.892    u_eth_frame_tx/tx_ip/ip_stream_inst/stream_data_fifo/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 u_eth_frame_tx/tx_mac/u_eth_axis_fifo/stream_byte_fifo/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][16]/C
                            (rising edge-triggered cell FDRE clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_eth_frame_tx/tx_mac/frame_type_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_axis_aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (tx_axis_aclk rise@0.000ns - tx_axis_aclk rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.059ns (27.442%)  route 0.156ns (72.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.223ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Net Delay (Source):      1.023ns (routing 0.155ns, distribution 0.868ns)
  Clock Net Delay (Destination): 1.213ns (routing 0.170ns, distribution 1.043ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.407     0.407 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.407    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.407 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.694    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.718 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        1.023     1.741    u_eth_frame_tx/tx_mac/u_eth_axis_fifo/stream_byte_fifo/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X115Y289       FDRE                                         r  u_eth_frame_tx/tx_mac/u_eth_axis_fifo/stream_byte_fifo/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y289       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.800 r  u_eth_frame_tx/tx_mac/u_eth_axis_fifo/stream_byte_fifo/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][16]/Q
                         net (fo=1, routed)           0.156     1.956    u_eth_frame_tx/tx_mac/stream_byte_rdata[16]
    SLICE_X117Y289       FDRE                                         r  u_eth_frame_tx/tx_mac/frame_type_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.659     0.659 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.659    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.982    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.010 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        1.213     2.223    u_eth_frame_tx/tx_mac/tx_axis_aclk_IBUF_BUFG
    SLICE_X117Y289       FDRE                                         r  u_eth_frame_tx/tx_mac/frame_type_reg[0]/C
                         clock pessimism             -0.360     1.863    
    SLICE_X117Y289       FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     1.925    u_eth_frame_tx/tx_mac/frame_type_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 u_eth_frame_tx/tx_udp/checksum_temp_load1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_eth_frame_tx/tx_udp/checksum_payload1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_axis_aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (tx_axis_aclk rise@0.000ns - tx_axis_aclk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.094ns (37.003%)  route 0.160ns (62.997%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Net Delay (Source):      1.040ns (routing 0.155ns, distribution 0.885ns)
  Clock Net Delay (Destination): 1.217ns (routing 0.170ns, distribution 1.047ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.407     0.407 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.407    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.407 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.694    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.718 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        1.040     1.758    u_eth_frame_tx/tx_udp/tx_axis_aclk_IBUF_BUFG
    SLICE_X118Y240       FDRE                                         r  u_eth_frame_tx/tx_udp/checksum_temp_load1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y240       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     1.817 r  u_eth_frame_tx/tx_udp/checksum_temp_load1_reg[9]/Q
                         net (fo=5, routed)           0.134     1.951    u_eth_frame_tx/tx_udp/checksum_temp_load1[9]
    SLICE_X121Y239       LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.035     1.986 r  u_eth_frame_tx/tx_udp/checksum_payload1[9]_i_1/O
                         net (fo=1, routed)           0.026     2.012    u_eth_frame_tx/tx_udp/checksum_payload1[9]
    SLICE_X121Y239       FDRE                                         r  u_eth_frame_tx/tx_udp/checksum_payload1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.659     0.659 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.659    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.982    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.010 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        1.217     2.227    u_eth_frame_tx/tx_udp/tx_axis_aclk_IBUF_BUFG
    SLICE_X121Y239       FDRE                                         r  u_eth_frame_tx/tx_udp/checksum_payload1_reg[9]/C
                         clock pessimism             -0.306     1.920    
    SLICE_X121Y239       FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.060     1.980    u_eth_frame_tx/tx_udp/checksum_payload1_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.980    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.032    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tx_axis_aclk
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { tx_axis_aclk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         6.400       4.831      RAMB36_X8Y52   u_eth_frame_tx/tx_ip/ip_send/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         6.400       4.831      RAMB36_X8Y53   u_eth_frame_tx/tx_ip/ip_send/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         6.400       4.831      RAMB36_X8Y54   u_eth_frame_tx/tx_ip/ip_send/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         6.400       4.831      RAMB36_X8Y55   u_eth_frame_tx/tx_ip/ip_send/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         6.400       4.831      RAMB18_X9Y104  u_eth_frame_tx/tx_ip/ip_send/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         6.400       4.831      RAMB18_X9Y105  u_eth_frame_tx/tx_ip/ip_stream_inst/stream_byte_fifo/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         6.400       4.831      RAMB18_X9Y105  u_eth_frame_tx/tx_ip/ip_stream_inst/stream_byte_fifo/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         6.400       4.831      RAMB36_X8Y48   u_eth_frame_tx/tx_ip/ip_stream_inst/stream_data_fifo/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         6.400       4.831      RAMB36_X8Y49   u_eth_frame_tx/tx_ip/ip_stream_inst/stream_data_fifo/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         6.400       4.831      RAMB36_X8Y50   u_eth_frame_tx/tx_ip/ip_stream_inst/stream_data_fifo/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         3.200       2.658      RAMB36_X8Y52   u_eth_frame_tx/tx_ip/ip_send/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         3.200       2.658      RAMB36_X8Y52   u_eth_frame_tx/tx_ip/ip_send/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         3.200       2.658      RAMB36_X8Y52   u_eth_frame_tx/tx_ip/ip_send/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         3.200       2.658      RAMB36_X8Y52   u_eth_frame_tx/tx_ip/ip_send/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         3.200       2.658      RAMB36_X8Y53   u_eth_frame_tx/tx_ip/ip_send/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         3.200       2.658      RAMB36_X8Y53   u_eth_frame_tx/tx_ip/ip_send/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         3.200       2.658      RAMB36_X8Y53   u_eth_frame_tx/tx_ip/ip_send/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         3.200       2.658      RAMB36_X8Y53   u_eth_frame_tx/tx_ip/ip_send/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         3.200       2.658      RAMB36_X8Y54   u_eth_frame_tx/tx_ip/ip_send/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         3.200       2.658      RAMB36_X8Y54   u_eth_frame_tx/tx_ip/ip_send/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         3.200       2.658      RAMB36_X8Y52   u_eth_frame_tx/tx_ip/ip_send/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         3.200       2.658      RAMB36_X8Y52   u_eth_frame_tx/tx_ip/ip_send/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         3.200       2.658      RAMB36_X8Y52   u_eth_frame_tx/tx_ip/ip_send/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         3.200       2.658      RAMB36_X8Y52   u_eth_frame_tx/tx_ip/ip_send/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         3.200       2.658      RAMB36_X8Y53   u_eth_frame_tx/tx_ip/ip_send/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         3.200       2.658      RAMB36_X8Y53   u_eth_frame_tx/tx_ip/ip_send/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         3.200       2.658      RAMB36_X8Y53   u_eth_frame_tx/tx_ip/ip_send/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         3.200       2.658      RAMB36_X8Y53   u_eth_frame_tx/tx_ip/ip_send/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         3.200       2.658      RAMB36_X8Y54   u_eth_frame_tx/tx_ip/ip_send/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         3.200       2.658      RAMB36_X8Y54   u_eth_frame_tx/tx_ip/ip_send/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKARDCLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  tx_axis_aclk
  To Clock:  rx_axis_aclk

Max Delay           125 Endpoints
Min Delay           125 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_eth_frame_tx/tx_ip_mode/icmp_tx_axis_tready_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.399ns  (logic 0.363ns (15.133%)  route 2.036ns (84.867%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.909ns
    Source Clock Delay      (SCD):    2.248ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.238ns (routing 0.170ns, distribution 1.068ns)
  Clock Net Delay (Destination): 1.173ns (routing 0.155ns, distribution 1.018ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.659     0.659 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.659    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.982    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.010 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        1.238     2.248    u_eth_frame_tx/tx_ip_mode/tx_axis_aclk_IBUF_BUFG
    SLICE_X137Y254       FDRE                                         r  u_eth_frame_tx/tx_ip_mode/icmp_tx_axis_tready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y254       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.328 r  u_eth_frame_tx/tx_ip_mode/icmp_tx_axis_tready_reg/Q
                         net (fo=7, routed)           0.137     2.465    u_us_icmp_reply/icmp_payload/icmp_tx_axis_tready
    SLICE_X137Y254       LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.039     2.504 r  u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst_i_1__5/O
                         net (fo=11, routed)          0.557     3.061    u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X140Y253       LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.148     3.209 r  u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=31, routed)          0.517     3.726    u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    SLICE_X143Y251       LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.096     3.822 r  u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_2/O
                         net (fo=2, routed)           0.825     4.647    u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_2_n_0
    RAMB36_X10Y51        RAMB36E2                                     r  u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.426     0.426 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.426    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.426 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.712    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.736 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        1.173     1.909    u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X10Y51        RAMB36E2                                     r  u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/CLKBWRCLK

Slack:                    inf
  Source:                 u_eth_frame_tx/tx_ip_mode/icmp_tx_axis_tready_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/CASOREGIMUXEN_B
                            (rising edge-triggered cell RAMB36E2 clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.222ns  (logic 0.267ns (12.014%)  route 1.955ns (87.986%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.909ns
    Source Clock Delay      (SCD):    2.248ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.238ns (routing 0.170ns, distribution 1.068ns)
  Clock Net Delay (Destination): 1.173ns (routing 0.155ns, distribution 1.018ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.659     0.659 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.659    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.982    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.010 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        1.238     2.248    u_eth_frame_tx/tx_ip_mode/tx_axis_aclk_IBUF_BUFG
    SLICE_X137Y254       FDRE                                         r  u_eth_frame_tx/tx_ip_mode/icmp_tx_axis_tready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y254       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.328 r  u_eth_frame_tx/tx_ip_mode/icmp_tx_axis_tready_reg/Q
                         net (fo=7, routed)           0.137     2.465    u_us_icmp_reply/icmp_payload/icmp_tx_axis_tready
    SLICE_X137Y254       LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.039     2.504 r  u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst_i_1__5/O
                         net (fo=11, routed)          0.557     3.061    u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X140Y253       LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.148     3.209 r  u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=31, routed)          1.261     4.470    u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    RAMB36_X10Y51        RAMB36E2                                     r  u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/CASOREGIMUXEN_B
  -------------------------------------------------------------------    -------------------

                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.426     0.426 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.426    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.426 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.712    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.736 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        1.173     1.909    u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X10Y51        RAMB36E2                                     r  u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/CLKBWRCLK

Slack:                    inf
  Source:                 u_eth_frame_tx/tx_ip_mode/icmp_tx_axis_tready_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4/ENBWREN
                            (rising edge-triggered cell RAMB18E2 clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.104ns  (logic 0.267ns (12.689%)  route 1.837ns (87.311%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.917ns
    Source Clock Delay      (SCD):    2.248ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.238ns (routing 0.170ns, distribution 1.068ns)
  Clock Net Delay (Destination): 1.181ns (routing 0.155ns, distribution 1.026ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.659     0.659 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.659    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.982    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.010 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        1.238     2.248    u_eth_frame_tx/tx_ip_mode/tx_axis_aclk_IBUF_BUFG
    SLICE_X137Y254       FDRE                                         r  u_eth_frame_tx/tx_ip_mode/icmp_tx_axis_tready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y254       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.328 r  u_eth_frame_tx/tx_ip_mode/icmp_tx_axis_tready_reg/Q
                         net (fo=7, routed)           0.137     2.465    u_us_icmp_reply/icmp_payload/icmp_tx_axis_tready
    SLICE_X137Y254       LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.039     2.504 r  u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst_i_1__5/O
                         net (fo=11, routed)          0.557     3.061    u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X140Y253       LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.148     3.209 r  u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=31, routed)          1.143     4.352    u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    RAMB18_X10Y98        RAMB18E2                                     r  u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.426     0.426 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.426    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.426 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.712    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.736 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        1.181     1.917    u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X10Y98        RAMB18E2                                     r  u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4/CLKBWRCLK

Slack:                    inf
  Source:                 u_eth_frame_tx/tx_ip_mode/icmp_tx_axis_tready_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.085ns  (logic 0.363ns (17.412%)  route 1.722ns (82.588%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.825ns
    Source Clock Delay      (SCD):    2.248ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.238ns (routing 0.170ns, distribution 1.068ns)
  Clock Net Delay (Destination): 1.089ns (routing 0.155ns, distribution 0.934ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.659     0.659 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.659    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.982    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.010 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        1.238     2.248    u_eth_frame_tx/tx_ip_mode/tx_axis_aclk_IBUF_BUFG
    SLICE_X137Y254       FDRE                                         r  u_eth_frame_tx/tx_ip_mode/icmp_tx_axis_tready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y254       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.328 r  u_eth_frame_tx/tx_ip_mode/icmp_tx_axis_tready_reg/Q
                         net (fo=7, routed)           0.137     2.465    u_us_icmp_reply/icmp_payload/icmp_tx_axis_tready
    SLICE_X137Y254       LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.039     2.504 r  u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst_i_1__5/O
                         net (fo=11, routed)          0.557     3.061    u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X140Y253       LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.148     3.209 r  u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=31, routed)          0.517     3.726    u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    SLICE_X143Y251       LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.096     3.822 r  u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_2/O
                         net (fo=2, routed)           0.511     4.333    u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_2_n_0
    RAMB36_X9Y51         RAMB36E2                                     r  u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.426     0.426 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.426    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.426 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.712    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.736 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        1.089     1.825    u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X9Y51         RAMB36E2                                     r  u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKBWRCLK

Slack:                    inf
  Source:                 u_eth_frame_tx/tx_ip_mode/icmp_tx_axis_tready_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.077ns  (logic 0.356ns (17.136%)  route 1.721ns (82.864%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.913ns
    Source Clock Delay      (SCD):    2.248ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.238ns (routing 0.170ns, distribution 1.068ns)
  Clock Net Delay (Destination): 1.177ns (routing 0.155ns, distribution 1.022ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.659     0.659 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.659    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.982    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.010 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        1.238     2.248    u_eth_frame_tx/tx_ip_mode/tx_axis_aclk_IBUF_BUFG
    SLICE_X137Y254       FDRE                                         r  u_eth_frame_tx/tx_ip_mode/icmp_tx_axis_tready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y254       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.328 r  u_eth_frame_tx/tx_ip_mode/icmp_tx_axis_tready_reg/Q
                         net (fo=7, routed)           0.137     2.465    u_us_icmp_reply/icmp_payload/icmp_tx_axis_tready
    SLICE_X137Y254       LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.039     2.504 r  u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst_i_1__5/O
                         net (fo=11, routed)          0.557     3.061    u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X140Y253       LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.148     3.209 r  u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=31, routed)          0.517     3.726    u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    SLICE_X143Y251       LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089     3.815 r  u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_2/O
                         net (fo=2, routed)           0.510     4.325    u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_2_n_0
    RAMB36_X10Y50        RAMB36E2                                     r  u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.426     0.426 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.426    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.426 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.712    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.736 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        1.177     1.913    u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X10Y50        RAMB36E2                                     r  u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKBWRCLK

Slack:                    inf
  Source:                 u_eth_frame_tx/tx_ip_mode/icmp_tx_axis_tready_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.873ns  (logic 0.356ns (19.006%)  route 1.517ns (80.994%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.838ns
    Source Clock Delay      (SCD):    2.248ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.238ns (routing 0.170ns, distribution 1.068ns)
  Clock Net Delay (Destination): 1.102ns (routing 0.155ns, distribution 0.947ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.659     0.659 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.659    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.982    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.010 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        1.238     2.248    u_eth_frame_tx/tx_ip_mode/tx_axis_aclk_IBUF_BUFG
    SLICE_X137Y254       FDRE                                         r  u_eth_frame_tx/tx_ip_mode/icmp_tx_axis_tready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y254       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.328 r  u_eth_frame_tx/tx_ip_mode/icmp_tx_axis_tready_reg/Q
                         net (fo=7, routed)           0.137     2.465    u_us_icmp_reply/icmp_payload/icmp_tx_axis_tready
    SLICE_X137Y254       LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.039     2.504 r  u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst_i_1__5/O
                         net (fo=11, routed)          0.557     3.061    u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X140Y253       LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.148     3.209 r  u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=31, routed)          0.517     3.726    u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    SLICE_X143Y251       LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089     3.815 r  u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_2/O
                         net (fo=2, routed)           0.306     4.121    u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_2_n_0
    RAMB36_X9Y50         RAMB36E2                                     r  u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.426     0.426 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.426    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.426 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.712    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.736 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        1.102     1.838    u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X9Y50         RAMB36E2                                     r  u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK

Slack:                    inf
  Source:                 u_eth_frame_tx/tx_ip_mode/icmp_tx_axis_tready_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.862ns  (logic 0.267ns (14.337%)  route 1.595ns (85.663%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.787ns
    Source Clock Delay      (SCD):    2.248ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.238ns (routing 0.170ns, distribution 1.068ns)
  Clock Net Delay (Destination): 1.051ns (routing 0.155ns, distribution 0.896ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.659     0.659 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.659    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.982    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.010 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        1.238     2.248    u_eth_frame_tx/tx_ip_mode/tx_axis_aclk_IBUF_BUFG
    SLICE_X137Y254       FDRE                                         r  u_eth_frame_tx/tx_ip_mode/icmp_tx_axis_tready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y254       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.328 r  u_eth_frame_tx/tx_ip_mode/icmp_tx_axis_tready_reg/Q
                         net (fo=7, routed)           0.137     2.465    u_us_icmp_reply/icmp_payload/icmp_tx_axis_tready
    SLICE_X137Y254       LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.039     2.504 r  u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst_i_1__5/O
                         net (fo=11, routed)          0.557     3.061    u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X140Y253       LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.148     3.209 r  u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=31, routed)          0.901     4.110    u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]
    SLICE_X139Y251       FDRE                                         r  u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.426     0.426 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.426    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.426 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.712    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.736 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        1.051     1.787    u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/wr_clk
    SLICE_X139Y251       FDRE                                         r  u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[4]/C

Slack:                    inf
  Source:                 u_eth_frame_tx/tx_ip_mode/icmp_tx_axis_tready_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.861ns  (logic 0.267ns (14.344%)  route 1.594ns (85.656%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.787ns
    Source Clock Delay      (SCD):    2.248ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.238ns (routing 0.170ns, distribution 1.068ns)
  Clock Net Delay (Destination): 1.051ns (routing 0.155ns, distribution 0.896ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.659     0.659 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.659    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.982    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.010 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        1.238     2.248    u_eth_frame_tx/tx_ip_mode/tx_axis_aclk_IBUF_BUFG
    SLICE_X137Y254       FDRE                                         r  u_eth_frame_tx/tx_ip_mode/icmp_tx_axis_tready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y254       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.328 r  u_eth_frame_tx/tx_ip_mode/icmp_tx_axis_tready_reg/Q
                         net (fo=7, routed)           0.137     2.465    u_us_icmp_reply/icmp_payload/icmp_tx_axis_tready
    SLICE_X137Y254       LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.039     2.504 r  u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst_i_1__5/O
                         net (fo=11, routed)          0.557     3.061    u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X140Y253       LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.148     3.209 r  u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=31, routed)          0.900     4.109    u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]
    SLICE_X139Y251       FDRE                                         r  u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.426     0.426 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.426    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.426 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.712    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.736 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        1.051     1.787    u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/wr_clk
    SLICE_X139Y251       FDRE                                         r  u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[2]/C

Slack:                    inf
  Source:                 u_eth_frame_tx/tx_ip_mode/icmp_tx_axis_tready_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.861ns  (logic 0.267ns (14.344%)  route 1.594ns (85.656%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.787ns
    Source Clock Delay      (SCD):    2.248ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.238ns (routing 0.170ns, distribution 1.068ns)
  Clock Net Delay (Destination): 1.051ns (routing 0.155ns, distribution 0.896ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.659     0.659 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.659    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.982    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.010 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        1.238     2.248    u_eth_frame_tx/tx_ip_mode/tx_axis_aclk_IBUF_BUFG
    SLICE_X137Y254       FDRE                                         r  u_eth_frame_tx/tx_ip_mode/icmp_tx_axis_tready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y254       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.328 r  u_eth_frame_tx/tx_ip_mode/icmp_tx_axis_tready_reg/Q
                         net (fo=7, routed)           0.137     2.465    u_us_icmp_reply/icmp_payload/icmp_tx_axis_tready
    SLICE_X137Y254       LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.039     2.504 r  u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst_i_1__5/O
                         net (fo=11, routed)          0.557     3.061    u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X140Y253       LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.148     3.209 r  u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=31, routed)          0.900     4.109    u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]
    SLICE_X139Y251       FDRE                                         r  u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.426     0.426 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.426    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.426 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.712    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.736 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        1.051     1.787    u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/wr_clk
    SLICE_X139Y251       FDRE                                         r  u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]/C

Slack:                    inf
  Source:                 u_eth_frame_tx/tx_ip_mode/icmp_tx_axis_tready_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.791ns  (logic 0.416ns (23.231%)  route 1.375ns (76.769%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.856ns
    Source Clock Delay      (SCD):    2.248ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.238ns (routing 0.170ns, distribution 1.068ns)
  Clock Net Delay (Destination): 1.120ns (routing 0.155ns, distribution 0.965ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.659     0.659 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.659    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.982    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.010 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        1.238     2.248    u_eth_frame_tx/tx_ip_mode/tx_axis_aclk_IBUF_BUFG
    SLICE_X137Y254       FDRE                                         r  u_eth_frame_tx/tx_ip_mode/icmp_tx_axis_tready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y254       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.328 r  u_eth_frame_tx/tx_ip_mode/icmp_tx_axis_tready_reg/Q
                         net (fo=7, routed)           0.137     2.465    u_us_icmp_reply/icmp_payload/icmp_tx_axis_tready
    SLICE_X137Y254       LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.039     2.504 r  u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst_i_1__5/O
                         net (fo=11, routed)          0.557     3.061    u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X140Y253       LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.148     3.209 r  u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=31, routed)          0.521     3.730    u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0
    SLICE_X143Y252       LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.098     3.828 r  u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i[9]_i_2__1/O
                         net (fo=3, routed)           0.087     3.916    u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i[9]_i_2__1_n_0
    SLICE_X144Y252       LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.051     3.967 r  u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i[7]_i_1__1/O
                         net (fo=1, routed)           0.072     4.039    u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i[7]_i_1__1_n_0
    SLICE_X144Y252       FDRE                                         r  u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.426     0.426 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.426    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.426 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.712    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.736 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        1.120     1.856    u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/wr_clk
    SLICE_X144Y252       FDRE                                         r  u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_eth_frame_tx/tx_ip_mode/icmp_tx_axis_tready_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_us_icmp_reply/FSM_onehot_icmp_recv_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.228ns  (logic 0.100ns (43.951%)  route 0.128ns (56.049%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.476ns
    Source Clock Delay      (SCD):    1.155ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.702ns (routing 0.096ns, distribution 0.606ns)
  Clock Net Delay (Destination): 0.778ns (routing 0.108ns, distribution 0.670ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.292     0.292 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.292    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.292 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.436    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.453 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        0.702     1.155    u_eth_frame_tx/tx_ip_mode/tx_axis_aclk_IBUF_BUFG
    SLICE_X137Y254       FDRE                                         r  u_eth_frame_tx/tx_ip_mode/icmp_tx_axis_tready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y254       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.196 f  u_eth_frame_tx/tx_ip_mode/icmp_tx_axis_tready_reg/Q
                         net (fo=7, routed)           0.111     1.307    u_us_icmp_reply/icmp_tx_axis_tready
    SLICE_X136Y255       LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.059     1.366 r  u_us_icmp_reply/FSM_onehot_icmp_recv_state[4]_i_1/O
                         net (fo=1, routed)           0.017     1.383    u_us_icmp_reply/FSM_onehot_icmp_recv_state[4]_i_1_n_0
    SLICE_X136Y255       FDRE                                         r  u_us_icmp_reply/FSM_onehot_icmp_recv_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.498     0.498 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.498    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.498 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.679    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.698 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        0.778     1.476    u_us_icmp_reply/CLK
    SLICE_X136Y255       FDRE                                         r  u_us_icmp_reply/FSM_onehot_icmp_recv_state_reg[4]/C

Slack:                    inf
  Source:                 u_eth_frame_tx/tx_arp/arp_request_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_eth_frame_rx/u_arp_table/arp_request_req_reg/D
                            (rising edge-triggered cell FDRE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.276ns  (logic 0.099ns (35.915%)  route 0.177ns (64.085%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.462ns
    Source Clock Delay      (SCD):    1.126ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.673ns (routing 0.096ns, distribution 0.577ns)
  Clock Net Delay (Destination): 0.765ns (routing 0.108ns, distribution 0.657ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.292     0.292 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.292    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.292 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.436    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.453 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        0.673     1.126    u_eth_frame_tx/tx_arp/tx_axis_aclk_IBUF_BUFG
    SLICE_X115Y283       FDRE                                         r  u_eth_frame_tx/tx_arp/arp_request_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y283       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.165 f  u_eth_frame_tx/tx_arp/arp_request_ack_reg/Q
                         net (fo=2, routed)           0.156     1.321    u_eth_frame_rx/u_arp_table/arp_request_ack
    SLICE_X117Y277       LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.060     1.381 r  u_eth_frame_rx/u_arp_table/arp_request_req_i_1/O
                         net (fo=1, routed)           0.021     1.402    u_eth_frame_rx/u_arp_table/arp_request_req_i_1_n_0
    SLICE_X117Y277       FDRE                                         r  u_eth_frame_rx/u_arp_table/arp_request_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.498     0.498 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.498    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.498 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.679    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.698 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        0.765     1.462    u_eth_frame_rx/u_arp_table/rx_axis_aclk_IBUF_BUFG
    SLICE_X117Y277       FDRE                                         r  u_eth_frame_rx/u_arp_table/arp_request_req_reg/C

Slack:                    inf
  Source:                 u_eth_frame_tx/tx_ip_mode/icmp_tx_axis_tready_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_us_icmp_reply/FSM_onehot_icmp_recv_state_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.096ns (36.866%)  route 0.164ns (63.134%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.472ns
    Source Clock Delay      (SCD):    1.155ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.702ns (routing 0.096ns, distribution 0.606ns)
  Clock Net Delay (Destination): 0.774ns (routing 0.108ns, distribution 0.666ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.292     0.292 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.292    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.292 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.436    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.453 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        0.702     1.155    u_eth_frame_tx/tx_ip_mode/tx_axis_aclk_IBUF_BUFG
    SLICE_X137Y254       FDRE                                         r  u_eth_frame_tx/tx_ip_mode/icmp_tx_axis_tready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y254       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.196 r  u_eth_frame_tx/tx_ip_mode/icmp_tx_axis_tready_reg/Q
                         net (fo=7, routed)           0.058     1.255    u_us_icmp_reply/icmp_payload/icmp_tx_axis_tready
    SLICE_X136Y254       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.014     1.269 r  u_us_icmp_reply/icmp_payload/FSM_onehot_icmp_recv_state[1]_i_4/O
                         net (fo=2, routed)           0.091     1.360    u_us_icmp_reply/icmp_payload/FSM_onehot_icmp_recv_state[1]_i_4_n_0
    SLICE_X136Y254       LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.041     1.401 r  u_us_icmp_reply/icmp_payload/FSM_onehot_icmp_recv_state[1]_i_1/O
                         net (fo=1, routed)           0.015     1.416    u_us_icmp_reply/icmp_payload_n_77
    SLICE_X136Y254       FDSE                                         r  u_us_icmp_reply/FSM_onehot_icmp_recv_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.498     0.498 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.498    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.498 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.679    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.698 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        0.774     1.472    u_us_icmp_reply/CLK
    SLICE_X136Y254       FDSE                                         r  u_us_icmp_reply/FSM_onehot_icmp_recv_state_reg[1]/C

Slack:                    inf
  Source:                 u_eth_frame_tx/tx_arp/arp_request_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_eth_frame_rx/u_arp_table/FSM_sequential_arp_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.304ns  (logic 0.098ns (32.274%)  route 0.206ns (67.726%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.460ns
    Source Clock Delay      (SCD):    1.126ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.673ns (routing 0.096ns, distribution 0.577ns)
  Clock Net Delay (Destination): 0.763ns (routing 0.108ns, distribution 0.655ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.292     0.292 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.292    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.292 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.436    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.453 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        0.673     1.126    u_eth_frame_tx/tx_arp/tx_axis_aclk_IBUF_BUFG
    SLICE_X115Y283       FDRE                                         r  u_eth_frame_tx/tx_arp/arp_request_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y283       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.165 r  u_eth_frame_tx/tx_arp/arp_request_ack_reg/Q
                         net (fo=2, routed)           0.151     1.316    u_eth_frame_rx/u_arp_table/arp_request_ack
    SLICE_X117Y277       LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.059     1.375 r  u_eth_frame_rx/u_arp_table/FSM_sequential_arp_state[0]_i_1__0/O
                         net (fo=1, routed)           0.055     1.430    u_eth_frame_rx/u_arp_table/arp_next_state__0[0]
    SLICE_X117Y277       FDSE                                         r  u_eth_frame_rx/u_arp_table/FSM_sequential_arp_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.498     0.498 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.498    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.498 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.679    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.698 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        0.763     1.460    u_eth_frame_rx/u_arp_table/rx_axis_aclk_IBUF_BUFG
    SLICE_X117Y277       FDSE                                         r  u_eth_frame_rx/u_arp_table/FSM_sequential_arp_state_reg[0]/C

Slack:                    inf
  Source:                 u_eth_frame_tx/tx_ip_mode/icmp_tx_axis_tready_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_us_icmp_reply/FSM_onehot_icmp_recv_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.298ns  (logic 0.099ns (33.274%)  route 0.199ns (66.726%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.480ns
    Source Clock Delay      (SCD):    1.155ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.702ns (routing 0.096ns, distribution 0.606ns)
  Clock Net Delay (Destination): 0.782ns (routing 0.108ns, distribution 0.674ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.292     0.292 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.292    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.292 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.436    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.453 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        0.702     1.155    u_eth_frame_tx/tx_ip_mode/tx_axis_aclk_IBUF_BUFG
    SLICE_X137Y254       FDRE                                         r  u_eth_frame_tx/tx_ip_mode/icmp_tx_axis_tready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y254       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.196 r  u_eth_frame_tx/tx_ip_mode/icmp_tx_axis_tready_reg/Q
                         net (fo=7, routed)           0.091     1.287    u_us_icmp_reply/icmp_payload/icmp_tx_axis_tready
    SLICE_X136Y255       LUT5 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.058     1.345 r  u_us_icmp_reply/icmp_payload/FSM_onehot_icmp_recv_state[3]_i_1/O
                         net (fo=1, routed)           0.108     1.453    u_us_icmp_reply/icmp_payload_n_75
    SLICE_X136Y255       FDRE                                         r  u_us_icmp_reply/FSM_onehot_icmp_recv_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.498     0.498 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.498    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.498 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.679    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.698 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        0.782     1.480    u_us_icmp_reply/CLK
    SLICE_X136Y255       FDRE                                         r  u_us_icmp_reply/FSM_onehot_icmp_recv_state_reg[3]/C

Slack:                    inf
  Source:                 u_eth_frame_tx/tx_ip_mode/icmp_tx_axis_tready_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_us_icmp_reply/rq_icmp_code_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.298ns  (logic 0.090ns (30.161%)  route 0.208ns (69.839%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.479ns
    Source Clock Delay      (SCD):    1.155ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.702ns (routing 0.096ns, distribution 0.606ns)
  Clock Net Delay (Destination): 0.781ns (routing 0.108ns, distribution 0.673ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.292     0.292 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.292    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.292 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.436    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.453 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        0.702     1.155    u_eth_frame_tx/tx_ip_mode/tx_axis_aclk_IBUF_BUFG
    SLICE_X137Y254       FDRE                                         r  u_eth_frame_tx/tx_ip_mode/icmp_tx_axis_tready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y254       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.196 r  u_eth_frame_tx/tx_ip_mode/icmp_tx_axis_tready_reg/Q
                         net (fo=7, routed)           0.060     1.257    u_us_icmp_reply/icmp_payload/icmp_tx_axis_tready
    SLICE_X136Y254       LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035     1.292 r  u_us_icmp_reply/icmp_payload/rq_icmp_type[7]_i_2/O
                         net (fo=1, routed)           0.042     1.334    u_us_icmp_reply/icmp_payload/rq_icmp_type[7]_i_2_n_0
    SLICE_X136Y254       LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.014     1.348 r  u_us_icmp_reply/icmp_payload/rq_icmp_type[7]_i_1/O
                         net (fo=48, routed)          0.106     1.454    u_us_icmp_reply/rq_icmp_type0
    SLICE_X136Y256       FDRE                                         r  u_us_icmp_reply/rq_icmp_code_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.498     0.498 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.498    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.498 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.679    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.698 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        0.781     1.479    u_us_icmp_reply/CLK
    SLICE_X136Y256       FDRE                                         r  u_us_icmp_reply/rq_icmp_code_reg[1]/C

Slack:                    inf
  Source:                 u_eth_frame_tx/tx_ip_mode/icmp_tx_axis_tready_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_us_icmp_reply/rq_icmp_code_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.298ns  (logic 0.090ns (30.161%)  route 0.208ns (69.839%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.479ns
    Source Clock Delay      (SCD):    1.155ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.702ns (routing 0.096ns, distribution 0.606ns)
  Clock Net Delay (Destination): 0.781ns (routing 0.108ns, distribution 0.673ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.292     0.292 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.292    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.292 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.436    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.453 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        0.702     1.155    u_eth_frame_tx/tx_ip_mode/tx_axis_aclk_IBUF_BUFG
    SLICE_X137Y254       FDRE                                         r  u_eth_frame_tx/tx_ip_mode/icmp_tx_axis_tready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y254       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.196 r  u_eth_frame_tx/tx_ip_mode/icmp_tx_axis_tready_reg/Q
                         net (fo=7, routed)           0.060     1.257    u_us_icmp_reply/icmp_payload/icmp_tx_axis_tready
    SLICE_X136Y254       LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035     1.292 r  u_us_icmp_reply/icmp_payload/rq_icmp_type[7]_i_2/O
                         net (fo=1, routed)           0.042     1.334    u_us_icmp_reply/icmp_payload/rq_icmp_type[7]_i_2_n_0
    SLICE_X136Y254       LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.014     1.348 r  u_us_icmp_reply/icmp_payload/rq_icmp_type[7]_i_1/O
                         net (fo=48, routed)          0.106     1.454    u_us_icmp_reply/rq_icmp_type0
    SLICE_X136Y256       FDRE                                         r  u_us_icmp_reply/rq_icmp_code_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.498     0.498 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.498    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.498 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.679    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.698 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        0.781     1.479    u_us_icmp_reply/CLK
    SLICE_X136Y256       FDRE                                         r  u_us_icmp_reply/rq_icmp_code_reg[7]/C

Slack:                    inf
  Source:                 u_eth_frame_tx/tx_ip_mode/icmp_tx_axis_tready_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_us_icmp_reply/rq_icmp_code_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.313ns  (logic 0.090ns (28.752%)  route 0.223ns (71.248%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.479ns
    Source Clock Delay      (SCD):    1.155ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.702ns (routing 0.096ns, distribution 0.606ns)
  Clock Net Delay (Destination): 0.781ns (routing 0.108ns, distribution 0.673ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.292     0.292 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.292    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.292 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.436    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.453 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        0.702     1.155    u_eth_frame_tx/tx_ip_mode/tx_axis_aclk_IBUF_BUFG
    SLICE_X137Y254       FDRE                                         r  u_eth_frame_tx/tx_ip_mode/icmp_tx_axis_tready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y254       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.196 r  u_eth_frame_tx/tx_ip_mode/icmp_tx_axis_tready_reg/Q
                         net (fo=7, routed)           0.060     1.257    u_us_icmp_reply/icmp_payload/icmp_tx_axis_tready
    SLICE_X136Y254       LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035     1.292 r  u_us_icmp_reply/icmp_payload/rq_icmp_type[7]_i_2/O
                         net (fo=1, routed)           0.042     1.334    u_us_icmp_reply/icmp_payload/rq_icmp_type[7]_i_2_n_0
    SLICE_X136Y254       LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.014     1.348 r  u_us_icmp_reply/icmp_payload/rq_icmp_type[7]_i_1/O
                         net (fo=48, routed)          0.121     1.468    u_us_icmp_reply/rq_icmp_type0
    SLICE_X134Y254       FDRE                                         r  u_us_icmp_reply/rq_icmp_code_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.498     0.498 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.498    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.498 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.679    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.698 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        0.781     1.479    u_us_icmp_reply/CLK
    SLICE_X134Y254       FDRE                                         r  u_us_icmp_reply/rq_icmp_code_reg[0]/C

Slack:                    inf
  Source:                 u_eth_frame_tx/tx_ip_mode/icmp_tx_axis_tready_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.323ns  (logic 0.088ns (27.229%)  route 0.235ns (72.771%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.482ns
    Source Clock Delay      (SCD):    1.155ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.702ns (routing 0.096ns, distribution 0.606ns)
  Clock Net Delay (Destination): 0.784ns (routing 0.108ns, distribution 0.676ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.292     0.292 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.292    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.292 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.436    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.453 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        0.702     1.155    u_eth_frame_tx/tx_ip_mode/tx_axis_aclk_IBUF_BUFG
    SLICE_X137Y254       FDRE                                         r  u_eth_frame_tx/tx_ip_mode/icmp_tx_axis_tready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y254       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.196 r  u_eth_frame_tx/tx_ip_mode/icmp_tx_axis_tready_reg/Q
                         net (fo=7, routed)           0.075     1.271    u_us_icmp_reply/icmp_payload/icmp_tx_axis_tready
    SLICE_X137Y254       LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.015     1.286 r  u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst_i_1__5/O
                         net (fo=11, routed)          0.154     1.441    u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X140Y254       LUT5 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.032     1.473 r  u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i[1]_i_1__1/O
                         net (fo=1, routed)           0.006     1.479    u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i[1]_i_1__1_n_0
    SLICE_X140Y254       FDRE                                         r  u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.498     0.498 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.498    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.498 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.679    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.698 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        0.784     1.482    u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/wr_clk
    SLICE_X140Y254       FDRE                                         r  u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/C

Slack:                    inf
  Source:                 u_eth_frame_tx/tx_ip_mode/icmp_tx_axis_tready_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.337ns  (logic 0.091ns (26.988%)  route 0.246ns (73.012%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.482ns
    Source Clock Delay      (SCD):    1.155ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.702ns (routing 0.096ns, distribution 0.606ns)
  Clock Net Delay (Destination): 0.784ns (routing 0.108ns, distribution 0.676ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.292     0.292 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.292    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.292 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.436    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.453 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        0.702     1.155    u_eth_frame_tx/tx_ip_mode/tx_axis_aclk_IBUF_BUFG
    SLICE_X137Y254       FDRE                                         r  u_eth_frame_tx/tx_ip_mode/icmp_tx_axis_tready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y254       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.196 r  u_eth_frame_tx/tx_ip_mode/icmp_tx_axis_tready_reg/Q
                         net (fo=7, routed)           0.075     1.271    u_us_icmp_reply/icmp_payload/icmp_tx_axis_tready
    SLICE_X137Y254       LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.015     1.286 r  u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst_i_1__5/O
                         net (fo=11, routed)          0.154     1.441    u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X140Y254       LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.035     1.476 r  u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i[0]_i_1__1/O
                         net (fo=1, routed)           0.017     1.493    u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i[0]_i_1__1_n_0
    SLICE_X140Y254       FDRE                                         r  u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.498     0.498 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.498    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.498 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.679    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.698 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        0.784     1.482    u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/wr_clk
    SLICE_X140Y254       FDRE                                         r  u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  rx_axis_aclk
  To Clock:  tx_axis_aclk

Max Delay           469 Endpoints
Min Delay           469 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_eth_frame_rx/u_arp_table/arp_mac_exit_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.594ns  (logic 0.409ns (15.769%)  route 2.185ns (84.231%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.841ns
    Source Clock Delay      (SCD):    2.215ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.186ns (routing 0.170ns, distribution 1.016ns)
  Clock Net Delay (Destination): 1.123ns (routing 0.155ns, distribution 0.968ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.678     0.678 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.678    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.678 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.001    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.029 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        1.186     2.215    u_eth_frame_rx/u_arp_table/rx_axis_aclk_IBUF_BUFG
    SLICE_X117Y277       FDRE                                         r  u_eth_frame_rx/u_arp_table/arp_mac_exit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y277       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     2.294 r  u_eth_frame_rx/u_arp_table/arp_mac_exit_reg/Q
                         net (fo=6, routed)           0.203     2.497    u_eth_frame_rx/u_arp_table/arp_mac_exit
    SLICE_X117Y277       LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.110     2.607 r  u_eth_frame_rx/u_arp_table/xpm_fifo_sync_inst_i_2/O
                         net (fo=83, routed)          0.903     3.509    u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X129Y242       LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     3.633 r  u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=30, routed)          0.341     3.974    u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    SLICE_X128Y241       LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.096     4.070 r  u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_3/O
                         net (fo=8, routed)           0.738     4.808    u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_3_n_0
    RAMB36_X9Y49         RAMB36E2                                     r  u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.407     0.407 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.407    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.407 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.694    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.718 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        1.123     1.841    u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X9Y49         RAMB36E2                                     r  u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK

Slack:                    inf
  Source:                 u_eth_frame_rx/u_arp_table/arp_mac_exit_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/WEA[3]
                            (rising edge-triggered cell RAMB36E2 clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.516ns  (logic 0.402ns (15.977%)  route 2.114ns (84.023%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.782ns
    Source Clock Delay      (SCD):    2.215ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.186ns (routing 0.170ns, distribution 1.016ns)
  Clock Net Delay (Destination): 1.064ns (routing 0.155ns, distribution 0.909ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.678     0.678 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.678    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.678 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.001    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.029 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        1.186     2.215    u_eth_frame_rx/u_arp_table/rx_axis_aclk_IBUF_BUFG
    SLICE_X117Y277       FDRE                                         r  u_eth_frame_rx/u_arp_table/arp_mac_exit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y277       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     2.294 r  u_eth_frame_rx/u_arp_table/arp_mac_exit_reg/Q
                         net (fo=6, routed)           0.203     2.497    u_eth_frame_rx/u_arp_table/arp_mac_exit
    SLICE_X117Y277       LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.110     2.607 r  u_eth_frame_rx/u_arp_table/xpm_fifo_sync_inst_i_2/O
                         net (fo=83, routed)          0.903     3.509    u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X129Y242       LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     3.633 r  u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=30, routed)          0.341     3.974    u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    SLICE_X128Y241       LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089     4.063 r  u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_3/O
                         net (fo=8, routed)           0.668     4.731    u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_3_n_0
    RAMB36_X8Y46         RAMB36E2                                     r  u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/WEA[3]
  -------------------------------------------------------------------    -------------------

                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.407     0.407 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.407    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.407 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.694    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.718 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        1.064     1.782    u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X8Y46         RAMB36E2                                     r  u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKARDCLK

Slack:                    inf
  Source:                 u_eth_frame_rx/u_arp_table/arp_mac_exit_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/WEA[1]
                            (rising edge-triggered cell RAMB36E2 clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.445ns  (logic 0.409ns (16.727%)  route 2.036ns (83.273%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.783ns
    Source Clock Delay      (SCD):    2.215ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.186ns (routing 0.170ns, distribution 1.016ns)
  Clock Net Delay (Destination): 1.065ns (routing 0.155ns, distribution 0.910ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.678     0.678 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.678    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.678 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.001    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.029 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        1.186     2.215    u_eth_frame_rx/u_arp_table/rx_axis_aclk_IBUF_BUFG
    SLICE_X117Y277       FDRE                                         r  u_eth_frame_rx/u_arp_table/arp_mac_exit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y277       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     2.294 r  u_eth_frame_rx/u_arp_table/arp_mac_exit_reg/Q
                         net (fo=6, routed)           0.203     2.497    u_eth_frame_rx/u_arp_table/arp_mac_exit
    SLICE_X117Y277       LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.110     2.607 r  u_eth_frame_rx/u_arp_table/xpm_fifo_sync_inst_i_2/O
                         net (fo=83, routed)          0.903     3.509    u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X129Y242       LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     3.633 r  u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=30, routed)          0.341     3.974    u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    SLICE_X128Y241       LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.096     4.070 r  u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_3/O
                         net (fo=8, routed)           0.590     4.660    u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_3_n_0
    RAMB36_X8Y47         RAMB36E2                                     r  u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.407     0.407 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.407    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.407 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.694    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.718 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        1.065     1.783    u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X8Y47         RAMB36E2                                     r  u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/CLKARDCLK

Slack:                    inf
  Source:                 u_eth_frame_rx/u_arp_table/arp_mac_exit_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.439ns  (logic 0.409ns (16.768%)  route 2.030ns (83.232%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.783ns
    Source Clock Delay      (SCD):    2.215ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.186ns (routing 0.170ns, distribution 1.016ns)
  Clock Net Delay (Destination): 1.065ns (routing 0.155ns, distribution 0.910ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.678     0.678 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.678    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.678 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.001    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.029 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        1.186     2.215    u_eth_frame_rx/u_arp_table/rx_axis_aclk_IBUF_BUFG
    SLICE_X117Y277       FDRE                                         r  u_eth_frame_rx/u_arp_table/arp_mac_exit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y277       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     2.294 r  u_eth_frame_rx/u_arp_table/arp_mac_exit_reg/Q
                         net (fo=6, routed)           0.203     2.497    u_eth_frame_rx/u_arp_table/arp_mac_exit
    SLICE_X117Y277       LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.110     2.607 r  u_eth_frame_rx/u_arp_table/xpm_fifo_sync_inst_i_2/O
                         net (fo=83, routed)          0.903     3.509    u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X129Y242       LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     3.633 r  u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=30, routed)          0.341     3.974    u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    SLICE_X128Y241       LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.096     4.070 r  u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_3/O
                         net (fo=8, routed)           0.584     4.654    u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_3_n_0
    RAMB36_X8Y47         RAMB36E2                                     r  u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.407     0.407 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.407    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.407 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.694    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.718 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        1.065     1.783    u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X8Y47         RAMB36E2                                     r  u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/CLKARDCLK

Slack:                    inf
  Source:                 u_eth_frame_rx/u_arp_table/arp_mac_exit_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/WEA[2]
                            (rising edge-triggered cell RAMB36E2 clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.437ns  (logic 0.402ns (16.495%)  route 2.035ns (83.505%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.782ns
    Source Clock Delay      (SCD):    2.215ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.186ns (routing 0.170ns, distribution 1.016ns)
  Clock Net Delay (Destination): 1.064ns (routing 0.155ns, distribution 0.909ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.678     0.678 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.678    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.678 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.001    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.029 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        1.186     2.215    u_eth_frame_rx/u_arp_table/rx_axis_aclk_IBUF_BUFG
    SLICE_X117Y277       FDRE                                         r  u_eth_frame_rx/u_arp_table/arp_mac_exit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y277       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     2.294 r  u_eth_frame_rx/u_arp_table/arp_mac_exit_reg/Q
                         net (fo=6, routed)           0.203     2.497    u_eth_frame_rx/u_arp_table/arp_mac_exit
    SLICE_X117Y277       LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.110     2.607 r  u_eth_frame_rx/u_arp_table/xpm_fifo_sync_inst_i_2/O
                         net (fo=83, routed)          0.903     3.509    u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X129Y242       LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     3.633 r  u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=30, routed)          0.341     3.974    u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    SLICE_X128Y241       LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089     4.063 r  u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_3/O
                         net (fo=8, routed)           0.589     4.652    u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_3_n_0
    RAMB36_X8Y46         RAMB36E2                                     r  u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/WEA[2]
  -------------------------------------------------------------------    -------------------

                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.407     0.407 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.407    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.407 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.694    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.718 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        1.064     1.782    u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X8Y46         RAMB36E2                                     r  u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKARDCLK

Slack:                    inf
  Source:                 u_eth_frame_rx/u_arp_table/arp_mac_exit_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.432ns  (logic 0.409ns (16.817%)  route 2.023ns (83.183%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.783ns
    Source Clock Delay      (SCD):    2.215ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.186ns (routing 0.170ns, distribution 1.016ns)
  Clock Net Delay (Destination): 1.065ns (routing 0.155ns, distribution 0.910ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.678     0.678 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.678    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.678 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.001    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.029 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        1.186     2.215    u_eth_frame_rx/u_arp_table/rx_axis_aclk_IBUF_BUFG
    SLICE_X117Y277       FDRE                                         r  u_eth_frame_rx/u_arp_table/arp_mac_exit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y277       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     2.294 r  u_eth_frame_rx/u_arp_table/arp_mac_exit_reg/Q
                         net (fo=6, routed)           0.203     2.497    u_eth_frame_rx/u_arp_table/arp_mac_exit
    SLICE_X117Y277       LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.110     2.607 r  u_eth_frame_rx/u_arp_table/xpm_fifo_sync_inst_i_2/O
                         net (fo=83, routed)          0.903     3.509    u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X129Y242       LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     3.633 r  u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=30, routed)          0.341     3.974    u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    SLICE_X128Y241       LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.096     4.070 r  u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_3/O
                         net (fo=8, routed)           0.577     4.647    u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_3_n_0
    RAMB36_X8Y47         RAMB36E2                                     r  u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.407     0.407 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.407    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.407 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.694    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.718 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        1.065     1.783    u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X8Y47         RAMB36E2                                     r  u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/CLKARDCLK

Slack:                    inf
  Source:                 u_eth_frame_rx/u_arp_table/arp_mac_exit_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.431ns  (logic 0.487ns (20.037%)  route 1.944ns (79.963%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.800ns
    Source Clock Delay      (SCD):    2.215ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.186ns (routing 0.170ns, distribution 1.016ns)
  Clock Net Delay (Destination): 1.082ns (routing 0.155ns, distribution 0.927ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.678     0.678 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.678    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.678 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.001    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.029 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        1.186     2.215    u_eth_frame_rx/u_arp_table/rx_axis_aclk_IBUF_BUFG
    SLICE_X117Y277       FDRE                                         r  u_eth_frame_rx/u_arp_table/arp_mac_exit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y277       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     2.294 r  u_eth_frame_rx/u_arp_table/arp_mac_exit_reg/Q
                         net (fo=6, routed)           0.203     2.497    u_eth_frame_rx/u_arp_table/arp_mac_exit
    SLICE_X117Y277       LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.110     2.607 r  u_eth_frame_rx/u_arp_table/xpm_fifo_sync_inst_i_2/O
                         net (fo=83, routed)          0.903     3.509    u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X129Y242       LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     3.633 r  u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=30, routed)          0.339     3.972    u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/ram_wr_en_pf
    SLICE_X128Y239       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051     4.023 r  u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i[9]_i_2__0/O
                         net (fo=3, routed)           0.449     4.472    u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i[9]_i_2__0_n_0
    SLICE_X128Y239       LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     4.595 r  u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i[7]_i_1__0/O
                         net (fo=1, routed)           0.050     4.645    u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i[7]_i_1__0_n_0
    SLICE_X128Y239       FDRE                                         r  u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.407     0.407 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.407    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.407 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.694    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.718 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        1.082     1.800    u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X128Y239       FDRE                                         r  u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]/C

Slack:                    inf
  Source:                 u_eth_frame_rx/u_arp_table/arp_mac_exit_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/WEA[1]
                            (rising edge-triggered cell RAMB36E2 clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.425ns  (logic 0.402ns (16.576%)  route 2.023ns (83.424%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.782ns
    Source Clock Delay      (SCD):    2.215ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.186ns (routing 0.170ns, distribution 1.016ns)
  Clock Net Delay (Destination): 1.064ns (routing 0.155ns, distribution 0.909ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.678     0.678 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.678    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.678 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.001    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.029 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        1.186     2.215    u_eth_frame_rx/u_arp_table/rx_axis_aclk_IBUF_BUFG
    SLICE_X117Y277       FDRE                                         r  u_eth_frame_rx/u_arp_table/arp_mac_exit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y277       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     2.294 r  u_eth_frame_rx/u_arp_table/arp_mac_exit_reg/Q
                         net (fo=6, routed)           0.203     2.497    u_eth_frame_rx/u_arp_table/arp_mac_exit
    SLICE_X117Y277       LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.110     2.607 r  u_eth_frame_rx/u_arp_table/xpm_fifo_sync_inst_i_2/O
                         net (fo=83, routed)          0.903     3.509    u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X129Y242       LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     3.633 r  u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=30, routed)          0.341     3.974    u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    SLICE_X128Y241       LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089     4.063 r  u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_3/O
                         net (fo=8, routed)           0.577     4.640    u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_3_n_0
    RAMB36_X8Y46         RAMB36E2                                     r  u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.407     0.407 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.407    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.407 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.694    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.718 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        1.064     1.782    u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X8Y46         RAMB36E2                                     r  u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKARDCLK

Slack:                    inf
  Source:                 u_eth_frame_rx/u_arp_table/arp_mac_exit_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.419ns  (logic 0.402ns (16.617%)  route 2.017ns (83.383%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.782ns
    Source Clock Delay      (SCD):    2.215ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.186ns (routing 0.170ns, distribution 1.016ns)
  Clock Net Delay (Destination): 1.064ns (routing 0.155ns, distribution 0.909ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.678     0.678 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.678    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.678 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.001    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.029 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        1.186     2.215    u_eth_frame_rx/u_arp_table/rx_axis_aclk_IBUF_BUFG
    SLICE_X117Y277       FDRE                                         r  u_eth_frame_rx/u_arp_table/arp_mac_exit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y277       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     2.294 r  u_eth_frame_rx/u_arp_table/arp_mac_exit_reg/Q
                         net (fo=6, routed)           0.203     2.497    u_eth_frame_rx/u_arp_table/arp_mac_exit
    SLICE_X117Y277       LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.110     2.607 r  u_eth_frame_rx/u_arp_table/xpm_fifo_sync_inst_i_2/O
                         net (fo=83, routed)          0.903     3.509    u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X129Y242       LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     3.633 r  u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=30, routed)          0.341     3.974    u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    SLICE_X128Y241       LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089     4.063 r  u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_3/O
                         net (fo=8, routed)           0.571     4.634    u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_3_n_0
    RAMB36_X8Y46         RAMB36E2                                     r  u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.407     0.407 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.407    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.407 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.694    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.718 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        1.064     1.782    u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X8Y46         RAMB36E2                                     r  u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKARDCLK

Slack:                    inf
  Source:                 u_eth_frame_rx/u_arp_table/arp_mac_exit_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.410ns  (logic 0.500ns (20.751%)  route 1.910ns (79.249%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.800ns
    Source Clock Delay      (SCD):    2.215ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.186ns (routing 0.170ns, distribution 1.016ns)
  Clock Net Delay (Destination): 1.082ns (routing 0.155ns, distribution 0.927ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.678     0.678 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.678    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.678 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.001    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.029 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        1.186     2.215    u_eth_frame_rx/u_arp_table/rx_axis_aclk_IBUF_BUFG
    SLICE_X117Y277       FDRE                                         r  u_eth_frame_rx/u_arp_table/arp_mac_exit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y277       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     2.294 r  u_eth_frame_rx/u_arp_table/arp_mac_exit_reg/Q
                         net (fo=6, routed)           0.203     2.497    u_eth_frame_rx/u_arp_table/arp_mac_exit
    SLICE_X117Y277       LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.110     2.607 r  u_eth_frame_rx/u_arp_table/xpm_fifo_sync_inst_i_2/O
                         net (fo=83, routed)          0.903     3.509    u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X129Y242       LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     3.633 r  u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=30, routed)          0.339     3.972    u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/ram_wr_en_pf
    SLICE_X128Y239       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051     4.023 r  u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i[9]_i_2__0/O
                         net (fo=3, routed)           0.449     4.472    u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i[9]_i_2__0_n_0
    SLICE_X128Y239       LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.136     4.608 r  u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i[8]_i_1__0/O
                         net (fo=1, routed)           0.016     4.624    u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i[8]_i_1__0_n_0
    SLICE_X128Y239       FDRE                                         r  u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.407     0.407 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.407    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.407 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.694    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.718 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        1.082     1.800    u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X128Y239       FDRE                                         r  u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_eth_frame_rx/u_arp_table/dst_mac_addr_reg[45]/C
                            (rising edge-triggered cell FDSE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_eth_frame_tx/tx_arp/arp_dst_mac_addr_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.114ns  (logic 0.037ns (32.547%)  route 0.077ns (67.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.444ns
    Source Clock Delay      (SCD):    1.139ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.667ns (routing 0.096ns, distribution 0.571ns)
  Clock Net Delay (Destination): 0.765ns (routing 0.108ns, distribution 0.657ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.311     0.311 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.311    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.311 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.455    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.472 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        0.667     1.139    u_eth_frame_rx/u_arp_table/rx_axis_aclk_IBUF_BUFG
    SLICE_X117Y287       FDSE                                         r  u_eth_frame_rx/u_arp_table/dst_mac_addr_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y287       FDSE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     1.176 r  u_eth_frame_rx/u_arp_table/dst_mac_addr_reg[45]/Q
                         net (fo=2, routed)           0.077     1.252    u_eth_frame_tx/tx_arp/D[45]
    SLICE_X116Y287       FDRE                                         r  u_eth_frame_tx/tx_arp/arp_dst_mac_addr_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.479     0.479 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.479    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.479 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.660    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.679 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        0.765     1.444    u_eth_frame_tx/tx_arp/tx_axis_aclk_IBUF_BUFG
    SLICE_X116Y287       FDRE                                         r  u_eth_frame_tx/tx_arp/arp_dst_mac_addr_reg[45]/C

Slack:                    inf
  Source:                 u_eth_frame_rx/u_arp_table/dst_mac_addr_reg[16]/C
                            (rising edge-triggered cell FDSE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_eth_frame_tx/tx_arp/arp_dst_mac_addr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.107ns  (logic 0.038ns (35.514%)  route 0.069ns (64.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.477ns
    Source Clock Delay      (SCD):    1.149ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.677ns (routing 0.096ns, distribution 0.581ns)
  Clock Net Delay (Destination): 0.798ns (routing 0.108ns, distribution 0.690ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.311     0.311 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.311    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.311 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.455    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.472 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        0.677     1.149    u_eth_frame_rx/u_arp_table/rx_axis_aclk_IBUF_BUFG
    SLICE_X125Y287       FDSE                                         r  u_eth_frame_rx/u_arp_table/dst_mac_addr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y287       FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.187 r  u_eth_frame_rx/u_arp_table/dst_mac_addr_reg[16]/Q
                         net (fo=2, routed)           0.069     1.256    u_eth_frame_tx/tx_arp/D[16]
    SLICE_X127Y287       FDRE                                         r  u_eth_frame_tx/tx_arp/arp_dst_mac_addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.479     0.479 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.479    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.479 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.660    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.679 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        0.798     1.477    u_eth_frame_tx/tx_arp/tx_axis_aclk_IBUF_BUFG
    SLICE_X127Y287       FDRE                                         r  u_eth_frame_tx/tx_arp/arp_dst_mac_addr_reg[16]/C

Slack:                    inf
  Source:                 u_eth_frame_rx/u_arp_table/dst_mac_addr_reg[29]/C
                            (rising edge-triggered cell FDSE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_eth_frame_tx/tx_arp/arp_dst_mac_addr_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.109ns  (logic 0.037ns (34.044%)  route 0.072ns (65.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.477ns
    Source Clock Delay      (SCD):    1.149ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.677ns (routing 0.096ns, distribution 0.581ns)
  Clock Net Delay (Destination): 0.798ns (routing 0.108ns, distribution 0.690ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.311     0.311 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.311    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.311 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.455    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.472 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        0.677     1.149    u_eth_frame_rx/u_arp_table/rx_axis_aclk_IBUF_BUFG
    SLICE_X125Y287       FDSE                                         r  u_eth_frame_rx/u_arp_table/dst_mac_addr_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y287       FDSE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     1.186 r  u_eth_frame_rx/u_arp_table/dst_mac_addr_reg[29]/Q
                         net (fo=2, routed)           0.072     1.258    u_eth_frame_tx/tx_arp/D[29]
    SLICE_X127Y287       FDRE                                         r  u_eth_frame_tx/tx_arp/arp_dst_mac_addr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.479     0.479 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.479    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.479 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.660    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.679 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        0.798     1.477    u_eth_frame_tx/tx_arp/tx_axis_aclk_IBUF_BUFG
    SLICE_X127Y287       FDRE                                         r  u_eth_frame_tx/tx_arp/arp_dst_mac_addr_reg[29]/C

Slack:                    inf
  Source:                 u_eth_frame_rx/u_arp_table/dst_mac_addr_reg[39]/C
                            (rising edge-triggered cell FDSE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_eth_frame_tx/tx_arp/arp_dst_mac_addr_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.107ns  (logic 0.038ns (35.620%)  route 0.069ns (64.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.474ns
    Source Clock Delay      (SCD):    1.157ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.685ns (routing 0.096ns, distribution 0.589ns)
  Clock Net Delay (Destination): 0.795ns (routing 0.108ns, distribution 0.687ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.311     0.311 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.311    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.311 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.455    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.472 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        0.685     1.157    u_eth_frame_rx/u_arp_table/rx_axis_aclk_IBUF_BUFG
    SLICE_X125Y286       FDSE                                         r  u_eth_frame_rx/u_arp_table/dst_mac_addr_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y286       FDSE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.195 r  u_eth_frame_rx/u_arp_table/dst_mac_addr_reg[39]/Q
                         net (fo=2, routed)           0.069     1.264    u_eth_frame_tx/tx_arp/D[39]
    SLICE_X125Y285       FDRE                                         r  u_eth_frame_tx/tx_arp/arp_dst_mac_addr_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.479     0.479 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.479    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.479 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.660    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.679 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        0.795     1.474    u_eth_frame_tx/tx_arp/tx_axis_aclk_IBUF_BUFG
    SLICE_X125Y285       FDRE                                         r  u_eth_frame_tx/tx_arp/arp_dst_mac_addr_reg[39]/C

Slack:                    inf
  Source:                 u_eth_frame_rx/u_arp_table/dst_mac_addr_reg[24]/C
                            (rising edge-triggered cell FDSE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_eth_frame_tx/tx_arp/arp_dst_mac_addr_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.109ns  (logic 0.039ns (35.884%)  route 0.070ns (64.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.477ns
    Source Clock Delay      (SCD):    1.157ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.685ns (routing 0.096ns, distribution 0.589ns)
  Clock Net Delay (Destination): 0.798ns (routing 0.108ns, distribution 0.690ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.311     0.311 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.311    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.311 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.455    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.472 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        0.685     1.157    u_eth_frame_rx/u_arp_table/rx_axis_aclk_IBUF_BUFG
    SLICE_X126Y286       FDSE                                         r  u_eth_frame_rx/u_arp_table/dst_mac_addr_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y286       FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.196 r  u_eth_frame_rx/u_arp_table/dst_mac_addr_reg[24]/Q
                         net (fo=2, routed)           0.070     1.266    u_eth_frame_tx/tx_arp/D[24]
    SLICE_X127Y286       FDRE                                         r  u_eth_frame_tx/tx_arp/arp_dst_mac_addr_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.479     0.479 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.479    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.479 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.660    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.679 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        0.798     1.477    u_eth_frame_tx/tx_arp/tx_axis_aclk_IBUF_BUFG
    SLICE_X127Y286       FDRE                                         r  u_eth_frame_tx/tx_arp/arp_dst_mac_addr_reg[24]/C

Slack:                    inf
  Source:                 u_eth_frame_rx/u_arp_table/dst_mac_addr_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_eth_frame_tx/tx_arp/arp_dst_mac_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.134ns  (logic 0.038ns (28.425%)  route 0.096ns (71.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.454ns
    Source Clock Delay      (SCD):    1.134ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.662ns (routing 0.096ns, distribution 0.566ns)
  Clock Net Delay (Destination): 0.775ns (routing 0.108ns, distribution 0.667ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.311     0.311 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.311    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.311 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.455    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.472 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        0.662     1.134    u_eth_frame_rx/u_arp_table/rx_axis_aclk_IBUF_BUFG
    SLICE_X117Y285       FDSE                                         r  u_eth_frame_rx/u_arp_table/dst_mac_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y285       FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.172 r  u_eth_frame_rx/u_arp_table/dst_mac_addr_reg[1]/Q
                         net (fo=2, routed)           0.096     1.268    u_eth_frame_tx/tx_arp/D[1]
    SLICE_X117Y285       FDRE                                         r  u_eth_frame_tx/tx_arp/arp_dst_mac_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.479     0.479 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.479    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.479 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.660    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.679 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        0.775     1.454    u_eth_frame_tx/tx_arp/tx_axis_aclk_IBUF_BUFG
    SLICE_X117Y285       FDRE                                         r  u_eth_frame_tx/tx_arp/arp_dst_mac_addr_reg[1]/C

Slack:                    inf
  Source:                 u_eth_frame_rx/u_arp_table/dst_mac_addr_reg[19]/C
                            (rising edge-triggered cell FDSE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_eth_frame_tx/tx_mac/mac_send_wdata_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.120ns  (logic 0.054ns (44.855%)  route 0.066ns (55.145%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.471ns
    Source Clock Delay      (SCD):    1.149ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.677ns (routing 0.096ns, distribution 0.581ns)
  Clock Net Delay (Destination): 0.792ns (routing 0.108ns, distribution 0.684ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.311     0.311 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.311    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.311 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.455    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.472 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        0.677     1.149    u_eth_frame_rx/u_arp_table/rx_axis_aclk_IBUF_BUFG
    SLICE_X126Y285       FDSE                                         r  u_eth_frame_rx/u_arp_table/dst_mac_addr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y285       FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.188 r  u_eth_frame_rx/u_arp_table/dst_mac_addr_reg[19]/Q
                         net (fo=2, routed)           0.051     1.240    u_eth_frame_tx/tx_mac/D[19]
    SLICE_X126Y285       LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.015     1.255 r  u_eth_frame_tx/tx_mac/mac_send_wdata[35]_i_1/O
                         net (fo=1, routed)           0.015     1.270    u_eth_frame_tx/tx_mac/mac_send_wdata[35]
    SLICE_X126Y285       FDRE                                         r  u_eth_frame_tx/tx_mac/mac_send_wdata_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.479     0.479 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.479    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.479 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.660    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.679 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        0.792     1.471    u_eth_frame_tx/tx_mac/tx_axis_aclk_IBUF_BUFG
    SLICE_X126Y285       FDRE                                         r  u_eth_frame_tx/tx_mac/mac_send_wdata_reg[35]/C

Slack:                    inf
  Source:                 u_eth_frame_rx/u_arp_table/dst_mac_addr_reg[27]/C
                            (rising edge-triggered cell FDSE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_eth_frame_tx/tx_arp/arp_dst_mac_addr_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.114ns  (logic 0.039ns (34.334%)  route 0.075ns (65.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.477ns
    Source Clock Delay      (SCD):    1.157ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.685ns (routing 0.096ns, distribution 0.589ns)
  Clock Net Delay (Destination): 0.798ns (routing 0.108ns, distribution 0.690ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.311     0.311 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.311    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.311 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.455    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.472 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        0.685     1.157    u_eth_frame_rx/u_arp_table/rx_axis_aclk_IBUF_BUFG
    SLICE_X125Y286       FDSE                                         r  u_eth_frame_rx/u_arp_table/dst_mac_addr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y286       FDSE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.196 r  u_eth_frame_rx/u_arp_table/dst_mac_addr_reg[27]/Q
                         net (fo=2, routed)           0.075     1.271    u_eth_frame_tx/tx_arp/D[27]
    SLICE_X127Y286       FDRE                                         r  u_eth_frame_tx/tx_arp/arp_dst_mac_addr_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.479     0.479 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.479    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.479 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.660    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.679 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        0.798     1.477    u_eth_frame_tx/tx_arp/tx_axis_aclk_IBUF_BUFG
    SLICE_X127Y286       FDRE                                         r  u_eth_frame_tx/tx_arp/arp_dst_mac_addr_reg[27]/C

Slack:                    inf
  Source:                 u_eth_frame_rx/u_arp_table/dst_mac_addr_reg[19]/C
                            (rising edge-triggered cell FDSE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_eth_frame_tx/tx_arp/arp_dst_mac_addr_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.130ns  (logic 0.039ns (29.911%)  route 0.091ns (70.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.471ns
    Source Clock Delay      (SCD):    1.149ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.677ns (routing 0.096ns, distribution 0.581ns)
  Clock Net Delay (Destination): 0.792ns (routing 0.108ns, distribution 0.684ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.311     0.311 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.311    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.311 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.455    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.472 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        0.677     1.149    u_eth_frame_rx/u_arp_table/rx_axis_aclk_IBUF_BUFG
    SLICE_X126Y285       FDSE                                         r  u_eth_frame_rx/u_arp_table/dst_mac_addr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y285       FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.188 r  u_eth_frame_rx/u_arp_table/dst_mac_addr_reg[19]/Q
                         net (fo=2, routed)           0.091     1.280    u_eth_frame_tx/tx_arp/D[19]
    SLICE_X126Y284       FDRE                                         r  u_eth_frame_tx/tx_arp/arp_dst_mac_addr_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.479     0.479 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.479    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.479 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.660    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.679 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        0.792     1.471    u_eth_frame_tx/tx_arp/tx_axis_aclk_IBUF_BUFG
    SLICE_X126Y284       FDRE                                         r  u_eth_frame_tx/tx_arp/arp_dst_mac_addr_reg[19]/C

Slack:                    inf
  Source:                 u_eth_frame_rx/u_arp_table/dst_mac_addr_reg[21]/C
                            (rising edge-triggered cell FDSE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_eth_frame_tx/tx_arp/arp_dst_mac_addr_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.144ns  (logic 0.039ns (27.083%)  route 0.105ns (72.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.453ns
    Source Clock Delay      (SCD):    1.138ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.666ns (routing 0.096ns, distribution 0.570ns)
  Clock Net Delay (Destination): 0.774ns (routing 0.108ns, distribution 0.666ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.311     0.311 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.311    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.311 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.455    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.472 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        0.666     1.138    u_eth_frame_rx/u_arp_table/rx_axis_aclk_IBUF_BUFG
    SLICE_X120Y285       FDSE                                         r  u_eth_frame_rx/u_arp_table/dst_mac_addr_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y285       FDSE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.177 r  u_eth_frame_rx/u_arp_table/dst_mac_addr_reg[21]/Q
                         net (fo=2, routed)           0.105     1.282    u_eth_frame_tx/tx_arp/D[21]
    SLICE_X118Y285       FDRE                                         r  u_eth_frame_tx/tx_arp/arp_dst_mac_addr_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.479     0.479 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.479    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.479 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.660    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.679 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        0.774     1.453    u_eth_frame_tx/tx_arp/tx_axis_aclk_IBUF_BUFG
    SLICE_X118Y285       FDRE                                         r  u_eth_frame_tx/tx_arp/arp_dst_mac_addr_reg[21]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  rx_axis_aclk
  To Clock:  

Max Delay            76 Endpoints
Min Delay            76 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_eth_frame_rx/udp_rx/udp_rx_axis_tlast_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            udp_rx_axis_tlast
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.945ns  (logic 1.048ns (17.624%)  route 4.897ns (82.376%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.216ns (routing 0.170ns, distribution 1.046ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.678     0.678 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.678    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.678 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.001    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.029 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        1.216     2.245    u_eth_frame_rx/udp_rx/rx_axis_aclk_IBUF_BUFG
    SLICE_X139Y268       FDRE                                         r  u_eth_frame_rx/udp_rx/udp_rx_axis_tlast_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y268       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.324 r  u_eth_frame_rx/udp_rx/udp_rx_axis_tlast_reg/Q
                         net (fo=1, routed)           4.897     7.221    udp_rx_axis_tlast_OBUF
    BC36                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.969     8.189 r  udp_rx_axis_tlast_OBUF_inst/O
                         net (fo=0)                   0.000     8.189    udp_rx_axis_tlast
    BC36                                                              r  udp_rx_axis_tlast (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_eth_frame_rx/udp_rx/udp_rx_axis_tdata_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            udp_rx_axis_tdata[63]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.820ns  (logic 1.026ns (17.626%)  route 4.794ns (82.374%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.208ns (routing 0.170ns, distribution 1.038ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.678     0.678 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.678    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.678 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.001    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.029 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        1.208     2.237    u_eth_frame_rx/udp_rx/rx_axis_aclk_IBUF_BUFG
    SLICE_X138Y265       FDRE                                         r  u_eth_frame_rx/udp_rx/udp_rx_axis_tdata_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y265       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     2.313 r  u_eth_frame_rx/udp_rx/udp_rx_axis_tdata_reg[63]/Q
                         net (fo=1, routed)           4.794     7.107    udp_rx_axis_tdata_OBUF[63]
    BF34                 OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      0.950     8.057 r  udp_rx_axis_tdata_OBUF[63]_inst/O
                         net (fo=0)                   0.000     8.057    udp_rx_axis_tdata[63]
    BF34                                                              r  udp_rx_axis_tdata[63] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_eth_frame_rx/udp_rx/udp_rx_axis_tdata_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            udp_rx_axis_tdata[54]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.825ns  (logic 1.006ns (17.268%)  route 4.819ns (82.732%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.200ns (routing 0.170ns, distribution 1.030ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.678     0.678 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.678    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.678 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.001    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.029 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        1.200     2.229    u_eth_frame_rx/udp_rx/rx_axis_aclk_IBUF_BUFG
    SLICE_X136Y278       FDRE                                         r  u_eth_frame_rx/udp_rx/udp_rx_axis_tdata_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y278       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.308 r  u_eth_frame_rx/udp_rx/udp_rx_axis_tdata_reg[54]/Q
                         net (fo=1, routed)           4.819     7.127    udp_rx_axis_tdata_OBUF[54]
    BE30                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.927     8.054 r  udp_rx_axis_tdata_OBUF[54]_inst/O
                         net (fo=0)                   0.000     8.054    udp_rx_axis_tdata[54]
    BE30                                                              r  udp_rx_axis_tdata[54] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_eth_frame_rx/udp_rx/udp_rx_axis_tdata_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            udp_rx_axis_tdata[57]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.765ns  (logic 1.011ns (17.536%)  route 4.754ns (82.464%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.199ns (routing 0.170ns, distribution 1.029ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.678     0.678 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.678    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.678 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.001    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.029 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        1.199     2.228    u_eth_frame_rx/udp_rx/rx_axis_aclk_IBUF_BUFG
    SLICE_X136Y277       FDRE                                         r  u_eth_frame_rx/udp_rx/udp_rx_axis_tdata_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y277       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.307 r  u_eth_frame_rx/udp_rx/udp_rx_axis_tdata_reg[57]/Q
                         net (fo=1, routed)           4.754     7.061    udp_rx_axis_tdata_OBUF[57]
    BE32                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.932     7.993 r  udp_rx_axis_tdata_OBUF[57]_inst/O
                         net (fo=0)                   0.000     7.993    udp_rx_axis_tdata[57]
    BE32                                                              r  udp_rx_axis_tdata[57] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_eth_frame_rx/udp_rx/udp_rx_axis_tdata_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            udp_rx_axis_tdata[47]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.760ns  (logic 1.009ns (17.521%)  route 4.751ns (82.479%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.192ns (routing 0.170ns, distribution 1.022ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.678     0.678 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.678    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.678 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.001    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.029 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        1.192     2.221    u_eth_frame_rx/udp_rx/rx_axis_aclk_IBUF_BUFG
    SLICE_X141Y276       FDRE                                         r  u_eth_frame_rx/udp_rx/udp_rx_axis_tdata_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y276       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.300 r  u_eth_frame_rx/udp_rx/udp_rx_axis_tdata_reg[47]/Q
                         net (fo=1, routed)           4.751     7.051    udp_rx_axis_tdata_OBUF[47]
    BC32                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.930     7.981 r  udp_rx_axis_tdata_OBUF[47]_inst/O
                         net (fo=0)                   0.000     7.981    udp_rx_axis_tdata[47]
    BC32                                                              r  udp_rx_axis_tdata[47] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_eth_frame_rx/udp_rx/udp_rx_axis_tdata_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            udp_rx_axis_tdata[56]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.728ns  (logic 1.010ns (17.630%)  route 4.718ns (82.370%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.195ns (routing 0.170ns, distribution 1.025ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.678     0.678 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.678    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.678 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.001    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.029 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        1.195     2.224    u_eth_frame_rx/udp_rx/rx_axis_aclk_IBUF_BUFG
    SLICE_X136Y278       FDRE                                         r  u_eth_frame_rx/udp_rx/udp_rx_axis_tdata_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y278       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.303 r  u_eth_frame_rx/udp_rx/udp_rx_axis_tdata_reg[56]/Q
                         net (fo=1, routed)           4.718     7.021    udp_rx_axis_tdata_OBUF[56]
    BE31                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.931     7.952 r  udp_rx_axis_tdata_OBUF[56]_inst/O
                         net (fo=0)                   0.000     7.952    udp_rx_axis_tdata[56]
    BE31                                                              r  udp_rx_axis_tdata[56] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_eth_frame_rx/udp_rx/udp_rx_axis_tdata_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            udp_rx_axis_tdata[51]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.720ns  (logic 1.027ns (17.950%)  route 4.693ns (82.050%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.199ns (routing 0.170ns, distribution 1.029ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.678     0.678 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.678    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.678 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.001    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.029 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        1.199     2.228    u_eth_frame_rx/udp_rx/rx_axis_aclk_IBUF_BUFG
    SLICE_X136Y277       FDRE                                         r  u_eth_frame_rx/udp_rx/udp_rx_axis_tdata_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y277       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.309 r  u_eth_frame_rx/udp_rx/udp_rx_axis_tdata_reg[51]/Q
                         net (fo=1, routed)           4.693     7.002    udp_rx_axis_tdata_OBUF[51]
    BE33                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.946     7.947 r  udp_rx_axis_tdata_OBUF[51]_inst/O
                         net (fo=0)                   0.000     7.947    udp_rx_axis_tdata[51]
    BE33                                                              r  udp_rx_axis_tdata[51] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_eth_frame_rx/udp_rx/udp_rx_axis_tdata_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            udp_rx_axis_tdata[43]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.707ns  (logic 0.984ns (17.242%)  route 4.723ns (82.758%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.209ns (routing 0.170ns, distribution 1.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.678     0.678 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.678    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.678 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.001    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.029 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        1.209     2.238    u_eth_frame_rx/udp_rx/rx_axis_aclk_IBUF_BUFG
    SLICE_X138Y274       FDRE                                         r  u_eth_frame_rx/udp_rx/udp_rx_axis_tdata_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y274       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     2.317 r  u_eth_frame_rx/udp_rx/udp_rx_axis_tdata_reg[43]/Q
                         net (fo=1, routed)           4.723     7.040    udp_rx_axis_tdata_OBUF[43]
    BB29                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.905     7.945 r  udp_rx_axis_tdata_OBUF[43]_inst/O
                         net (fo=0)                   0.000     7.945    udp_rx_axis_tdata[43]
    BB29                                                              r  udp_rx_axis_tdata[43] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_eth_frame_rx/udp_rx/udp_rx_axis_tdata_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            udp_rx_axis_tdata[58]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.713ns  (logic 1.022ns (17.889%)  route 4.691ns (82.111%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.195ns (routing 0.170ns, distribution 1.025ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.678     0.678 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.678    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.678 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.001    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.029 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        1.195     2.224    u_eth_frame_rx/udp_rx/rx_axis_aclk_IBUF_BUFG
    SLICE_X136Y278       FDRE                                         r  u_eth_frame_rx/udp_rx/udp_rx_axis_tdata_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y278       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     2.304 r  u_eth_frame_rx/udp_rx/udp_rx_axis_tdata_reg[58]/Q
                         net (fo=1, routed)           4.691     6.995    udp_rx_axis_tdata_OBUF[58]
    BF32                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.942     7.937 r  udp_rx_axis_tdata_OBUF[58]_inst/O
                         net (fo=0)                   0.000     7.937    udp_rx_axis_tdata[58]
    BF32                                                              r  udp_rx_axis_tdata[58] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_eth_frame_rx/udp_rx/udp_rx_axis_tdata_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            udp_rx_axis_tdata[48]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.696ns  (logic 1.004ns (17.624%)  route 4.692ns (82.376%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.195ns (routing 0.170ns, distribution 1.025ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.678     0.678 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.678    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.678 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.001    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.029 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        1.195     2.224    u_eth_frame_rx/udp_rx/rx_axis_aclk_IBUF_BUFG
    SLICE_X136Y278       FDRE                                         r  u_eth_frame_rx/udp_rx/udp_rx_axis_tdata_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y278       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     2.304 r  u_eth_frame_rx/udp_rx/udp_rx_axis_tdata_reg[48]/Q
                         net (fo=1, routed)           4.692     6.996    udp_rx_axis_tdata_OBUF[48]
    BC29                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.924     7.920 r  udp_rx_axis_tdata_OBUF[48]_inst/O
                         net (fo=0)                   0.000     7.920    udp_rx_axis_tdata[48]
    BC29                                                              r  udp_rx_axis_tdata[48] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_eth_frame_rx/udp_rx/udp_rx_axis_tkeep_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            udp_rx_axis_tkeep[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.023ns  (logic 0.459ns (22.684%)  route 1.564ns (77.316%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.682ns (routing 0.096ns, distribution 0.586ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.311     0.311 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.311    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.311 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.455    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.472 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        0.682     1.154    u_eth_frame_rx/udp_rx/rx_axis_aclk_IBUF_BUFG
    SLICE_X136Y260       FDSE                                         r  u_eth_frame_rx/udp_rx/udp_rx_axis_tkeep_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y260       FDSE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     1.194 r  u_eth_frame_rx/udp_rx/udp_rx_axis_tkeep_reg[0]/Q
                         net (fo=1, routed)           1.564     2.758    udp_rx_axis_tkeep_OBUF[0]
    BE22                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.419     3.177 r  udp_rx_axis_tkeep_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.177    udp_rx_axis_tkeep[0]
    BE22                                                              r  udp_rx_axis_tkeep[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_eth_frame_rx/udp_rx/udp_rx_axis_tkeep_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            udp_rx_axis_tkeep[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.035ns  (logic 0.477ns (23.447%)  route 1.558ns (76.553%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.682ns (routing 0.096ns, distribution 0.586ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.311     0.311 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.311    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.311 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.455    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.472 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        0.682     1.154    u_eth_frame_rx/udp_rx/rx_axis_aclk_IBUF_BUFG
    SLICE_X136Y260       FDSE                                         r  u_eth_frame_rx/udp_rx/udp_rx_axis_tkeep_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y260       FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.193 r  u_eth_frame_rx/udp_rx/udp_rx_axis_tkeep_reg[3]/Q
                         net (fo=1, routed)           1.558     2.751    udp_rx_axis_tkeep_OBUF[3]
    BD24                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.438     3.189 r  udp_rx_axis_tkeep_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.189    udp_rx_axis_tkeep[3]
    BD24                                                              r  udp_rx_axis_tkeep[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_eth_frame_rx/udp_rx/udp_rx_axis_tkeep_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            udp_rx_axis_tkeep[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.058ns  (logic 0.459ns (22.291%)  route 1.599ns (77.709%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.685ns (routing 0.096ns, distribution 0.589ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.311     0.311 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.311    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.311 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.455    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.472 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        0.685     1.157    u_eth_frame_rx/udp_rx/rx_axis_aclk_IBUF_BUFG
    SLICE_X136Y260       FDSE                                         r  u_eth_frame_rx/udp_rx/udp_rx_axis_tkeep_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y260       FDSE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.196 r  u_eth_frame_rx/udp_rx/udp_rx_axis_tkeep_reg[5]/Q
                         net (fo=1, routed)           1.599     2.795    udp_rx_axis_tkeep_OBUF[5]
    BE23                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.420     3.214 r  udp_rx_axis_tkeep_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.214    udp_rx_axis_tkeep[5]
    BE23                                                              r  udp_rx_axis_tkeep[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_eth_frame_rx/udp_rx/udp_rx_axis_tkeep_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            udp_rx_axis_tkeep[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.078ns  (logic 0.481ns (23.155%)  route 1.597ns (76.845%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.677ns (routing 0.096ns, distribution 0.581ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.311     0.311 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.311    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.311 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.455    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.472 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        0.677     1.149    u_eth_frame_rx/udp_rx/rx_axis_aclk_IBUF_BUFG
    SLICE_X136Y261       FDSE                                         r  u_eth_frame_rx/udp_rx/udp_rx_axis_tkeep_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y261       FDSE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.188 r  u_eth_frame_rx/udp_rx/udp_rx_axis_tkeep_reg[2]/Q
                         net (fo=1, routed)           1.597     2.785    udp_rx_axis_tkeep_OBUF[2]
    BC24                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.442     3.227 r  udp_rx_axis_tkeep_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.227    udp_rx_axis_tkeep[2]
    BC24                                                              r  udp_rx_axis_tkeep[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_eth_frame_rx/udp_rx/udp_rx_axis_tkeep_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            udp_rx_axis_tkeep[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.081ns  (logic 0.458ns (22.026%)  route 1.623ns (77.974%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.682ns (routing 0.096ns, distribution 0.586ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.311     0.311 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.311    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.311 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.455    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.472 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        0.682     1.154    u_eth_frame_rx/udp_rx/rx_axis_aclk_IBUF_BUFG
    SLICE_X136Y260       FDSE                                         r  u_eth_frame_rx/udp_rx/udp_rx_axis_tkeep_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y260       FDSE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.193 r  u_eth_frame_rx/udp_rx/udp_rx_axis_tkeep_reg[1]/Q
                         net (fo=1, routed)           1.623     2.816    udp_rx_axis_tkeep_OBUF[1]
    BF22                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.419     3.235 r  udp_rx_axis_tkeep_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.235    udp_rx_axis_tkeep[1]
    BF22                                                              r  udp_rx_axis_tkeep[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_eth_frame_rx/udp_rx/udp_rx_axis_tkeep_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            udp_rx_axis_tkeep[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.095ns  (logic 0.465ns (22.196%)  route 1.630ns (77.804%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.685ns (routing 0.096ns, distribution 0.589ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.311     0.311 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.311    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.311 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.455    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.472 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        0.685     1.157    u_eth_frame_rx/udp_rx/rx_axis_aclk_IBUF_BUFG
    SLICE_X136Y260       FDSE                                         r  u_eth_frame_rx/udp_rx/udp_rx_axis_tkeep_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y260       FDSE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.196 r  u_eth_frame_rx/udp_rx/udp_rx_axis_tkeep_reg[4]/Q
                         net (fo=1, routed)           1.630     2.826    udp_rx_axis_tkeep_OBUF[4]
    BD23                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.426     3.252 r  udp_rx_axis_tkeep_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.252    udp_rx_axis_tkeep[4]
    BD23                                                              r  udp_rx_axis_tkeep[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_eth_frame_rx/udp_rx/udp_rx_axis_tkeep_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            udp_rx_axis_tkeep[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.097ns  (logic 0.466ns (22.212%)  route 1.631ns (77.788%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.685ns (routing 0.096ns, distribution 0.589ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.311     0.311 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.311    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.311 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.455    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.472 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        0.685     1.157    u_eth_frame_rx/udp_rx/rx_axis_aclk_IBUF_BUFG
    SLICE_X136Y260       FDSE                                         r  u_eth_frame_rx/udp_rx/udp_rx_axis_tkeep_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y260       FDSE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.196 r  u_eth_frame_rx/udp_rx/udp_rx_axis_tkeep_reg[6]/Q
                         net (fo=1, routed)           1.631     2.827    udp_rx_axis_tkeep_OBUF[6]
    BF24                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.427     3.253 r  udp_rx_axis_tkeep_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.253    udp_rx_axis_tkeep[6]
    BF24                                                              r  udp_rx_axis_tkeep[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_eth_frame_rx/udp_rx/udp_rx_axis_tkeep_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            udp_rx_axis_tkeep[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.101ns  (logic 0.466ns (22.173%)  route 1.635ns (77.827%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.685ns (routing 0.096ns, distribution 0.589ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.311     0.311 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.311    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.311 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.455    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.472 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        0.685     1.157    u_eth_frame_rx/udp_rx/rx_axis_aclk_IBUF_BUFG
    SLICE_X136Y260       FDSE                                         r  u_eth_frame_rx/udp_rx/udp_rx_axis_tkeep_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y260       FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.196 r  u_eth_frame_rx/udp_rx/udp_rx_axis_tkeep_reg[7]/Q
                         net (fo=1, routed)           1.635     2.831    udp_rx_axis_tkeep_OBUF[7]
    BF23                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.427     3.257 r  udp_rx_axis_tkeep_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.257    udp_rx_axis_tkeep[7]
    BF23                                                              r  udp_rx_axis_tkeep[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_eth_frame_rx/u_arp_table/arp_mac_exit_reg_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            udp_tx_axis_tready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.186ns  (logic 0.506ns (23.147%)  route 1.680ns (76.853%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.707ns (routing 0.096ns, distribution 0.611ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.311     0.311 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.311    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.311 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.455    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.472 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        0.707     1.179    u_eth_frame_rx/u_arp_table/rx_axis_aclk_IBUF_BUFG
    SLICE_X111Y233       FDRE                                         r  u_eth_frame_rx/u_arp_table/arp_mac_exit_reg_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y233       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.219 r  u_eth_frame_rx/u_arp_table/arp_mac_exit_reg_lopt_replica_2/Q
                         net (fo=1, routed)           1.680     2.899    lopt_1
    BD36                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.466     3.365 r  udp_tx_axis_tready_OBUF_inst/O
                         net (fo=0)                   0.000     3.365    udp_tx_axis_tready
    BD36                                                              r  udp_tx_axis_tready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_eth_frame_rx/u_arp_table/arp_mac_exit_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            udp_enable
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.236ns  (logic 0.499ns (22.319%)  route 1.737ns (77.681%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.707ns (routing 0.096ns, distribution 0.611ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.311     0.311 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.311    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.311 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.455    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.472 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        0.707     1.179    u_eth_frame_rx/u_arp_table/rx_axis_aclk_IBUF_BUFG
    SLICE_X111Y233       FDRE                                         r  u_eth_frame_rx/u_arp_table/arp_mac_exit_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y233       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.218 r  u_eth_frame_rx/u_arp_table/arp_mac_exit_reg_lopt_replica/Q
                         net (fo=1, routed)           1.737     2.955    lopt
    BB36                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.460     3.415 r  udp_enable_OBUF_inst/O
                         net (fo=0)                   0.000     3.415    udp_enable
    BB36                                                              r  udp_enable (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  tx_axis_aclk
  To Clock:  

Max Delay            74 Endpoints
Min Delay            74 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_eth_frame_tx/tx_mac/mac_send/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_tx_axis_tvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.693ns  (logic 1.297ns (19.374%)  route 5.396ns (80.626%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.439ns (routing 0.170ns, distribution 1.269ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.659     0.659 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.659    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.982    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.010 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        1.439     2.449    u_eth_frame_tx/tx_mac/mac_send/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X10Y116       RAMB18E2                                     r  u_eth_frame_tx/tx_mac/mac_send/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X10Y116       RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKBWRCLK_DOUTBDOUT[0])
                                                      0.229     2.678 r  u_eth_frame_tx/tx_mac/mac_send/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4/DOUTBDOUT[0]
                         net (fo=3, routed)           0.891     3.569    u_eth_frame_tx/tx_mac/mac_send/dout[72]
    SLICE_X122Y289       LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.110     3.679 r  u_eth_frame_tx/tx_mac/mac_send/mac_tx_axis_tvalid_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.505     8.184    mac_tx_axis_tvalid_OBUF
    BB35                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.958     9.142 r  mac_tx_axis_tvalid_OBUF_inst/O
                         net (fo=0)                   0.000     9.142    mac_tx_axis_tvalid
    BB35                                                              r  mac_tx_axis_tvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_eth_frame_tx/tx_mac/mac_send/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_tx_axis_tlast
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.371ns  (logic 1.332ns (20.910%)  route 5.039ns (79.090%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.439ns (routing 0.170ns, distribution 1.269ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.659     0.659 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.659    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.982    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.010 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        1.439     2.449    u_eth_frame_tx/tx_mac/mac_send/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X10Y116       RAMB18E2                                     r  u_eth_frame_tx/tx_mac/mac_send/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X10Y116       RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKBWRCLK_DOUTBDOUT[1])
                                                      0.229     2.678 r  u_eth_frame_tx/tx_mac/mac_send/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4/DOUTBDOUT[1]
                         net (fo=3, routed)           0.898     3.576    u_eth_frame_tx/tx_mac/mac_send/dout[73]
    SLICE_X122Y289       LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.146     3.722 r  u_eth_frame_tx/tx_mac/mac_send/mac_tx_axis_tlast_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.141     7.863    mac_tx_axis_tlast_OBUF
    BA35                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.957     8.820 r  mac_tx_axis_tlast_OBUF_inst/O
                         net (fo=0)                   0.000     8.820    mac_tx_axis_tlast
    BA35                                                              r  mac_tx_axis_tlast (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_eth_frame_tx/tx_mac/FSM_onehot_mac_send_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_tx_axis_tdata[32]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.379ns  (logic 1.118ns (17.528%)  route 5.261ns (82.472%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.228ns (routing 0.170ns, distribution 1.058ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.659     0.659 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.659    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.982    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.010 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        1.228     2.238    u_eth_frame_tx/tx_mac/tx_axis_aclk_IBUF_BUFG
    SLICE_X123Y289       FDRE                                         r  u_eth_frame_tx/tx_mac/FSM_onehot_mac_send_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y289       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     2.316 r  u_eth_frame_tx/tx_mac/FSM_onehot_mac_send_state_reg[2]/Q
                         net (fo=77, routed)          1.118     3.433    u_eth_frame_tx/tx_mac/FSM_onehot_mac_send_state_reg_n_0_[2]
    SLICE_X113Y289       LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.158     3.591 r  u_eth_frame_tx/tx_mac/mac_tx_axis_tdata_OBUF[32]_inst_i_1/O
                         net (fo=1, routed)           4.143     7.734    mac_tx_axis_tdata_OBUF[32]
    AH33                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.882     8.617 r  mac_tx_axis_tdata_OBUF[32]_inst/O
                         net (fo=0)                   0.000     8.617    mac_tx_axis_tdata[32]
    AH33                                                              r  mac_tx_axis_tdata[32] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_eth_frame_tx/tx_mac/FSM_onehot_mac_send_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_tx_axis_tdata[37]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.348ns  (logic 1.061ns (16.717%)  route 5.287ns (83.283%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.228ns (routing 0.170ns, distribution 1.058ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.659     0.659 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.659    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.982    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.010 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        1.228     2.238    u_eth_frame_tx/tx_mac/tx_axis_aclk_IBUF_BUFG
    SLICE_X123Y289       FDRE                                         r  u_eth_frame_tx/tx_mac/FSM_onehot_mac_send_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y289       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     2.316 r  u_eth_frame_tx/tx_mac/FSM_onehot_mac_send_state_reg[2]/Q
                         net (fo=77, routed)          0.977     3.293    u_eth_frame_tx/tx_mac/FSM_onehot_mac_send_state_reg_n_0_[2]
    SLICE_X114Y293       LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     3.415 r  u_eth_frame_tx/tx_mac/mac_tx_axis_tdata_OBUF[37]_inst_i_1/O
                         net (fo=1, routed)           4.310     7.725    mac_tx_axis_tdata_OBUF[37]
    AK31                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.861     8.586 r  mac_tx_axis_tdata_OBUF[37]_inst/O
                         net (fo=0)                   0.000     8.586    mac_tx_axis_tdata[37]
    AK31                                                              r  mac_tx_axis_tdata[37] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_eth_frame_tx/tx_mac/FSM_onehot_mac_send_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_tx_axis_tdata[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.338ns  (logic 1.089ns (17.188%)  route 5.249ns (82.812%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.228ns (routing 0.170ns, distribution 1.058ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.659     0.659 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.659    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.982    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.010 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        1.228     2.238    u_eth_frame_tx/tx_mac/tx_axis_aclk_IBUF_BUFG
    SLICE_X123Y289       FDRE                                         r  u_eth_frame_tx/tx_mac/FSM_onehot_mac_send_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y289       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     2.316 r  u_eth_frame_tx/tx_mac/FSM_onehot_mac_send_state_reg[2]/Q
                         net (fo=77, routed)          0.935     3.250    u_eth_frame_tx/tx_mac/FSM_onehot_mac_send_state_reg_n_0_[2]
    SLICE_X114Y292       LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.110     3.360 r  u_eth_frame_tx/tx_mac/mac_tx_axis_tdata_OBUF[30]_inst_i_1/O
                         net (fo=1, routed)           4.314     7.674    mac_tx_axis_tdata_OBUF[30]
    AF34                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.901     8.576 r  mac_tx_axis_tdata_OBUF[30]_inst/O
                         net (fo=0)                   0.000     8.576    mac_tx_axis_tdata[30]
    AF34                                                              r  mac_tx_axis_tdata[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_eth_frame_tx/tx_mac/FSM_onehot_mac_send_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_tx_axis_tdata[42]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.267ns  (logic 1.083ns (17.289%)  route 5.183ns (82.711%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.228ns (routing 0.170ns, distribution 1.058ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.659     0.659 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.659    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.982    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.010 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        1.228     2.238    u_eth_frame_tx/tx_mac/tx_axis_aclk_IBUF_BUFG
    SLICE_X123Y289       FDRE                                         r  u_eth_frame_tx/tx_mac/FSM_onehot_mac_send_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y289       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     2.316 r  u_eth_frame_tx/tx_mac/FSM_onehot_mac_send_state_reg[2]/Q
                         net (fo=77, routed)          1.038     3.354    u_eth_frame_tx/tx_mac/FSM_onehot_mac_send_state_reg_n_0_[2]
    SLICE_X114Y293       LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.136     3.490 r  u_eth_frame_tx/tx_mac/mac_tx_axis_tdata_OBUF[42]_inst_i_1/O
                         net (fo=1, routed)           4.145     7.635    mac_tx_axis_tdata_OBUF[42]
    AJ29                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.869     8.504 r  mac_tx_axis_tdata_OBUF[42]_inst/O
                         net (fo=0)                   0.000     8.504    mac_tx_axis_tdata[42]
    AJ29                                                              r  mac_tx_axis_tdata[42] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_eth_frame_tx/tx_mac/FSM_onehot_mac_send_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_tx_axis_tdata[36]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.215ns  (logic 1.006ns (16.178%)  route 5.210ns (83.822%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.228ns (routing 0.170ns, distribution 1.058ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.659     0.659 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.659    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.982    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.010 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        1.228     2.238    u_eth_frame_tx/tx_mac/tx_axis_aclk_IBUF_BUFG
    SLICE_X123Y289       FDRE                                         r  u_eth_frame_tx/tx_mac/FSM_onehot_mac_send_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y289       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     2.316 r  u_eth_frame_tx/tx_mac/FSM_onehot_mac_send_state_reg[2]/Q
                         net (fo=77, routed)          1.104     3.419    u_eth_frame_tx/tx_mac/FSM_onehot_mac_send_state_reg_n_0_[2]
    SLICE_X113Y289       LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.068     3.487 r  u_eth_frame_tx/tx_mac/mac_tx_axis_tdata_OBUF[36]_inst_i_1/O
                         net (fo=1, routed)           4.106     7.593    mac_tx_axis_tdata_OBUF[36]
    AJ31                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.860     8.453 r  mac_tx_axis_tdata_OBUF[36]_inst/O
                         net (fo=0)                   0.000     8.453    mac_tx_axis_tdata[36]
    AJ31                                                              r  mac_tx_axis_tdata[36] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_eth_frame_tx/tx_mac/FSM_onehot_mac_send_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_tx_axis_tdata[61]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.213ns  (logic 1.072ns (17.256%)  route 5.141ns (82.744%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.228ns (routing 0.170ns, distribution 1.058ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.659     0.659 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.659    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.982    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.010 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        1.228     2.238    u_eth_frame_tx/tx_mac/tx_axis_aclk_IBUF_BUFG
    SLICE_X123Y289       FDRE                                         r  u_eth_frame_tx/tx_mac/FSM_onehot_mac_send_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y289       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     2.316 r  u_eth_frame_tx/tx_mac/FSM_onehot_mac_send_state_reg[2]/Q
                         net (fo=77, routed)          1.021     3.336    u_eth_frame_tx/tx_mac/FSM_onehot_mac_send_state_reg_n_0_[2]
    SLICE_X114Y290       LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088     3.424 r  u_eth_frame_tx/tx_mac/mac_tx_axis_tdata_OBUF[61]_inst_i_1/O
                         net (fo=1, routed)           4.120     7.544    mac_tx_axis_tdata_OBUF[61]
    AR33                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.906     8.451 r  mac_tx_axis_tdata_OBUF[61]_inst/O
                         net (fo=0)                   0.000     8.451    mac_tx_axis_tdata[61]
    AR33                                                              r  mac_tx_axis_tdata[61] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_eth_frame_tx/tx_mac/FSM_onehot_mac_send_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_tx_axis_tdata[39]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.213ns  (logic 1.093ns (17.592%)  route 5.120ns (82.408%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.228ns (routing 0.170ns, distribution 1.058ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.659     0.659 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.659    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.982    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.010 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        1.228     2.238    u_eth_frame_tx/tx_mac/tx_axis_aclk_IBUF_BUFG
    SLICE_X123Y289       FDRE                                         r  u_eth_frame_tx/tx_mac/FSM_onehot_mac_send_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y289       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     2.316 r  u_eth_frame_tx/tx_mac/FSM_onehot_mac_send_state_reg[2]/Q
                         net (fo=77, routed)          1.035     3.350    u_eth_frame_tx/tx_mac/FSM_onehot_mac_send_state_reg_n_0_[2]
    SLICE_X114Y290       LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     3.496 r  u_eth_frame_tx/tx_mac/mac_tx_axis_tdata_OBUF[39]_inst_i_1/O
                         net (fo=1, routed)           4.085     7.581    mac_tx_axis_tdata_OBUF[39]
    AG30                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.869     8.450 r  mac_tx_axis_tdata_OBUF[39]_inst/O
                         net (fo=0)                   0.000     8.450    mac_tx_axis_tdata[39]
    AG30                                                              r  mac_tx_axis_tdata[39] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_eth_frame_tx/tx_mac/mac_send/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_tx_axis_tdata[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.066ns  (logic 1.301ns (21.446%)  route 4.765ns (78.554%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.346ns (routing 0.170ns, distribution 1.176ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.659     0.659 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.659    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.982    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.010 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        1.346     2.356    u_eth_frame_tx/tx_mac/mac_send/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X9Y59         RAMB36E2                                     r  u_eth_frame_tx/tx_mac/mac_send/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y59         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[10])
                                                      0.224     2.580 r  u_eth_frame_tx/tx_mac/mac_send/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/DOUTBDOUT[10]
                         net (fo=1, routed)           0.448     3.028    u_eth_frame_tx/tx_mac/mac_send_rdata[10]
    SLICE_X127Y291       LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.143     3.171 r  u_eth_frame_tx/tx_mac/mac_tx_axis_tdata_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.317     7.488    mac_tx_axis_tdata_OBUF[2]
    Y32                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.934     8.422 r  mac_tx_axis_tdata_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.422    mac_tx_axis_tdata[2]
    Y32                                                               r  mac_tx_axis_tdata[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_eth_frame_tx/tx_mac/FSM_onehot_mac_send_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_tx_axis_tdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.174ns  (logic 0.481ns (22.139%)  route 1.693ns (77.861%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.695ns (routing 0.096ns, distribution 0.599ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.292     0.292 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.292    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.292 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.436    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.453 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        0.695     1.148    u_eth_frame_tx/tx_mac/tx_axis_aclk_IBUF_BUFG
    SLICE_X123Y289       FDRE                                         r  u_eth_frame_tx/tx_mac/FSM_onehot_mac_send_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y289       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.187 r  u_eth_frame_tx/tx_mac/FSM_onehot_mac_send_state_reg[2]/Q
                         net (fo=77, routed)          0.105     1.292    u_eth_frame_tx/tx_mac/FSM_onehot_mac_send_state_reg_n_0_[2]
    SLICE_X127Y291       LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.022     1.314 r  u_eth_frame_tx/tx_mac/mac_tx_axis_tdata_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           1.588     2.902    mac_tx_axis_tdata_OBUF[11]
    AA33                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.420     3.322 r  mac_tx_axis_tdata_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.322    mac_tx_axis_tdata[11]
    AA33                                                              r  mac_tx_axis_tdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_eth_frame_tx/tx_mac/FSM_onehot_mac_send_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_tx_axis_tkeep[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.204ns  (logic 0.448ns (20.335%)  route 1.756ns (79.665%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.695ns (routing 0.096ns, distribution 0.599ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.292     0.292 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.292    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.292 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.436    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.453 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        0.695     1.148    u_eth_frame_tx/tx_mac/tx_axis_aclk_IBUF_BUFG
    SLICE_X123Y289       FDRE                                         r  u_eth_frame_tx/tx_mac/FSM_onehot_mac_send_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y289       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.187 r  u_eth_frame_tx/tx_mac/FSM_onehot_mac_send_state_reg[2]/Q
                         net (fo=77, routed)          0.107     1.294    u_eth_frame_tx/tx_mac/FSM_onehot_mac_send_state_reg_n_0_[2]
    SLICE_X127Y291       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.023     1.317 r  u_eth_frame_tx/tx_mac/mac_tx_axis_tkeep_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.649     2.966    mac_tx_axis_tkeep_OBUF[3]
    BB20                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.386     3.352 r  mac_tx_axis_tkeep_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.352    mac_tx_axis_tkeep[3]
    BB20                                                              r  mac_tx_axis_tkeep[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_eth_frame_tx/tx_mac/mac_send/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_tx_axis_tdata[49]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.221ns  (logic 0.535ns (24.104%)  route 1.686ns (75.896%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.696ns (routing 0.096ns, distribution 0.600ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.292     0.292 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.292    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.292 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.436    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.453 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        0.696     1.149    u_eth_frame_tx/tx_mac/mac_send/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X8Y59         RAMB36E2                                     r  u_eth_frame_tx/tx_mac/mac_send/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y59         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[21])
                                                      0.126     1.275 r  u_eth_frame_tx/tx_mac/mac_send/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/DOUTBDOUT[21]
                         net (fo=1, routed)           0.140     1.415    u_eth_frame_tx/tx_mac/mac_send_rdata[57]
    SLICE_X114Y293       LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.023     1.438 r  u_eth_frame_tx/tx_mac/mac_tx_axis_tdata_OBUF[49]_inst_i_1/O
                         net (fo=1, routed)           1.546     2.984    mac_tx_axis_tdata_OBUF[49]
    AD30                 OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      0.386     3.370 r  mac_tx_axis_tdata_OBUF[49]_inst/O
                         net (fo=0)                   0.000     3.370    mac_tx_axis_tdata[49]
    AD30                                                              r  mac_tx_axis_tdata[49] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_eth_frame_tx/tx_mac/FSM_onehot_mac_send_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_tx_axis_tkeep[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.232ns  (logic 0.483ns (21.646%)  route 1.749ns (78.354%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.695ns (routing 0.096ns, distribution 0.599ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.292     0.292 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.292    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.292 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.436    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.453 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        0.695     1.148    u_eth_frame_tx/tx_mac/tx_axis_aclk_IBUF_BUFG
    SLICE_X123Y289       FDRE                                         r  u_eth_frame_tx/tx_mac/FSM_onehot_mac_send_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y289       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.187 r  u_eth_frame_tx/tx_mac/FSM_onehot_mac_send_state_reg[2]/Q
                         net (fo=77, routed)          0.106     1.293    u_eth_frame_tx/tx_mac/FSM_onehot_mac_send_state_reg_n_0_[2]
    SLICE_X127Y291       LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.022     1.315 r  u_eth_frame_tx/tx_mac/mac_tx_axis_tkeep_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.643     2.958    mac_tx_axis_tkeep_OBUF[5]
    BE20                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.422     3.380 r  mac_tx_axis_tkeep_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.380    mac_tx_axis_tkeep[5]
    BE20                                                              r  mac_tx_axis_tkeep[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_eth_frame_tx/tx_mac/FSM_onehot_mac_send_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_tx_axis_tkeep[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.252ns  (logic 0.482ns (21.424%)  route 1.770ns (78.576%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.695ns (routing 0.096ns, distribution 0.599ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.292     0.292 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.292    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.292 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.436    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.453 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        0.695     1.148    u_eth_frame_tx/tx_mac/tx_axis_aclk_IBUF_BUFG
    SLICE_X123Y289       FDRE                                         r  u_eth_frame_tx/tx_mac/FSM_onehot_mac_send_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y289       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.187 r  u_eth_frame_tx/tx_mac/FSM_onehot_mac_send_state_reg[2]/Q
                         net (fo=77, routed)          0.107     1.294    u_eth_frame_tx/tx_mac/FSM_onehot_mac_send_state_reg_n_0_[2]
    SLICE_X127Y291       LUT2 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.021     1.315 r  u_eth_frame_tx/tx_mac/mac_tx_axis_tkeep_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.663     2.978    mac_tx_axis_tkeep_OBUF[4]
    BD20                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.422     3.400 r  mac_tx_axis_tkeep_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.400    mac_tx_axis_tkeep[4]
    BD20                                                              r  mac_tx_axis_tkeep[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_eth_frame_tx/tx_mac/FSM_onehot_mac_send_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_tx_axis_tkeep[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.260ns  (logic 0.498ns (22.047%)  route 1.762ns (77.953%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.695ns (routing 0.096ns, distribution 0.599ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.292     0.292 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.292    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.292 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.436    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.453 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        0.695     1.148    u_eth_frame_tx/tx_mac/tx_axis_aclk_IBUF_BUFG
    SLICE_X123Y289       FDRE                                         r  u_eth_frame_tx/tx_mac/FSM_onehot_mac_send_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y289       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.187 r  u_eth_frame_tx/tx_mac/FSM_onehot_mac_send_state_reg[2]/Q
                         net (fo=77, routed)          0.110     1.297    u_eth_frame_tx/tx_mac/FSM_onehot_mac_send_state_reg_n_0_[2]
    SLICE_X127Y291       LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.051     1.348 r  u_eth_frame_tx/tx_mac/mac_tx_axis_tkeep_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.652     3.000    mac_tx_axis_tkeep_OBUF[1]
    BC21                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.408     3.408 r  mac_tx_axis_tkeep_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.408    mac_tx_axis_tkeep[1]
    BC21                                                              r  mac_tx_axis_tkeep[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_eth_frame_tx/tx_mac/FSM_onehot_mac_send_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_tx_axis_tkeep[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.264ns  (logic 0.472ns (20.852%)  route 1.792ns (79.148%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.695ns (routing 0.096ns, distribution 0.599ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.292     0.292 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.292    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.292 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.436    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.453 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        0.695     1.148    u_eth_frame_tx/tx_mac/tx_axis_aclk_IBUF_BUFG
    SLICE_X123Y289       FDRE                                         r  u_eth_frame_tx/tx_mac/FSM_onehot_mac_send_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y289       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.187 r  u_eth_frame_tx/tx_mac/FSM_onehot_mac_send_state_reg[2]/Q
                         net (fo=77, routed)          0.110     1.297    u_eth_frame_tx/tx_mac/FSM_onehot_mac_send_state_reg_n_0_[2]
    SLICE_X127Y291       LUT2 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.048     1.345 r  u_eth_frame_tx/tx_mac/mac_tx_axis_tkeep_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.682     3.027    mac_tx_axis_tkeep_OBUF[2]
    BA20                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.385     3.412 r  mac_tx_axis_tkeep_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.412    mac_tx_axis_tkeep[2]
    BA20                                                              r  mac_tx_axis_tkeep[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_eth_frame_tx/tx_mac/mac_send/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_tx_axis_tdata[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.289ns  (logic 0.563ns (24.609%)  route 1.726ns (75.391%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.696ns (routing 0.096ns, distribution 0.600ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.292     0.292 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.292    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.292 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.436    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.453 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        0.696     1.149    u_eth_frame_tx/tx_mac/mac_send/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X8Y59         RAMB36E2                                     r  u_eth_frame_tx/tx_mac/mac_send/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y59         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[3])
                                                      0.124     1.273 r  u_eth_frame_tx/tx_mac/mac_send/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/DOUTBDOUT[3]
                         net (fo=1, routed)           0.155     1.428    u_eth_frame_tx/tx_mac/mac_send_rdata[39]
    SLICE_X113Y289       LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.050     1.478 r  u_eth_frame_tx/tx_mac/mac_tx_axis_tdata_OBUF[31]_inst_i_1/O
                         net (fo=1, routed)           1.571     3.049    mac_tx_axis_tdata_OBUF[31]
    AG34                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.389     3.438 r  mac_tx_axis_tdata_OBUF[31]_inst/O
                         net (fo=0)                   0.000     3.438    mac_tx_axis_tdata[31]
    AG34                                                              r  mac_tx_axis_tdata[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_eth_frame_tx/tx_mac/FSM_onehot_mac_send_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_tx_axis_tdata[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.298ns  (logic 0.519ns (22.569%)  route 1.779ns (77.431%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.695ns (routing 0.096ns, distribution 0.599ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.292     0.292 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.292    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.292 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.436    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.453 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        0.695     1.148    u_eth_frame_tx/tx_mac/tx_axis_aclk_IBUF_BUFG
    SLICE_X123Y289       FDRE                                         r  u_eth_frame_tx/tx_mac/FSM_onehot_mac_send_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y289       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.187 r  u_eth_frame_tx/tx_mac/FSM_onehot_mac_send_state_reg[2]/Q
                         net (fo=77, routed)          0.107     1.294    u_eth_frame_tx/tx_mac/FSM_onehot_mac_send_state_reg_n_0_[2]
    SLICE_X127Y289       LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.061     1.355 r  u_eth_frame_tx/tx_mac/mac_tx_axis_tdata_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           1.672     3.027    mac_tx_axis_tdata_OBUF[9]
    AB34                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.419     3.446 r  mac_tx_axis_tdata_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.446    mac_tx_axis_tdata[9]
    AB34                                                              r  mac_tx_axis_tdata[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_eth_frame_tx/tx_mac/FSM_onehot_mac_send_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_tx_axis_tdata[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.301ns  (logic 0.433ns (18.834%)  route 1.867ns (81.166%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.695ns (routing 0.096ns, distribution 0.599ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.292     0.292 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.292    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.292 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.436    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.453 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        0.695     1.148    u_eth_frame_tx/tx_mac/tx_axis_aclk_IBUF_BUFG
    SLICE_X123Y289       FDRE                                         r  u_eth_frame_tx/tx_mac/FSM_onehot_mac_send_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y289       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.187 r  u_eth_frame_tx/tx_mac/FSM_onehot_mac_send_state_reg[2]/Q
                         net (fo=77, routed)          0.197     1.384    u_eth_frame_tx/tx_mac/FSM_onehot_mac_send_state_reg_n_0_[2]
    SLICE_X127Y290       LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.022     1.406 r  u_eth_frame_tx/tx_mac/mac_tx_axis_tdata_OBUF[26]_inst_i_1/O
                         net (fo=1, routed)           1.670     3.076    mac_tx_axis_tdata_OBUF[26]
    AG31                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.372     3.449 r  mac_tx_axis_tdata_OBUF[26]_inst/O
                         net (fo=0)                   0.000     3.449    mac_tx_axis_tdata[26]
    AG31                                                              r  mac_tx_axis_tdata[26] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  rx_axis_aclk

Max Delay          2658 Endpoints
Min Delay          2658 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx_axis_aresetn
                            (input port)
  Destination:            u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.795ns  (logic 0.898ns (13.217%)  route 5.897ns (86.783%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.173ns (routing 0.155ns, distribution 1.018ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BA24                                              0.000     0.000 r  rx_axis_aresetn (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aresetn_IBUF_inst/I
    BA24                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.529     0.529 r  rx_axis_aresetn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.529    rx_axis_aresetn_IBUF_inst/OUT
    BA24                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.529 r  rx_axis_aresetn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1637, routed)        3.998     4.527    u_us_icmp_reply/icmp_payload/rx_axis_aresetn_IBUF
    SLICE_X137Y254       LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     4.652 r  u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst_i_1__5/O
                         net (fo=11, routed)          0.557     5.209    u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X140Y253       LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.148     5.357 r  u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=31, routed)          0.517     5.874    u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    SLICE_X143Y251       LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.096     5.970 r  u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_2/O
                         net (fo=2, routed)           0.825     6.795    u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_2_n_0
    RAMB36_X10Y51        RAMB36E2                                     r  u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.426     0.426 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.426    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.426 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.712    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.736 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        1.173     1.909    u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X10Y51        RAMB36E2                                     r  u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/CLKBWRCLK

Slack:                    inf
  Source:                 rx_axis_aresetn
                            (input port)
  Destination:            u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/CASOREGIMUXEN_B
                            (rising edge-triggered cell RAMB36E2 clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.618ns  (logic 0.802ns (12.118%)  route 5.816ns (87.882%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.173ns (routing 0.155ns, distribution 1.018ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BA24                                              0.000     0.000 r  rx_axis_aresetn (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aresetn_IBUF_inst/I
    BA24                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.529     0.529 r  rx_axis_aresetn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.529    rx_axis_aresetn_IBUF_inst/OUT
    BA24                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.529 r  rx_axis_aresetn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1637, routed)        3.998     4.527    u_us_icmp_reply/icmp_payload/rx_axis_aresetn_IBUF
    SLICE_X137Y254       LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     4.652 r  u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst_i_1__5/O
                         net (fo=11, routed)          0.557     5.209    u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X140Y253       LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.148     5.357 r  u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=31, routed)          1.261     6.618    u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    RAMB36_X10Y51        RAMB36E2                                     r  u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/CASOREGIMUXEN_B
  -------------------------------------------------------------------    -------------------

                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.426     0.426 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.426    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.426 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.712    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.736 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        1.173     1.909    u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X10Y51        RAMB36E2                                     r  u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/CLKBWRCLK

Slack:                    inf
  Source:                 dst_ip_addr[13]
                            (input port)
  Destination:            u_eth_frame_rx/u_arp_table/arp_mac_exit_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.559ns  (logic 1.004ns (15.314%)  route 5.555ns (84.686%))
  Logic Levels:           6  (CARRY8=2 IBUFCTRL=1 INBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.102ns (routing 0.155ns, distribution 0.947ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J19                                               0.000     0.000 r  dst_ip_addr[13] (IN)
                         net (fo=0)                   0.000     0.000    dst_ip_addr_IBUF[13]_inst/I
    J19                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.569     0.569 r  dst_ip_addr_IBUF[13]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.569    dst_ip_addr_IBUF[13]_inst/OUT
    J19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.569 r  dst_ip_addr_IBUF[13]_inst/IBUFCTRL_INST/O
                         net (fo=8, routed)           4.069     4.639    u_eth_frame_rx/u_arp_table/dst_ip_addr_IBUF[13]
    SLR Crossing[1->0]   
    SLICE_X121Y289       LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.100     4.739 r  u_eth_frame_rx/u_arp_table/dst_mac_addr[47]_i_19/O
                         net (fo=1, routed)           0.014     4.753    u_eth_frame_rx/u_arp_table/dst_mac_addr[47]_i_19_n_0
    SLICE_X121Y289       CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     4.909 r  u_eth_frame_rx/u_arp_table/dst_mac_addr_reg[47]_i_6/CO[7]
                         net (fo=1, routed)           0.026     4.935    u_eth_frame_rx/u_arp_table/dst_mac_addr_reg[47]_i_6_n_0
    SLICE_X121Y290       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.057     4.992 r  u_eth_frame_rx/u_arp_table/dst_mac_addr_reg[47]_i_2/CO[2]
                         net (fo=2, routed)           0.182     5.174    u_eth_frame_rx/u_arp_table/arp_mac_exit11_in
    SLICE_X121Y287       LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     5.296 r  u_eth_frame_rx/u_arp_table/arp_mac_exit_i_1/O
                         net (fo=3, routed)           1.263     6.559    u_eth_frame_rx/u_arp_table/arp_mac_exit0
    SLICE_X111Y233       FDRE                                         r  u_eth_frame_rx/u_arp_table/arp_mac_exit_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.426     0.426 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.426    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.426 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.712    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.736 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        1.102     1.838    u_eth_frame_rx/u_arp_table/rx_axis_aclk_IBUF_BUFG
    SLICE_X111Y233       FDRE                                         r  u_eth_frame_rx/u_arp_table/arp_mac_exit_reg_lopt_replica/C

Slack:                    inf
  Source:                 dst_ip_addr[13]
                            (input port)
  Destination:            u_eth_frame_rx/u_arp_table/arp_mac_exit_reg_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.538ns  (logic 1.004ns (15.363%)  route 5.534ns (84.637%))
  Logic Levels:           6  (CARRY8=2 IBUFCTRL=1 INBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.102ns (routing 0.155ns, distribution 0.947ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J19                                               0.000     0.000 r  dst_ip_addr[13] (IN)
                         net (fo=0)                   0.000     0.000    dst_ip_addr_IBUF[13]_inst/I
    J19                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.569     0.569 r  dst_ip_addr_IBUF[13]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.569    dst_ip_addr_IBUF[13]_inst/OUT
    J19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.569 r  dst_ip_addr_IBUF[13]_inst/IBUFCTRL_INST/O
                         net (fo=8, routed)           4.069     4.639    u_eth_frame_rx/u_arp_table/dst_ip_addr_IBUF[13]
    SLR Crossing[1->0]   
    SLICE_X121Y289       LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.100     4.739 r  u_eth_frame_rx/u_arp_table/dst_mac_addr[47]_i_19/O
                         net (fo=1, routed)           0.014     4.753    u_eth_frame_rx/u_arp_table/dst_mac_addr[47]_i_19_n_0
    SLICE_X121Y289       CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     4.909 r  u_eth_frame_rx/u_arp_table/dst_mac_addr_reg[47]_i_6/CO[7]
                         net (fo=1, routed)           0.026     4.935    u_eth_frame_rx/u_arp_table/dst_mac_addr_reg[47]_i_6_n_0
    SLICE_X121Y290       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.057     4.992 r  u_eth_frame_rx/u_arp_table/dst_mac_addr_reg[47]_i_2/CO[2]
                         net (fo=2, routed)           0.182     5.174    u_eth_frame_rx/u_arp_table/arp_mac_exit11_in
    SLICE_X121Y287       LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     5.296 r  u_eth_frame_rx/u_arp_table/arp_mac_exit_i_1/O
                         net (fo=3, routed)           1.242     6.538    u_eth_frame_rx/u_arp_table/arp_mac_exit0
    SLICE_X111Y233       FDRE                                         r  u_eth_frame_rx/u_arp_table/arp_mac_exit_reg_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.426     0.426 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.426    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.426 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.712    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.736 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        1.102     1.838    u_eth_frame_rx/u_arp_table/rx_axis_aclk_IBUF_BUFG
    SLICE_X111Y233       FDRE                                         r  u_eth_frame_rx/u_arp_table/arp_mac_exit_reg_lopt_replica_2/C

Slack:                    inf
  Source:                 rx_axis_aresetn
                            (input port)
  Destination:            u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4/ENBWREN
                            (rising edge-triggered cell RAMB18E2 clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.500ns  (logic 0.802ns (12.339%)  route 5.698ns (87.661%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.181ns (routing 0.155ns, distribution 1.026ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BA24                                              0.000     0.000 r  rx_axis_aresetn (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aresetn_IBUF_inst/I
    BA24                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.529     0.529 r  rx_axis_aresetn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.529    rx_axis_aresetn_IBUF_inst/OUT
    BA24                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.529 r  rx_axis_aresetn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1637, routed)        3.998     4.527    u_us_icmp_reply/icmp_payload/rx_axis_aresetn_IBUF
    SLICE_X137Y254       LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     4.652 r  u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst_i_1__5/O
                         net (fo=11, routed)          0.557     5.209    u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X140Y253       LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.148     5.357 r  u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=31, routed)          1.143     6.500    u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    RAMB18_X10Y98        RAMB18E2                                     r  u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.426     0.426 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.426    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.426 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.712    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.736 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        1.181     1.917    u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X10Y98        RAMB18E2                                     r  u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4/CLKBWRCLK

Slack:                    inf
  Source:                 rx_axis_aresetn
                            (input port)
  Destination:            u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.481ns  (logic 0.898ns (13.857%)  route 5.583ns (86.143%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.825ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.089ns (routing 0.155ns, distribution 0.934ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BA24                                              0.000     0.000 r  rx_axis_aresetn (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aresetn_IBUF_inst/I
    BA24                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.529     0.529 r  rx_axis_aresetn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.529    rx_axis_aresetn_IBUF_inst/OUT
    BA24                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.529 r  rx_axis_aresetn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1637, routed)        3.998     4.527    u_us_icmp_reply/icmp_payload/rx_axis_aresetn_IBUF
    SLICE_X137Y254       LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     4.652 r  u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst_i_1__5/O
                         net (fo=11, routed)          0.557     5.209    u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X140Y253       LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.148     5.357 r  u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=31, routed)          0.517     5.874    u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    SLICE_X143Y251       LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.096     5.970 r  u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_2/O
                         net (fo=2, routed)           0.511     6.481    u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_2_n_0
    RAMB36_X9Y51         RAMB36E2                                     r  u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.426     0.426 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.426    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.426 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.712    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.736 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        1.089     1.825    u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X9Y51         RAMB36E2                                     r  u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKBWRCLK

Slack:                    inf
  Source:                 rx_axis_aresetn
                            (input port)
  Destination:            u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.473ns  (logic 0.891ns (13.765%)  route 5.582ns (86.235%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.177ns (routing 0.155ns, distribution 1.022ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BA24                                              0.000     0.000 r  rx_axis_aresetn (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aresetn_IBUF_inst/I
    BA24                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.529     0.529 r  rx_axis_aresetn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.529    rx_axis_aresetn_IBUF_inst/OUT
    BA24                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.529 r  rx_axis_aresetn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1637, routed)        3.998     4.527    u_us_icmp_reply/icmp_payload/rx_axis_aresetn_IBUF
    SLICE_X137Y254       LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     4.652 r  u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst_i_1__5/O
                         net (fo=11, routed)          0.557     5.209    u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X140Y253       LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.148     5.357 r  u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=31, routed)          0.517     5.874    u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    SLICE_X143Y251       LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089     5.963 r  u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_2/O
                         net (fo=2, routed)           0.510     6.473    u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_2_n_0
    RAMB36_X10Y50        RAMB36E2                                     r  u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.426     0.426 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.426    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.426 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.712    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.736 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        1.177     1.913    u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X10Y50        RAMB36E2                                     r  u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKBWRCLK

Slack:                    inf
  Source:                 dst_ip_addr[13]
                            (input port)
  Destination:            u_eth_frame_rx/u_us_arp_rx/FSM_onehot_arp_recv_state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.349ns  (logic 1.158ns (18.246%)  route 5.191ns (81.754%))
  Logic Levels:           7  (CARRY8=2 IBUFCTRL=1 INBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.051ns (routing 0.155ns, distribution 0.896ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J19                                               0.000     0.000 r  dst_ip_addr[13] (IN)
                         net (fo=0)                   0.000     0.000    dst_ip_addr_IBUF[13]_inst/I
    J19                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.569     0.569 r  dst_ip_addr_IBUF[13]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.569    dst_ip_addr_IBUF[13]_inst/OUT
    J19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.569 r  dst_ip_addr_IBUF[13]_inst/IBUFCTRL_INST/O
                         net (fo=8, routed)           4.210     4.780    u_eth_frame_rx/u_us_arp_rx/dst_ip_addr_IBUF[13]
    SLR Crossing[1->0]   
    SLICE_X120Y288       LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.099     4.879 r  u_eth_frame_rx/u_us_arp_rx/FSM_onehot_arp_recv_state[6]_i_45/O
                         net (fo=1, routed)           0.007     4.886    u_eth_frame_rx/u_us_arp_rx/FSM_onehot_arp_recv_state[6]_i_45_n_0
    SLICE_X120Y288       CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     5.039 r  u_eth_frame_rx/u_us_arp_rx/FSM_onehot_arp_recv_state_reg[6]_i_30/CO[7]
                         net (fo=1, routed)           0.026     5.065    u_eth_frame_rx/u_us_arp_rx/FSM_onehot_arp_recv_state_reg[6]_i_30_n_0
    SLICE_X120Y289       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.057     5.122 r  u_eth_frame_rx/u_us_arp_rx/FSM_onehot_arp_recv_state_reg[6]_i_15/CO[2]
                         net (fo=1, routed)           0.184     5.306    u_eth_frame_rx/u_us_arp_rx/arp_recv_next_state2
    SLICE_X121Y287       LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.123     5.429 f  u_eth_frame_rx/u_us_arp_rx/FSM_onehot_arp_recv_state[6]_i_3/O
                         net (fo=3, routed)           0.446     5.875    u_eth_frame_rx/u_us_arp_rx/FSM_onehot_arp_recv_state[6]_i_3_n_0
    SLICE_X122Y287       LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.157     6.032 r  u_eth_frame_rx/u_us_arp_rx/FSM_onehot_arp_recv_state[6]_i_1/O
                         net (fo=1, routed)           0.317     6.349    u_eth_frame_rx/u_us_arp_rx/arp_recv_next_state__0[6]
    SLICE_X123Y287       FDRE                                         r  u_eth_frame_rx/u_us_arp_rx/FSM_onehot_arp_recv_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.426     0.426 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.426    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.426 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.712    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.736 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        1.051     1.787    u_eth_frame_rx/u_us_arp_rx/rx_axis_aclk_IBUF_BUFG
    SLICE_X123Y287       FDRE                                         r  u_eth_frame_rx/u_us_arp_rx/FSM_onehot_arp_recv_state_reg[6]/C

Slack:                    inf
  Source:                 dst_ip_addr[13]
                            (input port)
  Destination:            u_eth_frame_rx/u_us_arp_rx/FSM_onehot_arp_recv_state_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.282ns  (logic 1.190ns (18.952%)  route 5.091ns (81.048%))
  Logic Levels:           9  (CARRY8=2 IBUFCTRL=1 INBUF=1 LUT6=5)
  Clock Path Skew:        1.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.041ns (routing 0.155ns, distribution 0.886ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J19                                               0.000     0.000 r  dst_ip_addr[13] (IN)
                         net (fo=0)                   0.000     0.000    dst_ip_addr_IBUF[13]_inst/I
    J19                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.569     0.569 r  dst_ip_addr_IBUF[13]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.569    dst_ip_addr_IBUF[13]_inst/OUT
    J19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.569 r  dst_ip_addr_IBUF[13]_inst/IBUFCTRL_INST/O
                         net (fo=8, routed)           4.210     4.780    u_eth_frame_rx/u_us_arp_rx/dst_ip_addr_IBUF[13]
    SLR Crossing[1->0]   
    SLICE_X120Y288       LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.099     4.879 r  u_eth_frame_rx/u_us_arp_rx/FSM_onehot_arp_recv_state[6]_i_45/O
                         net (fo=1, routed)           0.007     4.886    u_eth_frame_rx/u_us_arp_rx/FSM_onehot_arp_recv_state[6]_i_45_n_0
    SLICE_X120Y288       CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     5.039 r  u_eth_frame_rx/u_us_arp_rx/FSM_onehot_arp_recv_state_reg[6]_i_30/CO[7]
                         net (fo=1, routed)           0.026     5.065    u_eth_frame_rx/u_us_arp_rx/FSM_onehot_arp_recv_state_reg[6]_i_30_n_0
    SLICE_X120Y289       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.057     5.122 r  u_eth_frame_rx/u_us_arp_rx/FSM_onehot_arp_recv_state_reg[6]_i_15/CO[2]
                         net (fo=1, routed)           0.184     5.306    u_eth_frame_rx/u_us_arp_rx/arp_recv_next_state2
    SLICE_X121Y287       LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.123     5.429 f  u_eth_frame_rx/u_us_arp_rx/FSM_onehot_arp_recv_state[6]_i_3/O
                         net (fo=3, routed)           0.360     5.789    u_eth_frame_rx/u_us_arp_rx/FSM_onehot_arp_recv_state[6]_i_3_n_0
    SLICE_X123Y287       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.037     5.826 r  u_eth_frame_rx/u_us_arp_rx/FSM_onehot_arp_recv_state[8]_i_7/O
                         net (fo=1, routed)           0.095     5.921    u_eth_frame_rx/u_us_arp_rx/FSM_onehot_arp_recv_state[8]_i_7_n_0
    SLICE_X123Y289       LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.052     5.973 r  u_eth_frame_rx/u_us_arp_rx/FSM_onehot_arp_recv_state[8]_i_5/O
                         net (fo=1, routed)           0.150     6.123    u_eth_frame_rx/u_us_arp_rx/FSM_onehot_arp_recv_state[8]_i_5_n_0
    SLICE_X125Y289       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.100     6.223 r  u_eth_frame_rx/u_us_arp_rx/FSM_onehot_arp_recv_state[8]_i_1/O
                         net (fo=1, routed)           0.059     6.282    u_eth_frame_rx/u_us_arp_rx/arp_recv_next_state__0[8]
    SLICE_X125Y289       FDRE                                         r  u_eth_frame_rx/u_us_arp_rx/FSM_onehot_arp_recv_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.426     0.426 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.426    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.426 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.712    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.736 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        1.041     1.777    u_eth_frame_rx/u_us_arp_rx/rx_axis_aclk_IBUF_BUFG
    SLICE_X125Y289       FDRE                                         r  u_eth_frame_rx/u_us_arp_rx/FSM_onehot_arp_recv_state_reg[8]/C

Slack:                    inf
  Source:                 rx_axis_aresetn
                            (input port)
  Destination:            u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.269ns  (logic 0.891ns (14.214%)  route 5.378ns (85.786%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.102ns (routing 0.155ns, distribution 0.947ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BA24                                              0.000     0.000 r  rx_axis_aresetn (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aresetn_IBUF_inst/I
    BA24                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.529     0.529 r  rx_axis_aresetn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.529    rx_axis_aresetn_IBUF_inst/OUT
    BA24                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.529 r  rx_axis_aresetn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1637, routed)        3.998     4.527    u_us_icmp_reply/icmp_payload/rx_axis_aresetn_IBUF
    SLICE_X137Y254       LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     4.652 r  u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst_i_1__5/O
                         net (fo=11, routed)          0.557     5.209    u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X140Y253       LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.148     5.357 r  u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=31, routed)          0.517     5.874    u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    SLICE_X143Y251       LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089     5.963 r  u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_2/O
                         net (fo=2, routed)           0.306     6.269    u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_2_n_0
    RAMB36_X9Y50         RAMB36E2                                     r  u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.426     0.426 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.426    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.426 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.712    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.736 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        1.102     1.838    u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X9Y50         RAMB36E2                                     r  u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mac_rx_axis_tdata[13]
                            (input port)
  Destination:            u_eth_frame_rx/mac_rx/recv_dst_mac_addr_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.776ns  (logic 0.209ns (26.944%)  route 0.567ns (73.056%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.453ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.453ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.755ns (routing 0.108ns, distribution 0.647ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AM14                                              0.000     0.000 r  mac_rx_axis_tdata[13] (IN)
                         net (fo=0)                   0.000     0.000    mac_rx_axis_tdata_IBUF[13]_inst/I
    AM14                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.209     0.209 r  mac_rx_axis_tdata_IBUF[13]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.209    mac_rx_axis_tdata_IBUF[13]_inst/OUT
    AM14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.209 r  mac_rx_axis_tdata_IBUF[13]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.567     0.776    u_eth_frame_rx/mac_rx/mac_rx_axis_tdata[13]
    SLICE_X120Y275       FDRE                                         r  u_eth_frame_rx/mac_rx/recv_dst_mac_addr_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.498     0.498 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.498    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.498 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.679    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.698 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        0.755     1.453    u_eth_frame_rx/mac_rx/rx_axis_aclk_IBUF_BUFG
    SLICE_X120Y275       FDRE                                         r  u_eth_frame_rx/mac_rx/recv_dst_mac_addr_reg[37]/C

Slack:                    inf
  Source:                 mac_rx_axis_tdata[3]
                            (input port)
  Destination:            u_eth_frame_rx/mac_rx/recv_dst_mac_addr_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.785ns  (logic 0.292ns (37.124%)  route 0.494ns (62.876%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.460ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.763ns (routing 0.108ns, distribution 0.655ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BB7                                               0.000     0.000 r  mac_rx_axis_tdata[3] (IN)
                         net (fo=0)                   0.000     0.000    mac_rx_axis_tdata_IBUF[3]_inst/I
    BB7                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.292     0.292 r  mac_rx_axis_tdata_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.292    mac_rx_axis_tdata_IBUF[3]_inst/OUT
    BB7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.292 r  mac_rx_axis_tdata_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.494     0.785    u_eth_frame_rx/mac_rx/mac_rx_axis_tdata[3]
    SLICE_X117Y278       FDRE                                         r  u_eth_frame_rx/mac_rx/recv_dst_mac_addr_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.498     0.498 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.498    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.498 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.679    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.698 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        0.763     1.460    u_eth_frame_rx/mac_rx/rx_axis_aclk_IBUF_BUFG
    SLICE_X117Y278       FDRE                                         r  u_eth_frame_rx/mac_rx/recv_dst_mac_addr_reg[43]/C

Slack:                    inf
  Source:                 mac_rx_axis_tdata[15]
                            (input port)
  Destination:            u_eth_frame_rx/mac_rx/recv_dst_mac_addr_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.792ns  (logic 0.207ns (26.122%)  route 0.585ns (73.878%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.456ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.758ns (routing 0.108ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AM15                                              0.000     0.000 r  mac_rx_axis_tdata[15] (IN)
                         net (fo=0)                   0.000     0.000    mac_rx_axis_tdata_IBUF[15]_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.207     0.207 r  mac_rx_axis_tdata_IBUF[15]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.207    mac_rx_axis_tdata_IBUF[15]_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.207 r  mac_rx_axis_tdata_IBUF[15]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.585     0.792    u_eth_frame_rx/mac_rx/mac_rx_axis_tdata[15]
    SLICE_X121Y277       FDRE                                         r  u_eth_frame_rx/mac_rx/recv_dst_mac_addr_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.498     0.498 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.498    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.498 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.679    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.698 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        0.758     1.456    u_eth_frame_rx/mac_rx/rx_axis_aclk_IBUF_BUFG
    SLICE_X121Y277       FDRE                                         r  u_eth_frame_rx/mac_rx/recv_dst_mac_addr_reg[39]/C

Slack:                    inf
  Source:                 mac_rx_axis_tdata[12]
                            (input port)
  Destination:            u_eth_frame_rx/mac_rx/rx_frame_axis_tdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.802ns  (logic 0.207ns (25.858%)  route 0.594ns (74.142%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.460ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.763ns (routing 0.108ns, distribution 0.655ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AL14                                              0.000     0.000 r  mac_rx_axis_tdata[12] (IN)
                         net (fo=0)                   0.000     0.000    mac_rx_axis_tdata_IBUF[12]_inst/I
    AL14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.207     0.207 r  mac_rx_axis_tdata_IBUF[12]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.207    mac_rx_axis_tdata_IBUF[12]_inst/OUT
    AL14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.207 r  mac_rx_axis_tdata_IBUF[12]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.594     0.802    u_eth_frame_rx/mac_rx/mac_rx_axis_tdata[12]
    SLICE_X117Y277       FDRE                                         r  u_eth_frame_rx/mac_rx/rx_frame_axis_tdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.498     0.498 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.498    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.498 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.679    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.698 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        0.763     1.460    u_eth_frame_rx/mac_rx/rx_axis_aclk_IBUF_BUFG
    SLICE_X117Y277       FDRE                                         r  u_eth_frame_rx/mac_rx/rx_frame_axis_tdata_reg[28]/C

Slack:                    inf
  Source:                 mac_rx_axis_tdata[12]
                            (input port)
  Destination:            u_eth_frame_rx/mac_rx/recv_dst_mac_addr_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.803ns  (logic 0.207ns (25.826%)  route 0.595ns (74.174%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.462ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.462ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.765ns (routing 0.108ns, distribution 0.657ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AL14                                              0.000     0.000 r  mac_rx_axis_tdata[12] (IN)
                         net (fo=0)                   0.000     0.000    mac_rx_axis_tdata_IBUF[12]_inst/I
    AL14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.207     0.207 r  mac_rx_axis_tdata_IBUF[12]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.207    mac_rx_axis_tdata_IBUF[12]_inst/OUT
    AL14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.207 r  mac_rx_axis_tdata_IBUF[12]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.595     0.803    u_eth_frame_rx/mac_rx/mac_rx_axis_tdata[12]
    SLICE_X117Y277       FDRE                                         r  u_eth_frame_rx/mac_rx/recv_dst_mac_addr_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.498     0.498 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.498    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.498 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.679    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.698 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        0.765     1.462    u_eth_frame_rx/mac_rx/rx_axis_aclk_IBUF_BUFG
    SLICE_X117Y277       FDRE                                         r  u_eth_frame_rx/mac_rx/recv_dst_mac_addr_reg[36]/C

Slack:                    inf
  Source:                 mac_rx_axis_tdata[15]
                            (input port)
  Destination:            u_eth_frame_rx/mac_rx/rx_frame_axis_tdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.824ns  (logic 0.207ns (25.108%)  route 0.617ns (74.892%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.456ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.758ns (routing 0.108ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AM15                                              0.000     0.000 r  mac_rx_axis_tdata[15] (IN)
                         net (fo=0)                   0.000     0.000    mac_rx_axis_tdata_IBUF[15]_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.207     0.207 r  mac_rx_axis_tdata_IBUF[15]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.207    mac_rx_axis_tdata_IBUF[15]_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.207 r  mac_rx_axis_tdata_IBUF[15]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.617     0.824    u_eth_frame_rx/mac_rx/mac_rx_axis_tdata[15]
    SLICE_X121Y277       FDRE                                         r  u_eth_frame_rx/mac_rx/rx_frame_axis_tdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.498     0.498 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.498    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.498 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.679    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.698 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        0.758     1.456    u_eth_frame_rx/mac_rx/rx_axis_aclk_IBUF_BUFG
    SLICE_X121Y277       FDRE                                         r  u_eth_frame_rx/mac_rx/rx_frame_axis_tdata_reg[31]/C

Slack:                    inf
  Source:                 mac_rx_axis_tdata[13]
                            (input port)
  Destination:            u_eth_frame_rx/mac_rx/rx_frame_axis_tdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.828ns  (logic 0.209ns (25.253%)  route 0.619ns (74.747%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.454ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.756ns (routing 0.108ns, distribution 0.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AM14                                              0.000     0.000 r  mac_rx_axis_tdata[13] (IN)
                         net (fo=0)                   0.000     0.000    mac_rx_axis_tdata_IBUF[13]_inst/I
    AM14                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.209     0.209 r  mac_rx_axis_tdata_IBUF[13]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.209    mac_rx_axis_tdata_IBUF[13]_inst/OUT
    AM14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.209 r  mac_rx_axis_tdata_IBUF[13]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.619     0.828    u_eth_frame_rx/mac_rx/mac_rx_axis_tdata[13]
    SLICE_X121Y275       FDRE                                         r  u_eth_frame_rx/mac_rx/rx_frame_axis_tdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.498     0.498 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.498    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.498 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.679    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.698 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        0.756     1.454    u_eth_frame_rx/mac_rx/rx_axis_aclk_IBUF_BUFG
    SLICE_X121Y275       FDRE                                         r  u_eth_frame_rx/mac_rx/rx_frame_axis_tdata_reg[29]/C

Slack:                    inf
  Source:                 mac_rx_axis_tdata[2]
                            (input port)
  Destination:            u_eth_frame_rx/mac_rx/recv_dst_mac_addr_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.834ns  (logic 0.292ns (35.053%)  route 0.542ns (64.947%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.453ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.453ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.755ns (routing 0.108ns, distribution 0.647ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BA7                                               0.000     0.000 r  mac_rx_axis_tdata[2] (IN)
                         net (fo=0)                   0.000     0.000    mac_rx_axis_tdata_IBUF[2]_inst/I
    BA7                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.292     0.292 r  mac_rx_axis_tdata_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.292    mac_rx_axis_tdata_IBUF[2]_inst/OUT
    BA7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.292 r  mac_rx_axis_tdata_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.542     0.834    u_eth_frame_rx/mac_rx/mac_rx_axis_tdata[2]
    SLICE_X120Y275       FDRE                                         r  u_eth_frame_rx/mac_rx/recv_dst_mac_addr_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.498     0.498 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.498    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.498 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.679    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.698 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        0.755     1.453    u_eth_frame_rx/mac_rx/rx_axis_aclk_IBUF_BUFG
    SLICE_X120Y275       FDRE                                         r  u_eth_frame_rx/mac_rx/recv_dst_mac_addr_reg[42]/C

Slack:                    inf
  Source:                 mac_rx_axis_tdata[7]
                            (input port)
  Destination:            u_eth_frame_rx/mac_rx/recv_dst_mac_addr_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.834ns  (logic 0.292ns (34.967%)  route 0.542ns (65.033%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.457ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.457ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.759ns (routing 0.108ns, distribution 0.651ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BB10                                              0.000     0.000 r  mac_rx_axis_tdata[7] (IN)
                         net (fo=0)                   0.000     0.000    mac_rx_axis_tdata_IBUF[7]_inst/I
    BB10                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.292     0.292 r  mac_rx_axis_tdata_IBUF[7]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.292    mac_rx_axis_tdata_IBUF[7]_inst/OUT
    BB10                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.292 r  mac_rx_axis_tdata_IBUF[7]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.542     0.834    u_eth_frame_rx/mac_rx/mac_rx_axis_tdata[7]
    SLICE_X120Y280       FDRE                                         r  u_eth_frame_rx/mac_rx/recv_dst_mac_addr_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.498     0.498 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.498    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.498 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.679    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.698 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        0.759     1.457    u_eth_frame_rx/mac_rx/rx_axis_aclk_IBUF_BUFG
    SLICE_X120Y280       FDRE                                         r  u_eth_frame_rx/mac_rx/recv_dst_mac_addr_reg[47]/C

Slack:                    inf
  Source:                 mac_rx_axis_tdata[61]
                            (input port)
  Destination:            u_eth_frame_rx/mac_rx/rx_mac_axis_tdata_reg_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by rx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.838ns  (logic 0.195ns (23.301%)  route 0.643ns (76.699%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.444ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.444ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.746ns (routing 0.108ns, distribution 0.638ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AT14                                              0.000     0.000 r  mac_rx_axis_tdata[61] (IN)
                         net (fo=0)                   0.000     0.000    mac_rx_axis_tdata_IBUF[61]_inst/I
    AT14                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.195     0.195 r  mac_rx_axis_tdata_IBUF[61]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.195    mac_rx_axis_tdata_IBUF[61]_inst/OUT
    AT14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.195 r  mac_rx_axis_tdata_IBUF[61]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.643     0.838    u_eth_frame_rx/mac_rx/mac_rx_axis_tdata[61]
    SLICE_X117Y272       FDRE                                         r  u_eth_frame_rx/mac_rx/rx_mac_axis_tdata_reg_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BB9                                               0.000     0.000 r  rx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    rx_axis_aclk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.498     0.498 r  rx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.498    rx_axis_aclk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.498 r  rx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.679    rx_axis_aclk_IBUF
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.698 r  rx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2636, routed)        0.746     1.444    u_eth_frame_rx/mac_rx/rx_axis_aclk_IBUF_BUFG
    SLICE_X117Y272       FDRE                                         r  u_eth_frame_rx/mac_rx/rx_mac_axis_tdata_reg_reg[61]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  tx_axis_aclk

Max Delay          2378 Endpoints
Min Delay          2378 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 udp_tx_axis_tdata[9]
                            (input port)
  Destination:            u_eth_frame_tx/tx_udp/checksum_payload0_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.222ns  (logic 1.278ns (20.533%)  route 4.944ns (79.467%))
  Logic Levels:           7  (CARRY8=3 IBUFCTRL=1 INBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        1.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.065ns (routing 0.155ns, distribution 0.910ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B14                                               0.000     0.000 r  udp_tx_axis_tdata[9] (IN)
                         net (fo=0)                   0.000     0.000    udp_tx_axis_tdata_IBUF[9]_inst/I
    B14                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.622     0.622 r  udp_tx_axis_tdata_IBUF[9]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.622    udp_tx_axis_tdata_IBUF[9]_inst/OUT
    B14                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.622 r  udp_tx_axis_tdata_IBUF[9]_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           3.786     4.408    u_eth_frame_tx/tx_udp/din[19]
    SLR Crossing[1->0]   
    SLICE_X125Y240       LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     4.557 r  u_eth_frame_tx/tx_udp/checksum_temp_load0[7]_i_10/O
                         net (fo=1, routed)           0.016     4.573    u_eth_frame_tx/tx_udp/checksum_temp_load0[7]_i_10_n_0
    SLICE_X125Y240       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     4.763 r  u_eth_frame_tx/tx_udp/checksum_temp_load0_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.026     4.789    u_eth_frame_tx/tx_udp/checksum_temp_load0_reg[7]_i_2_n_0
    SLICE_X125Y241       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     4.845 r  u_eth_frame_tx/tx_udp/checksum_temp_load0_reg[15]_i_2/O[0]
                         net (fo=1, routed)           0.657     5.502    u_eth_frame_tx/tx_udp/checksum_temp_load0_reg[15]_i_2_n_15
    SLICE_X124Y241       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[2])
                                                      0.139     5.641 r  u_eth_frame_tx/tx_udp/checksum_temp_load0_reg[15]_i_1/O[2]
                         net (fo=2, routed)           0.410     6.051    u_eth_frame_tx/tx_udp/checksum_temp_load0_reg[15]_i_1_n_13
    SLICE_X122Y241       LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     6.173 r  u_eth_frame_tx/tx_udp/checksum_payload0[10]_i_1/O
                         net (fo=1, routed)           0.049     6.222    u_eth_frame_tx/tx_udp/checksum_payload0[10]
    SLICE_X122Y241       FDRE                                         r  u_eth_frame_tx/tx_udp/checksum_payload0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.407     0.407 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.407    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.407 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.694    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.718 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        1.065     1.783    u_eth_frame_tx/tx_udp/tx_axis_aclk_IBUF_BUFG
    SLICE_X122Y241       FDRE                                         r  u_eth_frame_tx/tx_udp/checksum_payload0_reg[10]/C

Slack:                    inf
  Source:                 udp_tx_axis_tdata[9]
                            (input port)
  Destination:            u_eth_frame_tx/tx_udp/checksum_payload0_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.196ns  (logic 1.386ns (22.362%)  route 4.810ns (77.638%))
  Logic Levels:           7  (CARRY8=3 IBUFCTRL=1 INBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        1.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.065ns (routing 0.155ns, distribution 0.910ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B14                                               0.000     0.000 r  udp_tx_axis_tdata[9] (IN)
                         net (fo=0)                   0.000     0.000    udp_tx_axis_tdata_IBUF[9]_inst/I
    B14                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.622     0.622 r  udp_tx_axis_tdata_IBUF[9]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.622    udp_tx_axis_tdata_IBUF[9]_inst/OUT
    B14                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.622 r  udp_tx_axis_tdata_IBUF[9]_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           3.786     4.408    u_eth_frame_tx/tx_udp/din[19]
    SLR Crossing[1->0]   
    SLICE_X125Y240       LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     4.557 r  u_eth_frame_tx/tx_udp/checksum_temp_load0[7]_i_10/O
                         net (fo=1, routed)           0.016     4.573    u_eth_frame_tx/tx_udp/checksum_temp_load0[7]_i_10_n_0
    SLICE_X125Y240       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     4.763 r  u_eth_frame_tx/tx_udp/checksum_temp_load0_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.026     4.789    u_eth_frame_tx/tx_udp/checksum_temp_load0_reg[7]_i_2_n_0
    SLICE_X125Y241       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     4.845 r  u_eth_frame_tx/tx_udp/checksum_temp_load0_reg[15]_i_2/O[0]
                         net (fo=1, routed)           0.657     5.502    u_eth_frame_tx/tx_udp/checksum_temp_load0_reg[15]_i_2_n_15
    SLICE_X124Y241       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[5])
                                                      0.245     5.747 r  u_eth_frame_tx/tx_udp/checksum_temp_load0_reg[15]_i_1/O[5]
                         net (fo=2, routed)           0.277     6.024    u_eth_frame_tx/tx_udp/checksum_temp_load0_reg[15]_i_1_n_10
    SLICE_X122Y241       LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     6.148 r  u_eth_frame_tx/tx_udp/checksum_payload0[13]_i_1/O
                         net (fo=1, routed)           0.048     6.196    u_eth_frame_tx/tx_udp/checksum_payload0[13]
    SLICE_X122Y241       FDRE                                         r  u_eth_frame_tx/tx_udp/checksum_payload0_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.407     0.407 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.407    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.407 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.694    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.718 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        1.065     1.783    u_eth_frame_tx/tx_udp/tx_axis_aclk_IBUF_BUFG
    SLICE_X122Y241       FDRE                                         r  u_eth_frame_tx/tx_udp/checksum_payload0_reg[13]/C

Slack:                    inf
  Source:                 udp_tx_axis_tdata[9]
                            (input port)
  Destination:            u_eth_frame_tx/tx_udp/checksum_payload0_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.195ns  (logic 1.258ns (20.300%)  route 4.937ns (79.700%))
  Logic Levels:           7  (CARRY8=3 IBUFCTRL=1 INBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        1.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.065ns (routing 0.155ns, distribution 0.910ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B14                                               0.000     0.000 r  udp_tx_axis_tdata[9] (IN)
                         net (fo=0)                   0.000     0.000    udp_tx_axis_tdata_IBUF[9]_inst/I
    B14                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.622     0.622 r  udp_tx_axis_tdata_IBUF[9]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.622    udp_tx_axis_tdata_IBUF[9]_inst/OUT
    B14                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.622 r  udp_tx_axis_tdata_IBUF[9]_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           3.786     4.408    u_eth_frame_tx/tx_udp/din[19]
    SLR Crossing[1->0]   
    SLICE_X125Y240       LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     4.557 r  u_eth_frame_tx/tx_udp/checksum_temp_load0[7]_i_10/O
                         net (fo=1, routed)           0.016     4.573    u_eth_frame_tx/tx_udp/checksum_temp_load0[7]_i_10_n_0
    SLICE_X125Y240       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     4.763 r  u_eth_frame_tx/tx_udp/checksum_temp_load0_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.026     4.789    u_eth_frame_tx/tx_udp/checksum_temp_load0_reg[7]_i_2_n_0
    SLICE_X125Y241       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     4.845 r  u_eth_frame_tx/tx_udp/checksum_temp_load0_reg[15]_i_2/O[0]
                         net (fo=1, routed)           0.657     5.502    u_eth_frame_tx/tx_udp/checksum_temp_load0_reg[15]_i_2_n_15
    SLICE_X124Y241       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[3])
                                                      0.145     5.647 r  u_eth_frame_tx/tx_udp/checksum_temp_load0_reg[15]_i_1/O[3]
                         net (fo=2, routed)           0.402     6.049    u_eth_frame_tx/tx_udp/checksum_temp_load0_reg[15]_i_1_n_12
    SLICE_X122Y241       LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.096     6.145 r  u_eth_frame_tx/tx_udp/checksum_payload0[11]_i_1/O
                         net (fo=1, routed)           0.050     6.195    u_eth_frame_tx/tx_udp/checksum_payload0[11]
    SLICE_X122Y241       FDRE                                         r  u_eth_frame_tx/tx_udp/checksum_payload0_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.407     0.407 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.407    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.407 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.694    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.718 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        1.065     1.783    u_eth_frame_tx/tx_udp/tx_axis_aclk_IBUF_BUFG
    SLICE_X122Y241       FDRE                                         r  u_eth_frame_tx/tx_udp/checksum_payload0_reg[11]/C

Slack:                    inf
  Source:                 udp_tx_axis_tdata[27]
                            (input port)
  Destination:            u_eth_frame_tx/tx_udp/checksum_payload1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.125ns  (logic 1.299ns (21.208%)  route 4.826ns (78.792%))
  Logic Levels:           7  (CARRY8=3 IBUFCTRL=1 INBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        1.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.061ns (routing 0.155ns, distribution 0.906ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 r  udp_tx_axis_tdata[27] (IN)
                         net (fo=0)                   0.000     0.000    udp_tx_axis_tdata_IBUF[27]_inst/I
    H14                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.597     0.597 r  udp_tx_axis_tdata_IBUF[27]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.597    udp_tx_axis_tdata_IBUF[27]_inst/OUT
    H14                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.597 r  udp_tx_axis_tdata_IBUF[27]_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           3.889     4.486    u_eth_frame_tx/tx_udp/din[37]
    SLR Crossing[1->0]   
    SLICE_X117Y239       LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     4.608 r  u_eth_frame_tx/tx_udp/checksum_temp_load1[7]_i_8/O
                         net (fo=1, routed)           0.025     4.633    u_eth_frame_tx/tx_udp/checksum_temp_load1[7]_i_8_n_0
    SLICE_X117Y239       CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     4.796 r  u_eth_frame_tx/tx_udp/checksum_temp_load1_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.026     4.822    u_eth_frame_tx/tx_udp/checksum_temp_load1_reg[7]_i_2_n_0
    SLICE_X117Y240       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     4.898 r  u_eth_frame_tx/tx_udp/checksum_temp_load1_reg[15]_i_2/O[1]
                         net (fo=1, routed)           0.491     5.389    u_eth_frame_tx/tx_udp/checksum_temp_load1_reg[15]_i_2_n_14
    SLICE_X118Y240       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.240     5.629 r  u_eth_frame_tx/tx_udp/checksum_temp_load1_reg[15]_i_1/O[5]
                         net (fo=2, routed)           0.337     5.966    u_eth_frame_tx/tx_udp/checksum_temp_load1_reg[15]_i_1_n_10
    SLICE_X121Y239       LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.101     6.067 r  u_eth_frame_tx/tx_udp/checksum_payload1[13]_i_1/O
                         net (fo=1, routed)           0.058     6.125    u_eth_frame_tx/tx_udp/checksum_payload1[13]
    SLICE_X121Y239       FDRE                                         r  u_eth_frame_tx/tx_udp/checksum_payload1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.407     0.407 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.407    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.407 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.694    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.718 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        1.061     1.779    u_eth_frame_tx/tx_udp/tx_axis_aclk_IBUF_BUFG
    SLICE_X121Y239       FDRE                                         r  u_eth_frame_tx/tx_udp/checksum_payload1_reg[13]/C

Slack:                    inf
  Source:                 udp_tx_axis_tdata[27]
                            (input port)
  Destination:            u_eth_frame_tx/tx_udp/checksum_payload1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.068ns  (logic 1.285ns (21.176%)  route 4.783ns (78.824%))
  Logic Levels:           7  (CARRY8=3 IBUFCTRL=1 INBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        1.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.062ns (routing 0.155ns, distribution 0.907ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 r  udp_tx_axis_tdata[27] (IN)
                         net (fo=0)                   0.000     0.000    udp_tx_axis_tdata_IBUF[27]_inst/I
    H14                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.597     0.597 r  udp_tx_axis_tdata_IBUF[27]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.597    udp_tx_axis_tdata_IBUF[27]_inst/OUT
    H14                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.597 r  udp_tx_axis_tdata_IBUF[27]_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           3.889     4.486    u_eth_frame_tx/tx_udp/din[37]
    SLR Crossing[1->0]   
    SLICE_X117Y239       LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     4.608 r  u_eth_frame_tx/tx_udp/checksum_temp_load1[7]_i_8/O
                         net (fo=1, routed)           0.025     4.633    u_eth_frame_tx/tx_udp/checksum_temp_load1[7]_i_8_n_0
    SLICE_X117Y239       CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     4.796 r  u_eth_frame_tx/tx_udp/checksum_temp_load1_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.026     4.822    u_eth_frame_tx/tx_udp/checksum_temp_load1_reg[7]_i_2_n_0
    SLICE_X117Y240       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     4.898 r  u_eth_frame_tx/tx_udp/checksum_temp_load1_reg[15]_i_2/O[1]
                         net (fo=1, routed)           0.491     5.389    u_eth_frame_tx/tx_udp/checksum_temp_load1_reg[15]_i_2_n_14
    SLICE_X118Y240       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[6])
                                                      0.227     5.616 r  u_eth_frame_tx/tx_udp/checksum_temp_load1_reg[15]_i_1/O[6]
                         net (fo=2, routed)           0.293     5.909    u_eth_frame_tx/tx_udp/checksum_temp_load1_reg[15]_i_1_n_9
    SLICE_X121Y239       LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.100     6.009 r  u_eth_frame_tx/tx_udp/checksum_payload1[14]_i_1/O
                         net (fo=1, routed)           0.059     6.068    u_eth_frame_tx/tx_udp/checksum_payload1[14]
    SLICE_X121Y239       FDRE                                         r  u_eth_frame_tx/tx_udp/checksum_payload1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.407     0.407 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.407    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.407 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.694    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.718 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        1.062     1.780    u_eth_frame_tx/tx_udp/tx_axis_aclk_IBUF_BUFG
    SLICE_X121Y239       FDRE                                         r  u_eth_frame_tx/tx_udp/checksum_payload1_reg[14]/C

Slack:                    inf
  Source:                 udp_tx_axis_tdata[9]
                            (input port)
  Destination:            u_eth_frame_tx/tx_udp/checksum_payload0_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.057ns  (logic 1.376ns (22.710%)  route 4.681ns (77.290%))
  Logic Levels:           7  (CARRY8=3 IBUFCTRL=1 INBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        1.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.065ns (routing 0.155ns, distribution 0.910ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B14                                               0.000     0.000 r  udp_tx_axis_tdata[9] (IN)
                         net (fo=0)                   0.000     0.000    udp_tx_axis_tdata_IBUF[9]_inst/I
    B14                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.622     0.622 r  udp_tx_axis_tdata_IBUF[9]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.622    udp_tx_axis_tdata_IBUF[9]_inst/OUT
    B14                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.622 r  udp_tx_axis_tdata_IBUF[9]_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           3.786     4.408    u_eth_frame_tx/tx_udp/din[19]
    SLR Crossing[1->0]   
    SLICE_X125Y240       LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     4.557 r  u_eth_frame_tx/tx_udp/checksum_temp_load0[7]_i_10/O
                         net (fo=1, routed)           0.016     4.573    u_eth_frame_tx/tx_udp/checksum_temp_load0[7]_i_10_n_0
    SLICE_X125Y240       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     4.763 r  u_eth_frame_tx/tx_udp/checksum_temp_load0_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.026     4.789    u_eth_frame_tx/tx_udp/checksum_temp_load0_reg[7]_i_2_n_0
    SLICE_X125Y241       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     4.845 r  u_eth_frame_tx/tx_udp/checksum_temp_load0_reg[15]_i_2/O[0]
                         net (fo=1, routed)           0.657     5.502    u_eth_frame_tx/tx_udp/checksum_temp_load0_reg[15]_i_2_n_15
    SLICE_X124Y241       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[4])
                                                      0.211     5.713 r  u_eth_frame_tx/tx_udp/checksum_temp_load0_reg[15]_i_1/O[4]
                         net (fo=2, routed)           0.147     5.860    u_eth_frame_tx/tx_udp/checksum_temp_load0_reg[15]_i_1_n_11
    SLICE_X122Y241       LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     6.008 r  u_eth_frame_tx/tx_udp/checksum_payload0[12]_i_1/O
                         net (fo=1, routed)           0.049     6.057    u_eth_frame_tx/tx_udp/checksum_payload0[12]
    SLICE_X122Y241       FDRE                                         r  u_eth_frame_tx/tx_udp/checksum_payload0_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.407     0.407 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.407    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.407 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.694    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.718 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        1.065     1.783    u_eth_frame_tx/tx_udp/tx_axis_aclk_IBUF_BUFG
    SLICE_X122Y241       FDRE                                         r  u_eth_frame_tx/tx_udp/checksum_payload0_reg[12]/C

Slack:                    inf
  Source:                 udp_tx_axis_tdata[56]
                            (input port)
  Destination:            u_eth_frame_tx/tx_udp/checksum_payload3_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.027ns  (logic 1.195ns (19.821%)  route 4.832ns (80.179%))
  Logic Levels:           7  (CARRY8=3 IBUFCTRL=1 INBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        1.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.069ns (routing 0.155ns, distribution 0.914ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D18                                               0.000     0.000 r  udp_tx_axis_tdata[56] (IN)
                         net (fo=0)                   0.000     0.000    udp_tx_axis_tdata_IBUF[56]_inst/I
    D18                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.577     0.577 r  udp_tx_axis_tdata_IBUF[56]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.577    udp_tx_axis_tdata_IBUF[56]_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.577 r  udp_tx_axis_tdata_IBUF[56]_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           3.720     4.297    u_eth_frame_tx/tx_udp/din[66]
    SLR Crossing[1->0]   
    SLICE_X120Y249       LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.035     4.332 r  u_eth_frame_tx/tx_udp/checksum_temp_load3[7]_i_11/O
                         net (fo=1, routed)           0.009     4.341    u_eth_frame_tx/tx_udp/checksum_temp_load3[7]_i_11_n_0
    SLICE_X120Y249       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     4.531 r  u_eth_frame_tx/tx_udp/checksum_temp_load3_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.026     4.557    u_eth_frame_tx/tx_udp/checksum_temp_load3_reg[7]_i_2_n_0
    SLICE_X120Y250       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     4.613 r  u_eth_frame_tx/tx_udp/checksum_temp_load3_reg[15]_i_3/O[0]
                         net (fo=1, routed)           0.669     5.282    u_eth_frame_tx/tx_udp/checksum_temp_load3_reg[15]_i_3_n_15
    SLICE_X121Y250       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[7])
                                                      0.248     5.530 r  u_eth_frame_tx/tx_udp/checksum_temp_load3_reg[15]_i_2/O[7]
                         net (fo=2, routed)           0.359     5.889    u_eth_frame_tx/tx_udp/data2[15]
    SLICE_X122Y247       LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.089     5.978 r  u_eth_frame_tx/tx_udp/checksum_payload3[15]_i_2/O
                         net (fo=1, routed)           0.049     6.027    u_eth_frame_tx/tx_udp/checksum_payload3[15]
    SLICE_X122Y247       FDRE                                         r  u_eth_frame_tx/tx_udp/checksum_payload3_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.407     0.407 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.407    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.407 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.694    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.718 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        1.069     1.787    u_eth_frame_tx/tx_udp/tx_axis_aclk_IBUF_BUFG
    SLICE_X122Y247       FDRE                                         r  u_eth_frame_tx/tx_udp/checksum_payload3_reg[15]/C

Slack:                    inf
  Source:                 tx_axis_aresetn
                            (input port)
  Destination:            u_eth_frame_tx/tx_mac/u_eth_axis_fifo/stream_data_wren_reg/D
                            (rising edge-triggered cell FDRE clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.017ns  (logic 0.801ns (13.315%)  route 5.216ns (86.685%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.797ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.797ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.078ns (routing 0.155ns, distribution 0.923ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BB24                                              0.000     0.000 r  tx_axis_aresetn (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aresetn_IBUF_inst/I
    BB24                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.529     0.529 r  tx_axis_aresetn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.529    tx_axis_aresetn_IBUF_inst/OUT
    BB24                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.529 r  tx_axis_aresetn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=741, routed)         3.719     4.249    u_eth_frame_tx/tx_mac_mode/tx_axis_aresetn_IBUF
    SLICE_X113Y285       LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.149     4.398 r  u_eth_frame_tx/tx_mac_mode/FSM_onehot_frame_state[1]_i_2/O
                         net (fo=72, routed)          0.592     4.990    u_eth_frame_tx/tx_mac_mode/state_reg[1]_0
    SLICE_X117Y285       LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123     5.113 r  u_eth_frame_tx/tx_mac_mode/stream_data_wren_i_1__0/O
                         net (fo=17, routed)          0.904     6.017    u_eth_frame_tx/tx_mac/u_eth_axis_fifo/E[0]
    SLICE_X127Y286       FDRE                                         r  u_eth_frame_tx/tx_mac/u_eth_axis_fifo/stream_data_wren_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.407     0.407 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.407    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.407 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.694    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.718 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        1.078     1.797    u_eth_frame_tx/tx_mac/u_eth_axis_fifo/tx_axis_aclk_IBUF_BUFG
    SLICE_X127Y286       FDRE                                         r  u_eth_frame_tx/tx_mac/u_eth_axis_fifo/stream_data_wren_reg/C

Slack:                    inf
  Source:                 udp_tx_axis_tdata[27]
                            (input port)
  Destination:            u_eth_frame_tx/tx_udp/checksum_payload1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.014ns  (logic 1.288ns (21.416%)  route 4.726ns (78.584%))
  Logic Levels:           7  (CARRY8=3 IBUFCTRL=1 INBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        1.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.062ns (routing 0.155ns, distribution 0.907ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 r  udp_tx_axis_tdata[27] (IN)
                         net (fo=0)                   0.000     0.000    udp_tx_axis_tdata_IBUF[27]_inst/I
    H14                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.597     0.597 r  udp_tx_axis_tdata_IBUF[27]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.597    udp_tx_axis_tdata_IBUF[27]_inst/OUT
    H14                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.597 r  udp_tx_axis_tdata_IBUF[27]_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           3.889     4.486    u_eth_frame_tx/tx_udp/din[37]
    SLR Crossing[1->0]   
    SLICE_X117Y239       LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     4.608 r  u_eth_frame_tx/tx_udp/checksum_temp_load1[7]_i_8/O
                         net (fo=1, routed)           0.025     4.633    u_eth_frame_tx/tx_udp/checksum_temp_load1[7]_i_8_n_0
    SLICE_X117Y239       CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     4.796 r  u_eth_frame_tx/tx_udp/checksum_temp_load1_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.026     4.822    u_eth_frame_tx/tx_udp/checksum_temp_load1_reg[7]_i_2_n_0
    SLICE_X117Y240       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     4.898 r  u_eth_frame_tx/tx_udp/checksum_temp_load1_reg[15]_i_2/O[1]
                         net (fo=1, routed)           0.491     5.389    u_eth_frame_tx/tx_udp/checksum_temp_load1_reg[15]_i_2_n_14
    SLICE_X118Y240       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[4])
                                                      0.207     5.596 r  u_eth_frame_tx/tx_udp/checksum_temp_load1_reg[15]_i_1/O[4]
                         net (fo=2, routed)           0.229     5.825    u_eth_frame_tx/tx_udp/checksum_temp_load1_reg[15]_i_1_n_11
    SLICE_X121Y239       LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.123     5.948 r  u_eth_frame_tx/tx_udp/checksum_payload1[12]_i_1/O
                         net (fo=1, routed)           0.066     6.014    u_eth_frame_tx/tx_udp/checksum_payload1[12]
    SLICE_X121Y239       FDRE                                         r  u_eth_frame_tx/tx_udp/checksum_payload1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.407     0.407 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.407    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.407 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.694    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.718 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        1.062     1.780    u_eth_frame_tx/tx_udp/tx_axis_aclk_IBUF_BUFG
    SLICE_X121Y239       FDRE                                         r  u_eth_frame_tx/tx_udp/checksum_payload1_reg[12]/C

Slack:                    inf
  Source:                 udp_tx_axis_tdata[9]
                            (input port)
  Destination:            u_eth_frame_tx/tx_udp/checksum_payload0_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.008ns  (logic 1.375ns (22.879%)  route 4.633ns (77.121%))
  Logic Levels:           7  (CARRY8=3 IBUFCTRL=1 INBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        1.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.065ns (routing 0.155ns, distribution 0.910ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B14                                               0.000     0.000 r  udp_tx_axis_tdata[9] (IN)
                         net (fo=0)                   0.000     0.000    udp_tx_axis_tdata_IBUF[9]_inst/I
    B14                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.622     0.622 r  udp_tx_axis_tdata_IBUF[9]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.622    udp_tx_axis_tdata_IBUF[9]_inst/OUT
    B14                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.622 r  udp_tx_axis_tdata_IBUF[9]_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           3.786     4.408    u_eth_frame_tx/tx_udp/din[19]
    SLR Crossing[1->0]   
    SLICE_X125Y240       LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     4.557 r  u_eth_frame_tx/tx_udp/checksum_temp_load0[7]_i_10/O
                         net (fo=1, routed)           0.016     4.573    u_eth_frame_tx/tx_udp/checksum_temp_load0[7]_i_10_n_0
    SLICE_X125Y240       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     4.763 r  u_eth_frame_tx/tx_udp/checksum_temp_load0_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.026     4.789    u_eth_frame_tx/tx_udp/checksum_temp_load0_reg[7]_i_2_n_0
    SLICE_X125Y241       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     4.845 r  u_eth_frame_tx/tx_udp/checksum_temp_load0_reg[15]_i_2/O[0]
                         net (fo=1, routed)           0.657     5.502    u_eth_frame_tx/tx_udp/checksum_temp_load0_reg[15]_i_2_n_15
    SLICE_X124Y241       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[7])
                                                      0.246     5.748 r  u_eth_frame_tx/tx_udp/checksum_temp_load0_reg[15]_i_1/O[7]
                         net (fo=2, routed)           0.131     5.879    u_eth_frame_tx/tx_udp/checksum_temp_load0_reg[15]_i_1_n_8
    SLICE_X122Y241       LUT3 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.112     5.991 r  u_eth_frame_tx/tx_udp/checksum_payload0[15]_i_1/O
                         net (fo=1, routed)           0.017     6.008    u_eth_frame_tx/tx_udp/checksum_payload0[15]
    SLICE_X122Y241       FDRE                                         r  u_eth_frame_tx/tx_udp/checksum_payload0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.407     0.407 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.407    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.407 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.694    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.718 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        1.065     1.783    u_eth_frame_tx/tx_udp/tx_axis_aclk_IBUF_BUFG
    SLICE_X122Y241       FDRE                                         r  u_eth_frame_tx/tx_udp/checksum_payload0_reg[15]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src_mac_addr[5]
                            (input port)
  Destination:            u_eth_frame_tx/tx_mac/mac_send_wdata_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.069ns  (logic 0.170ns (15.933%)  route 0.899ns (84.067%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        1.446ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.446ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.767ns (routing 0.108ns, distribution 0.659ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AM17                                              0.000     0.000 r  src_mac_addr[5] (IN)
                         net (fo=0)                   0.000     0.000    src_mac_addr_IBUF[5]_inst/I
    AM17                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.147     0.147 r  src_mac_addr_IBUF[5]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.147    src_mac_addr_IBUF[5]_inst/OUT
    AM17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.147 r  src_mac_addr_IBUF[5]_inst/IBUFCTRL_INST/O
                         net (fo=5, routed)           0.884     1.031    u_eth_frame_tx/tx_mac/src_mac_addr_IBUF[5]
    SLICE_X118Y286       LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.023     1.054 r  u_eth_frame_tx/tx_mac/mac_send_wdata[37]_i_1/O
                         net (fo=1, routed)           0.015     1.069    u_eth_frame_tx/tx_mac/mac_send_wdata[37]
    SLICE_X118Y286       FDRE                                         r  u_eth_frame_tx/tx_mac/mac_send_wdata_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.479     0.479 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.479    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.479 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.660    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.679 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        0.767     1.446    u_eth_frame_tx/tx_mac/tx_axis_aclk_IBUF_BUFG
    SLICE_X118Y286       FDRE                                         r  u_eth_frame_tx/tx_mac/mac_send_wdata_reg[37]/C

Slack:                    inf
  Source:                 src_mac_addr[5]
                            (input port)
  Destination:            u_eth_frame_tx/tx_mac/u_eth_axis_fifo/stream_data_wdata_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.091ns  (logic 0.170ns (15.612%)  route 0.921ns (84.388%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        1.449ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.449ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.770ns (routing 0.108ns, distribution 0.662ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AM17                                              0.000     0.000 r  src_mac_addr[5] (IN)
                         net (fo=0)                   0.000     0.000    src_mac_addr_IBUF[5]_inst/I
    AM17                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.147     0.147 r  src_mac_addr_IBUF[5]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.147    src_mac_addr_IBUF[5]_inst/OUT
    AM17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.147 r  src_mac_addr_IBUF[5]_inst/IBUFCTRL_INST/O
                         net (fo=5, routed)           0.906     1.053    u_eth_frame_tx/tx_arp/src_mac_addr_IBUF[5]
    SLICE_X118Y285       LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.023     1.076 r  u_eth_frame_tx/tx_arp/stream_data_wdata[55]_i_1/O
                         net (fo=1, routed)           0.015     1.091    u_eth_frame_tx/tx_mac/u_eth_axis_fifo/p_1_in[46]
    SLICE_X118Y285       FDRE                                         r  u_eth_frame_tx/tx_mac/u_eth_axis_fifo/stream_data_wdata_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.479     0.479 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.479    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.479 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.660    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.679 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        0.770     1.449    u_eth_frame_tx/tx_mac/u_eth_axis_fifo/tx_axis_aclk_IBUF_BUFG
    SLICE_X118Y285       FDRE                                         r  u_eth_frame_tx/tx_mac/u_eth_axis_fifo/stream_data_wdata_reg[55]/C

Slack:                    inf
  Source:                 src_mac_addr[16]
                            (input port)
  Destination:            u_eth_frame_tx/tx_mac/u_eth_axis_fifo/stream_data_wdata_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.110ns  (logic 0.222ns (20.017%)  route 0.888ns (79.983%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        1.425ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.425ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.746ns (routing 0.108ns, distribution 0.638ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AR17                                              0.000     0.000 r  src_mac_addr[16] (IN)
                         net (fo=0)                   0.000     0.000    src_mac_addr_IBUF[16]_inst/I
    AR17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.175     0.175 r  src_mac_addr_IBUF[16]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.175    src_mac_addr_IBUF[16]_inst/OUT
    AR17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.175 r  src_mac_addr_IBUF[16]_inst/IBUFCTRL_INST/O
                         net (fo=5, routed)           0.859     1.034    u_eth_frame_tx/tx_arp/src_mac_addr_IBUF[16]
    SLICE_X112Y284       LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.014     1.048 r  u_eth_frame_tx/tx_arp/stream_data_wdata[34]_i_2/O
                         net (fo=1, routed)           0.023     1.071    u_eth_frame_tx/tx_arp/stream_data_wdata[34]_i_2_n_0
    SLICE_X112Y284       LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.033     1.104 r  u_eth_frame_tx/tx_arp/stream_data_wdata[34]_i_1/O
                         net (fo=1, routed)           0.006     1.110    u_eth_frame_tx/tx_mac/u_eth_axis_fifo/p_1_in[25]
    SLICE_X112Y284       FDRE                                         r  u_eth_frame_tx/tx_mac/u_eth_axis_fifo/stream_data_wdata_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.479     0.479 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.479    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.479 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.660    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.679 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        0.746     1.425    u_eth_frame_tx/tx_mac/u_eth_axis_fifo/tx_axis_aclk_IBUF_BUFG
    SLICE_X112Y284       FDRE                                         r  u_eth_frame_tx/tx_mac/u_eth_axis_fifo/stream_data_wdata_reg[34]/C

Slack:                    inf
  Source:                 src_ip_addr[6]
                            (input port)
  Destination:            u_eth_frame_tx/tx_ip/ip_send_wdata_reg[70]/D
                            (rising edge-triggered cell FDRE clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.131ns  (logic 0.177ns (15.685%)  route 0.953ns (84.315%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)
  Clock Path Skew:        1.423ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.423ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.744ns (routing 0.108ns, distribution 0.636ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AL25                                              0.000     0.000 r  src_ip_addr[6] (IN)
                         net (fo=0)                   0.000     0.000    src_ip_addr_IBUF[6]_inst/I
    AL25                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.142     0.142 r  src_ip_addr_IBUF[6]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.142    src_ip_addr_IBUF[6]_inst/OUT
    AL25                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.142 r  src_ip_addr_IBUF[6]_inst/IBUFCTRL_INST/O
                         net (fo=8, routed)           0.938     1.081    u_eth_frame_tx/tx_ip/ip_stream_inst/stream_data_fifo/src_ip_addr_IBUF[6]
    SLICE_X114Y269       LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035     1.116 r  u_eth_frame_tx/tx_ip/ip_stream_inst/stream_data_fifo/ip_send_wdata[70]_i_1/O
                         net (fo=1, routed)           0.015     1.131    u_eth_frame_tx/tx_ip/ip_send_wdata0_in[70]
    SLICE_X114Y269       FDRE                                         r  u_eth_frame_tx/tx_ip/ip_send_wdata_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.479     0.479 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.479    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.479 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.660    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.679 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        0.744     1.423    u_eth_frame_tx/tx_ip/tx_axis_aclk_IBUF_BUFG
    SLICE_X114Y269       FDRE                                         r  u_eth_frame_tx/tx_ip/ip_send_wdata_reg[70]/C

Slack:                    inf
  Source:                 src_ip_addr[1]
                            (input port)
  Destination:            u_eth_frame_tx/tx_ip/ip_send_wdata_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.150ns  (logic 0.203ns (17.671%)  route 0.947ns (82.329%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)
  Clock Path Skew:        1.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.419ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.740ns (routing 0.108ns, distribution 0.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AL28                                              0.000     0.000 r  src_ip_addr[1] (IN)
                         net (fo=0)                   0.000     0.000    src_ip_addr_IBUF[1]_inst/I
    AL28                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.143     0.143 r  src_ip_addr_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.143    src_ip_addr_IBUF[1]_inst/OUT
    AL28                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.143 r  src_ip_addr_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=8, routed)           0.932     1.075    u_eth_frame_tx/tx_ip/ip_stream_inst/stream_data_fifo/src_ip_addr_IBUF[1]
    SLICE_X114Y269       LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.060     1.135 r  u_eth_frame_tx/tx_ip/ip_stream_inst/stream_data_fifo/ip_send_wdata[65]_i_1/O
                         net (fo=1, routed)           0.015     1.150    u_eth_frame_tx/tx_ip/ip_send_wdata0_in[65]
    SLICE_X114Y269       FDRE                                         r  u_eth_frame_tx/tx_ip/ip_send_wdata_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.479     0.479 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.479    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.479 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.660    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.679 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        0.740     1.419    u_eth_frame_tx/tx_ip/tx_axis_aclk_IBUF_BUFG
    SLICE_X114Y269       FDRE                                         r  u_eth_frame_tx/tx_ip/ip_send_wdata_reg[65]/C

Slack:                    inf
  Source:                 src_mac_addr[27]
                            (input port)
  Destination:            u_eth_frame_tx/tx_mac/u_eth_axis_fifo/stream_data_wdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.150ns  (logic 0.239ns (20.805%)  route 0.911ns (79.195%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        1.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.435ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.756ns (routing 0.108ns, distribution 0.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AW18                                              0.000     0.000 r  src_mac_addr[27] (IN)
                         net (fo=0)                   0.000     0.000    src_mac_addr_IBUF[27]_inst/I
    AW18                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.180     0.180 r  src_mac_addr_IBUF[27]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.180    src_mac_addr_IBUF[27]_inst/OUT
    AW18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.180 r  src_mac_addr_IBUF[27]_inst/IBUFCTRL_INST/O
                         net (fo=5, routed)           0.894     1.074    u_eth_frame_tx/tx_arp/src_mac_addr_IBUF[27]
    SLICE_X115Y280       LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.059     1.133 r  u_eth_frame_tx/tx_arp/stream_data_wdata[29]_i_1/O
                         net (fo=1, routed)           0.017     1.150    u_eth_frame_tx/tx_mac/u_eth_axis_fifo/p_1_in[20]
    SLICE_X115Y280       FDRE                                         r  u_eth_frame_tx/tx_mac/u_eth_axis_fifo/stream_data_wdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.479     0.479 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.479    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.479 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.660    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.679 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        0.756     1.435    u_eth_frame_tx/tx_mac/u_eth_axis_fifo/tx_axis_aclk_IBUF_BUFG
    SLICE_X115Y280       FDRE                                         r  u_eth_frame_tx/tx_mac/u_eth_axis_fifo/stream_data_wdata_reg[29]/C

Slack:                    inf
  Source:                 src_mac_addr[25]
                            (input port)
  Destination:            u_eth_frame_tx/tx_mac/u_eth_axis_fifo/stream_data_wdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.154ns  (logic 0.240ns (20.796%)  route 0.914ns (79.204%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        1.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.435ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.757ns (routing 0.108ns, distribution 0.649ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AW19                                              0.000     0.000 r  src_mac_addr[25] (IN)
                         net (fo=0)                   0.000     0.000    src_mac_addr_IBUF[25]_inst/I
    AW19                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.185     0.185 r  src_mac_addr_IBUF[25]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.185    src_mac_addr_IBUF[25]_inst/OUT
    AW19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.185 r  src_mac_addr_IBUF[25]_inst/IBUFCTRL_INST/O
                         net (fo=5, routed)           0.865     1.050    u_eth_frame_tx/tx_arp/src_mac_addr_IBUF[25]
    SLICE_X114Y285       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.022     1.072 r  u_eth_frame_tx/tx_arp/stream_data_wdata[27]_i_2/O
                         net (fo=1, routed)           0.043     1.115    u_eth_frame_tx/tx_arp/stream_data_wdata[27]_i_2_n_0
    SLICE_X114Y285       LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.033     1.148 r  u_eth_frame_tx/tx_arp/stream_data_wdata[27]_i_1/O
                         net (fo=1, routed)           0.006     1.154    u_eth_frame_tx/tx_mac/u_eth_axis_fifo/p_1_in[18]
    SLICE_X114Y285       FDRE                                         r  u_eth_frame_tx/tx_mac/u_eth_axis_fifo/stream_data_wdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.479     0.479 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.479    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.479 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.660    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.679 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        0.757     1.435    u_eth_frame_tx/tx_mac/u_eth_axis_fifo/tx_axis_aclk_IBUF_BUFG
    SLICE_X114Y285       FDRE                                         r  u_eth_frame_tx/tx_mac/u_eth_axis_fifo/stream_data_wdata_reg[27]/C

Slack:                    inf
  Source:                 src_mac_addr[4]
                            (input port)
  Destination:            u_eth_frame_tx/tx_mac/u_eth_axis_fifo/stream_data_wdata_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.168ns  (logic 0.206ns (17.633%)  route 0.962ns (82.367%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        1.449ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.449ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.770ns (routing 0.108ns, distribution 0.662ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AL17                                              0.000     0.000 r  src_mac_addr[4] (IN)
                         net (fo=0)                   0.000     0.000    src_mac_addr_IBUF[4]_inst/I
    AL17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.147     0.147 r  src_mac_addr_IBUF[4]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.147    src_mac_addr_IBUF[4]_inst/OUT
    AL17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.147 r  src_mac_addr_IBUF[4]_inst/IBUFCTRL_INST/O
                         net (fo=5, routed)           0.945     1.092    u_eth_frame_tx/tx_arp/src_mac_addr_IBUF[4]
    SLICE_X118Y285       LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.059     1.151 r  u_eth_frame_tx/tx_arp/stream_data_wdata[54]_i_1/O
                         net (fo=1, routed)           0.017     1.168    u_eth_frame_tx/tx_mac/u_eth_axis_fifo/p_1_in[45]
    SLICE_X118Y285       FDRE                                         r  u_eth_frame_tx/tx_mac/u_eth_axis_fifo/stream_data_wdata_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.479     0.479 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.479    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.479 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.660    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.679 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        0.770     1.449    u_eth_frame_tx/tx_mac/u_eth_axis_fifo/tx_axis_aclk_IBUF_BUFG
    SLICE_X118Y285       FDRE                                         r  u_eth_frame_tx/tx_mac/u_eth_axis_fifo/stream_data_wdata_reg[54]/C

Slack:                    inf
  Source:                 src_mac_addr[17]
                            (input port)
  Destination:            u_eth_frame_tx/tx_mac/u_eth_axis_fifo/stream_data_wdata_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.185ns  (logic 0.238ns (20.051%)  route 0.948ns (79.949%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        1.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.436ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.758ns (routing 0.108ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AT17                                              0.000     0.000 r  src_mac_addr[17] (IN)
                         net (fo=0)                   0.000     0.000    src_mac_addr_IBUF[17]_inst/I
    AT17                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.176     0.176 r  src_mac_addr_IBUF[17]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.176    src_mac_addr_IBUF[17]_inst/OUT
    AT17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.176 r  src_mac_addr_IBUF[17]_inst/IBUFCTRL_INST/O
                         net (fo=5, routed)           0.862     1.037    u_eth_frame_tx/tx_arp/src_mac_addr_IBUF[17]
    SLICE_X114Y286       LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.014     1.051 r  u_eth_frame_tx/tx_arp/stream_data_wdata[35]_i_2/O
                         net (fo=1, routed)           0.080     1.131    u_eth_frame_tx/tx_arp/stream_data_wdata[35]_i_2_n_0
    SLICE_X114Y286       LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.048     1.179 r  u_eth_frame_tx/tx_arp/stream_data_wdata[35]_i_1/O
                         net (fo=1, routed)           0.006     1.185    u_eth_frame_tx/tx_mac/u_eth_axis_fifo/p_1_in[26]
    SLICE_X114Y286       FDRE                                         r  u_eth_frame_tx/tx_mac/u_eth_axis_fifo/stream_data_wdata_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.479     0.479 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.479    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.479 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.660    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.679 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        0.758     1.436    u_eth_frame_tx/tx_mac/u_eth_axis_fifo/tx_axis_aclk_IBUF_BUFG
    SLICE_X114Y286       FDRE                                         r  u_eth_frame_tx/tx_mac/u_eth_axis_fifo/stream_data_wdata_reg[35]/C

Slack:                    inf
  Source:                 src_mac_addr[4]
                            (input port)
  Destination:            u_eth_frame_tx/tx_mac/mac_send_wdata_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by tx_axis_aclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.190ns  (logic 0.206ns (17.308%)  route 0.984ns (82.692%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        1.446ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.446ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.767ns (routing 0.108ns, distribution 0.659ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AL17                                              0.000     0.000 r  src_mac_addr[4] (IN)
                         net (fo=0)                   0.000     0.000    src_mac_addr_IBUF[4]_inst/I
    AL17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.147     0.147 r  src_mac_addr_IBUF[4]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.147    src_mac_addr_IBUF[4]_inst/OUT
    AL17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.147 r  src_mac_addr_IBUF[4]_inst/IBUFCTRL_INST/O
                         net (fo=5, routed)           0.967     1.114    u_eth_frame_tx/tx_mac/src_mac_addr_IBUF[4]
    SLICE_X118Y286       LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.059     1.173 r  u_eth_frame_tx/tx_mac/mac_send_wdata[36]_i_1/O
                         net (fo=1, routed)           0.017     1.190    u_eth_frame_tx/tx_mac/mac_send_wdata[36]
    SLICE_X118Y286       FDRE                                         r  u_eth_frame_tx/tx_mac/mac_send_wdata_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_axis_aclk rise edge)
                                                      0.000     0.000 r  
    BA9                                               0.000     0.000 r  tx_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    tx_axis_aclk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.479     0.479 r  tx_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.479    tx_axis_aclk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.479 r  tx_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.660    tx_axis_aclk_IBUF
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.679 r  tx_axis_aclk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=2391, routed)        0.767     1.446    u_eth_frame_tx/tx_mac/tx_axis_aclk_IBUF_BUFG
    SLICE_X118Y286       FDRE                                         r  u_eth_frame_tx/tx_mac/mac_send_wdata_reg[36]/C





