// Library - 16nm_Tests, Cell - 6T_DataPath_Test, View - schematic
// LAST TIME SAVED: Apr 24 01:42:26 2015
// NETLIST TIME: Apr 24 04:16:57 2015
`timescale 1ps / 1ps 

module cdsModule_211 ( RData, R_AddressAck, ReadAck, W_AddresAck,
     WdataAck, WriteAck, RRW, R_Address, RdataAck, WData, WRW,
     W_Address );

output  ReadAck, WriteAck;


output [4:0]  R_AddressAck;
output [4:0]  W_AddresAck;
output [7:0]  RData;
output [1:0]  WdataAck;

input [1:0]  WRW;
input [1:0]  RdataAck;
input [1:0]  RRW;
input [7:0]  WData;
input [19:0]  W_Address;
input [19:0]  R_Address;

// Buses in the design

wire  [63:0]  Aline;

wire  [1:0]  RW;

wire  [0:19]  net049;

wire  [3:0]  W0_1;

wire  [0:4]  net045;

wire  [0:7]  net44;

wire  [3:0]  cdsbus0;

wire  [0:1]  net046;

wire  [4:0]  W_Address_AckT;

wire  [19:0]  R_AddressT;

wire  [7:0]  S;

wire  [19:0]  W_AddressT;

wire  [0:1]  net41;

wire  [1:0]  RdataAckT;

wire  [7:0]  RDataT;

wire  [5:0]  Acko;

wire  [1:0]  WdataAckT;

wire  [0:4]  net048;

wire  [1:0]  WRWT;

wire  [7:0]  WDataT;

wire  [3:0]  B1_1;

wire  [1:0]  cdsbus1;

wire  [3:0]  W1_1;

wire  [0:1]  net036;

wire  [3:0]  cdsbus2;

wire  [0:19]  net060;

wire  [3:0]  B0_1;

wire  [0:1]  net064;

wire  [0:7]  net027;

wire  [0:4]  net055;

wire  [19:0]  AT;

// begin interface element definitions

wire cdsNet0;
wire cdsNet1;
reg mixedNet99998;
reg mixedNet99997;
reg mixedNet99996;
reg mixedNet99995;
reg mixedNet99993;
reg mixedNet99992;
reg mixedNet99988;
reg mixedNet99980;
reg mixedNet99975;
reg mixedNet99972;
reg mixedNet99970;
reg mixedNet99969;
reg mixedNet99968;
reg mixedNet99967;
reg mixedNet99966;
reg mixedNet99957;
reg mixedNet99944;
reg mixedNet99942;
reg mixedNet99937;
reg mixedNet99936;
reg mixedNet99933;
reg mixedNet99927;
assign cdsNet0 = mixedNet99998;
assign net045[3] = mixedNet99997;
assign net045[1] = mixedNet99996;
assign net036[1] = mixedNet99995;
assign net027[1] = mixedNet99993;
assign net027[3] = mixedNet99992;
assign net036[0] = mixedNet99988;
assign net048[1] = mixedNet99980;
assign net027[0] = mixedNet99975;
assign net027[4] = mixedNet99972;
assign cdsNet1 = mixedNet99970;
assign net048[3] = mixedNet99969;
assign net027[6] = mixedNet99968;
assign net048[4] = mixedNet99967;
assign net027[7] = mixedNet99966;
assign net045[4] = mixedNet99957;
assign net048[2] = mixedNet99944;
assign net045[2] = mixedNet99942;
assign net027[2] = mixedNet99937;
assign net048[0] = mixedNet99936;
assign net027[5] = mixedNet99933;
assign net045[0] = mixedNet99927;

// end interface element definitions



specify 
    specparam CDS_LIBNAME  = "16nm_Tests";
    specparam CDS_CELLNAME = "6T_DataPath_Test";
    specparam CDS_VIEWNAME = "schematic";
endspecify

inv_1xT I28_19_ ( net060[0], R_Address[19]);
inv_1xT I28_18_ ( net060[1], R_Address[18]);
inv_1xT I28_17_ ( net060[2], R_Address[17]);
inv_1xT I28_16_ ( net060[3], R_Address[16]);
inv_1xT I28_15_ ( net060[4], R_Address[15]);
inv_1xT I28_14_ ( net060[5], R_Address[14]);
inv_1xT I28_13_ ( net060[6], R_Address[13]);
inv_1xT I28_12_ ( net060[7], R_Address[12]);
inv_1xT I28_11_ ( net060[8], R_Address[11]);
inv_1xT I28_10_ ( net060[9], R_Address[10]);
inv_1xT I28_9_ ( net060[10], R_Address[9]);
inv_1xT I28_8_ ( net060[11], R_Address[8]);
inv_1xT I28_7_ ( net060[12], R_Address[7]);
inv_1xT I28_6_ ( net060[13], R_Address[6]);
inv_1xT I28_5_ ( net060[14], R_Address[5]);
inv_1xT I28_4_ ( net060[15], R_Address[4]);
inv_1xT I28_3_ ( net060[16], R_Address[3]);
inv_1xT I28_2_ ( net060[17], R_Address[2]);
inv_1xT I28_1_ ( net060[18], R_Address[1]);
inv_1xT I28_0_ ( net060[19], R_Address[0]);
inv_1xT I24_4_ ( R_AddressAck[4], net045[0]);
inv_1xT I24_3_ ( R_AddressAck[3], net045[1]);
inv_1xT I24_2_ ( R_AddressAck[2], net045[2]);
inv_1xT I24_1_ ( R_AddressAck[1], net045[3]);
inv_1xT I24_0_ ( R_AddressAck[0], net045[4]);
inv_1xT I27_1_ ( cdsbus1[1], RRW[1]);
inv_1xT I27_0_ ( cdsbus1[0], RRW[0]);
inv_1xT I50 ( ReadAck, cdsNet0);
inv_1xT I49 ( WriteAck, cdsNet1);
inv_1xT I26_1_ ( net064[0], WRW[1]);
inv_1xT I26_0_ ( net064[1], WRW[0]);
inv_1xT I21_4_ ( W_AddresAck[4], net048[0]);
inv_1xT I21_3_ ( W_AddresAck[3], net048[1]);
inv_1xT I21_2_ ( W_AddresAck[2], net048[2]);
inv_1xT I21_1_ ( W_AddresAck[1], net048[3]);
inv_1xT I21_0_ ( W_AddresAck[0], net048[4]);
inv_1xT I8_1_ ( WdataAck[1], net036[0]);
inv_1xT I8_0_ ( WdataAck[0], net036[1]);
inv_1xT I25_19_ ( net049[0], W_Address[19]);
inv_1xT I25_18_ ( net049[1], W_Address[18]);
inv_1xT I25_17_ ( net049[2], W_Address[17]);
inv_1xT I25_16_ ( net049[3], W_Address[16]);
inv_1xT I25_15_ ( net049[4], W_Address[15]);
inv_1xT I25_14_ ( net049[5], W_Address[14]);
inv_1xT I25_13_ ( net049[6], W_Address[13]);
inv_1xT I25_12_ ( net049[7], W_Address[12]);
inv_1xT I25_11_ ( net049[8], W_Address[11]);
inv_1xT I25_10_ ( net049[9], W_Address[10]);
inv_1xT I25_9_ ( net049[10], W_Address[9]);
inv_1xT I25_8_ ( net049[11], W_Address[8]);
inv_1xT I25_7_ ( net049[12], W_Address[7]);
inv_1xT I25_6_ ( net049[13], W_Address[6]);
inv_1xT I25_5_ ( net049[14], W_Address[5]);
inv_1xT I25_4_ ( net049[15], W_Address[4]);
inv_1xT I25_3_ ( net049[16], W_Address[3]);
inv_1xT I25_2_ ( net049[17], W_Address[2]);
inv_1xT I25_1_ ( net049[18], W_Address[1]);
inv_1xT I25_0_ ( net049[19], W_Address[0]);
inv_1xT I12_1_ ( net41[0], RdataAck[1]);
inv_1xT I12_0_ ( net41[1], RdataAck[0]);
inv_1xT I10_7_ ( RData[7], net027[0]);
inv_1xT I10_6_ ( RData[6], net027[1]);
inv_1xT I10_5_ ( RData[5], net027[2]);
inv_1xT I10_4_ ( RData[4], net027[3]);
inv_1xT I10_3_ ( RData[3], net027[4]);
inv_1xT I10_2_ ( RData[2], net027[5]);
inv_1xT I10_1_ ( RData[1], net027[6]);
inv_1xT I10_0_ ( RData[0], net027[7]);
inv_1xT I4_7_ ( net44[0], WData[7]);
inv_1xT I4_6_ ( net44[1], WData[6]);
inv_1xT I4_5_ ( net44[2], WData[5]);
inv_1xT I4_4_ ( net44[3], WData[4]);
inv_1xT I4_3_ ( net44[4], WData[3]);
inv_1xT I4_2_ ( net44[5], WData[2]);
inv_1xT I4_1_ ( net44[6], WData[1]);
inv_1xT I4_0_ ( net44[7], WData[0]);

endmodule
