Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto dd65e61d97a149e097b211ab5404e6fe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_fulladder_behav xil_defaultlib.test_fulladder xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.POS_fullAdder
Compiling module xil_defaultlib.SOP_fullAdder
Compiling module xil_defaultlib.test_fulladder
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_fulladder_behav
