Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: uart_rx_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "uart_rx_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "uart_rx_top"
Output Format                      : NGC
Target Device                      : xc6slx16-2-csg324

---- Source Options
Top Module Name                    : uart_rx_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\FPGA\my.verilog.learn\uart_all\uart_01\rtl\uart_byte_tx.v" into library work
Parsing module <uart_byte_tx>.
Analyzing Verilog file "E:\FPGA\my.verilog.learn\uart_all\uart_01\rtl\uart_byte_rx.v" into library work
Parsing module <uart_byte_rx>.
Analyzing Verilog file "E:\FPGA\my.verilog.learn\uart_all\uart_01\rtl\uart_byte_top.v" into library work
Parsing module <uart_rx_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <uart_rx_top>.
WARNING:HDLCompiler:413 - "E:\FPGA\my.verilog.learn\uart_all\uart_01\rtl\uart_byte_top.v" Line 67: Result of 6-bit expression is truncated to fit in 5-bit target.

Elaborating module <uart_byte_rx>.

Elaborating module <uart_byte_tx>.
WARNING:HDLCompiler:1127 - "E:\FPGA\my.verilog.learn\uart_all\uart_01\rtl\uart_byte_top.v" Line 99: Assignment to Tx_Done ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <uart_rx_top>.
    Related source file is "E:\FPGA\my.verilog.learn\uart_all\uart_01\rtl\uart_byte_top.v".
INFO:Xst:3210 - "E:\FPGA\my.verilog.learn\uart_all\uart_01\rtl\uart_byte_top.v" line 91: Output port <Tx_Done> of the instance <uart_byte_tx> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <RXDN>.
    Found 1-bit register for signal <led1>.
    Found 1-bit register for signal <led2>.
    Found 1-bit register for signal <led3>.
    Found 1-bit register for signal <led4>.
    Found 8-bit register for signal <data_rx_r>.
    Found 5-bit register for signal <cnt>.
    Found 8-bit register for signal <data_byte_tx>.
    Found 5-bit adder for signal <cnt[4]_GND_1_o_add_0_OUT> created at line 67.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
	inferred  10 Multiplexer(s).
Unit <uart_rx_top> synthesized.

Synthesizing Unit <uart_byte_rx>.
    Related source file is "E:\FPGA\my.verilog.learn\uart_all\uart_01\rtl\uart_byte_rx.v".
    Found 1-bit register for signal <s1_Rs232_Rx>.
    Found 1-bit register for signal <tmp0_Rs232_Rx>.
    Found 1-bit register for signal <tmp1_Rs232_Rx>.
    Found 1-bit register for signal <bps_clk>.
    Found 1-bit register for signal <Rx_Done>.
    Found 1-bit register for signal <uart_state>.
    Found 1-bit register for signal <s0_Rs232_Rx>.
    Found 16-bit register for signal <div_cnt>.
    Found 8-bit register for signal <bps_cnt>.
    Found 8-bit register for signal <data_byte>.
    Found 3-bit register for signal <START_BIT>.
    Found 24-bit register for signal <n0115[23:0]>.
    Found 16-bit adder for signal <div_cnt[15]_GND_2_o_add_3_OUT> created at line 98.
    Found 8-bit adder for signal <bps_cnt[7]_GND_2_o_add_11_OUT> created at line 119.
    Found 3-bit adder for signal <START_BIT[2]_GND_2_o_add_19_OUT> created at line 187.
    Found 3-bit adder for signal <r_data_byte[0][2]_GND_2_o_add_20_OUT> created at line 188.
    Found 3-bit adder for signal <r_data_byte[1][2]_GND_2_o_add_21_OUT> created at line 189.
    Found 3-bit adder for signal <r_data_byte[2][2]_GND_2_o_add_22_OUT> created at line 190.
    Found 3-bit adder for signal <r_data_byte[3][2]_GND_2_o_add_23_OUT> created at line 191.
    Found 3-bit adder for signal <r_data_byte[4][2]_GND_2_o_add_24_OUT> created at line 192.
    Found 3-bit adder for signal <r_data_byte[5][2]_GND_2_o_add_25_OUT> created at line 193.
    Found 3-bit adder for signal <r_data_byte[6][2]_GND_2_o_add_26_OUT> created at line 194.
    Found 3-bit adder for signal <r_data_byte[7][2]_GND_2_o_add_27_OUT> created at line 195.
    Found 3-bit comparator greater for signal <GND_2_o_START_BIT[2]_LessThan_11_o> created at line 116
    WARNING:Xst:2404 -  FFs/Latches <bps_DR<15:9>> (without init value) have a constant value of 0 in block <uart_byte_rx>.
    WARNING:Xst:2404 -  FFs/Latches <bps_DR<9:9>> (without init value) have a constant value of 1 in block <uart_byte_rx>.
    WARNING:Xst:2404 -  FFs/Latches <bps_DR<9:9>> (without init value) have a constant value of 0 in block <uart_byte_rx>.
    WARNING:Xst:2404 -  FFs/Latches <bps_DR<9:9>> (without init value) have a constant value of 1 in block <uart_byte_rx>.
    WARNING:Xst:2404 -  FFs/Latches <bps_DR<9:7>> (without init value) have a constant value of 0 in block <uart_byte_rx>.
    WARNING:Xst:2404 -  FFs/Latches <bps_DR<7:7>> (without init value) have a constant value of 1 in block <uart_byte_rx>.
    WARNING:Xst:2404 -  FFs/Latches <bps_DR<7:6>> (without init value) have a constant value of 0 in block <uart_byte_rx>.
    Summary:
	inferred  11 Adder/Subtractor(s).
	inferred  66 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <uart_byte_rx> synthesized.

Synthesizing Unit <uart_byte_tx>.
    Related source file is "E:\FPGA\my.verilog.learn\uart_all\uart_01\rtl\uart_byte_tx.v".
    Found 1-bit register for signal <bps_clk>.
    Found 1-bit register for signal <Tx_Done>.
    Found 1-bit register for signal <uart_state>.
    Found 1-bit register for signal <Rs232_Tx>.
    Found 8-bit register for signal <r_data_byte_tx>.
    Found 16-bit register for signal <div_cnt>.
    Found 4-bit register for signal <bps_cnt>.
    Found 16-bit adder for signal <div_cnt[15]_GND_4_o_add_6_OUT> created at line 94.
    Found 4-bit adder for signal <bps_cnt[3]_GND_4_o_add_12_OUT> created at line 115.
    Found 1-bit 12-to-1 multiplexer for signal <bps_cnt[3]_PWR_3_o_Mux_17_o> created at line 133.
    WARNING:Xst:2404 -  FFs/Latches <bps_DR<15:13>> (without init value) have a constant value of 0 in block <uart_byte_tx>.
    WARNING:Xst:2404 -  FFs/Latches <bps_DR<13:13>> (without init value) have a constant value of 1 in block <uart_byte_tx>.
    WARNING:Xst:2404 -  FFs/Latches <bps_DR<13:13>> (without init value) have a constant value of 0 in block <uart_byte_tx>.
    WARNING:Xst:2404 -  FFs/Latches <bps_DR<13:13>> (without init value) have a constant value of 1 in block <uart_byte_tx>.
    WARNING:Xst:2404 -  FFs/Latches <bps_DR<13:11>> (without init value) have a constant value of 0 in block <uart_byte_tx>.
    WARNING:Xst:2404 -  FFs/Latches <bps_DR<11:11>> (without init value) have a constant value of 1 in block <uart_byte_tx>.
    WARNING:Xst:2404 -  FFs/Latches <bps_DR<11:11>> (without init value) have a constant value of 0 in block <uart_byte_tx>.
    WARNING:Xst:2404 -  FFs/Latches <bps_DR<11:11>> (without init value) have a constant value of 1 in block <uart_byte_tx>.
    WARNING:Xst:2404 -  FFs/Latches <bps_DR<11:11>> (without init value) have a constant value of 0 in block <uart_byte_tx>.
    WARNING:Xst:2404 -  FFs/Latches <bps_DR<11:9>> (without init value) have a constant value of 1 in block <uart_byte_tx>.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <uart_byte_tx> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 14
 16-bit adder                                          : 2
 3-bit adder                                           : 9
 4-bit adder                                           : 1
 5-bit adder                                           : 1
 8-bit adder                                           : 1
# Registers                                            : 27
 1-bit register                                        : 16
 16-bit register                                       : 2
 24-bit register                                       : 1
 3-bit register                                        : 1
 4-bit register                                        : 1
 5-bit register                                        : 1
 8-bit register                                        : 5
# Comparators                                          : 1
 3-bit comparator greater                              : 1
# Multiplexers                                         : 17
 1-bit 12-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 8
 16-bit 2-to-1 multiplexer                             : 4
 4-bit 2-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <uart_byte_rx>.
The following registers are absorbed into counter <bps_cnt>: 1 register on signal <bps_cnt>.
Unit <uart_byte_rx> synthesized (advanced).

Synthesizing (advanced) Unit <uart_byte_tx>.
The following registers are absorbed into counter <bps_cnt>: 1 register on signal <bps_cnt>.
Unit <uart_byte_tx> synthesized (advanced).

Synthesizing (advanced) Unit <uart_rx_top>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <uart_rx_top> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 11
 16-bit adder                                          : 2
 3-bit adder                                           : 9
# Counters                                             : 3
 4-bit up counter                                      : 1
 5-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Registers                                            : 107
 Flip-Flops                                            : 107
# Comparators                                          : 1
 3-bit comparator greater                              : 1
# Multiplexers                                         : 14
 1-bit 12-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 8
 16-bit 2-to-1 multiplexer                             : 4
 8-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <data_byte_tx_4> in Unit <uart_rx_top> is equivalent to the following FF/Latch, which will be removed : <data_byte_tx_7> 
INFO:Xst:2261 - The FF/Latch <data_byte_tx_0> in Unit <uart_rx_top> is equivalent to the following FF/Latch, which will be removed : <data_byte_tx_3> 

Optimizing unit <uart_rx_top> ...

Optimizing unit <uart_byte_rx> ...

Optimizing unit <uart_byte_tx> ...
WARNING:Xst:2677 - Node <uart_byte_tx/Tx_Done> of sequential type is unconnected in block <uart_rx_top>.
INFO:Xst:2261 - The FF/Latch <uart_byte_tx/r_data_byte_tx_3> in Unit <uart_rx_top> is equivalent to the following FF/Latch, which will be removed : <uart_byte_tx/r_data_byte_tx_0> 
INFO:Xst:2261 - The FF/Latch <uart_byte_tx/r_data_byte_tx_7> in Unit <uart_rx_top> is equivalent to the following FF/Latch, which will be removed : <uart_byte_tx/r_data_byte_tx_4> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block uart_rx_top, actual ratio is 2.
FlipFlop uart_byte_rx/bps_cnt_4 has been replicated 2 time(s)
FlipFlop uart_byte_rx/bps_cnt_5 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 122
 Flip-Flops                                            : 122

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : uart_rx_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 287
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 30
#      LUT2                        : 9
#      LUT3                        : 50
#      LUT4                        : 9
#      LUT5                        : 37
#      LUT6                        : 64
#      MUXCY                       : 37
#      MUXF7                       : 5
#      VCC                         : 1
#      XORCY                       : 40
# FlipFlops/Latches                : 122
#      FDC                         : 54
#      FDCE                        : 61
#      FDP                         : 1
#      FDRE                        : 6
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 8
#      IBUF                        : 2
#      OBUF                        : 6

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:             121  out of  18224     0%  
 Number of Slice LUTs:                  203  out of   9112     2%  
    Number used as Logic:               203  out of   9112     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    233
   Number with an unused Flip Flop:     112  out of    233    48%  
   Number with an unused LUT:            30  out of    233    12%  
   Number of fully used LUT-FF pairs:    91  out of    233    39%  
   Number of unique control sets:         8

IO Utilization: 
 Number of IOs:                           9
 Number of bonded IOBs:                   9  out of    232     3%  
    IOB Flip Flops/Latches:               1

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk                                | BUFGP                  | 122   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 5.684ns (Maximum Frequency: 175.932MHz)
   Minimum input arrival time before clock: 5.242ns
   Maximum output required time after clock: 4.671ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 5.684ns (frequency: 175.932MHz)
  Total number of paths / destination ports: 3629 / 186
-------------------------------------------------------------------------
Delay:               5.684ns (Levels of Logic = 3)
  Source:            uart_byte_rx/bps_cnt_6 (FF)
  Destination:       uart_byte_rx/bps_cnt_7 (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: uart_byte_rx/bps_cnt_6 to uart_byte_rx/bps_cnt_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            12   0.525   1.069  uart_byte_rx/bps_cnt_6 (uart_byte_rx/bps_cnt_6)
     LUT3:I2->O            6   0.254   0.876  uart_byte_rx/_n026121 (uart_byte_rx/_n02612)
     LUT6:I5->O           10   0.254   1.116  uart_byte_rx/bps_cnt[7]_GND_2_o_equal_10_o<7>1 (uart_byte_rx/bps_cnt[7]_GND_2_o_equal_10_o)
     LUT6:I4->O           11   0.250   1.038  uart_byte_rx/_n0248_inv1 (uart_byte_rx/_n0248_inv)
     FDCE:CE                   0.302          uart_byte_rx/bps_cnt_0
    ----------------------------------------
    Total                      5.684ns (1.585ns logic, 4.099ns route)
                                       (27.9% logic, 72.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 129 / 129
-------------------------------------------------------------------------
Offset:              5.242ns (Levels of Logic = 2)
  Source:            Rst_n (PAD)
  Destination:       led2 (FF)
  Destination Clock: Clk rising

  Data Path: Rst_n to led2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.328   0.943  Rst_n_IBUF (Rst_n_IBUF)
     INV:I->O            116   0.255   2.257  Rst_n_inv1_INV_0 (Rst_n_inv)
     FDC:CLR                   0.459          led2
    ----------------------------------------
    Total                      5.242ns (2.042ns logic, 3.200ns route)
                                       (39.0% logic, 61.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              4.671ns (Levels of Logic = 1)
  Source:            uart_byte_tx/uart_state (FF)
  Destination:       led (PAD)
  Source Clock:      Clk rising

  Data Path: uart_byte_tx/uart_state to led
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             18   0.525   1.234  uart_byte_tx/uart_state (uart_byte_tx/uart_state)
     OBUF:I->O                 2.912          led_OBUF (led)
    ----------------------------------------
    Total                      4.671ns (3.437ns logic, 1.234ns route)
                                       (73.6% logic, 26.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    5.684|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.25 secs
 
--> 

Total memory usage is 4502036 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   20 (   0 filtered)
Number of infos    :    5 (   0 filtered)

