
Spectre (R) Circuit Simulator
Version 18.1.0.394.isr8 64bit -- 11 Jun 2019
Copyright (C) 1989-2019 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence and Spectre are registered trademarks of Cadence Design Systems, Inc. All others are the property of their respective holders.

Includes RSA BSAFE(R) Cryptographic or Security Protocol Software from RSA Security, Inc.

User: r0763954   Host: vierre64-tmp3.esat.kuleuven.be   HostID: 570AAE14   PID: 21394
Memory  available: 47.8363 GB  physical: 63.1554 GB
Linux   : CentOS Linux release 7.9.2009 (Core)
CPU Type: Intel Xeon Processor (Skylake)
All processors running at 2194.8 MHz
        Socket: Processors
        0:       0,  1
        1:       2,  3
        2:       4,  5
        3:       6,  7
        4:       8,  9
        5:      10, 11
        6:      12, 13
        7:      14, 15
        8:      16, 17
        
System load averages (1min, 5min, 15min) : 1.4 %, 1.0 %, 0.9 %


Simulating `./xcelium.d/AMSD/ams_spice_in/.amsspice_normal.ckt' on vierre64-tmp3.esat.kuleuven.be at 5:02:01 PM, Sun Nov 29, 2020 (process id: 21394).
Current working directory: /users/students/r0763954/Documents/EAGLE2/EAGLE2_verilog
Environment variable:
    SPECTRE_DEFAULTS=
Command line:
    amsprimtool ./xcelium.d/AMSD/ams_spice_in/.amsspice_normal.ckt  \
        -noraw -va,amsspice_normal -ahdllibdir  \
        xcelium.d/AMSD/ams_spice_in/ahdlSimDB =log  \
        ./xcelium.d/AMSD/ams_spice_in/.amsspice_normal.ckt.log -token  \
        0001AF26C83A239465DFBB2CC00A229E73C4B63DFD3B60CB2080FE71B870359768D3A13CC50411B6749FEA2FE10B0F887DC39431F37A3ED44FD9B63EAA3E399863C0B43FE90F319762DDE37CF06863CC3085AE28EB5860FB2690A83DEEB8537F10B0AC32AA3865CF2389BF2AAD6166CF62D5FF7CC04850FB2A81A83DED3C50FB10B0A83DED3C50FB10B0F7FE28CB950C4F730000427B

Loading /esat/micas-data/software/Cadence/xcelium_19.03/tools.lnx86/cmi/lib/64bit/5.0/libinfineon_sh.so ...
Loading /esat/micas-data/software/Cadence/xcelium_19.03/tools.lnx86/cmi/lib/64bit/5.0/libphilips_o_sh.so ...
Loading /esat/micas-data/software/Cadence/xcelium_19.03/tools.lnx86/cmi/lib/64bit/5.0/libphilips_sh.so ...
Loading /esat/micas-data/software/Cadence/xcelium_19.03/tools.lnx86/cmi/lib/64bit/5.0/libsparam_sh.so ...
Loading /esat/micas-data/software/Cadence/xcelium_19.03/tools.lnx86/cmi/lib/64bit/5.0/libstmodels_sh.so ...
Reading file:  /users/students/r0763954/Documents/EAGLE2/EAGLE2_verilog/xcelium.d/AMSD/ams_spice_in/.amsspice_normal.ckt
Reading file:  /esat/micas-data/software/Cadence/xcelium_19.03/tools.lnx86/spectre/etc/configs/mapsubckt.cfg
Reading file:  /esat/micas-data/software/Cadence/xcelium_19.03/tools.lnx86/spectre/etc/configs/spectre.cfg
Reading file:  /users/students/r0763954/Documents/EAGLE2/EAGLE2_verilog/amsSim.scs
Reading file:  /users/students/r0763954/Documents/EAGLE2/EAGLE2_verilog/ANALOG_NETWORK.spi

Notice from amsprimtool in `ANALOG_NETWORK', during circuit read-in.
    "./ANALOG_NETWORK.spi" 9: Node out_analog and Node in_analog are connected together.

Time for NDB Parsing: CPU = 62.56 ms, elapsed = 102.108 ms.
Time accumulated: CPU = 98.836 ms, elapsed = 102.116 ms.
Peak resident memory used = 52.1 Mbytes.

