{
    "Project Name": "06_basic_examples_vhls_parallel_loops_loop_functions",
    "Passed C-SIM": false,
    "C-SIM Failure Reason": "Compilation error",
    "C-SIM Failure Details": [
        "INFO: [SIM 211-4] CSIM will launch GCC as the compiler.\n",
        "   Compiling ../../../../loop_functions.cpp in debug mode\n",
        "csim.mk:83: recipe for target 'obj/loop_functions.o' failed\n",
        "E:/Vitis/Vitis_HLS/2022.1/include/gmp.h:63:0: warning: \"__GMP_LIBGMP_DLL\" redefined\n",
        " #define __GMP_LIBGMP_DLL  0\n",
        " \n",
        "E:/Vitis/Vitis_HLS/2022.1/include/floating_point_v7_0_bitacc_cmodel.h:136:0: note: this is the location of the previous definition\n",
        " #define __GMP_LIBGMP_DLL 1\n",
        " \n",
        "../../../../loop_functions.cpp: In function 'void sub_func(din_t*, dout_t*, dsel_t)':\n",
        "   std::complex<dout_t> accum=0;\n",
        "                              ^\n",
        "../../../../loop_functions.cpp:10:14: error: no match for 'operator=' (operand types are 'dout_t {aka ap_int<13>}' and 'std::complex<ap_int<13> >')\n",
        "       O[i] = accum;\n",
        "              ^~~~~\n",
        "E:/Vitis/Vitis_HLS/2022.1/include/ap_int.h:198:11: note: candidate: ap_int<_AP_W>& ap_int<_AP_W>::operator=(const ap_int<_AP_W>&) [with int _AP_W = 13]\n",
        "   ap_int &operator=(const ap_int<_AP_W> &op2) = default;\n",
        "           ^~~~~~~~\n",
        "E:/Vitis/Vitis_HLS/2022.1/include/ap_int.h:207:18: note: candidate: ap_int<_AP_W>& ap_int<_AP_W>::operator=(const volatile ap_int<_AP_W>&) [with int _AP_W = 13]\n",
        "   INLINE ap_int& operator=(const volatile ap_int<_AP_W>& op2) {\n",
        "                  ^~~~~~~~\n",
        "E:/Vitis/Vitis_HLS/2022.1/include/ap_int.h:213:15: note: candidate: void ap_int<_AP_W>::operator=(const ap_int<_AP_W>&) volatile [with int _AP_W = 13]\n",
        "   INLINE void operator=(const ap_int<_AP_W>& op2) volatile {\n",
        "               ^~~~~~~~\n",
        "E:/Vitis/Vitis_HLS/2022.1/include/ap_int.h:217:15: note: candidate: void ap_int<_AP_W>::operator=(const volatile ap_int<_AP_W>&) volatile [with int _AP_W = 13]\n",
        "   INLINE void operator=(const volatile ap_int<_AP_W>& op2) volatile {\n",
        "               ^~~~~~~~\n",
        "make: *** [obj/loop_functions.o] Error 1\n",
        "ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).\n",
        "INFO: [SIM 211-3] *************** CSIM finish ***************\n"
    ],
    "Passed C-synth": null,
    "C-SYNTH Failure Reason": null,
    "C-SYNTH Failure Details": [],
    "Passed Co-SIM": null,
    "Co-SIM Failure Reason": null,
    "Co-SIM Failure Details": []
}