Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat Sep 23 19:21:38 2023
| Host         : LAPTOP-7TUI81E5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_wrapper_timing_summary_routed.rpt -rpx top_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : top_wrapper
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -39.920     -358.625                     18                 2300        0.050        0.000                      0                 2300        9.146        0.000                       0                   995  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0        -39.920     -358.625                     18                 2168        0.050        0.000                      0                 2168        9.146        0.000                       0                   995  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              12.351        0.000                      0                  132        0.929        0.000                      0                  132  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           18  Failing Endpoints,  Worst Slack      -39.920ns,  Total Violation     -358.625ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -39.920ns  (required time - arrival time)
  Source:                 top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/fre_status_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        59.649ns  (logic 40.819ns (68.432%)  route 18.830ns (31.568%))
  Logic Levels:           258  (CARRY4=232 LUT1=1 LUT2=22 LUT3=3)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.372ns = ( 22.372 - 20.000 ) 
    Source Clock Delay      (SCD):    2.495ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=995, routed)         1.416     2.495    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/s00_axi_aclk
    SLICE_X31Y78         FDCE                                         r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/fre_status_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDCE (Prop_fdce_C_Q)         0.379     2.874 f  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/fre_status_reg[1]/Q
                         net (fo=27, routed)          0.340     3.214    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/fre_status[1]
    SLICE_X31Y77         LUT1 (Prop_lut1_I0_O)        0.105     3.319 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[25]_i_72/O
                         net (fo=1, routed)           0.000     3.319    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[25]_i_72_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.776 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_57/CO[3]
                         net (fo=1, routed)           0.000     3.776    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_57_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.874 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_48/CO[3]
                         net (fo=1, routed)           0.000     3.874    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_48_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.972 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_39/CO[3]
                         net (fo=1, routed)           0.000     3.972    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_39_n_0
    SLICE_X31Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.070 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.070    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_30_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.168 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.168    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_21_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.266 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.266    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_12_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.364 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.364    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_3_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.462 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.462    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_2_n_0
    SLICE_X31Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     4.678 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_1/CO[0]
                         net (fo=37, routed)          1.026     5.704    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[25]
    SLICE_X30Y79         LUT3 (Prop_lut3_I0_O)        0.309     6.013 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[24]_i_36/O
                         net (fo=1, routed)           0.000     6.013    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[24]_i_36_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     6.327 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000     6.327    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_30_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.427 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000     6.427    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_25_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.527 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.527    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_20_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.627 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.627    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_15_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.727 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.727    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_10_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.827 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.827    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_5_n_0
    SLICE_X30Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.927 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.927    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_2_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150     7.077 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_1/CO[1]
                         net (fo=36, routed)          0.721     7.797    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[24]
    SLICE_X29Y84         LUT3 (Prop_lut3_I0_O)        0.277     8.074 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[23]_i_38/O
                         net (fo=1, routed)           0.000     8.074    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[23]_i_38_n_0
    SLICE_X29Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.531 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.531    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_30_n_0
    SLICE_X29Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.629 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.629    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_25_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.727 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.727    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_20_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.825 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.825    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_15_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.923 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.923    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_10_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.021 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.021    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_5_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.119 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.119    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_2_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149     9.268 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_1/CO[1]
                         net (fo=36, routed)          0.708     9.977    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[23]
    SLICE_X28Y88         LUT2 (Prop_lut2_I1_O)        0.275    10.252 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[22]_i_42/O
                         net (fo=1, routed)           0.000    10.252    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[22]_i_42_n_0
    SLICE_X28Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.709 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.709    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_35_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.807 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.807    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_30_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.905 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.905    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_25_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.003 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.003    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_20_n_0
    SLICE_X28Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.101 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.101    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_15_n_0
    SLICE_X28Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.199 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.199    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_10_n_0
    SLICE_X28Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.297 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.297    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_5_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.395 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.395    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_2_n_0
    SLICE_X28Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    11.544 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_1/CO[1]
                         net (fo=36, routed)          0.739    12.283    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[22]
    SLICE_X29Y93         LUT2 (Prop_lut2_I1_O)        0.275    12.558 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[21]_i_42/O
                         net (fo=1, routed)           0.000    12.558    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[21]_i_42_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    13.015 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    13.015    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_35_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.113 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    13.113    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_30_n_0
    SLICE_X29Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.211 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.211    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_25_n_0
    SLICE_X29Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.309 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.309    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_20_n_0
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.407 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.407    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_15_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.505 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.505    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_10_n_0
    SLICE_X29Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.603 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.001    13.604    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_5_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.702 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.702    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_2_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    13.851 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_1/CO[1]
                         net (fo=36, routed)          0.697    14.548    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[21]
    SLICE_X28Y98         LUT2 (Prop_lut2_I1_O)        0.275    14.823 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[20]_i_42/O
                         net (fo=1, routed)           0.000    14.823    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[20]_i_42_n_0
    SLICE_X28Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.280 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    15.280    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_35_n_0
    SLICE_X28Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.378 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.001    15.378    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_30_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.476 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    15.476    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_25_n_0
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.574 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.574    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_20_n_0
    SLICE_X28Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.672 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.672    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_15_n_0
    SLICE_X28Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.770 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.770    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_10_n_0
    SLICE_X28Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.868 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.868    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_5_n_0
    SLICE_X28Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.966 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.966    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_2_n_0
    SLICE_X28Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    16.115 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_1/CO[1]
                         net (fo=36, routed)          0.655    16.771    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[20]
    SLICE_X29Y103        LUT2 (Prop_lut2_I1_O)        0.275    17.046 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[19]_i_42/O
                         net (fo=1, routed)           0.000    17.046    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[19]_i_42_n_0
    SLICE_X29Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.503 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.503    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_35_n_0
    SLICE_X29Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.601 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    17.601    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_30_n_0
    SLICE_X29Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.699 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.699    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_25_n_0
    SLICE_X29Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.797 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.797    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_20_n_0
    SLICE_X29Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.895 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.895    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_15_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.993 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.993    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_10_n_0
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.091 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.091    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_5_n_0
    SLICE_X29Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.189 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.189    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_2_n_0
    SLICE_X29Y111        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    18.338 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_1/CO[1]
                         net (fo=37, routed)          0.653    18.991    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[19]
    SLICE_X28Y108        LUT2 (Prop_lut2_I1_O)        0.275    19.266 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[18]_i_43/O
                         net (fo=1, routed)           0.000    19.266    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[18]_i_43_n_0
    SLICE_X28Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    19.723 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.723    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_35_n_0
    SLICE_X28Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.821 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.821    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_30_n_0
    SLICE_X28Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.919 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.919    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_25_n_0
    SLICE_X28Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.017 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.017    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_20_n_0
    SLICE_X28Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.115 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.115    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_15_n_0
    SLICE_X28Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.213 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.213    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_10_n_0
    SLICE_X28Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.311 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.311    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_5_n_0
    SLICE_X28Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.409 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.409    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_2_n_0
    SLICE_X28Y116        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    20.558 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_1/CO[1]
                         net (fo=36, routed)          0.580    21.137    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[18]
    SLICE_X29Y113        LUT2 (Prop_lut2_I1_O)        0.275    21.412 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[17]_i_42/O
                         net (fo=1, routed)           0.000    21.412    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[17]_i_42_n_0
    SLICE_X29Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    21.869 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.869    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_35_n_0
    SLICE_X29Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.967 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.967    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_30_n_0
    SLICE_X29Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.065 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.065    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_25_n_0
    SLICE_X29Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.163 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.163    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_20_n_0
    SLICE_X29Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.261 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.261    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_15_n_0
    SLICE_X29Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.359 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.359    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_10_n_0
    SLICE_X29Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.457 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.457    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_5_n_0
    SLICE_X29Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.555 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.555    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_2_n_0
    SLICE_X29Y121        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    22.704 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_1/CO[1]
                         net (fo=37, routed)          0.705    23.410    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[17]
    SLICE_X28Y117        LUT2 (Prop_lut2_I1_O)        0.275    23.685 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[16]_i_43/O
                         net (fo=1, routed)           0.000    23.685    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[16]_i_43_n_0
    SLICE_X28Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    24.142 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.142    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_35_n_0
    SLICE_X28Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.240 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    24.240    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_30_n_0
    SLICE_X28Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.338 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.338    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_25_n_0
    SLICE_X28Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.436 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    24.436    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_20_n_0
    SLICE_X28Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.534 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.534    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_15_n_0
    SLICE_X28Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.632 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.632    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_10_n_0
    SLICE_X28Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.730 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.730    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_5_n_0
    SLICE_X28Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.828 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.008    24.836    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_2_n_0
    SLICE_X28Y125        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    24.985 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_1/CO[1]
                         net (fo=36, routed)          0.700    25.684    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[16]
    SLICE_X27Y120        LUT2 (Prop_lut2_I1_O)        0.275    25.959 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[15]_i_42/O
                         net (fo=1, routed)           0.000    25.959    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[15]_i_42_n_0
    SLICE_X27Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    26.416 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    26.416    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_35_n_0
    SLICE_X27Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.514 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    26.514    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_30_n_0
    SLICE_X27Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.612 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    26.612    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_25_n_0
    SLICE_X27Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.710 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    26.710    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_20_n_0
    SLICE_X27Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.808 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.008    26.816    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_15_n_0
    SLICE_X27Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.914 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.914    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_10_n_0
    SLICE_X27Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.012 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.012    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_5_n_0
    SLICE_X27Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.110 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.110    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_2_n_0
    SLICE_X27Y128        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    27.259 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.591    27.850    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[15]
    SLICE_X26Y125        LUT2 (Prop_lut2_I1_O)        0.275    28.125 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[14]_i_42/O
                         net (fo=1, routed)           0.000    28.125    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[14]_i_42_n_0
    SLICE_X26Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    28.569 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.569    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_35_n_0
    SLICE_X26Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    28.669 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    28.669    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_30_n_0
    SLICE_X26Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    28.769 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.769    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_25_n_0
    SLICE_X26Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    28.869 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.869    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_20_n_0
    SLICE_X26Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    28.969 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.969    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_15_n_0
    SLICE_X26Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.069 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.069    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_10_n_0
    SLICE_X26Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.169 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.169    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_5_n_0
    SLICE_X26Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.269 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.269    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_2_n_0
    SLICE_X26Y133        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    29.419 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.624    30.043    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[14]
    SLICE_X27Y129        LUT2 (Prop_lut2_I1_O)        0.277    30.320 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[13]_i_42/O
                         net (fo=1, routed)           0.000    30.320    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[13]_i_42_n_0
    SLICE_X27Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    30.777 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    30.777    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_35_n_0
    SLICE_X27Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.875 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    30.875    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_30_n_0
    SLICE_X27Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.973 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.973    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_25_n_0
    SLICE_X27Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.071 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.071    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_20_n_0
    SLICE_X27Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.169 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.169    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_15_n_0
    SLICE_X27Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.267 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.267    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_10_n_0
    SLICE_X27Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.365 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.365    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_5_n_0
    SLICE_X27Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.463 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.463    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_2_n_0
    SLICE_X27Y137        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    31.612 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.586    32.199    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[13]
    SLICE_X30Y135        LUT2 (Prop_lut2_I1_O)        0.275    32.474 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[12]_i_42/O
                         net (fo=1, routed)           0.000    32.474    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[12]_i_42_n_0
    SLICE_X30Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    32.918 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    32.918    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_35_n_0
    SLICE_X30Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.018 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.018    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_30_n_0
    SLICE_X30Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.118 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.118    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_25_n_0
    SLICE_X30Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.218 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    33.218    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_20_n_0
    SLICE_X30Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.318 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    33.318    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_15_n_0
    SLICE_X30Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.418 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    33.418    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_10_n_0
    SLICE_X30Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.518 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    33.518    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_5_n_0
    SLICE_X30Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.618 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.618    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_2_n_0
    SLICE_X30Y143        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    33.768 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_1/CO[1]
                         net (fo=37, routed)          0.838    34.605    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[12]
    SLICE_X26Y135        LUT2 (Prop_lut2_I1_O)        0.277    34.882 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[11]_i_43/O
                         net (fo=1, routed)           0.000    34.882    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[11]_i_43_n_0
    SLICE_X26Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    35.326 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    35.326    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_35_n_0
    SLICE_X26Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.426 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.426    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_30_n_0
    SLICE_X26Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.526 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    35.526    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_25_n_0
    SLICE_X26Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.626 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    35.626    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_20_n_0
    SLICE_X26Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.726 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.726    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_15_n_0
    SLICE_X26Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.826 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.826    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_10_n_0
    SLICE_X26Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.926 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.926    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_5_n_0
    SLICE_X26Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    36.026 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.026    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_2_n_0
    SLICE_X26Y143        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    36.176 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_1/CO[1]
                         net (fo=37, routed)          0.700    36.877    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[11]
    SLICE_X27Y138        LUT2 (Prop_lut2_I1_O)        0.277    37.154 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[10]_i_43/O
                         net (fo=1, routed)           0.000    37.154    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[10]_i_43_n_0
    SLICE_X27Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    37.611 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.611    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_35_n_0
    SLICE_X27Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.709 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.709    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_30_n_0
    SLICE_X27Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.807 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.807    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_25_n_0
    SLICE_X27Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.905 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    37.905    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_20_n_0
    SLICE_X27Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.003 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.003    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_15_n_0
    SLICE_X27Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.101 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    38.101    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_10_n_0
    SLICE_X27Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.199 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.199    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_5_n_0
    SLICE_X27Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.297 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.297    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_2_n_0
    SLICE_X27Y146        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    38.446 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_1/CO[1]
                         net (fo=37, routed)          0.846    39.291    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[10]
    SLICE_X28Y138        LUT2 (Prop_lut2_I1_O)        0.275    39.566 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[9]_i_43/O
                         net (fo=1, routed)           0.000    39.566    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[9]_i_43_n_0
    SLICE_X28Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    40.023 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    40.023    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_35_n_0
    SLICE_X28Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.121 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.121    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_30_n_0
    SLICE_X28Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.219 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.219    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_25_n_0
    SLICE_X28Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.317 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.317    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_20_n_0
    SLICE_X28Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.415 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.415    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_15_n_0
    SLICE_X28Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.513 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.513    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_10_n_0
    SLICE_X28Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.611 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.611    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_5_n_0
    SLICE_X28Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.709 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.709    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_2_n_0
    SLICE_X28Y146        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    40.858 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_1/CO[1]
                         net (fo=37, routed)          0.739    41.597    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[9]
    SLICE_X29Y138        LUT2 (Prop_lut2_I1_O)        0.275    41.872 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[8]_i_43/O
                         net (fo=1, routed)           0.000    41.872    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[8]_i_43_n_0
    SLICE_X29Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    42.329 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    42.329    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_35_n_0
    SLICE_X29Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.427 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    42.427    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_30_n_0
    SLICE_X29Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.525 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.525    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_25_n_0
    SLICE_X29Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.623 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.623    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_20_n_0
    SLICE_X29Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.721 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.721    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_15_n_0
    SLICE_X29Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.819 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    42.819    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_10_n_0
    SLICE_X29Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.917 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    42.917    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_5_n_0
    SLICE_X29Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.015 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.015    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_2_n_0
    SLICE_X29Y146        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    43.164 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_1/CO[1]
                         net (fo=36, routed)          0.765    43.929    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[8]
    SLICE_X31Y137        LUT2 (Prop_lut2_I1_O)        0.275    44.204 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[7]_i_42/O
                         net (fo=1, routed)           0.000    44.204    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[7]_i_42_n_0
    SLICE_X31Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    44.661 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    44.661    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_35_n_0
    SLICE_X31Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.759 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    44.759    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_30_n_0
    SLICE_X31Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.857 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.857    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_25_n_0
    SLICE_X31Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.955 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    44.955    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_20_n_0
    SLICE_X31Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.053 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    45.053    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_15_n_0
    SLICE_X31Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.151 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.151    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_10_n_0
    SLICE_X31Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.249 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.249    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_5_n_0
    SLICE_X31Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.347 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.347    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_2_n_0
    SLICE_X31Y145        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    45.496 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_1/CO[1]
                         net (fo=37, routed)          0.837    46.333    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[7]
    SLICE_X32Y140        LUT2 (Prop_lut2_I1_O)        0.275    46.608 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[6]_i_43/O
                         net (fo=1, routed)           0.000    46.608    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[6]_i_43_n_0
    SLICE_X32Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    47.052 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    47.052    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_35_n_0
    SLICE_X32Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.152 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    47.152    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_30_n_0
    SLICE_X32Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.252 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.252    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_25_n_0
    SLICE_X32Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.352 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.352    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_20_n_0
    SLICE_X32Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.452 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    47.452    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_15_n_0
    SLICE_X32Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.552 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.552    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_10_n_0
    SLICE_X32Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.652 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.652    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_5_n_0
    SLICE_X32Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.752 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.752    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_2_n_0
    SLICE_X32Y148        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    47.902 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_1/CO[1]
                         net (fo=37, routed)          0.730    48.631    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[6]
    SLICE_X33Y140        LUT2 (Prop_lut2_I1_O)        0.277    48.908 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[5]_i_43/O
                         net (fo=1, routed)           0.000    48.908    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[5]_i_43_n_0
    SLICE_X33Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    49.365 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    49.365    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[5]_i_35_n_0
    SLICE_X33Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.463 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.463    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[5]_i_30_n_0
    SLICE_X33Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.561 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.561    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[5]_i_25_n_0
    SLICE_X33Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.659 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.659    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[5]_i_20_n_0
    SLICE_X33Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.757 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.757    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[5]_i_15_n_0
    SLICE_X33Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.855 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.855    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[5]_i_10_n_0
    SLICE_X33Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.953 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.953    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[5]_i_5_n_0
    SLICE_X33Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.051 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    50.051    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[5]_i_2_n_0
    SLICE_X33Y148        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    50.200 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[5]_i_1/CO[1]
                         net (fo=37, routed)          0.860    51.061    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[5]
    SLICE_X35Y138        LUT2 (Prop_lut2_I1_O)        0.275    51.336 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[4]_i_43/O
                         net (fo=1, routed)           0.000    51.336    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[4]_i_43_n_0
    SLICE_X35Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    51.793 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    51.793    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[4]_i_35_n_0
    SLICE_X35Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    51.891 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.891    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[4]_i_30_n_0
    SLICE_X35Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    51.989 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    51.989    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[4]_i_25_n_0
    SLICE_X35Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.087 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    52.087    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[4]_i_20_n_0
    SLICE_X35Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.185 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    52.185    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[4]_i_15_n_0
    SLICE_X35Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.283 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.283    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[4]_i_10_n_0
    SLICE_X35Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.381 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.381    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[4]_i_5_n_0
    SLICE_X35Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.479 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.479    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[4]_i_2_n_0
    SLICE_X35Y146        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    52.628 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[4]_i_1/CO[1]
                         net (fo=37, routed)          0.856    53.484    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[4]
    SLICE_X36Y139        LUT2 (Prop_lut2_I1_O)        0.275    53.759 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[3]_i_43/O
                         net (fo=1, routed)           0.000    53.759    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[3]_i_43_n_0
    SLICE_X36Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    54.203 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.203    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[3]_i_35_n_0
    SLICE_X36Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    54.303 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.303    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[3]_i_30_n_0
    SLICE_X36Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    54.403 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.403    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[3]_i_25_n_0
    SLICE_X36Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    54.503 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.503    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[3]_i_20_n_0
    SLICE_X36Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    54.603 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.603    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[3]_i_15_n_0
    SLICE_X36Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    54.703 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    54.703    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[3]_i_10_n_0
    SLICE_X36Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    54.803 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    54.803    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[3]_i_5_n_0
    SLICE_X36Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    54.903 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    54.903    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[3]_i_2_n_0
    SLICE_X36Y147        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    55.053 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[3]_i_1/CO[1]
                         net (fo=37, routed)          0.733    55.786    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[3]
    SLICE_X37Y139        LUT2 (Prop_lut2_I1_O)        0.277    56.063 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[2]_i_43/O
                         net (fo=1, routed)           0.000    56.063    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[2]_i_43_n_0
    SLICE_X37Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    56.520 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    56.520    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[2]_i_35_n_0
    SLICE_X37Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    56.618 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000    56.618    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[2]_i_30_n_0
    SLICE_X37Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    56.716 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    56.716    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[2]_i_25_n_0
    SLICE_X37Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    56.814 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    56.814    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[2]_i_20_n_0
    SLICE_X37Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    56.912 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.912    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[2]_i_15_n_0
    SLICE_X37Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    57.010 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    57.010    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[2]_i_10_n_0
    SLICE_X37Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    57.108 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.108    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[2]_i_5_n_0
    SLICE_X37Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    57.206 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.206    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[2]_i_2_n_0
    SLICE_X37Y147        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    57.355 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[2]_i_1/CO[1]
                         net (fo=37, routed)          0.816    58.171    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[2]
    SLICE_X38Y139        LUT2 (Prop_lut2_I1_O)        0.275    58.446 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[1]_i_43/O
                         net (fo=1, routed)           0.000    58.446    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[1]_i_43_n_0
    SLICE_X38Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    58.890 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    58.890    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[1]_i_35_n_0
    SLICE_X38Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    58.990 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    58.990    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[1]_i_30_n_0
    SLICE_X38Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    59.090 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    59.090    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[1]_i_25_n_0
    SLICE_X38Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    59.190 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    59.190    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[1]_i_20_n_0
    SLICE_X38Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    59.290 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    59.290    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[1]_i_15_n_0
    SLICE_X38Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    59.390 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    59.390    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[1]_i_10_n_0
    SLICE_X38Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    59.490 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    59.490    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[1]_i_5_n_0
    SLICE_X38Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    59.590 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    59.590    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[1]_i_2_n_0
    SLICE_X38Y147        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    59.740 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[1]_i_1/CO[1]
                         net (fo=37, routed)          0.768    60.508    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[1]
    SLICE_X40Y141        LUT3 (Prop_lut3_I0_O)        0.277    60.785 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[0]_i_42/O
                         net (fo=1, routed)           0.000    60.785    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[0]_i_42_n_0
    SLICE_X40Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    61.242 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    61.242    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[0]_i_34_n_0
    SLICE_X40Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.340 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000    61.340    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[0]_i_29_n_0
    SLICE_X40Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.438 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    61.438    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[0]_i_24_n_0
    SLICE_X40Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.536 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    61.536    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[0]_i_19_n_0
    SLICE_X40Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.634 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    61.634    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[0]_i_14_n_0
    SLICE_X40Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.732 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    61.732    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[0]_i_9_n_0
    SLICE_X40Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.830 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    61.830    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[0]_i_4_n_0
    SLICE_X40Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.928 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    61.928    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[0]_i_2_n_0
    SLICE_X40Y149        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    62.144 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[0]_i_1/CO[0]
                         net (fo=1, routed)           0.000    62.144    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[0]
    SLICE_X40Y149        FDCE                                         r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=995, routed)         1.390    22.372    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/s00_axi_aclk
    SLICE_X40Y149        FDCE                                         r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[0]/C
                         clock pessimism              0.109    22.481    
                         clock uncertainty           -0.302    22.179    
    SLICE_X40Y149        FDCE (Setup_fdce_C_D)        0.046    22.225    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[0]
  -------------------------------------------------------------------
                         required time                         22.225    
                         arrival time                         -62.144    
  -------------------------------------------------------------------
                         slack                                -39.920    

Slack (VIOLATED) :        -37.495ns  (required time - arrival time)
  Source:                 top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/fre_status_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        57.245ns  (logic 39.183ns (68.448%)  route 18.062ns (31.552%))
  Logic Levels:           248  (CARRY4=223 LUT1=1 LUT2=22 LUT3=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.373ns = ( 22.373 - 20.000 ) 
    Source Clock Delay      (SCD):    2.495ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=995, routed)         1.416     2.495    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/s00_axi_aclk
    SLICE_X31Y78         FDCE                                         r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/fre_status_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDCE (Prop_fdce_C_Q)         0.379     2.874 f  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/fre_status_reg[1]/Q
                         net (fo=27, routed)          0.340     3.214    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/fre_status[1]
    SLICE_X31Y77         LUT1 (Prop_lut1_I0_O)        0.105     3.319 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[25]_i_72/O
                         net (fo=1, routed)           0.000     3.319    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[25]_i_72_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.776 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_57/CO[3]
                         net (fo=1, routed)           0.000     3.776    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_57_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.874 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_48/CO[3]
                         net (fo=1, routed)           0.000     3.874    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_48_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.972 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_39/CO[3]
                         net (fo=1, routed)           0.000     3.972    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_39_n_0
    SLICE_X31Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.070 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.070    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_30_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.168 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.168    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_21_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.266 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.266    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_12_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.364 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.364    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_3_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.462 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.462    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_2_n_0
    SLICE_X31Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     4.678 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_1/CO[0]
                         net (fo=37, routed)          1.026     5.704    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[25]
    SLICE_X30Y79         LUT3 (Prop_lut3_I0_O)        0.309     6.013 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[24]_i_36/O
                         net (fo=1, routed)           0.000     6.013    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[24]_i_36_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     6.327 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000     6.327    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_30_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.427 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000     6.427    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_25_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.527 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.527    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_20_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.627 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.627    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_15_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.727 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.727    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_10_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.827 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.827    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_5_n_0
    SLICE_X30Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.927 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.927    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_2_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150     7.077 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_1/CO[1]
                         net (fo=36, routed)          0.721     7.797    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[24]
    SLICE_X29Y84         LUT3 (Prop_lut3_I0_O)        0.277     8.074 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[23]_i_38/O
                         net (fo=1, routed)           0.000     8.074    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[23]_i_38_n_0
    SLICE_X29Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.531 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.531    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_30_n_0
    SLICE_X29Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.629 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.629    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_25_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.727 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.727    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_20_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.825 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.825    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_15_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.923 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.923    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_10_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.021 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.021    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_5_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.119 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.119    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_2_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149     9.268 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_1/CO[1]
                         net (fo=36, routed)          0.708     9.977    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[23]
    SLICE_X28Y88         LUT2 (Prop_lut2_I1_O)        0.275    10.252 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[22]_i_42/O
                         net (fo=1, routed)           0.000    10.252    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[22]_i_42_n_0
    SLICE_X28Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.709 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.709    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_35_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.807 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.807    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_30_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.905 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.905    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_25_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.003 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.003    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_20_n_0
    SLICE_X28Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.101 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.101    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_15_n_0
    SLICE_X28Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.199 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.199    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_10_n_0
    SLICE_X28Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.297 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.297    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_5_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.395 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.395    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_2_n_0
    SLICE_X28Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    11.544 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_1/CO[1]
                         net (fo=36, routed)          0.739    12.283    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[22]
    SLICE_X29Y93         LUT2 (Prop_lut2_I1_O)        0.275    12.558 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[21]_i_42/O
                         net (fo=1, routed)           0.000    12.558    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[21]_i_42_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    13.015 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    13.015    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_35_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.113 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    13.113    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_30_n_0
    SLICE_X29Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.211 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.211    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_25_n_0
    SLICE_X29Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.309 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.309    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_20_n_0
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.407 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.407    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_15_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.505 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.505    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_10_n_0
    SLICE_X29Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.603 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.001    13.604    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_5_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.702 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.702    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_2_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    13.851 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_1/CO[1]
                         net (fo=36, routed)          0.697    14.548    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[21]
    SLICE_X28Y98         LUT2 (Prop_lut2_I1_O)        0.275    14.823 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[20]_i_42/O
                         net (fo=1, routed)           0.000    14.823    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[20]_i_42_n_0
    SLICE_X28Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.280 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    15.280    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_35_n_0
    SLICE_X28Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.378 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.001    15.378    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_30_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.476 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    15.476    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_25_n_0
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.574 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.574    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_20_n_0
    SLICE_X28Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.672 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.672    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_15_n_0
    SLICE_X28Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.770 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.770    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_10_n_0
    SLICE_X28Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.868 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.868    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_5_n_0
    SLICE_X28Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.966 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.966    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_2_n_0
    SLICE_X28Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    16.115 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_1/CO[1]
                         net (fo=36, routed)          0.655    16.771    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[20]
    SLICE_X29Y103        LUT2 (Prop_lut2_I1_O)        0.275    17.046 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[19]_i_42/O
                         net (fo=1, routed)           0.000    17.046    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[19]_i_42_n_0
    SLICE_X29Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.503 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.503    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_35_n_0
    SLICE_X29Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.601 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    17.601    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_30_n_0
    SLICE_X29Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.699 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.699    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_25_n_0
    SLICE_X29Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.797 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.797    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_20_n_0
    SLICE_X29Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.895 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.895    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_15_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.993 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.993    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_10_n_0
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.091 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.091    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_5_n_0
    SLICE_X29Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.189 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.189    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_2_n_0
    SLICE_X29Y111        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    18.338 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_1/CO[1]
                         net (fo=37, routed)          0.653    18.991    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[19]
    SLICE_X28Y108        LUT2 (Prop_lut2_I1_O)        0.275    19.266 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[18]_i_43/O
                         net (fo=1, routed)           0.000    19.266    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[18]_i_43_n_0
    SLICE_X28Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    19.723 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.723    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_35_n_0
    SLICE_X28Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.821 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.821    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_30_n_0
    SLICE_X28Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.919 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.919    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_25_n_0
    SLICE_X28Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.017 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.017    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_20_n_0
    SLICE_X28Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.115 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.115    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_15_n_0
    SLICE_X28Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.213 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.213    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_10_n_0
    SLICE_X28Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.311 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.311    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_5_n_0
    SLICE_X28Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.409 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.409    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_2_n_0
    SLICE_X28Y116        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    20.558 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_1/CO[1]
                         net (fo=36, routed)          0.580    21.137    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[18]
    SLICE_X29Y113        LUT2 (Prop_lut2_I1_O)        0.275    21.412 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[17]_i_42/O
                         net (fo=1, routed)           0.000    21.412    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[17]_i_42_n_0
    SLICE_X29Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    21.869 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.869    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_35_n_0
    SLICE_X29Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.967 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.967    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_30_n_0
    SLICE_X29Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.065 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.065    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_25_n_0
    SLICE_X29Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.163 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.163    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_20_n_0
    SLICE_X29Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.261 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.261    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_15_n_0
    SLICE_X29Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.359 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.359    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_10_n_0
    SLICE_X29Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.457 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.457    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_5_n_0
    SLICE_X29Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.555 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.555    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_2_n_0
    SLICE_X29Y121        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    22.704 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_1/CO[1]
                         net (fo=37, routed)          0.705    23.410    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[17]
    SLICE_X28Y117        LUT2 (Prop_lut2_I1_O)        0.275    23.685 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[16]_i_43/O
                         net (fo=1, routed)           0.000    23.685    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[16]_i_43_n_0
    SLICE_X28Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    24.142 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.142    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_35_n_0
    SLICE_X28Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.240 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    24.240    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_30_n_0
    SLICE_X28Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.338 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.338    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_25_n_0
    SLICE_X28Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.436 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    24.436    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_20_n_0
    SLICE_X28Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.534 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.534    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_15_n_0
    SLICE_X28Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.632 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.632    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_10_n_0
    SLICE_X28Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.730 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.730    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_5_n_0
    SLICE_X28Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.828 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.008    24.836    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_2_n_0
    SLICE_X28Y125        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    24.985 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_1/CO[1]
                         net (fo=36, routed)          0.700    25.684    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[16]
    SLICE_X27Y120        LUT2 (Prop_lut2_I1_O)        0.275    25.959 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[15]_i_42/O
                         net (fo=1, routed)           0.000    25.959    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[15]_i_42_n_0
    SLICE_X27Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    26.416 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    26.416    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_35_n_0
    SLICE_X27Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.514 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    26.514    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_30_n_0
    SLICE_X27Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.612 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    26.612    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_25_n_0
    SLICE_X27Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.710 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    26.710    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_20_n_0
    SLICE_X27Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.808 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.008    26.816    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_15_n_0
    SLICE_X27Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.914 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.914    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_10_n_0
    SLICE_X27Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.012 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.012    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_5_n_0
    SLICE_X27Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.110 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.110    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_2_n_0
    SLICE_X27Y128        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    27.259 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.591    27.850    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[15]
    SLICE_X26Y125        LUT2 (Prop_lut2_I1_O)        0.275    28.125 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[14]_i_42/O
                         net (fo=1, routed)           0.000    28.125    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[14]_i_42_n_0
    SLICE_X26Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    28.569 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.569    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_35_n_0
    SLICE_X26Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    28.669 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    28.669    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_30_n_0
    SLICE_X26Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    28.769 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.769    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_25_n_0
    SLICE_X26Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    28.869 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.869    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_20_n_0
    SLICE_X26Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    28.969 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.969    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_15_n_0
    SLICE_X26Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.069 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.069    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_10_n_0
    SLICE_X26Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.169 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.169    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_5_n_0
    SLICE_X26Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.269 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.269    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_2_n_0
    SLICE_X26Y133        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    29.419 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.624    30.043    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[14]
    SLICE_X27Y129        LUT2 (Prop_lut2_I1_O)        0.277    30.320 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[13]_i_42/O
                         net (fo=1, routed)           0.000    30.320    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[13]_i_42_n_0
    SLICE_X27Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    30.777 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    30.777    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_35_n_0
    SLICE_X27Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.875 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    30.875    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_30_n_0
    SLICE_X27Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.973 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.973    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_25_n_0
    SLICE_X27Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.071 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.071    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_20_n_0
    SLICE_X27Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.169 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.169    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_15_n_0
    SLICE_X27Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.267 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.267    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_10_n_0
    SLICE_X27Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.365 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.365    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_5_n_0
    SLICE_X27Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.463 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.463    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_2_n_0
    SLICE_X27Y137        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    31.612 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.586    32.199    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[13]
    SLICE_X30Y135        LUT2 (Prop_lut2_I1_O)        0.275    32.474 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[12]_i_42/O
                         net (fo=1, routed)           0.000    32.474    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[12]_i_42_n_0
    SLICE_X30Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    32.918 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    32.918    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_35_n_0
    SLICE_X30Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.018 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.018    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_30_n_0
    SLICE_X30Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.118 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.118    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_25_n_0
    SLICE_X30Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.218 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    33.218    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_20_n_0
    SLICE_X30Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.318 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    33.318    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_15_n_0
    SLICE_X30Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.418 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    33.418    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_10_n_0
    SLICE_X30Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.518 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    33.518    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_5_n_0
    SLICE_X30Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.618 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.618    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_2_n_0
    SLICE_X30Y143        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    33.768 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_1/CO[1]
                         net (fo=37, routed)          0.838    34.605    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[12]
    SLICE_X26Y135        LUT2 (Prop_lut2_I1_O)        0.277    34.882 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[11]_i_43/O
                         net (fo=1, routed)           0.000    34.882    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[11]_i_43_n_0
    SLICE_X26Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    35.326 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    35.326    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_35_n_0
    SLICE_X26Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.426 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.426    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_30_n_0
    SLICE_X26Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.526 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    35.526    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_25_n_0
    SLICE_X26Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.626 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    35.626    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_20_n_0
    SLICE_X26Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.726 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.726    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_15_n_0
    SLICE_X26Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.826 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.826    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_10_n_0
    SLICE_X26Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.926 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.926    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_5_n_0
    SLICE_X26Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    36.026 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.026    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_2_n_0
    SLICE_X26Y143        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    36.176 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_1/CO[1]
                         net (fo=37, routed)          0.700    36.877    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[11]
    SLICE_X27Y138        LUT2 (Prop_lut2_I1_O)        0.277    37.154 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[10]_i_43/O
                         net (fo=1, routed)           0.000    37.154    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[10]_i_43_n_0
    SLICE_X27Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    37.611 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.611    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_35_n_0
    SLICE_X27Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.709 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.709    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_30_n_0
    SLICE_X27Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.807 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.807    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_25_n_0
    SLICE_X27Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.905 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    37.905    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_20_n_0
    SLICE_X27Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.003 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.003    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_15_n_0
    SLICE_X27Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.101 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    38.101    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_10_n_0
    SLICE_X27Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.199 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.199    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_5_n_0
    SLICE_X27Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.297 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.297    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_2_n_0
    SLICE_X27Y146        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    38.446 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_1/CO[1]
                         net (fo=37, routed)          0.846    39.291    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[10]
    SLICE_X28Y138        LUT2 (Prop_lut2_I1_O)        0.275    39.566 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[9]_i_43/O
                         net (fo=1, routed)           0.000    39.566    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[9]_i_43_n_0
    SLICE_X28Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    40.023 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    40.023    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_35_n_0
    SLICE_X28Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.121 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.121    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_30_n_0
    SLICE_X28Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.219 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.219    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_25_n_0
    SLICE_X28Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.317 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.317    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_20_n_0
    SLICE_X28Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.415 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.415    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_15_n_0
    SLICE_X28Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.513 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.513    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_10_n_0
    SLICE_X28Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.611 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.611    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_5_n_0
    SLICE_X28Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.709 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.709    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_2_n_0
    SLICE_X28Y146        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    40.858 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_1/CO[1]
                         net (fo=37, routed)          0.739    41.597    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[9]
    SLICE_X29Y138        LUT2 (Prop_lut2_I1_O)        0.275    41.872 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[8]_i_43/O
                         net (fo=1, routed)           0.000    41.872    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[8]_i_43_n_0
    SLICE_X29Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    42.329 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    42.329    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_35_n_0
    SLICE_X29Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.427 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    42.427    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_30_n_0
    SLICE_X29Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.525 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.525    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_25_n_0
    SLICE_X29Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.623 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.623    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_20_n_0
    SLICE_X29Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.721 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.721    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_15_n_0
    SLICE_X29Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.819 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    42.819    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_10_n_0
    SLICE_X29Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.917 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    42.917    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_5_n_0
    SLICE_X29Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.015 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.015    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_2_n_0
    SLICE_X29Y146        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    43.164 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_1/CO[1]
                         net (fo=36, routed)          0.765    43.929    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[8]
    SLICE_X31Y137        LUT2 (Prop_lut2_I1_O)        0.275    44.204 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[7]_i_42/O
                         net (fo=1, routed)           0.000    44.204    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[7]_i_42_n_0
    SLICE_X31Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    44.661 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    44.661    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_35_n_0
    SLICE_X31Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.759 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    44.759    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_30_n_0
    SLICE_X31Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.857 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.857    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_25_n_0
    SLICE_X31Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.955 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    44.955    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_20_n_0
    SLICE_X31Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.053 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    45.053    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_15_n_0
    SLICE_X31Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.151 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.151    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_10_n_0
    SLICE_X31Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.249 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.249    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_5_n_0
    SLICE_X31Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.347 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.347    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_2_n_0
    SLICE_X31Y145        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    45.496 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_1/CO[1]
                         net (fo=37, routed)          0.837    46.333    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[7]
    SLICE_X32Y140        LUT2 (Prop_lut2_I1_O)        0.275    46.608 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[6]_i_43/O
                         net (fo=1, routed)           0.000    46.608    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[6]_i_43_n_0
    SLICE_X32Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    47.052 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    47.052    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_35_n_0
    SLICE_X32Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.152 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    47.152    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_30_n_0
    SLICE_X32Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.252 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.252    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_25_n_0
    SLICE_X32Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.352 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.352    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_20_n_0
    SLICE_X32Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.452 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    47.452    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_15_n_0
    SLICE_X32Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.552 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.552    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_10_n_0
    SLICE_X32Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.652 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.652    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_5_n_0
    SLICE_X32Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.752 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.752    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_2_n_0
    SLICE_X32Y148        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    47.902 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_1/CO[1]
                         net (fo=37, routed)          0.730    48.631    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[6]
    SLICE_X33Y140        LUT2 (Prop_lut2_I1_O)        0.277    48.908 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[5]_i_43/O
                         net (fo=1, routed)           0.000    48.908    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[5]_i_43_n_0
    SLICE_X33Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    49.365 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    49.365    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[5]_i_35_n_0
    SLICE_X33Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.463 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.463    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[5]_i_30_n_0
    SLICE_X33Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.561 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.561    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[5]_i_25_n_0
    SLICE_X33Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.659 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.659    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[5]_i_20_n_0
    SLICE_X33Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.757 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.757    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[5]_i_15_n_0
    SLICE_X33Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.855 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.855    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[5]_i_10_n_0
    SLICE_X33Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.953 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.953    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[5]_i_5_n_0
    SLICE_X33Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.051 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    50.051    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[5]_i_2_n_0
    SLICE_X33Y148        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    50.200 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[5]_i_1/CO[1]
                         net (fo=37, routed)          0.860    51.061    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[5]
    SLICE_X35Y138        LUT2 (Prop_lut2_I1_O)        0.275    51.336 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[4]_i_43/O
                         net (fo=1, routed)           0.000    51.336    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[4]_i_43_n_0
    SLICE_X35Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    51.793 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    51.793    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[4]_i_35_n_0
    SLICE_X35Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    51.891 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.891    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[4]_i_30_n_0
    SLICE_X35Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    51.989 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    51.989    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[4]_i_25_n_0
    SLICE_X35Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.087 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    52.087    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[4]_i_20_n_0
    SLICE_X35Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.185 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    52.185    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[4]_i_15_n_0
    SLICE_X35Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.283 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.283    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[4]_i_10_n_0
    SLICE_X35Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.381 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.381    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[4]_i_5_n_0
    SLICE_X35Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.479 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.479    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[4]_i_2_n_0
    SLICE_X35Y146        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    52.628 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[4]_i_1/CO[1]
                         net (fo=37, routed)          0.856    53.484    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[4]
    SLICE_X36Y139        LUT2 (Prop_lut2_I1_O)        0.275    53.759 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[3]_i_43/O
                         net (fo=1, routed)           0.000    53.759    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[3]_i_43_n_0
    SLICE_X36Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    54.203 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.203    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[3]_i_35_n_0
    SLICE_X36Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    54.303 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.303    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[3]_i_30_n_0
    SLICE_X36Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    54.403 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.403    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[3]_i_25_n_0
    SLICE_X36Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    54.503 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.503    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[3]_i_20_n_0
    SLICE_X36Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    54.603 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.603    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[3]_i_15_n_0
    SLICE_X36Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    54.703 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    54.703    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[3]_i_10_n_0
    SLICE_X36Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    54.803 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    54.803    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[3]_i_5_n_0
    SLICE_X36Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    54.903 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    54.903    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[3]_i_2_n_0
    SLICE_X36Y147        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    55.053 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[3]_i_1/CO[1]
                         net (fo=37, routed)          0.733    55.786    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[3]
    SLICE_X37Y139        LUT2 (Prop_lut2_I1_O)        0.277    56.063 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[2]_i_43/O
                         net (fo=1, routed)           0.000    56.063    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[2]_i_43_n_0
    SLICE_X37Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    56.520 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    56.520    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[2]_i_35_n_0
    SLICE_X37Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    56.618 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000    56.618    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[2]_i_30_n_0
    SLICE_X37Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    56.716 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    56.716    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[2]_i_25_n_0
    SLICE_X37Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    56.814 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    56.814    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[2]_i_20_n_0
    SLICE_X37Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    56.912 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.912    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[2]_i_15_n_0
    SLICE_X37Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    57.010 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    57.010    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[2]_i_10_n_0
    SLICE_X37Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    57.108 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.108    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[2]_i_5_n_0
    SLICE_X37Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    57.206 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.206    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[2]_i_2_n_0
    SLICE_X37Y147        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    57.355 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[2]_i_1/CO[1]
                         net (fo=37, routed)          0.816    58.171    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[2]
    SLICE_X38Y139        LUT2 (Prop_lut2_I1_O)        0.275    58.446 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[1]_i_43/O
                         net (fo=1, routed)           0.000    58.446    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[1]_i_43_n_0
    SLICE_X38Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    58.890 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    58.890    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[1]_i_35_n_0
    SLICE_X38Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    58.990 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    58.990    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[1]_i_30_n_0
    SLICE_X38Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    59.090 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    59.090    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[1]_i_25_n_0
    SLICE_X38Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    59.190 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    59.190    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[1]_i_20_n_0
    SLICE_X38Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    59.290 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    59.290    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[1]_i_15_n_0
    SLICE_X38Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    59.390 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    59.390    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[1]_i_10_n_0
    SLICE_X38Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    59.490 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    59.490    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[1]_i_5_n_0
    SLICE_X38Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    59.590 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    59.590    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[1]_i_2_n_0
    SLICE_X38Y147        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    59.740 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[1]_i_1/CO[1]
                         net (fo=37, routed)          0.000    59.740    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[1]
    SLICE_X38Y147        FDCE                                         r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=995, routed)         1.391    22.373    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/s00_axi_aclk
    SLICE_X38Y147        FDCE                                         r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[1]/C
                         clock pessimism              0.109    22.482    
                         clock uncertainty           -0.302    22.180    
    SLICE_X38Y147        FDCE (Setup_fdce_C_D)        0.065    22.245    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[1]
  -------------------------------------------------------------------
                         required time                         22.245    
                         arrival time                         -59.740    
  -------------------------------------------------------------------
                         slack                                -37.495    

Slack (VIOLATED) :        -35.153ns  (required time - arrival time)
  Source:                 top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/fre_status_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        54.860ns  (logic 37.614ns (68.564%)  route 17.246ns (31.436%))
  Logic Levels:           238  (CARRY4=214 LUT1=1 LUT2=21 LUT3=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.373ns = ( 22.373 - 20.000 ) 
    Source Clock Delay      (SCD):    2.495ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=995, routed)         1.416     2.495    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/s00_axi_aclk
    SLICE_X31Y78         FDCE                                         r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/fre_status_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDCE (Prop_fdce_C_Q)         0.379     2.874 f  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/fre_status_reg[1]/Q
                         net (fo=27, routed)          0.340     3.214    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/fre_status[1]
    SLICE_X31Y77         LUT1 (Prop_lut1_I0_O)        0.105     3.319 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[25]_i_72/O
                         net (fo=1, routed)           0.000     3.319    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[25]_i_72_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.776 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_57/CO[3]
                         net (fo=1, routed)           0.000     3.776    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_57_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.874 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_48/CO[3]
                         net (fo=1, routed)           0.000     3.874    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_48_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.972 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_39/CO[3]
                         net (fo=1, routed)           0.000     3.972    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_39_n_0
    SLICE_X31Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.070 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.070    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_30_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.168 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.168    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_21_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.266 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.266    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_12_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.364 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.364    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_3_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.462 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.462    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_2_n_0
    SLICE_X31Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     4.678 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_1/CO[0]
                         net (fo=37, routed)          1.026     5.704    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[25]
    SLICE_X30Y79         LUT3 (Prop_lut3_I0_O)        0.309     6.013 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[24]_i_36/O
                         net (fo=1, routed)           0.000     6.013    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[24]_i_36_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     6.327 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000     6.327    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_30_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.427 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000     6.427    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_25_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.527 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.527    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_20_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.627 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.627    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_15_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.727 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.727    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_10_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.827 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.827    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_5_n_0
    SLICE_X30Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.927 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.927    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_2_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150     7.077 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_1/CO[1]
                         net (fo=36, routed)          0.721     7.797    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[24]
    SLICE_X29Y84         LUT3 (Prop_lut3_I0_O)        0.277     8.074 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[23]_i_38/O
                         net (fo=1, routed)           0.000     8.074    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[23]_i_38_n_0
    SLICE_X29Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.531 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.531    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_30_n_0
    SLICE_X29Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.629 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.629    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_25_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.727 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.727    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_20_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.825 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.825    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_15_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.923 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.923    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_10_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.021 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.021    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_5_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.119 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.119    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_2_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149     9.268 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_1/CO[1]
                         net (fo=36, routed)          0.708     9.977    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[23]
    SLICE_X28Y88         LUT2 (Prop_lut2_I1_O)        0.275    10.252 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[22]_i_42/O
                         net (fo=1, routed)           0.000    10.252    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[22]_i_42_n_0
    SLICE_X28Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.709 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.709    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_35_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.807 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.807    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_30_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.905 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.905    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_25_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.003 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.003    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_20_n_0
    SLICE_X28Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.101 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.101    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_15_n_0
    SLICE_X28Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.199 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.199    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_10_n_0
    SLICE_X28Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.297 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.297    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_5_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.395 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.395    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_2_n_0
    SLICE_X28Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    11.544 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_1/CO[1]
                         net (fo=36, routed)          0.739    12.283    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[22]
    SLICE_X29Y93         LUT2 (Prop_lut2_I1_O)        0.275    12.558 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[21]_i_42/O
                         net (fo=1, routed)           0.000    12.558    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[21]_i_42_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    13.015 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    13.015    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_35_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.113 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    13.113    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_30_n_0
    SLICE_X29Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.211 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.211    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_25_n_0
    SLICE_X29Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.309 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.309    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_20_n_0
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.407 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.407    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_15_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.505 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.505    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_10_n_0
    SLICE_X29Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.603 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.001    13.604    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_5_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.702 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.702    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_2_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    13.851 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_1/CO[1]
                         net (fo=36, routed)          0.697    14.548    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[21]
    SLICE_X28Y98         LUT2 (Prop_lut2_I1_O)        0.275    14.823 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[20]_i_42/O
                         net (fo=1, routed)           0.000    14.823    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[20]_i_42_n_0
    SLICE_X28Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.280 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    15.280    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_35_n_0
    SLICE_X28Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.378 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.001    15.378    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_30_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.476 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    15.476    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_25_n_0
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.574 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.574    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_20_n_0
    SLICE_X28Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.672 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.672    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_15_n_0
    SLICE_X28Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.770 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.770    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_10_n_0
    SLICE_X28Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.868 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.868    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_5_n_0
    SLICE_X28Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.966 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.966    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_2_n_0
    SLICE_X28Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    16.115 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_1/CO[1]
                         net (fo=36, routed)          0.655    16.771    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[20]
    SLICE_X29Y103        LUT2 (Prop_lut2_I1_O)        0.275    17.046 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[19]_i_42/O
                         net (fo=1, routed)           0.000    17.046    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[19]_i_42_n_0
    SLICE_X29Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.503 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.503    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_35_n_0
    SLICE_X29Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.601 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    17.601    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_30_n_0
    SLICE_X29Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.699 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.699    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_25_n_0
    SLICE_X29Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.797 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.797    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_20_n_0
    SLICE_X29Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.895 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.895    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_15_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.993 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.993    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_10_n_0
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.091 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.091    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_5_n_0
    SLICE_X29Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.189 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.189    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_2_n_0
    SLICE_X29Y111        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    18.338 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_1/CO[1]
                         net (fo=37, routed)          0.653    18.991    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[19]
    SLICE_X28Y108        LUT2 (Prop_lut2_I1_O)        0.275    19.266 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[18]_i_43/O
                         net (fo=1, routed)           0.000    19.266    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[18]_i_43_n_0
    SLICE_X28Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    19.723 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.723    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_35_n_0
    SLICE_X28Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.821 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.821    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_30_n_0
    SLICE_X28Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.919 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.919    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_25_n_0
    SLICE_X28Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.017 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.017    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_20_n_0
    SLICE_X28Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.115 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.115    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_15_n_0
    SLICE_X28Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.213 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.213    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_10_n_0
    SLICE_X28Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.311 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.311    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_5_n_0
    SLICE_X28Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.409 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.409    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_2_n_0
    SLICE_X28Y116        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    20.558 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_1/CO[1]
                         net (fo=36, routed)          0.580    21.137    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[18]
    SLICE_X29Y113        LUT2 (Prop_lut2_I1_O)        0.275    21.412 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[17]_i_42/O
                         net (fo=1, routed)           0.000    21.412    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[17]_i_42_n_0
    SLICE_X29Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    21.869 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.869    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_35_n_0
    SLICE_X29Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.967 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.967    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_30_n_0
    SLICE_X29Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.065 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.065    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_25_n_0
    SLICE_X29Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.163 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.163    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_20_n_0
    SLICE_X29Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.261 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.261    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_15_n_0
    SLICE_X29Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.359 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.359    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_10_n_0
    SLICE_X29Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.457 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.457    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_5_n_0
    SLICE_X29Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.555 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.555    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_2_n_0
    SLICE_X29Y121        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    22.704 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_1/CO[1]
                         net (fo=37, routed)          0.705    23.410    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[17]
    SLICE_X28Y117        LUT2 (Prop_lut2_I1_O)        0.275    23.685 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[16]_i_43/O
                         net (fo=1, routed)           0.000    23.685    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[16]_i_43_n_0
    SLICE_X28Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    24.142 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.142    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_35_n_0
    SLICE_X28Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.240 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    24.240    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_30_n_0
    SLICE_X28Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.338 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.338    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_25_n_0
    SLICE_X28Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.436 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    24.436    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_20_n_0
    SLICE_X28Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.534 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.534    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_15_n_0
    SLICE_X28Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.632 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.632    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_10_n_0
    SLICE_X28Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.730 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.730    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_5_n_0
    SLICE_X28Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.828 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.008    24.836    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_2_n_0
    SLICE_X28Y125        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    24.985 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_1/CO[1]
                         net (fo=36, routed)          0.700    25.684    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[16]
    SLICE_X27Y120        LUT2 (Prop_lut2_I1_O)        0.275    25.959 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[15]_i_42/O
                         net (fo=1, routed)           0.000    25.959    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[15]_i_42_n_0
    SLICE_X27Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    26.416 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    26.416    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_35_n_0
    SLICE_X27Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.514 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    26.514    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_30_n_0
    SLICE_X27Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.612 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    26.612    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_25_n_0
    SLICE_X27Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.710 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    26.710    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_20_n_0
    SLICE_X27Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.808 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.008    26.816    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_15_n_0
    SLICE_X27Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.914 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.914    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_10_n_0
    SLICE_X27Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.012 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.012    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_5_n_0
    SLICE_X27Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.110 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.110    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_2_n_0
    SLICE_X27Y128        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    27.259 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.591    27.850    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[15]
    SLICE_X26Y125        LUT2 (Prop_lut2_I1_O)        0.275    28.125 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[14]_i_42/O
                         net (fo=1, routed)           0.000    28.125    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[14]_i_42_n_0
    SLICE_X26Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    28.569 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.569    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_35_n_0
    SLICE_X26Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    28.669 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    28.669    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_30_n_0
    SLICE_X26Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    28.769 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.769    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_25_n_0
    SLICE_X26Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    28.869 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.869    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_20_n_0
    SLICE_X26Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    28.969 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.969    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_15_n_0
    SLICE_X26Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.069 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.069    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_10_n_0
    SLICE_X26Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.169 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.169    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_5_n_0
    SLICE_X26Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.269 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.269    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_2_n_0
    SLICE_X26Y133        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    29.419 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.624    30.043    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[14]
    SLICE_X27Y129        LUT2 (Prop_lut2_I1_O)        0.277    30.320 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[13]_i_42/O
                         net (fo=1, routed)           0.000    30.320    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[13]_i_42_n_0
    SLICE_X27Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    30.777 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    30.777    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_35_n_0
    SLICE_X27Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.875 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    30.875    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_30_n_0
    SLICE_X27Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.973 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.973    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_25_n_0
    SLICE_X27Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.071 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.071    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_20_n_0
    SLICE_X27Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.169 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.169    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_15_n_0
    SLICE_X27Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.267 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.267    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_10_n_0
    SLICE_X27Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.365 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.365    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_5_n_0
    SLICE_X27Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.463 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.463    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_2_n_0
    SLICE_X27Y137        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    31.612 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.586    32.199    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[13]
    SLICE_X30Y135        LUT2 (Prop_lut2_I1_O)        0.275    32.474 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[12]_i_42/O
                         net (fo=1, routed)           0.000    32.474    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[12]_i_42_n_0
    SLICE_X30Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    32.918 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    32.918    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_35_n_0
    SLICE_X30Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.018 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.018    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_30_n_0
    SLICE_X30Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.118 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.118    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_25_n_0
    SLICE_X30Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.218 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    33.218    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_20_n_0
    SLICE_X30Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.318 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    33.318    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_15_n_0
    SLICE_X30Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.418 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    33.418    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_10_n_0
    SLICE_X30Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.518 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    33.518    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_5_n_0
    SLICE_X30Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.618 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.618    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_2_n_0
    SLICE_X30Y143        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    33.768 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_1/CO[1]
                         net (fo=37, routed)          0.838    34.605    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[12]
    SLICE_X26Y135        LUT2 (Prop_lut2_I1_O)        0.277    34.882 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[11]_i_43/O
                         net (fo=1, routed)           0.000    34.882    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[11]_i_43_n_0
    SLICE_X26Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    35.326 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    35.326    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_35_n_0
    SLICE_X26Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.426 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.426    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_30_n_0
    SLICE_X26Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.526 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    35.526    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_25_n_0
    SLICE_X26Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.626 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    35.626    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_20_n_0
    SLICE_X26Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.726 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.726    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_15_n_0
    SLICE_X26Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.826 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.826    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_10_n_0
    SLICE_X26Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.926 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.926    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_5_n_0
    SLICE_X26Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    36.026 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.026    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_2_n_0
    SLICE_X26Y143        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    36.176 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_1/CO[1]
                         net (fo=37, routed)          0.700    36.877    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[11]
    SLICE_X27Y138        LUT2 (Prop_lut2_I1_O)        0.277    37.154 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[10]_i_43/O
                         net (fo=1, routed)           0.000    37.154    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[10]_i_43_n_0
    SLICE_X27Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    37.611 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.611    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_35_n_0
    SLICE_X27Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.709 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.709    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_30_n_0
    SLICE_X27Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.807 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.807    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_25_n_0
    SLICE_X27Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.905 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    37.905    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_20_n_0
    SLICE_X27Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.003 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.003    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_15_n_0
    SLICE_X27Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.101 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    38.101    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_10_n_0
    SLICE_X27Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.199 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.199    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_5_n_0
    SLICE_X27Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.297 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.297    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_2_n_0
    SLICE_X27Y146        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    38.446 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_1/CO[1]
                         net (fo=37, routed)          0.846    39.291    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[10]
    SLICE_X28Y138        LUT2 (Prop_lut2_I1_O)        0.275    39.566 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[9]_i_43/O
                         net (fo=1, routed)           0.000    39.566    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[9]_i_43_n_0
    SLICE_X28Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    40.023 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    40.023    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_35_n_0
    SLICE_X28Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.121 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.121    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_30_n_0
    SLICE_X28Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.219 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.219    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_25_n_0
    SLICE_X28Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.317 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.317    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_20_n_0
    SLICE_X28Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.415 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.415    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_15_n_0
    SLICE_X28Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.513 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.513    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_10_n_0
    SLICE_X28Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.611 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.611    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_5_n_0
    SLICE_X28Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.709 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.709    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_2_n_0
    SLICE_X28Y146        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    40.858 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_1/CO[1]
                         net (fo=37, routed)          0.739    41.597    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[9]
    SLICE_X29Y138        LUT2 (Prop_lut2_I1_O)        0.275    41.872 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[8]_i_43/O
                         net (fo=1, routed)           0.000    41.872    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[8]_i_43_n_0
    SLICE_X29Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    42.329 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    42.329    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_35_n_0
    SLICE_X29Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.427 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    42.427    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_30_n_0
    SLICE_X29Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.525 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.525    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_25_n_0
    SLICE_X29Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.623 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.623    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_20_n_0
    SLICE_X29Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.721 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.721    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_15_n_0
    SLICE_X29Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.819 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    42.819    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_10_n_0
    SLICE_X29Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.917 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    42.917    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_5_n_0
    SLICE_X29Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.015 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.015    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_2_n_0
    SLICE_X29Y146        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    43.164 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_1/CO[1]
                         net (fo=36, routed)          0.765    43.929    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[8]
    SLICE_X31Y137        LUT2 (Prop_lut2_I1_O)        0.275    44.204 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[7]_i_42/O
                         net (fo=1, routed)           0.000    44.204    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[7]_i_42_n_0
    SLICE_X31Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    44.661 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    44.661    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_35_n_0
    SLICE_X31Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.759 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    44.759    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_30_n_0
    SLICE_X31Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.857 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.857    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_25_n_0
    SLICE_X31Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.955 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    44.955    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_20_n_0
    SLICE_X31Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.053 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    45.053    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_15_n_0
    SLICE_X31Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.151 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.151    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_10_n_0
    SLICE_X31Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.249 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.249    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_5_n_0
    SLICE_X31Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.347 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.347    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_2_n_0
    SLICE_X31Y145        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    45.496 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_1/CO[1]
                         net (fo=37, routed)          0.837    46.333    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[7]
    SLICE_X32Y140        LUT2 (Prop_lut2_I1_O)        0.275    46.608 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[6]_i_43/O
                         net (fo=1, routed)           0.000    46.608    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[6]_i_43_n_0
    SLICE_X32Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    47.052 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    47.052    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_35_n_0
    SLICE_X32Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.152 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    47.152    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_30_n_0
    SLICE_X32Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.252 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.252    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_25_n_0
    SLICE_X32Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.352 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.352    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_20_n_0
    SLICE_X32Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.452 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    47.452    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_15_n_0
    SLICE_X32Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.552 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.552    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_10_n_0
    SLICE_X32Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.652 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.652    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_5_n_0
    SLICE_X32Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.752 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.752    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_2_n_0
    SLICE_X32Y148        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    47.902 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_1/CO[1]
                         net (fo=37, routed)          0.730    48.631    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[6]
    SLICE_X33Y140        LUT2 (Prop_lut2_I1_O)        0.277    48.908 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[5]_i_43/O
                         net (fo=1, routed)           0.000    48.908    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[5]_i_43_n_0
    SLICE_X33Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    49.365 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    49.365    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[5]_i_35_n_0
    SLICE_X33Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.463 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.463    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[5]_i_30_n_0
    SLICE_X33Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.561 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.561    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[5]_i_25_n_0
    SLICE_X33Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.659 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.659    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[5]_i_20_n_0
    SLICE_X33Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.757 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.757    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[5]_i_15_n_0
    SLICE_X33Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.855 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.855    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[5]_i_10_n_0
    SLICE_X33Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.953 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.953    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[5]_i_5_n_0
    SLICE_X33Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.051 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    50.051    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[5]_i_2_n_0
    SLICE_X33Y148        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    50.200 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[5]_i_1/CO[1]
                         net (fo=37, routed)          0.860    51.061    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[5]
    SLICE_X35Y138        LUT2 (Prop_lut2_I1_O)        0.275    51.336 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[4]_i_43/O
                         net (fo=1, routed)           0.000    51.336    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[4]_i_43_n_0
    SLICE_X35Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    51.793 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    51.793    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[4]_i_35_n_0
    SLICE_X35Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    51.891 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.891    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[4]_i_30_n_0
    SLICE_X35Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    51.989 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    51.989    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[4]_i_25_n_0
    SLICE_X35Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.087 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    52.087    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[4]_i_20_n_0
    SLICE_X35Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.185 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    52.185    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[4]_i_15_n_0
    SLICE_X35Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.283 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.283    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[4]_i_10_n_0
    SLICE_X35Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.381 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.381    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[4]_i_5_n_0
    SLICE_X35Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.479 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.479    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[4]_i_2_n_0
    SLICE_X35Y146        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    52.628 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[4]_i_1/CO[1]
                         net (fo=37, routed)          0.856    53.484    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[4]
    SLICE_X36Y139        LUT2 (Prop_lut2_I1_O)        0.275    53.759 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[3]_i_43/O
                         net (fo=1, routed)           0.000    53.759    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[3]_i_43_n_0
    SLICE_X36Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    54.203 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.203    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[3]_i_35_n_0
    SLICE_X36Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    54.303 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.303    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[3]_i_30_n_0
    SLICE_X36Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    54.403 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.403    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[3]_i_25_n_0
    SLICE_X36Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    54.503 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.503    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[3]_i_20_n_0
    SLICE_X36Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    54.603 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.603    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[3]_i_15_n_0
    SLICE_X36Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    54.703 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    54.703    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[3]_i_10_n_0
    SLICE_X36Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    54.803 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    54.803    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[3]_i_5_n_0
    SLICE_X36Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    54.903 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    54.903    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[3]_i_2_n_0
    SLICE_X36Y147        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    55.053 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[3]_i_1/CO[1]
                         net (fo=37, routed)          0.733    55.786    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[3]
    SLICE_X37Y139        LUT2 (Prop_lut2_I1_O)        0.277    56.063 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[2]_i_43/O
                         net (fo=1, routed)           0.000    56.063    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[2]_i_43_n_0
    SLICE_X37Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    56.520 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    56.520    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[2]_i_35_n_0
    SLICE_X37Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    56.618 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000    56.618    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[2]_i_30_n_0
    SLICE_X37Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    56.716 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    56.716    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[2]_i_25_n_0
    SLICE_X37Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    56.814 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    56.814    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[2]_i_20_n_0
    SLICE_X37Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    56.912 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.912    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[2]_i_15_n_0
    SLICE_X37Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    57.010 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    57.010    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[2]_i_10_n_0
    SLICE_X37Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    57.108 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.108    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[2]_i_5_n_0
    SLICE_X37Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    57.206 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.206    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[2]_i_2_n_0
    SLICE_X37Y147        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    57.355 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[2]_i_1/CO[1]
                         net (fo=37, routed)          0.000    57.355    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[2]
    SLICE_X37Y147        FDCE                                         r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=995, routed)         1.391    22.373    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/s00_axi_aclk
    SLICE_X37Y147        FDCE                                         r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[2]/C
                         clock pessimism              0.109    22.482    
                         clock uncertainty           -0.302    22.180    
    SLICE_X37Y147        FDCE (Setup_fdce_C_D)        0.022    22.202    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[2]
  -------------------------------------------------------------------
                         required time                         22.202    
                         arrival time                         -57.355    
  -------------------------------------------------------------------
                         slack                                -35.153    

Slack (VIOLATED) :        -32.808ns  (required time - arrival time)
  Source:                 top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/fre_status_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        52.558ns  (logic 36.045ns (68.582%)  route 16.513ns (31.418%))
  Logic Levels:           228  (CARRY4=205 LUT1=1 LUT2=20 LUT3=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.373ns = ( 22.373 - 20.000 ) 
    Source Clock Delay      (SCD):    2.495ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=995, routed)         1.416     2.495    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/s00_axi_aclk
    SLICE_X31Y78         FDCE                                         r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/fre_status_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDCE (Prop_fdce_C_Q)         0.379     2.874 f  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/fre_status_reg[1]/Q
                         net (fo=27, routed)          0.340     3.214    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/fre_status[1]
    SLICE_X31Y77         LUT1 (Prop_lut1_I0_O)        0.105     3.319 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[25]_i_72/O
                         net (fo=1, routed)           0.000     3.319    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[25]_i_72_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.776 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_57/CO[3]
                         net (fo=1, routed)           0.000     3.776    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_57_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.874 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_48/CO[3]
                         net (fo=1, routed)           0.000     3.874    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_48_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.972 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_39/CO[3]
                         net (fo=1, routed)           0.000     3.972    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_39_n_0
    SLICE_X31Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.070 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.070    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_30_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.168 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.168    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_21_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.266 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.266    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_12_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.364 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.364    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_3_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.462 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.462    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_2_n_0
    SLICE_X31Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     4.678 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_1/CO[0]
                         net (fo=37, routed)          1.026     5.704    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[25]
    SLICE_X30Y79         LUT3 (Prop_lut3_I0_O)        0.309     6.013 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[24]_i_36/O
                         net (fo=1, routed)           0.000     6.013    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[24]_i_36_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     6.327 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000     6.327    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_30_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.427 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000     6.427    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_25_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.527 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.527    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_20_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.627 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.627    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_15_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.727 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.727    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_10_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.827 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.827    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_5_n_0
    SLICE_X30Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.927 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.927    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_2_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150     7.077 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_1/CO[1]
                         net (fo=36, routed)          0.721     7.797    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[24]
    SLICE_X29Y84         LUT3 (Prop_lut3_I0_O)        0.277     8.074 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[23]_i_38/O
                         net (fo=1, routed)           0.000     8.074    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[23]_i_38_n_0
    SLICE_X29Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.531 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.531    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_30_n_0
    SLICE_X29Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.629 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.629    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_25_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.727 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.727    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_20_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.825 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.825    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_15_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.923 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.923    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_10_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.021 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.021    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_5_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.119 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.119    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_2_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149     9.268 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_1/CO[1]
                         net (fo=36, routed)          0.708     9.977    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[23]
    SLICE_X28Y88         LUT2 (Prop_lut2_I1_O)        0.275    10.252 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[22]_i_42/O
                         net (fo=1, routed)           0.000    10.252    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[22]_i_42_n_0
    SLICE_X28Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.709 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.709    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_35_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.807 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.807    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_30_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.905 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.905    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_25_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.003 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.003    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_20_n_0
    SLICE_X28Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.101 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.101    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_15_n_0
    SLICE_X28Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.199 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.199    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_10_n_0
    SLICE_X28Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.297 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.297    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_5_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.395 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.395    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_2_n_0
    SLICE_X28Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    11.544 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_1/CO[1]
                         net (fo=36, routed)          0.739    12.283    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[22]
    SLICE_X29Y93         LUT2 (Prop_lut2_I1_O)        0.275    12.558 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[21]_i_42/O
                         net (fo=1, routed)           0.000    12.558    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[21]_i_42_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    13.015 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    13.015    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_35_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.113 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    13.113    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_30_n_0
    SLICE_X29Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.211 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.211    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_25_n_0
    SLICE_X29Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.309 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.309    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_20_n_0
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.407 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.407    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_15_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.505 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.505    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_10_n_0
    SLICE_X29Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.603 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.001    13.604    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_5_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.702 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.702    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_2_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    13.851 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_1/CO[1]
                         net (fo=36, routed)          0.697    14.548    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[21]
    SLICE_X28Y98         LUT2 (Prop_lut2_I1_O)        0.275    14.823 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[20]_i_42/O
                         net (fo=1, routed)           0.000    14.823    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[20]_i_42_n_0
    SLICE_X28Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.280 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    15.280    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_35_n_0
    SLICE_X28Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.378 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.001    15.378    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_30_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.476 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    15.476    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_25_n_0
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.574 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.574    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_20_n_0
    SLICE_X28Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.672 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.672    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_15_n_0
    SLICE_X28Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.770 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.770    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_10_n_0
    SLICE_X28Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.868 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.868    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_5_n_0
    SLICE_X28Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.966 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.966    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_2_n_0
    SLICE_X28Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    16.115 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_1/CO[1]
                         net (fo=36, routed)          0.655    16.771    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[20]
    SLICE_X29Y103        LUT2 (Prop_lut2_I1_O)        0.275    17.046 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[19]_i_42/O
                         net (fo=1, routed)           0.000    17.046    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[19]_i_42_n_0
    SLICE_X29Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.503 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.503    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_35_n_0
    SLICE_X29Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.601 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    17.601    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_30_n_0
    SLICE_X29Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.699 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.699    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_25_n_0
    SLICE_X29Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.797 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.797    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_20_n_0
    SLICE_X29Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.895 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.895    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_15_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.993 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.993    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_10_n_0
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.091 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.091    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_5_n_0
    SLICE_X29Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.189 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.189    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_2_n_0
    SLICE_X29Y111        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    18.338 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_1/CO[1]
                         net (fo=37, routed)          0.653    18.991    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[19]
    SLICE_X28Y108        LUT2 (Prop_lut2_I1_O)        0.275    19.266 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[18]_i_43/O
                         net (fo=1, routed)           0.000    19.266    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[18]_i_43_n_0
    SLICE_X28Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    19.723 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.723    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_35_n_0
    SLICE_X28Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.821 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.821    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_30_n_0
    SLICE_X28Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.919 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.919    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_25_n_0
    SLICE_X28Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.017 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.017    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_20_n_0
    SLICE_X28Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.115 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.115    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_15_n_0
    SLICE_X28Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.213 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.213    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_10_n_0
    SLICE_X28Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.311 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.311    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_5_n_0
    SLICE_X28Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.409 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.409    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_2_n_0
    SLICE_X28Y116        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    20.558 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_1/CO[1]
                         net (fo=36, routed)          0.580    21.137    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[18]
    SLICE_X29Y113        LUT2 (Prop_lut2_I1_O)        0.275    21.412 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[17]_i_42/O
                         net (fo=1, routed)           0.000    21.412    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[17]_i_42_n_0
    SLICE_X29Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    21.869 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.869    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_35_n_0
    SLICE_X29Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.967 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.967    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_30_n_0
    SLICE_X29Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.065 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.065    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_25_n_0
    SLICE_X29Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.163 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.163    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_20_n_0
    SLICE_X29Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.261 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.261    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_15_n_0
    SLICE_X29Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.359 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.359    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_10_n_0
    SLICE_X29Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.457 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.457    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_5_n_0
    SLICE_X29Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.555 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.555    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_2_n_0
    SLICE_X29Y121        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    22.704 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_1/CO[1]
                         net (fo=37, routed)          0.705    23.410    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[17]
    SLICE_X28Y117        LUT2 (Prop_lut2_I1_O)        0.275    23.685 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[16]_i_43/O
                         net (fo=1, routed)           0.000    23.685    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[16]_i_43_n_0
    SLICE_X28Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    24.142 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.142    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_35_n_0
    SLICE_X28Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.240 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    24.240    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_30_n_0
    SLICE_X28Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.338 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.338    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_25_n_0
    SLICE_X28Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.436 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    24.436    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_20_n_0
    SLICE_X28Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.534 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.534    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_15_n_0
    SLICE_X28Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.632 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.632    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_10_n_0
    SLICE_X28Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.730 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.730    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_5_n_0
    SLICE_X28Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.828 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.008    24.836    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_2_n_0
    SLICE_X28Y125        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    24.985 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_1/CO[1]
                         net (fo=36, routed)          0.700    25.684    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[16]
    SLICE_X27Y120        LUT2 (Prop_lut2_I1_O)        0.275    25.959 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[15]_i_42/O
                         net (fo=1, routed)           0.000    25.959    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[15]_i_42_n_0
    SLICE_X27Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    26.416 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    26.416    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_35_n_0
    SLICE_X27Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.514 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    26.514    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_30_n_0
    SLICE_X27Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.612 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    26.612    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_25_n_0
    SLICE_X27Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.710 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    26.710    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_20_n_0
    SLICE_X27Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.808 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.008    26.816    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_15_n_0
    SLICE_X27Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.914 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.914    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_10_n_0
    SLICE_X27Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.012 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.012    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_5_n_0
    SLICE_X27Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.110 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.110    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_2_n_0
    SLICE_X27Y128        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    27.259 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.591    27.850    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[15]
    SLICE_X26Y125        LUT2 (Prop_lut2_I1_O)        0.275    28.125 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[14]_i_42/O
                         net (fo=1, routed)           0.000    28.125    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[14]_i_42_n_0
    SLICE_X26Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    28.569 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.569    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_35_n_0
    SLICE_X26Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    28.669 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    28.669    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_30_n_0
    SLICE_X26Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    28.769 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.769    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_25_n_0
    SLICE_X26Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    28.869 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.869    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_20_n_0
    SLICE_X26Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    28.969 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.969    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_15_n_0
    SLICE_X26Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.069 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.069    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_10_n_0
    SLICE_X26Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.169 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.169    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_5_n_0
    SLICE_X26Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.269 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.269    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_2_n_0
    SLICE_X26Y133        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    29.419 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.624    30.043    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[14]
    SLICE_X27Y129        LUT2 (Prop_lut2_I1_O)        0.277    30.320 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[13]_i_42/O
                         net (fo=1, routed)           0.000    30.320    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[13]_i_42_n_0
    SLICE_X27Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    30.777 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    30.777    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_35_n_0
    SLICE_X27Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.875 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    30.875    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_30_n_0
    SLICE_X27Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.973 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.973    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_25_n_0
    SLICE_X27Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.071 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.071    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_20_n_0
    SLICE_X27Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.169 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.169    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_15_n_0
    SLICE_X27Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.267 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.267    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_10_n_0
    SLICE_X27Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.365 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.365    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_5_n_0
    SLICE_X27Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.463 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.463    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_2_n_0
    SLICE_X27Y137        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    31.612 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.586    32.199    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[13]
    SLICE_X30Y135        LUT2 (Prop_lut2_I1_O)        0.275    32.474 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[12]_i_42/O
                         net (fo=1, routed)           0.000    32.474    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[12]_i_42_n_0
    SLICE_X30Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    32.918 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    32.918    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_35_n_0
    SLICE_X30Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.018 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.018    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_30_n_0
    SLICE_X30Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.118 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.118    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_25_n_0
    SLICE_X30Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.218 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    33.218    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_20_n_0
    SLICE_X30Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.318 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    33.318    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_15_n_0
    SLICE_X30Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.418 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    33.418    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_10_n_0
    SLICE_X30Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.518 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    33.518    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_5_n_0
    SLICE_X30Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.618 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.618    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_2_n_0
    SLICE_X30Y143        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    33.768 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_1/CO[1]
                         net (fo=37, routed)          0.838    34.605    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[12]
    SLICE_X26Y135        LUT2 (Prop_lut2_I1_O)        0.277    34.882 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[11]_i_43/O
                         net (fo=1, routed)           0.000    34.882    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[11]_i_43_n_0
    SLICE_X26Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    35.326 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    35.326    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_35_n_0
    SLICE_X26Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.426 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.426    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_30_n_0
    SLICE_X26Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.526 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    35.526    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_25_n_0
    SLICE_X26Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.626 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    35.626    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_20_n_0
    SLICE_X26Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.726 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.726    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_15_n_0
    SLICE_X26Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.826 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.826    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_10_n_0
    SLICE_X26Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.926 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.926    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_5_n_0
    SLICE_X26Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    36.026 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.026    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_2_n_0
    SLICE_X26Y143        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    36.176 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_1/CO[1]
                         net (fo=37, routed)          0.700    36.877    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[11]
    SLICE_X27Y138        LUT2 (Prop_lut2_I1_O)        0.277    37.154 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[10]_i_43/O
                         net (fo=1, routed)           0.000    37.154    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[10]_i_43_n_0
    SLICE_X27Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    37.611 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.611    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_35_n_0
    SLICE_X27Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.709 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.709    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_30_n_0
    SLICE_X27Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.807 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.807    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_25_n_0
    SLICE_X27Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.905 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    37.905    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_20_n_0
    SLICE_X27Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.003 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.003    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_15_n_0
    SLICE_X27Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.101 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    38.101    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_10_n_0
    SLICE_X27Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.199 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.199    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_5_n_0
    SLICE_X27Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.297 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.297    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_2_n_0
    SLICE_X27Y146        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    38.446 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_1/CO[1]
                         net (fo=37, routed)          0.846    39.291    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[10]
    SLICE_X28Y138        LUT2 (Prop_lut2_I1_O)        0.275    39.566 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[9]_i_43/O
                         net (fo=1, routed)           0.000    39.566    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[9]_i_43_n_0
    SLICE_X28Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    40.023 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    40.023    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_35_n_0
    SLICE_X28Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.121 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.121    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_30_n_0
    SLICE_X28Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.219 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.219    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_25_n_0
    SLICE_X28Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.317 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.317    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_20_n_0
    SLICE_X28Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.415 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.415    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_15_n_0
    SLICE_X28Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.513 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.513    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_10_n_0
    SLICE_X28Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.611 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.611    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_5_n_0
    SLICE_X28Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.709 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.709    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_2_n_0
    SLICE_X28Y146        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    40.858 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_1/CO[1]
                         net (fo=37, routed)          0.739    41.597    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[9]
    SLICE_X29Y138        LUT2 (Prop_lut2_I1_O)        0.275    41.872 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[8]_i_43/O
                         net (fo=1, routed)           0.000    41.872    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[8]_i_43_n_0
    SLICE_X29Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    42.329 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    42.329    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_35_n_0
    SLICE_X29Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.427 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    42.427    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_30_n_0
    SLICE_X29Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.525 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.525    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_25_n_0
    SLICE_X29Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.623 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.623    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_20_n_0
    SLICE_X29Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.721 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.721    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_15_n_0
    SLICE_X29Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.819 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    42.819    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_10_n_0
    SLICE_X29Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.917 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    42.917    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_5_n_0
    SLICE_X29Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.015 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.015    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_2_n_0
    SLICE_X29Y146        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    43.164 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_1/CO[1]
                         net (fo=36, routed)          0.765    43.929    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[8]
    SLICE_X31Y137        LUT2 (Prop_lut2_I1_O)        0.275    44.204 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[7]_i_42/O
                         net (fo=1, routed)           0.000    44.204    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[7]_i_42_n_0
    SLICE_X31Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    44.661 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    44.661    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_35_n_0
    SLICE_X31Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.759 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    44.759    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_30_n_0
    SLICE_X31Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.857 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.857    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_25_n_0
    SLICE_X31Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.955 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    44.955    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_20_n_0
    SLICE_X31Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.053 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    45.053    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_15_n_0
    SLICE_X31Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.151 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.151    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_10_n_0
    SLICE_X31Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.249 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.249    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_5_n_0
    SLICE_X31Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.347 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.347    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_2_n_0
    SLICE_X31Y145        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    45.496 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_1/CO[1]
                         net (fo=37, routed)          0.837    46.333    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[7]
    SLICE_X32Y140        LUT2 (Prop_lut2_I1_O)        0.275    46.608 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[6]_i_43/O
                         net (fo=1, routed)           0.000    46.608    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[6]_i_43_n_0
    SLICE_X32Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    47.052 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    47.052    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_35_n_0
    SLICE_X32Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.152 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    47.152    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_30_n_0
    SLICE_X32Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.252 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.252    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_25_n_0
    SLICE_X32Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.352 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.352    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_20_n_0
    SLICE_X32Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.452 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    47.452    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_15_n_0
    SLICE_X32Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.552 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.552    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_10_n_0
    SLICE_X32Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.652 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.652    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_5_n_0
    SLICE_X32Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.752 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.752    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_2_n_0
    SLICE_X32Y148        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    47.902 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_1/CO[1]
                         net (fo=37, routed)          0.730    48.631    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[6]
    SLICE_X33Y140        LUT2 (Prop_lut2_I1_O)        0.277    48.908 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[5]_i_43/O
                         net (fo=1, routed)           0.000    48.908    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[5]_i_43_n_0
    SLICE_X33Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    49.365 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    49.365    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[5]_i_35_n_0
    SLICE_X33Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.463 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.463    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[5]_i_30_n_0
    SLICE_X33Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.561 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.561    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[5]_i_25_n_0
    SLICE_X33Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.659 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.659    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[5]_i_20_n_0
    SLICE_X33Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.757 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.757    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[5]_i_15_n_0
    SLICE_X33Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.855 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.855    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[5]_i_10_n_0
    SLICE_X33Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.953 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.953    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[5]_i_5_n_0
    SLICE_X33Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.051 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    50.051    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[5]_i_2_n_0
    SLICE_X33Y148        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    50.200 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[5]_i_1/CO[1]
                         net (fo=37, routed)          0.860    51.061    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[5]
    SLICE_X35Y138        LUT2 (Prop_lut2_I1_O)        0.275    51.336 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[4]_i_43/O
                         net (fo=1, routed)           0.000    51.336    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[4]_i_43_n_0
    SLICE_X35Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    51.793 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    51.793    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[4]_i_35_n_0
    SLICE_X35Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    51.891 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.891    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[4]_i_30_n_0
    SLICE_X35Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    51.989 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    51.989    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[4]_i_25_n_0
    SLICE_X35Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.087 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    52.087    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[4]_i_20_n_0
    SLICE_X35Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.185 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    52.185    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[4]_i_15_n_0
    SLICE_X35Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.283 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.283    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[4]_i_10_n_0
    SLICE_X35Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.381 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.381    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[4]_i_5_n_0
    SLICE_X35Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.479 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.479    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[4]_i_2_n_0
    SLICE_X35Y146        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    52.628 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[4]_i_1/CO[1]
                         net (fo=37, routed)          0.856    53.484    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[4]
    SLICE_X36Y139        LUT2 (Prop_lut2_I1_O)        0.275    53.759 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[3]_i_43/O
                         net (fo=1, routed)           0.000    53.759    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[3]_i_43_n_0
    SLICE_X36Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    54.203 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.203    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[3]_i_35_n_0
    SLICE_X36Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    54.303 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.303    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[3]_i_30_n_0
    SLICE_X36Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    54.403 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.403    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[3]_i_25_n_0
    SLICE_X36Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    54.503 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.503    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[3]_i_20_n_0
    SLICE_X36Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    54.603 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.603    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[3]_i_15_n_0
    SLICE_X36Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    54.703 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    54.703    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[3]_i_10_n_0
    SLICE_X36Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    54.803 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    54.803    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[3]_i_5_n_0
    SLICE_X36Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    54.903 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    54.903    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[3]_i_2_n_0
    SLICE_X36Y147        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    55.053 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[3]_i_1/CO[1]
                         net (fo=37, routed)          0.000    55.053    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[3]
    SLICE_X36Y147        FDCE                                         r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=995, routed)         1.391    22.373    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/s00_axi_aclk
    SLICE_X36Y147        FDCE                                         r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[3]/C
                         clock pessimism              0.109    22.482    
                         clock uncertainty           -0.302    22.180    
    SLICE_X36Y147        FDCE (Setup_fdce_C_D)        0.065    22.245    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[3]
  -------------------------------------------------------------------
                         required time                         22.245    
                         arrival time                         -55.053    
  -------------------------------------------------------------------
                         slack                                -32.808    

Slack (VIOLATED) :        -30.426ns  (required time - arrival time)
  Source:                 top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/fre_status_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        50.133ns  (logic 34.476ns (68.769%)  route 15.657ns (31.231%))
  Logic Levels:           218  (CARRY4=196 LUT1=1 LUT2=19 LUT3=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.373ns = ( 22.373 - 20.000 ) 
    Source Clock Delay      (SCD):    2.495ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=995, routed)         1.416     2.495    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/s00_axi_aclk
    SLICE_X31Y78         FDCE                                         r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/fre_status_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDCE (Prop_fdce_C_Q)         0.379     2.874 f  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/fre_status_reg[1]/Q
                         net (fo=27, routed)          0.340     3.214    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/fre_status[1]
    SLICE_X31Y77         LUT1 (Prop_lut1_I0_O)        0.105     3.319 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[25]_i_72/O
                         net (fo=1, routed)           0.000     3.319    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[25]_i_72_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.776 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_57/CO[3]
                         net (fo=1, routed)           0.000     3.776    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_57_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.874 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_48/CO[3]
                         net (fo=1, routed)           0.000     3.874    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_48_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.972 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_39/CO[3]
                         net (fo=1, routed)           0.000     3.972    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_39_n_0
    SLICE_X31Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.070 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.070    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_30_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.168 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.168    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_21_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.266 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.266    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_12_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.364 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.364    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_3_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.462 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.462    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_2_n_0
    SLICE_X31Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     4.678 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_1/CO[0]
                         net (fo=37, routed)          1.026     5.704    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[25]
    SLICE_X30Y79         LUT3 (Prop_lut3_I0_O)        0.309     6.013 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[24]_i_36/O
                         net (fo=1, routed)           0.000     6.013    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[24]_i_36_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     6.327 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000     6.327    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_30_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.427 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000     6.427    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_25_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.527 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.527    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_20_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.627 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.627    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_15_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.727 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.727    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_10_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.827 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.827    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_5_n_0
    SLICE_X30Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.927 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.927    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_2_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150     7.077 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_1/CO[1]
                         net (fo=36, routed)          0.721     7.797    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[24]
    SLICE_X29Y84         LUT3 (Prop_lut3_I0_O)        0.277     8.074 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[23]_i_38/O
                         net (fo=1, routed)           0.000     8.074    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[23]_i_38_n_0
    SLICE_X29Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.531 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.531    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_30_n_0
    SLICE_X29Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.629 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.629    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_25_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.727 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.727    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_20_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.825 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.825    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_15_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.923 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.923    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_10_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.021 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.021    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_5_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.119 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.119    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_2_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149     9.268 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_1/CO[1]
                         net (fo=36, routed)          0.708     9.977    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[23]
    SLICE_X28Y88         LUT2 (Prop_lut2_I1_O)        0.275    10.252 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[22]_i_42/O
                         net (fo=1, routed)           0.000    10.252    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[22]_i_42_n_0
    SLICE_X28Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.709 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.709    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_35_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.807 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.807    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_30_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.905 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.905    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_25_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.003 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.003    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_20_n_0
    SLICE_X28Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.101 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.101    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_15_n_0
    SLICE_X28Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.199 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.199    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_10_n_0
    SLICE_X28Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.297 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.297    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_5_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.395 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.395    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_2_n_0
    SLICE_X28Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    11.544 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_1/CO[1]
                         net (fo=36, routed)          0.739    12.283    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[22]
    SLICE_X29Y93         LUT2 (Prop_lut2_I1_O)        0.275    12.558 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[21]_i_42/O
                         net (fo=1, routed)           0.000    12.558    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[21]_i_42_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    13.015 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    13.015    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_35_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.113 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    13.113    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_30_n_0
    SLICE_X29Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.211 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.211    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_25_n_0
    SLICE_X29Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.309 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.309    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_20_n_0
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.407 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.407    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_15_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.505 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.505    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_10_n_0
    SLICE_X29Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.603 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.001    13.604    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_5_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.702 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.702    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_2_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    13.851 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_1/CO[1]
                         net (fo=36, routed)          0.697    14.548    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[21]
    SLICE_X28Y98         LUT2 (Prop_lut2_I1_O)        0.275    14.823 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[20]_i_42/O
                         net (fo=1, routed)           0.000    14.823    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[20]_i_42_n_0
    SLICE_X28Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.280 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    15.280    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_35_n_0
    SLICE_X28Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.378 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.001    15.378    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_30_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.476 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    15.476    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_25_n_0
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.574 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.574    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_20_n_0
    SLICE_X28Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.672 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.672    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_15_n_0
    SLICE_X28Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.770 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.770    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_10_n_0
    SLICE_X28Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.868 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.868    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_5_n_0
    SLICE_X28Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.966 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.966    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_2_n_0
    SLICE_X28Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    16.115 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_1/CO[1]
                         net (fo=36, routed)          0.655    16.771    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[20]
    SLICE_X29Y103        LUT2 (Prop_lut2_I1_O)        0.275    17.046 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[19]_i_42/O
                         net (fo=1, routed)           0.000    17.046    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[19]_i_42_n_0
    SLICE_X29Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.503 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.503    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_35_n_0
    SLICE_X29Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.601 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    17.601    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_30_n_0
    SLICE_X29Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.699 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.699    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_25_n_0
    SLICE_X29Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.797 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.797    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_20_n_0
    SLICE_X29Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.895 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.895    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_15_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.993 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.993    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_10_n_0
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.091 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.091    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_5_n_0
    SLICE_X29Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.189 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.189    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_2_n_0
    SLICE_X29Y111        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    18.338 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_1/CO[1]
                         net (fo=37, routed)          0.653    18.991    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[19]
    SLICE_X28Y108        LUT2 (Prop_lut2_I1_O)        0.275    19.266 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[18]_i_43/O
                         net (fo=1, routed)           0.000    19.266    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[18]_i_43_n_0
    SLICE_X28Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    19.723 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.723    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_35_n_0
    SLICE_X28Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.821 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.821    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_30_n_0
    SLICE_X28Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.919 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.919    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_25_n_0
    SLICE_X28Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.017 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.017    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_20_n_0
    SLICE_X28Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.115 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.115    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_15_n_0
    SLICE_X28Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.213 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.213    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_10_n_0
    SLICE_X28Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.311 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.311    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_5_n_0
    SLICE_X28Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.409 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.409    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_2_n_0
    SLICE_X28Y116        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    20.558 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_1/CO[1]
                         net (fo=36, routed)          0.580    21.137    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[18]
    SLICE_X29Y113        LUT2 (Prop_lut2_I1_O)        0.275    21.412 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[17]_i_42/O
                         net (fo=1, routed)           0.000    21.412    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[17]_i_42_n_0
    SLICE_X29Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    21.869 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.869    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_35_n_0
    SLICE_X29Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.967 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.967    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_30_n_0
    SLICE_X29Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.065 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.065    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_25_n_0
    SLICE_X29Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.163 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.163    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_20_n_0
    SLICE_X29Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.261 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.261    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_15_n_0
    SLICE_X29Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.359 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.359    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_10_n_0
    SLICE_X29Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.457 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.457    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_5_n_0
    SLICE_X29Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.555 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.555    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_2_n_0
    SLICE_X29Y121        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    22.704 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_1/CO[1]
                         net (fo=37, routed)          0.705    23.410    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[17]
    SLICE_X28Y117        LUT2 (Prop_lut2_I1_O)        0.275    23.685 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[16]_i_43/O
                         net (fo=1, routed)           0.000    23.685    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[16]_i_43_n_0
    SLICE_X28Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    24.142 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.142    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_35_n_0
    SLICE_X28Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.240 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    24.240    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_30_n_0
    SLICE_X28Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.338 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.338    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_25_n_0
    SLICE_X28Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.436 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    24.436    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_20_n_0
    SLICE_X28Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.534 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.534    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_15_n_0
    SLICE_X28Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.632 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.632    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_10_n_0
    SLICE_X28Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.730 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.730    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_5_n_0
    SLICE_X28Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.828 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.008    24.836    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_2_n_0
    SLICE_X28Y125        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    24.985 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_1/CO[1]
                         net (fo=36, routed)          0.700    25.684    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[16]
    SLICE_X27Y120        LUT2 (Prop_lut2_I1_O)        0.275    25.959 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[15]_i_42/O
                         net (fo=1, routed)           0.000    25.959    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[15]_i_42_n_0
    SLICE_X27Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    26.416 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    26.416    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_35_n_0
    SLICE_X27Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.514 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    26.514    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_30_n_0
    SLICE_X27Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.612 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    26.612    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_25_n_0
    SLICE_X27Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.710 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    26.710    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_20_n_0
    SLICE_X27Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.808 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.008    26.816    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_15_n_0
    SLICE_X27Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.914 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.914    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_10_n_0
    SLICE_X27Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.012 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.012    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_5_n_0
    SLICE_X27Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.110 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.110    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_2_n_0
    SLICE_X27Y128        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    27.259 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.591    27.850    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[15]
    SLICE_X26Y125        LUT2 (Prop_lut2_I1_O)        0.275    28.125 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[14]_i_42/O
                         net (fo=1, routed)           0.000    28.125    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[14]_i_42_n_0
    SLICE_X26Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    28.569 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.569    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_35_n_0
    SLICE_X26Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    28.669 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    28.669    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_30_n_0
    SLICE_X26Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    28.769 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.769    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_25_n_0
    SLICE_X26Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    28.869 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.869    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_20_n_0
    SLICE_X26Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    28.969 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.969    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_15_n_0
    SLICE_X26Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.069 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.069    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_10_n_0
    SLICE_X26Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.169 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.169    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_5_n_0
    SLICE_X26Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.269 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.269    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_2_n_0
    SLICE_X26Y133        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    29.419 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.624    30.043    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[14]
    SLICE_X27Y129        LUT2 (Prop_lut2_I1_O)        0.277    30.320 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[13]_i_42/O
                         net (fo=1, routed)           0.000    30.320    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[13]_i_42_n_0
    SLICE_X27Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    30.777 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    30.777    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_35_n_0
    SLICE_X27Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.875 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    30.875    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_30_n_0
    SLICE_X27Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.973 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.973    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_25_n_0
    SLICE_X27Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.071 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.071    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_20_n_0
    SLICE_X27Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.169 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.169    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_15_n_0
    SLICE_X27Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.267 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.267    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_10_n_0
    SLICE_X27Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.365 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.365    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_5_n_0
    SLICE_X27Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.463 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.463    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_2_n_0
    SLICE_X27Y137        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    31.612 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.586    32.199    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[13]
    SLICE_X30Y135        LUT2 (Prop_lut2_I1_O)        0.275    32.474 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[12]_i_42/O
                         net (fo=1, routed)           0.000    32.474    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[12]_i_42_n_0
    SLICE_X30Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    32.918 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    32.918    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_35_n_0
    SLICE_X30Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.018 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.018    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_30_n_0
    SLICE_X30Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.118 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.118    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_25_n_0
    SLICE_X30Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.218 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    33.218    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_20_n_0
    SLICE_X30Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.318 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    33.318    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_15_n_0
    SLICE_X30Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.418 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    33.418    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_10_n_0
    SLICE_X30Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.518 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    33.518    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_5_n_0
    SLICE_X30Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.618 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.618    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_2_n_0
    SLICE_X30Y143        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    33.768 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_1/CO[1]
                         net (fo=37, routed)          0.838    34.605    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[12]
    SLICE_X26Y135        LUT2 (Prop_lut2_I1_O)        0.277    34.882 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[11]_i_43/O
                         net (fo=1, routed)           0.000    34.882    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[11]_i_43_n_0
    SLICE_X26Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    35.326 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    35.326    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_35_n_0
    SLICE_X26Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.426 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.426    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_30_n_0
    SLICE_X26Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.526 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    35.526    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_25_n_0
    SLICE_X26Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.626 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    35.626    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_20_n_0
    SLICE_X26Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.726 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.726    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_15_n_0
    SLICE_X26Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.826 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.826    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_10_n_0
    SLICE_X26Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.926 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.926    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_5_n_0
    SLICE_X26Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    36.026 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.026    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_2_n_0
    SLICE_X26Y143        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    36.176 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_1/CO[1]
                         net (fo=37, routed)          0.700    36.877    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[11]
    SLICE_X27Y138        LUT2 (Prop_lut2_I1_O)        0.277    37.154 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[10]_i_43/O
                         net (fo=1, routed)           0.000    37.154    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[10]_i_43_n_0
    SLICE_X27Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    37.611 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.611    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_35_n_0
    SLICE_X27Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.709 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.709    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_30_n_0
    SLICE_X27Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.807 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.807    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_25_n_0
    SLICE_X27Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.905 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    37.905    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_20_n_0
    SLICE_X27Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.003 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.003    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_15_n_0
    SLICE_X27Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.101 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    38.101    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_10_n_0
    SLICE_X27Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.199 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.199    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_5_n_0
    SLICE_X27Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.297 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.297    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_2_n_0
    SLICE_X27Y146        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    38.446 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_1/CO[1]
                         net (fo=37, routed)          0.846    39.291    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[10]
    SLICE_X28Y138        LUT2 (Prop_lut2_I1_O)        0.275    39.566 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[9]_i_43/O
                         net (fo=1, routed)           0.000    39.566    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[9]_i_43_n_0
    SLICE_X28Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    40.023 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    40.023    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_35_n_0
    SLICE_X28Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.121 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.121    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_30_n_0
    SLICE_X28Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.219 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.219    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_25_n_0
    SLICE_X28Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.317 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.317    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_20_n_0
    SLICE_X28Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.415 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.415    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_15_n_0
    SLICE_X28Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.513 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.513    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_10_n_0
    SLICE_X28Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.611 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.611    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_5_n_0
    SLICE_X28Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.709 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.709    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_2_n_0
    SLICE_X28Y146        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    40.858 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_1/CO[1]
                         net (fo=37, routed)          0.739    41.597    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[9]
    SLICE_X29Y138        LUT2 (Prop_lut2_I1_O)        0.275    41.872 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[8]_i_43/O
                         net (fo=1, routed)           0.000    41.872    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[8]_i_43_n_0
    SLICE_X29Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    42.329 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    42.329    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_35_n_0
    SLICE_X29Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.427 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    42.427    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_30_n_0
    SLICE_X29Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.525 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.525    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_25_n_0
    SLICE_X29Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.623 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.623    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_20_n_0
    SLICE_X29Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.721 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.721    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_15_n_0
    SLICE_X29Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.819 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    42.819    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_10_n_0
    SLICE_X29Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.917 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    42.917    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_5_n_0
    SLICE_X29Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.015 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.015    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_2_n_0
    SLICE_X29Y146        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    43.164 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_1/CO[1]
                         net (fo=36, routed)          0.765    43.929    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[8]
    SLICE_X31Y137        LUT2 (Prop_lut2_I1_O)        0.275    44.204 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[7]_i_42/O
                         net (fo=1, routed)           0.000    44.204    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[7]_i_42_n_0
    SLICE_X31Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    44.661 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    44.661    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_35_n_0
    SLICE_X31Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.759 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    44.759    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_30_n_0
    SLICE_X31Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.857 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.857    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_25_n_0
    SLICE_X31Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.955 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    44.955    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_20_n_0
    SLICE_X31Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.053 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    45.053    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_15_n_0
    SLICE_X31Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.151 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.151    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_10_n_0
    SLICE_X31Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.249 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.249    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_5_n_0
    SLICE_X31Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.347 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.347    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_2_n_0
    SLICE_X31Y145        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    45.496 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_1/CO[1]
                         net (fo=37, routed)          0.837    46.333    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[7]
    SLICE_X32Y140        LUT2 (Prop_lut2_I1_O)        0.275    46.608 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[6]_i_43/O
                         net (fo=1, routed)           0.000    46.608    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[6]_i_43_n_0
    SLICE_X32Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    47.052 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    47.052    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_35_n_0
    SLICE_X32Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.152 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    47.152    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_30_n_0
    SLICE_X32Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.252 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.252    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_25_n_0
    SLICE_X32Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.352 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.352    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_20_n_0
    SLICE_X32Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.452 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    47.452    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_15_n_0
    SLICE_X32Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.552 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.552    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_10_n_0
    SLICE_X32Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.652 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.652    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_5_n_0
    SLICE_X32Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.752 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.752    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_2_n_0
    SLICE_X32Y148        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    47.902 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_1/CO[1]
                         net (fo=37, routed)          0.730    48.631    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[6]
    SLICE_X33Y140        LUT2 (Prop_lut2_I1_O)        0.277    48.908 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[5]_i_43/O
                         net (fo=1, routed)           0.000    48.908    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[5]_i_43_n_0
    SLICE_X33Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    49.365 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    49.365    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[5]_i_35_n_0
    SLICE_X33Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.463 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.463    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[5]_i_30_n_0
    SLICE_X33Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.561 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.561    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[5]_i_25_n_0
    SLICE_X33Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.659 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.659    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[5]_i_20_n_0
    SLICE_X33Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.757 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.757    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[5]_i_15_n_0
    SLICE_X33Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.855 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.855    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[5]_i_10_n_0
    SLICE_X33Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.953 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.953    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[5]_i_5_n_0
    SLICE_X33Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.051 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    50.051    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[5]_i_2_n_0
    SLICE_X33Y148        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    50.200 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[5]_i_1/CO[1]
                         net (fo=37, routed)          0.860    51.061    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[5]
    SLICE_X35Y138        LUT2 (Prop_lut2_I1_O)        0.275    51.336 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[4]_i_43/O
                         net (fo=1, routed)           0.000    51.336    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[4]_i_43_n_0
    SLICE_X35Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    51.793 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    51.793    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[4]_i_35_n_0
    SLICE_X35Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    51.891 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.891    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[4]_i_30_n_0
    SLICE_X35Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    51.989 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    51.989    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[4]_i_25_n_0
    SLICE_X35Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.087 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    52.087    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[4]_i_20_n_0
    SLICE_X35Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.185 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    52.185    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[4]_i_15_n_0
    SLICE_X35Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.283 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.283    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[4]_i_10_n_0
    SLICE_X35Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.381 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.381    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[4]_i_5_n_0
    SLICE_X35Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.479 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.479    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[4]_i_2_n_0
    SLICE_X35Y146        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    52.628 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[4]_i_1/CO[1]
                         net (fo=37, routed)          0.000    52.628    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[4]
    SLICE_X35Y146        FDPE                                         r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=995, routed)         1.391    22.373    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/s00_axi_aclk
    SLICE_X35Y146        FDPE                                         r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[4]/C
                         clock pessimism              0.109    22.482    
                         clock uncertainty           -0.302    22.180    
    SLICE_X35Y146        FDPE (Setup_fdpe_C_D)        0.022    22.202    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[4]
  -------------------------------------------------------------------
                         required time                         22.202    
                         arrival time                         -52.628    
  -------------------------------------------------------------------
                         slack                                -30.426    

Slack (VIOLATED) :        -27.999ns  (required time - arrival time)
  Source:                 top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/fre_status_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        47.705ns  (logic 32.909ns (68.984%)  route 14.796ns (31.016%))
  Logic Levels:           208  (CARRY4=187 LUT1=1 LUT2=18 LUT3=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.373ns = ( 22.373 - 20.000 ) 
    Source Clock Delay      (SCD):    2.495ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=995, routed)         1.416     2.495    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/s00_axi_aclk
    SLICE_X31Y78         FDCE                                         r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/fre_status_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDCE (Prop_fdce_C_Q)         0.379     2.874 f  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/fre_status_reg[1]/Q
                         net (fo=27, routed)          0.340     3.214    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/fre_status[1]
    SLICE_X31Y77         LUT1 (Prop_lut1_I0_O)        0.105     3.319 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[25]_i_72/O
                         net (fo=1, routed)           0.000     3.319    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[25]_i_72_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.776 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_57/CO[3]
                         net (fo=1, routed)           0.000     3.776    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_57_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.874 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_48/CO[3]
                         net (fo=1, routed)           0.000     3.874    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_48_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.972 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_39/CO[3]
                         net (fo=1, routed)           0.000     3.972    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_39_n_0
    SLICE_X31Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.070 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.070    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_30_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.168 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.168    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_21_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.266 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.266    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_12_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.364 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.364    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_3_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.462 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.462    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_2_n_0
    SLICE_X31Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     4.678 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_1/CO[0]
                         net (fo=37, routed)          1.026     5.704    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[25]
    SLICE_X30Y79         LUT3 (Prop_lut3_I0_O)        0.309     6.013 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[24]_i_36/O
                         net (fo=1, routed)           0.000     6.013    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[24]_i_36_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     6.327 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000     6.327    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_30_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.427 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000     6.427    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_25_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.527 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.527    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_20_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.627 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.627    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_15_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.727 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.727    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_10_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.827 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.827    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_5_n_0
    SLICE_X30Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.927 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.927    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_2_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150     7.077 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_1/CO[1]
                         net (fo=36, routed)          0.721     7.797    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[24]
    SLICE_X29Y84         LUT3 (Prop_lut3_I0_O)        0.277     8.074 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[23]_i_38/O
                         net (fo=1, routed)           0.000     8.074    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[23]_i_38_n_0
    SLICE_X29Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.531 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.531    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_30_n_0
    SLICE_X29Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.629 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.629    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_25_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.727 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.727    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_20_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.825 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.825    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_15_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.923 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.923    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_10_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.021 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.021    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_5_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.119 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.119    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_2_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149     9.268 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_1/CO[1]
                         net (fo=36, routed)          0.708     9.977    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[23]
    SLICE_X28Y88         LUT2 (Prop_lut2_I1_O)        0.275    10.252 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[22]_i_42/O
                         net (fo=1, routed)           0.000    10.252    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[22]_i_42_n_0
    SLICE_X28Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.709 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.709    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_35_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.807 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.807    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_30_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.905 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.905    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_25_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.003 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.003    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_20_n_0
    SLICE_X28Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.101 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.101    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_15_n_0
    SLICE_X28Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.199 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.199    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_10_n_0
    SLICE_X28Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.297 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.297    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_5_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.395 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.395    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_2_n_0
    SLICE_X28Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    11.544 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_1/CO[1]
                         net (fo=36, routed)          0.739    12.283    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[22]
    SLICE_X29Y93         LUT2 (Prop_lut2_I1_O)        0.275    12.558 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[21]_i_42/O
                         net (fo=1, routed)           0.000    12.558    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[21]_i_42_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    13.015 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    13.015    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_35_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.113 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    13.113    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_30_n_0
    SLICE_X29Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.211 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.211    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_25_n_0
    SLICE_X29Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.309 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.309    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_20_n_0
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.407 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.407    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_15_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.505 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.505    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_10_n_0
    SLICE_X29Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.603 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.001    13.604    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_5_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.702 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.702    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_2_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    13.851 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_1/CO[1]
                         net (fo=36, routed)          0.697    14.548    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[21]
    SLICE_X28Y98         LUT2 (Prop_lut2_I1_O)        0.275    14.823 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[20]_i_42/O
                         net (fo=1, routed)           0.000    14.823    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[20]_i_42_n_0
    SLICE_X28Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.280 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    15.280    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_35_n_0
    SLICE_X28Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.378 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.001    15.378    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_30_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.476 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    15.476    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_25_n_0
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.574 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.574    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_20_n_0
    SLICE_X28Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.672 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.672    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_15_n_0
    SLICE_X28Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.770 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.770    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_10_n_0
    SLICE_X28Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.868 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.868    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_5_n_0
    SLICE_X28Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.966 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.966    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_2_n_0
    SLICE_X28Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    16.115 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_1/CO[1]
                         net (fo=36, routed)          0.655    16.771    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[20]
    SLICE_X29Y103        LUT2 (Prop_lut2_I1_O)        0.275    17.046 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[19]_i_42/O
                         net (fo=1, routed)           0.000    17.046    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[19]_i_42_n_0
    SLICE_X29Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.503 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.503    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_35_n_0
    SLICE_X29Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.601 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    17.601    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_30_n_0
    SLICE_X29Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.699 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.699    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_25_n_0
    SLICE_X29Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.797 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.797    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_20_n_0
    SLICE_X29Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.895 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.895    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_15_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.993 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.993    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_10_n_0
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.091 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.091    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_5_n_0
    SLICE_X29Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.189 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.189    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_2_n_0
    SLICE_X29Y111        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    18.338 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_1/CO[1]
                         net (fo=37, routed)          0.653    18.991    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[19]
    SLICE_X28Y108        LUT2 (Prop_lut2_I1_O)        0.275    19.266 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[18]_i_43/O
                         net (fo=1, routed)           0.000    19.266    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[18]_i_43_n_0
    SLICE_X28Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    19.723 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.723    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_35_n_0
    SLICE_X28Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.821 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.821    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_30_n_0
    SLICE_X28Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.919 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.919    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_25_n_0
    SLICE_X28Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.017 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.017    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_20_n_0
    SLICE_X28Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.115 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.115    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_15_n_0
    SLICE_X28Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.213 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.213    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_10_n_0
    SLICE_X28Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.311 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.311    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_5_n_0
    SLICE_X28Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.409 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.409    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_2_n_0
    SLICE_X28Y116        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    20.558 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_1/CO[1]
                         net (fo=36, routed)          0.580    21.137    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[18]
    SLICE_X29Y113        LUT2 (Prop_lut2_I1_O)        0.275    21.412 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[17]_i_42/O
                         net (fo=1, routed)           0.000    21.412    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[17]_i_42_n_0
    SLICE_X29Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    21.869 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.869    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_35_n_0
    SLICE_X29Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.967 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.967    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_30_n_0
    SLICE_X29Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.065 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.065    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_25_n_0
    SLICE_X29Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.163 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.163    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_20_n_0
    SLICE_X29Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.261 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.261    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_15_n_0
    SLICE_X29Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.359 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.359    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_10_n_0
    SLICE_X29Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.457 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.457    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_5_n_0
    SLICE_X29Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.555 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.555    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_2_n_0
    SLICE_X29Y121        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    22.704 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_1/CO[1]
                         net (fo=37, routed)          0.705    23.410    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[17]
    SLICE_X28Y117        LUT2 (Prop_lut2_I1_O)        0.275    23.685 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[16]_i_43/O
                         net (fo=1, routed)           0.000    23.685    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[16]_i_43_n_0
    SLICE_X28Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    24.142 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.142    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_35_n_0
    SLICE_X28Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.240 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    24.240    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_30_n_0
    SLICE_X28Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.338 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.338    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_25_n_0
    SLICE_X28Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.436 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    24.436    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_20_n_0
    SLICE_X28Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.534 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.534    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_15_n_0
    SLICE_X28Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.632 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.632    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_10_n_0
    SLICE_X28Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.730 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.730    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_5_n_0
    SLICE_X28Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.828 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.008    24.836    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_2_n_0
    SLICE_X28Y125        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    24.985 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_1/CO[1]
                         net (fo=36, routed)          0.700    25.684    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[16]
    SLICE_X27Y120        LUT2 (Prop_lut2_I1_O)        0.275    25.959 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[15]_i_42/O
                         net (fo=1, routed)           0.000    25.959    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[15]_i_42_n_0
    SLICE_X27Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    26.416 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    26.416    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_35_n_0
    SLICE_X27Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.514 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    26.514    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_30_n_0
    SLICE_X27Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.612 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    26.612    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_25_n_0
    SLICE_X27Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.710 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    26.710    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_20_n_0
    SLICE_X27Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.808 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.008    26.816    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_15_n_0
    SLICE_X27Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.914 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.914    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_10_n_0
    SLICE_X27Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.012 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.012    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_5_n_0
    SLICE_X27Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.110 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.110    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_2_n_0
    SLICE_X27Y128        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    27.259 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.591    27.850    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[15]
    SLICE_X26Y125        LUT2 (Prop_lut2_I1_O)        0.275    28.125 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[14]_i_42/O
                         net (fo=1, routed)           0.000    28.125    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[14]_i_42_n_0
    SLICE_X26Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    28.569 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.569    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_35_n_0
    SLICE_X26Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    28.669 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    28.669    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_30_n_0
    SLICE_X26Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    28.769 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.769    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_25_n_0
    SLICE_X26Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    28.869 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.869    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_20_n_0
    SLICE_X26Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    28.969 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.969    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_15_n_0
    SLICE_X26Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.069 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.069    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_10_n_0
    SLICE_X26Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.169 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.169    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_5_n_0
    SLICE_X26Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.269 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.269    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_2_n_0
    SLICE_X26Y133        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    29.419 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.624    30.043    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[14]
    SLICE_X27Y129        LUT2 (Prop_lut2_I1_O)        0.277    30.320 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[13]_i_42/O
                         net (fo=1, routed)           0.000    30.320    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[13]_i_42_n_0
    SLICE_X27Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    30.777 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    30.777    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_35_n_0
    SLICE_X27Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.875 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    30.875    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_30_n_0
    SLICE_X27Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.973 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.973    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_25_n_0
    SLICE_X27Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.071 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.071    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_20_n_0
    SLICE_X27Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.169 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.169    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_15_n_0
    SLICE_X27Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.267 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.267    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_10_n_0
    SLICE_X27Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.365 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.365    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_5_n_0
    SLICE_X27Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.463 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.463    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_2_n_0
    SLICE_X27Y137        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    31.612 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.586    32.199    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[13]
    SLICE_X30Y135        LUT2 (Prop_lut2_I1_O)        0.275    32.474 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[12]_i_42/O
                         net (fo=1, routed)           0.000    32.474    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[12]_i_42_n_0
    SLICE_X30Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    32.918 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    32.918    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_35_n_0
    SLICE_X30Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.018 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.018    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_30_n_0
    SLICE_X30Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.118 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.118    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_25_n_0
    SLICE_X30Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.218 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    33.218    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_20_n_0
    SLICE_X30Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.318 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    33.318    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_15_n_0
    SLICE_X30Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.418 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    33.418    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_10_n_0
    SLICE_X30Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.518 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    33.518    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_5_n_0
    SLICE_X30Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.618 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.618    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_2_n_0
    SLICE_X30Y143        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    33.768 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_1/CO[1]
                         net (fo=37, routed)          0.838    34.605    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[12]
    SLICE_X26Y135        LUT2 (Prop_lut2_I1_O)        0.277    34.882 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[11]_i_43/O
                         net (fo=1, routed)           0.000    34.882    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[11]_i_43_n_0
    SLICE_X26Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    35.326 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    35.326    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_35_n_0
    SLICE_X26Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.426 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.426    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_30_n_0
    SLICE_X26Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.526 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    35.526    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_25_n_0
    SLICE_X26Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.626 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    35.626    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_20_n_0
    SLICE_X26Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.726 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.726    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_15_n_0
    SLICE_X26Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.826 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.826    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_10_n_0
    SLICE_X26Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.926 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.926    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_5_n_0
    SLICE_X26Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    36.026 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.026    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_2_n_0
    SLICE_X26Y143        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    36.176 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_1/CO[1]
                         net (fo=37, routed)          0.700    36.877    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[11]
    SLICE_X27Y138        LUT2 (Prop_lut2_I1_O)        0.277    37.154 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[10]_i_43/O
                         net (fo=1, routed)           0.000    37.154    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[10]_i_43_n_0
    SLICE_X27Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    37.611 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.611    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_35_n_0
    SLICE_X27Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.709 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.709    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_30_n_0
    SLICE_X27Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.807 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.807    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_25_n_0
    SLICE_X27Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.905 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    37.905    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_20_n_0
    SLICE_X27Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.003 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.003    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_15_n_0
    SLICE_X27Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.101 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    38.101    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_10_n_0
    SLICE_X27Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.199 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.199    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_5_n_0
    SLICE_X27Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.297 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.297    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_2_n_0
    SLICE_X27Y146        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    38.446 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_1/CO[1]
                         net (fo=37, routed)          0.846    39.291    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[10]
    SLICE_X28Y138        LUT2 (Prop_lut2_I1_O)        0.275    39.566 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[9]_i_43/O
                         net (fo=1, routed)           0.000    39.566    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[9]_i_43_n_0
    SLICE_X28Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    40.023 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    40.023    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_35_n_0
    SLICE_X28Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.121 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.121    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_30_n_0
    SLICE_X28Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.219 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.219    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_25_n_0
    SLICE_X28Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.317 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.317    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_20_n_0
    SLICE_X28Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.415 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.415    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_15_n_0
    SLICE_X28Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.513 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.513    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_10_n_0
    SLICE_X28Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.611 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.611    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_5_n_0
    SLICE_X28Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.709 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.709    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_2_n_0
    SLICE_X28Y146        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    40.858 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_1/CO[1]
                         net (fo=37, routed)          0.739    41.597    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[9]
    SLICE_X29Y138        LUT2 (Prop_lut2_I1_O)        0.275    41.872 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[8]_i_43/O
                         net (fo=1, routed)           0.000    41.872    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[8]_i_43_n_0
    SLICE_X29Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    42.329 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    42.329    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_35_n_0
    SLICE_X29Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.427 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    42.427    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_30_n_0
    SLICE_X29Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.525 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.525    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_25_n_0
    SLICE_X29Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.623 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.623    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_20_n_0
    SLICE_X29Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.721 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.721    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_15_n_0
    SLICE_X29Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.819 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    42.819    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_10_n_0
    SLICE_X29Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.917 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    42.917    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_5_n_0
    SLICE_X29Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.015 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.015    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_2_n_0
    SLICE_X29Y146        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    43.164 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_1/CO[1]
                         net (fo=36, routed)          0.765    43.929    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[8]
    SLICE_X31Y137        LUT2 (Prop_lut2_I1_O)        0.275    44.204 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[7]_i_42/O
                         net (fo=1, routed)           0.000    44.204    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[7]_i_42_n_0
    SLICE_X31Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    44.661 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    44.661    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_35_n_0
    SLICE_X31Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.759 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    44.759    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_30_n_0
    SLICE_X31Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.857 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.857    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_25_n_0
    SLICE_X31Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.955 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    44.955    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_20_n_0
    SLICE_X31Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.053 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    45.053    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_15_n_0
    SLICE_X31Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.151 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.151    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_10_n_0
    SLICE_X31Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.249 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.249    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_5_n_0
    SLICE_X31Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.347 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.347    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_2_n_0
    SLICE_X31Y145        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    45.496 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_1/CO[1]
                         net (fo=37, routed)          0.837    46.333    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[7]
    SLICE_X32Y140        LUT2 (Prop_lut2_I1_O)        0.275    46.608 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[6]_i_43/O
                         net (fo=1, routed)           0.000    46.608    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[6]_i_43_n_0
    SLICE_X32Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    47.052 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    47.052    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_35_n_0
    SLICE_X32Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.152 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    47.152    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_30_n_0
    SLICE_X32Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.252 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.252    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_25_n_0
    SLICE_X32Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.352 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.352    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_20_n_0
    SLICE_X32Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.452 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    47.452    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_15_n_0
    SLICE_X32Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.552 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.552    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_10_n_0
    SLICE_X32Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.652 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.652    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_5_n_0
    SLICE_X32Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.752 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.752    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_2_n_0
    SLICE_X32Y148        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    47.902 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_1/CO[1]
                         net (fo=37, routed)          0.730    48.631    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[6]
    SLICE_X33Y140        LUT2 (Prop_lut2_I1_O)        0.277    48.908 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[5]_i_43/O
                         net (fo=1, routed)           0.000    48.908    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[5]_i_43_n_0
    SLICE_X33Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    49.365 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    49.365    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[5]_i_35_n_0
    SLICE_X33Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.463 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.463    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[5]_i_30_n_0
    SLICE_X33Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.561 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.561    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[5]_i_25_n_0
    SLICE_X33Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.659 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.659    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[5]_i_20_n_0
    SLICE_X33Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.757 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.757    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[5]_i_15_n_0
    SLICE_X33Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.855 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.855    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[5]_i_10_n_0
    SLICE_X33Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.953 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.953    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[5]_i_5_n_0
    SLICE_X33Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.051 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    50.051    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[5]_i_2_n_0
    SLICE_X33Y148        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    50.200 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[5]_i_1/CO[1]
                         net (fo=37, routed)          0.000    50.200    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[5]
    SLICE_X33Y148        FDCE                                         r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=995, routed)         1.391    22.373    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/s00_axi_aclk
    SLICE_X33Y148        FDCE                                         r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[5]/C
                         clock pessimism              0.109    22.482    
                         clock uncertainty           -0.302    22.180    
    SLICE_X33Y148        FDCE (Setup_fdce_C_D)        0.022    22.202    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[5]
  -------------------------------------------------------------------
                         required time                         22.202    
                         arrival time                         -50.200    
  -------------------------------------------------------------------
                         slack                                -27.999    

Slack (VIOLATED) :        -25.657ns  (required time - arrival time)
  Source:                 top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/fre_status_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        45.407ns  (logic 31.340ns (69.020%)  route 14.067ns (30.980%))
  Logic Levels:           198  (CARRY4=178 LUT1=1 LUT2=17 LUT3=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.373ns = ( 22.373 - 20.000 ) 
    Source Clock Delay      (SCD):    2.495ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=995, routed)         1.416     2.495    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/s00_axi_aclk
    SLICE_X31Y78         FDCE                                         r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/fre_status_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDCE (Prop_fdce_C_Q)         0.379     2.874 f  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/fre_status_reg[1]/Q
                         net (fo=27, routed)          0.340     3.214    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/fre_status[1]
    SLICE_X31Y77         LUT1 (Prop_lut1_I0_O)        0.105     3.319 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[25]_i_72/O
                         net (fo=1, routed)           0.000     3.319    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[25]_i_72_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.776 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_57/CO[3]
                         net (fo=1, routed)           0.000     3.776    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_57_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.874 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_48/CO[3]
                         net (fo=1, routed)           0.000     3.874    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_48_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.972 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_39/CO[3]
                         net (fo=1, routed)           0.000     3.972    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_39_n_0
    SLICE_X31Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.070 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.070    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_30_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.168 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.168    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_21_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.266 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.266    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_12_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.364 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.364    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_3_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.462 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.462    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_2_n_0
    SLICE_X31Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     4.678 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_1/CO[0]
                         net (fo=37, routed)          1.026     5.704    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[25]
    SLICE_X30Y79         LUT3 (Prop_lut3_I0_O)        0.309     6.013 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[24]_i_36/O
                         net (fo=1, routed)           0.000     6.013    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[24]_i_36_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     6.327 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000     6.327    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_30_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.427 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000     6.427    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_25_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.527 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.527    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_20_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.627 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.627    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_15_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.727 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.727    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_10_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.827 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.827    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_5_n_0
    SLICE_X30Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.927 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.927    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_2_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150     7.077 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_1/CO[1]
                         net (fo=36, routed)          0.721     7.797    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[24]
    SLICE_X29Y84         LUT3 (Prop_lut3_I0_O)        0.277     8.074 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[23]_i_38/O
                         net (fo=1, routed)           0.000     8.074    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[23]_i_38_n_0
    SLICE_X29Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.531 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.531    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_30_n_0
    SLICE_X29Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.629 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.629    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_25_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.727 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.727    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_20_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.825 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.825    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_15_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.923 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.923    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_10_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.021 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.021    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_5_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.119 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.119    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_2_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149     9.268 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_1/CO[1]
                         net (fo=36, routed)          0.708     9.977    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[23]
    SLICE_X28Y88         LUT2 (Prop_lut2_I1_O)        0.275    10.252 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[22]_i_42/O
                         net (fo=1, routed)           0.000    10.252    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[22]_i_42_n_0
    SLICE_X28Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.709 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.709    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_35_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.807 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.807    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_30_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.905 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.905    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_25_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.003 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.003    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_20_n_0
    SLICE_X28Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.101 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.101    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_15_n_0
    SLICE_X28Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.199 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.199    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_10_n_0
    SLICE_X28Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.297 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.297    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_5_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.395 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.395    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_2_n_0
    SLICE_X28Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    11.544 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_1/CO[1]
                         net (fo=36, routed)          0.739    12.283    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[22]
    SLICE_X29Y93         LUT2 (Prop_lut2_I1_O)        0.275    12.558 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[21]_i_42/O
                         net (fo=1, routed)           0.000    12.558    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[21]_i_42_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    13.015 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    13.015    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_35_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.113 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    13.113    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_30_n_0
    SLICE_X29Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.211 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.211    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_25_n_0
    SLICE_X29Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.309 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.309    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_20_n_0
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.407 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.407    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_15_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.505 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.505    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_10_n_0
    SLICE_X29Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.603 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.001    13.604    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_5_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.702 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.702    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_2_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    13.851 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_1/CO[1]
                         net (fo=36, routed)          0.697    14.548    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[21]
    SLICE_X28Y98         LUT2 (Prop_lut2_I1_O)        0.275    14.823 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[20]_i_42/O
                         net (fo=1, routed)           0.000    14.823    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[20]_i_42_n_0
    SLICE_X28Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.280 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    15.280    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_35_n_0
    SLICE_X28Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.378 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.001    15.378    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_30_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.476 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    15.476    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_25_n_0
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.574 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.574    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_20_n_0
    SLICE_X28Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.672 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.672    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_15_n_0
    SLICE_X28Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.770 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.770    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_10_n_0
    SLICE_X28Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.868 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.868    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_5_n_0
    SLICE_X28Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.966 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.966    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_2_n_0
    SLICE_X28Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    16.115 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_1/CO[1]
                         net (fo=36, routed)          0.655    16.771    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[20]
    SLICE_X29Y103        LUT2 (Prop_lut2_I1_O)        0.275    17.046 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[19]_i_42/O
                         net (fo=1, routed)           0.000    17.046    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[19]_i_42_n_0
    SLICE_X29Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.503 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.503    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_35_n_0
    SLICE_X29Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.601 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    17.601    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_30_n_0
    SLICE_X29Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.699 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.699    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_25_n_0
    SLICE_X29Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.797 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.797    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_20_n_0
    SLICE_X29Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.895 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.895    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_15_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.993 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.993    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_10_n_0
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.091 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.091    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_5_n_0
    SLICE_X29Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.189 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.189    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_2_n_0
    SLICE_X29Y111        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    18.338 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_1/CO[1]
                         net (fo=37, routed)          0.653    18.991    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[19]
    SLICE_X28Y108        LUT2 (Prop_lut2_I1_O)        0.275    19.266 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[18]_i_43/O
                         net (fo=1, routed)           0.000    19.266    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[18]_i_43_n_0
    SLICE_X28Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    19.723 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.723    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_35_n_0
    SLICE_X28Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.821 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.821    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_30_n_0
    SLICE_X28Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.919 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.919    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_25_n_0
    SLICE_X28Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.017 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.017    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_20_n_0
    SLICE_X28Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.115 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.115    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_15_n_0
    SLICE_X28Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.213 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.213    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_10_n_0
    SLICE_X28Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.311 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.311    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_5_n_0
    SLICE_X28Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.409 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.409    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_2_n_0
    SLICE_X28Y116        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    20.558 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_1/CO[1]
                         net (fo=36, routed)          0.580    21.137    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[18]
    SLICE_X29Y113        LUT2 (Prop_lut2_I1_O)        0.275    21.412 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[17]_i_42/O
                         net (fo=1, routed)           0.000    21.412    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[17]_i_42_n_0
    SLICE_X29Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    21.869 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.869    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_35_n_0
    SLICE_X29Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.967 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.967    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_30_n_0
    SLICE_X29Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.065 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.065    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_25_n_0
    SLICE_X29Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.163 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.163    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_20_n_0
    SLICE_X29Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.261 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.261    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_15_n_0
    SLICE_X29Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.359 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.359    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_10_n_0
    SLICE_X29Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.457 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.457    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_5_n_0
    SLICE_X29Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.555 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.555    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_2_n_0
    SLICE_X29Y121        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    22.704 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_1/CO[1]
                         net (fo=37, routed)          0.705    23.410    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[17]
    SLICE_X28Y117        LUT2 (Prop_lut2_I1_O)        0.275    23.685 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[16]_i_43/O
                         net (fo=1, routed)           0.000    23.685    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[16]_i_43_n_0
    SLICE_X28Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    24.142 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.142    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_35_n_0
    SLICE_X28Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.240 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    24.240    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_30_n_0
    SLICE_X28Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.338 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.338    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_25_n_0
    SLICE_X28Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.436 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    24.436    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_20_n_0
    SLICE_X28Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.534 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.534    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_15_n_0
    SLICE_X28Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.632 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.632    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_10_n_0
    SLICE_X28Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.730 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.730    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_5_n_0
    SLICE_X28Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.828 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.008    24.836    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_2_n_0
    SLICE_X28Y125        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    24.985 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_1/CO[1]
                         net (fo=36, routed)          0.700    25.684    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[16]
    SLICE_X27Y120        LUT2 (Prop_lut2_I1_O)        0.275    25.959 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[15]_i_42/O
                         net (fo=1, routed)           0.000    25.959    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[15]_i_42_n_0
    SLICE_X27Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    26.416 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    26.416    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_35_n_0
    SLICE_X27Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.514 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    26.514    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_30_n_0
    SLICE_X27Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.612 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    26.612    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_25_n_0
    SLICE_X27Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.710 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    26.710    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_20_n_0
    SLICE_X27Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.808 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.008    26.816    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_15_n_0
    SLICE_X27Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.914 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.914    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_10_n_0
    SLICE_X27Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.012 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.012    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_5_n_0
    SLICE_X27Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.110 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.110    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_2_n_0
    SLICE_X27Y128        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    27.259 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.591    27.850    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[15]
    SLICE_X26Y125        LUT2 (Prop_lut2_I1_O)        0.275    28.125 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[14]_i_42/O
                         net (fo=1, routed)           0.000    28.125    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[14]_i_42_n_0
    SLICE_X26Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    28.569 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.569    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_35_n_0
    SLICE_X26Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    28.669 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    28.669    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_30_n_0
    SLICE_X26Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    28.769 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.769    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_25_n_0
    SLICE_X26Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    28.869 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.869    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_20_n_0
    SLICE_X26Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    28.969 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.969    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_15_n_0
    SLICE_X26Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.069 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.069    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_10_n_0
    SLICE_X26Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.169 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.169    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_5_n_0
    SLICE_X26Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.269 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.269    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_2_n_0
    SLICE_X26Y133        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    29.419 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.624    30.043    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[14]
    SLICE_X27Y129        LUT2 (Prop_lut2_I1_O)        0.277    30.320 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[13]_i_42/O
                         net (fo=1, routed)           0.000    30.320    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[13]_i_42_n_0
    SLICE_X27Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    30.777 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    30.777    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_35_n_0
    SLICE_X27Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.875 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    30.875    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_30_n_0
    SLICE_X27Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.973 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.973    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_25_n_0
    SLICE_X27Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.071 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.071    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_20_n_0
    SLICE_X27Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.169 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.169    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_15_n_0
    SLICE_X27Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.267 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.267    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_10_n_0
    SLICE_X27Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.365 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.365    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_5_n_0
    SLICE_X27Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.463 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.463    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_2_n_0
    SLICE_X27Y137        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    31.612 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.586    32.199    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[13]
    SLICE_X30Y135        LUT2 (Prop_lut2_I1_O)        0.275    32.474 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[12]_i_42/O
                         net (fo=1, routed)           0.000    32.474    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[12]_i_42_n_0
    SLICE_X30Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    32.918 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    32.918    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_35_n_0
    SLICE_X30Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.018 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.018    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_30_n_0
    SLICE_X30Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.118 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.118    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_25_n_0
    SLICE_X30Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.218 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    33.218    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_20_n_0
    SLICE_X30Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.318 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    33.318    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_15_n_0
    SLICE_X30Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.418 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    33.418    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_10_n_0
    SLICE_X30Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.518 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    33.518    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_5_n_0
    SLICE_X30Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.618 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.618    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_2_n_0
    SLICE_X30Y143        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    33.768 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_1/CO[1]
                         net (fo=37, routed)          0.838    34.605    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[12]
    SLICE_X26Y135        LUT2 (Prop_lut2_I1_O)        0.277    34.882 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[11]_i_43/O
                         net (fo=1, routed)           0.000    34.882    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[11]_i_43_n_0
    SLICE_X26Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    35.326 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    35.326    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_35_n_0
    SLICE_X26Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.426 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.426    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_30_n_0
    SLICE_X26Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.526 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    35.526    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_25_n_0
    SLICE_X26Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.626 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    35.626    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_20_n_0
    SLICE_X26Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.726 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.726    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_15_n_0
    SLICE_X26Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.826 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.826    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_10_n_0
    SLICE_X26Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.926 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.926    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_5_n_0
    SLICE_X26Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    36.026 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.026    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_2_n_0
    SLICE_X26Y143        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    36.176 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_1/CO[1]
                         net (fo=37, routed)          0.700    36.877    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[11]
    SLICE_X27Y138        LUT2 (Prop_lut2_I1_O)        0.277    37.154 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[10]_i_43/O
                         net (fo=1, routed)           0.000    37.154    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[10]_i_43_n_0
    SLICE_X27Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    37.611 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.611    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_35_n_0
    SLICE_X27Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.709 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.709    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_30_n_0
    SLICE_X27Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.807 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.807    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_25_n_0
    SLICE_X27Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.905 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    37.905    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_20_n_0
    SLICE_X27Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.003 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.003    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_15_n_0
    SLICE_X27Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.101 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    38.101    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_10_n_0
    SLICE_X27Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.199 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.199    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_5_n_0
    SLICE_X27Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.297 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.297    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_2_n_0
    SLICE_X27Y146        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    38.446 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_1/CO[1]
                         net (fo=37, routed)          0.846    39.291    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[10]
    SLICE_X28Y138        LUT2 (Prop_lut2_I1_O)        0.275    39.566 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[9]_i_43/O
                         net (fo=1, routed)           0.000    39.566    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[9]_i_43_n_0
    SLICE_X28Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    40.023 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    40.023    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_35_n_0
    SLICE_X28Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.121 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.121    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_30_n_0
    SLICE_X28Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.219 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.219    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_25_n_0
    SLICE_X28Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.317 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.317    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_20_n_0
    SLICE_X28Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.415 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.415    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_15_n_0
    SLICE_X28Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.513 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.513    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_10_n_0
    SLICE_X28Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.611 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.611    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_5_n_0
    SLICE_X28Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.709 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.709    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_2_n_0
    SLICE_X28Y146        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    40.858 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_1/CO[1]
                         net (fo=37, routed)          0.739    41.597    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[9]
    SLICE_X29Y138        LUT2 (Prop_lut2_I1_O)        0.275    41.872 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[8]_i_43/O
                         net (fo=1, routed)           0.000    41.872    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[8]_i_43_n_0
    SLICE_X29Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    42.329 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    42.329    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_35_n_0
    SLICE_X29Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.427 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    42.427    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_30_n_0
    SLICE_X29Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.525 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.525    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_25_n_0
    SLICE_X29Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.623 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.623    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_20_n_0
    SLICE_X29Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.721 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.721    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_15_n_0
    SLICE_X29Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.819 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    42.819    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_10_n_0
    SLICE_X29Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.917 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    42.917    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_5_n_0
    SLICE_X29Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.015 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.015    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_2_n_0
    SLICE_X29Y146        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    43.164 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_1/CO[1]
                         net (fo=36, routed)          0.765    43.929    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[8]
    SLICE_X31Y137        LUT2 (Prop_lut2_I1_O)        0.275    44.204 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[7]_i_42/O
                         net (fo=1, routed)           0.000    44.204    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[7]_i_42_n_0
    SLICE_X31Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    44.661 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    44.661    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_35_n_0
    SLICE_X31Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.759 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    44.759    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_30_n_0
    SLICE_X31Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.857 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.857    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_25_n_0
    SLICE_X31Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.955 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    44.955    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_20_n_0
    SLICE_X31Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.053 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    45.053    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_15_n_0
    SLICE_X31Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.151 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.151    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_10_n_0
    SLICE_X31Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.249 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.249    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_5_n_0
    SLICE_X31Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.347 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.347    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_2_n_0
    SLICE_X31Y145        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    45.496 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_1/CO[1]
                         net (fo=37, routed)          0.837    46.333    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[7]
    SLICE_X32Y140        LUT2 (Prop_lut2_I1_O)        0.275    46.608 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[6]_i_43/O
                         net (fo=1, routed)           0.000    46.608    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[6]_i_43_n_0
    SLICE_X32Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    47.052 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    47.052    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_35_n_0
    SLICE_X32Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.152 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    47.152    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_30_n_0
    SLICE_X32Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.252 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.252    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_25_n_0
    SLICE_X32Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.352 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.352    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_20_n_0
    SLICE_X32Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.452 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    47.452    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_15_n_0
    SLICE_X32Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.552 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.552    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_10_n_0
    SLICE_X32Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.652 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.652    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_5_n_0
    SLICE_X32Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.752 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.752    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_2_n_0
    SLICE_X32Y148        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    47.902 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]_i_1/CO[1]
                         net (fo=37, routed)          0.000    47.902    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[6]
    SLICE_X32Y148        FDPE                                         r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=995, routed)         1.391    22.373    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/s00_axi_aclk
    SLICE_X32Y148        FDPE                                         r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]/C
                         clock pessimism              0.109    22.482    
                         clock uncertainty           -0.302    22.180    
    SLICE_X32Y148        FDPE (Setup_fdpe_C_D)        0.065    22.245    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[6]
  -------------------------------------------------------------------
                         required time                         22.245    
                         arrival time                         -47.902    
  -------------------------------------------------------------------
                         slack                                -25.657    

Slack (VIOLATED) :        -23.254ns  (required time - arrival time)
  Source:                 top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/fre_status_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        43.001ns  (logic 29.771ns (69.233%)  route 13.230ns (30.767%))
  Logic Levels:           188  (CARRY4=169 LUT1=1 LUT2=16 LUT3=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.413ns = ( 22.413 - 20.000 ) 
    Source Clock Delay      (SCD):    2.495ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=995, routed)         1.416     2.495    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/s00_axi_aclk
    SLICE_X31Y78         FDCE                                         r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/fre_status_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDCE (Prop_fdce_C_Q)         0.379     2.874 f  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/fre_status_reg[1]/Q
                         net (fo=27, routed)          0.340     3.214    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/fre_status[1]
    SLICE_X31Y77         LUT1 (Prop_lut1_I0_O)        0.105     3.319 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[25]_i_72/O
                         net (fo=1, routed)           0.000     3.319    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[25]_i_72_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.776 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_57/CO[3]
                         net (fo=1, routed)           0.000     3.776    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_57_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.874 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_48/CO[3]
                         net (fo=1, routed)           0.000     3.874    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_48_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.972 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_39/CO[3]
                         net (fo=1, routed)           0.000     3.972    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_39_n_0
    SLICE_X31Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.070 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.070    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_30_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.168 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.168    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_21_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.266 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.266    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_12_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.364 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.364    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_3_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.462 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.462    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_2_n_0
    SLICE_X31Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     4.678 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_1/CO[0]
                         net (fo=37, routed)          1.026     5.704    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[25]
    SLICE_X30Y79         LUT3 (Prop_lut3_I0_O)        0.309     6.013 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[24]_i_36/O
                         net (fo=1, routed)           0.000     6.013    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[24]_i_36_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     6.327 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000     6.327    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_30_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.427 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000     6.427    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_25_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.527 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.527    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_20_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.627 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.627    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_15_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.727 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.727    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_10_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.827 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.827    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_5_n_0
    SLICE_X30Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.927 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.927    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_2_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150     7.077 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_1/CO[1]
                         net (fo=36, routed)          0.721     7.797    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[24]
    SLICE_X29Y84         LUT3 (Prop_lut3_I0_O)        0.277     8.074 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[23]_i_38/O
                         net (fo=1, routed)           0.000     8.074    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[23]_i_38_n_0
    SLICE_X29Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.531 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.531    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_30_n_0
    SLICE_X29Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.629 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.629    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_25_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.727 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.727    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_20_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.825 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.825    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_15_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.923 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.923    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_10_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.021 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.021    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_5_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.119 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.119    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_2_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149     9.268 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_1/CO[1]
                         net (fo=36, routed)          0.708     9.977    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[23]
    SLICE_X28Y88         LUT2 (Prop_lut2_I1_O)        0.275    10.252 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[22]_i_42/O
                         net (fo=1, routed)           0.000    10.252    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[22]_i_42_n_0
    SLICE_X28Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.709 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.709    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_35_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.807 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.807    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_30_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.905 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.905    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_25_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.003 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.003    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_20_n_0
    SLICE_X28Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.101 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.101    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_15_n_0
    SLICE_X28Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.199 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.199    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_10_n_0
    SLICE_X28Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.297 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.297    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_5_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.395 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.395    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_2_n_0
    SLICE_X28Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    11.544 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_1/CO[1]
                         net (fo=36, routed)          0.739    12.283    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[22]
    SLICE_X29Y93         LUT2 (Prop_lut2_I1_O)        0.275    12.558 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[21]_i_42/O
                         net (fo=1, routed)           0.000    12.558    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[21]_i_42_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    13.015 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    13.015    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_35_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.113 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    13.113    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_30_n_0
    SLICE_X29Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.211 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.211    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_25_n_0
    SLICE_X29Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.309 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.309    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_20_n_0
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.407 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.407    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_15_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.505 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.505    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_10_n_0
    SLICE_X29Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.603 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.001    13.604    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_5_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.702 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.702    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_2_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    13.851 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_1/CO[1]
                         net (fo=36, routed)          0.697    14.548    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[21]
    SLICE_X28Y98         LUT2 (Prop_lut2_I1_O)        0.275    14.823 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[20]_i_42/O
                         net (fo=1, routed)           0.000    14.823    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[20]_i_42_n_0
    SLICE_X28Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.280 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    15.280    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_35_n_0
    SLICE_X28Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.378 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.001    15.378    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_30_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.476 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    15.476    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_25_n_0
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.574 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.574    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_20_n_0
    SLICE_X28Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.672 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.672    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_15_n_0
    SLICE_X28Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.770 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.770    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_10_n_0
    SLICE_X28Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.868 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.868    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_5_n_0
    SLICE_X28Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.966 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.966    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_2_n_0
    SLICE_X28Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    16.115 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_1/CO[1]
                         net (fo=36, routed)          0.655    16.771    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[20]
    SLICE_X29Y103        LUT2 (Prop_lut2_I1_O)        0.275    17.046 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[19]_i_42/O
                         net (fo=1, routed)           0.000    17.046    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[19]_i_42_n_0
    SLICE_X29Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.503 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.503    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_35_n_0
    SLICE_X29Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.601 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    17.601    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_30_n_0
    SLICE_X29Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.699 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.699    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_25_n_0
    SLICE_X29Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.797 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.797    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_20_n_0
    SLICE_X29Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.895 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.895    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_15_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.993 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.993    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_10_n_0
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.091 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.091    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_5_n_0
    SLICE_X29Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.189 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.189    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_2_n_0
    SLICE_X29Y111        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    18.338 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_1/CO[1]
                         net (fo=37, routed)          0.653    18.991    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[19]
    SLICE_X28Y108        LUT2 (Prop_lut2_I1_O)        0.275    19.266 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[18]_i_43/O
                         net (fo=1, routed)           0.000    19.266    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[18]_i_43_n_0
    SLICE_X28Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    19.723 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.723    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_35_n_0
    SLICE_X28Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.821 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.821    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_30_n_0
    SLICE_X28Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.919 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.919    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_25_n_0
    SLICE_X28Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.017 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.017    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_20_n_0
    SLICE_X28Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.115 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.115    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_15_n_0
    SLICE_X28Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.213 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.213    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_10_n_0
    SLICE_X28Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.311 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.311    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_5_n_0
    SLICE_X28Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.409 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.409    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_2_n_0
    SLICE_X28Y116        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    20.558 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_1/CO[1]
                         net (fo=36, routed)          0.580    21.137    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[18]
    SLICE_X29Y113        LUT2 (Prop_lut2_I1_O)        0.275    21.412 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[17]_i_42/O
                         net (fo=1, routed)           0.000    21.412    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[17]_i_42_n_0
    SLICE_X29Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    21.869 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.869    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_35_n_0
    SLICE_X29Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.967 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.967    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_30_n_0
    SLICE_X29Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.065 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.065    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_25_n_0
    SLICE_X29Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.163 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.163    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_20_n_0
    SLICE_X29Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.261 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.261    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_15_n_0
    SLICE_X29Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.359 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.359    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_10_n_0
    SLICE_X29Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.457 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.457    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_5_n_0
    SLICE_X29Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.555 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.555    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_2_n_0
    SLICE_X29Y121        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    22.704 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_1/CO[1]
                         net (fo=37, routed)          0.705    23.410    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[17]
    SLICE_X28Y117        LUT2 (Prop_lut2_I1_O)        0.275    23.685 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[16]_i_43/O
                         net (fo=1, routed)           0.000    23.685    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[16]_i_43_n_0
    SLICE_X28Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    24.142 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.142    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_35_n_0
    SLICE_X28Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.240 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    24.240    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_30_n_0
    SLICE_X28Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.338 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.338    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_25_n_0
    SLICE_X28Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.436 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    24.436    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_20_n_0
    SLICE_X28Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.534 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.534    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_15_n_0
    SLICE_X28Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.632 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.632    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_10_n_0
    SLICE_X28Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.730 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.730    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_5_n_0
    SLICE_X28Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.828 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.008    24.836    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_2_n_0
    SLICE_X28Y125        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    24.985 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_1/CO[1]
                         net (fo=36, routed)          0.700    25.684    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[16]
    SLICE_X27Y120        LUT2 (Prop_lut2_I1_O)        0.275    25.959 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[15]_i_42/O
                         net (fo=1, routed)           0.000    25.959    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[15]_i_42_n_0
    SLICE_X27Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    26.416 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    26.416    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_35_n_0
    SLICE_X27Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.514 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    26.514    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_30_n_0
    SLICE_X27Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.612 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    26.612    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_25_n_0
    SLICE_X27Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.710 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    26.710    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_20_n_0
    SLICE_X27Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.808 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.008    26.816    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_15_n_0
    SLICE_X27Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.914 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.914    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_10_n_0
    SLICE_X27Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.012 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.012    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_5_n_0
    SLICE_X27Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.110 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.110    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_2_n_0
    SLICE_X27Y128        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    27.259 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.591    27.850    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[15]
    SLICE_X26Y125        LUT2 (Prop_lut2_I1_O)        0.275    28.125 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[14]_i_42/O
                         net (fo=1, routed)           0.000    28.125    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[14]_i_42_n_0
    SLICE_X26Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    28.569 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.569    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_35_n_0
    SLICE_X26Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    28.669 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    28.669    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_30_n_0
    SLICE_X26Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    28.769 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.769    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_25_n_0
    SLICE_X26Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    28.869 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.869    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_20_n_0
    SLICE_X26Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    28.969 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.969    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_15_n_0
    SLICE_X26Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.069 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.069    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_10_n_0
    SLICE_X26Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.169 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.169    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_5_n_0
    SLICE_X26Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.269 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.269    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_2_n_0
    SLICE_X26Y133        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    29.419 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.624    30.043    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[14]
    SLICE_X27Y129        LUT2 (Prop_lut2_I1_O)        0.277    30.320 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[13]_i_42/O
                         net (fo=1, routed)           0.000    30.320    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[13]_i_42_n_0
    SLICE_X27Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    30.777 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    30.777    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_35_n_0
    SLICE_X27Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.875 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    30.875    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_30_n_0
    SLICE_X27Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.973 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.973    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_25_n_0
    SLICE_X27Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.071 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.071    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_20_n_0
    SLICE_X27Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.169 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.169    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_15_n_0
    SLICE_X27Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.267 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.267    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_10_n_0
    SLICE_X27Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.365 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.365    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_5_n_0
    SLICE_X27Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.463 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.463    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_2_n_0
    SLICE_X27Y137        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    31.612 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.586    32.199    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[13]
    SLICE_X30Y135        LUT2 (Prop_lut2_I1_O)        0.275    32.474 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[12]_i_42/O
                         net (fo=1, routed)           0.000    32.474    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[12]_i_42_n_0
    SLICE_X30Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    32.918 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    32.918    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_35_n_0
    SLICE_X30Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.018 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.018    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_30_n_0
    SLICE_X30Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.118 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.118    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_25_n_0
    SLICE_X30Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.218 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    33.218    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_20_n_0
    SLICE_X30Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.318 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    33.318    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_15_n_0
    SLICE_X30Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.418 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    33.418    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_10_n_0
    SLICE_X30Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.518 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    33.518    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_5_n_0
    SLICE_X30Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.618 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.618    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_2_n_0
    SLICE_X30Y143        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    33.768 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_1/CO[1]
                         net (fo=37, routed)          0.838    34.605    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[12]
    SLICE_X26Y135        LUT2 (Prop_lut2_I1_O)        0.277    34.882 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[11]_i_43/O
                         net (fo=1, routed)           0.000    34.882    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[11]_i_43_n_0
    SLICE_X26Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    35.326 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    35.326    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_35_n_0
    SLICE_X26Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.426 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.426    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_30_n_0
    SLICE_X26Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.526 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    35.526    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_25_n_0
    SLICE_X26Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.626 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    35.626    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_20_n_0
    SLICE_X26Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.726 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.726    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_15_n_0
    SLICE_X26Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.826 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.826    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_10_n_0
    SLICE_X26Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.926 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.926    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_5_n_0
    SLICE_X26Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    36.026 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.026    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_2_n_0
    SLICE_X26Y143        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    36.176 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_1/CO[1]
                         net (fo=37, routed)          0.700    36.877    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[11]
    SLICE_X27Y138        LUT2 (Prop_lut2_I1_O)        0.277    37.154 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[10]_i_43/O
                         net (fo=1, routed)           0.000    37.154    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[10]_i_43_n_0
    SLICE_X27Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    37.611 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.611    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_35_n_0
    SLICE_X27Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.709 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.709    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_30_n_0
    SLICE_X27Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.807 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.807    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_25_n_0
    SLICE_X27Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.905 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    37.905    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_20_n_0
    SLICE_X27Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.003 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.003    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_15_n_0
    SLICE_X27Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.101 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    38.101    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_10_n_0
    SLICE_X27Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.199 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.199    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_5_n_0
    SLICE_X27Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.297 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.297    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_2_n_0
    SLICE_X27Y146        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    38.446 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_1/CO[1]
                         net (fo=37, routed)          0.846    39.291    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[10]
    SLICE_X28Y138        LUT2 (Prop_lut2_I1_O)        0.275    39.566 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[9]_i_43/O
                         net (fo=1, routed)           0.000    39.566    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[9]_i_43_n_0
    SLICE_X28Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    40.023 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    40.023    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_35_n_0
    SLICE_X28Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.121 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.121    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_30_n_0
    SLICE_X28Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.219 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.219    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_25_n_0
    SLICE_X28Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.317 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.317    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_20_n_0
    SLICE_X28Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.415 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.415    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_15_n_0
    SLICE_X28Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.513 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.513    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_10_n_0
    SLICE_X28Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.611 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.611    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_5_n_0
    SLICE_X28Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.709 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.709    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_2_n_0
    SLICE_X28Y146        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    40.858 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_1/CO[1]
                         net (fo=37, routed)          0.739    41.597    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[9]
    SLICE_X29Y138        LUT2 (Prop_lut2_I1_O)        0.275    41.872 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[8]_i_43/O
                         net (fo=1, routed)           0.000    41.872    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[8]_i_43_n_0
    SLICE_X29Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    42.329 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    42.329    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_35_n_0
    SLICE_X29Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.427 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    42.427    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_30_n_0
    SLICE_X29Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.525 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.525    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_25_n_0
    SLICE_X29Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.623 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.623    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_20_n_0
    SLICE_X29Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.721 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.721    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_15_n_0
    SLICE_X29Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.819 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    42.819    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_10_n_0
    SLICE_X29Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.917 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    42.917    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_5_n_0
    SLICE_X29Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.015 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.015    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_2_n_0
    SLICE_X29Y146        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    43.164 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_1/CO[1]
                         net (fo=36, routed)          0.765    43.929    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[8]
    SLICE_X31Y137        LUT2 (Prop_lut2_I1_O)        0.275    44.204 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[7]_i_42/O
                         net (fo=1, routed)           0.000    44.204    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[7]_i_42_n_0
    SLICE_X31Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    44.661 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    44.661    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_35_n_0
    SLICE_X31Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.759 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    44.759    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_30_n_0
    SLICE_X31Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.857 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.857    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_25_n_0
    SLICE_X31Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.955 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    44.955    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_20_n_0
    SLICE_X31Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.053 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    45.053    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_15_n_0
    SLICE_X31Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.151 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.151    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_10_n_0
    SLICE_X31Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.249 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.249    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_5_n_0
    SLICE_X31Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.347 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.347    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_2_n_0
    SLICE_X31Y145        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    45.496 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]_i_1/CO[1]
                         net (fo=37, routed)          0.000    45.496    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[7]
    SLICE_X31Y145        FDCE                                         r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=995, routed)         1.431    22.413    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/s00_axi_aclk
    SLICE_X31Y145        FDCE                                         r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]/C
                         clock pessimism              0.109    22.522    
                         clock uncertainty           -0.302    22.220    
    SLICE_X31Y145        FDCE (Setup_fdce_C_D)        0.022    22.242    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[7]
  -------------------------------------------------------------------
                         required time                         22.242    
                         arrival time                         -45.496    
  -------------------------------------------------------------------
                         slack                                -23.254    

Slack (VIOLATED) :        -20.922ns  (required time - arrival time)
  Source:                 top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/fre_status_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        40.669ns  (logic 28.204ns (69.350%)  route 12.465ns (30.650%))
  Logic Levels:           178  (CARRY4=160 LUT1=1 LUT2=15 LUT3=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.413ns = ( 22.413 - 20.000 ) 
    Source Clock Delay      (SCD):    2.495ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=995, routed)         1.416     2.495    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/s00_axi_aclk
    SLICE_X31Y78         FDCE                                         r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/fre_status_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDCE (Prop_fdce_C_Q)         0.379     2.874 f  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/fre_status_reg[1]/Q
                         net (fo=27, routed)          0.340     3.214    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/fre_status[1]
    SLICE_X31Y77         LUT1 (Prop_lut1_I0_O)        0.105     3.319 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[25]_i_72/O
                         net (fo=1, routed)           0.000     3.319    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[25]_i_72_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.776 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_57/CO[3]
                         net (fo=1, routed)           0.000     3.776    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_57_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.874 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_48/CO[3]
                         net (fo=1, routed)           0.000     3.874    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_48_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.972 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_39/CO[3]
                         net (fo=1, routed)           0.000     3.972    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_39_n_0
    SLICE_X31Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.070 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.070    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_30_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.168 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.168    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_21_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.266 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.266    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_12_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.364 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.364    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_3_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.462 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.462    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_2_n_0
    SLICE_X31Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     4.678 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_1/CO[0]
                         net (fo=37, routed)          1.026     5.704    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[25]
    SLICE_X30Y79         LUT3 (Prop_lut3_I0_O)        0.309     6.013 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[24]_i_36/O
                         net (fo=1, routed)           0.000     6.013    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[24]_i_36_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     6.327 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000     6.327    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_30_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.427 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000     6.427    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_25_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.527 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.527    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_20_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.627 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.627    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_15_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.727 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.727    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_10_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.827 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.827    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_5_n_0
    SLICE_X30Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.927 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.927    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_2_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150     7.077 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_1/CO[1]
                         net (fo=36, routed)          0.721     7.797    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[24]
    SLICE_X29Y84         LUT3 (Prop_lut3_I0_O)        0.277     8.074 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[23]_i_38/O
                         net (fo=1, routed)           0.000     8.074    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[23]_i_38_n_0
    SLICE_X29Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.531 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.531    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_30_n_0
    SLICE_X29Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.629 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.629    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_25_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.727 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.727    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_20_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.825 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.825    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_15_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.923 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.923    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_10_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.021 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.021    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_5_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.119 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.119    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_2_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149     9.268 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_1/CO[1]
                         net (fo=36, routed)          0.708     9.977    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[23]
    SLICE_X28Y88         LUT2 (Prop_lut2_I1_O)        0.275    10.252 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[22]_i_42/O
                         net (fo=1, routed)           0.000    10.252    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[22]_i_42_n_0
    SLICE_X28Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.709 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.709    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_35_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.807 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.807    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_30_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.905 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.905    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_25_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.003 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.003    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_20_n_0
    SLICE_X28Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.101 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.101    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_15_n_0
    SLICE_X28Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.199 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.199    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_10_n_0
    SLICE_X28Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.297 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.297    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_5_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.395 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.395    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_2_n_0
    SLICE_X28Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    11.544 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_1/CO[1]
                         net (fo=36, routed)          0.739    12.283    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[22]
    SLICE_X29Y93         LUT2 (Prop_lut2_I1_O)        0.275    12.558 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[21]_i_42/O
                         net (fo=1, routed)           0.000    12.558    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[21]_i_42_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    13.015 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    13.015    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_35_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.113 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    13.113    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_30_n_0
    SLICE_X29Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.211 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.211    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_25_n_0
    SLICE_X29Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.309 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.309    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_20_n_0
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.407 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.407    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_15_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.505 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.505    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_10_n_0
    SLICE_X29Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.603 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.001    13.604    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_5_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.702 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.702    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_2_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    13.851 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_1/CO[1]
                         net (fo=36, routed)          0.697    14.548    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[21]
    SLICE_X28Y98         LUT2 (Prop_lut2_I1_O)        0.275    14.823 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[20]_i_42/O
                         net (fo=1, routed)           0.000    14.823    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[20]_i_42_n_0
    SLICE_X28Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.280 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    15.280    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_35_n_0
    SLICE_X28Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.378 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.001    15.378    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_30_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.476 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    15.476    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_25_n_0
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.574 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.574    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_20_n_0
    SLICE_X28Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.672 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.672    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_15_n_0
    SLICE_X28Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.770 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.770    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_10_n_0
    SLICE_X28Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.868 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.868    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_5_n_0
    SLICE_X28Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.966 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.966    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_2_n_0
    SLICE_X28Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    16.115 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_1/CO[1]
                         net (fo=36, routed)          0.655    16.771    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[20]
    SLICE_X29Y103        LUT2 (Prop_lut2_I1_O)        0.275    17.046 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[19]_i_42/O
                         net (fo=1, routed)           0.000    17.046    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[19]_i_42_n_0
    SLICE_X29Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.503 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.503    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_35_n_0
    SLICE_X29Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.601 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    17.601    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_30_n_0
    SLICE_X29Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.699 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.699    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_25_n_0
    SLICE_X29Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.797 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.797    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_20_n_0
    SLICE_X29Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.895 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.895    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_15_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.993 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.993    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_10_n_0
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.091 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.091    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_5_n_0
    SLICE_X29Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.189 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.189    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_2_n_0
    SLICE_X29Y111        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    18.338 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_1/CO[1]
                         net (fo=37, routed)          0.653    18.991    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[19]
    SLICE_X28Y108        LUT2 (Prop_lut2_I1_O)        0.275    19.266 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[18]_i_43/O
                         net (fo=1, routed)           0.000    19.266    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[18]_i_43_n_0
    SLICE_X28Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    19.723 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.723    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_35_n_0
    SLICE_X28Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.821 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.821    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_30_n_0
    SLICE_X28Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.919 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.919    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_25_n_0
    SLICE_X28Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.017 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.017    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_20_n_0
    SLICE_X28Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.115 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.115    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_15_n_0
    SLICE_X28Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.213 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.213    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_10_n_0
    SLICE_X28Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.311 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.311    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_5_n_0
    SLICE_X28Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.409 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.409    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_2_n_0
    SLICE_X28Y116        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    20.558 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_1/CO[1]
                         net (fo=36, routed)          0.580    21.137    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[18]
    SLICE_X29Y113        LUT2 (Prop_lut2_I1_O)        0.275    21.412 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[17]_i_42/O
                         net (fo=1, routed)           0.000    21.412    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[17]_i_42_n_0
    SLICE_X29Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    21.869 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.869    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_35_n_0
    SLICE_X29Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.967 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.967    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_30_n_0
    SLICE_X29Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.065 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.065    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_25_n_0
    SLICE_X29Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.163 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.163    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_20_n_0
    SLICE_X29Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.261 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.261    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_15_n_0
    SLICE_X29Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.359 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.359    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_10_n_0
    SLICE_X29Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.457 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.457    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_5_n_0
    SLICE_X29Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.555 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.555    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_2_n_0
    SLICE_X29Y121        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    22.704 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_1/CO[1]
                         net (fo=37, routed)          0.705    23.410    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[17]
    SLICE_X28Y117        LUT2 (Prop_lut2_I1_O)        0.275    23.685 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[16]_i_43/O
                         net (fo=1, routed)           0.000    23.685    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[16]_i_43_n_0
    SLICE_X28Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    24.142 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.142    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_35_n_0
    SLICE_X28Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.240 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    24.240    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_30_n_0
    SLICE_X28Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.338 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.338    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_25_n_0
    SLICE_X28Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.436 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    24.436    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_20_n_0
    SLICE_X28Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.534 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.534    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_15_n_0
    SLICE_X28Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.632 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.632    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_10_n_0
    SLICE_X28Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.730 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.730    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_5_n_0
    SLICE_X28Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.828 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.008    24.836    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_2_n_0
    SLICE_X28Y125        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    24.985 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_1/CO[1]
                         net (fo=36, routed)          0.700    25.684    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[16]
    SLICE_X27Y120        LUT2 (Prop_lut2_I1_O)        0.275    25.959 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[15]_i_42/O
                         net (fo=1, routed)           0.000    25.959    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[15]_i_42_n_0
    SLICE_X27Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    26.416 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    26.416    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_35_n_0
    SLICE_X27Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.514 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    26.514    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_30_n_0
    SLICE_X27Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.612 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    26.612    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_25_n_0
    SLICE_X27Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.710 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    26.710    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_20_n_0
    SLICE_X27Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.808 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.008    26.816    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_15_n_0
    SLICE_X27Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.914 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.914    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_10_n_0
    SLICE_X27Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.012 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.012    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_5_n_0
    SLICE_X27Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.110 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.110    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_2_n_0
    SLICE_X27Y128        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    27.259 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.591    27.850    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[15]
    SLICE_X26Y125        LUT2 (Prop_lut2_I1_O)        0.275    28.125 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[14]_i_42/O
                         net (fo=1, routed)           0.000    28.125    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[14]_i_42_n_0
    SLICE_X26Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    28.569 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.569    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_35_n_0
    SLICE_X26Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    28.669 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    28.669    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_30_n_0
    SLICE_X26Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    28.769 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.769    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_25_n_0
    SLICE_X26Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    28.869 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.869    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_20_n_0
    SLICE_X26Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    28.969 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.969    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_15_n_0
    SLICE_X26Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.069 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.069    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_10_n_0
    SLICE_X26Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.169 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.169    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_5_n_0
    SLICE_X26Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.269 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.269    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_2_n_0
    SLICE_X26Y133        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    29.419 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.624    30.043    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[14]
    SLICE_X27Y129        LUT2 (Prop_lut2_I1_O)        0.277    30.320 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[13]_i_42/O
                         net (fo=1, routed)           0.000    30.320    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[13]_i_42_n_0
    SLICE_X27Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    30.777 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    30.777    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_35_n_0
    SLICE_X27Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.875 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    30.875    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_30_n_0
    SLICE_X27Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.973 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.973    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_25_n_0
    SLICE_X27Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.071 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.071    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_20_n_0
    SLICE_X27Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.169 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.169    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_15_n_0
    SLICE_X27Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.267 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.267    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_10_n_0
    SLICE_X27Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.365 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.365    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_5_n_0
    SLICE_X27Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.463 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.463    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_2_n_0
    SLICE_X27Y137        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    31.612 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.586    32.199    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[13]
    SLICE_X30Y135        LUT2 (Prop_lut2_I1_O)        0.275    32.474 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[12]_i_42/O
                         net (fo=1, routed)           0.000    32.474    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[12]_i_42_n_0
    SLICE_X30Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    32.918 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    32.918    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_35_n_0
    SLICE_X30Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.018 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.018    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_30_n_0
    SLICE_X30Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.118 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.118    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_25_n_0
    SLICE_X30Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.218 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    33.218    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_20_n_0
    SLICE_X30Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.318 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    33.318    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_15_n_0
    SLICE_X30Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.418 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    33.418    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_10_n_0
    SLICE_X30Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.518 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    33.518    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_5_n_0
    SLICE_X30Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.618 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.618    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_2_n_0
    SLICE_X30Y143        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    33.768 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_1/CO[1]
                         net (fo=37, routed)          0.838    34.605    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[12]
    SLICE_X26Y135        LUT2 (Prop_lut2_I1_O)        0.277    34.882 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[11]_i_43/O
                         net (fo=1, routed)           0.000    34.882    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[11]_i_43_n_0
    SLICE_X26Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    35.326 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    35.326    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_35_n_0
    SLICE_X26Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.426 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.426    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_30_n_0
    SLICE_X26Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.526 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    35.526    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_25_n_0
    SLICE_X26Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.626 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    35.626    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_20_n_0
    SLICE_X26Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.726 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.726    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_15_n_0
    SLICE_X26Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.826 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.826    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_10_n_0
    SLICE_X26Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.926 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.926    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_5_n_0
    SLICE_X26Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    36.026 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.026    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_2_n_0
    SLICE_X26Y143        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    36.176 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_1/CO[1]
                         net (fo=37, routed)          0.700    36.877    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[11]
    SLICE_X27Y138        LUT2 (Prop_lut2_I1_O)        0.277    37.154 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[10]_i_43/O
                         net (fo=1, routed)           0.000    37.154    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[10]_i_43_n_0
    SLICE_X27Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    37.611 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.611    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_35_n_0
    SLICE_X27Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.709 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.709    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_30_n_0
    SLICE_X27Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.807 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.807    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_25_n_0
    SLICE_X27Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.905 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    37.905    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_20_n_0
    SLICE_X27Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.003 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.003    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_15_n_0
    SLICE_X27Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.101 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    38.101    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_10_n_0
    SLICE_X27Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.199 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.199    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_5_n_0
    SLICE_X27Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.297 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.297    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_2_n_0
    SLICE_X27Y146        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    38.446 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_1/CO[1]
                         net (fo=37, routed)          0.846    39.291    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[10]
    SLICE_X28Y138        LUT2 (Prop_lut2_I1_O)        0.275    39.566 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[9]_i_43/O
                         net (fo=1, routed)           0.000    39.566    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[9]_i_43_n_0
    SLICE_X28Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    40.023 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    40.023    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_35_n_0
    SLICE_X28Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.121 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.121    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_30_n_0
    SLICE_X28Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.219 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.219    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_25_n_0
    SLICE_X28Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.317 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.317    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_20_n_0
    SLICE_X28Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.415 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.415    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_15_n_0
    SLICE_X28Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.513 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.513    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_10_n_0
    SLICE_X28Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.611 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.611    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_5_n_0
    SLICE_X28Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.709 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.709    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_2_n_0
    SLICE_X28Y146        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    40.858 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_1/CO[1]
                         net (fo=37, routed)          0.739    41.597    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[9]
    SLICE_X29Y138        LUT2 (Prop_lut2_I1_O)        0.275    41.872 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[8]_i_43/O
                         net (fo=1, routed)           0.000    41.872    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[8]_i_43_n_0
    SLICE_X29Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    42.329 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    42.329    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_35_n_0
    SLICE_X29Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.427 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    42.427    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_30_n_0
    SLICE_X29Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.525 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.525    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_25_n_0
    SLICE_X29Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.623 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.623    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_20_n_0
    SLICE_X29Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.721 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.721    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_15_n_0
    SLICE_X29Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.819 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    42.819    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_10_n_0
    SLICE_X29Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.917 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    42.917    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_5_n_0
    SLICE_X29Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.015 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.015    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_2_n_0
    SLICE_X29Y146        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    43.164 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]_i_1/CO[1]
                         net (fo=36, routed)          0.000    43.164    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[8]
    SLICE_X29Y146        FDPE                                         r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=995, routed)         1.431    22.413    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/s00_axi_aclk
    SLICE_X29Y146        FDPE                                         r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]/C
                         clock pessimism              0.109    22.522    
                         clock uncertainty           -0.302    22.220    
    SLICE_X29Y146        FDPE (Setup_fdpe_C_D)        0.022    22.242    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[8]
  -------------------------------------------------------------------
                         required time                         22.242    
                         arrival time                         -43.164    
  -------------------------------------------------------------------
                         slack                                -20.922    

Slack (VIOLATED) :        -18.617ns  (required time - arrival time)
  Source:                 top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/fre_status_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        38.363ns  (logic 26.637ns (69.433%)  route 11.726ns (30.567%))
  Logic Levels:           168  (CARRY4=151 LUT1=1 LUT2=14 LUT3=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.413ns = ( 22.413 - 20.000 ) 
    Source Clock Delay      (SCD):    2.495ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=995, routed)         1.416     2.495    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/s00_axi_aclk
    SLICE_X31Y78         FDCE                                         r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/fre_status_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDCE (Prop_fdce_C_Q)         0.379     2.874 f  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/fre_status_reg[1]/Q
                         net (fo=27, routed)          0.340     3.214    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/fre_status[1]
    SLICE_X31Y77         LUT1 (Prop_lut1_I0_O)        0.105     3.319 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[25]_i_72/O
                         net (fo=1, routed)           0.000     3.319    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[25]_i_72_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.776 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_57/CO[3]
                         net (fo=1, routed)           0.000     3.776    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_57_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.874 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_48/CO[3]
                         net (fo=1, routed)           0.000     3.874    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_48_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.972 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_39/CO[3]
                         net (fo=1, routed)           0.000     3.972    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_39_n_0
    SLICE_X31Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.070 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.070    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_30_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.168 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.168    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_21_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.266 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.266    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_12_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.364 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.364    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_3_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.462 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.462    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_2_n_0
    SLICE_X31Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     4.678 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[25]_i_1/CO[0]
                         net (fo=37, routed)          1.026     5.704    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[25]
    SLICE_X30Y79         LUT3 (Prop_lut3_I0_O)        0.309     6.013 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[24]_i_36/O
                         net (fo=1, routed)           0.000     6.013    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[24]_i_36_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     6.327 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000     6.327    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_30_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.427 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000     6.427    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_25_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.527 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.527    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_20_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.627 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.627    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_15_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.727 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.727    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_10_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.827 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.827    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_5_n_0
    SLICE_X30Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.927 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.927    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_2_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150     7.077 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[24]_i_1/CO[1]
                         net (fo=36, routed)          0.721     7.797    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[24]
    SLICE_X29Y84         LUT3 (Prop_lut3_I0_O)        0.277     8.074 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[23]_i_38/O
                         net (fo=1, routed)           0.000     8.074    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[23]_i_38_n_0
    SLICE_X29Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.531 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.531    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_30_n_0
    SLICE_X29Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.629 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.629    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_25_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.727 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.727    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_20_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.825 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.825    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_15_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.923 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.923    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_10_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.021 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.021    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_5_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.119 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.119    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_2_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149     9.268 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]_i_1/CO[1]
                         net (fo=36, routed)          0.708     9.977    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[23]
    SLICE_X28Y88         LUT2 (Prop_lut2_I1_O)        0.275    10.252 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[22]_i_42/O
                         net (fo=1, routed)           0.000    10.252    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[22]_i_42_n_0
    SLICE_X28Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.709 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.709    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_35_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.807 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.807    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_30_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.905 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.905    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_25_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.003 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.003    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_20_n_0
    SLICE_X28Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.101 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.101    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_15_n_0
    SLICE_X28Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.199 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.199    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_10_n_0
    SLICE_X28Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.297 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.297    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_5_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.395 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.395    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_2_n_0
    SLICE_X28Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    11.544 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]_i_1/CO[1]
                         net (fo=36, routed)          0.739    12.283    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[22]
    SLICE_X29Y93         LUT2 (Prop_lut2_I1_O)        0.275    12.558 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[21]_i_42/O
                         net (fo=1, routed)           0.000    12.558    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[21]_i_42_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    13.015 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    13.015    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_35_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.113 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    13.113    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_30_n_0
    SLICE_X29Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.211 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.211    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_25_n_0
    SLICE_X29Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.309 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.309    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_20_n_0
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.407 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.407    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_15_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.505 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.505    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_10_n_0
    SLICE_X29Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.603 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.001    13.604    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_5_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.702 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.702    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_2_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    13.851 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[21]_i_1/CO[1]
                         net (fo=36, routed)          0.697    14.548    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[21]
    SLICE_X28Y98         LUT2 (Prop_lut2_I1_O)        0.275    14.823 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[20]_i_42/O
                         net (fo=1, routed)           0.000    14.823    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[20]_i_42_n_0
    SLICE_X28Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.280 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    15.280    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_35_n_0
    SLICE_X28Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.378 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.001    15.378    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_30_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.476 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    15.476    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_25_n_0
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.574 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.574    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_20_n_0
    SLICE_X28Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.672 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.672    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_15_n_0
    SLICE_X28Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.770 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.770    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_10_n_0
    SLICE_X28Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.868 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.868    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_5_n_0
    SLICE_X28Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.966 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.966    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_2_n_0
    SLICE_X28Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    16.115 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[20]_i_1/CO[1]
                         net (fo=36, routed)          0.655    16.771    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[20]
    SLICE_X29Y103        LUT2 (Prop_lut2_I1_O)        0.275    17.046 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[19]_i_42/O
                         net (fo=1, routed)           0.000    17.046    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[19]_i_42_n_0
    SLICE_X29Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.503 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.503    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_35_n_0
    SLICE_X29Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.601 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    17.601    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_30_n_0
    SLICE_X29Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.699 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.699    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_25_n_0
    SLICE_X29Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.797 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.797    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_20_n_0
    SLICE_X29Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.895 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.895    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_15_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.993 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.993    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_10_n_0
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.091 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.091    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_5_n_0
    SLICE_X29Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.189 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.189    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_2_n_0
    SLICE_X29Y111        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    18.338 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[19]_i_1/CO[1]
                         net (fo=37, routed)          0.653    18.991    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[19]
    SLICE_X28Y108        LUT2 (Prop_lut2_I1_O)        0.275    19.266 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[18]_i_43/O
                         net (fo=1, routed)           0.000    19.266    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[18]_i_43_n_0
    SLICE_X28Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    19.723 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.723    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_35_n_0
    SLICE_X28Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.821 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.821    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_30_n_0
    SLICE_X28Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.919 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.919    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_25_n_0
    SLICE_X28Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.017 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.017    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_20_n_0
    SLICE_X28Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.115 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.115    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_15_n_0
    SLICE_X28Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.213 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.213    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_10_n_0
    SLICE_X28Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.311 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.311    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_5_n_0
    SLICE_X28Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.409 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.409    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_2_n_0
    SLICE_X28Y116        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    20.558 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[18]_i_1/CO[1]
                         net (fo=36, routed)          0.580    21.137    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[18]
    SLICE_X29Y113        LUT2 (Prop_lut2_I1_O)        0.275    21.412 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[17]_i_42/O
                         net (fo=1, routed)           0.000    21.412    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[17]_i_42_n_0
    SLICE_X29Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    21.869 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.869    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_35_n_0
    SLICE_X29Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.967 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.967    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_30_n_0
    SLICE_X29Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.065 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.065    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_25_n_0
    SLICE_X29Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.163 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.163    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_20_n_0
    SLICE_X29Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.261 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.261    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_15_n_0
    SLICE_X29Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.359 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.359    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_10_n_0
    SLICE_X29Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.457 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.457    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_5_n_0
    SLICE_X29Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.555 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.555    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_2_n_0
    SLICE_X29Y121        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    22.704 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[17]_i_1/CO[1]
                         net (fo=37, routed)          0.705    23.410    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[17]
    SLICE_X28Y117        LUT2 (Prop_lut2_I1_O)        0.275    23.685 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[16]_i_43/O
                         net (fo=1, routed)           0.000    23.685    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[16]_i_43_n_0
    SLICE_X28Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    24.142 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.142    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_35_n_0
    SLICE_X28Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.240 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    24.240    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_30_n_0
    SLICE_X28Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.338 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.338    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_25_n_0
    SLICE_X28Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.436 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    24.436    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_20_n_0
    SLICE_X28Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.534 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.534    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_15_n_0
    SLICE_X28Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.632 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.632    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_10_n_0
    SLICE_X28Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.730 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.730    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_5_n_0
    SLICE_X28Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.828 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.008    24.836    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_2_n_0
    SLICE_X28Y125        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    24.985 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[16]_i_1/CO[1]
                         net (fo=36, routed)          0.700    25.684    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[16]
    SLICE_X27Y120        LUT2 (Prop_lut2_I1_O)        0.275    25.959 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[15]_i_42/O
                         net (fo=1, routed)           0.000    25.959    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[15]_i_42_n_0
    SLICE_X27Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    26.416 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    26.416    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_35_n_0
    SLICE_X27Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.514 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    26.514    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_30_n_0
    SLICE_X27Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.612 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    26.612    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_25_n_0
    SLICE_X27Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.710 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    26.710    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_20_n_0
    SLICE_X27Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.808 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.008    26.816    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_15_n_0
    SLICE_X27Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.914 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.914    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_10_n_0
    SLICE_X27Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.012 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.012    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_5_n_0
    SLICE_X27Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.110 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.110    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_2_n_0
    SLICE_X27Y128        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    27.259 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.591    27.850    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[15]
    SLICE_X26Y125        LUT2 (Prop_lut2_I1_O)        0.275    28.125 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[14]_i_42/O
                         net (fo=1, routed)           0.000    28.125    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[14]_i_42_n_0
    SLICE_X26Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    28.569 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.569    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_35_n_0
    SLICE_X26Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    28.669 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    28.669    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_30_n_0
    SLICE_X26Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    28.769 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.769    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_25_n_0
    SLICE_X26Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    28.869 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.869    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_20_n_0
    SLICE_X26Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    28.969 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.969    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_15_n_0
    SLICE_X26Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.069 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.069    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_10_n_0
    SLICE_X26Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.169 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.169    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_5_n_0
    SLICE_X26Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.269 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.269    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_2_n_0
    SLICE_X26Y133        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    29.419 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.624    30.043    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[14]
    SLICE_X27Y129        LUT2 (Prop_lut2_I1_O)        0.277    30.320 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[13]_i_42/O
                         net (fo=1, routed)           0.000    30.320    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[13]_i_42_n_0
    SLICE_X27Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    30.777 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    30.777    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_35_n_0
    SLICE_X27Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.875 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    30.875    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_30_n_0
    SLICE_X27Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.973 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.973    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_25_n_0
    SLICE_X27Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.071 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.071    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_20_n_0
    SLICE_X27Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.169 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.169    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_15_n_0
    SLICE_X27Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.267 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.267    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_10_n_0
    SLICE_X27Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.365 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.365    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_5_n_0
    SLICE_X27Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.463 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.463    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_2_n_0
    SLICE_X27Y137        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    31.612 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.586    32.199    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[13]
    SLICE_X30Y135        LUT2 (Prop_lut2_I1_O)        0.275    32.474 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[12]_i_42/O
                         net (fo=1, routed)           0.000    32.474    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[12]_i_42_n_0
    SLICE_X30Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    32.918 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    32.918    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_35_n_0
    SLICE_X30Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.018 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.018    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_30_n_0
    SLICE_X30Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.118 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.118    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_25_n_0
    SLICE_X30Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.218 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    33.218    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_20_n_0
    SLICE_X30Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.318 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    33.318    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_15_n_0
    SLICE_X30Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.418 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    33.418    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_10_n_0
    SLICE_X30Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.518 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    33.518    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_5_n_0
    SLICE_X30Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.618 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.618    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_2_n_0
    SLICE_X30Y143        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    33.768 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[12]_i_1/CO[1]
                         net (fo=37, routed)          0.838    34.605    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[12]
    SLICE_X26Y135        LUT2 (Prop_lut2_I1_O)        0.277    34.882 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[11]_i_43/O
                         net (fo=1, routed)           0.000    34.882    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[11]_i_43_n_0
    SLICE_X26Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    35.326 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    35.326    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_35_n_0
    SLICE_X26Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.426 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.426    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_30_n_0
    SLICE_X26Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.526 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    35.526    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_25_n_0
    SLICE_X26Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.626 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    35.626    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_20_n_0
    SLICE_X26Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.726 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.726    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_15_n_0
    SLICE_X26Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.826 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.826    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_10_n_0
    SLICE_X26Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.926 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.926    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_5_n_0
    SLICE_X26Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    36.026 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.026    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_2_n_0
    SLICE_X26Y143        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    36.176 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[11]_i_1/CO[1]
                         net (fo=37, routed)          0.700    36.877    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[11]
    SLICE_X27Y138        LUT2 (Prop_lut2_I1_O)        0.277    37.154 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[10]_i_43/O
                         net (fo=1, routed)           0.000    37.154    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[10]_i_43_n_0
    SLICE_X27Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    37.611 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.611    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_35_n_0
    SLICE_X27Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.709 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.709    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_30_n_0
    SLICE_X27Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.807 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.807    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_25_n_0
    SLICE_X27Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.905 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    37.905    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_20_n_0
    SLICE_X27Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.003 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.003    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_15_n_0
    SLICE_X27Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.101 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    38.101    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_10_n_0
    SLICE_X27Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.199 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.199    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_5_n_0
    SLICE_X27Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.297 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.297    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_2_n_0
    SLICE_X27Y146        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    38.446 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[10]_i_1/CO[1]
                         net (fo=37, routed)          0.846    39.291    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[10]
    SLICE_X28Y138        LUT2 (Prop_lut2_I1_O)        0.275    39.566 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[9]_i_43/O
                         net (fo=1, routed)           0.000    39.566    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max[9]_i_43_n_0
    SLICE_X28Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    40.023 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    40.023    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_35_n_0
    SLICE_X28Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.121 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.121    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_30_n_0
    SLICE_X28Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.219 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.219    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_25_n_0
    SLICE_X28Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.317 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.317    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_20_n_0
    SLICE_X28Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.415 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.415    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_15_n_0
    SLICE_X28Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.513 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.513    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_10_n_0
    SLICE_X28Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.611 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.611    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_5_n_0
    SLICE_X28Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.709 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.709    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_2_n_0
    SLICE_X28Y146        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    40.858 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]_i_1/CO[1]
                         net (fo=37, routed)          0.000    40.858    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/p_0_in[9]
    SLICE_X28Y146        FDPE                                         r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=995, routed)         1.431    22.413    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/s00_axi_aclk
    SLICE_X28Y146        FDPE                                         r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]/C
                         clock pessimism              0.109    22.522    
                         clock uncertainty           -0.302    22.220    
    SLICE_X28Y146        FDPE (Setup_fdpe_C_D)        0.022    22.242    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[9]
  -------------------------------------------------------------------
                         required time                         22.242    
                         arrival time                         -40.858    
  -------------------------------------------------------------------
                         slack                                -18.617    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/slv_reg6_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/axi_rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.250ns (68.419%)  route 0.115ns (31.581%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=995, routed)         0.639     0.975    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y100        FDRE                                         r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/slv_reg6_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/slv_reg6_reg[24]/Q
                         net (fo=1, routed)           0.115     1.231    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/slv_reg6[24]
    SLICE_X36Y99         LUT6 (Prop_lut6_I1_O)        0.045     1.276 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/axi_rdata[24]_i_3/O
                         net (fo=1, routed)           0.000     1.276    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/axi_rdata[24]_i_3_n_0
    SLICE_X36Y99         MUXF7 (Prop_muxf7_I1_O)      0.064     1.340 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/axi_rdata_reg[24]_i_1/O
                         net (fo=1, routed)           0.000     1.340    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/reg_data_out[24]
    SLICE_X36Y99         FDRE                                         r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/axi_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=995, routed)         0.825     1.191    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y99         FDRE                                         r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/axi_rdata_reg[24]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X36Y99         FDRE (Hold_fdre_C_D)         0.134     1.290    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/axi_rdata_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.700%)  route 0.120ns (42.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=995, routed)         0.656     0.992    top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.120     1.276    top_i/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  top_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=995, routed)         0.878     1.244    top_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.209    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                      0.000     1.209    top_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/axi_rdata_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.333%)  route 0.170ns (54.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=995, routed)         0.558     0.894    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y95         FDRE                                         r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/axi_rdata_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/axi_rdata_reg[23]/Q
                         net (fo=1, routed)           0.170     1.205    top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[23]
    SLICE_X34Y94         SRLC32E                                      r  top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=995, routed)         0.825     1.191    top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y94         SRLC32E                                      r  top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
                         clock pessimism             -0.264     0.927    
    SLICE_X34Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.110    top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.205    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.186ns (78.333%)  route 0.051ns (21.667%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=995, routed)         0.568     0.904    top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X27Y83         FDRE                                         r  top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y83         FDRE (Prop_fdre_C_Q)         0.141     1.045 r  top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]/Q
                         net (fo=1, routed)           0.051     1.096    top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg_n_0_[7]
    SLICE_X26Y83         LUT5 (Prop_lut5_I2_O)        0.045     1.141 r  top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[7]_i_1__0/O
                         net (fo=1, routed)           0.000     1.141    top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[7]_i_1__0_n_0
    SLICE_X26Y83         FDRE                                         r  top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=995, routed)         0.836     1.202    top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X26Y83         FDRE                                         r  top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]/C
                         clock pessimism             -0.285     0.917    
    SLICE_X26Y83         FDRE (Hold_fdre_C_D)         0.121     1.038    top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.038    
                         arrival time                           1.141    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.076%)  route 0.179ns (55.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=995, routed)         0.575     0.911    top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y90         FDRE                                         r  top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y90         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.179     1.231    top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X26Y91         SRLC32E                                      r  top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=995, routed)         0.842     1.208    top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y91         SRLC32E                                      r  top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.264     0.944    
    SLICE_X26Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.127    top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.148ns (54.798%)  route 0.122ns (45.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=995, routed)         0.656     0.992    top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.148     1.140 r  top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.122     1.262    top_i/processing_system7_0/inst/M_AXI_GP0_BRESP[1]
    PS7_X0Y0             PS7                                          r  top_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=995, routed)         0.878     1.244    top_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.209    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[1])
                                                     -0.053     1.156    top_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.156    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.725%)  route 0.117ns (45.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=995, routed)         0.573     0.909    top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y87         FDRE                                         r  top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/Q
                         net (fo=1, routed)           0.117     1.166    top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[2]
    SLICE_X26Y88         SRLC32E                                      r  top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=995, routed)         0.841     1.207    top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y88         SRLC32E                                      r  top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
                         clock pessimism             -0.264     0.943    
    SLICE_X26Y88         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.060    top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.003%)  route 0.120ns (45.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=995, routed)         0.576     0.912    top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y93         FDRE                                         r  top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/Q
                         net (fo=1, routed)           0.120     1.173    top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[11]
    SLICE_X26Y93         SRLC32E                                      r  top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=995, routed)         0.843     1.209    top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y93         SRLC32E                                      r  top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
                         clock pessimism             -0.264     0.945    
    SLICE_X26Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.060    top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.166%)  route 0.170ns (50.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=995, routed)         0.574     0.910    top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X30Y89         FDRE                                         r  top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y89         FDRE (Prop_fdre_C_Q)         0.164     1.074 r  top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/Q
                         net (fo=1, routed)           0.170     1.243    top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[5]
    SLICE_X26Y88         SRLC32E                                      r  top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=995, routed)         0.841     1.207    top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y88         SRLC32E                                      r  top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.264     0.943    
    SLICE_X26Y88         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.126    top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.972%)  route 0.120ns (46.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=995, routed)         0.575     0.911    top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y92         FDRE                                         r  top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.120     1.172    top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X26Y93         SRLC32E                                      r  top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=995, routed)         0.843     1.209    top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y93         SRLC32E                                      r  top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.264     0.945    
    SLICE_X26Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.054    top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.118    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            1.592         20.000      18.408     BUFGCTRL_X0Y16  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X32Y104   top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X33Y87    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X33Y87    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X32Y87    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X35Y92    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/slv_reg4_reg[17]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X35Y92    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/slv_reg4_reg[18]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X36Y96    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/slv_reg4_reg[19]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X35Y84    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/slv_reg4_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X35Y92    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/slv_reg4_reg[20]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X26Y93    top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X26Y93    top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X26Y93    top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X26Y93    top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X26Y91    top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X26Y91    top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X30Y88    top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X26Y88    top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X26Y88    top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X26Y88    top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X26Y93    top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X26Y93    top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X26Y93    top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X26Y93    top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X26Y91    top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X26Y91    top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X30Y88    top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X30Y88    top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X26Y88    top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X26Y88    top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       12.351ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.351ns  (required time - arrival time)
  Source:                 top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.107ns  (logic 0.538ns (7.570%)  route 6.569ns (92.430%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.369ns = ( 22.369 - 20.000 ) 
    Source Clock Delay      (SCD):    2.460ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=995, routed)         1.381     2.460    top_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X36Y82         FDRE                                         r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.433     2.893 r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.837     3.730    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/s00_axi_aresetn
    SLICE_X33Y91         LUT1 (Prop_lut1_I0_O)        0.105     3.835 f  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/pins_out[19]_i_2/O
                         net (fo=432, routed)         5.731     9.567    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/pins_out_reg[19]_0
    SLICE_X42Y138        FDCE                                         f  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=995, routed)         1.387    22.369    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/s00_axi_aclk
    SLICE_X42Y138        FDCE                                         r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_reg[0]/C
                         clock pessimism              0.109    22.478    
                         clock uncertainty           -0.302    22.176    
    SLICE_X42Y138        FDCE (Recov_fdce_C_CLR)     -0.258    21.918    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         21.918    
                         arrival time                          -9.567    
  -------------------------------------------------------------------
                         slack                                 12.351    

Slack (MET) :             12.351ns  (required time - arrival time)
  Source:                 top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.107ns  (logic 0.538ns (7.570%)  route 6.569ns (92.430%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.369ns = ( 22.369 - 20.000 ) 
    Source Clock Delay      (SCD):    2.460ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=995, routed)         1.381     2.460    top_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X36Y82         FDRE                                         r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.433     2.893 r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.837     3.730    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/s00_axi_aresetn
    SLICE_X33Y91         LUT1 (Prop_lut1_I0_O)        0.105     3.835 f  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/pins_out[19]_i_2/O
                         net (fo=432, routed)         5.731     9.567    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/pins_out_reg[19]_0
    SLICE_X42Y138        FDCE                                         f  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=995, routed)         1.387    22.369    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/s00_axi_aclk
    SLICE_X42Y138        FDCE                                         r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_reg[1]/C
                         clock pessimism              0.109    22.478    
                         clock uncertainty           -0.302    22.176    
    SLICE_X42Y138        FDCE (Recov_fdce_C_CLR)     -0.258    21.918    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         21.918    
                         arrival time                          -9.567    
  -------------------------------------------------------------------
                         slack                                 12.351    

Slack (MET) :             12.351ns  (required time - arrival time)
  Source:                 top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.107ns  (logic 0.538ns (7.570%)  route 6.569ns (92.430%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.369ns = ( 22.369 - 20.000 ) 
    Source Clock Delay      (SCD):    2.460ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=995, routed)         1.381     2.460    top_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X36Y82         FDRE                                         r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.433     2.893 r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.837     3.730    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/s00_axi_aresetn
    SLICE_X33Y91         LUT1 (Prop_lut1_I0_O)        0.105     3.835 f  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/pins_out[19]_i_2/O
                         net (fo=432, routed)         5.731     9.567    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/pins_out_reg[19]_0
    SLICE_X42Y138        FDCE                                         f  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=995, routed)         1.387    22.369    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/s00_axi_aclk
    SLICE_X42Y138        FDCE                                         r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_reg[2]/C
                         clock pessimism              0.109    22.478    
                         clock uncertainty           -0.302    22.176    
    SLICE_X42Y138        FDCE (Recov_fdce_C_CLR)     -0.258    21.918    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         21.918    
                         arrival time                          -9.567    
  -------------------------------------------------------------------
                         slack                                 12.351    

Slack (MET) :             12.351ns  (required time - arrival time)
  Source:                 top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.107ns  (logic 0.538ns (7.570%)  route 6.569ns (92.430%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.369ns = ( 22.369 - 20.000 ) 
    Source Clock Delay      (SCD):    2.460ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=995, routed)         1.381     2.460    top_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X36Y82         FDRE                                         r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.433     2.893 r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.837     3.730    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/s00_axi_aresetn
    SLICE_X33Y91         LUT1 (Prop_lut1_I0_O)        0.105     3.835 f  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/pins_out[19]_i_2/O
                         net (fo=432, routed)         5.731     9.567    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/pins_out_reg[19]_0
    SLICE_X42Y138        FDCE                                         f  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=995, routed)         1.387    22.369    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/s00_axi_aclk
    SLICE_X42Y138        FDCE                                         r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_reg[3]/C
                         clock pessimism              0.109    22.478    
                         clock uncertainty           -0.302    22.176    
    SLICE_X42Y138        FDCE (Recov_fdce_C_CLR)     -0.258    21.918    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         21.918    
                         arrival time                          -9.567    
  -------------------------------------------------------------------
                         slack                                 12.351    

Slack (MET) :             12.461ns  (required time - arrival time)
  Source:                 top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.998ns  (logic 0.538ns (7.688%)  route 6.460ns (92.312%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.370ns = ( 22.370 - 20.000 ) 
    Source Clock Delay      (SCD):    2.460ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=995, routed)         1.381     2.460    top_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X36Y82         FDRE                                         r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.433     2.893 r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.837     3.730    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/s00_axi_aresetn
    SLICE_X33Y91         LUT1 (Prop_lut1_I0_O)        0.105     3.835 f  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/pins_out[19]_i_2/O
                         net (fo=432, routed)         5.623     9.458    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/pins_out_reg[19]_0
    SLICE_X42Y139        FDCE                                         f  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=995, routed)         1.388    22.370    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/s00_axi_aclk
    SLICE_X42Y139        FDCE                                         r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_reg[4]/C
                         clock pessimism              0.109    22.479    
                         clock uncertainty           -0.302    22.177    
    SLICE_X42Y139        FDCE (Recov_fdce_C_CLR)     -0.258    21.919    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         21.919    
                         arrival time                          -9.458    
  -------------------------------------------------------------------
                         slack                                 12.461    

Slack (MET) :             12.461ns  (required time - arrival time)
  Source:                 top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.998ns  (logic 0.538ns (7.688%)  route 6.460ns (92.312%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.370ns = ( 22.370 - 20.000 ) 
    Source Clock Delay      (SCD):    2.460ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=995, routed)         1.381     2.460    top_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X36Y82         FDRE                                         r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.433     2.893 r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.837     3.730    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/s00_axi_aresetn
    SLICE_X33Y91         LUT1 (Prop_lut1_I0_O)        0.105     3.835 f  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/pins_out[19]_i_2/O
                         net (fo=432, routed)         5.623     9.458    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/pins_out_reg[19]_0
    SLICE_X42Y139        FDCE                                         f  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=995, routed)         1.388    22.370    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/s00_axi_aclk
    SLICE_X42Y139        FDCE                                         r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_reg[5]/C
                         clock pessimism              0.109    22.479    
                         clock uncertainty           -0.302    22.177    
    SLICE_X42Y139        FDCE (Recov_fdce_C_CLR)     -0.258    21.919    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         21.919    
                         arrival time                          -9.458    
  -------------------------------------------------------------------
                         slack                                 12.461    

Slack (MET) :             12.461ns  (required time - arrival time)
  Source:                 top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.998ns  (logic 0.538ns (7.688%)  route 6.460ns (92.312%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.370ns = ( 22.370 - 20.000 ) 
    Source Clock Delay      (SCD):    2.460ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=995, routed)         1.381     2.460    top_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X36Y82         FDRE                                         r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.433     2.893 r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.837     3.730    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/s00_axi_aresetn
    SLICE_X33Y91         LUT1 (Prop_lut1_I0_O)        0.105     3.835 f  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/pins_out[19]_i_2/O
                         net (fo=432, routed)         5.623     9.458    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/pins_out_reg[19]_0
    SLICE_X42Y139        FDCE                                         f  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=995, routed)         1.388    22.370    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/s00_axi_aclk
    SLICE_X42Y139        FDCE                                         r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_reg[6]/C
                         clock pessimism              0.109    22.479    
                         clock uncertainty           -0.302    22.177    
    SLICE_X42Y139        FDCE (Recov_fdce_C_CLR)     -0.258    21.919    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         21.919    
                         arrival time                          -9.458    
  -------------------------------------------------------------------
                         slack                                 12.461    

Slack (MET) :             12.461ns  (required time - arrival time)
  Source:                 top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.998ns  (logic 0.538ns (7.688%)  route 6.460ns (92.312%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.370ns = ( 22.370 - 20.000 ) 
    Source Clock Delay      (SCD):    2.460ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=995, routed)         1.381     2.460    top_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X36Y82         FDRE                                         r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.433     2.893 r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.837     3.730    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/s00_axi_aresetn
    SLICE_X33Y91         LUT1 (Prop_lut1_I0_O)        0.105     3.835 f  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/pins_out[19]_i_2/O
                         net (fo=432, routed)         5.623     9.458    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/pins_out_reg[19]_0
    SLICE_X42Y139        FDCE                                         f  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=995, routed)         1.388    22.370    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/s00_axi_aclk
    SLICE_X42Y139        FDCE                                         r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_reg[7]/C
                         clock pessimism              0.109    22.479    
                         clock uncertainty           -0.302    22.177    
    SLICE_X42Y139        FDCE (Recov_fdce_C_CLR)     -0.258    21.919    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         21.919    
                         arrival time                          -9.458    
  -------------------------------------------------------------------
                         slack                                 12.461    

Slack (MET) :             12.579ns  (required time - arrival time)
  Source:                 top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.880ns  (logic 0.538ns (7.819%)  route 6.342ns (92.181%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.371ns = ( 22.371 - 20.000 ) 
    Source Clock Delay      (SCD):    2.460ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=995, routed)         1.381     2.460    top_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X36Y82         FDRE                                         r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.433     2.893 r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.837     3.730    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/s00_axi_aresetn
    SLICE_X33Y91         LUT1 (Prop_lut1_I0_O)        0.105     3.835 f  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/pins_out[19]_i_2/O
                         net (fo=432, routed)         5.505     9.340    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/pins_out_reg[19]_0
    SLICE_X42Y140        FDCE                                         f  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=995, routed)         1.389    22.371    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/s00_axi_aclk
    SLICE_X42Y140        FDCE                                         r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_reg[10]/C
                         clock pessimism              0.109    22.480    
                         clock uncertainty           -0.302    22.178    
    SLICE_X42Y140        FDCE (Recov_fdce_C_CLR)     -0.258    21.920    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         21.920    
                         arrival time                          -9.340    
  -------------------------------------------------------------------
                         slack                                 12.579    

Slack (MET) :             12.579ns  (required time - arrival time)
  Source:                 top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.880ns  (logic 0.538ns (7.819%)  route 6.342ns (92.181%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.371ns = ( 22.371 - 20.000 ) 
    Source Clock Delay      (SCD):    2.460ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=995, routed)         1.381     2.460    top_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X36Y82         FDRE                                         r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.433     2.893 r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.837     3.730    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/s00_axi_aresetn
    SLICE_X33Y91         LUT1 (Prop_lut1_I0_O)        0.105     3.835 f  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/pins_out[19]_i_2/O
                         net (fo=432, routed)         5.505     9.340    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/pins_out_reg[19]_0
    SLICE_X42Y140        FDCE                                         f  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=995, routed)         1.389    22.371    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/s00_axi_aclk
    SLICE_X42Y140        FDCE                                         r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_reg[11]/C
                         clock pessimism              0.109    22.480    
                         clock uncertainty           -0.302    22.178    
    SLICE_X42Y140        FDCE (Recov_fdce_C_CLR)     -0.258    21.920    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         21.920    
                         arrival time                          -9.340    
  -------------------------------------------------------------------
                         slack                                 12.579    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.929ns  (arrival time - required time)
  Source:                 top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.209ns (23.337%)  route 0.687ns (76.663%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=995, routed)         0.550     0.886    top_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X36Y82         FDRE                                         r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.164     1.050 r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.400     1.450    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/s00_axi_aresetn
    SLICE_X33Y91         LUT1 (Prop_lut1_I0_O)        0.045     1.495 f  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/pins_out[19]_i_2/O
                         net (fo=432, routed)         0.286     1.781    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/pins_out_reg[19]_0
    SLICE_X29Y91         FDCE                                         f  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=995, routed)         0.843     1.209    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/s00_axi_aclk
    SLICE_X29Y91         FDCE                                         r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]/C
                         clock pessimism             -0.264     0.945    
    SLICE_X29Y91         FDCE (Remov_fdce_C_CLR)     -0.092     0.853    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.929    

Slack (MET) :             0.952ns  (arrival time - required time)
  Source:                 top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/pins_out_reg[18]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.901ns  (logic 0.209ns (23.197%)  route 0.692ns (76.803%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=995, routed)         0.550     0.886    top_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X36Y82         FDRE                                         r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.164     1.050 r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.400     1.450    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/s00_axi_aresetn
    SLICE_X33Y91         LUT1 (Prop_lut1_I0_O)        0.045     1.495 f  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/pins_out[19]_i_2/O
                         net (fo=432, routed)         0.291     1.787    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/pins_out_reg[19]_0
    SLICE_X38Y89         FDPE                                         f  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/pins_out_reg[18]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=995, routed)         0.822     1.188    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/s00_axi_aclk
    SLICE_X38Y89         FDPE                                         r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/pins_out_reg[18]/C
                         clock pessimism             -0.282     0.906    
    SLICE_X38Y89         FDPE (Remov_fdpe_C_PRE)     -0.071     0.835    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/pins_out_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.952    

Slack (MET) :             0.952ns  (arrival time - required time)
  Source:                 top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/pins_out_reg[19]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.901ns  (logic 0.209ns (23.197%)  route 0.692ns (76.803%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=995, routed)         0.550     0.886    top_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X36Y82         FDRE                                         r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.164     1.050 r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.400     1.450    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/s00_axi_aresetn
    SLICE_X33Y91         LUT1 (Prop_lut1_I0_O)        0.045     1.495 f  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/pins_out[19]_i_2/O
                         net (fo=432, routed)         0.291     1.787    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/pins_out_reg[19]_0
    SLICE_X38Y89         FDPE                                         f  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/pins_out_reg[19]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=995, routed)         0.822     1.188    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/s00_axi_aclk
    SLICE_X38Y89         FDPE                                         r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/pins_out_reg[19]/C
                         clock pessimism             -0.282     0.906    
    SLICE_X38Y89         FDPE (Remov_fdpe_C_PRE)     -0.071     0.835    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/pins_out_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.952    

Slack (MET) :             1.055ns  (arrival time - required time)
  Source:                 top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.023ns  (logic 0.209ns (20.439%)  route 0.814ns (79.561%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=995, routed)         0.550     0.886    top_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X36Y82         FDRE                                         r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.164     1.050 r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.400     1.450    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/s00_axi_aresetn
    SLICE_X33Y91         LUT1 (Prop_lut1_I0_O)        0.045     1.495 f  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/pins_out[19]_i_2/O
                         net (fo=432, routed)         0.413     1.908    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/pins_out_reg[19]_0
    SLICE_X28Y96         FDCE                                         f  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=995, routed)         0.844     1.210    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/s00_axi_aclk
    SLICE_X28Y96         FDCE                                         r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]/C
                         clock pessimism             -0.264     0.946    
    SLICE_X28Y96         FDCE (Remov_fdce_C_CLR)     -0.092     0.854    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  1.055    

Slack (MET) :             1.077ns  (arrival time - required time)
  Source:                 top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/pins_out_reg[10]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.209ns (20.410%)  route 0.815ns (79.590%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=995, routed)         0.550     0.886    top_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X36Y82         FDRE                                         r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.164     1.050 r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.400     1.450    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/s00_axi_aresetn
    SLICE_X33Y91         LUT1 (Prop_lut1_I0_O)        0.045     1.495 f  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/pins_out[19]_i_2/O
                         net (fo=432, routed)         0.415     1.910    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/pins_out_reg[19]_0
    SLICE_X38Y87         FDPE                                         f  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/pins_out_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=995, routed)         0.820     1.186    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/s00_axi_aclk
    SLICE_X38Y87         FDPE                                         r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/pins_out_reg[10]/C
                         clock pessimism             -0.282     0.904    
    SLICE_X38Y87         FDPE (Remov_fdpe_C_PRE)     -0.071     0.833    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/pins_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.833    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  1.077    

Slack (MET) :             1.077ns  (arrival time - required time)
  Source:                 top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/pins_out_reg[11]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.209ns (20.410%)  route 0.815ns (79.590%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=995, routed)         0.550     0.886    top_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X36Y82         FDRE                                         r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.164     1.050 r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.400     1.450    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/s00_axi_aresetn
    SLICE_X33Y91         LUT1 (Prop_lut1_I0_O)        0.045     1.495 f  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/pins_out[19]_i_2/O
                         net (fo=432, routed)         0.415     1.910    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/pins_out_reg[19]_0
    SLICE_X38Y87         FDPE                                         f  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/pins_out_reg[11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=995, routed)         0.820     1.186    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/s00_axi_aclk
    SLICE_X38Y87         FDPE                                         r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/pins_out_reg[11]/C
                         clock pessimism             -0.282     0.904    
    SLICE_X38Y87         FDPE (Remov_fdpe_C_PRE)     -0.071     0.833    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/pins_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.833    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  1.077    

Slack (MET) :             1.077ns  (arrival time - required time)
  Source:                 top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/pins_out_reg[16]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.209ns (20.410%)  route 0.815ns (79.590%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=995, routed)         0.550     0.886    top_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X36Y82         FDRE                                         r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.164     1.050 r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.400     1.450    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/s00_axi_aresetn
    SLICE_X33Y91         LUT1 (Prop_lut1_I0_O)        0.045     1.495 f  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/pins_out[19]_i_2/O
                         net (fo=432, routed)         0.415     1.910    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/pins_out_reg[19]_0
    SLICE_X38Y87         FDPE                                         f  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/pins_out_reg[16]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=995, routed)         0.820     1.186    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/s00_axi_aclk
    SLICE_X38Y87         FDPE                                         r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/pins_out_reg[16]/C
                         clock pessimism             -0.282     0.904    
    SLICE_X38Y87         FDPE (Remov_fdpe_C_PRE)     -0.071     0.833    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/pins_out_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.833    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  1.077    

Slack (MET) :             1.077ns  (arrival time - required time)
  Source:                 top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/pins_out_reg[17]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.209ns (20.410%)  route 0.815ns (79.590%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=995, routed)         0.550     0.886    top_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X36Y82         FDRE                                         r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.164     1.050 r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.400     1.450    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/s00_axi_aresetn
    SLICE_X33Y91         LUT1 (Prop_lut1_I0_O)        0.045     1.495 f  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/pins_out[19]_i_2/O
                         net (fo=432, routed)         0.415     1.910    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/pins_out_reg[19]_0
    SLICE_X38Y87         FDPE                                         f  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/pins_out_reg[17]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=995, routed)         0.820     1.186    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/s00_axi_aclk
    SLICE_X38Y87         FDPE                                         r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/pins_out_reg[17]/C
                         clock pessimism             -0.282     0.904    
    SLICE_X38Y87         FDPE (Remov_fdpe_C_PRE)     -0.071     0.833    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/pins_out_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.833    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  1.077    

Slack (MET) :             1.077ns  (arrival time - required time)
  Source:                 top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/pins_out_reg[2]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.209ns (20.410%)  route 0.815ns (79.590%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=995, routed)         0.550     0.886    top_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X36Y82         FDRE                                         r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.164     1.050 r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.400     1.450    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/s00_axi_aresetn
    SLICE_X33Y91         LUT1 (Prop_lut1_I0_O)        0.045     1.495 f  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/pins_out[19]_i_2/O
                         net (fo=432, routed)         0.415     1.910    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/pins_out_reg[19]_0
    SLICE_X38Y87         FDPE                                         f  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/pins_out_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=995, routed)         0.820     1.186    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/s00_axi_aclk
    SLICE_X38Y87         FDPE                                         r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/pins_out_reg[2]/C
                         clock pessimism             -0.282     0.904    
    SLICE_X38Y87         FDPE (Remov_fdpe_C_PRE)     -0.071     0.833    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/pins_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.833    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  1.077    

Slack (MET) :             1.077ns  (arrival time - required time)
  Source:                 top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/pins_out_reg[3]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.209ns (20.410%)  route 0.815ns (79.590%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=995, routed)         0.550     0.886    top_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X36Y82         FDRE                                         r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.164     1.050 r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.400     1.450    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/s00_axi_aresetn
    SLICE_X33Y91         LUT1 (Prop_lut1_I0_O)        0.045     1.495 f  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/pins_out[19]_i_2/O
                         net (fo=432, routed)         0.415     1.910    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/pins_out_reg[19]_0
    SLICE_X38Y87         FDPE                                         f  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/pins_out_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=995, routed)         0.820     1.186    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/s00_axi_aclk
    SLICE_X38Y87         FDPE                                         r  top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/pins_out_reg[3]/C
                         clock pessimism             -0.282     0.904    
    SLICE_X38Y87         FDPE (Remov_fdpe_C_PRE)     -0.071     0.833    top_i/pin_ctrl_0/inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/pins_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.833    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  1.077    





