{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 38,
   "id": "b8e14711-e6b7-48ed-b16b-4a2a21cc7d6a",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "üöÄ [Step 1] ÂàùÂßãÂåñ...\n",
      "üîÑ [Step 2] ÁºñËØë‰ªøÁúüÁéØÂ¢É...\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_LabelSelect_hls_0_gezhucjw/LabelSelect_hls_0.v:561:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                         : ... In instance LabelSelect_hls_0.grp_LabelSelect_hls_0_Pipeline_VITIS_LOOP_488_3_fu_45.flow_control_loop_pipe_sequential_init_U\n",
      "  561 | #0 ap_loop_init_int = 1'b1;\n",
      "      |  ^\n",
      "                  ... For warning description see https://verilator.org/warn/STMTDLY?v=4.224\n",
      "                  ... Use \"/* verilator lint_off STMTDLY */\" and lint_on around source to disable this message.\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_LabelSelect_hls_0_gezhucjw/LabelSelect_hls_0.v:562:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                         : ... In instance LabelSelect_hls_0.grp_LabelSelect_hls_0_Pipeline_VITIS_LOOP_488_3_fu_45.flow_control_loop_pipe_sequential_init_U\n",
      "  562 | #0 ap_done_cache = 1'b0;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_LabelSelect_hls_0_gezhucjw/LabelSelect_hls_0.v:313:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                         : ... In instance LabelSelect_hls_0.grp_LabelSelect_hls_0_Pipeline_VITIS_LOOP_488_3_fu_45\n",
      "  313 | #0 ap_CS_fsm = 1'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_LabelSelect_hls_0_gezhucjw/LabelSelect_hls_0.v:314:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                         : ... In instance LabelSelect_hls_0.grp_LabelSelect_hls_0_Pipeline_VITIS_LOOP_488_3_fu_45\n",
      "  314 | #0 ap_done_reg = 1'b0;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_LabelSelect_hls_0_gezhucjw/LabelSelect_hls_0.v:476:23: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                        : ... In instance LabelSelect_hls_0.grp_LabelSelect_hls_0_Pipeline_VITIS_LOOP_488_3_fu_45\n",
      "  476 |             ap_NS_fsm = 'bx;\n",
      "      |                       ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_LabelSelect_hls_0_gezhucjw/LabelSelect_hls_0.v:497:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'ap_sig_allocacmp_block_1' generates 4 bits.\n",
      "                                                                                                                        : ... In instance LabelSelect_hls_0.grp_LabelSelect_hls_0_Pipeline_VITIS_LOOP_488_3_fu_45\n",
      "  497 | assign conv2_i_i_i_cast_fu_111_p1 = ap_sig_allocacmp_block_1;\n",
      "      |                                   ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_LabelSelect_hls_0_gezhucjw/LabelSelect_hls_0.v:733:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                         : ... In instance LabelSelect_hls_0\n",
      "  733 | #0 ap_CS_fsm = 5'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_LabelSelect_hls_0_gezhucjw/LabelSelect_hls_0.v:734:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                         : ... In instance LabelSelect_hls_0\n",
      "  734 | #0 grp_LabelSelect_hls_0_Pipeline_VITIS_LOOP_488_3_fu_45_ap_start_reg = 1'b0;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_LabelSelect_hls_0_gezhucjw/LabelSelect_hls_0.v:881:23: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                        : ... In instance LabelSelect_hls_0\n",
      "  881 |             ap_NS_fsm = 'bx;\n",
      "      |                       ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_4_whvwz1ow/MVAU_hls_4.v:53:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                          : ... In instance MVAU_hls_4.flow_control_loop_pipe_no_ap_cont_U\n",
      "   53 | #0 ap_loop_init = 1'b1;\n",
      "      |  ^\n",
      "                  ... For warning description see https://verilator.org/warn/STMTDLY?v=4.224\n",
      "                  ... Use \"/* verilator lint_off STMTDLY */\" and lint_on around source to disable this message.\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_4_whvwz1ow/MVAU_hls_4.v:54:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                          : ... In instance MVAU_hls_4.flow_control_loop_pipe_no_ap_cont_U\n",
      "   54 | #0 ap_done_cache = 1'b0;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_4_whvwz1ow/MVAU_hls_4.v:595:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                           : ... In instance MVAU_hls_4\n",
      "  595 | #0 ap_CS_iter0_fsm = 1'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_4_whvwz1ow/MVAU_hls_4.v:596:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                           : ... In instance MVAU_hls_4\n",
      "  596 | #0 ap_CS_iter1_fsm = 2'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_4_whvwz1ow/MVAU_hls_4.v:597:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                           : ... In instance MVAU_hls_4\n",
      "  597 | #0 ap_CS_iter2_fsm = 2'd1;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_4_whvwz1ow/MVAU_hls_4.v:1006:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_4\n",
      " 1006 |             ap_NS_iter0_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_4_whvwz1ow/MVAU_hls_4.v:1030:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_4\n",
      " 1030 |             ap_NS_iter1_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_4_whvwz1ow/MVAU_hls_4.v:1043:33: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ap_ST_iter0_fsm_state1' generates 1 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_4\n",
      " 1043 |                 ap_NS_iter2_fsm = ap_ST_iter0_fsm_state1;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_4_whvwz1ow/MVAU_hls_4.v:1056:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_4\n",
      " 1056 |             ap_NS_iter2_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_4_whvwz1ow/MVAU_hls_4.v:1093:46: Operator ASSIGNW expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_4\n",
      " 1093 | assign ap_phi_reg_pp0_iter0_inElem_1_reg_187 = 'bx;\n",
      "      |                                              ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_4_whvwz1ow/MVAU_hls_4.v:1143:28: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_4\n",
      " 1143 | assign sext_ln90_fu_518_p1 = $signed(W_packed_V_reg_712);\n",
      "      |                            ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_4_whvwz1ow/MVAU_hls_4.v:1145:28: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_4\n",
      " 1145 | assign sext_ln98_fu_535_p1 = $signed(r_fu_527_p3);\n",
      "      |                            ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_3_q8kbwva7/MVAU_hls_3.v:501:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                           : ... In instance MVAU_hls_3.flow_control_loop_pipe_no_ap_cont_U\n",
      "  501 | #0 ap_loop_init = 1'b1;\n",
      "      |  ^\n",
      "                  ... For warning description see https://verilator.org/warn/STMTDLY?v=4.224\n",
      "                  ... Use \"/* verilator lint_off STMTDLY */\" and lint_on around source to disable this message.\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_3_q8kbwva7/MVAU_hls_3.v:502:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                           : ... In instance MVAU_hls_3.flow_control_loop_pipe_no_ap_cont_U\n",
      "  502 | #0 ap_done_cache = 1'b0;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_3_q8kbwva7/MVAU_hls_3.v:720:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                           : ... In instance MVAU_hls_3\n",
      "  720 | #0 ap_CS_iter0_fsm = 1'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_3_q8kbwva7/MVAU_hls_3.v:721:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                           : ... In instance MVAU_hls_3\n",
      "  721 | #0 ap_CS_iter1_fsm = 2'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_3_q8kbwva7/MVAU_hls_3.v:722:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                           : ... In instance MVAU_hls_3\n",
      "  722 | #0 ap_CS_iter2_fsm = 2'd1;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_3_q8kbwva7/MVAU_hls_3.v:1579:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_3\n",
      " 1579 |             ap_NS_iter0_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_3_q8kbwva7/MVAU_hls_3.v:1603:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_3\n",
      " 1603 |             ap_NS_iter1_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_3_q8kbwva7/MVAU_hls_3.v:1616:33: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ap_ST_iter0_fsm_state1' generates 1 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_3\n",
      " 1616 |                 ap_NS_iter2_fsm = ap_ST_iter0_fsm_state1;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_3_q8kbwva7/MVAU_hls_3.v:1629:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_3\n",
      " 1629 |             ap_NS_iter2_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_3_q8kbwva7/MVAU_hls_3.v:1668:46: Operator ASSIGNW expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_3\n",
      " 1668 | assign ap_phi_reg_pp0_iter0_inElem_1_reg_289 = 'bx;\n",
      "      |                                              ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_3_q8kbwva7/MVAU_hls_3.v:1706:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln298_fu_847_p2' generates 1 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_3\n",
      " 1706 | assign out_V_TDATA_int_regslice = xor_ln298_fu_847_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_3_q8kbwva7/MVAU_hls_3.v:1716:28: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_3\n",
      " 1716 | assign sext_ln90_fu_812_p1 = $signed(W_packed_V_reg_1136);\n",
      "      |                            ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_3_q8kbwva7/MVAU_hls_3.v:1718:28: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_3\n",
      " 1718 | assign sext_ln98_fu_829_p1 = $signed(r_fu_821_p3);\n",
      "      |                            ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:144:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.flow_control_loop_pipe_sequential_init_U\n",
      "  144 | #0 ap_loop_init_int = 1'b1;\n",
      "      |  ^\n",
      "                  ... For warning description see https://verilator.org/warn/STMTDLY?v=4.224\n",
      "                  ... Use \"/* verilator lint_off STMTDLY */\" and lint_on around source to disable this message.\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:145:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.flow_control_loop_pipe_sequential_init_U\n",
      "  145 | #0 ap_done_cache = 1'b0;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:1437:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1437 | #0 ap_CS_iter0_fsm = 1'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:1438:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1438 | #0 ap_CS_iter1_fsm = 2'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:1439:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1439 | #0 ap_CS_iter2_fsm = 2'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:1440:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1440 | #0 ap_CS_iter3_fsm = 2'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:1441:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1441 | #0 ap_done_reg = 1'b0;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:2834:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2834 |             ap_NS_iter0_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:2858:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2858 |             ap_NS_iter1_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:2882:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2882 |             ap_NS_iter2_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:2906:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2906 |             ap_NS_iter3_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3075:46: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3075 | assign ap_phi_reg_pp0_iter0_inElem_1_reg_689 = 'bx;\n",
      "      |                                              ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3425:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3425 | assign sext_ln186_10_fu_2351_p1 = $signed(local_temp_V_67_reg_4757);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3427:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3427 | assign sext_ln186_11_fu_2372_p1 = $signed(local_temp_V_68_reg_4762);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3429:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3429 | assign sext_ln186_12_fu_2393_p1 = $signed(local_temp_V_69_reg_4767);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3431:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3431 | assign sext_ln186_13_fu_2402_p1 = $signed(local_temp_V_70_reg_4772);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3433:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3433 | assign sext_ln186_14_fu_2423_p1 = $signed(local_temp_V_71_reg_4777);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3435:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3435 | assign sext_ln186_15_fu_2468_p1 = $signed(local_temp_V_72_reg_4782);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3437:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3437 | assign sext_ln186_16_fu_2489_p1 = $signed(local_temp_V_73_reg_4787);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3439:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3439 | assign sext_ln186_17_fu_2510_p1 = $signed(local_temp_V_74_reg_4792);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3441:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3441 | assign sext_ln186_18_fu_2531_p1 = $signed(local_temp_V_75_reg_4797);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3443:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3443 | assign sext_ln186_19_fu_2552_p1 = $signed(local_temp_V_76_reg_4802);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3445:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3445 | assign sext_ln186_1_fu_2110_p1 = $signed(local_temp_V_58_reg_4712);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3447:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3447 | assign sext_ln186_20_fu_2573_p1 = $signed(local_temp_V_77_reg_4807);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3449:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3449 | assign sext_ln186_21_fu_2582_p1 = $signed(local_temp_V_78_reg_4812);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3451:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3451 | assign sext_ln186_22_fu_2603_p1 = $signed(local_temp_V_79_reg_4817);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3453:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3453 | assign sext_ln186_23_fu_2648_p1 = $signed(local_temp_V_80_reg_4822);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3455:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3455 | assign sext_ln186_24_fu_2669_p1 = $signed(local_temp_V_81_reg_4827);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3457:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3457 | assign sext_ln186_25_fu_2690_p1 = $signed(local_temp_V_82_reg_4832);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3459:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3459 | assign sext_ln186_26_fu_2711_p1 = $signed(local_temp_V_83_reg_4837);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3461:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3461 | assign sext_ln186_27_fu_2732_p1 = $signed(local_temp_V_84_reg_4842);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3463:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3463 | assign sext_ln186_28_fu_2753_p1 = $signed(local_temp_V_85_reg_4847);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3465:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3465 | assign sext_ln186_29_fu_2762_p1 = $signed(local_temp_V_86_reg_4852);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3467:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3467 | assign sext_ln186_2_fu_2139_p1 = $signed(local_temp_V_59_reg_4717);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3469:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3469 | assign sext_ln186_30_fu_2783_p1 = $signed(local_temp_V_87_reg_4857);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3471:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3471 | assign sext_ln186_31_fu_2828_p1 = $signed(local_temp_V_88_reg_4862);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3473:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3473 | assign sext_ln186_32_fu_2849_p1 = $signed(local_temp_V_89_reg_4867);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3475:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3475 | assign sext_ln186_33_fu_2870_p1 = $signed(local_temp_V_90_reg_4872);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3477:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3477 | assign sext_ln186_34_fu_2891_p1 = $signed(local_temp_V_91_reg_4877);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3479:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3479 | assign sext_ln186_35_fu_2912_p1 = $signed(local_temp_V_92_reg_4882);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3481:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3481 | assign sext_ln186_36_fu_2933_p1 = $signed(local_temp_V_93_reg_4887);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3483:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3483 | assign sext_ln186_37_fu_2942_p1 = $signed(local_temp_V_94_reg_4892);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3485:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3485 | assign sext_ln186_38_fu_2963_p1 = $signed(local_temp_V_95_reg_4897);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3487:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3487 | assign sext_ln186_39_fu_3008_p1 = $signed(local_temp_V_96_reg_4902);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3489:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3489 | assign sext_ln186_3_fu_2168_p1 = $signed(local_temp_V_60_reg_4722);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3491:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3491 | assign sext_ln186_40_fu_3029_p1 = $signed(local_temp_V_97_reg_4907);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3493:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3493 | assign sext_ln186_41_fu_3050_p1 = $signed(local_temp_V_98_reg_4912);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3495:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3495 | assign sext_ln186_42_fu_3071_p1 = $signed(local_temp_V_99_reg_4917);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3497:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3497 | assign sext_ln186_43_fu_3092_p1 = $signed(local_temp_V_100_reg_4922);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3499:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3499 | assign sext_ln186_44_fu_3113_p1 = $signed(local_temp_V_101_reg_4927);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3501:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3501 | assign sext_ln186_45_fu_3122_p1 = $signed(local_temp_V_102_reg_4932);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3503:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3503 | assign sext_ln186_46_fu_3143_p1 = $signed(local_temp_V_103_reg_4937);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3505:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3505 | assign sext_ln186_47_fu_3188_p1 = $signed(local_temp_V_104_reg_4942);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3507:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3507 | assign sext_ln186_48_fu_3209_p1 = $signed(local_temp_V_105_reg_4947);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3509:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3509 | assign sext_ln186_49_fu_3230_p1 = $signed(local_temp_V_106_reg_4952);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3511:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3511 | assign sext_ln186_4_fu_2197_p1 = $signed(local_temp_V_61_reg_4727);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3513:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3513 | assign sext_ln186_50_fu_3251_p1 = $signed(local_temp_V_107_reg_4957);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3515:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3515 | assign sext_ln186_51_fu_3272_p1 = $signed(local_temp_V_108_reg_4962);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3517:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3517 | assign sext_ln186_52_fu_3293_p1 = $signed(local_temp_V_109_reg_4967);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3519:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3519 | assign sext_ln186_53_fu_3302_p1 = $signed(local_temp_V_110_reg_4972);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3521:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3521 | assign sext_ln186_54_fu_3323_p1 = $signed(local_temp_V_111_reg_4977);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3523:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3523 | assign sext_ln186_55_fu_3368_p1 = $signed(local_temp_V_112_reg_4982);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3525:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3525 | assign sext_ln186_56_fu_3389_p1 = $signed(local_temp_V_113_reg_4987);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3527:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3527 | assign sext_ln186_57_fu_3410_p1 = $signed(local_temp_V_114_reg_4992);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3529:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3529 | assign sext_ln186_58_fu_3431_p1 = $signed(local_temp_V_115_reg_4997);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3531:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3531 | assign sext_ln186_59_fu_3452_p1 = $signed(local_temp_V_116_reg_5002);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3533:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3533 | assign sext_ln186_5_fu_2214_p1 = $signed(local_temp_V_62_reg_4732);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3535:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3535 | assign sext_ln186_60_fu_3473_p1 = $signed(local_temp_V_117_reg_5007);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3537:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3537 | assign sext_ln186_61_fu_3482_p1 = $signed(local_temp_V_118_reg_5012);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3539:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3539 | assign sext_ln186_62_fu_3503_p1 = $signed(local_temp_V_119_reg_5017);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3541:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3541 | assign sext_ln186_6_fu_2243_p1 = $signed(local_temp_V_63_reg_4737);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3543:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3543 | assign sext_ln186_7_fu_2288_p1 = $signed(local_temp_V_64_reg_4742);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3545:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3545 | assign sext_ln186_8_fu_2309_p1 = $signed(local_temp_V_65_reg_4747);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3547:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3547 | assign sext_ln186_9_fu_2330_p1 = $signed(local_temp_V_66_reg_4752);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3549:30: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3549 | assign sext_ln186_fu_2081_p1 = $signed(local_temp_V_57_reg_4707);\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3551:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3551 | assign sext_ln840_10_fu_3747_p1 = $signed(add_ln840_21_reg_5120);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3553:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3553 | assign sext_ln840_11_fu_3756_p1 = $signed(add_ln840_22_fu_3750_p2);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3555:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3555 | assign sext_ln840_12_fu_3781_p1 = $signed(add_ln840_25_reg_5135);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3557:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3557 | assign sext_ln840_13_fu_3790_p1 = $signed(add_ln840_27_reg_5140);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3559:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3559 | assign sext_ln840_14_fu_3793_p1 = $signed(add_ln840_29_reg_5145);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3561:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3561 | assign sext_ln840_15_fu_3802_p1 = $signed(add_ln840_30_fu_3796_p2);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3563:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3563 | assign sext_ln840_16_fu_3827_p1 = $signed(add_ln840_33_reg_5160);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3565:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3565 | assign sext_ln840_17_fu_3836_p1 = $signed(add_ln840_35_reg_5165);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3567:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3567 | assign sext_ln840_18_fu_3839_p1 = $signed(add_ln840_37_reg_5170);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3569:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3569 | assign sext_ln840_19_fu_3848_p1 = $signed(add_ln840_38_fu_3842_p2);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3571:32: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3571 | assign sext_ln840_1_fu_3652_p1 = $signed(add_ln840_3_reg_5065);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3573:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3573 | assign sext_ln840_20_fu_3873_p1 = $signed(add_ln840_41_reg_5185);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3575:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3575 | assign sext_ln840_21_fu_3882_p1 = $signed(add_ln840_43_reg_5190);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3577:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3577 | assign sext_ln840_22_fu_3885_p1 = $signed(add_ln840_45_reg_5195);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3579:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3579 | assign sext_ln840_23_fu_3894_p1 = $signed(add_ln840_46_fu_3888_p2);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3581:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3581 | assign sext_ln840_24_fu_3919_p1 = $signed(add_ln840_49_reg_5210);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3583:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3583 | assign sext_ln840_25_fu_3928_p1 = $signed(add_ln840_51_reg_5215);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3585:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3585 | assign sext_ln840_26_fu_3931_p1 = $signed(add_ln840_53_reg_5220);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3587:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3587 | assign sext_ln840_27_fu_3940_p1 = $signed(add_ln840_54_fu_3934_p2);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3589:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3589 | assign sext_ln840_28_fu_3965_p1 = $signed(add_ln840_57_reg_5235);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3591:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3591 | assign sext_ln840_29_fu_3974_p1 = $signed(add_ln840_59_reg_5240);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3593:32: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3593 | assign sext_ln840_2_fu_3655_p1 = $signed(add_ln840_5_reg_5070);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3595:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3595 | assign sext_ln840_30_fu_3977_p1 = $signed(add_ln840_61_reg_5245);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3597:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3597 | assign sext_ln840_31_fu_3986_p1 = $signed(add_ln840_62_fu_3980_p2);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3599:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3599 | assign sext_ln840_3_fu_3664_p1 = $signed(add_ln840_6_fu_3658_p2);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3601:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3601 | assign sext_ln840_4_fu_3689_p1 = $signed(add_ln840_9_reg_5085);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3603:32: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3603 | assign sext_ln840_5_fu_3698_p1 = $signed(add_ln840_11_reg_5090);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3605:32: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3605 | assign sext_ln840_6_fu_3701_p1 = $signed(add_ln840_13_reg_5095);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3607:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3607 | assign sext_ln840_7_fu_3710_p1 = $signed(add_ln840_14_fu_3704_p2);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3609:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3609 | assign sext_ln840_8_fu_3735_p1 = $signed(add_ln840_17_reg_5110);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3611:32: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3611 | assign sext_ln840_9_fu_3744_p1 = $signed(add_ln840_19_reg_5115);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3613:30: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3613 | assign sext_ln840_fu_3643_p1 = $signed(add_ln840_1_reg_5060);\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3615:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3615 | assign sext_ln90_10_fu_2347_p1 = $signed(r_10_fu_2339_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3617:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3617 | assign sext_ln90_11_fu_2368_p1 = $signed(r_11_fu_2360_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3619:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3619 | assign sext_ln90_12_fu_2389_p1 = $signed(r_12_fu_2381_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3621:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3621 | assign sext_ln90_13_fu_2419_p1 = $signed(r_14_fu_2411_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3623:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3623 | assign sext_ln90_14_fu_2440_p1 = $signed(r_15_fu_2432_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3625:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3625 | assign sext_ln90_15_fu_2485_p1 = $signed(r_16_fu_2477_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3627:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3627 | assign sext_ln90_16_fu_2506_p1 = $signed(r_17_fu_2498_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3629:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3629 | assign sext_ln90_17_fu_2527_p1 = $signed(r_18_fu_2519_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3631:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3631 | assign sext_ln90_18_fu_2548_p1 = $signed(r_19_fu_2540_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3633:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3633 | assign sext_ln90_19_fu_2569_p1 = $signed(r_20_fu_2561_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3635:31: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3635 | assign sext_ln90_1_fu_2069_p1 = $signed(r_fu_2061_p3);\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3637:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3637 | assign sext_ln90_20_fu_2599_p1 = $signed(r_22_fu_2591_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3639:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3639 | assign sext_ln90_21_fu_2620_p1 = $signed(r_23_fu_2612_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3641:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3641 | assign sext_ln90_22_fu_2665_p1 = $signed(r_24_fu_2657_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3643:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3643 | assign sext_ln90_23_fu_2686_p1 = $signed(r_25_fu_2678_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3645:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3645 | assign sext_ln90_24_fu_2707_p1 = $signed(r_26_fu_2699_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3647:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3647 | assign sext_ln90_25_fu_2728_p1 = $signed(r_27_fu_2720_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3649:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3649 | assign sext_ln90_26_fu_2749_p1 = $signed(r_28_fu_2741_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3651:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3651 | assign sext_ln90_27_fu_2779_p1 = $signed(r_30_fu_2771_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3653:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3653 | assign sext_ln90_28_fu_2800_p1 = $signed(r_31_fu_2792_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3655:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3655 | assign sext_ln90_29_fu_2845_p1 = $signed(r_32_fu_2837_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3657:31: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3657 | assign sext_ln90_2_fu_2098_p1 = $signed(r_1_fu_2090_p3);\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3659:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3659 | assign sext_ln90_30_fu_2866_p1 = $signed(r_33_fu_2858_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3661:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3661 | assign sext_ln90_31_fu_2887_p1 = $signed(r_34_fu_2879_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3663:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3663 | assign sext_ln90_32_fu_2908_p1 = $signed(r_35_fu_2900_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3665:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3665 | assign sext_ln90_33_fu_2929_p1 = $signed(r_36_fu_2921_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3667:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3667 | assign sext_ln90_34_fu_2959_p1 = $signed(r_38_fu_2951_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3669:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3669 | assign sext_ln90_35_fu_2980_p1 = $signed(r_39_fu_2972_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3671:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3671 | assign sext_ln90_36_fu_3025_p1 = $signed(r_40_fu_3017_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3673:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3673 | assign sext_ln90_37_fu_3046_p1 = $signed(r_41_fu_3038_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3675:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3675 | assign sext_ln90_38_fu_3067_p1 = $signed(r_42_fu_3059_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3677:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3677 | assign sext_ln90_39_fu_3088_p1 = $signed(r_43_fu_3080_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3679:31: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3679 | assign sext_ln90_3_fu_2127_p1 = $signed(r_2_fu_2119_p3);\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3681:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3681 | assign sext_ln90_40_fu_3109_p1 = $signed(r_44_fu_3101_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3683:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3683 | assign sext_ln90_41_fu_3139_p1 = $signed(r_46_fu_3131_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3685:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3685 | assign sext_ln90_42_fu_3160_p1 = $signed(r_47_fu_3152_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3687:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3687 | assign sext_ln90_43_fu_3205_p1 = $signed(r_48_fu_3197_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3689:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3689 | assign sext_ln90_44_fu_3226_p1 = $signed(r_49_fu_3218_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3691:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3691 | assign sext_ln90_45_fu_3247_p1 = $signed(r_50_fu_3239_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3693:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3693 | assign sext_ln90_46_fu_3268_p1 = $signed(r_51_fu_3260_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3695:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3695 | assign sext_ln90_47_fu_3289_p1 = $signed(r_52_fu_3281_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3697:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3697 | assign sext_ln90_48_fu_3319_p1 = $signed(r_54_fu_3311_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3699:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3699 | assign sext_ln90_49_fu_3340_p1 = $signed(r_55_fu_3332_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3701:31: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3701 | assign sext_ln90_4_fu_2156_p1 = $signed(r_3_fu_2148_p3);\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3703:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3703 | assign sext_ln90_50_fu_3385_p1 = $signed(r_56_fu_3377_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3705:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3705 | assign sext_ln90_51_fu_3406_p1 = $signed(r_57_fu_3398_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3707:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3707 | assign sext_ln90_52_fu_3427_p1 = $signed(r_58_fu_3419_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3709:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3709 | assign sext_ln90_53_fu_3448_p1 = $signed(r_59_fu_3440_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3711:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3711 | assign sext_ln90_54_fu_3469_p1 = $signed(r_60_fu_3461_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3713:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3713 | assign sext_ln90_55_fu_3499_p1 = $signed(r_62_fu_3491_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3715:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3715 | assign sext_ln90_56_fu_3520_p1 = $signed(r_63_fu_3512_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3717:31: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3717 | assign sext_ln90_5_fu_2185_p1 = $signed(r_4_fu_2177_p3);\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3719:31: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3719 | assign sext_ln90_6_fu_2231_p1 = $signed(r_6_fu_2223_p3);\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3721:31: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3721 | assign sext_ln90_7_fu_2260_p1 = $signed(r_7_fu_2252_p3);\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3723:31: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3723 | assign sext_ln90_8_fu_2305_p1 = $signed(r_8_fu_2297_p3);\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3725:31: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3725 | assign sext_ln90_9_fu_2326_p1 = $signed(r_9_fu_2318_p3);\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3727:29: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3727 | assign sext_ln90_fu_2052_p1 = $signed(local_temp_V_reg_4702);\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3729:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3729 | assign sext_ln98_1_fu_3679_p1 = $signed(r_13_fu_3674_p3);\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3731:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3731 | assign sext_ln98_2_fu_3725_p1 = $signed(r_21_fu_3720_p3);\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3733:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3733 | assign sext_ln98_3_fu_3771_p1 = $signed(r_29_fu_3766_p3);\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3735:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3735 | assign sext_ln98_4_fu_3817_p1 = $signed(r_37_fu_3812_p3);\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3737:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3737 | assign sext_ln98_5_fu_3863_p1 = $signed(r_45_fu_3858_p3);\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3739:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3739 | assign sext_ln98_6_fu_3909_p1 = $signed(r_53_fu_3904_p3);\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3741:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3741 | assign sext_ln98_7_fu_3955_p1 = $signed(r_61_fu_3950_p3);\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:3743:29: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3743 | assign sext_ln98_fu_3633_p1 = $signed(r_5_fu_3628_p3);\n",
      "      |                             ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:281:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                           : ... In instance MVAU_hls_2\n",
      "  281 | #0 grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg = 1'b0;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:282:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                           : ... In instance MVAU_hls_2\n",
      "  282 | #0 ap_CS_fsm = 4'd1;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_yx77b55g/MVAU_hls_2.v:424:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                          : ... In instance MVAU_hls_2\n",
      "  424 |             ap_NS_fsm = 'bx;\n",
      "      |                       ^\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: Entering directory '/home/maxwellqin/projects/finn/build_output/pyverilator_MVAU_hls_3_ju01fifd'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o pyverilator_wrapper.o /home/maxwellqin/projects/finn/build_output/pyverilator_MVAU_hls_3_ju01fifd/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VMVAU_hls_3.cpp VMVAU_hls_3___024root__DepSet_hb64abe17__0.cpp VMVAU_hls_3__Trace__0.cpp VMVAU_hls_3__ConstPool_0.cpp VMVAU_hls_3___024root__Slow.cpp VMVAU_hls_3___024root__DepSet_hb64abe17__0__Slow.cpp VMVAU_hls_3__Syms.cpp VMVAU_hls_3__Trace__0__Slow.cpp > VMVAU_hls_3__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o VMVAU_hls_3__ALL.o VMVAU_hls_3__ALL.cpp\n",
      "echo \"\" > VMVAU_hls_3__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VMVAU_hls_3__ALL.a VMVAU_hls_3__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VMVAU_hls_3__ALL.a      -o VMVAU_hls_3\n",
      "rm VMVAU_hls_3__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/home/maxwellqin/projects/finn/build_output/pyverilator_MVAU_hls_3_ju01fifd'\n",
      "make: Entering directory '/home/maxwellqin/projects/finn/build_output/pyverilator_MVAU_hls_4_7lokp2sh'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o pyverilator_wrapper.o /home/maxwellqin/projects/finn/build_output/pyverilator_MVAU_hls_4_7lokp2sh/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VMVAU_hls_4.cpp VMVAU_hls_4___024root__DepSet_h616b1ad1__0.cpp VMVAU_hls_4__Trace__0.cpp VMVAU_hls_4__ConstPool_0.cpp VMVAU_hls_4___024root__Slow.cpp VMVAU_hls_4___024root__DepSet_h616b1ad1__0__Slow.cpp VMVAU_hls_4__Syms.cpp VMVAU_hls_4__Trace__0__Slow.cpp > VMVAU_hls_4__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o VMVAU_hls_4__ALL.o VMVAU_hls_4__ALL.cpp\n",
      "echo \"\" > VMVAU_hls_4__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VMVAU_hls_4__ALL.a VMVAU_hls_4__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VMVAU_hls_4__ALL.a      -o VMVAU_hls_4\n",
      "rm VMVAU_hls_4__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/home/maxwellqin/projects/finn/build_output/pyverilator_MVAU_hls_4_7lokp2sh'\n",
      "make: Entering directory '/home/maxwellqin/projects/finn/build_output/pyverilator_LabelSelect_hls_0_a88b0cog'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o pyverilator_wrapper.o /home/maxwellqin/projects/finn/build_output/pyverilator_LabelSelect_hls_0_a88b0cog/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VLabelSelect_hls_0.cpp VLabelSelect_hls_0___024root__DepSet_h8f81549a__0.cpp VLabelSelect_hls_0__Trace__0.cpp VLabelSelect_hls_0__ConstPool_0.cpp VLabelSelect_hls_0___024root__Slow.cpp VLabelSelect_hls_0___024root__DepSet_h8f81549a__0__Slow.cpp VLabelSelect_hls_0__Syms.cpp VLabelSelect_hls_0__Trace__0__Slow.cpp > VLabelSelect_hls_0__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o VLabelSelect_hls_0__ALL.o VLabelSelect_hls_0__ALL.cpp\n",
      "echo \"\" > VLabelSelect_hls_0__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VLabelSelect_hls_0__ALL.a VLabelSelect_hls_0__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VLabelSelect_hls_0__ALL.a      -o VLabelSelect_hls_0\n",
      "rm VLabelSelect_hls_0__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/home/maxwellqin/projects/finn/build_output/pyverilator_LabelSelect_hls_0_a88b0cog'\n",
      "make: Entering directory '/home/maxwellqin/projects/finn/build_output/pyverilator_MVAU_hls_2_p5a5l4an'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o pyverilator_wrapper.o /home/maxwellqin/projects/finn/build_output/pyverilator_MVAU_hls_2_p5a5l4an/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VMVAU_hls_2.cpp VMVAU_hls_2___024root__DepSet_h4cde490c__0.cpp VMVAU_hls_2__Trace__0.cpp VMVAU_hls_2__ConstPool_0.cpp VMVAU_hls_2___024root__Slow.cpp VMVAU_hls_2___024root__DepSet_h4cde490c__0__Slow.cpp VMVAU_hls_2__Syms.cpp VMVAU_hls_2__Trace__0__Slow.cpp > VMVAU_hls_2__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o VMVAU_hls_2__ALL.o VMVAU_hls_2__ALL.cpp\n",
      "echo \"\" > VMVAU_hls_2__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VMVAU_hls_2__ALL.a VMVAU_hls_2__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VMVAU_hls_2__ALL.a      -o VMVAU_hls_2\n",
      "rm VMVAU_hls_2__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/home/maxwellqin/projects/finn/build_output/pyverilator_MVAU_hls_2_p5a5l4an'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_igh8htjx/swg_common.sv:69:78: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.\n",
      "                                                                                                                                       : ... In instance ConvolutionInputGenerator_rtl_2.impl.controller_inst\n",
      "   69 |     logic signed [$clog2(LOOP_H_ITERATIONS   +2)+1-1:0]  Counter_loop_h    = LOOP_H_ITERATIONS;\n",
      "      |                                                                              ^~~~~~~~~~~~~~~~~\n",
      "                ... For warning description see https://verilator.org/warn/WIDTH?v=4.224\n",
      "                ... Use \"/* verilator lint_off WIDTH */\" and lint_on around source to disable this message.\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_igh8htjx/swg_common.sv:70:78: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_W_ITERATIONS' generates 32 bits.\n",
      "                                                                                                                                       : ... In instance ConvolutionInputGenerator_rtl_2.impl.controller_inst\n",
      "   70 |     logic signed [$clog2(LOOP_W_ITERATIONS   +2)+1-1:0]  Counter_loop_w    = LOOP_W_ITERATIONS;\n",
      "      |                                                                              ^~~~~~~~~~~~~~~~~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_igh8htjx/swg_common.sv:71:78: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KH_ITERATIONS' generates 32 bits.\n",
      "                                                                                                                                       : ... In instance ConvolutionInputGenerator_rtl_2.impl.controller_inst\n",
      "   71 |     logic signed [$clog2(LOOP_KH_ITERATIONS  +2)+1-1:0]  Counter_loop_kh   = LOOP_KH_ITERATIONS;\n",
      "      |                                                                              ^~~~~~~~~~~~~~~~~~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_igh8htjx/swg_common.sv:72:78: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KW_ITERATIONS' generates 32 bits.\n",
      "                                                                                                                                       : ... In instance ConvolutionInputGenerator_rtl_2.impl.controller_inst\n",
      "   72 |     logic signed [$clog2(LOOP_KW_ITERATIONS  +2)+1-1:0]  Counter_loop_kw   = LOOP_KW_ITERATIONS;\n",
      "      |                                                                              ^~~~~~~~~~~~~~~~~~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_igh8htjx/swg_common.sv:73:78: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_SIMD_ITERATIONS' generates 32 bits.\n",
      "                                                                                                                                       : ... In instance ConvolutionInputGenerator_rtl_2.impl.controller_inst\n",
      "   73 |     logic signed [$clog2(LOOP_SIMD_ITERATIONS+2)+1-1:0]  Counter_loop_simd = LOOP_SIMD_ITERATIONS;\n",
      "      |                                                                              ^~~~~~~~~~~~~~~~~~~~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_igh8htjx/swg_common.sv:79:41: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_SIMD' generates 32 bits.\n",
      "                                                                                                                                       : ... In instance ConvolutionInputGenerator_rtl_2.impl.controller_inst\n",
      "   79 |             STATE_LOOP_SIMD : addr_incr = HEAD_INCR_SIMD;\n",
      "      |                                         ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_igh8htjx/swg_common.sv:80:41: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_KW' generates 32 bits.\n",
      "                                                                                                                                       : ... In instance ConvolutionInputGenerator_rtl_2.impl.controller_inst\n",
      "   80 |             STATE_LOOP_KW   : addr_incr = HEAD_INCR_KW;\n",
      "      |                                         ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_igh8htjx/swg_common.sv:81:41: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_KH' generates 32 bits.\n",
      "                                                                                                                                       : ... In instance ConvolutionInputGenerator_rtl_2.impl.controller_inst\n",
      "   81 |             STATE_LOOP_KH   : addr_incr = HEAD_INCR_KH;\n",
      "      |                                         ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_igh8htjx/swg_common.sv:82:41: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_W' generates 32 bits.\n",
      "                                                                                                                                       : ... In instance ConvolutionInputGenerator_rtl_2.impl.controller_inst\n",
      "   82 |             STATE_LOOP_W    : addr_incr = HEAD_INCR_W;\n",
      "      |                                         ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_igh8htjx/swg_common.sv:83:41: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_H' generates 32 bits.\n",
      "                                                                                                                                       : ... In instance ConvolutionInputGenerator_rtl_2.impl.controller_inst\n",
      "   83 |             STATE_LOOP_H    : addr_incr = HEAD_INCR_H;\n",
      "      |                                         ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_igh8htjx/swg_common.sv:89:22: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.\n",
      "                                                                                                                                       : ... In instance ConvolutionInputGenerator_rtl_2.impl.controller_inst\n",
      "   89 |     assign tail_incr =\n",
      "      |                      ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_igh8htjx/swg_common.sv:115:31: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.\n",
      "                                                                                                                                        : ... In instance ConvolutionInputGenerator_rtl_2.impl.controller_inst\n",
      "  115 |             Counter_loop_h    <= LOOP_H_ITERATIONS;\n",
      "      |                               ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_igh8htjx/swg_common.sv:116:31: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_W_ITERATIONS' generates 32 bits.\n",
      "                                                                                                                                        : ... In instance ConvolutionInputGenerator_rtl_2.impl.controller_inst\n",
      "  116 |             Counter_loop_w    <= LOOP_W_ITERATIONS;\n",
      "      |                               ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_igh8htjx/swg_common.sv:117:31: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KH_ITERATIONS' generates 32 bits.\n",
      "                                                                                                                                        : ... In instance ConvolutionInputGenerator_rtl_2.impl.controller_inst\n",
      "  117 |             Counter_loop_kh   <= LOOP_KH_ITERATIONS;\n",
      "      |                               ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_igh8htjx/swg_common.sv:118:31: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KW_ITERATIONS' generates 32 bits.\n",
      "                                                                                                                                        : ... In instance ConvolutionInputGenerator_rtl_2.impl.controller_inst\n",
      "  118 |             Counter_loop_kw   <= LOOP_KW_ITERATIONS;\n",
      "      |                               ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_igh8htjx/swg_common.sv:119:31: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_SIMD_ITERATIONS' generates 32 bits.\n",
      "                                                                                                                                        : ... In instance ConvolutionInputGenerator_rtl_2.impl.controller_inst\n",
      "  119 |             Counter_loop_simd <= LOOP_SIMD_ITERATIONS;\n",
      "      |                               ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_igh8htjx/swg_common.sv:126:39: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_SIMD_ITERATIONS' generates 32 bits.\n",
      "                                                                                                                                        : ... In instance ConvolutionInputGenerator_rtl_2.impl.controller_inst\n",
      "  126 |                     Counter_loop_simd <= LOOP_SIMD_ITERATIONS;\n",
      "      |                                       ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_igh8htjx/swg_common.sv:129:41: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KW_ITERATIONS' generates 32 bits.\n",
      "                                                                                                                                        : ... In instance ConvolutionInputGenerator_rtl_2.impl.controller_inst\n",
      "  129 |                         Counter_loop_kw <= LOOP_KW_ITERATIONS;\n",
      "      |                                         ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_igh8htjx/swg_common.sv:132:45: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KH_ITERATIONS' generates 32 bits.\n",
      "                                                                                                                                        : ... In instance ConvolutionInputGenerator_rtl_2.impl.controller_inst\n",
      "  132 |                             Counter_loop_kh <= LOOP_KH_ITERATIONS;\n",
      "      |                                             ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_igh8htjx/swg_common.sv:135:48: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_W_ITERATIONS' generates 32 bits.\n",
      "                                                                                                                                        : ... In instance ConvolutionInputGenerator_rtl_2.impl.controller_inst\n",
      "  135 |                                 Counter_loop_w <= LOOP_W_ITERATIONS;\n",
      "      |                                                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_igh8htjx/swg_common.sv:137:54: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.\n",
      "                                                                                                                                        : ... In instance ConvolutionInputGenerator_rtl_2.impl.controller_inst\n",
      "  137 |                                 else  Counter_loop_h <= LOOP_H_ITERATIONS;\n",
      "      |                                                      ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_igh8htjx/ConvolutionInputGenerator_rtl_2_impl.sv:131:48: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 10 bits.\n",
      "                                                                                                                                                                  : ... In instance ConvolutionInputGenerator_rtl_2.impl\n",
      "  131 |     uwire  reading_done = Newest_buffered_elem == LAST_READ_ELEM;\n",
      "      |                                                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_igh8htjx/ConvolutionInputGenerator_rtl_2_impl.sv:135:48: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 10 bits.\n",
      "                                                                                                                                                                  : ... In instance ConvolutionInputGenerator_rtl_2.impl\n",
      "  135 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(First_elem_next_window) &&\n",
      "      |                                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_igh8htjx/ConvolutionInputGenerator_rtl_2_impl.sv:135:74: Operator LTS expects 32 bits on the RHS, but RHS's SIGNED generates 10 bits.\n",
      "                                                                                                                                                                  : ... In instance ConvolutionInputGenerator_rtl_2.impl\n",
      "  135 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(First_elem_next_window) &&\n",
      "      |                                                                          ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_igh8htjx/ConvolutionInputGenerator_rtl_2_impl.sv:136:48: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 10 bits.\n",
      "                                                                                                                                                                  : ... In instance ConvolutionInputGenerator_rtl_2.impl\n",
      "  136 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(Current_elem)\n",
      "      |                                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_igh8htjx/ConvolutionInputGenerator_rtl_2_impl.sv:136:74: Operator LTS expects 32 bits on the RHS, but RHS's SIGNED generates 10 bits.\n",
      "                                                                                                                                                                  : ... In instance ConvolutionInputGenerator_rtl_2.impl\n",
      "  136 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(Current_elem)\n",
      "      |                                                                          ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_igh8htjx/ConvolutionInputGenerator_rtl_2_impl.sv:143:37: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'Window_buffer_read_addr_reg' generates 10 bits.\n",
      "                                                                                                                                                                  : ... In instance ConvolutionInputGenerator_rtl_2.impl\n",
      "  143 |     assign  window_buffer_read_addr = Window_buffer_read_addr_reg;\n",
      "      |                                     ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_igh8htjx/ConvolutionInputGenerator_rtl_2_impl.sv:169:79: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Window_buffer_write_addr_reg' generates 9 bits.\n",
      "                                                                                                                                                                  : ... In instance ConvolutionInputGenerator_rtl_2.impl\n",
      "  169 |                 Window_buffer_write_addr_reg <= (Window_buffer_write_addr_reg == BUF_ELEM_TOTAL-1)? 0 : Window_buffer_write_addr_reg + 1;\n",
      "      |                                                                               ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_igh8htjx/ConvolutionInputGenerator_rtl_2_impl.sv:172:42: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 10 bits.\n",
      "                                                                                                                                                                  : ... In instance ConvolutionInputGenerator_rtl_2.impl\n",
      "  172 |                 if (Newest_buffered_elem == LAST_READ_ELEM-1) begin\n",
      "      |                                          ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_igh8htjx/ConvolutionInputGenerator_rtl_2_impl.sv:176:43: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 10 bits.\n",
      "                                                                                                                                                                  : ... In instance ConvolutionInputGenerator_rtl_2.impl\n",
      "  176 |                 if ((Newest_buffered_elem == LAST_READ_ELEM-1) && Writing_done) begin\n",
      "      |                                           ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_igh8htjx/ConvolutionInputGenerator_rtl_2_impl.sv:195:25: Operator GTES expects 32 bits on the LHS, but LHS's VARREF 'ra' generates 11 bits.\n",
      "                                                                                                                                                                  : ... In instance ConvolutionInputGenerator_rtl_2.impl\n",
      "  195 |                     (ra >= BUF_ELEM_TOTAL)? -BUF_ELEM_TOTAL :\n",
      "      |                         ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_igh8htjx/ConvolutionInputGenerator_rtl_2_impl.sv:195:43: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.\n",
      "                                                                                                                                                                  : ... In instance ConvolutionInputGenerator_rtl_2.impl\n",
      "  195 |                     (ra >= BUF_ELEM_TOTAL)? -BUF_ELEM_TOTAL :\n",
      "      |                                           ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_igh8htjx/ConvolutionInputGenerator_rtl_2_impl.sv:197:45: Operator ASSIGNDLY expects 10 bits on the Assign RHS, but Assign RHS's ADD generates 11 bits.\n",
      "                                                                                                                                                                  : ... In instance ConvolutionInputGenerator_rtl_2.impl\n",
      "  197 |                 Window_buffer_read_addr_reg <= ra + ra_correct;\n",
      "      |                                             ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_igh8htjx/ConvolutionInputGenerator_rtl_2_impl.sv:200:59: Operator NEQ expects 32 bits on the LHS, but LHS's VARREF 'Position_in_window' generates 9 bits.\n",
      "                                                                                                                                                                  : ... In instance ConvolutionInputGenerator_rtl_2.impl\n",
      "  200 |                 Position_in_window <= (Position_in_window != ELEM_PER_WINDOW - 1)? Position_in_window+1 : 0;\n",
      "      |                                                           ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_igh8htjx/ConvolutionInputGenerator_rtl_2_impl.sv:207:34: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Current_elem' generates 10 bits.\n",
      "                                                                                                                                                                  : ... In instance ConvolutionInputGenerator_rtl_2.impl\n",
      "  207 |                 if (Current_elem == LAST_WRITE_ELEM)\n",
      "      |                                  ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_igh8htjx/ConvolutionInputGenerator_rtl_2_impl.sv:224:71: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 10 bits.\n",
      "                                                                                                                                                                  : ... In instance ConvolutionInputGenerator_rtl_2.impl\n",
      "  224 |                 if (reading_done || (read_ok && (Newest_buffered_elem == LAST_READ_ELEM - 1))) begin\n",
      "      |                                                                       ^~\n",
      "%Warning-CASEINCOMPLETE: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_igh8htjx/swg_common.sv:77:16: Case values incompletely covered (example pattern 0x6)\n",
      "   77 |         unique case (State)\n",
      "      |                ^~~~\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_1_rkkbpvrs/StreamingMaxPool_hls_1.v:1436:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                                    : ... In instance StreamingMaxPool_hls_1.grp_StreamingMaxPool_hls_1_Pipeline_VITIS_LOOP_90_6_fu_125.flow_control_loop_pipe_sequential_init_U\n",
      " 1436 | #0 ap_loop_init_int = 1'b1;\n",
      "      |  ^\n",
      "                  ... For warning description see https://verilator.org/warn/STMTDLY?v=4.224\n",
      "                  ... Use \"/* verilator lint_off STMTDLY */\" and lint_on around source to disable this message.\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_1_rkkbpvrs/StreamingMaxPool_hls_1.v:1437:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                                    : ... In instance StreamingMaxPool_hls_1.grp_StreamingMaxPool_hls_1_Pipeline_VITIS_LOOP_90_6_fu_125.flow_control_loop_pipe_sequential_init_U\n",
      " 1437 | #0 ap_done_cache = 1'b0;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_1_rkkbpvrs/StreamingMaxPool_hls_1.v:491:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                                   : ... In instance StreamingMaxPool_hls_1.grp_StreamingMaxPool_hls_1_Pipeline_VITIS_LOOP_79_3_VITIS_LOOP_80_4_VITIS_LOOP_82_5_fu_118\n",
      "  491 | #0 ap_CS_iter0_fsm = 1'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_1_rkkbpvrs/StreamingMaxPool_hls_1.v:492:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                                   : ... In instance StreamingMaxPool_hls_1.grp_StreamingMaxPool_hls_1_Pipeline_VITIS_LOOP_79_3_VITIS_LOOP_80_4_VITIS_LOOP_82_5_fu_118\n",
      "  492 | #0 ap_CS_iter1_fsm = 2'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_1_rkkbpvrs/StreamingMaxPool_hls_1.v:493:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                                   : ... In instance StreamingMaxPool_hls_1.grp_StreamingMaxPool_hls_1_Pipeline_VITIS_LOOP_79_3_VITIS_LOOP_80_4_VITIS_LOOP_82_5_fu_118\n",
      "  493 | #0 ap_CS_iter2_fsm = 2'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_1_rkkbpvrs/StreamingMaxPool_hls_1.v:494:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                                   : ... In instance StreamingMaxPool_hls_1.grp_StreamingMaxPool_hls_1_Pipeline_VITIS_LOOP_79_3_VITIS_LOOP_80_4_VITIS_LOOP_82_5_fu_118\n",
      "  494 | #0 ap_done_reg = 1'b0;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_1_rkkbpvrs/StreamingMaxPool_hls_1.v:607:28: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln80_fu_220_p1' generates 64 bits.\n",
      "                                                                                                                                  : ... In instance StreamingMaxPool_hls_1.grp_StreamingMaxPool_hls_1_Pipeline_VITIS_LOOP_79_3_VITIS_LOOP_80_4_VITIS_LOOP_82_5_fu_118\n",
      "  607 |         buf_V_addr_reg_343 <= zext_ln80_fu_220_p1;\n",
      "      |                            ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_1_rkkbpvrs/StreamingMaxPool_hls_1.v:728:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                                  : ... In instance StreamingMaxPool_hls_1.grp_StreamingMaxPool_hls_1_Pipeline_VITIS_LOOP_79_3_VITIS_LOOP_80_4_VITIS_LOOP_82_5_fu_118\n",
      "  728 |             ap_NS_iter0_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_1_rkkbpvrs/StreamingMaxPool_hls_1.v:750:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                                  : ... In instance StreamingMaxPool_hls_1.grp_StreamingMaxPool_hls_1_Pipeline_VITIS_LOOP_79_3_VITIS_LOOP_80_4_VITIS_LOOP_82_5_fu_118\n",
      "  750 |             ap_NS_iter1_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_1_rkkbpvrs/StreamingMaxPool_hls_1.v:774:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                                  : ... In instance StreamingMaxPool_hls_1.grp_StreamingMaxPool_hls_1_Pipeline_VITIS_LOOP_79_3_VITIS_LOOP_80_4_VITIS_LOOP_82_5_fu_118\n",
      "  774 |             ap_NS_iter2_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_1_rkkbpvrs/StreamingMaxPool_hls_1.v:815:23: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln80_fu_220_p1' generates 64 bits.\n",
      "                                                                                                                                  : ... In instance StreamingMaxPool_hls_1.grp_StreamingMaxPool_hls_1_Pipeline_VITIS_LOOP_79_3_VITIS_LOOP_80_4_VITIS_LOOP_82_5_fu_118\n",
      "  815 | assign buf_V_address1 = zext_ln80_fu_220_p1;\n",
      "      |                       ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_1_rkkbpvrs/StreamingMaxPool_hls_1.v:847:28: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'select_ln80_1_fu_212_p3' generates 3 bits.\n",
      "                                                                                                                                  : ... In instance StreamingMaxPool_hls_1.grp_StreamingMaxPool_hls_1_Pipeline_VITIS_LOOP_79_3_VITIS_LOOP_80_4_VITIS_LOOP_82_5_fu_118\n",
      "  847 | assign zext_ln80_fu_220_p1 = select_ln80_1_fu_212_p3;\n",
      "      |                            ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_1_rkkbpvrs/StreamingMaxPool_hls_1.v:88:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                                  : ... In instance StreamingMaxPool_hls_1.grp_StreamingMaxPool_hls_1_Pipeline_VITIS_LOOP_90_6_fu_125\n",
      "   88 | #0 ap_CS_iter0_fsm = 1'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_1_rkkbpvrs/StreamingMaxPool_hls_1.v:89:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                                  : ... In instance StreamingMaxPool_hls_1.grp_StreamingMaxPool_hls_1_Pipeline_VITIS_LOOP_90_6_fu_125\n",
      "   89 | #0 ap_CS_iter1_fsm = 2'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_1_rkkbpvrs/StreamingMaxPool_hls_1.v:90:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                                  : ... In instance StreamingMaxPool_hls_1.grp_StreamingMaxPool_hls_1_Pipeline_VITIS_LOOP_90_6_fu_125\n",
      "   90 | #0 ap_done_reg = 1'b0;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_1_rkkbpvrs/StreamingMaxPool_hls_1.v:254:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                                  : ... In instance StreamingMaxPool_hls_1.grp_StreamingMaxPool_hls_1_Pipeline_VITIS_LOOP_90_6_fu_125\n",
      "  254 |             ap_NS_iter0_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_1_rkkbpvrs/StreamingMaxPool_hls_1.v:278:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                                  : ... In instance StreamingMaxPool_hls_1.grp_StreamingMaxPool_hls_1_Pipeline_VITIS_LOOP_90_6_fu_125\n",
      "  278 |             ap_NS_iter1_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_1_rkkbpvrs/StreamingMaxPool_hls_1.v:309:23: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln90_fu_88_p1' generates 64 bits.\n",
      "                                                                                                                                  : ... In instance StreamingMaxPool_hls_1.grp_StreamingMaxPool_hls_1_Pipeline_VITIS_LOOP_90_6_fu_125\n",
      "  309 | assign buf_V_address0 = zext_ln90_fu_88_p1;\n",
      "      |                       ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_1_rkkbpvrs/StreamingMaxPool_hls_1.v:319:27: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'ap_sig_allocacmp_outpix_1' generates 3 bits.\n",
      "                                                                                                                                  : ... In instance StreamingMaxPool_hls_1.grp_StreamingMaxPool_hls_1_Pipeline_VITIS_LOOP_90_6_fu_125\n",
      "  319 | assign zext_ln90_fu_88_p1 = ap_sig_allocacmp_outpix_1;\n",
      "      |                           ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_1_rkkbpvrs/StreamingMaxPool_hls_1.v:962:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                                   : ... In instance StreamingMaxPool_hls_1\n",
      "  962 | #0 grp_StreamingMaxPool_hls_1_Pipeline_VITIS_LOOP_79_3_VITIS_LOOP_80_4_VITIS_LOOP_82_5_fu_118_ap_start_reg = 1'b0;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_1_rkkbpvrs/StreamingMaxPool_hls_1.v:963:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                                   : ... In instance StreamingMaxPool_hls_1\n",
      "  963 | #0 ap_CS_fsm = 9'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_1_rkkbpvrs/StreamingMaxPool_hls_1.v:964:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                                   : ... In instance StreamingMaxPool_hls_1\n",
      "  964 | #0 grp_StreamingMaxPool_hls_1_Pipeline_VITIS_LOOP_90_6_fu_125_ap_start_reg = 1'b0;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_1_rkkbpvrs/StreamingMaxPool_hls_1.v:1128:24: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '64'h3' generates 64 bits.\n",
      "                                                                                                                                   : ... In instance StreamingMaxPool_hls_1\n",
      " 1128 |         buf_V_address0 = 64'd3;\n",
      "      |                        ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_1_rkkbpvrs/StreamingMaxPool_hls_1.v:1130:24: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '64'h2' generates 64 bits.\n",
      "                                                                                                                                   : ... In instance StreamingMaxPool_hls_1\n",
      " 1130 |         buf_V_address0 = 64'd2;\n",
      "      |                        ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_1_rkkbpvrs/StreamingMaxPool_hls_1.v:1132:24: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '64'h0' generates 64 bits.\n",
      "                                                                                                                                   : ... In instance StreamingMaxPool_hls_1\n",
      " 1132 |         buf_V_address0 = 64'd0;\n",
      "      |                        ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_1_rkkbpvrs/StreamingMaxPool_hls_1.v:1138:24: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                                   : ... In instance StreamingMaxPool_hls_1\n",
      " 1138 |         buf_V_address0 = 'bx;\n",
      "      |                        ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_1_rkkbpvrs/StreamingMaxPool_hls_1.v:1144:24: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '64'h4' generates 64 bits.\n",
      "                                                                                                                                   : ... In instance StreamingMaxPool_hls_1\n",
      " 1144 |         buf_V_address1 = 64'd4;\n",
      "      |                        ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_1_rkkbpvrs/StreamingMaxPool_hls_1.v:1146:24: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '64'h1' generates 64 bits.\n",
      "                                                                                                                                   : ... In instance StreamingMaxPool_hls_1\n",
      " 1146 |         buf_V_address1 = 64'd1;\n",
      "      |                        ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_1_rkkbpvrs/StreamingMaxPool_hls_1.v:1150:24: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                                   : ... In instance StreamingMaxPool_hls_1\n",
      " 1150 |         buf_V_address1 = 'bx;\n",
      "      |                        ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_1_rkkbpvrs/StreamingMaxPool_hls_1.v:1184:18: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                                   : ... In instance StreamingMaxPool_hls_1\n",
      " 1184 |         buf_V_d0 = 'bx;\n",
      "      |                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_1_rkkbpvrs/StreamingMaxPool_hls_1.v:1262:23: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                                   : ... In instance StreamingMaxPool_hls_1\n",
      " 1262 |             ap_NS_fsm = 'bx;\n",
      "      |                       ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_k0ro0hej/swg_common.sv:69:78: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.\n",
      "                                                                                                                                       : ... In instance ConvolutionInputGenerator_rtl_1.impl.controller_inst\n",
      "   69 |     logic signed [$clog2(LOOP_H_ITERATIONS   +2)+1-1:0]  Counter_loop_h    = LOOP_H_ITERATIONS;\n",
      "      |                                                                              ^~~~~~~~~~~~~~~~~\n",
      "                ... For warning description see https://verilator.org/warn/WIDTH?v=4.224\n",
      "                ... Use \"/* verilator lint_off WIDTH */\" and lint_on around source to disable this message.\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_k0ro0hej/swg_common.sv:70:78: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_W_ITERATIONS' generates 32 bits.\n",
      "                                                                                                                                       : ... In instance ConvolutionInputGenerator_rtl_1.impl.controller_inst\n",
      "   70 |     logic signed [$clog2(LOOP_W_ITERATIONS   +2)+1-1:0]  Counter_loop_w    = LOOP_W_ITERATIONS;\n",
      "      |                                                                              ^~~~~~~~~~~~~~~~~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_k0ro0hej/swg_common.sv:71:78: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KH_ITERATIONS' generates 32 bits.\n",
      "                                                                                                                                       : ... In instance ConvolutionInputGenerator_rtl_1.impl.controller_inst\n",
      "   71 |     logic signed [$clog2(LOOP_KH_ITERATIONS  +2)+1-1:0]  Counter_loop_kh   = LOOP_KH_ITERATIONS;\n",
      "      |                                                                              ^~~~~~~~~~~~~~~~~~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_k0ro0hej/swg_common.sv:72:78: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KW_ITERATIONS' generates 32 bits.\n",
      "                                                                                                                                       : ... In instance ConvolutionInputGenerator_rtl_1.impl.controller_inst\n",
      "   72 |     logic signed [$clog2(LOOP_KW_ITERATIONS  +2)+1-1:0]  Counter_loop_kw   = LOOP_KW_ITERATIONS;\n",
      "      |                                                                              ^~~~~~~~~~~~~~~~~~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_k0ro0hej/swg_common.sv:73:78: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_SIMD_ITERATIONS' generates 32 bits.\n",
      "                                                                                                                                       : ... In instance ConvolutionInputGenerator_rtl_1.impl.controller_inst\n",
      "   73 |     logic signed [$clog2(LOOP_SIMD_ITERATIONS+2)+1-1:0]  Counter_loop_simd = LOOP_SIMD_ITERATIONS;\n",
      "      |                                                                              ^~~~~~~~~~~~~~~~~~~~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_k0ro0hej/swg_common.sv:79:41: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_SIMD' generates 32 bits.\n",
      "                                                                                                                                       : ... In instance ConvolutionInputGenerator_rtl_1.impl.controller_inst\n",
      "   79 |             STATE_LOOP_SIMD : addr_incr = HEAD_INCR_SIMD;\n",
      "      |                                         ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_k0ro0hej/swg_common.sv:80:41: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_KW' generates 32 bits.\n",
      "                                                                                                                                       : ... In instance ConvolutionInputGenerator_rtl_1.impl.controller_inst\n",
      "   80 |             STATE_LOOP_KW   : addr_incr = HEAD_INCR_KW;\n",
      "      |                                         ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_k0ro0hej/swg_common.sv:81:41: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_KH' generates 32 bits.\n",
      "                                                                                                                                       : ... In instance ConvolutionInputGenerator_rtl_1.impl.controller_inst\n",
      "   81 |             STATE_LOOP_KH   : addr_incr = HEAD_INCR_KH;\n",
      "      |                                         ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_k0ro0hej/swg_common.sv:82:41: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_W' generates 32 bits.\n",
      "                                                                                                                                       : ... In instance ConvolutionInputGenerator_rtl_1.impl.controller_inst\n",
      "   82 |             STATE_LOOP_W    : addr_incr = HEAD_INCR_W;\n",
      "      |                                         ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_k0ro0hej/swg_common.sv:83:41: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_H' generates 32 bits.\n",
      "                                                                                                                                       : ... In instance ConvolutionInputGenerator_rtl_1.impl.controller_inst\n",
      "   83 |             STATE_LOOP_H    : addr_incr = HEAD_INCR_H;\n",
      "      |                                         ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_k0ro0hej/swg_common.sv:89:22: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.\n",
      "                                                                                                                                       : ... In instance ConvolutionInputGenerator_rtl_1.impl.controller_inst\n",
      "   89 |     assign tail_incr =\n",
      "      |                      ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_k0ro0hej/swg_common.sv:115:31: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.\n",
      "                                                                                                                                        : ... In instance ConvolutionInputGenerator_rtl_1.impl.controller_inst\n",
      "  115 |             Counter_loop_h    <= LOOP_H_ITERATIONS;\n",
      "      |                               ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_k0ro0hej/swg_common.sv:116:31: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_W_ITERATIONS' generates 32 bits.\n",
      "                                                                                                                                        : ... In instance ConvolutionInputGenerator_rtl_1.impl.controller_inst\n",
      "  116 |             Counter_loop_w    <= LOOP_W_ITERATIONS;\n",
      "      |                               ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_k0ro0hej/swg_common.sv:117:31: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KH_ITERATIONS' generates 32 bits.\n",
      "                                                                                                                                        : ... In instance ConvolutionInputGenerator_rtl_1.impl.controller_inst\n",
      "  117 |             Counter_loop_kh   <= LOOP_KH_ITERATIONS;\n",
      "      |                               ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_k0ro0hej/swg_common.sv:118:31: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KW_ITERATIONS' generates 32 bits.\n",
      "                                                                                                                                        : ... In instance ConvolutionInputGenerator_rtl_1.impl.controller_inst\n",
      "  118 |             Counter_loop_kw   <= LOOP_KW_ITERATIONS;\n",
      "      |                               ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_k0ro0hej/swg_common.sv:119:31: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_SIMD_ITERATIONS' generates 32 bits.\n",
      "                                                                                                                                        : ... In instance ConvolutionInputGenerator_rtl_1.impl.controller_inst\n",
      "  119 |             Counter_loop_simd <= LOOP_SIMD_ITERATIONS;\n",
      "      |                               ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_k0ro0hej/swg_common.sv:126:39: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_SIMD_ITERATIONS' generates 32 bits.\n",
      "                                                                                                                                        : ... In instance ConvolutionInputGenerator_rtl_1.impl.controller_inst\n",
      "  126 |                     Counter_loop_simd <= LOOP_SIMD_ITERATIONS;\n",
      "      |                                       ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_k0ro0hej/swg_common.sv:129:41: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KW_ITERATIONS' generates 32 bits.\n",
      "                                                                                                                                        : ... In instance ConvolutionInputGenerator_rtl_1.impl.controller_inst\n",
      "  129 |                         Counter_loop_kw <= LOOP_KW_ITERATIONS;\n",
      "      |                                         ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_k0ro0hej/swg_common.sv:132:45: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KH_ITERATIONS' generates 32 bits.\n",
      "                                                                                                                                        : ... In instance ConvolutionInputGenerator_rtl_1.impl.controller_inst\n",
      "  132 |                             Counter_loop_kh <= LOOP_KH_ITERATIONS;\n",
      "      |                                             ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_k0ro0hej/swg_common.sv:135:48: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_W_ITERATIONS' generates 32 bits.\n",
      "                                                                                                                                        : ... In instance ConvolutionInputGenerator_rtl_1.impl.controller_inst\n",
      "  135 |                                 Counter_loop_w <= LOOP_W_ITERATIONS;\n",
      "      |                                                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_k0ro0hej/swg_common.sv:137:54: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.\n",
      "                                                                                                                                        : ... In instance ConvolutionInputGenerator_rtl_1.impl.controller_inst\n",
      "  137 |                                 else  Counter_loop_h <= LOOP_H_ITERATIONS;\n",
      "      |                                                      ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_k0ro0hej/ConvolutionInputGenerator_rtl_1_impl.sv:131:48: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 12 bits.\n",
      "                                                                                                                                                                  : ... In instance ConvolutionInputGenerator_rtl_1.impl\n",
      "  131 |     uwire  reading_done = Newest_buffered_elem == LAST_READ_ELEM;\n",
      "      |                                                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_k0ro0hej/ConvolutionInputGenerator_rtl_1_impl.sv:135:48: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 12 bits.\n",
      "                                                                                                                                                                  : ... In instance ConvolutionInputGenerator_rtl_1.impl\n",
      "  135 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(First_elem_next_window) &&\n",
      "      |                                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_k0ro0hej/ConvolutionInputGenerator_rtl_1_impl.sv:135:74: Operator LTS expects 32 bits on the RHS, but RHS's SIGNED generates 12 bits.\n",
      "                                                                                                                                                                  : ... In instance ConvolutionInputGenerator_rtl_1.impl\n",
      "  135 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(First_elem_next_window) &&\n",
      "      |                                                                          ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_k0ro0hej/ConvolutionInputGenerator_rtl_1_impl.sv:136:48: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 12 bits.\n",
      "                                                                                                                                                                  : ... In instance ConvolutionInputGenerator_rtl_1.impl\n",
      "  136 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(Current_elem)\n",
      "      |                                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_k0ro0hej/ConvolutionInputGenerator_rtl_1_impl.sv:136:74: Operator LTS expects 32 bits on the RHS, but RHS's SIGNED generates 12 bits.\n",
      "                                                                                                                                                                  : ... In instance ConvolutionInputGenerator_rtl_1.impl\n",
      "  136 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(Current_elem)\n",
      "      |                                                                          ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_k0ro0hej/ConvolutionInputGenerator_rtl_1_impl.sv:143:37: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'Window_buffer_read_addr_reg' generates 10 bits.\n",
      "                                                                                                                                                                  : ... In instance ConvolutionInputGenerator_rtl_1.impl\n",
      "  143 |     assign  window_buffer_read_addr = Window_buffer_read_addr_reg;\n",
      "      |                                     ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_k0ro0hej/ConvolutionInputGenerator_rtl_1_impl.sv:169:79: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Window_buffer_write_addr_reg' generates 9 bits.\n",
      "                                                                                                                                                                  : ... In instance ConvolutionInputGenerator_rtl_1.impl\n",
      "  169 |                 Window_buffer_write_addr_reg <= (Window_buffer_write_addr_reg == BUF_ELEM_TOTAL-1)? 0 : Window_buffer_write_addr_reg + 1;\n",
      "      |                                                                               ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_k0ro0hej/ConvolutionInputGenerator_rtl_1_impl.sv:172:42: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 12 bits.\n",
      "                                                                                                                                                                  : ... In instance ConvolutionInputGenerator_rtl_1.impl\n",
      "  172 |                 if (Newest_buffered_elem == LAST_READ_ELEM-1) begin\n",
      "      |                                          ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_k0ro0hej/ConvolutionInputGenerator_rtl_1_impl.sv:176:43: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 12 bits.\n",
      "                                                                                                                                                                  : ... In instance ConvolutionInputGenerator_rtl_1.impl\n",
      "  176 |                 if ((Newest_buffered_elem == LAST_READ_ELEM-1) && Writing_done) begin\n",
      "      |                                           ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_k0ro0hej/ConvolutionInputGenerator_rtl_1_impl.sv:195:25: Operator GTES expects 32 bits on the LHS, but LHS's VARREF 'ra' generates 11 bits.\n",
      "                                                                                                                                                                  : ... In instance ConvolutionInputGenerator_rtl_1.impl\n",
      "  195 |                     (ra >= BUF_ELEM_TOTAL)? -BUF_ELEM_TOTAL :\n",
      "      |                         ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_k0ro0hej/ConvolutionInputGenerator_rtl_1_impl.sv:195:43: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.\n",
      "                                                                                                                                                                  : ... In instance ConvolutionInputGenerator_rtl_1.impl\n",
      "  195 |                     (ra >= BUF_ELEM_TOTAL)? -BUF_ELEM_TOTAL :\n",
      "      |                                           ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_k0ro0hej/ConvolutionInputGenerator_rtl_1_impl.sv:197:45: Operator ASSIGNDLY expects 10 bits on the Assign RHS, but Assign RHS's ADD generates 11 bits.\n",
      "                                                                                                                                                                  : ... In instance ConvolutionInputGenerator_rtl_1.impl\n",
      "  197 |                 Window_buffer_read_addr_reg <= ra + ra_correct;\n",
      "      |                                             ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_k0ro0hej/ConvolutionInputGenerator_rtl_1_impl.sv:200:59: Operator NEQ expects 32 bits on the LHS, but LHS's VARREF 'Position_in_window' generates 8 bits.\n",
      "                                                                                                                                                                  : ... In instance ConvolutionInputGenerator_rtl_1.impl\n",
      "  200 |                 Position_in_window <= (Position_in_window != ELEM_PER_WINDOW - 1)? Position_in_window+1 : 0;\n",
      "      |                                                           ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_k0ro0hej/ConvolutionInputGenerator_rtl_1_impl.sv:204:70: Operator ADD expects 12 bits on the RHS, but RHS's VARREF 'tail_incr' generates 10 bits.\n",
      "                                                                                                                                                                  : ... In instance ConvolutionInputGenerator_rtl_1.impl\n",
      "  204 |                     First_elem_next_window <= First_elem_next_window + tail_incr;\n",
      "      |                                                                      ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_k0ro0hej/ConvolutionInputGenerator_rtl_1_impl.sv:210:59: Operator ADD expects 12 bits on the RHS, but RHS's VARREF 'addr_incr' generates 10 bits.\n",
      "                                                                                                                                                                  : ... In instance ConvolutionInputGenerator_rtl_1.impl\n",
      "  210 |                     Current_elem <= $signed(Current_elem) + addr_incr;\n",
      "      |                                                           ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_k0ro0hej/ConvolutionInputGenerator_rtl_1_impl.sv:207:34: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Current_elem' generates 12 bits.\n",
      "                                                                                                                                                                  : ... In instance ConvolutionInputGenerator_rtl_1.impl\n",
      "  207 |                 if (Current_elem == LAST_WRITE_ELEM)\n",
      "      |                                  ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_k0ro0hej/ConvolutionInputGenerator_rtl_1_impl.sv:224:71: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 12 bits.\n",
      "                                                                                                                                                                  : ... In instance ConvolutionInputGenerator_rtl_1.impl\n",
      "  224 |                 if (reading_done || (read_ok && (Newest_buffered_elem == LAST_READ_ELEM - 1))) begin\n",
      "      |                                                                       ^~\n",
      "%Warning-CASEINCOMPLETE: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_k0ro0hej/swg_common.sv:77:16: Case values incompletely covered (example pattern 0x6)\n",
      "   77 |         unique case (State)\n",
      "      |                ^~~~\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:54:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                          : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.flow_control_loop_pipe_sequential_init_U\n",
      "   54 | #0 ap_loop_init_int = 1'b1;\n",
      "      |  ^\n",
      "                  ... For warning description see https://verilator.org/warn/STMTDLY?v=4.224\n",
      "                  ... Use \"/* verilator lint_off STMTDLY */\" and lint_on around source to disable this message.\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:55:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                          : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.flow_control_loop_pipe_sequential_init_U\n",
      "   55 | #0 ap_done_cache = 1'b0;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:1410:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1410 | #0 ap_CS_iter0_fsm = 1'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:1411:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1411 | #0 ap_CS_iter1_fsm = 2'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:1412:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1412 | #0 ap_CS_iter2_fsm = 2'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:1413:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1413 | #0 ap_CS_iter3_fsm = 2'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:1414:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1414 | #0 ap_done_reg = 1'b0;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:1947:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1947 |             ap_NS_iter0_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:1971:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1971 |             ap_NS_iter1_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:1995:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1995 |             ap_NS_iter2_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:2019:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2019 |             ap_NS_iter3_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3108:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3108 | assign sext_ln186_100_fu_4776_p1 = $signed(local_temp_V_245_reg_8087);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3110:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3110 | assign sext_ln186_101_fu_4796_p1 = $signed(local_temp_V_246_reg_8092);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3112:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3112 | assign sext_ln186_102_fu_4816_p1 = $signed(local_temp_V_247_reg_8097);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3114:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3114 | assign sext_ln186_103_fu_4836_p1 = $signed(local_temp_V_248_reg_8102);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3116:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3116 | assign sext_ln186_104_fu_4856_p1 = $signed(local_temp_V_249_reg_8107);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3118:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3118 | assign sext_ln186_105_fu_4876_p1 = $signed(local_temp_V_250_reg_8112);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3120:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3120 | assign sext_ln186_106_fu_4896_p1 = $signed(local_temp_V_251_reg_8117);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3122:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3122 | assign sext_ln186_107_fu_4905_p1 = $signed(local_temp_V_252_reg_8122);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3124:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3124 | assign sext_ln186_108_fu_4925_p1 = $signed(local_temp_V_253_reg_8127);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3126:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3126 | assign sext_ln186_109_fu_4981_p1 = $signed(local_temp_V_254_reg_8132);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3128:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3128 | assign sext_ln186_10_fu_2751_p1 = $signed(local_temp_V_155_reg_7637);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3130:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3130 | assign sext_ln186_110_fu_5001_p1 = $signed(local_temp_V_255_reg_8137);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3132:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3132 | assign sext_ln186_111_fu_5021_p1 = $signed(local_temp_V_256_reg_8142);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3134:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3134 | assign sext_ln186_112_fu_5041_p1 = $signed(local_temp_V_257_reg_8147);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3136:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3136 | assign sext_ln186_113_fu_5061_p1 = $signed(local_temp_V_258_reg_8152);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3138:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3138 | assign sext_ln186_114_fu_5081_p1 = $signed(local_temp_V_259_reg_8157);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3140:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3140 | assign sext_ln186_115_fu_5101_p1 = $signed(local_temp_V_260_reg_8162);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3142:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3142 | assign sext_ln186_116_fu_5121_p1 = $signed(local_temp_V_261_reg_8167);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3144:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3144 | assign sext_ln186_117_fu_5130_p1 = $signed(local_temp_V_262_reg_8172);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3146:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3146 | assign sext_ln186_118_fu_5150_p1 = $signed(local_temp_V_263_reg_8177);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3148:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3148 | assign sext_ln186_119_fu_5206_p1 = $signed(local_temp_V_264_reg_8182);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3150:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3150 | assign sext_ln186_11_fu_2771_p1 = $signed(local_temp_V_156_reg_7642);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3152:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3152 | assign sext_ln186_120_fu_5226_p1 = $signed(local_temp_V_265_reg_8187);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3154:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3154 | assign sext_ln186_121_fu_5246_p1 = $signed(local_temp_V_266_reg_8192);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3156:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3156 | assign sext_ln186_122_fu_5266_p1 = $signed(local_temp_V_267_reg_8197);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3158:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3158 | assign sext_ln186_123_fu_5286_p1 = $signed(local_temp_V_268_reg_8202);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3160:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3160 | assign sext_ln186_124_fu_5306_p1 = $signed(local_temp_V_269_reg_8207);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3162:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3162 | assign sext_ln186_125_fu_5326_p1 = $signed(local_temp_V_270_reg_8212);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3164:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3164 | assign sext_ln186_126_fu_5346_p1 = $signed(local_temp_V_271_reg_8217);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3166:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3166 | assign sext_ln186_127_fu_5355_p1 = $signed(local_temp_V_272_reg_8222);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3168:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3168 | assign sext_ln186_128_fu_5375_p1 = $signed(local_temp_V_273_reg_8227);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3170:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3170 | assign sext_ln186_129_fu_5431_p1 = $signed(local_temp_V_274_reg_8232);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3172:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3172 | assign sext_ln186_12_fu_2791_p1 = $signed(local_temp_V_157_reg_7647);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3174:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3174 | assign sext_ln186_130_fu_5451_p1 = $signed(local_temp_V_275_reg_8237);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3176:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3176 | assign sext_ln186_131_fu_5471_p1 = $signed(local_temp_V_276_reg_8242);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3178:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3178 | assign sext_ln186_132_fu_5491_p1 = $signed(local_temp_V_277_reg_8247);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3180:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3180 | assign sext_ln186_133_fu_5511_p1 = $signed(local_temp_V_278_reg_8252);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3182:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3182 | assign sext_ln186_134_fu_5531_p1 = $signed(local_temp_V_279_reg_8257);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3184:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3184 | assign sext_ln186_135_fu_5551_p1 = $signed(local_temp_V_280_reg_8262);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3186:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3186 | assign sext_ln186_136_fu_5571_p1 = $signed(local_temp_V_281_reg_8267);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3188:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3188 | assign sext_ln186_137_fu_5580_p1 = $signed(local_temp_V_282_reg_8272);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3190:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3190 | assign sext_ln186_138_fu_5600_p1 = $signed(local_temp_V_283_reg_8277);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3192:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3192 | assign sext_ln186_139_fu_5656_p1 = $signed(local_temp_V_284_reg_8282);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3194:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3194 | assign sext_ln186_13_fu_2811_p1 = $signed(local_temp_V_158_reg_7652);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3196:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3196 | assign sext_ln186_140_fu_5676_p1 = $signed(local_temp_V_285_reg_8287);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3198:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3198 | assign sext_ln186_141_fu_5696_p1 = $signed(local_temp_V_286_reg_8292);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3200:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3200 | assign sext_ln186_142_fu_5716_p1 = $signed(local_temp_V_287_reg_8297);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3202:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3202 | assign sext_ln186_143_fu_5736_p1 = $signed(local_temp_V_288_reg_8302);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3204:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3204 | assign sext_ln186_144_fu_5756_p1 = $signed(local_temp_V_289_reg_8307);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3206:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3206 | assign sext_ln186_145_fu_5776_p1 = $signed(local_temp_V_290_reg_8312);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3208:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3208 | assign sext_ln186_146_fu_5796_p1 = $signed(local_temp_V_291_reg_8317);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3210:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3210 | assign sext_ln186_147_fu_5805_p1 = $signed(local_temp_V_292_reg_8322);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3212:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3212 | assign sext_ln186_148_fu_5825_p1 = $signed(local_temp_V_293_reg_8327);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3214:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3214 | assign sext_ln186_149_fu_5881_p1 = $signed(local_temp_V_294_reg_8332);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3216:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3216 | assign sext_ln186_14_fu_2831_p1 = $signed(local_temp_V_159_reg_7657);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3218:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3218 | assign sext_ln186_150_fu_5901_p1 = $signed(local_temp_V_295_reg_8337);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3220:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3220 | assign sext_ln186_151_fu_5921_p1 = $signed(local_temp_V_296_reg_8342);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3222:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3222 | assign sext_ln186_152_fu_5941_p1 = $signed(local_temp_V_297_reg_8347);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3224:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3224 | assign sext_ln186_153_fu_5961_p1 = $signed(local_temp_V_298_reg_8352);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3226:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3226 | assign sext_ln186_154_fu_5981_p1 = $signed(local_temp_V_299_reg_8357);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3228:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3228 | assign sext_ln186_155_fu_6001_p1 = $signed(local_temp_V_300_reg_8362);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3230:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3230 | assign sext_ln186_156_fu_6021_p1 = $signed(local_temp_V_301_reg_8367);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3232:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3232 | assign sext_ln186_157_fu_6030_p1 = $signed(local_temp_V_302_reg_8372);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3234:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3234 | assign sext_ln186_158_fu_6050_p1 = $signed(local_temp_V_303_reg_8377);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3236:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3236 | assign sext_ln186_15_fu_2851_p1 = $signed(local_temp_V_160_reg_7662);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3238:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3238 | assign sext_ln186_16_fu_2871_p1 = $signed(local_temp_V_161_reg_7667);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3240:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3240 | assign sext_ln186_17_fu_2880_p1 = $signed(local_temp_V_162_reg_7672);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3242:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3242 | assign sext_ln186_18_fu_2900_p1 = $signed(local_temp_V_163_reg_7677);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3244:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3244 | assign sext_ln186_19_fu_2956_p1 = $signed(local_temp_V_164_reg_7682);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3246:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3246 | assign sext_ln186_1_fu_2546_p1 = $signed(local_temp_V_146_reg_7412);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3248:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3248 | assign sext_ln186_20_fu_2976_p1 = $signed(local_temp_V_165_reg_7687);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3250:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3250 | assign sext_ln186_21_fu_2996_p1 = $signed(local_temp_V_166_reg_7692);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3252:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3252 | assign sext_ln186_22_fu_3016_p1 = $signed(local_temp_V_167_reg_7697);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3254:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3254 | assign sext_ln186_23_fu_3036_p1 = $signed(local_temp_V_168_reg_7702);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3256:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3256 | assign sext_ln186_24_fu_3056_p1 = $signed(local_temp_V_169_reg_7707);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3258:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3258 | assign sext_ln186_25_fu_3076_p1 = $signed(local_temp_V_170_reg_7712);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3260:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3260 | assign sext_ln186_26_fu_3096_p1 = $signed(local_temp_V_171_reg_7717);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3262:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3262 | assign sext_ln186_27_fu_3105_p1 = $signed(local_temp_V_172_reg_7722);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3264:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3264 | assign sext_ln186_28_fu_3125_p1 = $signed(local_temp_V_173_reg_7727);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3266:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3266 | assign sext_ln186_29_fu_3181_p1 = $signed(local_temp_V_174_reg_7732);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3268:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3268 | assign sext_ln186_2_fu_2566_p1 = $signed(local_temp_V_147_reg_7417);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3270:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3270 | assign sext_ln186_30_fu_3201_p1 = $signed(local_temp_V_175_reg_7737);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3272:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3272 | assign sext_ln186_31_fu_3221_p1 = $signed(local_temp_V_176_reg_7742);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3274:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3274 | assign sext_ln186_32_fu_3241_p1 = $signed(local_temp_V_177_reg_7747);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3276:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3276 | assign sext_ln186_33_fu_3261_p1 = $signed(local_temp_V_178_reg_7752);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3278:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3278 | assign sext_ln186_34_fu_3281_p1 = $signed(local_temp_V_179_reg_7757);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3280:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3280 | assign sext_ln186_35_fu_3301_p1 = $signed(local_temp_V_180_reg_7762);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3282:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3282 | assign sext_ln186_36_fu_3321_p1 = $signed(local_temp_V_181_reg_7767);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3284:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3284 | assign sext_ln186_37_fu_3330_p1 = $signed(local_temp_V_182_reg_7772);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3286:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3286 | assign sext_ln186_38_fu_3350_p1 = $signed(local_temp_V_183_reg_7777);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3288:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3288 | assign sext_ln186_39_fu_3406_p1 = $signed(local_temp_V_184_reg_7782);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3290:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3290 | assign sext_ln186_3_fu_2586_p1 = $signed(local_temp_V_148_reg_7422);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3292:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3292 | assign sext_ln186_40_fu_3426_p1 = $signed(local_temp_V_185_reg_7787);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3294:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3294 | assign sext_ln186_41_fu_3446_p1 = $signed(local_temp_V_186_reg_7792);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3296:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3296 | assign sext_ln186_42_fu_3466_p1 = $signed(local_temp_V_187_reg_7797);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3298:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3298 | assign sext_ln186_43_fu_3486_p1 = $signed(local_temp_V_188_reg_7802);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3300:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3300 | assign sext_ln186_44_fu_3506_p1 = $signed(local_temp_V_189_reg_7807);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3302:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3302 | assign sext_ln186_45_fu_3526_p1 = $signed(local_temp_V_190_reg_7812);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3304:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3304 | assign sext_ln186_46_fu_3546_p1 = $signed(local_temp_V_191_reg_7817);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3306:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3306 | assign sext_ln186_47_fu_3555_p1 = $signed(local_temp_V_192_reg_7822);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3308:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3308 | assign sext_ln186_48_fu_3575_p1 = $signed(local_temp_V_193_reg_7827);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3310:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3310 | assign sext_ln186_49_fu_3631_p1 = $signed(local_temp_V_194_reg_7832);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3312:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3312 | assign sext_ln186_4_fu_2606_p1 = $signed(local_temp_V_149_reg_7427);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3314:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3314 | assign sext_ln186_50_fu_3651_p1 = $signed(local_temp_V_195_reg_7837);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3316:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3316 | assign sext_ln186_51_fu_3671_p1 = $signed(local_temp_V_196_reg_7842);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3318:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3318 | assign sext_ln186_52_fu_3691_p1 = $signed(local_temp_V_197_reg_7847);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3320:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3320 | assign sext_ln186_53_fu_3711_p1 = $signed(local_temp_V_198_reg_7852);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3322:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3322 | assign sext_ln186_54_fu_3731_p1 = $signed(local_temp_V_199_reg_7857);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3324:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3324 | assign sext_ln186_55_fu_3751_p1 = $signed(local_temp_V_200_reg_7862);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3326:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3326 | assign sext_ln186_56_fu_3771_p1 = $signed(local_temp_V_201_reg_7867);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3328:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3328 | assign sext_ln186_57_fu_3780_p1 = $signed(local_temp_V_202_reg_7872);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3330:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3330 | assign sext_ln186_58_fu_3800_p1 = $signed(local_temp_V_203_reg_7877);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3332:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3332 | assign sext_ln186_59_fu_3856_p1 = $signed(local_temp_V_204_reg_7882);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3334:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3334 | assign sext_ln186_5_fu_2626_p1 = $signed(local_temp_V_150_reg_7432);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3336:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3336 | assign sext_ln186_60_fu_3876_p1 = $signed(local_temp_V_205_reg_7887);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3338:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3338 | assign sext_ln186_61_fu_3896_p1 = $signed(local_temp_V_206_reg_7892);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3340:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3340 | assign sext_ln186_62_fu_3916_p1 = $signed(local_temp_V_207_reg_7897);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3342:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3342 | assign sext_ln186_63_fu_3936_p1 = $signed(local_temp_V_208_reg_7902);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3344:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3344 | assign sext_ln186_64_fu_3956_p1 = $signed(local_temp_V_209_reg_7907);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3346:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3346 | assign sext_ln186_65_fu_3976_p1 = $signed(local_temp_V_210_reg_7912);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3348:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3348 | assign sext_ln186_66_fu_3996_p1 = $signed(local_temp_V_211_reg_7917);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3350:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3350 | assign sext_ln186_67_fu_4005_p1 = $signed(local_temp_V_212_reg_7922);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3352:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3352 | assign sext_ln186_68_fu_4025_p1 = $signed(local_temp_V_213_reg_7927);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3354:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3354 | assign sext_ln186_69_fu_4081_p1 = $signed(local_temp_V_214_reg_7932);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3356:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3356 | assign sext_ln186_6_fu_2646_p1 = $signed(local_temp_V_151_reg_7437);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3358:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3358 | assign sext_ln186_70_fu_4101_p1 = $signed(local_temp_V_215_reg_7937);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3360:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3360 | assign sext_ln186_71_fu_4121_p1 = $signed(local_temp_V_216_reg_7942);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3362:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3362 | assign sext_ln186_72_fu_4141_p1 = $signed(local_temp_V_217_reg_7947);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3364:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3364 | assign sext_ln186_73_fu_4161_p1 = $signed(local_temp_V_218_reg_7952);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3366:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3366 | assign sext_ln186_74_fu_4181_p1 = $signed(local_temp_V_219_reg_7957);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3368:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3368 | assign sext_ln186_75_fu_4201_p1 = $signed(local_temp_V_220_reg_7962);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3370:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3370 | assign sext_ln186_76_fu_4221_p1 = $signed(local_temp_V_221_reg_7967);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3372:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3372 | assign sext_ln186_77_fu_4230_p1 = $signed(local_temp_V_222_reg_7972);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3374:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3374 | assign sext_ln186_78_fu_4250_p1 = $signed(local_temp_V_223_reg_7977);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3376:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3376 | assign sext_ln186_79_fu_4306_p1 = $signed(local_temp_V_224_reg_7982);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3378:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3378 | assign sext_ln186_7_fu_2655_p1 = $signed(local_temp_V_152_reg_7442);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3380:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3380 | assign sext_ln186_80_fu_4326_p1 = $signed(local_temp_V_225_reg_7987);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3382:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3382 | assign sext_ln186_81_fu_4346_p1 = $signed(local_temp_V_226_reg_7992);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3384:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3384 | assign sext_ln186_82_fu_4366_p1 = $signed(local_temp_V_227_reg_7997);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3386:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3386 | assign sext_ln186_83_fu_4386_p1 = $signed(local_temp_V_228_reg_8002);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3388:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3388 | assign sext_ln186_84_fu_4406_p1 = $signed(local_temp_V_229_reg_8007);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3390:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3390 | assign sext_ln186_85_fu_4426_p1 = $signed(local_temp_V_230_reg_8012);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3392:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3392 | assign sext_ln186_86_fu_4446_p1 = $signed(local_temp_V_231_reg_8017);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3394:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3394 | assign sext_ln186_87_fu_4455_p1 = $signed(local_temp_V_232_reg_8022);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3396:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3396 | assign sext_ln186_88_fu_4475_p1 = $signed(local_temp_V_233_reg_8027);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3398:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3398 | assign sext_ln186_89_fu_4531_p1 = $signed(local_temp_V_234_reg_8032);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3400:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3400 | assign sext_ln186_8_fu_2675_p1 = $signed(local_temp_V_153_reg_7447);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3402:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3402 | assign sext_ln186_90_fu_4551_p1 = $signed(local_temp_V_235_reg_8037);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3404:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3404 | assign sext_ln186_91_fu_4571_p1 = $signed(local_temp_V_236_reg_8042);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3406:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3406 | assign sext_ln186_92_fu_4591_p1 = $signed(local_temp_V_237_reg_8047);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3408:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3408 | assign sext_ln186_93_fu_4611_p1 = $signed(local_temp_V_238_reg_8052);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3410:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3410 | assign sext_ln186_94_fu_4631_p1 = $signed(local_temp_V_239_reg_8057);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3412:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3412 | assign sext_ln186_95_fu_4651_p1 = $signed(local_temp_V_240_reg_8062);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3414:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3414 | assign sext_ln186_96_fu_4671_p1 = $signed(local_temp_V_241_reg_8067);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3416:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3416 | assign sext_ln186_97_fu_4680_p1 = $signed(local_temp_V_242_reg_8072);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3418:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3418 | assign sext_ln186_98_fu_4700_p1 = $signed(local_temp_V_243_reg_8077);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3420:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3420 | assign sext_ln186_99_fu_4756_p1 = $signed(local_temp_V_244_reg_8082);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3422:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3422 | assign sext_ln186_9_fu_2731_p1 = $signed(local_temp_V_154_reg_7632);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3424:30: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3424 | assign sext_ln186_fu_2526_p1 = $signed(local_temp_V_145_reg_7407);\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3426:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3426 | assign sext_ln840_10_fu_6407_p1 = $signed(add_ln840_27_reg_8472);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3428:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3428 | assign sext_ln840_11_fu_6416_p1 = $signed(add_ln840_28_fu_6410_p2);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3430:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3430 | assign sext_ln840_12_fu_6435_p1 = $signed(add_ln840_32_reg_8487);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3432:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3432 | assign sext_ln840_13_fu_6450_p1 = $signed(add_ln840_35_reg_8492);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3434:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3434 | assign sext_ln840_14_fu_6453_p1 = $signed(add_ln840_37_reg_8497);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3436:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3436 | assign sext_ln840_15_fu_6462_p1 = $signed(add_ln840_38_fu_6456_p2);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3438:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3438 | assign sext_ln840_16_fu_6481_p1 = $signed(add_ln840_42_reg_8512);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3440:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3440 | assign sext_ln840_17_fu_6496_p1 = $signed(add_ln840_45_reg_8517);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3442:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3442 | assign sext_ln840_18_fu_6499_p1 = $signed(add_ln840_47_reg_8522);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3444:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3444 | assign sext_ln840_19_fu_6508_p1 = $signed(add_ln840_48_fu_6502_p2);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3446:32: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3446 | assign sext_ln840_1_fu_6312_p1 = $signed(add_ln840_5_reg_8417);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3448:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3448 | assign sext_ln840_20_fu_6527_p1 = $signed(add_ln840_52_reg_8537);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3450:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3450 | assign sext_ln840_21_fu_6542_p1 = $signed(add_ln840_55_reg_8542);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3452:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3452 | assign sext_ln840_22_fu_6545_p1 = $signed(add_ln840_57_reg_8547);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3454:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3454 | assign sext_ln840_23_fu_6554_p1 = $signed(add_ln840_58_fu_6548_p2);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3456:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3456 | assign sext_ln840_24_fu_6573_p1 = $signed(add_ln840_62_reg_8562);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3458:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3458 | assign sext_ln840_25_fu_6588_p1 = $signed(add_ln840_65_reg_8567);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3460:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3460 | assign sext_ln840_26_fu_6591_p1 = $signed(add_ln840_67_reg_8572);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3462:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3462 | assign sext_ln840_27_fu_6600_p1 = $signed(add_ln840_68_fu_6594_p2);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3464:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3464 | assign sext_ln840_28_fu_6619_p1 = $signed(add_ln840_72_reg_8587);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3466:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3466 | assign sext_ln840_29_fu_6634_p1 = $signed(add_ln840_75_reg_8592);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3468:32: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3468 | assign sext_ln840_2_fu_6315_p1 = $signed(add_ln840_7_reg_8422);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3470:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3470 | assign sext_ln840_30_fu_6637_p1 = $signed(add_ln840_77_reg_8597);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3472:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3472 | assign sext_ln840_31_fu_6646_p1 = $signed(add_ln840_78_fu_6640_p2);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3474:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3474 | assign sext_ln840_32_fu_6665_p1 = $signed(add_ln840_82_reg_8612);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3476:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3476 | assign sext_ln840_33_fu_6680_p1 = $signed(add_ln840_85_reg_8617);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3478:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3478 | assign sext_ln840_34_fu_6683_p1 = $signed(add_ln840_87_reg_8622);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3480:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3480 | assign sext_ln840_35_fu_6692_p1 = $signed(add_ln840_88_fu_6686_p2);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3482:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3482 | assign sext_ln840_36_fu_6711_p1 = $signed(add_ln840_92_reg_8637);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3484:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3484 | assign sext_ln840_37_fu_6726_p1 = $signed(add_ln840_95_reg_8642);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3486:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3486 | assign sext_ln840_38_fu_6729_p1 = $signed(add_ln840_97_reg_8647);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3488:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3488 | assign sext_ln840_39_fu_6738_p1 = $signed(add_ln840_98_fu_6732_p2);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3490:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3490 | assign sext_ln840_3_fu_6324_p1 = $signed(add_ln840_8_fu_6318_p2);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3492:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3492 | assign sext_ln840_40_fu_6763_p1 = $signed(add_ln840_102_reg_8662);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3494:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3494 | assign sext_ln840_41_fu_6772_p1 = $signed(add_ln840_105_reg_8667);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3496:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3496 | assign sext_ln840_42_fu_6775_p1 = $signed(add_ln840_107_reg_8672);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3498:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3498 | assign sext_ln840_43_fu_6784_p1 = $signed(add_ln840_108_fu_6778_p2);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3500:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3500 | assign sext_ln840_44_fu_6809_p1 = $signed(add_ln840_112_reg_8687);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3502:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3502 | assign sext_ln840_45_fu_6818_p1 = $signed(add_ln840_115_reg_8692);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3504:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3504 | assign sext_ln840_46_fu_6821_p1 = $signed(add_ln840_117_reg_8697);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3506:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3506 | assign sext_ln840_47_fu_6830_p1 = $signed(add_ln840_118_fu_6824_p2);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3508:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3508 | assign sext_ln840_48_fu_6855_p1 = $signed(add_ln840_122_reg_8712);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3510:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3510 | assign sext_ln840_49_fu_6864_p1 = $signed(add_ln840_125_reg_8717);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3512:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3512 | assign sext_ln840_4_fu_6343_p1 = $signed(add_ln840_12_reg_8437);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3514:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3514 | assign sext_ln840_50_fu_6867_p1 = $signed(add_ln840_127_reg_8722);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3516:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3516 | assign sext_ln840_51_fu_6876_p1 = $signed(add_ln840_128_fu_6870_p2);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3518:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3518 | assign sext_ln840_52_fu_6901_p1 = $signed(add_ln840_132_reg_8737);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3520:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3520 | assign sext_ln840_53_fu_6910_p1 = $signed(add_ln840_135_reg_8742);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3522:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3522 | assign sext_ln840_54_fu_6913_p1 = $signed(add_ln840_137_reg_8747);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3524:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3524 | assign sext_ln840_55_fu_6922_p1 = $signed(add_ln840_138_fu_6916_p2);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3526:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3526 | assign sext_ln840_56_fu_6947_p1 = $signed(add_ln840_142_reg_8762);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3528:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3528 | assign sext_ln840_57_fu_6956_p1 = $signed(add_ln840_145_reg_8767);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3530:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3530 | assign sext_ln840_58_fu_6959_p1 = $signed(add_ln840_147_reg_8772);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3532:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3532 | assign sext_ln840_59_fu_6968_p1 = $signed(add_ln840_148_fu_6962_p2);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3534:32: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3534 | assign sext_ln840_5_fu_6358_p1 = $signed(add_ln840_15_reg_8442);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3536:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3536 | assign sext_ln840_60_fu_6993_p1 = $signed(add_ln840_152_reg_8787);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3538:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3538 | assign sext_ln840_61_fu_7002_p1 = $signed(add_ln840_155_reg_8792);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3540:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3540 | assign sext_ln840_62_fu_7005_p1 = $signed(add_ln840_157_reg_8797);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3542:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3542 | assign sext_ln840_63_fu_7014_p1 = $signed(add_ln840_158_fu_7008_p2);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3544:32: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3544 | assign sext_ln840_6_fu_6361_p1 = $signed(add_ln840_17_reg_8447);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3546:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3546 | assign sext_ln840_7_fu_6370_p1 = $signed(add_ln840_18_fu_6364_p2);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3548:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3548 | assign sext_ln840_8_fu_6389_p1 = $signed(add_ln840_22_reg_8462);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3550:32: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3550 | assign sext_ln840_9_fu_6404_p1 = $signed(add_ln840_25_reg_8467);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3552:30: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3552 | assign sext_ln840_fu_6297_p1 = $signed(add_ln840_2_reg_8412);\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3554:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3554 | assign sext_ln90_100_fu_4997_p1 = $signed(r_110_fu_4990_p3);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3556:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3556 | assign sext_ln90_101_fu_5017_p1 = $signed(r_111_fu_5010_p3);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3558:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3558 | assign sext_ln90_102_fu_5037_p1 = $signed(r_112_fu_5030_p3);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3560:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3560 | assign sext_ln90_103_fu_5057_p1 = $signed(r_113_fu_5050_p3);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3562:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3562 | assign sext_ln90_104_fu_5077_p1 = $signed(r_114_fu_5070_p3);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3564:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3564 | assign sext_ln90_105_fu_5097_p1 = $signed(r_115_fu_5090_p3);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3566:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3566 | assign sext_ln90_106_fu_5117_p1 = $signed(r_116_fu_5110_p3);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3568:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3568 | assign sext_ln90_107_fu_5146_p1 = $signed(r_118_fu_5139_p3);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3570:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3570 | assign sext_ln90_108_fu_5166_p1 = $signed(r_119_fu_5159_p3);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3572:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3572 | assign sext_ln90_109_fu_5222_p1 = $signed(r_120_fu_5215_p3);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3574:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3574 | assign sext_ln90_10_fu_2747_p1 = $signed(r_10_fu_2740_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3576:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3576 | assign sext_ln90_110_fu_5242_p1 = $signed(r_121_fu_5235_p3);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3578:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3578 | assign sext_ln90_111_fu_5262_p1 = $signed(r_122_fu_5255_p3);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3580:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3580 | assign sext_ln90_112_fu_5282_p1 = $signed(r_123_fu_5275_p3);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3582:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3582 | assign sext_ln90_113_fu_5302_p1 = $signed(r_124_fu_5295_p3);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3584:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3584 | assign sext_ln90_114_fu_5322_p1 = $signed(r_125_fu_5315_p3);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3586:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3586 | assign sext_ln90_115_fu_5342_p1 = $signed(r_126_fu_5335_p3);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3588:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3588 | assign sext_ln90_116_fu_5371_p1 = $signed(r_128_fu_5364_p3);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3590:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3590 | assign sext_ln90_117_fu_5391_p1 = $signed(r_129_fu_5384_p3);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3592:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3592 | assign sext_ln90_118_fu_5447_p1 = $signed(r_130_fu_5440_p3);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3594:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3594 | assign sext_ln90_119_fu_5467_p1 = $signed(r_131_fu_5460_p3);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3596:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3596 | assign sext_ln90_11_fu_2767_p1 = $signed(r_11_fu_2760_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3598:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3598 | assign sext_ln90_120_fu_5487_p1 = $signed(r_132_fu_5480_p3);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3600:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3600 | assign sext_ln90_121_fu_5507_p1 = $signed(r_133_fu_5500_p3);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3602:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3602 | assign sext_ln90_122_fu_5527_p1 = $signed(r_134_fu_5520_p3);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3604:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3604 | assign sext_ln90_123_fu_5547_p1 = $signed(r_135_fu_5540_p3);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3606:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3606 | assign sext_ln90_124_fu_5567_p1 = $signed(r_136_fu_5560_p3);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3608:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3608 | assign sext_ln90_125_fu_5596_p1 = $signed(r_138_fu_5589_p3);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3610:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3610 | assign sext_ln90_126_fu_5616_p1 = $signed(r_139_fu_5609_p3);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3612:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3612 | assign sext_ln90_127_fu_5672_p1 = $signed(r_140_fu_5665_p3);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3614:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3614 | assign sext_ln90_128_fu_5692_p1 = $signed(r_141_fu_5685_p3);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3616:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3616 | assign sext_ln90_129_fu_5712_p1 = $signed(r_142_fu_5705_p3);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3618:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3618 | assign sext_ln90_12_fu_2787_p1 = $signed(r_12_fu_2780_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3620:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3620 | assign sext_ln90_130_fu_5732_p1 = $signed(r_143_fu_5725_p3);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3622:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3622 | assign sext_ln90_131_fu_5752_p1 = $signed(r_144_fu_5745_p3);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3624:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3624 | assign sext_ln90_132_fu_5772_p1 = $signed(r_145_fu_5765_p3);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3626:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3626 | assign sext_ln90_133_fu_5792_p1 = $signed(r_146_fu_5785_p3);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3628:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3628 | assign sext_ln90_134_fu_5821_p1 = $signed(r_148_fu_5814_p3);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3630:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3630 | assign sext_ln90_135_fu_5841_p1 = $signed(r_149_fu_5834_p3);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3632:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3632 | assign sext_ln90_136_fu_5897_p1 = $signed(r_150_fu_5890_p3);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3634:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3634 | assign sext_ln90_137_fu_5917_p1 = $signed(r_151_fu_5910_p3);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3636:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3636 | assign sext_ln90_138_fu_5937_p1 = $signed(r_152_fu_5930_p3);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3638:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3638 | assign sext_ln90_139_fu_5957_p1 = $signed(r_153_fu_5950_p3);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3640:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3640 | assign sext_ln90_13_fu_2807_p1 = $signed(r_13_fu_2800_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3642:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3642 | assign sext_ln90_140_fu_5977_p1 = $signed(r_154_fu_5970_p3);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3644:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3644 | assign sext_ln90_141_fu_5997_p1 = $signed(r_155_fu_5990_p3);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3646:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3646 | assign sext_ln90_142_fu_6017_p1 = $signed(r_156_fu_6010_p3);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3648:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3648 | assign sext_ln90_143_fu_6046_p1 = $signed(r_158_fu_6039_p3);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3650:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3650 | assign sext_ln90_144_fu_6066_p1 = $signed(r_159_fu_6059_p3);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3652:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3652 | assign sext_ln90_14_fu_2827_p1 = $signed(r_14_fu_2820_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3654:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3654 | assign sext_ln90_15_fu_2847_p1 = $signed(r_15_fu_2840_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3656:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3656 | assign sext_ln90_16_fu_2867_p1 = $signed(r_16_fu_2860_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3658:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3658 | assign sext_ln90_17_fu_2896_p1 = $signed(r_18_fu_2889_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3660:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3660 | assign sext_ln90_18_fu_2916_p1 = $signed(r_19_fu_2909_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3662:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3662 | assign sext_ln90_19_fu_2972_p1 = $signed(r_20_fu_2965_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3664:31: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3664 | assign sext_ln90_1_fu_2522_p1 = $signed(r_fu_2515_p3);\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3666:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3666 | assign sext_ln90_20_fu_2992_p1 = $signed(r_21_fu_2985_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3668:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3668 | assign sext_ln90_21_fu_3012_p1 = $signed(r_22_fu_3005_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3670:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3670 | assign sext_ln90_22_fu_3032_p1 = $signed(r_23_fu_3025_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3672:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3672 | assign sext_ln90_23_fu_3052_p1 = $signed(r_24_fu_3045_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3674:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3674 | assign sext_ln90_24_fu_3072_p1 = $signed(r_25_fu_3065_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3676:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3676 | assign sext_ln90_25_fu_3092_p1 = $signed(r_26_fu_3085_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3678:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3678 | assign sext_ln90_26_fu_3121_p1 = $signed(r_28_fu_3114_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3680:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3680 | assign sext_ln90_27_fu_3141_p1 = $signed(r_29_fu_3134_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3682:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3682 | assign sext_ln90_28_fu_3197_p1 = $signed(r_30_fu_3190_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3684:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3684 | assign sext_ln90_29_fu_3217_p1 = $signed(r_31_fu_3210_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3686:31: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3686 | assign sext_ln90_2_fu_2542_p1 = $signed(r_1_fu_2535_p3);\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3688:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3688 | assign sext_ln90_30_fu_3237_p1 = $signed(r_32_fu_3230_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3690:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3690 | assign sext_ln90_31_fu_3257_p1 = $signed(r_33_fu_3250_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3692:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3692 | assign sext_ln90_32_fu_3277_p1 = $signed(r_34_fu_3270_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3694:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3694 | assign sext_ln90_33_fu_3297_p1 = $signed(r_35_fu_3290_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3696:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3696 | assign sext_ln90_34_fu_3317_p1 = $signed(r_36_fu_3310_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3698:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3698 | assign sext_ln90_35_fu_3346_p1 = $signed(r_38_fu_3339_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3700:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3700 | assign sext_ln90_36_fu_3366_p1 = $signed(r_39_fu_3359_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3702:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3702 | assign sext_ln90_37_fu_3422_p1 = $signed(r_40_fu_3415_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3704:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3704 | assign sext_ln90_38_fu_3442_p1 = $signed(r_41_fu_3435_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3706:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3706 | assign sext_ln90_39_fu_3462_p1 = $signed(r_42_fu_3455_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3708:31: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3708 | assign sext_ln90_3_fu_2562_p1 = $signed(r_2_fu_2555_p3);\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3710:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3710 | assign sext_ln90_40_fu_3482_p1 = $signed(r_43_fu_3475_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3712:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3712 | assign sext_ln90_41_fu_3502_p1 = $signed(r_44_fu_3495_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3714:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3714 | assign sext_ln90_42_fu_3522_p1 = $signed(r_45_fu_3515_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3716:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3716 | assign sext_ln90_43_fu_3542_p1 = $signed(r_46_fu_3535_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3718:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3718 | assign sext_ln90_44_fu_3571_p1 = $signed(r_48_fu_3564_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3720:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3720 | assign sext_ln90_45_fu_3591_p1 = $signed(r_49_fu_3584_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3722:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3722 | assign sext_ln90_46_fu_3647_p1 = $signed(r_50_fu_3640_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3724:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3724 | assign sext_ln90_47_fu_3667_p1 = $signed(r_51_fu_3660_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3726:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3726 | assign sext_ln90_48_fu_3687_p1 = $signed(r_52_fu_3680_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3728:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3728 | assign sext_ln90_49_fu_3707_p1 = $signed(r_53_fu_3700_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3730:31: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3730 | assign sext_ln90_4_fu_2582_p1 = $signed(r_3_fu_2575_p3);\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3732:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3732 | assign sext_ln90_50_fu_3727_p1 = $signed(r_54_fu_3720_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3734:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3734 | assign sext_ln90_51_fu_3747_p1 = $signed(r_55_fu_3740_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3736:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3736 | assign sext_ln90_52_fu_3767_p1 = $signed(r_56_fu_3760_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3738:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3738 | assign sext_ln90_53_fu_3796_p1 = $signed(r_58_fu_3789_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3740:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3740 | assign sext_ln90_54_fu_3816_p1 = $signed(r_59_fu_3809_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3742:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3742 | assign sext_ln90_55_fu_3872_p1 = $signed(r_60_fu_3865_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3744:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3744 | assign sext_ln90_56_fu_3892_p1 = $signed(r_61_fu_3885_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3746:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3746 | assign sext_ln90_57_fu_3912_p1 = $signed(r_62_fu_3905_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3748:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3748 | assign sext_ln90_58_fu_3932_p1 = $signed(r_63_fu_3925_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3750:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3750 | assign sext_ln90_59_fu_3952_p1 = $signed(r_64_fu_3945_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3752:31: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3752 | assign sext_ln90_5_fu_2602_p1 = $signed(r_4_fu_2595_p3);\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3754:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3754 | assign sext_ln90_60_fu_3972_p1 = $signed(r_65_fu_3965_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3756:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3756 | assign sext_ln90_61_fu_3992_p1 = $signed(r_66_fu_3985_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3758:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3758 | assign sext_ln90_62_fu_4021_p1 = $signed(r_68_fu_4014_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3760:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3760 | assign sext_ln90_63_fu_4041_p1 = $signed(r_69_fu_4034_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3762:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3762 | assign sext_ln90_64_fu_4097_p1 = $signed(r_70_fu_4090_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3764:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3764 | assign sext_ln90_65_fu_4117_p1 = $signed(r_71_fu_4110_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3766:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3766 | assign sext_ln90_66_fu_4137_p1 = $signed(r_72_fu_4130_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3768:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3768 | assign sext_ln90_67_fu_4157_p1 = $signed(r_73_fu_4150_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3770:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3770 | assign sext_ln90_68_fu_4177_p1 = $signed(r_74_fu_4170_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3772:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3772 | assign sext_ln90_69_fu_4197_p1 = $signed(r_75_fu_4190_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3774:31: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3774 | assign sext_ln90_6_fu_2622_p1 = $signed(r_5_fu_2615_p3);\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3776:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3776 | assign sext_ln90_70_fu_4217_p1 = $signed(r_76_fu_4210_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3778:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3778 | assign sext_ln90_71_fu_4246_p1 = $signed(r_78_fu_4239_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3780:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3780 | assign sext_ln90_72_fu_4266_p1 = $signed(r_79_fu_4259_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3782:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3782 | assign sext_ln90_73_fu_4322_p1 = $signed(r_80_fu_4315_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3784:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3784 | assign sext_ln90_74_fu_4342_p1 = $signed(r_81_fu_4335_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3786:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3786 | assign sext_ln90_75_fu_4362_p1 = $signed(r_82_fu_4355_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3788:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3788 | assign sext_ln90_76_fu_4382_p1 = $signed(r_83_fu_4375_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3790:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3790 | assign sext_ln90_77_fu_4402_p1 = $signed(r_84_fu_4395_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3792:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3792 | assign sext_ln90_78_fu_4422_p1 = $signed(r_85_fu_4415_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3794:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3794 | assign sext_ln90_79_fu_4442_p1 = $signed(r_86_fu_4435_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3796:31: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3796 | assign sext_ln90_7_fu_2642_p1 = $signed(r_6_fu_2635_p3);\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3798:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3798 | assign sext_ln90_80_fu_4471_p1 = $signed(r_88_fu_4464_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3800:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3800 | assign sext_ln90_81_fu_4491_p1 = $signed(r_89_fu_4484_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3802:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3802 | assign sext_ln90_82_fu_4547_p1 = $signed(r_90_fu_4540_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3804:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3804 | assign sext_ln90_83_fu_4567_p1 = $signed(r_91_fu_4560_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3806:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3806 | assign sext_ln90_84_fu_4587_p1 = $signed(r_92_fu_4580_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3808:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3808 | assign sext_ln90_85_fu_4607_p1 = $signed(r_93_fu_4600_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3810:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3810 | assign sext_ln90_86_fu_4627_p1 = $signed(r_94_fu_4620_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3812:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3812 | assign sext_ln90_87_fu_4647_p1 = $signed(r_95_fu_4640_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3814:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3814 | assign sext_ln90_88_fu_4667_p1 = $signed(r_96_fu_4660_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3816:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3816 | assign sext_ln90_89_fu_4696_p1 = $signed(r_98_fu_4689_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3818:31: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3818 | assign sext_ln90_8_fu_2671_p1 = $signed(r_8_fu_2664_p3);\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3820:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3820 | assign sext_ln90_90_fu_4716_p1 = $signed(r_99_fu_4709_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3822:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3822 | assign sext_ln90_91_fu_4772_p1 = $signed(r_100_fu_4765_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3824:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3824 | assign sext_ln90_92_fu_4792_p1 = $signed(r_101_fu_4785_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3826:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3826 | assign sext_ln90_93_fu_4812_p1 = $signed(r_102_fu_4805_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3828:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3828 | assign sext_ln90_94_fu_4832_p1 = $signed(r_103_fu_4825_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3830:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3830 | assign sext_ln90_95_fu_4852_p1 = $signed(r_104_fu_4845_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3832:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3832 | assign sext_ln90_96_fu_4872_p1 = $signed(r_105_fu_4865_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3834:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3834 | assign sext_ln90_97_fu_4892_p1 = $signed(r_106_fu_4885_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3836:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3836 | assign sext_ln90_98_fu_4921_p1 = $signed(r_108_fu_4914_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3838:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3838 | assign sext_ln90_99_fu_4941_p1 = $signed(r_109_fu_4934_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3840:31: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3840 | assign sext_ln90_9_fu_2691_p1 = $signed(r_9_fu_2684_p3);\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3842:29: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3842 | assign sext_ln90_fu_2506_p1 = $signed(local_temp_V_reg_7402);\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3844:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3844 | assign sext_ln98_10_fu_6753_p1 = $signed(r_107_fu_6748_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3846:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3846 | assign sext_ln98_11_fu_6799_p1 = $signed(r_117_fu_6794_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3848:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3848 | assign sext_ln98_12_fu_6845_p1 = $signed(r_127_fu_6840_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3850:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3850 | assign sext_ln98_13_fu_6891_p1 = $signed(r_137_fu_6886_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3852:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3852 | assign sext_ln98_14_fu_6937_p1 = $signed(r_147_fu_6932_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3854:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3854 | assign sext_ln98_15_fu_6983_p1 = $signed(r_157_fu_6978_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3856:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3856 | assign sext_ln98_1_fu_6339_p1 = $signed(r_17_fu_6334_p3);\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3858:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3858 | assign sext_ln98_2_fu_6385_p1 = $signed(r_27_fu_6380_p3);\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3860:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3860 | assign sext_ln98_3_fu_6431_p1 = $signed(r_37_fu_6426_p3);\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3862:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3862 | assign sext_ln98_4_fu_6477_p1 = $signed(r_47_fu_6472_p3);\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3864:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3864 | assign sext_ln98_5_fu_6523_p1 = $signed(r_57_fu_6518_p3);\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3866:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3866 | assign sext_ln98_6_fu_6569_p1 = $signed(r_67_fu_6564_p3);\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3868:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3868 | assign sext_ln98_7_fu_6615_p1 = $signed(r_77_fu_6610_p3);\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3870:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3870 | assign sext_ln98_8_fu_6661_p1 = $signed(r_87_fu_6656_p3);\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3872:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3872 | assign sext_ln98_9_fu_6707_p1 = $signed(r_97_fu_6702_p3);\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3874:29: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3874 | assign sext_ln98_fu_6293_p1 = $signed(r_7_fu_6288_p3);\n",
      "      |                             ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3961:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                            : ... In instance MVAU_hls_1\n",
      " 3961 | #0 grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg = 1'b0;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:3962:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                            : ... In instance MVAU_hls_1\n",
      " 3962 | #0 ap_CS_fsm = 4'd1;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_e2c3ovlw/MVAU_hls_1.v:4104:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1\n",
      " 4104 |             ap_NS_fsm = 'bx;\n",
      "      |                       ^\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: Entering directory '/home/maxwellqin/projects/finn/build_output/pyverilator_ConvolutionInputGenerator_rtl_2_wwub49xe'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o pyverilator_wrapper.o /home/maxwellqin/projects/finn/build_output/pyverilator_ConvolutionInputGenerator_rtl_2_wwub49xe/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VConvolutionInputGenerator_rtl_2.cpp VConvolutionInputGenerator_rtl_2___024root__DepSet_hddfb5d97__0.cpp VConvolutionInputGenerator_rtl_2__Trace__0.cpp VConvolutionInputGenerator_rtl_2__ConstPool_0.cpp VConvolutionInputGenerator_rtl_2___024root__Slow.cpp VConvolutionInputGenerator_rtl_2___024root__DepSet_hddfb5d97__0__Slow.cpp VConvolutionInputGenerator_rtl_2__Syms.cpp VConvolutionInputGenerator_rtl_2__Trace__0__Slow.cpp > VConvolutionInputGenerator_rtl_2__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o VConvolutionInputGenerator_rtl_2__ALL.o VConvolutionInputGenerator_rtl_2__ALL.cpp\n",
      "echo \"\" > VConvolutionInputGenerator_rtl_2__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VConvolutionInputGenerator_rtl_2__ALL.a VConvolutionInputGenerator_rtl_2__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VConvolutionInputGenerator_rtl_2__ALL.a      -o VConvolutionInputGenerator_rtl_2\n",
      "rm VConvolutionInputGenerator_rtl_2__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/home/maxwellqin/projects/finn/build_output/pyverilator_ConvolutionInputGenerator_rtl_2_wwub49xe'\n",
      "make: Entering directory '/home/maxwellqin/projects/finn/build_output/pyverilator_StreamingMaxPool_hls_1_e1wx0du5'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o pyverilator_wrapper.o /home/maxwellqin/projects/finn/build_output/pyverilator_StreamingMaxPool_hls_1_e1wx0du5/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingMaxPool_hls_1.cpp VStreamingMaxPool_hls_1___024root__DepSet_hfb766a4c__0.cpp VStreamingMaxPool_hls_1__Trace__0.cpp VStreamingMaxPool_hls_1__ConstPool_0.cpp VStreamingMaxPool_hls_1___024root__Slow.cpp VStreamingMaxPool_hls_1___024root__DepSet_hfb766a4c__0__Slow.cpp VStreamingMaxPool_hls_1__Syms.cpp VStreamingMaxPool_hls_1__Trace__0__Slow.cpp > VStreamingMaxPool_hls_1__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o VStreamingMaxPool_hls_1__ALL.o VStreamingMaxPool_hls_1__ALL.cpp\n",
      "echo \"\" > VStreamingMaxPool_hls_1__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VStreamingMaxPool_hls_1__ALL.a VStreamingMaxPool_hls_1__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VStreamingMaxPool_hls_1__ALL.a      -o VStreamingMaxPool_hls_1\n",
      "rm VStreamingMaxPool_hls_1__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/home/maxwellqin/projects/finn/build_output/pyverilator_StreamingMaxPool_hls_1_e1wx0du5'\n",
      "make: Entering directory '/home/maxwellqin/projects/finn/build_output/pyverilator_ConvolutionInputGenerator_rtl_1__xiy3hwz'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o pyverilator_wrapper.o /home/maxwellqin/projects/finn/build_output/pyverilator_ConvolutionInputGenerator_rtl_1__xiy3hwz/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VConvolutionInputGenerator_rtl_1.cpp VConvolutionInputGenerator_rtl_1___024root__DepSet_h59502ce5__0.cpp VConvolutionInputGenerator_rtl_1__Trace__0.cpp VConvolutionInputGenerator_rtl_1__ConstPool_0.cpp VConvolutionInputGenerator_rtl_1___024root__Slow.cpp VConvolutionInputGenerator_rtl_1___024root__DepSet_h59502ce5__0__Slow.cpp VConvolutionInputGenerator_rtl_1__Syms.cpp VConvolutionInputGenerator_rtl_1__Trace__0__Slow.cpp > VConvolutionInputGenerator_rtl_1__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o VConvolutionInputGenerator_rtl_1__ALL.o VConvolutionInputGenerator_rtl_1__ALL.cpp\n",
      "echo \"\" > VConvolutionInputGenerator_rtl_1__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VConvolutionInputGenerator_rtl_1__ALL.a VConvolutionInputGenerator_rtl_1__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VConvolutionInputGenerator_rtl_1__ALL.a      -o VConvolutionInputGenerator_rtl_1\n",
      "rm VConvolutionInputGenerator_rtl_1__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/home/maxwellqin/projects/finn/build_output/pyverilator_ConvolutionInputGenerator_rtl_1__xiy3hwz'\n",
      "make: Entering directory '/home/maxwellqin/projects/finn/build_output/pyverilator_MVAU_hls_1_y6nkzu3j'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o pyverilator_wrapper.o /home/maxwellqin/projects/finn/build_output/pyverilator_MVAU_hls_1_y6nkzu3j/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VMVAU_hls_1.cpp VMVAU_hls_1___024root__DepSet_hb3db35e5__0.cpp VMVAU_hls_1__Trace__0.cpp VMVAU_hls_1__ConstPool_0.cpp VMVAU_hls_1___024root__Slow.cpp VMVAU_hls_1___024root__DepSet_hb3db35e5__0__Slow.cpp VMVAU_hls_1__Syms.cpp VMVAU_hls_1__Trace__0__Slow.cpp > VMVAU_hls_1__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o VMVAU_hls_1__ALL.o VMVAU_hls_1__ALL.cpp\n",
      "echo \"\" > VMVAU_hls_1__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VMVAU_hls_1__ALL.a VMVAU_hls_1__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VMVAU_hls_1__ALL.a      -o VMVAU_hls_1\n",
      "rm VMVAU_hls_1__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/home/maxwellqin/projects/finn/build_output/pyverilator_MVAU_hls_1_y6nkzu3j'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_0_02v03_qz/StreamingMaxPool_hls_0.v:788:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                                   : ... In instance StreamingMaxPool_hls_0.grp_StreamingMaxPool_hls_0_Pipeline_VITIS_LOOP_90_6_fu_216.flow_control_loop_pipe_sequential_init_U\n",
      "  788 | #0 ap_loop_init_int = 1'b1;\n",
      "      |  ^\n",
      "                  ... For warning description see https://verilator.org/warn/STMTDLY?v=4.224\n",
      "                  ... Use \"/* verilator lint_off STMTDLY */\" and lint_on around source to disable this message.\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_0_02v03_qz/StreamingMaxPool_hls_0.v:789:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                                   : ... In instance StreamingMaxPool_hls_0.grp_StreamingMaxPool_hls_0_Pipeline_VITIS_LOOP_90_6_fu_216.flow_control_loop_pipe_sequential_init_U\n",
      "  789 | #0 ap_done_cache = 1'b0;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_0_02v03_qz/StreamingMaxPool_hls_0.v:930:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                                   : ... In instance StreamingMaxPool_hls_0.grp_StreamingMaxPool_hls_0_Pipeline_VITIS_LOOP_90_6_fu_216\n",
      "  930 | #0 ap_CS_iter0_fsm = 1'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_0_02v03_qz/StreamingMaxPool_hls_0.v:931:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                                   : ... In instance StreamingMaxPool_hls_0.grp_StreamingMaxPool_hls_0_Pipeline_VITIS_LOOP_90_6_fu_216\n",
      "  931 | #0 ap_CS_iter1_fsm = 2'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_0_02v03_qz/StreamingMaxPool_hls_0.v:932:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                                   : ... In instance StreamingMaxPool_hls_0.grp_StreamingMaxPool_hls_0_Pipeline_VITIS_LOOP_90_6_fu_216\n",
      "  932 | #0 ap_done_reg = 1'b0;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_0_02v03_qz/StreamingMaxPool_hls_0.v:1096:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                                   : ... In instance StreamingMaxPool_hls_0.grp_StreamingMaxPool_hls_0_Pipeline_VITIS_LOOP_90_6_fu_216\n",
      " 1096 |             ap_NS_iter0_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_0_02v03_qz/StreamingMaxPool_hls_0.v:1120:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                                   : ... In instance StreamingMaxPool_hls_0.grp_StreamingMaxPool_hls_0_Pipeline_VITIS_LOOP_90_6_fu_216\n",
      " 1120 |             ap_NS_iter1_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_0_02v03_qz/StreamingMaxPool_hls_0.v:1151:23: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln90_fu_88_p1' generates 64 bits.\n",
      "                                                                                                                                   : ... In instance StreamingMaxPool_hls_0.grp_StreamingMaxPool_hls_0_Pipeline_VITIS_LOOP_90_6_fu_216\n",
      " 1151 | assign buf_V_address0 = zext_ln90_fu_88_p1;\n",
      "      |                       ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_0_02v03_qz/StreamingMaxPool_hls_0.v:1161:27: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'ap_sig_allocacmp_outpix_1' generates 4 bits.\n",
      "                                                                                                                                   : ... In instance StreamingMaxPool_hls_0.grp_StreamingMaxPool_hls_0_Pipeline_VITIS_LOOP_90_6_fu_216\n",
      " 1161 | assign zext_ln90_fu_88_p1 = ap_sig_allocacmp_outpix_1;\n",
      "      |                           ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_0_02v03_qz/StreamingMaxPool_hls_0.v:365:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                                   : ... In instance StreamingMaxPool_hls_0.grp_StreamingMaxPool_hls_0_Pipeline_VITIS_LOOP_79_3_VITIS_LOOP_80_4_VITIS_LOOP_82_5_fu_209\n",
      "  365 | #0 ap_CS_iter0_fsm = 1'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_0_02v03_qz/StreamingMaxPool_hls_0.v:366:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                                   : ... In instance StreamingMaxPool_hls_0.grp_StreamingMaxPool_hls_0_Pipeline_VITIS_LOOP_79_3_VITIS_LOOP_80_4_VITIS_LOOP_82_5_fu_209\n",
      "  366 | #0 ap_CS_iter1_fsm = 2'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_0_02v03_qz/StreamingMaxPool_hls_0.v:367:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                                   : ... In instance StreamingMaxPool_hls_0.grp_StreamingMaxPool_hls_0_Pipeline_VITIS_LOOP_79_3_VITIS_LOOP_80_4_VITIS_LOOP_82_5_fu_209\n",
      "  367 | #0 ap_CS_iter2_fsm = 2'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_0_02v03_qz/StreamingMaxPool_hls_0.v:368:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                                   : ... In instance StreamingMaxPool_hls_0.grp_StreamingMaxPool_hls_0_Pipeline_VITIS_LOOP_79_3_VITIS_LOOP_80_4_VITIS_LOOP_82_5_fu_209\n",
      "  368 | #0 ap_done_reg = 1'b0;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_0_02v03_qz/StreamingMaxPool_hls_0.v:483:28: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln80_fu_236_p1' generates 64 bits.\n",
      "                                                                                                                                  : ... In instance StreamingMaxPool_hls_0.grp_StreamingMaxPool_hls_0_Pipeline_VITIS_LOOP_79_3_VITIS_LOOP_80_4_VITIS_LOOP_82_5_fu_209\n",
      "  483 |         buf_V_addr_reg_347 <= zext_ln80_fu_236_p1;\n",
      "      |                            ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_0_02v03_qz/StreamingMaxPool_hls_0.v:613:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                                  : ... In instance StreamingMaxPool_hls_0.grp_StreamingMaxPool_hls_0_Pipeline_VITIS_LOOP_79_3_VITIS_LOOP_80_4_VITIS_LOOP_82_5_fu_209\n",
      "  613 |             ap_NS_iter0_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_0_02v03_qz/StreamingMaxPool_hls_0.v:635:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                                  : ... In instance StreamingMaxPool_hls_0.grp_StreamingMaxPool_hls_0_Pipeline_VITIS_LOOP_79_3_VITIS_LOOP_80_4_VITIS_LOOP_82_5_fu_209\n",
      "  635 |             ap_NS_iter1_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_0_02v03_qz/StreamingMaxPool_hls_0.v:659:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                                  : ... In instance StreamingMaxPool_hls_0.grp_StreamingMaxPool_hls_0_Pipeline_VITIS_LOOP_79_3_VITIS_LOOP_80_4_VITIS_LOOP_82_5_fu_209\n",
      "  659 |             ap_NS_iter2_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_0_02v03_qz/StreamingMaxPool_hls_0.v:700:23: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln80_fu_236_p1' generates 64 bits.\n",
      "                                                                                                                                  : ... In instance StreamingMaxPool_hls_0.grp_StreamingMaxPool_hls_0_Pipeline_VITIS_LOOP_79_3_VITIS_LOOP_80_4_VITIS_LOOP_82_5_fu_209\n",
      "  700 | assign buf_V_address1 = zext_ln80_fu_236_p1;\n",
      "      |                       ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_0_02v03_qz/StreamingMaxPool_hls_0.v:732:28: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'select_ln80_1_fu_228_p3' generates 4 bits.\n",
      "                                                                                                                                  : ... In instance StreamingMaxPool_hls_0.grp_StreamingMaxPool_hls_0_Pipeline_VITIS_LOOP_79_3_VITIS_LOOP_80_4_VITIS_LOOP_82_5_fu_209\n",
      "  732 | assign zext_ln80_fu_236_p1 = select_ln80_1_fu_228_p3;\n",
      "      |                            ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_0_02v03_qz/StreamingMaxPool_hls_0.v:1369:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                                    : ... In instance StreamingMaxPool_hls_0\n",
      " 1369 | #0 grp_StreamingMaxPool_hls_0_Pipeline_VITIS_LOOP_79_3_VITIS_LOOP_80_4_VITIS_LOOP_82_5_fu_209_ap_start_reg = 1'b0;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_0_02v03_qz/StreamingMaxPool_hls_0.v:1370:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                                    : ... In instance StreamingMaxPool_hls_0\n",
      " 1370 | #0 ap_CS_fsm = 13'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_0_02v03_qz/StreamingMaxPool_hls_0.v:1371:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                                    : ... In instance StreamingMaxPool_hls_0\n",
      " 1371 | #0 grp_StreamingMaxPool_hls_0_Pipeline_VITIS_LOOP_90_6_fu_216_ap_start_reg = 1'b0;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_0_02v03_qz/StreamingMaxPool_hls_0.v:1543:24: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '64'hd' generates 64 bits.\n",
      "                                                                                                                                   : ... In instance StreamingMaxPool_hls_0\n",
      " 1543 |         buf_V_address0 = 64'd13;\n",
      "      |                        ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_0_02v03_qz/StreamingMaxPool_hls_0.v:1545:24: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '64'hb' generates 64 bits.\n",
      "                                                                                                                                   : ... In instance StreamingMaxPool_hls_0\n",
      " 1545 |         buf_V_address0 = 64'd11;\n",
      "      |                        ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_0_02v03_qz/StreamingMaxPool_hls_0.v:1547:24: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '64'h9' generates 64 bits.\n",
      "                                                                                                                                   : ... In instance StreamingMaxPool_hls_0\n",
      " 1547 |         buf_V_address0 = 64'd9;\n",
      "      |                        ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_0_02v03_qz/StreamingMaxPool_hls_0.v:1549:24: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '64'h7' generates 64 bits.\n",
      "                                                                                                                                   : ... In instance StreamingMaxPool_hls_0\n",
      " 1549 |         buf_V_address0 = 64'd7;\n",
      "      |                        ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_0_02v03_qz/StreamingMaxPool_hls_0.v:1551:24: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '64'h5' generates 64 bits.\n",
      "                                                                                                                                   : ... In instance StreamingMaxPool_hls_0\n",
      " 1551 |         buf_V_address0 = 64'd5;\n",
      "      |                        ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_0_02v03_qz/StreamingMaxPool_hls_0.v:1553:24: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '64'h3' generates 64 bits.\n",
      "                                                                                                                                   : ... In instance StreamingMaxPool_hls_0\n",
      " 1553 |         buf_V_address0 = 64'd3;\n",
      "      |                        ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_0_02v03_qz/StreamingMaxPool_hls_0.v:1555:24: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '64'h1' generates 64 bits.\n",
      "                                                                                                                                   : ... In instance StreamingMaxPool_hls_0\n",
      " 1555 |         buf_V_address0 = 64'd1;\n",
      "      |                        ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_0_02v03_qz/StreamingMaxPool_hls_0.v:1561:24: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                                   : ... In instance StreamingMaxPool_hls_0\n",
      " 1561 |         buf_V_address0 = 'bx;\n",
      "      |                        ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_0_02v03_qz/StreamingMaxPool_hls_0.v:1567:24: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '64'hc' generates 64 bits.\n",
      "                                                                                                                                   : ... In instance StreamingMaxPool_hls_0\n",
      " 1567 |         buf_V_address1 = 64'd12;\n",
      "      |                        ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_0_02v03_qz/StreamingMaxPool_hls_0.v:1569:24: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '64'ha' generates 64 bits.\n",
      "                                                                                                                                   : ... In instance StreamingMaxPool_hls_0\n",
      " 1569 |         buf_V_address1 = 64'd10;\n",
      "      |                        ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_0_02v03_qz/StreamingMaxPool_hls_0.v:1571:24: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '64'h8' generates 64 bits.\n",
      "                                                                                                                                   : ... In instance StreamingMaxPool_hls_0\n",
      " 1571 |         buf_V_address1 = 64'd8;\n",
      "      |                        ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_0_02v03_qz/StreamingMaxPool_hls_0.v:1573:24: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '64'h6' generates 64 bits.\n",
      "                                                                                                                                   : ... In instance StreamingMaxPool_hls_0\n",
      " 1573 |         buf_V_address1 = 64'd6;\n",
      "      |                        ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_0_02v03_qz/StreamingMaxPool_hls_0.v:1575:24: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '64'h4' generates 64 bits.\n",
      "                                                                                                                                   : ... In instance StreamingMaxPool_hls_0\n",
      " 1575 |         buf_V_address1 = 64'd4;\n",
      "      |                        ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_0_02v03_qz/StreamingMaxPool_hls_0.v:1577:24: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '64'h2' generates 64 bits.\n",
      "                                                                                                                                   : ... In instance StreamingMaxPool_hls_0\n",
      " 1577 |         buf_V_address1 = 64'd2;\n",
      "      |                        ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_0_02v03_qz/StreamingMaxPool_hls_0.v:1579:24: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '64'h0' generates 64 bits.\n",
      "                                                                                                                                   : ... In instance StreamingMaxPool_hls_0\n",
      " 1579 |         buf_V_address1 = 64'd0;\n",
      "      |                        ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_0_02v03_qz/StreamingMaxPool_hls_0.v:1583:24: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                                   : ... In instance StreamingMaxPool_hls_0\n",
      " 1583 |         buf_V_address1 = 'bx;\n",
      "      |                        ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_0_02v03_qz/StreamingMaxPool_hls_0.v:1617:18: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                                   : ... In instance StreamingMaxPool_hls_0\n",
      " 1617 |         buf_V_d0 = 'bx;\n",
      "      |                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_0_02v03_qz/StreamingMaxPool_hls_0.v:1707:23: Operator ASSIGN expects 13 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                                   : ... In instance StreamingMaxPool_hls_0\n",
      " 1707 |             ap_NS_fsm = 'bx;\n",
      "      |                       ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_mh_9rywp/MVAU_hls_0.v:2451:11: Operator ASSIGNW expects 25 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_2s_2s_4s_5_4_1_U17.MVAU_hls_0_mac_muladd_2s_2s_4s_5_4_1_DSP48_0_U\n",
      " 2451 | assign a  = $signed(in0);\n",
      "      |           ^\n",
      "                ... For warning description see https://verilator.org/warn/WIDTH?v=4.224\n",
      "                ... Use \"/* verilator lint_off WIDTH */\" and lint_on around source to disable this message.\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_mh_9rywp/MVAU_hls_0.v:2452:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_2s_2s_4s_5_4_1_U17.MVAU_hls_0_mac_muladd_2s_2s_4s_5_4_1_DSP48_0_U\n",
      " 2452 | assign b  = $signed(in1);\n",
      "      |           ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_mh_9rywp/MVAU_hls_0.v:2453:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_2s_2s_4s_5_4_1_U17.MVAU_hls_0_mac_muladd_2s_2s_4s_5_4_1_DSP48_0_U\n",
      " 2453 | assign c  = $signed(in2);\n",
      "      |           ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_mh_9rywp/MVAU_hls_0.v:2456:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 43 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_2s_2s_4s_5_4_1_U17.MVAU_hls_0_mac_muladd_2s_2s_4s_5_4_1_DSP48_0_U\n",
      " 2456 | assign p  = m_reg + c;\n",
      "      |                   ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_mh_9rywp/MVAU_hls_0.v:2467:13: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_2s_2s_4s_5_4_1_U17.MVAU_hls_0_mac_muladd_2s_2s_4s_5_4_1_DSP48_0_U\n",
      " 2467 | assign dout = p_reg;\n",
      "      |             ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_mh_9rywp/MVAU_hls_0.v:281:11: Operator ASSIGNW expects 25 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                          : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_2s_2s_5s_5_4_1_U25.MVAU_hls_0_mac_muladd_2s_2s_5s_5_4_1_DSP48_1_U\n",
      "  281 | assign a  = $signed(in0);\n",
      "      |           ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_mh_9rywp/MVAU_hls_0.v:282:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                          : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_2s_2s_5s_5_4_1_U25.MVAU_hls_0_mac_muladd_2s_2s_5s_5_4_1_DSP48_1_U\n",
      "  282 | assign b  = $signed(in1);\n",
      "      |           ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_mh_9rywp/MVAU_hls_0.v:283:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "                                                                                                          : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_2s_2s_5s_5_4_1_U25.MVAU_hls_0_mac_muladd_2s_2s_5s_5_4_1_DSP48_1_U\n",
      "  283 | assign c  = $signed(in2);\n",
      "      |           ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_mh_9rywp/MVAU_hls_0.v:286:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 43 bits.\n",
      "                                                                                                          : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_2s_2s_5s_5_4_1_U25.MVAU_hls_0_mac_muladd_2s_2s_5s_5_4_1_DSP48_1_U\n",
      "  286 | assign p  = m_reg + c;\n",
      "      |                   ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_mh_9rywp/MVAU_hls_0.v:297:13: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.\n",
      "                                                                                                          : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_2s_2s_5s_5_4_1_U25.MVAU_hls_0_mac_muladd_2s_2s_5s_5_4_1_DSP48_1_U\n",
      "  297 | assign dout = p_reg;\n",
      "      |             ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_mh_9rywp/MVAU_hls_0.v:2560:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                            : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.flow_control_loop_pipe_sequential_init_U\n",
      " 2560 | #0 ap_loop_init_int = 1'b1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_mh_9rywp/MVAU_hls_0.v:2561:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                            : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.flow_control_loop_pipe_sequential_init_U\n",
      " 2561 | #0 ap_done_cache = 1'b0;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_mh_9rywp/MVAU_hls_0.v:768:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "  768 | #0 ap_CS_iter0_fsm = 1'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_mh_9rywp/MVAU_hls_0.v:769:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "  769 | #0 ap_CS_iter1_fsm = 2'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_mh_9rywp/MVAU_hls_0.v:770:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "  770 | #0 ap_CS_iter2_fsm = 2'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_mh_9rywp/MVAU_hls_0.v:771:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "  771 | #0 ap_CS_iter3_fsm = 2'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_mh_9rywp/MVAU_hls_0.v:772:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "  772 | #0 ap_CS_iter4_fsm = 2'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_mh_9rywp/MVAU_hls_0.v:773:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "  773 | #0 ap_CS_iter5_fsm = 2'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_mh_9rywp/MVAU_hls_0.v:774:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "  774 | #0 ap_CS_iter6_fsm = 2'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_mh_9rywp/MVAU_hls_0.v:775:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "  775 | #0 ap_done_reg = 1'b0;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_mh_9rywp/MVAU_hls_0.v:1987:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1987 |             ap_NS_iter0_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_mh_9rywp/MVAU_hls_0.v:2011:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2011 |             ap_NS_iter1_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_mh_9rywp/MVAU_hls_0.v:2035:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2035 |             ap_NS_iter2_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_mh_9rywp/MVAU_hls_0.v:2059:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2059 |             ap_NS_iter3_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_mh_9rywp/MVAU_hls_0.v:2083:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2083 |             ap_NS_iter4_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_mh_9rywp/MVAU_hls_0.v:2107:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2107 |             ap_NS_iter5_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_mh_9rywp/MVAU_hls_0.v:2131:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2131 |             ap_NS_iter6_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_mh_9rywp/MVAU_hls_0.v:2226:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_4_fu_744_p1' generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2226 | assign grp_fu_1426_p0 = sext_ln1494_4_fu_744_p1;\n",
      "      |                       ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_mh_9rywp/MVAU_hls_0.v:2228:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_4_fu_744_p1' generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2228 | assign grp_fu_1434_p1 = sext_ln1494_4_fu_744_p1;\n",
      "      |                       ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_mh_9rywp/MVAU_hls_0.v:2230:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_4_fu_744_p1' generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2230 | assign grp_fu_1442_p1 = sext_ln1494_4_fu_744_p1;\n",
      "      |                       ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_mh_9rywp/MVAU_hls_0.v:2232:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_4_fu_744_p1' generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2232 | assign grp_fu_1450_p1 = sext_ln1494_4_fu_744_p1;\n",
      "      |                       ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_mh_9rywp/MVAU_hls_0.v:2234:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_4_fu_744_p1' generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2234 | assign grp_fu_1458_p1 = sext_ln1494_4_fu_744_p1;\n",
      "      |                       ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_mh_9rywp/MVAU_hls_0.v:2236:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_4_fu_744_p1' generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2236 | assign grp_fu_1466_p1 = sext_ln1494_4_fu_744_p1;\n",
      "      |                       ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_mh_9rywp/MVAU_hls_0.v:2238:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_4_fu_744_p1' generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2238 | assign grp_fu_1474_p1 = sext_ln1494_4_fu_744_p1;\n",
      "      |                       ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_mh_9rywp/MVAU_hls_0.v:2240:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_4_fu_744_p1' generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2240 | assign grp_fu_1482_p1 = sext_ln1494_4_fu_744_p1;\n",
      "      |                       ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_mh_9rywp/MVAU_hls_0.v:2242:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_1_fu_771_p1' generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2242 | assign grp_fu_1490_p0 = sext_ln1494_1_fu_771_p1;\n",
      "      |                       ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_mh_9rywp/MVAU_hls_0.v:2244:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_3_fu_777_p1' generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2244 | assign grp_fu_1499_p0 = sext_ln1494_3_fu_777_p1;\n",
      "      |                       ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_mh_9rywp/MVAU_hls_0.v:2246:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_1_fu_771_p1' generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2246 | assign grp_fu_1508_p1 = sext_ln1494_1_fu_771_p1;\n",
      "      |                       ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_mh_9rywp/MVAU_hls_0.v:2248:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_3_fu_777_p1' generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2248 | assign grp_fu_1517_p1 = sext_ln1494_3_fu_777_p1;\n",
      "      |                       ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_mh_9rywp/MVAU_hls_0.v:2250:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_1_fu_771_p1' generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2250 | assign grp_fu_1526_p1 = sext_ln1494_1_fu_771_p1;\n",
      "      |                       ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_mh_9rywp/MVAU_hls_0.v:2252:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_3_fu_777_p1' generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2252 | assign grp_fu_1535_p1 = sext_ln1494_3_fu_777_p1;\n",
      "      |                       ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_mh_9rywp/MVAU_hls_0.v:2254:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_1_fu_771_p1' generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2254 | assign grp_fu_1544_p1 = sext_ln1494_1_fu_771_p1;\n",
      "      |                       ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_mh_9rywp/MVAU_hls_0.v:2256:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_3_fu_777_p1' generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2256 | assign grp_fu_1553_p1 = sext_ln1494_3_fu_777_p1;\n",
      "      |                       ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_mh_9rywp/MVAU_hls_0.v:2258:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_1_fu_771_p1' generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2258 | assign grp_fu_1562_p1 = sext_ln1494_1_fu_771_p1;\n",
      "      |                       ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_mh_9rywp/MVAU_hls_0.v:2260:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_3_fu_777_p1' generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2260 | assign grp_fu_1571_p1 = sext_ln1494_3_fu_777_p1;\n",
      "      |                       ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_mh_9rywp/MVAU_hls_0.v:2262:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_1_fu_771_p1' generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2262 | assign grp_fu_1580_p1 = sext_ln1494_1_fu_771_p1;\n",
      "      |                       ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_mh_9rywp/MVAU_hls_0.v:2264:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_3_fu_777_p1' generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2264 | assign grp_fu_1589_p1 = sext_ln1494_3_fu_777_p1;\n",
      "      |                       ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_mh_9rywp/MVAU_hls_0.v:2266:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_1_fu_771_p1' generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2266 | assign grp_fu_1598_p1 = sext_ln1494_1_fu_771_p1;\n",
      "      |                       ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_mh_9rywp/MVAU_hls_0.v:2268:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_3_fu_777_p1' generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2268 | assign grp_fu_1607_p1 = sext_ln1494_3_fu_777_p1;\n",
      "      |                       ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_mh_9rywp/MVAU_hls_0.v:2270:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_1_fu_771_p1' generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2270 | assign grp_fu_1616_p1 = sext_ln1494_1_fu_771_p1;\n",
      "      |                       ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_mh_9rywp/MVAU_hls_0.v:2272:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_3_fu_777_p1' generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2272 | assign grp_fu_1625_p1 = sext_ln1494_3_fu_777_p1;\n",
      "      |                       ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_mh_9rywp/MVAU_hls_0.v:2306:27: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_fu_825_p1' generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2306 | assign ret_V_10_fu_854_p1 = sext_ln1494_fu_825_p1;\n",
      "      |                           ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_mh_9rywp/MVAU_hls_0.v:2308:27: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_2_fu_941_p1' generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2308 | assign ret_V_12_fu_970_p1 = sext_ln1494_2_fu_941_p1;\n",
      "      |                           ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_mh_9rywp/MVAU_hls_0.v:2310:27: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_fu_825_p1' generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2310 | assign ret_V_15_fu_867_p1 = sext_ln1494_fu_825_p1;\n",
      "      |                           ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_mh_9rywp/MVAU_hls_0.v:2312:27: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_2_fu_941_p1' generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2312 | assign ret_V_17_fu_983_p1 = sext_ln1494_2_fu_941_p1;\n",
      "      |                           ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_mh_9rywp/MVAU_hls_0.v:2314:27: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_fu_825_p1' generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2314 | assign ret_V_20_fu_880_p1 = sext_ln1494_fu_825_p1;\n",
      "      |                           ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_mh_9rywp/MVAU_hls_0.v:2316:27: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_2_fu_941_p1' generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2316 | assign ret_V_22_fu_996_p1 = sext_ln1494_2_fu_941_p1;\n",
      "      |                           ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_mh_9rywp/MVAU_hls_0.v:2318:27: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_fu_825_p1' generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2318 | assign ret_V_25_fu_893_p1 = sext_ln1494_fu_825_p1;\n",
      "      |                           ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_mh_9rywp/MVAU_hls_0.v:2320:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_2_fu_941_p1' generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2320 | assign ret_V_27_fu_1009_p1 = sext_ln1494_2_fu_941_p1;\n",
      "      |                            ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_mh_9rywp/MVAU_hls_0.v:2322:26: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_2_fu_941_p1' generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2322 | assign ret_V_2_fu_944_p0 = sext_ln1494_2_fu_941_p1;\n",
      "      |                          ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_mh_9rywp/MVAU_hls_0.v:2324:27: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_fu_825_p1' generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2324 | assign ret_V_30_fu_906_p1 = sext_ln1494_fu_825_p1;\n",
      "      |                           ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_mh_9rywp/MVAU_hls_0.v:2326:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_2_fu_941_p1' generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2326 | assign ret_V_32_fu_1022_p1 = sext_ln1494_2_fu_941_p1;\n",
      "      |                            ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_mh_9rywp/MVAU_hls_0.v:2328:27: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_fu_825_p1' generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2328 | assign ret_V_35_fu_919_p1 = sext_ln1494_fu_825_p1;\n",
      "      |                           ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_mh_9rywp/MVAU_hls_0.v:2330:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_2_fu_941_p1' generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2330 | assign ret_V_37_fu_1035_p1 = sext_ln1494_2_fu_941_p1;\n",
      "      |                            ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_mh_9rywp/MVAU_hls_0.v:2332:26: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_fu_825_p1' generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2332 | assign ret_V_5_fu_841_p1 = sext_ln1494_fu_825_p1;\n",
      "      |                          ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_mh_9rywp/MVAU_hls_0.v:2334:26: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_2_fu_941_p1' generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2334 | assign ret_V_7_fu_957_p1 = sext_ln1494_2_fu_941_p1;\n",
      "      |                          ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_mh_9rywp/MVAU_hls_0.v:2336:24: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_fu_825_p1' generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2336 | assign ret_V_fu_828_p0 = sext_ln1494_fu_825_p1;\n",
      "      |                        ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_mh_9rywp/MVAU_hls_0.v:2354:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2354 | assign sext_ln1494_1_fu_771_p1 = $signed(r_V_1_reg_1731_pp0_iter1_reg);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_mh_9rywp/MVAU_hls_0.v:2356:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2356 | assign sext_ln1494_2_fu_941_p1 = $signed(r_V_2_reg_1736_pp0_iter3_reg);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_mh_9rywp/MVAU_hls_0.v:2358:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2358 | assign sext_ln1494_3_fu_777_p1 = $signed(r_V_3_reg_1741_pp0_iter1_reg);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_mh_9rywp/MVAU_hls_0.v:2360:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2360 | assign sext_ln1494_4_fu_744_p1 = $signed(r_V_4_reg_1746);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_mh_9rywp/MVAU_hls_0.v:2362:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2362 | assign sext_ln1494_fu_825_p1 = $signed(r_V_reg_1726_pp0_iter2_reg);\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_mh_9rywp/MVAU_hls_0.v:2364:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_1553_p3' generates 5 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2364 | assign sext_ln840_10_fu_1201_p1 = grp_fu_1553_p3;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_mh_9rywp/MVAU_hls_0.v:2366:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_1544_p3' generates 5 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2366 | assign sext_ln840_11_fu_1204_p1 = grp_fu_1544_p3;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_mh_9rywp/MVAU_hls_0.v:2368:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_1571_p3' generates 5 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2368 | assign sext_ln840_13_fu_1219_p1 = grp_fu_1571_p3;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_mh_9rywp/MVAU_hls_0.v:2370:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_1562_p3' generates 5 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2370 | assign sext_ln840_14_fu_1222_p1 = grp_fu_1562_p3;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_mh_9rywp/MVAU_hls_0.v:2372:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_1589_p3' generates 5 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2372 | assign sext_ln840_16_fu_1237_p1 = grp_fu_1589_p3;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_mh_9rywp/MVAU_hls_0.v:2374:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_1580_p3' generates 5 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2374 | assign sext_ln840_17_fu_1240_p1 = grp_fu_1580_p3;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_mh_9rywp/MVAU_hls_0.v:2376:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_1607_p3' generates 5 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2376 | assign sext_ln840_19_fu_1255_p1 = grp_fu_1607_p3;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_mh_9rywp/MVAU_hls_0.v:2378:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_1499_p3' generates 5 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2378 | assign sext_ln840_1_fu_1147_p1 = grp_fu_1499_p3;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_mh_9rywp/MVAU_hls_0.v:2380:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_1598_p3' generates 5 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2380 | assign sext_ln840_20_fu_1258_p1 = grp_fu_1598_p3;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_mh_9rywp/MVAU_hls_0.v:2382:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_1625_p3' generates 5 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2382 | assign sext_ln840_22_fu_1273_p1 = grp_fu_1625_p3;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_mh_9rywp/MVAU_hls_0.v:2384:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_1616_p3' generates 5 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2384 | assign sext_ln840_23_fu_1276_p1 = grp_fu_1616_p3;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_mh_9rywp/MVAU_hls_0.v:2386:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_1490_p3' generates 5 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2386 | assign sext_ln840_2_fu_1150_p1 = grp_fu_1490_p3;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_mh_9rywp/MVAU_hls_0.v:2388:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_1517_p3' generates 5 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2388 | assign sext_ln840_4_fu_1165_p1 = grp_fu_1517_p3;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_mh_9rywp/MVAU_hls_0.v:2390:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_1508_p3' generates 5 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2390 | assign sext_ln840_5_fu_1168_p1 = grp_fu_1508_p3;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_mh_9rywp/MVAU_hls_0.v:2392:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_1535_p3' generates 5 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2392 | assign sext_ln840_7_fu_1183_p1 = grp_fu_1535_p3;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_mh_9rywp/MVAU_hls_0.v:2394:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_1526_p3' generates 5 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2394 | assign sext_ln840_8_fu_1186_p1 = grp_fu_1526_p3;\n",
      "      |                                ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_mh_9rywp/MVAU_hls_0.v:83:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                          : ... In instance MVAU_hls_0\n",
      "   83 | #0 grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg = 1'b0;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_mh_9rywp/MVAU_hls_0.v:84:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                          : ... In instance MVAU_hls_0\n",
      "   84 | #0 ap_CS_fsm = 4'd1;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_mh_9rywp/MVAU_hls_0.v:226:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                          : ... In instance MVAU_hls_0\n",
      "  226 |             ap_NS_fsm = 'bx;\n",
      "      |                       ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_2dzkehrh/swg_common.sv:69:78: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.\n",
      "                                                                                                                                       : ... In instance ConvolutionInputGenerator_rtl_0.impl.controller_inst\n",
      "   69 |     logic signed [$clog2(LOOP_H_ITERATIONS   +2)+1-1:0]  Counter_loop_h    = LOOP_H_ITERATIONS;\n",
      "      |                                                                              ^~~~~~~~~~~~~~~~~\n",
      "                ... For warning description see https://verilator.org/warn/WIDTH?v=4.224\n",
      "                ... Use \"/* verilator lint_off WIDTH */\" and lint_on around source to disable this message.\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_2dzkehrh/swg_common.sv:70:78: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_W_ITERATIONS' generates 32 bits.\n",
      "                                                                                                                                       : ... In instance ConvolutionInputGenerator_rtl_0.impl.controller_inst\n",
      "   70 |     logic signed [$clog2(LOOP_W_ITERATIONS   +2)+1-1:0]  Counter_loop_w    = LOOP_W_ITERATIONS;\n",
      "      |                                                                              ^~~~~~~~~~~~~~~~~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_2dzkehrh/swg_common.sv:71:78: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KH_ITERATIONS' generates 32 bits.\n",
      "                                                                                                                                       : ... In instance ConvolutionInputGenerator_rtl_0.impl.controller_inst\n",
      "   71 |     logic signed [$clog2(LOOP_KH_ITERATIONS  +2)+1-1:0]  Counter_loop_kh   = LOOP_KH_ITERATIONS;\n",
      "      |                                                                              ^~~~~~~~~~~~~~~~~~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_2dzkehrh/swg_common.sv:72:78: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KW_ITERATIONS' generates 32 bits.\n",
      "                                                                                                                                       : ... In instance ConvolutionInputGenerator_rtl_0.impl.controller_inst\n",
      "   72 |     logic signed [$clog2(LOOP_KW_ITERATIONS  +2)+1-1:0]  Counter_loop_kw   = LOOP_KW_ITERATIONS;\n",
      "      |                                                                              ^~~~~~~~~~~~~~~~~~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_2dzkehrh/swg_common.sv:73:78: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_SIMD_ITERATIONS' generates 32 bits.\n",
      "                                                                                                                                       : ... In instance ConvolutionInputGenerator_rtl_0.impl.controller_inst\n",
      "   73 |     logic signed [$clog2(LOOP_SIMD_ITERATIONS+2)+1-1:0]  Counter_loop_simd = LOOP_SIMD_ITERATIONS;\n",
      "      |                                                                              ^~~~~~~~~~~~~~~~~~~~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_2dzkehrh/swg_common.sv:79:41: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_SIMD' generates 32 bits.\n",
      "                                                                                                                                       : ... In instance ConvolutionInputGenerator_rtl_0.impl.controller_inst\n",
      "   79 |             STATE_LOOP_SIMD : addr_incr = HEAD_INCR_SIMD;\n",
      "      |                                         ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_2dzkehrh/swg_common.sv:80:41: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_KW' generates 32 bits.\n",
      "                                                                                                                                       : ... In instance ConvolutionInputGenerator_rtl_0.impl.controller_inst\n",
      "   80 |             STATE_LOOP_KW   : addr_incr = HEAD_INCR_KW;\n",
      "      |                                         ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_2dzkehrh/swg_common.sv:81:41: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_KH' generates 32 bits.\n",
      "                                                                                                                                       : ... In instance ConvolutionInputGenerator_rtl_0.impl.controller_inst\n",
      "   81 |             STATE_LOOP_KH   : addr_incr = HEAD_INCR_KH;\n",
      "      |                                         ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_2dzkehrh/swg_common.sv:82:41: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_W' generates 32 bits.\n",
      "                                                                                                                                       : ... In instance ConvolutionInputGenerator_rtl_0.impl.controller_inst\n",
      "   82 |             STATE_LOOP_W    : addr_incr = HEAD_INCR_W;\n",
      "      |                                         ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_2dzkehrh/swg_common.sv:83:41: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_H' generates 32 bits.\n",
      "                                                                                                                                       : ... In instance ConvolutionInputGenerator_rtl_0.impl.controller_inst\n",
      "   83 |             STATE_LOOP_H    : addr_incr = HEAD_INCR_H;\n",
      "      |                                         ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_2dzkehrh/swg_common.sv:89:22: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.\n",
      "                                                                                                                                       : ... In instance ConvolutionInputGenerator_rtl_0.impl.controller_inst\n",
      "   89 |     assign tail_incr =\n",
      "      |                      ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_2dzkehrh/swg_common.sv:115:31: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.\n",
      "                                                                                                                                        : ... In instance ConvolutionInputGenerator_rtl_0.impl.controller_inst\n",
      "  115 |             Counter_loop_h    <= LOOP_H_ITERATIONS;\n",
      "      |                               ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_2dzkehrh/swg_common.sv:116:31: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_W_ITERATIONS' generates 32 bits.\n",
      "                                                                                                                                        : ... In instance ConvolutionInputGenerator_rtl_0.impl.controller_inst\n",
      "  116 |             Counter_loop_w    <= LOOP_W_ITERATIONS;\n",
      "      |                               ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_2dzkehrh/swg_common.sv:117:31: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KH_ITERATIONS' generates 32 bits.\n",
      "                                                                                                                                        : ... In instance ConvolutionInputGenerator_rtl_0.impl.controller_inst\n",
      "  117 |             Counter_loop_kh   <= LOOP_KH_ITERATIONS;\n",
      "      |                               ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_2dzkehrh/swg_common.sv:118:31: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KW_ITERATIONS' generates 32 bits.\n",
      "                                                                                                                                        : ... In instance ConvolutionInputGenerator_rtl_0.impl.controller_inst\n",
      "  118 |             Counter_loop_kw   <= LOOP_KW_ITERATIONS;\n",
      "      |                               ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_2dzkehrh/swg_common.sv:119:31: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_SIMD_ITERATIONS' generates 32 bits.\n",
      "                                                                                                                                        : ... In instance ConvolutionInputGenerator_rtl_0.impl.controller_inst\n",
      "  119 |             Counter_loop_simd <= LOOP_SIMD_ITERATIONS;\n",
      "      |                               ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_2dzkehrh/swg_common.sv:126:39: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_SIMD_ITERATIONS' generates 32 bits.\n",
      "                                                                                                                                        : ... In instance ConvolutionInputGenerator_rtl_0.impl.controller_inst\n",
      "  126 |                     Counter_loop_simd <= LOOP_SIMD_ITERATIONS;\n",
      "      |                                       ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_2dzkehrh/swg_common.sv:129:41: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KW_ITERATIONS' generates 32 bits.\n",
      "                                                                                                                                        : ... In instance ConvolutionInputGenerator_rtl_0.impl.controller_inst\n",
      "  129 |                         Counter_loop_kw <= LOOP_KW_ITERATIONS;\n",
      "      |                                         ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_2dzkehrh/swg_common.sv:132:45: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KH_ITERATIONS' generates 32 bits.\n",
      "                                                                                                                                        : ... In instance ConvolutionInputGenerator_rtl_0.impl.controller_inst\n",
      "  132 |                             Counter_loop_kh <= LOOP_KH_ITERATIONS;\n",
      "      |                                             ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_2dzkehrh/swg_common.sv:135:48: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_W_ITERATIONS' generates 32 bits.\n",
      "                                                                                                                                        : ... In instance ConvolutionInputGenerator_rtl_0.impl.controller_inst\n",
      "  135 |                                 Counter_loop_w <= LOOP_W_ITERATIONS;\n",
      "      |                                                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_2dzkehrh/swg_common.sv:137:54: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.\n",
      "                                                                                                                                        : ... In instance ConvolutionInputGenerator_rtl_0.impl.controller_inst\n",
      "  137 |                                 else  Counter_loop_h <= LOOP_H_ITERATIONS;\n",
      "      |                                                      ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_2dzkehrh/ConvolutionInputGenerator_rtl_0_impl.sv:131:48: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 11 bits.\n",
      "                                                                                                                                                                  : ... In instance ConvolutionInputGenerator_rtl_0.impl\n",
      "  131 |     uwire  reading_done = Newest_buffered_elem == LAST_READ_ELEM;\n",
      "      |                                                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_2dzkehrh/ConvolutionInputGenerator_rtl_0_impl.sv:135:48: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 11 bits.\n",
      "                                                                                                                                                                  : ... In instance ConvolutionInputGenerator_rtl_0.impl\n",
      "  135 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(First_elem_next_window) &&\n",
      "      |                                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_2dzkehrh/ConvolutionInputGenerator_rtl_0_impl.sv:135:74: Operator LTS expects 32 bits on the RHS, but RHS's SIGNED generates 11 bits.\n",
      "                                                                                                                                                                  : ... In instance ConvolutionInputGenerator_rtl_0.impl\n",
      "  135 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(First_elem_next_window) &&\n",
      "      |                                                                          ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_2dzkehrh/ConvolutionInputGenerator_rtl_0_impl.sv:136:48: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 11 bits.\n",
      "                                                                                                                                                                  : ... In instance ConvolutionInputGenerator_rtl_0.impl\n",
      "  136 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(Current_elem)\n",
      "      |                                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_2dzkehrh/ConvolutionInputGenerator_rtl_0_impl.sv:136:74: Operator LTS expects 32 bits on the RHS, but RHS's SIGNED generates 11 bits.\n",
      "                                                                                                                                                                  : ... In instance ConvolutionInputGenerator_rtl_0.impl\n",
      "  136 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(Current_elem)\n",
      "      |                                                                          ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_2dzkehrh/ConvolutionInputGenerator_rtl_0_impl.sv:143:37: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'Window_buffer_read_addr_reg' generates 9 bits.\n",
      "                                                                                                                                                                  : ... In instance ConvolutionInputGenerator_rtl_0.impl\n",
      "  143 |     assign  window_buffer_read_addr = Window_buffer_read_addr_reg;\n",
      "      |                                     ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_2dzkehrh/ConvolutionInputGenerator_rtl_0_impl.sv:169:79: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Window_buffer_write_addr_reg' generates 8 bits.\n",
      "                                                                                                                                                                  : ... In instance ConvolutionInputGenerator_rtl_0.impl\n",
      "  169 |                 Window_buffer_write_addr_reg <= (Window_buffer_write_addr_reg == BUF_ELEM_TOTAL-1)? 0 : Window_buffer_write_addr_reg + 1;\n",
      "      |                                                                               ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_2dzkehrh/ConvolutionInputGenerator_rtl_0_impl.sv:172:42: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 11 bits.\n",
      "                                                                                                                                                                  : ... In instance ConvolutionInputGenerator_rtl_0.impl\n",
      "  172 |                 if (Newest_buffered_elem == LAST_READ_ELEM-1) begin\n",
      "      |                                          ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_2dzkehrh/ConvolutionInputGenerator_rtl_0_impl.sv:176:43: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 11 bits.\n",
      "                                                                                                                                                                  : ... In instance ConvolutionInputGenerator_rtl_0.impl\n",
      "  176 |                 if ((Newest_buffered_elem == LAST_READ_ELEM-1) && Writing_done) begin\n",
      "      |                                           ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_2dzkehrh/ConvolutionInputGenerator_rtl_0_impl.sv:195:25: Operator GTES expects 32 bits on the LHS, but LHS's VARREF 'ra' generates 10 bits.\n",
      "                                                                                                                                                                  : ... In instance ConvolutionInputGenerator_rtl_0.impl\n",
      "  195 |                     (ra >= BUF_ELEM_TOTAL)? -BUF_ELEM_TOTAL :\n",
      "      |                         ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_2dzkehrh/ConvolutionInputGenerator_rtl_0_impl.sv:195:43: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.\n",
      "                                                                                                                                                                  : ... In instance ConvolutionInputGenerator_rtl_0.impl\n",
      "  195 |                     (ra >= BUF_ELEM_TOTAL)? -BUF_ELEM_TOTAL :\n",
      "      |                                           ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_2dzkehrh/ConvolutionInputGenerator_rtl_0_impl.sv:197:45: Operator ASSIGNDLY expects 9 bits on the Assign RHS, but Assign RHS's ADD generates 10 bits.\n",
      "                                                                                                                                                                  : ... In instance ConvolutionInputGenerator_rtl_0.impl\n",
      "  197 |                 Window_buffer_read_addr_reg <= ra + ra_correct;\n",
      "      |                                             ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_2dzkehrh/ConvolutionInputGenerator_rtl_0_impl.sv:200:59: Operator NEQ expects 32 bits on the LHS, but LHS's VARREF 'Position_in_window' generates 5 bits.\n",
      "                                                                                                                                                                  : ... In instance ConvolutionInputGenerator_rtl_0.impl\n",
      "  200 |                 Position_in_window <= (Position_in_window != ELEM_PER_WINDOW - 1)? Position_in_window+1 : 0;\n",
      "      |                                                           ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_2dzkehrh/ConvolutionInputGenerator_rtl_0_impl.sv:204:70: Operator ADD expects 11 bits on the RHS, but RHS's VARREF 'tail_incr' generates 9 bits.\n",
      "                                                                                                                                                                  : ... In instance ConvolutionInputGenerator_rtl_0.impl\n",
      "  204 |                     First_elem_next_window <= First_elem_next_window + tail_incr;\n",
      "      |                                                                      ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_2dzkehrh/ConvolutionInputGenerator_rtl_0_impl.sv:210:59: Operator ADD expects 11 bits on the RHS, but RHS's VARREF 'addr_incr' generates 9 bits.\n",
      "                                                                                                                                                                  : ... In instance ConvolutionInputGenerator_rtl_0.impl\n",
      "  210 |                     Current_elem <= $signed(Current_elem) + addr_incr;\n",
      "      |                                                           ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_2dzkehrh/ConvolutionInputGenerator_rtl_0_impl.sv:207:34: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Current_elem' generates 11 bits.\n",
      "                                                                                                                                                                  : ... In instance ConvolutionInputGenerator_rtl_0.impl\n",
      "  207 |                 if (Current_elem == LAST_WRITE_ELEM)\n",
      "      |                                  ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_2dzkehrh/ConvolutionInputGenerator_rtl_0_impl.sv:224:71: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 11 bits.\n",
      "                                                                                                                                                                  : ... In instance ConvolutionInputGenerator_rtl_0.impl\n",
      "  224 |                 if (reading_done || (read_ok && (Newest_buffered_elem == LAST_READ_ELEM - 1))) begin\n",
      "      |                                                                       ^~\n",
      "%Warning-CASEINCOMPLETE: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_2dzkehrh/swg_common.sv:77:16: Case values incompletely covered (example pattern 0x6)\n",
      "   77 |         unique case (State)\n",
      "      |                ^~~~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_Thresholding_rtl_0_1zk9hl2o/thresholding.sv:132:55: Operator ADD expects 32 bits on the LHS, but LHS's VARREF 'DEEP_PIPELINE' generates 1 bits.\n",
      "                                                                                                                             : ... In instance Thresholding_rtl_0_axi_wrapper.core.impl\n",
      "  132 |  localparam int unsigned  MAX_PENDING = (DEEP_PIPELINE+1)*N + 3;\n",
      "      |                                                       ^\n",
      "                ... For warning description see https://verilator.org/warn/WIDTH?v=4.224\n",
      "                ... Use \"/* verilator lint_off WIDTH */\" and lint_on around source to disable this message.\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_Thresholding_rtl_0_1zk9hl2o/thresholding.sv:220:25: Logical operator LOGAND expects 1 bit on the LHS, but LHS's VARREF 'DEPTH_TRIGGER_URAM' generates 32 bits.\n",
      "                                                                                                                             : ... In instance Thresholding_rtl_0_axi_wrapper.core.impl\n",
      "  220 |      DEPTH_TRIGGER_URAM && (DEPTH >= DEPTH_TRIGGER_URAM)? \"ultra\" :\n",
      "      |                         ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_Thresholding_rtl_0_1zk9hl2o/thresholding.sv:221:25: Logical operator LOGAND expects 1 bit on the LHS, but LHS's VARREF 'DEPTH_TRIGGER_BRAM' generates 32 bits.\n",
      "                                                                                                                             : ... In instance Thresholding_rtl_0_axi_wrapper.core.impl\n",
      "  221 |      DEPTH_TRIGGER_BRAM && (DEPTH >= DEPTH_TRIGGER_BRAM)? \"block\" :\n",
      "      |                         ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_Thresholding_rtl_0_1zk9hl2o/thresholding.sv:223:25: Logical operator LOGAND expects 1 bit on the LHS, but LHS's VARREF 'DEPTH_TRIGGER_BRAM' generates 32 bits.\n",
      "                                                                                                                             : ... In instance Thresholding_rtl_0_axi_wrapper.core.impl\n",
      "  223 |      DEPTH_TRIGGER_BRAM && (DEPTH >= 64)? \"distributed\" : \"auto\";\n",
      "      |                         ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_Thresholding_rtl_0_1zk9hl2o/thresholding.sv:137:63: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.\n",
      "                                                                                                                             : ... In instance Thresholding_rtl_0_axi_wrapper.core.impl\n",
      "  137 |   logic signed [$clog2(MAX_PENDING):0]  GuardSem = MAX_PENDING-1;  \n",
      "      |                                                               ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_Thresholding_rtl_0_1zk9hl2o/thresholding.sv:140:22: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.\n",
      "                                                                                                                             : ... In instance Thresholding_rtl_0_axi_wrapper.core.impl\n",
      "  140 |    if(rst)  GuardSem <= MAX_PENDING-1;\n",
      "      |                      ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_Thresholding_rtl_0_1zk9hl2o/thresholding.sv:213:29: Operator EQ expects 32 or 2 bits on the LHS, but LHS's SEL generates 1 bits.\n",
      "                                                                                                                             : ... In instance Thresholding_rtl_0_axi_wrapper.core.impl\n",
      "  213 |    uwire  cs = (p.ptr[SN:0] == 2**SN-1);\n",
      "      |                             ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_Thresholding_rtl_0_1zk9hl2o/thresholding.sv:344:17: Operator LTS expects 32 bits on the LHS, but LHS's VARREF 'APtr' generates 4 bits.\n",
      "                                                                                                                             : ... In instance Thresholding_rtl_0_axi_wrapper.core.impl\n",
      "  344 |     assert(APtr < $signed(A_DEPTH-1)) else begin\n",
      "      |                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_Thresholding_rtl_0_1zk9hl2o/thresholding.sv:362:17: Bit extraction of array[5:0] requires 3 bit index, not 4 bits.\n",
      "                                                                                                                             : ... In instance Thresholding_rtl_0_axi_wrapper.core.impl\n",
      "  362 |     BDat <= ADat[APtr];\n",
      "      |                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_Thresholding_rtl_0_1zk9hl2o/thresholding.sv:369:31: Operator ADD expects 32 bits on the LHS, but LHS's SEL generates 2 bits.\n",
      "                                                                                                                             : ... In instance Thresholding_rtl_0_axi_wrapper.core.impl\n",
      "  369 |    assign odat[pe] = BDat[pe] + BIAS;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_Thresholding_rtl_0_1zk9hl2o/thresholding.sv:369:20: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.\n",
      "                                                                                                                             : ... In instance Thresholding_rtl_0_axi_wrapper.core.impl\n",
      "  369 |    assign odat[pe] = BDat[pe] + BIAS;\n",
      "      |                    ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_Thresholding_rtl_0_1zk9hl2o/thresholding_axi.sv:194:48: Output port connection 'odat' expects 2 bits on the pin connection, but pin connection's VARREF 'm_axis_tdata' generates 8 bits.\n",
      "                                                                                                                                 : ... In instance Thresholding_rtl_0_axi_wrapper.core\n",
      "  194 |   .ordy(m_axis_tready), .ovld(m_axis_tvalid), .odat(m_axis_tdata)\n",
      "      |                                                ^~~~\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: Entering directory '/home/maxwellqin/projects/finn/build_output/pyverilator_StreamingMaxPool_hls_0_9dflp8zu'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o pyverilator_wrapper.o /home/maxwellqin/projects/finn/build_output/pyverilator_StreamingMaxPool_hls_0_9dflp8zu/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingMaxPool_hls_0.cpp VStreamingMaxPool_hls_0___024root__DepSet_h0b5cd6b2__0.cpp VStreamingMaxPool_hls_0__Trace__0.cpp VStreamingMaxPool_hls_0__ConstPool_0.cpp VStreamingMaxPool_hls_0___024root__Slow.cpp VStreamingMaxPool_hls_0___024root__DepSet_h0b5cd6b2__0__Slow.cpp VStreamingMaxPool_hls_0__Syms.cpp VStreamingMaxPool_hls_0__Trace__0__Slow.cpp > VStreamingMaxPool_hls_0__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o VStreamingMaxPool_hls_0__ALL.o VStreamingMaxPool_hls_0__ALL.cpp\n",
      "echo \"\" > VStreamingMaxPool_hls_0__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VStreamingMaxPool_hls_0__ALL.a VStreamingMaxPool_hls_0__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VStreamingMaxPool_hls_0__ALL.a      -o VStreamingMaxPool_hls_0\n",
      "rm VStreamingMaxPool_hls_0__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/home/maxwellqin/projects/finn/build_output/pyverilator_StreamingMaxPool_hls_0_9dflp8zu'\n",
      "make: Entering directory '/home/maxwellqin/projects/finn/build_output/pyverilator_MVAU_hls_0_vsolwmon'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o pyverilator_wrapper.o /home/maxwellqin/projects/finn/build_output/pyverilator_MVAU_hls_0_vsolwmon/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VMVAU_hls_0.cpp VMVAU_hls_0___024root__DepSet_h7dc701cd__0.cpp VMVAU_hls_0__Trace__0.cpp VMVAU_hls_0__ConstPool_0.cpp VMVAU_hls_0___024root__Slow.cpp VMVAU_hls_0___024root__DepSet_h7dc701cd__0__Slow.cpp VMVAU_hls_0__Syms.cpp VMVAU_hls_0__Trace__0__Slow.cpp > VMVAU_hls_0__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o VMVAU_hls_0__ALL.o VMVAU_hls_0__ALL.cpp\n",
      "echo \"\" > VMVAU_hls_0__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VMVAU_hls_0__ALL.a VMVAU_hls_0__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VMVAU_hls_0__ALL.a      -o VMVAU_hls_0\n",
      "rm VMVAU_hls_0__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/home/maxwellqin/projects/finn/build_output/pyverilator_MVAU_hls_0_vsolwmon'\n",
      "make: Entering directory '/home/maxwellqin/projects/finn/build_output/pyverilator_ConvolutionInputGenerator_rtl_0_vekv9u9c'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o pyverilator_wrapper.o /home/maxwellqin/projects/finn/build_output/pyverilator_ConvolutionInputGenerator_rtl_0_vekv9u9c/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VConvolutionInputGenerator_rtl_0.cpp VConvolutionInputGenerator_rtl_0___024root__DepSet_ha690489a__0.cpp VConvolutionInputGenerator_rtl_0__Trace__0.cpp VConvolutionInputGenerator_rtl_0__ConstPool_0.cpp VConvolutionInputGenerator_rtl_0___024root__Slow.cpp VConvolutionInputGenerator_rtl_0___024root__DepSet_ha690489a__0__Slow.cpp VConvolutionInputGenerator_rtl_0__Syms.cpp VConvolutionInputGenerator_rtl_0__Trace__0__Slow.cpp > VConvolutionInputGenerator_rtl_0__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o VConvolutionInputGenerator_rtl_0__ALL.o VConvolutionInputGenerator_rtl_0__ALL.cpp\n",
      "echo \"\" > VConvolutionInputGenerator_rtl_0__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VConvolutionInputGenerator_rtl_0__ALL.a VConvolutionInputGenerator_rtl_0__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VConvolutionInputGenerator_rtl_0__ALL.a      -o VConvolutionInputGenerator_rtl_0\n",
      "rm VConvolutionInputGenerator_rtl_0__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/home/maxwellqin/projects/finn/build_output/pyverilator_ConvolutionInputGenerator_rtl_0_vekv9u9c'\n",
      "make: Entering directory '/home/maxwellqin/projects/finn/build_output/pyverilator_Thresholding_rtl_0_v8761vnw'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o pyverilator_wrapper.o /home/maxwellqin/projects/finn/build_output/pyverilator_Thresholding_rtl_0_v8761vnw/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VThresholding_rtl_0_axi_wrapper.cpp VThresholding_rtl_0_axi_wrapper___024root__DepSet_hb36629bd__0.cpp VThresholding_rtl_0_axi_wrapper__Trace__0.cpp VThresholding_rtl_0_axi_wrapper__ConstPool_0.cpp VThresholding_rtl_0_axi_wrapper___024root__Slow.cpp VThresholding_rtl_0_axi_wrapper___024root__DepSet_hb36629bd__0__Slow.cpp VThresholding_rtl_0_axi_wrapper__Syms.cpp VThresholding_rtl_0_axi_wrapper__Trace__0__Slow.cpp > VThresholding_rtl_0_axi_wrapper__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o VThresholding_rtl_0_axi_wrapper__ALL.o VThresholding_rtl_0_axi_wrapper__ALL.cpp\n",
      "echo \"\" > VThresholding_rtl_0_axi_wrapper__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VThresholding_rtl_0_axi_wrapper__ALL.a VThresholding_rtl_0_axi_wrapper__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VThresholding_rtl_0_axi_wrapper__ALL.a      -o VThresholding_rtl_0_axi_wrapper\n",
      "rm VThresholding_rtl_0_axi_wrapper__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/home/maxwellqin/projects/finn/build_output/pyverilator_Thresholding_rtl_0_v8761vnw'\n",
      "üîß [Step 3] ÈÖçÁΩÆÊ≥¢ÂΩ¢ËÆ∞ÂΩï...\n",
      "‚úÖ Â∑≤ÈÖçÁΩÆ 12 ‰∏™ËäÇÁÇπ (ËøôÊ¨°Â∫îËØ•‰∏ç‰∏∫0‰∫ÜÔºÅ)\n",
      "üé≤ [Step 4] ÁîüÊàêÊï∞ÊçÆ...\n",
      "üöÄ [Step 5] ÂêØÂä®‰ªøÁúü (ËØ∑ËÄêÂøÉÁ≠âÂæÖ)...\n",
      "\n",
      "‰ªøÁúüÂÆåÊàêÔºÅÊÄßËÉΩÊä•ÂëäÔºö\n",
      "========================================\n",
      "üîπ Thresholding_rtl_0: 1031 cycles (10.31 us)\n",
      "üîπ ConvolutionInputGenerator_rtl_0: 19710 cycles (197.1 us)\n",
      "üîπ MVAU_hls_0: 3929 cycles (39.29 us)\n",
      "üîπ StreamingMaxPool_hls_0: 1098 cycles (10.98 us)\n",
      "üîπ ConvolutionInputGenerator_rtl_1: 20290 cycles (202.9 us)\n",
      "üîπ MVAU_hls_1: 2006 cycles (20.06 us)\n",
      "üîπ StreamingMaxPool_hls_1: 167 cycles (1.67 us)\n",
      "üîπ ConvolutionInputGenerator_rtl_2: 402 cycles (4.02 us)\n",
      "üîπ MVAU_hls_2: 206 cycles (2.06 us)\n",
      "üîπ MVAU_hls_3: 516 cycles (5.16 us)\n",
      "üîπ MVAU_hls_4: 164 cycles (1.64 us)\n",
      "üîπ LabelSelect_hls_0: 14 cycles (0.14 us)\n",
      "========================================\n",
      "Total Time: 49533 cycles (495.33000000000004 us)\n",
      "\n",
      "Ê≥¢ÂΩ¢Êñá‰ª∂‰ΩçÁΩÆÔºö\n"
     ]
    }
   ],
   "source": [
    "# ==========================================\n",
    "# 1. ÂØºÂÖ•Â∫ì (‰øùÊåÅ QONNX ‰øÆÊ≠£)\n",
    "# ==========================================\n",
    "from qonnx.core.modelwrapper import ModelWrapper\n",
    "from qonnx.transformation.general import GiveUniqueNodeNames\n",
    "from finn.core.onnx_exec import execute_onnx\n",
    "from finn.transformation.fpgadataflow.prepare_ip import PrepareIP\n",
    "from finn.transformation.fpgadataflow.hlssynth_ip import HLSSynthIP\n",
    "from finn.transformation.fpgadataflow.prepare_rtlsim import PrepareRTLSim\n",
    "from finn.transformation.fpgadataflow.set_exec_mode import SetExecMode\n",
    "from qonnx.custom_op.registry import getCustomOp\n",
    "import numpy as np\n",
    "import os\n",
    "\n",
    "# ==========================================\n",
    "# 2. ÈÖçÁΩÆ\n",
    "# ==========================================\n",
    "build_dir = \"output_lenet\" \n",
    "test_fpga_part = \"xc7z020clg400-1\"\n",
    "target_clk_ns = 10 \n",
    "\n",
    "print(f\"üöÄ [Step 1] ÂàùÂßãÂåñ...\")\n",
    "\n",
    "# ==========================================\n",
    "# 3. Âä†ËΩΩÊ®°Âûã\n",
    "# ==========================================\n",
    "model_path = build_dir + \"/lenet_folded.onnx\"\n",
    "if not os.path.exists(model_path):\n",
    "    raise FileNotFoundError(f\"‚ùå Êâæ‰∏çÂà∞ {model_path}\")\n",
    "\n",
    "model = ModelWrapper(model_path)\n",
    "\n",
    "print(\"üîÑ [Step 2] ÁºñËØë‰ªøÁúüÁéØÂ¢É...\")\n",
    "model = model.transform(GiveUniqueNodeNames())\n",
    "model = model.transform(PrepareIP(test_fpga_part, target_clk_ns))\n",
    "model = model.transform(HLSSynthIP())\n",
    "model = model.transform(SetExecMode(\"rtlsim\"))\n",
    "model = model.transform(PrepareRTLSim())\n",
    "\n",
    "# ==========================================\n",
    "# 4. ÈÖçÁΩÆËäÇÁÇπ (Â∑≤‰øÆÂ§çÂà§ÂÆöÈÄªËæë)\n",
    "# ==========================================\n",
    "print(\"üîß [Step 3] ÈÖçÁΩÆÊ≥¢ÂΩ¢ËÆ∞ÂΩï...\")\n",
    "configured_count = 0\n",
    "\n",
    "for node in model.graph.node:\n",
    "    # üåü ‰øÆÂ§çÁÇπÔºö‰ΩøÁî® 'in' Êù•ÂåπÈÖçÔºåÂÖºÂÆπ .rtl Âíå .hls ÂêéÁºÄ\n",
    "    if \"finn.custom_op.fpgadataflow\" in node.domain:\n",
    "        try:\n",
    "            node_inst = getCustomOp(node)\n",
    "            node_inst.set_nodeattr(\"exec_mode\", \"rtlsim\")\n",
    "            node_inst.set_nodeattr(\"rtlsim_trace\", \"trace.vcd\")\n",
    "            node_inst.set_nodeattr(\"cycles_rtlsim\", 0)\n",
    "            configured_count += 1\n",
    "        except Exception as e:\n",
    "            print(f\"   ‚ö†Ô∏è ÈÖçÁΩÆÂ§±Ë¥• {node.name}: {e}\")\n",
    "\n",
    "print(f\"‚úÖ Â∑≤ÈÖçÁΩÆ {configured_count} ‰∏™ËäÇÁÇπ (ËøôÊ¨°Â∫îËØ•‰∏ç‰∏∫0‰∫ÜÔºÅ)\")\n",
    "\n",
    "if configured_count == 0:\n",
    "    raise ValueError(\"‚ùå ‰ªçÁÑ∂Ê≤°ÊúâÊâæÂà∞ËäÇÁÇπÔºüËØ∑Ê£ÄÊü•ËØäÊñ≠‰ø°ÊÅØ‰∏≠ Domain ÁöÑÊãºÂÜôÔºÅ\")\n",
    "\n",
    "# ==========================================\n",
    "# 5. ËøêË°å‰ªøÁúü\n",
    "# ==========================================\n",
    "print(\"üé≤ [Step 4] ÁîüÊàêÊï∞ÊçÆ...\")\n",
    "input_name = model.graph.input[0].name\n",
    "input_shape = model.get_tensor_shape(input_name)\n",
    "input_data = np.random.randint(0, 256, size=input_shape).astype(np.float32)\n",
    "\n",
    "print(f\"üöÄ [Step 5] ÂêØÂä®‰ªøÁúü (ËØ∑ËÄêÂøÉÁ≠âÂæÖ)...\")\n",
    "execute_onnx(model, {input_name: input_data})\n",
    "\n",
    "print(\"\\n‰ªøÁúüÂÆåÊàêÔºÅÊÄßËÉΩÊä•ÂëäÔºö\")\n",
    "print(f\"{'='*40}\")\n",
    "time_us_all = 0\n",
    "cycles_all  = 0\n",
    "for node in model.graph.node:\n",
    "    if \"finn.custom_op.fpgadataflow\" in node.domain:\n",
    "        try:\n",
    "            node_inst = getCustomOp(node)\n",
    "            cycles = node_inst.get_nodeattr(\"cycles_rtlsim\")\n",
    "            if cycles:\n",
    "                time_us = (cycles * target_clk_ns) / 1000.0\n",
    "                time_us_all += time_us\n",
    "                cycles_all += cycles\n",
    "                print(f\"üîπ {node.name}: {cycles} cycles ({time_us} us)\")\n",
    "        except: pass\n",
    "print(f\"{'='*40}\")\n",
    "print(f\"Total Time: {cycles_all} cycles ({time_us_all} us)\")\n",
    "\n",
    "# Ëá™Âä®ÊâæÊ≥¢ÂΩ¢\n",
    "print(\"\\nÊ≥¢ÂΩ¢Êñá‰ª∂‰ΩçÁΩÆÔºö\")\n",
    "for root, dirs, files in os.walk(build_dir):\n",
    "    for file in files:\n",
    "        if file == \"trace.vcd\" and os.path.getsize(os.path.join(root, file)) > 0:\n",
    "            print(f\"üìç {os.path.join(root, file)}\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 39,
   "id": "c71edb45-58bd-428a-af9f-12504c8705bc",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "üöÄ [Step 1] Âä†ËΩΩÂ≠êÊ®°Âûã: output_lenet/lenet_folded.onnx\n",
      "üîß [Step 2] ÊèíÂÖ• DWC Âíå FIFO ‰ª•ÂåπÈÖçÊï∞ÊçÆÊµÅ...\n",
      "‚öôÔ∏è [Step 3] ÁîüÊàê IP Âπ∂ÊâßË°å Stitching (HLS Synthesis)...\n",
      "üîå [Step 4] ÂáÜÂ§á PyVerilator ‰ªøÁúüÊñá‰ª∂...\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_18_fetklc61/Q_srl.v:122:54: Operator EQ expects 32 or 2 bits on the LHS, but LHS's VARREF 'addr_' generates 1 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_18.impl\n",
      "  122 |    assign addr_full_ = (state_==state_more) && (addr_==depth-2);\n",
      "      |                                                      ^~\n",
      "                ... For warning description see https://verilator.org/warn/WIDTH?v=4.224\n",
      "                ... Use \"/* verilator lint_off WIDTH */\" and lint_on around source to disable this message.\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_18_fetklc61/Q_srl.v:179:10: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 2 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_18.impl\n",
      "  179 |   for (a_=depth-2; a_>0; a_=a_-1) begin\n",
      "      |          ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_18_fetklc61/Q_srl.v:187:21: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_18.impl\n",
      "  187 |         srlo_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_18_fetklc61/Q_srl.v:190:21: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_18.impl\n",
      "  190 |         addr_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_18_fetklc61/Q_srl.v:203:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_18.impl\n",
      "  203 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_18_fetklc61/Q_srl.v:213:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_18.impl\n",
      "  213 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_18_fetklc61/Q_srl.v:227:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_18.impl\n",
      "  227 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_18_fetklc61/Q_srl.v:234:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_18.impl\n",
      "  234 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_18_fetklc61/Q_srl.v:247:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_18.impl\n",
      "  247 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_18_fetklc61/Q_srl.v:265:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_18.impl\n",
      "  265 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_18_fetklc61/Q_srl.v:279:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_18.impl\n",
      "  279 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_18_fetklc61/Q_srl.v:296:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_18.impl\n",
      "  296 |    srlo_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_18_fetklc61/Q_srl.v:299:16: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_18.impl\n",
      "  299 |    addr_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_18_fetklc61/Q_srl.v:187:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  187 |         srlo_       <=  'bx;\n",
      "      |                     ^~\n",
      "                  *** See https://verilator.org/warn/COMBDLY before disabling this,\n",
      "                  else you may end up with different sim results.\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_18_fetklc61/Q_srl.v:188:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  188 |         shift_en_o_ <= 1'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_18_fetklc61/Q_srl.v:189:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  189 |         shift_en_   <= 1'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_18_fetklc61/Q_srl.v:190:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  190 |         addr_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_18_fetklc61/Q_srl.v:191:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  191 |         state_      <= 2'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_18_fetklc61/Q_srl.v:196:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  196 |    srlo_       <= i_d;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_18_fetklc61/Q_srl.v:197:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  197 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_18_fetklc61/Q_srl.v:198:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  198 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_18_fetklc61/Q_srl.v:199:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  199 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_18_fetklc61/Q_srl.v:200:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  200 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_18_fetklc61/Q_srl.v:203:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  203 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_18_fetklc61/Q_srl.v:204:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  204 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_18_fetklc61/Q_srl.v:205:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  205 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_18_fetklc61/Q_srl.v:206:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  206 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_18_fetklc61/Q_srl.v:207:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  207 |    state_      <= state_empty;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_18_fetklc61/Q_srl.v:213:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  213 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_18_fetklc61/Q_srl.v:214:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  214 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_18_fetklc61/Q_srl.v:215:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  215 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_18_fetklc61/Q_srl.v:216:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  216 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_18_fetklc61/Q_srl.v:217:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  217 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_18_fetklc61/Q_srl.v:220:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  220 |    srlo_       <= i_d;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_18_fetklc61/Q_srl.v:221:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  221 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_18_fetklc61/Q_srl.v:222:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  222 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_18_fetklc61/Q_srl.v:223:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  223 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_18_fetklc61/Q_srl.v:224:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  224 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_18_fetklc61/Q_srl.v:227:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  227 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_18_fetklc61/Q_srl.v:228:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  228 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_18_fetklc61/Q_srl.v:229:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  229 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_18_fetklc61/Q_srl.v:230:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  230 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_18_fetklc61/Q_srl.v:231:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  231 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_18_fetklc61/Q_srl.v:234:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  234 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_18_fetklc61/Q_srl.v:235:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  235 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_18_fetklc61/Q_srl.v:236:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  236 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_18_fetklc61/Q_srl.v:237:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  237 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_18_fetklc61/Q_srl.v:238:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  238 |    state_      <= state_empty;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_18_fetklc61/Q_srl.v:247:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  247 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_18_fetklc61/Q_srl.v:248:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  248 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_18_fetklc61/Q_srl.v:249:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  249 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_18_fetklc61/Q_srl.v:250:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  250 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_18_fetklc61/Q_srl.v:251:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  251 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_18_fetklc61/Q_srl.v:254:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  254 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_18_fetklc61/Q_srl.v:255:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  255 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_18_fetklc61/Q_srl.v:256:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  256 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_18_fetklc61/Q_srl.v:259:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  259 |    addr_       <= addr_zero_ ? 0         : addr-1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_18_fetklc61/Q_srl.v:260:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  260 |    state_      <= addr_zero_ ? state_one : state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_18_fetklc61/Q_srl.v:296:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  296 |    srlo_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_18_fetklc61/Q_srl.v:297:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  297 |    shift_en_o_ <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_18_fetklc61/Q_srl.v:298:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  298 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_18_fetklc61/Q_srl.v:299:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  299 |    addr_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_18_fetklc61/Q_srl.v:300:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  300 |    state_      <= 2'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_17_ckpguze8/Q_srl.v:122:54: Operator EQ expects 32 or 6 bits on the LHS, but LHS's VARREF 'addr_' generates 5 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_17.impl\n",
      "  122 |    assign addr_full_ = (state_==state_more) && (addr_==depth-2);\n",
      "      |                                                      ^~\n",
      "                ... For warning description see https://verilator.org/warn/WIDTH?v=4.224\n",
      "                ... Use \"/* verilator lint_off WIDTH */\" and lint_on around source to disable this message.\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_17_ckpguze8/Q_srl.v:179:10: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 6 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_17.impl\n",
      "  179 |   for (a_=depth-2; a_>0; a_=a_-1) begin\n",
      "      |          ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_17_ckpguze8/Q_srl.v:190:21: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_17.impl\n",
      "  190 |         addr_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_17_ckpguze8/Q_srl.v:299:16: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_17.impl\n",
      "  299 |    addr_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_17_ckpguze8/Q_srl.v:187:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  187 |         srlo_       <=  'bx;\n",
      "      |                     ^~\n",
      "                  *** See https://verilator.org/warn/COMBDLY before disabling this,\n",
      "                  else you may end up with different sim results.\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_17_ckpguze8/Q_srl.v:188:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  188 |         shift_en_o_ <= 1'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_17_ckpguze8/Q_srl.v:189:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  189 |         shift_en_   <= 1'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_17_ckpguze8/Q_srl.v:190:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  190 |         addr_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_17_ckpguze8/Q_srl.v:191:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  191 |         state_      <= 2'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_17_ckpguze8/Q_srl.v:196:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  196 |    srlo_       <= i_d;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_17_ckpguze8/Q_srl.v:197:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  197 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_17_ckpguze8/Q_srl.v:198:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  198 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_17_ckpguze8/Q_srl.v:199:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  199 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_17_ckpguze8/Q_srl.v:200:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  200 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_17_ckpguze8/Q_srl.v:203:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  203 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_17_ckpguze8/Q_srl.v:204:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  204 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_17_ckpguze8/Q_srl.v:205:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  205 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_17_ckpguze8/Q_srl.v:206:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  206 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_17_ckpguze8/Q_srl.v:207:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  207 |    state_      <= state_empty;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_17_ckpguze8/Q_srl.v:213:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  213 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_17_ckpguze8/Q_srl.v:214:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  214 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_17_ckpguze8/Q_srl.v:215:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  215 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_17_ckpguze8/Q_srl.v:216:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  216 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_17_ckpguze8/Q_srl.v:217:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  217 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_17_ckpguze8/Q_srl.v:220:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  220 |    srlo_       <= i_d;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_17_ckpguze8/Q_srl.v:221:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  221 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_17_ckpguze8/Q_srl.v:222:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  222 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_17_ckpguze8/Q_srl.v:223:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  223 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_17_ckpguze8/Q_srl.v:224:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  224 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_17_ckpguze8/Q_srl.v:227:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  227 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_17_ckpguze8/Q_srl.v:228:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  228 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_17_ckpguze8/Q_srl.v:229:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  229 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_17_ckpguze8/Q_srl.v:230:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  230 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_17_ckpguze8/Q_srl.v:231:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  231 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_17_ckpguze8/Q_srl.v:234:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  234 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_17_ckpguze8/Q_srl.v:235:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  235 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_17_ckpguze8/Q_srl.v:236:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  236 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_17_ckpguze8/Q_srl.v:237:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  237 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_17_ckpguze8/Q_srl.v:238:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  238 |    state_      <= state_empty;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_17_ckpguze8/Q_srl.v:247:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  247 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_17_ckpguze8/Q_srl.v:248:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  248 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_17_ckpguze8/Q_srl.v:249:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  249 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_17_ckpguze8/Q_srl.v:250:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  250 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_17_ckpguze8/Q_srl.v:251:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  251 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_17_ckpguze8/Q_srl.v:254:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  254 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_17_ckpguze8/Q_srl.v:255:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  255 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_17_ckpguze8/Q_srl.v:256:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  256 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_17_ckpguze8/Q_srl.v:259:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  259 |    addr_       <= addr_zero_ ? 0         : addr-1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_17_ckpguze8/Q_srl.v:260:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  260 |    state_      <= addr_zero_ ? state_one : state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_17_ckpguze8/Q_srl.v:265:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  265 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_17_ckpguze8/Q_srl.v:266:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  266 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_17_ckpguze8/Q_srl.v:267:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  267 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_17_ckpguze8/Q_srl.v:268:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  268 |    addr_       <= addr+1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_17_ckpguze8/Q_srl.v:269:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  269 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_17_ckpguze8/Q_srl.v:272:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  272 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_17_ckpguze8/Q_srl.v:273:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  273 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_17_ckpguze8/Q_srl.v:274:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  274 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_17_ckpguze8/Q_srl.v:275:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  275 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_17_ckpguze8/Q_srl.v:276:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  276 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_17_ckpguze8/Q_srl.v:279:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  279 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_17_ckpguze8/Q_srl.v:280:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  280 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_17_ckpguze8/Q_srl.v:281:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  281 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_17_ckpguze8/Q_srl.v:282:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  282 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_17_ckpguze8/Q_srl.v:283:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  283 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_17_ckpguze8/Q_srl.v:286:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  286 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_17_ckpguze8/Q_srl.v:287:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  287 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_17_ckpguze8/Q_srl.v:288:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  288 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_17_ckpguze8/Q_srl.v:289:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  289 |    addr_       <= addr_zero_ ? 0         : addr-1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_17_ckpguze8/Q_srl.v:290:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  290 |    state_      <= addr_zero_ ? state_one : state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_17_ckpguze8/Q_srl.v:296:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  296 |    srlo_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_17_ckpguze8/Q_srl.v:297:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  297 |    shift_en_o_ <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_17_ckpguze8/Q_srl.v:298:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  298 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_17_ckpguze8/Q_srl.v:299:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  299 |    addr_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_17_ckpguze8/Q_srl.v:300:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  300 |    state_      <= 2'bx;\n",
      "      |                ^~\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_LabelSelect_hls_0_k5buc288/LabelSelect_hls_0.v:561:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                         : ... In instance LabelSelect_hls_0.grp_LabelSelect_hls_0_Pipeline_VITIS_LOOP_488_3_fu_45.flow_control_loop_pipe_sequential_init_U\n",
      "  561 | #0 ap_loop_init_int = 1'b1;\n",
      "      |  ^\n",
      "                  ... For warning description see https://verilator.org/warn/STMTDLY?v=4.224\n",
      "                  ... Use \"/* verilator lint_off STMTDLY */\" and lint_on around source to disable this message.\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_LabelSelect_hls_0_k5buc288/LabelSelect_hls_0.v:562:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                         : ... In instance LabelSelect_hls_0.grp_LabelSelect_hls_0_Pipeline_VITIS_LOOP_488_3_fu_45.flow_control_loop_pipe_sequential_init_U\n",
      "  562 | #0 ap_done_cache = 1'b0;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_LabelSelect_hls_0_k5buc288/LabelSelect_hls_0.v:313:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                         : ... In instance LabelSelect_hls_0.grp_LabelSelect_hls_0_Pipeline_VITIS_LOOP_488_3_fu_45\n",
      "  313 | #0 ap_CS_fsm = 1'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_LabelSelect_hls_0_k5buc288/LabelSelect_hls_0.v:314:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                         : ... In instance LabelSelect_hls_0.grp_LabelSelect_hls_0_Pipeline_VITIS_LOOP_488_3_fu_45\n",
      "  314 | #0 ap_done_reg = 1'b0;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_LabelSelect_hls_0_k5buc288/LabelSelect_hls_0.v:476:23: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                        : ... In instance LabelSelect_hls_0.grp_LabelSelect_hls_0_Pipeline_VITIS_LOOP_488_3_fu_45\n",
      "  476 |             ap_NS_fsm = 'bx;\n",
      "      |                       ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_LabelSelect_hls_0_k5buc288/LabelSelect_hls_0.v:497:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'ap_sig_allocacmp_block_1' generates 4 bits.\n",
      "                                                                                                                        : ... In instance LabelSelect_hls_0.grp_LabelSelect_hls_0_Pipeline_VITIS_LOOP_488_3_fu_45\n",
      "  497 | assign conv2_i_i_i_cast_fu_111_p1 = ap_sig_allocacmp_block_1;\n",
      "      |                                   ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_LabelSelect_hls_0_k5buc288/LabelSelect_hls_0.v:733:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                         : ... In instance LabelSelect_hls_0\n",
      "  733 | #0 ap_CS_fsm = 5'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_LabelSelect_hls_0_k5buc288/LabelSelect_hls_0.v:734:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                         : ... In instance LabelSelect_hls_0\n",
      "  734 | #0 grp_LabelSelect_hls_0_Pipeline_VITIS_LOOP_488_3_fu_45_ap_start_reg = 1'b0;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_LabelSelect_hls_0_k5buc288/LabelSelect_hls_0.v:881:23: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                        : ... In instance LabelSelect_hls_0\n",
      "  881 |             ap_NS_fsm = 'bx;\n",
      "      |                       ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_4_u2dztno1/MVAU_hls_4.v:53:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                          : ... In instance MVAU_hls_4.flow_control_loop_pipe_no_ap_cont_U\n",
      "   53 | #0 ap_loop_init = 1'b1;\n",
      "      |  ^\n",
      "                  ... For warning description see https://verilator.org/warn/STMTDLY?v=4.224\n",
      "                  ... Use \"/* verilator lint_off STMTDLY */\" and lint_on around source to disable this message.\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_4_u2dztno1/MVAU_hls_4.v:54:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                          : ... In instance MVAU_hls_4.flow_control_loop_pipe_no_ap_cont_U\n",
      "   54 | #0 ap_done_cache = 1'b0;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_4_u2dztno1/MVAU_hls_4.v:595:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                           : ... In instance MVAU_hls_4\n",
      "  595 | #0 ap_CS_iter0_fsm = 1'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_4_u2dztno1/MVAU_hls_4.v:596:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                           : ... In instance MVAU_hls_4\n",
      "  596 | #0 ap_CS_iter1_fsm = 2'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_4_u2dztno1/MVAU_hls_4.v:597:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                           : ... In instance MVAU_hls_4\n",
      "  597 | #0 ap_CS_iter2_fsm = 2'd1;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_4_u2dztno1/MVAU_hls_4.v:1006:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_4\n",
      " 1006 |             ap_NS_iter0_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_4_u2dztno1/MVAU_hls_4.v:1030:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_4\n",
      " 1030 |             ap_NS_iter1_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_4_u2dztno1/MVAU_hls_4.v:1043:33: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ap_ST_iter0_fsm_state1' generates 1 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_4\n",
      " 1043 |                 ap_NS_iter2_fsm = ap_ST_iter0_fsm_state1;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_4_u2dztno1/MVAU_hls_4.v:1056:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_4\n",
      " 1056 |             ap_NS_iter2_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_4_u2dztno1/MVAU_hls_4.v:1093:46: Operator ASSIGNW expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_4\n",
      " 1093 | assign ap_phi_reg_pp0_iter0_inElem_1_reg_187 = 'bx;\n",
      "      |                                              ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_4_u2dztno1/MVAU_hls_4.v:1143:28: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_4\n",
      " 1143 | assign sext_ln90_fu_518_p1 = $signed(W_packed_V_reg_712);\n",
      "      |                            ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_4_u2dztno1/MVAU_hls_4.v:1145:28: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_4\n",
      " 1145 | assign sext_ln98_fu_535_p1 = $signed(r_fu_527_p3);\n",
      "      |                            ^\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: Entering directory '/home/maxwellqin/projects/finn/build_output/pyverilator_MVAU_hls_4_fkp70qf_'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o pyverilator_wrapper.o /home/maxwellqin/projects/finn/build_output/pyverilator_MVAU_hls_4_fkp70qf_/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VMVAU_hls_4.cpp VMVAU_hls_4___024root__DepSet_h616b1ad1__0.cpp VMVAU_hls_4__Trace__0.cpp VMVAU_hls_4__ConstPool_0.cpp VMVAU_hls_4___024root__Slow.cpp VMVAU_hls_4___024root__DepSet_h616b1ad1__0__Slow.cpp VMVAU_hls_4__Syms.cpp VMVAU_hls_4__Trace__0__Slow.cpp > VMVAU_hls_4__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o VMVAU_hls_4__ALL.o VMVAU_hls_4__ALL.cpp\n",
      "echo \"\" > VMVAU_hls_4__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VMVAU_hls_4__ALL.a VMVAU_hls_4__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VMVAU_hls_4__ALL.a      -o VMVAU_hls_4\n",
      "rm VMVAU_hls_4__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/home/maxwellqin/projects/finn/build_output/pyverilator_MVAU_hls_4_fkp70qf_'\n",
      "make: Entering directory '/home/maxwellqin/projects/finn/build_output/pyverilator_LabelSelect_hls_0_04or23vg'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o pyverilator_wrapper.o /home/maxwellqin/projects/finn/build_output/pyverilator_LabelSelect_hls_0_04or23vg/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VLabelSelect_hls_0.cpp VLabelSelect_hls_0___024root__DepSet_h8f81549a__0.cpp VLabelSelect_hls_0__Trace__0.cpp VLabelSelect_hls_0__ConstPool_0.cpp VLabelSelect_hls_0___024root__Slow.cpp VLabelSelect_hls_0___024root__DepSet_h8f81549a__0__Slow.cpp VLabelSelect_hls_0__Syms.cpp VLabelSelect_hls_0__Trace__0__Slow.cpp > VLabelSelect_hls_0__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o VLabelSelect_hls_0__ALL.o VLabelSelect_hls_0__ALL.cpp\n",
      "echo \"\" > VLabelSelect_hls_0__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VLabelSelect_hls_0__ALL.a VLabelSelect_hls_0__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VLabelSelect_hls_0__ALL.a      -o VLabelSelect_hls_0\n",
      "rm VLabelSelect_hls_0__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/home/maxwellqin/projects/finn/build_output/pyverilator_LabelSelect_hls_0_04or23vg'\n",
      "make: Entering directory '/home/maxwellqin/projects/finn/build_output/pyverilator_StreamingFIFO_rtl_18_2ddzt43n'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o pyverilator_wrapper.o /home/maxwellqin/projects/finn/build_output/pyverilator_StreamingFIFO_rtl_18_2ddzt43n/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingFIFO_rtl_18.cpp VStreamingFIFO_rtl_18___024root__DepSet_h6d665933__0.cpp VStreamingFIFO_rtl_18__Trace__0.cpp VStreamingFIFO_rtl_18___024root__Slow.cpp VStreamingFIFO_rtl_18___024root__DepSet_h6d665933__0__Slow.cpp VStreamingFIFO_rtl_18__Syms.cpp VStreamingFIFO_rtl_18__Trace__0__Slow.cpp > VStreamingFIFO_rtl_18__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o VStreamingFIFO_rtl_18__ALL.o VStreamingFIFO_rtl_18__ALL.cpp\n",
      "echo \"\" > VStreamingFIFO_rtl_18__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VStreamingFIFO_rtl_18__ALL.a VStreamingFIFO_rtl_18__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VStreamingFIFO_rtl_18__ALL.a      -o VStreamingFIFO_rtl_18\n",
      "rm VStreamingFIFO_rtl_18__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/home/maxwellqin/projects/finn/build_output/pyverilator_StreamingFIFO_rtl_18_2ddzt43n'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_16_9sqoh7k4/Q_srl.v:122:54: Operator EQ expects 32 or 6 bits on the LHS, but LHS's VARREF 'addr_' generates 5 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_16.impl\n",
      "  122 |    assign addr_full_ = (state_==state_more) && (addr_==depth-2);\n",
      "      |                                                      ^~\n",
      "                ... For warning description see https://verilator.org/warn/WIDTH?v=4.224\n",
      "                ... Use \"/* verilator lint_off WIDTH */\" and lint_on around source to disable this message.\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_16_9sqoh7k4/Q_srl.v:179:10: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 6 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_16.impl\n",
      "  179 |   for (a_=depth-2; a_>0; a_=a_-1) begin\n",
      "      |          ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_16_9sqoh7k4/Q_srl.v:187:21: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_16.impl\n",
      "  187 |         srlo_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_16_9sqoh7k4/Q_srl.v:190:21: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_16.impl\n",
      "  190 |         addr_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_16_9sqoh7k4/Q_srl.v:203:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_16.impl\n",
      "  203 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_16_9sqoh7k4/Q_srl.v:213:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_16.impl\n",
      "  213 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_16_9sqoh7k4/Q_srl.v:227:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_16.impl\n",
      "  227 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_16_9sqoh7k4/Q_srl.v:234:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_16.impl\n",
      "  234 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_16_9sqoh7k4/Q_srl.v:247:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_16.impl\n",
      "  247 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_16_9sqoh7k4/Q_srl.v:265:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_16.impl\n",
      "  265 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_16_9sqoh7k4/Q_srl.v:279:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_16.impl\n",
      "  279 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_16_9sqoh7k4/Q_srl.v:296:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_16.impl\n",
      "  296 |    srlo_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_16_9sqoh7k4/Q_srl.v:299:16: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_16.impl\n",
      "  299 |    addr_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_16_9sqoh7k4/Q_srl.v:187:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  187 |         srlo_       <=  'bx;\n",
      "      |                     ^~\n",
      "                  *** See https://verilator.org/warn/COMBDLY before disabling this,\n",
      "                  else you may end up with different sim results.\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_16_9sqoh7k4/Q_srl.v:188:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  188 |         shift_en_o_ <= 1'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_16_9sqoh7k4/Q_srl.v:189:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  189 |         shift_en_   <= 1'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_16_9sqoh7k4/Q_srl.v:190:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  190 |         addr_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_16_9sqoh7k4/Q_srl.v:191:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  191 |         state_      <= 2'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_16_9sqoh7k4/Q_srl.v:196:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  196 |    srlo_       <= i_d;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_16_9sqoh7k4/Q_srl.v:197:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  197 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_16_9sqoh7k4/Q_srl.v:198:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  198 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_16_9sqoh7k4/Q_srl.v:199:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  199 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_16_9sqoh7k4/Q_srl.v:200:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  200 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_16_9sqoh7k4/Q_srl.v:203:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  203 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_16_9sqoh7k4/Q_srl.v:204:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  204 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_16_9sqoh7k4/Q_srl.v:205:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  205 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_16_9sqoh7k4/Q_srl.v:206:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  206 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_16_9sqoh7k4/Q_srl.v:207:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  207 |    state_      <= state_empty;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_16_9sqoh7k4/Q_srl.v:213:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  213 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_16_9sqoh7k4/Q_srl.v:214:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  214 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_16_9sqoh7k4/Q_srl.v:215:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  215 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_16_9sqoh7k4/Q_srl.v:216:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  216 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_16_9sqoh7k4/Q_srl.v:217:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  217 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_16_9sqoh7k4/Q_srl.v:220:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  220 |    srlo_       <= i_d;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_16_9sqoh7k4/Q_srl.v:221:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  221 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_16_9sqoh7k4/Q_srl.v:222:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  222 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_16_9sqoh7k4/Q_srl.v:223:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  223 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_16_9sqoh7k4/Q_srl.v:224:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  224 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_16_9sqoh7k4/Q_srl.v:227:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  227 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_16_9sqoh7k4/Q_srl.v:228:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  228 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_16_9sqoh7k4/Q_srl.v:229:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  229 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_16_9sqoh7k4/Q_srl.v:230:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  230 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_16_9sqoh7k4/Q_srl.v:231:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  231 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_16_9sqoh7k4/Q_srl.v:234:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  234 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_16_9sqoh7k4/Q_srl.v:235:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  235 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_16_9sqoh7k4/Q_srl.v:236:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  236 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_16_9sqoh7k4/Q_srl.v:237:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  237 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_16_9sqoh7k4/Q_srl.v:238:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  238 |    state_      <= state_empty;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_16_9sqoh7k4/Q_srl.v:247:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  247 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_16_9sqoh7k4/Q_srl.v:248:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  248 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_16_9sqoh7k4/Q_srl.v:249:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  249 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_16_9sqoh7k4/Q_srl.v:250:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  250 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_16_9sqoh7k4/Q_srl.v:251:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  251 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_16_9sqoh7k4/Q_srl.v:254:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  254 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_16_9sqoh7k4/Q_srl.v:255:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  255 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_16_9sqoh7k4/Q_srl.v:256:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  256 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_16_9sqoh7k4/Q_srl.v:259:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  259 |    addr_       <= addr_zero_ ? 0         : addr-1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_16_9sqoh7k4/Q_srl.v:260:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  260 |    state_      <= addr_zero_ ? state_one : state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_16_9sqoh7k4/Q_srl.v:265:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  265 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_16_9sqoh7k4/Q_srl.v:266:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  266 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_16_9sqoh7k4/Q_srl.v:267:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  267 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_16_9sqoh7k4/Q_srl.v:268:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  268 |    addr_       <= addr+1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_16_9sqoh7k4/Q_srl.v:269:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  269 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_16_9sqoh7k4/Q_srl.v:272:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  272 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_16_9sqoh7k4/Q_srl.v:273:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  273 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_16_9sqoh7k4/Q_srl.v:274:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  274 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_16_9sqoh7k4/Q_srl.v:275:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  275 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_16_9sqoh7k4/Q_srl.v:276:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  276 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_16_9sqoh7k4/Q_srl.v:279:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  279 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_16_9sqoh7k4/Q_srl.v:280:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  280 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_16_9sqoh7k4/Q_srl.v:281:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  281 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_16_9sqoh7k4/Q_srl.v:282:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  282 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_16_9sqoh7k4/Q_srl.v:283:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  283 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_16_9sqoh7k4/Q_srl.v:286:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  286 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_16_9sqoh7k4/Q_srl.v:287:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  287 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_16_9sqoh7k4/Q_srl.v:288:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  288 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_16_9sqoh7k4/Q_srl.v:289:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  289 |    addr_       <= addr_zero_ ? 0         : addr-1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_16_9sqoh7k4/Q_srl.v:290:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  290 |    state_      <= addr_zero_ ? state_one : state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_16_9sqoh7k4/Q_srl.v:296:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  296 |    srlo_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_16_9sqoh7k4/Q_srl.v:297:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  297 |    shift_en_o_ <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_16_9sqoh7k4/Q_srl.v:298:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  298 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_16_9sqoh7k4/Q_srl.v:299:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  299 |    addr_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_16_9sqoh7k4/Q_srl.v:300:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  300 |    state_      <= 2'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_15_idzjn6m8/Q_srl.v:122:54: Operator EQ expects 32 or 6 bits on the LHS, but LHS's VARREF 'addr_' generates 5 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_15.impl\n",
      "  122 |    assign addr_full_ = (state_==state_more) && (addr_==depth-2);\n",
      "      |                                                      ^~\n",
      "                ... For warning description see https://verilator.org/warn/WIDTH?v=4.224\n",
      "                ... Use \"/* verilator lint_off WIDTH */\" and lint_on around source to disable this message.\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_15_idzjn6m8/Q_srl.v:179:10: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 6 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_15.impl\n",
      "  179 |   for (a_=depth-2; a_>0; a_=a_-1) begin\n",
      "      |          ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_15_idzjn6m8/Q_srl.v:187:21: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_15.impl\n",
      "  187 |         srlo_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_15_idzjn6m8/Q_srl.v:190:21: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_15.impl\n",
      "  190 |         addr_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_15_idzjn6m8/Q_srl.v:203:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_15.impl\n",
      "  203 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_15_idzjn6m8/Q_srl.v:213:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_15.impl\n",
      "  213 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_15_idzjn6m8/Q_srl.v:227:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_15.impl\n",
      "  227 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_15_idzjn6m8/Q_srl.v:234:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_15.impl\n",
      "  234 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_15_idzjn6m8/Q_srl.v:247:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_15.impl\n",
      "  247 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_15_idzjn6m8/Q_srl.v:265:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_15.impl\n",
      "  265 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_15_idzjn6m8/Q_srl.v:279:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_15.impl\n",
      "  279 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_15_idzjn6m8/Q_srl.v:296:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_15.impl\n",
      "  296 |    srlo_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_15_idzjn6m8/Q_srl.v:299:16: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_15.impl\n",
      "  299 |    addr_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_15_idzjn6m8/Q_srl.v:187:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  187 |         srlo_       <=  'bx;\n",
      "      |                     ^~\n",
      "                  *** See https://verilator.org/warn/COMBDLY before disabling this,\n",
      "                  else you may end up with different sim results.\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_15_idzjn6m8/Q_srl.v:188:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  188 |         shift_en_o_ <= 1'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_15_idzjn6m8/Q_srl.v:189:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  189 |         shift_en_   <= 1'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_15_idzjn6m8/Q_srl.v:190:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  190 |         addr_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_15_idzjn6m8/Q_srl.v:191:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  191 |         state_      <= 2'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_15_idzjn6m8/Q_srl.v:196:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  196 |    srlo_       <= i_d;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_15_idzjn6m8/Q_srl.v:197:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  197 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_15_idzjn6m8/Q_srl.v:198:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  198 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_15_idzjn6m8/Q_srl.v:199:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  199 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_15_idzjn6m8/Q_srl.v:200:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  200 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_15_idzjn6m8/Q_srl.v:203:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  203 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_15_idzjn6m8/Q_srl.v:204:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  204 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_15_idzjn6m8/Q_srl.v:205:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  205 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_15_idzjn6m8/Q_srl.v:206:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  206 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_15_idzjn6m8/Q_srl.v:207:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  207 |    state_      <= state_empty;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_15_idzjn6m8/Q_srl.v:213:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  213 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_15_idzjn6m8/Q_srl.v:214:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  214 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_15_idzjn6m8/Q_srl.v:215:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  215 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_15_idzjn6m8/Q_srl.v:216:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  216 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_15_idzjn6m8/Q_srl.v:217:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  217 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_15_idzjn6m8/Q_srl.v:220:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  220 |    srlo_       <= i_d;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_15_idzjn6m8/Q_srl.v:221:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  221 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_15_idzjn6m8/Q_srl.v:222:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  222 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_15_idzjn6m8/Q_srl.v:223:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  223 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_15_idzjn6m8/Q_srl.v:224:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  224 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_15_idzjn6m8/Q_srl.v:227:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  227 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_15_idzjn6m8/Q_srl.v:228:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  228 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_15_idzjn6m8/Q_srl.v:229:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  229 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_15_idzjn6m8/Q_srl.v:230:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  230 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_15_idzjn6m8/Q_srl.v:231:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  231 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_15_idzjn6m8/Q_srl.v:234:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  234 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_15_idzjn6m8/Q_srl.v:235:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  235 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_15_idzjn6m8/Q_srl.v:236:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  236 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_15_idzjn6m8/Q_srl.v:237:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  237 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_15_idzjn6m8/Q_srl.v:238:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  238 |    state_      <= state_empty;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_15_idzjn6m8/Q_srl.v:247:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  247 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_15_idzjn6m8/Q_srl.v:248:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  248 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_15_idzjn6m8/Q_srl.v:249:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  249 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_15_idzjn6m8/Q_srl.v:250:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  250 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_15_idzjn6m8/Q_srl.v:251:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  251 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_15_idzjn6m8/Q_srl.v:254:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  254 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_15_idzjn6m8/Q_srl.v:255:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  255 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_15_idzjn6m8/Q_srl.v:256:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  256 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_15_idzjn6m8/Q_srl.v:259:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  259 |    addr_       <= addr_zero_ ? 0         : addr-1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_15_idzjn6m8/Q_srl.v:260:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  260 |    state_      <= addr_zero_ ? state_one : state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_15_idzjn6m8/Q_srl.v:265:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  265 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_15_idzjn6m8/Q_srl.v:266:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  266 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_15_idzjn6m8/Q_srl.v:267:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  267 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_15_idzjn6m8/Q_srl.v:268:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  268 |    addr_       <= addr+1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_15_idzjn6m8/Q_srl.v:269:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  269 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_15_idzjn6m8/Q_srl.v:272:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  272 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_15_idzjn6m8/Q_srl.v:273:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  273 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_15_idzjn6m8/Q_srl.v:274:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  274 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_15_idzjn6m8/Q_srl.v:275:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  275 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_15_idzjn6m8/Q_srl.v:276:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  276 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_15_idzjn6m8/Q_srl.v:279:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  279 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_15_idzjn6m8/Q_srl.v:280:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  280 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_15_idzjn6m8/Q_srl.v:281:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  281 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_15_idzjn6m8/Q_srl.v:282:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  282 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_15_idzjn6m8/Q_srl.v:283:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  283 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_15_idzjn6m8/Q_srl.v:286:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  286 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_15_idzjn6m8/Q_srl.v:287:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  287 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_15_idzjn6m8/Q_srl.v:288:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  288 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_15_idzjn6m8/Q_srl.v:289:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  289 |    addr_       <= addr_zero_ ? 0         : addr-1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_15_idzjn6m8/Q_srl.v:290:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  290 |    state_      <= addr_zero_ ? state_one : state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_15_idzjn6m8/Q_srl.v:296:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  296 |    srlo_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_15_idzjn6m8/Q_srl.v:297:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  297 |    shift_en_o_ <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_15_idzjn6m8/Q_srl.v:298:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  298 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_15_idzjn6m8/Q_srl.v:299:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  299 |    addr_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_15_idzjn6m8/Q_srl.v:300:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  300 |    state_      <= 2'bx;\n",
      "      |                ^~\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_3_5mcmil01/MVAU_hls_3.v:501:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                           : ... In instance MVAU_hls_3.flow_control_loop_pipe_no_ap_cont_U\n",
      "  501 | #0 ap_loop_init = 1'b1;\n",
      "      |  ^\n",
      "                  ... For warning description see https://verilator.org/warn/STMTDLY?v=4.224\n",
      "                  ... Use \"/* verilator lint_off STMTDLY */\" and lint_on around source to disable this message.\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_3_5mcmil01/MVAU_hls_3.v:502:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                           : ... In instance MVAU_hls_3.flow_control_loop_pipe_no_ap_cont_U\n",
      "  502 | #0 ap_done_cache = 1'b0;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_3_5mcmil01/MVAU_hls_3.v:720:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                           : ... In instance MVAU_hls_3\n",
      "  720 | #0 ap_CS_iter0_fsm = 1'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_3_5mcmil01/MVAU_hls_3.v:721:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                           : ... In instance MVAU_hls_3\n",
      "  721 | #0 ap_CS_iter1_fsm = 2'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_3_5mcmil01/MVAU_hls_3.v:722:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                           : ... In instance MVAU_hls_3\n",
      "  722 | #0 ap_CS_iter2_fsm = 2'd1;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_3_5mcmil01/MVAU_hls_3.v:1579:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_3\n",
      " 1579 |             ap_NS_iter0_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_3_5mcmil01/MVAU_hls_3.v:1603:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_3\n",
      " 1603 |             ap_NS_iter1_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_3_5mcmil01/MVAU_hls_3.v:1616:33: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ap_ST_iter0_fsm_state1' generates 1 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_3\n",
      " 1616 |                 ap_NS_iter2_fsm = ap_ST_iter0_fsm_state1;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_3_5mcmil01/MVAU_hls_3.v:1629:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_3\n",
      " 1629 |             ap_NS_iter2_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_3_5mcmil01/MVAU_hls_3.v:1668:46: Operator ASSIGNW expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_3\n",
      " 1668 | assign ap_phi_reg_pp0_iter0_inElem_1_reg_289 = 'bx;\n",
      "      |                                              ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_3_5mcmil01/MVAU_hls_3.v:1706:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln298_fu_847_p2' generates 1 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_3\n",
      " 1706 | assign out_V_TDATA_int_regslice = xor_ln298_fu_847_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_3_5mcmil01/MVAU_hls_3.v:1716:28: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_3\n",
      " 1716 | assign sext_ln90_fu_812_p1 = $signed(W_packed_V_reg_1136);\n",
      "      |                            ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_3_5mcmil01/MVAU_hls_3.v:1718:28: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_3\n",
      " 1718 | assign sext_ln98_fu_829_p1 = $signed(r_fu_821_p3);\n",
      "      |                            ^\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: Entering directory '/home/maxwellqin/projects/finn/build_output/pyverilator_StreamingFIFO_rtl_17_7hzsnrxe'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o pyverilator_wrapper.o /home/maxwellqin/projects/finn/build_output/pyverilator_StreamingFIFO_rtl_17_7hzsnrxe/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingFIFO_rtl_17.cpp VStreamingFIFO_rtl_17___024root__DepSet_h679fa597__0.cpp VStreamingFIFO_rtl_17__Trace__0.cpp VStreamingFIFO_rtl_17___024root__Slow.cpp VStreamingFIFO_rtl_17___024root__DepSet_h679fa597__0__Slow.cpp VStreamingFIFO_rtl_17__Syms.cpp VStreamingFIFO_rtl_17__Trace__0__Slow.cpp > VStreamingFIFO_rtl_17__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o VStreamingFIFO_rtl_17__ALL.o VStreamingFIFO_rtl_17__ALL.cpp\n",
      "echo \"\" > VStreamingFIFO_rtl_17__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VStreamingFIFO_rtl_17__ALL.a VStreamingFIFO_rtl_17__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VStreamingFIFO_rtl_17__ALL.a      -o VStreamingFIFO_rtl_17\n",
      "rm VStreamingFIFO_rtl_17__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/home/maxwellqin/projects/finn/build_output/pyverilator_StreamingFIFO_rtl_17_7hzsnrxe'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingDataWidthConverter_rtl_5__r0s7s1p/dwc.sv:106:4: Logical operator IF expects 1 bit on the If, but If's MODDIV generates 32 bits.\n",
      "                                                                                                                                  : ... In instance StreamingDataWidthConverter_rtl_5.impl.core\n",
      "  106 |    if(IBITS % OBITS) begin\n",
      "      |    ^~\n",
      "                ... For warning description see https://verilator.org/warn/WIDTH?v=4.224\n",
      "                ... Use \"/* verilator lint_off WIDTH */\" and lint_on around source to disable this message.\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingDataWidthConverter_rtl_5__r0s7s1p/dwc.sv:135:11: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.\n",
      "                                                                                                                                   : ... In instance StreamingDataWidthConverter_rtl_5.impl.core\n",
      "  135 |      acnt = ivld? -K+1 : 1;\n",
      "      |           ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingDataWidthConverter_rtl_5__r0s7s1p/dwc.sv:141:18: Operator ADD expects 4 bits on the RHS, but RHS's VARREF 'ainc' generates 1 bits.\n",
      "                                                                                                                                   : ... In instance StreamingDataWidthConverter_rtl_5.impl.core\n",
      "  141 |     ACnt <= acnt + ainc;\n",
      "      |                  ^\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: Entering directory '/home/maxwellqin/projects/finn/build_output/pyverilator_MVAU_hls_3_vofiaa1l'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o pyverilator_wrapper.o /home/maxwellqin/projects/finn/build_output/pyverilator_MVAU_hls_3_vofiaa1l/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VMVAU_hls_3.cpp VMVAU_hls_3___024root__DepSet_hb64abe17__0.cpp VMVAU_hls_3__Trace__0.cpp VMVAU_hls_3__ConstPool_0.cpp VMVAU_hls_3___024root__Slow.cpp VMVAU_hls_3___024root__DepSet_hb64abe17__0__Slow.cpp VMVAU_hls_3__Syms.cpp VMVAU_hls_3__Trace__0__Slow.cpp > VMVAU_hls_3__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o VMVAU_hls_3__ALL.o VMVAU_hls_3__ALL.cpp\n",
      "echo \"\" > VMVAU_hls_3__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VMVAU_hls_3__ALL.a VMVAU_hls_3__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VMVAU_hls_3__ALL.a      -o VMVAU_hls_3\n",
      "rm VMVAU_hls_3__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/home/maxwellqin/projects/finn/build_output/pyverilator_MVAU_hls_3_vofiaa1l'\n",
      "make: Entering directory '/home/maxwellqin/projects/finn/build_output/pyverilator_StreamingFIFO_rtl_15_pt9ehz57'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o pyverilator_wrapper.o /home/maxwellqin/projects/finn/build_output/pyverilator_StreamingFIFO_rtl_15_pt9ehz57/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingFIFO_rtl_15.cpp VStreamingFIFO_rtl_15___024root__DepSet_h468f3b57__0.cpp VStreamingFIFO_rtl_15__Trace__0.cpp VStreamingFIFO_rtl_15___024root__Slow.cpp VStreamingFIFO_rtl_15___024root__DepSet_h468f3b57__0__Slow.cpp VStreamingFIFO_rtl_15__Syms.cpp VStreamingFIFO_rtl_15__Trace__0__Slow.cpp > VStreamingFIFO_rtl_15__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o VStreamingFIFO_rtl_15__ALL.o VStreamingFIFO_rtl_15__ALL.cpp\n",
      "echo \"\" > VStreamingFIFO_rtl_15__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VStreamingFIFO_rtl_15__ALL.a VStreamingFIFO_rtl_15__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VStreamingFIFO_rtl_15__ALL.a      -o VStreamingFIFO_rtl_15\n",
      "rm VStreamingFIFO_rtl_15__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/home/maxwellqin/projects/finn/build_output/pyverilator_StreamingFIFO_rtl_15_pt9ehz57'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_14_i03ejl5c/Q_srl.v:122:54: Operator EQ expects 32 or 6 bits on the LHS, but LHS's VARREF 'addr_' generates 5 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_14.impl\n",
      "  122 |    assign addr_full_ = (state_==state_more) && (addr_==depth-2);\n",
      "      |                                                      ^~\n",
      "                ... For warning description see https://verilator.org/warn/WIDTH?v=4.224\n",
      "                ... Use \"/* verilator lint_off WIDTH */\" and lint_on around source to disable this message.\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_14_i03ejl5c/Q_srl.v:179:10: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 6 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_14.impl\n",
      "  179 |   for (a_=depth-2; a_>0; a_=a_-1) begin\n",
      "      |          ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_14_i03ejl5c/Q_srl.v:187:21: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_14.impl\n",
      "  187 |         srlo_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_14_i03ejl5c/Q_srl.v:190:21: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_14.impl\n",
      "  190 |         addr_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_14_i03ejl5c/Q_srl.v:203:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_14.impl\n",
      "  203 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_14_i03ejl5c/Q_srl.v:213:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_14.impl\n",
      "  213 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_14_i03ejl5c/Q_srl.v:227:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_14.impl\n",
      "  227 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_14_i03ejl5c/Q_srl.v:234:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_14.impl\n",
      "  234 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_14_i03ejl5c/Q_srl.v:247:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_14.impl\n",
      "  247 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_14_i03ejl5c/Q_srl.v:265:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_14.impl\n",
      "  265 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_14_i03ejl5c/Q_srl.v:279:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_14.impl\n",
      "  279 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_14_i03ejl5c/Q_srl.v:296:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_14.impl\n",
      "  296 |    srlo_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_14_i03ejl5c/Q_srl.v:299:16: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_14.impl\n",
      "  299 |    addr_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_14_i03ejl5c/Q_srl.v:187:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  187 |         srlo_       <=  'bx;\n",
      "      |                     ^~\n",
      "                  *** See https://verilator.org/warn/COMBDLY before disabling this,\n",
      "                  else you may end up with different sim results.\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_14_i03ejl5c/Q_srl.v:188:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  188 |         shift_en_o_ <= 1'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_14_i03ejl5c/Q_srl.v:189:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  189 |         shift_en_   <= 1'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_14_i03ejl5c/Q_srl.v:190:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  190 |         addr_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_14_i03ejl5c/Q_srl.v:191:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  191 |         state_      <= 2'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_14_i03ejl5c/Q_srl.v:196:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  196 |    srlo_       <= i_d;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_14_i03ejl5c/Q_srl.v:197:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  197 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_14_i03ejl5c/Q_srl.v:198:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  198 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_14_i03ejl5c/Q_srl.v:199:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  199 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_14_i03ejl5c/Q_srl.v:200:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  200 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_14_i03ejl5c/Q_srl.v:203:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  203 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_14_i03ejl5c/Q_srl.v:204:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  204 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_14_i03ejl5c/Q_srl.v:205:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  205 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_14_i03ejl5c/Q_srl.v:206:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  206 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_14_i03ejl5c/Q_srl.v:207:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  207 |    state_      <= state_empty;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_14_i03ejl5c/Q_srl.v:213:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  213 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_14_i03ejl5c/Q_srl.v:214:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  214 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_14_i03ejl5c/Q_srl.v:215:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  215 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_14_i03ejl5c/Q_srl.v:216:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  216 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_14_i03ejl5c/Q_srl.v:217:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  217 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_14_i03ejl5c/Q_srl.v:220:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  220 |    srlo_       <= i_d;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_14_i03ejl5c/Q_srl.v:221:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  221 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_14_i03ejl5c/Q_srl.v:222:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  222 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_14_i03ejl5c/Q_srl.v:223:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  223 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_14_i03ejl5c/Q_srl.v:224:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  224 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_14_i03ejl5c/Q_srl.v:227:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  227 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_14_i03ejl5c/Q_srl.v:228:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  228 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_14_i03ejl5c/Q_srl.v:229:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  229 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_14_i03ejl5c/Q_srl.v:230:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  230 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_14_i03ejl5c/Q_srl.v:231:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  231 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_14_i03ejl5c/Q_srl.v:234:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  234 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_14_i03ejl5c/Q_srl.v:235:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  235 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_14_i03ejl5c/Q_srl.v:236:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  236 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_14_i03ejl5c/Q_srl.v:237:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  237 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_14_i03ejl5c/Q_srl.v:238:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  238 |    state_      <= state_empty;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_14_i03ejl5c/Q_srl.v:247:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  247 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_14_i03ejl5c/Q_srl.v:248:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  248 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_14_i03ejl5c/Q_srl.v:249:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  249 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_14_i03ejl5c/Q_srl.v:250:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  250 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_14_i03ejl5c/Q_srl.v:251:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  251 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_14_i03ejl5c/Q_srl.v:254:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  254 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_14_i03ejl5c/Q_srl.v:255:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  255 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_14_i03ejl5c/Q_srl.v:256:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  256 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_14_i03ejl5c/Q_srl.v:259:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  259 |    addr_       <= addr_zero_ ? 0         : addr-1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_14_i03ejl5c/Q_srl.v:260:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  260 |    state_      <= addr_zero_ ? state_one : state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_14_i03ejl5c/Q_srl.v:265:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  265 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_14_i03ejl5c/Q_srl.v:266:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  266 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_14_i03ejl5c/Q_srl.v:267:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  267 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_14_i03ejl5c/Q_srl.v:268:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  268 |    addr_       <= addr+1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_14_i03ejl5c/Q_srl.v:269:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  269 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_14_i03ejl5c/Q_srl.v:272:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  272 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_14_i03ejl5c/Q_srl.v:273:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  273 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_14_i03ejl5c/Q_srl.v:274:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  274 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_14_i03ejl5c/Q_srl.v:275:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  275 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_14_i03ejl5c/Q_srl.v:276:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  276 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_14_i03ejl5c/Q_srl.v:279:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  279 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_14_i03ejl5c/Q_srl.v:280:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  280 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_14_i03ejl5c/Q_srl.v:281:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  281 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_14_i03ejl5c/Q_srl.v:282:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  282 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_14_i03ejl5c/Q_srl.v:283:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  283 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_14_i03ejl5c/Q_srl.v:286:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  286 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_14_i03ejl5c/Q_srl.v:287:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  287 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_14_i03ejl5c/Q_srl.v:288:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  288 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_14_i03ejl5c/Q_srl.v:289:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  289 |    addr_       <= addr_zero_ ? 0         : addr-1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_14_i03ejl5c/Q_srl.v:290:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  290 |    state_      <= addr_zero_ ? state_one : state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_14_i03ejl5c/Q_srl.v:296:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  296 |    srlo_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_14_i03ejl5c/Q_srl.v:297:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  297 |    shift_en_o_ <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_14_i03ejl5c/Q_srl.v:298:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  298 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_14_i03ejl5c/Q_srl.v:299:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  299 |    addr_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_14_i03ejl5c/Q_srl.v:300:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  300 |    state_      <= 2'bx;\n",
      "      |                ^~\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:144:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.flow_control_loop_pipe_sequential_init_U\n",
      "  144 | #0 ap_loop_init_int = 1'b1;\n",
      "      |  ^\n",
      "                  ... For warning description see https://verilator.org/warn/STMTDLY?v=4.224\n",
      "                  ... Use \"/* verilator lint_off STMTDLY */\" and lint_on around source to disable this message.\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:145:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.flow_control_loop_pipe_sequential_init_U\n",
      "  145 | #0 ap_done_cache = 1'b0;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:1437:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1437 | #0 ap_CS_iter0_fsm = 1'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:1438:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1438 | #0 ap_CS_iter1_fsm = 2'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:1439:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1439 | #0 ap_CS_iter2_fsm = 2'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:1440:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1440 | #0 ap_CS_iter3_fsm = 2'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:1441:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                            : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1441 | #0 ap_done_reg = 1'b0;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:2834:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2834 |             ap_NS_iter0_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:2858:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2858 |             ap_NS_iter1_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:2882:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2882 |             ap_NS_iter2_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:2906:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2906 |             ap_NS_iter3_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3075:46: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3075 | assign ap_phi_reg_pp0_iter0_inElem_1_reg_689 = 'bx;\n",
      "      |                                              ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3425:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3425 | assign sext_ln186_10_fu_2351_p1 = $signed(local_temp_V_67_reg_4757);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3427:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3427 | assign sext_ln186_11_fu_2372_p1 = $signed(local_temp_V_68_reg_4762);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3429:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3429 | assign sext_ln186_12_fu_2393_p1 = $signed(local_temp_V_69_reg_4767);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3431:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3431 | assign sext_ln186_13_fu_2402_p1 = $signed(local_temp_V_70_reg_4772);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3433:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3433 | assign sext_ln186_14_fu_2423_p1 = $signed(local_temp_V_71_reg_4777);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3435:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3435 | assign sext_ln186_15_fu_2468_p1 = $signed(local_temp_V_72_reg_4782);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3437:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3437 | assign sext_ln186_16_fu_2489_p1 = $signed(local_temp_V_73_reg_4787);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3439:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3439 | assign sext_ln186_17_fu_2510_p1 = $signed(local_temp_V_74_reg_4792);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3441:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3441 | assign sext_ln186_18_fu_2531_p1 = $signed(local_temp_V_75_reg_4797);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3443:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3443 | assign sext_ln186_19_fu_2552_p1 = $signed(local_temp_V_76_reg_4802);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3445:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3445 | assign sext_ln186_1_fu_2110_p1 = $signed(local_temp_V_58_reg_4712);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3447:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3447 | assign sext_ln186_20_fu_2573_p1 = $signed(local_temp_V_77_reg_4807);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3449:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3449 | assign sext_ln186_21_fu_2582_p1 = $signed(local_temp_V_78_reg_4812);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3451:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3451 | assign sext_ln186_22_fu_2603_p1 = $signed(local_temp_V_79_reg_4817);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3453:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3453 | assign sext_ln186_23_fu_2648_p1 = $signed(local_temp_V_80_reg_4822);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3455:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3455 | assign sext_ln186_24_fu_2669_p1 = $signed(local_temp_V_81_reg_4827);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3457:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3457 | assign sext_ln186_25_fu_2690_p1 = $signed(local_temp_V_82_reg_4832);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3459:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3459 | assign sext_ln186_26_fu_2711_p1 = $signed(local_temp_V_83_reg_4837);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3461:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3461 | assign sext_ln186_27_fu_2732_p1 = $signed(local_temp_V_84_reg_4842);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3463:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3463 | assign sext_ln186_28_fu_2753_p1 = $signed(local_temp_V_85_reg_4847);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3465:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3465 | assign sext_ln186_29_fu_2762_p1 = $signed(local_temp_V_86_reg_4852);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3467:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3467 | assign sext_ln186_2_fu_2139_p1 = $signed(local_temp_V_59_reg_4717);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3469:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3469 | assign sext_ln186_30_fu_2783_p1 = $signed(local_temp_V_87_reg_4857);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3471:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3471 | assign sext_ln186_31_fu_2828_p1 = $signed(local_temp_V_88_reg_4862);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3473:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3473 | assign sext_ln186_32_fu_2849_p1 = $signed(local_temp_V_89_reg_4867);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3475:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3475 | assign sext_ln186_33_fu_2870_p1 = $signed(local_temp_V_90_reg_4872);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3477:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3477 | assign sext_ln186_34_fu_2891_p1 = $signed(local_temp_V_91_reg_4877);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3479:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3479 | assign sext_ln186_35_fu_2912_p1 = $signed(local_temp_V_92_reg_4882);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3481:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3481 | assign sext_ln186_36_fu_2933_p1 = $signed(local_temp_V_93_reg_4887);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3483:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3483 | assign sext_ln186_37_fu_2942_p1 = $signed(local_temp_V_94_reg_4892);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3485:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3485 | assign sext_ln186_38_fu_2963_p1 = $signed(local_temp_V_95_reg_4897);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3487:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3487 | assign sext_ln186_39_fu_3008_p1 = $signed(local_temp_V_96_reg_4902);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3489:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3489 | assign sext_ln186_3_fu_2168_p1 = $signed(local_temp_V_60_reg_4722);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3491:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3491 | assign sext_ln186_40_fu_3029_p1 = $signed(local_temp_V_97_reg_4907);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3493:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3493 | assign sext_ln186_41_fu_3050_p1 = $signed(local_temp_V_98_reg_4912);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3495:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3495 | assign sext_ln186_42_fu_3071_p1 = $signed(local_temp_V_99_reg_4917);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3497:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3497 | assign sext_ln186_43_fu_3092_p1 = $signed(local_temp_V_100_reg_4922);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3499:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3499 | assign sext_ln186_44_fu_3113_p1 = $signed(local_temp_V_101_reg_4927);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3501:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3501 | assign sext_ln186_45_fu_3122_p1 = $signed(local_temp_V_102_reg_4932);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3503:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3503 | assign sext_ln186_46_fu_3143_p1 = $signed(local_temp_V_103_reg_4937);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3505:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3505 | assign sext_ln186_47_fu_3188_p1 = $signed(local_temp_V_104_reg_4942);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3507:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3507 | assign sext_ln186_48_fu_3209_p1 = $signed(local_temp_V_105_reg_4947);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3509:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3509 | assign sext_ln186_49_fu_3230_p1 = $signed(local_temp_V_106_reg_4952);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3511:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3511 | assign sext_ln186_4_fu_2197_p1 = $signed(local_temp_V_61_reg_4727);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3513:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3513 | assign sext_ln186_50_fu_3251_p1 = $signed(local_temp_V_107_reg_4957);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3515:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3515 | assign sext_ln186_51_fu_3272_p1 = $signed(local_temp_V_108_reg_4962);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3517:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3517 | assign sext_ln186_52_fu_3293_p1 = $signed(local_temp_V_109_reg_4967);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3519:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3519 | assign sext_ln186_53_fu_3302_p1 = $signed(local_temp_V_110_reg_4972);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3521:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3521 | assign sext_ln186_54_fu_3323_p1 = $signed(local_temp_V_111_reg_4977);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3523:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3523 | assign sext_ln186_55_fu_3368_p1 = $signed(local_temp_V_112_reg_4982);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3525:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3525 | assign sext_ln186_56_fu_3389_p1 = $signed(local_temp_V_113_reg_4987);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3527:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3527 | assign sext_ln186_57_fu_3410_p1 = $signed(local_temp_V_114_reg_4992);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3529:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3529 | assign sext_ln186_58_fu_3431_p1 = $signed(local_temp_V_115_reg_4997);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3531:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3531 | assign sext_ln186_59_fu_3452_p1 = $signed(local_temp_V_116_reg_5002);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3533:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3533 | assign sext_ln186_5_fu_2214_p1 = $signed(local_temp_V_62_reg_4732);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3535:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3535 | assign sext_ln186_60_fu_3473_p1 = $signed(local_temp_V_117_reg_5007);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3537:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3537 | assign sext_ln186_61_fu_3482_p1 = $signed(local_temp_V_118_reg_5012);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3539:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3539 | assign sext_ln186_62_fu_3503_p1 = $signed(local_temp_V_119_reg_5017);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3541:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3541 | assign sext_ln186_6_fu_2243_p1 = $signed(local_temp_V_63_reg_4737);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3543:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3543 | assign sext_ln186_7_fu_2288_p1 = $signed(local_temp_V_64_reg_4742);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3545:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3545 | assign sext_ln186_8_fu_2309_p1 = $signed(local_temp_V_65_reg_4747);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3547:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3547 | assign sext_ln186_9_fu_2330_p1 = $signed(local_temp_V_66_reg_4752);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3549:30: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3549 | assign sext_ln186_fu_2081_p1 = $signed(local_temp_V_57_reg_4707);\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3551:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3551 | assign sext_ln840_10_fu_3747_p1 = $signed(add_ln840_21_reg_5120);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3553:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3553 | assign sext_ln840_11_fu_3756_p1 = $signed(add_ln840_22_fu_3750_p2);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3555:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3555 | assign sext_ln840_12_fu_3781_p1 = $signed(add_ln840_25_reg_5135);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3557:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3557 | assign sext_ln840_13_fu_3790_p1 = $signed(add_ln840_27_reg_5140);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3559:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3559 | assign sext_ln840_14_fu_3793_p1 = $signed(add_ln840_29_reg_5145);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3561:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3561 | assign sext_ln840_15_fu_3802_p1 = $signed(add_ln840_30_fu_3796_p2);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3563:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3563 | assign sext_ln840_16_fu_3827_p1 = $signed(add_ln840_33_reg_5160);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3565:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3565 | assign sext_ln840_17_fu_3836_p1 = $signed(add_ln840_35_reg_5165);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3567:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3567 | assign sext_ln840_18_fu_3839_p1 = $signed(add_ln840_37_reg_5170);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3569:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3569 | assign sext_ln840_19_fu_3848_p1 = $signed(add_ln840_38_fu_3842_p2);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3571:32: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3571 | assign sext_ln840_1_fu_3652_p1 = $signed(add_ln840_3_reg_5065);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3573:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3573 | assign sext_ln840_20_fu_3873_p1 = $signed(add_ln840_41_reg_5185);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3575:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3575 | assign sext_ln840_21_fu_3882_p1 = $signed(add_ln840_43_reg_5190);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3577:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3577 | assign sext_ln840_22_fu_3885_p1 = $signed(add_ln840_45_reg_5195);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3579:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3579 | assign sext_ln840_23_fu_3894_p1 = $signed(add_ln840_46_fu_3888_p2);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3581:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3581 | assign sext_ln840_24_fu_3919_p1 = $signed(add_ln840_49_reg_5210);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3583:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3583 | assign sext_ln840_25_fu_3928_p1 = $signed(add_ln840_51_reg_5215);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3585:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3585 | assign sext_ln840_26_fu_3931_p1 = $signed(add_ln840_53_reg_5220);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3587:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3587 | assign sext_ln840_27_fu_3940_p1 = $signed(add_ln840_54_fu_3934_p2);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3589:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3589 | assign sext_ln840_28_fu_3965_p1 = $signed(add_ln840_57_reg_5235);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3591:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3591 | assign sext_ln840_29_fu_3974_p1 = $signed(add_ln840_59_reg_5240);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3593:32: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3593 | assign sext_ln840_2_fu_3655_p1 = $signed(add_ln840_5_reg_5070);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3595:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3595 | assign sext_ln840_30_fu_3977_p1 = $signed(add_ln840_61_reg_5245);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3597:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3597 | assign sext_ln840_31_fu_3986_p1 = $signed(add_ln840_62_fu_3980_p2);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3599:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3599 | assign sext_ln840_3_fu_3664_p1 = $signed(add_ln840_6_fu_3658_p2);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3601:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3601 | assign sext_ln840_4_fu_3689_p1 = $signed(add_ln840_9_reg_5085);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3603:32: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3603 | assign sext_ln840_5_fu_3698_p1 = $signed(add_ln840_11_reg_5090);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3605:32: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3605 | assign sext_ln840_6_fu_3701_p1 = $signed(add_ln840_13_reg_5095);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3607:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3607 | assign sext_ln840_7_fu_3710_p1 = $signed(add_ln840_14_fu_3704_p2);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3609:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3609 | assign sext_ln840_8_fu_3735_p1 = $signed(add_ln840_17_reg_5110);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3611:32: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3611 | assign sext_ln840_9_fu_3744_p1 = $signed(add_ln840_19_reg_5115);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3613:30: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3613 | assign sext_ln840_fu_3643_p1 = $signed(add_ln840_1_reg_5060);\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3615:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3615 | assign sext_ln90_10_fu_2347_p1 = $signed(r_10_fu_2339_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3617:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3617 | assign sext_ln90_11_fu_2368_p1 = $signed(r_11_fu_2360_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3619:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3619 | assign sext_ln90_12_fu_2389_p1 = $signed(r_12_fu_2381_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3621:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3621 | assign sext_ln90_13_fu_2419_p1 = $signed(r_14_fu_2411_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3623:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3623 | assign sext_ln90_14_fu_2440_p1 = $signed(r_15_fu_2432_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3625:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3625 | assign sext_ln90_15_fu_2485_p1 = $signed(r_16_fu_2477_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3627:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3627 | assign sext_ln90_16_fu_2506_p1 = $signed(r_17_fu_2498_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3629:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3629 | assign sext_ln90_17_fu_2527_p1 = $signed(r_18_fu_2519_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3631:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3631 | assign sext_ln90_18_fu_2548_p1 = $signed(r_19_fu_2540_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3633:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3633 | assign sext_ln90_19_fu_2569_p1 = $signed(r_20_fu_2561_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3635:31: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3635 | assign sext_ln90_1_fu_2069_p1 = $signed(r_fu_2061_p3);\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3637:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3637 | assign sext_ln90_20_fu_2599_p1 = $signed(r_22_fu_2591_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3639:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3639 | assign sext_ln90_21_fu_2620_p1 = $signed(r_23_fu_2612_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3641:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3641 | assign sext_ln90_22_fu_2665_p1 = $signed(r_24_fu_2657_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3643:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3643 | assign sext_ln90_23_fu_2686_p1 = $signed(r_25_fu_2678_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3645:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3645 | assign sext_ln90_24_fu_2707_p1 = $signed(r_26_fu_2699_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3647:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3647 | assign sext_ln90_25_fu_2728_p1 = $signed(r_27_fu_2720_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3649:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3649 | assign sext_ln90_26_fu_2749_p1 = $signed(r_28_fu_2741_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3651:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3651 | assign sext_ln90_27_fu_2779_p1 = $signed(r_30_fu_2771_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3653:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3653 | assign sext_ln90_28_fu_2800_p1 = $signed(r_31_fu_2792_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3655:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3655 | assign sext_ln90_29_fu_2845_p1 = $signed(r_32_fu_2837_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3657:31: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3657 | assign sext_ln90_2_fu_2098_p1 = $signed(r_1_fu_2090_p3);\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3659:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3659 | assign sext_ln90_30_fu_2866_p1 = $signed(r_33_fu_2858_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3661:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3661 | assign sext_ln90_31_fu_2887_p1 = $signed(r_34_fu_2879_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3663:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3663 | assign sext_ln90_32_fu_2908_p1 = $signed(r_35_fu_2900_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3665:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3665 | assign sext_ln90_33_fu_2929_p1 = $signed(r_36_fu_2921_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3667:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3667 | assign sext_ln90_34_fu_2959_p1 = $signed(r_38_fu_2951_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3669:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3669 | assign sext_ln90_35_fu_2980_p1 = $signed(r_39_fu_2972_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3671:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3671 | assign sext_ln90_36_fu_3025_p1 = $signed(r_40_fu_3017_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3673:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3673 | assign sext_ln90_37_fu_3046_p1 = $signed(r_41_fu_3038_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3675:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3675 | assign sext_ln90_38_fu_3067_p1 = $signed(r_42_fu_3059_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3677:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3677 | assign sext_ln90_39_fu_3088_p1 = $signed(r_43_fu_3080_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3679:31: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3679 | assign sext_ln90_3_fu_2127_p1 = $signed(r_2_fu_2119_p3);\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3681:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3681 | assign sext_ln90_40_fu_3109_p1 = $signed(r_44_fu_3101_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3683:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3683 | assign sext_ln90_41_fu_3139_p1 = $signed(r_46_fu_3131_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3685:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3685 | assign sext_ln90_42_fu_3160_p1 = $signed(r_47_fu_3152_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3687:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3687 | assign sext_ln90_43_fu_3205_p1 = $signed(r_48_fu_3197_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3689:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3689 | assign sext_ln90_44_fu_3226_p1 = $signed(r_49_fu_3218_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3691:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3691 | assign sext_ln90_45_fu_3247_p1 = $signed(r_50_fu_3239_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3693:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3693 | assign sext_ln90_46_fu_3268_p1 = $signed(r_51_fu_3260_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3695:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3695 | assign sext_ln90_47_fu_3289_p1 = $signed(r_52_fu_3281_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3697:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3697 | assign sext_ln90_48_fu_3319_p1 = $signed(r_54_fu_3311_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3699:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3699 | assign sext_ln90_49_fu_3340_p1 = $signed(r_55_fu_3332_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3701:31: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3701 | assign sext_ln90_4_fu_2156_p1 = $signed(r_3_fu_2148_p3);\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3703:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3703 | assign sext_ln90_50_fu_3385_p1 = $signed(r_56_fu_3377_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3705:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3705 | assign sext_ln90_51_fu_3406_p1 = $signed(r_57_fu_3398_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3707:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3707 | assign sext_ln90_52_fu_3427_p1 = $signed(r_58_fu_3419_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3709:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3709 | assign sext_ln90_53_fu_3448_p1 = $signed(r_59_fu_3440_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3711:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3711 | assign sext_ln90_54_fu_3469_p1 = $signed(r_60_fu_3461_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3713:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3713 | assign sext_ln90_55_fu_3499_p1 = $signed(r_62_fu_3491_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3715:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3715 | assign sext_ln90_56_fu_3520_p1 = $signed(r_63_fu_3512_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3717:31: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3717 | assign sext_ln90_5_fu_2185_p1 = $signed(r_4_fu_2177_p3);\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3719:31: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3719 | assign sext_ln90_6_fu_2231_p1 = $signed(r_6_fu_2223_p3);\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3721:31: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3721 | assign sext_ln90_7_fu_2260_p1 = $signed(r_7_fu_2252_p3);\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3723:31: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3723 | assign sext_ln90_8_fu_2305_p1 = $signed(r_8_fu_2297_p3);\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3725:31: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3725 | assign sext_ln90_9_fu_2326_p1 = $signed(r_9_fu_2318_p3);\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3727:29: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3727 | assign sext_ln90_fu_2052_p1 = $signed(local_temp_V_reg_4702);\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3729:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3729 | assign sext_ln98_1_fu_3679_p1 = $signed(r_13_fu_3674_p3);\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3731:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3731 | assign sext_ln98_2_fu_3725_p1 = $signed(r_21_fu_3720_p3);\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3733:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3733 | assign sext_ln98_3_fu_3771_p1 = $signed(r_29_fu_3766_p3);\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3735:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3735 | assign sext_ln98_4_fu_3817_p1 = $signed(r_37_fu_3812_p3);\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3737:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3737 | assign sext_ln98_5_fu_3863_p1 = $signed(r_45_fu_3858_p3);\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3739:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3739 | assign sext_ln98_6_fu_3909_p1 = $signed(r_53_fu_3904_p3);\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3741:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3741 | assign sext_ln98_7_fu_3955_p1 = $signed(r_61_fu_3950_p3);\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:3743:29: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3743 | assign sext_ln98_fu_3633_p1 = $signed(r_5_fu_3628_p3);\n",
      "      |                             ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:281:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                           : ... In instance MVAU_hls_2\n",
      "  281 | #0 grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg = 1'b0;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:282:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                           : ... In instance MVAU_hls_2\n",
      "  282 | #0 ap_CS_fsm = 4'd1;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_2_strp6pz6/MVAU_hls_2.v:424:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                          : ... In instance MVAU_hls_2\n",
      "  424 |             ap_NS_fsm = 'bx;\n",
      "      |                       ^\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: Entering directory '/home/maxwellqin/projects/finn/build_output/pyverilator_StreamingFIFO_rtl_16_u2gfd4ri'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o pyverilator_wrapper.o /home/maxwellqin/projects/finn/build_output/pyverilator_StreamingFIFO_rtl_16_u2gfd4ri/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingFIFO_rtl_16.cpp VStreamingFIFO_rtl_16___024root__DepSet_h7a089dc7__0.cpp VStreamingFIFO_rtl_16__Trace__0.cpp VStreamingFIFO_rtl_16___024root__Slow.cpp VStreamingFIFO_rtl_16___024root__DepSet_h7a089dc7__0__Slow.cpp VStreamingFIFO_rtl_16__Syms.cpp VStreamingFIFO_rtl_16__Trace__0__Slow.cpp > VStreamingFIFO_rtl_16__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o VStreamingFIFO_rtl_16__ALL.o VStreamingFIFO_rtl_16__ALL.cpp\n",
      "echo \"\" > VStreamingFIFO_rtl_16__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VStreamingFIFO_rtl_16__ALL.a VStreamingFIFO_rtl_16__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VStreamingFIFO_rtl_16__ALL.a      -o VStreamingFIFO_rtl_16\n",
      "rm VStreamingFIFO_rtl_16__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/home/maxwellqin/projects/finn/build_output/pyverilator_StreamingFIFO_rtl_16_u2gfd4ri'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_13_iad2cxe2/Q_srl.v:122:54: Operator EQ expects 32 or 6 bits on the LHS, but LHS's VARREF 'addr_' generates 5 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_13.impl\n",
      "  122 |    assign addr_full_ = (state_==state_more) && (addr_==depth-2);\n",
      "      |                                                      ^~\n",
      "                ... For warning description see https://verilator.org/warn/WIDTH?v=4.224\n",
      "                ... Use \"/* verilator lint_off WIDTH */\" and lint_on around source to disable this message.\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_13_iad2cxe2/Q_srl.v:179:10: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 6 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_13.impl\n",
      "  179 |   for (a_=depth-2; a_>0; a_=a_-1) begin\n",
      "      |          ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_13_iad2cxe2/Q_srl.v:187:21: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_13.impl\n",
      "  187 |         srlo_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_13_iad2cxe2/Q_srl.v:190:21: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_13.impl\n",
      "  190 |         addr_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_13_iad2cxe2/Q_srl.v:203:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_13.impl\n",
      "  203 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_13_iad2cxe2/Q_srl.v:213:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_13.impl\n",
      "  213 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_13_iad2cxe2/Q_srl.v:227:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_13.impl\n",
      "  227 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_13_iad2cxe2/Q_srl.v:234:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_13.impl\n",
      "  234 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_13_iad2cxe2/Q_srl.v:247:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_13.impl\n",
      "  247 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_13_iad2cxe2/Q_srl.v:265:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_13.impl\n",
      "  265 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_13_iad2cxe2/Q_srl.v:279:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_13.impl\n",
      "  279 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_13_iad2cxe2/Q_srl.v:296:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_13.impl\n",
      "  296 |    srlo_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_13_iad2cxe2/Q_srl.v:299:16: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_13.impl\n",
      "  299 |    addr_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_13_iad2cxe2/Q_srl.v:187:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  187 |         srlo_       <=  'bx;\n",
      "      |                     ^~\n",
      "                  *** See https://verilator.org/warn/COMBDLY before disabling this,\n",
      "                  else you may end up with different sim results.\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_13_iad2cxe2/Q_srl.v:188:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  188 |         shift_en_o_ <= 1'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_13_iad2cxe2/Q_srl.v:189:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  189 |         shift_en_   <= 1'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_13_iad2cxe2/Q_srl.v:190:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  190 |         addr_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_13_iad2cxe2/Q_srl.v:191:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  191 |         state_      <= 2'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_13_iad2cxe2/Q_srl.v:196:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  196 |    srlo_       <= i_d;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_13_iad2cxe2/Q_srl.v:197:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  197 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_13_iad2cxe2/Q_srl.v:198:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  198 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_13_iad2cxe2/Q_srl.v:199:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  199 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_13_iad2cxe2/Q_srl.v:200:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  200 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_13_iad2cxe2/Q_srl.v:203:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  203 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_13_iad2cxe2/Q_srl.v:204:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  204 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_13_iad2cxe2/Q_srl.v:205:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  205 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_13_iad2cxe2/Q_srl.v:206:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  206 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_13_iad2cxe2/Q_srl.v:207:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  207 |    state_      <= state_empty;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_13_iad2cxe2/Q_srl.v:213:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  213 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_13_iad2cxe2/Q_srl.v:214:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  214 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_13_iad2cxe2/Q_srl.v:215:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  215 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_13_iad2cxe2/Q_srl.v:216:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  216 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_13_iad2cxe2/Q_srl.v:217:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  217 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_13_iad2cxe2/Q_srl.v:220:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  220 |    srlo_       <= i_d;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_13_iad2cxe2/Q_srl.v:221:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  221 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_13_iad2cxe2/Q_srl.v:222:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  222 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_13_iad2cxe2/Q_srl.v:223:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  223 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_13_iad2cxe2/Q_srl.v:224:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  224 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_13_iad2cxe2/Q_srl.v:227:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  227 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_13_iad2cxe2/Q_srl.v:228:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  228 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_13_iad2cxe2/Q_srl.v:229:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  229 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_13_iad2cxe2/Q_srl.v:230:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  230 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_13_iad2cxe2/Q_srl.v:231:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  231 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_13_iad2cxe2/Q_srl.v:234:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  234 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_13_iad2cxe2/Q_srl.v:235:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  235 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_13_iad2cxe2/Q_srl.v:236:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  236 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_13_iad2cxe2/Q_srl.v:237:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  237 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_13_iad2cxe2/Q_srl.v:238:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  238 |    state_      <= state_empty;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_13_iad2cxe2/Q_srl.v:247:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  247 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_13_iad2cxe2/Q_srl.v:248:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  248 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_13_iad2cxe2/Q_srl.v:249:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  249 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_13_iad2cxe2/Q_srl.v:250:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  250 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_13_iad2cxe2/Q_srl.v:251:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  251 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_13_iad2cxe2/Q_srl.v:254:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  254 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_13_iad2cxe2/Q_srl.v:255:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  255 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_13_iad2cxe2/Q_srl.v:256:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  256 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_13_iad2cxe2/Q_srl.v:259:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  259 |    addr_       <= addr_zero_ ? 0         : addr-1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_13_iad2cxe2/Q_srl.v:260:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  260 |    state_      <= addr_zero_ ? state_one : state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_13_iad2cxe2/Q_srl.v:265:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  265 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_13_iad2cxe2/Q_srl.v:266:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  266 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_13_iad2cxe2/Q_srl.v:267:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  267 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_13_iad2cxe2/Q_srl.v:268:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  268 |    addr_       <= addr+1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_13_iad2cxe2/Q_srl.v:269:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  269 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_13_iad2cxe2/Q_srl.v:272:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  272 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_13_iad2cxe2/Q_srl.v:273:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  273 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_13_iad2cxe2/Q_srl.v:274:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  274 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_13_iad2cxe2/Q_srl.v:275:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  275 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_13_iad2cxe2/Q_srl.v:276:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  276 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_13_iad2cxe2/Q_srl.v:279:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  279 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_13_iad2cxe2/Q_srl.v:280:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  280 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_13_iad2cxe2/Q_srl.v:281:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  281 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_13_iad2cxe2/Q_srl.v:282:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  282 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_13_iad2cxe2/Q_srl.v:283:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  283 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_13_iad2cxe2/Q_srl.v:286:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  286 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_13_iad2cxe2/Q_srl.v:287:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  287 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_13_iad2cxe2/Q_srl.v:288:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  288 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_13_iad2cxe2/Q_srl.v:289:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  289 |    addr_       <= addr_zero_ ? 0         : addr-1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_13_iad2cxe2/Q_srl.v:290:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  290 |    state_      <= addr_zero_ ? state_one : state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_13_iad2cxe2/Q_srl.v:296:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  296 |    srlo_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_13_iad2cxe2/Q_srl.v:297:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  297 |    shift_en_o_ <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_13_iad2cxe2/Q_srl.v:298:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  298 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_13_iad2cxe2/Q_srl.v:299:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  299 |    addr_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_13_iad2cxe2/Q_srl.v:300:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  300 |    state_      <= 2'bx;\n",
      "      |                ^~\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: Entering directory '/home/maxwellqin/projects/finn/build_output/pyverilator_StreamingFIFO_rtl_14_f88rh_5_'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o pyverilator_wrapper.o /home/maxwellqin/projects/finn/build_output/pyverilator_StreamingFIFO_rtl_14_f88rh_5_/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingFIFO_rtl_14.cpp VStreamingFIFO_rtl_14___024root__DepSet_h90fedeff__0.cpp VStreamingFIFO_rtl_14__Trace__0.cpp VStreamingFIFO_rtl_14___024root__Slow.cpp VStreamingFIFO_rtl_14___024root__DepSet_h90fedeff__0__Slow.cpp VStreamingFIFO_rtl_14__Syms.cpp VStreamingFIFO_rtl_14__Trace__0__Slow.cpp > VStreamingFIFO_rtl_14__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o VStreamingFIFO_rtl_14__ALL.o VStreamingFIFO_rtl_14__ALL.cpp\n",
      "echo \"\" > VStreamingFIFO_rtl_14__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VStreamingFIFO_rtl_14__ALL.a VStreamingFIFO_rtl_14__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VStreamingFIFO_rtl_14__ALL.a      -o VStreamingFIFO_rtl_14\n",
      "rm VStreamingFIFO_rtl_14__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/home/maxwellqin/projects/finn/build_output/pyverilator_StreamingFIFO_rtl_14_f88rh_5_'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingDataWidthConverter_rtl_4_2oxwnf_7/dwc.sv:62:4: Logical operator IF expects 1 bit on the If, but If's MODDIV generates 32 bits.\n",
      "                                                                                                                                 : ... In instance StreamingDataWidthConverter_rtl_4.impl.core\n",
      "   62 |    if(OBITS % IBITS) begin\n",
      "      |    ^~\n",
      "                ... For warning description see https://verilator.org/warn/WIDTH?v=4.224\n",
      "                ... Use \"/* verilator lint_off WIDTH */\" and lint_on around source to disable this message.\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingDataWidthConverter_rtl_4_2oxwnf_7/dwc.sv:72:32: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.\n",
      "                                                                                                                                  : ... In instance StreamingDataWidthConverter_rtl_4.impl.core\n",
      "   72 |   logic [$clog2(K):0]  ACnt = K-1;  \n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingDataWidthConverter_rtl_4_2oxwnf_7/dwc.sv:78:10: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.\n",
      "                                                                                                                                  : ... In instance StreamingDataWidthConverter_rtl_4.impl.core\n",
      "   78 |     ACnt <= K-1;\n",
      "      |          ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingDataWidthConverter_rtl_4_2oxwnf_7/dwc.sv:83:48: Operator COND expects 32 bits on the Conditional False, but Conditional False's VARREF 'ACnt' generates 4 bits.\n",
      "                                                                                                                                  : ... In instance StreamingDataWidthConverter_rtl_4.impl.core\n",
      "   83 |     automatic type(ACnt)  acnt = (ovld && ordy)? K-1 : ACnt;\n",
      "      |                                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingDataWidthConverter_rtl_4_2oxwnf_7/dwc.sv:83:48: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.\n",
      "                                                                                                                                  : ... In instance StreamingDataWidthConverter_rtl_4.impl.core\n",
      "   83 |     automatic type(ACnt)  acnt = (ovld && ordy)? K-1 : ACnt;\n",
      "      |                                                ^\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: Entering directory '/home/maxwellqin/projects/finn/build_output/pyverilator_MVAU_hls_2_0k0i_voy'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o pyverilator_wrapper.o /home/maxwellqin/projects/finn/build_output/pyverilator_MVAU_hls_2_0k0i_voy/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VMVAU_hls_2.cpp VMVAU_hls_2___024root__DepSet_h4cde490c__0.cpp VMVAU_hls_2__Trace__0.cpp VMVAU_hls_2__ConstPool_0.cpp VMVAU_hls_2___024root__Slow.cpp VMVAU_hls_2___024root__DepSet_h4cde490c__0__Slow.cpp VMVAU_hls_2__Syms.cpp VMVAU_hls_2__Trace__0__Slow.cpp > VMVAU_hls_2__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o VMVAU_hls_2__ALL.o VMVAU_hls_2__ALL.cpp\n",
      "echo \"\" > VMVAU_hls_2__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VMVAU_hls_2__ALL.a VMVAU_hls_2__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VMVAU_hls_2__ALL.a      -o VMVAU_hls_2\n",
      "rm VMVAU_hls_2__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/home/maxwellqin/projects/finn/build_output/pyverilator_MVAU_hls_2_0k0i_voy'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_12_sw68imk3/Q_srl.v:122:54: Operator EQ expects 32 or 6 bits on the LHS, but LHS's VARREF 'addr_' generates 5 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_12.impl\n",
      "  122 |    assign addr_full_ = (state_==state_more) && (addr_==depth-2);\n",
      "      |                                                      ^~\n",
      "                ... For warning description see https://verilator.org/warn/WIDTH?v=4.224\n",
      "                ... Use \"/* verilator lint_off WIDTH */\" and lint_on around source to disable this message.\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_12_sw68imk3/Q_srl.v:179:10: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 6 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_12.impl\n",
      "  179 |   for (a_=depth-2; a_>0; a_=a_-1) begin\n",
      "      |          ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_12_sw68imk3/Q_srl.v:187:21: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_12.impl\n",
      "  187 |         srlo_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_12_sw68imk3/Q_srl.v:190:21: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_12.impl\n",
      "  190 |         addr_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_12_sw68imk3/Q_srl.v:203:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_12.impl\n",
      "  203 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_12_sw68imk3/Q_srl.v:213:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_12.impl\n",
      "  213 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_12_sw68imk3/Q_srl.v:227:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_12.impl\n",
      "  227 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_12_sw68imk3/Q_srl.v:234:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_12.impl\n",
      "  234 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_12_sw68imk3/Q_srl.v:247:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_12.impl\n",
      "  247 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_12_sw68imk3/Q_srl.v:265:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_12.impl\n",
      "  265 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_12_sw68imk3/Q_srl.v:279:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_12.impl\n",
      "  279 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_12_sw68imk3/Q_srl.v:296:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_12.impl\n",
      "  296 |    srlo_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_12_sw68imk3/Q_srl.v:299:16: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_12.impl\n",
      "  299 |    addr_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_12_sw68imk3/Q_srl.v:187:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  187 |         srlo_       <=  'bx;\n",
      "      |                     ^~\n",
      "                  *** See https://verilator.org/warn/COMBDLY before disabling this,\n",
      "                  else you may end up with different sim results.\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_12_sw68imk3/Q_srl.v:188:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  188 |         shift_en_o_ <= 1'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_12_sw68imk3/Q_srl.v:189:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  189 |         shift_en_   <= 1'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_12_sw68imk3/Q_srl.v:190:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  190 |         addr_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_12_sw68imk3/Q_srl.v:191:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  191 |         state_      <= 2'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_12_sw68imk3/Q_srl.v:196:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  196 |    srlo_       <= i_d;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_12_sw68imk3/Q_srl.v:197:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  197 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_12_sw68imk3/Q_srl.v:198:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  198 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_12_sw68imk3/Q_srl.v:199:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  199 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_12_sw68imk3/Q_srl.v:200:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  200 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_12_sw68imk3/Q_srl.v:203:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  203 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_12_sw68imk3/Q_srl.v:204:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  204 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_12_sw68imk3/Q_srl.v:205:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  205 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_12_sw68imk3/Q_srl.v:206:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  206 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_12_sw68imk3/Q_srl.v:207:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  207 |    state_      <= state_empty;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_12_sw68imk3/Q_srl.v:213:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  213 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_12_sw68imk3/Q_srl.v:214:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  214 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_12_sw68imk3/Q_srl.v:215:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  215 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_12_sw68imk3/Q_srl.v:216:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  216 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_12_sw68imk3/Q_srl.v:217:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  217 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_12_sw68imk3/Q_srl.v:220:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  220 |    srlo_       <= i_d;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_12_sw68imk3/Q_srl.v:221:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  221 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_12_sw68imk3/Q_srl.v:222:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  222 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_12_sw68imk3/Q_srl.v:223:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  223 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_12_sw68imk3/Q_srl.v:224:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  224 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_12_sw68imk3/Q_srl.v:227:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  227 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_12_sw68imk3/Q_srl.v:228:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  228 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_12_sw68imk3/Q_srl.v:229:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  229 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_12_sw68imk3/Q_srl.v:230:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  230 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_12_sw68imk3/Q_srl.v:231:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  231 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_12_sw68imk3/Q_srl.v:234:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  234 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_12_sw68imk3/Q_srl.v:235:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  235 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_12_sw68imk3/Q_srl.v:236:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  236 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_12_sw68imk3/Q_srl.v:237:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  237 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_12_sw68imk3/Q_srl.v:238:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  238 |    state_      <= state_empty;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_12_sw68imk3/Q_srl.v:247:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  247 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_12_sw68imk3/Q_srl.v:248:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  248 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_12_sw68imk3/Q_srl.v:249:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  249 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_12_sw68imk3/Q_srl.v:250:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  250 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_12_sw68imk3/Q_srl.v:251:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  251 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_12_sw68imk3/Q_srl.v:254:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  254 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_12_sw68imk3/Q_srl.v:255:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  255 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_12_sw68imk3/Q_srl.v:256:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  256 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_12_sw68imk3/Q_srl.v:259:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  259 |    addr_       <= addr_zero_ ? 0         : addr-1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_12_sw68imk3/Q_srl.v:260:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  260 |    state_      <= addr_zero_ ? state_one : state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_12_sw68imk3/Q_srl.v:265:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  265 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_12_sw68imk3/Q_srl.v:266:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  266 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_12_sw68imk3/Q_srl.v:267:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  267 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_12_sw68imk3/Q_srl.v:268:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  268 |    addr_       <= addr+1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_12_sw68imk3/Q_srl.v:269:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  269 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_12_sw68imk3/Q_srl.v:272:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  272 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_12_sw68imk3/Q_srl.v:273:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  273 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_12_sw68imk3/Q_srl.v:274:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  274 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_12_sw68imk3/Q_srl.v:275:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  275 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_12_sw68imk3/Q_srl.v:276:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  276 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_12_sw68imk3/Q_srl.v:279:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  279 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_12_sw68imk3/Q_srl.v:280:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  280 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_12_sw68imk3/Q_srl.v:281:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  281 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_12_sw68imk3/Q_srl.v:282:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  282 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_12_sw68imk3/Q_srl.v:283:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  283 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_12_sw68imk3/Q_srl.v:286:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  286 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_12_sw68imk3/Q_srl.v:287:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  287 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_12_sw68imk3/Q_srl.v:288:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  288 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_12_sw68imk3/Q_srl.v:289:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  289 |    addr_       <= addr_zero_ ? 0         : addr-1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_12_sw68imk3/Q_srl.v:290:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  290 |    state_      <= addr_zero_ ? state_one : state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_12_sw68imk3/Q_srl.v:296:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  296 |    srlo_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_12_sw68imk3/Q_srl.v:297:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  297 |    shift_en_o_ <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_12_sw68imk3/Q_srl.v:298:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  298 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_12_sw68imk3/Q_srl.v:299:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  299 |    addr_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_12_sw68imk3/Q_srl.v:300:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  300 |    state_      <= 2'bx;\n",
      "      |                ^~\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: Entering directory '/home/maxwellqin/projects/finn/build_output/pyverilator_StreamingDataWidthConverter_rtl_5_nmsspca1'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o pyverilator_wrapper.o /home/maxwellqin/projects/finn/build_output/pyverilator_StreamingDataWidthConverter_rtl_5_nmsspca1/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingDataWidthConverter_rtl_5.cpp VStreamingDataWidthConverter_rtl_5___024root__DepSet_h77078acc__0.cpp VStreamingDataWidthConverter_rtl_5__Trace__0.cpp VStreamingDataWidthConverter_rtl_5___024root__Slow.cpp VStreamingDataWidthConverter_rtl_5___024root__DepSet_h77078acc__0__Slow.cpp VStreamingDataWidthConverter_rtl_5__Syms.cpp VStreamingDataWidthConverter_rtl_5__Trace__0__Slow.cpp > VStreamingDataWidthConverter_rtl_5__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o VStreamingDataWidthConverter_rtl_5__ALL.o VStreamingDataWidthConverter_rtl_5__ALL.cpp\n",
      "echo \"\" > VStreamingDataWidthConverter_rtl_5__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VStreamingDataWidthConverter_rtl_5__ALL.a VStreamingDataWidthConverter_rtl_5__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VStreamingDataWidthConverter_rtl_5__ALL.a      -o VStreamingDataWidthConverter_rtl_5\n",
      "rm VStreamingDataWidthConverter_rtl_5__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/home/maxwellqin/projects/finn/build_output/pyverilator_StreamingDataWidthConverter_rtl_5_nmsspca1'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_7gy6ovud/swg_common.sv:69:78: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.\n",
      "                                                                                                                                       : ... In instance ConvolutionInputGenerator_rtl_2.impl.controller_inst\n",
      "   69 |     logic signed [$clog2(LOOP_H_ITERATIONS   +2)+1-1:0]  Counter_loop_h    = LOOP_H_ITERATIONS;\n",
      "      |                                                                              ^~~~~~~~~~~~~~~~~\n",
      "                ... For warning description see https://verilator.org/warn/WIDTH?v=4.224\n",
      "                ... Use \"/* verilator lint_off WIDTH */\" and lint_on around source to disable this message.\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_7gy6ovud/swg_common.sv:70:78: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_W_ITERATIONS' generates 32 bits.\n",
      "                                                                                                                                       : ... In instance ConvolutionInputGenerator_rtl_2.impl.controller_inst\n",
      "   70 |     logic signed [$clog2(LOOP_W_ITERATIONS   +2)+1-1:0]  Counter_loop_w    = LOOP_W_ITERATIONS;\n",
      "      |                                                                              ^~~~~~~~~~~~~~~~~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_7gy6ovud/swg_common.sv:71:78: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KH_ITERATIONS' generates 32 bits.\n",
      "                                                                                                                                       : ... In instance ConvolutionInputGenerator_rtl_2.impl.controller_inst\n",
      "   71 |     logic signed [$clog2(LOOP_KH_ITERATIONS  +2)+1-1:0]  Counter_loop_kh   = LOOP_KH_ITERATIONS;\n",
      "      |                                                                              ^~~~~~~~~~~~~~~~~~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_7gy6ovud/swg_common.sv:72:78: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KW_ITERATIONS' generates 32 bits.\n",
      "                                                                                                                                       : ... In instance ConvolutionInputGenerator_rtl_2.impl.controller_inst\n",
      "   72 |     logic signed [$clog2(LOOP_KW_ITERATIONS  +2)+1-1:0]  Counter_loop_kw   = LOOP_KW_ITERATIONS;\n",
      "      |                                                                              ^~~~~~~~~~~~~~~~~~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_7gy6ovud/swg_common.sv:73:78: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_SIMD_ITERATIONS' generates 32 bits.\n",
      "                                                                                                                                       : ... In instance ConvolutionInputGenerator_rtl_2.impl.controller_inst\n",
      "   73 |     logic signed [$clog2(LOOP_SIMD_ITERATIONS+2)+1-1:0]  Counter_loop_simd = LOOP_SIMD_ITERATIONS;\n",
      "      |                                                                              ^~~~~~~~~~~~~~~~~~~~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_7gy6ovud/swg_common.sv:79:41: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_SIMD' generates 32 bits.\n",
      "                                                                                                                                       : ... In instance ConvolutionInputGenerator_rtl_2.impl.controller_inst\n",
      "   79 |             STATE_LOOP_SIMD : addr_incr = HEAD_INCR_SIMD;\n",
      "      |                                         ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_7gy6ovud/swg_common.sv:80:41: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_KW' generates 32 bits.\n",
      "                                                                                                                                       : ... In instance ConvolutionInputGenerator_rtl_2.impl.controller_inst\n",
      "   80 |             STATE_LOOP_KW   : addr_incr = HEAD_INCR_KW;\n",
      "      |                                         ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_7gy6ovud/swg_common.sv:81:41: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_KH' generates 32 bits.\n",
      "                                                                                                                                       : ... In instance ConvolutionInputGenerator_rtl_2.impl.controller_inst\n",
      "   81 |             STATE_LOOP_KH   : addr_incr = HEAD_INCR_KH;\n",
      "      |                                         ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_7gy6ovud/swg_common.sv:82:41: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_W' generates 32 bits.\n",
      "                                                                                                                                       : ... In instance ConvolutionInputGenerator_rtl_2.impl.controller_inst\n",
      "   82 |             STATE_LOOP_W    : addr_incr = HEAD_INCR_W;\n",
      "      |                                         ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_7gy6ovud/swg_common.sv:83:41: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_H' generates 32 bits.\n",
      "                                                                                                                                       : ... In instance ConvolutionInputGenerator_rtl_2.impl.controller_inst\n",
      "   83 |             STATE_LOOP_H    : addr_incr = HEAD_INCR_H;\n",
      "      |                                         ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_7gy6ovud/swg_common.sv:89:22: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.\n",
      "                                                                                                                                       : ... In instance ConvolutionInputGenerator_rtl_2.impl.controller_inst\n",
      "   89 |     assign tail_incr =\n",
      "      |                      ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_7gy6ovud/swg_common.sv:115:31: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.\n",
      "                                                                                                                                        : ... In instance ConvolutionInputGenerator_rtl_2.impl.controller_inst\n",
      "  115 |             Counter_loop_h    <= LOOP_H_ITERATIONS;\n",
      "      |                               ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_7gy6ovud/swg_common.sv:116:31: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_W_ITERATIONS' generates 32 bits.\n",
      "                                                                                                                                        : ... In instance ConvolutionInputGenerator_rtl_2.impl.controller_inst\n",
      "  116 |             Counter_loop_w    <= LOOP_W_ITERATIONS;\n",
      "      |                               ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_7gy6ovud/swg_common.sv:117:31: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KH_ITERATIONS' generates 32 bits.\n",
      "                                                                                                                                        : ... In instance ConvolutionInputGenerator_rtl_2.impl.controller_inst\n",
      "  117 |             Counter_loop_kh   <= LOOP_KH_ITERATIONS;\n",
      "      |                               ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_7gy6ovud/swg_common.sv:118:31: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KW_ITERATIONS' generates 32 bits.\n",
      "                                                                                                                                        : ... In instance ConvolutionInputGenerator_rtl_2.impl.controller_inst\n",
      "  118 |             Counter_loop_kw   <= LOOP_KW_ITERATIONS;\n",
      "      |                               ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_7gy6ovud/swg_common.sv:119:31: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_SIMD_ITERATIONS' generates 32 bits.\n",
      "                                                                                                                                        : ... In instance ConvolutionInputGenerator_rtl_2.impl.controller_inst\n",
      "  119 |             Counter_loop_simd <= LOOP_SIMD_ITERATIONS;\n",
      "      |                               ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_7gy6ovud/swg_common.sv:126:39: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_SIMD_ITERATIONS' generates 32 bits.\n",
      "                                                                                                                                        : ... In instance ConvolutionInputGenerator_rtl_2.impl.controller_inst\n",
      "  126 |                     Counter_loop_simd <= LOOP_SIMD_ITERATIONS;\n",
      "      |                                       ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_7gy6ovud/swg_common.sv:129:41: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KW_ITERATIONS' generates 32 bits.\n",
      "                                                                                                                                        : ... In instance ConvolutionInputGenerator_rtl_2.impl.controller_inst\n",
      "  129 |                         Counter_loop_kw <= LOOP_KW_ITERATIONS;\n",
      "      |                                         ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_7gy6ovud/swg_common.sv:132:45: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KH_ITERATIONS' generates 32 bits.\n",
      "                                                                                                                                        : ... In instance ConvolutionInputGenerator_rtl_2.impl.controller_inst\n",
      "  132 |                             Counter_loop_kh <= LOOP_KH_ITERATIONS;\n",
      "      |                                             ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_7gy6ovud/swg_common.sv:135:48: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_W_ITERATIONS' generates 32 bits.\n",
      "                                                                                                                                        : ... In instance ConvolutionInputGenerator_rtl_2.impl.controller_inst\n",
      "  135 |                                 Counter_loop_w <= LOOP_W_ITERATIONS;\n",
      "      |                                                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_7gy6ovud/swg_common.sv:137:54: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.\n",
      "                                                                                                                                        : ... In instance ConvolutionInputGenerator_rtl_2.impl.controller_inst\n",
      "  137 |                                 else  Counter_loop_h <= LOOP_H_ITERATIONS;\n",
      "      |                                                      ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_7gy6ovud/ConvolutionInputGenerator_rtl_2_impl.sv:131:48: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 10 bits.\n",
      "                                                                                                                                                                  : ... In instance ConvolutionInputGenerator_rtl_2.impl\n",
      "  131 |     uwire  reading_done = Newest_buffered_elem == LAST_READ_ELEM;\n",
      "      |                                                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_7gy6ovud/ConvolutionInputGenerator_rtl_2_impl.sv:135:48: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 10 bits.\n",
      "                                                                                                                                                                  : ... In instance ConvolutionInputGenerator_rtl_2.impl\n",
      "  135 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(First_elem_next_window) &&\n",
      "      |                                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_7gy6ovud/ConvolutionInputGenerator_rtl_2_impl.sv:135:74: Operator LTS expects 32 bits on the RHS, but RHS's SIGNED generates 10 bits.\n",
      "                                                                                                                                                                  : ... In instance ConvolutionInputGenerator_rtl_2.impl\n",
      "  135 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(First_elem_next_window) &&\n",
      "      |                                                                          ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_7gy6ovud/ConvolutionInputGenerator_rtl_2_impl.sv:136:48: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 10 bits.\n",
      "                                                                                                                                                                  : ... In instance ConvolutionInputGenerator_rtl_2.impl\n",
      "  136 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(Current_elem)\n",
      "      |                                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_7gy6ovud/ConvolutionInputGenerator_rtl_2_impl.sv:136:74: Operator LTS expects 32 bits on the RHS, but RHS's SIGNED generates 10 bits.\n",
      "                                                                                                                                                                  : ... In instance ConvolutionInputGenerator_rtl_2.impl\n",
      "  136 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(Current_elem)\n",
      "      |                                                                          ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_7gy6ovud/ConvolutionInputGenerator_rtl_2_impl.sv:143:37: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'Window_buffer_read_addr_reg' generates 10 bits.\n",
      "                                                                                                                                                                  : ... In instance ConvolutionInputGenerator_rtl_2.impl\n",
      "  143 |     assign  window_buffer_read_addr = Window_buffer_read_addr_reg;\n",
      "      |                                     ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_7gy6ovud/ConvolutionInputGenerator_rtl_2_impl.sv:169:79: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Window_buffer_write_addr_reg' generates 9 bits.\n",
      "                                                                                                                                                                  : ... In instance ConvolutionInputGenerator_rtl_2.impl\n",
      "  169 |                 Window_buffer_write_addr_reg <= (Window_buffer_write_addr_reg == BUF_ELEM_TOTAL-1)? 0 : Window_buffer_write_addr_reg + 1;\n",
      "      |                                                                               ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_7gy6ovud/ConvolutionInputGenerator_rtl_2_impl.sv:172:42: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 10 bits.\n",
      "                                                                                                                                                                  : ... In instance ConvolutionInputGenerator_rtl_2.impl\n",
      "  172 |                 if (Newest_buffered_elem == LAST_READ_ELEM-1) begin\n",
      "      |                                          ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_7gy6ovud/ConvolutionInputGenerator_rtl_2_impl.sv:176:43: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 10 bits.\n",
      "                                                                                                                                                                  : ... In instance ConvolutionInputGenerator_rtl_2.impl\n",
      "  176 |                 if ((Newest_buffered_elem == LAST_READ_ELEM-1) && Writing_done) begin\n",
      "      |                                           ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_7gy6ovud/ConvolutionInputGenerator_rtl_2_impl.sv:195:25: Operator GTES expects 32 bits on the LHS, but LHS's VARREF 'ra' generates 11 bits.\n",
      "                                                                                                                                                                  : ... In instance ConvolutionInputGenerator_rtl_2.impl\n",
      "  195 |                     (ra >= BUF_ELEM_TOTAL)? -BUF_ELEM_TOTAL :\n",
      "      |                         ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_7gy6ovud/ConvolutionInputGenerator_rtl_2_impl.sv:195:43: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.\n",
      "                                                                                                                                                                  : ... In instance ConvolutionInputGenerator_rtl_2.impl\n",
      "  195 |                     (ra >= BUF_ELEM_TOTAL)? -BUF_ELEM_TOTAL :\n",
      "      |                                           ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_7gy6ovud/ConvolutionInputGenerator_rtl_2_impl.sv:197:45: Operator ASSIGNDLY expects 10 bits on the Assign RHS, but Assign RHS's ADD generates 11 bits.\n",
      "                                                                                                                                                                  : ... In instance ConvolutionInputGenerator_rtl_2.impl\n",
      "  197 |                 Window_buffer_read_addr_reg <= ra + ra_correct;\n",
      "      |                                             ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_7gy6ovud/ConvolutionInputGenerator_rtl_2_impl.sv:200:59: Operator NEQ expects 32 bits on the LHS, but LHS's VARREF 'Position_in_window' generates 9 bits.\n",
      "                                                                                                                                                                  : ... In instance ConvolutionInputGenerator_rtl_2.impl\n",
      "  200 |                 Position_in_window <= (Position_in_window != ELEM_PER_WINDOW - 1)? Position_in_window+1 : 0;\n",
      "      |                                                           ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_7gy6ovud/ConvolutionInputGenerator_rtl_2_impl.sv:207:34: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Current_elem' generates 10 bits.\n",
      "                                                                                                                                                                  : ... In instance ConvolutionInputGenerator_rtl_2.impl\n",
      "  207 |                 if (Current_elem == LAST_WRITE_ELEM)\n",
      "      |                                  ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_7gy6ovud/ConvolutionInputGenerator_rtl_2_impl.sv:224:71: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 10 bits.\n",
      "                                                                                                                                                                  : ... In instance ConvolutionInputGenerator_rtl_2.impl\n",
      "  224 |                 if (reading_done || (read_ok && (Newest_buffered_elem == LAST_READ_ELEM - 1))) begin\n",
      "      |                                                                       ^~\n",
      "%Warning-CASEINCOMPLETE: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_7gy6ovud/swg_common.sv:77:16: Case values incompletely covered (example pattern 0x6)\n",
      "   77 |         unique case (State)\n",
      "      |                ^~~~\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: Entering directory '/home/maxwellqin/projects/finn/build_output/pyverilator_StreamingFIFO_rtl_13_wo0ahere'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o pyverilator_wrapper.o /home/maxwellqin/projects/finn/build_output/pyverilator_StreamingFIFO_rtl_13_wo0ahere/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingFIFO_rtl_13.cpp VStreamingFIFO_rtl_13___024root__DepSet_hbf9bc363__0.cpp VStreamingFIFO_rtl_13__Trace__0.cpp VStreamingFIFO_rtl_13___024root__Slow.cpp VStreamingFIFO_rtl_13___024root__DepSet_hbf9bc363__0__Slow.cpp VStreamingFIFO_rtl_13__Syms.cpp VStreamingFIFO_rtl_13__Trace__0__Slow.cpp > VStreamingFIFO_rtl_13__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o VStreamingFIFO_rtl_13__ALL.o VStreamingFIFO_rtl_13__ALL.cpp\n",
      "echo \"\" > VStreamingFIFO_rtl_13__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VStreamingFIFO_rtl_13__ALL.a VStreamingFIFO_rtl_13__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VStreamingFIFO_rtl_13__ALL.a      -o VStreamingFIFO_rtl_13\n",
      "rm VStreamingFIFO_rtl_13__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/home/maxwellqin/projects/finn/build_output/pyverilator_StreamingFIFO_rtl_13_wo0ahere'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_11_e6okk34w/Q_srl.v:122:54: Operator EQ expects 32 or 6 bits on the LHS, but LHS's VARREF 'addr_' generates 5 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_11.impl\n",
      "  122 |    assign addr_full_ = (state_==state_more) && (addr_==depth-2);\n",
      "      |                                                      ^~\n",
      "                ... For warning description see https://verilator.org/warn/WIDTH?v=4.224\n",
      "                ... Use \"/* verilator lint_off WIDTH */\" and lint_on around source to disable this message.\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_11_e6okk34w/Q_srl.v:179:10: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 6 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_11.impl\n",
      "  179 |   for (a_=depth-2; a_>0; a_=a_-1) begin\n",
      "      |          ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_11_e6okk34w/Q_srl.v:187:21: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_11.impl\n",
      "  187 |         srlo_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_11_e6okk34w/Q_srl.v:190:21: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_11.impl\n",
      "  190 |         addr_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_11_e6okk34w/Q_srl.v:203:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_11.impl\n",
      "  203 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_11_e6okk34w/Q_srl.v:213:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_11.impl\n",
      "  213 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_11_e6okk34w/Q_srl.v:227:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_11.impl\n",
      "  227 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_11_e6okk34w/Q_srl.v:234:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_11.impl\n",
      "  234 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_11_e6okk34w/Q_srl.v:247:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_11.impl\n",
      "  247 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_11_e6okk34w/Q_srl.v:265:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_11.impl\n",
      "  265 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_11_e6okk34w/Q_srl.v:279:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_11.impl\n",
      "  279 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_11_e6okk34w/Q_srl.v:296:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_11.impl\n",
      "  296 |    srlo_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_11_e6okk34w/Q_srl.v:299:16: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_11.impl\n",
      "  299 |    addr_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_11_e6okk34w/Q_srl.v:187:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  187 |         srlo_       <=  'bx;\n",
      "      |                     ^~\n",
      "                  *** See https://verilator.org/warn/COMBDLY before disabling this,\n",
      "                  else you may end up with different sim results.\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_11_e6okk34w/Q_srl.v:188:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  188 |         shift_en_o_ <= 1'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_11_e6okk34w/Q_srl.v:189:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  189 |         shift_en_   <= 1'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_11_e6okk34w/Q_srl.v:190:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  190 |         addr_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_11_e6okk34w/Q_srl.v:191:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  191 |         state_      <= 2'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_11_e6okk34w/Q_srl.v:196:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  196 |    srlo_       <= i_d;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_11_e6okk34w/Q_srl.v:197:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  197 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_11_e6okk34w/Q_srl.v:198:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  198 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_11_e6okk34w/Q_srl.v:199:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  199 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_11_e6okk34w/Q_srl.v:200:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  200 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_11_e6okk34w/Q_srl.v:203:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  203 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_11_e6okk34w/Q_srl.v:204:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  204 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_11_e6okk34w/Q_srl.v:205:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  205 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_11_e6okk34w/Q_srl.v:206:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  206 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_11_e6okk34w/Q_srl.v:207:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  207 |    state_      <= state_empty;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_11_e6okk34w/Q_srl.v:213:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  213 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_11_e6okk34w/Q_srl.v:214:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  214 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_11_e6okk34w/Q_srl.v:215:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  215 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_11_e6okk34w/Q_srl.v:216:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  216 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_11_e6okk34w/Q_srl.v:217:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  217 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_11_e6okk34w/Q_srl.v:220:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  220 |    srlo_       <= i_d;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_11_e6okk34w/Q_srl.v:221:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  221 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_11_e6okk34w/Q_srl.v:222:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  222 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_11_e6okk34w/Q_srl.v:223:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  223 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_11_e6okk34w/Q_srl.v:224:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  224 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_11_e6okk34w/Q_srl.v:227:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  227 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_11_e6okk34w/Q_srl.v:228:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  228 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_11_e6okk34w/Q_srl.v:229:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  229 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_11_e6okk34w/Q_srl.v:230:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  230 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_11_e6okk34w/Q_srl.v:231:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  231 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_11_e6okk34w/Q_srl.v:234:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  234 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_11_e6okk34w/Q_srl.v:235:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  235 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_11_e6okk34w/Q_srl.v:236:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  236 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_11_e6okk34w/Q_srl.v:237:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  237 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_11_e6okk34w/Q_srl.v:238:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  238 |    state_      <= state_empty;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_11_e6okk34w/Q_srl.v:247:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  247 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_11_e6okk34w/Q_srl.v:248:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  248 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_11_e6okk34w/Q_srl.v:249:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  249 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_11_e6okk34w/Q_srl.v:250:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  250 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_11_e6okk34w/Q_srl.v:251:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  251 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_11_e6okk34w/Q_srl.v:254:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  254 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_11_e6okk34w/Q_srl.v:255:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  255 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_11_e6okk34w/Q_srl.v:256:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  256 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_11_e6okk34w/Q_srl.v:259:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  259 |    addr_       <= addr_zero_ ? 0         : addr-1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_11_e6okk34w/Q_srl.v:260:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  260 |    state_      <= addr_zero_ ? state_one : state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_11_e6okk34w/Q_srl.v:265:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  265 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_11_e6okk34w/Q_srl.v:266:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  266 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_11_e6okk34w/Q_srl.v:267:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  267 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_11_e6okk34w/Q_srl.v:268:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  268 |    addr_       <= addr+1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_11_e6okk34w/Q_srl.v:269:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  269 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_11_e6okk34w/Q_srl.v:272:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  272 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_11_e6okk34w/Q_srl.v:273:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  273 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_11_e6okk34w/Q_srl.v:274:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  274 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_11_e6okk34w/Q_srl.v:275:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  275 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_11_e6okk34w/Q_srl.v:276:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  276 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_11_e6okk34w/Q_srl.v:279:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  279 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_11_e6okk34w/Q_srl.v:280:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  280 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_11_e6okk34w/Q_srl.v:281:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  281 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_11_e6okk34w/Q_srl.v:282:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  282 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_11_e6okk34w/Q_srl.v:283:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  283 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_11_e6okk34w/Q_srl.v:286:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  286 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_11_e6okk34w/Q_srl.v:287:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  287 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_11_e6okk34w/Q_srl.v:288:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  288 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_11_e6okk34w/Q_srl.v:289:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  289 |    addr_       <= addr_zero_ ? 0         : addr-1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_11_e6okk34w/Q_srl.v:290:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  290 |    state_      <= addr_zero_ ? state_one : state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_11_e6okk34w/Q_srl.v:296:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  296 |    srlo_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_11_e6okk34w/Q_srl.v:297:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  297 |    shift_en_o_ <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_11_e6okk34w/Q_srl.v:298:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  298 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_11_e6okk34w/Q_srl.v:299:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  299 |    addr_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_11_e6okk34w/Q_srl.v:300:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  300 |    state_      <= 2'bx;\n",
      "      |                ^~\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: Entering directory '/home/maxwellqin/projects/finn/build_output/pyverilator_StreamingDataWidthConverter_rtl_4_m6_7hke9'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o pyverilator_wrapper.o /home/maxwellqin/projects/finn/build_output/pyverilator_StreamingDataWidthConverter_rtl_4_m6_7hke9/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingDataWidthConverter_rtl_4.cpp VStreamingDataWidthConverter_rtl_4___024root__DepSet_hf5bdf8ef__0.cpp VStreamingDataWidthConverter_rtl_4__Trace__0.cpp VStreamingDataWidthConverter_rtl_4___024root__Slow.cpp VStreamingDataWidthConverter_rtl_4___024root__DepSet_hf5bdf8ef__0__Slow.cpp VStreamingDataWidthConverter_rtl_4__Syms.cpp VStreamingDataWidthConverter_rtl_4__Trace__0__Slow.cpp > VStreamingDataWidthConverter_rtl_4__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o VStreamingDataWidthConverter_rtl_4__ALL.o VStreamingDataWidthConverter_rtl_4__ALL.cpp\n",
      "echo \"\" > VStreamingDataWidthConverter_rtl_4__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VStreamingDataWidthConverter_rtl_4__ALL.a VStreamingDataWidthConverter_rtl_4__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VStreamingDataWidthConverter_rtl_4__ALL.a      -o VStreamingDataWidthConverter_rtl_4\n",
      "rm VStreamingDataWidthConverter_rtl_4__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/home/maxwellqin/projects/finn/build_output/pyverilator_StreamingDataWidthConverter_rtl_4_m6_7hke9'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingDataWidthConverter_rtl_3_6n6h90s6/dwc.sv:106:4: Logical operator IF expects 1 bit on the If, but If's MODDIV generates 32 bits.\n",
      "                                                                                                                                  : ... In instance StreamingDataWidthConverter_rtl_3.impl.core\n",
      "  106 |    if(IBITS % OBITS) begin\n",
      "      |    ^~\n",
      "                ... For warning description see https://verilator.org/warn/WIDTH?v=4.224\n",
      "                ... Use \"/* verilator lint_off WIDTH */\" and lint_on around source to disable this message.\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingDataWidthConverter_rtl_3_6n6h90s6/dwc.sv:135:11: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.\n",
      "                                                                                                                                   : ... In instance StreamingDataWidthConverter_rtl_3.impl.core\n",
      "  135 |      acnt = ivld? -K+1 : 1;\n",
      "      |           ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingDataWidthConverter_rtl_3_6n6h90s6/dwc.sv:141:18: Operator ADD expects 5 bits on the RHS, but RHS's VARREF 'ainc' generates 1 bits.\n",
      "                                                                                                                                   : ... In instance StreamingDataWidthConverter_rtl_3.impl.core\n",
      "  141 |     ACnt <= acnt + ainc;\n",
      "      |                  ^\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: Entering directory '/home/maxwellqin/projects/finn/build_output/pyverilator_StreamingFIFO_rtl_12_spi3ecet'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o pyverilator_wrapper.o /home/maxwellqin/projects/finn/build_output/pyverilator_StreamingFIFO_rtl_12_spi3ecet/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingFIFO_rtl_12.cpp VStreamingFIFO_rtl_12___024root__DepSet_h871bdb8e__0.cpp VStreamingFIFO_rtl_12__Trace__0.cpp VStreamingFIFO_rtl_12___024root__Slow.cpp VStreamingFIFO_rtl_12___024root__DepSet_h871bdb8e__0__Slow.cpp VStreamingFIFO_rtl_12__Syms.cpp VStreamingFIFO_rtl_12__Trace__0__Slow.cpp > VStreamingFIFO_rtl_12__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o VStreamingFIFO_rtl_12__ALL.o VStreamingFIFO_rtl_12__ALL.cpp\n",
      "echo \"\" > VStreamingFIFO_rtl_12__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VStreamingFIFO_rtl_12__ALL.a VStreamingFIFO_rtl_12__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VStreamingFIFO_rtl_12__ALL.a      -o VStreamingFIFO_rtl_12\n",
      "rm VStreamingFIFO_rtl_12__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/home/maxwellqin/projects/finn/build_output/pyverilator_StreamingFIFO_rtl_12_spi3ecet'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_10_nbmtvxob/Q_srl.v:122:54: Operator EQ expects 32 or 2 bits on the LHS, but LHS's VARREF 'addr_' generates 1 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_10.impl\n",
      "  122 |    assign addr_full_ = (state_==state_more) && (addr_==depth-2);\n",
      "      |                                                      ^~\n",
      "                ... For warning description see https://verilator.org/warn/WIDTH?v=4.224\n",
      "                ... Use \"/* verilator lint_off WIDTH */\" and lint_on around source to disable this message.\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_10_nbmtvxob/Q_srl.v:179:10: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 2 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_10.impl\n",
      "  179 |   for (a_=depth-2; a_>0; a_=a_-1) begin\n",
      "      |          ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_10_nbmtvxob/Q_srl.v:187:21: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_10.impl\n",
      "  187 |         srlo_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_10_nbmtvxob/Q_srl.v:190:21: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_10.impl\n",
      "  190 |         addr_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_10_nbmtvxob/Q_srl.v:203:16: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_10.impl\n",
      "  203 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_10_nbmtvxob/Q_srl.v:213:16: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_10.impl\n",
      "  213 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_10_nbmtvxob/Q_srl.v:227:16: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_10.impl\n",
      "  227 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_10_nbmtvxob/Q_srl.v:234:16: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_10.impl\n",
      "  234 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_10_nbmtvxob/Q_srl.v:247:16: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_10.impl\n",
      "  247 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_10_nbmtvxob/Q_srl.v:265:16: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_10.impl\n",
      "  265 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_10_nbmtvxob/Q_srl.v:279:16: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_10.impl\n",
      "  279 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_10_nbmtvxob/Q_srl.v:296:16: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_10.impl\n",
      "  296 |    srlo_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_10_nbmtvxob/Q_srl.v:299:16: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                       : ... In instance StreamingFIFO_rtl_10.impl\n",
      "  299 |    addr_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_10_nbmtvxob/Q_srl.v:187:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  187 |         srlo_       <=  'bx;\n",
      "      |                     ^~\n",
      "                  *** See https://verilator.org/warn/COMBDLY before disabling this,\n",
      "                  else you may end up with different sim results.\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_10_nbmtvxob/Q_srl.v:188:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  188 |         shift_en_o_ <= 1'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_10_nbmtvxob/Q_srl.v:189:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  189 |         shift_en_   <= 1'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_10_nbmtvxob/Q_srl.v:190:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  190 |         addr_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_10_nbmtvxob/Q_srl.v:191:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  191 |         state_      <= 2'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_10_nbmtvxob/Q_srl.v:196:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  196 |    srlo_       <= i_d;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_10_nbmtvxob/Q_srl.v:197:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  197 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_10_nbmtvxob/Q_srl.v:198:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  198 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_10_nbmtvxob/Q_srl.v:199:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  199 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_10_nbmtvxob/Q_srl.v:200:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  200 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_10_nbmtvxob/Q_srl.v:203:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  203 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_10_nbmtvxob/Q_srl.v:204:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  204 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_10_nbmtvxob/Q_srl.v:205:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  205 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_10_nbmtvxob/Q_srl.v:206:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  206 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_10_nbmtvxob/Q_srl.v:207:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  207 |    state_      <= state_empty;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_10_nbmtvxob/Q_srl.v:213:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  213 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_10_nbmtvxob/Q_srl.v:214:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  214 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_10_nbmtvxob/Q_srl.v:215:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  215 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_10_nbmtvxob/Q_srl.v:216:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  216 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_10_nbmtvxob/Q_srl.v:217:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  217 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_10_nbmtvxob/Q_srl.v:220:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  220 |    srlo_       <= i_d;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_10_nbmtvxob/Q_srl.v:221:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  221 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_10_nbmtvxob/Q_srl.v:222:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  222 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_10_nbmtvxob/Q_srl.v:223:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  223 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_10_nbmtvxob/Q_srl.v:224:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  224 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_10_nbmtvxob/Q_srl.v:227:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  227 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_10_nbmtvxob/Q_srl.v:228:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  228 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_10_nbmtvxob/Q_srl.v:229:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  229 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_10_nbmtvxob/Q_srl.v:230:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  230 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_10_nbmtvxob/Q_srl.v:231:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  231 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_10_nbmtvxob/Q_srl.v:234:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  234 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_10_nbmtvxob/Q_srl.v:235:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  235 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_10_nbmtvxob/Q_srl.v:236:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  236 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_10_nbmtvxob/Q_srl.v:237:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  237 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_10_nbmtvxob/Q_srl.v:238:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  238 |    state_      <= state_empty;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_10_nbmtvxob/Q_srl.v:247:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  247 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_10_nbmtvxob/Q_srl.v:248:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  248 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_10_nbmtvxob/Q_srl.v:249:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  249 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_10_nbmtvxob/Q_srl.v:250:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  250 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_10_nbmtvxob/Q_srl.v:251:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  251 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_10_nbmtvxob/Q_srl.v:254:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  254 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_10_nbmtvxob/Q_srl.v:255:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  255 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_10_nbmtvxob/Q_srl.v:256:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  256 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_10_nbmtvxob/Q_srl.v:259:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  259 |    addr_       <= addr_zero_ ? 0         : addr-1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_10_nbmtvxob/Q_srl.v:260:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  260 |    state_      <= addr_zero_ ? state_one : state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_10_nbmtvxob/Q_srl.v:296:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  296 |    srlo_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_10_nbmtvxob/Q_srl.v:297:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  297 |    shift_en_o_ <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_10_nbmtvxob/Q_srl.v:298:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  298 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_10_nbmtvxob/Q_srl.v:299:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  299 |    addr_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_10_nbmtvxob/Q_srl.v:300:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                         : ... This will be executed as a blocking assignment '='!\n",
      "  300 |    state_      <= 2'bx;\n",
      "      |                ^~\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: Entering directory '/home/maxwellqin/projects/finn/build_output/pyverilator_ConvolutionInputGenerator_rtl_2_7sdwk_vh'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o pyverilator_wrapper.o /home/maxwellqin/projects/finn/build_output/pyverilator_ConvolutionInputGenerator_rtl_2_7sdwk_vh/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VConvolutionInputGenerator_rtl_2.cpp VConvolutionInputGenerator_rtl_2___024root__DepSet_hddfb5d97__0.cpp VConvolutionInputGenerator_rtl_2__Trace__0.cpp VConvolutionInputGenerator_rtl_2__ConstPool_0.cpp VConvolutionInputGenerator_rtl_2___024root__Slow.cpp VConvolutionInputGenerator_rtl_2___024root__DepSet_hddfb5d97__0__Slow.cpp VConvolutionInputGenerator_rtl_2__Syms.cpp VConvolutionInputGenerator_rtl_2__Trace__0__Slow.cpp > VConvolutionInputGenerator_rtl_2__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o VConvolutionInputGenerator_rtl_2__ALL.o VConvolutionInputGenerator_rtl_2__ALL.cpp\n",
      "echo \"\" > VConvolutionInputGenerator_rtl_2__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VConvolutionInputGenerator_rtl_2__ALL.a VConvolutionInputGenerator_rtl_2__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VConvolutionInputGenerator_rtl_2__ALL.a      -o VConvolutionInputGenerator_rtl_2\n",
      "rm VConvolutionInputGenerator_rtl_2__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/home/maxwellqin/projects/finn/build_output/pyverilator_ConvolutionInputGenerator_rtl_2_7sdwk_vh'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_1__jwuisu7/StreamingMaxPool_hls_1.v:1436:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                                    : ... In instance StreamingMaxPool_hls_1.grp_StreamingMaxPool_hls_1_Pipeline_VITIS_LOOP_90_6_fu_125.flow_control_loop_pipe_sequential_init_U\n",
      " 1436 | #0 ap_loop_init_int = 1'b1;\n",
      "      |  ^\n",
      "                  ... For warning description see https://verilator.org/warn/STMTDLY?v=4.224\n",
      "                  ... Use \"/* verilator lint_off STMTDLY */\" and lint_on around source to disable this message.\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_1__jwuisu7/StreamingMaxPool_hls_1.v:1437:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                                    : ... In instance StreamingMaxPool_hls_1.grp_StreamingMaxPool_hls_1_Pipeline_VITIS_LOOP_90_6_fu_125.flow_control_loop_pipe_sequential_init_U\n",
      " 1437 | #0 ap_done_cache = 1'b0;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_1__jwuisu7/StreamingMaxPool_hls_1.v:491:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                                   : ... In instance StreamingMaxPool_hls_1.grp_StreamingMaxPool_hls_1_Pipeline_VITIS_LOOP_79_3_VITIS_LOOP_80_4_VITIS_LOOP_82_5_fu_118\n",
      "  491 | #0 ap_CS_iter0_fsm = 1'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_1__jwuisu7/StreamingMaxPool_hls_1.v:492:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                                   : ... In instance StreamingMaxPool_hls_1.grp_StreamingMaxPool_hls_1_Pipeline_VITIS_LOOP_79_3_VITIS_LOOP_80_4_VITIS_LOOP_82_5_fu_118\n",
      "  492 | #0 ap_CS_iter1_fsm = 2'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_1__jwuisu7/StreamingMaxPool_hls_1.v:493:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                                   : ... In instance StreamingMaxPool_hls_1.grp_StreamingMaxPool_hls_1_Pipeline_VITIS_LOOP_79_3_VITIS_LOOP_80_4_VITIS_LOOP_82_5_fu_118\n",
      "  493 | #0 ap_CS_iter2_fsm = 2'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_1__jwuisu7/StreamingMaxPool_hls_1.v:494:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                                   : ... In instance StreamingMaxPool_hls_1.grp_StreamingMaxPool_hls_1_Pipeline_VITIS_LOOP_79_3_VITIS_LOOP_80_4_VITIS_LOOP_82_5_fu_118\n",
      "  494 | #0 ap_done_reg = 1'b0;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_1__jwuisu7/StreamingMaxPool_hls_1.v:607:28: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln80_fu_220_p1' generates 64 bits.\n",
      "                                                                                                                                  : ... In instance StreamingMaxPool_hls_1.grp_StreamingMaxPool_hls_1_Pipeline_VITIS_LOOP_79_3_VITIS_LOOP_80_4_VITIS_LOOP_82_5_fu_118\n",
      "  607 |         buf_V_addr_reg_343 <= zext_ln80_fu_220_p1;\n",
      "      |                            ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_1__jwuisu7/StreamingMaxPool_hls_1.v:728:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                                  : ... In instance StreamingMaxPool_hls_1.grp_StreamingMaxPool_hls_1_Pipeline_VITIS_LOOP_79_3_VITIS_LOOP_80_4_VITIS_LOOP_82_5_fu_118\n",
      "  728 |             ap_NS_iter0_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_1__jwuisu7/StreamingMaxPool_hls_1.v:750:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                                  : ... In instance StreamingMaxPool_hls_1.grp_StreamingMaxPool_hls_1_Pipeline_VITIS_LOOP_79_3_VITIS_LOOP_80_4_VITIS_LOOP_82_5_fu_118\n",
      "  750 |             ap_NS_iter1_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_1__jwuisu7/StreamingMaxPool_hls_1.v:774:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                                  : ... In instance StreamingMaxPool_hls_1.grp_StreamingMaxPool_hls_1_Pipeline_VITIS_LOOP_79_3_VITIS_LOOP_80_4_VITIS_LOOP_82_5_fu_118\n",
      "  774 |             ap_NS_iter2_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_1__jwuisu7/StreamingMaxPool_hls_1.v:815:23: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln80_fu_220_p1' generates 64 bits.\n",
      "                                                                                                                                  : ... In instance StreamingMaxPool_hls_1.grp_StreamingMaxPool_hls_1_Pipeline_VITIS_LOOP_79_3_VITIS_LOOP_80_4_VITIS_LOOP_82_5_fu_118\n",
      "  815 | assign buf_V_address1 = zext_ln80_fu_220_p1;\n",
      "      |                       ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_1__jwuisu7/StreamingMaxPool_hls_1.v:847:28: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'select_ln80_1_fu_212_p3' generates 3 bits.\n",
      "                                                                                                                                  : ... In instance StreamingMaxPool_hls_1.grp_StreamingMaxPool_hls_1_Pipeline_VITIS_LOOP_79_3_VITIS_LOOP_80_4_VITIS_LOOP_82_5_fu_118\n",
      "  847 | assign zext_ln80_fu_220_p1 = select_ln80_1_fu_212_p3;\n",
      "      |                            ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_1__jwuisu7/StreamingMaxPool_hls_1.v:88:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                                  : ... In instance StreamingMaxPool_hls_1.grp_StreamingMaxPool_hls_1_Pipeline_VITIS_LOOP_90_6_fu_125\n",
      "   88 | #0 ap_CS_iter0_fsm = 1'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_1__jwuisu7/StreamingMaxPool_hls_1.v:89:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                                  : ... In instance StreamingMaxPool_hls_1.grp_StreamingMaxPool_hls_1_Pipeline_VITIS_LOOP_90_6_fu_125\n",
      "   89 | #0 ap_CS_iter1_fsm = 2'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_1__jwuisu7/StreamingMaxPool_hls_1.v:90:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                                  : ... In instance StreamingMaxPool_hls_1.grp_StreamingMaxPool_hls_1_Pipeline_VITIS_LOOP_90_6_fu_125\n",
      "   90 | #0 ap_done_reg = 1'b0;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_1__jwuisu7/StreamingMaxPool_hls_1.v:254:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                                  : ... In instance StreamingMaxPool_hls_1.grp_StreamingMaxPool_hls_1_Pipeline_VITIS_LOOP_90_6_fu_125\n",
      "  254 |             ap_NS_iter0_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_1__jwuisu7/StreamingMaxPool_hls_1.v:278:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                                  : ... In instance StreamingMaxPool_hls_1.grp_StreamingMaxPool_hls_1_Pipeline_VITIS_LOOP_90_6_fu_125\n",
      "  278 |             ap_NS_iter1_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_1__jwuisu7/StreamingMaxPool_hls_1.v:309:23: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln90_fu_88_p1' generates 64 bits.\n",
      "                                                                                                                                  : ... In instance StreamingMaxPool_hls_1.grp_StreamingMaxPool_hls_1_Pipeline_VITIS_LOOP_90_6_fu_125\n",
      "  309 | assign buf_V_address0 = zext_ln90_fu_88_p1;\n",
      "      |                       ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_1__jwuisu7/StreamingMaxPool_hls_1.v:319:27: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'ap_sig_allocacmp_outpix_1' generates 3 bits.\n",
      "                                                                                                                                  : ... In instance StreamingMaxPool_hls_1.grp_StreamingMaxPool_hls_1_Pipeline_VITIS_LOOP_90_6_fu_125\n",
      "  319 | assign zext_ln90_fu_88_p1 = ap_sig_allocacmp_outpix_1;\n",
      "      |                           ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_1__jwuisu7/StreamingMaxPool_hls_1.v:962:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                                   : ... In instance StreamingMaxPool_hls_1\n",
      "  962 | #0 grp_StreamingMaxPool_hls_1_Pipeline_VITIS_LOOP_79_3_VITIS_LOOP_80_4_VITIS_LOOP_82_5_fu_118_ap_start_reg = 1'b0;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_1__jwuisu7/StreamingMaxPool_hls_1.v:963:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                                   : ... In instance StreamingMaxPool_hls_1\n",
      "  963 | #0 ap_CS_fsm = 9'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_1__jwuisu7/StreamingMaxPool_hls_1.v:964:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                                   : ... In instance StreamingMaxPool_hls_1\n",
      "  964 | #0 grp_StreamingMaxPool_hls_1_Pipeline_VITIS_LOOP_90_6_fu_125_ap_start_reg = 1'b0;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_1__jwuisu7/StreamingMaxPool_hls_1.v:1128:24: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '64'h3' generates 64 bits.\n",
      "                                                                                                                                   : ... In instance StreamingMaxPool_hls_1\n",
      " 1128 |         buf_V_address0 = 64'd3;\n",
      "      |                        ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_1__jwuisu7/StreamingMaxPool_hls_1.v:1130:24: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '64'h2' generates 64 bits.\n",
      "                                                                                                                                   : ... In instance StreamingMaxPool_hls_1\n",
      " 1130 |         buf_V_address0 = 64'd2;\n",
      "      |                        ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_1__jwuisu7/StreamingMaxPool_hls_1.v:1132:24: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '64'h0' generates 64 bits.\n",
      "                                                                                                                                   : ... In instance StreamingMaxPool_hls_1\n",
      " 1132 |         buf_V_address0 = 64'd0;\n",
      "      |                        ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_1__jwuisu7/StreamingMaxPool_hls_1.v:1138:24: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                                   : ... In instance StreamingMaxPool_hls_1\n",
      " 1138 |         buf_V_address0 = 'bx;\n",
      "      |                        ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_1__jwuisu7/StreamingMaxPool_hls_1.v:1144:24: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '64'h4' generates 64 bits.\n",
      "                                                                                                                                   : ... In instance StreamingMaxPool_hls_1\n",
      " 1144 |         buf_V_address1 = 64'd4;\n",
      "      |                        ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_1__jwuisu7/StreamingMaxPool_hls_1.v:1146:24: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '64'h1' generates 64 bits.\n",
      "                                                                                                                                   : ... In instance StreamingMaxPool_hls_1\n",
      " 1146 |         buf_V_address1 = 64'd1;\n",
      "      |                        ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_1__jwuisu7/StreamingMaxPool_hls_1.v:1150:24: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                                   : ... In instance StreamingMaxPool_hls_1\n",
      " 1150 |         buf_V_address1 = 'bx;\n",
      "      |                        ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_1__jwuisu7/StreamingMaxPool_hls_1.v:1184:18: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                                   : ... In instance StreamingMaxPool_hls_1\n",
      " 1184 |         buf_V_d0 = 'bx;\n",
      "      |                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_1__jwuisu7/StreamingMaxPool_hls_1.v:1262:23: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                                   : ... In instance StreamingMaxPool_hls_1\n",
      " 1262 |             ap_NS_fsm = 'bx;\n",
      "      |                       ^\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: Entering directory '/home/maxwellqin/projects/finn/build_output/pyverilator_StreamingFIFO_rtl_11_pi580wo5'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o pyverilator_wrapper.o /home/maxwellqin/projects/finn/build_output/pyverilator_StreamingFIFO_rtl_11_pi580wo5/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingFIFO_rtl_11.cpp VStreamingFIFO_rtl_11___024root__DepSet_h22e2406c__0.cpp VStreamingFIFO_rtl_11__Trace__0.cpp VStreamingFIFO_rtl_11___024root__Slow.cpp VStreamingFIFO_rtl_11___024root__DepSet_h22e2406c__0__Slow.cpp VStreamingFIFO_rtl_11__Syms.cpp VStreamingFIFO_rtl_11__Trace__0__Slow.cpp > VStreamingFIFO_rtl_11__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o VStreamingFIFO_rtl_11__ALL.o VStreamingFIFO_rtl_11__ALL.cpp\n",
      "echo \"\" > VStreamingFIFO_rtl_11__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VStreamingFIFO_rtl_11__ALL.a VStreamingFIFO_rtl_11__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VStreamingFIFO_rtl_11__ALL.a      -o VStreamingFIFO_rtl_11\n",
      "rm VStreamingFIFO_rtl_11__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/home/maxwellqin/projects/finn/build_output/pyverilator_StreamingFIFO_rtl_11_pi580wo5'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_9_3xxpl_ja/Q_srl.v:122:54: Operator EQ expects 32 or 6 bits on the LHS, but LHS's VARREF 'addr_' generates 5 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_9.impl\n",
      "  122 |    assign addr_full_ = (state_==state_more) && (addr_==depth-2);\n",
      "      |                                                      ^~\n",
      "                ... For warning description see https://verilator.org/warn/WIDTH?v=4.224\n",
      "                ... Use \"/* verilator lint_off WIDTH */\" and lint_on around source to disable this message.\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_9_3xxpl_ja/Q_srl.v:179:10: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 6 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_9.impl\n",
      "  179 |   for (a_=depth-2; a_>0; a_=a_-1) begin\n",
      "      |          ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_9_3xxpl_ja/Q_srl.v:187:21: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_9.impl\n",
      "  187 |         srlo_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_9_3xxpl_ja/Q_srl.v:190:21: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_9.impl\n",
      "  190 |         addr_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_9_3xxpl_ja/Q_srl.v:203:16: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_9.impl\n",
      "  203 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_9_3xxpl_ja/Q_srl.v:213:16: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_9.impl\n",
      "  213 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_9_3xxpl_ja/Q_srl.v:227:16: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_9.impl\n",
      "  227 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_9_3xxpl_ja/Q_srl.v:234:16: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_9.impl\n",
      "  234 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_9_3xxpl_ja/Q_srl.v:247:16: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_9.impl\n",
      "  247 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_9_3xxpl_ja/Q_srl.v:265:16: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_9.impl\n",
      "  265 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_9_3xxpl_ja/Q_srl.v:279:16: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_9.impl\n",
      "  279 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_9_3xxpl_ja/Q_srl.v:296:16: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_9.impl\n",
      "  296 |    srlo_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_9_3xxpl_ja/Q_srl.v:299:16: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_9.impl\n",
      "  299 |    addr_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_9_3xxpl_ja/Q_srl.v:187:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  187 |         srlo_       <=  'bx;\n",
      "      |                     ^~\n",
      "                  *** See https://verilator.org/warn/COMBDLY before disabling this,\n",
      "                  else you may end up with different sim results.\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_9_3xxpl_ja/Q_srl.v:188:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  188 |         shift_en_o_ <= 1'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_9_3xxpl_ja/Q_srl.v:189:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  189 |         shift_en_   <= 1'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_9_3xxpl_ja/Q_srl.v:190:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  190 |         addr_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_9_3xxpl_ja/Q_srl.v:191:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  191 |         state_      <= 2'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_9_3xxpl_ja/Q_srl.v:196:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  196 |    srlo_       <= i_d;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_9_3xxpl_ja/Q_srl.v:197:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  197 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_9_3xxpl_ja/Q_srl.v:198:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  198 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_9_3xxpl_ja/Q_srl.v:199:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  199 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_9_3xxpl_ja/Q_srl.v:200:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  200 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_9_3xxpl_ja/Q_srl.v:203:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  203 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_9_3xxpl_ja/Q_srl.v:204:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  204 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_9_3xxpl_ja/Q_srl.v:205:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  205 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_9_3xxpl_ja/Q_srl.v:206:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  206 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_9_3xxpl_ja/Q_srl.v:207:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  207 |    state_      <= state_empty;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_9_3xxpl_ja/Q_srl.v:213:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  213 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_9_3xxpl_ja/Q_srl.v:214:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  214 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_9_3xxpl_ja/Q_srl.v:215:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  215 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_9_3xxpl_ja/Q_srl.v:216:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  216 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_9_3xxpl_ja/Q_srl.v:217:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  217 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_9_3xxpl_ja/Q_srl.v:220:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  220 |    srlo_       <= i_d;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_9_3xxpl_ja/Q_srl.v:221:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  221 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_9_3xxpl_ja/Q_srl.v:222:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  222 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_9_3xxpl_ja/Q_srl.v:223:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  223 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_9_3xxpl_ja/Q_srl.v:224:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  224 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_9_3xxpl_ja/Q_srl.v:227:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  227 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_9_3xxpl_ja/Q_srl.v:228:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  228 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_9_3xxpl_ja/Q_srl.v:229:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  229 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_9_3xxpl_ja/Q_srl.v:230:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  230 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_9_3xxpl_ja/Q_srl.v:231:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  231 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_9_3xxpl_ja/Q_srl.v:234:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  234 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_9_3xxpl_ja/Q_srl.v:235:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  235 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_9_3xxpl_ja/Q_srl.v:236:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  236 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_9_3xxpl_ja/Q_srl.v:237:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  237 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_9_3xxpl_ja/Q_srl.v:238:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  238 |    state_      <= state_empty;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_9_3xxpl_ja/Q_srl.v:247:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  247 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_9_3xxpl_ja/Q_srl.v:248:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  248 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_9_3xxpl_ja/Q_srl.v:249:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  249 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_9_3xxpl_ja/Q_srl.v:250:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  250 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_9_3xxpl_ja/Q_srl.v:251:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  251 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_9_3xxpl_ja/Q_srl.v:254:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  254 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_9_3xxpl_ja/Q_srl.v:255:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  255 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_9_3xxpl_ja/Q_srl.v:256:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  256 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_9_3xxpl_ja/Q_srl.v:259:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  259 |    addr_       <= addr_zero_ ? 0         : addr-1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_9_3xxpl_ja/Q_srl.v:260:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  260 |    state_      <= addr_zero_ ? state_one : state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_9_3xxpl_ja/Q_srl.v:265:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  265 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_9_3xxpl_ja/Q_srl.v:266:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  266 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_9_3xxpl_ja/Q_srl.v:267:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  267 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_9_3xxpl_ja/Q_srl.v:268:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  268 |    addr_       <= addr+1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_9_3xxpl_ja/Q_srl.v:269:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  269 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_9_3xxpl_ja/Q_srl.v:272:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  272 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_9_3xxpl_ja/Q_srl.v:273:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  273 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_9_3xxpl_ja/Q_srl.v:274:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  274 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_9_3xxpl_ja/Q_srl.v:275:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  275 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_9_3xxpl_ja/Q_srl.v:276:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  276 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_9_3xxpl_ja/Q_srl.v:279:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  279 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_9_3xxpl_ja/Q_srl.v:280:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  280 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_9_3xxpl_ja/Q_srl.v:281:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  281 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_9_3xxpl_ja/Q_srl.v:282:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  282 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_9_3xxpl_ja/Q_srl.v:283:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  283 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_9_3xxpl_ja/Q_srl.v:286:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  286 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_9_3xxpl_ja/Q_srl.v:287:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  287 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_9_3xxpl_ja/Q_srl.v:288:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  288 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_9_3xxpl_ja/Q_srl.v:289:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  289 |    addr_       <= addr_zero_ ? 0         : addr-1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_9_3xxpl_ja/Q_srl.v:290:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  290 |    state_      <= addr_zero_ ? state_one : state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_9_3xxpl_ja/Q_srl.v:296:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  296 |    srlo_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_9_3xxpl_ja/Q_srl.v:297:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  297 |    shift_en_o_ <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_9_3xxpl_ja/Q_srl.v:298:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  298 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_9_3xxpl_ja/Q_srl.v:299:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  299 |    addr_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_9_3xxpl_ja/Q_srl.v:300:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  300 |    state_      <= 2'bx;\n",
      "      |                ^~\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: Entering directory '/home/maxwellqin/projects/finn/build_output/pyverilator_StreamingDataWidthConverter_rtl_3_gjtyzb7q'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o pyverilator_wrapper.o /home/maxwellqin/projects/finn/build_output/pyverilator_StreamingDataWidthConverter_rtl_3_gjtyzb7q/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingDataWidthConverter_rtl_3.cpp VStreamingDataWidthConverter_rtl_3___024root__DepSet_h9d6ee13a__0.cpp VStreamingDataWidthConverter_rtl_3__Trace__0.cpp VStreamingDataWidthConverter_rtl_3___024root__Slow.cpp VStreamingDataWidthConverter_rtl_3___024root__DepSet_h9d6ee13a__0__Slow.cpp VStreamingDataWidthConverter_rtl_3__Syms.cpp VStreamingDataWidthConverter_rtl_3__Trace__0__Slow.cpp > VStreamingDataWidthConverter_rtl_3__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o VStreamingDataWidthConverter_rtl_3__ALL.o VStreamingDataWidthConverter_rtl_3__ALL.cpp\n",
      "echo \"\" > VStreamingDataWidthConverter_rtl_3__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VStreamingDataWidthConverter_rtl_3__ALL.a VStreamingDataWidthConverter_rtl_3__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VStreamingDataWidthConverter_rtl_3__ALL.a      -o VStreamingDataWidthConverter_rtl_3\n",
      "rm VStreamingDataWidthConverter_rtl_3__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/home/maxwellqin/projects/finn/build_output/pyverilator_StreamingDataWidthConverter_rtl_3_gjtyzb7q'\n",
      "make: Entering directory '/home/maxwellqin/projects/finn/build_output/pyverilator_StreamingFIFO_rtl_10_sddvxln9'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o pyverilator_wrapper.o /home/maxwellqin/projects/finn/build_output/pyverilator_StreamingFIFO_rtl_10_sddvxln9/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingFIFO_rtl_10.cpp VStreamingFIFO_rtl_10___024root__DepSet_h63e54ab9__0.cpp VStreamingFIFO_rtl_10__Trace__0.cpp VStreamingFIFO_rtl_10___024root__Slow.cpp VStreamingFIFO_rtl_10___024root__DepSet_h63e54ab9__0__Slow.cpp VStreamingFIFO_rtl_10__Syms.cpp VStreamingFIFO_rtl_10__Trace__0__Slow.cpp > VStreamingFIFO_rtl_10__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o VStreamingFIFO_rtl_10__ALL.o VStreamingFIFO_rtl_10__ALL.cpp\n",
      "echo \"\" > VStreamingFIFO_rtl_10__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VStreamingFIFO_rtl_10__ALL.a VStreamingFIFO_rtl_10__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VStreamingFIFO_rtl_10__ALL.a      -o VStreamingFIFO_rtl_10\n",
      "rm VStreamingFIFO_rtl_10__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/home/maxwellqin/projects/finn/build_output/pyverilator_StreamingFIFO_rtl_10_sddvxln9'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:54:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                          : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.flow_control_loop_pipe_sequential_init_U\n",
      "   54 | #0 ap_loop_init_int = 1'b1;\n",
      "      |  ^\n",
      "                  ... For warning description see https://verilator.org/warn/STMTDLY?v=4.224\n",
      "                  ... Use \"/* verilator lint_off STMTDLY */\" and lint_on around source to disable this message.\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:55:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                          : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.flow_control_loop_pipe_sequential_init_U\n",
      "   55 | #0 ap_done_cache = 1'b0;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:1410:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1410 | #0 ap_CS_iter0_fsm = 1'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:1411:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1411 | #0 ap_CS_iter1_fsm = 2'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:1412:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1412 | #0 ap_CS_iter2_fsm = 2'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:1413:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1413 | #0 ap_CS_iter3_fsm = 2'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:1414:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                            : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1414 | #0 ap_done_reg = 1'b0;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:1947:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1947 |             ap_NS_iter0_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:1971:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1971 |             ap_NS_iter1_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:1995:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1995 |             ap_NS_iter2_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:2019:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2019 |             ap_NS_iter3_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3108:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3108 | assign sext_ln186_100_fu_4776_p1 = $signed(local_temp_V_245_reg_8087);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3110:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3110 | assign sext_ln186_101_fu_4796_p1 = $signed(local_temp_V_246_reg_8092);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3112:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3112 | assign sext_ln186_102_fu_4816_p1 = $signed(local_temp_V_247_reg_8097);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3114:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3114 | assign sext_ln186_103_fu_4836_p1 = $signed(local_temp_V_248_reg_8102);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3116:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3116 | assign sext_ln186_104_fu_4856_p1 = $signed(local_temp_V_249_reg_8107);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3118:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3118 | assign sext_ln186_105_fu_4876_p1 = $signed(local_temp_V_250_reg_8112);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3120:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3120 | assign sext_ln186_106_fu_4896_p1 = $signed(local_temp_V_251_reg_8117);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3122:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3122 | assign sext_ln186_107_fu_4905_p1 = $signed(local_temp_V_252_reg_8122);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3124:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3124 | assign sext_ln186_108_fu_4925_p1 = $signed(local_temp_V_253_reg_8127);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3126:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3126 | assign sext_ln186_109_fu_4981_p1 = $signed(local_temp_V_254_reg_8132);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3128:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3128 | assign sext_ln186_10_fu_2751_p1 = $signed(local_temp_V_155_reg_7637);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3130:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3130 | assign sext_ln186_110_fu_5001_p1 = $signed(local_temp_V_255_reg_8137);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3132:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3132 | assign sext_ln186_111_fu_5021_p1 = $signed(local_temp_V_256_reg_8142);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3134:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3134 | assign sext_ln186_112_fu_5041_p1 = $signed(local_temp_V_257_reg_8147);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3136:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3136 | assign sext_ln186_113_fu_5061_p1 = $signed(local_temp_V_258_reg_8152);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3138:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3138 | assign sext_ln186_114_fu_5081_p1 = $signed(local_temp_V_259_reg_8157);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3140:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3140 | assign sext_ln186_115_fu_5101_p1 = $signed(local_temp_V_260_reg_8162);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3142:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3142 | assign sext_ln186_116_fu_5121_p1 = $signed(local_temp_V_261_reg_8167);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3144:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3144 | assign sext_ln186_117_fu_5130_p1 = $signed(local_temp_V_262_reg_8172);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3146:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3146 | assign sext_ln186_118_fu_5150_p1 = $signed(local_temp_V_263_reg_8177);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3148:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3148 | assign sext_ln186_119_fu_5206_p1 = $signed(local_temp_V_264_reg_8182);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3150:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3150 | assign sext_ln186_11_fu_2771_p1 = $signed(local_temp_V_156_reg_7642);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3152:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3152 | assign sext_ln186_120_fu_5226_p1 = $signed(local_temp_V_265_reg_8187);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3154:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3154 | assign sext_ln186_121_fu_5246_p1 = $signed(local_temp_V_266_reg_8192);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3156:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3156 | assign sext_ln186_122_fu_5266_p1 = $signed(local_temp_V_267_reg_8197);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3158:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3158 | assign sext_ln186_123_fu_5286_p1 = $signed(local_temp_V_268_reg_8202);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3160:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3160 | assign sext_ln186_124_fu_5306_p1 = $signed(local_temp_V_269_reg_8207);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3162:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3162 | assign sext_ln186_125_fu_5326_p1 = $signed(local_temp_V_270_reg_8212);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3164:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3164 | assign sext_ln186_126_fu_5346_p1 = $signed(local_temp_V_271_reg_8217);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3166:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3166 | assign sext_ln186_127_fu_5355_p1 = $signed(local_temp_V_272_reg_8222);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3168:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3168 | assign sext_ln186_128_fu_5375_p1 = $signed(local_temp_V_273_reg_8227);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3170:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3170 | assign sext_ln186_129_fu_5431_p1 = $signed(local_temp_V_274_reg_8232);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3172:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3172 | assign sext_ln186_12_fu_2791_p1 = $signed(local_temp_V_157_reg_7647);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3174:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3174 | assign sext_ln186_130_fu_5451_p1 = $signed(local_temp_V_275_reg_8237);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3176:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3176 | assign sext_ln186_131_fu_5471_p1 = $signed(local_temp_V_276_reg_8242);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3178:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3178 | assign sext_ln186_132_fu_5491_p1 = $signed(local_temp_V_277_reg_8247);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3180:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3180 | assign sext_ln186_133_fu_5511_p1 = $signed(local_temp_V_278_reg_8252);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3182:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3182 | assign sext_ln186_134_fu_5531_p1 = $signed(local_temp_V_279_reg_8257);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3184:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3184 | assign sext_ln186_135_fu_5551_p1 = $signed(local_temp_V_280_reg_8262);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3186:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3186 | assign sext_ln186_136_fu_5571_p1 = $signed(local_temp_V_281_reg_8267);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3188:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3188 | assign sext_ln186_137_fu_5580_p1 = $signed(local_temp_V_282_reg_8272);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3190:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3190 | assign sext_ln186_138_fu_5600_p1 = $signed(local_temp_V_283_reg_8277);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3192:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3192 | assign sext_ln186_139_fu_5656_p1 = $signed(local_temp_V_284_reg_8282);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3194:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3194 | assign sext_ln186_13_fu_2811_p1 = $signed(local_temp_V_158_reg_7652);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3196:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3196 | assign sext_ln186_140_fu_5676_p1 = $signed(local_temp_V_285_reg_8287);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3198:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3198 | assign sext_ln186_141_fu_5696_p1 = $signed(local_temp_V_286_reg_8292);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3200:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3200 | assign sext_ln186_142_fu_5716_p1 = $signed(local_temp_V_287_reg_8297);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3202:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3202 | assign sext_ln186_143_fu_5736_p1 = $signed(local_temp_V_288_reg_8302);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3204:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3204 | assign sext_ln186_144_fu_5756_p1 = $signed(local_temp_V_289_reg_8307);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3206:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3206 | assign sext_ln186_145_fu_5776_p1 = $signed(local_temp_V_290_reg_8312);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3208:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3208 | assign sext_ln186_146_fu_5796_p1 = $signed(local_temp_V_291_reg_8317);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3210:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3210 | assign sext_ln186_147_fu_5805_p1 = $signed(local_temp_V_292_reg_8322);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3212:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3212 | assign sext_ln186_148_fu_5825_p1 = $signed(local_temp_V_293_reg_8327);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3214:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3214 | assign sext_ln186_149_fu_5881_p1 = $signed(local_temp_V_294_reg_8332);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3216:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3216 | assign sext_ln186_14_fu_2831_p1 = $signed(local_temp_V_159_reg_7657);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3218:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3218 | assign sext_ln186_150_fu_5901_p1 = $signed(local_temp_V_295_reg_8337);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3220:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3220 | assign sext_ln186_151_fu_5921_p1 = $signed(local_temp_V_296_reg_8342);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3222:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3222 | assign sext_ln186_152_fu_5941_p1 = $signed(local_temp_V_297_reg_8347);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3224:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3224 | assign sext_ln186_153_fu_5961_p1 = $signed(local_temp_V_298_reg_8352);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3226:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3226 | assign sext_ln186_154_fu_5981_p1 = $signed(local_temp_V_299_reg_8357);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3228:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3228 | assign sext_ln186_155_fu_6001_p1 = $signed(local_temp_V_300_reg_8362);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3230:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3230 | assign sext_ln186_156_fu_6021_p1 = $signed(local_temp_V_301_reg_8367);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3232:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3232 | assign sext_ln186_157_fu_6030_p1 = $signed(local_temp_V_302_reg_8372);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3234:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3234 | assign sext_ln186_158_fu_6050_p1 = $signed(local_temp_V_303_reg_8377);\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3236:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3236 | assign sext_ln186_15_fu_2851_p1 = $signed(local_temp_V_160_reg_7662);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3238:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3238 | assign sext_ln186_16_fu_2871_p1 = $signed(local_temp_V_161_reg_7667);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3240:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3240 | assign sext_ln186_17_fu_2880_p1 = $signed(local_temp_V_162_reg_7672);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3242:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3242 | assign sext_ln186_18_fu_2900_p1 = $signed(local_temp_V_163_reg_7677);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3244:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3244 | assign sext_ln186_19_fu_2956_p1 = $signed(local_temp_V_164_reg_7682);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3246:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3246 | assign sext_ln186_1_fu_2546_p1 = $signed(local_temp_V_146_reg_7412);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3248:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3248 | assign sext_ln186_20_fu_2976_p1 = $signed(local_temp_V_165_reg_7687);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3250:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3250 | assign sext_ln186_21_fu_2996_p1 = $signed(local_temp_V_166_reg_7692);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3252:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3252 | assign sext_ln186_22_fu_3016_p1 = $signed(local_temp_V_167_reg_7697);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3254:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3254 | assign sext_ln186_23_fu_3036_p1 = $signed(local_temp_V_168_reg_7702);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3256:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3256 | assign sext_ln186_24_fu_3056_p1 = $signed(local_temp_V_169_reg_7707);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3258:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3258 | assign sext_ln186_25_fu_3076_p1 = $signed(local_temp_V_170_reg_7712);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3260:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3260 | assign sext_ln186_26_fu_3096_p1 = $signed(local_temp_V_171_reg_7717);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3262:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3262 | assign sext_ln186_27_fu_3105_p1 = $signed(local_temp_V_172_reg_7722);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3264:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3264 | assign sext_ln186_28_fu_3125_p1 = $signed(local_temp_V_173_reg_7727);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3266:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3266 | assign sext_ln186_29_fu_3181_p1 = $signed(local_temp_V_174_reg_7732);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3268:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3268 | assign sext_ln186_2_fu_2566_p1 = $signed(local_temp_V_147_reg_7417);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3270:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3270 | assign sext_ln186_30_fu_3201_p1 = $signed(local_temp_V_175_reg_7737);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3272:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3272 | assign sext_ln186_31_fu_3221_p1 = $signed(local_temp_V_176_reg_7742);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3274:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3274 | assign sext_ln186_32_fu_3241_p1 = $signed(local_temp_V_177_reg_7747);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3276:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3276 | assign sext_ln186_33_fu_3261_p1 = $signed(local_temp_V_178_reg_7752);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3278:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3278 | assign sext_ln186_34_fu_3281_p1 = $signed(local_temp_V_179_reg_7757);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3280:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3280 | assign sext_ln186_35_fu_3301_p1 = $signed(local_temp_V_180_reg_7762);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3282:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3282 | assign sext_ln186_36_fu_3321_p1 = $signed(local_temp_V_181_reg_7767);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3284:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3284 | assign sext_ln186_37_fu_3330_p1 = $signed(local_temp_V_182_reg_7772);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3286:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3286 | assign sext_ln186_38_fu_3350_p1 = $signed(local_temp_V_183_reg_7777);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3288:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3288 | assign sext_ln186_39_fu_3406_p1 = $signed(local_temp_V_184_reg_7782);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3290:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3290 | assign sext_ln186_3_fu_2586_p1 = $signed(local_temp_V_148_reg_7422);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3292:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3292 | assign sext_ln186_40_fu_3426_p1 = $signed(local_temp_V_185_reg_7787);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3294:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3294 | assign sext_ln186_41_fu_3446_p1 = $signed(local_temp_V_186_reg_7792);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3296:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3296 | assign sext_ln186_42_fu_3466_p1 = $signed(local_temp_V_187_reg_7797);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3298:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3298 | assign sext_ln186_43_fu_3486_p1 = $signed(local_temp_V_188_reg_7802);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3300:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3300 | assign sext_ln186_44_fu_3506_p1 = $signed(local_temp_V_189_reg_7807);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3302:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3302 | assign sext_ln186_45_fu_3526_p1 = $signed(local_temp_V_190_reg_7812);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3304:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3304 | assign sext_ln186_46_fu_3546_p1 = $signed(local_temp_V_191_reg_7817);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3306:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3306 | assign sext_ln186_47_fu_3555_p1 = $signed(local_temp_V_192_reg_7822);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3308:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3308 | assign sext_ln186_48_fu_3575_p1 = $signed(local_temp_V_193_reg_7827);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3310:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3310 | assign sext_ln186_49_fu_3631_p1 = $signed(local_temp_V_194_reg_7832);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3312:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3312 | assign sext_ln186_4_fu_2606_p1 = $signed(local_temp_V_149_reg_7427);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3314:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3314 | assign sext_ln186_50_fu_3651_p1 = $signed(local_temp_V_195_reg_7837);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3316:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3316 | assign sext_ln186_51_fu_3671_p1 = $signed(local_temp_V_196_reg_7842);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3318:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3318 | assign sext_ln186_52_fu_3691_p1 = $signed(local_temp_V_197_reg_7847);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3320:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3320 | assign sext_ln186_53_fu_3711_p1 = $signed(local_temp_V_198_reg_7852);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3322:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3322 | assign sext_ln186_54_fu_3731_p1 = $signed(local_temp_V_199_reg_7857);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3324:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3324 | assign sext_ln186_55_fu_3751_p1 = $signed(local_temp_V_200_reg_7862);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3326:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3326 | assign sext_ln186_56_fu_3771_p1 = $signed(local_temp_V_201_reg_7867);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3328:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3328 | assign sext_ln186_57_fu_3780_p1 = $signed(local_temp_V_202_reg_7872);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3330:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3330 | assign sext_ln186_58_fu_3800_p1 = $signed(local_temp_V_203_reg_7877);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3332:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3332 | assign sext_ln186_59_fu_3856_p1 = $signed(local_temp_V_204_reg_7882);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3334:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3334 | assign sext_ln186_5_fu_2626_p1 = $signed(local_temp_V_150_reg_7432);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3336:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3336 | assign sext_ln186_60_fu_3876_p1 = $signed(local_temp_V_205_reg_7887);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3338:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3338 | assign sext_ln186_61_fu_3896_p1 = $signed(local_temp_V_206_reg_7892);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3340:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3340 | assign sext_ln186_62_fu_3916_p1 = $signed(local_temp_V_207_reg_7897);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3342:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3342 | assign sext_ln186_63_fu_3936_p1 = $signed(local_temp_V_208_reg_7902);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3344:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3344 | assign sext_ln186_64_fu_3956_p1 = $signed(local_temp_V_209_reg_7907);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3346:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3346 | assign sext_ln186_65_fu_3976_p1 = $signed(local_temp_V_210_reg_7912);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3348:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3348 | assign sext_ln186_66_fu_3996_p1 = $signed(local_temp_V_211_reg_7917);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3350:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3350 | assign sext_ln186_67_fu_4005_p1 = $signed(local_temp_V_212_reg_7922);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3352:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3352 | assign sext_ln186_68_fu_4025_p1 = $signed(local_temp_V_213_reg_7927);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3354:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3354 | assign sext_ln186_69_fu_4081_p1 = $signed(local_temp_V_214_reg_7932);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3356:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3356 | assign sext_ln186_6_fu_2646_p1 = $signed(local_temp_V_151_reg_7437);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3358:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3358 | assign sext_ln186_70_fu_4101_p1 = $signed(local_temp_V_215_reg_7937);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3360:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3360 | assign sext_ln186_71_fu_4121_p1 = $signed(local_temp_V_216_reg_7942);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3362:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3362 | assign sext_ln186_72_fu_4141_p1 = $signed(local_temp_V_217_reg_7947);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3364:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3364 | assign sext_ln186_73_fu_4161_p1 = $signed(local_temp_V_218_reg_7952);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3366:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3366 | assign sext_ln186_74_fu_4181_p1 = $signed(local_temp_V_219_reg_7957);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3368:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3368 | assign sext_ln186_75_fu_4201_p1 = $signed(local_temp_V_220_reg_7962);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3370:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3370 | assign sext_ln186_76_fu_4221_p1 = $signed(local_temp_V_221_reg_7967);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3372:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3372 | assign sext_ln186_77_fu_4230_p1 = $signed(local_temp_V_222_reg_7972);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3374:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3374 | assign sext_ln186_78_fu_4250_p1 = $signed(local_temp_V_223_reg_7977);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3376:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3376 | assign sext_ln186_79_fu_4306_p1 = $signed(local_temp_V_224_reg_7982);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3378:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3378 | assign sext_ln186_7_fu_2655_p1 = $signed(local_temp_V_152_reg_7442);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3380:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3380 | assign sext_ln186_80_fu_4326_p1 = $signed(local_temp_V_225_reg_7987);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3382:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3382 | assign sext_ln186_81_fu_4346_p1 = $signed(local_temp_V_226_reg_7992);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3384:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3384 | assign sext_ln186_82_fu_4366_p1 = $signed(local_temp_V_227_reg_7997);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3386:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3386 | assign sext_ln186_83_fu_4386_p1 = $signed(local_temp_V_228_reg_8002);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3388:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3388 | assign sext_ln186_84_fu_4406_p1 = $signed(local_temp_V_229_reg_8007);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3390:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3390 | assign sext_ln186_85_fu_4426_p1 = $signed(local_temp_V_230_reg_8012);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3392:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3392 | assign sext_ln186_86_fu_4446_p1 = $signed(local_temp_V_231_reg_8017);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3394:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3394 | assign sext_ln186_87_fu_4455_p1 = $signed(local_temp_V_232_reg_8022);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3396:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3396 | assign sext_ln186_88_fu_4475_p1 = $signed(local_temp_V_233_reg_8027);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3398:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3398 | assign sext_ln186_89_fu_4531_p1 = $signed(local_temp_V_234_reg_8032);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3400:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3400 | assign sext_ln186_8_fu_2675_p1 = $signed(local_temp_V_153_reg_7447);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3402:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3402 | assign sext_ln186_90_fu_4551_p1 = $signed(local_temp_V_235_reg_8037);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3404:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3404 | assign sext_ln186_91_fu_4571_p1 = $signed(local_temp_V_236_reg_8042);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3406:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3406 | assign sext_ln186_92_fu_4591_p1 = $signed(local_temp_V_237_reg_8047);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3408:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3408 | assign sext_ln186_93_fu_4611_p1 = $signed(local_temp_V_238_reg_8052);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3410:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3410 | assign sext_ln186_94_fu_4631_p1 = $signed(local_temp_V_239_reg_8057);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3412:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3412 | assign sext_ln186_95_fu_4651_p1 = $signed(local_temp_V_240_reg_8062);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3414:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3414 | assign sext_ln186_96_fu_4671_p1 = $signed(local_temp_V_241_reg_8067);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3416:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3416 | assign sext_ln186_97_fu_4680_p1 = $signed(local_temp_V_242_reg_8072);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3418:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3418 | assign sext_ln186_98_fu_4700_p1 = $signed(local_temp_V_243_reg_8077);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3420:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3420 | assign sext_ln186_99_fu_4756_p1 = $signed(local_temp_V_244_reg_8082);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3422:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3422 | assign sext_ln186_9_fu_2731_p1 = $signed(local_temp_V_154_reg_7632);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3424:30: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3424 | assign sext_ln186_fu_2526_p1 = $signed(local_temp_V_145_reg_7407);\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3426:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3426 | assign sext_ln840_10_fu_6407_p1 = $signed(add_ln840_27_reg_8472);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3428:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3428 | assign sext_ln840_11_fu_6416_p1 = $signed(add_ln840_28_fu_6410_p2);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3430:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3430 | assign sext_ln840_12_fu_6435_p1 = $signed(add_ln840_32_reg_8487);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3432:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3432 | assign sext_ln840_13_fu_6450_p1 = $signed(add_ln840_35_reg_8492);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3434:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3434 | assign sext_ln840_14_fu_6453_p1 = $signed(add_ln840_37_reg_8497);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3436:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3436 | assign sext_ln840_15_fu_6462_p1 = $signed(add_ln840_38_fu_6456_p2);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3438:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3438 | assign sext_ln840_16_fu_6481_p1 = $signed(add_ln840_42_reg_8512);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3440:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3440 | assign sext_ln840_17_fu_6496_p1 = $signed(add_ln840_45_reg_8517);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3442:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3442 | assign sext_ln840_18_fu_6499_p1 = $signed(add_ln840_47_reg_8522);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3444:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3444 | assign sext_ln840_19_fu_6508_p1 = $signed(add_ln840_48_fu_6502_p2);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3446:32: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3446 | assign sext_ln840_1_fu_6312_p1 = $signed(add_ln840_5_reg_8417);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3448:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3448 | assign sext_ln840_20_fu_6527_p1 = $signed(add_ln840_52_reg_8537);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3450:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3450 | assign sext_ln840_21_fu_6542_p1 = $signed(add_ln840_55_reg_8542);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3452:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3452 | assign sext_ln840_22_fu_6545_p1 = $signed(add_ln840_57_reg_8547);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3454:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3454 | assign sext_ln840_23_fu_6554_p1 = $signed(add_ln840_58_fu_6548_p2);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3456:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3456 | assign sext_ln840_24_fu_6573_p1 = $signed(add_ln840_62_reg_8562);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3458:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3458 | assign sext_ln840_25_fu_6588_p1 = $signed(add_ln840_65_reg_8567);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3460:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3460 | assign sext_ln840_26_fu_6591_p1 = $signed(add_ln840_67_reg_8572);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3462:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3462 | assign sext_ln840_27_fu_6600_p1 = $signed(add_ln840_68_fu_6594_p2);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3464:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3464 | assign sext_ln840_28_fu_6619_p1 = $signed(add_ln840_72_reg_8587);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3466:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3466 | assign sext_ln840_29_fu_6634_p1 = $signed(add_ln840_75_reg_8592);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3468:32: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3468 | assign sext_ln840_2_fu_6315_p1 = $signed(add_ln840_7_reg_8422);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3470:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3470 | assign sext_ln840_30_fu_6637_p1 = $signed(add_ln840_77_reg_8597);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3472:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3472 | assign sext_ln840_31_fu_6646_p1 = $signed(add_ln840_78_fu_6640_p2);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3474:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3474 | assign sext_ln840_32_fu_6665_p1 = $signed(add_ln840_82_reg_8612);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3476:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3476 | assign sext_ln840_33_fu_6680_p1 = $signed(add_ln840_85_reg_8617);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3478:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3478 | assign sext_ln840_34_fu_6683_p1 = $signed(add_ln840_87_reg_8622);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3480:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3480 | assign sext_ln840_35_fu_6692_p1 = $signed(add_ln840_88_fu_6686_p2);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3482:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3482 | assign sext_ln840_36_fu_6711_p1 = $signed(add_ln840_92_reg_8637);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3484:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3484 | assign sext_ln840_37_fu_6726_p1 = $signed(add_ln840_95_reg_8642);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3486:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3486 | assign sext_ln840_38_fu_6729_p1 = $signed(add_ln840_97_reg_8647);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3488:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3488 | assign sext_ln840_39_fu_6738_p1 = $signed(add_ln840_98_fu_6732_p2);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3490:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3490 | assign sext_ln840_3_fu_6324_p1 = $signed(add_ln840_8_fu_6318_p2);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3492:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3492 | assign sext_ln840_40_fu_6763_p1 = $signed(add_ln840_102_reg_8662);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3494:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3494 | assign sext_ln840_41_fu_6772_p1 = $signed(add_ln840_105_reg_8667);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3496:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3496 | assign sext_ln840_42_fu_6775_p1 = $signed(add_ln840_107_reg_8672);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3498:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3498 | assign sext_ln840_43_fu_6784_p1 = $signed(add_ln840_108_fu_6778_p2);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3500:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3500 | assign sext_ln840_44_fu_6809_p1 = $signed(add_ln840_112_reg_8687);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3502:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3502 | assign sext_ln840_45_fu_6818_p1 = $signed(add_ln840_115_reg_8692);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3504:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3504 | assign sext_ln840_46_fu_6821_p1 = $signed(add_ln840_117_reg_8697);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3506:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3506 | assign sext_ln840_47_fu_6830_p1 = $signed(add_ln840_118_fu_6824_p2);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3508:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3508 | assign sext_ln840_48_fu_6855_p1 = $signed(add_ln840_122_reg_8712);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3510:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3510 | assign sext_ln840_49_fu_6864_p1 = $signed(add_ln840_125_reg_8717);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3512:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3512 | assign sext_ln840_4_fu_6343_p1 = $signed(add_ln840_12_reg_8437);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3514:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3514 | assign sext_ln840_50_fu_6867_p1 = $signed(add_ln840_127_reg_8722);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3516:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3516 | assign sext_ln840_51_fu_6876_p1 = $signed(add_ln840_128_fu_6870_p2);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3518:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3518 | assign sext_ln840_52_fu_6901_p1 = $signed(add_ln840_132_reg_8737);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3520:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3520 | assign sext_ln840_53_fu_6910_p1 = $signed(add_ln840_135_reg_8742);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3522:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3522 | assign sext_ln840_54_fu_6913_p1 = $signed(add_ln840_137_reg_8747);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3524:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3524 | assign sext_ln840_55_fu_6922_p1 = $signed(add_ln840_138_fu_6916_p2);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3526:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3526 | assign sext_ln840_56_fu_6947_p1 = $signed(add_ln840_142_reg_8762);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3528:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3528 | assign sext_ln840_57_fu_6956_p1 = $signed(add_ln840_145_reg_8767);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3530:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3530 | assign sext_ln840_58_fu_6959_p1 = $signed(add_ln840_147_reg_8772);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3532:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3532 | assign sext_ln840_59_fu_6968_p1 = $signed(add_ln840_148_fu_6962_p2);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3534:32: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3534 | assign sext_ln840_5_fu_6358_p1 = $signed(add_ln840_15_reg_8442);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3536:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3536 | assign sext_ln840_60_fu_6993_p1 = $signed(add_ln840_152_reg_8787);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3538:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3538 | assign sext_ln840_61_fu_7002_p1 = $signed(add_ln840_155_reg_8792);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3540:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3540 | assign sext_ln840_62_fu_7005_p1 = $signed(add_ln840_157_reg_8797);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3542:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3542 | assign sext_ln840_63_fu_7014_p1 = $signed(add_ln840_158_fu_7008_p2);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3544:32: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3544 | assign sext_ln840_6_fu_6361_p1 = $signed(add_ln840_17_reg_8447);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3546:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3546 | assign sext_ln840_7_fu_6370_p1 = $signed(add_ln840_18_fu_6364_p2);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3548:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3548 | assign sext_ln840_8_fu_6389_p1 = $signed(add_ln840_22_reg_8462);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3550:32: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3550 | assign sext_ln840_9_fu_6404_p1 = $signed(add_ln840_25_reg_8467);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3552:30: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3552 | assign sext_ln840_fu_6297_p1 = $signed(add_ln840_2_reg_8412);\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3554:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3554 | assign sext_ln90_100_fu_4997_p1 = $signed(r_110_fu_4990_p3);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3556:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3556 | assign sext_ln90_101_fu_5017_p1 = $signed(r_111_fu_5010_p3);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3558:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3558 | assign sext_ln90_102_fu_5037_p1 = $signed(r_112_fu_5030_p3);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3560:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3560 | assign sext_ln90_103_fu_5057_p1 = $signed(r_113_fu_5050_p3);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3562:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3562 | assign sext_ln90_104_fu_5077_p1 = $signed(r_114_fu_5070_p3);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3564:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3564 | assign sext_ln90_105_fu_5097_p1 = $signed(r_115_fu_5090_p3);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3566:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3566 | assign sext_ln90_106_fu_5117_p1 = $signed(r_116_fu_5110_p3);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3568:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3568 | assign sext_ln90_107_fu_5146_p1 = $signed(r_118_fu_5139_p3);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3570:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3570 | assign sext_ln90_108_fu_5166_p1 = $signed(r_119_fu_5159_p3);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3572:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3572 | assign sext_ln90_109_fu_5222_p1 = $signed(r_120_fu_5215_p3);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3574:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3574 | assign sext_ln90_10_fu_2747_p1 = $signed(r_10_fu_2740_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3576:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3576 | assign sext_ln90_110_fu_5242_p1 = $signed(r_121_fu_5235_p3);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3578:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3578 | assign sext_ln90_111_fu_5262_p1 = $signed(r_122_fu_5255_p3);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3580:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3580 | assign sext_ln90_112_fu_5282_p1 = $signed(r_123_fu_5275_p3);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3582:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3582 | assign sext_ln90_113_fu_5302_p1 = $signed(r_124_fu_5295_p3);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3584:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3584 | assign sext_ln90_114_fu_5322_p1 = $signed(r_125_fu_5315_p3);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3586:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3586 | assign sext_ln90_115_fu_5342_p1 = $signed(r_126_fu_5335_p3);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3588:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3588 | assign sext_ln90_116_fu_5371_p1 = $signed(r_128_fu_5364_p3);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3590:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3590 | assign sext_ln90_117_fu_5391_p1 = $signed(r_129_fu_5384_p3);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3592:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3592 | assign sext_ln90_118_fu_5447_p1 = $signed(r_130_fu_5440_p3);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3594:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3594 | assign sext_ln90_119_fu_5467_p1 = $signed(r_131_fu_5460_p3);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3596:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3596 | assign sext_ln90_11_fu_2767_p1 = $signed(r_11_fu_2760_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3598:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3598 | assign sext_ln90_120_fu_5487_p1 = $signed(r_132_fu_5480_p3);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3600:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3600 | assign sext_ln90_121_fu_5507_p1 = $signed(r_133_fu_5500_p3);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3602:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3602 | assign sext_ln90_122_fu_5527_p1 = $signed(r_134_fu_5520_p3);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3604:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3604 | assign sext_ln90_123_fu_5547_p1 = $signed(r_135_fu_5540_p3);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3606:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3606 | assign sext_ln90_124_fu_5567_p1 = $signed(r_136_fu_5560_p3);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3608:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3608 | assign sext_ln90_125_fu_5596_p1 = $signed(r_138_fu_5589_p3);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3610:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3610 | assign sext_ln90_126_fu_5616_p1 = $signed(r_139_fu_5609_p3);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3612:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3612 | assign sext_ln90_127_fu_5672_p1 = $signed(r_140_fu_5665_p3);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3614:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3614 | assign sext_ln90_128_fu_5692_p1 = $signed(r_141_fu_5685_p3);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3616:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3616 | assign sext_ln90_129_fu_5712_p1 = $signed(r_142_fu_5705_p3);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3618:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3618 | assign sext_ln90_12_fu_2787_p1 = $signed(r_12_fu_2780_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3620:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3620 | assign sext_ln90_130_fu_5732_p1 = $signed(r_143_fu_5725_p3);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3622:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3622 | assign sext_ln90_131_fu_5752_p1 = $signed(r_144_fu_5745_p3);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3624:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3624 | assign sext_ln90_132_fu_5772_p1 = $signed(r_145_fu_5765_p3);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3626:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3626 | assign sext_ln90_133_fu_5792_p1 = $signed(r_146_fu_5785_p3);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3628:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3628 | assign sext_ln90_134_fu_5821_p1 = $signed(r_148_fu_5814_p3);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3630:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3630 | assign sext_ln90_135_fu_5841_p1 = $signed(r_149_fu_5834_p3);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3632:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3632 | assign sext_ln90_136_fu_5897_p1 = $signed(r_150_fu_5890_p3);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3634:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3634 | assign sext_ln90_137_fu_5917_p1 = $signed(r_151_fu_5910_p3);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3636:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3636 | assign sext_ln90_138_fu_5937_p1 = $signed(r_152_fu_5930_p3);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3638:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3638 | assign sext_ln90_139_fu_5957_p1 = $signed(r_153_fu_5950_p3);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3640:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3640 | assign sext_ln90_13_fu_2807_p1 = $signed(r_13_fu_2800_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3642:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3642 | assign sext_ln90_140_fu_5977_p1 = $signed(r_154_fu_5970_p3);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3644:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3644 | assign sext_ln90_141_fu_5997_p1 = $signed(r_155_fu_5990_p3);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3646:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3646 | assign sext_ln90_142_fu_6017_p1 = $signed(r_156_fu_6010_p3);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3648:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3648 | assign sext_ln90_143_fu_6046_p1 = $signed(r_158_fu_6039_p3);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3650:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3650 | assign sext_ln90_144_fu_6066_p1 = $signed(r_159_fu_6059_p3);\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3652:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3652 | assign sext_ln90_14_fu_2827_p1 = $signed(r_14_fu_2820_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3654:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3654 | assign sext_ln90_15_fu_2847_p1 = $signed(r_15_fu_2840_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3656:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3656 | assign sext_ln90_16_fu_2867_p1 = $signed(r_16_fu_2860_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3658:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3658 | assign sext_ln90_17_fu_2896_p1 = $signed(r_18_fu_2889_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3660:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3660 | assign sext_ln90_18_fu_2916_p1 = $signed(r_19_fu_2909_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3662:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3662 | assign sext_ln90_19_fu_2972_p1 = $signed(r_20_fu_2965_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3664:31: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3664 | assign sext_ln90_1_fu_2522_p1 = $signed(r_fu_2515_p3);\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3666:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3666 | assign sext_ln90_20_fu_2992_p1 = $signed(r_21_fu_2985_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3668:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3668 | assign sext_ln90_21_fu_3012_p1 = $signed(r_22_fu_3005_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3670:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3670 | assign sext_ln90_22_fu_3032_p1 = $signed(r_23_fu_3025_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3672:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3672 | assign sext_ln90_23_fu_3052_p1 = $signed(r_24_fu_3045_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3674:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3674 | assign sext_ln90_24_fu_3072_p1 = $signed(r_25_fu_3065_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3676:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3676 | assign sext_ln90_25_fu_3092_p1 = $signed(r_26_fu_3085_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3678:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3678 | assign sext_ln90_26_fu_3121_p1 = $signed(r_28_fu_3114_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3680:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3680 | assign sext_ln90_27_fu_3141_p1 = $signed(r_29_fu_3134_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3682:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3682 | assign sext_ln90_28_fu_3197_p1 = $signed(r_30_fu_3190_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3684:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3684 | assign sext_ln90_29_fu_3217_p1 = $signed(r_31_fu_3210_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3686:31: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3686 | assign sext_ln90_2_fu_2542_p1 = $signed(r_1_fu_2535_p3);\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3688:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3688 | assign sext_ln90_30_fu_3237_p1 = $signed(r_32_fu_3230_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3690:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3690 | assign sext_ln90_31_fu_3257_p1 = $signed(r_33_fu_3250_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3692:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3692 | assign sext_ln90_32_fu_3277_p1 = $signed(r_34_fu_3270_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3694:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3694 | assign sext_ln90_33_fu_3297_p1 = $signed(r_35_fu_3290_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3696:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3696 | assign sext_ln90_34_fu_3317_p1 = $signed(r_36_fu_3310_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3698:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3698 | assign sext_ln90_35_fu_3346_p1 = $signed(r_38_fu_3339_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3700:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3700 | assign sext_ln90_36_fu_3366_p1 = $signed(r_39_fu_3359_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3702:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3702 | assign sext_ln90_37_fu_3422_p1 = $signed(r_40_fu_3415_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3704:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3704 | assign sext_ln90_38_fu_3442_p1 = $signed(r_41_fu_3435_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3706:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3706 | assign sext_ln90_39_fu_3462_p1 = $signed(r_42_fu_3455_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3708:31: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3708 | assign sext_ln90_3_fu_2562_p1 = $signed(r_2_fu_2555_p3);\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3710:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3710 | assign sext_ln90_40_fu_3482_p1 = $signed(r_43_fu_3475_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3712:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3712 | assign sext_ln90_41_fu_3502_p1 = $signed(r_44_fu_3495_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3714:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3714 | assign sext_ln90_42_fu_3522_p1 = $signed(r_45_fu_3515_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3716:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3716 | assign sext_ln90_43_fu_3542_p1 = $signed(r_46_fu_3535_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3718:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3718 | assign sext_ln90_44_fu_3571_p1 = $signed(r_48_fu_3564_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3720:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3720 | assign sext_ln90_45_fu_3591_p1 = $signed(r_49_fu_3584_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3722:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3722 | assign sext_ln90_46_fu_3647_p1 = $signed(r_50_fu_3640_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3724:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3724 | assign sext_ln90_47_fu_3667_p1 = $signed(r_51_fu_3660_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3726:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3726 | assign sext_ln90_48_fu_3687_p1 = $signed(r_52_fu_3680_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3728:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3728 | assign sext_ln90_49_fu_3707_p1 = $signed(r_53_fu_3700_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3730:31: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3730 | assign sext_ln90_4_fu_2582_p1 = $signed(r_3_fu_2575_p3);\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3732:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3732 | assign sext_ln90_50_fu_3727_p1 = $signed(r_54_fu_3720_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3734:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3734 | assign sext_ln90_51_fu_3747_p1 = $signed(r_55_fu_3740_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3736:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3736 | assign sext_ln90_52_fu_3767_p1 = $signed(r_56_fu_3760_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3738:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3738 | assign sext_ln90_53_fu_3796_p1 = $signed(r_58_fu_3789_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3740:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3740 | assign sext_ln90_54_fu_3816_p1 = $signed(r_59_fu_3809_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3742:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3742 | assign sext_ln90_55_fu_3872_p1 = $signed(r_60_fu_3865_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3744:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3744 | assign sext_ln90_56_fu_3892_p1 = $signed(r_61_fu_3885_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3746:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3746 | assign sext_ln90_57_fu_3912_p1 = $signed(r_62_fu_3905_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3748:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3748 | assign sext_ln90_58_fu_3932_p1 = $signed(r_63_fu_3925_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3750:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3750 | assign sext_ln90_59_fu_3952_p1 = $signed(r_64_fu_3945_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3752:31: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3752 | assign sext_ln90_5_fu_2602_p1 = $signed(r_4_fu_2595_p3);\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3754:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3754 | assign sext_ln90_60_fu_3972_p1 = $signed(r_65_fu_3965_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3756:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3756 | assign sext_ln90_61_fu_3992_p1 = $signed(r_66_fu_3985_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3758:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3758 | assign sext_ln90_62_fu_4021_p1 = $signed(r_68_fu_4014_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3760:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3760 | assign sext_ln90_63_fu_4041_p1 = $signed(r_69_fu_4034_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3762:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3762 | assign sext_ln90_64_fu_4097_p1 = $signed(r_70_fu_4090_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3764:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3764 | assign sext_ln90_65_fu_4117_p1 = $signed(r_71_fu_4110_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3766:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3766 | assign sext_ln90_66_fu_4137_p1 = $signed(r_72_fu_4130_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3768:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3768 | assign sext_ln90_67_fu_4157_p1 = $signed(r_73_fu_4150_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3770:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3770 | assign sext_ln90_68_fu_4177_p1 = $signed(r_74_fu_4170_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3772:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3772 | assign sext_ln90_69_fu_4197_p1 = $signed(r_75_fu_4190_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3774:31: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3774 | assign sext_ln90_6_fu_2622_p1 = $signed(r_5_fu_2615_p3);\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3776:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3776 | assign sext_ln90_70_fu_4217_p1 = $signed(r_76_fu_4210_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3778:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3778 | assign sext_ln90_71_fu_4246_p1 = $signed(r_78_fu_4239_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3780:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3780 | assign sext_ln90_72_fu_4266_p1 = $signed(r_79_fu_4259_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3782:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3782 | assign sext_ln90_73_fu_4322_p1 = $signed(r_80_fu_4315_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3784:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3784 | assign sext_ln90_74_fu_4342_p1 = $signed(r_81_fu_4335_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3786:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3786 | assign sext_ln90_75_fu_4362_p1 = $signed(r_82_fu_4355_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3788:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3788 | assign sext_ln90_76_fu_4382_p1 = $signed(r_83_fu_4375_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3790:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3790 | assign sext_ln90_77_fu_4402_p1 = $signed(r_84_fu_4395_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3792:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3792 | assign sext_ln90_78_fu_4422_p1 = $signed(r_85_fu_4415_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3794:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3794 | assign sext_ln90_79_fu_4442_p1 = $signed(r_86_fu_4435_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3796:31: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3796 | assign sext_ln90_7_fu_2642_p1 = $signed(r_6_fu_2635_p3);\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3798:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3798 | assign sext_ln90_80_fu_4471_p1 = $signed(r_88_fu_4464_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3800:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3800 | assign sext_ln90_81_fu_4491_p1 = $signed(r_89_fu_4484_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3802:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3802 | assign sext_ln90_82_fu_4547_p1 = $signed(r_90_fu_4540_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3804:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3804 | assign sext_ln90_83_fu_4567_p1 = $signed(r_91_fu_4560_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3806:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3806 | assign sext_ln90_84_fu_4587_p1 = $signed(r_92_fu_4580_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3808:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3808 | assign sext_ln90_85_fu_4607_p1 = $signed(r_93_fu_4600_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3810:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3810 | assign sext_ln90_86_fu_4627_p1 = $signed(r_94_fu_4620_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3812:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3812 | assign sext_ln90_87_fu_4647_p1 = $signed(r_95_fu_4640_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3814:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3814 | assign sext_ln90_88_fu_4667_p1 = $signed(r_96_fu_4660_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3816:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3816 | assign sext_ln90_89_fu_4696_p1 = $signed(r_98_fu_4689_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3818:31: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3818 | assign sext_ln90_8_fu_2671_p1 = $signed(r_8_fu_2664_p3);\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3820:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3820 | assign sext_ln90_90_fu_4716_p1 = $signed(r_99_fu_4709_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3822:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3822 | assign sext_ln90_91_fu_4772_p1 = $signed(r_100_fu_4765_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3824:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3824 | assign sext_ln90_92_fu_4792_p1 = $signed(r_101_fu_4785_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3826:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3826 | assign sext_ln90_93_fu_4812_p1 = $signed(r_102_fu_4805_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3828:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3828 | assign sext_ln90_94_fu_4832_p1 = $signed(r_103_fu_4825_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3830:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3830 | assign sext_ln90_95_fu_4852_p1 = $signed(r_104_fu_4845_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3832:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3832 | assign sext_ln90_96_fu_4872_p1 = $signed(r_105_fu_4865_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3834:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3834 | assign sext_ln90_97_fu_4892_p1 = $signed(r_106_fu_4885_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3836:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3836 | assign sext_ln90_98_fu_4921_p1 = $signed(r_108_fu_4914_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3838:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3838 | assign sext_ln90_99_fu_4941_p1 = $signed(r_109_fu_4934_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3840:31: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3840 | assign sext_ln90_9_fu_2691_p1 = $signed(r_9_fu_2684_p3);\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3842:29: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3842 | assign sext_ln90_fu_2506_p1 = $signed(local_temp_V_reg_7402);\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3844:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3844 | assign sext_ln98_10_fu_6753_p1 = $signed(r_107_fu_6748_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3846:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3846 | assign sext_ln98_11_fu_6799_p1 = $signed(r_117_fu_6794_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3848:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3848 | assign sext_ln98_12_fu_6845_p1 = $signed(r_127_fu_6840_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3850:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3850 | assign sext_ln98_13_fu_6891_p1 = $signed(r_137_fu_6886_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3852:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3852 | assign sext_ln98_14_fu_6937_p1 = $signed(r_147_fu_6932_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3854:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3854 | assign sext_ln98_15_fu_6983_p1 = $signed(r_157_fu_6978_p3);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3856:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3856 | assign sext_ln98_1_fu_6339_p1 = $signed(r_17_fu_6334_p3);\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3858:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3858 | assign sext_ln98_2_fu_6385_p1 = $signed(r_27_fu_6380_p3);\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3860:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3860 | assign sext_ln98_3_fu_6431_p1 = $signed(r_37_fu_6426_p3);\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3862:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3862 | assign sext_ln98_4_fu_6477_p1 = $signed(r_47_fu_6472_p3);\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3864:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3864 | assign sext_ln98_5_fu_6523_p1 = $signed(r_57_fu_6518_p3);\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3866:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3866 | assign sext_ln98_6_fu_6569_p1 = $signed(r_67_fu_6564_p3);\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3868:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3868 | assign sext_ln98_7_fu_6615_p1 = $signed(r_77_fu_6610_p3);\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3870:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3870 | assign sext_ln98_8_fu_6661_p1 = $signed(r_87_fu_6656_p3);\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3872:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3872 | assign sext_ln98_9_fu_6707_p1 = $signed(r_97_fu_6702_p3);\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3874:29: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 3874 | assign sext_ln98_fu_6293_p1 = $signed(r_7_fu_6288_p3);\n",
      "      |                             ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3961:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                            : ... In instance MVAU_hls_1\n",
      " 3961 | #0 grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg = 1'b0;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:3962:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                            : ... In instance MVAU_hls_1\n",
      " 3962 | #0 ap_CS_fsm = 4'd1;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_1_pl7vf0uu/MVAU_hls_1.v:4104:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_1\n",
      " 4104 |             ap_NS_fsm = 'bx;\n",
      "      |                       ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_8_78r21bf6/Q_srl.v:122:54: Operator EQ expects 32 or 6 bits on the LHS, but LHS's VARREF 'addr_' generates 5 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_8.impl\n",
      "  122 |    assign addr_full_ = (state_==state_more) && (addr_==depth-2);\n",
      "      |                                                      ^~\n",
      "                ... For warning description see https://verilator.org/warn/WIDTH?v=4.224\n",
      "                ... Use \"/* verilator lint_off WIDTH */\" and lint_on around source to disable this message.\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_8_78r21bf6/Q_srl.v:179:10: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 6 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_8.impl\n",
      "  179 |   for (a_=depth-2; a_>0; a_=a_-1) begin\n",
      "      |          ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_8_78r21bf6/Q_srl.v:187:21: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_8.impl\n",
      "  187 |         srlo_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_8_78r21bf6/Q_srl.v:190:21: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_8.impl\n",
      "  190 |         addr_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_8_78r21bf6/Q_srl.v:203:16: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_8.impl\n",
      "  203 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_8_78r21bf6/Q_srl.v:213:16: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_8.impl\n",
      "  213 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_8_78r21bf6/Q_srl.v:227:16: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_8.impl\n",
      "  227 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_8_78r21bf6/Q_srl.v:234:16: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_8.impl\n",
      "  234 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_8_78r21bf6/Q_srl.v:247:16: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_8.impl\n",
      "  247 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_8_78r21bf6/Q_srl.v:265:16: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_8.impl\n",
      "  265 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_8_78r21bf6/Q_srl.v:279:16: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_8.impl\n",
      "  279 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_8_78r21bf6/Q_srl.v:296:16: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_8.impl\n",
      "  296 |    srlo_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_8_78r21bf6/Q_srl.v:299:16: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_8.impl\n",
      "  299 |    addr_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_8_78r21bf6/Q_srl.v:187:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  187 |         srlo_       <=  'bx;\n",
      "      |                     ^~\n",
      "                  *** See https://verilator.org/warn/COMBDLY before disabling this,\n",
      "                  else you may end up with different sim results.\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_8_78r21bf6/Q_srl.v:188:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  188 |         shift_en_o_ <= 1'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_8_78r21bf6/Q_srl.v:189:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  189 |         shift_en_   <= 1'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_8_78r21bf6/Q_srl.v:190:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  190 |         addr_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_8_78r21bf6/Q_srl.v:191:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  191 |         state_      <= 2'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_8_78r21bf6/Q_srl.v:196:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  196 |    srlo_       <= i_d;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_8_78r21bf6/Q_srl.v:197:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  197 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_8_78r21bf6/Q_srl.v:198:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  198 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_8_78r21bf6/Q_srl.v:199:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  199 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_8_78r21bf6/Q_srl.v:200:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  200 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_8_78r21bf6/Q_srl.v:203:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  203 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_8_78r21bf6/Q_srl.v:204:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  204 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_8_78r21bf6/Q_srl.v:205:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  205 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_8_78r21bf6/Q_srl.v:206:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  206 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_8_78r21bf6/Q_srl.v:207:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  207 |    state_      <= state_empty;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_8_78r21bf6/Q_srl.v:213:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  213 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_8_78r21bf6/Q_srl.v:214:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  214 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_8_78r21bf6/Q_srl.v:215:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  215 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_8_78r21bf6/Q_srl.v:216:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  216 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_8_78r21bf6/Q_srl.v:217:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  217 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_8_78r21bf6/Q_srl.v:220:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  220 |    srlo_       <= i_d;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_8_78r21bf6/Q_srl.v:221:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  221 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_8_78r21bf6/Q_srl.v:222:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  222 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_8_78r21bf6/Q_srl.v:223:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  223 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_8_78r21bf6/Q_srl.v:224:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  224 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_8_78r21bf6/Q_srl.v:227:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  227 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_8_78r21bf6/Q_srl.v:228:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  228 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_8_78r21bf6/Q_srl.v:229:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  229 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_8_78r21bf6/Q_srl.v:230:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  230 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_8_78r21bf6/Q_srl.v:231:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  231 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_8_78r21bf6/Q_srl.v:234:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  234 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_8_78r21bf6/Q_srl.v:235:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  235 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_8_78r21bf6/Q_srl.v:236:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  236 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_8_78r21bf6/Q_srl.v:237:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  237 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_8_78r21bf6/Q_srl.v:238:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  238 |    state_      <= state_empty;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_8_78r21bf6/Q_srl.v:247:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  247 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_8_78r21bf6/Q_srl.v:248:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  248 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_8_78r21bf6/Q_srl.v:249:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  249 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_8_78r21bf6/Q_srl.v:250:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  250 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_8_78r21bf6/Q_srl.v:251:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  251 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_8_78r21bf6/Q_srl.v:254:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  254 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_8_78r21bf6/Q_srl.v:255:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  255 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_8_78r21bf6/Q_srl.v:256:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  256 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_8_78r21bf6/Q_srl.v:259:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  259 |    addr_       <= addr_zero_ ? 0         : addr-1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_8_78r21bf6/Q_srl.v:260:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  260 |    state_      <= addr_zero_ ? state_one : state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_8_78r21bf6/Q_srl.v:265:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  265 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_8_78r21bf6/Q_srl.v:266:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  266 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_8_78r21bf6/Q_srl.v:267:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  267 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_8_78r21bf6/Q_srl.v:268:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  268 |    addr_       <= addr+1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_8_78r21bf6/Q_srl.v:269:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  269 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_8_78r21bf6/Q_srl.v:272:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  272 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_8_78r21bf6/Q_srl.v:273:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  273 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_8_78r21bf6/Q_srl.v:274:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  274 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_8_78r21bf6/Q_srl.v:275:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  275 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_8_78r21bf6/Q_srl.v:276:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  276 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_8_78r21bf6/Q_srl.v:279:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  279 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_8_78r21bf6/Q_srl.v:280:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  280 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_8_78r21bf6/Q_srl.v:281:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  281 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_8_78r21bf6/Q_srl.v:282:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  282 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_8_78r21bf6/Q_srl.v:283:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  283 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_8_78r21bf6/Q_srl.v:286:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  286 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_8_78r21bf6/Q_srl.v:287:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  287 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_8_78r21bf6/Q_srl.v:288:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  288 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_8_78r21bf6/Q_srl.v:289:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  289 |    addr_       <= addr_zero_ ? 0         : addr-1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_8_78r21bf6/Q_srl.v:290:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  290 |    state_      <= addr_zero_ ? state_one : state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_8_78r21bf6/Q_srl.v:296:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  296 |    srlo_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_8_78r21bf6/Q_srl.v:297:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  297 |    shift_en_o_ <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_8_78r21bf6/Q_srl.v:298:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  298 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_8_78r21bf6/Q_srl.v:299:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  299 |    addr_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_8_78r21bf6/Q_srl.v:300:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  300 |    state_      <= 2'bx;\n",
      "      |                ^~\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: Entering directory '/home/maxwellqin/projects/finn/build_output/pyverilator_StreamingMaxPool_hls_1_rdesrs84'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o pyverilator_wrapper.o /home/maxwellqin/projects/finn/build_output/pyverilator_StreamingMaxPool_hls_1_rdesrs84/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingMaxPool_hls_1.cpp VStreamingMaxPool_hls_1___024root__DepSet_hfb766a4c__0.cpp VStreamingMaxPool_hls_1__Trace__0.cpp VStreamingMaxPool_hls_1__ConstPool_0.cpp VStreamingMaxPool_hls_1___024root__Slow.cpp VStreamingMaxPool_hls_1___024root__DepSet_hfb766a4c__0__Slow.cpp VStreamingMaxPool_hls_1__Syms.cpp VStreamingMaxPool_hls_1__Trace__0__Slow.cpp > VStreamingMaxPool_hls_1__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o VStreamingMaxPool_hls_1__ALL.o VStreamingMaxPool_hls_1__ALL.cpp\n",
      "echo \"\" > VStreamingMaxPool_hls_1__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VStreamingMaxPool_hls_1__ALL.a VStreamingMaxPool_hls_1__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VStreamingMaxPool_hls_1__ALL.a      -o VStreamingMaxPool_hls_1\n",
      "rm VStreamingMaxPool_hls_1__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/home/maxwellqin/projects/finn/build_output/pyverilator_StreamingMaxPool_hls_1_rdesrs84'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingDataWidthConverter_rtl_2_wav2ar2q/dwc.sv:62:4: Logical operator IF expects 1 bit on the If, but If's MODDIV generates 32 bits.\n",
      "                                                                                                                                 : ... In instance StreamingDataWidthConverter_rtl_2.impl.core\n",
      "   62 |    if(OBITS % IBITS) begin\n",
      "      |    ^~\n",
      "                ... For warning description see https://verilator.org/warn/WIDTH?v=4.224\n",
      "                ... Use \"/* verilator lint_off WIDTH */\" and lint_on around source to disable this message.\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingDataWidthConverter_rtl_2_wav2ar2q/dwc.sv:72:32: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.\n",
      "                                                                                                                                  : ... In instance StreamingDataWidthConverter_rtl_2.impl.core\n",
      "   72 |   logic [$clog2(K):0]  ACnt = K-1;  \n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingDataWidthConverter_rtl_2_wav2ar2q/dwc.sv:78:10: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.\n",
      "                                                                                                                                  : ... In instance StreamingDataWidthConverter_rtl_2.impl.core\n",
      "   78 |     ACnt <= K-1;\n",
      "      |          ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingDataWidthConverter_rtl_2_wav2ar2q/dwc.sv:83:48: Operator COND expects 32 bits on the Conditional False, but Conditional False's VARREF 'ACnt' generates 5 bits.\n",
      "                                                                                                                                  : ... In instance StreamingDataWidthConverter_rtl_2.impl.core\n",
      "   83 |     automatic type(ACnt)  acnt = (ovld && ordy)? K-1 : ACnt;\n",
      "      |                                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingDataWidthConverter_rtl_2_wav2ar2q/dwc.sv:83:48: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.\n",
      "                                                                                                                                  : ... In instance StreamingDataWidthConverter_rtl_2.impl.core\n",
      "   83 |     automatic type(ACnt)  acnt = (ovld && ordy)? K-1 : ACnt;\n",
      "      |                                                ^\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: Entering directory '/home/maxwellqin/projects/finn/build_output/pyverilator_MVAU_hls_1_do21p8_m'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o pyverilator_wrapper.o /home/maxwellqin/projects/finn/build_output/pyverilator_MVAU_hls_1_do21p8_m/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VMVAU_hls_1.cpp VMVAU_hls_1___024root__DepSet_hb3db35e5__0.cpp VMVAU_hls_1__Trace__0.cpp VMVAU_hls_1__ConstPool_0.cpp VMVAU_hls_1___024root__Slow.cpp VMVAU_hls_1___024root__DepSet_hb3db35e5__0__Slow.cpp VMVAU_hls_1__Syms.cpp VMVAU_hls_1__Trace__0__Slow.cpp > VMVAU_hls_1__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o VMVAU_hls_1__ALL.o VMVAU_hls_1__ALL.cpp\n",
      "echo \"\" > VMVAU_hls_1__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VMVAU_hls_1__ALL.a VMVAU_hls_1__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VMVAU_hls_1__ALL.a      -o VMVAU_hls_1\n",
      "rm VMVAU_hls_1__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/home/maxwellqin/projects/finn/build_output/pyverilator_MVAU_hls_1_do21p8_m'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_7_lbn3zq44/Q_srl.v:122:54: Operator EQ expects 32 or 6 bits on the LHS, but LHS's VARREF 'addr_' generates 5 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_7.impl\n",
      "  122 |    assign addr_full_ = (state_==state_more) && (addr_==depth-2);\n",
      "      |                                                      ^~\n",
      "                ... For warning description see https://verilator.org/warn/WIDTH?v=4.224\n",
      "                ... Use \"/* verilator lint_off WIDTH */\" and lint_on around source to disable this message.\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_7_lbn3zq44/Q_srl.v:179:10: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 6 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_7.impl\n",
      "  179 |   for (a_=depth-2; a_>0; a_=a_-1) begin\n",
      "      |          ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_7_lbn3zq44/Q_srl.v:187:21: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_7.impl\n",
      "  187 |         srlo_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_7_lbn3zq44/Q_srl.v:190:21: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_7.impl\n",
      "  190 |         addr_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_7_lbn3zq44/Q_srl.v:203:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_7.impl\n",
      "  203 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_7_lbn3zq44/Q_srl.v:213:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_7.impl\n",
      "  213 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_7_lbn3zq44/Q_srl.v:227:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_7.impl\n",
      "  227 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_7_lbn3zq44/Q_srl.v:234:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_7.impl\n",
      "  234 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_7_lbn3zq44/Q_srl.v:247:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_7.impl\n",
      "  247 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_7_lbn3zq44/Q_srl.v:265:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_7.impl\n",
      "  265 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_7_lbn3zq44/Q_srl.v:279:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_7.impl\n",
      "  279 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_7_lbn3zq44/Q_srl.v:296:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_7.impl\n",
      "  296 |    srlo_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_7_lbn3zq44/Q_srl.v:299:16: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_7.impl\n",
      "  299 |    addr_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_7_lbn3zq44/Q_srl.v:187:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  187 |         srlo_       <=  'bx;\n",
      "      |                     ^~\n",
      "                  *** See https://verilator.org/warn/COMBDLY before disabling this,\n",
      "                  else you may end up with different sim results.\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_7_lbn3zq44/Q_srl.v:188:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  188 |         shift_en_o_ <= 1'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_7_lbn3zq44/Q_srl.v:189:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  189 |         shift_en_   <= 1'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_7_lbn3zq44/Q_srl.v:190:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  190 |         addr_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_7_lbn3zq44/Q_srl.v:191:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  191 |         state_      <= 2'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_7_lbn3zq44/Q_srl.v:196:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  196 |    srlo_       <= i_d;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_7_lbn3zq44/Q_srl.v:197:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  197 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_7_lbn3zq44/Q_srl.v:198:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  198 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_7_lbn3zq44/Q_srl.v:199:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  199 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_7_lbn3zq44/Q_srl.v:200:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  200 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_7_lbn3zq44/Q_srl.v:203:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  203 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_7_lbn3zq44/Q_srl.v:204:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  204 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_7_lbn3zq44/Q_srl.v:205:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  205 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_7_lbn3zq44/Q_srl.v:206:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  206 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_7_lbn3zq44/Q_srl.v:207:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  207 |    state_      <= state_empty;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_7_lbn3zq44/Q_srl.v:213:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  213 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_7_lbn3zq44/Q_srl.v:214:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  214 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_7_lbn3zq44/Q_srl.v:215:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  215 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_7_lbn3zq44/Q_srl.v:216:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  216 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_7_lbn3zq44/Q_srl.v:217:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  217 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_7_lbn3zq44/Q_srl.v:220:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  220 |    srlo_       <= i_d;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_7_lbn3zq44/Q_srl.v:221:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  221 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_7_lbn3zq44/Q_srl.v:222:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  222 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_7_lbn3zq44/Q_srl.v:223:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  223 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_7_lbn3zq44/Q_srl.v:224:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  224 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_7_lbn3zq44/Q_srl.v:227:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  227 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_7_lbn3zq44/Q_srl.v:228:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  228 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_7_lbn3zq44/Q_srl.v:229:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  229 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_7_lbn3zq44/Q_srl.v:230:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  230 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_7_lbn3zq44/Q_srl.v:231:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  231 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_7_lbn3zq44/Q_srl.v:234:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  234 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_7_lbn3zq44/Q_srl.v:235:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  235 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_7_lbn3zq44/Q_srl.v:236:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  236 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_7_lbn3zq44/Q_srl.v:237:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  237 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_7_lbn3zq44/Q_srl.v:238:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  238 |    state_      <= state_empty;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_7_lbn3zq44/Q_srl.v:247:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  247 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_7_lbn3zq44/Q_srl.v:248:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  248 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_7_lbn3zq44/Q_srl.v:249:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  249 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_7_lbn3zq44/Q_srl.v:250:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  250 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_7_lbn3zq44/Q_srl.v:251:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  251 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_7_lbn3zq44/Q_srl.v:254:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  254 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_7_lbn3zq44/Q_srl.v:255:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  255 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_7_lbn3zq44/Q_srl.v:256:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  256 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_7_lbn3zq44/Q_srl.v:259:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  259 |    addr_       <= addr_zero_ ? 0         : addr-1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_7_lbn3zq44/Q_srl.v:260:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  260 |    state_      <= addr_zero_ ? state_one : state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_7_lbn3zq44/Q_srl.v:265:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  265 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_7_lbn3zq44/Q_srl.v:266:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  266 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_7_lbn3zq44/Q_srl.v:267:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  267 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_7_lbn3zq44/Q_srl.v:268:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  268 |    addr_       <= addr+1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_7_lbn3zq44/Q_srl.v:269:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  269 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_7_lbn3zq44/Q_srl.v:272:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  272 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_7_lbn3zq44/Q_srl.v:273:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  273 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_7_lbn3zq44/Q_srl.v:274:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  274 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_7_lbn3zq44/Q_srl.v:275:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  275 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_7_lbn3zq44/Q_srl.v:276:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  276 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_7_lbn3zq44/Q_srl.v:279:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  279 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_7_lbn3zq44/Q_srl.v:280:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  280 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_7_lbn3zq44/Q_srl.v:281:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  281 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_7_lbn3zq44/Q_srl.v:282:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  282 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_7_lbn3zq44/Q_srl.v:283:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  283 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_7_lbn3zq44/Q_srl.v:286:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  286 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_7_lbn3zq44/Q_srl.v:287:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  287 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_7_lbn3zq44/Q_srl.v:288:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  288 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_7_lbn3zq44/Q_srl.v:289:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  289 |    addr_       <= addr_zero_ ? 0         : addr-1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_7_lbn3zq44/Q_srl.v:290:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  290 |    state_      <= addr_zero_ ? state_one : state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_7_lbn3zq44/Q_srl.v:296:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  296 |    srlo_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_7_lbn3zq44/Q_srl.v:297:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  297 |    shift_en_o_ <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_7_lbn3zq44/Q_srl.v:298:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  298 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_7_lbn3zq44/Q_srl.v:299:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  299 |    addr_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_7_lbn3zq44/Q_srl.v:300:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  300 |    state_      <= 2'bx;\n",
      "      |                ^~\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: Entering directory '/home/maxwellqin/projects/finn/build_output/pyverilator_StreamingFIFO_rtl_9_2yz9ee3q'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o pyverilator_wrapper.o /home/maxwellqin/projects/finn/build_output/pyverilator_StreamingFIFO_rtl_9_2yz9ee3q/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingFIFO_rtl_9.cpp VStreamingFIFO_rtl_9___024root__DepSet_h60b17e82__0.cpp VStreamingFIFO_rtl_9__Trace__0.cpp VStreamingFIFO_rtl_9___024root__Slow.cpp VStreamingFIFO_rtl_9___024root__DepSet_h60b17e82__0__Slow.cpp VStreamingFIFO_rtl_9__Syms.cpp VStreamingFIFO_rtl_9__Trace__0__Slow.cpp > VStreamingFIFO_rtl_9__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o VStreamingFIFO_rtl_9__ALL.o VStreamingFIFO_rtl_9__ALL.cpp\n",
      "echo \"\" > VStreamingFIFO_rtl_9__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VStreamingFIFO_rtl_9__ALL.a VStreamingFIFO_rtl_9__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VStreamingFIFO_rtl_9__ALL.a      -o VStreamingFIFO_rtl_9\n",
      "rm VStreamingFIFO_rtl_9__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/home/maxwellqin/projects/finn/build_output/pyverilator_StreamingFIFO_rtl_9_2yz9ee3q'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_pjll31fk/swg_common.sv:69:78: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.\n",
      "                                                                                                                                       : ... In instance ConvolutionInputGenerator_rtl_1.impl.controller_inst\n",
      "   69 |     logic signed [$clog2(LOOP_H_ITERATIONS   +2)+1-1:0]  Counter_loop_h    = LOOP_H_ITERATIONS;\n",
      "      |                                                                              ^~~~~~~~~~~~~~~~~\n",
      "                ... For warning description see https://verilator.org/warn/WIDTH?v=4.224\n",
      "                ... Use \"/* verilator lint_off WIDTH */\" and lint_on around source to disable this message.\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_pjll31fk/swg_common.sv:70:78: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_W_ITERATIONS' generates 32 bits.\n",
      "                                                                                                                                       : ... In instance ConvolutionInputGenerator_rtl_1.impl.controller_inst\n",
      "   70 |     logic signed [$clog2(LOOP_W_ITERATIONS   +2)+1-1:0]  Counter_loop_w    = LOOP_W_ITERATIONS;\n",
      "      |                                                                              ^~~~~~~~~~~~~~~~~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_pjll31fk/swg_common.sv:71:78: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KH_ITERATIONS' generates 32 bits.\n",
      "                                                                                                                                       : ... In instance ConvolutionInputGenerator_rtl_1.impl.controller_inst\n",
      "   71 |     logic signed [$clog2(LOOP_KH_ITERATIONS  +2)+1-1:0]  Counter_loop_kh   = LOOP_KH_ITERATIONS;\n",
      "      |                                                                              ^~~~~~~~~~~~~~~~~~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_pjll31fk/swg_common.sv:72:78: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KW_ITERATIONS' generates 32 bits.\n",
      "                                                                                                                                       : ... In instance ConvolutionInputGenerator_rtl_1.impl.controller_inst\n",
      "   72 |     logic signed [$clog2(LOOP_KW_ITERATIONS  +2)+1-1:0]  Counter_loop_kw   = LOOP_KW_ITERATIONS;\n",
      "      |                                                                              ^~~~~~~~~~~~~~~~~~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_pjll31fk/swg_common.sv:73:78: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_SIMD_ITERATIONS' generates 32 bits.\n",
      "                                                                                                                                       : ... In instance ConvolutionInputGenerator_rtl_1.impl.controller_inst\n",
      "   73 |     logic signed [$clog2(LOOP_SIMD_ITERATIONS+2)+1-1:0]  Counter_loop_simd = LOOP_SIMD_ITERATIONS;\n",
      "      |                                                                              ^~~~~~~~~~~~~~~~~~~~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_pjll31fk/swg_common.sv:79:41: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_SIMD' generates 32 bits.\n",
      "                                                                                                                                       : ... In instance ConvolutionInputGenerator_rtl_1.impl.controller_inst\n",
      "   79 |             STATE_LOOP_SIMD : addr_incr = HEAD_INCR_SIMD;\n",
      "      |                                         ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_pjll31fk/swg_common.sv:80:41: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_KW' generates 32 bits.\n",
      "                                                                                                                                       : ... In instance ConvolutionInputGenerator_rtl_1.impl.controller_inst\n",
      "   80 |             STATE_LOOP_KW   : addr_incr = HEAD_INCR_KW;\n",
      "      |                                         ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_pjll31fk/swg_common.sv:81:41: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_KH' generates 32 bits.\n",
      "                                                                                                                                       : ... In instance ConvolutionInputGenerator_rtl_1.impl.controller_inst\n",
      "   81 |             STATE_LOOP_KH   : addr_incr = HEAD_INCR_KH;\n",
      "      |                                         ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_pjll31fk/swg_common.sv:82:41: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_W' generates 32 bits.\n",
      "                                                                                                                                       : ... In instance ConvolutionInputGenerator_rtl_1.impl.controller_inst\n",
      "   82 |             STATE_LOOP_W    : addr_incr = HEAD_INCR_W;\n",
      "      |                                         ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_pjll31fk/swg_common.sv:83:41: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_H' generates 32 bits.\n",
      "                                                                                                                                       : ... In instance ConvolutionInputGenerator_rtl_1.impl.controller_inst\n",
      "   83 |             STATE_LOOP_H    : addr_incr = HEAD_INCR_H;\n",
      "      |                                         ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_pjll31fk/swg_common.sv:89:22: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.\n",
      "                                                                                                                                       : ... In instance ConvolutionInputGenerator_rtl_1.impl.controller_inst\n",
      "   89 |     assign tail_incr =\n",
      "      |                      ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_pjll31fk/swg_common.sv:115:31: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.\n",
      "                                                                                                                                        : ... In instance ConvolutionInputGenerator_rtl_1.impl.controller_inst\n",
      "  115 |             Counter_loop_h    <= LOOP_H_ITERATIONS;\n",
      "      |                               ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_pjll31fk/swg_common.sv:116:31: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_W_ITERATIONS' generates 32 bits.\n",
      "                                                                                                                                        : ... In instance ConvolutionInputGenerator_rtl_1.impl.controller_inst\n",
      "  116 |             Counter_loop_w    <= LOOP_W_ITERATIONS;\n",
      "      |                               ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_pjll31fk/swg_common.sv:117:31: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KH_ITERATIONS' generates 32 bits.\n",
      "                                                                                                                                        : ... In instance ConvolutionInputGenerator_rtl_1.impl.controller_inst\n",
      "  117 |             Counter_loop_kh   <= LOOP_KH_ITERATIONS;\n",
      "      |                               ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_pjll31fk/swg_common.sv:118:31: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KW_ITERATIONS' generates 32 bits.\n",
      "                                                                                                                                        : ... In instance ConvolutionInputGenerator_rtl_1.impl.controller_inst\n",
      "  118 |             Counter_loop_kw   <= LOOP_KW_ITERATIONS;\n",
      "      |                               ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_pjll31fk/swg_common.sv:119:31: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_SIMD_ITERATIONS' generates 32 bits.\n",
      "                                                                                                                                        : ... In instance ConvolutionInputGenerator_rtl_1.impl.controller_inst\n",
      "  119 |             Counter_loop_simd <= LOOP_SIMD_ITERATIONS;\n",
      "      |                               ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_pjll31fk/swg_common.sv:126:39: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_SIMD_ITERATIONS' generates 32 bits.\n",
      "                                                                                                                                        : ... In instance ConvolutionInputGenerator_rtl_1.impl.controller_inst\n",
      "  126 |                     Counter_loop_simd <= LOOP_SIMD_ITERATIONS;\n",
      "      |                                       ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_pjll31fk/swg_common.sv:129:41: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KW_ITERATIONS' generates 32 bits.\n",
      "                                                                                                                                        : ... In instance ConvolutionInputGenerator_rtl_1.impl.controller_inst\n",
      "  129 |                         Counter_loop_kw <= LOOP_KW_ITERATIONS;\n",
      "      |                                         ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_pjll31fk/swg_common.sv:132:45: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KH_ITERATIONS' generates 32 bits.\n",
      "                                                                                                                                        : ... In instance ConvolutionInputGenerator_rtl_1.impl.controller_inst\n",
      "  132 |                             Counter_loop_kh <= LOOP_KH_ITERATIONS;\n",
      "      |                                             ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_pjll31fk/swg_common.sv:135:48: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_W_ITERATIONS' generates 32 bits.\n",
      "                                                                                                                                        : ... In instance ConvolutionInputGenerator_rtl_1.impl.controller_inst\n",
      "  135 |                                 Counter_loop_w <= LOOP_W_ITERATIONS;\n",
      "      |                                                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_pjll31fk/swg_common.sv:137:54: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.\n",
      "                                                                                                                                        : ... In instance ConvolutionInputGenerator_rtl_1.impl.controller_inst\n",
      "  137 |                                 else  Counter_loop_h <= LOOP_H_ITERATIONS;\n",
      "      |                                                      ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_pjll31fk/ConvolutionInputGenerator_rtl_1_impl.sv:131:48: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 12 bits.\n",
      "                                                                                                                                                                  : ... In instance ConvolutionInputGenerator_rtl_1.impl\n",
      "  131 |     uwire  reading_done = Newest_buffered_elem == LAST_READ_ELEM;\n",
      "      |                                                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_pjll31fk/ConvolutionInputGenerator_rtl_1_impl.sv:135:48: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 12 bits.\n",
      "                                                                                                                                                                  : ... In instance ConvolutionInputGenerator_rtl_1.impl\n",
      "  135 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(First_elem_next_window) &&\n",
      "      |                                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_pjll31fk/ConvolutionInputGenerator_rtl_1_impl.sv:135:74: Operator LTS expects 32 bits on the RHS, but RHS's SIGNED generates 12 bits.\n",
      "                                                                                                                                                                  : ... In instance ConvolutionInputGenerator_rtl_1.impl\n",
      "  135 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(First_elem_next_window) &&\n",
      "      |                                                                          ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_pjll31fk/ConvolutionInputGenerator_rtl_1_impl.sv:136:48: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 12 bits.\n",
      "                                                                                                                                                                  : ... In instance ConvolutionInputGenerator_rtl_1.impl\n",
      "  136 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(Current_elem)\n",
      "      |                                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_pjll31fk/ConvolutionInputGenerator_rtl_1_impl.sv:136:74: Operator LTS expects 32 bits on the RHS, but RHS's SIGNED generates 12 bits.\n",
      "                                                                                                                                                                  : ... In instance ConvolutionInputGenerator_rtl_1.impl\n",
      "  136 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(Current_elem)\n",
      "      |                                                                          ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_pjll31fk/ConvolutionInputGenerator_rtl_1_impl.sv:143:37: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'Window_buffer_read_addr_reg' generates 10 bits.\n",
      "                                                                                                                                                                  : ... In instance ConvolutionInputGenerator_rtl_1.impl\n",
      "  143 |     assign  window_buffer_read_addr = Window_buffer_read_addr_reg;\n",
      "      |                                     ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_pjll31fk/ConvolutionInputGenerator_rtl_1_impl.sv:169:79: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Window_buffer_write_addr_reg' generates 9 bits.\n",
      "                                                                                                                                                                  : ... In instance ConvolutionInputGenerator_rtl_1.impl\n",
      "  169 |                 Window_buffer_write_addr_reg <= (Window_buffer_write_addr_reg == BUF_ELEM_TOTAL-1)? 0 : Window_buffer_write_addr_reg + 1;\n",
      "      |                                                                               ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_pjll31fk/ConvolutionInputGenerator_rtl_1_impl.sv:172:42: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 12 bits.\n",
      "                                                                                                                                                                  : ... In instance ConvolutionInputGenerator_rtl_1.impl\n",
      "  172 |                 if (Newest_buffered_elem == LAST_READ_ELEM-1) begin\n",
      "      |                                          ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_pjll31fk/ConvolutionInputGenerator_rtl_1_impl.sv:176:43: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 12 bits.\n",
      "                                                                                                                                                                  : ... In instance ConvolutionInputGenerator_rtl_1.impl\n",
      "  176 |                 if ((Newest_buffered_elem == LAST_READ_ELEM-1) && Writing_done) begin\n",
      "      |                                           ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_pjll31fk/ConvolutionInputGenerator_rtl_1_impl.sv:195:25: Operator GTES expects 32 bits on the LHS, but LHS's VARREF 'ra' generates 11 bits.\n",
      "                                                                                                                                                                  : ... In instance ConvolutionInputGenerator_rtl_1.impl\n",
      "  195 |                     (ra >= BUF_ELEM_TOTAL)? -BUF_ELEM_TOTAL :\n",
      "      |                         ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_pjll31fk/ConvolutionInputGenerator_rtl_1_impl.sv:195:43: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.\n",
      "                                                                                                                                                                  : ... In instance ConvolutionInputGenerator_rtl_1.impl\n",
      "  195 |                     (ra >= BUF_ELEM_TOTAL)? -BUF_ELEM_TOTAL :\n",
      "      |                                           ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_pjll31fk/ConvolutionInputGenerator_rtl_1_impl.sv:197:45: Operator ASSIGNDLY expects 10 bits on the Assign RHS, but Assign RHS's ADD generates 11 bits.\n",
      "                                                                                                                                                                  : ... In instance ConvolutionInputGenerator_rtl_1.impl\n",
      "  197 |                 Window_buffer_read_addr_reg <= ra + ra_correct;\n",
      "      |                                             ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_pjll31fk/ConvolutionInputGenerator_rtl_1_impl.sv:200:59: Operator NEQ expects 32 bits on the LHS, but LHS's VARREF 'Position_in_window' generates 8 bits.\n",
      "                                                                                                                                                                  : ... In instance ConvolutionInputGenerator_rtl_1.impl\n",
      "  200 |                 Position_in_window <= (Position_in_window != ELEM_PER_WINDOW - 1)? Position_in_window+1 : 0;\n",
      "      |                                                           ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_pjll31fk/ConvolutionInputGenerator_rtl_1_impl.sv:204:70: Operator ADD expects 12 bits on the RHS, but RHS's VARREF 'tail_incr' generates 10 bits.\n",
      "                                                                                                                                                                  : ... In instance ConvolutionInputGenerator_rtl_1.impl\n",
      "  204 |                     First_elem_next_window <= First_elem_next_window + tail_incr;\n",
      "      |                                                                      ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_pjll31fk/ConvolutionInputGenerator_rtl_1_impl.sv:210:59: Operator ADD expects 12 bits on the RHS, but RHS's VARREF 'addr_incr' generates 10 bits.\n",
      "                                                                                                                                                                  : ... In instance ConvolutionInputGenerator_rtl_1.impl\n",
      "  210 |                     Current_elem <= $signed(Current_elem) + addr_incr;\n",
      "      |                                                           ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_pjll31fk/ConvolutionInputGenerator_rtl_1_impl.sv:207:34: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Current_elem' generates 12 bits.\n",
      "                                                                                                                                                                  : ... In instance ConvolutionInputGenerator_rtl_1.impl\n",
      "  207 |                 if (Current_elem == LAST_WRITE_ELEM)\n",
      "      |                                  ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_pjll31fk/ConvolutionInputGenerator_rtl_1_impl.sv:224:71: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 12 bits.\n",
      "                                                                                                                                                                  : ... In instance ConvolutionInputGenerator_rtl_1.impl\n",
      "  224 |                 if (reading_done || (read_ok && (Newest_buffered_elem == LAST_READ_ELEM - 1))) begin\n",
      "      |                                                                       ^~\n",
      "%Warning-CASEINCOMPLETE: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_pjll31fk/swg_common.sv:77:16: Case values incompletely covered (example pattern 0x6)\n",
      "   77 |         unique case (State)\n",
      "      |                ^~~~\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: Entering directory '/home/maxwellqin/projects/finn/build_output/pyverilator_StreamingFIFO_rtl_8_qx8mrb0d'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o pyverilator_wrapper.o /home/maxwellqin/projects/finn/build_output/pyverilator_StreamingFIFO_rtl_8_qx8mrb0d/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingFIFO_rtl_8.cpp VStreamingFIFO_rtl_8___024root__DepSet_h26d0dfeb__0.cpp VStreamingFIFO_rtl_8__Trace__0.cpp VStreamingFIFO_rtl_8___024root__Slow.cpp VStreamingFIFO_rtl_8___024root__DepSet_h26d0dfeb__0__Slow.cpp VStreamingFIFO_rtl_8__Syms.cpp VStreamingFIFO_rtl_8__Trace__0__Slow.cpp > VStreamingFIFO_rtl_8__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o VStreamingFIFO_rtl_8__ALL.o VStreamingFIFO_rtl_8__ALL.cpp\n",
      "echo \"\" > VStreamingFIFO_rtl_8__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VStreamingFIFO_rtl_8__ALL.a VStreamingFIFO_rtl_8__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VStreamingFIFO_rtl_8__ALL.a      -o VStreamingFIFO_rtl_8\n",
      "rm VStreamingFIFO_rtl_8__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/home/maxwellqin/projects/finn/build_output/pyverilator_StreamingFIFO_rtl_8_qx8mrb0d'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_6_9aqyazh_/Q_srl.v:122:54: Operator EQ expects 32 or 6 bits on the LHS, but LHS's VARREF 'addr_' generates 5 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_6.impl\n",
      "  122 |    assign addr_full_ = (state_==state_more) && (addr_==depth-2);\n",
      "      |                                                      ^~\n",
      "                ... For warning description see https://verilator.org/warn/WIDTH?v=4.224\n",
      "                ... Use \"/* verilator lint_off WIDTH */\" and lint_on around source to disable this message.\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_6_9aqyazh_/Q_srl.v:179:10: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 6 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_6.impl\n",
      "  179 |   for (a_=depth-2; a_>0; a_=a_-1) begin\n",
      "      |          ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_6_9aqyazh_/Q_srl.v:187:21: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_6.impl\n",
      "  187 |         srlo_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_6_9aqyazh_/Q_srl.v:190:21: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_6.impl\n",
      "  190 |         addr_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_6_9aqyazh_/Q_srl.v:203:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_6.impl\n",
      "  203 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_6_9aqyazh_/Q_srl.v:213:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_6.impl\n",
      "  213 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_6_9aqyazh_/Q_srl.v:227:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_6.impl\n",
      "  227 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_6_9aqyazh_/Q_srl.v:234:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_6.impl\n",
      "  234 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_6_9aqyazh_/Q_srl.v:247:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_6.impl\n",
      "  247 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_6_9aqyazh_/Q_srl.v:265:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_6.impl\n",
      "  265 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_6_9aqyazh_/Q_srl.v:279:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_6.impl\n",
      "  279 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_6_9aqyazh_/Q_srl.v:296:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_6.impl\n",
      "  296 |    srlo_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_6_9aqyazh_/Q_srl.v:299:16: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_6.impl\n",
      "  299 |    addr_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_6_9aqyazh_/Q_srl.v:187:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  187 |         srlo_       <=  'bx;\n",
      "      |                     ^~\n",
      "                  *** See https://verilator.org/warn/COMBDLY before disabling this,\n",
      "                  else you may end up with different sim results.\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_6_9aqyazh_/Q_srl.v:188:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  188 |         shift_en_o_ <= 1'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_6_9aqyazh_/Q_srl.v:189:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  189 |         shift_en_   <= 1'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_6_9aqyazh_/Q_srl.v:190:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  190 |         addr_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_6_9aqyazh_/Q_srl.v:191:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  191 |         state_      <= 2'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_6_9aqyazh_/Q_srl.v:196:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  196 |    srlo_       <= i_d;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_6_9aqyazh_/Q_srl.v:197:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  197 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_6_9aqyazh_/Q_srl.v:198:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  198 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_6_9aqyazh_/Q_srl.v:199:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  199 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_6_9aqyazh_/Q_srl.v:200:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  200 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_6_9aqyazh_/Q_srl.v:203:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  203 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_6_9aqyazh_/Q_srl.v:204:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  204 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_6_9aqyazh_/Q_srl.v:205:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  205 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_6_9aqyazh_/Q_srl.v:206:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  206 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_6_9aqyazh_/Q_srl.v:207:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  207 |    state_      <= state_empty;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_6_9aqyazh_/Q_srl.v:213:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  213 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_6_9aqyazh_/Q_srl.v:214:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  214 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_6_9aqyazh_/Q_srl.v:215:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  215 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_6_9aqyazh_/Q_srl.v:216:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  216 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_6_9aqyazh_/Q_srl.v:217:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  217 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_6_9aqyazh_/Q_srl.v:220:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  220 |    srlo_       <= i_d;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_6_9aqyazh_/Q_srl.v:221:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  221 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_6_9aqyazh_/Q_srl.v:222:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  222 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_6_9aqyazh_/Q_srl.v:223:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  223 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_6_9aqyazh_/Q_srl.v:224:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  224 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_6_9aqyazh_/Q_srl.v:227:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  227 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_6_9aqyazh_/Q_srl.v:228:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  228 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_6_9aqyazh_/Q_srl.v:229:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  229 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_6_9aqyazh_/Q_srl.v:230:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  230 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_6_9aqyazh_/Q_srl.v:231:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  231 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_6_9aqyazh_/Q_srl.v:234:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  234 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_6_9aqyazh_/Q_srl.v:235:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  235 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_6_9aqyazh_/Q_srl.v:236:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  236 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_6_9aqyazh_/Q_srl.v:237:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  237 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_6_9aqyazh_/Q_srl.v:238:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  238 |    state_      <= state_empty;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_6_9aqyazh_/Q_srl.v:247:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  247 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_6_9aqyazh_/Q_srl.v:248:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  248 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_6_9aqyazh_/Q_srl.v:249:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  249 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_6_9aqyazh_/Q_srl.v:250:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  250 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_6_9aqyazh_/Q_srl.v:251:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  251 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_6_9aqyazh_/Q_srl.v:254:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  254 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_6_9aqyazh_/Q_srl.v:255:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  255 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_6_9aqyazh_/Q_srl.v:256:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  256 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_6_9aqyazh_/Q_srl.v:259:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  259 |    addr_       <= addr_zero_ ? 0         : addr-1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_6_9aqyazh_/Q_srl.v:260:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  260 |    state_      <= addr_zero_ ? state_one : state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_6_9aqyazh_/Q_srl.v:265:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  265 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_6_9aqyazh_/Q_srl.v:266:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  266 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_6_9aqyazh_/Q_srl.v:267:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  267 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_6_9aqyazh_/Q_srl.v:268:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  268 |    addr_       <= addr+1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_6_9aqyazh_/Q_srl.v:269:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  269 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_6_9aqyazh_/Q_srl.v:272:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  272 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_6_9aqyazh_/Q_srl.v:273:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  273 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_6_9aqyazh_/Q_srl.v:274:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  274 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_6_9aqyazh_/Q_srl.v:275:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  275 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_6_9aqyazh_/Q_srl.v:276:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  276 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_6_9aqyazh_/Q_srl.v:279:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  279 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_6_9aqyazh_/Q_srl.v:280:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  280 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_6_9aqyazh_/Q_srl.v:281:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  281 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_6_9aqyazh_/Q_srl.v:282:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  282 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_6_9aqyazh_/Q_srl.v:283:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  283 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_6_9aqyazh_/Q_srl.v:286:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  286 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_6_9aqyazh_/Q_srl.v:287:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  287 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_6_9aqyazh_/Q_srl.v:288:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  288 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_6_9aqyazh_/Q_srl.v:289:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  289 |    addr_       <= addr_zero_ ? 0         : addr-1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_6_9aqyazh_/Q_srl.v:290:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  290 |    state_      <= addr_zero_ ? state_one : state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_6_9aqyazh_/Q_srl.v:296:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  296 |    srlo_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_6_9aqyazh_/Q_srl.v:297:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  297 |    shift_en_o_ <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_6_9aqyazh_/Q_srl.v:298:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  298 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_6_9aqyazh_/Q_srl.v:299:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  299 |    addr_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_6_9aqyazh_/Q_srl.v:300:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  300 |    state_      <= 2'bx;\n",
      "      |                ^~\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: Entering directory '/home/maxwellqin/projects/finn/build_output/pyverilator_StreamingFIFO_rtl_7_8n6bi7ik'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o pyverilator_wrapper.o /home/maxwellqin/projects/finn/build_output/pyverilator_StreamingFIFO_rtl_7_8n6bi7ik/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingFIFO_rtl_7.cpp VStreamingFIFO_rtl_7___024root__DepSet_h29e84a52__0.cpp VStreamingFIFO_rtl_7__Trace__0.cpp VStreamingFIFO_rtl_7___024root__Slow.cpp VStreamingFIFO_rtl_7___024root__DepSet_h29e84a52__0__Slow.cpp VStreamingFIFO_rtl_7__Syms.cpp VStreamingFIFO_rtl_7__Trace__0__Slow.cpp > VStreamingFIFO_rtl_7__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o VStreamingFIFO_rtl_7__ALL.o VStreamingFIFO_rtl_7__ALL.cpp\n",
      "echo \"\" > VStreamingFIFO_rtl_7__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VStreamingFIFO_rtl_7__ALL.a VStreamingFIFO_rtl_7__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VStreamingFIFO_rtl_7__ALL.a      -o VStreamingFIFO_rtl_7\n",
      "rm VStreamingFIFO_rtl_7__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/home/maxwellqin/projects/finn/build_output/pyverilator_StreamingFIFO_rtl_7_8n6bi7ik'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingDataWidthConverter_rtl_1_w3do3b93/dwc.sv:106:4: Logical operator IF expects 1 bit on the If, but If's MODDIV generates 32 bits.\n",
      "                                                                                                                                  : ... In instance StreamingDataWidthConverter_rtl_1.impl.core\n",
      "  106 |    if(IBITS % OBITS) begin\n",
      "      |    ^~\n",
      "                ... For warning description see https://verilator.org/warn/WIDTH?v=4.224\n",
      "                ... Use \"/* verilator lint_off WIDTH */\" and lint_on around source to disable this message.\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingDataWidthConverter_rtl_1_w3do3b93/dwc.sv:135:11: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.\n",
      "                                                                                                                                   : ... In instance StreamingDataWidthConverter_rtl_1.impl.core\n",
      "  135 |      acnt = ivld? -K+1 : 1;\n",
      "      |           ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingDataWidthConverter_rtl_1_w3do3b93/dwc.sv:141:18: Operator ADD expects 4 bits on the RHS, but RHS's VARREF 'ainc' generates 1 bits.\n",
      "                                                                                                                                   : ... In instance StreamingDataWidthConverter_rtl_1.impl.core\n",
      "  141 |     ACnt <= acnt + ainc;\n",
      "      |                  ^\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: Entering directory '/home/maxwellqin/projects/finn/build_output/pyverilator_StreamingDataWidthConverter_rtl_2_xeye09ta'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o pyverilator_wrapper.o /home/maxwellqin/projects/finn/build_output/pyverilator_StreamingDataWidthConverter_rtl_2_xeye09ta/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingDataWidthConverter_rtl_2.cpp VStreamingDataWidthConverter_rtl_2___024root__DepSet_h45e0e1c9__0.cpp VStreamingDataWidthConverter_rtl_2__Trace__0.cpp VStreamingDataWidthConverter_rtl_2___024root__Slow.cpp VStreamingDataWidthConverter_rtl_2___024root__DepSet_h45e0e1c9__0__Slow.cpp VStreamingDataWidthConverter_rtl_2__Syms.cpp VStreamingDataWidthConverter_rtl_2__Trace__0__Slow.cpp > VStreamingDataWidthConverter_rtl_2__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o VStreamingDataWidthConverter_rtl_2__ALL.o VStreamingDataWidthConverter_rtl_2__ALL.cpp\n",
      "echo \"\" > VStreamingDataWidthConverter_rtl_2__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VStreamingDataWidthConverter_rtl_2__ALL.a VStreamingDataWidthConverter_rtl_2__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VStreamingDataWidthConverter_rtl_2__ALL.a      -o VStreamingDataWidthConverter_rtl_2\n",
      "rm VStreamingDataWidthConverter_rtl_2__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/home/maxwellqin/projects/finn/build_output/pyverilator_StreamingDataWidthConverter_rtl_2_xeye09ta'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_5_o3vmu86a/Q_srl.v:122:54: Operator EQ expects 32 or 2 bits on the LHS, but LHS's VARREF 'addr_' generates 1 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_5.impl\n",
      "  122 |    assign addr_full_ = (state_==state_more) && (addr_==depth-2);\n",
      "      |                                                      ^~\n",
      "                ... For warning description see https://verilator.org/warn/WIDTH?v=4.224\n",
      "                ... Use \"/* verilator lint_off WIDTH */\" and lint_on around source to disable this message.\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_5_o3vmu86a/Q_srl.v:179:10: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 2 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_5.impl\n",
      "  179 |   for (a_=depth-2; a_>0; a_=a_-1) begin\n",
      "      |          ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_5_o3vmu86a/Q_srl.v:187:21: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_5.impl\n",
      "  187 |         srlo_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_5_o3vmu86a/Q_srl.v:190:21: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_5.impl\n",
      "  190 |         addr_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_5_o3vmu86a/Q_srl.v:203:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_5.impl\n",
      "  203 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_5_o3vmu86a/Q_srl.v:213:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_5.impl\n",
      "  213 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_5_o3vmu86a/Q_srl.v:227:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_5.impl\n",
      "  227 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_5_o3vmu86a/Q_srl.v:234:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_5.impl\n",
      "  234 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_5_o3vmu86a/Q_srl.v:247:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_5.impl\n",
      "  247 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_5_o3vmu86a/Q_srl.v:265:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_5.impl\n",
      "  265 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_5_o3vmu86a/Q_srl.v:279:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_5.impl\n",
      "  279 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_5_o3vmu86a/Q_srl.v:296:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_5.impl\n",
      "  296 |    srlo_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_5_o3vmu86a/Q_srl.v:299:16: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_5.impl\n",
      "  299 |    addr_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_5_o3vmu86a/Q_srl.v:187:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  187 |         srlo_       <=  'bx;\n",
      "      |                     ^~\n",
      "                  *** See https://verilator.org/warn/COMBDLY before disabling this,\n",
      "                  else you may end up with different sim results.\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_5_o3vmu86a/Q_srl.v:188:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  188 |         shift_en_o_ <= 1'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_5_o3vmu86a/Q_srl.v:189:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  189 |         shift_en_   <= 1'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_5_o3vmu86a/Q_srl.v:190:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  190 |         addr_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_5_o3vmu86a/Q_srl.v:191:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  191 |         state_      <= 2'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_5_o3vmu86a/Q_srl.v:196:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  196 |    srlo_       <= i_d;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_5_o3vmu86a/Q_srl.v:197:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  197 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_5_o3vmu86a/Q_srl.v:198:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  198 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_5_o3vmu86a/Q_srl.v:199:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  199 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_5_o3vmu86a/Q_srl.v:200:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  200 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_5_o3vmu86a/Q_srl.v:203:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  203 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_5_o3vmu86a/Q_srl.v:204:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  204 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_5_o3vmu86a/Q_srl.v:205:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  205 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_5_o3vmu86a/Q_srl.v:206:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  206 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_5_o3vmu86a/Q_srl.v:207:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  207 |    state_      <= state_empty;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_5_o3vmu86a/Q_srl.v:213:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  213 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_5_o3vmu86a/Q_srl.v:214:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  214 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_5_o3vmu86a/Q_srl.v:215:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  215 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_5_o3vmu86a/Q_srl.v:216:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  216 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_5_o3vmu86a/Q_srl.v:217:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  217 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_5_o3vmu86a/Q_srl.v:220:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  220 |    srlo_       <= i_d;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_5_o3vmu86a/Q_srl.v:221:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  221 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_5_o3vmu86a/Q_srl.v:222:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  222 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_5_o3vmu86a/Q_srl.v:223:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  223 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_5_o3vmu86a/Q_srl.v:224:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  224 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_5_o3vmu86a/Q_srl.v:227:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  227 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_5_o3vmu86a/Q_srl.v:228:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  228 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_5_o3vmu86a/Q_srl.v:229:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  229 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_5_o3vmu86a/Q_srl.v:230:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  230 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_5_o3vmu86a/Q_srl.v:231:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  231 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_5_o3vmu86a/Q_srl.v:234:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  234 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_5_o3vmu86a/Q_srl.v:235:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  235 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_5_o3vmu86a/Q_srl.v:236:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  236 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_5_o3vmu86a/Q_srl.v:237:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  237 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_5_o3vmu86a/Q_srl.v:238:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  238 |    state_      <= state_empty;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_5_o3vmu86a/Q_srl.v:247:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  247 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_5_o3vmu86a/Q_srl.v:248:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  248 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_5_o3vmu86a/Q_srl.v:249:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  249 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_5_o3vmu86a/Q_srl.v:250:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  250 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_5_o3vmu86a/Q_srl.v:251:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  251 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_5_o3vmu86a/Q_srl.v:254:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  254 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_5_o3vmu86a/Q_srl.v:255:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  255 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_5_o3vmu86a/Q_srl.v:256:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  256 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_5_o3vmu86a/Q_srl.v:259:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  259 |    addr_       <= addr_zero_ ? 0         : addr-1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_5_o3vmu86a/Q_srl.v:260:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  260 |    state_      <= addr_zero_ ? state_one : state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_5_o3vmu86a/Q_srl.v:296:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  296 |    srlo_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_5_o3vmu86a/Q_srl.v:297:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  297 |    shift_en_o_ <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_5_o3vmu86a/Q_srl.v:298:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  298 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_5_o3vmu86a/Q_srl.v:299:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  299 |    addr_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_5_o3vmu86a/Q_srl.v:300:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  300 |    state_      <= 2'bx;\n",
      "      |                ^~\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: Entering directory '/home/maxwellqin/projects/finn/build_output/pyverilator_ConvolutionInputGenerator_rtl_1_yo7uu6x6'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o pyverilator_wrapper.o /home/maxwellqin/projects/finn/build_output/pyverilator_ConvolutionInputGenerator_rtl_1_yo7uu6x6/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VConvolutionInputGenerator_rtl_1.cpp VConvolutionInputGenerator_rtl_1___024root__DepSet_h59502ce5__0.cpp VConvolutionInputGenerator_rtl_1__Trace__0.cpp VConvolutionInputGenerator_rtl_1__ConstPool_0.cpp VConvolutionInputGenerator_rtl_1___024root__Slow.cpp VConvolutionInputGenerator_rtl_1___024root__DepSet_h59502ce5__0__Slow.cpp VConvolutionInputGenerator_rtl_1__Syms.cpp VConvolutionInputGenerator_rtl_1__Trace__0__Slow.cpp > VConvolutionInputGenerator_rtl_1__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o VConvolutionInputGenerator_rtl_1__ALL.o VConvolutionInputGenerator_rtl_1__ALL.cpp\n",
      "echo \"\" > VConvolutionInputGenerator_rtl_1__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VConvolutionInputGenerator_rtl_1__ALL.a VConvolutionInputGenerator_rtl_1__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VConvolutionInputGenerator_rtl_1__ALL.a      -o VConvolutionInputGenerator_rtl_1\n",
      "rm VConvolutionInputGenerator_rtl_1__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/home/maxwellqin/projects/finn/build_output/pyverilator_ConvolutionInputGenerator_rtl_1_yo7uu6x6'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_0_6a4ni_6n/StreamingMaxPool_hls_0.v:788:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                                   : ... In instance StreamingMaxPool_hls_0.grp_StreamingMaxPool_hls_0_Pipeline_VITIS_LOOP_90_6_fu_216.flow_control_loop_pipe_sequential_init_U\n",
      "  788 | #0 ap_loop_init_int = 1'b1;\n",
      "      |  ^\n",
      "                  ... For warning description see https://verilator.org/warn/STMTDLY?v=4.224\n",
      "                  ... Use \"/* verilator lint_off STMTDLY */\" and lint_on around source to disable this message.\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_0_6a4ni_6n/StreamingMaxPool_hls_0.v:789:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                                   : ... In instance StreamingMaxPool_hls_0.grp_StreamingMaxPool_hls_0_Pipeline_VITIS_LOOP_90_6_fu_216.flow_control_loop_pipe_sequential_init_U\n",
      "  789 | #0 ap_done_cache = 1'b0;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_0_6a4ni_6n/StreamingMaxPool_hls_0.v:930:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                                   : ... In instance StreamingMaxPool_hls_0.grp_StreamingMaxPool_hls_0_Pipeline_VITIS_LOOP_90_6_fu_216\n",
      "  930 | #0 ap_CS_iter0_fsm = 1'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_0_6a4ni_6n/StreamingMaxPool_hls_0.v:931:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                                   : ... In instance StreamingMaxPool_hls_0.grp_StreamingMaxPool_hls_0_Pipeline_VITIS_LOOP_90_6_fu_216\n",
      "  931 | #0 ap_CS_iter1_fsm = 2'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_0_6a4ni_6n/StreamingMaxPool_hls_0.v:932:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                                   : ... In instance StreamingMaxPool_hls_0.grp_StreamingMaxPool_hls_0_Pipeline_VITIS_LOOP_90_6_fu_216\n",
      "  932 | #0 ap_done_reg = 1'b0;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_0_6a4ni_6n/StreamingMaxPool_hls_0.v:1096:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                                   : ... In instance StreamingMaxPool_hls_0.grp_StreamingMaxPool_hls_0_Pipeline_VITIS_LOOP_90_6_fu_216\n",
      " 1096 |             ap_NS_iter0_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_0_6a4ni_6n/StreamingMaxPool_hls_0.v:1120:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                                   : ... In instance StreamingMaxPool_hls_0.grp_StreamingMaxPool_hls_0_Pipeline_VITIS_LOOP_90_6_fu_216\n",
      " 1120 |             ap_NS_iter1_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_0_6a4ni_6n/StreamingMaxPool_hls_0.v:1151:23: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln90_fu_88_p1' generates 64 bits.\n",
      "                                                                                                                                   : ... In instance StreamingMaxPool_hls_0.grp_StreamingMaxPool_hls_0_Pipeline_VITIS_LOOP_90_6_fu_216\n",
      " 1151 | assign buf_V_address0 = zext_ln90_fu_88_p1;\n",
      "      |                       ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_0_6a4ni_6n/StreamingMaxPool_hls_0.v:1161:27: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'ap_sig_allocacmp_outpix_1' generates 4 bits.\n",
      "                                                                                                                                   : ... In instance StreamingMaxPool_hls_0.grp_StreamingMaxPool_hls_0_Pipeline_VITIS_LOOP_90_6_fu_216\n",
      " 1161 | assign zext_ln90_fu_88_p1 = ap_sig_allocacmp_outpix_1;\n",
      "      |                           ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_0_6a4ni_6n/StreamingMaxPool_hls_0.v:365:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                                   : ... In instance StreamingMaxPool_hls_0.grp_StreamingMaxPool_hls_0_Pipeline_VITIS_LOOP_79_3_VITIS_LOOP_80_4_VITIS_LOOP_82_5_fu_209\n",
      "  365 | #0 ap_CS_iter0_fsm = 1'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_0_6a4ni_6n/StreamingMaxPool_hls_0.v:366:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                                   : ... In instance StreamingMaxPool_hls_0.grp_StreamingMaxPool_hls_0_Pipeline_VITIS_LOOP_79_3_VITIS_LOOP_80_4_VITIS_LOOP_82_5_fu_209\n",
      "  366 | #0 ap_CS_iter1_fsm = 2'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_0_6a4ni_6n/StreamingMaxPool_hls_0.v:367:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                                   : ... In instance StreamingMaxPool_hls_0.grp_StreamingMaxPool_hls_0_Pipeline_VITIS_LOOP_79_3_VITIS_LOOP_80_4_VITIS_LOOP_82_5_fu_209\n",
      "  367 | #0 ap_CS_iter2_fsm = 2'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_0_6a4ni_6n/StreamingMaxPool_hls_0.v:368:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                                   : ... In instance StreamingMaxPool_hls_0.grp_StreamingMaxPool_hls_0_Pipeline_VITIS_LOOP_79_3_VITIS_LOOP_80_4_VITIS_LOOP_82_5_fu_209\n",
      "  368 | #0 ap_done_reg = 1'b0;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_0_6a4ni_6n/StreamingMaxPool_hls_0.v:483:28: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln80_fu_236_p1' generates 64 bits.\n",
      "                                                                                                                                  : ... In instance StreamingMaxPool_hls_0.grp_StreamingMaxPool_hls_0_Pipeline_VITIS_LOOP_79_3_VITIS_LOOP_80_4_VITIS_LOOP_82_5_fu_209\n",
      "  483 |         buf_V_addr_reg_347 <= zext_ln80_fu_236_p1;\n",
      "      |                            ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_0_6a4ni_6n/StreamingMaxPool_hls_0.v:613:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                                  : ... In instance StreamingMaxPool_hls_0.grp_StreamingMaxPool_hls_0_Pipeline_VITIS_LOOP_79_3_VITIS_LOOP_80_4_VITIS_LOOP_82_5_fu_209\n",
      "  613 |             ap_NS_iter0_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_0_6a4ni_6n/StreamingMaxPool_hls_0.v:635:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                                  : ... In instance StreamingMaxPool_hls_0.grp_StreamingMaxPool_hls_0_Pipeline_VITIS_LOOP_79_3_VITIS_LOOP_80_4_VITIS_LOOP_82_5_fu_209\n",
      "  635 |             ap_NS_iter1_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_0_6a4ni_6n/StreamingMaxPool_hls_0.v:659:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                                  : ... In instance StreamingMaxPool_hls_0.grp_StreamingMaxPool_hls_0_Pipeline_VITIS_LOOP_79_3_VITIS_LOOP_80_4_VITIS_LOOP_82_5_fu_209\n",
      "  659 |             ap_NS_iter2_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_0_6a4ni_6n/StreamingMaxPool_hls_0.v:700:23: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln80_fu_236_p1' generates 64 bits.\n",
      "                                                                                                                                  : ... In instance StreamingMaxPool_hls_0.grp_StreamingMaxPool_hls_0_Pipeline_VITIS_LOOP_79_3_VITIS_LOOP_80_4_VITIS_LOOP_82_5_fu_209\n",
      "  700 | assign buf_V_address1 = zext_ln80_fu_236_p1;\n",
      "      |                       ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_0_6a4ni_6n/StreamingMaxPool_hls_0.v:732:28: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'select_ln80_1_fu_228_p3' generates 4 bits.\n",
      "                                                                                                                                  : ... In instance StreamingMaxPool_hls_0.grp_StreamingMaxPool_hls_0_Pipeline_VITIS_LOOP_79_3_VITIS_LOOP_80_4_VITIS_LOOP_82_5_fu_209\n",
      "  732 | assign zext_ln80_fu_236_p1 = select_ln80_1_fu_228_p3;\n",
      "      |                            ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_0_6a4ni_6n/StreamingMaxPool_hls_0.v:1369:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                                    : ... In instance StreamingMaxPool_hls_0\n",
      " 1369 | #0 grp_StreamingMaxPool_hls_0_Pipeline_VITIS_LOOP_79_3_VITIS_LOOP_80_4_VITIS_LOOP_82_5_fu_209_ap_start_reg = 1'b0;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_0_6a4ni_6n/StreamingMaxPool_hls_0.v:1370:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                                    : ... In instance StreamingMaxPool_hls_0\n",
      " 1370 | #0 ap_CS_fsm = 13'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_0_6a4ni_6n/StreamingMaxPool_hls_0.v:1371:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                                    : ... In instance StreamingMaxPool_hls_0\n",
      " 1371 | #0 grp_StreamingMaxPool_hls_0_Pipeline_VITIS_LOOP_90_6_fu_216_ap_start_reg = 1'b0;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_0_6a4ni_6n/StreamingMaxPool_hls_0.v:1543:24: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '64'hd' generates 64 bits.\n",
      "                                                                                                                                   : ... In instance StreamingMaxPool_hls_0\n",
      " 1543 |         buf_V_address0 = 64'd13;\n",
      "      |                        ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_0_6a4ni_6n/StreamingMaxPool_hls_0.v:1545:24: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '64'hb' generates 64 bits.\n",
      "                                                                                                                                   : ... In instance StreamingMaxPool_hls_0\n",
      " 1545 |         buf_V_address0 = 64'd11;\n",
      "      |                        ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_0_6a4ni_6n/StreamingMaxPool_hls_0.v:1547:24: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '64'h9' generates 64 bits.\n",
      "                                                                                                                                   : ... In instance StreamingMaxPool_hls_0\n",
      " 1547 |         buf_V_address0 = 64'd9;\n",
      "      |                        ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_0_6a4ni_6n/StreamingMaxPool_hls_0.v:1549:24: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '64'h7' generates 64 bits.\n",
      "                                                                                                                                   : ... In instance StreamingMaxPool_hls_0\n",
      " 1549 |         buf_V_address0 = 64'd7;\n",
      "      |                        ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_0_6a4ni_6n/StreamingMaxPool_hls_0.v:1551:24: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '64'h5' generates 64 bits.\n",
      "                                                                                                                                   : ... In instance StreamingMaxPool_hls_0\n",
      " 1551 |         buf_V_address0 = 64'd5;\n",
      "      |                        ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_0_6a4ni_6n/StreamingMaxPool_hls_0.v:1553:24: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '64'h3' generates 64 bits.\n",
      "                                                                                                                                   : ... In instance StreamingMaxPool_hls_0\n",
      " 1553 |         buf_V_address0 = 64'd3;\n",
      "      |                        ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_0_6a4ni_6n/StreamingMaxPool_hls_0.v:1555:24: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '64'h1' generates 64 bits.\n",
      "                                                                                                                                   : ... In instance StreamingMaxPool_hls_0\n",
      " 1555 |         buf_V_address0 = 64'd1;\n",
      "      |                        ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_0_6a4ni_6n/StreamingMaxPool_hls_0.v:1561:24: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                                   : ... In instance StreamingMaxPool_hls_0\n",
      " 1561 |         buf_V_address0 = 'bx;\n",
      "      |                        ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_0_6a4ni_6n/StreamingMaxPool_hls_0.v:1567:24: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '64'hc' generates 64 bits.\n",
      "                                                                                                                                   : ... In instance StreamingMaxPool_hls_0\n",
      " 1567 |         buf_V_address1 = 64'd12;\n",
      "      |                        ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_0_6a4ni_6n/StreamingMaxPool_hls_0.v:1569:24: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '64'ha' generates 64 bits.\n",
      "                                                                                                                                   : ... In instance StreamingMaxPool_hls_0\n",
      " 1569 |         buf_V_address1 = 64'd10;\n",
      "      |                        ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_0_6a4ni_6n/StreamingMaxPool_hls_0.v:1571:24: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '64'h8' generates 64 bits.\n",
      "                                                                                                                                   : ... In instance StreamingMaxPool_hls_0\n",
      " 1571 |         buf_V_address1 = 64'd8;\n",
      "      |                        ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_0_6a4ni_6n/StreamingMaxPool_hls_0.v:1573:24: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '64'h6' generates 64 bits.\n",
      "                                                                                                                                   : ... In instance StreamingMaxPool_hls_0\n",
      " 1573 |         buf_V_address1 = 64'd6;\n",
      "      |                        ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_0_6a4ni_6n/StreamingMaxPool_hls_0.v:1575:24: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '64'h4' generates 64 bits.\n",
      "                                                                                                                                   : ... In instance StreamingMaxPool_hls_0\n",
      " 1575 |         buf_V_address1 = 64'd4;\n",
      "      |                        ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_0_6a4ni_6n/StreamingMaxPool_hls_0.v:1577:24: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '64'h2' generates 64 bits.\n",
      "                                                                                                                                   : ... In instance StreamingMaxPool_hls_0\n",
      " 1577 |         buf_V_address1 = 64'd2;\n",
      "      |                        ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_0_6a4ni_6n/StreamingMaxPool_hls_0.v:1579:24: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '64'h0' generates 64 bits.\n",
      "                                                                                                                                   : ... In instance StreamingMaxPool_hls_0\n",
      " 1579 |         buf_V_address1 = 64'd0;\n",
      "      |                        ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_0_6a4ni_6n/StreamingMaxPool_hls_0.v:1583:24: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                                   : ... In instance StreamingMaxPool_hls_0\n",
      " 1583 |         buf_V_address1 = 'bx;\n",
      "      |                        ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_0_6a4ni_6n/StreamingMaxPool_hls_0.v:1617:18: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                                   : ... In instance StreamingMaxPool_hls_0\n",
      " 1617 |         buf_V_d0 = 'bx;\n",
      "      |                  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_StreamingMaxPool_hls_0_6a4ni_6n/StreamingMaxPool_hls_0.v:1707:23: Operator ASSIGN expects 13 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                                   : ... In instance StreamingMaxPool_hls_0\n",
      " 1707 |             ap_NS_fsm = 'bx;\n",
      "      |                       ^\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: Entering directory '/home/maxwellqin/projects/finn/build_output/pyverilator_StreamingFIFO_rtl_6_kgxsdl5i'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o pyverilator_wrapper.o /home/maxwellqin/projects/finn/build_output/pyverilator_StreamingFIFO_rtl_6_kgxsdl5i/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingFIFO_rtl_6.cpp VStreamingFIFO_rtl_6___024root__DepSet_h6cf9c5fa__0.cpp VStreamingFIFO_rtl_6__Trace__0.cpp VStreamingFIFO_rtl_6___024root__Slow.cpp VStreamingFIFO_rtl_6___024root__DepSet_h6cf9c5fa__0__Slow.cpp VStreamingFIFO_rtl_6__Syms.cpp VStreamingFIFO_rtl_6__Trace__0__Slow.cpp > VStreamingFIFO_rtl_6__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o VStreamingFIFO_rtl_6__ALL.o VStreamingFIFO_rtl_6__ALL.cpp\n",
      "echo \"\" > VStreamingFIFO_rtl_6__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VStreamingFIFO_rtl_6__ALL.a VStreamingFIFO_rtl_6__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VStreamingFIFO_rtl_6__ALL.a      -o VStreamingFIFO_rtl_6\n",
      "rm VStreamingFIFO_rtl_6__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/home/maxwellqin/projects/finn/build_output/pyverilator_StreamingFIFO_rtl_6_kgxsdl5i'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_4_bnvge5aj/Q_srl.v:122:54: Operator EQ expects 32 or 6 bits on the LHS, but LHS's VARREF 'addr_' generates 5 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_4.impl\n",
      "  122 |    assign addr_full_ = (state_==state_more) && (addr_==depth-2);\n",
      "      |                                                      ^~\n",
      "                ... For warning description see https://verilator.org/warn/WIDTH?v=4.224\n",
      "                ... Use \"/* verilator lint_off WIDTH */\" and lint_on around source to disable this message.\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_4_bnvge5aj/Q_srl.v:179:10: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 6 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_4.impl\n",
      "  179 |   for (a_=depth-2; a_>0; a_=a_-1) begin\n",
      "      |          ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_4_bnvge5aj/Q_srl.v:187:21: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_4.impl\n",
      "  187 |         srlo_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_4_bnvge5aj/Q_srl.v:190:21: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_4.impl\n",
      "  190 |         addr_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_4_bnvge5aj/Q_srl.v:203:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_4.impl\n",
      "  203 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_4_bnvge5aj/Q_srl.v:213:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_4.impl\n",
      "  213 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_4_bnvge5aj/Q_srl.v:227:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_4.impl\n",
      "  227 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_4_bnvge5aj/Q_srl.v:234:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_4.impl\n",
      "  234 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_4_bnvge5aj/Q_srl.v:247:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_4.impl\n",
      "  247 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_4_bnvge5aj/Q_srl.v:265:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_4.impl\n",
      "  265 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_4_bnvge5aj/Q_srl.v:279:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_4.impl\n",
      "  279 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_4_bnvge5aj/Q_srl.v:296:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_4.impl\n",
      "  296 |    srlo_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_4_bnvge5aj/Q_srl.v:299:16: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_4.impl\n",
      "  299 |    addr_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_4_bnvge5aj/Q_srl.v:187:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  187 |         srlo_       <=  'bx;\n",
      "      |                     ^~\n",
      "                  *** See https://verilator.org/warn/COMBDLY before disabling this,\n",
      "                  else you may end up with different sim results.\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_4_bnvge5aj/Q_srl.v:188:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  188 |         shift_en_o_ <= 1'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_4_bnvge5aj/Q_srl.v:189:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  189 |         shift_en_   <= 1'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_4_bnvge5aj/Q_srl.v:190:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  190 |         addr_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_4_bnvge5aj/Q_srl.v:191:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  191 |         state_      <= 2'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_4_bnvge5aj/Q_srl.v:196:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  196 |    srlo_       <= i_d;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_4_bnvge5aj/Q_srl.v:197:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  197 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_4_bnvge5aj/Q_srl.v:198:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  198 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_4_bnvge5aj/Q_srl.v:199:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  199 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_4_bnvge5aj/Q_srl.v:200:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  200 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_4_bnvge5aj/Q_srl.v:203:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  203 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_4_bnvge5aj/Q_srl.v:204:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  204 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_4_bnvge5aj/Q_srl.v:205:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  205 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_4_bnvge5aj/Q_srl.v:206:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  206 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_4_bnvge5aj/Q_srl.v:207:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  207 |    state_      <= state_empty;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_4_bnvge5aj/Q_srl.v:213:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  213 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_4_bnvge5aj/Q_srl.v:214:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  214 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_4_bnvge5aj/Q_srl.v:215:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  215 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_4_bnvge5aj/Q_srl.v:216:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  216 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_4_bnvge5aj/Q_srl.v:217:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  217 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_4_bnvge5aj/Q_srl.v:220:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  220 |    srlo_       <= i_d;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_4_bnvge5aj/Q_srl.v:221:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  221 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_4_bnvge5aj/Q_srl.v:222:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  222 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_4_bnvge5aj/Q_srl.v:223:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  223 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_4_bnvge5aj/Q_srl.v:224:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  224 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_4_bnvge5aj/Q_srl.v:227:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  227 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_4_bnvge5aj/Q_srl.v:228:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  228 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_4_bnvge5aj/Q_srl.v:229:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  229 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_4_bnvge5aj/Q_srl.v:230:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  230 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_4_bnvge5aj/Q_srl.v:231:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  231 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_4_bnvge5aj/Q_srl.v:234:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  234 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_4_bnvge5aj/Q_srl.v:235:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  235 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_4_bnvge5aj/Q_srl.v:236:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  236 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_4_bnvge5aj/Q_srl.v:237:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  237 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_4_bnvge5aj/Q_srl.v:238:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  238 |    state_      <= state_empty;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_4_bnvge5aj/Q_srl.v:247:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  247 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_4_bnvge5aj/Q_srl.v:248:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  248 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_4_bnvge5aj/Q_srl.v:249:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  249 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_4_bnvge5aj/Q_srl.v:250:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  250 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_4_bnvge5aj/Q_srl.v:251:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  251 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_4_bnvge5aj/Q_srl.v:254:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  254 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_4_bnvge5aj/Q_srl.v:255:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  255 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_4_bnvge5aj/Q_srl.v:256:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  256 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_4_bnvge5aj/Q_srl.v:259:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  259 |    addr_       <= addr_zero_ ? 0         : addr-1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_4_bnvge5aj/Q_srl.v:260:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  260 |    state_      <= addr_zero_ ? state_one : state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_4_bnvge5aj/Q_srl.v:265:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  265 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_4_bnvge5aj/Q_srl.v:266:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  266 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_4_bnvge5aj/Q_srl.v:267:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  267 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_4_bnvge5aj/Q_srl.v:268:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  268 |    addr_       <= addr+1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_4_bnvge5aj/Q_srl.v:269:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  269 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_4_bnvge5aj/Q_srl.v:272:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  272 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_4_bnvge5aj/Q_srl.v:273:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  273 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_4_bnvge5aj/Q_srl.v:274:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  274 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_4_bnvge5aj/Q_srl.v:275:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  275 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_4_bnvge5aj/Q_srl.v:276:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  276 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_4_bnvge5aj/Q_srl.v:279:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  279 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_4_bnvge5aj/Q_srl.v:280:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  280 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_4_bnvge5aj/Q_srl.v:281:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  281 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_4_bnvge5aj/Q_srl.v:282:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  282 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_4_bnvge5aj/Q_srl.v:283:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  283 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_4_bnvge5aj/Q_srl.v:286:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  286 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_4_bnvge5aj/Q_srl.v:287:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  287 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_4_bnvge5aj/Q_srl.v:288:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  288 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_4_bnvge5aj/Q_srl.v:289:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  289 |    addr_       <= addr_zero_ ? 0         : addr-1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_4_bnvge5aj/Q_srl.v:290:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  290 |    state_      <= addr_zero_ ? state_one : state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_4_bnvge5aj/Q_srl.v:296:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  296 |    srlo_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_4_bnvge5aj/Q_srl.v:297:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  297 |    shift_en_o_ <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_4_bnvge5aj/Q_srl.v:298:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  298 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_4_bnvge5aj/Q_srl.v:299:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  299 |    addr_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_4_bnvge5aj/Q_srl.v:300:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  300 |    state_      <= 2'bx;\n",
      "      |                ^~\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: Entering directory '/home/maxwellqin/projects/finn/build_output/pyverilator_StreamingMaxPool_hls_0_5mpjdc7w'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o pyverilator_wrapper.o /home/maxwellqin/projects/finn/build_output/pyverilator_StreamingMaxPool_hls_0_5mpjdc7w/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingMaxPool_hls_0.cpp VStreamingMaxPool_hls_0___024root__DepSet_h0b5cd6b2__0.cpp VStreamingMaxPool_hls_0__Trace__0.cpp VStreamingMaxPool_hls_0__ConstPool_0.cpp VStreamingMaxPool_hls_0___024root__Slow.cpp VStreamingMaxPool_hls_0___024root__DepSet_h0b5cd6b2__0__Slow.cpp VStreamingMaxPool_hls_0__Syms.cpp VStreamingMaxPool_hls_0__Trace__0__Slow.cpp > VStreamingMaxPool_hls_0__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o VStreamingMaxPool_hls_0__ALL.o VStreamingMaxPool_hls_0__ALL.cpp\n",
      "echo \"\" > VStreamingMaxPool_hls_0__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VStreamingMaxPool_hls_0__ALL.a VStreamingMaxPool_hls_0__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VStreamingMaxPool_hls_0__ALL.a      -o VStreamingMaxPool_hls_0\n",
      "rm VStreamingMaxPool_hls_0__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/home/maxwellqin/projects/finn/build_output/pyverilator_StreamingMaxPool_hls_0_5mpjdc7w'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_1uytxjyh/MVAU_hls_0.v:2451:11: Operator ASSIGNW expects 25 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_2s_2s_4s_5_4_1_U17.MVAU_hls_0_mac_muladd_2s_2s_4s_5_4_1_DSP48_0_U\n",
      " 2451 | assign a  = $signed(in0);\n",
      "      |           ^\n",
      "                ... For warning description see https://verilator.org/warn/WIDTH?v=4.224\n",
      "                ... Use \"/* verilator lint_off WIDTH */\" and lint_on around source to disable this message.\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_1uytxjyh/MVAU_hls_0.v:2452:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_2s_2s_4s_5_4_1_U17.MVAU_hls_0_mac_muladd_2s_2s_4s_5_4_1_DSP48_0_U\n",
      " 2452 | assign b  = $signed(in1);\n",
      "      |           ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_1uytxjyh/MVAU_hls_0.v:2453:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_2s_2s_4s_5_4_1_U17.MVAU_hls_0_mac_muladd_2s_2s_4s_5_4_1_DSP48_0_U\n",
      " 2453 | assign c  = $signed(in2);\n",
      "      |           ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_1uytxjyh/MVAU_hls_0.v:2456:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 43 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_2s_2s_4s_5_4_1_U17.MVAU_hls_0_mac_muladd_2s_2s_4s_5_4_1_DSP48_0_U\n",
      " 2456 | assign p  = m_reg + c;\n",
      "      |                   ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_1uytxjyh/MVAU_hls_0.v:2467:13: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_2s_2s_4s_5_4_1_U17.MVAU_hls_0_mac_muladd_2s_2s_4s_5_4_1_DSP48_0_U\n",
      " 2467 | assign dout = p_reg;\n",
      "      |             ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_1uytxjyh/MVAU_hls_0.v:281:11: Operator ASSIGNW expects 25 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                          : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_2s_2s_5s_5_4_1_U25.MVAU_hls_0_mac_muladd_2s_2s_5s_5_4_1_DSP48_1_U\n",
      "  281 | assign a  = $signed(in0);\n",
      "      |           ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_1uytxjyh/MVAU_hls_0.v:282:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                          : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_2s_2s_5s_5_4_1_U25.MVAU_hls_0_mac_muladd_2s_2s_5s_5_4_1_DSP48_1_U\n",
      "  282 | assign b  = $signed(in1);\n",
      "      |           ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_1uytxjyh/MVAU_hls_0.v:283:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "                                                                                                          : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_2s_2s_5s_5_4_1_U25.MVAU_hls_0_mac_muladd_2s_2s_5s_5_4_1_DSP48_1_U\n",
      "  283 | assign c  = $signed(in2);\n",
      "      |           ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_1uytxjyh/MVAU_hls_0.v:286:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 43 bits.\n",
      "                                                                                                          : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_2s_2s_5s_5_4_1_U25.MVAU_hls_0_mac_muladd_2s_2s_5s_5_4_1_DSP48_1_U\n",
      "  286 | assign p  = m_reg + c;\n",
      "      |                   ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_1uytxjyh/MVAU_hls_0.v:297:13: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.\n",
      "                                                                                                          : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_2s_2s_5s_5_4_1_U25.MVAU_hls_0_mac_muladd_2s_2s_5s_5_4_1_DSP48_1_U\n",
      "  297 | assign dout = p_reg;\n",
      "      |             ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_1uytxjyh/MVAU_hls_0.v:2560:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                            : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.flow_control_loop_pipe_sequential_init_U\n",
      " 2560 | #0 ap_loop_init_int = 1'b1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_1uytxjyh/MVAU_hls_0.v:2561:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                            : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.flow_control_loop_pipe_sequential_init_U\n",
      " 2561 | #0 ap_done_cache = 1'b0;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_1uytxjyh/MVAU_hls_0.v:768:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "  768 | #0 ap_CS_iter0_fsm = 1'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_1uytxjyh/MVAU_hls_0.v:769:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "  769 | #0 ap_CS_iter1_fsm = 2'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_1uytxjyh/MVAU_hls_0.v:770:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "  770 | #0 ap_CS_iter2_fsm = 2'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_1uytxjyh/MVAU_hls_0.v:771:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "  771 | #0 ap_CS_iter3_fsm = 2'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_1uytxjyh/MVAU_hls_0.v:772:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "  772 | #0 ap_CS_iter4_fsm = 2'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_1uytxjyh/MVAU_hls_0.v:773:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "  773 | #0 ap_CS_iter5_fsm = 2'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_1uytxjyh/MVAU_hls_0.v:774:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "  774 | #0 ap_CS_iter6_fsm = 2'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_1uytxjyh/MVAU_hls_0.v:775:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "  775 | #0 ap_done_reg = 1'b0;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_1uytxjyh/MVAU_hls_0.v:1987:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1987 |             ap_NS_iter0_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_1uytxjyh/MVAU_hls_0.v:2011:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2011 |             ap_NS_iter1_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_1uytxjyh/MVAU_hls_0.v:2035:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2035 |             ap_NS_iter2_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_1uytxjyh/MVAU_hls_0.v:2059:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2059 |             ap_NS_iter3_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_1uytxjyh/MVAU_hls_0.v:2083:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2083 |             ap_NS_iter4_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_1uytxjyh/MVAU_hls_0.v:2107:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2107 |             ap_NS_iter5_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_1uytxjyh/MVAU_hls_0.v:2131:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2131 |             ap_NS_iter6_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_1uytxjyh/MVAU_hls_0.v:2226:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_4_fu_744_p1' generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2226 | assign grp_fu_1426_p0 = sext_ln1494_4_fu_744_p1;\n",
      "      |                       ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_1uytxjyh/MVAU_hls_0.v:2228:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_4_fu_744_p1' generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2228 | assign grp_fu_1434_p1 = sext_ln1494_4_fu_744_p1;\n",
      "      |                       ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_1uytxjyh/MVAU_hls_0.v:2230:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_4_fu_744_p1' generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2230 | assign grp_fu_1442_p1 = sext_ln1494_4_fu_744_p1;\n",
      "      |                       ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_1uytxjyh/MVAU_hls_0.v:2232:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_4_fu_744_p1' generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2232 | assign grp_fu_1450_p1 = sext_ln1494_4_fu_744_p1;\n",
      "      |                       ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_1uytxjyh/MVAU_hls_0.v:2234:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_4_fu_744_p1' generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2234 | assign grp_fu_1458_p1 = sext_ln1494_4_fu_744_p1;\n",
      "      |                       ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_1uytxjyh/MVAU_hls_0.v:2236:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_4_fu_744_p1' generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2236 | assign grp_fu_1466_p1 = sext_ln1494_4_fu_744_p1;\n",
      "      |                       ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_1uytxjyh/MVAU_hls_0.v:2238:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_4_fu_744_p1' generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2238 | assign grp_fu_1474_p1 = sext_ln1494_4_fu_744_p1;\n",
      "      |                       ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_1uytxjyh/MVAU_hls_0.v:2240:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_4_fu_744_p1' generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2240 | assign grp_fu_1482_p1 = sext_ln1494_4_fu_744_p1;\n",
      "      |                       ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_1uytxjyh/MVAU_hls_0.v:2242:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_1_fu_771_p1' generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2242 | assign grp_fu_1490_p0 = sext_ln1494_1_fu_771_p1;\n",
      "      |                       ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_1uytxjyh/MVAU_hls_0.v:2244:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_3_fu_777_p1' generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2244 | assign grp_fu_1499_p0 = sext_ln1494_3_fu_777_p1;\n",
      "      |                       ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_1uytxjyh/MVAU_hls_0.v:2246:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_1_fu_771_p1' generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2246 | assign grp_fu_1508_p1 = sext_ln1494_1_fu_771_p1;\n",
      "      |                       ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_1uytxjyh/MVAU_hls_0.v:2248:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_3_fu_777_p1' generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2248 | assign grp_fu_1517_p1 = sext_ln1494_3_fu_777_p1;\n",
      "      |                       ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_1uytxjyh/MVAU_hls_0.v:2250:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_1_fu_771_p1' generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2250 | assign grp_fu_1526_p1 = sext_ln1494_1_fu_771_p1;\n",
      "      |                       ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_1uytxjyh/MVAU_hls_0.v:2252:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_3_fu_777_p1' generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2252 | assign grp_fu_1535_p1 = sext_ln1494_3_fu_777_p1;\n",
      "      |                       ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_1uytxjyh/MVAU_hls_0.v:2254:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_1_fu_771_p1' generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2254 | assign grp_fu_1544_p1 = sext_ln1494_1_fu_771_p1;\n",
      "      |                       ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_1uytxjyh/MVAU_hls_0.v:2256:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_3_fu_777_p1' generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2256 | assign grp_fu_1553_p1 = sext_ln1494_3_fu_777_p1;\n",
      "      |                       ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_1uytxjyh/MVAU_hls_0.v:2258:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_1_fu_771_p1' generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2258 | assign grp_fu_1562_p1 = sext_ln1494_1_fu_771_p1;\n",
      "      |                       ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_1uytxjyh/MVAU_hls_0.v:2260:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_3_fu_777_p1' generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2260 | assign grp_fu_1571_p1 = sext_ln1494_3_fu_777_p1;\n",
      "      |                       ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_1uytxjyh/MVAU_hls_0.v:2262:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_1_fu_771_p1' generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2262 | assign grp_fu_1580_p1 = sext_ln1494_1_fu_771_p1;\n",
      "      |                       ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_1uytxjyh/MVAU_hls_0.v:2264:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_3_fu_777_p1' generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2264 | assign grp_fu_1589_p1 = sext_ln1494_3_fu_777_p1;\n",
      "      |                       ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_1uytxjyh/MVAU_hls_0.v:2266:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_1_fu_771_p1' generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2266 | assign grp_fu_1598_p1 = sext_ln1494_1_fu_771_p1;\n",
      "      |                       ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_1uytxjyh/MVAU_hls_0.v:2268:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_3_fu_777_p1' generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2268 | assign grp_fu_1607_p1 = sext_ln1494_3_fu_777_p1;\n",
      "      |                       ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_1uytxjyh/MVAU_hls_0.v:2270:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_1_fu_771_p1' generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2270 | assign grp_fu_1616_p1 = sext_ln1494_1_fu_771_p1;\n",
      "      |                       ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_1uytxjyh/MVAU_hls_0.v:2272:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_3_fu_777_p1' generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2272 | assign grp_fu_1625_p1 = sext_ln1494_3_fu_777_p1;\n",
      "      |                       ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_1uytxjyh/MVAU_hls_0.v:2306:27: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_fu_825_p1' generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2306 | assign ret_V_10_fu_854_p1 = sext_ln1494_fu_825_p1;\n",
      "      |                           ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_1uytxjyh/MVAU_hls_0.v:2308:27: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_2_fu_941_p1' generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2308 | assign ret_V_12_fu_970_p1 = sext_ln1494_2_fu_941_p1;\n",
      "      |                           ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_1uytxjyh/MVAU_hls_0.v:2310:27: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_fu_825_p1' generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2310 | assign ret_V_15_fu_867_p1 = sext_ln1494_fu_825_p1;\n",
      "      |                           ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_1uytxjyh/MVAU_hls_0.v:2312:27: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_2_fu_941_p1' generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2312 | assign ret_V_17_fu_983_p1 = sext_ln1494_2_fu_941_p1;\n",
      "      |                           ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_1uytxjyh/MVAU_hls_0.v:2314:27: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_fu_825_p1' generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2314 | assign ret_V_20_fu_880_p1 = sext_ln1494_fu_825_p1;\n",
      "      |                           ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_1uytxjyh/MVAU_hls_0.v:2316:27: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_2_fu_941_p1' generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2316 | assign ret_V_22_fu_996_p1 = sext_ln1494_2_fu_941_p1;\n",
      "      |                           ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_1uytxjyh/MVAU_hls_0.v:2318:27: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_fu_825_p1' generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2318 | assign ret_V_25_fu_893_p1 = sext_ln1494_fu_825_p1;\n",
      "      |                           ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_1uytxjyh/MVAU_hls_0.v:2320:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_2_fu_941_p1' generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2320 | assign ret_V_27_fu_1009_p1 = sext_ln1494_2_fu_941_p1;\n",
      "      |                            ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_1uytxjyh/MVAU_hls_0.v:2322:26: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_2_fu_941_p1' generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2322 | assign ret_V_2_fu_944_p0 = sext_ln1494_2_fu_941_p1;\n",
      "      |                          ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_1uytxjyh/MVAU_hls_0.v:2324:27: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_fu_825_p1' generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2324 | assign ret_V_30_fu_906_p1 = sext_ln1494_fu_825_p1;\n",
      "      |                           ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_1uytxjyh/MVAU_hls_0.v:2326:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_2_fu_941_p1' generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2326 | assign ret_V_32_fu_1022_p1 = sext_ln1494_2_fu_941_p1;\n",
      "      |                            ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_1uytxjyh/MVAU_hls_0.v:2328:27: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_fu_825_p1' generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2328 | assign ret_V_35_fu_919_p1 = sext_ln1494_fu_825_p1;\n",
      "      |                           ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_1uytxjyh/MVAU_hls_0.v:2330:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_2_fu_941_p1' generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2330 | assign ret_V_37_fu_1035_p1 = sext_ln1494_2_fu_941_p1;\n",
      "      |                            ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_1uytxjyh/MVAU_hls_0.v:2332:26: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_fu_825_p1' generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2332 | assign ret_V_5_fu_841_p1 = sext_ln1494_fu_825_p1;\n",
      "      |                          ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_1uytxjyh/MVAU_hls_0.v:2334:26: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_2_fu_941_p1' generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2334 | assign ret_V_7_fu_957_p1 = sext_ln1494_2_fu_941_p1;\n",
      "      |                          ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_1uytxjyh/MVAU_hls_0.v:2336:24: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_fu_825_p1' generates 4 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2336 | assign ret_V_fu_828_p0 = sext_ln1494_fu_825_p1;\n",
      "      |                        ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_1uytxjyh/MVAU_hls_0.v:2354:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2354 | assign sext_ln1494_1_fu_771_p1 = $signed(r_V_1_reg_1731_pp0_iter1_reg);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_1uytxjyh/MVAU_hls_0.v:2356:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2356 | assign sext_ln1494_2_fu_941_p1 = $signed(r_V_2_reg_1736_pp0_iter3_reg);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_1uytxjyh/MVAU_hls_0.v:2358:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2358 | assign sext_ln1494_3_fu_777_p1 = $signed(r_V_3_reg_1741_pp0_iter1_reg);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_1uytxjyh/MVAU_hls_0.v:2360:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2360 | assign sext_ln1494_4_fu_744_p1 = $signed(r_V_4_reg_1746);\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_1uytxjyh/MVAU_hls_0.v:2362:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2362 | assign sext_ln1494_fu_825_p1 = $signed(r_V_reg_1726_pp0_iter2_reg);\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_1uytxjyh/MVAU_hls_0.v:2364:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_1553_p3' generates 5 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2364 | assign sext_ln840_10_fu_1201_p1 = grp_fu_1553_p3;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_1uytxjyh/MVAU_hls_0.v:2366:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_1544_p3' generates 5 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2366 | assign sext_ln840_11_fu_1204_p1 = grp_fu_1544_p3;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_1uytxjyh/MVAU_hls_0.v:2368:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_1571_p3' generates 5 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2368 | assign sext_ln840_13_fu_1219_p1 = grp_fu_1571_p3;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_1uytxjyh/MVAU_hls_0.v:2370:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_1562_p3' generates 5 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2370 | assign sext_ln840_14_fu_1222_p1 = grp_fu_1562_p3;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_1uytxjyh/MVAU_hls_0.v:2372:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_1589_p3' generates 5 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2372 | assign sext_ln840_16_fu_1237_p1 = grp_fu_1589_p3;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_1uytxjyh/MVAU_hls_0.v:2374:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_1580_p3' generates 5 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2374 | assign sext_ln840_17_fu_1240_p1 = grp_fu_1580_p3;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_1uytxjyh/MVAU_hls_0.v:2376:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_1607_p3' generates 5 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2376 | assign sext_ln840_19_fu_1255_p1 = grp_fu_1607_p3;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_1uytxjyh/MVAU_hls_0.v:2378:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_1499_p3' generates 5 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2378 | assign sext_ln840_1_fu_1147_p1 = grp_fu_1499_p3;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_1uytxjyh/MVAU_hls_0.v:2380:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_1598_p3' generates 5 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2380 | assign sext_ln840_20_fu_1258_p1 = grp_fu_1598_p3;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_1uytxjyh/MVAU_hls_0.v:2382:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_1625_p3' generates 5 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2382 | assign sext_ln840_22_fu_1273_p1 = grp_fu_1625_p3;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_1uytxjyh/MVAU_hls_0.v:2384:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_1616_p3' generates 5 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2384 | assign sext_ln840_23_fu_1276_p1 = grp_fu_1616_p3;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_1uytxjyh/MVAU_hls_0.v:2386:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_1490_p3' generates 5 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2386 | assign sext_ln840_2_fu_1150_p1 = grp_fu_1490_p3;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_1uytxjyh/MVAU_hls_0.v:2388:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_1517_p3' generates 5 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2388 | assign sext_ln840_4_fu_1165_p1 = grp_fu_1517_p3;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_1uytxjyh/MVAU_hls_0.v:2390:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_1508_p3' generates 5 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2390 | assign sext_ln840_5_fu_1168_p1 = grp_fu_1508_p3;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_1uytxjyh/MVAU_hls_0.v:2392:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_1535_p3' generates 5 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2392 | assign sext_ln840_7_fu_1183_p1 = grp_fu_1535_p3;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_1uytxjyh/MVAU_hls_0.v:2394:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_1526_p3' generates 5 bits.\n",
      "                                                                                                           : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2394 | assign sext_ln840_8_fu_1186_p1 = grp_fu_1526_p3;\n",
      "      |                                ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_1uytxjyh/MVAU_hls_0.v:83:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                          : ... In instance MVAU_hls_0\n",
      "   83 | #0 grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg = 1'b0;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_1uytxjyh/MVAU_hls_0.v:84:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                          : ... In instance MVAU_hls_0\n",
      "   84 | #0 ap_CS_fsm = 4'd1;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/rtlsim_MVAU_hls_0_1uytxjyh/MVAU_hls_0.v:226:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                          : ... In instance MVAU_hls_0\n",
      "  226 |             ap_NS_fsm = 'bx;\n",
      "      |                       ^\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: Entering directory '/home/maxwellqin/projects/finn/build_output/pyverilator_StreamingDataWidthConverter_rtl_1_lkrmv6pf'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o pyverilator_wrapper.o /home/maxwellqin/projects/finn/build_output/pyverilator_StreamingDataWidthConverter_rtl_1_lkrmv6pf/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingDataWidthConverter_rtl_1.cpp VStreamingDataWidthConverter_rtl_1___024root__DepSet_h80d1b868__0.cpp VStreamingDataWidthConverter_rtl_1__Trace__0.cpp VStreamingDataWidthConverter_rtl_1___024root__Slow.cpp VStreamingDataWidthConverter_rtl_1___024root__DepSet_h80d1b868__0__Slow.cpp VStreamingDataWidthConverter_rtl_1__Syms.cpp VStreamingDataWidthConverter_rtl_1__Trace__0__Slow.cpp > VStreamingDataWidthConverter_rtl_1__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o VStreamingDataWidthConverter_rtl_1__ALL.o VStreamingDataWidthConverter_rtl_1__ALL.cpp\n",
      "echo \"\" > VStreamingDataWidthConverter_rtl_1__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VStreamingDataWidthConverter_rtl_1__ALL.a VStreamingDataWidthConverter_rtl_1__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VStreamingDataWidthConverter_rtl_1__ALL.a      -o VStreamingDataWidthConverter_rtl_1\n",
      "rm VStreamingDataWidthConverter_rtl_1__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/home/maxwellqin/projects/finn/build_output/pyverilator_StreamingDataWidthConverter_rtl_1_lkrmv6pf'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_3_fqp5e8rt/Q_srl.v:122:54: Operator EQ expects 32 or 6 bits on the LHS, but LHS's VARREF 'addr_' generates 5 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_3.impl\n",
      "  122 |    assign addr_full_ = (state_==state_more) && (addr_==depth-2);\n",
      "      |                                                      ^~\n",
      "                ... For warning description see https://verilator.org/warn/WIDTH?v=4.224\n",
      "                ... Use \"/* verilator lint_off WIDTH */\" and lint_on around source to disable this message.\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_3_fqp5e8rt/Q_srl.v:179:10: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 6 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_3.impl\n",
      "  179 |   for (a_=depth-2; a_>0; a_=a_-1) begin\n",
      "      |          ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_3_fqp5e8rt/Q_srl.v:187:21: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_3.impl\n",
      "  187 |         srlo_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_3_fqp5e8rt/Q_srl.v:190:21: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_3.impl\n",
      "  190 |         addr_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_3_fqp5e8rt/Q_srl.v:203:16: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_3.impl\n",
      "  203 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_3_fqp5e8rt/Q_srl.v:213:16: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_3.impl\n",
      "  213 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_3_fqp5e8rt/Q_srl.v:227:16: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_3.impl\n",
      "  227 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_3_fqp5e8rt/Q_srl.v:234:16: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_3.impl\n",
      "  234 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_3_fqp5e8rt/Q_srl.v:247:16: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_3.impl\n",
      "  247 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_3_fqp5e8rt/Q_srl.v:265:16: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_3.impl\n",
      "  265 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_3_fqp5e8rt/Q_srl.v:279:16: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_3.impl\n",
      "  279 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_3_fqp5e8rt/Q_srl.v:296:16: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_3.impl\n",
      "  296 |    srlo_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_3_fqp5e8rt/Q_srl.v:299:16: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_3.impl\n",
      "  299 |    addr_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_3_fqp5e8rt/Q_srl.v:187:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  187 |         srlo_       <=  'bx;\n",
      "      |                     ^~\n",
      "                  *** See https://verilator.org/warn/COMBDLY before disabling this,\n",
      "                  else you may end up with different sim results.\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_3_fqp5e8rt/Q_srl.v:188:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  188 |         shift_en_o_ <= 1'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_3_fqp5e8rt/Q_srl.v:189:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  189 |         shift_en_   <= 1'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_3_fqp5e8rt/Q_srl.v:190:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  190 |         addr_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_3_fqp5e8rt/Q_srl.v:191:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  191 |         state_      <= 2'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_3_fqp5e8rt/Q_srl.v:196:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  196 |    srlo_       <= i_d;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_3_fqp5e8rt/Q_srl.v:197:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  197 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_3_fqp5e8rt/Q_srl.v:198:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  198 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_3_fqp5e8rt/Q_srl.v:199:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  199 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_3_fqp5e8rt/Q_srl.v:200:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  200 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_3_fqp5e8rt/Q_srl.v:203:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  203 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_3_fqp5e8rt/Q_srl.v:204:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  204 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_3_fqp5e8rt/Q_srl.v:205:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  205 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_3_fqp5e8rt/Q_srl.v:206:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  206 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_3_fqp5e8rt/Q_srl.v:207:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  207 |    state_      <= state_empty;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_3_fqp5e8rt/Q_srl.v:213:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  213 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_3_fqp5e8rt/Q_srl.v:214:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  214 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_3_fqp5e8rt/Q_srl.v:215:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  215 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_3_fqp5e8rt/Q_srl.v:216:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  216 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_3_fqp5e8rt/Q_srl.v:217:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  217 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_3_fqp5e8rt/Q_srl.v:220:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  220 |    srlo_       <= i_d;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_3_fqp5e8rt/Q_srl.v:221:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  221 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_3_fqp5e8rt/Q_srl.v:222:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  222 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_3_fqp5e8rt/Q_srl.v:223:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  223 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_3_fqp5e8rt/Q_srl.v:224:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  224 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_3_fqp5e8rt/Q_srl.v:227:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  227 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_3_fqp5e8rt/Q_srl.v:228:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  228 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_3_fqp5e8rt/Q_srl.v:229:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  229 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_3_fqp5e8rt/Q_srl.v:230:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  230 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_3_fqp5e8rt/Q_srl.v:231:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  231 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_3_fqp5e8rt/Q_srl.v:234:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  234 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_3_fqp5e8rt/Q_srl.v:235:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  235 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_3_fqp5e8rt/Q_srl.v:236:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  236 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_3_fqp5e8rt/Q_srl.v:237:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  237 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_3_fqp5e8rt/Q_srl.v:238:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  238 |    state_      <= state_empty;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_3_fqp5e8rt/Q_srl.v:247:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  247 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_3_fqp5e8rt/Q_srl.v:248:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  248 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_3_fqp5e8rt/Q_srl.v:249:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  249 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_3_fqp5e8rt/Q_srl.v:250:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  250 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_3_fqp5e8rt/Q_srl.v:251:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  251 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_3_fqp5e8rt/Q_srl.v:254:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  254 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_3_fqp5e8rt/Q_srl.v:255:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  255 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_3_fqp5e8rt/Q_srl.v:256:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  256 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_3_fqp5e8rt/Q_srl.v:259:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  259 |    addr_       <= addr_zero_ ? 0         : addr-1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_3_fqp5e8rt/Q_srl.v:260:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  260 |    state_      <= addr_zero_ ? state_one : state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_3_fqp5e8rt/Q_srl.v:265:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  265 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_3_fqp5e8rt/Q_srl.v:266:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  266 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_3_fqp5e8rt/Q_srl.v:267:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  267 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_3_fqp5e8rt/Q_srl.v:268:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  268 |    addr_       <= addr+1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_3_fqp5e8rt/Q_srl.v:269:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  269 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_3_fqp5e8rt/Q_srl.v:272:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  272 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_3_fqp5e8rt/Q_srl.v:273:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  273 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_3_fqp5e8rt/Q_srl.v:274:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  274 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_3_fqp5e8rt/Q_srl.v:275:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  275 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_3_fqp5e8rt/Q_srl.v:276:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  276 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_3_fqp5e8rt/Q_srl.v:279:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  279 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_3_fqp5e8rt/Q_srl.v:280:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  280 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_3_fqp5e8rt/Q_srl.v:281:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  281 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_3_fqp5e8rt/Q_srl.v:282:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  282 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_3_fqp5e8rt/Q_srl.v:283:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  283 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_3_fqp5e8rt/Q_srl.v:286:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  286 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_3_fqp5e8rt/Q_srl.v:287:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  287 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_3_fqp5e8rt/Q_srl.v:288:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  288 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_3_fqp5e8rt/Q_srl.v:289:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  289 |    addr_       <= addr_zero_ ? 0         : addr-1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_3_fqp5e8rt/Q_srl.v:290:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  290 |    state_      <= addr_zero_ ? state_one : state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_3_fqp5e8rt/Q_srl.v:296:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  296 |    srlo_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_3_fqp5e8rt/Q_srl.v:297:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  297 |    shift_en_o_ <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_3_fqp5e8rt/Q_srl.v:298:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  298 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_3_fqp5e8rt/Q_srl.v:299:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  299 |    addr_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_3_fqp5e8rt/Q_srl.v:300:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  300 |    state_      <= 2'bx;\n",
      "      |                ^~\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: Entering directory '/home/maxwellqin/projects/finn/build_output/pyverilator_StreamingFIFO_rtl_5_lrjl21e5'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o pyverilator_wrapper.o /home/maxwellqin/projects/finn/build_output/pyverilator_StreamingFIFO_rtl_5_lrjl21e5/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingFIFO_rtl_5.cpp VStreamingFIFO_rtl_5___024root__DepSet_h64b83fcc__0.cpp VStreamingFIFO_rtl_5__Trace__0.cpp VStreamingFIFO_rtl_5___024root__Slow.cpp VStreamingFIFO_rtl_5___024root__DepSet_h64b83fcc__0__Slow.cpp VStreamingFIFO_rtl_5__Syms.cpp VStreamingFIFO_rtl_5__Trace__0__Slow.cpp > VStreamingFIFO_rtl_5__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o VStreamingFIFO_rtl_5__ALL.o VStreamingFIFO_rtl_5__ALL.cpp\n",
      "echo \"\" > VStreamingFIFO_rtl_5__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VStreamingFIFO_rtl_5__ALL.a VStreamingFIFO_rtl_5__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VStreamingFIFO_rtl_5__ALL.a      -o VStreamingFIFO_rtl_5\n",
      "rm VStreamingFIFO_rtl_5__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/home/maxwellqin/projects/finn/build_output/pyverilator_StreamingFIFO_rtl_5_lrjl21e5'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingDataWidthConverter_rtl_0_j8hsyl15/dwc.sv:62:4: Logical operator IF expects 1 bit on the If, but If's MODDIV generates 32 bits.\n",
      "                                                                                                                                 : ... In instance StreamingDataWidthConverter_rtl_0.impl.core\n",
      "   62 |    if(OBITS % IBITS) begin\n",
      "      |    ^~\n",
      "                ... For warning description see https://verilator.org/warn/WIDTH?v=4.224\n",
      "                ... Use \"/* verilator lint_off WIDTH */\" and lint_on around source to disable this message.\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingDataWidthConverter_rtl_0_j8hsyl15/dwc.sv:72:32: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.\n",
      "                                                                                                                                  : ... In instance StreamingDataWidthConverter_rtl_0.impl.core\n",
      "   72 |   logic [$clog2(K):0]  ACnt = K-1;  \n",
      "      |                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingDataWidthConverter_rtl_0_j8hsyl15/dwc.sv:78:10: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.\n",
      "                                                                                                                                  : ... In instance StreamingDataWidthConverter_rtl_0.impl.core\n",
      "   78 |     ACnt <= K-1;\n",
      "      |          ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingDataWidthConverter_rtl_0_j8hsyl15/dwc.sv:83:48: Operator COND expects 32 bits on the Conditional False, but Conditional False's VARREF 'ACnt' generates 4 bits.\n",
      "                                                                                                                                  : ... In instance StreamingDataWidthConverter_rtl_0.impl.core\n",
      "   83 |     automatic type(ACnt)  acnt = (ovld && ordy)? K-1 : ACnt;\n",
      "      |                                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingDataWidthConverter_rtl_0_j8hsyl15/dwc.sv:83:48: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.\n",
      "                                                                                                                                  : ... In instance StreamingDataWidthConverter_rtl_0.impl.core\n",
      "   83 |     automatic type(ACnt)  acnt = (ovld && ordy)? K-1 : ACnt;\n",
      "      |                                                ^\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: Entering directory '/home/maxwellqin/projects/finn/build_output/pyverilator_MVAU_hls_0_69p4ushr'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o pyverilator_wrapper.o /home/maxwellqin/projects/finn/build_output/pyverilator_MVAU_hls_0_69p4ushr/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VMVAU_hls_0.cpp VMVAU_hls_0___024root__DepSet_h7dc701cd__0.cpp VMVAU_hls_0__Trace__0.cpp VMVAU_hls_0__ConstPool_0.cpp VMVAU_hls_0___024root__Slow.cpp VMVAU_hls_0___024root__DepSet_h7dc701cd__0__Slow.cpp VMVAU_hls_0__Syms.cpp VMVAU_hls_0__Trace__0__Slow.cpp > VMVAU_hls_0__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o VMVAU_hls_0__ALL.o VMVAU_hls_0__ALL.cpp\n",
      "echo \"\" > VMVAU_hls_0__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VMVAU_hls_0__ALL.a VMVAU_hls_0__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VMVAU_hls_0__ALL.a      -o VMVAU_hls_0\n",
      "rm VMVAU_hls_0__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/home/maxwellqin/projects/finn/build_output/pyverilator_MVAU_hls_0_69p4ushr'\n",
      "make: Entering directory '/home/maxwellqin/projects/finn/build_output/pyverilator_StreamingFIFO_rtl_4_nhrcfj61'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o pyverilator_wrapper.o /home/maxwellqin/projects/finn/build_output/pyverilator_StreamingFIFO_rtl_4_nhrcfj61/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingFIFO_rtl_4.cpp VStreamingFIFO_rtl_4___024root__DepSet_h3d1f2143__0.cpp VStreamingFIFO_rtl_4__Trace__0.cpp VStreamingFIFO_rtl_4___024root__Slow.cpp VStreamingFIFO_rtl_4___024root__DepSet_h3d1f2143__0__Slow.cpp VStreamingFIFO_rtl_4__Syms.cpp VStreamingFIFO_rtl_4__Trace__0__Slow.cpp > VStreamingFIFO_rtl_4__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o VStreamingFIFO_rtl_4__ALL.o VStreamingFIFO_rtl_4__ALL.cpp\n",
      "echo \"\" > VStreamingFIFO_rtl_4__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VStreamingFIFO_rtl_4__ALL.a VStreamingFIFO_rtl_4__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VStreamingFIFO_rtl_4__ALL.a      -o VStreamingFIFO_rtl_4\n",
      "rm VStreamingFIFO_rtl_4__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/home/maxwellqin/projects/finn/build_output/pyverilator_StreamingFIFO_rtl_4_nhrcfj61'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_2_fjmpbrts/Q_srl.v:122:54: Operator EQ expects 32 or 6 bits on the LHS, but LHS's VARREF 'addr_' generates 5 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_2.impl\n",
      "  122 |    assign addr_full_ = (state_==state_more) && (addr_==depth-2);\n",
      "      |                                                      ^~\n",
      "                ... For warning description see https://verilator.org/warn/WIDTH?v=4.224\n",
      "                ... Use \"/* verilator lint_off WIDTH */\" and lint_on around source to disable this message.\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_2_fjmpbrts/Q_srl.v:179:10: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 6 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_2.impl\n",
      "  179 |   for (a_=depth-2; a_>0; a_=a_-1) begin\n",
      "      |          ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_2_fjmpbrts/Q_srl.v:187:21: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_2.impl\n",
      "  187 |         srlo_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_2_fjmpbrts/Q_srl.v:190:21: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_2.impl\n",
      "  190 |         addr_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_2_fjmpbrts/Q_srl.v:203:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_2.impl\n",
      "  203 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_2_fjmpbrts/Q_srl.v:213:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_2.impl\n",
      "  213 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_2_fjmpbrts/Q_srl.v:227:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_2.impl\n",
      "  227 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_2_fjmpbrts/Q_srl.v:234:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_2.impl\n",
      "  234 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_2_fjmpbrts/Q_srl.v:247:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_2.impl\n",
      "  247 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_2_fjmpbrts/Q_srl.v:265:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_2.impl\n",
      "  265 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_2_fjmpbrts/Q_srl.v:279:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_2.impl\n",
      "  279 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_2_fjmpbrts/Q_srl.v:296:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_2.impl\n",
      "  296 |    srlo_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_2_fjmpbrts/Q_srl.v:299:16: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_2.impl\n",
      "  299 |    addr_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_2_fjmpbrts/Q_srl.v:187:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  187 |         srlo_       <=  'bx;\n",
      "      |                     ^~\n",
      "                  *** See https://verilator.org/warn/COMBDLY before disabling this,\n",
      "                  else you may end up with different sim results.\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_2_fjmpbrts/Q_srl.v:188:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  188 |         shift_en_o_ <= 1'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_2_fjmpbrts/Q_srl.v:189:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  189 |         shift_en_   <= 1'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_2_fjmpbrts/Q_srl.v:190:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  190 |         addr_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_2_fjmpbrts/Q_srl.v:191:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  191 |         state_      <= 2'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_2_fjmpbrts/Q_srl.v:196:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  196 |    srlo_       <= i_d;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_2_fjmpbrts/Q_srl.v:197:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  197 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_2_fjmpbrts/Q_srl.v:198:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  198 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_2_fjmpbrts/Q_srl.v:199:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  199 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_2_fjmpbrts/Q_srl.v:200:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  200 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_2_fjmpbrts/Q_srl.v:203:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  203 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_2_fjmpbrts/Q_srl.v:204:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  204 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_2_fjmpbrts/Q_srl.v:205:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  205 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_2_fjmpbrts/Q_srl.v:206:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  206 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_2_fjmpbrts/Q_srl.v:207:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  207 |    state_      <= state_empty;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_2_fjmpbrts/Q_srl.v:213:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  213 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_2_fjmpbrts/Q_srl.v:214:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  214 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_2_fjmpbrts/Q_srl.v:215:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  215 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_2_fjmpbrts/Q_srl.v:216:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  216 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_2_fjmpbrts/Q_srl.v:217:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  217 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_2_fjmpbrts/Q_srl.v:220:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  220 |    srlo_       <= i_d;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_2_fjmpbrts/Q_srl.v:221:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  221 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_2_fjmpbrts/Q_srl.v:222:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  222 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_2_fjmpbrts/Q_srl.v:223:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  223 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_2_fjmpbrts/Q_srl.v:224:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  224 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_2_fjmpbrts/Q_srl.v:227:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  227 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_2_fjmpbrts/Q_srl.v:228:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  228 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_2_fjmpbrts/Q_srl.v:229:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  229 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_2_fjmpbrts/Q_srl.v:230:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  230 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_2_fjmpbrts/Q_srl.v:231:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  231 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_2_fjmpbrts/Q_srl.v:234:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  234 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_2_fjmpbrts/Q_srl.v:235:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  235 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_2_fjmpbrts/Q_srl.v:236:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  236 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_2_fjmpbrts/Q_srl.v:237:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  237 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_2_fjmpbrts/Q_srl.v:238:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  238 |    state_      <= state_empty;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_2_fjmpbrts/Q_srl.v:247:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  247 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_2_fjmpbrts/Q_srl.v:248:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  248 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_2_fjmpbrts/Q_srl.v:249:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  249 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_2_fjmpbrts/Q_srl.v:250:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  250 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_2_fjmpbrts/Q_srl.v:251:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  251 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_2_fjmpbrts/Q_srl.v:254:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  254 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_2_fjmpbrts/Q_srl.v:255:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  255 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_2_fjmpbrts/Q_srl.v:256:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  256 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_2_fjmpbrts/Q_srl.v:259:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  259 |    addr_       <= addr_zero_ ? 0         : addr-1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_2_fjmpbrts/Q_srl.v:260:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  260 |    state_      <= addr_zero_ ? state_one : state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_2_fjmpbrts/Q_srl.v:265:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  265 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_2_fjmpbrts/Q_srl.v:266:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  266 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_2_fjmpbrts/Q_srl.v:267:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  267 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_2_fjmpbrts/Q_srl.v:268:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  268 |    addr_       <= addr+1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_2_fjmpbrts/Q_srl.v:269:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  269 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_2_fjmpbrts/Q_srl.v:272:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  272 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_2_fjmpbrts/Q_srl.v:273:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  273 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_2_fjmpbrts/Q_srl.v:274:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  274 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_2_fjmpbrts/Q_srl.v:275:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  275 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_2_fjmpbrts/Q_srl.v:276:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  276 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_2_fjmpbrts/Q_srl.v:279:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  279 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_2_fjmpbrts/Q_srl.v:280:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  280 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_2_fjmpbrts/Q_srl.v:281:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  281 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_2_fjmpbrts/Q_srl.v:282:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  282 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_2_fjmpbrts/Q_srl.v:283:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  283 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_2_fjmpbrts/Q_srl.v:286:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  286 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_2_fjmpbrts/Q_srl.v:287:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  287 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_2_fjmpbrts/Q_srl.v:288:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  288 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_2_fjmpbrts/Q_srl.v:289:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  289 |    addr_       <= addr_zero_ ? 0         : addr-1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_2_fjmpbrts/Q_srl.v:290:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  290 |    state_      <= addr_zero_ ? state_one : state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_2_fjmpbrts/Q_srl.v:296:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  296 |    srlo_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_2_fjmpbrts/Q_srl.v:297:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  297 |    shift_en_o_ <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_2_fjmpbrts/Q_srl.v:298:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  298 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_2_fjmpbrts/Q_srl.v:299:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  299 |    addr_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_2_fjmpbrts/Q_srl.v:300:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  300 |    state_      <= 2'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_noc9u3uv/swg_common.sv:69:78: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.\n",
      "                                                                                                                                       : ... In instance ConvolutionInputGenerator_rtl_0.impl.controller_inst\n",
      "   69 |     logic signed [$clog2(LOOP_H_ITERATIONS   +2)+1-1:0]  Counter_loop_h    = LOOP_H_ITERATIONS;\n",
      "      |                                                                              ^~~~~~~~~~~~~~~~~\n",
      "                ... For warning description see https://verilator.org/warn/WIDTH?v=4.224\n",
      "                ... Use \"/* verilator lint_off WIDTH */\" and lint_on around source to disable this message.\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_noc9u3uv/swg_common.sv:70:78: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_W_ITERATIONS' generates 32 bits.\n",
      "                                                                                                                                       : ... In instance ConvolutionInputGenerator_rtl_0.impl.controller_inst\n",
      "   70 |     logic signed [$clog2(LOOP_W_ITERATIONS   +2)+1-1:0]  Counter_loop_w    = LOOP_W_ITERATIONS;\n",
      "      |                                                                              ^~~~~~~~~~~~~~~~~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_noc9u3uv/swg_common.sv:71:78: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KH_ITERATIONS' generates 32 bits.\n",
      "                                                                                                                                       : ... In instance ConvolutionInputGenerator_rtl_0.impl.controller_inst\n",
      "   71 |     logic signed [$clog2(LOOP_KH_ITERATIONS  +2)+1-1:0]  Counter_loop_kh   = LOOP_KH_ITERATIONS;\n",
      "      |                                                                              ^~~~~~~~~~~~~~~~~~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_noc9u3uv/swg_common.sv:72:78: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KW_ITERATIONS' generates 32 bits.\n",
      "                                                                                                                                       : ... In instance ConvolutionInputGenerator_rtl_0.impl.controller_inst\n",
      "   72 |     logic signed [$clog2(LOOP_KW_ITERATIONS  +2)+1-1:0]  Counter_loop_kw   = LOOP_KW_ITERATIONS;\n",
      "      |                                                                              ^~~~~~~~~~~~~~~~~~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_noc9u3uv/swg_common.sv:73:78: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_SIMD_ITERATIONS' generates 32 bits.\n",
      "                                                                                                                                       : ... In instance ConvolutionInputGenerator_rtl_0.impl.controller_inst\n",
      "   73 |     logic signed [$clog2(LOOP_SIMD_ITERATIONS+2)+1-1:0]  Counter_loop_simd = LOOP_SIMD_ITERATIONS;\n",
      "      |                                                                              ^~~~~~~~~~~~~~~~~~~~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_noc9u3uv/swg_common.sv:79:41: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_SIMD' generates 32 bits.\n",
      "                                                                                                                                       : ... In instance ConvolutionInputGenerator_rtl_0.impl.controller_inst\n",
      "   79 |             STATE_LOOP_SIMD : addr_incr = HEAD_INCR_SIMD;\n",
      "      |                                         ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_noc9u3uv/swg_common.sv:80:41: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_KW' generates 32 bits.\n",
      "                                                                                                                                       : ... In instance ConvolutionInputGenerator_rtl_0.impl.controller_inst\n",
      "   80 |             STATE_LOOP_KW   : addr_incr = HEAD_INCR_KW;\n",
      "      |                                         ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_noc9u3uv/swg_common.sv:81:41: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_KH' generates 32 bits.\n",
      "                                                                                                                                       : ... In instance ConvolutionInputGenerator_rtl_0.impl.controller_inst\n",
      "   81 |             STATE_LOOP_KH   : addr_incr = HEAD_INCR_KH;\n",
      "      |                                         ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_noc9u3uv/swg_common.sv:82:41: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_W' generates 32 bits.\n",
      "                                                                                                                                       : ... In instance ConvolutionInputGenerator_rtl_0.impl.controller_inst\n",
      "   82 |             STATE_LOOP_W    : addr_incr = HEAD_INCR_W;\n",
      "      |                                         ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_noc9u3uv/swg_common.sv:83:41: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_H' generates 32 bits.\n",
      "                                                                                                                                       : ... In instance ConvolutionInputGenerator_rtl_0.impl.controller_inst\n",
      "   83 |             STATE_LOOP_H    : addr_incr = HEAD_INCR_H;\n",
      "      |                                         ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_noc9u3uv/swg_common.sv:89:22: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.\n",
      "                                                                                                                                       : ... In instance ConvolutionInputGenerator_rtl_0.impl.controller_inst\n",
      "   89 |     assign tail_incr =\n",
      "      |                      ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_noc9u3uv/swg_common.sv:115:31: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.\n",
      "                                                                                                                                        : ... In instance ConvolutionInputGenerator_rtl_0.impl.controller_inst\n",
      "  115 |             Counter_loop_h    <= LOOP_H_ITERATIONS;\n",
      "      |                               ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_noc9u3uv/swg_common.sv:116:31: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_W_ITERATIONS' generates 32 bits.\n",
      "                                                                                                                                        : ... In instance ConvolutionInputGenerator_rtl_0.impl.controller_inst\n",
      "  116 |             Counter_loop_w    <= LOOP_W_ITERATIONS;\n",
      "      |                               ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_noc9u3uv/swg_common.sv:117:31: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KH_ITERATIONS' generates 32 bits.\n",
      "                                                                                                                                        : ... In instance ConvolutionInputGenerator_rtl_0.impl.controller_inst\n",
      "  117 |             Counter_loop_kh   <= LOOP_KH_ITERATIONS;\n",
      "      |                               ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_noc9u3uv/swg_common.sv:118:31: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KW_ITERATIONS' generates 32 bits.\n",
      "                                                                                                                                        : ... In instance ConvolutionInputGenerator_rtl_0.impl.controller_inst\n",
      "  118 |             Counter_loop_kw   <= LOOP_KW_ITERATIONS;\n",
      "      |                               ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_noc9u3uv/swg_common.sv:119:31: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_SIMD_ITERATIONS' generates 32 bits.\n",
      "                                                                                                                                        : ... In instance ConvolutionInputGenerator_rtl_0.impl.controller_inst\n",
      "  119 |             Counter_loop_simd <= LOOP_SIMD_ITERATIONS;\n",
      "      |                               ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_noc9u3uv/swg_common.sv:126:39: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_SIMD_ITERATIONS' generates 32 bits.\n",
      "                                                                                                                                        : ... In instance ConvolutionInputGenerator_rtl_0.impl.controller_inst\n",
      "  126 |                     Counter_loop_simd <= LOOP_SIMD_ITERATIONS;\n",
      "      |                                       ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_noc9u3uv/swg_common.sv:129:41: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KW_ITERATIONS' generates 32 bits.\n",
      "                                                                                                                                        : ... In instance ConvolutionInputGenerator_rtl_0.impl.controller_inst\n",
      "  129 |                         Counter_loop_kw <= LOOP_KW_ITERATIONS;\n",
      "      |                                         ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_noc9u3uv/swg_common.sv:132:45: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KH_ITERATIONS' generates 32 bits.\n",
      "                                                                                                                                        : ... In instance ConvolutionInputGenerator_rtl_0.impl.controller_inst\n",
      "  132 |                             Counter_loop_kh <= LOOP_KH_ITERATIONS;\n",
      "      |                                             ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_noc9u3uv/swg_common.sv:135:48: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_W_ITERATIONS' generates 32 bits.\n",
      "                                                                                                                                        : ... In instance ConvolutionInputGenerator_rtl_0.impl.controller_inst\n",
      "  135 |                                 Counter_loop_w <= LOOP_W_ITERATIONS;\n",
      "      |                                                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_noc9u3uv/swg_common.sv:137:54: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.\n",
      "                                                                                                                                        : ... In instance ConvolutionInputGenerator_rtl_0.impl.controller_inst\n",
      "  137 |                                 else  Counter_loop_h <= LOOP_H_ITERATIONS;\n",
      "      |                                                      ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_noc9u3uv/ConvolutionInputGenerator_rtl_0_impl.sv:131:48: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 11 bits.\n",
      "                                                                                                                                                                  : ... In instance ConvolutionInputGenerator_rtl_0.impl\n",
      "  131 |     uwire  reading_done = Newest_buffered_elem == LAST_READ_ELEM;\n",
      "      |                                                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_noc9u3uv/ConvolutionInputGenerator_rtl_0_impl.sv:135:48: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 11 bits.\n",
      "                                                                                                                                                                  : ... In instance ConvolutionInputGenerator_rtl_0.impl\n",
      "  135 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(First_elem_next_window) &&\n",
      "      |                                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_noc9u3uv/ConvolutionInputGenerator_rtl_0_impl.sv:135:74: Operator LTS expects 32 bits on the RHS, but RHS's SIGNED generates 11 bits.\n",
      "                                                                                                                                                                  : ... In instance ConvolutionInputGenerator_rtl_0.impl\n",
      "  135 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(First_elem_next_window) &&\n",
      "      |                                                                          ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_noc9u3uv/ConvolutionInputGenerator_rtl_0_impl.sv:136:48: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 11 bits.\n",
      "                                                                                                                                                                  : ... In instance ConvolutionInputGenerator_rtl_0.impl\n",
      "  136 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(Current_elem)\n",
      "      |                                                ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_noc9u3uv/ConvolutionInputGenerator_rtl_0_impl.sv:136:74: Operator LTS expects 32 bits on the RHS, but RHS's SIGNED generates 11 bits.\n",
      "                                                                                                                                                                  : ... In instance ConvolutionInputGenerator_rtl_0.impl\n",
      "  136 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(Current_elem)\n",
      "      |                                                                          ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_noc9u3uv/ConvolutionInputGenerator_rtl_0_impl.sv:143:37: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'Window_buffer_read_addr_reg' generates 9 bits.\n",
      "                                                                                                                                                                  : ... In instance ConvolutionInputGenerator_rtl_0.impl\n",
      "  143 |     assign  window_buffer_read_addr = Window_buffer_read_addr_reg;\n",
      "      |                                     ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_noc9u3uv/ConvolutionInputGenerator_rtl_0_impl.sv:169:79: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Window_buffer_write_addr_reg' generates 8 bits.\n",
      "                                                                                                                                                                  : ... In instance ConvolutionInputGenerator_rtl_0.impl\n",
      "  169 |                 Window_buffer_write_addr_reg <= (Window_buffer_write_addr_reg == BUF_ELEM_TOTAL-1)? 0 : Window_buffer_write_addr_reg + 1;\n",
      "      |                                                                               ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_noc9u3uv/ConvolutionInputGenerator_rtl_0_impl.sv:172:42: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 11 bits.\n",
      "                                                                                                                                                                  : ... In instance ConvolutionInputGenerator_rtl_0.impl\n",
      "  172 |                 if (Newest_buffered_elem == LAST_READ_ELEM-1) begin\n",
      "      |                                          ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_noc9u3uv/ConvolutionInputGenerator_rtl_0_impl.sv:176:43: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 11 bits.\n",
      "                                                                                                                                                                  : ... In instance ConvolutionInputGenerator_rtl_0.impl\n",
      "  176 |                 if ((Newest_buffered_elem == LAST_READ_ELEM-1) && Writing_done) begin\n",
      "      |                                           ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_noc9u3uv/ConvolutionInputGenerator_rtl_0_impl.sv:195:25: Operator GTES expects 32 bits on the LHS, but LHS's VARREF 'ra' generates 10 bits.\n",
      "                                                                                                                                                                  : ... In instance ConvolutionInputGenerator_rtl_0.impl\n",
      "  195 |                     (ra >= BUF_ELEM_TOTAL)? -BUF_ELEM_TOTAL :\n",
      "      |                         ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_noc9u3uv/ConvolutionInputGenerator_rtl_0_impl.sv:195:43: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.\n",
      "                                                                                                                                                                  : ... In instance ConvolutionInputGenerator_rtl_0.impl\n",
      "  195 |                     (ra >= BUF_ELEM_TOTAL)? -BUF_ELEM_TOTAL :\n",
      "      |                                           ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_noc9u3uv/ConvolutionInputGenerator_rtl_0_impl.sv:197:45: Operator ASSIGNDLY expects 9 bits on the Assign RHS, but Assign RHS's ADD generates 10 bits.\n",
      "                                                                                                                                                                  : ... In instance ConvolutionInputGenerator_rtl_0.impl\n",
      "  197 |                 Window_buffer_read_addr_reg <= ra + ra_correct;\n",
      "      |                                             ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_noc9u3uv/ConvolutionInputGenerator_rtl_0_impl.sv:200:59: Operator NEQ expects 32 bits on the LHS, but LHS's VARREF 'Position_in_window' generates 5 bits.\n",
      "                                                                                                                                                                  : ... In instance ConvolutionInputGenerator_rtl_0.impl\n",
      "  200 |                 Position_in_window <= (Position_in_window != ELEM_PER_WINDOW - 1)? Position_in_window+1 : 0;\n",
      "      |                                                           ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_noc9u3uv/ConvolutionInputGenerator_rtl_0_impl.sv:204:70: Operator ADD expects 11 bits on the RHS, but RHS's VARREF 'tail_incr' generates 9 bits.\n",
      "                                                                                                                                                                  : ... In instance ConvolutionInputGenerator_rtl_0.impl\n",
      "  204 |                     First_elem_next_window <= First_elem_next_window + tail_incr;\n",
      "      |                                                                      ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_noc9u3uv/ConvolutionInputGenerator_rtl_0_impl.sv:210:59: Operator ADD expects 11 bits on the RHS, but RHS's VARREF 'addr_incr' generates 9 bits.\n",
      "                                                                                                                                                                  : ... In instance ConvolutionInputGenerator_rtl_0.impl\n",
      "  210 |                     Current_elem <= $signed(Current_elem) + addr_incr;\n",
      "      |                                                           ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_noc9u3uv/ConvolutionInputGenerator_rtl_0_impl.sv:207:34: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Current_elem' generates 11 bits.\n",
      "                                                                                                                                                                  : ... In instance ConvolutionInputGenerator_rtl_0.impl\n",
      "  207 |                 if (Current_elem == LAST_WRITE_ELEM)\n",
      "      |                                  ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_noc9u3uv/ConvolutionInputGenerator_rtl_0_impl.sv:224:71: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 11 bits.\n",
      "                                                                                                                                                                  : ... In instance ConvolutionInputGenerator_rtl_0.impl\n",
      "  224 |                 if (reading_done || (read_ok && (Newest_buffered_elem == LAST_READ_ELEM - 1))) begin\n",
      "      |                                                                       ^~\n",
      "%Warning-CASEINCOMPLETE: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_noc9u3uv/swg_common.sv:77:16: Case values incompletely covered (example pattern 0x6)\n",
      "   77 |         unique case (State)\n",
      "      |                ^~~~\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: Entering directory '/home/maxwellqin/projects/finn/build_output/pyverilator_StreamingFIFO_rtl_2_zp32kt3a'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o pyverilator_wrapper.o /home/maxwellqin/projects/finn/build_output/pyverilator_StreamingFIFO_rtl_2_zp32kt3a/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingFIFO_rtl_2.cpp VStreamingFIFO_rtl_2___024root__DepSet_h1b179991__0.cpp VStreamingFIFO_rtl_2__Trace__0.cpp VStreamingFIFO_rtl_2___024root__Slow.cpp VStreamingFIFO_rtl_2___024root__DepSet_h1b179991__0__Slow.cpp VStreamingFIFO_rtl_2__Syms.cpp VStreamingFIFO_rtl_2__Trace__0__Slow.cpp > VStreamingFIFO_rtl_2__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o VStreamingFIFO_rtl_2__ALL.o VStreamingFIFO_rtl_2__ALL.cpp\n",
      "echo \"\" > VStreamingFIFO_rtl_2__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VStreamingFIFO_rtl_2__ALL.a VStreamingFIFO_rtl_2__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VStreamingFIFO_rtl_2__ALL.a      -o VStreamingFIFO_rtl_2\n",
      "rm VStreamingFIFO_rtl_2__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/home/maxwellqin/projects/finn/build_output/pyverilator_StreamingFIFO_rtl_2_zp32kt3a'\n",
      "make: Entering directory '/home/maxwellqin/projects/finn/build_output/pyverilator_StreamingFIFO_rtl_3_imv2pue3'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o pyverilator_wrapper.o /home/maxwellqin/projects/finn/build_output/pyverilator_StreamingFIFO_rtl_3_imv2pue3/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingFIFO_rtl_3.cpp VStreamingFIFO_rtl_3___024root__DepSet_he5dbfdb5__0.cpp VStreamingFIFO_rtl_3__Trace__0.cpp VStreamingFIFO_rtl_3___024root__Slow.cpp VStreamingFIFO_rtl_3___024root__DepSet_he5dbfdb5__0__Slow.cpp VStreamingFIFO_rtl_3__Syms.cpp VStreamingFIFO_rtl_3__Trace__0__Slow.cpp > VStreamingFIFO_rtl_3__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o VStreamingFIFO_rtl_3__ALL.o VStreamingFIFO_rtl_3__ALL.cpp\n",
      "echo \"\" > VStreamingFIFO_rtl_3__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VStreamingFIFO_rtl_3__ALL.a VStreamingFIFO_rtl_3__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VStreamingFIFO_rtl_3__ALL.a      -o VStreamingFIFO_rtl_3\n",
      "rm VStreamingFIFO_rtl_3__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/home/maxwellqin/projects/finn/build_output/pyverilator_StreamingFIFO_rtl_3_imv2pue3'\n",
      "make: Entering directory '/home/maxwellqin/projects/finn/build_output/pyverilator_ConvolutionInputGenerator_rtl_0_thsjmouw'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o pyverilator_wrapper.o /home/maxwellqin/projects/finn/build_output/pyverilator_ConvolutionInputGenerator_rtl_0_thsjmouw/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VConvolutionInputGenerator_rtl_0.cpp VConvolutionInputGenerator_rtl_0___024root__DepSet_ha690489a__0.cpp VConvolutionInputGenerator_rtl_0__Trace__0.cpp VConvolutionInputGenerator_rtl_0__ConstPool_0.cpp VConvolutionInputGenerator_rtl_0___024root__Slow.cpp VConvolutionInputGenerator_rtl_0___024root__DepSet_ha690489a__0__Slow.cpp VConvolutionInputGenerator_rtl_0__Syms.cpp VConvolutionInputGenerator_rtl_0__Trace__0__Slow.cpp > VConvolutionInputGenerator_rtl_0__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o VConvolutionInputGenerator_rtl_0__ALL.o VConvolutionInputGenerator_rtl_0__ALL.cpp\n",
      "echo \"\" > VConvolutionInputGenerator_rtl_0__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VConvolutionInputGenerator_rtl_0__ALL.a VConvolutionInputGenerator_rtl_0__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VConvolutionInputGenerator_rtl_0__ALL.a      -o VConvolutionInputGenerator_rtl_0\n",
      "rm VConvolutionInputGenerator_rtl_0__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/home/maxwellqin/projects/finn/build_output/pyverilator_ConvolutionInputGenerator_rtl_0_thsjmouw'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_1_pwh8gv8w/Q_srl.v:122:54: Operator EQ expects 32 or 6 bits on the LHS, but LHS's VARREF 'addr_' generates 5 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_1.impl\n",
      "  122 |    assign addr_full_ = (state_==state_more) && (addr_==depth-2);\n",
      "      |                                                      ^~\n",
      "                ... For warning description see https://verilator.org/warn/WIDTH?v=4.224\n",
      "                ... Use \"/* verilator lint_off WIDTH */\" and lint_on around source to disable this message.\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_1_pwh8gv8w/Q_srl.v:179:10: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 6 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_1.impl\n",
      "  179 |   for (a_=depth-2; a_>0; a_=a_-1) begin\n",
      "      |          ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_1_pwh8gv8w/Q_srl.v:187:21: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_1.impl\n",
      "  187 |         srlo_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_1_pwh8gv8w/Q_srl.v:190:21: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_1.impl\n",
      "  190 |         addr_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_1_pwh8gv8w/Q_srl.v:203:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_1.impl\n",
      "  203 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_1_pwh8gv8w/Q_srl.v:213:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_1.impl\n",
      "  213 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_1_pwh8gv8w/Q_srl.v:227:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_1.impl\n",
      "  227 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_1_pwh8gv8w/Q_srl.v:234:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_1.impl\n",
      "  234 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_1_pwh8gv8w/Q_srl.v:247:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_1.impl\n",
      "  247 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_1_pwh8gv8w/Q_srl.v:265:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_1.impl\n",
      "  265 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_1_pwh8gv8w/Q_srl.v:279:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_1.impl\n",
      "  279 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_1_pwh8gv8w/Q_srl.v:296:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_1.impl\n",
      "  296 |    srlo_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_1_pwh8gv8w/Q_srl.v:299:16: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_1.impl\n",
      "  299 |    addr_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_1_pwh8gv8w/Q_srl.v:187:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  187 |         srlo_       <=  'bx;\n",
      "      |                     ^~\n",
      "                  *** See https://verilator.org/warn/COMBDLY before disabling this,\n",
      "                  else you may end up with different sim results.\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_1_pwh8gv8w/Q_srl.v:188:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  188 |         shift_en_o_ <= 1'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_1_pwh8gv8w/Q_srl.v:189:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  189 |         shift_en_   <= 1'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_1_pwh8gv8w/Q_srl.v:190:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  190 |         addr_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_1_pwh8gv8w/Q_srl.v:191:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  191 |         state_      <= 2'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_1_pwh8gv8w/Q_srl.v:196:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  196 |    srlo_       <= i_d;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_1_pwh8gv8w/Q_srl.v:197:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  197 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_1_pwh8gv8w/Q_srl.v:198:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  198 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_1_pwh8gv8w/Q_srl.v:199:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  199 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_1_pwh8gv8w/Q_srl.v:200:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  200 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_1_pwh8gv8w/Q_srl.v:203:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  203 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_1_pwh8gv8w/Q_srl.v:204:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  204 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_1_pwh8gv8w/Q_srl.v:205:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  205 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_1_pwh8gv8w/Q_srl.v:206:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  206 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_1_pwh8gv8w/Q_srl.v:207:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  207 |    state_      <= state_empty;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_1_pwh8gv8w/Q_srl.v:213:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  213 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_1_pwh8gv8w/Q_srl.v:214:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  214 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_1_pwh8gv8w/Q_srl.v:215:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  215 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_1_pwh8gv8w/Q_srl.v:216:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  216 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_1_pwh8gv8w/Q_srl.v:217:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  217 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_1_pwh8gv8w/Q_srl.v:220:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  220 |    srlo_       <= i_d;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_1_pwh8gv8w/Q_srl.v:221:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  221 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_1_pwh8gv8w/Q_srl.v:222:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  222 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_1_pwh8gv8w/Q_srl.v:223:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  223 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_1_pwh8gv8w/Q_srl.v:224:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  224 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_1_pwh8gv8w/Q_srl.v:227:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  227 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_1_pwh8gv8w/Q_srl.v:228:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  228 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_1_pwh8gv8w/Q_srl.v:229:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  229 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_1_pwh8gv8w/Q_srl.v:230:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  230 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_1_pwh8gv8w/Q_srl.v:231:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  231 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_1_pwh8gv8w/Q_srl.v:234:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  234 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_1_pwh8gv8w/Q_srl.v:235:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  235 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_1_pwh8gv8w/Q_srl.v:236:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  236 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_1_pwh8gv8w/Q_srl.v:237:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  237 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_1_pwh8gv8w/Q_srl.v:238:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  238 |    state_      <= state_empty;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_1_pwh8gv8w/Q_srl.v:247:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  247 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_1_pwh8gv8w/Q_srl.v:248:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  248 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_1_pwh8gv8w/Q_srl.v:249:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  249 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_1_pwh8gv8w/Q_srl.v:250:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  250 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_1_pwh8gv8w/Q_srl.v:251:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  251 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_1_pwh8gv8w/Q_srl.v:254:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  254 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_1_pwh8gv8w/Q_srl.v:255:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  255 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_1_pwh8gv8w/Q_srl.v:256:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  256 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_1_pwh8gv8w/Q_srl.v:259:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  259 |    addr_       <= addr_zero_ ? 0         : addr-1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_1_pwh8gv8w/Q_srl.v:260:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  260 |    state_      <= addr_zero_ ? state_one : state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_1_pwh8gv8w/Q_srl.v:265:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  265 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_1_pwh8gv8w/Q_srl.v:266:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  266 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_1_pwh8gv8w/Q_srl.v:267:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  267 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_1_pwh8gv8w/Q_srl.v:268:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  268 |    addr_       <= addr+1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_1_pwh8gv8w/Q_srl.v:269:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  269 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_1_pwh8gv8w/Q_srl.v:272:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  272 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_1_pwh8gv8w/Q_srl.v:273:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  273 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_1_pwh8gv8w/Q_srl.v:274:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  274 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_1_pwh8gv8w/Q_srl.v:275:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  275 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_1_pwh8gv8w/Q_srl.v:276:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  276 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_1_pwh8gv8w/Q_srl.v:279:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  279 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_1_pwh8gv8w/Q_srl.v:280:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  280 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_1_pwh8gv8w/Q_srl.v:281:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  281 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_1_pwh8gv8w/Q_srl.v:282:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  282 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_1_pwh8gv8w/Q_srl.v:283:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  283 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_1_pwh8gv8w/Q_srl.v:286:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  286 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_1_pwh8gv8w/Q_srl.v:287:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  287 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_1_pwh8gv8w/Q_srl.v:288:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  288 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_1_pwh8gv8w/Q_srl.v:289:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  289 |    addr_       <= addr_zero_ ? 0         : addr-1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_1_pwh8gv8w/Q_srl.v:290:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  290 |    state_      <= addr_zero_ ? state_one : state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_1_pwh8gv8w/Q_srl.v:296:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  296 |    srlo_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_1_pwh8gv8w/Q_srl.v:297:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  297 |    shift_en_o_ <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_1_pwh8gv8w/Q_srl.v:298:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  298 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_1_pwh8gv8w/Q_srl.v:299:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  299 |    addr_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_1_pwh8gv8w/Q_srl.v:300:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  300 |    state_      <= 2'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_0__kfu4wsc/Q_srl.v:122:54: Operator EQ expects 32 or 2 bits on the LHS, but LHS's VARREF 'addr_' generates 1 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_0.impl\n",
      "  122 |    assign addr_full_ = (state_==state_more) && (addr_==depth-2);\n",
      "      |                                                      ^~\n",
      "                ... For warning description see https://verilator.org/warn/WIDTH?v=4.224\n",
      "                ... Use \"/* verilator lint_off WIDTH */\" and lint_on around source to disable this message.\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_0__kfu4wsc/Q_srl.v:179:10: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 2 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_0.impl\n",
      "  179 |   for (a_=depth-2; a_>0; a_=a_-1) begin\n",
      "      |          ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_0__kfu4wsc/Q_srl.v:187:21: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_0.impl\n",
      "  187 |         srlo_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_0__kfu4wsc/Q_srl.v:190:21: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_0.impl\n",
      "  190 |         addr_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_0__kfu4wsc/Q_srl.v:203:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_0.impl\n",
      "  203 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_0__kfu4wsc/Q_srl.v:213:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_0.impl\n",
      "  213 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_0__kfu4wsc/Q_srl.v:227:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_0.impl\n",
      "  227 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_0__kfu4wsc/Q_srl.v:234:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_0.impl\n",
      "  234 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_0__kfu4wsc/Q_srl.v:247:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_0.impl\n",
      "  247 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_0__kfu4wsc/Q_srl.v:265:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_0.impl\n",
      "  265 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_0__kfu4wsc/Q_srl.v:279:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_0.impl\n",
      "  279 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_0__kfu4wsc/Q_srl.v:296:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_0.impl\n",
      "  296 |    srlo_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_0__kfu4wsc/Q_srl.v:299:16: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance StreamingFIFO_rtl_0.impl\n",
      "  299 |    addr_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_0__kfu4wsc/Q_srl.v:187:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  187 |         srlo_       <=  'bx;\n",
      "      |                     ^~\n",
      "                  *** See https://verilator.org/warn/COMBDLY before disabling this,\n",
      "                  else you may end up with different sim results.\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_0__kfu4wsc/Q_srl.v:188:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  188 |         shift_en_o_ <= 1'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_0__kfu4wsc/Q_srl.v:189:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  189 |         shift_en_   <= 1'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_0__kfu4wsc/Q_srl.v:190:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  190 |         addr_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_0__kfu4wsc/Q_srl.v:191:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  191 |         state_      <= 2'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_0__kfu4wsc/Q_srl.v:196:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  196 |    srlo_       <= i_d;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_0__kfu4wsc/Q_srl.v:197:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  197 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_0__kfu4wsc/Q_srl.v:198:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  198 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_0__kfu4wsc/Q_srl.v:199:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  199 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_0__kfu4wsc/Q_srl.v:200:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  200 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_0__kfu4wsc/Q_srl.v:203:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  203 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_0__kfu4wsc/Q_srl.v:204:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  204 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_0__kfu4wsc/Q_srl.v:205:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  205 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_0__kfu4wsc/Q_srl.v:206:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  206 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_0__kfu4wsc/Q_srl.v:207:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  207 |    state_      <= state_empty;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_0__kfu4wsc/Q_srl.v:213:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  213 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_0__kfu4wsc/Q_srl.v:214:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  214 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_0__kfu4wsc/Q_srl.v:215:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  215 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_0__kfu4wsc/Q_srl.v:216:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  216 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_0__kfu4wsc/Q_srl.v:217:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  217 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_0__kfu4wsc/Q_srl.v:220:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  220 |    srlo_       <= i_d;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_0__kfu4wsc/Q_srl.v:221:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  221 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_0__kfu4wsc/Q_srl.v:222:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  222 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_0__kfu4wsc/Q_srl.v:223:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  223 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_0__kfu4wsc/Q_srl.v:224:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  224 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_0__kfu4wsc/Q_srl.v:227:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  227 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_0__kfu4wsc/Q_srl.v:228:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  228 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_0__kfu4wsc/Q_srl.v:229:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  229 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_0__kfu4wsc/Q_srl.v:230:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  230 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_0__kfu4wsc/Q_srl.v:231:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  231 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_0__kfu4wsc/Q_srl.v:234:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  234 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_0__kfu4wsc/Q_srl.v:235:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  235 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_0__kfu4wsc/Q_srl.v:236:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  236 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_0__kfu4wsc/Q_srl.v:237:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  237 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_0__kfu4wsc/Q_srl.v:238:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  238 |    state_      <= state_empty;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_0__kfu4wsc/Q_srl.v:247:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  247 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_0__kfu4wsc/Q_srl.v:248:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  248 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_0__kfu4wsc/Q_srl.v:249:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  249 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_0__kfu4wsc/Q_srl.v:250:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  250 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_0__kfu4wsc/Q_srl.v:251:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  251 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_0__kfu4wsc/Q_srl.v:254:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  254 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_0__kfu4wsc/Q_srl.v:255:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  255 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_0__kfu4wsc/Q_srl.v:256:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  256 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_0__kfu4wsc/Q_srl.v:259:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  259 |    addr_       <= addr_zero_ ? 0         : addr-1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_0__kfu4wsc/Q_srl.v:260:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  260 |    state_      <= addr_zero_ ? state_one : state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_0__kfu4wsc/Q_srl.v:296:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  296 |    srlo_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_0__kfu4wsc/Q_srl.v:297:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  297 |    shift_en_o_ <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_0__kfu4wsc/Q_srl.v:298:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  298 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_0__kfu4wsc/Q_srl.v:299:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  299 |    addr_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_StreamingFIFO_rtl_0__kfu4wsc/Q_srl.v:300:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                                        : ... This will be executed as a blocking assignment '='!\n",
      "  300 |    state_      <= 2'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_Thresholding_rtl_0_i9bc7svp/thresholding.sv:132:55: Operator ADD expects 32 bits on the LHS, but LHS's VARREF 'DEEP_PIPELINE' generates 1 bits.\n",
      "                                                                                                                             : ... In instance Thresholding_rtl_0_axi_wrapper.core.impl\n",
      "  132 |  localparam int unsigned  MAX_PENDING = (DEEP_PIPELINE+1)*N + 3;\n",
      "      |                                                       ^\n",
      "                ... For warning description see https://verilator.org/warn/WIDTH?v=4.224\n",
      "                ... Use \"/* verilator lint_off WIDTH */\" and lint_on around source to disable this message.\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_Thresholding_rtl_0_i9bc7svp/thresholding.sv:220:25: Logical operator LOGAND expects 1 bit on the LHS, but LHS's VARREF 'DEPTH_TRIGGER_URAM' generates 32 bits.\n",
      "                                                                                                                             : ... In instance Thresholding_rtl_0_axi_wrapper.core.impl\n",
      "  220 |      DEPTH_TRIGGER_URAM && (DEPTH >= DEPTH_TRIGGER_URAM)? \"ultra\" :\n",
      "      |                         ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_Thresholding_rtl_0_i9bc7svp/thresholding.sv:221:25: Logical operator LOGAND expects 1 bit on the LHS, but LHS's VARREF 'DEPTH_TRIGGER_BRAM' generates 32 bits.\n",
      "                                                                                                                             : ... In instance Thresholding_rtl_0_axi_wrapper.core.impl\n",
      "  221 |      DEPTH_TRIGGER_BRAM && (DEPTH >= DEPTH_TRIGGER_BRAM)? \"block\" :\n",
      "      |                         ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_Thresholding_rtl_0_i9bc7svp/thresholding.sv:223:25: Logical operator LOGAND expects 1 bit on the LHS, but LHS's VARREF 'DEPTH_TRIGGER_BRAM' generates 32 bits.\n",
      "                                                                                                                             : ... In instance Thresholding_rtl_0_axi_wrapper.core.impl\n",
      "  223 |      DEPTH_TRIGGER_BRAM && (DEPTH >= 64)? \"distributed\" : \"auto\";\n",
      "      |                         ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_Thresholding_rtl_0_i9bc7svp/thresholding.sv:137:63: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.\n",
      "                                                                                                                             : ... In instance Thresholding_rtl_0_axi_wrapper.core.impl\n",
      "  137 |   logic signed [$clog2(MAX_PENDING):0]  GuardSem = MAX_PENDING-1;  \n",
      "      |                                                               ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_Thresholding_rtl_0_i9bc7svp/thresholding.sv:140:22: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.\n",
      "                                                                                                                             : ... In instance Thresholding_rtl_0_axi_wrapper.core.impl\n",
      "  140 |    if(rst)  GuardSem <= MAX_PENDING-1;\n",
      "      |                      ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_Thresholding_rtl_0_i9bc7svp/thresholding.sv:213:29: Operator EQ expects 32 or 2 bits on the LHS, but LHS's SEL generates 1 bits.\n",
      "                                                                                                                             : ... In instance Thresholding_rtl_0_axi_wrapper.core.impl\n",
      "  213 |    uwire  cs = (p.ptr[SN:0] == 2**SN-1);\n",
      "      |                             ^~\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_Thresholding_rtl_0_i9bc7svp/thresholding.sv:344:17: Operator LTS expects 32 bits on the LHS, but LHS's VARREF 'APtr' generates 4 bits.\n",
      "                                                                                                                             : ... In instance Thresholding_rtl_0_axi_wrapper.core.impl\n",
      "  344 |     assert(APtr < $signed(A_DEPTH-1)) else begin\n",
      "      |                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_Thresholding_rtl_0_i9bc7svp/thresholding.sv:362:17: Bit extraction of array[5:0] requires 3 bit index, not 4 bits.\n",
      "                                                                                                                             : ... In instance Thresholding_rtl_0_axi_wrapper.core.impl\n",
      "  362 |     BDat <= ADat[APtr];\n",
      "      |                 ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_Thresholding_rtl_0_i9bc7svp/thresholding.sv:369:31: Operator ADD expects 32 bits on the LHS, but LHS's SEL generates 2 bits.\n",
      "                                                                                                                             : ... In instance Thresholding_rtl_0_axi_wrapper.core.impl\n",
      "  369 |    assign odat[pe] = BDat[pe] + BIAS;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_Thresholding_rtl_0_i9bc7svp/thresholding.sv:369:20: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.\n",
      "                                                                                                                             : ... In instance Thresholding_rtl_0_axi_wrapper.core.impl\n",
      "  369 |    assign odat[pe] = BDat[pe] + BIAS;\n",
      "      |                    ^\n",
      "%Warning-WIDTH: /home/maxwellqin/projects/finn/build_output/code_gen_ipgen_Thresholding_rtl_0_i9bc7svp/thresholding_axi.sv:194:48: Output port connection 'odat' expects 2 bits on the pin connection, but pin connection's VARREF 'm_axis_tdata' generates 8 bits.\n",
      "                                                                                                                                 : ... In instance Thresholding_rtl_0_axi_wrapper.core\n",
      "  194 |   .ordy(m_axis_tready), .ovld(m_axis_tvalid), .odat(m_axis_tdata)\n",
      "      |                                                ^~~~\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: Entering directory '/home/maxwellqin/projects/finn/build_output/pyverilator_StreamingDataWidthConverter_rtl_0_k0iqu0br'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o pyverilator_wrapper.o /home/maxwellqin/projects/finn/build_output/pyverilator_StreamingDataWidthConverter_rtl_0_k0iqu0br/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingDataWidthConverter_rtl_0.cpp VStreamingDataWidthConverter_rtl_0___024root__DepSet_hf3fd3927__0.cpp VStreamingDataWidthConverter_rtl_0__Trace__0.cpp VStreamingDataWidthConverter_rtl_0___024root__Slow.cpp VStreamingDataWidthConverter_rtl_0___024root__DepSet_hf3fd3927__0__Slow.cpp VStreamingDataWidthConverter_rtl_0__Syms.cpp VStreamingDataWidthConverter_rtl_0__Trace__0__Slow.cpp > VStreamingDataWidthConverter_rtl_0__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o VStreamingDataWidthConverter_rtl_0__ALL.o VStreamingDataWidthConverter_rtl_0__ALL.cpp\n",
      "echo \"\" > VStreamingDataWidthConverter_rtl_0__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VStreamingDataWidthConverter_rtl_0__ALL.a VStreamingDataWidthConverter_rtl_0__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VStreamingDataWidthConverter_rtl_0__ALL.a      -o VStreamingDataWidthConverter_rtl_0\n",
      "rm VStreamingDataWidthConverter_rtl_0__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/home/maxwellqin/projects/finn/build_output/pyverilator_StreamingDataWidthConverter_rtl_0_k0iqu0br'\n",
      "make: Entering directory '/home/maxwellqin/projects/finn/build_output/pyverilator_StreamingFIFO_rtl_1___jm72yt'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o pyverilator_wrapper.o /home/maxwellqin/projects/finn/build_output/pyverilator_StreamingFIFO_rtl_1___jm72yt/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingFIFO_rtl_1.cpp VStreamingFIFO_rtl_1___024root__DepSet_h617ba1de__0.cpp VStreamingFIFO_rtl_1__Trace__0.cpp VStreamingFIFO_rtl_1___024root__Slow.cpp VStreamingFIFO_rtl_1___024root__DepSet_h617ba1de__0__Slow.cpp VStreamingFIFO_rtl_1__Syms.cpp VStreamingFIFO_rtl_1__Trace__0__Slow.cpp > VStreamingFIFO_rtl_1__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o VStreamingFIFO_rtl_1__ALL.o VStreamingFIFO_rtl_1__ALL.cpp\n",
      "echo \"\" > VStreamingFIFO_rtl_1__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VStreamingFIFO_rtl_1__ALL.a VStreamingFIFO_rtl_1__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VStreamingFIFO_rtl_1__ALL.a      -o VStreamingFIFO_rtl_1\n",
      "rm VStreamingFIFO_rtl_1__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/home/maxwellqin/projects/finn/build_output/pyverilator_StreamingFIFO_rtl_1___jm72yt'\n",
      "make: Entering directory '/home/maxwellqin/projects/finn/build_output/pyverilator_StreamingFIFO_rtl_0_n0wgq383'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o pyverilator_wrapper.o /home/maxwellqin/projects/finn/build_output/pyverilator_StreamingFIFO_rtl_0_n0wgq383/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingFIFO_rtl_0.cpp VStreamingFIFO_rtl_0___024root__DepSet_hb5df65a9__0.cpp VStreamingFIFO_rtl_0__Trace__0.cpp VStreamingFIFO_rtl_0___024root__Slow.cpp VStreamingFIFO_rtl_0___024root__DepSet_hb5df65a9__0__Slow.cpp VStreamingFIFO_rtl_0__Syms.cpp VStreamingFIFO_rtl_0__Trace__0__Slow.cpp > VStreamingFIFO_rtl_0__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o VStreamingFIFO_rtl_0__ALL.o VStreamingFIFO_rtl_0__ALL.cpp\n",
      "echo \"\" > VStreamingFIFO_rtl_0__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VStreamingFIFO_rtl_0__ALL.a VStreamingFIFO_rtl_0__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VStreamingFIFO_rtl_0__ALL.a      -o VStreamingFIFO_rtl_0\n",
      "rm VStreamingFIFO_rtl_0__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/home/maxwellqin/projects/finn/build_output/pyverilator_StreamingFIFO_rtl_0_n0wgq383'\n",
      "make: Entering directory '/home/maxwellqin/projects/finn/build_output/pyverilator_Thresholding_rtl_0_vz2rrie7'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o pyverilator_wrapper.o /home/maxwellqin/projects/finn/build_output/pyverilator_Thresholding_rtl_0_vz2rrie7/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VThresholding_rtl_0_axi_wrapper.cpp VThresholding_rtl_0_axi_wrapper___024root__DepSet_hb36629bd__0.cpp VThresholding_rtl_0_axi_wrapper__Trace__0.cpp VThresholding_rtl_0_axi_wrapper__ConstPool_0.cpp VThresholding_rtl_0_axi_wrapper___024root__Slow.cpp VThresholding_rtl_0_axi_wrapper___024root__DepSet_hb36629bd__0__Slow.cpp VThresholding_rtl_0_axi_wrapper__Syms.cpp VThresholding_rtl_0_axi_wrapper__Trace__0__Slow.cpp > VThresholding_rtl_0_axi_wrapper__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o VThresholding_rtl_0_axi_wrapper__ALL.o VThresholding_rtl_0_axi_wrapper__ALL.cpp\n",
      "echo \"\" > VThresholding_rtl_0_axi_wrapper__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VThresholding_rtl_0_axi_wrapper__ALL.a VThresholding_rtl_0_axi_wrapper__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VThresholding_rtl_0_axi_wrapper__ALL.a      -o VThresholding_rtl_0_axi_wrapper\n",
      "rm VThresholding_rtl_0_axi_wrapper__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/home/maxwellqin/projects/finn/build_output/pyverilator_Thresholding_rtl_0_vz2rrie7'\n",
      "üíæ Â≠êÊ®°ÂûãÂ∑≤‰øùÂ≠ò: output_lenet_stitched/lenet_stitched_child.onnx\n",
      "üîó [Step 5] Âä†ËΩΩÁà∂Ê®°ÂûãÂπ∂ÊåÇËΩΩÂ≠êÊ®°Âûã...\n",
      "üé≤ [Step 6] ÁîüÊàêËæìÂÖ•Êï∞ÊçÆÂπ∂ËøêË°å‰ªøÁúü...\n"
     ]
    },
    {
     "ename": "TypeError",
     "evalue": "stat: path should be string, bytes, os.PathLike or integer, not NoneType",
     "output_type": "error",
     "traceback": [
      "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[0;31mTypeError\u001b[0m                                 Traceback (most recent call last)",
      "Cell \u001b[0;32mIn[39], line 96\u001b[0m\n\u001b[1;32m     92\u001b[0m input_dict \u001b[38;5;241m=\u001b[39m {input_name: input_data}\n\u001b[1;32m     94\u001b[0m \u001b[38;5;66;03m# ÊâßË°å execute_onnx (‰º†ÂÖ•Áà∂Ê®°Âûã)\u001b[39;00m\n\u001b[1;32m     95\u001b[0m \u001b[38;5;66;03m# FINN ‰ºöËá™Âä®ÔºöËøõÂÖ• SDP ËäÇÁÇπ -> Âä†ËΩΩ stitched child -> Ë∞ÉÁî® PyVerilator -> ËøîÂõûÁªìÊûú\u001b[39;00m\n\u001b[0;32m---> 96\u001b[0m output_dict \u001b[38;5;241m=\u001b[39m \u001b[43mexecute_onnx\u001b[49m\u001b[43m(\u001b[49m\u001b[43mparent_model\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43minput_dict\u001b[49m\u001b[43m)\u001b[49m\n\u001b[1;32m     98\u001b[0m \u001b[38;5;28mprint\u001b[39m(\u001b[38;5;124m\"\u001b[39m\u001b[38;5;130;01m\\n\u001b[39;00m\u001b[38;5;124m‚úÖ ÂÖ®ÁΩë Stitched IP ‰ªøÁúüÂÆåÊàêÔºÅ\u001b[39m\u001b[38;5;124m\"\u001b[39m)\n\u001b[1;32m    100\u001b[0m \u001b[38;5;66;03m# ==========================================\u001b[39;00m\n\u001b[1;32m    101\u001b[0m \u001b[38;5;66;03m# 6. Êü•ÊâæÊ≥¢ÂΩ¢\u001b[39;00m\n\u001b[1;32m    102\u001b[0m \u001b[38;5;66;03m# ==========================================\u001b[39;00m\n\u001b[1;32m    103\u001b[0m \u001b[38;5;66;03m# Ê≥®ÊÑèÔºöÊ≥¢ÂΩ¢Êñá‰ª∂ÈÄöÂ∏∏ÁîüÊàêÂú® child model ÊâÄÂú®ÁöÑ‰∏¥Êó∂ÁõÆÂΩïÊàñËÄÖ build_dir ‰∏ã\u001b[39;00m\n",
      "File \u001b[0;32m/home/maxwellqin/projects/finn/src/finn/core/onnx_exec.py:94\u001b[0m, in \u001b[0;36mexecute_onnx\u001b[0;34m(model, input_dict, return_full_exec_context, start_node, end_node)\u001b[0m\n\u001b[1;32m     91\u001b[0m     \u001b[38;5;28;01mreturn\u001b[39;00m execute_onnx_base()\n\u001b[1;32m     92\u001b[0m \u001b[38;5;28;01melif\u001b[39;00m model_exec_mode \u001b[38;5;241m==\u001b[39m \u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mrtlsim\u001b[39m\u001b[38;5;124m\"\u001b[39m:\n\u001b[1;32m     93\u001b[0m     \u001b[38;5;66;03m# use stitched IP for rtlsim\u001b[39;00m\n\u001b[0;32m---> 94\u001b[0m     \u001b[43mrtlsim_exec\u001b[49m\u001b[43m(\u001b[49m\u001b[43mmodel\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mexecution_context\u001b[49m\u001b[43m)\u001b[49m\n\u001b[1;32m     95\u001b[0m \u001b[38;5;28;01melse\u001b[39;00m:\n\u001b[1;32m     96\u001b[0m     \u001b[38;5;28;01mraise\u001b[39;00m \u001b[38;5;167;01mException\u001b[39;00m(\n\u001b[1;32m     97\u001b[0m \u001b[38;5;250m        \u001b[39m\u001b[38;5;124;03m\"\"\"Metadata property \"exec_mode\" is set to an unknown value. Can be left\u001b[39;00m\n\u001b[1;32m     98\u001b[0m \u001b[38;5;124;03m        unset or has to be set to \"rtlsim\" for execution using pyverilator!\"\"\"\u001b[39;00m\n\u001b[1;32m     99\u001b[0m     )\n",
      "File \u001b[0;32m/home/maxwellqin/projects/finn/src/finn/core/rtlsim_exec.py:54\u001b[0m, in \u001b[0;36mrtlsim_exec\u001b[0;34m(model, execution_context, pre_hook, post_hook)\u001b[0m\n\u001b[1;32m     52\u001b[0m     \u001b[38;5;28;01mraise\u001b[39;00m \u001b[38;5;167;01mImportError\u001b[39;00m(\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mInstallation of PyVerilator is required.\u001b[39m\u001b[38;5;124m\"\u001b[39m)\n\u001b[1;32m     53\u001b[0m \u001b[38;5;66;03m# ensure stitched ip project already exists\u001b[39;00m\n\u001b[0;32m---> 54\u001b[0m \u001b[38;5;28;01massert\u001b[39;00m \u001b[43mos\u001b[49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mpath\u001b[49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43misfile\u001b[49m\u001b[43m(\u001b[49m\n\u001b[1;32m     55\u001b[0m \u001b[43m    \u001b[49m\u001b[43mmodel\u001b[49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mget_metadata_prop\u001b[49m\u001b[43m(\u001b[49m\u001b[38;5;124;43m\"\u001b[39;49m\u001b[38;5;124;43mwrapper_filename\u001b[39;49m\u001b[38;5;124;43m\"\u001b[39;49m\u001b[43m)\u001b[49m\n\u001b[1;32m     56\u001b[0m \u001b[43m\u001b[49m\u001b[43m)\u001b[49m, \u001b[38;5;124m\"\"\"\u001b[39m\u001b[38;5;124mThe\u001b[39m\n\u001b[1;32m     57\u001b[0m \u001b[38;5;124mfile name from metadata property \u001b[39m\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mwrapper_filename\u001b[39m\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124m doesn\u001b[39m\u001b[38;5;124m'\u001b[39m\u001b[38;5;124mt exist.\u001b[39m\u001b[38;5;124m\"\"\"\u001b[39m\n\u001b[1;32m     58\u001b[0m \u001b[38;5;28;01massert\u001b[39;00m os\u001b[38;5;241m.\u001b[39mpath\u001b[38;5;241m.\u001b[39misdir(\n\u001b[1;32m     59\u001b[0m     model\u001b[38;5;241m.\u001b[39mget_metadata_prop(\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mvivado_stitch_proj\u001b[39m\u001b[38;5;124m\"\u001b[39m)\n\u001b[1;32m     60\u001b[0m ), \u001b[38;5;124m\"\"\"\u001b[39m\u001b[38;5;124mThe\u001b[39m\n\u001b[1;32m     61\u001b[0m \u001b[38;5;124mdirectory from metadata property \u001b[39m\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mvivado_stitch_proj\u001b[39m\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124m doesn\u001b[39m\u001b[38;5;124m'\u001b[39m\u001b[38;5;124mt exist\u001b[39m\u001b[38;5;124m\"\"\"\u001b[39m\n\u001b[1;32m     62\u001b[0m trace_file \u001b[38;5;241m=\u001b[39m model\u001b[38;5;241m.\u001b[39mget_metadata_prop(\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mrtlsim_trace\u001b[39m\u001b[38;5;124m\"\u001b[39m)\n",
      "File \u001b[0;32m/usr/lib/python3.10/genericpath.py:30\u001b[0m, in \u001b[0;36misfile\u001b[0;34m(path)\u001b[0m\n\u001b[1;32m     28\u001b[0m \u001b[38;5;250m\u001b[39m\u001b[38;5;124;03m\"\"\"Test whether a path is a regular file\"\"\"\u001b[39;00m\n\u001b[1;32m     29\u001b[0m \u001b[38;5;28;01mtry\u001b[39;00m:\n\u001b[0;32m---> 30\u001b[0m     st \u001b[38;5;241m=\u001b[39m \u001b[43mos\u001b[49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mstat\u001b[49m\u001b[43m(\u001b[49m\u001b[43mpath\u001b[49m\u001b[43m)\u001b[49m\n\u001b[1;32m     31\u001b[0m \u001b[38;5;28;01mexcept\u001b[39;00m (\u001b[38;5;167;01mOSError\u001b[39;00m, \u001b[38;5;167;01mValueError\u001b[39;00m):\n\u001b[1;32m     32\u001b[0m     \u001b[38;5;28;01mreturn\u001b[39;00m \u001b[38;5;28;01mFalse\u001b[39;00m\n",
      "\u001b[0;31mTypeError\u001b[0m: stat: path should be string, bytes, os.PathLike or integer, not NoneType"
     ]
    }
   ],
   "source": [
    "# ==========================================\n",
    "# 1. ÂØºÂÖ•Â∫ì\n",
    "# ==========================================\n",
    "from qonnx.core.modelwrapper import ModelWrapper\n",
    "from qonnx.transformation.general import GiveUniqueNodeNames\n",
    "from finn.core.onnx_exec import execute_onnx\n",
    "from finn.transformation.fpgadataflow.prepare_ip import PrepareIP\n",
    "from finn.transformation.fpgadataflow.hlssynth_ip import HLSSynthIP\n",
    "from finn.transformation.fpgadataflow.prepare_rtlsim import PrepareRTLSim\n",
    "from finn.transformation.fpgadataflow.insert_dwc import InsertDWC\n",
    "from finn.transformation.fpgadataflow.insert_fifo import InsertFIFO\n",
    "from finn.transformation.fpgadataflow.create_stitched_ip import CreateStitchedIP\n",
    "from finn.transformation.fpgadataflow.specialize_layers import SpecializeLayers\n",
    "from qonnx.custom_op.registry import getCustomOp\n",
    "import numpy as np\n",
    "import os\n",
    "\n",
    "# ==========================================\n",
    "# 2. Âü∫Á°ÄÈÖçÁΩÆ\n",
    "# ==========================================\n",
    "build_dir = \"output_lenet_stitched\"\n",
    "if not os.path.exists(build_dir):\n",
    "    os.makedirs(build_dir)\n",
    "    \n",
    "test_fpga_part = \"xc7z020clg400-1\"\n",
    "target_clk_ns = 10 \n",
    "\n",
    "# ‰Ω†ÁöÑ‚ÄúÊäòÂè†Âêé‚ÄùÊ®°Âûã (Child Model)\n",
    "child_model_path = \"output_lenet/lenet_folded.onnx\"\n",
    "# ‰Ω†ÁöÑ‚ÄúÁà∂Ê®°Âûã‚Äù (‰πãÂâçÊ≠•È™§ÁîüÊàêÁöÑ)\n",
    "parent_model_path = \"output_lenet/lenet_dataflow_parent.onnx\"\n",
    "\n",
    "print(f\"üöÄ [Step 1] Âä†ËΩΩÂ≠êÊ®°Âûã: {child_model_path}\")\n",
    "model = ModelWrapper(child_model_path)\n",
    "\n",
    "# ==========================================\n",
    "# 3. Â§ÑÁêÜÂ≠êÊ®°Âûã (ÊèíÂÖ• FIFO/DWC -> Stitching)\n",
    "# ==========================================\n",
    "print(\"üîß [Step 2] ÊèíÂÖ• DWC Âíå FIFO ‰ª•ÂåπÈÖçÊï∞ÊçÆÊµÅ...\")\n",
    "model = model.transform(InsertDWC())\n",
    "model = model.transform(InsertFIFO(create_shallow_fifos=True))\n",
    "model = model.transform(SpecializeLayers(test_fpga_part))\n",
    "model = model.transform(GiveUniqueNodeNames())\n",
    "\n",
    "print(\"‚öôÔ∏è [Step 3] ÁîüÊàê IP Âπ∂ÊâßË°å Stitching (HLS Synthesis)...\")\n",
    "model = model.transform(PrepareIP(test_fpga_part, target_clk_ns))\n",
    "model = model.transform(HLSSynthIP())\n",
    "model = model.transform(CreateStitchedIP(test_fpga_part, target_clk_ns))\n",
    "\n",
    "print(\"üîå [Step 4] ÂáÜÂ§á PyVerilator ‰ªøÁúüÊñá‰ª∂...\")\n",
    "model = model.transform(PrepareRTLSim())\n",
    "\n",
    "# ËÆæÁΩÆÂ≠êÊ®°ÂûãÁöÑÊâßË°åÊ®°Âºè‰∏∫ rtlsim\n",
    "model.set_metadata_prop(\"exec_mode\", \"rtlsim\")\n",
    "model.set_metadata_prop(\"rtlsim_trace\", \"trace_stitched.vcd\")\n",
    "\n",
    "# ‰øùÂ≠òÂ§ÑÁêÜÂ•ΩÁöÑÂ≠êÊ®°Âûã\n",
    "stitched_child_path = build_dir + \"/lenet_stitched_child.onnx\"\n",
    "model.save(stitched_child_path)\n",
    "print(f\"üíæ Â≠êÊ®°ÂûãÂ∑≤‰øùÂ≠ò: {stitched_child_path}\")\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 42,
   "id": "ccfce25a-3b6c-4ff9-b73e-14ca373d60c2",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "üöÄ [Step 5] ÂêØÂä® Stitched IP ‰ªøÁúü (Direct Child Execution)...\n",
      "‚úÖ Stitched IP ‰ªøÁúüÂÆåÊàêÔºÅ\n",
      "\n",
      "üìà Ê≠£Âú®ÊêúÁ¥¢Ê≥¢ÂΩ¢Êñá‰ª∂...\n",
      "‚ö†Ô∏è ‰ªøÁúüÁúã‰ººÊàêÂäüÔºå‰ΩÜÂú®ÂΩìÂâçÁõÆÂΩï‰∏ãÊú™ÊâæÂà∞ .vcd Êñá‰ª∂„ÄÇ\n",
      "ÂÆÉÂèØËÉΩ‰Ωç‰∫éÁ≥ªÁªüÁöÑ‰∏¥Êó∂ÁõÆÂΩï (/tmp/finn_dev_...) ‰∏≠„ÄÇ\n"
     ]
    }
   ],
   "source": [
    "# ËÆæÁΩÆË∂ÖÊó∂ÈòàÂÄº‰∏∫ 1,000,000 Âë®Êúü (Ë∂≥Â§üÂ∫îÂØπ 20k ÁöÑÁì∂È¢à)\n",
    "os.environ[\"LIVENESS_THRESHOLD\"] = \"1000000\"\n",
    "print(\"üöÄ [Step 5] ÂêØÂä® Stitched IP ‰ªøÁúü (Direct Child Execution)...\")\n",
    "\n",
    "# 1. Á°Æ‰øùÂ≠êÊ®°ÂûãË¢´Ê†áËÆ∞‰∏∫ rtlsim (‰πãÂâçÂ∑≤ÁªèÂÅöËøáÔºåÂÜçÊ¨°Á°ÆËÆ§)\n",
    "model.set_metadata_prop(\"exec_mode\", \"rtlsim\")\n",
    "model.set_metadata_prop(\"rtlsim_trace\", \"top_level_trace.vcd\")\n",
    "\n",
    "# 2. ÁîüÊàêÁ¨¶ÂêàÂ≠êÊ®°ÂûãËæìÂÖ•ÁöÑÈöèÊú∫Êï∞ÊçÆ\n",
    "# Ê≥®ÊÑèÔºöÂ≠êÊ®°ÂûãÁöÑËæìÂÖ•ÊòØ stream Êé•Âè£ÂâçÁöÑÊ†ºÂºèÔºåÈÄöÂ∏∏Âíå Parent ËæìÂÖ•‰∏ÄËá¥\n",
    "input_name = model.graph.input[0].name\n",
    "input_shape = model.get_tensor_shape(input_name)\n",
    "input_data = np.random.randint(0, 256, size=input_shape).astype(np.float32)\n",
    "\n",
    "input_dict = {input_name: input_data}\n",
    "\n",
    "# 3. ÊâßË°å‰ªøÁúü\n",
    "# ËøôÊ¨°Êàë‰ª¨Áõ¥Êé•‰º†ÂÖ• 'model' (Âç≥ child model)ÔºåËÄå‰∏çÊòØ 'parent_model'\n",
    "output_dict = execute_onnx(model, input_dict)\n",
    "\n",
    "print(\"‚úÖ Stitched IP ‰ªøÁúüÂÆåÊàêÔºÅ\")\n",
    "\n",
    "# ==========================================\n",
    "# 6. Êü•ÊâæÂπ∂È™åËØÅÊ≥¢ÂΩ¢\n",
    "# ==========================================\n",
    "print(f\"\\nüìà Ê≠£Âú®ÊêúÁ¥¢Ê≥¢ÂΩ¢Êñá‰ª∂...\")\n",
    "\n",
    "# ËøôÈáåÁöÑÈÄªËæëÊòØÔºöStitched IP ÁöÑ trace Êñá‰ª∂ÈÄöÂ∏∏‰ºöÁîüÊàêÂú®\n",
    "# 1. output_lenet_stitched ÁõÆÂΩï‰∏ã\n",
    "# 2. ÊàñËÄÖÂú® vivado_stitch_proj ÁõÆÂΩï‰∏ã\n",
    "\n",
    "target_file = \"top_level_trace.vcd\"\n",
    "found_path = None\n",
    "\n",
    "# ÊñπÊ≥ï A: Ê£ÄÊü• build_dir\n",
    "if os.path.exists(os.path.join(build_dir, target_file)):\n",
    "    found_path = os.path.join(build_dir, target_file)\n",
    "\n",
    "# ÊñπÊ≥ï B: ÂÖ®Â±ÄÊêúÁ¥¢ (‰∏∫‰∫Ü‰øùÈô©)\n",
    "if not found_path:\n",
    "    for root, dirs, files in os.walk(build_dir):\n",
    "        if target_file in files:\n",
    "            found_path = os.path.join(root, target_file)\n",
    "            break\n",
    "\n",
    "if found_path:\n",
    "    size_mb = os.path.getsize(found_path) / (1024 * 1024)\n",
    "    print(f\"üéâ ÊàêÂäüÊâæÂà∞È°∂Â±ÇÊ≥¢ÂΩ¢Êñá‰ª∂ÔºÅ\")\n",
    "    print(f\"üìç Ë∑ØÂæÑ: {found_path}\")\n",
    "    print(f\"üì¶ Â§ßÂ∞è: {size_mb:.2f} MB\")\n",
    "    print(f\"\\nüí° ‰ΩøÁî® GTKWave ÊâìÂºÄÂëΩ‰ª§: gtkwave {found_path}\")\n",
    "else:\n",
    "    print(\"‚ö†Ô∏è ‰ªøÁúüÁúã‰ººÊàêÂäüÔºå‰ΩÜÂú®ÂΩìÂâçÁõÆÂΩï‰∏ãÊú™ÊâæÂà∞ .vcd Êñá‰ª∂„ÄÇ\")\n",
    "    print(\"ÂÆÉÂèØËÉΩ‰Ωç‰∫éÁ≥ªÁªüÁöÑ‰∏¥Êó∂ÁõÆÂΩï (/tmp/finn_dev_...) ‰∏≠„ÄÇ\")\n",
    "    # Â∞ùËØï‰ªé metadata ‰∏≠ËØªÂèñÁúüÂÆûË∑ØÂæÑ\n",
    "    try:\n",
    "        trace_loc = model.get_metadata_prop(\"rtlsim_trace_fullpath\")\n",
    "        if trace_loc and os.path.exists(trace_loc):\n",
    "            print(f\"üìç ‰ªé Metadata ÊâæÂà∞Ë∑ØÂæÑ: {trace_loc}\")\n",
    "    except:\n",
    "        pass"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 50,
   "id": "b3a16387-fc33-4d36-bb24-bdab8dd6c573",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "ÂºÄÂßãÊâπÈáèÊµãËØï (100 Ê¨°ÈöèÊú∫È™åËØÅ)...\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "100%|‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà| 100/100 [01:57<00:00,  1.18s/it]"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "========================================\n",
      "ÊµãËØïÊëòË¶Å (Total: 100)\n",
      "ÈÄöËøáÊ¨°Êï∞: 100\n",
      "Â§±Ë¥•Ê¨°Êï∞: 0\n",
      "ÊúÄÁªàÂåπÈÖçÁéá: 100.00%\n",
      "========================================\n",
      "PASS!ÊâÄÊúâ 100 Ê¨°ÈöèÊú∫ÊµãËØïÂÖ®ÈÉ®ÈÄöËøá\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "\n"
     ]
    }
   ],
   "source": [
    "# ==========================================\n",
    "# 9. [ÊâπÈáèÊµãËØï] ËøêË°å 100 Ê¨°ÂÖ®ÁΩëÈ™åËØÅ\n",
    "# ==========================================\n",
    "import numpy as np\n",
    "import tqdm  # Áî®‰∫éÊòæÁ§∫ËøõÂ∫¶Êù°\n",
    "from finn.core.onnx_exec import execute_onnx\n",
    "\n",
    "print(f\"ÂºÄÂßãÊâπÈáèÊµãËØï (100 Ê¨°ÈöèÊú∫È™åËØÅ)...\")\n",
    "\n",
    "# ËÆ°Êï∞Âô®\n",
    "total_tests = 100\n",
    "passed_count = 0\n",
    "\n",
    "# Á°Æ‰øùÊ®°Âûã exec_mode ËÆæÁΩÆÊ≠£Á°Æ\n",
    "golden_model.set_metadata_prop(\"exec_mode\", \"\") \n",
    "model.set_metadata_prop(\"exec_mode\", \"rtlsim\")\n",
    "\n",
    "# Ëé∑ÂèñËæìÂÖ•ËæìÂá∫ËäÇÁÇπÂêç\n",
    "input_name_rtl = model.graph.input[0].name\n",
    "output_name_rtl = model.graph.output[0].name\n",
    "input_name_golden = golden_model.graph.input[0].name\n",
    "output_name_golden = golden_model.graph.output[0].name\n",
    "input_shape = model.get_tensor_shape(input_name_rtl)\n",
    "\n",
    "# ‰ΩøÁî® tqdm ÊòæÁ§∫ËøõÂ∫¶Êù°\n",
    "for i in tqdm.tqdm(range(total_tests)):\n",
    "    try:\n",
    "        # 1. ÁîüÊàêÈöèÊú∫ËæìÂÖ• (UINT8, 0-255, NHWC)\n",
    "        # ËøôÈáåÁöÑ input_shape ÈÄöÂ∏∏ÊòØ (1, 32, 32, 1)\n",
    "        rand_input = np.random.randint(0, 256, size=input_shape).astype(np.float32)\n",
    "        \n",
    "        # 2. ÂáÜÂ§á RTL ËæìÂÖ•Â≠óÂÖ∏\n",
    "        input_dict_rtl = {input_name_rtl: rand_input}\n",
    "        \n",
    "        # 3. ÂáÜÂ§á Golden ËæìÂÖ• (ÂΩí‰∏ÄÂåñ + ËΩ¨ÁΩÆ NHWC -> NCHW)\n",
    "        input_data_golden = rand_input.astype(np.float32) / 255.0\n",
    "        if input_data_golden.shape == (1, 32, 32, 1):\n",
    "             input_data_golden = input_data_golden.transpose(0, 3, 1, 2)\n",
    "        \n",
    "        # 4. ÊâßË°å RTL ‰ªøÁúü\n",
    "        ret_rtl = execute_onnx(model, input_dict_rtl)\n",
    "        out_rtl = ret_rtl[output_name_rtl]\n",
    "        \n",
    "        # 5. ÊâßË°å Golden ‰ªøÁúü\n",
    "        ret_golden = execute_onnx(golden_model, {input_name_golden: input_data_golden})\n",
    "        out_golden = ret_golden[output_name_golden]\n",
    "        \n",
    "        # 6. ÂØπÊØîÁªìÊûú (Argmax)\n",
    "        # ËΩØ‰ª∂ËæìÂá∫ÈÄöÂ∏∏ÊòØ LogitsÔºåÁ°¨‰ª∂ËæìÂá∫ÂèØËÉΩÊòØ Class ID Êàñ One-hot\n",
    "        # Êàë‰ª¨Áªü‰∏ÄËΩ¨Êàê Class ID ËøõË°åÂØπÊØî\n",
    "        \n",
    "        # Golden (Logits) -> Class ID\n",
    "        pred_golden = np.argmax(out_golden, axis=1).flatten()[0]\n",
    "        \n",
    "        # RTL -> Class ID\n",
    "        pred_rtl = out_rtl.flatten()\n",
    "        # Â¶ÇÊûú RTL ËæìÂá∫ÊòØ One-hot (‰æãÂ¶Ç shape=(1, 10))\n",
    "        if out_rtl.shape[1] > 1:\n",
    "            pred_rtl = np.argmax(out_rtl, axis=1).flatten()\n",
    "        pred_rtl = pred_rtl[0]\n",
    "        \n",
    "        # Âà§ÂÆö\n",
    "        if pred_rtl == pred_golden:\n",
    "            passed_count += 1\n",
    "        else:\n",
    "            # Âè™ÊúâÂá∫ÈîôÊó∂ÊâçÊâìÂç∞ËØ¶ÁªÜ‰ø°ÊÅØÔºåÈÅøÂÖçÂà∑Â±è\n",
    "            print(f\"\\n Test {i+1} Failed: RTL pred={pred_rtl}, Golden pred={pred_golden}\")\n",
    "            print(f\"Golden pred vector:{out_golden}\")\n",
    "            \n",
    "    except Exception as e:\n",
    "        print(f\"\\n‚ö†Ô∏è Test {i+1} Error: {e}\")\n",
    "\n",
    "# ==========================================\n",
    "# ÊúÄÁªàÊä•Âëä\n",
    "# ==========================================\n",
    "accuracy = (passed_count / total_tests) * 100\n",
    "print(\"\\n\" + \"=\"*40)\n",
    "print(f\"ÊµãËØïÊëòË¶Å (Total: {total_tests})\")\n",
    "print(f\"ÈÄöËøáÊ¨°Êï∞: {passed_count}\")\n",
    "print(f\"Â§±Ë¥•Ê¨°Êï∞: {total_tests - passed_count}\")\n",
    "print(f\"ÊúÄÁªàÂåπÈÖçÁéá: {accuracy:.2f}%\")\n",
    "print(\"=\"*40)\n",
    "\n",
    "if passed_count == total_tests:\n",
    "    print(\"PASS!ÊâÄÊúâ 100 Ê¨°ÈöèÊú∫ÊµãËØïÂÖ®ÈÉ®ÈÄöËøá\")\n",
    "else:\n",
    "    print(\"Â≠òÂú®‰∏ç‰∏ÄËá¥!ËØ∑Ê£ÄÊü•Áî±‰∫éÈáèÂåñÁ≤æÂ∫¶Â§Ñ‰∫éËæπÁïåÂØºËá¥ÁöÑÂÅ∂Â∞îË∑≥Âèò„ÄÇ\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "2e2117a3-7ba5-4c57-ae68-c5334b0b79d5",
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.12"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
