# do ThreebitUpDownCount_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying /home/sahasra/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/sahasra/Documents/dld/6/q2/ThreebitUpDownCount.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:24:20 on Mar 20,2021
# vcom -reportprogress 300 -93 -work work /home/sahasra/Documents/dld/6/q2/ThreebitUpDownCount.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ThreebitUpDownCount
# -- Compiling architecture structure of ThreebitUpDownCount
# End time: 20:24:20 on Mar 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/sahasra/Documents/dld/6/q2/DFlipFlop.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:24:20 on Mar 20,2021
# vcom -reportprogress 300 -93 -work work /home/sahasra/Documents/dld/6/q2/DFlipFlop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DFlipFlop
# -- Compiling architecture behave of DFlipFlop
# End time: 20:24:20 on Mar 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/sahasra/Documents/dld/6/q2/basic_gates.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:24:20 on Mar 20,2021
# vcom -reportprogress 300 -93 -work work /home/sahasra/Documents/dld/6/q2/basic_gates.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and_gate
# -- Compiling entity or_gate
# -- Compiling entity not_gate
# -- Compiling entity and3_gate
# -- Compiling architecture and_behaviour of and_gate
# -- Compiling architecture or_behaviour of or_gate
# -- Compiling architecture not_behaviour of not_gate
# -- Compiling architecture and3_behaviour of and3_gate
# End time: 20:24:20 on Mar 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/sahasra/Documents/dld/6/q2/Testbench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:24:20 on Mar 20,2021
# vcom -reportprogress 300 -93 -work work /home/sahasra/Documents/dld/6/q2/Testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TestBench
# -- Compiling architecture tb of TestBench
# End time: 20:24:20 on Mar 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  TestBench
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" TestBench 
# Start time: 20:24:20 on Mar 20,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.testbench(tb)
# Loading work.threebitupdowncount(structure)
# Loading work.not_gate(not_behaviour)
# Loading work.and3_gate(and3_behaviour)
# Loading work.or_gate(or_behaviour)
# Loading work.and_gate(and_behaviour)
# Loading work.dflipflop(behave)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# 
# stdin: <EOF>
# End time: 20:26:26 on Mar 20,2021, Elapsed time: 0:02:06
# Errors: 0, Warnings: 0
