================================================================================ 
Commit: 100b7c453c3501457854c21e730fbf5173f09f81 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:21:11 2021 +0530 
-------------------------------------------------------------------------------- 
Updated SiPkg.dec file for ADL BIOS 2117.00

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: aaa2b04c3600378de4d5f53e2a81f36fe309b45f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:16:43 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] Enable xHCI CPX programming for ADP

Hsd-es-id: 14013818423
Original commit date: Wed Mar 3 14:05:48 2021 +0100
Change-Id: Ia4c72b3b6b50d4ea92e4caff942b0d8ff844d694
Original commit hash: 40250156624328968c382211cf00cc814df4dca2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchUsb.c

================================================================================ 
Commit: 70aa9902622517c05e2fe50b419f1a55c0ee5ed9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:16:40 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] Direct register accesses moved to PCH RC code.

Direct PCH device register accesses should not be located in
common platform code, so accesses in PlatformPchInit.c have
been moved to PCH RC code.

Tco related functions have been moved to new library (TcoLib).

Hsd-es-id: 18015192420
Original commit date: Wed Feb 24 13:06:07 2021 +0100
Change-Id: I84ba039dc72bdcee45a7ebd16c4500f0721dfb29
Original commit hash: a72b0048f5840b1b50b68e7795c8e12316b5a44e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/HstiIhvDxe.inf
AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecurePchConfiguration.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.inf
ClientOneSiliconPkg/Fru/AdlPch/CommonLib.dsc
ClientOneSiliconPkg/Include/Library/PmcLib.h
ClientOneSiliconPkg/Include/Library/TcoLib.h
ClientOneSiliconPkg/IpBlock/Pmc/Library/PeiDxeSmmPmcLib/PeiDxeSmmPmcLib.inf
ClientOneSiliconPkg/IpBlock/Pmc/Library/PeiDxeSmmPmcLib/PmcLib.c
ClientOneSiliconPkg/IpBlock/Smbus/Library/PeiDxeSmmTcoLib/PeiDxeSmmTcoLib.inf
ClientOneSiliconPkg/IpBlock/Smbus/Library/PeiDxeSmmTcoLib/TcoLib.c

================================================================================ 
Commit: 75c24267dfbc213b76606c58db6e701802afeed1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:16:34 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Mar 15 01:30:04 2021 -0700
Change-Id: Ie697c1846ef1d28bf79aa14d7434254ef1d4e22d
Original commit hash: 794c8c3fc1f3fd56fd9060e62327b323b3ade532

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 3689d2262884e45016f719698066dcdf6dac93d6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:16:28 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.1.165

(cherry picked from commit 3afa29a4543cce4d06d03864c4b41bc460c3fbd9)

Mon Mar 15 08:05:45 2021 +0000
Original commit date: Mon Mar 15 08:05:45 2021 +0000
Original commit hash: f61dfc88fefc3794dc0b677a584f2220003c63a8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d1b4495ab625b59294684f752bf4ac1ffe47863a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:16:26 2021 +0530 
-------------------------------------------------------------------------------- 
[bug][22012619322][ADL MRC][Some per-byte GetSet items are missing from MrcTranslateSystemToIp]

Issue:
  Some per-byte GetSet items are programmed using incorrect register offset on DDR5 ECC:
  - GsmIocRxPiPwrDnDis
  - TxRankMuxDelay:
  - TxDqsRankMuxDelay:

Root cause:
  These items are missing from MrcTranslateSystemToIp, so GetSet is using system-level channel / strobe instead of the IP-level.

Solution:
  Added the missing items to MrcTranslateSystemToIp
  Also added an ASSERT in case no translation was performed but Strobe is not MRC_IGNORE_ARG.

Additional changes (found in CTE):
 - CpgcSetupPostSdlDcc: program GsmMccMprTrainDdrOn only on populated MC/Ch
 - ConfigSpidLowPowerCtl: use correct channel index
 - Skip RunAllDiffDcc on CTE for speedup
 - Skip MrcRxPostSdlDccTraining on CTE

Hsd-es-id: 22012619322
Original commit date: Fri Mar 12 11:52:33 2021 -0800
Change-Id: I7468ab458d08e9edafacce0f259885b2233db998
Original commit hash: 05cdf3503bf3104e8341a98fedd00d0e4eae2ebd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: a40c0dc9ad6e350e450c4d1f92e5a1e9924d4cb1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:16:19 2021 +0530 
-------------------------------------------------------------------------------- 
Features/RPE: BIOS clears RPE boot option parameters before reading them from CSME

Default clear boot option when SecureErase is not enabled has been modified to clearBootoptions
only when RPE and Secure Erase is not enabled

Original commit date: Fri Mar 12 11:58:04 2021 +0530
Change-Id: I7a387fd6bf09fca0312653b1e18e8d1a3ae48121
Original commit hash: 1b2090d3098992cb73184d9637fc38d380a0ed96

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/Asf/Dxe/AsfDxe.c

================================================================================ 
Commit: 051fa5c14faa27df0670f8da6ddb379faf964209 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:16:17 2021 +0530 
-------------------------------------------------------------------------------- 
Features/RPE: RpeCapabilities integer in SMBIOS table 130 is not 4 bytes aligned

The new integer is added at the end of the existing table in order to keep all the other fields aligned.

Original commit date: Thu Mar 4 11:17:59 2021 +0530
Change-Id: Ice8a1692b1ea48937464b80995ea53c0e1dfcbd6
Original commit hash: 5ee95e63952c74d7c7b8e6f81111bf6775dc3f4a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c
ClientOneSiliconPkg/Include/MeSmbios.h
ClientOneSiliconPkg/IpBlock/Me/MeSmbiosDxe/MeSmbiosType130.c

================================================================================ 
Commit: cb2b23bca9d56c58c2893d651bd0b693eb24c6d3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:16:11 2021 +0530 
-------------------------------------------------------------------------------- 
[PCIe] BWG version 1.7 Implementation

Hsd-es-id: 1508923549
Original commit date: Tue Feb 23 20:52:49 2021 +0530
Change-Id: Id9f3517619d110ec895aacca65c82444f496ba0b
Original commit hash: 9031d73eb1e3b19e788b7b6e130a967f2f38d20a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/PcieSipRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 6e0be9ff9f6579eae25d7d4f51845ea0e5fac44d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:16:09 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MeteorLakeBoardPkg: Clean up the un-used pcds and build flags in MeteorLake source code and build scripts

- Remove PcdStmEnable from TxtInfoHob.h
- Remove CPU_PO_FLAG from SiPkgBuildOption.dsc
- Remove PcdUniBiosBuild from BuildIafw.sh and PlatformPkg.dec
- Remove PcdSvBuild and PcdSvEfiLoaderBuild from BuildIafw.sh and PlatformPkg.dec

Hsd-es-id: 16012587213
Original commit date: Fri Mar 12 15:11:59 2021 +0800
Change-Id: Ie4109d3266e0f04fec6ae8ed5b70645238dbe080
Original commit hash: f56b39840ffab036b79e22818a49301d97acd51e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/TxtInfoHob.h

================================================================================ 
Commit: e9c2c9ddfae248b1d4bd4a87efdb9f7e606f5825 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:16:04 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH][ADL-S] MR Controller and xHCI controller fails to enumerate after resumed back from S3/S4

The change is to align with the PCIe BWG RTD3 flow.

Hsd-es-id: 1508884038
Original commit date: Sun Mar 14 16:34:32 2021 -0700
Change-Id: I40a02fc1129374fc36b434b5ab0f6b2f6e96c743
Original commit hash: 35491ab253bb3cf0f1e9c3e4541473dffd4dbe61

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3PcieTbt.asl

================================================================================ 
Commit: ada3a2f7aac5a24a6168303bac24e5ab819995e0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:15:55 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] FSP header needs to differentiate between ADL-S and ADL-P

To change the "PcdFspVersionMinor" item of ADL-P and ADL-N in build time.

Hsd-es-id: 22012574389
Original commit date: Fri Mar 12 14:54:18 2021 +0800
Change-Id: I72802297ef459ed9412c26ede68143f564c41536
Original commit hash: 17cdc826a28a66a227ad0f9885dbe14b5bd1ec87

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/BuildFv.cmd
AlderLakeFspPkg/BuildFv.sh
AlderLakeFspPkg/FspPkgPcdUpdate.dsc

================================================================================ 
Commit: a3c4b9b5af814ed48952a5db6d5940646e6003f1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:15:46 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2117_00

Hsd-es-id: N/A
Original commit date: Sun Mar 14 17:50:06 2021 -0700
Change-Id: I80130d859325e4b24121db90b17640a2fea5d8f5
Original commit hash: c9a6c3d1498a7ee0286ff319d523c285df227020

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: db613d52fb5568aaeb9317f18813480bfa539c3a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:15:36 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun Mar 14 01:28:25 2021 -0800
Change-Id: I45e48e9e05d09b7772fa29a3d8c11b09425d19d6
Original commit hash: 1d0d7ee7915df04a7299b8899b2bbc624ab0acb6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 34b2af20ce55c6f157a64779f948ab9faf1cb952 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:15:27 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2116_00

Hsd-es-id: N/A
Original commit date: Sat Mar 13 17:48:56 2021 -0800
Change-Id: Iba031228ff72a8894ef06560e4a4d42cc6fdff87
Original commit hash: 40b7fa9cb3e12b47196c82d4342de96741bddb5b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c32edcfdc170ea1ba8baac9d8d351589794ca0f8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:15:13 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sat Mar 13 01:28:05 2021 -0800
Change-Id: I79bf8fd7e7e8bc26271879f55bb0913ad4449ab3
Original commit hash: 62074ab67df62bb4b56edff6037e83cf160fa0ee

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: d3481f234c3c7541fe5f17ecaf774d32221a0874 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:15:03 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2115_00

Hsd-es-id: N/A
Original commit date: Fri Mar 12 17:54:04 2021 -0800
Change-Id: I15120a6ede712b5cbcb5976d459084cf24a248b0
Original commit hash: 386652320c6ec1021feaa592be84a7407f5bf751

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a27c174c57008cd8ab743397be69eac53e7f0b40 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:14:51 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit cf9182699c8ef2874ca398e8c934280fc70c8a97)

Fri Mar 12 23:27:50 2021 +0000
Original commit date: Fri Mar 12 23:27:50 2021 +0000
Original commit hash: aa59086f74dc566c48e36c925831a5616c6ec327

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4123d4f4aaed7fa4887c1fa834256fd1bbc740ae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:14:24 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][22012615655][ADL_S][Add MRC support for new G0 CPUID]

Add MRC support for the new CPUID values:
 G0: 0x90674
 H0: 0x90675

Hsd-es-id: 22012615655
Original commit date: Thu Mar 11 21:52:07 2021 -0800
Change-Id: Iba35a7188aa8ea0d7a0dc41979984029bce8ad6f
Original commit hash: 0d511d2789d833678ee345a494ae8b683526225c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 2c50ccfd99306447c68a023a3bf8b1626070f859 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:14:21 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.1.163

(cherry picked from commit 940ee9eb4ceedc8f23c0271116dcdc65d722ce80)

Fri Mar 12 18:50:29 2021 +0000
Original commit date: Fri Mar 12 18:50:29 2021 +0000
Original commit hash: a55139773dbcdbf05ed6239f15e8b1cc154c260e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d1c432ec3e2e22adcf9a4aa97a54fc7e17e2ab21 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:14:18 2021 +0530 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][1508406021][Port TGL to ADL]Add weak Write Time Centering 1D training for LP5.

[Issue/Feature Description]
Current location of Early 2Ds isnt a problem for Lp4 and DDR4 but it Early Write 2D will fail for Lp5 because
tCWL isnt trained. We do not run Write leveling Flyby for Lp5.

[Resolution]
1) After brain storming a few ideas, the best idea seems to be to enable a weak Write Time Centering 1D which moves TxDq for Lp5 instead moving TxDqs for Lp4.
2) For CTE environment, change sweep range to 0 ~ 128.
3) DQTimeCentering1D needs to know we are running WeakTimingCentering (WrTLp5) so added global variable to indicate that
4) Selected StaticPattern and reduced Number of Cache lines to 1 for SetupIOTestBasicVA

[Impacted Platform]
ADL-P

Hsd-es-id: 1508406021
Original commit date: Wed Sep 30 18:13:41 2020 +0800
Change-Id: I6f423c19500272007a8d2571362f850be3cc09ad
Original commit hash: 023a0a2598ff830bdc65a346dec240f5c2acf879

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.h

================================================================================ 
Commit: 81c6f3413965bc608b85c0d8cc2af81559a50d32 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:13:53 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] PSF refactor: Enable/Disable Root Port

Refactor PsfDisablePcieRootPort, PsfEnablePcieRootPort, PsfReloadDefaultPcieRpFunc
and PsfSetPcieFunction functions to make it independent of SOC lib
- define PSF_PCIE_PORT_DATA structure contains newly-defined structures
  describing generation-specific PSF PCIE Root Port
- define PsfGetPciePortData () function per soc - it returns PSF_PCIE_PORT_DATA
  that should be pass to refactored functions
- remove PsfPcieSecondLevelPort, PsfRootRs3PciePort, PsfRootPcieFunctionConfigPort
  functions - no longer needed
- remove PsfPcieFunctionConfigSecondLevelPort function - not used anywhere

Hsd-es-id: 18014951093
Original commit date: Fri Feb 26 16:50:40 2021 +0100
Change-Id: Idcd478cdcaa127958e943e73c93766abb51d954d
Original commit hash: 0960e648774da318dd2b40a08bc94fd5e110a3a8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/IncludePrivate/Library/PsfSocLib.h
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiDxeSmmPsfSocLib/PsfSocLibAdlP.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiDxeSmmPsfSocLib/PsfSocLibAdlS.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchInitPreMem.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPciePreMemRpInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/Psf/IncludePrivate/Library/PsfLib.h
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLib.c
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPrivateLib/PeiRstRemapping.c

================================================================================ 
Commit: cc7e4b8cc05b5e967819163ed0150b0d28530689 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:13:49 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Clean up the un-used pcds and build flags

Remove CPU_TGL flag and code blocks, it is not being used - Part 3
Remove CPU_TGL from:
 - AlderLake\SiPkgBuildOption.dsc
 - MeteorLake\SiPkgBuildOption.dsc
 - MemInfo.h
 - MemInfoHob.h

Hsd-es-id: 1508818078
Original commit date: Fri Mar 12 10:59:38 2021 +0800
Change-Id: I57eb00cb437f3d08c934d17eb683bb72326d3821
Original commit hash: 14b2e5f54ad72547608f669f27cfe275cb4bfc8f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/AlderLake/SiPkgBuildOption.dsc
ClientOneSiliconPkg/SystemAgent/Include/Protocol/MemInfo.h

================================================================================ 
Commit: 2f3bece83b9516cf7d0c10e98ac98b3c61b6f7ab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:13:44 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Mar 12 01:45:24 2021 -0800
Change-Id: I9fc37271b8c7989e49299222b9a22d150b209732
Original commit hash: fa85ae87580b85a504d7202da87c79397cf50171

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 00444f7e8ff50331b929e6e0fe5e36a829cedc43 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:13:31 2021 +0530 
-------------------------------------------------------------------------------- 
Move PCIe _PRW methods from reference code to platform code

Moved rootports _PRW methods to the platform code to enable customizing
wake support on the platform side.

Hsd-es-id: 22012222793
Original commit date: Tue Nov 24 15:05:24 2020 +0100
Change-Id: Ia5c7db335594a3f9130de44aff71ddf8cb2c896c
Original commit hash: 4babad7cf28be192f73f29832be7751899d22e68

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
ClientOneSiliconPkg/Fru/AdlPch/Include/AcpiTables/Dsdt/PcieAdl.asl
ClientOneSiliconPkg/Include/Register/PmcRegs.h

================================================================================ 
Commit: 72199a5b5944c8c5f72896570264b91aa0e099c4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:13:27 2021 +0530 
-------------------------------------------------------------------------------- 
Updated the Stepping information for ADL G0, H0
 - Changed the Stepping ID of ADL 601 G0, H0 SKU's as per latest update

Hsd-es-id: 16012402288
Original commit date: Fri Mar 12 11:25:50 2021 +0530
Change-Id: I9c9713b509e91476c0c69df898c6095f664cda89
Original commit hash: b603fb8d32baed8110968c284dda630b1077fb99

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/Include/CpuGenInfo.h

================================================================================ 
Commit: a8d2657e4637b8749f4125cd22016981b92f6bb5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:13:21 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] Implement BWG 1.7 for DMI

Hsd-es-id: 16012834919
Original commit date: Tue Feb 23 13:47:11 2021 +0530
Change-Id: Ib80476604628d0702ddfb2239159cbc38afbffa2
Original commit hash: 5c9c4c81331851427d933540fb017149a7565cc1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/CpuDmi16Regs.h
ClientOneSiliconPkg/IpBlock/CpuDmi/IncludePrivate/Library/PeiCpuDmiInitLib.h
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmi16.c

================================================================================ 
Commit: 2ef42e33463dcb7466b92bd98db6440beb7dcff5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:12:53 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakeFspPkg/AlderLakePlatSamplePkg/AlderLakeRestrictedPkg: Clean up the un-used pcds and build flags

Remove CPU_TGL flag and code blocks from AlderLake, it is not being used - Part 2
Remove CPU_TGL from:
 - PeiSaPolicyUpdatePreMem.c
 - OemSetup.h
 - PeiSaPolicyUpdatePreMem.c
 - DimmInfo.c
 - OverClockSetup.c
 - SaSetup.c
 - SaSetup.hfr
 - PeiSaPolicyRestricted.c

Hsd-es-id: 1508818078
Original commit date: Wed Mar 10 15:39:41 2021 +0800
Change-Id: I27eae7b2a81671de131a65177d6e3b7cea190fdf
Original commit hash: 1a5a81f241d2e3c5dfcc822ec8658c9b9cc49728

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/DimmInfo.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 935697699b57e19878b47f28d34201548c1004bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:12:45 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P][J1][OC][PO]: Overclocking performance menu is missing from intel advanced menu BIOS page

- Resolved to allow Mobile ULT (ADL P) to display OC Control Menu in BIOS setup

Hsd-es-id: 1508713039
Original commit date: Tue Dec 22 02:02:51 2020 -0800
Change-Id: I65b8a67e45253c0c7471443aa85af69799bf817f
Original commit hash: 05a7fb2337c454a63f81dc19c39cd49ff04aa90d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/OemSetup.h
AlderLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c
AlderLakePlatSamplePkg/Setup/Advanced.vfr

================================================================================ 
Commit: 642999679f0b11279aa0d4d85cb26a6b4089f43b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:12:42 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2114_00

Hsd-es-id: N/A
Original commit date: Thu Mar 11 17:55:23 2021 -0800
Change-Id: I44d0360a27e2c4bc16bcedbde3c4a8a4490a38e8
Original commit hash: f142ea716640c86341e4b3fd13dd7885ba30b451

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6df66bc904485f0ffdb82f7ba4dcadb0c087647b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:12:10 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.1.162

(cherry picked from commit af7528f26d1561c506cd0068eb72872a4bc600e0)

Thu Mar 11 20:18:47 2021 +0000
Original commit date: Thu Mar 11 20:18:47 2021 +0000
Original commit hash: 699d36227d67b8bc51858aedfbe469be0340231c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a16d2b3361e93499f3432773439335f466bcf751 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:12:06 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][22012601990][ADL_P][CR modification -sc_wdbwm_0_0_0_mchbar and wdb_read_config_0_0_0_mchbar]

Change the following MC registers per DE recommendation:

                             Current   New
                             ---------------
sc_wdbwm.read_cas_count      0x10      0x30
sc_wdbwm.write_cas_count     0x10      0x40
wdb_read_config.max_rpq_cas  0x04      0x0A

Hsd-es-id: 22012601990
Original commit date: Thu Mar 11 00:10:52 2021 -0800
Change-Id: I21a57af177c9c58e915f585aaae7d12a1f6f8925
Original commit hash: 3d22e45a5822034a4fc02863d97b191ae46a4d6f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: f698db7fa31360ddb40ba523627c43dc0b8db0d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:12:03 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.1.161

(cherry picked from commit e2f1261f374f62d79e6219e6b5bd32bc330118fb)

Thu Mar 11 19:58:46 2021 +0000
Original commit date: Thu Mar 11 19:58:46 2021 +0000
Original commit hash: e4a688860fe949aac0beaec0c6f4975f4d3b6154

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c2fad1414d7914222d1e13181354da6d18b29126 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:12:00 2021 +0530 
-------------------------------------------------------------------------------- 
C1S/MemoryInit: Changing default DDR5 2DPC from 3200 to 3600

Changing default DDR5 2DPC from 3200 to 3600

Hsd-es-id: 1508932656
Original commit date: Thu Mar 11 11:26:26 2021 -0800
Change-Id: Id66d73ee41caee71c8e53f88dca94abfca365f62
Original commit hash: 8afc299da515e0b9ec1e76df83d02f53be07fd8e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 40046abe32fd2bff6c35505d32cec591360ecb6f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:11:49 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] Option to skip back to back WR support enabling

Added option to USB_PRIVATE_CONFIG to skip enabling of support for Back
to Back WR where USB2 debug was not supported. If programmed on
unsupported platform it can lead to xHCI hangs on reboots.

Hsd-es-id: 22012438067
Original commit date: Fri Mar 5 15:46:41 2021 +0100
Change-Id: I835c256c5c9a60af5db2ba40d7b702c12e02338a
Original commit hash: b1726a511875d70c34e06d11d91eaaaa73c9cf2a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/IncludePrivate/UsbHandle.h
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c

================================================================================ 
Commit: 82fc9356e9edd796b5be0bc302fdec11036e15f2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:11:38 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL 601PO] BIOS needs change the Enabled Cores in case of Non-Hybrid SKU's

CPUID Leaf 0x1A does not report the native Core ID (Core type to identify
big core/small core) in case of Non Hybrid SKUs.
Rather BIOS should use the legacy convention and CPUID leaf to differentiate.

 - Updated DetectCore API for non Hybrid information as well.

Hsd-es-id: 16012867540
Original commit date: Wed Mar 10 22:54:22 2021 +0530
Change-Id: I932e377e4b5baff87b22f640e026b879408ed8a3
Original commit hash: f2e4d8c8e0e115874daab32e2ccfad1e19e722f4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c
AlderLakePlatSamplePkg/Setup/CpuSetup.c
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.c
ClientOneSiliconPkg/Cpu/Include/CpuRegs.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInfoFruLib.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PowerMgmtDxe.inf
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PowerMgmtInit.c
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c

================================================================================ 
Commit: ad6ed2579b9ab523bc9fcded9ebad7dae3820ab6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:11:34 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL 601PO] BIOS needs change the Enabled Cores in case of Non-Hybrid SKU's

CPUID Leaf 0x1A does not report the native Core ID (Core type to identify
big core/small core) in case of Non Hybrid SKUs.
Rather BIOS should use the legacy convention and CPUID leaf to differentiate.

Hsd-es-id: 16012867540
Original commit date: Tue Mar 9 10:05:24 2021 +0800
Change-Id: I1001d0cb207f5f13e6a1423f81d3fdfd90de7cc6
Original commit hash: b650102b904005e80fa3b6f9ba9b32bcf3085d53

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.c
ClientOneSiliconPkg/Cpu/Include/Protocol/CpuInfo.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/SmbiosType7.c

================================================================================ 
Commit: f3e64d2693a9fe2758e2e7865428e53a12677533 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:11:27 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] PSF Refactor: PMC

Refactor Pmc functions to make it independent of SOC lib
- functions need to pass PMC PSF port as argument (getting from SOC lib)

Hsd-es-id: 18014950964
Original commit date: Tue Mar 2 12:06:01 2021 +0100
Change-Id: Ibb325d0b893d9bed240e90cc4883931b5f1d0afc
Original commit hash: 5bf335bbfc962623f2a548a2b9859706c5784f57

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchInitPreMem.c
ClientOneSiliconPkg/IpBlock/Psf/IncludePrivate/Library/PsfLib.h
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLib.c
ClientOneSiliconPkg/Pch/Library/SecPchLib/SecPchLib.c

================================================================================ 
Commit: c6401e8e3d917f28819c09056df1b8919f4aeedc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:11:17 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] PSF refactor: VTD, P2P Decoding and Power Management

Refactor PchPsfEnableVtd, PchPsfDisableP2pDecoding and PsfConfigurePowerManagement
functions to make them independent of SOC lib:
- create PSF_SEGMENT_TABLE structure that replaces pair of PSF_SEGMENT array and array size
- replace PsfSegment function with GetPsfSegmentTable that returns PSF_SEGMENT_TABLE structure
  that is need to pass in refactored functions as argument

Hsd-es-id: 18014970264
Original commit date: Tue Mar 2 14:43:35 2021 +0100
Change-Id: I3e437e12b1d633ac8055e1c0c4820de00dbccc81
Original commit hash: 39505bd28989cb6588c49929ee86c7edb43ee02d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/IncludePrivate/Library/PsfSocLib.h
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiDxeSmmPsfSocLib/PsfSocLibAdlP.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiDxeSmmPsfSocLib/PsfSocLibAdlS.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchInit.c
ClientOneSiliconPkg/Include/ConfigBlock/Psf/PsfConfig.h
ClientOneSiliconPkg/IpBlock/Psf/IncludePrivate/Library/PeiPsfLib.h
ClientOneSiliconPkg/IpBlock/Psf/IncludePrivate/Library/PsfLib.h
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PeiPsfLib/PeiPsfLib.c
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLib.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdInitLib/PeiVtdInitLibVer1.c

================================================================================ 
Commit: 730ecd051860d9bf97206c6b0cc2aec351324264 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:11:11 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-N] Removal of features (Preboot WiFi/BT)

Removing Preboot WiFi and BT from ADL-N. Part of changes were already done
in 41ef87ff48615f23306e9620f8a7c5d702d69e92.

Hsd-es-id: 16012830538
Original commit date: Thu Mar 11 12:39:34 2021 +0800
Change-Id: I631928822f6380f8c155e7de4553ca7dd4cdc456
Original commit hash: 11e1b1f24836d43a2cd6cd124a55eb83e284462f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.hfr
AlderLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: 69f871d7eaadd9b50a6103eb2f4ed522cff27539 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:11:05 2021 +0530 
-------------------------------------------------------------------------------- 
HSTI: Update HSTI Secondary Flash Part test

Remove checking for CPPTV to be 0 in case second flash part is not enabled

Hsd-es-id: 16012539103
Original commit date: Wed Feb 17 17:07:20 2021 +0100
Change-Id: I6aa75e732fbd87a1c2cc8d794e6f43dfc2187eb4
Original commit hash: 76c0b63f6a1e08b08bc48e1135469d75a28c75e0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/BootFirmwareMediaProtection.c

================================================================================ 
Commit: bb9cdb3745986371f8a599273a80019a700430ac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:10:53 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.1.160

(cherry picked from commit b51b66e016250563cacbe4436838a62049815df8)

Thu Mar 11 10:22:37 2021 +0000
Original commit date: Thu Mar 11 10:22:37 2021 +0000
Original commit hash: 7e764cfa0b1089ec74298101e6bf32c2b2fe0cd0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e6ad6aa55374b822aa6d619e85e8246049b529b0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:10:48 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH][ADL] fix the uninitialized local variable in AEAMLUninitLocal

[Description]
the error log is:
FAILED [HIGH] AEAMLUninitLocal: Test 18, Detected error 'Uninitialized
local variable' when evaluating '\_SB_.PC00.SPI1.FPNT._CRS'.
FAILED [HIGH] AEAMLUninitLocal: Test 46, Detected error 'Uninitialized
local variable' when evaluating '\_SB_.PC00.HDAS.SNDW._INI'.
FAILED [HIGH] AEAMLInvResourceType: Test 18, Detected error 'Invalid resource
type' when evaluating '\_SB_.PC00.SPI1.FPNT._CRS'.
FAILED [HIGH] AEAMLInvResourceType: Test 18, Detected error 'Invalid resource
type' when evaluating '\_SB_.PC00.SPI2.FPNT._CRS'.

[Resolution]
For the else branch, the local variable is not initilized, here init
all the local variable to 0.
Using Macro to replace empty ResourceTemplate with End Tag if SPIM return 0

Hsd-es-id: 22012125195
Original commit date: Wed Mar 3 11:04:59 2021 +0800
Change-Id: I06ecf88098566987207f1d2c03b39f64abee01aa
Original commit hash: 2ae39c9021750164196783d4f446f8b7b41f58a6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/SerialIoDevices.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/SpiFingerprint.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchHdaSoundWireCtrl.asl

================================================================================ 
Commit: 38eb89ca0c1238b50a2fadf6135dd1b9531efdc1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:10:42 2021 +0530 
-------------------------------------------------------------------------------- 
SUT hung at 1004 Post code with Platform Debug Consent Enabled (All)

Reserve TraceHub memory by creating allocation HOB to ensure OS would not use it.

Hsd-es-id: 16012864221, 16012699988
Original commit date: Thu Mar 11 15:25:39 2021 +0800
Change-Id: I038e8c8352737ab2b58636396a950581e048d0cc
Original commit hash: 7e4eccc1ca7e6e9a016e65fc01eb81aa39bbeab2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: 41c4abbd37d74c6e3512909536820abe9f702e55 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:10:37 2021 +0530 
-------------------------------------------------------------------------------- 
Add RTD3 flow for USB4

- RTD3 flow for USB4 FW CM and SW CM
- VCSST check for RTD3 flow
- SW CM driver manages all RPs to D3 hot prior to TBT/USB4 in D3 hot.
  The ordering is always RP _PS3-> DMA _PS3 -> DMA _PS0 -> RP _PS0.
- FW CM remains the same _OFF/_ON design.
  TBT3 driver can't set hard dependences between RP and DMA controller to ensure _PS0 of TBT DMA is executed prior to _PS0 of RP.

Hsd-es-id: 22012132887
Original commit date: Mon Mar 8 10:35:59 2021 +0800
Change-Id: I844839cb716f87e736c488bb9c795bbb76afb039
Original commit hash: b843b8b47b0a133333eea259616e0153461ea43a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssDma.asl
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssItbtPcieRp.asl
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssXdci.asl
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssXhci.asl

================================================================================ 
Commit: 1be6414f5a12f3054aae355247a06351fa18a9bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:10:35 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Thu Mar 11 01:36:16 2021 -0800
Change-Id: Ib49e3bbe1a78539b62b3c69bd7fcd75240968daa
Original commit hash: f92365590cd03926a9fd81be0ee454c36b3ed65e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: a7ace855bd04486dc90f1392f605f5694ce9295a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:10:32 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL][5G] Request for FLDR(PXSX._RST) method support back

Moved _DSM function 2 back to PXSX._RST.

Hsd-es-id: 22012583347
Original commit date: Thu Mar 11 13:22:33 2021 +0800
Change-Id: I1c648c245253bf3920df579b27ea31b2b97670d2
Original commit hash: edc6b37f6d344007a3cf9034816a03eea757ae74

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Wwan.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/WwanDsm.asl

================================================================================ 
Commit: 15cf4f3f34889e90052f81639f3fe4f8105faec3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:10:27 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 1c93e746e384bbda5d2efb112908cd7fcb8d6a61)

Thu Mar 11 08:53:55 2021 +0000
Original commit date: Thu Mar 11 08:53:55 2021 +0000
Original commit hash: 71e7d6e7bf7137e9a58496a75f5af7ce0718d985

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 04bf2726dff1c9def3125da3b6bd1525baeb082a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:10:25 2021 +0530 
-------------------------------------------------------------------------------- 
[bug][22012601822][ADL-P][LPDDR5][MRC] Gear 4 - Zero RMT margins for ranks 1

Issue:
  RMT shows zero margin on Rank1 on each channel with LP5 Gear4

Root cause:
  MrcGetSetSideEffect() was updating PH90 PI for TxDq / TxDqs when DataOffsetTrain.TxDqOffset and TxDqsOffset are changed.
  This is not needed as the offset is being added by HW to both main PI and PH90 PI.
  Additional issue found with GetSet TxDqsDelay90 and TxDqDelay90 not implemented for R2/3.

Solution:
  MrcGetSetSideEffect: DataOffsetTrain.TxDqOffset and TxDqsOffset should not affect PH90 PI for TxDq / TxDqs
  Fix GetSet for TxDqsDelay90 and TxDqDelay90 - Rank2/3 should use TXCONTROL1_PH90

Additional changes:
  RMT: TxDqsDelay (WrLevel) is not supported in LP5, skip it both in margin check and result print
  DDR5 PDA enumeration: only backup/restore DQS PI on populated ranks.
  Add2ReleaseNotesGit.bat: keep "Reviewed-on:" line, add MRC version to auto-commit message and add one retry when commit failed due to a conflict.

Hsd-es-id: 22012601822
Original commit date: Wed Feb 24 19:33:14 2021 +0800
Change-Id: I4f97ebddba6ca0aa0f9b7f738805e010a2b852f3
Original commit hash: 289b6da5915ea9af571a1a7b9de2cdbb52cf2f4f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: 422929ff5c5e5ab9d1dcd2567b40377dbe8666d3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:10:19 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S] Integrate GOP V1059

Hsd-es-id: 16012891799
Original commit date: Thu Mar 11 12:25:44 2021 +0530
Change-Id: Ia1660f5f12e7c401b741bbf347a062286c1e1e4f
Original commit hash: 2b0e16b9dcc331390d35721541e15a6bc156a901

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/SampleCode/Vbt/Vbt.bin
AlderLakeFspBinPkg/SampleCode/Vbt/Vbt.json
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi

================================================================================ 
Commit: eeefca566f52bf870a8b1f3d7f44bfd4fcba17e0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:09:58 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH][ADL] Fixed IOTR._CRS return undefined small tag item name, value 0x0.

[Description]
the error log is:
FAILED [HIGH] Method_CRSUnkownSmallResourceItem: Test 18,
\_SB_.IOTR._CRS tag
bits 6:3 is an undefined small tag item name, value 0x0.

[Resolution]
When no GPIO get involed, _CRS return all zero, which can not be recongnized by small tag item 'name' of Small Resource Data Type (ACPI 6.4.2).
Using Macro to replace empty buffer with End Tag if return zero.

Hsd-es-id: 22012125195
Original commit date: Mon Feb 22 13:53:26 2021 +0800
Change-Id: Id8a3d983c7c3fa74e858fa20a57797d5dd02c4fd
Original commit hash: 59b65e1e5cb5a1332a4ac9e25f49a8d7be89af8b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pch.asl

================================================================================ 
Commit: 52d7394d89bf3c2895b88cac9d91111cde8f94d6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:09:55 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH][ADL-P/M][CVF] Device entry for 2nd Virtual I2C controller

Hsd-es-id: 16012891436
Original commit date: Sat Feb 27 16:02:40 2021 +0530
Change-Id: Icba65d5876cf3907a731efd9a88e86ae59fdfcfd
Original commit hash: 7015cdfd8b70177b5f1e78080d52db2bbaca6e9d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Cvf.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/MipiCamSensors.asl

================================================================================ 
Commit: 0db54140e5b38811643d5e2fa346849333629a45 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:09:48 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-M] Update SA IMON Slope to 71 and VccIn Aux Icc Max to 48

Updated VccInAuxImonIccImax = 48 and ImonSlope[CPU_VR_DOMAIN_SA]= 71,
from BIOS for ADL-M.

Also:
VccInAuxImonIccImax = 32*4 For ADL-P
VccInAuxImonIccImax = 28.5*4 For ADL-S
VccInAuxImonIccImax = 160 (Default)

[
Hsd-es-id: 16012872283
Original commit date: Wed Mar 10 11:45:43 2021 +0530
Change-Id: I27a36283d69ad0af107dd45f4d9e15985de42351
Original commit hash: 33324ebc0bba5d8df580d1deedce87037e3e0810

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/PeiCpuInitFruLib.h
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/IpBlock/VoltageRegulator/IncludePrivate/Library/PeiVrLib.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c

================================================================================ 
Commit: 2672756ca92c6ae8f21eb075e2f660280c2d7bd3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:09:45 2021 +0530 
-------------------------------------------------------------------------------- 
[C1S]: Fix SmbiosType7 Socket Designation shows NULL

"Socket Designation" should show "L# - Cache" instead of "NULL" in SMBIOS Type 7 about L1/L2/L3 Cache Size.

Hsd-es-id: 1508924327
Original commit date: Thu Mar 11 10:33:39 2021 +0800
Change-Id: I16402a24146c11580d52dd029dc1b5ee74f3d7f4
Original commit hash: 89605d7dd60fab03d1a3d72106a01e90921cd51b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/SmbiosType7.c

================================================================================ 
Commit: 887b6a28bc2071db1f3ce36f3364b2fc558dd528 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:09:43 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] PCIe BWG 1.7 implementation for ADL

Hsd-es-id: 16012832851
Original commit date: Mon Feb 22 13:52:51 2021 +0530
Change-Id: I514715ba987f68ef66fee5b827b708f2e6636a28
Original commit hash: d2344680d6c9b49253e18a5097a771d537a1a54f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/CpuPcieRegs.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c

================================================================================ 
Commit: 768b526925046cd1b995c67d7a0fe635296a3b90 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:09:35 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S][Z690] OC CRB BIOS programming fails External Override for +vccIN_AUX_CPU, VccIA and VccGT

- Programs the overrides for VCCIN_AUX_CPU voltage which are controlled by PCA9555 (IO Port expander)
- Add Richtek external VR to control VccIA and VccGT voltage overrides

Hsd-es-id: 22012462274, 22012539238
Original commit date: Thu Feb 25 19:12:02 2021 -0800
Change-Id: I5b5fe5853c5f9ba24145c9e6bac358d6d951d04c
Original commit hash: f0d0f5e69d8012123e211a3068865bb77d010a9f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
AlderLakePlatSamplePkg/Setup/OverClockSetup.hfr
AlderLakePlatSamplePkg/Setup/OverClockSetup.uni

================================================================================ 
Commit: 273692b964be8f060417ee25e4d41bbfd41ed5f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:09:25 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2113_00

Hsd-es-id: N/A
Original commit date: Wed Mar 10 17:54:56 2021 -0800
Change-Id: I2385cb344f8264c49279041977f8f1300ca865e6
Original commit hash: 5a131df0fa78840a0e351970ebbc8d37a675efff

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 526d6a3e942d3f85407c65422c7aa034937e8985 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:09:13 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLake/Fsp: Code clean up due to EDKII Native Mode is unsupported

EDKII Native Mode is unsupported, remove the PcdFspWrapperEnable relative code
 - Remove FSP_WRAPPER_BUILD_OPTIONS and FSP_WRAPPER_FLAG from BoardPkgBuildOption.dsc and MeteorLakeSvRestrictedPkg.dsc.

Hsd-es-id: 1508444151
Original commit date: Wed Mar 10 14:36:44 2021 +0800
Change-Id: Ie87b8f0bf77aaceb842eb24747dc560f6cdee69a
Original commit hash: f3484959483b7f7adaeaeb3b404fcdb9e251396c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgBuildOption.dsc
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakeBoardPkg/Include/Fdf/FlashMapEmbeddedIncludeEdk.fdf
AlderLakeBoardPkg/Include/Fdf/FlashMapIncludeEdk.fdf
AlderLakeBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.inf
AlderLakeBoardPkg/bld.bat
AlderLakeBoardPkg/postbuild.bat
AlderLakeBoardPkg/prebuild.bat
AlderLakeBoardPkg/prep.bat
AlderLakeOpenBoardPkg/TigerLakeSimics/OpenBoardPkgConfig.dsc
AlderLakePlatSamplePkg/PlatformPkgConfig.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 477ab352ab808895a0dd6fde85ff81f93724e6c1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:09:02 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit c68dec6485f4b1769b1fac5d0c92a4257fe130bb)

Wed Mar 10 22:01:15 2021 +0000
Original commit date: Wed Mar 10 22:01:15 2021 +0000
Original commit hash: 7b39d51dc3314ae242e479867865da50e81bc041

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c54b840dcf019734efcf33dcdf2bc6d7c6d66216 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:08:59 2021 +0530 
-------------------------------------------------------------------------------- 
[HSD-ES][central_firmware][bug][bios.alderlake] [16012640399] [ADL-M][PO]: Fast Boot fails with Lp4 g4 frequncies

Need to save/restore Mc2phybgfctrl.Bits.tCWL_offset, per SAGV point.

Additional Change: Lp4 Gear4 2677 and 3200 are not working beacuse of false pass in JWL FlyBy.
Update MaxDec formula for Lp4 G4 in MrcMcTxCycleLimits.

[
Hsd-es-id: 16012640399
Original commit date: Tue Mar 9 00:06:36 2021 +0530
Change-Id: Idfc71ab63cfa3075ce0f6e57b48af257d5079045
Original commit hash: f7e23534ecd05152c398ea57f5bb04e1201f0ebd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c

================================================================================ 
Commit: d4573582b36edbad2949d3d8dd14c9c2035dfc8c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:08:41 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] Set UART mode to COM port is not functioning under windows

Resolution: When we set UART mode to "Communication Port (COM)" the UART is not work.
            In SerialIoUartInit(), if the UART mode is SerialIoUartCom, it need to call SerialIoAcpiInterruptSet.
            But it will be overridden by SerialIoInterruptSet.

Hsd-es-id: 1508925594
Original commit date: Tue Mar 9 08:11:51 2021 -0800
Change-Id: Iab24b668e8441603bafcf69ea352ec2edd902a78
Original commit hash: cbb662f7f347227de16cd12442362fd12ba83ce8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoUartLib.c

================================================================================ 
Commit: 8e8b82eda7f3fc16b2d2d153d1568788828922dc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:08:34 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S/MTL-S][OC] Removed configurations for FIVR Efficiency and FIVR Faults.

FIVR Efficiency override and FIVR Faults override configurations are not supported on ADL and MTL, hence removing the functionality.

Hsd-es-id: 22012529221, 22012529241
Original commit date: Wed Mar 3 15:03:18 2021 -0800
Change-Id: I354067ba2a184d3fa8cbfbc9b9f4ac8e623434da
Original commit hash: add6ea1771f9cf5897f89f8f46f2322e1bb74471

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/OverClockSetup.hfr
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h
ClientOneSiliconPkg/IpBlock/Overclocking/IncludePrivate/OcMailbox.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcPolicyLib/PeiOcPolicyLib.c

================================================================================ 
Commit: 4270d12e0adfc047ebe64b8cc43264835ed673d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:08:15 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Tcss:  PCIe BIOS Writer Guide Release update

Update for TCSS Root Ports according to PCIE BWG sip 1.7 r1p8
remove PL16GECH and PL16MECH capid

Hsd-es-id: 1508925218
Original commit date: Tue Mar 2 15:22:21 2021 +0100
Change-Id: I55ccba9b00b68f4c2fbe184de87827aa40ffbbfd
Original commit hash: bb96e426a2e58d4df3d26c63dc7fed1c82a4031c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/ItbtPcieSetupSinglePort.hfr
ClientOneSiliconPkg/Include/PcieRegs.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiItbtPcieRpInitLib/ItbtPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssPolicyLib/PeiTcssPolicyLib.c

================================================================================ 
Commit: 79368d7904b5d42724833791405f255f8b74c7e2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:08:12 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "ClientOneSiliconPkg/PeiCpuInitLib: Remove programming ConfigLock bit in MSR"

This reverts commit 67fb5b9b8b13c1a29ed224ba810b2303342c6497.
Because We are getting the Txt error while running tpm provisioning tool

Hsd-es-id: 16012873703
Original commit date: Tue Mar 9 22:40:30 2021 -0700
Change-Id: I340b7da0240bec0a130ac732c8f6b16bf639a5a7
Original commit hash: 84b9fd7d81b373b6d5390143754d00f5d6af5c44

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureCpuConfiguration.c
AlderLakePlatSamplePkg/Include/HstiFeatureBit_1_1a.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c

================================================================================ 
Commit: 14859132673469b3f2ef79a906006ffd06dd6f94 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:08:03 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] PSF refactor: Grant Count Enabling

Refactor PsfConfigurePcieGrantCounts () function to make it independent of SOC lib
- expand PSF_TOPOLOGY structure to contain generation-specific Grant Count Data

Hsd-es-id: 18014951389
Original commit date: Mon Mar 1 18:03:50 2021 +0100
Change-Id: I7cc73abadcae23bb035b5b3668e289e12af4c9f9
Original commit hash: 0ddb3635c53cbfbd7292d759972dbc805a4f4059

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/IncludePrivate/Library/PsfSocLib.h
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiDxeSmmPsfSocLib/PsfSocLibAdlP.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiDxeSmmPsfSocLib/PsfSocLibAdlS.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/Psf/IncludePrivate/Library/PsfLib.h
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLib.c

================================================================================ 
Commit: 5f7def3016c6313b5cca42f82e3d0a07a444cbc7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:07:58 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Mar 10 01:37:51 2021 -0800
Change-Id: Iaefb81cb02a95d7412fc91bb6ad2df77aa39314c
Original commit hash: 684d6a87325660414f4a392c388bbbdbcdb6a562

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: d2934dae0720d822909518806eb5eaa1bb8096c8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:07:53 2021 +0530 
-------------------------------------------------------------------------------- 
ADL Platform VR Spec Update for WW9_2021

Part 2 - Added missing device ID.

Hsd-es-id: 16012801432
Original commit date: Tue Mar 9 16:52:25 2021 +0530
Change-Id: Iac9431033a725043e1a3c467dc7c1aa385ff6c65
Original commit hash: 7e0105ead80e815d602addb6185238d86490ff95

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: fe6a89294ae1fa90cbaf76692b719ad1a68d0f4e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:07:45 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg: [ADL] Some SsdtRtd3 Asl coding error

Resolution:  Found some coding error in SsdtRtd3 asl code:
1. Intel\AlderLakeBoardPkg\Acpi\AcpiTables\SsdtRtd3\AdlMRvpRtd3.asl,
     Include("PcieRpSsdStorageRtd3Hook.as")
     => should be Include("PcieRpSsdStorageRtd3Hook.asl")
2. Intel\AlderLakeBoardPkg\Acpi\AcpiTables\SsdtRtd3\AdlPHsioRvpRtd3.asl,
     Include("Rtd3CpuPcieDg.asl")
     => Rtd3CpuPcieDg.asl was removed, should change to "PcieRpDiscreteGraphicsDeviceRtd3Hook.asl"

Hsd-es-id: 1508892823
Original commit date: Fri Feb 26 18:18:13 2021 +0800
Change-Id: Iacf832914a430fbb676b6dc5ddf22c571289b102
Original commit hash: 9fe857ad9c4685bacd0e987d4a0b14f896fd7b07

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlMRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPHsioRvpRtd3.asl

================================================================================ 
Commit: 1e7fd007f7666b01ba8d5c6403705ade551409ba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:07:40 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 7a0fd7ddfd445dd02ad4c06f8f87750d8452bbbb)

Wed Mar 10 07:36:33 2021 +0000
Original commit date: Wed Mar 10 07:36:33 2021 +0000
Original commit hash: 666efb4c2667fb348a7fb63d7bd8d6cbf1162764

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5fa6b8a86ba87b36763c448538d33066f5319862 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:07:37 2021 +0530 
-------------------------------------------------------------------------------- 
[HSD-ES][central_firmware][bug][bios.alderlake][16012787775][ADL-P | LP5] ECT is failing G2-4400 and above

Issue: ECT optimizations added as part of mrc 0.0.1.141 founds CS-CMD 2D passing eye in two ranges of CMD sweep(0-128 and 384-512).
       Choosing CS/CMD PI values in the range 384-512 is causing 'Write Voltage Centering' failure with RMT per task enabled. The second passing
       range delays CS/CMD PI codes by 1 tCK and resulting in no margins for ClkGrpPi and CmdVref with RMT per task.
       Frequencies above 4400-Gear2 are choosing this range since number of passing CMD PIs are more in this range compared to the range 0-128 sometimes
Fix:   Change ClkGrpPi to 192 from 128 which helps to get better setup margins for CS/CMD signals and reduce the CMD sweep range to 0-312 to keep sweep range within 1 tCK.

Hsd-es-id: 16012787775
Original commit date: Fri Feb 26 10:18:14 2021 +0530
Change-Id: Iea4fd58517b9e71d10cf66d9808878d37a649771
Original commit hash: bcee1629af59d0582dd103baddcbf8f9b54b36d6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: da71f3babc49ce95b5612f1933c6e2474d5a4c39 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:07:29 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] Redesign SATA feature to be sharable across platforms

1. Move AhciPciHcPei driver to SataFeaturePkg
2. Add the APcieRpLib to get PCI root port complex information

Hsd-es-id: 22012132016
Original commit date: Thu Mar 4 13:41:09 2021 +0800
Change-Id: I2754750e48f22c47db972de991266161f9d4cecf
Original commit hash: 6c86afdc16f42d80009e6de5a6ae8c57663c7d91

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/SataFeaturePkg/AhciPciHcPei/AhciPciHcPei.c
Features/Storage/SataFeaturePkg/AhciPciHcPei/AhciPciHcPei.h
Features/Storage/SataFeaturePkg/AhciPciHcPei/AhciPciHcPei.inf
Features/Storage/SataFeaturePkg/AhciPciHcPei/Pci.c
Features/Storage/SataFeaturePkg/Include/Library/AhciPcieRpLib.h
Features/Storage/SataFeaturePkg/Include/SataFeature.dsc
Features/Storage/SataFeaturePkg/Include/SataFeaturePostMem.fdf
Features/Storage/SataFeaturePkg/Library/AhciPcieRpLibNull/AhciPcieRpLibNull.c
Features/Storage/SataFeaturePkg/Library/AhciPcieRpLibNull/AhciPcieRpLibNull.inf
Features/Storage/SataFeaturePkg/SataFeaturePkg.dec
Features/Storage/SataFeaturePkg/SataFeaturePkg.dsc

================================================================================ 
Commit: e2b99088132ba6ae4d44be0942b96204c781ce80 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:07:26 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P] Integrate GOP V1025

Hsd-es-id: 16012861938
Original commit date: Tue Mar 9 12:26:58 2021 +0530
Change-Id: I91f1703d95e16a14a44b6c8ce158ec36a507758c
Original commit hash: a5c80a8b040c16fed47ed971c7d8ac72f3a7bdf4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.bin
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.json
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi

================================================================================ 
Commit: 79d256baf0e6081d390b6a6f04864d3653c58b5a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:07:23 2021 +0530 
-------------------------------------------------------------------------------- 
Cleanup duplicate PCIe device override table

Hsd-es-id: 1508914159
Original commit date: Thu Feb 25 15:16:12 2021 +0530
Change-Id: I8e17a934c46589e138cf1a24f99cb682bf8493e0
Original commit hash: e67088decc2ddacbae6c7bf0cd973207e13f86e3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
AlderLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxePchPolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen4/CpuPcieConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/PcieRp/PchPcieRp/PchPcieRpConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/PcieRp/PcieConfig.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PciExpressHelpersLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/DxePchPcieRpPolicyLib/DxePchPcieRpPolicyLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPrivateLib/PeiRstRemapping.c
ClientOneSiliconPkg/Pch/PchInit/Smm/PchPcieSmm.c
ClientOneSiliconPkg/SystemAgent/SaInit/Smm/CpuPcieSmm.c

================================================================================ 
Commit: 94147c0796703c38cddae75b949a491f83c76cc9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:07:15 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH][ADL-P][PO][Human Input/Touch] : I2C panel touch is not working in GPIO mode

Removing Touch panel 2 support as it is not POR and updating the touch panel 1 PCDS

Hsd-es-id: 16012771610
Original commit date: Mon Mar 8 15:15:28 2021 +0530
Change-Id: I9e395f343b6791b25933b4f4c02bbc3ffba6d9d3
Original commit hash: 72ee5e5e9dd13c86efda79ef79b20cf2f0303aab

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlMRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPRvpRtd3.asl
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/GpioTableAdlPPostMem.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf

================================================================================ 
Commit: 96c2590f513822256644a93525d79da7d52f4289 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:07:00 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit cb3d2b97d1fe92443beb662d0a3fe22c26801fb3)

Wed Mar 10 02:37:26 2021 +0000
Original commit date: Wed Mar 10 02:37:26 2021 +0000
Original commit hash: 594e058d0a20b5c83ea46328476d6d434a7f3139

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 82b4f4e3f99464ab27e6357f75c1289845498e41 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:06:54 2021 +0530 
-------------------------------------------------------------------------------- 
[HSD-ES][central_firmware][bug][bios.alderlake][22012585538][ADL MRC][DDR4/DDR5][RMT shows RdV saturation errors when invoked from Interpreter]

Issue:
 On DDR4 system with DIMM1 populated alone, RMT shows RdV saturation errors when invoked from Interpreter.

Root Cause:
  MrcReadParamIntoCache is not working properly when Rank0 is not populated
  MRC Interpreter clears register cache before each command, hence we need this function to work for RdV margining.

Solution
  Fix MrcReadParamIntoCache to use any populated rank for RdV.

Additional changes:
 - Stub / Local Stub mode: add support for MrcHitEnter / MrcGetNumber
 - Stub / Local Stub mode: add control of Inputs->DebugValue from INI file

[
Hsd-es-id: 22012585538
Original commit date: Tue Mar 9 16:57:31 2021 -0800
Change-Id: I636e091d4edc5b5f09ef6e6fc5443ab21aa437be
Original commit hash: c86ffecc8e78b2a040d4b8cc9f5951d10ef3381c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: dc200c13a7eb50872aac9d290fff2250d2a4fe90 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:06:47 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2112_00

Hsd-es-id: N/A
Original commit date: Tue Mar 9 17:55:10 2021 -0800
Change-Id: I2acea5a102384ba0bef9862c606df6c2efe5dcbd
Original commit hash: 2fc356ce1eaa188751734d01ef842e87c7edd5b4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 3ffae6e3d2f313c0140704ac4ebede594d38184f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:06:36 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg: Fix PTT command suppress functionality

Overriding the PcdTpmInstanceGuid to hide the PTT device from BIOS needs
to occur after Tcg2Config has detected and selected the corresponding
device.

Hsd-es-id: 16012699790
Original commit date: Thu Feb 18 22:40:12 2021 -0800
Change-Id: I3be47fa580ceb1200d683b89b963d138c3fa9881
Original commit hash: 2143913769a696b61a804306f1641d8d26438cf5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.inf

================================================================================ 
Commit: e3f023685601b33a0b377654cb016d5772495bda 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:05:46 2021 +0530 
-------------------------------------------------------------------------------- 
[C1S] CdClkInit function have value without initialize that may cause system occur error.

  Give variable "Data32Or" a default value to avoid system occur unforeseen issue.

Hsd-es-id: 1508910260
Original commit date: Mon Mar 8 17:00:49 2021 +0800
Change-Id: Ie957b26dc43c0e9be41af3ec730a6db4fb7cf9f3
Original commit hash: 20aa1f5ff5e055e529bda6934f13bd9ef0f61f46

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen12/PeiDisplayInitLib.c

================================================================================ 
Commit: 13cf9ee416aa1df7057975ce67d9c0f2639ce030 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:05:41 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S][OC] Addition of PLL_TRIM voltage offset for Atom Cores.

Adding PLL voltage offset knob for domain 5 which is used for Atom cores.

Hsd-es-id: 22012529298
Original commit date: Thu Mar 4 09:43:15 2021 -0800
Change-Id: Id17792d9a7dda26a7b04812750ac23fdddaf6a5e
Original commit hash: 986c9fccec47e825609c7051da348c9afaed4056

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/OverClockSetup.hfr
AlderLakePlatSamplePkg/Setup/OverClockSetup.uni
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcPolicyLib/PeiOcPolicyLib.c

================================================================================ 
Commit: cdbfcd24f3220a278fcf5db92e7076d59dc59444 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:05:21 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL S 601 PO] Keylocker in BIOS PARAM INFO FLAGS should be updated in Hybrid and Atom Only SKU.
 - Update the KL feature flag for Hybrid or Small Core only Config

Hsd-es-id: 16012868510
Original commit date: Tue Mar 9 16:58:04 2021 +0530
Change-Id: I1649a23aa0656961a4662a98d4c81630f5398048
Original commit hash: b691583ca45315dcc7108658f1db7f7c93114036

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c

================================================================================ 
Commit: 8469a7f2c6fdf84b33da594e580ad93ed718dc38 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:05:13 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "[ACPI][v2] Increase CPU ACPI Devices for more core count"

This reverts commit 944da632b4a423e59117c819de0c4ea912ac75fe.

Above commit is causing "Unknown Device" not observed in Device Manager
after enabling TXT in BIOS page, so revert it.

Hsd-es-id: 16012820192
Original commit date: Fri Mar 5 22:26:54 2021 +0800
Change-Id: I38e3a4575f8ede8a7a21cd1a37094a7c66fd444a
Original commit hash: 3dce97e290a3d40466dae68a22aa0438cc9a82fd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Cpu.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRvp/Thermal.asl
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/B0d4Participant.asl
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/Dptf.asl
AlderLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/ApCst.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/ApHwp.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/ApIst.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/ApPsd.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/ApTst.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuSsdt.asl
ClientOneSiliconPkg/Cpu/IncludePrivate/CpuNvsAreaDef.h

================================================================================ 
Commit: 02a3340ed6ee435047df49ebf851bf64423f1e94 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:04:59 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Mar 9 01:54:32 2021 -0800
Change-Id: I4c785191c519da97adaf1326b586f1eced50ef13
Original commit hash: a4c45d13bd4a9aa981a1813f51559c1f346b880b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 3cdb996bf1fdb424ff7f80decc39a6fa44d1ca05 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:04:44 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL]: Add BaseDebugLibSerialPort in CpuMpPei and CpuFeaturesPei

CpuMpPei and CpuFeaturesPei may print debug messages in AP procedure,
Need to add BaseDebugLibSerialPort to it.

Hsd-es-id: 16012832802
Original commit date: Mon Mar 8 10:44:35 2021 +0800
Change-Id: I558b5b159e22ef6b5c7d1883c1419661576aaa75
Original commit hash: 9750919d685a8c2141f7dad74a77e84b5e732169

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/AlderLakeFspPkg.dsc

================================================================================ 
Commit: b0e9494debc93cf2b9e2cd0172d4e2bf1f80ad02 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:03:51 2021 +0530 
-------------------------------------------------------------------------------- 
[MTL] Fix for KW Issue

Fixed KW issue.

Hsd-es-id: 22012125295
Original commit date: Thu Mar 4 15:14:23 2021 +0530
Change-Id: I97c2e7c6d35bd462868a5861f38ff4decb08a21e
Original commit hash: b3020c30a2e2a7a0192fe5c7eff45aa81a5726da

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PcieClientRpLib/PcieClientRpLib.c

================================================================================ 
Commit: d24fc8c7fe41fbd6f1b6a78246dc4641da9d832c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:03:38 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/SecCpuLib: Clean up the un-used pcds and build flags

Remove PcdCpuPowerOnEnable, it has no real usage.

Hsd-es-id: 1508818078
Original commit date: Mon Mar 8 15:13:57 2021 +0800
Change-Id: Ib215ff0453c19bfe1312ef455ae22f7d43299b13
Original commit hash: faebf6e4e7551fca2e31b3d40e063d63bf83ae44

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/SecCpuLib/Ia32/SecCpuLib.nasm

================================================================================ 
Commit: 6752d47f7df23c27aa04dccc512ed5aaff738664 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:03:32 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2111_00

Hsd-es-id: N/A
Original commit date: Mon Mar 8 17:56:24 2021 -0800
Change-Id: Ia1091d5cbf0e5af3ca00380db5d85eca8a4cf565
Original commit hash: 2d7c38bd755d405234b72a5b42c1dd8413dd1cc0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 78dd74bbc4ca4b357aac96b305017dd1c1785004 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:02:52 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] Sata libraries removed for IBL

Since S3m2.0 does not have sata controllers, sata related libraries
should be removed from build. This change fulfills this requirement.

Additionally, unused PeiUsbTypeCMapSupportLib has been removed from BHS FSP build.

Hsd-es-id: 18014479790
Original commit date: Wed Jan 13 15:06:19 2021 +0100
Change-Id: I45570ea46f507448cf6c3f261b88b8fb5a26ca39
Original commit hash: ddd7e3df03ea0f5ae5ae0ced7f9085c94140c667

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PchSetup.c
AlderLakePlatSamplePkg/Setup/PchSetup.hfr
ClientOneSiliconPkg/Include/Library/SataSocLib.h
ClientOneSiliconPkg/IpBlock/Gpio/Library/PeiDxeSmmGpioLib/GpioNativeLib.c
ClientOneSiliconPkg/IpBlock/Gpio/Library/PeiDxeSmmGpioLib/PeiDxeSmmGpioLib.inf

================================================================================ 
Commit: 63605b3933a731a4706dac63d01d1e9d4d57cc7a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:02:48 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P][AMT RPE] Remote Platform Erase feature Enable/Disable - Enhancement

- Updated the ME Setup Revision.
- Removed the Restricted Tag.
- Code Clean-up to follow better coding standards and comments.

Original commit date: Mon Mar 8 12:32:49 2021 +0530
Change-Id: Icf2870bbb9c76191e2e0a18af26ace0628761697
Original commit hash: 55e2a25f5574adb65aaa6bcd37a17b09506b061c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/SecureEraseDxeLib.c
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Setup/AmtSetup.uni

================================================================================ 
Commit: a79bacb3bc8d1309f6489d4110378425e6223a27 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:02:43 2021 +0530 
-------------------------------------------------------------------------------- 
[C1S] Align the mailbox command definition to structure format - Phase 4

Rename marco definitions of mailbox command.

Hsd-es-id: 22012125396
Original commit date: Mon Mar 8 14:05:19 2021 +0800
Change-Id: I170bde24abb7ee1688d03ba82c4ed443ecba7f7a
Original commit hash: 0eb31c789234cd76a4ea8aaff0d4f879ff36d29c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/Overclocking/LibraryPrivate/BaseOcFruLib/BaseOcFruLib.c
ClientOneSiliconPkg/IpBlock/Overclocking/IncludePrivate/OcMailbox.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcLib/OcLibrary.c

================================================================================ 
Commit: 568a61e9eb9a4bfbeafa391439862bb0aef104e2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:02:34 2021 +0530 
-------------------------------------------------------------------------------- 
[MTL] Remove MSR 0x118 BIT0 programming which force GT to RC6
- Moved MSR 0x118 BIT0 to Fru layer
- Cleaned up Gen9 graphics check

Hsd-es-id: 16012853090
Original commit date: Wed Mar 3 15:56:20 2021 +0530
Change-Id: I818692b2f67dafb6b9a42fa5e26c7485a2c01c64
Original commit hash: 46b0e57df9b027c9e88ad6ebba532524a75bb50d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/Library/PeiDxeSmmGraphicsInfoFruLib/GraphicsInfoFruLib.c
ClientOneSiliconPkg/Include/Library/GraphicsInfoFruLib.h
ClientOneSiliconPkg/SystemAgent/SaInit/Smm/SaLateInitSmm.c

================================================================================ 
Commit: f2106ff4ee210d1462a02472ed73672d009b59c0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:02:19 2021 +0530 
-------------------------------------------------------------------------------- 
SyncScript: Revert override commits.

Mon Mar 15 03:54:12 2021 -0700
Original commit date: Mon Mar 15 03:54:12 2021 -0700
Original commit hash: c32f817963715d8bdb6e71e9060137d55639690d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Cpu.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlMRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRvp/Thermal.asl
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/GpioTableAdlPPostMem.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.bin
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.json
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/B0d4Participant.asl
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/Dptf.asl
AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureCpuConfiguration.c
AlderLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
AlderLakePlatSamplePkg/Include/HstiFeatureBit_1_1a.h
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/ApCst.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/ApHwp.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/ApIst.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/ApPsd.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/ApTst.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuSsdt.asl
ClientOneSiliconPkg/Cpu/IncludePrivate/CpuNvsAreaDef.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi

================================================================================ 
Commit: 87790b807110bb196072424e7228354148c10414 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:02:12 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "ClientOneSiliconPkg/PeiCpuInitLib: Remove programming ConfigLock bit in MSR"

This reverts commit 67fb5b9b8b13c1a29ed224ba810b2303342c6497.
Because We are getting the Txt error while running tpm provisioning tool

Hsd-es-id: 16012873703
Original commit date: Tue Mar 9 22:40:30 2021 -0700
Change-Id: I340b7da0240bec0a130ac732c8f6b16bf639a5a7
Original commit hash: 6a8deec4f30cc6f3e2ddde8b76f502797c40abcc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureCpuConfiguration.c
AlderLakePlatSamplePkg/Include/HstiFeatureBit_1_1a.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c

================================================================================ 
Commit: 352d6f980139a1bb423e32d097f6243ae52d6f9a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:02:08 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P] Integrate GOP V1025

Hsd-es-id: 16012861938
Original commit date: Tue Mar 9 12:26:58 2021 +0530
Change-Id: I91f1703d95e16a14a44b6c8ce158ec36a507758c
Original commit hash: 87f92953c4d7ad94ff220785ff5c9192d4b84b41

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.bin
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.json
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi

================================================================================ 
Commit: f336625eb6920d2fb61f0d7639314ac17b0d9c4f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:02:05 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH][ADL-P][PO][Human Input/Touch] I2C panel touch is not working in GPIO mode

Removing Touch panel 2 support as it is not POR and updating the touch panel 1 PCDS

Hsd-es-id: 16012771610
Original commit date: Mon Mar 8 15:15:28 2021 +0530
Change-Id: I9e395f343b6791b25933b4f4c02bbc3ffba6d9d3
Original commit hash: 0b5fed07f8579e2a2ceb0e9378b748596187b28d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlMRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPRvpRtd3.asl
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/GpioTableAdlPPostMem.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf

================================================================================ 
Commit: 1ced1f7e2cc01f0514ad59ea4f2d11deee7c30e3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:02:01 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "[ACPI][v2] Increase CPU ACPI Devices for more core count"

This reverts commit 944da632b4a423e59117c819de0c4ea912ac75fe.

Above commit is causing "Unknown Device" not observed in Device Manager
after enabling TXT in BIOS page, so revert it.

Hsd-es-id: 16012820192
Original commit date: Fri Mar 5 22:26:54 2021 +0800
Change-Id: I38e3a4575f8ede8a7a21cd1a37094a7c66fd444a
Original commit hash: 4815def9dcc6239873273dcab27336fc8f220742

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Cpu.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRvp/Thermal.asl
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/B0d4Participant.asl
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/Dptf.asl
AlderLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/ApCst.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/ApHwp.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/ApIst.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/ApPsd.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/ApTst.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuSsdt.asl
ClientOneSiliconPkg/Cpu/IncludePrivate/CpuNvsAreaDef.h

================================================================================ 
Commit: b5bf4cac6b94dffe0c5c31acfc0ce3e360d2868e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:01:55 2021 +0530 
-------------------------------------------------------------------------------- 
RPE:[ADL] Maximum retries to have Max limit as 3 in BIOS

Updated RPE code for Maximum retries to have Max limit as 3 in BIOS.
Removed code which allows Admin to define the Max limit for retries.

Hsd-es-id: 16012850468
Original commit date: Tue Mar 2 11:52:39 2021 +0530
Change-Id: I1d3632fd59a0d9a0ac75a031925d0be56454dca0
Original commit hash: 2adae34c5cc5efac1d34f82a6332e9e3ef85c53d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c
AlderLakePlatSamplePkg/Features/Rpe/RpeAmtSupport.c
AlderLakePlatSamplePkg/Features/Rpe/RpeAmtSupport.h

================================================================================ 
Commit: 519685dadb38eb8affe9ef10a3fc9f9e4bbfb6c1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:01:45 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Mar 8 01:26:39 2021 -0800
Change-Id: Iec98f1b84babc852ad2f491c9c8cedfc4bfd5a4b
Original commit hash: f8fdefdccf0228257b4b1041fd6dae8b98e4cad3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 12b88eb326337fe62b5204be3d61110cba6af9ae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:01:38 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] Adjust PmcDisableCf9GlobalReset to IOE

Added PchPwrmBase parameter to support different PMC MMIO
for different IO Expander Indexes.

Hsd-es-id: 22011887241
Original commit date: Wed Mar 3 19:01:39 2021 +0100
Change-Id: I9b6a2e2d9f820411597058532b2b397213f1759b
Original commit hash: 92b90cda5293fb3311e3997501141c4cbb2c6422

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchInitPreMem.c
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/EndOfPost.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeUmaLib/PchMeUma.c
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Library/PmcPrivateLib.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c

================================================================================ 
Commit: 74b42b18bc2f8bc91f639f6f8cac8ffea799168d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:01:25 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH][ADLM] I2C Touch pannel yellow bang issue.

Background
There were two touch pannels as POR and both touch panel used same power pin GPPC_F7.If we enable RTD3 flow,
the gpio pins were getting routed to Power resource of I2C thus we are seeing power failure if touch panel is connect on SPI.Now as POR
there is single touch panel that is touch pannel2.

Changes Done.
1.Added pchI2ctype check in *.c file to route the gpios only if touch panel type is enabled.Removed Rework setup option which was used to differentiate
betweem two touch panels.
2.Added touchpanel type and touch pad type NVS variable check on top of device and power resource scope in *.asl.
3.Modified power sequence from reset,power,int ->power,reset,int.(22012205774).

Hsd-es-id: 16012740786
Original commit date: Mon Feb 22 08:18:14 2021 +0530
Change-Id: I58a22f8d65016019b2f24174bb22480f6c153c4d
Original commit hash: 883fbb3c652909ea4df88e0cab3f611b71772faf

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/I2cTouchPad.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/I2cTouchPanel.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlMRvpRtd3.asl
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/GpioTableAdlMPostMem.h
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c

================================================================================ 
Commit: abe4dcfd76a715b9324e729f9119b9ce5e25d410 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:01:19 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg: [ADL] No assign VariableSize to get variable in PlatformUpdateTables()
MeteorLakeBoardPkg: [MTL] No assign VariableSize to get variable in PlatformUpdateTables()

Set VariableSize = sizeof (SA_SETUP);

Hsd-es-id: 1508894360
Original commit date: Sun Feb 28 20:55:09 2021 +0800
Change-Id: Ie8976d0072485c950c58dfde2ccf8d700b8b8e4c
Original commit hash: 1d7da8d41d7cbe2eb15505802aed5a39a6c004a3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c

================================================================================ 
Commit: 84e94ea1317ab65326f708cb59a830f959df64ce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:00:59 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P][AMT RPE] Remote Platform Erase feature Enable/Disable from UEFI BIOS

- Added RPE Setup Page and option to Enable/Disable RPE Feature.
- Added support to set the BootOptionState in BootControl Parameter.
- When RPE is Disabled and if AMT still initiated RPE then BIOS shall send
  BIOSLastStatus with Failure and also send PET message with failure.
- Added SetupOption RpeSsdEraseRealMode for SSDErase Simulation.

Original commit date: Thu Mar 4 09:21:20 2021 +0530
Change-Id: I9aa407616d992c21693bceb7bc2c9d29529fe7d0
Original commit hash: e1a490c39dd5e99561e0243fbc1c5f0ad77b1a5c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/SecureEraseDxeLib.c
AlderLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/SecureEraseDxeLib.inf
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.inf
AlderLakePlatSamplePkg/Features/Rpe/RpeEraseActions.c
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Setup/AmtSetup.hfr
AlderLakePlatSamplePkg/Setup/AmtSetup.uni
AlderLakePlatSamplePkg/Setup/Setup.inf
AlderLakePlatSamplePkg/Setup/SetupId.h
ClientOneSiliconPkg/Include/AsfMsgs.h

================================================================================ 
Commit: e23dc5451a3bb8cf8d88fac2659f0223d5564050 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:00:52 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH][ADL-S] _DSW enable wake pin (WKEN = 1) if entering Sx

The change is to fix the issue: SUT is not waking from S3/S4 using wake
on LAN (WoLAN) with Foxville AIC Rev4

Hsd-es-id: 16012745162
Original commit date: Wed Feb 24 11:27:37 2021 +0800
Change-Id: Id95bfbf38dd77f2ac72564b691f7cf4b91394597
Original commit hash: e60c794bc6ab0f845a84fb3d5f46ff6b6639b4d4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/PcieRpGenericPcieDeviceRtd3.asl

================================================================================ 
Commit: 1838dd1316a028c9c0322415c6426fae8593c32c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:00:38 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2107_00

Hsd-es-id: N/A
Original commit date: Sun Mar 7 17:49:46 2021 -0800
Change-Id: Iab9d1e03beddf71d45b26bf7fa8481dda8b14718
Original commit hash: 409d2f669728e9e53203ece5177489f350b2e280

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ccb21a81737dc75921cf9605603296239e53992b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:00:22 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 1433d530f24a0a0e19cb8471d8c16b7d526a818d)

Sun Mar 7 10:45:13 2021 +0000
Original commit date: Sun Mar 7 10:45:13 2021 +0000
Original commit hash: 42f55904bf964b92ad5054ce7858394350c3f1a1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 90a1f19258217202da044adfae4a56b581c56b5f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:00:19 2021 +0530 
-------------------------------------------------------------------------------- 
[integration_step_event][bios.alderlake][16012815669][ADL-M ADL-P | LP4] Gears support [Gear 4]

Implement the following changes to support LP4 Gear4:
  Disable ECT for 2667 and below.
  Disable LCT, CMDVC, RTL, RMT, RmtPerTask, LpFreqSwitch and LpDqsOscEn for LP4 Gear4 configuration - to Fix Memory test failure,
  Update RxFifoRdEnTclDelay MC0:14 MC0:13
  Update TxFifo delays
  Set Mc2phybgfctrl.tCWL_offset = tCWL[1:0]
  JWL FlyBy: Add missing Gear4 calculation in WrLvlTotPiDly
  ReadMpr: program the following McRdbCredits values to avoid hang:
    VC0_reads_entries   = 29;
    VC1_reads_entries   = 3;
    Total_reads_entries = 32;

[
Hsd-es-id: 16012815669, 16012577195
Original commit date: Wed Mar 3 10:47:59 2021 +0530
Change-Id: Ie408d4bcfe5d4f03e9e44bdb24e64a1352f874c4
Original commit hash: b010ce66fb660ed0c4100a5a6867edef28d56f64

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: e75e6cab56113d61f7c66e41353c7eb078ca195d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:00:14 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit b083062b5fd92f9faf60079056e1d41eaeb02014)

Sun Mar 7 10:22:43 2021 +0000
Original commit date: Sun Mar 7 10:22:43 2021 +0000
Original commit hash: aa68d6c9d78df1f5aabed8176fab27a2e14e80a5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6bd1a95954f6795cee73208cd3b8509a82eca7b8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:00:11 2021 +0530 
-------------------------------------------------------------------------------- 
[HSD-ES][central_firmware][bug][bios.alderlake][22012561810][ADL MRC][DDR4/DDR5][Multi-rank CPGC test is not stressing all ranks]

Issue:
 Multi-rank CPGC test is not stressing all the participating ranks.
 For example, RDVC with 2R-2R only runs stress on the first 2 ranks instead of all 4.
 This causes wrong margin results and incorrect centering.

Root cause:
 On DDR4/DDR5 the data CPGC test uses 2 logical Banks, which are mapped to different Bank Groups.
 This is done in order to create B2B stress on data bus.
 And NumCL is set to the maximum possible number of Column increments without overflowing the page - 128 (DDR4) and 64 (DDR5).
 SetupIOTest() programs BASE_REPEATS assuming 1 rank is being tested.
 Then SelectReutRanks() updates BASE_REPEATS based on the actual number of ranks selected for the CPGC test.
 But the Bank switch was not taken into account, so we have twice more CL's until the rank switch happens, and we are stressing only half of the ranks.

Solution:
 Update SetupIOTestBasicVA to use ColSizeBits = 6 (DDR4) and 5 (DDR5), so that with the Bank toggle we will have the intended NumCL until a rank switch occurs.

[
Hsd-es-id: 22012561810
Original commit date: Sat Mar 6 00:16:41 2021 -0800
Change-Id: Icd75f88036d3da2da2ace8c0e5223a653284a006
Original commit hash: 50c0c383f9cd393931491a45413144192772a51f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: c2fea998b4eceff96ac0316c692123e35a523770 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:00:06 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun Mar 7 01:31:22 2021 -0800
Change-Id: I5f50254fbd478f460b4c4515a080547b7998dd1b
Original commit hash: 4a59067b26dc598db38afa42ec3e7bdeed17a3f8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: ff94714ee0ffd5065d5126533b18fa287d8140ad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:59:58 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2106_00

Hsd-es-id: N/A
Original commit date: Sat Mar 6 17:49:43 2021 -0800
Change-Id: Ib76400fc94a9a5c3979aef4aa149270d87e2667d
Original commit hash: c7d6da76b1aa5f05c7979be38259ad454039a032

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 4b0d8c33f69a2caeed1f13802ac5c4abd274d1da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:59:51 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 34002bff3bc204563d241646a3f7712d4735a9a0)

Sat Mar 6 20:05:46 2021 +0000
Original commit date: Sat Mar 6 20:05:46 2021 +0000
Original commit hash: ef5266cded5ae297bd4770bd113e48764b83a3ce

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7a123236e6a95d8fcbe0e257eaf6f69ad6f23fa7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:59:47 2021 +0530 
-------------------------------------------------------------------------------- 
[HSD-ES][central_firmware][bug][bios.alderlake][22012561758][ADL MRC][Post-SDL Rx DCC does not restore PHY registers correctly]

Issue:
 ReadMPR fails on some bytes after Post-SDL Rx DCC training on Q0 with DDR5 at 3200 G2.

Root Cause:
 The following registers are not restored correctly at the end of Post-SDL Rx DCC training:
  - DataControl3.rxpion
  - SdlCtl1.rxsdl_cmn_qualifysdlwithrcven
  - DCCCTL10.step1pattern
 This happens because the same SavedParams array was used with SetupDccAccData() and SetRxDqsDcd() functions.
 These functions save/restore different registers, and they were clobbering the saved data of each other.

Solution:
 Use separate SavedParams arrays with these two functions.
 Also rxpion was not saved at all, so add it to the array.

[
Hsd-es-id: 22012561758
Original commit date: Fri Mar 5 23:16:33 2021 -0800
Change-Id: I1842896f6b36b9ff9727fdfd3ee0ece3aa32ea05
Original commit hash: a8922513eb6bc8639059c8e38deff7d8078d31b9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 9176f6a8de49ff7bf8904d66b64f1ae256c14ab5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:59:37 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sat Mar 6 01:29:45 2021 -0800
Change-Id: I1e94c690bf741b8fe9a5ea769f1fa76cbfdd06ab
Original commit hash: 612a427310244e836f5334271d1de2e98ee8f7fd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 64c93c6be14b9f3d4ae9bb1a72262dd262683423 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:59:26 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2105_00

Hsd-es-id: N/A
Original commit date: Fri Mar 5 17:49:23 2021 -0800
Change-Id: Ib771c878309066fda4be0cbee7270517fba508a1
Original commit hash: 2c246edbbece02d6c9ce397b0fa8fe3b3f0d881e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d6acb794310277f8cfa68040b513644720968bc0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:59:09 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 70abd1cf56ca765ada1a2eea3ffb7d2fb24c2b3a)

Fri Mar 5 20:24:08 2021 +0000
Original commit date: Fri Mar 5 20:24:08 2021 +0000
Original commit hash: 8ea485bde5e2d7619d4bbb5365b05aca51689b32

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d1227185296c20b2021ef1c5da1e3a734ca4e945 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:59:05 2021 +0530 
-------------------------------------------------------------------------------- 
[integration_step_event][bios.alderlake][22012551296][ADL-S | DDR4 DDR5][Add support for G0 stepping]

Add support for ADL-S G0 stepping (S601)
Registers are same as Q0 stepping.
Additional changes:
 - DqsDccWaQ0: use R/M/W per byte, instead of read from one byte and multicast to all.
 - Enable periodic MR4 temperature read on J0 / Q0.

[
Hsd-es-id: 1406691040
Original commit date: Fri Mar 5 00:54:44 2021 -0800
Change-Id: I09da2a435b536ff87986e803f794a7698e852c84
Original commit hash: bc0b960e7f1e2277b85231bd7d397b999050658c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcAddressDecodeConfiguration.c

================================================================================ 
Commit: f7b39bf878f6efb7aaf539faab8279707efe993d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:58:54 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Limit MKTME's KEYIDs to 4 keys

Silicon Workaround

Hsd-es-id: 16012832776
Original commit date: Thu Mar 4 14:47:23 2021 -0800
Change-Id: I5f52128f298d731ca909a3806b36d337b70bd08c
Original commit hash: c6c306d47ff260a3e460d2bd89c3c1bcd33dfa34

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tme/LibraryPrivate/MkTmeLib/MkTmeLib.c

================================================================================ 
Commit: 463712d9ff32638df094d111c540381a0a06ab9b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:58:20 2021 +0530 
-------------------------------------------------------------------------------- 
[FHF][ME] Remove access to private defines (PID_CSME12)

To not access PID_CSME12 outside PCH code new function SetInterruptPin ()
(in PeiDxeSmmPchPcrLib.inf) has been created to access PCH private definitions.

New functions covers all HECI devices to keep this functionality in one place

Original commit date: Mon Mar 1 15:06:25 2021 +0100
Change-Id: I67e387ad05a751acc4bbdc88ce031ca7f70b0fac
Original commit hash: f6be38c9f97969720a0ba351b824dfbee2d92e3b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/PchPcrLib.h
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMemCommon.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/PeiMeInitLib.inf
ClientOneSiliconPkg/IpBlock/P2sb/Library/PeiDxeSmmPchPcrLib/PchPcrLib.c
ClientOneSiliconPkg/IpBlock/P2sb/Library/PeiDxeSmmPchPcrLib/PeiDxeSmmPchPcrLib.inf

================================================================================ 
Commit: b3f2f6c06bc48a648119938e6b298262e416d273 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:58:04 2021 +0530 
-------------------------------------------------------------------------------- 
C1S/PMC: Unify PMC registers header file- part2

The goal is to have PCH PMC register definiton header file
aligned with OSXML auto-generated header files.
This change fixes following:
    - update register names according OSXML
    - update bitfields names according OSXML

Hsd-es-id: 1508880350
Original commit date: Wed Feb 10 13:17:51 2021 +0100
Change-Id: Id3de18b8068af0b6d5c2cb39cd00e865f50b4c17
Original commit hash: 77aeac37ed7f92a6499197fba152807718d6de3f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/AcpiFeatures.c
AlderLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.c
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/IpBlock/Hsio/LibraryPrivate/ChipsetInitLib/ChipsetInitLib.c
ClientOneSiliconPkg/IpBlock/Pmc/Library/PeiDxeSmmPmcLib/PmcLib.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLibWithS3.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPchAdrLib/PchAdrLib.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLib.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLibFivr.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLibVer2.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLibVer4.c
ClientOneSiliconPkg/IpBlock/Spi/LibraryPrivate/BaseSpiCommonLib/SpiCommon.c
ClientOneSiliconPkg/IpBlock/Thermal/LibraryPrivate/PeiThermalLib/PeiThermalLib.c
ClientOneSiliconPkg/IpBlock/Wdt/Library/PeiOcWdtLib/PeiOcWdtLib.c
ClientOneSiliconPkg/IpBlock/Wdt/LibraryPrivate/PeiDxeSmmWdtCommonLib/WdtCommon.c
ClientOneSiliconPkg/IpBlock/Wdt/LibraryPrivate/PeiWdtLib/PeiWdtLib.c
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pmc.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/TimedGpio.asl
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchxSmmHelpers.c
ClientOneSiliconPkg/Pch/SmmControl/RuntimeDxe/SmmControlDriver.c

================================================================================ 
Commit: c6797789a29d5eaceb0004eea42f8c2136142819 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:57:58 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] Update ADL-P PEG INTx mapping

Hsd-es-id: 1508867654
Original commit date: Wed Feb 24 17:08:52 2021 +0530
Change-Id: I6580d4722292cf68b16d4f7a21047c9152a3427e
Original commit hash: 56a5dbd824931106d4077630afe6a6a023cde2f0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieRp.asl

================================================================================ 
Commit: a92828c21e4e804d38e52685e61b95ddf5a61afa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:57:54 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Mar 5 01:43:04 2021 -0800
Change-Id: I581819ef2b44867befee092ec89e8a9c590d1219
Original commit hash: 8c23ab7930ccb923ae89f72866dbca4491843302

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 173fd140bfbe0e33f7e7b00c4fbbf9c015b6047f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:57:46 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 41e828f666709e14c8ba877dcf480230267b63df)

Fri Mar 5 08:49:12 2021 +0000
Original commit date: Fri Mar 5 08:49:12 2021 +0000
Original commit hash: e80ae5cd7e9a997bfc7b4b2f6b5b60746348f648

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6a6c85a3f1bf9ca2c086255c8b10067286b4f39a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:57:43 2021 +0530 
-------------------------------------------------------------------------------- 
MRC [ADL]: Change tRTP to a correct value in GetDdr5tRTP

[Title]
Change tRTP to a correct value in GetDdr5tRTP.

JEDEC MR6.tRTP supports a few values.
Change GetDdr5tRTP to return values JEDEC allows.

[Issue/Feature Description]

[Resolution]

[Impacted Platform]
ADL-S DDR5.

Hsd-es-id: 1508913475
Original commit date: Thu Feb 25 19:27:39 2021 +0800
Change-Id: I372223082f2a0ac003e766980a367656d9d5b40e
Original commit hash: dc5f4f960feb40f3536b6c988b4d4e11f4e18e3f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 7d9f6ddbf6a1565ac97a5cb92ada0eecedb49997 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:57:29 2021 +0530 
-------------------------------------------------------------------------------- 
C1S/ME: KW issue in ClientOneSiliconPkg - ME part

Resolution: 1. JhiAppletHandle NULL check should be before JhiHandleInstance.
            2. Remove ReadTimeout != 0, which is always TRUE in while loop.

Original commit date: Thu Mar 4 15:04:39 2021 +0800
Change-Id: Ia92e4e4c8273406d424e23ea8f4963109b23126d
Original commit hash: 1efb173b81c9cd80c31a0f8776dfc7e820cf5fb4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/Jhi/Dxe/Jhis.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciInitLib/HeciCore.c

================================================================================ 
Commit: 3c73523f93923ab858ed6bbc1d98ce5dc26e79ff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:57:25 2021 +0530 
-------------------------------------------------------------------------------- 
[ADLP] Request to add ACPI enumeration code for LED I2C controller for Close Lid WoV

Hsd-es-id: 16012541884
Original commit date: Mon Mar 1 17:46:11 2021 +0530
Change-Id: I6f7aa1e555535fe34c7157a1d99d88fad0511205
Original commit hash: 083ae7777e5b63647bc4c2c11e127dd52f801515

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/ClosedLidWoVLed.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
AlderLakePlatSamplePkg/Setup/Setup.uni

================================================================================ 
Commit: f1894e7b6316a57eda42c7e989101c8ac9b8dbd9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:57:15 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S][ADLS+ADP][DDR5][CONS][20H2][TBT Automation]: Autowake observed from CS cycles when TBT3, TYPEC and USB devices connected behind MR Card

1. There is no requirement to wake dTBT (display) unconditionally via BIOS.
BIOS is not aware of the TBT tunneling is established or not. TBNF needs to be removed.

2. Print Go2Sx value

Hsd-es-id: 16012651246
Original commit date: Thu Feb 18 16:08:37 2021 -0800
Change-Id: Iee749f6bdfc4c214d50be06644eea97cd7ef3cdf
Original commit hash: dbadbe185e5db3d15189e8caabb033dab228ffe6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSRvpTbtRtd3.asl
AlderLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl

================================================================================ 
Commit: 94ac7a33b52af010a268c95734b66728a6b9034d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:57:11 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg: [iTCSS] TCSS status dashboard update for TCSS PHY version

TCSS status dashboard update for TCSS PHY version.

Hsd-es-id: 1508875933
Original commit date: Tue Mar 2 13:45:31 2021 +0800
Change-Id: I8a0e4f8a2e49befb315b8233daeaf1f3318f755a
Original commit hash: 96abe23d4584cf9b81eb09dbcc19c3751c5169e3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 6894cade0e16f75400970dbb426544c9abcfa586 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:57:07 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] Enabling PcdPcieResizableBarSupport token

Hsd-es-id: 22012537076
Original commit date: Tue Mar 2 13:05:47 2021 +0530
Change-Id: Id27ca416d2db9f2277c156152b569d1f3af7c661
Original commit hash: 445fb9f134364c57016aa1bc3eabb18034c5d2b4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgPcdInit.dsc

================================================================================ 
Commit: 4faaa0143a2de652a1c6695e083b18c75e7fad30 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:57:01 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-N]: Solves "Null String" in CPU Stepping field of Processor Info Page

Changed CPU Sku from EnumCpuUlt to EnumCpuUlx

Tested to see the solution on Processor info page. Value seen to be N0.

Hsd-es-id: 16012821160
Original commit date: Thu Mar 4 20:09:09 2021 +0530
Change-Id: I666edf8309819a78ae8d6d2855b56b8bb010ffed
Original commit hash: 6b6e2c3eec885fcd00f203605875dfce76f9d058

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: f8fc26aaab3d83c2717969402cd9d2d0d3ea305b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:56:52 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2104_01

Hsd-es-id: N/A
Original commit date: Thu Mar 4 17:50:31 2021 -0800
Change-Id: Idc148117d0cfd13b19d8584b696eb2d07a6a6847
Original commit hash: 09be70624e2472f0351903fe252c4c502b37d8b5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 5de90892654fcdb6ab3b40a162dffb6d1dac3daf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:56:37 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit c83f14c22550b0e639b62510a7da160b78a36696)

Thu Mar 4 23:23:25 2021 +0000
Original commit date: Thu Mar 4 23:23:25 2021 +0000
Original commit hash: 3d507864d5474bc2aa87bdd785b0cc6341a5401a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0f7cc6cae06854d7d8fabab1acb115578ef76725 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:56:30 2021 +0530 
-------------------------------------------------------------------------------- 
[integration_step_event][bios.alderlake][22012544949][ADL-P | LP4][Set initial CmdVrefUp target to 30 Ohm for proper Rload Calibration]

Set initial CmdVrefUp target to 30 Ohm: DDRPHY_COMP_CR_DDRCRCOMPCTL1.cmdvrefup = 120
This is needed for proper Rload Calibration; otherwise Rload is calibrated with a wrong CmdVrefUp target.

[
Hsd-es-id: 22012544949
Original commit date: Thu Mar 4 13:44:51 2021 -0800
Change-Id: I9a19b2806aecd60a86b89d82dca220910568363e
Original commit hash: 5bf72aa32b29e5160dfc120f8e38e8749105287b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: a4eadfb1c5494e2f275d01bef36dcfaa2a91f2a3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:56:07 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit e750af19dce816bd55b35ba879e434b017e678b0)

Thu Mar 4 18:57:18 2021 +0000
Original commit date: Thu Mar 4 18:57:18 2021 +0000
Original commit hash: a5e397f970b9bc455e45918a2a4236f3d8fc866e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e0159ac2cfc17c33a510d4dd8c61ce0d3385ae0b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:56:03 2021 +0530 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][22012131084][ADL-S | DDR4 DDR5] DQS Rx POST SDL DCC

Enable DQS Rx POST SDL DCC.
1. Use the back to back read pattern to get the RX DQS for ADL A0, B0, J0.
2. Setup DCC FSM for accumulator mode to measure the duty cycle.
3. Enable Rx Dqs Dcd for all steppings since it doesn't hurt.
4. Train the cktop_cmn_bonus DCC code to improve the duty cycle.

New GetSet added:
 RxDqsPiUiOffset  DDRCRDATAOFFSETTRAIN.rxdqspiuioffset

[
Hsd-es-id: 22012131084
Original commit date: Mon Dec 28 23:01:38 2020 +0800
Change-Id: Idb288b6b1eb56c9de9b5f4636670694ea49e0fff
Original commit hash: f45baf8a4acd65f7465d28fa02e161118099ded4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c

================================================================================ 
Commit: f14db051fd1c8f9a9a69f0f5efd7966f9571af54 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:55:55 2021 +0530 
-------------------------------------------------------------------------------- 
New ADL Platform VR POR file WW09_2021. Take2
 - Added ADL P 242 15W SKU support

Hsd-es-id: 16012801432
Original commit date: Thu Mar 4 19:06:56 2021 +0530
Change-Id: I1f86a144bfb8d9d3af51623b92da9a8695cb92b2
Original commit hash: 258657efa96543a516242b4242a1af27d2445b1e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/CpuSetup.uni
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: bdd74cdaf98edc5448d8f7e6d545f824bea52ce1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:55:48 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL]: Disable IA/GT CEP

* CEP - Current Excursion Protection
BIOS provides setup option to:
IA CEP Enable/Disable
GT CEP Enable/Disable

The function implementation was complete in C1S by Change-Id: Ifbba4ba4f658a509afe0a06b1102e8f8398d7223
So ADL only need to expose the setup menu.

Hsd-es-id: 22012529293
Original commit date: Thu Mar 4 11:04:12 2021 +0800
Change-Id: I312c9e395b24a133c06c8f2fa8d58fab6fe726c9
Original commit hash: c8ed82338ad9c1b6e8da4db940154659d5cd48b5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/OverClockSetup.hfr
AlderLakePlatSamplePkg/Setup/OverClockSetup.uni
AlderLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: 98cb2d690bbc27f2b9d3ecd9c073febd8571a194 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:55:43 2021 +0530 
-------------------------------------------------------------------------------- 
[PCIe] BWG version 1.6 Implementation for MTL

Hsd-es-id: 16012730807
Original commit date: Mon Feb 15 16:57:05 2021 +0530
Change-Id: I9294621e6d462a7ebc5564ab3e44fefdfc237106
Original commit hash: e91b9eabb17daf31b3a771fd2eb20e14f739fff3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipEqLib.c

================================================================================ 
Commit: d8aff07f7a4ca328d89cf31a2af7f7764b4bc198 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:55:37 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH][ADL-P][AEP] Add support for ADL-P Marble Beach AEP Board

- Added BoardID, SkuID
- GPIO changes
- PCIe HSIO mapping changes
- Display Configuration
- Dq, Dqs mapping

Hsd-es-id: 16012783374
Original commit date: Tue Feb 23 18:58:56 2021 +0530
Change-Id: Ib69f0767b99fa1f3675828b08ec485d9e7408c4e
Original commit hash: 89e087d3952d2eaf0aecc4b3f12f14be136abc9c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiDetect.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/Include/PlatformBoardId.h
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPreMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/MrcDqDqsSPD/AdlPDqMap.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/MrcDqDqsSPD/AdlPDqsMap.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/AdlPPcieClocks.dsc

================================================================================ 
Commit: 8d3cf58efc6650011c0b83c966e59e9284128a71 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:55:29 2021 +0530 
-------------------------------------------------------------------------------- 
C1S/Mebx: SetDataSync must be set if CPU replacement flow is invoked

Change:
BIOS must set SetDataSync to TRUE if CPU replacement flow is invoked.

Original commit date: Thu Mar 4 09:38:06 2021 +0100
Change-Id: I45fa6c50572148c9bdd17c08754a2787b6f275d9
Original commit hash: 2cd9e63097badbfaf25870e5e06655596f38da0f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxCore.c

================================================================================ 
Commit: 17089a255b692cdbb7dd7a1e12bbc6595c33365e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:55:17 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2104_00

Hsd-es-id: N/A
Original commit date: Thu Mar 4 02:07:04 2021 -0800
Change-Id: Ia22033c58bd1c32c3de7e5a7b2ef91a2d2e53e87
Original commit hash: 2fc47bb4fd65474b4d984716e0de6609ebdceeaa

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 7ffe9ff70bec1c4f847d9298834f2cc743deee70 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:55:14 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH][ADL-N] SATA is not getting detected on SIMICS

Hsd-es-id: N/A
Original commit date: Thu Mar 4 13:27:14 2021 +0530
Change-Id: Ib49f514f9d2951eb104bf2c64ffc232e75c92d48
Original commit hash: 45146538a4cf331605294eb1de5ac101c2de4e42

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc

================================================================================ 
Commit: d61a6c1909f287f282a73c38c2f935f7764dbaf2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:55:10 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Thu Mar 4 01:34:02 2021 -0800
Change-Id: I46519d48c80c0ec422d7cf562720e13eb94c3670
Original commit hash: d5d26ede095174230dd15f68804906ea6191787b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: c8927a9ae22c9cdaaa85c3f2a0c592ba7789326a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:55:07 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH][ADLP]Adding Pcie clock and Spd Data mapping for ADLP Ddr5 MR Rvp

Hsd-es-id: 16012729397
Original commit date: Mon Mar 1 13:40:40 2021 +0530
Change-Id: I869dfb341731302c64d199c15604649a8f3d0d0f
Original commit hash: 74a7c7e7edbdd9d368fc21af31c2a2acd8ffc782

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/MrcDqDqsSPD/AdlPSpdMap.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/AdlPPcieClocks.dsc

================================================================================ 
Commit: 376e3857bbfe1f2ddc3a82722b6cb6d247eee6fd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:55:00 2021 +0530 
-------------------------------------------------------------------------------- 
[PCIe] BWG version 1.5 Implementation for MTL

Hsd-es-id: 16012730801
Original commit date: Tue Dec 29 11:19:19 2020 +0530
Change-Id: I12e67ce9f74a1645f522302e3015d547460d8ec3
Original commit hash: 5cc00585d78a95307113cc179206c22f0153a0ba

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/PcieSipRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: eab387ef195cbe314ebbfab24dac077e4e123ec4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:54:56 2021 +0530 
-------------------------------------------------------------------------------- 
[PCIe] BWG version 1.4 Implementation for MTL

Hsd-es-id: 16012730838
Original commit date: Tue Dec 29 09:10:28 2020 +0530
Change-Id: I355f4a447dedfe1f2f52da9a96e700ce94aa346b
Original commit hash: b9843fb805d182abd82328c6d9765b88fc553579

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/PcieSipRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: bd90b71241dcc64a79f30b42912fe0a2659296cd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:54:37 2021 +0530 
-------------------------------------------------------------------------------- 
Platform Debug Consent is not getting reverted once changed in BIOS page when we press F3-load default.

Remove EFI_BROWSER_ACTION_DEFAULT_STANDARD for PDC callbak or it may utilize browser setup instead of original default.
Correct help string.

Hsd-es-id: 14013599476
Original commit date: Wed Mar 3 15:34:36 2021 +0800
Change-Id: I207e4f6c8b3925f8d41b251afeabd5db3b344fd7
Original commit hash: afacb4eb1e54cdc0e37c754cd20990344f6c41e6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Setup/DebugSetup.c
AlderLakePlatSamplePkg/Setup/DebugSetup.uni

================================================================================ 
Commit: 3bc89af1a986a8d568d8d4d62b1f8a3ac4e85f0f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:54:10 2021 +0530 
-------------------------------------------------------------------------------- 
NvmeFeaturePkg[phase2]: redesign of PLN

1. Move the PowerLossNotifyDxe from Platform to feature folder
2. Remove the platform depandency from PowerLossNotifyDxe
4. Create the gPowerLossNotifySettingProtocolGuid for interact between
PowerLossNotifySettingDxe and PowerLossNotifyDxe

Hsd-es-id: 22012132017
Original commit date: Thu Feb 25 10:35:51 2021 +0800
Change-Id: I3f12180a333cbb762a7cef1a23b054d58034cd39
Original commit hash: 9b82909fec737fe00281ae93149ccf679e329e0c

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/NvmeFeaturePkg/Include/Protocol/PowerLossNotifySetting.h
Features/Storage/NvmeFeaturePkg/NvmeFeaturePkg.dec
Features/Storage/NvmeFeaturePkg/PowerLossNotifyDxe/PowerLossNotify.c
Features/Storage/NvmeFeaturePkg/PowerLossNotifyDxe/PowerLossNotify.h
Features/Storage/NvmeFeaturePkg/PowerLossNotifyDxe/PowerLossNotifyDxe.inf

================================================================================ 
Commit: 7a6dbbd3a25334db0729e5102887dffd465b01a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:54:07 2021 +0530 
-------------------------------------------------------------------------------- 
Add new fields in _DSD returned package for OS SW CM support.

Add "usb4-host-interface" and "usb4-port-number" in _DSD of ITBT root port and XHCI SS port.

Hsd-es-id: 22012163654
Original commit date: Thu Feb 4 10:39:53 2021 +0800
Change-Id: I799cfb0eeac45f3584d69ef0c390b2707d8bb6e4
Original commit hash: 839dbdcae067975b937a8e1623f70effd8cfda41

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssItbtPcieRp.asl
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssSsdt.inf
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssXhci.asl

================================================================================ 
Commit: f295dae2a761b1578d017882d28c3c4b01a819df 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:53:58 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-N] Disabling Non POR Silicon Features in FSP specific to AlderLake-N.

Silicon feature PCD disabling as in boardpkgpcdupdate.dsc does not effect in build as FSP gets built before boardpkg.dsc.
Moving all silicon feature PCD disabling changes to FspPkgPcdUpdate.dsc.

Hsd-es-id: 16012730618, 16012745071, 22012118937
Original commit date: Wed Mar 3 05:28:00 2021 +0530
Change-Id: If664011ee8ea33a3cdaf44d302d8647fe1068580
Original commit hash: 3387e2c2efab1e1d4d7b2bcb7f75beb9c811f012

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdUpdate.dsc

================================================================================ 
Commit: 3987ce05a137927f6af3598f4e905277b72da2c1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:53:49 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Cpu: Fix some Klockwork errors

Fix the Klockwork errors that caused by the code change below:
commit Id SHA-1: ad755dca0de98f1760110db832ee034565e521ae

Hsd-es-id: 1508842185
Original commit date: Fri Feb 26 15:56:07 2021 +0800
Change-Id: I5ab81011f3fd645deb921153c1b43961182982bf
Original commit hash: df5e45331e5415bbbcd35f30b0d6792fae963e64

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/SmbiosType7.c

================================================================================ 
Commit: f7e551355be170a94c1bba814e7d980cbd332ad1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:53:40 2021 +0530 
-------------------------------------------------------------------------------- 
[MTL-M][VP][Security]:  Unable to save Default Settings in Bios Page with Corp IFWI

Issue: load bios default(F3) will change MEBx setup options, after save(F4) show error for relate to MEBx options differents with bios default.
Resolution: Add questionid and flag to the related MEBx options and do nothing when F3 is press.

Hsd-es-id: 16012640237
Original commit date: Wed Mar 3 15:47:43 2021 +0800
Change-Id: I546f849c6d243dea7d45cf3962c8e678b76ac498
Original commit hash: 8d0803803555a4701ee0f217d44f3462af2d6878

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSetup.c
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSetup.h
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSetupVfr.vfr

================================================================================ 
Commit: 49a33d9bdb21c40de26c95dbf73dc2509556e344 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:53:35 2021 +0530 
-------------------------------------------------------------------------------- 
[ADLP][ADLM]:Changing SLP_S0 residency counter for ADL P/M sku

Hsd-es-id: 16012807020
Original commit date: Tue Mar 2 06:23:42 2021 +0530
Change-Id: I59c9584010f3b5d4ade2274c248ba412029ca7b4
Original commit hash: b0fc24190ce48636d6511e3d668eb7d0bae6f270

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/AcpiFeatures.c

================================================================================ 
Commit: 6c223c61bba92ae344343363246ff03c7467f2a7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:53:29 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P] Setting Default Board-ID for ADLP.

Updating the PcdDefaultBoardId to 0x13 for ADLP.

Hsd-es-id: 1508879927
Original commit date: Thu Mar 4 09:47:06 2021 +0530
Change-Id: Ib0c81c25b15335ccc2f408d9a350270b7fbd381f
Original commit hash: 8108ace3524a085dbccf9da59db8f776385f6535

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgPcdInit.dsc

================================================================================ 
Commit: 1502fdc1daa0610581e3eaef5312ffa2319ba307 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:53:09 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2103_00

Hsd-es-id: N/A
Original commit date: Wed Mar 3 17:51:10 2021 -0800
Change-Id: Iabd34985fa69f6733b876d2685d9eb180d2fb39b
Original commit hash: 168818aa85662e74ea295816d389bd332e45f43f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ff64b1a6554a365068015ccbcee3bdaf2b6fc4dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:53:02 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLake/Chasm Falls: Enhance tools to cope with multiple FlashMap

For the new requirement, there are 2 FlashMap for resiliency debug and release.
Enhance this tool to detect which FlashMap shouldbe used.

Hsd-es-id: 1508892467
Original commit date: Wed Mar 3 11:36:08 2021 +0800
Change-Id: Id0aba0b584755eaec918be8a57e6ce85c32c59f6
Original commit hash: 387c489c2742aec60d80573e734e390ba903e9ed

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/NewGenCap.py
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/ReadMe.txt

================================================================================ 
Commit: 80b10870159ed5816c1a0ff36474498a5f356a65 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:52:59 2021 +0530 
-------------------------------------------------------------------------------- 
Compatibility: make resiliency bios support compatibility with more microcode in release build.

resiliency debug build currently only support one microcode and it support recovery and resiliency.
reliliency release build have 1.8MB space to store microcode, up to 6 pieces, and support recovery and resiliency.

Hsd-es-id: 1508795824
Original commit date: Sat Feb 20 16:44:13 2021 +0800
Change-Id: I4a3f5ff47f010342ce8dadabcaa650475b844813
Original commit hash: a7252257761f30033fa1b131c7e0a1b2a09d09d3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/Include/Fdf/FlashMapIncludeRes.fdf
AlderLakeFspPkg/AlderLakeFspPkg.fdf

================================================================================ 
Commit: 88dc85b9f39f081618fcabb1f5adef0143306ad2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:52:37 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Added ACPI assert capability

Acpi code has a recurring problem of having BSOD issues that are
very challenging to debug. Here we propose a solution to help the
debugging process, an ACPI assert method.

This method will halt execution via a deadloop, print an acpi debug
message of the coder's choice, it updates the post code, and
implements a timer countdown from 10. Once the countdown reaches
0, The postcode changes to ADB6 to indicate to the programmer
that they should enable acpi debug messages. Then the function sleeps
for 1 minute, yielding the processor. And then the cycle repeats.

Hsd-es-id: 22012273511
Original commit date: Mon Feb 8 15:50:07 2021 -0800
Change-Id: I7d9d23910153ccb5701d8f6495ad71f01bc612ca
Original commit hash: 15c816f39f14d96c238df293b1d00175a2277859

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
ClientOneSiliconPkg/Include/AcpiDebug.h
ClientOneSiliconPkg/Library/AcpiDebugLib/AcpiAssert.asl

================================================================================ 
Commit: 5b171d3d40e789c61d623361ae5752244f128596 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:52:12 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] Added 19.2 MHz SNDW clock value support for FPGA

Added 19.2 MHz SoundWire clock value support for FPGA.

Hsd-es-id: 1508906327
Original commit date: Wed Feb 10 16:23:59 2021 +0530
Change-Id: I39743b02f31109d4f2dbb378fa1fc7126e157069
Original commit hash: f8900013606dc4288f558c4ddd2c1e682225b22f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchHdaSoundWireCtrl.asl

================================================================================ 
Commit: 915ffb73a618a65141c708f297d888813fcc1807 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:52:00 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg, AlderLakeFspPkg: Inclusive language support

The commit changes code comments to support inclusive language.

Hsd-es-id: 22012509567
Original commit date: Fri Feb 26 15:43:24 2021 -0800
Change-Id: I8203931bf92438893e11d321b92efc70eba1182a
Original commit hash: b63dabeefcb56693eb9f6e17d22f5803fef160ef

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspsUpd.dsc
ClientOneSiliconPkg/Include/ConfigBlock/SiPreMemConfig.h
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
ClientOneSiliconPkg/Pch/IncludePrivate/PchNvsAreaDef.h
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInit.c

================================================================================ 
Commit: 602508eedaf402b451bf31e531700eacbf82fe87 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:51:53 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH][ADL-N][VMD] Added pcd check for VMD policy update and silicon initialization.

VMD feature pcd will be disabled for ADL-N sku. Hence added pcd checks for VMD to avoid the VMD related functionality.

Hsd-es-id: 14013756039
Original commit date: Mon Feb 22 21:36:26 2021 -0800
Change-Id: I3f56cca70a67433befe0f053966511b5f3cea30d
Original commit hash: 394109e7ac2e5d2103dac41595a38135ec33203d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.c
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.inf
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInitFsp.inf

================================================================================ 
Commit: 14b574a4db18160b46205f1b51b5868b5a695aad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:51:49 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL]: Put ApIdleManner from FSP-S to FSP-M

When Disable Mwait in Setup, ApIdleManner should not in Mwait value(2),
But PcdGet8 (PcdCpuApLoopMode) run first than  Fsp-s, so must put ApIdleManner into FSP-M

Hsd-es-id: 1308409154
Original commit date: Tue Mar 2 16:30:51 2021 +0800
Change-Id: I49f319912a541e3c4a74cce00767f9ff8ac0ad4b
Original commit hash: a1e17ae5a6e1d6c7994fb4f941a35b111fe82642

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiCpuPolicyDebugLib.c
AlderLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiCpuPolicyDebugPreMemLib.c
AlderLakePlatSamplePkg/Setup/CpuSetup.uni

================================================================================ 
Commit: 476972536d026cb09e0bad6fb7d4612884a654f5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:51:39 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/SiPkg: Clean up the un-used pcds and build flags

Remove PcdPegEnable from AlderLake and MeteorLake, it is only listed in DEC/DSC and Doxygen documents but has no real usage.

Hsd-es-id: 1508818078
Original commit date: Wed Mar 3 16:11:37 2021 +0800
Change-Id: Iac65c4696f7db0b435dc8bbc3892f8b92dc528a9
Original commit hash: b356eae40a6a55255b5669a081feb1036d8b925f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc

================================================================================ 
Commit: 4034407152c29afdf6f22fbe63bba3b9e6f78b60 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:51:36 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] Disable power reduction options for ITSS

LegacyIoLowLatency field has been set to disable power reduction options
for ITSS on IBL. Changed programming flow to avoid manipulation of read-only
register. As value of this register is zero by default on other projects,
this change should not affect them.

Hsd-es-id: 22011889746
Original commit date: Fri Jan 15 13:44:32 2021 +0100
Change-Id: If1b0a69941eeb23bbe5b497028f969e289c49b68
Original commit hash: 13765be953f83551292d266f2258a7c671e1805b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/ItssLib.c

================================================================================ 
Commit: 59fb54c716d3ffa15748294d2fe59b7c822a6cd5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:51:31 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] Move ControlIommu out of patch table.

- Removed ControlIommu from PatchTable.
- Kept ControlIommu default as enabled from HFR, as it is POR settings
  for all ADL.

Known Issue:
Display distortion issue seen on OffBoard Graphics Card which are not IOMMU Compliant,
on ADL RVP. Screen goes white in SetupPage and Shell.

Recommendation:
- Use Gen4 External Gfx Cards which are IOMMU Compliant.
- Alternatvely, can update below BIOS knob to prevent this issue:
  Set "Control Iommu Pre-boot Behavior" = "Enable IOMMU during boot with exception list".

Hsd-es-id: 18014261078
Original commit date: Wed Mar 3 15:09:38 2021 +0530
Change-Id: I7311197378f26b51c6047842dddde90ffd810c70
Original commit hash: 7d6ded743b1fa2c6b59485be6df65a1c4831390e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeNBoards/Include/AlderLakeNRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
AlderLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 12d707a8d603c8d0b3fc45fd69abaf319476bc23 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:51:25 2021 +0530 
-------------------------------------------------------------------------------- 
[TCSS] Create new Si policy to switch between FW CM and SW CM for USB4 BIOS SW CM support

Modeify default value to FWCMmode.

Hsd-es-id: 22012132886
Original commit date: Wed Mar 3 16:31:08 2021 +0800
Change-Id: I1558955c36a539479b25450c71ba417c306f4813
Original commit hash: ace196190bf6f5cff9f3500af6a83accb2ff440e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/TbtSetup.hfr

================================================================================ 
Commit: 854a3d0834854048598d9c3ed27ece3bc8ea8696 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:51:22 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] MIPICAM_HID_LENGTH need to be increaded

MIPICAM_HID_LENGTH camera sensor name length  is only 4 bytes.
Need to increase to higher size to support "Chimera1", "Chimera2", etc... sensors

Hsd-es-id: 1508679434
Original commit date: Sun Feb 21 18:53:45 2021 +0200
Change-Id: Ibec4d083f71e107d3c834283a8a93dc197b58f2e
Original commit hash: a2b18a5d0b908e7a208594ce80c4610e7263009a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 5d22864e8cc0b0e0f8adc31f7f23c24c1cacd029 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:51:05 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Mar 3 01:33:46 2021 -0800
Change-Id: Ia00b4bb44635fcc7c5167641353131a84ef9ac30
Original commit hash: 6f0125565b5c1587fd6b7d3573651e38eb4e71f1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 5e8ad99b2a6c1255399245b26a84d73fbfafe3cb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:51:01 2021 +0530 
-------------------------------------------------------------------------------- 
NvmeFeaturePkg: Add new NvmePcieRpLib header

Define API to get root port complex information from platform code.

Hsd-es-id: 22012132017
Original commit date: Wed Mar 3 14:44:24 2021 +0800
Change-Id: I9a4d53dce78f7005cb86f03e6840f8e8f4b16db3
Original commit hash: d16deafa952cde995a16f3069b854aeedd7ea333

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/NvmeFeaturePkg/Include/Library/NvmePcieRpLib.h
Features/Storage/NvmeFeaturePkg/NvmeFeaturePkg.dec

================================================================================ 
Commit: 53ba50e9cbb4b9ce95364c3ee977d3ed75b37b29 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:50:54 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit dfc6e3d616f5863a1f846a9ec96b516790005dc4)

Wed Mar 3 08:16:58 2021 +0000
Original commit date: Wed Mar 3 08:16:58 2021 +0000
Original commit hash: 83a550f85745740f5ec6b7f502ba612fd1fe5043

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e6a99d543a4a765bc31efc09b44583f9ae202d57 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:50:50 2021 +0530 
-------------------------------------------------------------------------------- 
[HSD-ES][central_firmware][bug][bios.alderlake][22012129403][ADL-S][DC-3][SR07][Consumer][B1+B0] SUT is getting hung at PC 0054/00D5 when Two 16GB RAM's is connected to the SUT.

Issue:
 Sporadic Normal Mode memtest failure or memory corruption in Fast flow with DDR5 2DPC at 3200

Root cause:
 PDA Enumeration was still running before JEDEC init sequence in Fast flow,
 and it was identified before that we need RttPark to be programmed for PDA enumeration to work.
 Also multicycle CS disable should happen after initial MPC/VREF programming.

Solution:
 Run JEDEC init sequence using restored Generic MRS FSM before PDA enumeration and multicycle MPC config,
 and then second time after this.

Additional fix in TrainDDROptParam - missing WrV recentering for params that affect WrV, like OptWrDS

[
Hsd-es-id: 16012788500
Original commit date: Wed Mar 3 02:13:57 2021 +0800
Change-Id: I026a3b053d873bfda92e8d095073d09bf4dd9548
Original commit hash: cdae9f100d0271fbd7bb791528af50dcba9b5fd8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 5c17dc58c32f807c16ace8d15e43bbbe2f23cdb1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:50:42 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH][ADLP] Enabling Sata PUIS support for all  ADL skus

Hsd-es-id: 22012132700
Original commit date: Tue Mar 2 06:51:13 2021 +0530
Change-Id: Ib91bcf78763d90d12bcee10e711253acb1dd3e77
Original commit hash: e45570554b98822a05e3e26d72bb438f7b92732e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/AcpiSetup.hfr

================================================================================ 
Commit: 64ee335d20f346bff77df3607c8f27cc2119659d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:50:35 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Fru/AdlCpu: Add GT0 Device ID support for Gfx

Hsd-es-id: 16012811780
Original commit date: Tue Mar 2 20:18:24 2021 +0530
Change-Id: I5228e8581a9ea4cf148e27cd82b3d1efbab9e6b3
Original commit hash: 0cca72af7dc6819df2a70e5ae0446b4a508e71b7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/Library/PeiDxeSmmGraphicsInfoFruLib/GraphicsInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/IgdRegs.h

================================================================================ 
Commit: 4d28641af568cc6c09ab32f4ba9c1c52758ae74c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:50:25 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH][ADLP] Lid Switch S3 wake not happening

Adding Lid wake GPIO for Lid switch device to notify OSPM that
it supports wake from SX

Hsd-es-id: 1508731411
Original commit date: Tue Mar 2 05:55:33 2021 +0530
Change-Id: I6c4e41853072b5362ab6a6f731764be31c0651bb
Original commit hash: 0ffe1e60525e7a88d7c93ad3a4ce563963db74f8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlMPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPostMem.dsc

================================================================================ 
Commit: 0cc6931d92c9493912bbcbd606ff4ea8da425fe6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:50:20 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH][ADLP] Adding UFS pep constraints

Added UFS Pep constraints to make the UFS PG Entry rate consistent.

Hsd-es-id: 16012744816
Original commit date: Thu Feb 25 16:14:14 2021 +0530
Change-Id: I26423ccfcebe645bef57680214ecf54583acf2dc
Original commit hash: 7e0dee17473de175a769930985f206cc0d93a5c1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Setup/AcpiSetup.hfr
AlderLakePlatSamplePkg/Setup/AcpiSetup.uni

================================================================================ 
Commit: 25b425fabd9ba56c76fb6418165f9db8f3363967 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:50:16 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] Clarify delay observed from BIOS 2081_02_92 (PART2)

When enabled UCMC device or disabled USBC connector manager. Does not send EC command 0xE1 to get Ucsi rev.

Hsd-es-id: 1508880276
Original commit date: Wed Mar 3 11:31:35 2021 +0800
Change-Id: I2cdc7936371e738714d07344e425df2a0cedf23b
Original commit hash: 88e38d0b5028a5a1ef8d7c527cea4d0a76b8ad6b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeCDxe.c
AlderLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeCDxe.inf

================================================================================ 
Commit: 1bd44775ab0d6d1e0921e8aba6aad5ca091d58f9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:49:54 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2102_00

Hsd-es-id: N/A
Original commit date: Tue Mar 2 17:49:09 2021 -0800
Change-Id: I014743ddaa05bcd00efa4ad53f14fc35985f723a
Original commit hash: 2302672150497467b372353df5a29420500b8bfd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 23c83cd371ab5b34dd683a5365f260f9921f449d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:49:13 2021 +0530 
-------------------------------------------------------------------------------- 
BugFIx:Release BIOS v1095 is not booting to OS

Correcting the flow of enabling catalog tracing for Postcode and
Progress Code using SVEN only in Release BIOS and not disturb any other
flow.

Hsd-es-id: 16012788402
Original commit date: Tue Mar 2 15:34:33 2021 +0530
Change-Id: I23e8506376ad0212f001284895607887977e4853
Original commit hash: d708ad3c75e259a9250992ca25d8a265e0ce0554

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Library/TraceHubStatusCodeHandlerLib/RuntimeDxeTraceHubStatusCodeHandlerLib.c

================================================================================ 
Commit: b72511fc272b23889091f06b1fe8206ee2d5a779 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:48:57 2021 +0530 
-------------------------------------------------------------------------------- 
ADL Platform VR Spec Update for WW9_2021
 - Updated LL, IccMax for ADL M segments
 - Added ADL P 442 SKU support

Hsd-es-id: 16012801432
Original commit date: Fri Feb 26 16:52:15 2021 +0530
Change-Id: Id8e16ede4ad61c48d50f061cae37291b1cb35888
Original commit hash: f4ca06d3b7f4d5b62942698dde9006caf5cc1316

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/CpuSetup.uni
ClientOneSiliconPkg/Fru/AdlCpu/Include/Register/SaRegsHostBridge.h
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: d90b771da30e0afd39157529c63c43e3fcd324c0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:48:53 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P][J1] - Peg10 is not PG when PEG62 DA
Providing correct condition

Hsd-es-id: 16012808663
Original commit date: Mon Feb 8 19:43:25 2021 +0530
Change-Id: Ic0d6d1827d7a104d5e84838e50d52017a590a79a
Original commit hash: e8ff96d9e9de048723b2bfaf63d76f6a39a7e49b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/Include/Library/CpuPcieInfoFruLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c

================================================================================ 
Commit: 1cf2b79fa237aa282f083d864b384cdf4e8b16bb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:48:49 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Mar 2 01:32:46 2021 -0800
Change-Id: I4da84544d93fcafff11a5b7cd45e339564343027
Original commit hash: 942f2f6ef23dc656d48183fa2091db7e1ce6e8fb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 4dcea532c6cedac0a4392dcd549a463619c0955f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:48:45 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] Clarify delay observed from BIOS 2081_02_92

When enabled UCMC device or disabled USBC connector manager. Does not send EC command 0xE1 to get Ucsi rev.

Hsd-es-id: 1508880276
Original commit date: Fri Feb 26 18:28:08 2021 +0800
Change-Id: I5cadf40487f6fb0aaa0fc83fe4ada992d17e9434
Original commit hash: df30e4a98800b08e3e011e957b1dbd50e84128a2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeCDxe.c

================================================================================ 
Commit: 9c41ff1785dbef05f3dc6002bf00e6f6a39158ed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:48:21 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/PeiCpuInitLib: Remove programming ConfigLock bit in MSR

Remove programming ConfigLock bit in LT CONTROL STATUS MSR 0x2E7 since
"this bit is no longer supported from CNL".

Hsd-es-id: 16012729653
Original commit date: Thu Feb 25 10:01:11 2021 +0800
Change-Id: Ica1fd68b241aa1af190aec5b36719470c9c4f761
Original commit hash: c8a814cbde3de307246e4589f487f9aeb9da4ac8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureCpuConfiguration.c
AlderLakePlatSamplePkg/Include/HstiFeatureBit_1_1a.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c

================================================================================ 
Commit: 1b64c9f58848b95e3aca40d7a4a7734c0c39b991 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:48:17 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 0b77a36a11989bdfcf73248ae5626e82a63b15e1)

Tue Mar 2 05:15:19 2021 +0000
Original commit date: Tue Mar 2 05:15:19 2021 +0000
Original commit hash: 61613d59f9bbc5409aec6389611dc5d42ead3442

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 51ddf8021537103cf98b0381b88d5fd09973b7d3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:48:13 2021 +0530 
-------------------------------------------------------------------------------- 
[client_platf][ADL-P][LPDDR4/LPDDR5][Port from TGL]Correct TAT timing values.

[Issue/Feature Description]
  tWRWRdr, tRDWR[sg,dg,dr] and tWRRD MC timing values misaligned
  tODTLoff LUT missing JEDEC note call out adding 8tCK if BL32 to table values

[Resolution]
  tWRWRdr MRC aligned formula to MC design
  tRDWR[sg,dg,dr] properly converted timing units for precision
  tWRRD MRC aligned formula to MC design
  Remove tRDWR[sg,dg,dr] timing offset 0xE
  Increase tWRRD_DG_MAX to 100
  Updated tODTLoff return value to conditionally adds +8 if BL==32

[Impacted Platform]
  ADL-P

Hsd-es-id: N/A
Original commit date: Tue Nov 24 13:52:57 2020 +0800
Change-Id: Ic3022f05b38fdc10aa068524665f10382b64030d
Original commit hash: 3b021da74ceae25730094e8df45d7ea90277f1ac

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c

================================================================================ 
Commit: 75b33233523c0e621c5c0fa3802d1e061b4fae5c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:48:08 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH][ADL-P][AEP] Add support for ADL-P MM AEP Board

Added ADL-P AEP DG02 384 BIOS Support
- Added BoardID
- GPIO changes
- PCIe HSIO mapping changes
- Display Configuration
- USB OC changes

Hsd-es-id: 16012783358
Original commit date: Fri Feb 26 23:07:32 2021 +0530
Change-Id: I88ba4634b5b21bf3934ef4ca153b4ac48a320e20
Original commit hash: f61e040b84853bf55860ee7841242610e9e113d3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/GpioTableAdlPPreMem.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiDetect.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/Include/PlatformBoardId.h
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPreMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/AdlPPcieClocks.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/AdlPUsbOC.dsc

================================================================================ 
Commit: 4e8cbe6919811c588b782b25e4627ec5c96bca8c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:47:45 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakeBoard/Gcc: PostBuild.sh will consume <Project><SKU>_BUILD flag for different skus binaries name

1. Add ADLP_BUILD flag, it's used to decide binary name on PostBuild.sh
Name: ADL_P_FSPWRAPPER_<BIOS ID>_<D|R>.rom

2. Add ADLN_BUILD flag, it's used to decide binary name on PostBuild.sh
Name: ADL_N_FSPWRAPPER_<BIOS ID>_<D|R>.rom

Hsd-es-id: 1508491131
Original commit date: Tue Mar 2 08:21:56 2021 +0800
Change-Id: I9b1cad9234bf1e964386cae2866c92985aaaabc4
Original commit hash: 2559bb3055b131cad309ac444ab944ea19fb316d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BuildIafw.sh

================================================================================ 
Commit: c984e910d340cb55c87a61c00075f1d18cb36783 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:47:43 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2101_00

Hsd-es-id: N/A
Original commit date: Mon Mar 1 17:51:14 2021 -0800
Change-Id: I3c74b31018b9a213d5278b0c469bf32436e60c92
Original commit hash: af48317cd492a310152654e98d07fdb64047d4f5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 2ab7bbb3e89f60d6abc65bdbc726d96930069ed5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:46:42 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/PcieRp: PcieSipRegs definition updates

Removed usage of PchPcieRpRegs.h from PeiPcieSipInitLib.
Cleaned, updated and corrected naming convention in PcieSipRegs header.

Hsd-es-id: N/A
Original commit date: Fri Feb 26 14:06:38 2021 +0100
Change-Id: I294b0ebedaeab81671e7a2d95de58aba464faa77
Original commit hash: c12e50f6b67e4b6897cc6552b2b5222e3672b7e6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/PcieSipRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 3c8100a4127a95574ba4ef23124f7a89329c8837 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:46:32 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Mar 1 01:27:36 2021 -0800
Change-Id: I6ece881f929ae73e06bd1cd48eede0aa9cf8d307
Original commit hash: 055153b17924a24cafb4cdc6c4840209fbef46f8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: c1ca84cc0f770abd49e0ef19ae31dfcff5517358 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:46:26 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] Cleanup of USB register definitions

The goal is to align xHCI register definitions header file aligned with
OSXML auto-generated header files.
This changes contains following:
  - removal of unused definitions
  - unify bit defines for OSXML style

Hsd-es-id: N/A
Original commit date: Wed Feb 17 17:02:44 2021 +0100
Change-Id: Ie8058b8ad7fa2eb39847643484121108a13a2c13
Original commit hash: 4bc1a169a8330ea2466ebd292e2ab0d122c51ec6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Vtio/Dxe/VtioDxe.c
ClientOneSiliconPkg/Include/Register/UsbRegs.h
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmUsb.c

================================================================================ 
Commit: b6e307036b80bff6ed71709f68491dd387be0066 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:46:08 2021 +0530 
-------------------------------------------------------------------------------- 
ClientSiliconPkg/PMC: Updating the VCCIn_AUX timer values in Policy

As per the recommendation updating the VCCIn_AUX timer values in policy

Hsd-es-id: 16012761037
Original commit date: Thu Feb 25 17:40:51 2021 +0530
Change-Id: I6a2b79efb89fa1476b6654962d82e8dbbb509658
Original commit hash: d5047185885ca36ac1233aa921f1e8c352f6e8aa

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PmcFivrSetup.hfr
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c

================================================================================ 
Commit: 1888a5c215466cecd6e4ff615793b4c0f30e5b70 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:46:04 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] Correcting the Max Clock count

The Max clock count should be updated to 7 for ADL M. There are 0-6 reference clock

Hsd-es-id: 16012589027
Original commit date: Thu Feb 25 14:05:18 2021 +0530
Change-Id: I3e9fdf70fd1ed0043b24815db27b7be617ad9c1c
Original commit hash: 9ac847d9df626c11afa254a9834b4f5f822fa1bb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/Library/PeiDxeSmmPchInfoLib/PchInfoLibAdl.c

================================================================================ 
Commit: c8817c3ecde375de21d0c788562b36f45affa4d1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:45:50 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2097_00

Hsd-es-id: N/A
Original commit date: Sun Feb 28 17:51:45 2021 -0800
Change-Id: I200f8106526f154ddf52749bbb0ac5d814ef170c
Original commit hash: 7c806b074fd736d62d631d539e5acdc4daa43335

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d52f2d2fae7f9ae507e327cb676136c3c33a8ff0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:45:28 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun Feb 28 01:24:15 2021 -0800
Change-Id: I4bfd640fc4acd34d09e4e181dc7c00f929545a8f
Original commit hash: 3ac6df64ee54fa25ed7a630c962a94046d6e971f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 99ce3794fb089c3f7880de224e1db7238b6539e3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:45:21 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2096_00

Hsd-es-id: N/A
Original commit date: Sat Feb 27 17:48:53 2021 -0800
Change-Id: I2a59f15f29a5a90892f41007608af405eafb9710
Original commit hash: 435636fecd738df411688657249054556d0d9375

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 4046a3a31ddd4d2e65c41c2ea2c3a9d3dcb5dad7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:43:55 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sat Feb 27 01:24:12 2021 -0800
Change-Id: I66a2ff5c0e619b60e7e10411284bc041cf6e37e4
Original commit hash: 2cee074774d844ab1e8292938877c1cb731d0900

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: d672c829cbf44f32cfd046b4bcbf82ba5fb6aa5e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:43:49 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 47dc3a229a18ce7851f35667084aa27f73c63d1f)

Sat Feb 27 06:20:15 2021 +0000
Original commit date: Sat Feb 27 06:20:15 2021 +0000
Original commit hash: 5ea7e33e541e42edb56abfdf1e57b4f7b3a35568

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 722e416e61788b27cba04cd15943b2b9d0248f20 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:43:45 2021 +0530 
-------------------------------------------------------------------------------- 
[integration_step_event][22012130804][ADL-M ADL-P] Fix SAGV enable with Gear4 causing a exception.

Additional change: Disable LpDqsOscEn for Lp5 Gear4 till we have root cause/fix

Hsd-es-id: 22012130804
Original commit date: Fri Feb 26 12:40:17 2021 +0530
Change-Id: I92ad10a6b301540b331c0707122bc06f1493f365
Original commit hash: 7ba388a5d727b1cf58c54c8651d324c1e770d7a1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 9d4ee627fff6dec2e605fb7067ae1e0a0f7c4bae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:43:36 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2095_00

Hsd-es-id: N/A
Original commit date: Fri Feb 26 17:49:52 2021 -0800
Change-Id: I3abfb8ad5c7b29bf8acfaed34ac7e4f0242e08c3
Original commit hash: 444ee10f455e7af135678dfe19822eadde8dae40

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 23fcbc33490d9f0dbd5eed1d39260f179158f0fc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:43:28 2021 +0530 
-------------------------------------------------------------------------------- 
PeiPcieSipInitLib: BIOS failing to configure pl16l23ec register with uptp/dptp values for Gen4

pl16l01ec register size is 16 bits

Hsd-es-id: 14013764658
Original commit date: Thu Feb 25 10:18:56 2021 -0800
Change-Id: Id1bf03bbed1b51658d41d7deb7779b337907a33d
Original commit hash: 300cc8bc9e1f511ab85626bd5a3fdcb7f48ea0b9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipEqLib.c

================================================================================ 
Commit: 2b61d99f317837cd96211d5e9c0c11493351f022 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:43:24 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] Enabling ModPHY core power gating for unassigned lanes

Request is for BIOS to read the FIA LOS registers to determine which lanes are unassigned and set their reg_enable_pwr_gating to 1

Hsd-es-id: 16012771888
Original commit date: Wed Feb 24 14:15:24 2021 -0800
Change-Id: I700aeaf0b06381c96ec64e772d4b65aa06d43f4b
Original commit hash: 61fc2eb06bcf6571b822c42d71d26d7bb3a384e5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchHsio.c
ClientOneSiliconPkg/IpBlock/Hsio/IncludePrivate/Library/PeiHsioLib.h
ClientOneSiliconPkg/IpBlock/Hsio/LibraryPrivate/PeiHsioLib/PeiHsioLib.c

================================================================================ 
Commit: 3560667451d769acc11aa0b156a103bd83ea4f0f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:43:00 2021 +0530 
-------------------------------------------------------------------------------- 
MTL/PMC: Configure PMC IP according to BWG

Applied "Static register recommended settings" for:
- General Power Management configuration
- ACPI (General PM configuration A, BM_BREAK_EN and Cx State Configuration)
- Configured revision ID Register
- Extended Test Mode Register
- Set Strap Msg
- PMC Power Control
- Power Management Configuration
- Slow Ring
- System Agent
- Misc Events
- PM State Hysteresis
- PM Sync Mode
- ModPHY PM Configuration
- ACPI Timer
- OBFF Configuration
- CPPM Clock Gating Policy
- Clock Source Shutdown Control
- Low Power Mode Auto-Demotion Host
- Host SW Power Gating
- PSF Fabric Power Gating
- VR Miscellaneous

The PMC registry programming was verified on Simics.

Hsd-es-id: 22012116697
Original commit date: Mon Feb 8 22:55:53 2021 +0100
Change-Id: I0f48518a0b3fe3a6c9b9d32d2860543388d4951e
Original commit hash: c59f4068176c598dbad3fa749835319cb9391084

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/PmcSocConfig.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLib.c

================================================================================ 
Commit: e8d2d1c7cd87c335e1fb1b8e6a01fbf08d7989fe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:42:56 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] Fix TX State bit position for Hard/Virtual pads

We have difference between TX State bits for Hard and Virtual pads
For Hard GPIO pads the bit is located on BIT0
For Virtual GPIO pads the bit is on BIT1
This change handles the difference.

Hsd-es-id: N/A
Original commit date: Tue Feb 23 11:18:15 2021 +0100
Change-Id: I40609813034df5eca564c14d9746a756ec99c1f9
Original commit hash: 8d0dc0f69b4ef35a2aba6e0c5a47d493bec0a16e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/IncludePrivate/Library/GpioPrivateLib.h
ClientOneSiliconPkg/IpBlock/Gpio/Library/PeiDxeSmmGpioLib/GpioLib.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibPch.c

================================================================================ 
Commit: 42766fca6176d5d4ce93384f9aa432517d25789e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:42:40 2021 +0530 
-------------------------------------------------------------------------------- 
[MTL][OC]Remove Domain 5, L2 Atom support from BIOS.

MTL does not support domain5,remove Domain 5 L2 Atom for MTL.

Hsd-es-id: 14013771712
Original commit date: Mon Feb 1 14:58:52 2021 +0800
Change-Id: I219c2855a6f50041e3a685e2a25e471e78291818
Original commit hash: d2d7b4ef160824b92f004847d706af3a695c07a8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/BaseOcFruLib.h
ClientOneSiliconPkg/Fru/AdlCpu/Overclocking/LibraryPrivate/BaseOcFruLib/BaseOcFruLib.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c

================================================================================ 
Commit: 9db291779efc6ce72af528c43c11d8286b389cb6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:42:36 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Feb 26 01:27:30 2021 -0800
Change-Id: I3e9e79e981244e600b2f48089058972ec712313e
Original commit hash: 082440dfdada60405f9d4da715a3aa5f0475aa70

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 63be35178382638fb2774e2db2ec61a4fb677159 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:42:30 2021 +0530 
-------------------------------------------------------------------------------- 
[C1S] Align the mailbox command definition to structure format - Phase 3

Rename marco definitions of mailbox command.

Hsd-es-id: 22012125396
Original commit date: Mon Feb 8 15:31:26 2021 +0800
Change-Id: I94c9889e8750f8b745f651c3db27d9f2f96e2f29
Original commit hash: 0623aaf4ca10b49bfbe2563f1222937f20bfda48

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.c
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PerformanceStates.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerOnConfigLib/PeiCpuPowerOnConfigLib.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiDxeSmmCpuCommonLib/CpuCommonLib.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/SmbiosType4.c
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PowerMgmtInit.c
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/Overclocking/LibraryPrivate/BaseOcFruLib/BaseOcFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/Include/Library/CpuMailboxLib.h
ClientOneSiliconPkg/Include/Library/VoltageRegulatorCommands.h
ClientOneSiliconPkg/IpBlock/Overclocking/IncludePrivate/OcMailbox.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcLib/OcLibrary.c
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c

================================================================================ 
Commit: 9f631b489c22056cacf923e6ec0df51d1570abdc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:41:55 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH][ADL-P] Support IMX488 functionality for ADL-P GCS (BIOS settings)

ADL-P GCS default BIOS settings for camera, audio, and THC.

Hsd-es-id: 22012132001
Original commit date: Fri Feb 19 11:03:32 2021 +0800
Change-Id: I7da4936bc4e89221eca0f108e5cf9410bf12654f
Original commit hash: 52bd179984fa2a226e5031ff8dcb0a8120a93ce7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: b0bac093ce61eaf3fd480c09b20402b42f08900a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:41:51 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] Integrate GOP V1056

Hsd-es-id: 22012236102
Original commit date: Thu Feb 25 12:07:30 2021 +0530
Change-Id: I557892a5a25f6af8f9cdc6c1e8ed40dac5a1f168
Original commit hash: 3d029023ea419d059eef31923774ca0bf611acf7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/SampleCode/Vbt/Vbt.bin
AlderLakeFspBinPkg/SampleCode/Vbt/Vbt.json
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi

================================================================================ 
Commit: 3ef863896e98209d54d49940c55c6dcf1ec985f3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:41:44 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/TraceHub: Clean up the un-used pcds and build flags

Remove PcdTraceHubEnable, it is obsoleted.
For server, remove it from DEC/INF/C.
For client, remove it from DSC and Doxygen documents.

Hsd-es-id: 1508818078
Original commit date: Wed Feb 24 18:19:35 2021 +0800
Change-Id: I505168c3f5f16ca1d00ee4f1a22f0c729ba84445
Original commit hash: 371fe9a4b1bc8618ecbe6e0d61be9e5902fa2014

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakeFspPkg/FspPkgPcdInit.dsc
AlderLakeFspPkg/FspPkgPcdUpdate.dsc

================================================================================ 
Commit: 3c8786468f8644ccccfc75d3440653b4220f2931 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:41:34 2021 +0530 
-------------------------------------------------------------------------------- 
Catalog message support for Post code and status code

BIOS release mode postcodes and status code should be sent as catalog messages
(Uses SvenTx apis)

Hsd-es-id: 22012131947
Original commit date: Tue Feb 23 19:53:34 2021 +0530
Change-Id: Ie08ea29257f94f25e395e048ae52da12b91fc9b6
Original commit hash: d96f55c5c5eb0b9bae736e33575143c5eb18c0dc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fsp/Library/BasePostCodeLibPort80TraceHub/BasePostCodeLibPort80TraceHub.inf
ClientOneSiliconPkg/Fsp/Library/BasePostCodeLibPort80TraceHub/PostCode.c
ClientOneSiliconPkg/Library/BasePostCodeLibPort80TraceHub/BasePostCodeLibPort80TraceHub.inf
ClientOneSiliconPkg/Library/BasePostCodeLibPort80TraceHub/PostCode.c
ClientOneSiliconPkg/Library/TraceHubStatusCodeHandlerLib/PeiTraceHubStatusCodeHandlerLib.c
ClientOneSiliconPkg/Library/TraceHubStatusCodeHandlerLib/PeiTraceHubStatusCodeHandlerLib.inf
ClientOneSiliconPkg/Library/TraceHubStatusCodeHandlerLib/RuntimeDxeTraceHubStatusCodeHandlerLib.c
ClientOneSiliconPkg/Library/TraceHubStatusCodeHandlerLib/RuntimeDxeTraceHubStatusCodeHandlerLib.inf
ClientOneSiliconPkg/Library/TraceHubStatusCodeHandlerLib/SmmTraceHubStatusCodeHandlerLib.c
ClientOneSiliconPkg/Library/TraceHubStatusCodeHandlerLib/SmmTraceHubStatusCodeHandlerLib.inf

================================================================================ 
Commit: bb18d7bdc413b07ccf1950a4032a1cabd89de1cf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:41:02 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2094_00

Hsd-es-id: N/A
Original commit date: Thu Feb 25 17:49:03 2021 -0800
Change-Id: Ic37bca479e413326b1d356e99bacef0c51e579bc
Original commit hash: 7b17af0e9b23062816d905d1ebf987bb5ffa0c40

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ce4b956b6b75a458c8d12663e84ade701eb5a067 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:40:37 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg: Fix variable name collision

mTcg2EventInfo and mNotifyList collide with those definitions in Tcg2Pei,
leading to build failured. Declaring the module variables as STATIC
limits the variable definiton scope and resolves the collision.

Hsd-es-id: 22012285092
Original commit date: Thu Feb 18 16:04:05 2021 -0800
Change-Id: I490978ff44482caa98e8da8fb7ee79f12a3c6464
Original commit hash: bad281b7e788e71b9270049089a3d9ab713cd788

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.c

================================================================================ 
Commit: 1c6e6ab97b9af0325de3b73ad03d736d2ae94866 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:39:59 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH][ADL-S] Add SBGA RVP1 Board configuration

Hsd-es-id: N/A
Original commit date: Thu Jan 14 09:39:19 2021 +0800
Change-Id: I4eab6c7c5cddb89d7bb1f464f98c780c7fca9797
Original commit hash: bd0e696e410741e180405219a6e4122e249b82d2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvpTbtRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciAdlSSbgaRvp.asl
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/GpioTableAdlSDdr5CrbPreMem.h
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiDetect.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/Include/PlatformBoardId.h
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
AlderLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiTbtPolicyBoardConfig.c
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlSPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlSPreMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/AdlSPcieClocks.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/AdlSUsbOC.dsc

================================================================================ 
Commit: 4ed50ec2c9b888ba44b7d4a48a4c0c489af7e300 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:39:33 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] Cleanup of CpuPcieHob in UpdatePeiSaPolicy API and Dekel and HS-PHY versions in platform information

Hsd-es-id: 16012730618
Original commit date: Mon Feb 22 14:33:57 2021 +0530
Change-Id: I9dc4be76b24f4c38fba1493ed1a85f709f4fd50b
Original commit hash: 0cf016eaf4a351114bb2443b2ae4a02117c77f75

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
AlderLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.inf
AlderLakePlatSamplePkg/Setup/Main.vfr
AlderLakePlatSamplePkg/Setup/PlatformSetup.c
AlderLakePlatSamplePkg/Setup/Setup.inf

================================================================================ 
Commit: ef9b8a4366052ee1c7eca525b8f4722b04cd6243 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:39:26 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "ClientOneSiliconPkg/AlderLakeBoardPkg\Acpi; ACPI Stability And Performance tests"

This is causing S0i3 was failing on ADL-P.

This reverts commit f406fbea4c1dbabf8043c103869cf9943c5d16aa.

Hsd-es-id: 1508869853
Original commit date: Wed Feb 24 21:26:44 2021 -0700
Change-Id: I63a84e5a739f8bca484441bd04fe2717d818b9d7
Original commit hash: 23d08b40b60f01a6237cb5a4dee27b402e7babc8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlMRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPAepDgRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPHsioRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSAepRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSAepTbtRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSRvpTbtRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglHRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglUErbRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglURvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglYRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRvp/Thermal.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciAdlLp4Rvp.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciAdlMLp4Rvp.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciAdlS03Rvp.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciAdlS10Rvp.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciTglHDdr4Rvp.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciTglUDdr4Rvp.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciTglYLp4Rvp.asl
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/SsdtPtid/Ptid.asl
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/TbtTypeC.asl
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/zpodd/zpodd.asl
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/Dptf.asl
AlderLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/AcpiTables/DTbtSsdt.asl
AlderLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeC.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuAcpiTables.inf
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/ApCst.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/ApHwp.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/ApIst.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/ApPsd.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/ApTst.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/Cpu0Cst.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/Cpu0Hwp.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/Cpu0Ist.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/Cpu0Psd.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/Cpu0Tst.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuSsdt.asl
ClientOneSiliconPkg/Fru/AdlPch/Include/AcpiTables/Soc/SocCommonSsdt.asl
ClientOneSiliconPkg/Fru/AdlPch/Include/AcpiTables/Soc/SocCommonSsdt.inf
ClientOneSiliconPkg/Fru/AdlPch/Include/AcpiTables/Soc/SocGpeSsdt.asl
ClientOneSiliconPkg/IpBlock/Graphics/AcpiTables/IgfxSsdt.asl
ClientOneSiliconPkg/IpBlock/HybridGraphics/AcpiTables/Pch/HgAcpiTablesPch.inf
ClientOneSiliconPkg/IpBlock/HybridGraphics/AcpiTables/Pch/HgRpSsdt.asl
ClientOneSiliconPkg/IpBlock/HybridGraphics/AcpiTables/Peg/HgAcpiTables.inf
ClientOneSiliconPkg/IpBlock/HybridGraphics/AcpiTables/Peg/HgSsdt.asl
ClientOneSiliconPkg/IpBlock/Ipu/AcpiTables/IpuSsdt.asl
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssSsdt.asl
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaSsdt.asl

================================================================================ 
Commit: 76e1cfe0ed48eadbf969a632f3ed4c03c67e302c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:39:16 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Thu Feb 25 01:47:52 2021 -0800
Change-Id: Ife41b4771fd2ac23a3f319fae36685623b68b64a
Original commit hash: a036ac9e4ba2ea685acbe93da6a709155460bf99

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 3609edfdc4b7805d8d0a161bbde1688063dc1438 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:39:13 2021 +0530 
-------------------------------------------------------------------------------- 
ADL-P: Platform Flavour set for AEP Platforms

- Need to add AEP board Ids to InternalUpdateRvpBoardConfig after clean up commit changed default Platform flavour.

Hsd-es-id: 16012758022
Original commit date: Tue Feb 23 16:33:43 2021 +0800
Change-Id: Ie2dc7a28f3a8cf361e8352a16ce5a77bbf0245ec
Original commit hash: 56f0c5c521c54d153cdfb2df4e1eefc1d31ecdec

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c

================================================================================ 
Commit: a71937b4eb99308c6a6994bec7a320dc6983eb35 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:39:06 2021 +0530 
-------------------------------------------------------------------------------- 
ADL_B0 , ADL_J0 Production patchID 0x00000016

Hsd-es-id: N/A
Original commit date: Thu Feb 25 13:20:02 2021 +0530
Change-Id: I5e030748a62060f84a1c6a472a7ffb20cd208bfa
Original commit hash: 36f859b2635a3cdb9ae7f772ba6ae74bd735c142

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: f0c28691fb6436ab55c481d37cb10e46ba6cfe28 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:38:35 2021 +0530 
-------------------------------------------------------------------------------- 
[MTL][KW] KW issue in ClientOneSiliconPkg - IpBlock GPIO,NGU,ITSS,HDA

Function: GpioEnableCpuPcieVwClkReqMsgBus
Error: 'VwBusPins' is used uninitialized in this function, 'NoOfPins' is used uninitialized in this function.

Function: ProgramPcieHighMmioImr
Error: Operands in a bitwise operation have different size

Function: UpdatePirxRegs
Error: Pointer 'PchDeviceIntInfo' returned from call to function 'GetInterruptInfoData' at line 138 may be NULL and may be dereferenced at line 155.

Function: AceMatchAndSendHdaCodecVerbTable, AceConfigureHdAudioCodec,
Error: 'Status' might be used uninitialized in this function.

Function: RestrictSmmVtdMmioAccess
Error: Operands in a bitwise operation have different size

Hsd-es-id: 22012125295
Original commit date: Mon Feb 22 12:04:36 2021 +0530
Change-Id: Ibc52e6c91abb6f9cfa0e4a6bcc5cd06999380f7c
Original commit hash: 77601a987dfa62e209347e63bb4a8c3f1a346177

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmSps.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLib.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/ItssLib.c

================================================================================ 
Commit: 3b250c6feaa07cea6fea16386dfdd31dbf11220a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:38:30 2021 +0530 
-------------------------------------------------------------------------------- 
* [ACPI][v2] Increase CPU ACPI Devices for more core count

This version patch fixed the BSOD (ACPI BIOS ERROR) issue observed
with commit 1d02dd290c9ca88aca704b90a07cb52a882883ce.

Original commit date: Wed Feb 24 16:25:54 2021 +0800
Change-Id: I126ff563fed123ea9a36c8bba333d598a643374a
Original commit hash: d76f5fbc9bd5bf4dc4c7f260cce73f75ee56f914

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Cpu.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRvp/Thermal.asl
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/B0d4Participant.asl
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/Dptf.asl
AlderLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/ApCst.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/ApHwp.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/ApIst.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/ApPsd.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/ApTst.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuSsdt.asl
ClientOneSiliconPkg/Cpu/IncludePrivate/CpuNvsAreaDef.h

================================================================================ 
Commit: ed2658d4769fe5327fad456e4ea360c70b2d3702 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:38:06 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2093_00

Hsd-es-id: N/A
Original commit date: Wed Feb 24 17:50:09 2021 -0800
Change-Id: I385fb4fe74bc243c9ec593d741bfeb260c5e57c2
Original commit hash: 6b859768f4bfa561ef43ad7a166893317fe01429

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 67ec7d8312ae6a5bc51cc2aa20020bce6e5305a0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:37:53 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit c0cdcc03c78a2940a6461d668bff6b02d301e56a)

Thu Feb 25 01:11:46 2021 +0000
Original commit date: Thu Feb 25 01:11:46 2021 +0000
Original commit hash: 1a0241cbb52e55af7b80278c5b98834bfef46d58

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 87de367a707551cd52659646013c6d94260ea8f2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:37:50 2021 +0530 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][22012222680][ADL-S | DDR4 DDR5] DQS Rx PRE SDL DCC Training

Enable DQS Rx PRE SDL DCC training - MrcRxPreSdlDccTraining
1. Run differential DCC on the DQSP/N Rx detecting duty cycle at the output of the Rx just before the RxSDL input.
2. Use the receive enable signal to sample the Rx DQS to measure the duty cycle.
3. Train the Rx DQS VOC code to correct the duty cycle per byte.

[
Hsd-es-id: 22012222680
Original commit date: Tue Dec 29 00:15:31 2020 +0800
Change-Id: Ie2a5db073a09aeb8ee1ba8c9e0d18fcbf9319866
Original commit hash: 22cdaabf147a8a9dede0d1a7241a9838ec89a657

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApiInt.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.h

================================================================================ 
Commit: 3f4c6e2ce49c09da40207ff9c3a8de3a84361713 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:37:19 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit ea5dc2a70febc9beb14ee648230e66ec3b903a9c)

Wed Feb 24 19:14:30 2021 +0000
Original commit date: Wed Feb 24 19:14:30 2021 +0000
Original commit hash: 0a76cc54f6cea243c413478d559fec28b1290b0b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7972d5626771f5694c5347c7040f81fe3210ebde 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:37:15 2021 +0530 
-------------------------------------------------------------------------------- 
[NO_HSD][ADL-S][Remove forced disabling of SAGV on DDR5]

Remove SAGV disabling on DDR5 due to corruption issues which resolved on MRC 0.0.1.129.
SAGV is still disabled by default in Setup / Policy.

Hsd-es-id: N/A
Original commit date: Wed Feb 24 13:11:03 2021 +0200
Change-Id: I35799e7d025a183362fcb238bef1e6c02b8d3bb7
Original commit hash: a6310bd4246369b925033c38fc369aab1d00e3d2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: 153c86458a89efadd4f485e91acfa60c8b9d0665 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:37:06 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit eb0a3f1e3daa9772eea467d15fa8f840b55d47bd)

Wed Feb 24 17:41:55 2021 +0000
Original commit date: Wed Feb 24 17:41:55 2021 +0000
Original commit hash: 4e3e4f3f147f256d0097d9728fb1d1220fb2cd2a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d742c5bda752aee097f80aa216ff1c8c1e40b2ec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:37:00 2021 +0530 
-------------------------------------------------------------------------------- 
[integration_step_event][bios.alderlake][1308491052][ADL-S ADL-P | DDR5] Enable RxDfe above frequency 4400 on channels with more than one rank

According to EV recommendation enable Static RxDfe above frequency of 4400 on channels that have more than one rank populated
New GetSet added:
 ForceDfeDisable  DQRXCTL1.forcedfedisable (Q0) or DQSTXRXCTL0.forcedfedisable (other steppings)
Additional fix in TrainDDROptParam - missing RdV recentering for params that affect RdV, like OptRdDqOdt

Hsd-es-id: 1308491052
Original commit date: Tue Feb 23 23:42:10 2021 +0200
Change-Id: I914b0bf89e30e3375a8c509cf910efaabc3f008c
Original commit hash: 3f84f3569012a10b14ba47c8bbb540b3c8f8136c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 172764907d2ce449295a99cf1c863cb5c1d4d5b4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:36:49 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] Primary Access SAI violation flagged during boot

This change updates programming for Unsupported Transaction
policy bit. This no longer need to be done after SetBiosDone (),
so now it is to be executed before that event.

Hsd-es-id: 14013523100
Original commit date: Tue Feb 23 15:25:20 2021 +0100
Change-Id: I3bf7a3c8395568ba6af47510d149c9151dff4b85
Original commit hash: 2b866578df8fb4fcf72f6d8731b83204224b8efe

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PchDmi/IncludePrivate/Library/PchDmiLib.h
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PchDmi15.c
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PchDmi15.h
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PchDmiLib.c
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PchDmiWithS3Lib.c
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.c

================================================================================ 
Commit: 2716ffcb1ca17c41033593308f23059e574a063c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:36:40 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Feb 24 01:30:55 2021 -0800
Change-Id: I94ffce4283d44e29954518ff258b86572b667422
Original commit hash: 958dba8e402e8adfee3c8b6320c4167e909e2bb9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 09437384edcb79e6d0d12ded9f2261eeb2541fa3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:36:23 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] BIOS fixes for consistent UFS Power gating.

1) Disable PGE during _PS0 and Enable back PGE in _PS3 to fix Spurious MMP H8 exits
   This is fine as Hardware Autonomous Enable feature is disabled.

2) Move PMCTL programming after setting HAE=0

3) Add UFS LTR disqualification in _PS3 and remove UFS LTR disqualification in _PS0

Hsd-es-id: 16012744816, 16012745018
Original commit date: Mon Feb 22 19:38:58 2021 +0530
Change-Id: Ia87d8daf6d3551052ac4d60b8e2e603db9a77624
Original commit hash: b50d41c199e18e066c3e6fbb3be41f84917c57bd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/Include/AcpiTables/Dsdt/PchFru.asl
ClientOneSiliconPkg/Fru/AdlPch/Include/AcpiTables/Dsdt/ScsUfsAdl.asl
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/TglPchScs.c
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pmc.asl
ClientOneSiliconPkg/Pch/IncludePrivate/PchNvsAreaDef.h
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchAcpi.c
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeTgl.inf

================================================================================ 
Commit: 3a09acca0d3ba2171e4875a0fc5400b6ed47484c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:35:28 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 2b1dcccd374bad858f01f7f34c89dc11ec2878b0)

Wed Feb 24 03:10:00 2021 +0000
Original commit date: Wed Feb 24 03:10:00 2021 +0000
Original commit hash: 127e0abcd93f54e74718335cfe3afc7f16583509

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 68be2e7c61a4d8e95f3a078ff8d8c4af48f51509 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:35:24 2021 +0530 
-------------------------------------------------------------------------------- 
[integration_step_event][bios.alderlake][22012130745][ADL M| LP5] Update MRC to include MIP sheet G4 2400 settings

- Set TxFifoSeparation to -4 for LP5 2400/G4
- Update tCWL4TxDqFifoWrEn for LP5 2400/G4 per DE recommendations
- Read Leveling: In Gear4, if RxFlybyDelay is used in Step3, then compensate 1tCK back by RecEnDelay, because RxFlybyDelay is in 2tCK units in Gear4.
- Phy init: set MiscControl7.cmdduration = 3 for LP5 2400/G4, also tune WckControl and WckControl1 values.

Hsd-es-id: 22012130745
Original commit date: Mon Feb 22 17:15:18 2021 +0530
Change-Id: I09c669dd2cf4190dcec2ecadbd959b08201f6de4
Original commit hash: 0f5178cc4260ad712672f58d3bf96501224610a3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 0b1cdf56aaddcecf2db049cc6ee48a8496aa2158 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:35:20 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Cpu: Fix SMBIOS Type 7 reports incorrect cache size

Fix issue: SMBIOS Type 7 reports incorrect cache size information.
E.g. Level 2 cache size of Atom core is incorrect.

UefiCpuPkg/CpuCacheInfoLib is a new common implementation about calculating
CPU cache size and collecting other CPU info.
This code change uses the new library's API to get CPU info instead of the
current implementation.

Hsd-es-id: 1508842185
Original commit date: Fri Jan 29 23:50:06 2021 +0800
Change-Id: If89d5253feff14027fcd4b6cac7a24e72ccd1bd1
Original commit hash: 5665f0215c5081d4ab168e853edd2fe0d839b4f5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/AlderLakeFspPkg.dsc
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.c
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.inf
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/PeiSmbiosCpuLib.inf
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/SmbiosCpu.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/SmbiosCpu.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/SmbiosType7.c
ClientOneSiliconPkg/Product/AlderLake/AlderLakeSiliconPkg.dsc

================================================================================ 
Commit: e00129f1b333e76b51a263fa29e81fe53afb0449 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:35:16 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2092_00

Hsd-es-id: N/A
Original commit date: Tue Feb 23 17:50:03 2021 -0800
Change-Id: I4d541e6bbb0bb4d681fa834e7ef8a7bdf5d3e183
Original commit hash: 0f553960114c5f79394db2b14b72bd2debc2faa2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6871909f8f4d871b1225b21f0d50bad90fe002f8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:34:59 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 50cd8ff2a0746cdec58b1dafa43d36e793452e75)

Tue Feb 23 22:49:57 2021 +0000
Original commit date: Tue Feb 23 22:49:57 2021 +0000
Original commit hash: 461913803dffe6997e154d51646ec2a78da98590

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e59a769cf96c5a61f4a56a3bd7e322963f6b03b7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:34:52 2021 +0530 
-------------------------------------------------------------------------------- 
[HSD-ES][central_firmware][integration_step_event][16012750226][ADL-M ADL-P | LP4 LP5] Merge ECT optimizations and PO changes from ADL-M PO branch to master

ECT fixes for LPDDR
 In CS-CMD sweep, MRC programs PI codes at low gear and runs the IO test at higher/operating gear.
 Since CCC PI codes are multiplied by gear ratio at HAL layer, programming PI codes at lower gear for higher operating gear
 sweep the eye faster with less sweep points and results in wrong PI values selection in CS/CMD 2D sweep.
 Fix: Divide CS/CMD PI codes by gear ratio before passing to HAL layer to keep number of sweep points same irrespective of operating gear.

Other Changes:
 - Optimize LP5 CS/CMD 2D sweep array values and reduce the sweep width to 8 for more granularity in 2D sweep results.
 - CCC PI divider changes for LP4 Gear4
 - Keep Q0 LP4/LP5/DDR5 default frequency to G2-3200
 - Change LP4x WrDs to 30.
 - Enable Serializer DCC for LP4/LP5 Gear4

[
Hsd-es-id: 16012750226
Original commit date: Tue Feb 23 16:32:02 2021 +0530
Change-Id: Ie56fe2b85435a6c6878acdf7fbe36ec3663b4a02
Original commit hash: 100b42e2a612205d3db6b37275d79af2f2be39c8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 1c0cea5b5f73dd65eafbc01afe7de905c6bbbebb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:34:31 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 85c739db40eda30fdd1139af3fb6c3418a769d0f)

Tue Feb 23 19:34:47 2021 +0000
Original commit date: Tue Feb 23 19:34:47 2021 +0000
Original commit hash: dc0a71ffa58c8a585c3adaa07d3461a7ddfbf3d2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fa204d17a27a44075e0a3e33979298743c2cb4e4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:34:25 2021 +0530 
-------------------------------------------------------------------------------- 
[HSD-ES][central_firmware][bug][bios.alderlake][1508781537][ADL-S] Policy default mismatch with Setup Default - MemConfig

Fix mismatch between MRC Policy default and Setup default:
- Set RDODTT = 1 in FSPM UPD and Setup
- Set MarginLimitL2 = 100 in Policy

Hsd-es-id: 1508781537
Original commit date: Wed Feb 17 16:38:20 2021 +0800
Change-Id: I4abfb75d6361bb2bd2a1fa7843dd439234afdc85
Original commit hash: 01a4fd4377e2409d866c53afa110a5ae5fd6d136

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c

================================================================================ 
Commit: 5110bd0b5689ee15704209cedee6efa4754c6b8d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:34:21 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 3284685e50107337e0e6fddb552210ead17ea0ae)

Tue Feb 23 17:38:02 2021 +0000
Original commit date: Tue Feb 23 17:38:02 2021 +0000
Original commit hash: c2006e30a36fcf2b2a4fb7224c5cc8a0c5b609dc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1525b38750e1c0e9085b362189915665938ec798 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:34:18 2021 +0530 
-------------------------------------------------------------------------------- 
[HSD-ES][central_firmware][bug][bios.alderlake][14013759027][ADL][DDR5/LP5] Write0 should be disabled on LP5 when TME is enabled

Issue:
  Write0 is enabled on LP5 when TME is enabled. Write0 should be disabled in this case.

Root cause:
  Incorrect condition check inside MrcWrite0()

Solution:
  Fix the condition check in MrcWrite0 routine

Additional changes:
 - DataTimeCentering2D: check if ParamV is RdV, instead of Param (which is either RdT or WrT)
 - Program SPID_LOW_POWER_CTL on all controllers / channels, so that pcode can always read it from MC0/CH0 regardless of population.

[
Hsd-es-id: 14013759027
Original commit date: Tue Feb 23 00:21:50 2021 -0800
Change-Id: I201967346e6a0e55bd75113f434161072e8ebd76
Original commit hash: 2bf8d53aef1e1474e2688b8051188908fa04396d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: fc5b69e1f59805690a21bbc84a71573481b5c4fe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:34:03 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "[ACPI] Increase CPU ACPI Devices for more core count"

This reverts commit 1d02dd290c9ca88aca704b90a07cb52a882883ce.

Above commit is causing BSOD (ACPI BIOS ERROR) observed, so revert
it.

Hsd-es-id: 16012747385
Original commit date: Tue Feb 23 21:20:14 2021 +0800
Change-Id: Ib4976f419753fa9a68525ffecf678e482344584d
Original commit hash: 19c634019143e989de0b0a23bf7cdc0e6e823af3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Cpu.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRvp/Thermal.asl
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/B0d4Participant.asl
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/Dptf.asl
AlderLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuAcpiTables.inf
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/ApCst.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/ApHwp.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/ApIst.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/ApPsd.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/ApSsdt.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/ApTst.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuSsdt.asl
ClientOneSiliconPkg/Cpu/IncludePrivate/CpuNvsAreaDef.h

================================================================================ 
Commit: d115935197760ead1ffb0ba3905e44053b312361 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:33:56 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL][CPU]Fvid Table pointer correction.

1. Replacing the Fvid Table pointer in CpuInit Data Hob with the structure instance.
2. Removing unused items HdcControl, Hwp and ConfigTdpBios from CpuInit Data Hob.

Hsd-es-id: 14013628188
Original commit date: Tue Feb 9 16:00:17 2021 -0800
Change-Id: Iecf7ea9a9b5a51f630ce236be88d8a139bfef8ea
Original commit hash: 1fef62982cfb24b1d5072e932925173034eab590

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.c
ClientOneSiliconPkg/Cpu/IncludePrivate/CpuInitDataHob.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PerformanceStates.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PowerMgmtInit.c

================================================================================ 
Commit: 3ffa3f60d0ea369838e883610401cffd94142d6d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:33:52 2021 +0530 
-------------------------------------------------------------------------------- 
[ADLP] Temporary WA for LP5 to put DDR Frequency to 3200Mhz

To solve MRC Assert with 4400Mhz frequency on LP5,
setting DDR Frequency to 3200Mhz for LP5 from PatchTable.

Hsd-es-id: N/A
Original commit date: Tue Feb 23 16:55:20 2021 +0530
Change-Id: I6f1721a512fb4c83ef5f0abcb05555024a9ccb21
Original commit hash: 87709f94d7a9ace85c77b2e41f3adcc2cd740cdd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 6e566c87076a27f391a7459e70c64984fdf7f33b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:33:37 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit ebee7fdec1f27395d5a80458b8aeca4225915b12)

Tue Feb 23 11:16:22 2021 +0000
Original commit date: Tue Feb 23 11:16:22 2021 +0000
Original commit hash: 49cd68f66dbce68e14ca1d3da7b9eeff3a32402c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 214725b98d2132755ddf9b15d0f6d490fa3555dc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:33:26 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH][ADLP] Gpio porting for ADLP Ddr5 MR Rvp(Part1).
    1) Gpios are ported.
    2) Pcds are configured

Hsd-es-id: 16012729397
Original commit date: Wed Feb 10 14:42:21 2021 +0530
Change-Id: I9df5f07a2a5f5751054b842711c73ba20a8b5b1e
Original commit hash: 3e5f06163a40f35190bcf60840c26b08d9ec6f97

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/GpioTableAdlPPostMem.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiDetect.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/Include/PlatformBoardId.h
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPreMem.dsc
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c

================================================================================ 
Commit: bfc9f8ea3470029d870bf3ae844f71d90f045e66 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:33:17 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Feb 23 01:25:54 2021 -0800
Change-Id: I7b7bb67f458fc918461f90e434029e668cdbb856
Original commit hash: c20279da763f63ea97d58b4a59ee2726582f42ec

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 1ed8bb138dd9ba91867f804ddbf2fa0352f433f8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:33:02 2021 +0530 
-------------------------------------------------------------------------------- 
FSP FspNotify returned 0x80000003

Set FspData->NumberOfPhases = PcdGet8 (PcdMultiPhaseSiInitNumberOfPhases) when TcssXhciEn and EnableMultiPhaseSiliconInit enable, otherwise FspData->NumberOfPhases = 0

Hsd-es-id: 1508872458
Original commit date: Mon Feb 22 15:45:02 2021 +0800
Change-Id: Iadbbb2dd0dc0b3d6e4f67955a7908736cf550a0e
Original commit hash: e55931c0d342b26801b1f46af3ca2b12fbe4a1f9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperHobProcessLib/FspWrapperHobProcessLib.c
ClientOneSiliconPkg/Fsp/Library/SecFspSiliconLib/SecFspSiliconLib.c

================================================================================ 
Commit: a7fded0fe8c8b087f762c66716a635f9b01791fe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:32:59 2021 +0530 
-------------------------------------------------------------------------------- 
C1S/PMC: Unify PMC registers header file- part 1

The goal is to have PCH PMC register definiton header file
aligned with OSXML auto-generated header files.
This change fixes following:
- removes all unused definitions
- unify bit definition format
- update comments

Hsd-es-id: N/A
Original commit date: Tue Feb 16 18:36:08 2021 +0100
Change-Id: Ic10916d08e2e74c66664aaaf073c8a30aa72392e
Original commit hash: 70f4dc29ec055f4162c45ad6e77979ee73f17ac5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/PmcRegs.h

================================================================================ 
Commit: 8cc41a229bc31c177709a42656ac49920e5524b6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:32:51 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] PS ON REQ signal always pulled HIGH in S0 on DDR5 boards

Remove "no used" for GPIO_VER4_S_GPP_K4 and GPIO_VER4_S_GPP_K3

Hsd-es-id: 22012471311, 16012413119
Original commit date: Sun Feb 21 16:43:30 2021 -0800
Change-Id: I3e650195fe9476868da0b8f0247b3be63601302e
Original commit hash: 0df05acd28c42e7e2e4572ac92c60557ea262415

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlSPostMem.dsc

================================================================================ 
Commit: 8045577d9b6aa26b57a5730b1a79a1e3cc62a356 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:32:49 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S][OC]Correction in PLL_TRIM_OFFSET overrides.

Added check for unused domain Ids to avoid the overrides.

Hsd-es-id: 16012729493
Original commit date: Mon Feb 22 16:38:07 2021 -0800
Change-Id: I2525ba41d1c557b2c8e3ea615e1d04533f1ccc26
Original commit hash: 5d624fd71273ba345218eb6f9bad3b5da5518426

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Overclocking/IncludePrivate/OcMailbox.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c

================================================================================ 
Commit: 38481da8c3e6775765be0b800cc8bdba5a29b908 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:32:46 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-N] Clean up of AlderLakeNboards.

Cleaning up of AlderLakeNBoards, keeping the current implementation of board id's
until the board id is confirmed

Hsd-es-id: N/A
Original commit date: Thu Feb 18 23:04:29 2021 +0530
Change-Id: I28fa4a29e0ff8b043e9fd9f42394fdd3d3dba853
Original commit hash: d55cdb0068656c80db225bf1527322bb86aa9ab3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeNBoards/Include/AlderLakeNRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardAcpiLib/BaseAcpiTableLib.c
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardAcpiLib/BaseMultiBoardAcpiSupportLib.c
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardAcpiLib/BaseMultiBoardAcpiSupportLib.inf
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitLib.c
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/GpioTableAdlNPostMem.h
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/GpioTableAdlNPreMem.h
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiDetect.c
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/BoardPkg.dec

================================================================================ 
Commit: 35edc189b3220604a99e1e10bac99e5918078742 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:32:40 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] USB Type-C ACPI Validation Test Failing with error.

Update USB _UPC and _PLD value when discrete thunderbolt enabled or disabled.

Hsd-es-id: 16012434015
Original commit date: Thu Feb 18 14:27:56 2021 +0800
Change-Id: Ib00ed2fc37e8aa4b0ed43be57dd5f83efef87af0
Original commit hash: f176f66d6b9431e513227815d4dce34fa87a0d7d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciAdlS03Rvp.asl

================================================================================ 
Commit: 130411d4ff443e05f6cb107a79ca5f3073001298 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:32:37 2021 +0530 
-------------------------------------------------------------------------------- 
BluetoothPkg/Gcc: Boot failure on BIOS when building from GCC

UEFI_HII_RESOURCE_SECTION have boot issue when build from Ubuntu
Resolution: Follow IfrBin and IfrStrings build it in source code prevent obsolete usage UEFI_HII_RESOURCE_SECTION

Hsd-es-id: 1508491131
Original commit date: Thu Feb 18 17:18:37 2021 +0800
Change-Id: I4d0ad511b04af983975b95ead20d8a8981f4bfa9
Original commit hash: 031fd4f8b503a602bcae51888ed4e18683781d7b

-------------------------------------------------------------------------------- 
[Changed Files]
Features/BluetoothPkg/BluetoothConnectionManagerDxe/BluetoothConnectionManagerDxe.c
Features/BluetoothPkg/BluetoothConnectionManagerDxe/BluetoothConnectionManagerDxe.inf

================================================================================ 
Commit: 914413f0393794c27ba1b7fedfc125c23e1d0f5b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:32:31 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S B0][PCIe][IPSV] Laguna Gen1/Gen2 L0s flagged receiver error

Hsd-es-id: 1308473011
Original commit date: Wed Feb 17 12:57:20 2021 +0530
Change-Id: Ieb1e4ef1d2f6da67525ca92d0eaffaf479a9f01c
Original commit hash: 497fcf574720f4fb70bae17e9025710ff39c7075

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/CpuPcieRegs.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c

================================================================================ 
Commit: 9cd772bd118f754814f8cc30f37123fa98785c63 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:32:19 2021 +0530 
-------------------------------------------------------------------------------- 
MebxFeaturePkg/MEBx: [ADL-S][CommonService][USB Key provisioning] Error applying add custom hash

Issue: 1. Function PerformUsbProvisioningFlow exits after MebxConfigureScreen returns error.
       2. AmthiAddCustomizedCertificateHashEntry HECI command returns buffer too small.
Resolution: 1. The desired MEBx resolution (1024x768) is not defined in UEFI spec, so it should not block the provision flow.
            2. Update response structure based on spec.

Original commit date: Wed Feb 17 14:59:38 2021 +0800
Change-Id: I2dd1c2e2a7ed16bc27bae2a679dbc806f39ec9a9
Original commit hash: 6fdc9a587f7b59529706cb4c406a276339f0e8a0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/AmthiMsgs.h
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxCore.c

================================================================================ 
Commit: b7936538d874b01da0e83bd09fe1e1a0f6f2b6b1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:32:12 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] Disable Controller after completed transaction

- Added Disable calls once the read or write transactions complete.
This helps driving the SDA line back to its inital state.

[
Hsd-es-id: 16012246457
Original commit date: Tue Feb 2 20:43:53 2021 -0800
Change-Id: I306e5ba00bbfd4ce358dcd6a2f6e71a6eb3da7fe
Original commit hash: 923c02d8d4353569ac11be2497838948c1b071f7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/Library/BaseSerialIoI2cLib/SerialIoI2cLib.c

================================================================================ 
Commit: 05995ddd5f8731c0d7f8c4b580ca68225d5371d5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:32:09 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2091_00

Hsd-es-id: N/A
Original commit date: Mon Feb 22 17:51:03 2021 -0800
Change-Id: I5ba00e1ca17c4a067b189450651decb4fb0ecb68
Original commit hash: d8c64e7a72dfef996516090728a392287e449073

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 77188d82b8b8d064c08993975586db14d0311ec1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:31:39 2021 +0530 
-------------------------------------------------------------------------------- 
Update for 601 65 SKU Support.
 - ADL S 601 config (Selecty based on DID) was added.

Hsd-es-id: N/A
Original commit date: Mon Feb 22 20:40:32 2021 +0530
Change-Id: I47b156caaf6dba56c74a5455f151aeedd39b39d9
Original commit hash: 7785f5580d05b919314b99b1e1e2e1a0e2c91aac

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: 453923b313682eeb5f151f847b1d2e72b33e90e4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:31:36 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] Configure SATA Snoop LTR per CPU config

SATA snoop LTR should change depending on the CPU connected with PCH.
This change allows the product layer to tell PCH code what the snoop
latency requierment is from the CPU side.

Hsd-es-id: 18015165605
Original commit date: Mon Feb 22 15:20:19 2021 +0100
Change-Id: Ia84f0e3bbff9b6580e7a914a2cf43873ed6cadbe
Original commit hash: e67f65274a4a96880da463568649dc2ae1b7acaf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchInit.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchInitPei.h
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchSataInit.c
ClientOneSiliconPkg/Pch/IncludePrivate/Library/PchInitLib.h
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.c

================================================================================ 
Commit: 063698cdada564e922b394e48c8151e5d11bf816 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:31:18 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] Pass CPU-dependent configuration into PchInit code

Some PCH configuration depends on the model of the attached CPU. Since
currently we don't have a common API between client and server CPUs it
is hard to call CpuFru libraries from common PCH code. In order to
support workstation products (server CPU + client PCH) this commit adds
PCH_UPSTREAM_COMPONENT_CONFIGURATION  structure which is created in
product level and passed down to PchInit functions. Currently only ADR
configuration is passed in this way but more potential settings have
already been identified.

Hsd-es-id: 18010887458
Original commit date: Wed Feb 3 14:06:17 2021 +0100
Change-Id: I34a17d90b693c933114cf8788e9dd28559181a98
Original commit hash: 64978c99b647049994c8bcedcc7fbb2c2565c194

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchInit.c
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/PmcSocConfig.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPchAdrLib/PchAdrLib.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLib.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLibVer2.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLibVer4.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PmcPrivateLibInternal.h
ClientOneSiliconPkg/Pch/IncludePrivate/Library/PchInitLib.h
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.c

================================================================================ 
Commit: 9e31ac88a04c7968b30b5b5cb05ccf8b8efb00b6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:31:14 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] Fix Function Disable flow of the UFS0

ADP-P UFS subsystem have two Functions UFS0 and UFS1 but have single
PMC register bit that indicates fuse/strap status of UFS subsystem as a whole.
And hence PMC cannot power gate UFS0 alone. And hence BIOS disabling UFS0 in PSF alone
is not sufficient. This is fixed by executing full function disable flow in BIOS for UFS0.

Hsd-es-id: 16012331298
Original commit date: Mon Feb 22 17:15:30 2021 +0530
Change-Id: I75a34594cf2946f06506a461bf591a57f6d731c7
Original commit hash: 209c87162a912d2f9034153a1886d0c66c2e5ef7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PchSetup.hfr
ClientOneSiliconPkg/Fru/AdlPch/Include/PchLimits.h
ClientOneSiliconPkg/Fru/AdlPch/Library/PeiDxeSmmPchInfoLib/PchInfoLibAdl.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/TglPchScs.c

================================================================================ 
Commit: df0281d9e04d91bbd7535f98bcb497724c1afcc1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:31:11 2021 +0530 
-------------------------------------------------------------------------------- 
CPU speed not changing in Task manager when system in Idle or apply work load
  - Updated CPC Nominal Frequency to report ROUNDUP (PLATFORM_INFO. Maximum Non-Turbo Ratio * core_type_Constant.

Hsd-es-id: 16012666948
Original commit date: Mon Feb 22 16:06:34 2021 +0530
Change-Id: Ib12870e3e6543f9c7e5a35bb31b9499e3f6da5bb
Original commit hash: d850bff68c7c43564a70cea4a007b5753dfc665c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuAcpi.c

================================================================================ 
Commit: 2c0bc9266d4c56a46c3088d91e38fbf531a94530 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:31:04 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL P/M] New ADL Platform VR POR file WW07_2021
  -Update for adding SaVr Support

Hsd-es-id: 16012658723
Original commit date: Sun Feb 21 17:12:25 2021 +0530
Change-Id: Id41b93e34ad98c115191e65c19f12be8f5725c0a
Original commit hash: 2dfe6669ee44276b31f7b61055ee20b0c02c9191

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: 4afcd731fe9fb02c9b185d00cee1e63a09e91acc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:30:58 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S] Updated uCode Patch to 0x00000015

Updated ADLS Microcode to m_82_90671_00000015.pdb

Hsd-es-id: N/A
Original commit date: Mon Feb 22 15:16:09 2021 +0800
Change-Id: I54144c401db7e1e064488d3edbe4eb1cb96ea843
Original commit hash: 9095301924d4de2ea119bd1f538c9d5d5c9f0340

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 1b6b2364f859b1859cbac74792afc198f3a2a16f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:30:50 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Feb 22 01:29:37 2021 -0800
Change-Id: I445196931ab2ed83f8d5314916f0b12a579cf94e
Original commit hash: f9d22eb07192f5f021822787d1212b09440f6a3d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 4f53e1cc18088465ff89ad193cc7cdb18721be69 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:30:45 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakeFspPkg: Update partial header file

Add following Upd to partial header.
FSPS:
CpuPcieComplianceTestMode <- opened in TGL
PcieComplianceTestMode <- opened in TGL

FSPM:
RMTBIT <- Opened in TGL
RmtPerTask <- Opened in TGL
RMTLoopCount  <- Opened in TGL
MrcFastBoot <- Opened in TGL

Hsd-es-id: 16012605360
Original commit date: Fri Feb 19 19:16:13 2021 +0530
Change-Id: I9120e1218fab06d1e3c90da7e04dc456a393519f
Original commit hash: 4cca6e49f04391495f68796424bd0e6093637b01

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/UpdList/FSPM.txt
AlderLakeFspPkg/Upd/UpdList/FSPS.txt

================================================================================ 
Commit: 197e121601fdea1d5afcd40fbe6c779fbeafacc6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:30:42 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL][R0][BIOS]: CPU frequency is shown as 0GHz in BIOS main page

Because of MailBoxRead always can't get correct value of Blck frequency.

change the method of obtaining values.

Hsd-es-id: 1508808062
Original commit date: Thu Feb 4 17:29:28 2021 +0800
Change-Id: Ie0a483b777333cee7befc9fbfbf9a1612602e68a
Original commit hash: 0985c71bb15e69ef0b2fc1660a3bb3c9258b4ad4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/SmbiosType4.c

================================================================================ 
Commit: ce5ac3a6e0b648edc7465cfcd2e25ae18429aaea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:30:39 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S][Automation][B1/B0][DDR5/DDR4] :SUT is getting hang at 109A PC with AlderLake_Daily2075_00_674 BIOS Build

- Root cuased and resolved assert issue caused by d13b330e318d926bd3732a6bbac914e3ae6fc34b
- Revert SHA-1: fe3ad15cc7de6501215179dfdd6b532c7824bfa6
- Since InitCPUInfo() will be called twice and causes incorrect mCoreIndex.

Hsd-es-id: 16012702592
Original commit date: Tue Feb 16 23:29:03 2021 -0800
Change-Id: Iaeb2278db5aae95e8d19662b246589ce262210b0
Original commit hash: 0b034defb7015463c5922d09e0033903911312a2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.c

================================================================================ 
Commit: 3d050d4b5ec52fbab86b5fa7b3073bf39f08a739 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:30:36 2021 +0530 
-------------------------------------------------------------------------------- 
BoardPkg/cln: Run cln.bat Fsp.fd and Fsp.bsf need to be deleted
1. Integrated bash BuildFsp.sh <Product> -clean into bash BuildIafw.sh cln
2. Integrated batch BuildFsp.cmd <Product> /clean into batch cln.bat
3. FirmwareVersionInfo.h is added into FspBinPkg/.gitignore, it shouldn't be commited

Hsd-es-id: N/A
Original commit date: Thu Mar 18 22:26:41 2021 +0800
Change-Id: I8a094305ce26f28d067060a574127a3008640949
Original commit hash: bfae4a83c2b2ef11ec681b7ef5215550adde756b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BuildIafw.sh
AlderLakeBoardPkg/cln.bat
AlderLakeFspBinPkg/Include/FirmwareVersionInfo.h
AlderLakeFspPkg/BuildFv.cmd
AlderLakeFspPkg/BuildFv.sh
ClientOneSiliconPkg/Fsp/BuildFsp.cmd
ClientOneSiliconPkg/Fsp/BuildFsp.sh

================================================================================ 
Commit: 119aa168874097163ead7a3185ecc624cc9b2ca9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:30:21 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakeFspPkg: Update partial header file

Add following Upd to FSPM partial header.
BootFrequency <- opened in JSL/TGL

Hsd-es-id: 16012603981
Original commit date: Fri Feb 19 18:55:50 2021 +0530
Change-Id: I655be2074c03480d8b404577d94bfdcf6580719b
Original commit hash: 78b55e016f876b187c513f34ac9b94d6298a800a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/UpdList/FSPM.txt

================================================================================ 
Commit: 9356560f6f7ced11464e52d31ffece7ebd25e62b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:30:17 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakeFspPkg: Update partial header file

Add Upds to EnableFastMsrHwpReq LidStatus and VbtSize partial header.

Hsd-es-id: 16012603981
Original commit date: Wed Feb 3 17:57:38 2021 +0530
Change-Id: Ibb867cdc1ac1c514be939aad456193a22b8e007c
Original commit hash: f8ef4e53f9dfcb574882429860d01bb1ea173319

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/UpdList/FSPS.txt

================================================================================ 
Commit: 22741697c5af175e19847cb9ae7b0ff77ac216f5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:30:06 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH][ADL-P/M][IMAGING]Privacy LED is blinking at BIOS+OS boot
Privacy LED Gpio B14 Tx state set to default as it should be toggled by driver.

Hsd-es-id: 16012714574
Original commit date: Mon Feb 15 14:52:56 2021 +0530
Change-Id: I05a40826566938681fac8cb371e03591de31db02
Original commit hash: 9343c7b6bf3704d5d3d74fd5f71eb9bb4a5bf96e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlMPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPostMem.dsc

================================================================================ 
Commit: 5ec4590b9e73286035099c5c1395780cdcb5d2dc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:29:56 2021 +0530 
-------------------------------------------------------------------------------- 
ADL: Set PepPcieStorage default value to D3

Note: when VMD enabled, PcieStorage constraint is still controlled by PepVMD
if it's mapped under VMD

Hsd-es-id: 22012466509
Original commit date: Mon Feb 15 16:06:36 2021 +0800
Change-Id: I6baee35fa5d2c8029a89bcd406d758e387a3c0f5
Original commit hash: a532ddc9546de3adc4a678453571ce8f08a5b938

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/AcpiSetup.hfr

================================================================================ 
Commit: ded6bf98c0f9784c111088a1001c7dfd574f51b0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:29:46 2021 +0530 
-------------------------------------------------------------------------------- 
MebxFeaturePkg/MEBx: [MEBx] Unable to enter the correct ME password after login attempts exceeded even reboot was done.

Issue: Login attempt count is not reset after system reboot. From CSME FW team, the counter is reset after global reset.
Resolution: Register global reset if login attempts exceeded.

Hsd-es-id: 22012122357
Original commit date: Fri Feb 19 19:40:30 2021 +0800
Change-Id: I2011375dee99aceb46ad478a999799a6deb72987
Original commit hash: a905f83ddf9f8943e5115bbebda6378907fa00b4

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSetup.c

================================================================================ 
Commit: 46c8eb4847f218c6fc7f4588d53d2b7054e49e36 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:29:42 2021 +0530 
-------------------------------------------------------------------------------- 
[ACPI] Increase CPU ACPI Devices for more core count

Original commit date: Mon Jan 25 15:10:31 2021 +0800
Change-Id: Ic7dc27662caeeb03cb7293afb8805dcba20e1b85
Original commit hash: 6661387a620fd78934b62d3b0eadb5a463d0224d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Cpu.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRvp/Thermal.asl
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/B0d4Participant.asl
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/Dptf.asl
AlderLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuAcpiTables.inf
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/ApCst.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/ApHwp.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/ApIst.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/ApPsd.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/ApSsdt.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/ApTst.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuSsdt.asl
ClientOneSiliconPkg/Cpu/IncludePrivate/CpuNvsAreaDef.h

================================================================================ 
Commit: d3656dc0d15622360ec8fefbe786c021ff6d70e9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:29:37 2021 +0530 
-------------------------------------------------------------------------------- 
NvmePciHcPei: add the PEG 0/1/2 support

Plug the SSD in PEG10/PEG11, S3 resume, doesn't enable the PEG10/PEG11, result NVME controller doesn't Initialize.
BSOD happens in OS.
solution: enable NVMe on CPU PEG 0/1/2

Hsd-es-id: 16012541199
Original commit date: Mon Feb 8 14:13:14 2021 +0800
Change-Id: If707b7eb8a462a179381b7c602436474ca247226
Original commit hash: dae8ddc130202e4837181fd690e3bb44bd0997b6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Nvme/NvmePciHcPei/NvmePciHcPei.c
AlderLakePlatSamplePkg/Features/Nvme/NvmePciHcPei/NvmePciHcPei.h
AlderLakePlatSamplePkg/Features/Nvme/NvmePciHcPei/NvmePciHcPei.inf

================================================================================ 
Commit: 9c19967d3a39215b49e0b862ea9905f542a5148f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:29:31 2021 +0530 
-------------------------------------------------------------------------------- 
Manageability/SOL: [ADL-S][20H2][DC1][Corp][Manageability]Unable to control bios page using sol

Issue: Serial Over Lan is not working due to Device ID is not correct.
Resolution: Update ME related devices' Device ID based on RegMaps spec

Hsd-es-id: 16012575586
Original commit date: Thu Feb 18 22:16:21 2021 +0800
Change-Id: I8d2920030cef5cff22ea900a984792832d5acd73
Original commit hash: e2bbe894f27165a4e69db3652c72e120cf66196c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/MeRegs.h

================================================================================ 
Commit: 81684faa95062b8cdc7d467353409d15f51c958b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:29:28 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2087_00

Hsd-es-id: N/A
Original commit date: Sun Feb 21 17:48:55 2021 -0800
Change-Id: Id3c0e4973e0f390b2b7d0b29f3d8cd1e848c2fae
Original commit hash: 31c5d1088527f2faea782fe9abb2160d78cb7aab

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9cb71d42b15362bbf0c5d6c39accd30a5b73a665 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:29:25 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun Feb 21 01:24:10 2021 -0800
Change-Id: Ia9e0ce6426a4975119c419c3ec9cc20fb1813dfd
Original commit hash: 6c547c7efcb697d96e6d9f4a0d8cc5a4ac574e90

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: a7c564a3920c666e1832fe065f95571b65890b9f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:29:14 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2086_00

Hsd-es-id: N/A
Original commit date: Sat Feb 20 17:49:11 2021 -0800
Change-Id: Iafc4c340ec04c64358a457ec156e7b9999714771
Original commit hash: 108282c213eb862533350b6df1e16a46c5e41465

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 7c61b35dc5c788a9bd50366d502b110651b4a479 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:29:00 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sat Feb 20 01:26:00 2021 -0800
Change-Id: Id47d659464dd238663eab5b6ae379b00fdef8716
Original commit hash: bf2daf55e3aff344cc314c7886d4d23429c083e7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 48cf582faacdb0815b4afec9f0110b7ed1452c5b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:28:40 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2085_01

Hsd-es-id: N/A
Original commit date: Fri Feb 19 17:49:23 2021 -0800
Change-Id: I75dbf716e5a13dd9e63e02d0ea30966fca7db296
Original commit hash: 1d06364eef6982c93b9bcc52004aa64052cf2e24

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c211da1568e37c0d660f15fb325ae3dc8a06968f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:28:24 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] IOStandby programming

Added IOStandby State and IOStandby Termination configuration programming.
Additionally, removed non-existent DDPC pins.

Hsd-es-id: 18014698838
Original commit date: Tue Jan 26 14:13:24 2021 +0100
Change-Id: I701070271f815dbb80a92dfc0b64087e611380ab
Original commit hash: aefc9a7318b752958810c6b87639faacb17ea95b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLib.c

================================================================================ 
Commit: 2c9d02dc06ca8dd3d806e28ab84c5b0a2d3e395e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:28:19 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] Remove the MMP register programming for UFS.

Required MMP programming for UFS is already taken care in
Fuses and hence BIOS should remove the MMP register programming.

Hsd-es-id: 16012651206
Original commit date: Fri Feb 19 17:33:43 2021 +0530
Change-Id: Ieef8db58538b19227a0c82f239d9750109aeba22
Original commit hash: 1a28c0be3e5c573c9b1e0219f3c02f6853dca0c7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/TglPchScs.c

================================================================================ 
Commit: 242e0399ad3d52c4a8ef1bc281d120d389c93eca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:28:16 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "[PCH] SATA LTR value programing on D0/D3 flow to allow S0i3.2 entry"

This reverts commit ee9f234d85e47391406a60c76f5d9be0613527e

S0i3.2 entry need BIOS programe Sata LTR_IGN on D0/D3 flow. Original
patch doesn't handle LTR IGN programming in VMD case. Thus, ADL-S golden
configure (VMD enable) fail to enter PS_ON(S0i2.1) with this patch. Need
figure out SATA LTR IGN solution in VMD flow before bring this change back
again

Hsd-es-id: 16012692769
Original commit date: Fri Feb 19 13:25:49 2021 +0800
Change-Id: Ib854496372fe0792edbfa2eda47c01aa8d9038ec
Original commit hash: cde12fa999c0f224eae51efa6701c4aacf220e19

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/Include/AcpiTables/Dsdt/SataAdl.asl
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataLib/PeiSataLib.c
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pmc.asl

================================================================================ 
Commit: d8fe943e961a359a3ba6a03eaa03d564f8786778 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:28:07 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH][ADL-P] CLKREQ  8, 9 needs to be added in to Board Root Port Clock Info configuration and Vpd structure

CLKREQ 8,9 added to respective Board Vpd pcds and in Board Root Port Clock info configuration.

Hsd-es-id: 16012717271
Original commit date: Thu Feb 18 14:22:17 2021 +0530
Change-Id: I51616158111b947ef7024d1ce7d6afcb75bf6237
Original commit hash: c0e24c488c15162c28b91fd1334d7e5cc7751314

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/AdlPPcieClocks.dsc

================================================================================ 
Commit: 3a0ca50d091a965eebd7fe86aad2abf5d2f59bb4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:27:59 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P] Updated uCode Patch to 0x00000015

Updated ADLP Microcode to m_82_90671_00000015.pdb

ADL-S B0: m_82_90671_00000013
ADL-P J1: m_82_90671_00000015

Hsd-es-id: N/A
Original commit date: Fri Feb 19 15:01:49 2021 +0530
Change-Id: Ie7c14075a3866eb4417dcd2c0163f630a2027470
Original commit hash: 34ff34f1f7a60641b435e0cfb136184e77dfb4cd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 436498ffffc9c1ebe985406e0b54f841472efde0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:27:53 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Feb 19 01:27:05 2021 -0800
Change-Id: I8e5cbbf0375b819a26ba19483ad659f7b0f63833
Original commit hash: 9c812c5f3edb93b2a5712fb373163837266d6549

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 033fe0825b433fa461032706bfc22cdd8aca2240 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:27:42 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P] Updated uCode Patch to 0x00000013

Updated ADLP Microcode to m_82_90671_00000013.pdb

Hsd-es-id: 1308469141
Original commit date: Fri Feb 19 12:44:58 2021 +0530
Change-Id: I3214a361c136832db04a47a38ae16ae87a6f762f
Original commit hash: 33255da59f5653d9b90585c294413563dcdd5f02

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 0d76b315dfa005a9102dd5ad6207ab8944bef741 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:27:39 2021 +0530 
-------------------------------------------------------------------------------- 
[ADLP] Enable back PkgCStateLimit to PC10

- Removed the PkgCStateLimit entry from the PatchTable.
- PkgCStateLimit default values becomes AUTO which is the HFR default.

[
Hsd-es-id: 1308198058
Original commit date: Fri Feb 19 12:38:39 2021 +0530
Change-Id: I6c5d857c2bdd558eca73271257daf91e3a73ec73
Original commit hash: 71f39ccd5423bc35ff848ad40d1c775e09c687e7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 0d83a849444228f5586c130c0dd59b851f08a977 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:27:34 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2085_00

Hsd-es-id: N/A
Original commit date: Fri Feb 19 00:03:06 2021 -0800
Change-Id: I9744595a8d39cce080e62c70bd63049c538c6500
Original commit hash: 499df34bd349133d4c9704222a45e2d5b5cb75d5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b31ccbc166d5fa9a701f034ef2e1538a19089d2b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:27:31 2021 +0530 
-------------------------------------------------------------------------------- 
[ADLN] Fixing the ADLN flashmap issue for Debug build

Issue:Due to Flashmap Alignment issue, Debug bios is not booting in Rev0 board
Resolution: changed the flashmap for debug build & chagned OBB size for release

Hsd-es-id: N/A
Original commit date: Wed Feb 17 12:22:32 2021 +0530
Change-Id: I02c1c464929ea26654c96adfa7346c68f304108c
Original commit hash: bf8e06b8c45d0aa2941ddfd3323ead353be7fdc0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Include/Fdf/FlashMapIncludeAdlN.fdf
AlderLakeBoardPkg/bld.bat

================================================================================ 
Commit: f7577e60b4f860964fca041df64b4e05bdd561b3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:27:28 2021 +0530 
-------------------------------------------------------------------------------- 
ADL-N support for device ID 0.

Hsd-es-id: 22012118912
Original commit date: Wed Feb 17 15:56:44 2021 +0530
Change-Id: Id7fea2a12ab822a934401248bede32b03132e151
Original commit hash: f1275796bd6259a7d4a7c83b6db861a06575b30a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/Include/Register/SaRegsHostBridge.h
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: 52c749fe7946ba950b227b8081a18bcfa5f8bf21 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:27:25 2021 +0530 
-------------------------------------------------------------------------------- 
Align the defination of PROCESSOR_STATUS_DATA with Edk2 upstream

Hsd-es-id: N/A
Original commit date: Thu Feb 18 11:37:28 2021 +0800
Change-Id: Idb61d47e1e4d36978376ad9a61efa80de86fe71a
Original commit hash: d12c30507727851d9a768d33e46ea5814b041951

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/SmbiosCpu.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/SmbiosType4.c

================================================================================ 
Commit: 4509906ecde58b8b3e2429cf4ec1a7a7655d7860 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:27:22 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S+ADP-S][20H2][DC2][Storage]:In KH(Intel 670p Series) BSOD observed while wakes system from S3 with OPAL enabled in Non-VMD configuration

The root cause of this issue is because of BDF inconsistence in DXE phase and PEI phase result in Opal driver
was unable to get correct password to unlock device. Opal S3 unlock flow should start after PCH root port function mapping.
In FSP dispatch mode, NvmeHcPei driver can depend on gEfiEndOfPeiSignal2PpiGuid installed to make sure silicon init flow done.
In FSP API mode, NvmeHcPei driver can depend on gFspSiliconInitDonePpiGuid installed.

Hsd-es-id: 16012541199
Original commit date: Tue Feb 9 16:34:49 2021 +0800
Change-Id: I3522df39abae8968c9296ed87159ad80196b8187
Original commit hash: 3923c72031893f65b9016619e6ec098dbabf7f9d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Nvme/NvmePciHcPei/NvmePciHcPei.c
AlderLakePlatSamplePkg/Features/Nvme/NvmePciHcPei/NvmePciHcPei.h
AlderLakePlatSamplePkg/Features/Nvme/NvmePciHcPei/NvmePciHcPei.inf

================================================================================ 
Commit: a0d66ff039cbcf18af8b15f18069d3f63e35a87b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:27:04 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/bash: Remove non-por build option

1. Sync bash build process with bat build process
2. Remove non-por build option for GCC

Hsd-es-id: 1508491131
Original commit date: Thu Feb 18 17:40:14 2021 +0800
Change-Id: I86ef9eca55aa38e069bd94018fe542779f7f74cd
Original commit hash: e09e360b303b1f16f8815954bdcae2cdb0afd778

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BuildIafw.sh
AlderLakeBoardPkg/BuildPlatTools.sh
AlderLakeBoardPkg/PostBuild.sh
AlderLakeBoardPkg/PreBuild.sh
AlderLakeBoardPkg/PriBuild.sh

================================================================================ 
Commit: 8455420dfe42ab2833d1e310612e241e4877dd47 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:27:01 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2084_00

Hsd-es-id: N/A
Original commit date: Thu Feb 18 17:49:29 2021 -0800
Change-Id: I9dd08e21251e7bdb7a6980621a835f02f65b330f
Original commit hash: 0427daf3965eb5bcab34b067b864c5c84f25dc38

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c60cf77e0571cbfdf11490aedd0cb13478679d5e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:26:58 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] Change PCH Dmi Lane from 4 to 8 on FSP Upd

Change PCH Dmi Lane from 4 to 8 on FSP Upd
From
1. FspmRestrictedConfig->PchTestDmiXXX[4]
2. DmiPreMemConfig->Lane[8].TestDmi
3. SetupData->TestPchDmiXXX[8]

To
1. FspmRestrictedConfig->PchTestDmiXXX[8]
2. DmiPreMemConfig->Lane[8].TestDmi
3. SetupData->TestPchDmiXXX[8]

Hsd-es-id: 1508491131
Original commit date: Thu Feb 18 17:14:34 2021 +0800
Change-Id: I442da51f47929d4c2ba0daf7c294f9b419b00ae9
Original commit hash: e1b182df453472b0957e9bcd43529c1e706c4720

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPchPolicyUpdatePreMem.c

================================================================================ 
Commit: 39cc8f037b2f76b48fe03f2fa8ee0c8c25c76743 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:26:35 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 91d0d99f518396fd520497193a087800a2f9afe8)

Thu Feb 18 20:05:00 2021 +0000
Original commit date: Thu Feb 18 20:05:00 2021 +0000
Original commit hash: 8ddaf1c667bfe691162ee0f90d8a2fdcd2ee311c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0c89a5e849d68e6719fc5de2506ccf7ea2c316e2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:26:30 2021 +0530 
-------------------------------------------------------------------------------- 
[integration_step_event][bios.alderlake][22012131001][ADL-P | DDR4 DDR5 LP5] Set Ibecc Protected Range defaults

[Issue/Feature Description]
Ibecc Protected Range defaults should be 0x03FFFFE0.

Hsd-es-id: 22012131001
Original commit date: Wed Feb 17 15:24:12 2021 +0800
Change-Id: Id2b36ff04beb1e7ca32ab4270c2b52b4a64fd64f
Original commit hash: 2b3c4904e41624ac070d253139a94c86865d9676

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c

================================================================================ 
Commit: 1243399997120ba7772a3644213b0937ae878782 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:26:18 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl: MRC Must Return SaGv Info Data Structure

Implemented MrcSaGvOutput data structure to meet BIOS wrapper
per-SAGV info requirements.

Hsd-es-id: 22011952420
Original commit date: Fri Jan 8 14:07:39 2021 -0800
Change-Id: Iadcec129c73fff4e82326df49876aa94f25af53f
Original commit hash: c8f31114c60be217dd105bcb004746c667055b39

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/IncludePrivate/Library/PeiDisplayInitLib.h
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibNull/PeiDisplayInitLibNull.c
ClientOneSiliconPkg/SystemAgent/Include/MemInfoHob.h

================================================================================ 
Commit: 1259801c983f9bd4e80e2f6fffe3eaefbace1381 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:24:26 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] BIOS Interface lockdown fix

This change fixes issue with BIOS not setting BILD properly in all
affected components.

Hsd-es-id: 16012575630
Original commit date: Thu Feb 11 14:41:33 2021 +0100
Change-Id: Ic144244dbc856e7d0a46cbd2c666c03d8e77bf5a
Original commit hash: e8d8006977c364c81e5f738f3c9ff7db33cad57f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchEndOfPei.c
ClientOneSiliconPkg/IpBlock/PchDmi/IncludePrivate/Library/PeiPchDmiLib.h
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmi15.c
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmiLib.c
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInit.c

================================================================================ 
Commit: ade24009eac33a3f0163c6378dcd9a73f9635d6b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:24:18 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] Move TCO registers definitions to separate header

TCO related registers should be moved form PMC
to separate header file.

Hsd-es-id: N/A
Original commit date: Fri Feb 12 13:48:53 2021 +0100
Change-Id: Ie0b161a76f6f1d33849c8c7b0edd9f24fe7b0841
Original commit hash: 59f620ab359f9e52cef39492059ffa327183c8f1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/LpcDev.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Fadt/Fadt6.3.h
AlderLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/LPC_DEV.ASL
AlderLakeBoardPkg/Library/PeiBootModeLib/PeiBootModeLib.c
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/AcpiFeatures.h
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/Wdat/Wdat.act
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/PchpParticipant.asl
AlderLakePlatSamplePkg/Features/FastBoot/FastBootSetupDxe/FastBootSetupDxe.h
AlderLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
AlderLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/PlatformInit.c
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/Include/Register/TcoRegs.h
ClientOneSiliconPkg/IpBlock/Pmc/Library/PeiDxeSmmPmcLib/PmcLib.c
ClientOneSiliconPkg/IpBlock/Rtc/LibraryPrivate/PeiRtcLib/PeiRtcLib.c
ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/PeiSmbusLib/PeiSmbusLib.c
ClientOneSiliconPkg/Library/PlatformSecLib/PlatformSecLibrary.h
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pmc.asl
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInit.c
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmiDispatch.c
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmCore.c
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchxSmmHelpers.c

================================================================================ 
Commit: ce23ef518046d42bd953627fded8cf99117e3509 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:23:54 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] Intel(R) Trace Hub Device is not enumerating in device manager

issue exposed on VP which sets SCRPD0[24]=1 by default script and PDC = manual, TH = target mode by BIOS option at the same time,
which expects TH to be overriden to host mode, because scratch pad has higer priority over manual.
However manual check returns and block subsequent override.

Remove Manual check in policy override, since when PDC is Manual, none of the conditions may it fall into.
Besides, Token and scratch pad have higer priority over Manual.

Hsd-es-id: 14013648070
Original commit date: Thu Feb 18 16:16:04 2021 +0800
Change-Id: Ib3205e90545d1df0a0b105391048bd01ba80a8de
Original commit hash: 6562829005d21b858f388aa70c5ceb9e22d1acdc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/LibraryPrivate/PeiPolicyOverrideLib/PeiSiPolicyOverrideLibPreMem.c

================================================================================ 
Commit: d7ad73bf4c3934cdb3ae05ca1c233928e90363f7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:23:49 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Thu Feb 18 01:24:48 2021 -0800
Change-Id: I9fdd53b3454b53bad17e36296341bff14daa293b
Original commit hash: 343d0dd586f42a2e708eadacd75b30a5b7bc4915

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 6dc9f434e53f27702485bc8cddc3af1c3bcec85f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:23:39 2021 +0530 
-------------------------------------------------------------------------------- 
[HSD-ES][central_firmware][bug][ADL-S + ADP-S][BIOS]Slot 1 is missing from memory configuration in BIOS page

[Issue/Feature Description]
  slot 1 is missing in memory configuration instead of slot 1 displaying all slots as slot 0

[Resolution]
  The bug is caused by that displaying slot1 for ddr5 is suppressed. So just enable displaying slot1.

[Impacted Platform]
  ADL

Registers impacted:

[
Hsd-es-id: 16012550415
Original commit date: Wed Feb 10 16:32:30 2021 +0800
Change-Id: I7b6a72b5571a45eeaa270c1c9c0e953e42dc5087
Original commit hash: d13404dba89117a1f8fc25850148af9ba9de3680

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 61189e06ad69a136b6f59d02aa6a49237017b499 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:23:33 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH][ADLP] Changing PLD value for SS04 USB port.

SS04 has WWAN M.2 module and making visibilty of the port as 0.

Hsd-es-id: 16012629400
Original commit date: Wed Feb 17 13:58:15 2021 +0530
Change-Id: Ifd454f37bab27d7e5dbabc9612ebdea4b70d8d7d
Original commit hash: 15af56fe0527ff1210b0d1789eb14f5e0cc91ee4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciAdlLp4Rvp.asl

================================================================================ 
Commit: 565cd851d54b3ad6b2a397e6b4ccadbb3449d5d6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:23:27 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-M][TCSS]- Platform supports only two iTBT Root Port controller and one DMA controller.

Platform supports only two iTBT Root Port controller and one DMA controller.

Hsd-es-id: 16012583929
Original commit date: Tue Feb 16 09:41:17 2021 +0530
Change-Id: I3b75673922e62a1decfea342057eb9be0873aaa1
Original commit hash: 70252f290e96189040aaa08f509286b6569df0cc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 36bbaf4ebbcab690229772b36475fdb4016dc9f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:23:21 2021 +0530 
-------------------------------------------------------------------------------- 
MebxFeaturePkg/MEBx: [ADL-S][KVM]When opening a KVM session in BIOS, it's possible to enter to MEBx menu

Issue: BIOS sends AmthiSetMebxState command, but the responsed status is mis-used.
Resolution: Suppress MEBx menu if AmthiSetMebxState responsed status is RedirectionInProgress.

Original commit date: Tue Feb 9 16:43:28 2021 +0800
Change-Id: Id1e34a82b7233eb7076f9f81602b71dba04f6a49
Original commit hash: a70ea1ea04a81f89fdac098d957ffed51b65c2a2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Amt/Library/DxeMebxWrapperLib/DxeMebxWrapperLib.c
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSetup.c

================================================================================ 
Commit: abbffa0ad29998bff92e2ad256c1e691b1d605a7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:23:18 2021 +0530 
-------------------------------------------------------------------------------- 
MebxFeaturePkg/MEBx: [ADL-S][Manufacturing] MEBx menu is available although AMT Bios Feature is disabled

Resolution: Add gDxeAmtPolicyGuid in the dependency session to determine if MebxSetup should be exposed.

Hsd-es-id: 1308367345
Original commit date: Mon Feb 8 14:06:02 2021 +0800
Change-Id: Idc1c2312e6169e12980fe4331e1af70fd2abcedc
Original commit hash: cffbfe90195c83072aa3e3a63c28535bf095114a

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSetup.inf

================================================================================ 
Commit: a627fb8dabcc9b403e3b46bceb6828e15c47857b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:23:13 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit e38cf57ca01434a82a89dce868da8f770394bdf8)

Thu Feb 18 02:33:07 2021 +0000
Original commit date: Thu Feb 18 02:33:07 2021 +0000
Original commit hash: b3decf18705cf09025582da674cb42e312e2d1f3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ea8e7150fd1d29533c4ce2f8024a8eab082622c1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:23:10 2021 +0530 
-------------------------------------------------------------------------------- 
[integration_step_event][16012633498][ADL-M | LP4] Phy updates from ADL-M Q0 poweron

  Phy updates from ADL-M Q0 poweron

  1) DDRPHY_COMP_CR_DLLCOMP_VDLLCTRL_REG  (for all steppings and skews)
    dllcomp_cmn_vdllhidaccode   = 256 * (0.8 / param.VCCDD2)  // in [Volts]
    dllcomp_cmn_vdlllodaccode   = 256 * (0.45 / param.VCCDD2)
    dllcomp_cmn_vdlltargdaccode = 256 * ((DdrDataRate > 5200 ? 0.75 : 0.65) / param.VCCDD2)

  2) DDRPHY_COMP_CR_DLLCOMP_SWCAPCTRL_REG, CCC_CR_MDLLCTL2_REG and DATA_CR_MDLLCTL2_REG (for all steppings and skews)
     ldoffcodelock = min(0.022 * DdrDataRate + 160, 255)

  3) DDRPHY_COMP_CR_VSXHIOPAMPCHx_CTRL_REG  (for all steppings and skews)
     vsxhiopamp_chx_opampbsxhibwctl   = 0x3

  4) DDRPHY_COMP_CR_VCCDDQLDO_DVFSCOMP_CTRL0_REG (Q0 only)
     dvfscomp_lvrmuxvccddqgsel     = 1
     periodiccomp_lvrmuxvccddqgsel = 1

  5) DCC Q0 changes for DQS Buffers (Q0 only)

Other Changes:
  Add DQS swizzle table for ADL-M LP4 RVP
  Set LP4 CS/CMD PI safe values to 32 to avoid MR programming failures during ECT on ADL-M
  MiniBios: added Q0 ucode patch m_82_906a1_80000002

[
Hsd-es-id: 16012633498
Original commit date: Mon Feb 8 13:31:16 2021 +0530
Change-Id: I37f67d775b9a8bf5acb92a182de5b2c614147c5d
Original commit hash: f0508210a4e1772aabc078f0c88e4fca7448aae7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcMcConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 4dd963951b39fb3e89fff3446bdd0770f2d39596 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:23:06 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2083_00

Hsd-es-id: N/A
Original commit date: Wed Feb 17 17:49:53 2021 -0800
Change-Id: I8b7bf6f950ffbddb9255058cf61cf947e9a0c090
Original commit hash: 656fb2739fa00fd8b99c6fb21adaa4010163dec0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 3d49c9cd27ad25af644f4916c178c5bdd1e01652 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:22:53 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] Converged Touch SPI controller (THC supporting both HIDSPI and IPTS protocols)

Part 1 - Update 2
- Added PchSbiExecutionEx for changing THC Device Id
- Removed incorrect PSF SetThcDeviceId handling

Hsd-es-id: 22012132029
Original commit date: Wed Feb 17 08:33:47 2021 -0800
Change-Id: I30ec6f166eb51da1494baf9c8be4cccd22f12953
Original commit hash: bbe15bb328654ee473c6221f7fbd1062a116ab24

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/IncludePrivate/Library/PsfSocLib.h
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiDxeSmmPsfSocLib/PsfSocLibAdlP.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiDxeSmmPsfSocLib/PsfSocLibAdlS.c
ClientOneSiliconPkg/IpBlock/Thc/LibraryPrivate/PeiThcInitLib/PeiThcInitLib.c
ClientOneSiliconPkg/IpBlock/Thc/LibraryPrivate/PeiThcInitLib/PeiThcInitLib.inf

================================================================================ 
Commit: db900cb7773409ce1057ed5c312163f0dbd225bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:22:23 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] Update CNVi Pinmux for Ver6

Updated Ver6 pins for CNVi BT I2S/BT UART/MFUART.
Prepared GpioConfigureCnviBtI2sConnection to support multiple BT I2S links.

Hsd-es-id: 22012132149
Original commit date: Wed Jan 27 10:23:21 2021 +0100
Change-Id: I983b85920b0760d45fcbf5a5da998c66d4a05072
Original commit hash: 30f8b8f49cfbd889165ce895f0b036083788a0f1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviLib/PeiCnviLib.c
ClientOneSiliconPkg/IpBlock/Gpio/IncludePrivate/Library/GpioPrivateLib.h
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLib.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibInternal.h
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer2.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer4.c

================================================================================ 
Commit: 63721e715d1e3babfeec01f77e5a53d793ec2397 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:22:13 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL P/M] New ADL Platform VR POR file WW07_2021

Hsd-es-id: 16012658723
Original commit date: Fri Feb 12 22:46:24 2021 +0530
Change-Id: I4531eb5d731c1815ecd80c312cf5739dee7ac0f1
Original commit hash: dc276555ce5bf5e909270ab80c9e8e93496427fb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/CpuSetup.uni
ClientOneSiliconPkg/Cpu/Include/CpuPowerMgmt.h
ClientOneSiliconPkg/Fru/AdlCpu/Include/Register/SaRegsHostBridge.h
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: 09beefbe679c75b7c1a66f3172076099a6c4b4bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:22:07 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Feb 17 01:26:12 2021 -0800
Change-Id: I6a8be1699bae52d42e74bf1becba91c151f36171
Original commit hash: 5dea9913809c50daaad0b892ed223a297a5c5227

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 1b643d2c8aa95ed5652f013ecb64f3e286094abc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:22:04 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-N] Disabling TCSS ports in BIOS.

1. To Disable CPU USB Type-C Port 2 and 3.
2. All iTBT PCIE RP will be disable from Sillicon and then from IFWI Strap.
3. To hide iTBT Related BIOS setup option.

Hsd-es-id: 16012653605
Original commit date: Thu Feb 11 10:20:00 2021 +0530
Change-Id: I3e7fa8f256de9bbc0dc2afb83cabccc6632210c8
Original commit hash: 34e9ab53fbbc42b61cb1e0b86be289fa0d18b265

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c

================================================================================ 
Commit: 61f5c77b85bd50831404069a2f9d78eca147131f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:21:55 2021 +0530 
-------------------------------------------------------------------------------- 
ADL [ADL-PCH] New ADL Platform VR POR file WW07_2021 - Part2

- Resolved ADL-S 8+0+1 125W fail to boot issue

Hsd-es-id: 16012654956
Original commit date: Tue Feb 16 22:54:52 2021 -0800
Change-Id: I4c2d0fd41c5f04f3206f66337940bc013872b531
Original commit hash: 502edbd832d80f545b04574ffb90cc3e84be2062

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: 60c92c1a9c22432bbc229640315b377302b64fd5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:21:52 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg: [ADL-S] Enable FSP + Wrapper API on GCC

Enable FSP + Wrapper API GCC build process
1. Fix unused variable build failure
2. Fix un-matched funtion code and definition code build failure

How to reproduce
  Step1. cd Intel/AlderLakeBoardPkg
  Step2. bash BuildIafw.sh fspapi gcc

Hsd-es-id: 1508491131
Original commit date: Sat Mar 13 20:28:08 2021 +0800
Change-Id: I401267fdc44c12b274c2f994942cd4203417dd09
Original commit hash: b5aa800d903bf2357f5dddb409ad5adefcd4641f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiMePolicyBoardConfig.c
AlderLakePlatSamplePkg/FspWrapper/CheckFspErrorInfoHob/CheckFspErrorInfoHobDxe.c
AlderLakePlatSamplePkg/FspWrapper/DebugEventHandler/DebugEventHandler.c
AlderLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiPchPolicyDebugLib.c
AlderLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiPchPolicyDebugPreMemLib.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PcieWorkaroundOnPolicy.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c

================================================================================ 
Commit: 3507a5c3319ad13b5fa54b5292f605895d922996 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:21:47 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: [ADL] voltage policy coding error

Fix coding erro in ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrPolicyLib/PeiVrPolicyLib.c

Hsd-es-id: 1508858552
Original commit date: Tue Feb 16 21:31:25 2021 +0800
Change-Id: Id98fb4c496d238c370c0daca2e2bb743117f7931
Original commit hash: 905cb4abd8bd171c42801b833e329ff8e5d915fe

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrPolicyLib/PeiVrPolicyLib.c

================================================================================ 
Commit: eae0064d7a8f86abdeccfb2c23f3410a49cc6428 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:21:43 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] Providing Gen5 Support option for PEG11/PEG62

Hsd-es-id: 16012651428
Original commit date: Tue Feb 16 10:47:07 2021 +0530
Change-Id: I43566a22490369658f2e1a3794fb5ddfc470693c
Original commit hash: 33a1ebbdfc6f80ae91456f668ca9284388f1aa79

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: 6a84846d7bf4343ffcfcf80280cc15b80ee8f095 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:21:40 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S] DTbtTypeCallBackFunction is broken and it could be consolidated with TbtFormCallBackFunction.

1) Merged functionalities of above two functions into one.
2) New common function name is DTbtFormCallBackFunction.

Hsd-es-id: 22011910945
Original commit date: Thu Jan 21 21:20:19 2021 -0800
Change-Id: I9b762ba056cc74aedef8393e6eead616f65de12d
Original commit hash: 2ba2762970825399f1ffd7eb9073af8c91b70497

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SetupCallbackExList.h
AlderLakePlatSamplePkg/Setup/TbtSetup.c

================================================================================ 
Commit: 46564dc4594a227142fcfc61d7a20e64010e0757 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:21:37 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH][ADL-M] Add BomId Check for PMIC Imon configuration for ADL M RVP2.

Add BomId Check for PMIC Imon configuration for ADL M RVP2.

Hsd-es-id: 16012705261
Original commit date: Tue Feb 16 17:18:00 2021 +0530
Change-Id: Idf01acbd79ff5233017ebe94e1aabd4b25ac7059
Original commit hash: 9a659dc05131df78bb5a3de818b565347644379e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/Include/PlatformBoardId.h

================================================================================ 
Commit: 7569974115a082a271b94cfe92575804d9e7bbde 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:21:33 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 2b192a9e3520d64a93b3f782f361eb32f7ee50a6)

Wed Feb 17 03:54:57 2021 +0000
Original commit date: Wed Feb 17 03:54:57 2021 +0000
Original commit hash: 0fbf7e9263a4648e3ef369199bf60499c7a9fdc0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 29887258c5262d84c4d6ce21ae1b91395c84bf05 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:21:30 2021 +0530 
-------------------------------------------------------------------------------- 
[HSD-ES][central_firmware][bug][bios.alderlake][22012444288][ADL-S] [DDR5] [B1] System BSOD at PKGC 3 when LPMODE is enabled

Disable the following LPMODE features until a working recipe is found:
  SpidLowPowerCtl.selfrefresh_enable   = 0;
  SpidLowPowerCtl.powerdown_enable     = 0;
  SpidLowPowerCtl.ckevalid_enable      = 0;

[
Hsd-es-id: 22012444288
Original commit date: Tue Feb 16 18:51:39 2021 -0800
Change-Id: I480cd8f3b01456d580bb81be885296e27bcfd626
Original commit hash: 15ce18b839d6a49480f5def06259f3cd280212f1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: 2489843a793e86914f8ee846fe6a59c154048310 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:21:25 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit a3632e181e01977b7c88686fdeb5264801708736)

Wed Feb 17 03:08:20 2021 +0000
Original commit date: Wed Feb 17 03:08:20 2021 +0000
Original commit hash: a7b4da8d5c4dbc9414cb0be91bc5138b7deec5db

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e308bcb84594ad4dc6ea716331a6056fdbaa4113 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:21:21 2021 +0530 
-------------------------------------------------------------------------------- 
[integration_step_event][bios.alderlake][1308441336][open] [ADL-P | LP5] [Enable LP5 Write0 Feature]

Endle Write0 Feature for Lpddr5.
Check that all LP5 devices support WriteX via MR21[2].
If all devices support the feature, then enable it on all devices via MR21[6], and also on the MC side.

[
Hsd-es-id: 1308441336
Original commit date: Sun Feb 7 16:22:26 2021 +0200
Change-Id: I125e45f73f6f8588f12fbb67d630bbe3a48f35ba
Original commit hash: e61c723b68ffa7f00dcf32b80475a2a340d85783

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 4fdc92f075472f9c294b083eb6a38e56998e2899 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:21:17 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2082_00

Hsd-es-id: N/A
Original commit date: Tue Feb 16 17:49:28 2021 -0800
Change-Id: Idc5f9638c33120005a746530f249e3c112405ba7
Original commit hash: b844f52fdaad5c9dd6b4d05b7692a887097f088f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 12f6f7c2ff335b9cd41e445d235e3721b7d0628d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:21:14 2021 +0530 
-------------------------------------------------------------------------------- 
MebxFeaturePkg/MEBx: [ADL-S] [MEBx] When updating TTL to an invalid value the BIOS freeze

Issue: When error DDNSTTL number is set, the SetFQDN command returns error and enter a microsecond delay with unknown number.
Resolution: Limit the DDNSTTL number based on the FW spec and fix the unknown microsecond delay issue.

Original commit date: Fri Feb 5 19:28:06 2021 +0800
Change-Id: Ia3d7083790c209e558ccda7e93bf5d4eec97e882
Original commit hash: 31871d9e61b10d5260bca438093b83d481d3146a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Protocol/MebxDisplayProtocol.h
ClientOneSiliconPkg/IpBlock/Amt/Library/DxeMebxDisplayWrapperLib/MebxDisplayWrapperLib.c
Features/Manageability/MebxFeaturePkg/MebxDisplay/MebxDisplay.c
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSetupVfr.vfr

================================================================================ 
Commit: 05762e88feb678f53efeed8e2ea44fa9e1828d09 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:21:06 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 438c9176cb4dc974d3002c746f0ac6a076674c05)

Tue Feb 16 22:58:52 2021 +0000
Original commit date: Tue Feb 16 22:58:52 2021 +0000
Original commit hash: 5106c83132fd6c6f383454eace427c86da7ad26d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2c2af56039603f05c0bad3f0311c140c9bedda18 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:21:00 2021 +0530 
-------------------------------------------------------------------------------- 
[HSD-ES][central_firmware][14013582918][ADL | DDR5] Implement full Channel feedback for Command Parity Mode

[Issue/Feature Description]
 CATM Training does not read DataTrainFeedback from all Bytes, when using Command Parity mode.
 This can lead to inaccurate results from CATM, either intermittent false passes or false failures depending on the byte/channel.

[Root Cause]
 Even bytes are not receiving CS signal which is needed to toggle DataTrainFeedback with Command Parity mode enabled.

[Resolution]
  DDR5 CATM test should program all CADB channels when Command Parity mode is enabled
  Use CADB channels 0/1 for DDR5 system channel 0
  Use CADB channels 2/3 for DDR5 system channel 1
  Keep CA Parity mode disabled in DDR5 ECC case, this is still under debug.

[
Hsd-es-id: 14013582918
Original commit date: Mon Jan 25 22:37:32 2021 -0800
Change-Id: I3c1f60133a622f306435522449cc82c1c0533201
Original commit hash: de5dd27927e9a26884eccdcf8173c619958aafe1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20Patterns.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: 10bf1489c9f3a94d4bab900270e85b89991d3546 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:20:53 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] Converged Touch SPI controller (THC supporting both HIDSPI and IPTS protocols)

Part 1
- Added Hid over SPI setup menu
- Divided THC ASL across FRUs
- Updated THC Config Block and added new policy
- Added missing Wake On Touch handling
- Added Psf Programing of the Device Id for HID mode.
- Removed deprecated UPDs from THC

[
Hsd-es-id: 22012132029
Original commit date: Thu Feb 11 21:14:06 2021 -0800
Change-Id: If66781025fb896f05c46c5d3bfb6fc2c7265b8a4
Original commit hash: f65398865e0839219bd8a00fb60bf4508659602d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/Include/AcpiTables/Dsdt/PchFru.asl
ClientOneSiliconPkg/Fru/AdlPch/Include/AcpiTables/Dsdt/ThcAdl.asl
ClientOneSiliconPkg/Fru/AdlPch/IncludePrivate/Library/PsfSocLib.h
ClientOneSiliconPkg/Fru/AdlPch/Library/PeiDxeSmmPchInfoLib/PchInfoLibAdl.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiDxeSmmPsfSocLib/PsfSocLibAdlP.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiDxeSmmPsfSocLib/PsfSocLibAdlS.c
ClientOneSiliconPkg/Include/ConfigBlock/Thc/ThcConfig.h
ClientOneSiliconPkg/IpBlock/Thc/LibraryPrivate/PeiThcInitLib/PeiThcInitLib.c
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pch.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
ClientOneSiliconPkg/Pch/Include/Library/PchInfoLib.h
ClientOneSiliconPkg/Pch/IncludePrivate/PchNvsAreaDef.h
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchAcpi.c

================================================================================ 
Commit: 6b25ee1f732826f87d76253fb5ece5f38f3e6918 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:20:41 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] Add IOE root ports support

Added support for IOE-P root ports. To avoid accessing HOB in SMM
context SMM functions have been rewritten to avoid checking IOE series.

Hsd-es-id: 22012222703
Original commit date: Thu Jan 21 10:10:39 2021 +0100
Change-Id: Id6f6372cb4def581ea73a7943f208a60e5841ccc
Original commit hash: 0430cfd308ed96f9644a129a53a80efcc72e7cb1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/Library/BasePchPciBdfLib/PchPciBdfLib.c
ClientOneSiliconPkg/Pch/PchInit/Smm/PchPcieSmm.c
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmCore.c
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PcieSmmClient.c

================================================================================ 
Commit: 0acfa82bd9a9a281c5f4202292b9622b9d96073f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:20:35 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] Add ACA module option to HDA PP Modules.

Hsd-es-id: 1508665819
Original commit date: Wed Feb 10 08:51:44 2021 +0100
Change-Id: I27b8c91eb8797e62a4e06839c2e5bab50cb2a2cf
Original commit hash: f281ceb71a26e294ba507cd7d121c15a0a5de482

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaDspModules.asl
AlderLakePlatSamplePkg/Setup/PchSetup.hfr
AlderLakePlatSamplePkg/Setup/PchSetup.uni

================================================================================ 
Commit: aca3828253362e7ca4855e02911ca6d51a18d259 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:20:31 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P/M] Enable EnergyEfficientTurbo for ADLM & ADLP

Energy Efficient Turbo is POR for ADL M/P. Should be Enabled
Enabled the same from PatchTable.

[
Hsd-es-id: 16012651237
Original commit date: Tue Feb 16 15:34:49 2021 +0530
Change-Id: Ic658ae6f4358bbd5abaf27d973f4ba053273ec9a
Original commit hash: 3a5aee55f5dad38656503eb7dd2503399a37259d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: fa908a93cee6eef49b6f38f08fcc530489b5b212 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:20:26 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P/M] Update correct Cpu Stepping for ADLM & ADLP

Issue: CPU Stepping was getting updated as K0 instead of Q0.
As the CPUIDs were same, existing code displayed as K0.

Solution:
Added CpuSku check to update the correct stepping appropriately.

[
Hsd-es-id: 16012704856
Original commit date: Mon Feb 15 15:52:02 2021 +0530
Change-Id: I7330d82da77ec438a98ada99f0b24c119d5ab127
Original commit hash: 5fb36f85279508d8af4f3a61f7570275e9277172

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: 3d4da52ec826bdbade95ecd7d2673616667c11b5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:20:22 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Feb 16 01:25:32 2021 -0800
Change-Id: Ic1ba373144b1e98c5c2f28c87d319ce11fc167cb
Original commit hash: 10e3969a359cad6a2ba4169470b568a086cd0142

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: c4efa3c0027675dbc27e6552d220c61f47bb290f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:20:17 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "[HSD-ES][central_firmware][14013582918][ADL | DDR5] Implement full Channel feedback for Command Parity Mode"

This reverts commit de3e7ffab26c8262a1a7001d0ed3d18bfae94129.

Mon Mar 8 16:47:00 2021 +0530
Original commit date: Mon Mar 8 16:47:00 2021 +0530
Original commit hash: a04f5bfa98756321d8365b25ef494d20be7d622b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20Patterns.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: a4f4022adacec7863c2945a42d26fe05601548b1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:20:13 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "Update MRC Release Notes and increment MRC build revision"

This reverts commit 573576d641a955716ae22633acaba1c0537b338f.

Mon Mar 8 16:46:49 2021 +0530
Original commit date: Mon Mar 8 16:46:49 2021 +0530
Original commit hash: cb594960db9d4b121fa984577c4c7d985c11d7b3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 32d4b1413db868b26a55d1772b5ec47539e85cc3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:20:11 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "[integration_step_event][bios.alderlake][1308441336][open] [ADL-P | LP5] [Enable LP5 Write0 Feature]"

This reverts commit 06a9d82a41973c53787c551671fe136128be0fe6.

Mon Mar 8 16:46:47 2021 +0530
Original commit date: Mon Mar 8 16:46:47 2021 +0530
Original commit hash: 154e9d13bab840f6e7bbfddeef19f820ac5f23b4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 6b54ac5057834a718f02a3d394ea75e4370b07aa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:20:07 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "Update MRC Release Notes and increment MRC build revision"

This reverts commit 1bf59b930ace4e35ef6058158545b45bf106c9a8.

Mon Mar 8 16:46:44 2021 +0530
Original commit date: Mon Mar 8 16:46:44 2021 +0530
Original commit hash: ee625e077d8bdab3ce96077b60af7011f063cc20

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5564dc9e7c6a9857320b059bbb557b7592e85fd5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:20:04 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "[HSD-ES][central_firmware][bug][bios.alderlake][22012444288][ADL-S] [DDR5] [B1] System BSOD at PKGC 3 when LPMODE is enabled"

This reverts commit a8128d210fae89f7bc861b109a0603e5e635b8d9.

Mon Mar 8 16:46:42 2021 +0530
Original commit date: Mon Mar 8 16:46:42 2021 +0530
Original commit hash: b648b66eaa4f367bcc8fd855b74c826fe39b7d4b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: 6ad5428028623939ca3245efe5b36580622e2519 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:20:01 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "Update MRC Release Notes and increment MRC build revision"

This reverts commit e66312d0f1070098f961872391535f07a85f19f1.

Mon Mar 8 16:46:40 2021 +0530
Original commit date: Mon Mar 8 16:46:40 2021 +0530
Original commit hash: 0291b0fe76191786c350f12ff72e8b545247e2aa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 34902061c9d36b010f8b6b237a287db5366fae04 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:19:56 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "increasing the minor version number for the dot build"

This reverts commit 163db9f103af5cf66e2879a1eb488983dfb0a72b.

Mon Mar 8 16:46:34 2021 +0530
Original commit date: Mon Mar 8 16:46:34 2021 +0530
Original commit hash: 53e82d71de6c9056316ec274aee0f3f15d3b23d1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b2fa923c2978f59b7c3dbe00fe18ddc3f00f113b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:19:53 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "[ADLP] Enable back PkgCStateLimit to PC10"

This reverts commit 5408c38b28f66cf068043f179188980f867b5810.

Mon Mar 8 16:46:32 2021 +0530
Original commit date: Mon Mar 8 16:46:32 2021 +0530
Original commit hash: 3ef94899acfb1e8f7462f35d177c31db69469827

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: c227138ed4d8bb3d7664d7769765049d8d873be9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:19:50 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "[ADL-P] Updated uCode Patch to 0x00000013"

This reverts commit 69d22aa95738fa4b1014d275ea2f837afdae6609.

Mon Mar 8 16:46:30 2021 +0530
Original commit date: Mon Mar 8 16:46:30 2021 +0530
Original commit hash: b81b4739aa8482a42f9f99668a57373e22d584c8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 4212bf3d503d2dd0660e51090ed2c5141a1e4f68 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:19:47 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "[ADL_Program] Increasing the minor version to 02 for the dot build"

This reverts commit 4cbfc2dca70b551be3bc7dcd5c5eab89a00acdb1.

Mon Mar 8 16:46:27 2021 +0530
Original commit date: Mon Mar 8 16:46:27 2021 +0530
Original commit hash: 96a35addd6fd198c46eb6dc0539999ade483852b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 226ccbb77b1c1eedb3620422f6719fa6b4c32df7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:19:44 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "[ADL-P] Updated uCode Patch to 0x00000015"

This reverts commit 4240d2e3b01b041a2e2e50f0c907b5e62f48fd75.

Mon Mar 8 16:46:24 2021 +0530
Original commit date: Mon Mar 8 16:46:24 2021 +0530
Original commit hash: fbcf8417f19872d01581a32337508cefeb8ea0c5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: b7284666046327c28155af35dca866a81a54eda2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:19:40 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "Revert "[PCH] SATA LTR value programing on D0/D3 flow to allow S0i3.2 entry""

This reverts commit 457725e33df986ffeab07fe628f6ef245dc84025.

Mon Mar 8 16:46:22 2021 +0530
Original commit date: Mon Mar 8 16:46:22 2021 +0530
Original commit hash: ed51677df46a9ef0f727900292b192661b17405d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/Include/AcpiTables/Dsdt/SataAdl.asl
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataLib/PeiSataLib.c
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pmc.asl

================================================================================ 
Commit: 5d482dd14de2204d10242ed8003ab4d1e0ea437a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:19:37 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "[ADL-S+ADP-S][20H2][DC2][Storage]:In KH(Intel 670p Series) BSOD observed while wakes system from S3 with OPAL enabled in Non-VMD configuration"

This reverts commit 9d16395cb1f68ad030d46f3ce90cdc16cc0a3bf2.

Mon Mar 8 16:46:19 2021 +0530
Original commit date: Mon Mar 8 16:46:19 2021 +0530
Original commit hash: 738f7de81313f48a1abd1540bde0e9bf74274e87

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Nvme/NvmePciHcPei/NvmePciHcPei.c
AlderLakePlatSamplePkg/Features/Nvme/NvmePciHcPei/NvmePciHcPei.h
AlderLakePlatSamplePkg/Features/Nvme/NvmePciHcPei/NvmePciHcPei.inf

================================================================================ 
Commit: 1da06600f9f9b571ba5c3da50c8ff523fd0947d9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:19:34 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "Manageability/SOL: [ADL-S][20H2][DC1][Corp][Manageability]Unable to control bios page using sol"

This reverts commit bc8a5f7eec9efe1c2cbfac9dce65804f22d7e957.

Mon Mar 8 16:46:16 2021 +0530
Original commit date: Mon Mar 8 16:46:16 2021 +0530
Original commit hash: 5316aca65d2e964c4de0dab03303a4ae297a967b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/MeRegs.h

================================================================================ 
Commit: 27d2a49e5f04d7c53b18222a20624c3582fda194 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:19:31 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "NvmePciHcPei: add the PEG 0/1/2 support"

This reverts commit 48e1d04f9871a13718a6e1496ff9eb5f5f7ae6ba.

Mon Mar 8 16:46:13 2021 +0530
Original commit date: Mon Mar 8 16:46:13 2021 +0530
Original commit hash: 19fba38a18ac105df56e0f39a76cc616f2acca3e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Nvme/NvmePciHcPei/NvmePciHcPei.c
AlderLakePlatSamplePkg/Features/Nvme/NvmePciHcPei/NvmePciHcPei.h
AlderLakePlatSamplePkg/Features/Nvme/NvmePciHcPei/NvmePciHcPei.inf

================================================================================ 
Commit: 095142654cdd2677ee2453e50570c977bc49ef42 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:19:27 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "[ADL-S] Updated uCode Patch to 0x00000015"

This reverts commit f52e4998890d8f7a5b2d47263b787b589ab1598f.

Mon Mar 8 16:46:10 2021 +0530
Original commit date: Mon Mar 8 16:46:10 2021 +0530
Original commit hash: 49716c58b1d2953c4f4f602268dc753593fe9523

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: afaf01c73f09eccd72e1a9b0a38e0d1619ef8a99 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:19:24 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "CPU speed not changing in Task manager when system in Idle or apply work load"

This reverts commit aa098f703fcaa3acd696b5d15d97df7725df3319.

Mon Mar 8 16:46:06 2021 +0530
Original commit date: Mon Mar 8 16:46:06 2021 +0530
Original commit hash: 811d1fd27670b3398db27ff86ba2e3c5bacfb77e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuAcpi.c

================================================================================ 
Commit: c0892c9c19e735eec0df5af1d9eccacd4ebb16c5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:19:20 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "[ADLP] Temporary WA for LP5 to put DDR Frequency to 3200Mhz"

This reverts commit 883efa2eba8abc5b8d481ab54a6f5d6e92eea1e1.

Mon Mar 8 16:45:55 2021 +0530
Original commit date: Mon Mar 8 16:45:55 2021 +0530
Original commit hash: 767de15b8af5bb5a62a1d41f6bb39ec347beb67d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: d33574692958567c9f829bb6c9ed647dae55683c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:19:17 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "[ADL][CPU]Fvid Table pointer correction."

This reverts commit 76b8a750c2dc21a993bee4e40d8e0748823f5d37.

Mon Mar 8 16:45:51 2021 +0530
Original commit date: Mon Mar 8 16:45:51 2021 +0530
Original commit hash: d857a03f7ea2388e8e91969eee288070f3cf38ac

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.c
ClientOneSiliconPkg/Cpu/IncludePrivate/CpuInitDataHob.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PerformanceStates.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PowerMgmtInit.c

================================================================================ 
Commit: ccab619cda5a03b53f35561972e8483ab1c482b2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:19:13 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "Update for 601 65 SKU Support."

This reverts commit 0fae812ebc8ff9e55f47affdd6e61a422b044a83.

Mon Mar 8 16:45:48 2021 +0530
Original commit date: Mon Mar 8 16:45:48 2021 +0530
Original commit hash: ac818d6b77d051e59db8755b66c0d845f3df756d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: 56e65095f8a111f0e455dfb6415961a7a8e78643 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:19:10 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "ADL_B0 , ADL_J0 Production patchID 0x00000016"

This reverts commit a813397ed5d574f163b2656e1f78e5b8f4405be1.

Mon Mar 8 16:45:45 2021 +0530
Original commit date: Mon Mar 8 16:45:45 2021 +0530
Original commit hash: 7e376c8b9c9b8577e8df3dc605570a01fa8846d6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 71daaec0d572553d88c9c8f989510e8ef6e4ae1a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:19:07 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "[ADL-S]changing the minor version for dot 3 build"

This reverts commit f5c9799e87476359cd382824e5a07a591a3e1ad0.

Mon Mar 8 16:45:41 2021 +0530
Original commit date: Mon Mar 8 16:45:41 2021 +0530
Original commit hash: a2a710764bf4a0f18cb80a6deceeb8ca2f86c757

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8462ccf26fdfede3b002203d2d724079d1e53c4c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:19:02 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "[HSD-ES][central_firmware][bug][bios.alderlake][22012129403][ADL-S][DC-3][SR07][Consumer][B1+B0] SUT is getting hung at PC 0054/00D5 when Two 16GB RAM's is connected to the SUT."

This reverts commit 90afbe8d50d6d2909c9b9a27c2f2be94cda20709.

Mon Mar 8 16:45:36 2021 +0530
Original commit date: Mon Mar 8 16:45:36 2021 +0530
Original commit hash: 2861b928f94429eeb50f309d1492e38ec067f1c4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 18a640ebadc3281ddeac954323ded1f91d1048a7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:18:57 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "[ADL] Update MRC build revision to 1.0.1.135"

This reverts commit 4ee39b2415c8c57f6c0cf08b10a5da5ba4888716.

Mon Mar 8 16:45:30 2021 +0530
Original commit date: Mon Mar 8 16:45:30 2021 +0530
Original commit hash: 7bc758b2c392a8e1488c0bf1faf625d6d3ac1bad

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 403edaff10a09893f12c1391825cbb267e3302eb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:18:53 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "[ADL-S]Changing the minor version for dot4 build"

This reverts commit d31e69d2b3b711025d837a28bca884f032886ae8.

Mon Mar 8 16:45:21 2021 +0530
Original commit date: Mon Mar 8 16:45:21 2021 +0530
Original commit hash: 976e6aa20d7f1cb421da6e077caa5d91f241e4c3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: da863d465b57120692b83f19374baf889f8441fd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:18:50 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S]Changing the minor version for dot4 build

Hsd-es-id: N/A
Original commit date: Tue Mar 2 22:45:32 2021 -0800
Change-Id: Iba613137849c389996363b6380f44b0197584316
Original commit hash: d31e69d2b3b711025d837a28bca884f032886ae8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 3f2a7e4e7335380a4d044cf91dcf146829373c1b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:18:47 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] Update MRC build revision to 1.0.1.135

Hsd-es-id: N/A
Original commit date: Wed Mar 3 16:49:58 2021 +0800
Change-Id: I7e6e7d7b9d45adbe4fb738a8f48d1d1ce9f264ab
Original commit hash: 4ee39b2415c8c57f6c0cf08b10a5da5ba4888716

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7f7d1278786d86456a272e5b251eaa628c36066b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:18:44 2021 +0530 
-------------------------------------------------------------------------------- 
[HSD-ES][central_firmware][bug][bios.alderlake][22012129403][ADL-S][DC-3][SR07][Consumer][B1+B0] SUT is getting hung at PC 0054/00D5 when Two 16GB RAM's is connected to the SUT.

Issue:
 Sporadic Normal Mode memtest failure or memory corruption in Fast flow with DDR5 2DPC at 3200

Root cause:
 PDA Enumeration was still running before JEDEC init sequence in Fast flow,
 and it was identified before that we need RttPark to be programmed for PDA enumeration to work.
 Also multicycle CS disable should happen after initial MPC/VREF programming.

Solution:
 Run JEDEC init sequence using restored Generic MRS FSM before PDA enumeration and multicycle MPC config,
 and then second time after this.

Additional fix in TrainDDROptParam - missing WrV recentering for params that affect WrV, like OptWrDS

[
Hsd-es-id: 16012788500
Original commit date: Wed Mar 3 02:13:57 2021 +0800
Change-Id: I026a3b053d873bfda92e8d095073d09bf4dd9548
Original commit hash: 90afbe8d50d6d2909c9b9a27c2f2be94cda20709

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 6a8edd03650300793924af79a7465d9bf7d2be4e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 11:18:39 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S]changing the minor version for dot 3 build

Hsd-es-id: N/A
Original commit date: Thu Feb 25 08:20:43 2021 -0800
Change-Id: I0bced9cba63d76e0608769ee2f463f0bfdeb9416
Original commit hash: f5c9799e87476359cd382824e5a07a591a3e1ad0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b0382ced4d18684e8ab7751b9feea0f843f540be 
Author: asgeed <aabha.geed@intel.com> 
Date: Mon Mar 22 09:54:41 2021 +0530 
-------------------------------------------------------------------------------- 
Adding LICENSE.txt for Alderlake

-------------------------------------------------------------------------------- 
[Changed Files]
LICENSE.txt
