# LSP Exam - 2016å¹´1æœˆ25æ—¥
> ğŸ§  **AIæ¨æ¼”ç‰ˆæœ¬** - ä»¥ä¸‹ä¸ºè§£æå‚è€ƒ

---

## é¢˜ç›®5: RSé”å­˜å™¨ç”»å›¾ â­å¸¸è€ƒ

**é¢˜ç›®**: ä»…ä½¿ç”¨NORé—¨ç”»å‡ºRSé”å­˜å™¨ï¼Œä»…ä½¿ç”¨NANDé—¨ç”»å‡ºRSé”å­˜å™¨ã€‚
**[English]** Draw RS latch using only NOR gates, and draw RS latch using only NAND gates.

### NORå‹ RSé”å­˜å™¨

```
S â”€â”€â”€â”€â”¬â”€â”€â”€â”€[>NOR]â”€â”€â”€â”€â”¬â”€â”€â”€â”€ Q
      â”‚       â†‘      â”‚
      â”‚       â”‚      â”‚
      â”‚    â”Œâ”€â”€â”´â”€â”€â”   â”‚
      â”‚    â”‚     â”‚   â”‚
      â”‚    â””â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”˜
      â”‚          â”‚
R â”€â”€â”€â”€â”¬â”€â”€â”€â”€[>NOR]â”€â”€â”€â”€â”¬â”€â”€â”€â”€ QÌ„
      â”‚       â†‘      â”‚
      â”‚       â”‚      â”‚
      â””â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”˜
```

**ç‰¹æ€§**: 
- S=1, R=0 â†’ Q=1 (ç½®ä½)
- S=0, R=1 â†’ Q=0 (å¤ä½)
- S=0, R=0 â†’ ä¿æŒ
- S=1, R=1 â†’ ç¦æ­¢çŠ¶æ€

### NANDå‹ RSé”å­˜å™¨

```
SÌ„ â”€â”€â”€â”€â”¬â”€â”€â”€â”€[>NAND]â”€â”€â”€â”¬â”€â”€â”€â”€ Q
      â”‚       â†‘      â”‚
      â”‚       â”‚      â”‚
      â”‚    â”Œâ”€â”€â”´â”€â”€â”   â”‚
      â”‚    â”‚     â”‚   â”‚
      â”‚    â””â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”˜
      â”‚          â”‚
RÌ„ â”€â”€â”€â”€â”¬â”€â”€â”€â”€[>NAND]â”€â”€â”€â”¬â”€â”€â”€â”€ QÌ„
      â”‚       â†‘      â”‚
      â”‚       â”‚      â”‚
      â””â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”˜
```

**ç‰¹æ€§** (ä½ç”µå¹³æœ‰æ•ˆ):
- SÌ„=0, RÌ„=1 â†’ Q=1 (ç½®ä½)
- SÌ„=1, RÌ„=0 â†’ Q=0 (å¤ä½)
- SÌ„=1, RÌ„=1 â†’ ä¿æŒ
- SÌ„=0, RÌ„=0 â†’ ç¦æ­¢çŠ¶æ€

---

## é¢˜ç›®7: ç”µæœºæ§åˆ¶ç”µè·¯è®¾è®¡

**é¢˜ç›®**: ä¸€ä¸ªå­¦ç”Ÿæ¥è€ƒè¯•åªæ˜¯æƒ³è¯•è¯•ã€‚å®Œæˆä»–æœªå®Œæˆçš„ç”µè·¯å›¾ - æŒ‰ä¸‹æŒ‰é’®å¯åŠ¨ç”µæœºï¼Œå†æ¬¡æŒ‰ä¸‹å…³é—­ç”µæœºã€‚ä¸Šç”µåç”µæœºå¿…é¡»å¤„äºåœæ­¢æ¨¡å¼ã€‚
**[English]** A student came to the exam just to try. Complete his unfinished circuit - pressing the button starts the motor, pressing again stops it. After power-up, the motor must be in stop mode.

**æç¤º**: éœ€è¦æ·»åŠ 7ä¸ªé¢å¤–å…ƒä»¶æ¥å®Œæˆç”µè·¯ã€‚

### ç”µè·¯ç»„æˆ
- VCC = 5V
- GND = 0V
- ç»§ç”µå™¨ (Relay)
- ç”µæ±  24V
- æŒ‰é’® (Push-button)
- Dè§¦å‘å™¨ (DFF)
- ç”µæœº (Motor)

### è®¾è®¡æ€è·¯
1. ä½¿ç”¨Dè§¦å‘å™¨å®ç°Tè§¦å‘å™¨åŠŸèƒ½ï¼ˆæ¯æ¬¡æŒ‰é”®ç¿»è½¬çŠ¶æ€ï¼‰
2. å°†QÌ„åé¦ˆåˆ°Dè¾“å…¥
3. æŒ‰é’®è¿æ¥åˆ°CLKï¼ˆä¸Šå‡æ²¿è§¦å‘ï¼‰
4. CLRNè¿æ¥VCCç¡®ä¿ä¸Šç”µå¤ä½
5. Qè¾“å‡ºæ§åˆ¶ç»§ç”µå™¨

### éœ€è¦æ·»åŠ çš„å…ƒä»¶
1. ä»QÌ„åˆ°Dçš„è¿çº¿
2. VCCåˆ°PRNçš„è¿æ¥
3. æŒ‰é’®å»æŠ–åŠ¨ç”µè·¯
4. ç»§ç”µå™¨é©±åŠ¨ç”µè·¯
5. ä¿æŠ¤äºŒæç®¡ç­‰

---

## é¢˜ç›®8: VHDLä»£ç åˆ†æ

**é¢˜ç›®**: åˆ†ææ ¼å¼é”™è¯¯çš„VHDLä»£ç ï¼Œç”»å‡ºå¯¹åº”çš„é€»è¾‘ç”µè·¯å›¾å¹¶ç»™å‡ºæè¿°å…¶åŠŸèƒ½çš„æ ‡é¢˜ã€‚
**[English]** Analyze the poorly formatted VHDL code, draw the corresponding logic circuit diagram and give a title describing its function.

```vhdl
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity test20140214 is port (a, b, c, d : in std_logic; e : out std_logic); end;
architecture rtl of test20140214 is begin
process(a, b) variable z:std_logic_vector(0 to 3); begin
if b = '0' then z:=(others=>'0'); elsif rising_edge(a) then
if c='1' then z:=d & z(0 to 2); else z:=z(3) & z(0 to 2); end if; end if; e<=z(3); end process; end rtl;
```

### æ ¼å¼åŒ–åçš„ä»£ç 

```vhdl
library IEEE; 
use IEEE.STD_LOGIC_1164.all;

entity test20140214 is 
    port (
        a, b, c, d : in std_logic; 
        e : out std_logic
    ); 
end;

architecture rtl of test20140214 is 
begin
    process(a, b) 
        variable z: std_logic_vector(0 to 3); 
    begin
        if b = '0' then 
            z := (others => '0');        -- å¼‚æ­¥æ¸…é›¶
        elsif rising_edge(a) then        -- ä¸Šå‡æ²¿è§¦å‘
            if c = '1' then 
                z := d & z(0 to 2);      -- æ¨¡å¼1: ä¸²è¡Œè¾“å…¥
            else 
                z := z(3) & z(0 to 2);   -- æ¨¡å¼2: å¾ªç¯ç§»ä½
            end if; 
        end if; 
        e <= z(3);                       -- è¾“å‡ºæœ€é«˜ä½
    end process; 
end rtl;
```

### ç”µè·¯å›¾æè¿°

**ç”µè·¯åç§°**: 4ä½å¯æ§åŒæ¨¡å¼ç§»ä½å¯„å­˜å™¨

```
         â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
    d â”€â”€â”€â”¤ MUX â”œâ”€â”€â”€â†’ [DFF] â†’ [DFF] â†’ [DFF] â†’ [DFF] â”€â”€â”€â†’ e
         â”‚  â”‚  â”‚       z(0)   z(1)   z(2)   z(3)
    c â”€â”€â”€â”¤ sel â”‚                              â”‚
         â””â”€â”€â”¬â”€â”€â”˜                              â”‚
            â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                    (å¾ªç¯åé¦ˆ)
    
    a â”€â”€â”€ CLK (æ‰€æœ‰DFF)
    b â”€â”€â”€ CLRN (æ‰€æœ‰DFF)
```

### åŠŸèƒ½è¯´æ˜

| ä¿¡å· | åŠŸèƒ½ |
|------|------|
| a | æ—¶é’Ÿä¿¡å· (ä¸Šå‡æ²¿) |
| b | å¼‚æ­¥æ¸…é›¶ (b='0'æ¸…é›¶) |
| c | æ¨¡å¼é€‰æ‹© |
| d | ä¸²è¡Œæ•°æ®è¾“å…¥ |
| e | è¾“å‡º (z(3)) |

| cå€¼ | æ¨¡å¼ |
|-----|------|
| '1' | ä¸²è¡Œè¾“å…¥: d â†’ z(0) â†’ z(1) â†’ z(2) â†’ z(3) |
| '0' | å¾ªç¯ç§»ä½: z(3) â†’ z(0) â†’ z(1) â†’ z(2) â†’ z(3) |

---

## çŸ¥è¯†ç‚¹æ€»ç»“

| é¢˜å‹ | è€ƒç‚¹ |
|------|------|
| RSé”å­˜å™¨ | NOR/NANDé—¨å®ç°ï¼Œç†è§£ç½®ä½/å¤ä½é€»è¾‘ |
| ç”µæœºæ§åˆ¶ | Dè§¦å‘å™¨åº”ç”¨ï¼ŒTè§¦å‘å™¨è®¾è®¡ |
| VHDLåˆ†æ | ä»£ç æ ¼å¼åŒ–ï¼Œç§»ä½å¯„å­˜å™¨ç†è§£ |
