Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Dec  5 14:47:52 2024
| Host         : voidhoge running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/hoge/programming/fpga/pycmpgen/results/vld_unredundant/cascade/square13/timing_report.txt
| Design       : shift_register
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  169         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (169)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (169)
5. checking no_input_delay (13)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (169)
--------------------------
 There are 169 register/latch pins with no clock driven by root clock pin: clk (HIGH)

src0_reg[0]/C
src0_reg[10]/C
src0_reg[11]/C
src0_reg[12]/C
src0_reg[1]/C
src0_reg[2]/C
src0_reg[3]/C
src0_reg[4]/C
src0_reg[5]/C
src0_reg[6]/C
src0_reg[7]/C
src0_reg[8]/C
src0_reg[9]/C
src10_reg[0]/C
src10_reg[10]/C
src10_reg[11]/C
src10_reg[12]/C
src10_reg[1]/C
src10_reg[2]/C
src10_reg[3]/C
src10_reg[4]/C
src10_reg[5]/C
src10_reg[6]/C
src10_reg[7]/C
src10_reg[8]/C
src10_reg[9]/C
src11_reg[0]/C
src11_reg[10]/C
src11_reg[11]/C
src11_reg[12]/C
src11_reg[1]/C
src11_reg[2]/C
src11_reg[3]/C
src11_reg[4]/C
src11_reg[5]/C
src11_reg[6]/C
src11_reg[7]/C
src11_reg[8]/C
src11_reg[9]/C
src12_reg[0]/C
src12_reg[10]/C
src12_reg[11]/C
src12_reg[12]/C
src12_reg[1]/C
src12_reg[2]/C
src12_reg[3]/C
src12_reg[4]/C
src12_reg[5]/C
src12_reg[6]/C
src12_reg[7]/C
src12_reg[8]/C
src12_reg[9]/C
src1_reg[0]/C
src1_reg[10]/C
src1_reg[11]/C
src1_reg[12]/C
src1_reg[1]/C
src1_reg[2]/C
src1_reg[3]/C
src1_reg[4]/C
src1_reg[5]/C
src1_reg[6]/C
src1_reg[7]/C
src1_reg[8]/C
src1_reg[9]/C
src2_reg[0]/C
src2_reg[10]/C
src2_reg[11]/C
src2_reg[12]/C
src2_reg[1]/C
src2_reg[2]/C
src2_reg[3]/C
src2_reg[4]/C
src2_reg[5]/C
src2_reg[6]/C
src2_reg[7]/C
src2_reg[8]/C
src2_reg[9]/C
src3_reg[0]/C
src3_reg[10]/C
src3_reg[11]/C
src3_reg[12]/C
src3_reg[1]/C
src3_reg[2]/C
src3_reg[3]/C
src3_reg[4]/C
src3_reg[5]/C
src3_reg[6]/C
src3_reg[7]/C
src3_reg[8]/C
src3_reg[9]/C
src4_reg[0]/C
src4_reg[10]/C
src4_reg[11]/C
src4_reg[12]/C
src4_reg[1]/C
src4_reg[2]/C
src4_reg[3]/C
src4_reg[4]/C
src4_reg[5]/C
src4_reg[6]/C
src4_reg[7]/C
src4_reg[8]/C
src4_reg[9]/C
src5_reg[0]/C
src5_reg[10]/C
src5_reg[11]/C
src5_reg[12]/C
src5_reg[1]/C
src5_reg[2]/C
src5_reg[3]/C
src5_reg[4]/C
src5_reg[5]/C
src5_reg[6]/C
src5_reg[7]/C
src5_reg[8]/C
src5_reg[9]/C
src6_reg[0]/C
src6_reg[10]/C
src6_reg[11]/C
src6_reg[12]/C
src6_reg[1]/C
src6_reg[2]/C
src6_reg[3]/C
src6_reg[4]/C
src6_reg[5]/C
src6_reg[6]/C
src6_reg[7]/C
src6_reg[8]/C
src6_reg[9]/C
src7_reg[0]/C
src7_reg[10]/C
src7_reg[11]/C
src7_reg[12]/C
src7_reg[1]/C
src7_reg[2]/C
src7_reg[3]/C
src7_reg[4]/C
src7_reg[5]/C
src7_reg[6]/C
src7_reg[7]/C
src7_reg[8]/C
src7_reg[9]/C
src8_reg[0]/C
src8_reg[10]/C
src8_reg[11]/C
src8_reg[12]/C
src8_reg[1]/C
src8_reg[2]/C
src8_reg[3]/C
src8_reg[4]/C
src8_reg[5]/C
src8_reg[6]/C
src8_reg[7]/C
src8_reg[8]/C
src8_reg[9]/C
src9_reg[0]/C
src9_reg[10]/C
src9_reg[11]/C
src9_reg[12]/C
src9_reg[1]/C
src9_reg[2]/C
src9_reg[3]/C
src9_reg[4]/C
src9_reg[5]/C
src9_reg[6]/C
src9_reg[7]/C
src9_reg[8]/C
src9_reg[9]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (169)
--------------------------------------------------
 There are 169 pins that are not constrained for maximum delay. (HIGH)

src0_reg[0]/D
src0_reg[10]/D
src0_reg[11]/D
src0_reg[12]/D
src0_reg[1]/D
src0_reg[2]/D
src0_reg[3]/D
src0_reg[4]/D
src0_reg[5]/D
src0_reg[6]/D
src0_reg[7]/D
src0_reg[8]/D
src0_reg[9]/D
src10_reg[0]/D
src10_reg[10]/D
src10_reg[11]/D
src10_reg[12]/D
src10_reg[1]/D
src10_reg[2]/D
src10_reg[3]/D
src10_reg[4]/D
src10_reg[5]/D
src10_reg[6]/D
src10_reg[7]/D
src10_reg[8]/D
src10_reg[9]/D
src11_reg[0]/D
src11_reg[10]/D
src11_reg[11]/D
src11_reg[12]/D
src11_reg[1]/D
src11_reg[2]/D
src11_reg[3]/D
src11_reg[4]/D
src11_reg[5]/D
src11_reg[6]/D
src11_reg[7]/D
src11_reg[8]/D
src11_reg[9]/D
src12_reg[0]/D
src12_reg[10]/D
src12_reg[11]/D
src12_reg[12]/D
src12_reg[1]/D
src12_reg[2]/D
src12_reg[3]/D
src12_reg[4]/D
src12_reg[5]/D
src12_reg[6]/D
src12_reg[7]/D
src12_reg[8]/D
src12_reg[9]/D
src1_reg[0]/D
src1_reg[10]/D
src1_reg[11]/D
src1_reg[12]/D
src1_reg[1]/D
src1_reg[2]/D
src1_reg[3]/D
src1_reg[4]/D
src1_reg[5]/D
src1_reg[6]/D
src1_reg[7]/D
src1_reg[8]/D
src1_reg[9]/D
src2_reg[0]/D
src2_reg[10]/D
src2_reg[11]/D
src2_reg[12]/D
src2_reg[1]/D
src2_reg[2]/D
src2_reg[3]/D
src2_reg[4]/D
src2_reg[5]/D
src2_reg[6]/D
src2_reg[7]/D
src2_reg[8]/D
src2_reg[9]/D
src3_reg[0]/D
src3_reg[10]/D
src3_reg[11]/D
src3_reg[12]/D
src3_reg[1]/D
src3_reg[2]/D
src3_reg[3]/D
src3_reg[4]/D
src3_reg[5]/D
src3_reg[6]/D
src3_reg[7]/D
src3_reg[8]/D
src3_reg[9]/D
src4_reg[0]/D
src4_reg[10]/D
src4_reg[11]/D
src4_reg[12]/D
src4_reg[1]/D
src4_reg[2]/D
src4_reg[3]/D
src4_reg[4]/D
src4_reg[5]/D
src4_reg[6]/D
src4_reg[7]/D
src4_reg[8]/D
src4_reg[9]/D
src5_reg[0]/D
src5_reg[10]/D
src5_reg[11]/D
src5_reg[12]/D
src5_reg[1]/D
src5_reg[2]/D
src5_reg[3]/D
src5_reg[4]/D
src5_reg[5]/D
src5_reg[6]/D
src5_reg[7]/D
src5_reg[8]/D
src5_reg[9]/D
src6_reg[0]/D
src6_reg[10]/D
src6_reg[11]/D
src6_reg[12]/D
src6_reg[1]/D
src6_reg[2]/D
src6_reg[3]/D
src6_reg[4]/D
src6_reg[5]/D
src6_reg[6]/D
src6_reg[7]/D
src6_reg[8]/D
src6_reg[9]/D
src7_reg[0]/D
src7_reg[10]/D
src7_reg[11]/D
src7_reg[12]/D
src7_reg[1]/D
src7_reg[2]/D
src7_reg[3]/D
src7_reg[4]/D
src7_reg[5]/D
src7_reg[6]/D
src7_reg[7]/D
src7_reg[8]/D
src7_reg[9]/D
src8_reg[0]/D
src8_reg[10]/D
src8_reg[11]/D
src8_reg[12]/D
src8_reg[1]/D
src8_reg[2]/D
src8_reg[3]/D
src8_reg[4]/D
src8_reg[5]/D
src8_reg[6]/D
src8_reg[7]/D
src8_reg[8]/D
src8_reg[9]/D
src9_reg[0]/D
src9_reg[10]/D
src9_reg[11]/D
src9_reg[12]/D
src9_reg[1]/D
src9_reg[2]/D
src9_reg[3]/D
src9_reg[4]/D
src9_reg[5]/D
src9_reg[6]/D
src9_reg[7]/D
src9_reg[8]/D
src9_reg[9]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

src0_
src10_
src11_
src12_
src1_
src2_
src3_
src4_
src5_
src6_
src7_
src8_
src9_

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

dst0[0]
dst10[0]
dst11[0]
dst12[0]
dst13[0]
dst14[0]
dst15[0]
dst16[0]
dst1[0]
dst2[0]
dst3[0]
dst4[0]
dst5[0]
dst6[0]
dst7[0]
dst8[0]
dst9[0]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  186          inf        0.000                      0                  186           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           186 Endpoints
Min Delay           186 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst13[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.040ns  (logic 4.739ns (52.420%)  route 4.301ns (47.580%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDRE                         0.000     0.000 r  src1_reg[1]/C
    SLICE_X0Y58          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[1]/Q
                         net (fo=5, routed)           1.065     1.406    compressor/chain0_1/lut6_2_inst1/I0
    SLICE_X2Y58                                                       r  compressor/chain0_1/lut6_2_inst1/LUT6/I0
    SLICE_X2Y58          LUT6 (Prop_lut6_I0_O)        0.097     1.503 r  compressor/chain0_1/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.503    compressor/chain0_1/lut6_2_inst1_n_1
    SLICE_X2Y58                                                       r  compressor/chain0_1/carry4_inst0/S[1]
    SLICE_X2Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     1.905 r  compressor/chain0_1/carry4_inst0/CO[3]
                         net (fo=4, routed)           1.139     3.044    compressor/chain1_0/lut6_2_inst4/I0
    SLICE_X5Y61                                                       r  compressor/chain1_0/lut6_2_inst4/LUT6/I0
    SLICE_X5Y61          LUT6 (Prop_lut6_I0_O)        0.097     3.141 r  compressor/chain1_0/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     3.141    compressor/chain1_0/prop[4]
    SLICE_X5Y61                                                       r  compressor/chain1_0/carry4_inst1/S[0]
    SLICE_X5Y61          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.536 r  compressor/chain1_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.536    compressor/chain1_0/carryout[7]
    SLICE_X5Y62                                                       r  compressor/chain1_0/carry4_inst2/CI
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     3.695 r  compressor/chain1_0/carry4_inst2/O[0]
                         net (fo=2, routed)           0.599     4.293    compressor/chain2_0/dst[8]
    SLICE_X3Y62                                                       r  compressor/chain2_0/lut2_prop8/I0
    SLICE_X3Y62          LUT2 (Prop_lut2_I0_O)        0.224     4.517 r  compressor/chain2_0/lut2_prop8/O
                         net (fo=1, routed)           0.000     4.517    compressor/chain2_0/prop[8]
    SLICE_X3Y62                                                       r  compressor/chain2_0/carry4_inst2/S[0]
    SLICE_X3Y62          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     4.912 r  compressor/chain2_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     4.912    compressor/chain2_0/carryout[11]
    SLICE_X3Y63                                                       r  compressor/chain2_0/carry4_inst3/CI
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.142 r  compressor/chain2_0/carry4_inst3/O[1]
                         net (fo=1, routed)           1.499     6.641    dst13_OBUF[0]
    V14                                                               r  dst13_OBUF[0]_inst/I
    V14                  OBUF (Prop_obuf_I_O)         2.399     9.040 r  dst13_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.040    dst13[0]
    V14                                                               r  dst13[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst12[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.971ns  (logic 4.669ns (52.047%)  route 4.302ns (47.953%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDRE                         0.000     0.000 r  src1_reg[1]/C
    SLICE_X0Y58          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[1]/Q
                         net (fo=5, routed)           1.065     1.406    compressor/chain0_1/lut6_2_inst1/I0
    SLICE_X2Y58                                                       r  compressor/chain0_1/lut6_2_inst1/LUT6/I0
    SLICE_X2Y58          LUT6 (Prop_lut6_I0_O)        0.097     1.503 r  compressor/chain0_1/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.503    compressor/chain0_1/lut6_2_inst1_n_1
    SLICE_X2Y58                                                       r  compressor/chain0_1/carry4_inst0/S[1]
    SLICE_X2Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     1.905 r  compressor/chain0_1/carry4_inst0/CO[3]
                         net (fo=4, routed)           1.139     3.044    compressor/chain1_0/lut6_2_inst4/I0
    SLICE_X5Y61                                                       r  compressor/chain1_0/lut6_2_inst4/LUT6/I0
    SLICE_X5Y61          LUT6 (Prop_lut6_I0_O)        0.097     3.141 r  compressor/chain1_0/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     3.141    compressor/chain1_0/prop[4]
    SLICE_X5Y61                                                       r  compressor/chain1_0/carry4_inst1/S[0]
    SLICE_X5Y61          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.536 r  compressor/chain1_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.536    compressor/chain1_0/carryout[7]
    SLICE_X5Y62                                                       r  compressor/chain1_0/carry4_inst2/CI
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     3.695 r  compressor/chain1_0/carry4_inst2/O[0]
                         net (fo=2, routed)           0.599     4.293    compressor/chain2_0/dst[8]
    SLICE_X3Y62                                                       r  compressor/chain2_0/lut2_prop8/I0
    SLICE_X3Y62          LUT2 (Prop_lut2_I0_O)        0.224     4.517 r  compressor/chain2_0/lut2_prop8/O
                         net (fo=1, routed)           0.000     4.517    compressor/chain2_0/prop[8]
    SLICE_X3Y62                                                       r  compressor/chain2_0/carry4_inst2/S[0]
    SLICE_X3Y62          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     4.912 r  compressor/chain2_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     4.912    compressor/chain2_0/carryout[11]
    SLICE_X3Y63                                                       r  compressor/chain2_0/carry4_inst3/CI
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.071 r  compressor/chain2_0/carry4_inst3/O[0]
                         net (fo=1, routed)           1.500     6.571    dst12_OBUF[0]
    T13                                                               r  dst12_OBUF[0]_inst/I
    T13                  OBUF (Prop_obuf_I_O)         2.400     8.971 r  dst12_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.971    dst12[0]
    T13                                                               r  dst12[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst15[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.934ns  (logic 4.766ns (53.350%)  route 4.168ns (46.650%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDRE                         0.000     0.000 r  src1_reg[1]/C
    SLICE_X0Y58          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[1]/Q
                         net (fo=5, routed)           1.065     1.406    compressor/chain0_1/lut6_2_inst1/I0
    SLICE_X2Y58                                                       r  compressor/chain0_1/lut6_2_inst1/LUT6/I0
    SLICE_X2Y58          LUT6 (Prop_lut6_I0_O)        0.097     1.503 r  compressor/chain0_1/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.503    compressor/chain0_1/lut6_2_inst1_n_1
    SLICE_X2Y58                                                       r  compressor/chain0_1/carry4_inst0/S[1]
    SLICE_X2Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     1.905 r  compressor/chain0_1/carry4_inst0/CO[3]
                         net (fo=4, routed)           1.139     3.044    compressor/chain1_0/lut6_2_inst4/I0
    SLICE_X5Y61                                                       r  compressor/chain1_0/lut6_2_inst4/LUT6/I0
    SLICE_X5Y61          LUT6 (Prop_lut6_I0_O)        0.097     3.141 r  compressor/chain1_0/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     3.141    compressor/chain1_0/prop[4]
    SLICE_X5Y61                                                       r  compressor/chain1_0/carry4_inst1/S[0]
    SLICE_X5Y61          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.536 r  compressor/chain1_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.536    compressor/chain1_0/carryout[7]
    SLICE_X5Y62                                                       r  compressor/chain1_0/carry4_inst2/CI
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     3.695 r  compressor/chain1_0/carry4_inst2/O[0]
                         net (fo=2, routed)           0.599     4.293    compressor/chain2_0/dst[8]
    SLICE_X3Y62                                                       r  compressor/chain2_0/lut2_prop8/I0
    SLICE_X3Y62          LUT2 (Prop_lut2_I0_O)        0.224     4.517 r  compressor/chain2_0/lut2_prop8/O
                         net (fo=1, routed)           0.000     4.517    compressor/chain2_0/prop[8]
    SLICE_X3Y62                                                       r  compressor/chain2_0/carry4_inst2/S[0]
    SLICE_X3Y62          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     4.912 r  compressor/chain2_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     4.912    compressor/chain2_0/carryout[11]
    SLICE_X3Y63                                                       r  compressor/chain2_0/carry4_inst3/CI
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     5.146 r  compressor/chain2_0/carry4_inst3/O[3]
                         net (fo=1, routed)           1.365     6.512    dst15_OBUF[0]
    V11                                                               r  dst15_OBUF[0]_inst/I
    V11                  OBUF (Prop_obuf_I_O)         2.422     8.934 r  dst15_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.934    dst15[0]
    V11                                                               r  dst15[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst10[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.859ns  (logic 4.546ns (51.310%)  route 4.314ns (48.690%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDRE                         0.000     0.000 r  src1_reg[1]/C
    SLICE_X0Y58          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[1]/Q
                         net (fo=5, routed)           1.065     1.406    compressor/chain0_1/lut6_2_inst1/I0
    SLICE_X2Y58                                                       r  compressor/chain0_1/lut6_2_inst1/LUT6/I0
    SLICE_X2Y58          LUT6 (Prop_lut6_I0_O)        0.097     1.503 r  compressor/chain0_1/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.503    compressor/chain0_1/lut6_2_inst1_n_1
    SLICE_X2Y58                                                       r  compressor/chain0_1/carry4_inst0/S[1]
    SLICE_X2Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     1.905 r  compressor/chain0_1/carry4_inst0/CO[3]
                         net (fo=4, routed)           1.139     3.044    compressor/chain1_0/lut6_2_inst4/I0
    SLICE_X5Y61                                                       r  compressor/chain1_0/lut6_2_inst4/LUT6/I0
    SLICE_X5Y61          LUT6 (Prop_lut6_I0_O)        0.097     3.141 r  compressor/chain1_0/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     3.141    compressor/chain1_0/prop[4]
    SLICE_X5Y61                                                       r  compressor/chain1_0/carry4_inst1/S[0]
    SLICE_X5Y61          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.536 r  compressor/chain1_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.536    compressor/chain1_0/carryout[7]
    SLICE_X5Y62                                                       r  compressor/chain1_0/carry4_inst2/CI
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     3.695 r  compressor/chain1_0/carry4_inst2/O[0]
                         net (fo=2, routed)           0.599     4.293    compressor/chain2_0/dst[8]
    SLICE_X3Y62                                                       r  compressor/chain2_0/lut2_prop8/I0
    SLICE_X3Y62          LUT2 (Prop_lut2_I0_O)        0.224     4.517 r  compressor/chain2_0/lut2_prop8/O
                         net (fo=1, routed)           0.000     4.517    compressor/chain2_0/prop[8]
    SLICE_X3Y62                                                       r  compressor/chain2_0/carry4_inst2/S[0]
    SLICE_X3Y62          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.407     4.924 r  compressor/chain2_0/carry4_inst2/O[2]
                         net (fo=1, routed)           1.511     6.436    dst10_OBUF[0]
    T9                                                                r  dst10_OBUF[0]_inst/I
    T9                   OBUF (Prop_obuf_I_O)         2.424     8.859 r  dst10_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.859    dst10[0]
    T9                                                                r  dst10[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst14[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.849ns  (logic 4.693ns (53.032%)  route 4.156ns (46.968%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDRE                         0.000     0.000 r  src1_reg[1]/C
    SLICE_X0Y58          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[1]/Q
                         net (fo=5, routed)           1.065     1.406    compressor/chain0_1/lut6_2_inst1/I0
    SLICE_X2Y58                                                       r  compressor/chain0_1/lut6_2_inst1/LUT6/I0
    SLICE_X2Y58          LUT6 (Prop_lut6_I0_O)        0.097     1.503 r  compressor/chain0_1/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.503    compressor/chain0_1/lut6_2_inst1_n_1
    SLICE_X2Y58                                                       r  compressor/chain0_1/carry4_inst0/S[1]
    SLICE_X2Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     1.905 r  compressor/chain0_1/carry4_inst0/CO[3]
                         net (fo=4, routed)           1.139     3.044    compressor/chain1_0/lut6_2_inst4/I0
    SLICE_X5Y61                                                       r  compressor/chain1_0/lut6_2_inst4/LUT6/I0
    SLICE_X5Y61          LUT6 (Prop_lut6_I0_O)        0.097     3.141 r  compressor/chain1_0/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     3.141    compressor/chain1_0/prop[4]
    SLICE_X5Y61                                                       r  compressor/chain1_0/carry4_inst1/S[0]
    SLICE_X5Y61          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.536 r  compressor/chain1_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.536    compressor/chain1_0/carryout[7]
    SLICE_X5Y62                                                       r  compressor/chain1_0/carry4_inst2/CI
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     3.695 r  compressor/chain1_0/carry4_inst2/O[0]
                         net (fo=2, routed)           0.599     4.293    compressor/chain2_0/dst[8]
    SLICE_X3Y62                                                       r  compressor/chain2_0/lut2_prop8/I0
    SLICE_X3Y62          LUT2 (Prop_lut2_I0_O)        0.224     4.517 r  compressor/chain2_0/lut2_prop8/O
                         net (fo=1, routed)           0.000     4.517    compressor/chain2_0/prop[8]
    SLICE_X3Y62                                                       r  compressor/chain2_0/carry4_inst2/S[0]
    SLICE_X3Y62          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     4.912 r  compressor/chain2_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     4.912    compressor/chain2_0/carryout[11]
    SLICE_X3Y63                                                       r  compressor/chain2_0/carry4_inst3/CI
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.093 r  compressor/chain2_0/carry4_inst3/O[2]
                         net (fo=1, routed)           1.354     6.447    dst14_OBUF[0]
    U14                                                               r  dst14_OBUF[0]_inst/I
    U14                  OBUF (Prop_obuf_I_O)         2.402     8.849 r  dst14_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.849    dst14[0]
    U14                                                               r  dst14[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst16[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.763ns  (logic 4.493ns (51.276%)  route 4.270ns (48.724%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDRE                         0.000     0.000 r  src1_reg[1]/C
    SLICE_X0Y58          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[1]/Q
                         net (fo=5, routed)           1.065     1.406    compressor/chain0_1/lut6_2_inst1/I0
    SLICE_X2Y58                                                       r  compressor/chain0_1/lut6_2_inst1/LUT6/I0
    SLICE_X2Y58          LUT6 (Prop_lut6_I0_O)        0.097     1.503 r  compressor/chain0_1/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.503    compressor/chain0_1/lut6_2_inst1_n_1
    SLICE_X2Y58                                                       r  compressor/chain0_1/carry4_inst0/S[1]
    SLICE_X2Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     1.905 r  compressor/chain0_1/carry4_inst0/CO[3]
                         net (fo=4, routed)           1.139     3.044    compressor/chain1_0/lut6_2_inst4/I0
    SLICE_X5Y61                                                       r  compressor/chain1_0/lut6_2_inst4/LUT6/I0
    SLICE_X5Y61          LUT6 (Prop_lut6_I0_O)        0.097     3.141 r  compressor/chain1_0/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     3.141    compressor/chain1_0/prop[4]
    SLICE_X5Y61                                                       r  compressor/chain1_0/carry4_inst1/S[0]
    SLICE_X5Y61          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.536 r  compressor/chain1_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.536    compressor/chain1_0/carryout[7]
    SLICE_X5Y62                                                       r  compressor/chain1_0/carry4_inst2/CI
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     3.695 r  compressor/chain1_0/carry4_inst2/O[0]
                         net (fo=2, routed)           0.599     4.293    compressor/chain2_0/dst[8]
    SLICE_X3Y62                                                       r  compressor/chain2_0/lut2_prop8/I0
    SLICE_X3Y62          LUT2 (Prop_lut2_I0_O)        0.224     4.517 r  compressor/chain2_0/lut2_prop8/O
                         net (fo=1, routed)           0.000     4.517    compressor/chain2_0/prop[8]
    SLICE_X3Y62                                                       r  compressor/chain2_0/carry4_inst2/S[0]
    SLICE_X3Y62          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     4.912 r  compressor/chain2_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     4.912    compressor/chain2_0/carryout[11]
    SLICE_X3Y63                                                       r  compressor/chain2_0/carry4_inst3/CI
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.001 r  compressor/chain2_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           1.467     6.469    dst16_OBUF[0]
    V10                                                               r  dst16_OBUF[0]_inst/I
    V10                  OBUF (Prop_obuf_I_O)         2.294     8.763 r  dst16_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.763    dst16[0]
    V10                                                               r  dst16[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst11[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.763ns  (logic 4.574ns (52.197%)  route 4.189ns (47.803%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDRE                         0.000     0.000 r  src1_reg[1]/C
    SLICE_X0Y58          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[1]/Q
                         net (fo=5, routed)           1.065     1.406    compressor/chain0_1/lut6_2_inst1/I0
    SLICE_X2Y58                                                       r  compressor/chain0_1/lut6_2_inst1/LUT6/I0
    SLICE_X2Y58          LUT6 (Prop_lut6_I0_O)        0.097     1.503 r  compressor/chain0_1/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.503    compressor/chain0_1/lut6_2_inst1_n_1
    SLICE_X2Y58                                                       r  compressor/chain0_1/carry4_inst0/S[1]
    SLICE_X2Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     1.905 r  compressor/chain0_1/carry4_inst0/CO[3]
                         net (fo=4, routed)           1.139     3.044    compressor/chain1_0/lut6_2_inst4/I0
    SLICE_X5Y61                                                       r  compressor/chain1_0/lut6_2_inst4/LUT6/I0
    SLICE_X5Y61          LUT6 (Prop_lut6_I0_O)        0.097     3.141 r  compressor/chain1_0/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     3.141    compressor/chain1_0/prop[4]
    SLICE_X5Y61                                                       r  compressor/chain1_0/carry4_inst1/S[0]
    SLICE_X5Y61          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.536 r  compressor/chain1_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.536    compressor/chain1_0/carryout[7]
    SLICE_X5Y62                                                       r  compressor/chain1_0/carry4_inst2/CI
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     3.695 r  compressor/chain1_0/carry4_inst2/O[0]
                         net (fo=2, routed)           0.599     4.293    compressor/chain2_0/dst[8]
    SLICE_X3Y62                                                       r  compressor/chain2_0/lut2_prop8/I0
    SLICE_X3Y62          LUT2 (Prop_lut2_I0_O)        0.224     4.517 r  compressor/chain2_0/lut2_prop8/O
                         net (fo=1, routed)           0.000     4.517    compressor/chain2_0/prop[8]
    SLICE_X3Y62                                                       r  compressor/chain2_0/carry4_inst2/S[0]
    SLICE_X3Y62          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     4.969 r  compressor/chain2_0/carry4_inst2/O[3]
                         net (fo=1, routed)           1.386     6.356    dst11_OBUF[0]
    U13                                                               r  dst11_OBUF[0]_inst/I
    U13                  OBUF (Prop_obuf_I_O)         2.407     8.763 r  dst11_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.763    dst11[0]
    U13                                                               r  dst11[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst9[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.591ns  (logic 4.551ns (52.980%)  route 4.039ns (47.020%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDRE                         0.000     0.000 r  src1_reg[1]/C
    SLICE_X0Y58          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[1]/Q
                         net (fo=5, routed)           1.065     1.406    compressor/chain0_1/lut6_2_inst1/I0
    SLICE_X2Y58                                                       r  compressor/chain0_1/lut6_2_inst1/LUT6/I0
    SLICE_X2Y58          LUT6 (Prop_lut6_I0_O)        0.097     1.503 r  compressor/chain0_1/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.503    compressor/chain0_1/lut6_2_inst1_n_1
    SLICE_X2Y58                                                       r  compressor/chain0_1/carry4_inst0/S[1]
    SLICE_X2Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     1.905 r  compressor/chain0_1/carry4_inst0/CO[3]
                         net (fo=4, routed)           1.139     3.044    compressor/chain1_0/lut6_2_inst4/I0
    SLICE_X5Y61                                                       r  compressor/chain1_0/lut6_2_inst4/LUT6/I0
    SLICE_X5Y61          LUT6 (Prop_lut6_I0_O)        0.097     3.141 r  compressor/chain1_0/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     3.141    compressor/chain1_0/prop[4]
    SLICE_X5Y61                                                       r  compressor/chain1_0/carry4_inst1/S[0]
    SLICE_X5Y61          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     3.593 r  compressor/chain1_0/carry4_inst1/O[3]
                         net (fo=2, routed)           0.606     4.199    compressor/chain2_0/dst[7]
    SLICE_X3Y61                                                       r  compressor/chain2_0/lut2_prop7/I0
    SLICE_X3Y61          LUT2 (Prop_lut2_I0_O)        0.234     4.433 r  compressor/chain2_0/lut2_prop7/O
                         net (fo=1, routed)           0.000     4.433    compressor/chain2_0/prop[7]
    SLICE_X3Y61                                                       r  compressor/chain2_0/carry4_inst1/S[3]
    SLICE_X3Y61          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.732 r  compressor/chain2_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     4.732    compressor/chain2_0/carryout[7]
    SLICE_X3Y62                                                       r  compressor/chain2_0/carry4_inst2/CI
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.962 r  compressor/chain2_0/carry4_inst2/O[1]
                         net (fo=1, routed)           1.229     6.191    dst9_OBUF[0]
    U17                                                               r  dst9_OBUF[0]_inst/I
    U17                  OBUF (Prop_obuf_I_O)         2.399     8.591 r  dst9_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.591    dst9[0]
    U17                                                               r  dst9[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst8[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.521ns  (logic 4.473ns (52.497%)  route 4.048ns (47.503%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDRE                         0.000     0.000 r  src1_reg[1]/C
    SLICE_X0Y58          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[1]/Q
                         net (fo=5, routed)           1.065     1.406    compressor/chain0_1/lut6_2_inst1/I0
    SLICE_X2Y58                                                       r  compressor/chain0_1/lut6_2_inst1/LUT6/I0
    SLICE_X2Y58          LUT6 (Prop_lut6_I0_O)        0.097     1.503 r  compressor/chain0_1/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.503    compressor/chain0_1/lut6_2_inst1_n_1
    SLICE_X2Y58                                                       r  compressor/chain0_1/carry4_inst0/S[1]
    SLICE_X2Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     1.905 r  compressor/chain0_1/carry4_inst0/CO[3]
                         net (fo=4, routed)           1.139     3.044    compressor/chain1_0/lut6_2_inst4/I0
    SLICE_X5Y61                                                       r  compressor/chain1_0/lut6_2_inst4/LUT6/I0
    SLICE_X5Y61          LUT6 (Prop_lut6_I0_O)        0.097     3.141 r  compressor/chain1_0/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     3.141    compressor/chain1_0/prop[4]
    SLICE_X5Y61                                                       r  compressor/chain1_0/carry4_inst1/S[0]
    SLICE_X5Y61          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     3.593 r  compressor/chain1_0/carry4_inst1/O[3]
                         net (fo=2, routed)           0.606     4.199    compressor/chain2_0/dst[7]
    SLICE_X3Y61                                                       r  compressor/chain2_0/lut2_prop7/I0
    SLICE_X3Y61          LUT2 (Prop_lut2_I0_O)        0.234     4.433 r  compressor/chain2_0/lut2_prop7/O
                         net (fo=1, routed)           0.000     4.433    compressor/chain2_0/prop[7]
    SLICE_X3Y61                                                       r  compressor/chain2_0/carry4_inst1/S[3]
    SLICE_X3Y61          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.732 r  compressor/chain2_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     4.732    compressor/chain2_0/carryout[7]
    SLICE_X3Y62                                                       r  compressor/chain2_0/carry4_inst2/CI
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     4.891 r  compressor/chain2_0/carry4_inst2/O[0]
                         net (fo=1, routed)           1.238     6.129    dst8_OBUF[0]
    U18                                                               r  dst8_OBUF[0]_inst/I
    U18                  OBUF (Prop_obuf_I_O)         2.392     8.521 r  dst8_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.521    dst8[0]
    U18                                                               r  dst8[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst7[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.480ns  (logic 4.351ns (51.304%)  route 4.129ns (48.696%))
  Logic Levels:           8  (CARRY4=3 FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDRE                         0.000     0.000 r  src1_reg[1]/C
    SLICE_X0Y58          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[1]/Q
                         net (fo=5, routed)           1.065     1.406    compressor/chain0_1/lut6_2_inst1/I0
    SLICE_X2Y58                                                       r  compressor/chain0_1/lut6_2_inst1/LUT6/I0
    SLICE_X2Y58          LUT6 (Prop_lut6_I0_O)        0.097     1.503 r  compressor/chain0_1/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.503    compressor/chain0_1/lut6_2_inst1_n_1
    SLICE_X2Y58                                                       r  compressor/chain0_1/carry4_inst0/S[1]
    SLICE_X2Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     1.905 r  compressor/chain0_1/carry4_inst0/CO[3]
                         net (fo=4, routed)           1.139     3.044    compressor/chain1_0/lut6_2_inst4/I0
    SLICE_X5Y61                                                       r  compressor/chain1_0/lut6_2_inst4/LUT6/I0
    SLICE_X5Y61          LUT6 (Prop_lut6_I0_O)        0.097     3.141 r  compressor/chain1_0/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     3.141    compressor/chain1_0/prop[4]
    SLICE_X5Y61                                                       r  compressor/chain1_0/carry4_inst1/S[0]
    SLICE_X5Y61          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     3.444 r  compressor/chain1_0/carry4_inst1/O[1]
                         net (fo=2, routed)           0.602     4.045    compressor/chain2_0/dst[5]
    SLICE_X3Y61                                                       r  compressor/chain2_0/lut2_prop5/I0
    SLICE_X3Y61          LUT2 (Prop_lut2_I0_O)        0.225     4.270 r  compressor/chain2_0/lut2_prop5/O
                         net (fo=1, routed)           0.000     4.270    compressor/chain2_0/prop[5]
    SLICE_X3Y61                                                       r  compressor/chain2_0/carry4_inst1/S[1]
    SLICE_X3Y61          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     4.747 r  compressor/chain2_0/carry4_inst1/O[3]
                         net (fo=1, routed)           1.324     6.071    dst7_OBUF[0]
    U16                                                               r  dst7_OBUF[0]_inst/I
    U16                  OBUF (Prop_obuf_I_O)         2.409     8.480 r  dst7_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.480    dst7[0]
    U16                                                               r  dst7[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src11_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src11_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.202ns  (logic 0.128ns (63.237%)  route 0.074ns (36.763%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDRE                         0.000     0.000 r  src11_reg[9]/C
    SLICE_X7Y65          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src11_reg[9]/Q
                         net (fo=5, routed)           0.074     0.202    src11[9]
    SLICE_X7Y65          FDRE                                         r  src11_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src9_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.215ns  (logic 0.148ns (68.768%)  route 0.067ns (31.232%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE                         0.000     0.000 r  src9_reg[4]/C
    SLICE_X2Y64          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  src9_reg[4]/Q
                         net (fo=5, routed)           0.067     0.215    src9[4]
    SLICE_X3Y64          FDRE                                         r  src9_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src12_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src12_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.128ns (53.361%)  route 0.112ns (46.639%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDRE                         0.000     0.000 r  src12_reg[10]/C
    SLICE_X5Y66          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src12_reg[10]/Q
                         net (fo=5, routed)           0.112     0.240    src12[10]
    SLICE_X6Y66          FDRE                                         r  src12_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src8_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src8_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.128ns (52.565%)  route 0.116ns (47.435%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE                         0.000     0.000 r  src8_reg[5]/C
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src8_reg[5]/Q
                         net (fo=5, routed)           0.116     0.244    src8[5]
    SLICE_X2Y64          FDRE                                         r  src8_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src3_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src3_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.141ns (56.925%)  route 0.107ns (43.075%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y62          FDRE                         0.000     0.000 r  src3_reg[11]/C
    SLICE_X7Y62          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src3_reg[11]/Q
                         net (fo=3, routed)           0.107     0.248    src3[11]
    SLICE_X5Y61          FDRE                                         r  src3_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src4_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src4_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.128ns (51.532%)  route 0.120ns (48.468%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y62          FDRE                         0.000     0.000 r  src4_reg[9]/C
    SLICE_X7Y62          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src4_reg[9]/Q
                         net (fo=5, routed)           0.120     0.248    src4[9]
    SLICE_X7Y62          FDRE                                         r  src4_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src9_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.141ns (56.660%)  route 0.108ns (43.340%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDRE                         0.000     0.000 r  src9_reg[6]/C
    SLICE_X4Y64          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src9_reg[6]/Q
                         net (fo=5, routed)           0.108     0.249    src9[6]
    SLICE_X7Y65          FDRE                                         r  src9_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src2_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.141ns (56.650%)  route 0.108ns (43.350%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDRE                         0.000     0.000 r  src2_reg[9]/C
    SLICE_X1Y62          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src2_reg[9]/Q
                         net (fo=5, routed)           0.108     0.249    src2[9]
    SLICE_X2Y63          FDRE                                         r  src2_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src5_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.141ns (56.387%)  route 0.109ns (43.613%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y62          FDRE                         0.000     0.000 r  src5_reg[11]/C
    SLICE_X4Y62          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src5_reg[11]/Q
                         net (fo=5, routed)           0.109     0.250    src5[11]
    SLICE_X4Y61          FDRE                                         r  src5_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src6_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.655%)  route 0.112ns (44.345%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y65          FDRE                         0.000     0.000 r  src6_reg[9]/C
    SLICE_X5Y65          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src6_reg[9]/Q
                         net (fo=2, routed)           0.112     0.253    src6[9]
    SLICE_X5Y65          FDRE                                         r  src6_reg[10]/D
  -------------------------------------------------------------------    -------------------





