// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1775\sampleModel1775_1_sub\Mysubsystem_25.v
// Created: 2024-08-14 06:18:57
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_25
// Source Path: sampleModel1775_1_sub/Subsystem/Mysubsystem_25
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_25
          (In1,
           In2,
           Out1);


  input   [7:0] In1;  // uint8
  input   [7:0] In2;  // uint8
  output  [15:0] Out1;  // uint16


  wire [7:0] dtc_out;  // ufix8
  wire [7:0] cfblk36_out1;  // uint8
  wire [7:0] dtc_out_1;  // ufix8
  wire [7:0] cfblk41_out1;  // uint8
  wire [15:0] cfblk118_out1;  // uint16
  wire [15:0] dtc_out_2;  // ufix16
  wire [15:0] cfblk26_out1;  // uint16


  assign dtc_out = In1;



  assign cfblk36_out1 = dtc_out;



  assign dtc_out_1 = cfblk36_out1;



  assign cfblk41_out1 = dtc_out_1;



  DotProduct u_cfblk118_inst (.in1(cfblk41_out1),  // uint8
                              .in2(In2),  // uint8
                              .out1(cfblk118_out1)  // uint16
                              );

  assign dtc_out_2 = cfblk118_out1;



  assign cfblk26_out1 = dtc_out_2;



  assign Out1 = cfblk26_out1;

endmodule  // Mysubsystem_25

