/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [24:0] _01_;
  wire [5:0] celloutsig_0_0z;
  wire [12:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire [7:0] celloutsig_0_1z;
  wire [6:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_2z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [18:0] celloutsig_1_11z;
  wire [33:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [5:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [13:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_6z = ~(celloutsig_1_4z[0] & celloutsig_1_0z);
  assign celloutsig_1_8z = ~(celloutsig_1_7z[3] & celloutsig_1_0z);
  assign celloutsig_1_0z = ~in_data[189];
  assign celloutsig_1_19z = ~((celloutsig_1_6z | celloutsig_1_14z) & celloutsig_1_6z);
  assign celloutsig_0_9z = ~((celloutsig_0_7z | celloutsig_0_5z) & celloutsig_0_6z);
  assign celloutsig_0_4z = celloutsig_0_0z[2] | celloutsig_0_1z[1];
  assign celloutsig_1_2z = in_data[171] | celloutsig_1_0z;
  assign celloutsig_1_5z = celloutsig_1_0z ^ celloutsig_1_4z[0];
  assign celloutsig_1_14z = ~(celloutsig_1_12z[11] ^ celloutsig_1_6z);
  assign celloutsig_0_11z = ~(celloutsig_0_2z ^ celloutsig_0_10z[11]);
  assign celloutsig_0_14z = ~(celloutsig_0_12z ^ celloutsig_0_1z[7]);
  assign celloutsig_0_23z = ~(in_data[76] ^ celloutsig_0_9z);
  reg [6:0] _14_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _14_ <= 7'h00;
    else _14_ <= celloutsig_1_11z[18:12];
  assign out_data[134:128] = _14_;
  reg [24:0] _15_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _15_ <= 25'h0000000;
    else _15_ <= { celloutsig_0_1z[6:0], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z };
  assign { _01_[24:17], _00_, _01_[15:0] } = _15_;
  assign celloutsig_0_22z = celloutsig_0_10z[12:6] & { celloutsig_0_1z[7:2], celloutsig_0_14z };
  assign celloutsig_1_3z = in_data[120:116] / { 1'h1, in_data[162], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_0_6z = { _01_[23:17], _00_, _01_[15:1], celloutsig_0_4z } > { _01_[14:0], celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_7z = in_data[76:70] <= { celloutsig_0_1z[7:2], celloutsig_0_4z };
  assign celloutsig_0_8z = in_data[28:24] <= { in_data[49:48], celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_6z };
  assign celloutsig_0_12z = { _01_[19:17], _00_, _01_[15:0] } <= { celloutsig_0_10z[11:6], celloutsig_0_11z, celloutsig_0_10z };
  assign celloutsig_1_1z = ! { in_data[115:111], celloutsig_1_0z };
  assign celloutsig_0_5z = { in_data[84:76], celloutsig_0_4z } < { _01_[24:17], _00_, _01_[15] };
  assign celloutsig_0_10z = { celloutsig_0_0z[4:1], celloutsig_0_8z, celloutsig_0_1z } * { in_data[58:47], celloutsig_0_2z };
  assign celloutsig_1_7z = - { celloutsig_1_3z[4], celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_4z = ~ { in_data[135], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_2z = | celloutsig_0_0z;
  assign celloutsig_1_9z = { celloutsig_1_3z[3:0], celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_1z } >> { celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_6z };
  assign celloutsig_0_0z = in_data[79:74] << in_data[7:2];
  assign celloutsig_1_11z = { in_data[187:175], celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_4z } << { celloutsig_1_7z[3:1], celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_1_12z = { in_data[150:118], celloutsig_1_5z } >>> { celloutsig_1_9z[11:1], celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_1z = { celloutsig_0_0z[5:4], celloutsig_0_0z } >>> in_data[21:14];
  assign _01_[16] = _00_;
  assign { out_data[96], out_data[38:32], out_data[0] } = { celloutsig_1_19z, celloutsig_0_22z, celloutsig_0_23z };
endmodule
