Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/Alessandro/Documents/GitHub/MyDLX/FCU/TB_FCU_isim_beh.exe -prj C:/Users/Alessandro/Documents/GitHub/MyDLX/FCU/TB_FCU_beh.prj work.TB_FCU 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Alessandro/Documents/GitHub/MyDLX/FCU/FCU.vhd" into library work
Parsing VHDL file "C:/Users/Alessandro/Documents/GitHub/MyDLX/FCU/TB_FCU.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 159508 KB
Fuse CPU Usage: 421 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity FCU [fcu_default]
Compiling architecture behavior of entity tb_fcu
Time Resolution for simulation is 1ps.
Compiled 5 VHDL Units
Built simulation executable C:/Users/Alessandro/Documents/GitHub/MyDLX/FCU/TB_FCU_isim_beh.exe
Fuse Memory Usage: 170356 KB
Fuse CPU Usage: 546 ms
