<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_N_A_G2_U_U_7f373fbe</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_N_A_G2_U_U_7f373fbe'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_N_A_G2_U_U_7f373fbe')">rsnoc_z_H_R_N_A_G2_U_U_7f373fbe</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 91.72</td>
<td class="s9 cl rt"><a href="mod1430.html#Line" > 95.92</a></td>
<td class="s10 cl rt"><a href="mod1430.html#Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod1430.html#Toggle" > 75.71</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1430.html#Branch" > 95.24</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1430.html#inst_tag_172528"  onclick="showContent('inst_tag_172528')">config_ss_tb.DUT.flexnoc.FCB_apb_s0_main.GenericToSpecific</a></td>
<td class="s7 cl rt"> 79.39</td>
<td class="s9 cl rt"><a href="mod1430.html#inst_tag_172528_Line" > 95.92</a></td>
<td class="s8 cl rt"><a href="mod1430.html#inst_tag_172528_Cond" > 87.50</a></td>
<td class="s4 cl rt"><a href="mod1430.html#inst_tag_172528_Toggle" > 41.30</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1430.html#inst_tag_172528_Branch" > 92.86</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1430.html#inst_tag_172527"  onclick="showContent('inst_tag_172527')">config_ss_tb.DUT.flexnoc.DMA_apb_s0_main.GenericToSpecific</a></td>
<td class="s8 cl rt"> 86.98</td>
<td class="s9 cl rt"><a href="mod1430.html#inst_tag_172527_Line" > 95.92</a></td>
<td class="s8 cl rt"><a href="mod1430.html#inst_tag_172527_Cond" > 87.50</a></td>
<td class="s7 cl rt"><a href="mod1430.html#inst_tag_172527_Toggle" > 71.66</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1430.html#inst_tag_172527_Branch" > 92.86</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1430.html#inst_tag_172526"  onclick="showContent('inst_tag_172526')">config_ss_tb.DUT.flexnoc.gbe_apb_s0_main.GenericToSpecific</a></td>
<td class="s8 cl rt"> 87.49</td>
<td class="s9 cl rt"><a href="mod1430.html#inst_tag_172526_Line" > 95.92</a></td>
<td class="s8 cl rt"><a href="mod1430.html#inst_tag_172526_Cond" > 87.50</a></td>
<td class="s7 cl rt"><a href="mod1430.html#inst_tag_172526_Toggle" > 73.68</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1430.html#inst_tag_172526_Branch" > 92.86</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_172528'>
<hr>
<a name="inst_tag_172528"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy17.html#tag_urg_inst_172528" >config_ss_tb.DUT.flexnoc.FCB_apb_s0_main.GenericToSpecific</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 79.39</td>
<td class="s9 cl rt"><a href="mod1430.html#inst_tag_172528_Line" > 95.92</a></td>
<td class="s8 cl rt"><a href="mod1430.html#inst_tag_172528_Cond" > 87.50</a></td>
<td class="s4 cl rt"><a href="mod1430.html#inst_tag_172528_Toggle" > 41.30</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1430.html#inst_tag_172528_Branch" > 92.86</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 84.31</td>
<td class="s9 cl rt"> 96.04</td>
<td class="s8 cl rt"> 87.50</td>
<td class="s4 cl rt"> 44.26</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 70.61</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 41.22</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod784.html#inst_tag_73313" >FCB_apb_s0_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod491.html#inst_tag_37238" id="tag_urg_inst_37238">FsmCurState</a></td>
<td class="s9 cl rt"> 92.50</td>
<td class="s9 cl rt"> 93.33</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 90.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1895.html#inst_tag_229736" id="tag_urg_inst_229736">ummd756d1</a></td>
<td class="s8 cl rt"> 88.89</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1586.html#inst_tag_190683" id="tag_urg_inst_190683">ummd90eb2</a></td>
<td class="s7 cl rt"> 73.89</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1586.html#inst_tag_190684" id="tag_urg_inst_190684">ummd90eb2_241</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1586.html#inst_tag_190685" id="tag_urg_inst_190685">ummd90eb2_256</a></td>
<td class="s9 cl rt"> 94.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1422.html#inst_tag_172477" id="tag_urg_inst_172477">ummddfd43</a></td>
<td class="s9 cl rt"> 94.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1387.html#inst_tag_170478" id="tag_urg_inst_170478">ur</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2024_2.html#inst_tag_251363" id="tag_urg_inst_251363">ursrrrg</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2024_2.html#inst_tag_251362" id="tag_urg_inst_251362">ursrrrg123</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2024_2.html#inst_tag_251361" id="tag_urg_inst_251361">ursrrrg204</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2024_2.html#inst_tag_251364" id="tag_urg_inst_251364">ursrrrg205</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1274.html#inst_tag_146131" id="tag_urg_inst_146131">us6abbdefa</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1274.html#inst_tag_146130" id="tag_urg_inst_146130">us6abbdefa_228</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2084.html#inst_tag_253486" id="tag_urg_inst_253486">uu201b9eee9c</a></td>
<td class="s3 cl rt"> 39.11</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.11</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod414.html#inst_tag_32028" id="tag_urg_inst_32028">uu246b8ec1</a></td>
<td class="s3 cl rt"> 38.55</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 38.55</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_172527'>
<hr>
<a name="inst_tag_172527"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy17.html#tag_urg_inst_172527" >config_ss_tb.DUT.flexnoc.DMA_apb_s0_main.GenericToSpecific</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 86.98</td>
<td class="s9 cl rt"><a href="mod1430.html#inst_tag_172527_Line" > 95.92</a></td>
<td class="s8 cl rt"><a href="mod1430.html#inst_tag_172527_Cond" > 87.50</a></td>
<td class="s7 cl rt"><a href="mod1430.html#inst_tag_172527_Toggle" > 71.66</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1430.html#inst_tag_172527_Branch" > 92.86</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 90.40</td>
<td class="s9 cl rt"> 96.04</td>
<td class="s8 cl rt"> 87.50</td>
<td class="s7 cl rt"> 74.73</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 85.92</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.84</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1573.html#inst_tag_189056" >DMA_apb_s0_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod491.html#inst_tag_37237" id="tag_urg_inst_37237">FsmCurState</a></td>
<td class="s9 cl rt"> 92.50</td>
<td class="s9 cl rt"> 93.33</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 90.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1895.html#inst_tag_229735" id="tag_urg_inst_229735">ummd756d1</a></td>
<td class="s8 cl rt"> 88.89</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1586.html#inst_tag_190680" id="tag_urg_inst_190680">ummd90eb2</a></td>
<td class="s8 cl rt"> 85.00</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1586.html#inst_tag_190681" id="tag_urg_inst_190681">ummd90eb2_241</a></td>
<td class="s8 cl rt"> 88.89</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1586.html#inst_tag_190682" id="tag_urg_inst_190682">ummd90eb2_256</a></td>
<td class="s9 cl rt"> 94.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1422.html#inst_tag_172476" id="tag_urg_inst_172476">ummddfd43</a></td>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1387.html#inst_tag_170474" id="tag_urg_inst_170474">ur</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2024_2.html#inst_tag_251350" id="tag_urg_inst_251350">ursrrrg</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2024_2.html#inst_tag_251349" id="tag_urg_inst_251349">ursrrrg123</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2024_2.html#inst_tag_251348" id="tag_urg_inst_251348">ursrrrg204</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2024_2.html#inst_tag_251351" id="tag_urg_inst_251351">ursrrrg205</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1274.html#inst_tag_146129" id="tag_urg_inst_146129">us6abbdefa</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1274.html#inst_tag_146128" id="tag_urg_inst_146128">us6abbdefa_228</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2084.html#inst_tag_253485" id="tag_urg_inst_253485">uu201b9eee9c</a></td>
<td class="s6 cl rt"> 69.74</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.74</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod414.html#inst_tag_32027" id="tag_urg_inst_32027">uu246b8ec1</a></td>
<td class="s7 cl rt"> 70.23</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.23</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_172526'>
<hr>
<a name="inst_tag_172526"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy17.html#tag_urg_inst_172526" >config_ss_tb.DUT.flexnoc.gbe_apb_s0_main.GenericToSpecific</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 87.49</td>
<td class="s9 cl rt"><a href="mod1430.html#inst_tag_172526_Line" > 95.92</a></td>
<td class="s8 cl rt"><a href="mod1430.html#inst_tag_172526_Cond" > 87.50</a></td>
<td class="s7 cl rt"><a href="mod1430.html#inst_tag_172526_Toggle" > 73.68</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1430.html#inst_tag_172526_Branch" > 92.86</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 90.58</td>
<td class="s9 cl rt"> 96.04</td>
<td class="s8 cl rt"> 87.50</td>
<td class="s7 cl rt"> 75.62</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 86.94</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 73.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1581.html#inst_tag_190352" >gbe_apb_s0_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod491.html#inst_tag_37236" id="tag_urg_inst_37236">FsmCurState</a></td>
<td class="s9 cl rt"> 92.50</td>
<td class="s9 cl rt"> 93.33</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 90.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1895.html#inst_tag_229734" id="tag_urg_inst_229734">ummd756d1</a></td>
<td class="s8 cl rt"> 88.89</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1586.html#inst_tag_190677" id="tag_urg_inst_190677">ummd90eb2</a></td>
<td class="s7 cl rt"> 73.89</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1586.html#inst_tag_190678" id="tag_urg_inst_190678">ummd90eb2_241</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1586.html#inst_tag_190679" id="tag_urg_inst_190679">ummd90eb2_256</a></td>
<td class="s9 cl rt"> 94.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1422.html#inst_tag_172475" id="tag_urg_inst_172475">ummddfd43</a></td>
<td class="s9 cl rt"> 94.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1387.html#inst_tag_170412" id="tag_urg_inst_170412">ur</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2024_0.html#inst_tag_251138" id="tag_urg_inst_251138">ursrrrg</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2024_0.html#inst_tag_251137" id="tag_urg_inst_251137">ursrrrg123</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2024_0.html#inst_tag_251136" id="tag_urg_inst_251136">ursrrrg204</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2024_0.html#inst_tag_251139" id="tag_urg_inst_251139">ursrrrg205</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1274.html#inst_tag_146107" id="tag_urg_inst_146107">us6abbdefa</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1274.html#inst_tag_146106" id="tag_urg_inst_146106">us6abbdefa_228</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2084.html#inst_tag_253484" id="tag_urg_inst_253484">uu201b9eee9c</a></td>
<td class="s7 cl rt"> 70.48</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.48</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod414.html#inst_tag_32026" id="tag_urg_inst_32026">uu246b8ec1</a></td>
<td class="s7 cl rt"> 70.99</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.99</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_N_A_G2_U_U_7f373fbe'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1430.html" >rsnoc_z_H_R_N_A_G2_U_U_7f373fbe</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>49</td><td>47</td><td>95.92</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6169</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6174</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6206</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6230</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6237</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6245</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6317</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6322</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6327</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6355</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6363</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6371</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>6384</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
6168                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6169       1/1          		if ( ! Sys_Clk_RstN )
6170       1/1          			Cnt &lt;= #1.0 ( 5'b0 );
6171       1/1          		else if ( CntCe )
6172       1/1          			Cnt &lt;= #1.0 ( Sm_IDLE ? NWord1 : Cnt - 5'b00001 );
                        MISSING_ELSE
6173                    	always @( CurState  or u_14e  or u_c602  or u_e7c7 ) begin
6174       1/1          		case ( CurState )
6175       1/1          			2'b10   : PSelSetV = u_14e ;
6176       1/1          			2'b01   : PSelSetV = u_c602 ;
6177       1/1          			2'b0    : PSelSetV = u_e7c7 ;
6178       <font color = "red">0/1     ==>  			default : PSelSetV = 1'b0 ;</font>
6179                    		endcase
6180                    	end
6181                    	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg204(
6182                    		.Clk( Sys_Clk )
6183                    	,	.Clk_ClkS( Sys_Clk_ClkS )
6184                    	,	.Clk_En( Sys_Clk_En )
6185                    	,	.Clk_EnS( Sys_Clk_EnS )
6186                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
6187                    	,	.Clk_RstN( Sys_Clk_RstN )
6188                    	,	.Clk_Tm( Sys_Clk_Tm )
6189                    	,	.O( ApbA_0_PSel )
6190                    	,	.Reset( PRdy )
6191                    	,	.Set( PSelSetV )
6192                    	);
6193                    	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg123(
6194                    		.Clk( Sys_Clk )
6195                    	,	.Clk_ClkS( Sys_Clk_ClkS )
6196                    	,	.Clk_En( Sys_Clk_En )
6197                    	,	.Clk_EnS( Sys_Clk_EnS )
6198                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
6199                    	,	.Clk_RstN( Sys_Clk_RstN )
6200                    	,	.Clk_Tm( Sys_Clk_Tm )
6201                    	,	.O( PEn )
6202                    	,	.Reset( PRdy )
6203                    	,	.Set( PSel )
6204                    	);
6205                    	always @( CurState  or u_825f  or u_b081  or u_b9a5 ) begin
6206       1/1          		case ( CurState )
6207       1/1          			2'b10   : PSelSet = u_b9a5 ;
6208       1/1          			2'b01   : PSelSet = u_b081 ;
6209       1/1          			2'b0    : PSelSet = u_825f ;
6210       <font color = "red">0/1     ==>  			default : PSelSet = 1'b0 ;</font>
6211                    		endcase
6212                    	end
6213                    	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
6214                    		.Clk( Sys_Clk )
6215                    	,	.Clk_ClkS( Sys_Clk_ClkS )
6216                    	,	.Clk_En( Sys_Clk_En )
6217                    	,	.Clk_EnS( Sys_Clk_EnS )
6218                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
6219                    	,	.Clk_RstN( Sys_Clk_RstN )
6220                    	,	.Clk_Tm( Sys_Clk_Tm )
6221                    	,	.O( PSel )
6222                    	,	.Reset( PRdy )
6223                    	,	.Set( PSelSet )
6224                    	);
6225                    	rsnoc_z_T_C_S_C_L_R_Mm_D90eb2_O1 ummd90eb2_241(
6226                    		.Dflt( ~ PSel &amp; ~ CntNull ) , .I_00( 1'b1 ) , .I_01( 1'b0 ) , .O( GenLcl_Req_Rdy ) , .Sel( CurState )
6227                    	);
6228                    	assign uRdData1_caseSel = { ApbA_0_PSel } ;
6229                    	always @( ApbA_0_PRData or uRdData1_caseSel ) begin
6230       1/1          		case ( uRdData1_caseSel )
6231       1/1          			1'b1    : RdData1 = ApbA_0_PRData ;
6232       1/1          			default : RdData1 = 32'b0 ;
6233                    		endcase
6234                    	end
6235                    	rsnoc_z_T_C_S_C_L_R_S_6abbdefa_32 us6abbdefa_228( .I( RdData1 ) , .O( RdData ) );
6236                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6237       1/1          		if ( ! Sys_Clk_RstN )
6238       1/1          			GenLcl_Rsp_Data &lt;= #1.0 ( 32'b0 );
6239       1/1          		else if ( Sm_RD &amp; PRdy )
6240       1/1          			GenLcl_Rsp_Data &lt;= #1.0 ( RdData );
                        MISSING_ELSE
6241                    	rsnoc_z_T_C_S_C_L_R_Mm_Ddfd43_O1 ummddfd43(
6242                    		.Dflt( 1'b0 ) , .I_01( PErr ) , .I_10( GErr | PErr ) , .O( u_884c ) , .Sel( CurState )
6243                    	);
6244                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6245       1/1          		if ( ! Sys_Clk_RstN )
6246       1/1          			GErr &lt;= #1.0 ( 1'b0 );
6247       1/1          		else if ( Sm_IDLE ? GenLcl_Req_Vld : PRdy )
6248       1/1          			GErr &lt;= #1.0 ( u_884c );
                        MISSING_ELSE
6249                    	rsnoc_z_T_C_S_C_L_R_Mm_D90eb2_O1 ummd90eb2_256(
6250                    		.Dflt( ~ PSel &amp; CntNull ) , .I_00( 1'b0 ) , .I_01( ~ PSel ) , .O( GenLcl_Rsp_Vld ) , .Sel( CurState )
6251                    	);
6252                    	rsnoc_z_H_R_G_U_P_U_246b8ec1 uu246b8ec1(
6253                    		.GenLcl_Req_Addr( GenLcl_Req_Addr )
6254                    	,	.GenLcl_Req_Be( GenLcl_Req_Be )
6255                    	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
6256                    	,	.GenLcl_Req_Data( GenLcl_Req_Data )
6257                    	,	.GenLcl_Req_Last( GenLcl_Req_Last )
6258                    	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
6259                    	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
6260                    	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
6261                    	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
6262                    	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
6263                    	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
6264                    	,	.GenLcl_Req_User( GenLcl_Req_User )
6265                    	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
6266                    	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
6267                    	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
6268                    	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
6269                    	,	.GenLcl_Rsp_SeqUnOrdered( 1'b0 )
6270                    	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
6271                    	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
6272                    	,	.GenPrt_Req_Addr( u_Req_Addr )
6273                    	,	.GenPrt_Req_Be( u_Req_Be )
6274                    	,	.GenPrt_Req_BurstType( u_Req_BurstType )
6275                    	,	.GenPrt_Req_Data( u_Req_Data )
6276                    	,	.GenPrt_Req_Last( u_Req_Last )
6277                    	,	.GenPrt_Req_Len1( u_Req_Len1 )
6278                    	,	.GenPrt_Req_Lock( u_Req_Lock )
6279                    	,	.GenPrt_Req_Opc( u_Req_Opc )
6280                    	,	.GenPrt_Req_Rdy( u_Req_Rdy )
6281                    	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
6282                    	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
6283                    	,	.GenPrt_Req_User( u_Req_User )
6284                    	,	.GenPrt_Req_Vld( u_Req_Vld )
6285                    	,	.GenPrt_Rsp_Data( u_Rsp_Data )
6286                    	,	.GenPrt_Rsp_Last( u_Rsp_Last )
6287                    	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
6288                    	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
6289                    	,	.GenPrt_Rsp_Status( u_Rsp_Status )
6290                    	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
6291                    	);
6292                    	assign u_89_IDLE_RD = GenLcl_Req_Vld &amp; Read;
6293                    	assign u_89_IDLE_WR = GenLcl_Req_Vld &amp; ~ Read;
6294                    	assign u_89_RD_IDLE = CntNull &amp; ~ PSel &amp; GenLcl_Rsp_Rdy;
6295                    	assign u_89_WR_IDLE = CntNull &amp; ~ PSel &amp; GenLcl_Rsp_Rdy;
6296                    	rsnoc_z_T_C_S_C_L_R_Fsm_8d9b2702 FsmCurState(
6297                    		.Clk( Sys_Clk )
6298                    	,	.Clk_ClkS( Sys_Clk_ClkS )
6299                    	,	.Clk_En( Sys_Clk_En )
6300                    	,	.Clk_EnS( Sys_Clk_EnS )
6301                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
6302                    	,	.Clk_RstN( Sys_Clk_RstN )
6303                    	,	.Clk_Tm( Sys_Clk_Tm )
6304                    	,	.Conditions_IDLE_RD( u_89_IDLE_RD )
6305                    	,	.Conditions_IDLE_WR( u_89_IDLE_WR )
6306                    	,	.Conditions_RD_IDLE( u_89_RD_IDLE )
6307                    	,	.Conditions_WR_IDLE( u_89_WR_IDLE )
6308                    	,	.CurState( u_bdb6 )
6309                    	,	.NextState( u_b9ec )
6310                    	);
6311                    	assign CurState = u_bdb6;
6312                    	assign Sm_IDLE = CurState == 2'b00;
6313                    	assign AddrW1 = Sm_IDLE ? GenLcl_Req_Addr [31:2] : ~ WrapMask &amp; AddrW | WrapMask &amp; AddrW + 30'b000000000000000000000000000001;
6314                    	assign ApbA_0_PAddr = { AddrW , 2'b00 };
6315                    	assign Apb_0_paddr = ApbA_0_PAddr;
6316                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6317       1/1          		if ( ! Sys_Clk_RstN )
6318       1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
6319       1/1          		else if ( StartCnt )
6320       1/1          			u_7c15 &lt;= #1.0 ( GenLcl_Req_Len1 [5:2] );
                        MISSING_ELSE
6321                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6322       1/1          		if ( ! Sys_Clk_RstN )
6323       1/1          			u_9d0d &lt;= #1.0 ( 1'b0 );
6324       1/1          		else if ( StartCnt )
6325       1/1          			u_9d0d &lt;= #1.0 ( GenIsIncr );
                        MISSING_ELSE
6326                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6327       1/1          		if ( ! Sys_Clk_RstN )
6328       1/1          			AddrW &lt;= #1.0 ( 30'b0 );
6329       1/1          		else if ( PSelSet )
6330       1/1          			AddrW &lt;= #1.0 ( AddrW1 &amp; ~ { 30 { 1'b0 }  } );
                        MISSING_ELSE
6331                    	assign Apb_0_psel = ApbA_0_PSel;
6332                    	assign Apb_0_penable = ApbA_0_PEnable;
6333                    	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg205(
6334                    		.Clk( Sys_Clk )
6335                    	,	.Clk_ClkS( Sys_Clk_ClkS )
6336                    	,	.Clk_En( Sys_Clk_En )
6337                    	,	.Clk_EnS( Sys_Clk_EnS )
6338                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
6339                    	,	.Clk_RstN( Sys_Clk_RstN )
6340                    	,	.Clk_Tm( Sys_Clk_Tm )
6341                    	,	.O( ApbA_0_PEnable )
6342                    	,	.Reset( PRdy )
6343                    	,	.Set( Apb_0_psel )
6344                    	);
6345                    	assign ApbA_0_PWBe = WrBe1;
6346                    	assign Apb_0_pwbe = ApbA_0_PWBe;
6347                    	rsnoc_z_T_C_S_C_L_R_Mm_D756d1_O1 ummd756d1(
6348                    		.Dflt( 1'b0 )
6349                    	,	.I_00( GenLcl_Req_Vld &amp; GenLcl_Req_Opc == 3'b100 &amp; BeFull )
6350                    	,	.I_10( GenLcl_Req_Vld &amp; ~ CntNull &amp; ~ PSel &amp; BeFull )
6351                    	,	.O( WDCe )
6352                    	,	.Sel( CurState )
6353                    	);
6354                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6355       1/1          		if ( ! Sys_Clk_RstN )
6356       1/1          			WrBe &lt;= #1.0 ( 4'b0 );
6357       1/1          		else if ( WDCe )
6358       1/1          			WrBe &lt;= #1.0 ( GenLcl_Req_Be &amp; ~ { 4 { 1'b0 }  } );
                        MISSING_ELSE
6359                    	rsnoc_z_T_C_S_C_L_R_R_4 ur( .I( WrBe ) , .O( WrBe1 ) );
6360                    	assign ApbA_0_PWData = WrData1;
6361                    	assign Apb_0_pwdata = ApbA_0_PWData;
6362                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6363       1/1          		if ( ! Sys_Clk_RstN )
6364       1/1          			WrData &lt;= #1.0 ( 32'b0 );
6365       1/1          		else if ( WDCe )
6366       1/1          			WrData &lt;= #1.0 ( GenLcl_Req_Data &amp; ~ { 32 { 1'b0 }  } );
                        MISSING_ELSE
6367                    	rsnoc_z_T_C_S_C_L_R_S_6abbdefa_32 us6abbdefa( .I( WrData ) , .O( WrData1 ) );
6368                    	assign ApbA_0_PWrite = WriteEn;
6369                    	assign Apb_0_pwrite = ApbA_0_PWrite;
6370                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6371       1/1          		if ( ! Sys_Clk_RstN )
6372       1/1          			WriteEn &lt;= #1.0 ( 1'b0 );
6373       1/1          		else if ( StartCnt )
6374       1/1          			WriteEn &lt;= #1.0 ( GenLcl_Req_Opc == 3'b100 );
                        MISSING_ELSE
6375                    	assign NiuEmpty = 1'b1;
6376                    	assign SmPwr_Idle = Sm_IDLE;
6377                    	assign Sys_Pwr_Idle = SmPwr_Idle;
6378                    	assign SmPwr_WakeUp = GenLcl_Req_Vld;
6379                    	assign Sys_Pwr_WakeUp = SmPwr_WakeUp;
6380                    	assign WakeUp_Gen = GenLcl_Req_Vld;
6381                    	// synopsys translate_off
6382                    	// synthesis translate_off
6383                    	always @( posedge Sys_Clk )
6384       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
6385       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; GenLcl_Req_Vld &amp; Sm_IDLE &amp; ( GenLcl_Req_SeqUnOrdered ) !== 1'b0 ) begin
6386       <font color = "grey">unreachable  </font>				dontStop = 0;
6387       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
6388       <font color = "grey">unreachable  </font>				if (!dontStop) begin
6389       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[APB-G2S] On Gen.Req.SeqUnOrdered expected 0x0 and got 0x##&quot; );
6390       <font color = "grey">unreachable  </font>					$stop;
6391                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
6392                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1430.html" >rsnoc_z_H_R_N_A_G2_U_U_7f373fbe</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6111
 EXPRESSION (u_394b ? 2'b1 : 2'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6172
 EXPRESSION (Sm_IDLE ? NWord1 : ((Cnt - 5'b1)))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6247
 EXPRESSION (Sm_IDLE ? GenLcl_Req_Vld : PRdy)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6313
 EXPRESSION (Sm_IDLE ? GenLcl_Req_Addr[31:2] : ((((~WrapMask) &amp; AddrW) | (WrapMask &amp; (AddrW + 30'b1)))))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1430.html" >rsnoc_z_H_R_N_A_G2_U_U_7f373fbe</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">39</td>
<td class="rt">23</td>
<td class="rt">58.97 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">494</td>
<td class="rt">374</td>
<td class="rt">75.71 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">247</td>
<td class="rt">190</td>
<td class="rt">76.92 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">247</td>
<td class="rt">184</td>
<td class="rt">74.49 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">39</td>
<td class="rt">23</td>
<td class="rt">58.97 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">494</td>
<td class="rt">374</td>
<td class="rt">75.71 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">247</td>
<td class="rt">190</td>
<td class="rt">76.92 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">247</td>
<td class="rt">184</td>
<td class="rt">74.49 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Apb_0_paddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_paddr[12:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_paddr[31:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_penable</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_prdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_0_pready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_0_psel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_pslverr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_0_pwbe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_pwdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_pwrite</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[12:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[6:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>NiuEmpty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Gen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1430.html" >rsnoc_z_H_R_N_A_G2_U_U_7f373fbe</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">42</td>
<td class="rt">40</td>
<td class="rt">95.24 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">6111</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">6313</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6169</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">6174</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">6206</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">6230</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6237</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6245</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6317</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6322</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6327</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6355</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6363</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6371</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6111       	assign GenLcl_Rsp_Status = u_394b ? 2'b01 : 2'b00;
           	                                  <font color = "green">-1-</font>  
           	                                  <font color = "green">==></font>  
           	                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6313       	assign AddrW1 = Sm_IDLE ? GenLcl_Req_Addr [31:2] : ~ WrapMask & AddrW | WrapMask & AddrW + 30'b000000000000000000000000000001;
           	                        <font color = "green">-1-</font>  
           	                        <font color = "green">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6169       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
6170       			Cnt <= #1.0 ( 5'b0 );
           <font color = "green">			==></font>
6171       		else if ( CntCe )
           		     <font color = "green">-2-</font>  
6172       			Cnt <= #1.0 ( Sm_IDLE ? NWord1 : Cnt - 5'b00001 );
           			                      <font color = "green">-3-</font>  
           			                      <font color = "green">==></font>  
           			                      <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6174       		case ( CurState )
           		<font color = "red">-1-</font>  
6175       			2'b10   : PSelSetV = u_14e ;
           <font color = "green">			==></font>
6176       			2'b01   : PSelSetV = u_c602 ;
           <font color = "green">			==></font>
6177       			2'b0    : PSelSetV = u_e7c7 ;
           <font color = "green">			==></font>
6178       			default : PSelSetV = 1'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6206       		case ( CurState )
           		<font color = "red">-1-</font>  
6207       			2'b10   : PSelSet = u_b9a5 ;
           <font color = "green">			==></font>
6208       			2'b01   : PSelSet = u_b081 ;
           <font color = "green">			==></font>
6209       			2'b0    : PSelSet = u_825f ;
           <font color = "green">			==></font>
6210       			default : PSelSet = 1'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6230       		case ( uRdData1_caseSel )
           		<font color = "green">-1-</font>                
6231       			1'b1    : RdData1 = ApbA_0_PRData ;
           <font color = "green">			==></font>
6232       			default : RdData1 = 32'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6237       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
6238       			GenLcl_Rsp_Data <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
6239       		else if ( Sm_RD & PRdy )
           		     <font color = "green">-2-</font>  
6240       			GenLcl_Rsp_Data <= #1.0 ( RdData );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6245       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
6246       			GErr <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
6247       		else if ( Sm_IDLE ? GenLcl_Req_Vld : PRdy )
           		     <font color = "green">-2-</font>  
6248       			GErr <= #1.0 ( u_884c );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6317       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
6318       			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
6319       		else if ( StartCnt )
           		     <font color = "green">-2-</font>  
6320       			u_7c15 <= #1.0 ( GenLcl_Req_Len1 [5:2] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6322       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
6323       			u_9d0d <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
6324       		else if ( StartCnt )
           		     <font color = "green">-2-</font>  
6325       			u_9d0d <= #1.0 ( GenIsIncr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6327       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
6328       			AddrW <= #1.0 ( 30'b0 );
           <font color = "green">			==></font>
6329       		else if ( PSelSet )
           		     <font color = "green">-2-</font>  
6330       			AddrW <= #1.0 ( AddrW1 & ~ { 30 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6355       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
6356       			WrBe <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
6357       		else if ( WDCe )
           		     <font color = "green">-2-</font>  
6358       			WrBe <= #1.0 ( GenLcl_Req_Be & ~ { 4 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6363       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
6364       			WrData <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
6365       		else if ( WDCe )
           		     <font color = "green">-2-</font>  
6366       			WrData <= #1.0 ( GenLcl_Req_Data & ~ { 32 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6371       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
6372       			WriteEn <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
6373       		else if ( StartCnt )
           		     <font color = "green">-2-</font>  
6374       			WriteEn <= #1.0 ( GenLcl_Req_Opc == 3'b100 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_172528'>
<a name="inst_tag_172528_Line"></a>
<b>Line Coverage for Instance : <a href="mod1430.html#inst_tag_172528" >config_ss_tb.DUT.flexnoc.FCB_apb_s0_main.GenericToSpecific</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>49</td><td>47</td><td>95.92</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6169</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6174</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6206</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6230</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6237</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6245</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6317</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6322</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6327</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6355</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6363</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6371</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>6384</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
6168                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6169       1/1          		if ( ! Sys_Clk_RstN )
6170       1/1          			Cnt &lt;= #1.0 ( 5'b0 );
6171       1/1          		else if ( CntCe )
6172       1/1          			Cnt &lt;= #1.0 ( Sm_IDLE ? NWord1 : Cnt - 5'b00001 );
                        MISSING_ELSE
6173                    	always @( CurState  or u_14e  or u_c602  or u_e7c7 ) begin
6174       1/1          		case ( CurState )
6175       1/1          			2'b10   : PSelSetV = u_14e ;
6176       1/1          			2'b01   : PSelSetV = u_c602 ;
6177       1/1          			2'b0    : PSelSetV = u_e7c7 ;
6178       <font color = "red">0/1     ==>  			default : PSelSetV = 1'b0 ;</font>
6179                    		endcase
6180                    	end
6181                    	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg204(
6182                    		.Clk( Sys_Clk )
6183                    	,	.Clk_ClkS( Sys_Clk_ClkS )
6184                    	,	.Clk_En( Sys_Clk_En )
6185                    	,	.Clk_EnS( Sys_Clk_EnS )
6186                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
6187                    	,	.Clk_RstN( Sys_Clk_RstN )
6188                    	,	.Clk_Tm( Sys_Clk_Tm )
6189                    	,	.O( ApbA_0_PSel )
6190                    	,	.Reset( PRdy )
6191                    	,	.Set( PSelSetV )
6192                    	);
6193                    	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg123(
6194                    		.Clk( Sys_Clk )
6195                    	,	.Clk_ClkS( Sys_Clk_ClkS )
6196                    	,	.Clk_En( Sys_Clk_En )
6197                    	,	.Clk_EnS( Sys_Clk_EnS )
6198                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
6199                    	,	.Clk_RstN( Sys_Clk_RstN )
6200                    	,	.Clk_Tm( Sys_Clk_Tm )
6201                    	,	.O( PEn )
6202                    	,	.Reset( PRdy )
6203                    	,	.Set( PSel )
6204                    	);
6205                    	always @( CurState  or u_825f  or u_b081  or u_b9a5 ) begin
6206       1/1          		case ( CurState )
6207       1/1          			2'b10   : PSelSet = u_b9a5 ;
6208       1/1          			2'b01   : PSelSet = u_b081 ;
6209       1/1          			2'b0    : PSelSet = u_825f ;
6210       <font color = "red">0/1     ==>  			default : PSelSet = 1'b0 ;</font>
6211                    		endcase
6212                    	end
6213                    	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
6214                    		.Clk( Sys_Clk )
6215                    	,	.Clk_ClkS( Sys_Clk_ClkS )
6216                    	,	.Clk_En( Sys_Clk_En )
6217                    	,	.Clk_EnS( Sys_Clk_EnS )
6218                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
6219                    	,	.Clk_RstN( Sys_Clk_RstN )
6220                    	,	.Clk_Tm( Sys_Clk_Tm )
6221                    	,	.O( PSel )
6222                    	,	.Reset( PRdy )
6223                    	,	.Set( PSelSet )
6224                    	);
6225                    	rsnoc_z_T_C_S_C_L_R_Mm_D90eb2_O1 ummd90eb2_241(
6226                    		.Dflt( ~ PSel &amp; ~ CntNull ) , .I_00( 1'b1 ) , .I_01( 1'b0 ) , .O( GenLcl_Req_Rdy ) , .Sel( CurState )
6227                    	);
6228                    	assign uRdData1_caseSel = { ApbA_0_PSel } ;
6229                    	always @( ApbA_0_PRData or uRdData1_caseSel ) begin
6230       1/1          		case ( uRdData1_caseSel )
6231       1/1          			1'b1    : RdData1 = ApbA_0_PRData ;
6232       1/1          			default : RdData1 = 32'b0 ;
6233                    		endcase
6234                    	end
6235                    	rsnoc_z_T_C_S_C_L_R_S_6abbdefa_32 us6abbdefa_228( .I( RdData1 ) , .O( RdData ) );
6236                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6237       1/1          		if ( ! Sys_Clk_RstN )
6238       1/1          			GenLcl_Rsp_Data &lt;= #1.0 ( 32'b0 );
6239       1/1          		else if ( Sm_RD &amp; PRdy )
6240       1/1          			GenLcl_Rsp_Data &lt;= #1.0 ( RdData );
                        MISSING_ELSE
6241                    	rsnoc_z_T_C_S_C_L_R_Mm_Ddfd43_O1 ummddfd43(
6242                    		.Dflt( 1'b0 ) , .I_01( PErr ) , .I_10( GErr | PErr ) , .O( u_884c ) , .Sel( CurState )
6243                    	);
6244                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6245       1/1          		if ( ! Sys_Clk_RstN )
6246       1/1          			GErr &lt;= #1.0 ( 1'b0 );
6247       1/1          		else if ( Sm_IDLE ? GenLcl_Req_Vld : PRdy )
6248       1/1          			GErr &lt;= #1.0 ( u_884c );
                        MISSING_ELSE
6249                    	rsnoc_z_T_C_S_C_L_R_Mm_D90eb2_O1 ummd90eb2_256(
6250                    		.Dflt( ~ PSel &amp; CntNull ) , .I_00( 1'b0 ) , .I_01( ~ PSel ) , .O( GenLcl_Rsp_Vld ) , .Sel( CurState )
6251                    	);
6252                    	rsnoc_z_H_R_G_U_P_U_246b8ec1 uu246b8ec1(
6253                    		.GenLcl_Req_Addr( GenLcl_Req_Addr )
6254                    	,	.GenLcl_Req_Be( GenLcl_Req_Be )
6255                    	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
6256                    	,	.GenLcl_Req_Data( GenLcl_Req_Data )
6257                    	,	.GenLcl_Req_Last( GenLcl_Req_Last )
6258                    	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
6259                    	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
6260                    	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
6261                    	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
6262                    	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
6263                    	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
6264                    	,	.GenLcl_Req_User( GenLcl_Req_User )
6265                    	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
6266                    	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
6267                    	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
6268                    	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
6269                    	,	.GenLcl_Rsp_SeqUnOrdered( 1'b0 )
6270                    	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
6271                    	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
6272                    	,	.GenPrt_Req_Addr( u_Req_Addr )
6273                    	,	.GenPrt_Req_Be( u_Req_Be )
6274                    	,	.GenPrt_Req_BurstType( u_Req_BurstType )
6275                    	,	.GenPrt_Req_Data( u_Req_Data )
6276                    	,	.GenPrt_Req_Last( u_Req_Last )
6277                    	,	.GenPrt_Req_Len1( u_Req_Len1 )
6278                    	,	.GenPrt_Req_Lock( u_Req_Lock )
6279                    	,	.GenPrt_Req_Opc( u_Req_Opc )
6280                    	,	.GenPrt_Req_Rdy( u_Req_Rdy )
6281                    	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
6282                    	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
6283                    	,	.GenPrt_Req_User( u_Req_User )
6284                    	,	.GenPrt_Req_Vld( u_Req_Vld )
6285                    	,	.GenPrt_Rsp_Data( u_Rsp_Data )
6286                    	,	.GenPrt_Rsp_Last( u_Rsp_Last )
6287                    	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
6288                    	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
6289                    	,	.GenPrt_Rsp_Status( u_Rsp_Status )
6290                    	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
6291                    	);
6292                    	assign u_89_IDLE_RD = GenLcl_Req_Vld &amp; Read;
6293                    	assign u_89_IDLE_WR = GenLcl_Req_Vld &amp; ~ Read;
6294                    	assign u_89_RD_IDLE = CntNull &amp; ~ PSel &amp; GenLcl_Rsp_Rdy;
6295                    	assign u_89_WR_IDLE = CntNull &amp; ~ PSel &amp; GenLcl_Rsp_Rdy;
6296                    	rsnoc_z_T_C_S_C_L_R_Fsm_8d9b2702 FsmCurState(
6297                    		.Clk( Sys_Clk )
6298                    	,	.Clk_ClkS( Sys_Clk_ClkS )
6299                    	,	.Clk_En( Sys_Clk_En )
6300                    	,	.Clk_EnS( Sys_Clk_EnS )
6301                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
6302                    	,	.Clk_RstN( Sys_Clk_RstN )
6303                    	,	.Clk_Tm( Sys_Clk_Tm )
6304                    	,	.Conditions_IDLE_RD( u_89_IDLE_RD )
6305                    	,	.Conditions_IDLE_WR( u_89_IDLE_WR )
6306                    	,	.Conditions_RD_IDLE( u_89_RD_IDLE )
6307                    	,	.Conditions_WR_IDLE( u_89_WR_IDLE )
6308                    	,	.CurState( u_bdb6 )
6309                    	,	.NextState( u_b9ec )
6310                    	);
6311                    	assign CurState = u_bdb6;
6312                    	assign Sm_IDLE = CurState == 2'b00;
6313                    	assign AddrW1 = Sm_IDLE ? GenLcl_Req_Addr [31:2] : ~ WrapMask &amp; AddrW | WrapMask &amp; AddrW + 30'b000000000000000000000000000001;
6314                    	assign ApbA_0_PAddr = { AddrW , 2'b00 };
6315                    	assign Apb_0_paddr = ApbA_0_PAddr;
6316                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6317       1/1          		if ( ! Sys_Clk_RstN )
6318       1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
6319       1/1          		else if ( StartCnt )
6320       1/1          			u_7c15 &lt;= #1.0 ( GenLcl_Req_Len1 [5:2] );
                        MISSING_ELSE
6321                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6322       1/1          		if ( ! Sys_Clk_RstN )
6323       1/1          			u_9d0d &lt;= #1.0 ( 1'b0 );
6324       1/1          		else if ( StartCnt )
6325       1/1          			u_9d0d &lt;= #1.0 ( GenIsIncr );
                        MISSING_ELSE
6326                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6327       1/1          		if ( ! Sys_Clk_RstN )
6328       1/1          			AddrW &lt;= #1.0 ( 30'b0 );
6329       1/1          		else if ( PSelSet )
6330       1/1          			AddrW &lt;= #1.0 ( AddrW1 &amp; ~ { 30 { 1'b0 }  } );
                        MISSING_ELSE
6331                    	assign Apb_0_psel = ApbA_0_PSel;
6332                    	assign Apb_0_penable = ApbA_0_PEnable;
6333                    	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg205(
6334                    		.Clk( Sys_Clk )
6335                    	,	.Clk_ClkS( Sys_Clk_ClkS )
6336                    	,	.Clk_En( Sys_Clk_En )
6337                    	,	.Clk_EnS( Sys_Clk_EnS )
6338                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
6339                    	,	.Clk_RstN( Sys_Clk_RstN )
6340                    	,	.Clk_Tm( Sys_Clk_Tm )
6341                    	,	.O( ApbA_0_PEnable )
6342                    	,	.Reset( PRdy )
6343                    	,	.Set( Apb_0_psel )
6344                    	);
6345                    	assign ApbA_0_PWBe = WrBe1;
6346                    	assign Apb_0_pwbe = ApbA_0_PWBe;
6347                    	rsnoc_z_T_C_S_C_L_R_Mm_D756d1_O1 ummd756d1(
6348                    		.Dflt( 1'b0 )
6349                    	,	.I_00( GenLcl_Req_Vld &amp; GenLcl_Req_Opc == 3'b100 &amp; BeFull )
6350                    	,	.I_10( GenLcl_Req_Vld &amp; ~ CntNull &amp; ~ PSel &amp; BeFull )
6351                    	,	.O( WDCe )
6352                    	,	.Sel( CurState )
6353                    	);
6354                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6355       1/1          		if ( ! Sys_Clk_RstN )
6356       1/1          			WrBe &lt;= #1.0 ( 4'b0 );
6357       1/1          		else if ( WDCe )
6358       1/1          			WrBe &lt;= #1.0 ( GenLcl_Req_Be &amp; ~ { 4 { 1'b0 }  } );
                        MISSING_ELSE
6359                    	rsnoc_z_T_C_S_C_L_R_R_4 ur( .I( WrBe ) , .O( WrBe1 ) );
6360                    	assign ApbA_0_PWData = WrData1;
6361                    	assign Apb_0_pwdata = ApbA_0_PWData;
6362                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6363       1/1          		if ( ! Sys_Clk_RstN )
6364       1/1          			WrData &lt;= #1.0 ( 32'b0 );
6365       1/1          		else if ( WDCe )
6366       1/1          			WrData &lt;= #1.0 ( GenLcl_Req_Data &amp; ~ { 32 { 1'b0 }  } );
                        MISSING_ELSE
6367                    	rsnoc_z_T_C_S_C_L_R_S_6abbdefa_32 us6abbdefa( .I( WrData ) , .O( WrData1 ) );
6368                    	assign ApbA_0_PWrite = WriteEn;
6369                    	assign Apb_0_pwrite = ApbA_0_PWrite;
6370                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6371       1/1          		if ( ! Sys_Clk_RstN )
6372       1/1          			WriteEn &lt;= #1.0 ( 1'b0 );
6373       1/1          		else if ( StartCnt )
6374       1/1          			WriteEn &lt;= #1.0 ( GenLcl_Req_Opc == 3'b100 );
                        MISSING_ELSE
6375                    	assign NiuEmpty = 1'b1;
6376                    	assign SmPwr_Idle = Sm_IDLE;
6377                    	assign Sys_Pwr_Idle = SmPwr_Idle;
6378                    	assign SmPwr_WakeUp = GenLcl_Req_Vld;
6379                    	assign Sys_Pwr_WakeUp = SmPwr_WakeUp;
6380                    	assign WakeUp_Gen = GenLcl_Req_Vld;
6381                    	// synopsys translate_off
6382                    	// synthesis translate_off
6383                    	always @( posedge Sys_Clk )
6384       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
6385       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; GenLcl_Req_Vld &amp; Sm_IDLE &amp; ( GenLcl_Req_SeqUnOrdered ) !== 1'b0 ) begin
6386       <font color = "grey">unreachable  </font>				dontStop = 0;
6387       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
6388       <font color = "grey">unreachable  </font>				if (!dontStop) begin
6389       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[APB-G2S] On Gen.Req.SeqUnOrdered expected 0x0 and got 0x##&quot; );
6390       <font color = "grey">unreachable  </font>					$stop;
6391                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
6392                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_172528_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1430.html#inst_tag_172528" >config_ss_tb.DUT.flexnoc.FCB_apb_s0_main.GenericToSpecific</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6111
 EXPRESSION (u_394b ? 2'b1 : 2'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6172
 EXPRESSION (Sm_IDLE ? NWord1 : ((Cnt - 5'b1)))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6247
 EXPRESSION (Sm_IDLE ? GenLcl_Req_Vld : PRdy)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6313
 EXPRESSION (Sm_IDLE ? GenLcl_Req_Addr[31:2] : ((((~WrapMask) &amp; AddrW) | (WrapMask &amp; (AddrW + 30'b1)))))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_172528_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1430.html#inst_tag_172528" >config_ss_tb.DUT.flexnoc.FCB_apb_s0_main.GenericToSpecific</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">39</td>
<td class="rt">18</td>
<td class="rt">46.15 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">494</td>
<td class="rt">204</td>
<td class="rt">41.30 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">247</td>
<td class="rt">110</td>
<td class="rt">44.53 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">247</td>
<td class="rt">94</td>
<td class="rt">38.06 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">39</td>
<td class="rt">18</td>
<td class="rt">46.15 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">494</td>
<td class="rt">204</td>
<td class="rt">41.30 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">247</td>
<td class="rt">110</td>
<td class="rt">44.53 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">247</td>
<td class="rt">94</td>
<td class="rt">38.06 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Apb_0_paddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_paddr[5:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_paddr[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_paddr[31:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_penable</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_prdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_0_pready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_0_psel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_pslverr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_0_pwbe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_pwdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_pwrite</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[5:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[6:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>NiuEmpty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Gen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_172528_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1430.html#inst_tag_172528" >config_ss_tb.DUT.flexnoc.FCB_apb_s0_main.GenericToSpecific</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">42</td>
<td class="rt">39</td>
<td class="rt">92.86 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">6111</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">6313</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">6169</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">6174</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">6206</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">6230</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6237</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6245</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6317</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6322</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6327</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6355</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6363</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6371</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6111       	assign GenLcl_Rsp_Status = u_394b ? 2'b01 : 2'b00;
           	                                  <font color = "green">-1-</font>  
           	                                  <font color = "green">==></font>  
           	                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6313       	assign AddrW1 = Sm_IDLE ? GenLcl_Req_Addr [31:2] : ~ WrapMask & AddrW | WrapMask & AddrW + 30'b000000000000000000000000000001;
           	                        <font color = "green">-1-</font>  
           	                        <font color = "green">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6169       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
6170       			Cnt <= #1.0 ( 5'b0 );
           <font color = "green">			==></font>
6171       		else if ( CntCe )
           		     <font color = "green">-2-</font>  
6172       			Cnt <= #1.0 ( Sm_IDLE ? NWord1 : Cnt - 5'b00001 );
           			                      <font color = "red">-3-</font>  
           			                      <font color = "green">==></font>  
           			                      <font color = "red">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6174       		case ( CurState )
           		<font color = "red">-1-</font>  
6175       			2'b10   : PSelSetV = u_14e ;
           <font color = "green">			==></font>
6176       			2'b01   : PSelSetV = u_c602 ;
           <font color = "green">			==></font>
6177       			2'b0    : PSelSetV = u_e7c7 ;
           <font color = "green">			==></font>
6178       			default : PSelSetV = 1'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6206       		case ( CurState )
           		<font color = "red">-1-</font>  
6207       			2'b10   : PSelSet = u_b9a5 ;
           <font color = "green">			==></font>
6208       			2'b01   : PSelSet = u_b081 ;
           <font color = "green">			==></font>
6209       			2'b0    : PSelSet = u_825f ;
           <font color = "green">			==></font>
6210       			default : PSelSet = 1'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6230       		case ( uRdData1_caseSel )
           		<font color = "green">-1-</font>                
6231       			1'b1    : RdData1 = ApbA_0_PRData ;
           <font color = "green">			==></font>
6232       			default : RdData1 = 32'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6237       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
6238       			GenLcl_Rsp_Data <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
6239       		else if ( Sm_RD & PRdy )
           		     <font color = "green">-2-</font>  
6240       			GenLcl_Rsp_Data <= #1.0 ( RdData );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6245       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
6246       			GErr <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
6247       		else if ( Sm_IDLE ? GenLcl_Req_Vld : PRdy )
           		     <font color = "green">-2-</font>  
6248       			GErr <= #1.0 ( u_884c );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6317       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
6318       			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
6319       		else if ( StartCnt )
           		     <font color = "green">-2-</font>  
6320       			u_7c15 <= #1.0 ( GenLcl_Req_Len1 [5:2] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6322       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
6323       			u_9d0d <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
6324       		else if ( StartCnt )
           		     <font color = "green">-2-</font>  
6325       			u_9d0d <= #1.0 ( GenIsIncr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6327       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
6328       			AddrW <= #1.0 ( 30'b0 );
           <font color = "green">			==></font>
6329       		else if ( PSelSet )
           		     <font color = "green">-2-</font>  
6330       			AddrW <= #1.0 ( AddrW1 & ~ { 30 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6355       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
6356       			WrBe <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
6357       		else if ( WDCe )
           		     <font color = "green">-2-</font>  
6358       			WrBe <= #1.0 ( GenLcl_Req_Be & ~ { 4 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6363       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
6364       			WrData <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
6365       		else if ( WDCe )
           		     <font color = "green">-2-</font>  
6366       			WrData <= #1.0 ( GenLcl_Req_Data & ~ { 32 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6371       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
6372       			WriteEn <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
6373       		else if ( StartCnt )
           		     <font color = "green">-2-</font>  
6374       			WriteEn <= #1.0 ( GenLcl_Req_Opc == 3'b100 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_172527'>
<a name="inst_tag_172527_Line"></a>
<b>Line Coverage for Instance : <a href="mod1430.html#inst_tag_172527" >config_ss_tb.DUT.flexnoc.DMA_apb_s0_main.GenericToSpecific</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>49</td><td>47</td><td>95.92</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6169</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6174</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6206</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6230</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6237</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6245</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6317</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6322</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6327</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6355</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6363</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6371</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>6384</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
6168                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6169       1/1          		if ( ! Sys_Clk_RstN )
6170       1/1          			Cnt &lt;= #1.0 ( 5'b0 );
6171       1/1          		else if ( CntCe )
6172       1/1          			Cnt &lt;= #1.0 ( Sm_IDLE ? NWord1 : Cnt - 5'b00001 );
                        MISSING_ELSE
6173                    	always @( CurState  or u_14e  or u_c602  or u_e7c7 ) begin
6174       1/1          		case ( CurState )
6175       1/1          			2'b10   : PSelSetV = u_14e ;
6176       1/1          			2'b01   : PSelSetV = u_c602 ;
6177       1/1          			2'b0    : PSelSetV = u_e7c7 ;
6178       <font color = "red">0/1     ==>  			default : PSelSetV = 1'b0 ;</font>
6179                    		endcase
6180                    	end
6181                    	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg204(
6182                    		.Clk( Sys_Clk )
6183                    	,	.Clk_ClkS( Sys_Clk_ClkS )
6184                    	,	.Clk_En( Sys_Clk_En )
6185                    	,	.Clk_EnS( Sys_Clk_EnS )
6186                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
6187                    	,	.Clk_RstN( Sys_Clk_RstN )
6188                    	,	.Clk_Tm( Sys_Clk_Tm )
6189                    	,	.O( ApbA_0_PSel )
6190                    	,	.Reset( PRdy )
6191                    	,	.Set( PSelSetV )
6192                    	);
6193                    	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg123(
6194                    		.Clk( Sys_Clk )
6195                    	,	.Clk_ClkS( Sys_Clk_ClkS )
6196                    	,	.Clk_En( Sys_Clk_En )
6197                    	,	.Clk_EnS( Sys_Clk_EnS )
6198                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
6199                    	,	.Clk_RstN( Sys_Clk_RstN )
6200                    	,	.Clk_Tm( Sys_Clk_Tm )
6201                    	,	.O( PEn )
6202                    	,	.Reset( PRdy )
6203                    	,	.Set( PSel )
6204                    	);
6205                    	always @( CurState  or u_825f  or u_b081  or u_b9a5 ) begin
6206       1/1          		case ( CurState )
6207       1/1          			2'b10   : PSelSet = u_b9a5 ;
6208       1/1          			2'b01   : PSelSet = u_b081 ;
6209       1/1          			2'b0    : PSelSet = u_825f ;
6210       <font color = "red">0/1     ==>  			default : PSelSet = 1'b0 ;</font>
6211                    		endcase
6212                    	end
6213                    	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
6214                    		.Clk( Sys_Clk )
6215                    	,	.Clk_ClkS( Sys_Clk_ClkS )
6216                    	,	.Clk_En( Sys_Clk_En )
6217                    	,	.Clk_EnS( Sys_Clk_EnS )
6218                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
6219                    	,	.Clk_RstN( Sys_Clk_RstN )
6220                    	,	.Clk_Tm( Sys_Clk_Tm )
6221                    	,	.O( PSel )
6222                    	,	.Reset( PRdy )
6223                    	,	.Set( PSelSet )
6224                    	);
6225                    	rsnoc_z_T_C_S_C_L_R_Mm_D90eb2_O1 ummd90eb2_241(
6226                    		.Dflt( ~ PSel &amp; ~ CntNull ) , .I_00( 1'b1 ) , .I_01( 1'b0 ) , .O( GenLcl_Req_Rdy ) , .Sel( CurState )
6227                    	);
6228                    	assign uRdData1_caseSel = { ApbA_0_PSel } ;
6229                    	always @( ApbA_0_PRData or uRdData1_caseSel ) begin
6230       1/1          		case ( uRdData1_caseSel )
6231       1/1          			1'b1    : RdData1 = ApbA_0_PRData ;
6232       1/1          			default : RdData1 = 32'b0 ;
6233                    		endcase
6234                    	end
6235                    	rsnoc_z_T_C_S_C_L_R_S_6abbdefa_32 us6abbdefa_228( .I( RdData1 ) , .O( RdData ) );
6236                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6237       1/1          		if ( ! Sys_Clk_RstN )
6238       1/1          			GenLcl_Rsp_Data &lt;= #1.0 ( 32'b0 );
6239       1/1          		else if ( Sm_RD &amp; PRdy )
6240       1/1          			GenLcl_Rsp_Data &lt;= #1.0 ( RdData );
                        MISSING_ELSE
6241                    	rsnoc_z_T_C_S_C_L_R_Mm_Ddfd43_O1 ummddfd43(
6242                    		.Dflt( 1'b0 ) , .I_01( PErr ) , .I_10( GErr | PErr ) , .O( u_884c ) , .Sel( CurState )
6243                    	);
6244                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6245       1/1          		if ( ! Sys_Clk_RstN )
6246       1/1          			GErr &lt;= #1.0 ( 1'b0 );
6247       1/1          		else if ( Sm_IDLE ? GenLcl_Req_Vld : PRdy )
6248       1/1          			GErr &lt;= #1.0 ( u_884c );
                        MISSING_ELSE
6249                    	rsnoc_z_T_C_S_C_L_R_Mm_D90eb2_O1 ummd90eb2_256(
6250                    		.Dflt( ~ PSel &amp; CntNull ) , .I_00( 1'b0 ) , .I_01( ~ PSel ) , .O( GenLcl_Rsp_Vld ) , .Sel( CurState )
6251                    	);
6252                    	rsnoc_z_H_R_G_U_P_U_246b8ec1 uu246b8ec1(
6253                    		.GenLcl_Req_Addr( GenLcl_Req_Addr )
6254                    	,	.GenLcl_Req_Be( GenLcl_Req_Be )
6255                    	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
6256                    	,	.GenLcl_Req_Data( GenLcl_Req_Data )
6257                    	,	.GenLcl_Req_Last( GenLcl_Req_Last )
6258                    	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
6259                    	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
6260                    	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
6261                    	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
6262                    	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
6263                    	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
6264                    	,	.GenLcl_Req_User( GenLcl_Req_User )
6265                    	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
6266                    	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
6267                    	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
6268                    	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
6269                    	,	.GenLcl_Rsp_SeqUnOrdered( 1'b0 )
6270                    	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
6271                    	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
6272                    	,	.GenPrt_Req_Addr( u_Req_Addr )
6273                    	,	.GenPrt_Req_Be( u_Req_Be )
6274                    	,	.GenPrt_Req_BurstType( u_Req_BurstType )
6275                    	,	.GenPrt_Req_Data( u_Req_Data )
6276                    	,	.GenPrt_Req_Last( u_Req_Last )
6277                    	,	.GenPrt_Req_Len1( u_Req_Len1 )
6278                    	,	.GenPrt_Req_Lock( u_Req_Lock )
6279                    	,	.GenPrt_Req_Opc( u_Req_Opc )
6280                    	,	.GenPrt_Req_Rdy( u_Req_Rdy )
6281                    	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
6282                    	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
6283                    	,	.GenPrt_Req_User( u_Req_User )
6284                    	,	.GenPrt_Req_Vld( u_Req_Vld )
6285                    	,	.GenPrt_Rsp_Data( u_Rsp_Data )
6286                    	,	.GenPrt_Rsp_Last( u_Rsp_Last )
6287                    	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
6288                    	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
6289                    	,	.GenPrt_Rsp_Status( u_Rsp_Status )
6290                    	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
6291                    	);
6292                    	assign u_89_IDLE_RD = GenLcl_Req_Vld &amp; Read;
6293                    	assign u_89_IDLE_WR = GenLcl_Req_Vld &amp; ~ Read;
6294                    	assign u_89_RD_IDLE = CntNull &amp; ~ PSel &amp; GenLcl_Rsp_Rdy;
6295                    	assign u_89_WR_IDLE = CntNull &amp; ~ PSel &amp; GenLcl_Rsp_Rdy;
6296                    	rsnoc_z_T_C_S_C_L_R_Fsm_8d9b2702 FsmCurState(
6297                    		.Clk( Sys_Clk )
6298                    	,	.Clk_ClkS( Sys_Clk_ClkS )
6299                    	,	.Clk_En( Sys_Clk_En )
6300                    	,	.Clk_EnS( Sys_Clk_EnS )
6301                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
6302                    	,	.Clk_RstN( Sys_Clk_RstN )
6303                    	,	.Clk_Tm( Sys_Clk_Tm )
6304                    	,	.Conditions_IDLE_RD( u_89_IDLE_RD )
6305                    	,	.Conditions_IDLE_WR( u_89_IDLE_WR )
6306                    	,	.Conditions_RD_IDLE( u_89_RD_IDLE )
6307                    	,	.Conditions_WR_IDLE( u_89_WR_IDLE )
6308                    	,	.CurState( u_bdb6 )
6309                    	,	.NextState( u_b9ec )
6310                    	);
6311                    	assign CurState = u_bdb6;
6312                    	assign Sm_IDLE = CurState == 2'b00;
6313                    	assign AddrW1 = Sm_IDLE ? GenLcl_Req_Addr [31:2] : ~ WrapMask &amp; AddrW | WrapMask &amp; AddrW + 30'b000000000000000000000000000001;
6314                    	assign ApbA_0_PAddr = { AddrW , 2'b00 };
6315                    	assign Apb_0_paddr = ApbA_0_PAddr;
6316                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6317       1/1          		if ( ! Sys_Clk_RstN )
6318       1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
6319       1/1          		else if ( StartCnt )
6320       1/1          			u_7c15 &lt;= #1.0 ( GenLcl_Req_Len1 [5:2] );
                        MISSING_ELSE
6321                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6322       1/1          		if ( ! Sys_Clk_RstN )
6323       1/1          			u_9d0d &lt;= #1.0 ( 1'b0 );
6324       1/1          		else if ( StartCnt )
6325       1/1          			u_9d0d &lt;= #1.0 ( GenIsIncr );
                        MISSING_ELSE
6326                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6327       1/1          		if ( ! Sys_Clk_RstN )
6328       1/1          			AddrW &lt;= #1.0 ( 30'b0 );
6329       1/1          		else if ( PSelSet )
6330       1/1          			AddrW &lt;= #1.0 ( AddrW1 &amp; ~ { 30 { 1'b0 }  } );
                        MISSING_ELSE
6331                    	assign Apb_0_psel = ApbA_0_PSel;
6332                    	assign Apb_0_penable = ApbA_0_PEnable;
6333                    	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg205(
6334                    		.Clk( Sys_Clk )
6335                    	,	.Clk_ClkS( Sys_Clk_ClkS )
6336                    	,	.Clk_En( Sys_Clk_En )
6337                    	,	.Clk_EnS( Sys_Clk_EnS )
6338                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
6339                    	,	.Clk_RstN( Sys_Clk_RstN )
6340                    	,	.Clk_Tm( Sys_Clk_Tm )
6341                    	,	.O( ApbA_0_PEnable )
6342                    	,	.Reset( PRdy )
6343                    	,	.Set( Apb_0_psel )
6344                    	);
6345                    	assign ApbA_0_PWBe = WrBe1;
6346                    	assign Apb_0_pwbe = ApbA_0_PWBe;
6347                    	rsnoc_z_T_C_S_C_L_R_Mm_D756d1_O1 ummd756d1(
6348                    		.Dflt( 1'b0 )
6349                    	,	.I_00( GenLcl_Req_Vld &amp; GenLcl_Req_Opc == 3'b100 &amp; BeFull )
6350                    	,	.I_10( GenLcl_Req_Vld &amp; ~ CntNull &amp; ~ PSel &amp; BeFull )
6351                    	,	.O( WDCe )
6352                    	,	.Sel( CurState )
6353                    	);
6354                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6355       1/1          		if ( ! Sys_Clk_RstN )
6356       1/1          			WrBe &lt;= #1.0 ( 4'b0 );
6357       1/1          		else if ( WDCe )
6358       1/1          			WrBe &lt;= #1.0 ( GenLcl_Req_Be &amp; ~ { 4 { 1'b0 }  } );
                        MISSING_ELSE
6359                    	rsnoc_z_T_C_S_C_L_R_R_4 ur( .I( WrBe ) , .O( WrBe1 ) );
6360                    	assign ApbA_0_PWData = WrData1;
6361                    	assign Apb_0_pwdata = ApbA_0_PWData;
6362                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6363       1/1          		if ( ! Sys_Clk_RstN )
6364       1/1          			WrData &lt;= #1.0 ( 32'b0 );
6365       1/1          		else if ( WDCe )
6366       1/1          			WrData &lt;= #1.0 ( GenLcl_Req_Data &amp; ~ { 32 { 1'b0 }  } );
                        MISSING_ELSE
6367                    	rsnoc_z_T_C_S_C_L_R_S_6abbdefa_32 us6abbdefa( .I( WrData ) , .O( WrData1 ) );
6368                    	assign ApbA_0_PWrite = WriteEn;
6369                    	assign Apb_0_pwrite = ApbA_0_PWrite;
6370                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6371       1/1          		if ( ! Sys_Clk_RstN )
6372       1/1          			WriteEn &lt;= #1.0 ( 1'b0 );
6373       1/1          		else if ( StartCnt )
6374       1/1          			WriteEn &lt;= #1.0 ( GenLcl_Req_Opc == 3'b100 );
                        MISSING_ELSE
6375                    	assign NiuEmpty = 1'b1;
6376                    	assign SmPwr_Idle = Sm_IDLE;
6377                    	assign Sys_Pwr_Idle = SmPwr_Idle;
6378                    	assign SmPwr_WakeUp = GenLcl_Req_Vld;
6379                    	assign Sys_Pwr_WakeUp = SmPwr_WakeUp;
6380                    	assign WakeUp_Gen = GenLcl_Req_Vld;
6381                    	// synopsys translate_off
6382                    	// synthesis translate_off
6383                    	always @( posedge Sys_Clk )
6384       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
6385       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; GenLcl_Req_Vld &amp; Sm_IDLE &amp; ( GenLcl_Req_SeqUnOrdered ) !== 1'b0 ) begin
6386       <font color = "grey">unreachable  </font>				dontStop = 0;
6387       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
6388       <font color = "grey">unreachable  </font>				if (!dontStop) begin
6389       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[APB-G2S] On Gen.Req.SeqUnOrdered expected 0x0 and got 0x##&quot; );
6390       <font color = "grey">unreachable  </font>					$stop;
6391                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
6392                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_172527_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1430.html#inst_tag_172527" >config_ss_tb.DUT.flexnoc.DMA_apb_s0_main.GenericToSpecific</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6111
 EXPRESSION (u_394b ? 2'b1 : 2'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6172
 EXPRESSION (Sm_IDLE ? NWord1 : ((Cnt - 5'b1)))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6247
 EXPRESSION (Sm_IDLE ? GenLcl_Req_Vld : PRdy)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6313
 EXPRESSION (Sm_IDLE ? GenLcl_Req_Addr[31:2] : ((((~WrapMask) &amp; AddrW) | (WrapMask &amp; (AddrW + 30'b1)))))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_172527_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1430.html#inst_tag_172527" >config_ss_tb.DUT.flexnoc.DMA_apb_s0_main.GenericToSpecific</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">39</td>
<td class="rt">22</td>
<td class="rt">56.41 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">494</td>
<td class="rt">354</td>
<td class="rt">71.66 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">247</td>
<td class="rt">180</td>
<td class="rt">72.87 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">247</td>
<td class="rt">174</td>
<td class="rt">70.45 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">39</td>
<td class="rt">22</td>
<td class="rt">56.41 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">494</td>
<td class="rt">354</td>
<td class="rt">71.66 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">247</td>
<td class="rt">180</td>
<td class="rt">72.87 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">247</td>
<td class="rt">174</td>
<td class="rt">70.45 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Apb_0_paddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_paddr[8:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_paddr[31:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_penable</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_prdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_0_pready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_0_psel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_pslverr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_0_pwbe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_pwdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_pwrite</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[8:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[6:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>NiuEmpty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Gen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_172527_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1430.html#inst_tag_172527" >config_ss_tb.DUT.flexnoc.DMA_apb_s0_main.GenericToSpecific</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">42</td>
<td class="rt">39</td>
<td class="rt">92.86 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6111</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">6313</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6169</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">6174</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">6206</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">6230</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6237</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6245</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6317</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6322</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6327</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6355</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6363</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6371</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6111       	assign GenLcl_Rsp_Status = u_394b ? 2'b01 : 2'b00;
           	                                  <font color = "red">-1-</font>  
           	                                  <font color = "red">==></font>  
           	                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6313       	assign AddrW1 = Sm_IDLE ? GenLcl_Req_Addr [31:2] : ~ WrapMask & AddrW | WrapMask & AddrW + 30'b000000000000000000000000000001;
           	                        <font color = "green">-1-</font>  
           	                        <font color = "green">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6169       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
6170       			Cnt <= #1.0 ( 5'b0 );
           <font color = "green">			==></font>
6171       		else if ( CntCe )
           		     <font color = "green">-2-</font>  
6172       			Cnt <= #1.0 ( Sm_IDLE ? NWord1 : Cnt - 5'b00001 );
           			                      <font color = "green">-3-</font>  
           			                      <font color = "green">==></font>  
           			                      <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6174       		case ( CurState )
           		<font color = "red">-1-</font>  
6175       			2'b10   : PSelSetV = u_14e ;
           <font color = "green">			==></font>
6176       			2'b01   : PSelSetV = u_c602 ;
           <font color = "green">			==></font>
6177       			2'b0    : PSelSetV = u_e7c7 ;
           <font color = "green">			==></font>
6178       			default : PSelSetV = 1'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6206       		case ( CurState )
           		<font color = "red">-1-</font>  
6207       			2'b10   : PSelSet = u_b9a5 ;
           <font color = "green">			==></font>
6208       			2'b01   : PSelSet = u_b081 ;
           <font color = "green">			==></font>
6209       			2'b0    : PSelSet = u_825f ;
           <font color = "green">			==></font>
6210       			default : PSelSet = 1'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6230       		case ( uRdData1_caseSel )
           		<font color = "green">-1-</font>                
6231       			1'b1    : RdData1 = ApbA_0_PRData ;
           <font color = "green">			==></font>
6232       			default : RdData1 = 32'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6237       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
6238       			GenLcl_Rsp_Data <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
6239       		else if ( Sm_RD & PRdy )
           		     <font color = "green">-2-</font>  
6240       			GenLcl_Rsp_Data <= #1.0 ( RdData );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6245       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
6246       			GErr <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
6247       		else if ( Sm_IDLE ? GenLcl_Req_Vld : PRdy )
           		     <font color = "green">-2-</font>  
6248       			GErr <= #1.0 ( u_884c );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6317       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
6318       			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
6319       		else if ( StartCnt )
           		     <font color = "green">-2-</font>  
6320       			u_7c15 <= #1.0 ( GenLcl_Req_Len1 [5:2] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6322       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
6323       			u_9d0d <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
6324       		else if ( StartCnt )
           		     <font color = "green">-2-</font>  
6325       			u_9d0d <= #1.0 ( GenIsIncr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6327       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
6328       			AddrW <= #1.0 ( 30'b0 );
           <font color = "green">			==></font>
6329       		else if ( PSelSet )
           		     <font color = "green">-2-</font>  
6330       			AddrW <= #1.0 ( AddrW1 & ~ { 30 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6355       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
6356       			WrBe <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
6357       		else if ( WDCe )
           		     <font color = "green">-2-</font>  
6358       			WrBe <= #1.0 ( GenLcl_Req_Be & ~ { 4 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6363       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
6364       			WrData <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
6365       		else if ( WDCe )
           		     <font color = "green">-2-</font>  
6366       			WrData <= #1.0 ( GenLcl_Req_Data & ~ { 32 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6371       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
6372       			WriteEn <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
6373       		else if ( StartCnt )
           		     <font color = "green">-2-</font>  
6374       			WriteEn <= #1.0 ( GenLcl_Req_Opc == 3'b100 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_172526'>
<a name="inst_tag_172526_Line"></a>
<b>Line Coverage for Instance : <a href="mod1430.html#inst_tag_172526" >config_ss_tb.DUT.flexnoc.gbe_apb_s0_main.GenericToSpecific</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>49</td><td>47</td><td>95.92</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6169</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6174</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6206</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6230</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6237</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6245</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6317</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6322</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6327</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6355</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6363</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6371</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>6384</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
6168                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6169       1/1          		if ( ! Sys_Clk_RstN )
6170       1/1          			Cnt &lt;= #1.0 ( 5'b0 );
6171       1/1          		else if ( CntCe )
6172       1/1          			Cnt &lt;= #1.0 ( Sm_IDLE ? NWord1 : Cnt - 5'b00001 );
                        MISSING_ELSE
6173                    	always @( CurState  or u_14e  or u_c602  or u_e7c7 ) begin
6174       1/1          		case ( CurState )
6175       1/1          			2'b10   : PSelSetV = u_14e ;
6176       1/1          			2'b01   : PSelSetV = u_c602 ;
6177       1/1          			2'b0    : PSelSetV = u_e7c7 ;
6178       <font color = "red">0/1     ==>  			default : PSelSetV = 1'b0 ;</font>
6179                    		endcase
6180                    	end
6181                    	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg204(
6182                    		.Clk( Sys_Clk )
6183                    	,	.Clk_ClkS( Sys_Clk_ClkS )
6184                    	,	.Clk_En( Sys_Clk_En )
6185                    	,	.Clk_EnS( Sys_Clk_EnS )
6186                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
6187                    	,	.Clk_RstN( Sys_Clk_RstN )
6188                    	,	.Clk_Tm( Sys_Clk_Tm )
6189                    	,	.O( ApbA_0_PSel )
6190                    	,	.Reset( PRdy )
6191                    	,	.Set( PSelSetV )
6192                    	);
6193                    	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg123(
6194                    		.Clk( Sys_Clk )
6195                    	,	.Clk_ClkS( Sys_Clk_ClkS )
6196                    	,	.Clk_En( Sys_Clk_En )
6197                    	,	.Clk_EnS( Sys_Clk_EnS )
6198                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
6199                    	,	.Clk_RstN( Sys_Clk_RstN )
6200                    	,	.Clk_Tm( Sys_Clk_Tm )
6201                    	,	.O( PEn )
6202                    	,	.Reset( PRdy )
6203                    	,	.Set( PSel )
6204                    	);
6205                    	always @( CurState  or u_825f  or u_b081  or u_b9a5 ) begin
6206       1/1          		case ( CurState )
6207       1/1          			2'b10   : PSelSet = u_b9a5 ;
6208       1/1          			2'b01   : PSelSet = u_b081 ;
6209       1/1          			2'b0    : PSelSet = u_825f ;
6210       <font color = "red">0/1     ==>  			default : PSelSet = 1'b0 ;</font>
6211                    		endcase
6212                    	end
6213                    	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
6214                    		.Clk( Sys_Clk )
6215                    	,	.Clk_ClkS( Sys_Clk_ClkS )
6216                    	,	.Clk_En( Sys_Clk_En )
6217                    	,	.Clk_EnS( Sys_Clk_EnS )
6218                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
6219                    	,	.Clk_RstN( Sys_Clk_RstN )
6220                    	,	.Clk_Tm( Sys_Clk_Tm )
6221                    	,	.O( PSel )
6222                    	,	.Reset( PRdy )
6223                    	,	.Set( PSelSet )
6224                    	);
6225                    	rsnoc_z_T_C_S_C_L_R_Mm_D90eb2_O1 ummd90eb2_241(
6226                    		.Dflt( ~ PSel &amp; ~ CntNull ) , .I_00( 1'b1 ) , .I_01( 1'b0 ) , .O( GenLcl_Req_Rdy ) , .Sel( CurState )
6227                    	);
6228                    	assign uRdData1_caseSel = { ApbA_0_PSel } ;
6229                    	always @( ApbA_0_PRData or uRdData1_caseSel ) begin
6230       1/1          		case ( uRdData1_caseSel )
6231       1/1          			1'b1    : RdData1 = ApbA_0_PRData ;
6232       1/1          			default : RdData1 = 32'b0 ;
6233                    		endcase
6234                    	end
6235                    	rsnoc_z_T_C_S_C_L_R_S_6abbdefa_32 us6abbdefa_228( .I( RdData1 ) , .O( RdData ) );
6236                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6237       1/1          		if ( ! Sys_Clk_RstN )
6238       1/1          			GenLcl_Rsp_Data &lt;= #1.0 ( 32'b0 );
6239       1/1          		else if ( Sm_RD &amp; PRdy )
6240       1/1          			GenLcl_Rsp_Data &lt;= #1.0 ( RdData );
                        MISSING_ELSE
6241                    	rsnoc_z_T_C_S_C_L_R_Mm_Ddfd43_O1 ummddfd43(
6242                    		.Dflt( 1'b0 ) , .I_01( PErr ) , .I_10( GErr | PErr ) , .O( u_884c ) , .Sel( CurState )
6243                    	);
6244                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6245       1/1          		if ( ! Sys_Clk_RstN )
6246       1/1          			GErr &lt;= #1.0 ( 1'b0 );
6247       1/1          		else if ( Sm_IDLE ? GenLcl_Req_Vld : PRdy )
6248       1/1          			GErr &lt;= #1.0 ( u_884c );
                        MISSING_ELSE
6249                    	rsnoc_z_T_C_S_C_L_R_Mm_D90eb2_O1 ummd90eb2_256(
6250                    		.Dflt( ~ PSel &amp; CntNull ) , .I_00( 1'b0 ) , .I_01( ~ PSel ) , .O( GenLcl_Rsp_Vld ) , .Sel( CurState )
6251                    	);
6252                    	rsnoc_z_H_R_G_U_P_U_246b8ec1 uu246b8ec1(
6253                    		.GenLcl_Req_Addr( GenLcl_Req_Addr )
6254                    	,	.GenLcl_Req_Be( GenLcl_Req_Be )
6255                    	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
6256                    	,	.GenLcl_Req_Data( GenLcl_Req_Data )
6257                    	,	.GenLcl_Req_Last( GenLcl_Req_Last )
6258                    	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
6259                    	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
6260                    	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
6261                    	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
6262                    	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
6263                    	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
6264                    	,	.GenLcl_Req_User( GenLcl_Req_User )
6265                    	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
6266                    	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
6267                    	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
6268                    	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
6269                    	,	.GenLcl_Rsp_SeqUnOrdered( 1'b0 )
6270                    	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
6271                    	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
6272                    	,	.GenPrt_Req_Addr( u_Req_Addr )
6273                    	,	.GenPrt_Req_Be( u_Req_Be )
6274                    	,	.GenPrt_Req_BurstType( u_Req_BurstType )
6275                    	,	.GenPrt_Req_Data( u_Req_Data )
6276                    	,	.GenPrt_Req_Last( u_Req_Last )
6277                    	,	.GenPrt_Req_Len1( u_Req_Len1 )
6278                    	,	.GenPrt_Req_Lock( u_Req_Lock )
6279                    	,	.GenPrt_Req_Opc( u_Req_Opc )
6280                    	,	.GenPrt_Req_Rdy( u_Req_Rdy )
6281                    	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
6282                    	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
6283                    	,	.GenPrt_Req_User( u_Req_User )
6284                    	,	.GenPrt_Req_Vld( u_Req_Vld )
6285                    	,	.GenPrt_Rsp_Data( u_Rsp_Data )
6286                    	,	.GenPrt_Rsp_Last( u_Rsp_Last )
6287                    	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
6288                    	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
6289                    	,	.GenPrt_Rsp_Status( u_Rsp_Status )
6290                    	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
6291                    	);
6292                    	assign u_89_IDLE_RD = GenLcl_Req_Vld &amp; Read;
6293                    	assign u_89_IDLE_WR = GenLcl_Req_Vld &amp; ~ Read;
6294                    	assign u_89_RD_IDLE = CntNull &amp; ~ PSel &amp; GenLcl_Rsp_Rdy;
6295                    	assign u_89_WR_IDLE = CntNull &amp; ~ PSel &amp; GenLcl_Rsp_Rdy;
6296                    	rsnoc_z_T_C_S_C_L_R_Fsm_8d9b2702 FsmCurState(
6297                    		.Clk( Sys_Clk )
6298                    	,	.Clk_ClkS( Sys_Clk_ClkS )
6299                    	,	.Clk_En( Sys_Clk_En )
6300                    	,	.Clk_EnS( Sys_Clk_EnS )
6301                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
6302                    	,	.Clk_RstN( Sys_Clk_RstN )
6303                    	,	.Clk_Tm( Sys_Clk_Tm )
6304                    	,	.Conditions_IDLE_RD( u_89_IDLE_RD )
6305                    	,	.Conditions_IDLE_WR( u_89_IDLE_WR )
6306                    	,	.Conditions_RD_IDLE( u_89_RD_IDLE )
6307                    	,	.Conditions_WR_IDLE( u_89_WR_IDLE )
6308                    	,	.CurState( u_bdb6 )
6309                    	,	.NextState( u_b9ec )
6310                    	);
6311                    	assign CurState = u_bdb6;
6312                    	assign Sm_IDLE = CurState == 2'b00;
6313                    	assign AddrW1 = Sm_IDLE ? GenLcl_Req_Addr [31:2] : ~ WrapMask &amp; AddrW | WrapMask &amp; AddrW + 30'b000000000000000000000000000001;
6314                    	assign ApbA_0_PAddr = { AddrW , 2'b00 };
6315                    	assign Apb_0_paddr = ApbA_0_PAddr;
6316                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6317       1/1          		if ( ! Sys_Clk_RstN )
6318       1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
6319       1/1          		else if ( StartCnt )
6320       1/1          			u_7c15 &lt;= #1.0 ( GenLcl_Req_Len1 [5:2] );
                        MISSING_ELSE
6321                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6322       1/1          		if ( ! Sys_Clk_RstN )
6323       1/1          			u_9d0d &lt;= #1.0 ( 1'b0 );
6324       1/1          		else if ( StartCnt )
6325       1/1          			u_9d0d &lt;= #1.0 ( GenIsIncr );
                        MISSING_ELSE
6326                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6327       1/1          		if ( ! Sys_Clk_RstN )
6328       1/1          			AddrW &lt;= #1.0 ( 30'b0 );
6329       1/1          		else if ( PSelSet )
6330       1/1          			AddrW &lt;= #1.0 ( AddrW1 &amp; ~ { 30 { 1'b0 }  } );
                        MISSING_ELSE
6331                    	assign Apb_0_psel = ApbA_0_PSel;
6332                    	assign Apb_0_penable = ApbA_0_PEnable;
6333                    	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg205(
6334                    		.Clk( Sys_Clk )
6335                    	,	.Clk_ClkS( Sys_Clk_ClkS )
6336                    	,	.Clk_En( Sys_Clk_En )
6337                    	,	.Clk_EnS( Sys_Clk_EnS )
6338                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
6339                    	,	.Clk_RstN( Sys_Clk_RstN )
6340                    	,	.Clk_Tm( Sys_Clk_Tm )
6341                    	,	.O( ApbA_0_PEnable )
6342                    	,	.Reset( PRdy )
6343                    	,	.Set( Apb_0_psel )
6344                    	);
6345                    	assign ApbA_0_PWBe = WrBe1;
6346                    	assign Apb_0_pwbe = ApbA_0_PWBe;
6347                    	rsnoc_z_T_C_S_C_L_R_Mm_D756d1_O1 ummd756d1(
6348                    		.Dflt( 1'b0 )
6349                    	,	.I_00( GenLcl_Req_Vld &amp; GenLcl_Req_Opc == 3'b100 &amp; BeFull )
6350                    	,	.I_10( GenLcl_Req_Vld &amp; ~ CntNull &amp; ~ PSel &amp; BeFull )
6351                    	,	.O( WDCe )
6352                    	,	.Sel( CurState )
6353                    	);
6354                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6355       1/1          		if ( ! Sys_Clk_RstN )
6356       1/1          			WrBe &lt;= #1.0 ( 4'b0 );
6357       1/1          		else if ( WDCe )
6358       1/1          			WrBe &lt;= #1.0 ( GenLcl_Req_Be &amp; ~ { 4 { 1'b0 }  } );
                        MISSING_ELSE
6359                    	rsnoc_z_T_C_S_C_L_R_R_4 ur( .I( WrBe ) , .O( WrBe1 ) );
6360                    	assign ApbA_0_PWData = WrData1;
6361                    	assign Apb_0_pwdata = ApbA_0_PWData;
6362                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6363       1/1          		if ( ! Sys_Clk_RstN )
6364       1/1          			WrData &lt;= #1.0 ( 32'b0 );
6365       1/1          		else if ( WDCe )
6366       1/1          			WrData &lt;= #1.0 ( GenLcl_Req_Data &amp; ~ { 32 { 1'b0 }  } );
                        MISSING_ELSE
6367                    	rsnoc_z_T_C_S_C_L_R_S_6abbdefa_32 us6abbdefa( .I( WrData ) , .O( WrData1 ) );
6368                    	assign ApbA_0_PWrite = WriteEn;
6369                    	assign Apb_0_pwrite = ApbA_0_PWrite;
6370                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6371       1/1          		if ( ! Sys_Clk_RstN )
6372       1/1          			WriteEn &lt;= #1.0 ( 1'b0 );
6373       1/1          		else if ( StartCnt )
6374       1/1          			WriteEn &lt;= #1.0 ( GenLcl_Req_Opc == 3'b100 );
                        MISSING_ELSE
6375                    	assign NiuEmpty = 1'b1;
6376                    	assign SmPwr_Idle = Sm_IDLE;
6377                    	assign Sys_Pwr_Idle = SmPwr_Idle;
6378                    	assign SmPwr_WakeUp = GenLcl_Req_Vld;
6379                    	assign Sys_Pwr_WakeUp = SmPwr_WakeUp;
6380                    	assign WakeUp_Gen = GenLcl_Req_Vld;
6381                    	// synopsys translate_off
6382                    	// synthesis translate_off
6383                    	always @( posedge Sys_Clk )
6384       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
6385       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; GenLcl_Req_Vld &amp; Sm_IDLE &amp; ( GenLcl_Req_SeqUnOrdered ) !== 1'b0 ) begin
6386       <font color = "grey">unreachable  </font>				dontStop = 0;
6387       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
6388       <font color = "grey">unreachable  </font>				if (!dontStop) begin
6389       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[APB-G2S] On Gen.Req.SeqUnOrdered expected 0x0 and got 0x##&quot; );
6390       <font color = "grey">unreachable  </font>					$stop;
6391                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
6392                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_172526_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1430.html#inst_tag_172526" >config_ss_tb.DUT.flexnoc.gbe_apb_s0_main.GenericToSpecific</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6111
 EXPRESSION (u_394b ? 2'b1 : 2'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6172
 EXPRESSION (Sm_IDLE ? NWord1 : ((Cnt - 5'b1)))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6247
 EXPRESSION (Sm_IDLE ? GenLcl_Req_Vld : PRdy)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6313
 EXPRESSION (Sm_IDLE ? GenLcl_Req_Addr[31:2] : ((((~WrapMask) &amp; AddrW) | (WrapMask &amp; (AddrW + 30'b1)))))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_172526_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1430.html#inst_tag_172526" >config_ss_tb.DUT.flexnoc.gbe_apb_s0_main.GenericToSpecific</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">39</td>
<td class="rt">21</td>
<td class="rt">53.85 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">494</td>
<td class="rt">364</td>
<td class="rt">73.68 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">247</td>
<td class="rt">185</td>
<td class="rt">74.90 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">247</td>
<td class="rt">179</td>
<td class="rt">72.47 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">39</td>
<td class="rt">21</td>
<td class="rt">53.85 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">494</td>
<td class="rt">364</td>
<td class="rt">73.68 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">247</td>
<td class="rt">185</td>
<td class="rt">74.90 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">247</td>
<td class="rt">179</td>
<td class="rt">72.47 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Apb_0_paddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_paddr[12:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_paddr[31:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_penable</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_prdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_0_pready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_0_psel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_pslverr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_0_pwbe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_pwdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_pwrite</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[12:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[6:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[6:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>NiuEmpty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Gen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_172526_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1430.html#inst_tag_172526" >config_ss_tb.DUT.flexnoc.gbe_apb_s0_main.GenericToSpecific</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">42</td>
<td class="rt">39</td>
<td class="rt">92.86 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">6111</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">6313</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">6169</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">6174</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">6206</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">6230</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6237</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6245</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6317</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6322</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6327</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6355</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6363</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6371</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6111       	assign GenLcl_Rsp_Status = u_394b ? 2'b01 : 2'b00;
           	                                  <font color = "green">-1-</font>  
           	                                  <font color = "green">==></font>  
           	                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6313       	assign AddrW1 = Sm_IDLE ? GenLcl_Req_Addr [31:2] : ~ WrapMask & AddrW | WrapMask & AddrW + 30'b000000000000000000000000000001;
           	                        <font color = "green">-1-</font>  
           	                        <font color = "green">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6169       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
6170       			Cnt <= #1.0 ( 5'b0 );
           <font color = "green">			==></font>
6171       		else if ( CntCe )
           		     <font color = "green">-2-</font>  
6172       			Cnt <= #1.0 ( Sm_IDLE ? NWord1 : Cnt - 5'b00001 );
           			                      <font color = "red">-3-</font>  
           			                      <font color = "green">==></font>  
           			                      <font color = "red">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6174       		case ( CurState )
           		<font color = "red">-1-</font>  
6175       			2'b10   : PSelSetV = u_14e ;
           <font color = "green">			==></font>
6176       			2'b01   : PSelSetV = u_c602 ;
           <font color = "green">			==></font>
6177       			2'b0    : PSelSetV = u_e7c7 ;
           <font color = "green">			==></font>
6178       			default : PSelSetV = 1'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6206       		case ( CurState )
           		<font color = "red">-1-</font>  
6207       			2'b10   : PSelSet = u_b9a5 ;
           <font color = "green">			==></font>
6208       			2'b01   : PSelSet = u_b081 ;
           <font color = "green">			==></font>
6209       			2'b0    : PSelSet = u_825f ;
           <font color = "green">			==></font>
6210       			default : PSelSet = 1'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6230       		case ( uRdData1_caseSel )
           		<font color = "green">-1-</font>                
6231       			1'b1    : RdData1 = ApbA_0_PRData ;
           <font color = "green">			==></font>
6232       			default : RdData1 = 32'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6237       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
6238       			GenLcl_Rsp_Data <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
6239       		else if ( Sm_RD & PRdy )
           		     <font color = "green">-2-</font>  
6240       			GenLcl_Rsp_Data <= #1.0 ( RdData );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6245       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
6246       			GErr <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
6247       		else if ( Sm_IDLE ? GenLcl_Req_Vld : PRdy )
           		     <font color = "green">-2-</font>  
6248       			GErr <= #1.0 ( u_884c );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6317       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
6318       			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
6319       		else if ( StartCnt )
           		     <font color = "green">-2-</font>  
6320       			u_7c15 <= #1.0 ( GenLcl_Req_Len1 [5:2] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6322       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
6323       			u_9d0d <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
6324       		else if ( StartCnt )
           		     <font color = "green">-2-</font>  
6325       			u_9d0d <= #1.0 ( GenIsIncr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6327       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
6328       			AddrW <= #1.0 ( 30'b0 );
           <font color = "green">			==></font>
6329       		else if ( PSelSet )
           		     <font color = "green">-2-</font>  
6330       			AddrW <= #1.0 ( AddrW1 & ~ { 30 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6355       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
6356       			WrBe <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
6357       		else if ( WDCe )
           		     <font color = "green">-2-</font>  
6358       			WrBe <= #1.0 ( GenLcl_Req_Be & ~ { 4 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6363       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
6364       			WrData <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
6365       		else if ( WDCe )
           		     <font color = "green">-2-</font>  
6366       			WrData <= #1.0 ( GenLcl_Req_Data & ~ { 32 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6371       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
6372       			WriteEn <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
6373       		else if ( StartCnt )
           		     <font color = "green">-2-</font>  
6374       			WriteEn <= #1.0 ( GenLcl_Req_Opc == 3'b100 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_172526">
    <li>
      <a href="#inst_tag_172526_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_172526_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_172526_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_172526_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_172527">
    <li>
      <a href="#inst_tag_172527_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_172527_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_172527_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_172527_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_172528">
    <li>
      <a href="#inst_tag_172528_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_172528_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_172528_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_172528_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_N_A_G2_U_U_7f373fbe">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
