/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.3
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2019 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* PRS */
#define PRS_ClkSp_CtrlReg__0__MASK 0x01u
#define PRS_ClkSp_CtrlReg__0__POS 0
#define PRS_ClkSp_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define PRS_ClkSp_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define PRS_ClkSp_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB05_06_CTL
#define PRS_ClkSp_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define PRS_ClkSp_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB05_06_CTL
#define PRS_ClkSp_CtrlReg__16BIT_MASK_MASK_REG CYREG_B0_UDB05_06_MSK
#define PRS_ClkSp_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define PRS_ClkSp_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB05_06_MSK
#define PRS_ClkSp_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define PRS_ClkSp_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define PRS_ClkSp_CtrlReg__CONTROL_REG CYREG_B0_UDB05_CTL
#define PRS_ClkSp_CtrlReg__CONTROL_ST_REG CYREG_B0_UDB05_ST_CTL
#define PRS_ClkSp_CtrlReg__COUNT_REG CYREG_B0_UDB05_CTL
#define PRS_ClkSp_CtrlReg__COUNT_ST_REG CYREG_B0_UDB05_ST_CTL
#define PRS_ClkSp_CtrlReg__MASK 0x01u
#define PRS_ClkSp_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define PRS_ClkSp_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define PRS_ClkSp_CtrlReg__PERIOD_REG CYREG_B0_UDB05_MSK
#define PRS_sC16_PRSdp_u0__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define PRS_sC16_PRSdp_u0__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define PRS_sC16_PRSdp_u0__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define PRS_sC16_PRSdp_u0__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define PRS_sC16_PRSdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define PRS_sC16_PRSdp_u0__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define PRS_sC16_PRSdp_u0__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define PRS_sC16_PRSdp_u0__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define PRS_sC16_PRSdp_u0__A0_REG CYREG_B0_UDB04_A0
#define PRS_sC16_PRSdp_u0__A1_REG CYREG_B0_UDB04_A1
#define PRS_sC16_PRSdp_u0__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define PRS_sC16_PRSdp_u0__D0_REG CYREG_B0_UDB04_D0
#define PRS_sC16_PRSdp_u0__D1_REG CYREG_B0_UDB04_D1
#define PRS_sC16_PRSdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define PRS_sC16_PRSdp_u0__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define PRS_sC16_PRSdp_u0__F0_REG CYREG_B0_UDB04_F0
#define PRS_sC16_PRSdp_u0__F1_REG CYREG_B0_UDB04_F1
#define PRS_sC16_PRSdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define PRS_sC16_PRSdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define PRS_sC16_PRSdp_u1__16BIT_A0_REG CYREG_B0_UDB05_06_A0
#define PRS_sC16_PRSdp_u1__16BIT_A1_REG CYREG_B0_UDB05_06_A1
#define PRS_sC16_PRSdp_u1__16BIT_D0_REG CYREG_B0_UDB05_06_D0
#define PRS_sC16_PRSdp_u1__16BIT_D1_REG CYREG_B0_UDB05_06_D1
#define PRS_sC16_PRSdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define PRS_sC16_PRSdp_u1__16BIT_F0_REG CYREG_B0_UDB05_06_F0
#define PRS_sC16_PRSdp_u1__16BIT_F1_REG CYREG_B0_UDB05_06_F1
#define PRS_sC16_PRSdp_u1__A0_A1_REG CYREG_B0_UDB05_A0_A1
#define PRS_sC16_PRSdp_u1__A0_REG CYREG_B0_UDB05_A0
#define PRS_sC16_PRSdp_u1__A1_REG CYREG_B0_UDB05_A1
#define PRS_sC16_PRSdp_u1__D0_D1_REG CYREG_B0_UDB05_D0_D1
#define PRS_sC16_PRSdp_u1__D0_REG CYREG_B0_UDB05_D0
#define PRS_sC16_PRSdp_u1__D1_REG CYREG_B0_UDB05_D1
#define PRS_sC16_PRSdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define PRS_sC16_PRSdp_u1__F0_F1_REG CYREG_B0_UDB05_F0_F1
#define PRS_sC16_PRSdp_u1__F0_REG CYREG_B0_UDB05_F0
#define PRS_sC16_PRSdp_u1__F1_REG CYREG_B0_UDB05_F1
#define PRS_sC16_PRSdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define PRS_sC16_PRSdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL

/* ADC_1 */
#define ADC_1_ADC_SAR__CLK CYREG_SAR1_CLK
#define ADC_1_ADC_SAR__CSR0 CYREG_SAR1_CSR0
#define ADC_1_ADC_SAR__CSR1 CYREG_SAR1_CSR1
#define ADC_1_ADC_SAR__CSR2 CYREG_SAR1_CSR2
#define ADC_1_ADC_SAR__CSR3 CYREG_SAR1_CSR3
#define ADC_1_ADC_SAR__CSR4 CYREG_SAR1_CSR4
#define ADC_1_ADC_SAR__CSR5 CYREG_SAR1_CSR5
#define ADC_1_ADC_SAR__CSR6 CYREG_SAR1_CSR6
#define ADC_1_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define ADC_1_ADC_SAR__PM_ACT_MSK 0x02u
#define ADC_1_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define ADC_1_ADC_SAR__PM_STBY_MSK 0x02u
#define ADC_1_ADC_SAR__SW0 CYREG_SAR1_SW0
#define ADC_1_ADC_SAR__SW2 CYREG_SAR1_SW2
#define ADC_1_ADC_SAR__SW3 CYREG_SAR1_SW3
#define ADC_1_ADC_SAR__SW4 CYREG_SAR1_SW4
#define ADC_1_ADC_SAR__SW6 CYREG_SAR1_SW6
#define ADC_1_ADC_SAR__TR0 CYREG_SAR1_TR0
#define ADC_1_ADC_SAR__WRK0 CYREG_SAR1_WRK0
#define ADC_1_ADC_SAR__WRK1 CYREG_SAR1_WRK1
#define ADC_1_Bypass__0__INTTYPE CYREG_PICU0_INTTYPE2
#define ADC_1_Bypass__0__MASK 0x04u
#define ADC_1_Bypass__0__PC CYREG_PRT0_PC2
#define ADC_1_Bypass__0__PORT 0u
#define ADC_1_Bypass__0__SHIFT 2u
#define ADC_1_Bypass__AG CYREG_PRT0_AG
#define ADC_1_Bypass__AMUX CYREG_PRT0_AMUX
#define ADC_1_Bypass__BIE CYREG_PRT0_BIE
#define ADC_1_Bypass__BIT_MASK CYREG_PRT0_BIT_MASK
#define ADC_1_Bypass__BYP CYREG_PRT0_BYP
#define ADC_1_Bypass__CTL CYREG_PRT0_CTL
#define ADC_1_Bypass__DM0 CYREG_PRT0_DM0
#define ADC_1_Bypass__DM1 CYREG_PRT0_DM1
#define ADC_1_Bypass__DM2 CYREG_PRT0_DM2
#define ADC_1_Bypass__DR CYREG_PRT0_DR
#define ADC_1_Bypass__INP_DIS CYREG_PRT0_INP_DIS
#define ADC_1_Bypass__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define ADC_1_Bypass__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define ADC_1_Bypass__LCD_EN CYREG_PRT0_LCD_EN
#define ADC_1_Bypass__MASK 0x04u
#define ADC_1_Bypass__PORT 0u
#define ADC_1_Bypass__PRT CYREG_PRT0_PRT
#define ADC_1_Bypass__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define ADC_1_Bypass__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define ADC_1_Bypass__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define ADC_1_Bypass__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define ADC_1_Bypass__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define ADC_1_Bypass__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define ADC_1_Bypass__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define ADC_1_Bypass__PS CYREG_PRT0_PS
#define ADC_1_Bypass__SHIFT 2u
#define ADC_1_Bypass__SLW CYREG_PRT0_SLW
#define ADC_1_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_1_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_1_IRQ__INTC_MASK 0x01u
#define ADC_1_IRQ__INTC_NUMBER 0u
#define ADC_1_IRQ__INTC_PRIOR_NUM 7u
#define ADC_1_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define ADC_1_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_1_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ADC_2 */
#define ADC_2_ADC_SAR__CLK CYREG_SAR0_CLK
#define ADC_2_ADC_SAR__CSR0 CYREG_SAR0_CSR0
#define ADC_2_ADC_SAR__CSR1 CYREG_SAR0_CSR1
#define ADC_2_ADC_SAR__CSR2 CYREG_SAR0_CSR2
#define ADC_2_ADC_SAR__CSR3 CYREG_SAR0_CSR3
#define ADC_2_ADC_SAR__CSR4 CYREG_SAR0_CSR4
#define ADC_2_ADC_SAR__CSR5 CYREG_SAR0_CSR5
#define ADC_2_ADC_SAR__CSR6 CYREG_SAR0_CSR6
#define ADC_2_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define ADC_2_ADC_SAR__PM_ACT_MSK 0x01u
#define ADC_2_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define ADC_2_ADC_SAR__PM_STBY_MSK 0x01u
#define ADC_2_ADC_SAR__SW0 CYREG_SAR0_SW0
#define ADC_2_ADC_SAR__SW2 CYREG_SAR0_SW2
#define ADC_2_ADC_SAR__SW3 CYREG_SAR0_SW3
#define ADC_2_ADC_SAR__SW4 CYREG_SAR0_SW4
#define ADC_2_ADC_SAR__SW6 CYREG_SAR0_SW6
#define ADC_2_ADC_SAR__TR0 CYREG_SAR0_TR0
#define ADC_2_ADC_SAR__WRK0 CYREG_SAR0_WRK0
#define ADC_2_ADC_SAR__WRK1 CYREG_SAR0_WRK1
#define ADC_2_Bypass__0__INTTYPE CYREG_PICU0_INTTYPE4
#define ADC_2_Bypass__0__MASK 0x10u
#define ADC_2_Bypass__0__PC CYREG_PRT0_PC4
#define ADC_2_Bypass__0__PORT 0u
#define ADC_2_Bypass__0__SHIFT 4u
#define ADC_2_Bypass__AG CYREG_PRT0_AG
#define ADC_2_Bypass__AMUX CYREG_PRT0_AMUX
#define ADC_2_Bypass__BIE CYREG_PRT0_BIE
#define ADC_2_Bypass__BIT_MASK CYREG_PRT0_BIT_MASK
#define ADC_2_Bypass__BYP CYREG_PRT0_BYP
#define ADC_2_Bypass__CTL CYREG_PRT0_CTL
#define ADC_2_Bypass__DM0 CYREG_PRT0_DM0
#define ADC_2_Bypass__DM1 CYREG_PRT0_DM1
#define ADC_2_Bypass__DM2 CYREG_PRT0_DM2
#define ADC_2_Bypass__DR CYREG_PRT0_DR
#define ADC_2_Bypass__INP_DIS CYREG_PRT0_INP_DIS
#define ADC_2_Bypass__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define ADC_2_Bypass__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define ADC_2_Bypass__LCD_EN CYREG_PRT0_LCD_EN
#define ADC_2_Bypass__MASK 0x10u
#define ADC_2_Bypass__PORT 0u
#define ADC_2_Bypass__PRT CYREG_PRT0_PRT
#define ADC_2_Bypass__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define ADC_2_Bypass__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define ADC_2_Bypass__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define ADC_2_Bypass__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define ADC_2_Bypass__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define ADC_2_Bypass__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define ADC_2_Bypass__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define ADC_2_Bypass__PS CYREG_PRT0_PS
#define ADC_2_Bypass__SHIFT 4u
#define ADC_2_Bypass__SLW CYREG_PRT0_SLW
#define ADC_2_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_2_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_2_IRQ__INTC_MASK 0x02u
#define ADC_2_IRQ__INTC_NUMBER 1u
#define ADC_2_IRQ__INTC_PRIOR_NUM 7u
#define ADC_2_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define ADC_2_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_2_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Scope_A */
#define Scope_A__0__INTTYPE CYREG_PICU3_INTTYPE0
#define Scope_A__0__MASK 0x01u
#define Scope_A__0__PC CYREG_PRT3_PC0
#define Scope_A__0__PORT 3u
#define Scope_A__0__SHIFT 0u
#define Scope_A__AG CYREG_PRT3_AG
#define Scope_A__AMUX CYREG_PRT3_AMUX
#define Scope_A__BIE CYREG_PRT3_BIE
#define Scope_A__BIT_MASK CYREG_PRT3_BIT_MASK
#define Scope_A__BYP CYREG_PRT3_BYP
#define Scope_A__CTL CYREG_PRT3_CTL
#define Scope_A__DM0 CYREG_PRT3_DM0
#define Scope_A__DM1 CYREG_PRT3_DM1
#define Scope_A__DM2 CYREG_PRT3_DM2
#define Scope_A__DR CYREG_PRT3_DR
#define Scope_A__INP_DIS CYREG_PRT3_INP_DIS
#define Scope_A__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Scope_A__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Scope_A__LCD_EN CYREG_PRT3_LCD_EN
#define Scope_A__MASK 0x01u
#define Scope_A__PORT 3u
#define Scope_A__PRT CYREG_PRT3_PRT
#define Scope_A__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Scope_A__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Scope_A__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Scope_A__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Scope_A__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Scope_A__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Scope_A__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Scope_A__PS CYREG_PRT3_PS
#define Scope_A__SHIFT 0u
#define Scope_A__SLW CYREG_PRT3_SLW

/* Scope_B */
#define Scope_B__0__INTTYPE CYREG_PICU3_INTTYPE6
#define Scope_B__0__MASK 0x40u
#define Scope_B__0__PC CYREG_PRT3_PC6
#define Scope_B__0__PORT 3u
#define Scope_B__0__SHIFT 6u
#define Scope_B__AG CYREG_PRT3_AG
#define Scope_B__AMUX CYREG_PRT3_AMUX
#define Scope_B__BIE CYREG_PRT3_BIE
#define Scope_B__BIT_MASK CYREG_PRT3_BIT_MASK
#define Scope_B__BYP CYREG_PRT3_BYP
#define Scope_B__CTL CYREG_PRT3_CTL
#define Scope_B__DM0 CYREG_PRT3_DM0
#define Scope_B__DM1 CYREG_PRT3_DM1
#define Scope_B__DM2 CYREG_PRT3_DM2
#define Scope_B__DR CYREG_PRT3_DR
#define Scope_B__INP_DIS CYREG_PRT3_INP_DIS
#define Scope_B__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Scope_B__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Scope_B__LCD_EN CYREG_PRT3_LCD_EN
#define Scope_B__MASK 0x40u
#define Scope_B__PORT 3u
#define Scope_B__PRT CYREG_PRT3_PRT
#define Scope_B__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Scope_B__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Scope_B__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Scope_B__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Scope_B__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Scope_B__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Scope_B__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Scope_B__PS CYREG_PRT3_PS
#define Scope_B__SHIFT 6u
#define Scope_B__SLW CYREG_PRT3_SLW
#define Scope_B_Gnd__0__INTTYPE CYREG_PICU3_INTTYPE5
#define Scope_B_Gnd__0__MASK 0x20u
#define Scope_B_Gnd__0__PC CYREG_PRT3_PC5
#define Scope_B_Gnd__0__PORT 3u
#define Scope_B_Gnd__0__SHIFT 5u
#define Scope_B_Gnd__AG CYREG_PRT3_AG
#define Scope_B_Gnd__AMUX CYREG_PRT3_AMUX
#define Scope_B_Gnd__BIE CYREG_PRT3_BIE
#define Scope_B_Gnd__BIT_MASK CYREG_PRT3_BIT_MASK
#define Scope_B_Gnd__BYP CYREG_PRT3_BYP
#define Scope_B_Gnd__CTL CYREG_PRT3_CTL
#define Scope_B_Gnd__DM0 CYREG_PRT3_DM0
#define Scope_B_Gnd__DM1 CYREG_PRT3_DM1
#define Scope_B_Gnd__DM2 CYREG_PRT3_DM2
#define Scope_B_Gnd__DR CYREG_PRT3_DR
#define Scope_B_Gnd__INP_DIS CYREG_PRT3_INP_DIS
#define Scope_B_Gnd__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Scope_B_Gnd__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Scope_B_Gnd__LCD_EN CYREG_PRT3_LCD_EN
#define Scope_B_Gnd__MASK 0x20u
#define Scope_B_Gnd__PORT 3u
#define Scope_B_Gnd__PRT CYREG_PRT3_PRT
#define Scope_B_Gnd__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Scope_B_Gnd__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Scope_B_Gnd__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Scope_B_Gnd__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Scope_B_Gnd__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Scope_B_Gnd__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Scope_B_Gnd__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Scope_B_Gnd__PS CYREG_PRT3_PS
#define Scope_B_Gnd__SHIFT 5u
#define Scope_B_Gnd__SLW CYREG_PRT3_SLW

/* USBUART */
#define USBUART_arb_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_arb_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_arb_int__INTC_MASK 0x400000u
#define USBUART_arb_int__INTC_NUMBER 22u
#define USBUART_arb_int__INTC_PRIOR_NUM 7u
#define USBUART_arb_int__INTC_PRIOR_REG CYREG_NVIC_PRI_22
#define USBUART_arb_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_arb_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_bus_reset__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_bus_reset__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_bus_reset__INTC_MASK 0x800000u
#define USBUART_bus_reset__INTC_NUMBER 23u
#define USBUART_bus_reset__INTC_PRIOR_NUM 7u
#define USBUART_bus_reset__INTC_PRIOR_REG CYREG_NVIC_PRI_23
#define USBUART_bus_reset__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_bus_reset__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_Dm__0__INTTYPE CYREG_PICU15_INTTYPE7
#define USBUART_Dm__0__MASK 0x80u
#define USBUART_Dm__0__PC CYREG_IO_PC_PRT15_7_6_PC1
#define USBUART_Dm__0__PORT 15u
#define USBUART_Dm__0__SHIFT 7u
#define USBUART_Dm__AG CYREG_PRT15_AG
#define USBUART_Dm__AMUX CYREG_PRT15_AMUX
#define USBUART_Dm__BIE CYREG_PRT15_BIE
#define USBUART_Dm__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBUART_Dm__BYP CYREG_PRT15_BYP
#define USBUART_Dm__CTL CYREG_PRT15_CTL
#define USBUART_Dm__DM0 CYREG_PRT15_DM0
#define USBUART_Dm__DM1 CYREG_PRT15_DM1
#define USBUART_Dm__DM2 CYREG_PRT15_DM2
#define USBUART_Dm__DR CYREG_PRT15_DR
#define USBUART_Dm__INP_DIS CYREG_PRT15_INP_DIS
#define USBUART_Dm__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define USBUART_Dm__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBUART_Dm__LCD_EN CYREG_PRT15_LCD_EN
#define USBUART_Dm__MASK 0x80u
#define USBUART_Dm__PORT 15u
#define USBUART_Dm__PRT CYREG_PRT15_PRT
#define USBUART_Dm__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBUART_Dm__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBUART_Dm__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBUART_Dm__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBUART_Dm__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBUART_Dm__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBUART_Dm__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBUART_Dm__PS CYREG_PRT15_PS
#define USBUART_Dm__SHIFT 7u
#define USBUART_Dm__SLW CYREG_PRT15_SLW
#define USBUART_Dp__0__INTTYPE CYREG_PICU15_INTTYPE6
#define USBUART_Dp__0__MASK 0x40u
#define USBUART_Dp__0__PC CYREG_IO_PC_PRT15_7_6_PC0
#define USBUART_Dp__0__PORT 15u
#define USBUART_Dp__0__SHIFT 6u
#define USBUART_Dp__AG CYREG_PRT15_AG
#define USBUART_Dp__AMUX CYREG_PRT15_AMUX
#define USBUART_Dp__BIE CYREG_PRT15_BIE
#define USBUART_Dp__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBUART_Dp__BYP CYREG_PRT15_BYP
#define USBUART_Dp__CTL CYREG_PRT15_CTL
#define USBUART_Dp__DM0 CYREG_PRT15_DM0
#define USBUART_Dp__DM1 CYREG_PRT15_DM1
#define USBUART_Dp__DM2 CYREG_PRT15_DM2
#define USBUART_Dp__DR CYREG_PRT15_DR
#define USBUART_Dp__INP_DIS CYREG_PRT15_INP_DIS
#define USBUART_Dp__INTSTAT CYREG_PICU15_INTSTAT
#define USBUART_Dp__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define USBUART_Dp__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBUART_Dp__LCD_EN CYREG_PRT15_LCD_EN
#define USBUART_Dp__MASK 0x40u
#define USBUART_Dp__PORT 15u
#define USBUART_Dp__PRT CYREG_PRT15_PRT
#define USBUART_Dp__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBUART_Dp__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBUART_Dp__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBUART_Dp__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBUART_Dp__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBUART_Dp__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBUART_Dp__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBUART_Dp__PS CYREG_PRT15_PS
#define USBUART_Dp__SHIFT 6u
#define USBUART_Dp__SLW CYREG_PRT15_SLW
#define USBUART_Dp__SNAP CYREG_PICU_15_SNAP_15
#define USBUART_dp_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_dp_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_dp_int__INTC_MASK 0x1000u
#define USBUART_dp_int__INTC_NUMBER 12u
#define USBUART_dp_int__INTC_PRIOR_NUM 7u
#define USBUART_dp_int__INTC_PRIOR_REG CYREG_NVIC_PRI_12
#define USBUART_dp_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_dp_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_ep_0__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_ep_0__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_ep_0__INTC_MASK 0x1000000u
#define USBUART_ep_0__INTC_NUMBER 24u
#define USBUART_ep_0__INTC_PRIOR_NUM 7u
#define USBUART_ep_0__INTC_PRIOR_REG CYREG_NVIC_PRI_24
#define USBUART_ep_0__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_ep_0__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_ep_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_ep_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_ep_1__INTC_MASK 0x04u
#define USBUART_ep_1__INTC_NUMBER 2u
#define USBUART_ep_1__INTC_PRIOR_NUM 7u
#define USBUART_ep_1__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define USBUART_ep_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_ep_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_ep_2__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_ep_2__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_ep_2__INTC_MASK 0x08u
#define USBUART_ep_2__INTC_NUMBER 3u
#define USBUART_ep_2__INTC_PRIOR_NUM 7u
#define USBUART_ep_2__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define USBUART_ep_2__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_ep_2__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_ep_3__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_ep_3__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_ep_3__INTC_MASK 0x10u
#define USBUART_ep_3__INTC_NUMBER 4u
#define USBUART_ep_3__INTC_PRIOR_NUM 7u
#define USBUART_ep_3__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define USBUART_ep_3__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_ep_3__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_sof_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_sof_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_sof_int__INTC_MASK 0x200000u
#define USBUART_sof_int__INTC_NUMBER 21u
#define USBUART_sof_int__INTC_PRIOR_NUM 7u
#define USBUART_sof_int__INTC_PRIOR_REG CYREG_NVIC_PRI_21
#define USBUART_sof_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_sof_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_USB__ARB_CFG CYREG_USB_ARB_CFG
#define USBUART_USB__ARB_EP1_CFG CYREG_USB_ARB_EP1_CFG
#define USBUART_USB__ARB_EP1_INT_EN CYREG_USB_ARB_EP1_INT_EN
#define USBUART_USB__ARB_EP1_SR CYREG_USB_ARB_EP1_SR
#define USBUART_USB__ARB_EP2_CFG CYREG_USB_ARB_EP2_CFG
#define USBUART_USB__ARB_EP2_INT_EN CYREG_USB_ARB_EP2_INT_EN
#define USBUART_USB__ARB_EP2_SR CYREG_USB_ARB_EP2_SR
#define USBUART_USB__ARB_EP3_CFG CYREG_USB_ARB_EP3_CFG
#define USBUART_USB__ARB_EP3_INT_EN CYREG_USB_ARB_EP3_INT_EN
#define USBUART_USB__ARB_EP3_SR CYREG_USB_ARB_EP3_SR
#define USBUART_USB__ARB_EP4_CFG CYREG_USB_ARB_EP4_CFG
#define USBUART_USB__ARB_EP4_INT_EN CYREG_USB_ARB_EP4_INT_EN
#define USBUART_USB__ARB_EP4_SR CYREG_USB_ARB_EP4_SR
#define USBUART_USB__ARB_EP5_CFG CYREG_USB_ARB_EP5_CFG
#define USBUART_USB__ARB_EP5_INT_EN CYREG_USB_ARB_EP5_INT_EN
#define USBUART_USB__ARB_EP5_SR CYREG_USB_ARB_EP5_SR
#define USBUART_USB__ARB_EP6_CFG CYREG_USB_ARB_EP6_CFG
#define USBUART_USB__ARB_EP6_INT_EN CYREG_USB_ARB_EP6_INT_EN
#define USBUART_USB__ARB_EP6_SR CYREG_USB_ARB_EP6_SR
#define USBUART_USB__ARB_EP7_CFG CYREG_USB_ARB_EP7_CFG
#define USBUART_USB__ARB_EP7_INT_EN CYREG_USB_ARB_EP7_INT_EN
#define USBUART_USB__ARB_EP7_SR CYREG_USB_ARB_EP7_SR
#define USBUART_USB__ARB_EP8_CFG CYREG_USB_ARB_EP8_CFG
#define USBUART_USB__ARB_EP8_INT_EN CYREG_USB_ARB_EP8_INT_EN
#define USBUART_USB__ARB_EP8_SR CYREG_USB_ARB_EP8_SR
#define USBUART_USB__ARB_INT_EN CYREG_USB_ARB_INT_EN
#define USBUART_USB__ARB_INT_SR CYREG_USB_ARB_INT_SR
#define USBUART_USB__ARB_RW1_DR CYREG_USB_ARB_RW1_DR
#define USBUART_USB__ARB_RW1_RA CYREG_USB_ARB_RW1_RA
#define USBUART_USB__ARB_RW1_RA_MSB CYREG_USB_ARB_RW1_RA_MSB
#define USBUART_USB__ARB_RW1_WA CYREG_USB_ARB_RW1_WA
#define USBUART_USB__ARB_RW1_WA_MSB CYREG_USB_ARB_RW1_WA_MSB
#define USBUART_USB__ARB_RW2_DR CYREG_USB_ARB_RW2_DR
#define USBUART_USB__ARB_RW2_RA CYREG_USB_ARB_RW2_RA
#define USBUART_USB__ARB_RW2_RA_MSB CYREG_USB_ARB_RW2_RA_MSB
#define USBUART_USB__ARB_RW2_WA CYREG_USB_ARB_RW2_WA
#define USBUART_USB__ARB_RW2_WA_MSB CYREG_USB_ARB_RW2_WA_MSB
#define USBUART_USB__ARB_RW3_DR CYREG_USB_ARB_RW3_DR
#define USBUART_USB__ARB_RW3_RA CYREG_USB_ARB_RW3_RA
#define USBUART_USB__ARB_RW3_RA_MSB CYREG_USB_ARB_RW3_RA_MSB
#define USBUART_USB__ARB_RW3_WA CYREG_USB_ARB_RW3_WA
#define USBUART_USB__ARB_RW3_WA_MSB CYREG_USB_ARB_RW3_WA_MSB
#define USBUART_USB__ARB_RW4_DR CYREG_USB_ARB_RW4_DR
#define USBUART_USB__ARB_RW4_RA CYREG_USB_ARB_RW4_RA
#define USBUART_USB__ARB_RW4_RA_MSB CYREG_USB_ARB_RW4_RA_MSB
#define USBUART_USB__ARB_RW4_WA CYREG_USB_ARB_RW4_WA
#define USBUART_USB__ARB_RW4_WA_MSB CYREG_USB_ARB_RW4_WA_MSB
#define USBUART_USB__ARB_RW5_DR CYREG_USB_ARB_RW5_DR
#define USBUART_USB__ARB_RW5_RA CYREG_USB_ARB_RW5_RA
#define USBUART_USB__ARB_RW5_RA_MSB CYREG_USB_ARB_RW5_RA_MSB
#define USBUART_USB__ARB_RW5_WA CYREG_USB_ARB_RW5_WA
#define USBUART_USB__ARB_RW5_WA_MSB CYREG_USB_ARB_RW5_WA_MSB
#define USBUART_USB__ARB_RW6_DR CYREG_USB_ARB_RW6_DR
#define USBUART_USB__ARB_RW6_RA CYREG_USB_ARB_RW6_RA
#define USBUART_USB__ARB_RW6_RA_MSB CYREG_USB_ARB_RW6_RA_MSB
#define USBUART_USB__ARB_RW6_WA CYREG_USB_ARB_RW6_WA
#define USBUART_USB__ARB_RW6_WA_MSB CYREG_USB_ARB_RW6_WA_MSB
#define USBUART_USB__ARB_RW7_DR CYREG_USB_ARB_RW7_DR
#define USBUART_USB__ARB_RW7_RA CYREG_USB_ARB_RW7_RA
#define USBUART_USB__ARB_RW7_RA_MSB CYREG_USB_ARB_RW7_RA_MSB
#define USBUART_USB__ARB_RW7_WA CYREG_USB_ARB_RW7_WA
#define USBUART_USB__ARB_RW7_WA_MSB CYREG_USB_ARB_RW7_WA_MSB
#define USBUART_USB__ARB_RW8_DR CYREG_USB_ARB_RW8_DR
#define USBUART_USB__ARB_RW8_RA CYREG_USB_ARB_RW8_RA
#define USBUART_USB__ARB_RW8_RA_MSB CYREG_USB_ARB_RW8_RA_MSB
#define USBUART_USB__ARB_RW8_WA CYREG_USB_ARB_RW8_WA
#define USBUART_USB__ARB_RW8_WA_MSB CYREG_USB_ARB_RW8_WA_MSB
#define USBUART_USB__BUF_SIZE CYREG_USB_BUF_SIZE
#define USBUART_USB__BUS_RST_CNT CYREG_USB_BUS_RST_CNT
#define USBUART_USB__CR0 CYREG_USB_CR0
#define USBUART_USB__CR1 CYREG_USB_CR1
#define USBUART_USB__CWA CYREG_USB_CWA
#define USBUART_USB__CWA_MSB CYREG_USB_CWA_MSB
#define USBUART_USB__DMA_THRES CYREG_USB_DMA_THRES
#define USBUART_USB__DMA_THRES_MSB CYREG_USB_DMA_THRES_MSB
#define USBUART_USB__DYN_RECONFIG CYREG_USB_DYN_RECONFIG
#define USBUART_USB__EP_ACTIVE CYREG_USB_EP_ACTIVE
#define USBUART_USB__EP_TYPE CYREG_USB_EP_TYPE
#define USBUART_USB__EP0_CNT CYREG_USB_EP0_CNT
#define USBUART_USB__EP0_CR CYREG_USB_EP0_CR
#define USBUART_USB__EP0_DR0 CYREG_USB_EP0_DR0
#define USBUART_USB__EP0_DR1 CYREG_USB_EP0_DR1
#define USBUART_USB__EP0_DR2 CYREG_USB_EP0_DR2
#define USBUART_USB__EP0_DR3 CYREG_USB_EP0_DR3
#define USBUART_USB__EP0_DR4 CYREG_USB_EP0_DR4
#define USBUART_USB__EP0_DR5 CYREG_USB_EP0_DR5
#define USBUART_USB__EP0_DR6 CYREG_USB_EP0_DR6
#define USBUART_USB__EP0_DR7 CYREG_USB_EP0_DR7
#define USBUART_USB__MEM_DATA CYREG_USB_MEM_DATA_MBASE
#define USBUART_USB__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define USBUART_USB__PM_ACT_MSK 0x01u
#define USBUART_USB__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define USBUART_USB__PM_STBY_MSK 0x01u
#define USBUART_USB__SIE_EP_INT_EN CYREG_USB_SIE_EP_INT_EN
#define USBUART_USB__SIE_EP_INT_SR CYREG_USB_SIE_EP_INT_SR
#define USBUART_USB__SIE_EP1_CNT0 CYREG_USB_SIE_EP1_CNT0
#define USBUART_USB__SIE_EP1_CNT1 CYREG_USB_SIE_EP1_CNT1
#define USBUART_USB__SIE_EP1_CR0 CYREG_USB_SIE_EP1_CR0
#define USBUART_USB__SIE_EP2_CNT0 CYREG_USB_SIE_EP2_CNT0
#define USBUART_USB__SIE_EP2_CNT1 CYREG_USB_SIE_EP2_CNT1
#define USBUART_USB__SIE_EP2_CR0 CYREG_USB_SIE_EP2_CR0
#define USBUART_USB__SIE_EP3_CNT0 CYREG_USB_SIE_EP3_CNT0
#define USBUART_USB__SIE_EP3_CNT1 CYREG_USB_SIE_EP3_CNT1
#define USBUART_USB__SIE_EP3_CR0 CYREG_USB_SIE_EP3_CR0
#define USBUART_USB__SIE_EP4_CNT0 CYREG_USB_SIE_EP4_CNT0
#define USBUART_USB__SIE_EP4_CNT1 CYREG_USB_SIE_EP4_CNT1
#define USBUART_USB__SIE_EP4_CR0 CYREG_USB_SIE_EP4_CR0
#define USBUART_USB__SIE_EP5_CNT0 CYREG_USB_SIE_EP5_CNT0
#define USBUART_USB__SIE_EP5_CNT1 CYREG_USB_SIE_EP5_CNT1
#define USBUART_USB__SIE_EP5_CR0 CYREG_USB_SIE_EP5_CR0
#define USBUART_USB__SIE_EP6_CNT0 CYREG_USB_SIE_EP6_CNT0
#define USBUART_USB__SIE_EP6_CNT1 CYREG_USB_SIE_EP6_CNT1
#define USBUART_USB__SIE_EP6_CR0 CYREG_USB_SIE_EP6_CR0
#define USBUART_USB__SIE_EP7_CNT0 CYREG_USB_SIE_EP7_CNT0
#define USBUART_USB__SIE_EP7_CNT1 CYREG_USB_SIE_EP7_CNT1
#define USBUART_USB__SIE_EP7_CR0 CYREG_USB_SIE_EP7_CR0
#define USBUART_USB__SIE_EP8_CNT0 CYREG_USB_SIE_EP8_CNT0
#define USBUART_USB__SIE_EP8_CNT1 CYREG_USB_SIE_EP8_CNT1
#define USBUART_USB__SIE_EP8_CR0 CYREG_USB_SIE_EP8_CR0
#define USBUART_USB__SOF0 CYREG_USB_SOF0
#define USBUART_USB__SOF1 CYREG_USB_SOF1
#define USBUART_USB__USB_CLK_EN CYREG_USB_USB_CLK_EN
#define USBUART_USB__USBIO_CR0 CYREG_USB_USBIO_CR0
#define USBUART_USB__USBIO_CR1 CYREG_USB_USBIO_CR1

/* ADCClock */
#define ADCClock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define ADCClock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define ADCClock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define ADCClock__CFG2_SRC_SEL_MASK 0x07u
#define ADCClock__INDEX 0x01u
#define ADCClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ADCClock__PM_ACT_MSK 0x02u
#define ADCClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ADCClock__PM_STBY_MSK 0x02u

/* Trig_Buf */
#define Trig_Buf_ABuf__CR CYREG_OPAMP3_CR
#define Trig_Buf_ABuf__MX CYREG_OPAMP3_MX
#define Trig_Buf_ABuf__NPUMP_OPAMP_TR0 CYREG_NPUMP_OPAMP_TR0
#define Trig_Buf_ABuf__PM_ACT_CFG CYREG_PM_ACT_CFG4
#define Trig_Buf_ABuf__PM_ACT_MSK 0x08u
#define Trig_Buf_ABuf__PM_STBY_CFG CYREG_PM_STBY_CFG4
#define Trig_Buf_ABuf__PM_STBY_MSK 0x08u
#define Trig_Buf_ABuf__RSVD CYREG_OPAMP3_RSVD
#define Trig_Buf_ABuf__SW CYREG_OPAMP3_SW
#define Trig_Buf_ABuf__TR0 CYREG_OPAMP3_TR0
#define Trig_Buf_ABuf__TR1 CYREG_OPAMP3_TR1

/* Trig_Out */
#define Trig_Out__0__INTTYPE CYREG_PICU3_INTTYPE4
#define Trig_Out__0__MASK 0x10u
#define Trig_Out__0__PC CYREG_PRT3_PC4
#define Trig_Out__0__PORT 3u
#define Trig_Out__0__SHIFT 4u
#define Trig_Out__AG CYREG_PRT3_AG
#define Trig_Out__AMUX CYREG_PRT3_AMUX
#define Trig_Out__BIE CYREG_PRT3_BIE
#define Trig_Out__BIT_MASK CYREG_PRT3_BIT_MASK
#define Trig_Out__BYP CYREG_PRT3_BYP
#define Trig_Out__CTL CYREG_PRT3_CTL
#define Trig_Out__DM0 CYREG_PRT3_DM0
#define Trig_Out__DM1 CYREG_PRT3_DM1
#define Trig_Out__DM2 CYREG_PRT3_DM2
#define Trig_Out__DR CYREG_PRT3_DR
#define Trig_Out__INP_DIS CYREG_PRT3_INP_DIS
#define Trig_Out__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Trig_Out__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Trig_Out__LCD_EN CYREG_PRT3_LCD_EN
#define Trig_Out__MASK 0x10u
#define Trig_Out__PORT 3u
#define Trig_Out__PRT CYREG_PRT3_PRT
#define Trig_Out__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Trig_Out__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Trig_Out__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Trig_Out__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Trig_Out__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Trig_Out__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Trig_Out__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Trig_Out__PS CYREG_PRT3_PS
#define Trig_Out__SHIFT 4u
#define Trig_Out__SLW CYREG_PRT3_SLW

/* Vtrigger */
#define Vtrigger_viDAC8__CR0 CYREG_DAC3_CR0
#define Vtrigger_viDAC8__CR1 CYREG_DAC3_CR1
#define Vtrigger_viDAC8__D CYREG_DAC3_D
#define Vtrigger_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define Vtrigger_viDAC8__PM_ACT_MSK 0x08u
#define Vtrigger_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define Vtrigger_viDAC8__PM_STBY_MSK 0x08u
#define Vtrigger_viDAC8__STROBE CYREG_DAC3_STROBE
#define Vtrigger_viDAC8__SW0 CYREG_DAC3_SW0
#define Vtrigger_viDAC8__SW2 CYREG_DAC3_SW2
#define Vtrigger_viDAC8__SW3 CYREG_DAC3_SW3
#define Vtrigger_viDAC8__SW4 CYREG_DAC3_SW4
#define Vtrigger_viDAC8__TR CYREG_DAC3_TR
#define Vtrigger_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC3_M1
#define Vtrigger_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC3_M2
#define Vtrigger_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC3_M3
#define Vtrigger_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC3_M4
#define Vtrigger_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC3_M5
#define Vtrigger_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC3_M6
#define Vtrigger_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC3_M7
#define Vtrigger_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC3_M8
#define Vtrigger_viDAC8__TST CYREG_DAC3_TST

/* Wave_Buf */
#define Wave_Buf_ABuf__CR CYREG_OPAMP0_CR
#define Wave_Buf_ABuf__MX CYREG_OPAMP0_MX
#define Wave_Buf_ABuf__NPUMP_OPAMP_TR0 CYREG_NPUMP_OPAMP_TR0
#define Wave_Buf_ABuf__PM_ACT_CFG CYREG_PM_ACT_CFG4
#define Wave_Buf_ABuf__PM_ACT_MSK 0x01u
#define Wave_Buf_ABuf__PM_STBY_CFG CYREG_PM_STBY_CFG4
#define Wave_Buf_ABuf__PM_STBY_MSK 0x01u
#define Wave_Buf_ABuf__RSVD CYREG_OPAMP0_RSVD
#define Wave_Buf_ABuf__SW CYREG_OPAMP0_SW
#define Wave_Buf_ABuf__TR0 CYREG_OPAMP0_TR0
#define Wave_Buf_ABuf__TR1 CYREG_OPAMP0_TR1

/* Wave_DAC */
#define Wave_DAC_VDAC8_viDAC8__CR0 CYREG_DAC1_CR0
#define Wave_DAC_VDAC8_viDAC8__CR1 CYREG_DAC1_CR1
#define Wave_DAC_VDAC8_viDAC8__D CYREG_DAC1_D
#define Wave_DAC_VDAC8_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define Wave_DAC_VDAC8_viDAC8__PM_ACT_MSK 0x02u
#define Wave_DAC_VDAC8_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define Wave_DAC_VDAC8_viDAC8__PM_STBY_MSK 0x02u
#define Wave_DAC_VDAC8_viDAC8__STROBE CYREG_DAC1_STROBE
#define Wave_DAC_VDAC8_viDAC8__SW0 CYREG_DAC1_SW0
#define Wave_DAC_VDAC8_viDAC8__SW2 CYREG_DAC1_SW2
#define Wave_DAC_VDAC8_viDAC8__SW3 CYREG_DAC1_SW3
#define Wave_DAC_VDAC8_viDAC8__SW4 CYREG_DAC1_SW4
#define Wave_DAC_VDAC8_viDAC8__TR CYREG_DAC1_TR
#define Wave_DAC_VDAC8_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC1_M1
#define Wave_DAC_VDAC8_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC1_M2
#define Wave_DAC_VDAC8_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC1_M3
#define Wave_DAC_VDAC8_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC1_M4
#define Wave_DAC_VDAC8_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC1_M5
#define Wave_DAC_VDAC8_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC1_M6
#define Wave_DAC_VDAC8_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC1_M7
#define Wave_DAC_VDAC8_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC1_M8
#define Wave_DAC_VDAC8_viDAC8__TST CYREG_DAC1_TST
#define Wave_DAC_Wave1_DMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define Wave_DAC_Wave1_DMA__DRQ_NUMBER 2u
#define Wave_DAC_Wave1_DMA__NUMBEROF_TDS 0u
#define Wave_DAC_Wave1_DMA__PRIORITY 2u
#define Wave_DAC_Wave1_DMA__TERMIN_EN 0u
#define Wave_DAC_Wave1_DMA__TERMIN_SEL 0u
#define Wave_DAC_Wave1_DMA__TERMOUT0_EN 0u
#define Wave_DAC_Wave1_DMA__TERMOUT0_SEL 0u
#define Wave_DAC_Wave1_DMA__TERMOUT1_EN 0u
#define Wave_DAC_Wave1_DMA__TERMOUT1_SEL 0u
#define Wave_DAC_Wave2_DMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define Wave_DAC_Wave2_DMA__DRQ_NUMBER 3u
#define Wave_DAC_Wave2_DMA__NUMBEROF_TDS 0u
#define Wave_DAC_Wave2_DMA__PRIORITY 2u
#define Wave_DAC_Wave2_DMA__TERMIN_EN 0u
#define Wave_DAC_Wave2_DMA__TERMIN_SEL 0u
#define Wave_DAC_Wave2_DMA__TERMOUT0_EN 0u
#define Wave_DAC_Wave2_DMA__TERMOUT0_SEL 0u
#define Wave_DAC_Wave2_DMA__TERMOUT1_EN 0u
#define Wave_DAC_Wave2_DMA__TERMOUT1_SEL 0u

/* Wave_Gnd */
#define Wave_Gnd__0__INTTYPE CYREG_PICU0_INTTYPE0
#define Wave_Gnd__0__MASK 0x01u
#define Wave_Gnd__0__PC CYREG_PRT0_PC0
#define Wave_Gnd__0__PORT 0u
#define Wave_Gnd__0__SHIFT 0u
#define Wave_Gnd__AG CYREG_PRT0_AG
#define Wave_Gnd__AMUX CYREG_PRT0_AMUX
#define Wave_Gnd__BIE CYREG_PRT0_BIE
#define Wave_Gnd__BIT_MASK CYREG_PRT0_BIT_MASK
#define Wave_Gnd__BYP CYREG_PRT0_BYP
#define Wave_Gnd__CTL CYREG_PRT0_CTL
#define Wave_Gnd__DM0 CYREG_PRT0_DM0
#define Wave_Gnd__DM1 CYREG_PRT0_DM1
#define Wave_Gnd__DM2 CYREG_PRT0_DM2
#define Wave_Gnd__DR CYREG_PRT0_DR
#define Wave_Gnd__INP_DIS CYREG_PRT0_INP_DIS
#define Wave_Gnd__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Wave_Gnd__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Wave_Gnd__LCD_EN CYREG_PRT0_LCD_EN
#define Wave_Gnd__MASK 0x01u
#define Wave_Gnd__PORT 0u
#define Wave_Gnd__PRT CYREG_PRT0_PRT
#define Wave_Gnd__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Wave_Gnd__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Wave_Gnd__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Wave_Gnd__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Wave_Gnd__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Wave_Gnd__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Wave_Gnd__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Wave_Gnd__PS CYREG_PRT0_PS
#define Wave_Gnd__SHIFT 0u
#define Wave_Gnd__SLW CYREG_PRT0_SLW

/* Wave_Out */
#define Wave_Out__0__INTTYPE CYREG_PICU0_INTTYPE1
#define Wave_Out__0__MASK 0x02u
#define Wave_Out__0__PC CYREG_PRT0_PC1
#define Wave_Out__0__PORT 0u
#define Wave_Out__0__SHIFT 1u
#define Wave_Out__AG CYREG_PRT0_AG
#define Wave_Out__AMUX CYREG_PRT0_AMUX
#define Wave_Out__BIE CYREG_PRT0_BIE
#define Wave_Out__BIT_MASK CYREG_PRT0_BIT_MASK
#define Wave_Out__BYP CYREG_PRT0_BYP
#define Wave_Out__CTL CYREG_PRT0_CTL
#define Wave_Out__DM0 CYREG_PRT0_DM0
#define Wave_Out__DM1 CYREG_PRT0_DM1
#define Wave_Out__DM2 CYREG_PRT0_DM2
#define Wave_Out__DR CYREG_PRT0_DR
#define Wave_Out__INP_DIS CYREG_PRT0_INP_DIS
#define Wave_Out__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Wave_Out__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Wave_Out__LCD_EN CYREG_PRT0_LCD_EN
#define Wave_Out__MASK 0x02u
#define Wave_Out__PORT 0u
#define Wave_Out__PRT CYREG_PRT0_PRT
#define Wave_Out__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Wave_Out__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Wave_Out__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Wave_Out__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Wave_Out__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Wave_Out__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Wave_Out__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Wave_Out__PS CYREG_PRT0_PS
#define Wave_Out__SHIFT 1u
#define Wave_Out__SLW CYREG_PRT0_SLW

/* Wave_Clock */
#define Wave_Clock__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define Wave_Clock__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define Wave_Clock__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define Wave_Clock__CFG2_SRC_SEL_MASK 0x07u
#define Wave_Clock__INDEX 0x04u
#define Wave_Clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Wave_Clock__PM_ACT_MSK 0x10u
#define Wave_Clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Wave_Clock__PM_STBY_MSK 0x10u

/* Noise_Clock */
#define Noise_Clock__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define Noise_Clock__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define Noise_Clock__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define Noise_Clock__CFG2_SRC_SEL_MASK 0x07u
#define Noise_Clock__INDEX 0x03u
#define Noise_Clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Noise_Clock__PM_ACT_MSK 0x08u
#define Noise_Clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Noise_Clock__PM_STBY_MSK 0x08u

/* SampleClock */
#define SampleClock__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define SampleClock__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define SampleClock__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define SampleClock__CFG2_SRC_SEL_MASK 0x07u
#define SampleClock__INDEX 0x02u
#define SampleClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define SampleClock__PM_ACT_MSK 0x04u
#define SampleClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define SampleClock__PM_STBY_MSK 0x04u

/* Trigger_Comp */
#define Trigger_Comp_ctComp__CLK CYREG_CMP1_CLK
#define Trigger_Comp_ctComp__CMP_MASK 0x02u
#define Trigger_Comp_ctComp__CMP_NUMBER 1u
#define Trigger_Comp_ctComp__CR CYREG_CMP1_CR
#define Trigger_Comp_ctComp__LUT__CR CYREG_LUT1_CR
#define Trigger_Comp_ctComp__LUT__MSK CYREG_LUT_MSK
#define Trigger_Comp_ctComp__LUT__MSK_MASK 0x02u
#define Trigger_Comp_ctComp__LUT__MSK_SHIFT 1u
#define Trigger_Comp_ctComp__LUT__MX CYREG_LUT1_MX
#define Trigger_Comp_ctComp__LUT__SR CYREG_LUT_SR
#define Trigger_Comp_ctComp__LUT__SR_MASK 0x02u
#define Trigger_Comp_ctComp__LUT__SR_SHIFT 1u
#define Trigger_Comp_ctComp__PM_ACT_CFG CYREG_PM_ACT_CFG7
#define Trigger_Comp_ctComp__PM_ACT_MSK 0x02u
#define Trigger_Comp_ctComp__PM_STBY_CFG CYREG_PM_STBY_CFG7
#define Trigger_Comp_ctComp__PM_STBY_MSK 0x02u
#define Trigger_Comp_ctComp__SW0 CYREG_CMP1_SW0
#define Trigger_Comp_ctComp__SW2 CYREG_CMP1_SW2
#define Trigger_Comp_ctComp__SW3 CYREG_CMP1_SW3
#define Trigger_Comp_ctComp__SW4 CYREG_CMP1_SW4
#define Trigger_Comp_ctComp__SW6 CYREG_CMP1_SW6
#define Trigger_Comp_ctComp__TR0 CYREG_CMP1_TR0
#define Trigger_Comp_ctComp__TR1 CYREG_CMP1_TR1
#define Trigger_Comp_ctComp__TRIM__TR0 CYREG_FLSHID_MFG_CFG_CMP1_TR0
#define Trigger_Comp_ctComp__TRIM__TR0_HS CYREG_FLSHID_CUST_TABLES_CMP1_TR0_HS
#define Trigger_Comp_ctComp__TRIM__TR1 CYREG_FLSHID_MFG_CFG_CMP1_TR1
#define Trigger_Comp_ctComp__TRIM__TR1_HS CYREG_FLSHID_CUST_TABLES_CMP1_TR1_HS
#define Trigger_Comp_ctComp__WRK CYREG_CMP_WRK
#define Trigger_Comp_ctComp__WRK_MASK 0x02u
#define Trigger_Comp_ctComp__WRK_SHIFT 1u

/* Wave_Control */
#define Wave_Control_Sync_ctrl_reg__0__MASK 0x01u
#define Wave_Control_Sync_ctrl_reg__0__POS 0
#define Wave_Control_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define Wave_Control_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define Wave_Control_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB04_05_CTL
#define Wave_Control_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define Wave_Control_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB04_05_CTL
#define Wave_Control_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB04_05_MSK
#define Wave_Control_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define Wave_Control_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB04_05_MSK
#define Wave_Control_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define Wave_Control_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define Wave_Control_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB04_CTL
#define Wave_Control_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB04_ST_CTL
#define Wave_Control_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB04_CTL
#define Wave_Control_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB04_ST_CTL
#define Wave_Control_Sync_ctrl_reg__MASK 0x01u
#define Wave_Control_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define Wave_Control_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define Wave_Control_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB04_MSK

/* DMA_Channel_1 */
#define DMA_Channel_1__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define DMA_Channel_1__DRQ_NUMBER 0u
#define DMA_Channel_1__NUMBEROF_TDS 0u
#define DMA_Channel_1__PRIORITY 2u
#define DMA_Channel_1__TERMIN_EN 0u
#define DMA_Channel_1__TERMIN_SEL 0u
#define DMA_Channel_1__TERMOUT0_EN 1u
#define DMA_Channel_1__TERMOUT0_SEL 0u
#define DMA_Channel_1__TERMOUT1_EN 0u
#define DMA_Channel_1__TERMOUT1_SEL 0u

/* DMA_Channel_2 */
#define DMA_Channel_2__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define DMA_Channel_2__DRQ_NUMBER 1u
#define DMA_Channel_2__NUMBEROF_TDS 0u
#define DMA_Channel_2__PRIORITY 2u
#define DMA_Channel_2__TERMIN_EN 0u
#define DMA_Channel_2__TERMIN_SEL 0u
#define DMA_Channel_2__TERMOUT0_EN 0u
#define DMA_Channel_2__TERMOUT0_SEL 0u
#define DMA_Channel_2__TERMOUT1_EN 0u
#define DMA_Channel_2__TERMOUT1_SEL 0u

/* Trigger_Status */
#define Trigger_Status_sts_sts_reg__0__MASK 0x01u
#define Trigger_Status_sts_sts_reg__0__POS 0
#define Trigger_Status_sts_sts_reg__1__MASK 0x02u
#define Trigger_Status_sts_sts_reg__1__POS 1
#define Trigger_Status_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define Trigger_Status_sts_sts_reg__16BIT_STATUS_REG CYREG_B0_UDB06_07_ST
#define Trigger_Status_sts_sts_reg__2__MASK 0x04u
#define Trigger_Status_sts_sts_reg__2__POS 2
#define Trigger_Status_sts_sts_reg__MASK 0x07u
#define Trigger_Status_sts_sts_reg__MASK_REG CYREG_B0_UDB06_MSK
#define Trigger_Status_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define Trigger_Status_sts_sts_reg__STATUS_REG CYREG_B0_UDB06_ST

/* Trigger_Control */
#define Trigger_Control_Sync_ctrl_reg__0__MASK 0x01u
#define Trigger_Control_Sync_ctrl_reg__0__POS 0
#define Trigger_Control_Sync_ctrl_reg__1__MASK 0x02u
#define Trigger_Control_Sync_ctrl_reg__1__POS 1
#define Trigger_Control_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define Trigger_Control_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define Trigger_Control_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB06_07_CTL
#define Trigger_Control_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define Trigger_Control_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB06_07_CTL
#define Trigger_Control_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB06_07_MSK
#define Trigger_Control_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define Trigger_Control_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB06_07_MSK
#define Trigger_Control_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define Trigger_Control_Sync_ctrl_reg__2__MASK 0x04u
#define Trigger_Control_Sync_ctrl_reg__2__POS 2
#define Trigger_Control_Sync_ctrl_reg__3__MASK 0x08u
#define Trigger_Control_Sync_ctrl_reg__3__POS 3
#define Trigger_Control_Sync_ctrl_reg__4__MASK 0x10u
#define Trigger_Control_Sync_ctrl_reg__4__POS 4
#define Trigger_Control_Sync_ctrl_reg__6__MASK 0x40u
#define Trigger_Control_Sync_ctrl_reg__6__POS 6
#define Trigger_Control_Sync_ctrl_reg__7__MASK 0x80u
#define Trigger_Control_Sync_ctrl_reg__7__POS 7
#define Trigger_Control_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define Trigger_Control_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB06_CTL
#define Trigger_Control_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB06_ST_CTL
#define Trigger_Control_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB06_CTL
#define Trigger_Control_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB06_ST_CTL
#define Trigger_Control_Sync_ctrl_reg__MASK 0xDFu
#define Trigger_Control_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define Trigger_Control_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define Trigger_Control_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB06_MSK

/* External_Trigger */
#define External_Trigger__0__INTTYPE CYREG_PICU12_INTTYPE5
#define External_Trigger__0__MASK 0x20u
#define External_Trigger__0__PC CYREG_PRT12_PC5
#define External_Trigger__0__PORT 12u
#define External_Trigger__0__SHIFT 5u
#define External_Trigger__AG CYREG_PRT12_AG
#define External_Trigger__BIE CYREG_PRT12_BIE
#define External_Trigger__BIT_MASK CYREG_PRT12_BIT_MASK
#define External_Trigger__BYP CYREG_PRT12_BYP
#define External_Trigger__DM0 CYREG_PRT12_DM0
#define External_Trigger__DM1 CYREG_PRT12_DM1
#define External_Trigger__DM2 CYREG_PRT12_DM2
#define External_Trigger__DR CYREG_PRT12_DR
#define External_Trigger__INP_DIS CYREG_PRT12_INP_DIS
#define External_Trigger__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define External_Trigger__MASK 0x20u
#define External_Trigger__PORT 12u
#define External_Trigger__PRT CYREG_PRT12_PRT
#define External_Trigger__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define External_Trigger__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define External_Trigger__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define External_Trigger__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define External_Trigger__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define External_Trigger__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define External_Trigger__PS CYREG_PRT12_PS
#define External_Trigger__SHIFT 5u
#define External_Trigger__SIO_CFG CYREG_PRT12_SIO_CFG
#define External_Trigger__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define External_Trigger__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define External_Trigger__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define External_Trigger__SLW CYREG_PRT12_SLW

/* PWM_Sample_Buffer */
#define PWM_Sample_Buffer_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define PWM_Sample_Buffer_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define PWM_Sample_Buffer_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB04_05_CTL
#define PWM_Sample_Buffer_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define PWM_Sample_Buffer_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB04_05_CTL
#define PWM_Sample_Buffer_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB04_05_MSK
#define PWM_Sample_Buffer_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define PWM_Sample_Buffer_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB04_05_MSK
#define PWM_Sample_Buffer_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define PWM_Sample_Buffer_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_Sample_Buffer_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_Sample_Buffer_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define PWM_Sample_Buffer_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB04_CTL
#define PWM_Sample_Buffer_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB04_ST_CTL
#define PWM_Sample_Buffer_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB04_CTL
#define PWM_Sample_Buffer_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB04_ST_CTL
#define PWM_Sample_Buffer_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_Sample_Buffer_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define PWM_Sample_Buffer_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define PWM_Sample_Buffer_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB04_MSK
#define PWM_Sample_Buffer_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_Sample_Buffer_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_Sample_Buffer_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define PWM_Sample_Buffer_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB04_05_ST
#define PWM_Sample_Buffer_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_Sample_Buffer_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_Sample_Buffer_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_Sample_Buffer_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_Sample_Buffer_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define PWM_Sample_Buffer_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB04_MSK
#define PWM_Sample_Buffer_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define PWM_Sample_Buffer_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define PWM_Sample_Buffer_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define PWM_Sample_Buffer_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB04_ST_CTL
#define PWM_Sample_Buffer_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB04_ST_CTL
#define PWM_Sample_Buffer_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB04_ST
#define PWM_Sample_Buffer_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define PWM_Sample_Buffer_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define PWM_Sample_Buffer_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define PWM_Sample_Buffer_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define PWM_Sample_Buffer_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define PWM_Sample_Buffer_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define PWM_Sample_Buffer_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define PWM_Sample_Buffer_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define PWM_Sample_Buffer_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB06_A0
#define PWM_Sample_Buffer_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB06_A1
#define PWM_Sample_Buffer_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define PWM_Sample_Buffer_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB06_D0
#define PWM_Sample_Buffer_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB06_D1
#define PWM_Sample_Buffer_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define PWM_Sample_Buffer_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define PWM_Sample_Buffer_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB06_F0
#define PWM_Sample_Buffer_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB06_F1
#define PWM_Sample_Buffer_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define PWM_Sample_Buffer_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define PWM_Sample_Buffer_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define PWM_Sample_Buffer_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define PWM_Sample_Buffer_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define PWM_Sample_Buffer_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define PWM_Sample_Buffer_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define PWM_Sample_Buffer_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define PWM_Sample_Buffer_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB07_A0
#define PWM_Sample_Buffer_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB07_A1
#define PWM_Sample_Buffer_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define PWM_Sample_Buffer_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB07_D0
#define PWM_Sample_Buffer_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB07_D1
#define PWM_Sample_Buffer_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define PWM_Sample_Buffer_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define PWM_Sample_Buffer_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB07_F0
#define PWM_Sample_Buffer_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB07_F1

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 36000000U
#define BCLK__BUS_CLK__KHZ 36000U
#define BCLK__BUS_CLK__MHZ 36U
#define CY_PROJECT_NAME "Scope_KitProg"
#define CY_VERSION "PSoC Creator  4.3"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 24u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E127069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 24u
#define CYDEV_CHIP_MEMBER_4AA 23u
#define CYDEV_CHIP_MEMBER_4AB 28u
#define CYDEV_CHIP_MEMBER_4AC 14u
#define CYDEV_CHIP_MEMBER_4D 18u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 25u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 22u
#define CYDEV_CHIP_MEMBER_4I 30u
#define CYDEV_CHIP_MEMBER_4J 19u
#define CYDEV_CHIP_MEMBER_4K 20u
#define CYDEV_CHIP_MEMBER_4L 29u
#define CYDEV_CHIP_MEMBER_4M 27u
#define CYDEV_CHIP_MEMBER_4N 11u
#define CYDEV_CHIP_MEMBER_4O 8u
#define CYDEV_CHIP_MEMBER_4P 26u
#define CYDEV_CHIP_MEMBER_4Q 15u
#define CYDEV_CHIP_MEMBER_4R 9u
#define CYDEV_CHIP_MEMBER_4S 12u
#define CYDEV_CHIP_MEMBER_4T 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 21u
#define CYDEV_CHIP_MEMBER_4W 13u
#define CYDEV_CHIP_MEMBER_4X 7u
#define CYDEV_CHIP_MEMBER_4Y 16u
#define CYDEV_CHIP_MEMBER_4Z 17u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 31u
#define CYDEV_CHIP_MEMBER_FM3 35u
#define CYDEV_CHIP_MEMBER_FM4 36u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 32u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 33u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 34u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4AA_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AB_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AC_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4W_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4X_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Y_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Z_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_Disable
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000003u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 2
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP 
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define CyTriggerClock__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define CyTriggerClock__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define CyTriggerClock__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define CyTriggerClock__CFG2_SRC_SEL_MASK 0x07u
#define CyTriggerClock__INDEX 0x00u
#define CyTriggerClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define CyTriggerClock__PM_ACT_MSK 0x01u
#define CyTriggerClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define CyTriggerClock__PM_STBY_MSK 0x01u
#define Dedicated_Output__INTTYPE CYREG_PICU3_INTTYPE7
#define Dedicated_Output__MASK 0x80u
#define Dedicated_Output__PC CYREG_PRT3_PC7
#define Dedicated_Output__PORT 3u
#define Dedicated_Output__SHIFT 7u
#define DMA_CHANNELS_USED__MASK0 0x0000000Fu
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
